**ロロロロロロロロロロロロロロロロロロロ UNIVERSITATITATITATITATITATITATI** מבבבבבבבבבבבבבבבבבבב ברברברברברברברברברברברבר מברברברברברברברברברברברב ממממממממממממממממממממממממ ממממממממממממממממממממממממממ בעעעעעעעעעעעעעעעעעעעעעע בעעעעעעעעעעעעעעעעעעעעעעעעעעעעעעעעעע ココココココココココココココココココココココココ

Advanced Devices, Inc. Linear And Micriaco Dala 8004



# Advanced Micro Devices, Inc.

## Linear And Interface Data Book

Copyright © by Advanced Micro Devices, Inc.



ALPHA NUMERIC INDEX FUNCTIONAL INDEX SELECTION GUIDES INDUSTRY CROSS REFERENCE DICE POLICY ORDERING INFORMATION MIL-M-38510/MIL-STD-883

**DISTRIBUTOR LOCATIONS** 

1

MIL M 000 10/MIL 01B 000	
COMPARATORS	
DATA CONVERSION PRODUCTS	3
LINE DRIVERS/RECEIVERS	4
MAGNETIC MEMORY INTERFACE	5
MOS MEMORY AND MICROPROCESSOR INTERFACE	6
OPERATIONAL AMPLIFIERS	7
SPECIAL FUNCTIONS	8
VOLTAGE REGULATORS	9
PACKAGE OUTLINES GLOSSARY AMD FIELD SALES OFFICES, SALES REPRESENTATIVES,	10

## Section I

Alpha Numeric Index		 																	1-1
Functional Index		 			 														1-6
Selection Guides																			
Industry Cross-Reference					 													.1	-14
Dice Policy					 													.1	-23
Ordering Information					 													.1	-24
MIL-M-38510/MIL-STD-8	383				 													.1	-26

## **ALPHA NUMERIC INDEX**

Product	Description	Page
AmDAC-08	8-Bit High Speed Multiplying D/A Converter	3-1
Am1408	8-Bit Multiplying D/A Converter	3-7
Am1458	Dual Frequency Compensated Operational Amplifier	7-95
Am1488	Quad RS-232C Line Driver	4-7
Am1489	Quad RS-232C Line Receiver	4-10
Am1489A	Quad RS-232C Line Receiver	4-10
Am1500	Dual Precision Voltage Comparator	2-34
Am1501	Dual Operational Amplifier	7-90
Am1508	8-Bit Multiplying D/A Converter	
Am1558	Dual Frequency Compensated Operational Amplifier	7-95
Am26LS31	Quad RS-422 High Speed Differential Line Driver	
Am26LS32	Quad RS-422 and RS-423 Differential Line Receiver	4-18
Am26LS33	Quad Differential Line Receiver	4-18
Am26S10	Quad Bus Transceiver	4-23
Am26S11	Quad Bus Transceiver	4-23
Am26S12	Quad Bus Transceiver	4-28
Am26S12A	Quad Bus Transceiver	4-28
Am2614	Quad Single-Ended Line Driver	4-33
Am2615	Dual Line Receiver	4-38
Am2616	Quad MIL-188C and RS-232C Line Driver	4-44
Am2617	Quad RS-232C Line Receiver	4-48
Am2905	Quad Two-Input OC Bus Transceiver with Three-State Receiver	4-52
Am2906	Quad Two-Input OC Bus Transceiver with Parity	4-59
Am2907	Quad Bus Transceiver with Three-State Receiver and Parity	4-66
Am2915A	Quad Three-State Bus Transceiver with Interface Logic	4-73
Am2916A	Quad Three-State Bus Transceiver with Interface Logic	4-80
Am2917A	Quad Three-State Bus Transceiver with Interface Logic	4-87
Am592	Differential Video Amplifier	8-9
Am685	Voltage Comparator	2-22
Am686	Voltage Comparator	2-30
Am687	Dual Voltage Comparator	
DAC-08	8-Bit High Speed Multiplying D/A Converter	3-1
DM7820	Dual Differential Line Receiver	4-124
DM7820A	Dual Differential Line Receiver	4-124
DM7830	Dual Differential Line Driver	4-129
DM7831	Three-State Line Driver	
DM7832	Three-State Line Driver	
DM8820	Dual Differential Line Receiver	
DM8820A	Dual Differential Line Receiver	4-124
DM8830	Dual Differential Line Driver	4-129
DM8831	Three-State Line Driver	4-133
DM8832	Three-State Line Driver	4-133
DS0056	5MHz Two-Phase MOS Clock Driver	6-7
DS1603	Dual Line Receiver	4-1
DS3603	Dual Line Receiver	
DS3604	Dual Sense Amplifier for MOS Memories	6-13
DS7838	Quad Unified Bus Transceiver	
DS8838	Quad Unified Bus Transceiver	
LF111	JFET Input Voltage Comparator	
LF155	JFET Input Operational Amplifier	7-43



Product	Description	Page
LF155A	JFET Input Operational Amplifier	7-43
LF156	JFET Input Operational Amplifier	
LF156A	JFET Input Operational Amplifier	7-43
LF157	JFET Input Operational Amplifier	7-43
LF157A	JFET Input Operational Amplifier	7-43
LF211	JFET Input Voltage Comparator	
LF255	JFET Input Operational Amplifier	
LF255A	JFET Input Operational Amplifier	7-43
LF256	JFET Input Operational Amplifier	
LF256A	JFET Input Operational Amplifier	
LF257	JFET Input Operational Amplifier	7-43
LF257A	JFET Input Operational Amplifier	7-43
LF311	JFET Input Voltage Comparator	2-9
LF355	JFET Input Operational Amplifier	7-43
LF355A	JFET Input Operational Amplifier	7-43
LF356	JFET Input Operational Amplifier	7-43
LF356A	JFET Input Operational Amplifier	
LF357	JFET Input Operational Amplifier	
LF357A	JFET Input Operational Amplifier	
LH2101A	Dual Operational Amplifier	
LH2111	Dual Precision Voltage Comparator	
LH2201	Dual Operational Amplifier	
LH2201A	Dual Operational Amplifier	
LH2211	Dual Precision Voltage Comparator	
LH2301A	Dual Operational Amplifier	
LH2311	Dual Precision Voltage Comparator	2-38
LM101	Operational Amplifier	
LM101A	Operational Amplifier	
LM102	Voltage Follower	
LM105	Voltage Regulator	
LM106	Voltage Comparator/Buffer	
LM107	Frequency Compensated Operational Amplifier	
LM108	Operational Amplifier	
LM108A	Operational Amplifier	
LM110	Voltage Follower	
LM111	Precision Voltage Comparator	
LM112	Compensated High-Performance Operational Amplifier	7-26
LM118	High-Speed Operational Amplifier	
LM119	Dual Voltage Comparator	
LM124	Quad Operational Amplifier	
LM124A	Quad Operational Amplifier	
LM139	Low Offset Voltage Quad Comparator	2-16
LM139A	Low Offset Voltage Quad Comparator	
LM148	Quad 741 Operational Amplifier	
LM149	Quad 741 Operational Amplifier	
LM201	Operational Amplifier	7-1
LM201A	Operational Amplifier	7-5
LM202	Voltage Follower	7-10
LM205	Voltage Regulator	9-1
LM206	Voltage Comparaotr/Buffer	2-1
LM207	Fraguency Componented Operational Amplifier	7.14

Product	Description	Page
LM208	Operational Amplifier	
LM208A	Operational Amplifier	7-18
LM210	Voltage Follower	7-22
LM211	Precision Voltage Comparator	
LM212	Compensated, High-Performance Operational Amplifier	
LM216	Compensated, High-Performance Operational Amplifier	
LM216A	Compensated, High-Performance Operational Amplifier	7-51
LM218	High-Speed Operational Amplifier	7-30
LM219	Dual Voltage Comparator	2-12
LM224	Quad Operational Amplifier	7-36
LM224A	Quad Operational Amplifier	
LM239	Low Offset Voltage Quad Comparator	
LM239A	Low Offset Voltage Quad Comparator	
LM248	Quad 741 Operational Amplifier	
LM249	Quad 741 Operational Amplifier	
LM301	Operational Amplifier	
LM301A	Operational Amplifier	
LM302	Voltage Follower	
LM305	Voltage Regulator	
LM305A	Voltage Regulator	
LM306	Voltage Comparator/Buffer	
LM307	Frequency Compensated Operational Amplifier	
LM308	Operational Amplifier	
LM308A	Operational Amplifier	
LM310	Voltage Follower	
LM310	Precision Voltage Comparator	
LM311	Compensated, High-Performance Operational Amplifier	
LM312	Compensated, High-Performance Operational Amplifier	
LM316A		
LM318	Compensated, High-Performance Operational Amplifier	
LM319	High-Speed Operational Amplifier	
	Dual Voltage Comparator	
LM324	Quad Operational Amplifier	
LM324A	Quad Operational Amplifier	
LM339	Low Offset Voltage Quad Comparator	
LM339A	Low Offset Voltage Quad Comparator	
LM348	Quad 741 Operational Amplifier	
LM349	Quad 741 Operational Amplifier	
MC1488	Quad RS-232C Line Driver	
MC1489	Quad RS-232C Line Receiver	
MC1489A	Quad RS-232C Line Receiver	
MH0026	5MHz Two-Phase MOS Clock Driver	
NE555	Precision Timer	
NE556	Dual Precision Timer	
N8T26	Schottky Three-State Quad Bus Driver/Receiver	
N8T26A	Schottky Three-State Quad Bus Driver/Receiver	
N8T28	Schottky Three-State Quad Bus Driver/Receiver	
SE555	Precision Timer	
SE556	Dual Precision Timer	8-5
SN54S240	Octal Buffer/Line Driver/Line Receiver	
	with Three-State Outputs	1-107
SN54S241	Octal Buffer/Line Driver/Line Receiver	
	with Three-State Outputs	<del>1</del> -107

Product	Description	Page
SN54S242	Octal Buffer/Line Driver/Line Receiver	4 407
	with Three-State Outputs	4-107
SN54S243	Octal Buffer/Line Driver/Line Receiver	4 407
	with Three-State Outputs	4-107
SN54S244	Octal Buffer/Line Driver/Line Receiver	
	with Three-State Outputs	
SN55107B	Dual Line Receiver	
SN55108B	Dual Line Receiver	
SN55109	Dual Line Driver	
SN55110	Dual Line Driver	
SN5520	Dual Sense Amplifier	5-1
SN5521	Dual Sense Amplifier	
SN55234	Dual Sense Amplifier	
SN55235	Dual Sense Amplifier	
SN55238	Dual Sense Amplifier with Preamplifier Test Point	
SN55239	Dual Sense Amplifier with Preamplifier Test Point	
SN5524	Dual Sense Amplifier	5-27
SN5525	Dual Sense Amplifier	5-27
SN55325	Memory Driver	5-35
SN74S240	Octal Buffer/Line Driver/Line Receiver	
	with Three-State Outputs	4-107
SN74S241	Octal Buffer/Line Driver/Line Receiver	
	with Three-State Outputs	4-107
SN74S242	Octal Buffer/Line Driver/Line Receiver	
	with Three-State Outputs	4-107
SN74S243	Octal Buffer/Line Driver/Line Receiver	
	with Three-State Outputs	4-107
SN74S244	Octal Bullet/Line Dilvet/Line Receiver	
	with Three-State Outputs	
SN75107B	Dual Line Receiver	
SN75108B	Dual Line Receiver	4-112
SN75109	Dual Line Driver	4-118
SN75110	Dual Line Driver	4-118
SN7520	Dual Sense Amplifier	5-1
SN75207	Dual Sense Amplifier for MOS Memories	6-19
SN75208	Dual Sense Amplifier for MOS Memories	
SN7521	Dual Sense Amplifier	5-1
SN75234	Dual Sense Amplifier	
SN75235	Dual Sense Amplifier	
SN75238	Dual Sense Amplifier with Preamplifier Test Point	5-19
SN75239	Dual Sense Amplifier with Preamplifier Test Point	5-19
SN7524	Dual Sense Amplifier	5-27
SN7525	Dual Sense Amplifier	5-27
SN75325	Memory Drivers	5-35
SSS725	High-Performance Operational Amplifier	7-78
SSS741	Frequency-Compensated Operational Amplifier	7-78
SSS747	Dual Frequency-Compensated Operational Amplifier	7-78
SSS1408A	8-Bit Multiplying D/A Converter	3-7
SSS1508A	8-Bit Multiplying D/A Converter	3-7
S8T26	Schottky Three-State Quad Bus Driver/Receiver	4-141
S8T26A	Schottky Three-State Quad Bus Driver/Receiver	
S8T28	Schottky Three-State Quad Bus Driver/Receiver	
00120	ochoticky infectorate Quad Dus Driver/ neceiver	4-140

Product	Description	Page
3212	8-Bit Input/Output Port	4-94
3216	4-Bit Parallel Bidirectional Bus Driver	4-102
3226	4-Bit Parallel Bidirectional Bus Driver	4-102
715	High-Speed Operational Amplifier	7-55
715C	High-Speed Operational Amplifier	7-55
723	Voltage Regulator	9-5
723C	Voltage Regulator	9-5
725	Instrumentation Operational Amplifier	7-59
725C	Instrumentation Operational Amplifier	7-59
733	Differential Video Amplifier	8-12
741	Frequency-Compensated Operational Amplifier	7-64
741A	Frequency-Compensated Operational Amplifier	7-64
747	Dual Frequency-Compensated Operational Amplifier	7-71
747A	Dual Frequency-Compensated Operational Amplifier	7-71
748	Operational Amplifier	7-84
748C	Operational Amplifier	7-84
8212	8-Bit Input/Output Port	4-94
8216	4-Bit Parallel Bidirectional Bus Driver	4-102
8224	Clock Generator and Driver	6-25
8226	4-Bit Parallel Bidirectional Bus	4-102
8228	System Controller and Bus Driver	6-30
8238	System Controller and Bus Driver	6-30
9614	Differential Line Driver	.4-150
9615	Dual Differential Line Receiver	
9616	Triple EIA RS-232C/MIL-STD-188C Line Driver	.4-155
9617	RS-232C Line Receiver	.4-159
9620	Dual Differential Line Receiver	.4-163
9621	Dual Line Driver	.4-167



## **FUNCTIONAL INDEX**

Section I									
Functional Index Selection Guides		1-6 1-10							
Industry Cross-Reference .		1-14							
Dice Policy	Dice Policy								
Ordering Information		1-24							
MIL-M-38510/MIL-STD-883	3	1-26							
Comparators — Section									
Am106/206/306	Voltage Comparator/Buffer	2-1							
Am111/211/311	Precision Voltage Comparator								
LF111/211/311	Voltage Comparator								
Am119/219/319	Dual Voltage Comparator								
Am139/239/339	Low Offset Voltage Quad Comparator								
Am139A/239A/339A	Low Offset Voltage Quad Comparator								
Am685	Voltage Comparator								
Am686	Voltage Comparator								
Am687/687A	Dual Voltage Comparator	2-32							
Am1500	Dual Precision Voltage Comparator								
LH2111/2211/2311	Dual Precision Voltage Comparator	2-38							
Application Notes									
A New High Speed Compare	ator — The Am685	2 42							
	Designing with High Speed Comparators								
Data Conversion Produc									
AmDAC-08	8-Bit High Speed Multiplying D/A Converter								
Am1508/1408	8-Bit Multiplying D/A Converter								
SSS1508A/1408A	8-Bit Multiplying D/A Converter	. 3-7							
Line Drivers/Receivers –	- Section IV								
Am1603/3603	Dual Line Receiver								
Am1488	Quad RS-232C Line Driver	4-7							
Am1489		4-/							
	Quad RS-232C Line Receiver	4-10							
Am1489A	Quad RS-232C Line Receiver.         Quad RS-232C Line Receiver.	4-10 4-10							
Am26LS31	Quad RS-232C Line Receiver.	4-10 4-10 4-14							
Am26LS31 Am26LS32	Quad RS-232C Line Receiver.         Quad RS-232C Line Receiver.	4-10 4-10 4-14							
Am26LS31 Am26LS32 Am26LS33	Ouad RS-232C Line Receiver	4-10 4-10 4-14 4-18 4-18							
Am26LS31 Am26LS32 Am26LS33 Am26S10	Ouad RS-232C Line Receiver  Ouad RS-232C Line Receiver  Ouad RS-422 High Speed Differential Line Driver  Ouad RS-422 and RS-423 Differential Line Receiver  Ouad Differential Line Receiver  Ouad Bus Transceiver	4-10 4-10 4-14 4-18 4-18 4-23							
Am26LS31 Am26LS32 Am26LS33 Am26S10 Am26S11	Ouad RS-232C Line Receiver.  Ouad RS-232C Line Receiver.  Ouad RS-422 High Speed Differential Line Driver.  Ouad RS-422 and RS-423 Differential Line Receiver.  Ouad Differential Line Receiver.  Ouad Bus Transceiver.  Ouad Bus Transceiver.	4-10 4-10 4-14 4-18 4-18 4-23 4-23							
Am26LS31 Am26LS32 Am26LS33 Am26S10 Am26S11 Am26S12	Ouad RS-232C Line Receiver.  Ouad RS-232C Line Receiver.  Ouad RS-422 High Speed Differential Line Driver.  Ouad RS-422 and RS-423 Differential Line Receiver.  Ouad Differential Line Receiver.  Ouad Bus Transceiver.  Ouad Bus Transceiver.  Ouad Bus Transceiver.	4-10 4-10 4-14 4-18 4-18 4-23 4-23 4-23							
Am26LS31 Am26LS32 Am26LS33 Am26S10 Am26S11 Am26S12 Am26S12A	Ouad RS-232C Line Receiver.  Ouad RS-232C Line Receiver.  Ouad RS-422 High Speed Differential Line Driver  Ouad RS-422 and RS-423 Differential Line Receiver  Ouad Differential Line Receiver  Ouad Bus Transceiver.  Ouad Bus Transceiver.  Ouad Bus Transceiver.  Ouad Bus Transceiver.	4-10 4-14 4-18 4-18 4-23 4-23 4-28 4-28							
Am26LS31 Am26LS32 Am26LS33 Am26S10 Am26S11 Am26S12 Am26S12A Am2614	Quad RS-232C Line Receiver.  Quad RS-232C Line Receiver.  Quad RS-422 High Speed Differential Line Driver  Quad RS-422 and RS-423 Differential Line Receiver  Quad Differential Line Receiver  Quad Bus Transceiver.  Quad Single-Ended Line Driver	4-10 4-14 4-18 4-18 4-23 4-23 4-28 4-28 4-33							
Am26LS31 Am26LS32 Am26LS33 Am26S10 Am26S11 Am26S12 Am26S12A Am2614 Am2615	Quad RS-232C Line Receiver.  Quad RS-232C Line Receiver.  Quad RS-422 High Speed Differential Line Driver  Quad RS-422 and RS-423 Differential Line Receiver  Quad Differential Line Receiver  Quad Bus Transceiver.  Quad Single-Ended Line Driver  Dual Differential Line Receiver	4-10 4-10 4-14 4-18 4-23 4-23 4-28 4-28 4-33 4-38							
Am26LS31 Am26LS32 Am26LS33 Am26S10 Am26S11 Am26S12 Am26S12A Am2614 Am2615 Am2616	Quad RS-232C Line Receiver.  Quad RS-232C Line Receiver.  Quad RS-422 High Speed Differential Line Driver  Quad RS-422 and RS-423 Differential Line Receiver  Quad Differential Line Receiver.  Quad Bus Transceiver.  Quad MIL-188C and Rs-232C Line Driver	4-10 4-14 4-18 4-18 4-23 4-23 4-28 4-28 4-33 4-38 4-44							
Am26LS31 Am26LS32 Am26LS33 Am26S10 Am26S11 Am26S12 Am26S12A Am2614 Am2615 Am2616 Am2617	Quad RS-232C Line Receiver.  Quad RS-232C Line Receiver.  Quad RS-422 High Speed Differential Line Driver.  Quad RS-422 and RS-423 Differential Line Receiver.  Quad Differential Line Receiver.  Quad Bus Transceiver.  Quad MIL-188C and Rs-232C Line Driver.  Quad RS-232C Line Receiver.	4-10 4-14 4-18 4-18 4-23 4-23 4-28 4-28 4-33 4-38 4-44 4-48							
Am26LS31 Am26LS32 Am26LS33 Am26S10 Am26S11 Am26S12 Am26S12A Am2614 Am2615 Am2616 Am2617 Am2905	Quad RS-232C Line Receiver. Quad RS-232C Line Receiver. Quad RS-422 High Speed Differential Line Driver. Quad RS-422 and RS-423 Differential Line Receiver. Quad Differential Line Receiver. Quad Bus Transceiver. Quad Single-Ended Line Driver. Quad Single-Ended Line Driver. Quad MIL-188C and Rs-232C Line Driver. Quad RS-232C Line Receiver. Quad Two-Input OC Bus Transceiver with Three-State Receiver.	4-10 4-14 4-18 4-18 4-23 4-23 4-28 4-28 4-33 4-38 4-44 4-48 4-52							
Am26LS31 Am26LS32 Am26LS33 Am26S10 Am26S11 Am26S12 Am26S12A Am2614 Am2615 Am2616 Am2617 Am2905 Am2906	Quad RS-232C Line Receiver.  Quad RS-232C Line Receiver.  Quad RS-422 High Speed Differential Line Driver.  Quad RS-422 and RS-423 Differential Line Receiver.  Quad Differential Line Receiver.  Quad Bus Transceiver.  Quad Single-Ended Line Driver  Dual Differential Line Receiver  Quad MIL-188C and Rs-232C Line Driver  Quad RS-232C Line Receiver.  Quad Two-Input OC Bus Transceiver with Three-State Receiver.  Quad Two-Input OC Bus Transceiver with Parity.	4-10 4-14 4-18 4-18 4-23 4-23 4-28 4-28 4-33 4-38 4-44 4-48 4-52 4-59							
Am26LS31 Am26LS32 Am26LS33 Am26S10 Am26S11 Am26S12 Am26S12A Am2614 Am2615 Am2616 Am2617 Am2905 Am2906 Am2907	Quad RS-232C Line Receiver.  Quad RS-232C Line Receiver.  Quad RS-422 High Speed Differential Line Driver.  Quad RS-422 and RS-423 Differential Line Receiver.  Quad Differential Line Receiver.  Quad Bus Transceiver.  Quad Bus Transceiver.  Quad Bus Transceiver.  Quad Bus Transceiver.  Quad Single-Ended Line Driver.  Quad Single-Ended Line Driver.  Quad MIL-188C and Rs-232C Line Driver.  Quad RS-232C Line Receiver.  Quad Two-Input OC Bus Transceiver with Three-State Receiver.  Quad Bus Transceiver with Three-State Receiver and Parity.	4-10 4-14 4-18 4-18 4-23 4-23 4-28 4-28 4-33 4-38 4-44 4-48 4-52 4-59 4-66							
Am26LS31 Am26LS32 Am26LS33 Am26S10 Am26S11 Am26S12 Am26S12A Am2614 Am2615 Am2616 Am2617 Am2905 Am2906	Quad RS-232C Line Receiver.  Quad RS-232C Line Receiver.  Quad RS-422 High Speed Differential Line Driver.  Quad RS-422 and RS-423 Differential Line Receiver.  Quad Differential Line Receiver.  Quad Bus Transceiver.  Quad Single-Ended Line Driver  Dual Differential Line Receiver  Quad MIL-188C and Rs-232C Line Driver  Quad RS-232C Line Receiver.  Quad Two-Input OC Bus Transceiver with Three-State Receiver.  Quad Two-Input OC Bus Transceiver with Parity.	4-10 4-14 4-18 4-18 4-23 4-23 4-28 4-33 4-38 4-44 4-48 4-52 4-59 4-66 4-73							

## FUNCTIONAL INDEX (Cont.)

Line Drivers/Receiv	ers — Section IV (Cont.)	
Am2917A	Quad Three-State Bus Transceiver with Interface Logic	4-87
Am3212	8-Bit Input/Output Port	
Am3216	4-Bit Parallel Bidirectional Bus Driver	4-102
Am3226	4-Bit Parallel Bidirectional Bus Driver	4-102
Am54S/74S240	Octal Buffer/Line Driver/Line Receiver	
	with Three-State Outputs	4-107
Am54S/74S241	Octal Buffer/Line Driver/Line Receiver	
	with Three-State Outputs	4-107
Am54S/74S242	Octal Buffer/Line Driver/Line Receiver	•
	with Three-State Outputs	4-107
Am54S/74S243	Octal Buffer/Line Driver/Line Receiver	
	with Three-State Outputs	4-107
Am54S/74S244	0 . 1 . 1 . 1 . 1 . 1 . 1 . 1 . 1 . 1	
	with Three-State Outputs	4-107
Am55/75107B	Dual Line Receiver	4-112
Am55/75108B	Dual Line Receiver	
Am55/75109	Dual Line Driver	
Am55/75110	Dual Line Driver	
Am78/8820	Dual Differential Line Receiver	
Am78/8820A	Dual Differential Line Receiver	
Am78/8830	Dual Differential Line Driver	
Am78/8831	Three-State Line Driver	
Am78/8832	Three-State Line Driver	
Am78/8838	Quad Unified Bus Transceiver	
Am8T26	Schottky Three-State Quad Bus Driver/Receiver	
Am8T26A	Schottky Three-State Quad Bus Driver/Receiver	
Am8T28	Schottky Three-State Quad Bus Driver/Receiver	
Am8212	8-Bit Input/Output Port	
Am8216	4-Bit Parallel Bidirectional Bus Driver	
Am8226	4-Bit Parallel Bidirectional Bus Driver	
Am9614	Differential Line Driver	
Am9615	Dual Differential Line Receiver	
Am9616	Triple EIA RS-232C/MIL-STD-188C Line Driver	
Am9617	RS-232C Line Receiver	
Am9620	Dual Differential Line Receiver	
Am9621	Dual Line Driver	4-167
Magnetic Memory	Interface — Section V	
Am55/7520	Dual Sense Amplifier	. 5-1
Am55/7521	Dual Sense Amplifier	
Am55/75234	Dual Sense Amplifier	
Am55/75235	Dual Sense Amplifier	
Am55/75238	Dual Sense Amplifier with Preamplifier Test Point	
Am55/75239	Dual Sense Amplifier with Preamplifier Test Point	
Am55/7524	Dual Sense Amplifier	
Am55/7525	Dual Sense Amplifier	
Am55/75325	Memory Driver	

## **FUNCTIONAL INDEX (Cont.)**

MOS Memory and Micro	oprocessor Interface — Section VI
Am0026/0026C Am0056/0056C Am3604 Am75207 Am75208 Am8224 Am8228 Am8238	5MHz Two-Phase MOS Clock Driver6-15MHz Two-Phase MOS Clock Driver6-7Dual Sense Amplifier for MOS Memories6-13Dual Sense Amplifiers for MOS Memories6-19Dual Sense Amplifiers for MOS Memories6-19Clock Generator and Driver6-25System Controller and Bus Driver6-30System Controller and Bus Driver6-30
Operational Amplifiers -	- Section VII
Am101/201/301	Operational Amplifier
Am101A/201A/301A	Operational Amplifier
Am102/202/302	Voltage Follower
Am107/207/307	Frequency Compensated Operational Amplifier 7-14
Am108/208/308	Operational Amplifier
Am108A/208A/308A	Operational Amplifier
Am110/210/310	Voltage Follower
Am112/212/312	Compensated, High-Performance Operational Amplifier 7-26
Am118/218/318	High Operational Amplifier
Am124/224/324	Quad Operational Amplifier
Am124A/224A/324A	Quad Operational Amplifier
Am148/248/348	Quad 741 Operational Amplifier 7-41
Am149/249/349	Quad 741 Operational Amplifier 7-41
LF155/255/355	Monolithic JFET Input Operational Amplifier 7-43
LF155A/255A/355A	Monolithic JFET Input Operational Amplifier 7-43
LF156/256/356	Monolithic JFET Input Operational Amplifier 7-43
LF156A/256A/356A	Monolithic JFET Input Operational Amplifier 7-43
LF157/257/357	Monolithic JFET Input Operational Amplifier 7-43
LF157A/257A/357A	Monolithic JFET Input Operational Amplifier 7-43
Am216/316	Compensated, High-Performance Operational Amplifier 7-51
Am216A/316A	Compensated, High-Performance Operational Amplifier 7-51
Am715/715C	High-Speed Instrumentation Operational Amplifier 7-55
Am725/725C	High-Speed Instrumentation Operational Amplifier 7-59
SSS725/725B/725E	High Performance Operational Amplifier 7-78
Am741/741A/741C/741E	Frequency-Compensated Operational Amplifier 7-64
SSS741/741C	High Performance Operational Amplifier 7-78
Am747/747A/747C/747E	Dual Frequency-Compensated Operational Amplifier 7-71
SSS747/747C	Dual 741 Operational Amplifier 7-78
Am748/748C	Operational Amplifier
Am1501	Dual Operational Amplifier
Am1558/1458	Dual Frequency-Compensated Operational Amplifier 7-95
LH2101A/LH2201A/	
LH2301A	Dual Operational Amplifier
Special Functions — Sec	etion VIII
Am555	Precision Timer
Am556	Dual Precision Timer
Am592	Differential Video Amplifier 8-9
Am733/733C	Differential Video Amplifier
	·

## **FUNCTIONAL INDEX (Cont.)**

Voltage Regulators – Section IX						
Am105/205/305/305A Am723/723C	Voltage Regulator					
Section X						
Glossary	1	10-5				

## **SELECTION GUIDE**

#### **OPERATIONAL AMPLIFIERS**

1	UNICOMPENSATED						
	UNCOMPE	ENSATE Page No.					
	LM101	7-1	General Purpose, 500nA IB, 5mV Vos				
	LM748	7-84	General Purpose, 500nA IB, 5mV Vos				
		l '					
i	LM101A	7-5	Improved General Purpose, 75nA IB,				
ľ		'	2mV Vos				
	AM1501	7-90	Dual Improved General Purpose, 75nA				
			I <sub>B</sub> , 2mV Vos				
	LH2101A	7-99	Dual Improved General Purpose, 75nA				
ı			IB, 2mV Vos				
	725	7-59	Instrumentation, 100nA IB, 1mV Vos,				
-			0.5μV/°C TCVIO				
i	SSS725	7-28	Improved Instrumentation, 70nA IB,				
			0.1mV Vos, 0.1μV/°C TCVIO				
	LM108	7-18	Low Input Current Precision, 2nA IB,				
1			2mV Vos, 0.2nA IOS				
	LM108A	7-18	Low Input Current and Offset Voltage				
ļ	LINTOOK	/-,0	-				
			Precision, 2nA I <sub>B</sub> , 0.5mV Vos, 0.2nA				
-	745	7.55	IOS, 5µV/°C TCVIO				
	715	7-55	High Speed, 15V/μsec slew rate, 750nA				
			IB, 5mV Vos				
	INTERNA	LLY C	OMPENSATED				
ı	741	7-64	General Purpose, 500nA IB, 5mV Vos				
	741A,E	7-64	Improved General Purpose, 80nA IB,				
	,-	5.,	3mV Vos, 30nA IOS, 50µV/VPSRR				
1	SSS741	7-64					
		1	High Performance, 50nA I <sub>B</sub> , 2mV Vos				
i	747	7-71	Dual General Purpose, 500nA IB, 5mV				
			Vos				
	747A,E	7-71	Dual Improved General Purpose, 80nA				
ı			I <sub>B</sub> , 3mV Vos, 30nA I <sub>OS</sub> , 50μV/VPSRR				
Ì	SSS747	7-71	Dual High Performance, 50nA 1B, 2mV				
			Vos				
ı	AM1558	7-95	Dual General Purpose, 500nA I <sub>B</sub> , 5mV				
Ì		. '	Vos				
	LM124	7-36	Quad General Purpose, 150nA IB, 5mV				
1	LM124A		Vos, Single or Dual Supply, 3 to 30V,				
			1mW/op amp at +5V				
	LM148	7-41	Quad 741, 500nA IB, 5mV Vos				
1	LM149	7-41	Quad Decompensated, 500nA IB, 5mV				
1			Vos A <sub>V(min.)</sub> = 5				
	LM107	7-14	Improved General Purpose, 75nA IB,				
	LIVITO	/-14	_				
	LM110	7 00	2mV Vos				
	LM112	7-26	Low Input Current Precision, 2nA IB,				
١			2mV Vos				
I	LM216	7-51	Very Low Input Current Precision,				
	*3		150pA IB, 10mV Vos				
	LM216A	7-51	Very Low Input Current Precision, 50pA				
			IB, 3mV Vos				
ĺ	LM118	7-30	High Speed, 50V/μsec slew rate, 4mV				
			Vos, 250nA 1 <sub>B</sub>				
	LF155	7-43	FET Input General Purpose, 5mV Vos,				
			20pA I <sub>OS</sub> , 100pA I <sub>B</sub>				
	LF155A	7-43	FET Input General Purpose, 2mV Vos,				
1			5μV/°C TC V <sub>10</sub> , 10pA I <sub>OS</sub> , 50pA I <sub>B</sub>				
-	LF156	7-43	FET Input Wideband, 5mV Vos, 20pA				
1	E1 150	, -, 3	,				
ł	1.51504	740	I <sub>OS</sub> , 100pA I <sub>B</sub> , 7.5V/μsec SR				
-	LF156A	7-43	FET Input Wideband, 2mV Vos, 5μV/°C				
-			TC V <sub>10</sub> , 10pA I <sub>OS</sub> , 50pA I <sub>B</sub> , 10V/				
			μsec SR				
ı	LF157	7-43	FET Input Wideband Decompensated,				
J			5mV Vos, 20pA I <sub>OS</sub> , 100pA I <sub>B</sub> , 30V/				
.[			μsec SR (A <sub>V</sub> = 5)				
	LF157A	7-43	FET Input Wideband Decompensated,				
-			2mV Vos, 5μV/°C TC V <sub>10</sub> , 10pA I <sub>OS</sub> ,				
1			50pA I <sub>B</sub> , 40V/μsec SR (A <sub>V</sub> = 5)				
l							

## **VOLTAGE FOLLOWERS**

#### Page No.

LM102	7-10	Low Input Current, High Speed, 10nA IB, 5mV Vos, 20V/ $\mu$ sec slew rate, $10^{10}\Omega$ Rin
LM110	7-22	Improved Low Input Current, High Speed, 3nA IB, 4mV Vos, 20V/ $\mu$ sec slew rate, $10^{10}\Omega$ Rin

## **VOLTAGE COMPARATORS**

#### Page No.

LM111	2-5	General Purpose, 100nA I <sub>B</sub> , 3mV Vos, 250ns Response Time, 50V and 50mA Output
LH2111	2-38	Dual General Purpose, 100nA I <sub>B</sub> , 3mV Vos, 250ns Response Time, 50V and 50mA Output
AM1500	2-34	Dual General Purpose, 100nA I <sub>B</sub> , 3mV Vos, 250ns Response Time, 50V and 50mA Output
LM106	2-1	High Speed, 20µA I <sub>B</sub> , 2mV Vos, 40ns Response Time, 24V and 100mA Output
LM119	2-12	Dual General Purpose, 500nA IB, 4mV Vos, 80ns Response Time, 35V and 25mA
		Output, +5 or +15V Supply
LM139	2-16	Quad General Purpose, 100nA 1 <sub>B</sub> , 2mV
LM139A		Vos, Single or Dual Supply 2 to 36V, 1mW/comp. at +5V
AM685	2-22	Very Fast ECL Output, 10µA IB, 2mV Vos. 6.5ns Response Time
AM686	2-30	Very Fast TTL Output, 10μA I <sub>B</sub> , 2mV Vos, 12ns Response Time
AM687	2-32	Dual Very Fast ECL Output, 10µA I <sub>B</sub> ,
LF111	2-9	2mV Vos, 6.5ns Response Time FET Input General Purpose, 50pA I <sub>B</sub> , 4mV Vos, 250 Response Time, 50V and 50mA Output
	LH2111 AM1500 LM106 LM119 LM139 LM139A AM685 AM686 AM687	LH2111 2-38  AM1500 2-34  LM106 2-1  LM119 2-12  LM139 2-16  LM139A  AM685 2-22  AM686 2-30  AM687 2-32

#### **VOLTAGE REGULATORS**

#### Page No.

723	9-5	General Purpose, 2-37V Output, 0.15% load reg., 50V input, 150mA Output		
LM105	9-1	General Purpose, 4.5-40V Output, 0.05% load reg., 50V input, 12mA Output		

## **DATA CONVERSION PRODUCTS**

#### Page No.

AM1508 SSS1508A	3-7	8-Bit Multiplying D-to-A Converter, Accuracy 0.19%, Settling Time 300nsec typ. 8-Bit Multiplying D-to-A Converter, Accuracy 0.1%, Settling Time 135nsec
DAC-08	3-1	curacy 0.1%, Settling Time 135insec

## **SELECTION GUIDE (Cont.)**

## LINE DRIVERS

## LINE RECEIVERS

DUAL DIFFERENTIAL Use With					
	Page No.				
75109	4-118	Open collector differential out-	75107B		
	at .	puts, typical current 6mA, inhibit controls	75108B		
75110	4-118	12mA output current version of Am75109	75107B 75108B		
8830	4-129	Designed for single 5V supply	7820 or		
0030	4-125	operation	7820A		
8831	4-133	Dual differential device which may	9615 or		
		also be used as a quad single-ended driver. Three-state output.	2615		
8832	4-133	Similar to 8831 but no V <sub>CC</sub> clamp	9615 or		
		diodes	2615		
9614	4-146	5 volt supply driver with comple- mentary outputs	9615		
9621	4-163	200mA transient capability with 130Ω back matching resistor	9620		
QUAD D		ENTIAL EIA RS-422, 1020			
26LS31	4-14	High-speed, low output skew	26LS32 or 26LS33		
SINGLE	ENDED	)			
2614	4-33	High-speed quad driver for multi- channel, common ground oper- ation	2615		
SINGLE	ENDE	), EIA RS-232-C			
1488	4-7	Quad EIA RS-232C driver	1489/		
		(14 pins)	1489A		
2616	4-44	Quad 16-pin driver for EIA RS-232C, CCITT V.24 and MIL-	2617		
9616	4-151	188C interface Triple EIA RS-232C driver (14 pins)	9617		

DUAL D	DUAL DIFFERENTIAL Use With				
3603	4-1	Receiver with differential input to detect signals >25mV. Three-state outputs.	75110		
2615	4-38	Receiver for 3 volt single-ended TTL level data.	2614		
75107B	4-112	Totem-pole TTL output version of Am363	75109 or 75110		
75108B	4-112	Open collector TTL output version of Am363	75109 or 75110		
8820	4-124	Designed for ±15V common mode using 5V supply	8830		
8820A	4-124	Higher speed, tighter spec 8820	8830		
9615	4-38	±15 volt common mode, 5 volt	9614		
		supply receivers with uncom-			
		mitted collector and active pull-up controls			
9620	4-159	±15 volt common mode receiver	9621		
		with direct and attenuated inputs			
QUAD D		ENTIAL EIA RS-422, 1020			
26LS32	4-18	±7 volt common mode, 5 volt supply, three state output	26LS31		
26LS33	4-18	±15 volt common mode, 5 volt supply, three-state output	26LS31		
SINGLE	ENDE	O, EIA-RS-232-C			
1489	4-10	Quad EIA RS-232C receiver with input threshold hysteresis	1488		
1489A	4-10	Higher threshold version of Am1489	1488		
2617	4-48	Quad EIA RS-232 receiver speci- fied over military temperature range (same pinout as Am1489A)	2616		
9617	4-155	Triple EIA RS-232 receiver with adjustable hysteresis	9616		

## OCTAL BUFFER/DRIVER

#### Page No.

†74S240	4-107	Inverting octal buffer/driver with three state output
†74S241	4-107	Non-inverting octal buffer/driver with three state output
†74S242	4-107	Inverting buffer/driver with two quad data paths connected input-to-output
1748243	4-107	Non-inverting buffer/driver with two quad data paths connected input-to- output
†74S244	4-107	Non-inverting octal buffer/driver with three state output and two inverting enables

## **SELECTION GUIDE (Cont.)**

#### **CORE MEMORY**

DRIVERS	DRIVERS Page No.					
75325	5-35 Dual high-speed, 600mA, 24V output					
SENSE A	MPLIF	ERS				
7520	5-1	Dual high-speed, ±4mV threshold, complementary outputs				
7521	5-1	±7mV version 7520				
75234	5-11	Dual high speed, ±4mV threshold, in- ternally compensated				
75235	5-11	±7mV version 75234				
75238	5-19	Dual high-speed, ±4mV threshold sense amplifiers with test points, internally compensated				
75239	5-19	±7mV version 75238				
7524	5-27	Dual high-speed, ±4mV threshold, sepa- rate outputs				
7525	5-27	±7mV version 7524				

#### **SPECIAL FUNCTIONS**

WIDEBAND AMPLIFIERS							
1	Page No.						
733 Am592	8-12 8-9	120MHz B. W., 100-400 Voltage Gain					
TIMERS	,						
555 556	8-1 8-5	Single, Precision oscillator/timer  Dual version 555					

## MOS-MICROPROCESSOR INTERFACE CIRCUITS

8080A/	9080A	
	Page No.	•
8212	4-94	8-Bit input/output port, with storage
8216	4-102	4-Bit parallel bidirectional bus driver
8224	6-25	Clock generator and driver
8226	4-102	Inverting version 8216
8228	6-30	System controller and bus driver
8238	6-30	System controller and bus driver with
		extended IOW/MEMW

## **MOS MEMORY**

DRIVERS							
Page No.							
0026	6-1	Dual 5MHz Two-Phase MOS clock driver					
0056	6-7	6-7 0026 with added V <sub>BB</sub> terminal					
SENSE AMPLIFIERS							
3604	6-13	Differential input for signals > 10mV,					
		Three-state outputs					
75207	6-19	Totem-pole TTL output 3604					
75208	6-19	Open-collector output 3604					

## **QUAD BUS TRANSCEIVERS**

Device	Page No.	Output	Function	Hysteresis	Speed (Note 1)	Comments
Am26S10	4-23	100mA-O.C.	Inverting	No	20ns	SN55/75138 pin out
Am26S11	4-23	100mA-O.C.	Non-Inverting to bus; Inverting off bus	No	22ns	Same as Am 26S10 except non-inverting to bus
Am26S12	4-28	100mA-O.C.	Inverting	Yes6V	32ns	Same pin out as DS78/8838 and 8T38
Am26S12A	4-28	100mA-O.C.	Inverting	Yes-1.05V	32ns	Wider threshold Am26S12
Am2905	4-52	100mA-O.C.	Inverting	No	31ns (note 2)	Has 2-input multiplexer
Am2906	4-59	100mA-O.C.	Inverting	No	31ns (note 2)	Has 2-input multiplexer and parity
Am2907	4-66	100mA-O.C.	Inverting	No	31ns (note 2)	Includes parity
Am2915A	4-73	48mA/3-St.	Inverting	No	31ns (note 2)	Has 2-input multiplexer
Am2916A	4-80	48mA/3-St.	Inverting	No	31ns (note 2)	Has 2-input multiplexer and parity
Am2917A	4-87	48mA/3-St.	Inverting	No	31ns (note 2)	Includes parity
Am3216	4-103	50mA/3-St.	Non-Inverting	No	34ns	Same as 8216 except different A.C. loading spec
Am3226	4-103	50mA/3-St.	Inverting	No	30ns	Same as 8216 except different A.C. loading spec
Am78/8838	4-139	50mA-O.C.	Inverting	No	38ns	Same pin out and function as Am26S12A and 8T38
Am8T26A	4-141	48mA/3-St.	Inverting	No	19ns	V <sub>OH</sub> MOS compatible
Am8T28 (note 3)	4-141	48mA/3-St.	Non-Inverting	No	25ns	V <sub>OH</sub> MOS compatible
Am8216	4-102	50mA/3-St.	Non-Inverting	No	34ns	Similar to 8T28
Am8226	4-102	50mA/3-St.	Non-Inverting	No	30ns	Similar to 8T26A

Notes: 1. Typical delay at 25°C for input to bus plus receiver to output.

- 2. Bus enable to bus plus bus to receiver output. All parts include register or driver plus receiver with latch, 3. To be announced,

## **SELECTION GUIDE (Cont.)**

## MONOSTABLES (ONE SHOTS)

Device No.	Description	Dual	Retri- gerable	Reset Table	Initial Accuracy %	Min. Output t <sub>pw</sub> (ns)	Variat	Width tion (%)	Power Dissipation (mW typ.)	No. Package Leads
Am25LS123	Low-Power Schottky version 26123	Х	х	×	±10	116	±2.5	±1.0	60	16
Am2600	t <sub>pw</sub> = 55ns to ∞, with guaranteed < 1% change over temperature range	Х	х	х	±10	45	±0.5	±1.5	95	14
Am2602	t <sub>pw</sub> = 55ns to ∞, with guaranteed < 1% change over temperature range	Х	х	×	±10	45	±0.5	±1.5	175	16
Am26L02	Low-Power version 2602, t <sub>pw</sub> = 100ns to ∞	X	X	×	±10	110	±0.3	±1.0	50	16
Am26L123	Low-Power version 26123, tpw = 120ns to ∞	Х	Х	×	±10	120	±0.3	±1.0	60	16
Am26S02	High speed Schottky version 2602, t <sub>pw</sub> = 28ns to ∞	Х	Х	Х	±5	33	±0.4	±1.5	240	16
Am26123	t <sub>DW</sub> = 45ns to ∞, with guaranteed < 1% change over temperature range. Output stability latch improves noise immunity	х	Х	×	±10	45	±0.5	±0.5	230	16
Am54/74LS123	Same as 25LS123, except no output latch, no $\Delta t_{pw}$ guarantee	Х	х	х	±10 .	116	±3.0	±1.0	60	16
Am54/74123	Same as 26123, except no output latch, no $\Delta t_{pw}$ guarantee	Х	Х	×	±10	45	±2.7	±1.0	230	16
Am54/74221	Schmitt-trigger input	Х		×	±7	30	±0.3	±0.3	130	16
Am9600	Same as 2600, except,no ∆tpw guarantee		Х	Х	±10	50	±1.5	±1.5	.95	14
Am9601	Non-resettable version of 9600, t <sub>pw</sub> = 55ns to ∞		X		±10	45	±2.7	±1.0	95	14
Am9602	Same as 2602, except t <sub>pw</sub> = 60ns to ∞, no ∆t <sub>pw</sub> guarantee	Х	х	×	±10	50	±1.5	±1.5	175	16
Am96L02	Same as 26L02, except t <sub>pw</sub> guaranteed <1.6% change over temperature range	×	Х	Х	±10	110	±0.3	±0.5	50	16

Note: Contact your AMD sales office for full data.

	AMD*	Fairchild	Intel	Motorola	National	Signetics	Texas Instruments	
Manufacturer Identification Cross Reference								
	АМ	μA, or None	None	M, MC	DM, DS, LM, MH	None	SN	
emperature Rang	e Cross Refe	rence						
Commercial		С	_	14, 34, 86	3, 86, 88	NE, N	72, 74, 75	
Military	M	M	М	15, 35, 96	1, 96, 78	SE, S	52, 54, 55	
ackage Cross Refe	rence							
Hermetic DIP	D	D	C, D	L	D	F, I	J	
Molded DIP	Р	Р	Р	P <sub>2</sub>	N	A, B	N	
Mini-Molded DIP	Т	Т	_	P <sub>1</sub>	N	V	Р	
Flat Pack	F	F	_	F	F, W	W, Q	H, U, Z, W	
TO-5 Type Can	Н	Н	_	G, R	Н	DB, K, T	L	
TO-8 Type Can	G		_	н	G	_	_	

FAIRCHILD (Cont.)

FAIRCHILD

9614	LAMCINED	N.4	_		556 D	
9614	D l	M !	ı	ιA 	556 D	M
Device Type	Package Type	Temperature Range	Mfg's Ident.	Device Type	Package Type	Temperature Range
Fairchild	AMD Direct Replacement	AMD Functional Replacement	Fa	irchild	AMD Direct Replacement	AMD Functional Replacement
μA101D	LM101D		μΑ	311P	LM311N	
μA101H	LM101H		$\mu_{A}$	339D	LM339D	
μA101AD	LM101AD	•	μΑ:	339P	LM339N	
μA101AF	LM101AF		μΑ!	555HC	NE555T	
μA101AH	LM101AH	ł	μA!	555HM	SE555T	
μA102H	LM102H		μΑ!	555TC	NE555V	
μA105H	LM105H	}	μA!	556DC	NE556F	
μA107H	LM107H		μΑ!	556DM	SE556F	
μA108AH	LM108AH		μA!	556PC	NE556	
μA108H	LM108H		μA	715DC	715DC	
μA110H	LM110H		μA	715DM	715DM	
μ <b>Α111</b> Η	LM111H	1	μΑ΄	715HC	715HC	
μA139D	LM139D			715HM	715HM	
μA1458H	AM1458H			723DC	723DC	
μA1558H	AM1558H		μA	723DM	723DM	
μA201D	LM201D			723HC	723HC	
μA201H	LM301H			723HM	723HM	
μA201AD	LM201AD	Ï		725HC	725HC	
μA201AF	LM201AF		μΑ	725HM	725HM	
μA201AH	LM201AH			725PC	725CN	
μA207H	LM207H	1		733DC	733DC	
μA208H	LM208H			733DM	733DM	
μA208AH	LM208AH			733FM	733FM	
μA301AD	LM301AD			733HC	733HC	
μA301AH	LM301AH	ļ	μΑ	733HM	733HM	
μA301AN	LM301AN		μΑ:	741DC	741DC	
μA302H	LM302H		μΑ	741DM	741DM	
μA305H	LM305H		μΑ:	741FM	741FM	
μA305AH	LM305AH		μA	741HC	741HC	
μA307H	LM307H		μ74	1HM	741HM	
μA308H	LM308H		μΑ	741ADM	741ADM	
μA308AH	LM308AH		μΑ:	741AFM	741AFM	
μA310H	LM310H		μΑ	741AHM	741AHM	!
μA311H	LM311H		μΑ	741EDC	741EDC	
L	1	<u> </u>	1.14	<u> </u>		

1-14

<sup>\*</sup>The original manufacturers part number and package code are used for second source devices.

## FAIRCHILD (Cont.)

#### FAIRCHILD (Cont.)

	AMD AMD		1 .		AMD	AMD
Fairchild	Direct	Functional	}	Fairchild	Direct	Functional
	Replacement	Replacement		l	Replacement	Replacement
μΑ741EHC	741EHC		1	75110PC	SN75110N	
μΑ747DC	747DC			75110FC 7520DC	SN7520J	
· •			ì		-	
μA747DM	747DM		ļ	7520PC	SN7520N	
μΑ747HC	747HC		İ	75207DC	SN75207J	
μA747HM	747HM		l	75207PC	SN75207N	`
μΑ747PC	747PC		{	75208DC	SN75208J	
μA747ADM	747ADM			75208PC	SN75208N	
μΑ747ΑΗΜ	747AHM			7521DC	SN7521J	
μΑ747EDC	747EDC		1	7521PC	SN7521N	
μΑ747EHC	747EHC			75234DC		
1 .					SN75234J	
μA748DC	748DC		(	75234PC	SN75234N	
μΑ748DM	748DM			75235DC	SN75235J	
μΑ748FM	748FM		ĺ	75235PC	SN75235N	
μΑ748HC	748HC		1	75238DC	SN75238J	
μA748HM	748HM			75238PC	SN75238N	
μA748PC	748PC			75239DC	SN75239J	
μΑ760DC	7.0.0	AM686DC	1	75239PC		
1 '			1		SN75239N	
μA760DM		AM686DM		7524DC	SN7524J	
μA760HC	ļ	AM686HC	ł	7524PC	SN7524N	
μA760HM		AM686HM		7525DC	SN7525J	
μA775DM	LM139D			7525PC	SN7525N	
μA775DC	LM339D		1	75325DC	SN75325J	
μΑ775PC	LM339N			75325PC	SN75325N	
54123DM	SN54123J		i	9600DC		
l .	l .		1	1	9600DC	
54123FM	SN54123W			9600DM	9600DM	•
55107ADM	SN55107BJ		i	. 9600FM	9600FM	
55107BDM	SN55107BJ		1	9600PC	9600PC	
55107AFM	SN55107BW			9601DC	9601DC	
55107BFM	SN55107BW		ı	9601DM	9601DM	
55108ADM	SN55108BJ		1	9601FM	9601FM	
55108AFM	SN55108BW	,	ĺ	9601PC	9601PC	
55108BDM	SN55108BJ		1	9602DC	9602DC	
55108BFM	SN55108BW			9602DM	9602DM	
55109DM	SN55109J		l	9602FM	9602FM	
55109FM	SN55109W			9602PC	9602PC	
55110DM	SN55110J			96L02DC	96L02DC	
55110FM	SN55110W			96L02DM	96L02DM	
5520DM	SN5520J		Ì	96L02FM		
				j .	96L02FM	*
5521DM	SN5521J			96L02PC	96L02PC	
55234DM	SN55234J			96S02DC		AM26S02DC
55234FM	SN55234W			96S02PC		AM26S02PC
55235DM	SN55235J		i	9614DC	9614DC	
55235FM	SN55235W		]	9614DM	9614DM	
55238DM	SN55238J		l	9614FM	9614FM	
55238FM	SN55238W		l	9614PC	9614PC	
55239DM			Ì	9615DC		
	SN55239J	,	l		9615DC	
55239FM	SN55239W		Į	9615DM	9615DM	
5524DM	SN5524J		1	9615FM	9615FM	
5525DM	SN5525J			9615PC	9615PC	
55325DM	SN55325J		l	9616DC	9616DC	
55325FM	SN55325W			9616DM	9616DM	
74123DC	SN74123J		1	9616EDC	9616EDC	
74123DC 74123PC	SN741233		l	9616EPC	9616EPC	
		,				
75107ADC	SN75107BJ			9616FM	9616FM	
75107APC	SN75107BN		[	9616PC	9616PC	
75107BDC	SN75107BJ		1	9617DC	9617DC	
75107BPC	SN75107BN	,		9617PC	9617PC	
75108ADC	SN75108BJ		ļ	9620DC	9620DC	
75108APC	SN75108BN		f	9620DM	9620DM	
75108ATC	SN75108BI		1	9620FM	9620FM	
1			ļ	· ·		
75108BPC	SN75108BN			9620PC	9620PC	
75109DC	SN75109J		Į.	9621DC	9621DC	
75109PC	SN75109N		1	9621DM	9621DM	
75110DC	SN75110J		1	9621FM	9621FM	
L	L		J	· · · · · · · · · · · · · · · · · · ·	L	L

#### FAIRCHILD (Cont.)

## MOTOROLA (Cont.)

Fairchild	AMD Direct Replacement	AMD Functional Replacement
9621PC	9621PC	
9640DC	AM26S10DC	
9640DM	AM26S10DM	
9640PC	AM26S10PC	
9641DC	AM26S11DC	
9641DM	AM26S11DM	
9641PC	AM26S11PC	

	INTEL	
1	D82	228
Temperature	Package	Device
Range	Туре	Туре
	AMD	AMD
Intel	Direct Replacement	Functional Replacement
D3212	ļ	110 111001110111
	D3212	
MD3212	MD3212	
P3212	P3212	
D3216	D3216	N8T28F
MD3216	MD3216	S8T28F
P3216	P3216	N8T28B
D3226	D3226	N8T26F
MD3226	MD3226	S8T26F
P3226	P3226	N8T26B
D8212	D8212	
MD8212	AM8212DM	
P8212	AM8212PC	
D8216	D8216	N8T28F
MD8216	MD8216	S8T28F
P8216	P8216	N8T28B
D8224	D8224	
MD8224	AM8224DM	
P8224	AM8224PC	
D8226	D8226	N8T26F
MD8226	MD8226	S8T26F
P8226	P8226	N8T26B
D8228	D8228	
MD8228	AM8228DM	
P8228	AM8228PC	
D8238	D8238	
MD8238	AM8238DM	
P8238	AM8238PC	
. 0200	7.11102301 0	1

#### MOTOROLA

MC 14	· .	88 L
/lfg's Te	•	Pevice Package Type Type
Motorola	AMD Direct Replacement	AMD Functional Replacement
MC1408L6 MC1408L7 MC1408L8 MC1455G MC1455PI MC1458G MC1488L MC1488P	AM1408L6 AM1408L7 AM1408L8 NE555T NE555V AM1458H MC1488L AM1488PC	

MOTOROLA (Cont.)						
Motorola	AMD Direct Replacement	AMD Functional Replacement				
MC1489L	MC1489L					
MC1489P	AM1489PC	,				
MC1489AL	MC1489AL					
MC1489AP	AM1489APC					
MC1508L8	AM1508L8					
MC1555G	SE555T					
MC1558G	AM1558H					
MC1723CG	723HC 723DC					
MC1723CL MC1723G	723HM					
MC1723L	723DM					
MC1723CG	733HC					
MC1733CL	733DC					
MC1733F	733FM					
MC1733G	733HM					
MC1733L	733DM					
MC1741CG	741HC					
MC1741CL	741DC					
MC1741F	741FM					
MC1741G	741HM					
MC1741L	741DM					
MC1747CG	747HC	,				
MC1747CL	747DC					
MC1747G	747HM 747DM					
MC1747L MC1748CG	747DM 748HC					
MC1748G	748HM					
MC26S10L	AM26S10DC					
MC26S10P	AM26S10PC					
MC3438L		AM26S12ADC				
MC3438P	* .	AM26S12APC				
MC3443L		AM26S10DC				
MC3443P		AM26S10PC				
MC3456L	NE556F					
MC3456P	NE556A					
MC3486L		AM26LS31DC				
MC3486P		AM26LS31PC				
MC3487L		AM26LS32DC				
MC3487P	CEEEE	AM26LS32PC				
MC3556L MC55107L	SE556F SN55107BJ					
MC55107L	SN55108BJ					
MC55109L	SN55109J					
MC55110L	SN55110J	,				
MC5524L	SN5524J					
MC5525L	SN5525J					
MC55325L	SN55325J					
MC75107L	SN75107BJ					
MC75107P	SN75107BN	,				
MC75108L	SN75108BJ					
MC75108P	SN75108BN					
MC75109L	SN75109J					
MC75109P	SN75109N					
MC75110L MC75110P	SN75110J SN75110N					
MC75110P MC7524L	SN75110N SN7524J					
MC7524P	SN7524J SN7524N					
MC7525L	SN7525J					
MC7525E	SN7525N					
MC75325L	SN75325J					
MC75325P	SN75325N					
MC8T26L	N8T26F					
MC8T26P	N8T26B					
MC8601L	9601DC					

National

DM8602J

DM8602N

#### **MOTOROLA (Cont.)**

NATIONAL (Cont.)

AMD

Direct

Replacement

9602DC

9602PC

AMD

**Functional** 

Replacement AM2602DC

AM2602PC

Motorola	AMD Direct Replacement	AMD Functional Replacement
MC8601P	9601PC	
MC8602L	9602DC	AM2602DC
MC8602P	9602PC	AM2602PC
MC9601L	9601DM	AM2602DM
MC9602L	9602DM	AM2602DM
MLM101AG	LM101AH	,
MLM105G	LM105H	
MLM107G	LM107H	
MLM110G	LM110H	
MLM111F	LM111F	
MLM111G	LM111H	
MLM111L	LM111D	
MLM201AG	LM210AH	
MLM205G	LM205H	
MLM207G	LM207H	
MLM210G	LM210H	
MLM211G	LM211H	
MLM211L	LM211D	,
MLM301AG	LM301AH	1
MLM301API	LM301AN	
MLM305G	LM305H	
`MLM307G	LM307H	
MLM310G	LM310H	
MLM311G	LM311H	
MLM211PI	LM311N	
MLM311L	LM311D	
MMH0026CG	MH0026CH	
MMH0026CL	MMH0026CL	
MMH0026CPI	MH0026CN	
MMH0026G	MH0026H	
MMH0026L	MMH0026L	

	DIVIOOUZIV	9602PC	AWIZOUZPC
	DM9601J	9601DM	İ
	DM9601W	9601FM	1
İ	DM9602J	9602DM	AM2602DM
	DM9602W	9602FM	AM2602FM
	DS0026CG	MH0026CJ	
	DS0026CH	MH0026CH	
		1	
	DS0026CJ	MMH0026CL	
į	DS0026CN	MH0026CN	,
	DS0026F	DS0026F	
	DS0026G	MH0026G	`
	DS0026H	MH0026H	
	DS0026J	MMH0026L	
	DS0056CG	DS0056CG	
	DS0056CH	DS0056CH	
	DS0056CJ	DS0056CJ	
	· ·		1
	DS0056CN	DS0056CN	<b>1</b>
	DS0056G	DS0056G	
	DS0056H	DS0056H	
ľ	DS0056J	DS0056J	
	DS1488J	MC1488L	
	DS1488N	AM1488PC	
i	DS1489J	MC1489L	
	DS1489N	AM1489L	
	DS1489AJ	MC1489AL	[
	DS1489AN	AM1489APC	
	DS1603J	DS1603J	
	DS3603J	DS3603J	
	DS3603N	DS3603N	
	DS3604J	DS3604J	
	DS3604N	DS3604N	
	DS7820J	DM7820J	. '
	DS7820AJ	DM7820AJ	,
	DS7830J	DM7830J	ĺ
	DS7831J	DM7831J	
i	DS7832J	DM7832J	
	DS7835J	D.II.70020	S8T26F
	DS7838J	DS7838J	AM26S12ADM
	DS8820J	DM8820J	AMIZOSTZADIM
	DS8820N	DM8820N	
	DS8820AJ	DM8820AJ	
	DS8820AN	DM8820AN	
	DS8830J	DM8830J	
	DS8830N	DM8830N	
	DS8831J	DM8831J	
i	DS8831N	DM8831N	
	DS8832J	DM8832J	
	DS8832N	DM8832N	
	DS8835J		N8T26F
	DS8835N		N8T26B
	DS8838J	DS8838J	AM26S12ADC
	DS8838N	DS8838N	AM26S12APC
	DS55107J	SN55107BJ	AMEGGIZAIG
	DS55108J	SN55108BJ	
	DS55109J	SN55109J	
	DS55110J	SN55110J	
	DS5520J	SN5520J	
	DS5521J	SN5521J	
	DS5524J	SN5524J	
	DS5525J	SN5525J	
	DS55325J	SN55325J	
	DS75107J	SN75107BJ	
	i l	1	

SN75107BN

#### NATIONAL

20

DS

DM8601N

78

Mfg's Ident.	Temperature . Range	Devi	
National	AMD Direct Replacement		AMD Functional Replacement
DM54123J	SN54123J		
DM54123W	SN54123W		,
DM54L123J			AM26L123DM
DM54L123W			AM26L123FM
DM71LS95J			tSN54LS241J
DM71LS96J		- 1	tSN54LS240J
DM71LS97J			†SN54LS244J
DM71LS98J			†SN54LS240J
DM74L123J	*		AM26L123DC
DM74L123N			AM26L123PC
DM74123J	SN74123J		AM26123DC
DM74123N	SN74123N		AM26123PC
DM81LS95J	*		tSN74LS240J
DM81LS95N			†SN74LS240N
DM81LS96J			†SN74LS241J
DM81LS96N			†SN74LS241N
DM81LS97J		1	†SN74LS241J
DM81LS97N	1		†SN74LS241N
DM81LS98J			†SN74LS240J
DM81LS98N		-	†SN74LS240N
DM8601J	9601DC	ľ	

9601PC

DS75107N

NATIONAL (Cont.)

NATIONAL (Cont.)

			,			
İ	AMD	AMD	ĺ		AMD	AMD
National	Direct	Functional	l	National	Direct	Functional
.suiis.iui	Replacement	Replacement	l		Replacement	Replacement
,		replacement	ł		<del></del>	Hopiadomone
DS75108J	SN75108BJ		}	LM101AH	LM101AH	
DS75108N	SN75108BN	*	Ì	LM102D, J	LM102D	İ
DS75109J	SN75109J			LM102F	LM102F	
				l .		
DS75109N	SN75109N		ŀ	LM102H	LM102H	
DS75110J	SN75110J		1	LM105F	LM105F	
DS75110N	SN75110N		1	LM105H	LM105H	
DS7520J	SN7520J		i	LM106F	LM106F	
DS7520N	SN7520N			LM106H	LM106H	
	1		l	1		
DS75207J	SN75207J			LM107D, J	LM107D	
DS75207N	SN75207N	-	ľ	LM107F	LM107F	1
DS75208J	SN75208J			LM107H	LM107H	
DS75208N	SN75208N		ļ	LM108D, J	LM108D	
1	1		l	'		i
DS7521J	SN7521J	· ·		LM108F	LM108F	
DS7521N	SN7521N		1	LM108H	LM108H	· · · · · · · · · · · · · · · · · · ·
DS7524J	SN7524J		l	LM108AD, J	LM108AD	
DS7524N	SN7524N			LM108AF	LM108AF	
DS7525J	SN7525J		l	LM108AH	LM108AH	
		*	}			
DS7525N	SN7525N		l	LM110D, J	LM110D	
DS75325J	SN75325J		l	LM110F	LM110F	
DS75325N	SN75325N		J	LM110H	LM110H	· .
LF111D, J	LF111D			LM111D, J	LM111D	
1	LF111F		1	,		1
LF111F				LM111F	LM111F	
LF111H	LF111H		l	. LM111H	LM111H	
LF155H	LF155H			LM112D, J	LM112D	l
LF155AH	LF155AH			LM112F	LM112F	1
LF156H	LF156H		l	LM112H	LM112H	1
I			ļ			:
LF156AH	LF156AH			LM118D, J	LM118D	
LF157H	LF157H			LM118F	LM118F	
LF157AH	LF157AH		l	LM118H	LM118H	ŀ
LF198H	LF198H		١,	LM119D, J	LM119D	
LF211D, J	LF211D		ŀ	LM119F	LM119F	
1			l		4	
LF211F	LF211F		ļ	LM119H	LM119H	
LF211H	LF211H		İ	LM124D, J	LM124D	
LF255H	LF255H	· ·		LM124F	LM124F	l .
LF256H	LF256H			LM139D, J	LM139D	ł
LF257H	LF257H		ļ	LM139AD, J	LM139AD	
	ľ		ŀ	1		
LF298H	LF298H		ļ	LM139F	LM139F	
LF311D	LF311D			LM139AF	LM139AF	
LF311H	LF311H			LM148D	LM148D	ł
LF355H	LF355H			LM149D	LM149D	
LF355N	LF355N		1	LM201H	LM301H	
			1			ĺ
LF355AH	LF355AH	·	I	LM201AD, J	LM201AD	1
LF356H	LF356H	i		LM201AF	LM201AF	
LF356N	LF356N		ł	LM201AH	LM201AH	i
LF356AH	LF356AH		l	LM202H	LM202H	
	LF357H			1	LM205H	
LF357H		Ī	ĺ	LM205H		
LF357N	LF35/N		1	LM206H	LM206H	1
LF357AH	LF357AH			LM207D, J	LM207D	
LF398H	LF398H		1	LM207F	LM207F	
LH2101AD, J	LH2101AD			LM207H	LM207H	
	· ·				LM208AD	
LH2101AF	LH2101AF	}	l	LM208AD, J		
LH2111D, J	LH2111D		ŀ	LM208AF	LM208AF	
LH2111F	LH2111F		ŀ	LM208AH	LM208AH	
LH2201AD, J	LH2201AD		1	LM208D, J	LM208D	
LH2201AF	LH2201AF		1	LM208F	LM208F	
					LM208H	
LH2211D, J	LH2211D		1	LM208H		1
LH2211F	LH2211F		1	LM210D, J	LM210D	
LH2301AD, J	LH2301AD		1	LM210H	LM210H	
LH2311D, J	LH2311D			LM211D, J	LM211D	
LM101D, J	LM101D			LM211F	LM211F	i
			1			
LM101F	LM101F			LM211H	LM211H	
LM101H	LM101H			LM212D, J	LM212D	
LM101AD, J	LM101AD			LM212F	LM212F	1
LM101AF	LM101AF	i		LM212H	LM212H	[
	1	I	1 4 40			I

NATIONAL (Cont.)

NATIONAL (Cont.)

National	AMD Direct	AMD Functional	
	Replacement	Replacement	
LM216AD, J	LM216AD		
LM216AF	LM216AF		
LM216AH	LM216AH	Į.	
LM216D, J	LM216D		
LM216F	LM216F		
LM216H	LM216H	'	
LM218D, J	LM218D	1	
LM218F	LM218F		
LM218H	LM218H		
LM219D, J	LM219D		
LM219F	LM219F		
LM219H	LM219H	İ	
LM224D, J	LM224D		
LM239D, J	LM239D	1	
LM239AD, J	LM239D		
LM248D	LM248D		
LM249D	LM249D		
LM301AD, J	LM301AD		
LM301AF	LM301AF		
LM301AH	LM301AH		
LM301AN	LM301AN		
LM302F	LM302F		
LM302H	LM302H	. 1	
LM305F	LM305F		*
LM305H	LM305H		
		ł	
LM305AH	LM305AH LM306F		
LM306F			
LM306H	LM306H		
LM307D, J	LM307D		
LM307F	LM307F		
LM307H	LM307H		
LM308AD, J	LM308AD		
LM308AF	LM308AF		
LM308AH	LM308AH	·	
LM308AN	LM308AN		
LM308D, J LM308F	LM308D LM308F	l l	
LM308H			
LM308N	LM308H LM308N		
LM310D, J	LM310D	1	
LM310F	LM310F		
LM310H			
LM310N	LM310H LM310N	}	
LM310N LM311D, J	LM310N LM311D		
LM311D, J	LM311D LM311F	ļ	
LM311P LM311N	LM311F LM311N		
		1	
LM312D, J LM312F	LM312D LM312F		
	LM312F	1	
LM312H			
LM316AD, J	LM316AD		
LM316AF	LM316AF		
LM316AH	LM316AH		
LM316D, J	LM316D		
LM316F	LM316F		
LM316H	LM316H	1	
LM318D, J	LM318D		
LM318F	LM318F		
LM318H	LM318H	ļ	
LM318N	LM318N	}	
LM319H	LM319H		
LM319D, J	LM319D		
LM319N	LM319N	1	
LM324D, J	LM324D	1	
LM324N	LM324N	1	

National	AMD Direct Replacement	AMD Functional Replacement
LM339D, J	LM339D	
LM339AD, J	LM339AD	
LM339N	LM339N	
LM339AN	LM339AN	
LM348D	LM348D	
LM348N	LM348N	1
LM349D	LM349D	
LM349N	LM349N	
LM555CH	NE555T	
LM555CN	NE555V	
LM555H	SE555T	
LM556CJ	NE556F	
LM556CN	NE556A	
LM556J	SE556F	
LM723D, J	723DM	
LM723H	723HM	
LM723CD, J	723DC	,
LM723CH	723HC	
LM725H	725HM	
LM725CH	725HC	
LM725CN	725CN	
LM725D, J	725DM	
LM725CD, J	725DC	
LM733D, J	733DM	1
LM733H	733HM	
LM733CD, J	733DC	
LM733CH	733HC	'
LM741D, J	741DM	
LM741F	741FM	
LM741H	741HM	
LM741CD, J	741DC	
LM741CF	741FC	
LM741CH	741HC	
LM747D, J	747DM	
LM747H	747HM	
LM747F	747FM	
LM747CD, J	747DC	ļ
LM747CP	747PC	
LM747CH	747HC	
LM747CN	747PC	
LM478H	748HM	
LM748CH	748HC	
LM748CN	748PC	
LM1458H	AM1458H	[
LM1558H	AM1558H	

#### SIGNETICS

555

Temperature Range	Device Type	Package Type
Signetics	AMD Direct Replacement	AMD Functional Replacement
DM7820F DM7830F DM8820A DM8820F DM8830A DM8830F LM101F	DM7820J DM7830J DM8820N DM8820J DM8830N DM8830J LM101D	

NE

SIGNETICS (Cont.)

## SIGNETICS (Cont.)

	AMD	AMD
Signetics	Direct Replacement	Functional Replacement
LM101T	LM101H	
LM101AF	LM101AD	
LM101AT	LM101AH	
LM107F	LM107D	
LM107T	LM107H	!
LM108F	LM108D	
LM108T	LM108H	
LM108AF LM108AT	LM108AD LM108AH	
LM111F	LM111D	
LM111T	LM111H	
LM119H	LM119H	
LM119D	LM119D	
LM124F	LM124D	
LM139F	LM139D	
LM201T	LM301H	1
LM201AF	LM201AD	
LM201AT	LM201AH	
LM201AV	LM201AN	
LM207F	LM207D	
LM207T	LM207H	
LM208F	LM208D LM208H	
LM208T LM208AF	LM208AD	
LM208AT	LM208AH	
LM211F	LM211D	
LM211T	LM211H	
LM219H	LM219H	
LM219D	LM219D	
LM224F	LM224D	
LM239F	LM239D	
LM301AT	LM310AH	
LM301AV	LM301AN	
LM307F	LM307D	
LM307T	LM307H	
LM308F	LM308D	
LM308T LM308V	LM308H LM308N	
LM380AF	LM308AD	
LM308AT	LM308AH	
LM311F	LM311D	
LM311T	LM311H	
LM311V	LM311N	
LM319H	LM319H	
LM319D	LM319D	
LM319A	LM319N	
LM324A	LM324N	
LM324F	LM324D	
LM339A	LM339N	
LM339F	LM339D	
MC1488F MC1489F	MC1488L MC1489L	`
MC1489AF	MC1489L MC1489AL	
NE529K	WOTTOOL	АМ686НС
NE555T	NE555T	
NE555V	NE555V	
NE556A	NE556A	
NE556F	NE556F	
NE592K	AM592HC	
N74123B	SN74123N	
N74123F	SN74123J	·
14741231		
'N74221B	SN74221N	
	SN74221N SN74221J 9601PC	

Signetics	AMD Direct Replacement	AMD Functional Replacement
N8T22F	9601DC	
N8T26B	N8T26B	
N8T26F	N8T26F	
N8T26AB	N8T26AB	
N8T26AF	N8T26AF	
N8T28B	N8T28B	
N8T28F	N8T28F	
N8T38B		DS8838N
N8T38F		DS8838J
N9602B	9602PC	
N9602F	9602DC	
SE529K		AM686HM
SE555T	SE555T	
SE556F	SE556F	
SE592A	AM592PC	
SE592K	AM592HM	
SN7520N	SN7520N	
SN7521N	SN7521N	
SN7524N	SN7524N	-
SN7525N	SN7525N	
S54123F	SN54123J	
S54221F	SN54221J	
S9602F	9602DM	
S8T26F	S8T26F	
S8T26AF	S8T26AF	
S8T28F	S8T28F	
S8T38F		DS7838J
μA723CF	723DC	
μΑ723CL	723HC	İ
μA723F	723DM	
μΑ723L	723HM	
μA733CA	733PC	
μΑ733CF	733DC	i e
μΑ733CK	733HC	
μA733F	733DM	
μA733K	733HM	
μΑ741CF	741DC	
μA741CT	741HC	
μA741F	741DM	1
μΑ741T	741HM	İ
μΑ747CA	747PC	
μΑ747CF	747DC	
μΑ747CK	747HC	
μΑ747F	747DM	
μΑ747K	747HM	
μ748CT	748HC	
μΑ748F	748DM	
μΑ748T	748HM	

#### **TEXAS INSTRUMENTS**

SN	75 			110 N
Mfg's	Temp	perature	Device	Packag
Ident.	R	ange	Type	Туре
		ANAD		AMD

Texas Instruments	AMD Direct Replacement	AMD Functional Replacement
SN52101AJ	LM101AD	
SN52101AL	LM101AH	
SN52101AZ	LM101AF	1,
SN52105L	LM105H	
SN52106FA	LM106F	

#### **TEXAS INSTRUMENTS (Cont.)**

#### **TEXAS INSTRUMENTS (Cont.)**

Texas Instruments	AMD Direct Replacement	AMD Functional Replacement		Texas Instruments	AMD Direct Replacement	AMD Functional Replacement
SN52106L	LM106H		1	SN55238W	SN55238W	
SN52107J	LM107D			SN55239J	SN55239J	
LM52107L	LM107H			SN55239W	SN55239W	
SN52107Z	LM107F			SN5524J	SN5524J	,
SN52108AFA	LM108AF		}	SN5525J	SN5525J	
SN52108AJA	LM108AD			SN55325J	SN55325J	,
SN52108AL	LM108AH			SN55325W	SN55325W	
SN52108FA	LM108F			SN55369J	MMH0026L	
SN52108JA	LM108D			SN72301AJ	LM301AD	
SN52108L	LM108H			SN72301AL	LM301AH	
SN52111FA	LM111F			SN72305L	LM305H	
SN52111J	LM111D			SN72306L	LM306H	
SN52111L	LM111H			SN72307J	LM307D	
SN52118FA	LM118F			SN72307L	LM307H	
SN52118JA	LM118D	1		SN73208AJA	LM308AD	
SN52118L	LM118H		1	SN72308AL	LM308AH	
SN52555L	SE555T	<u>'</u>		SN72308JA	LM308D	
SN52723J	723DM			SN72308L	LM308H	
SN52723L	723HM			SN72311J	LM311D	
SN52733FA	733FM		İ	SN72311L	LM311H	}
SN52733J	733DM			SN72318JA	LM318D	
SN52733L	733HM		ſ	SN72318L	LM318H	
SN52741FA	741FM			SN72555L	NE555T	
SN52741JA	741DM		ļ	SN72555P	NE555V	
SN52741L	741HM			SN72723J	723DC	· ·
SN52747FA	747FM			SN72723L	723HC	, and the second
SN52747JA	747DM		l	SN72733J	733DC	
SN52747L	747HM		ľ	SN72733L	733HC	
SN52748FA	748FM			SN72741JA	741DC	
SN52748JA	748DM		1	SN72741L	741HC	
SN52748L	748HM			SN72747JA	747DC	
SN54LS123J	†SN54LS123J	†AM25LS123DM	İ	SN72747L	747HC	Ì
SN54LS123W	†SN54LS123W	†AM25LS123FM		SN72748JA	748DC	
SN54L123J		AM26L123DM		SN72748L	748HC	+ 4 4 4 0 E 1 0 4 0 0 D 0
SN54L123W	+021541.0040.1	AM26L123FM		SN74LS123J	†SN74LS123J	†AM25LS123DC
SN54LS240J	†SN54LS240J			SN74LS123N	†SN74LS123N	†AM25LS123PC
SN54LS241J	†SN54LS241J			SN74L123J		AM26L123DC
SN54S240J	†SN54S240J		İ	SN74L123N SN74LS240J	SN74LS240J	AM26L123PC
SN54S241J	†SN54S241J	AM00100DM		SN74LS2403	†SN74LS2403	,
SN54123J	SN54123J	AM26123DM		SN74LS240N	SN74LS241J	
SN54123W SN54221J	SN54123W SN54221J	AM26123DM		SN74LS241N	†SN74LS241N	,
SN542213 SN54221W	SN542213 SN54221W	,		SN74LS424J	D8224	
SN55107AJ	SN55107BJ			SN74LS424N	P8224	
SN55107A3 SN55107BJ	SN55107BJ			SN74S240J	SN74S240J	
SN55107BJ	SN55107B3			SN74S240N	†SN74S240N	
SN55108BJ	SN55108BJ			SN74S241J	SN74S241J	,
SN5510853	SN55108BJ SN55109J			SN74S241N	†SN74S241N	
SN55110J	SN55110J			SN74S412J	D8212	
SN55114J	9614DM		ŀ	SN74S412	P8212	
SN55114W	9614FM			SN74123J	SN74123J	AM26123DC
SN55115J	9615DM			SN74123N	SN74123N	AM26123PC
SN55115W	9615FM			SN74221J	SN74221J	,
SN55182J	DM7820AJ			SN74221N	SN74221N	
SN55182W	DM7820AW			SN75107AJ	SN74107BJ	
SN55183J	DM7830J	,		SN75107AN	SN75107BN	
SN55183W	DM7830W			SN75107BJ	SN75107BJ	· .
SN5520J	SN5520J			SN74107BN	SN75107BN	
SN5521J	SN5521J			SN75108AJ	SN75108BJ	
SN55234J	SN55234J			SN75108AN	SN75108BN	
SN55234W	SN55234W			SN75108BJ	SN75108BJ	
SN55235J	SN55235J			SN75108BN	SN75108BN	
SN55235W	SN55235W			SN75109J	SN75109J	*
SN55238J	SN55238J			SN75109N	SN75109N	

1-21

## TEXAS INSTRUMENTS (Cont.)

Texas	TEXAS INSTRUMENTS (Cont.)						
SN75110N         SN75110N           SN75114J         9614DC           SN75114N         9614PC           SN75115J         9615DC           SN75115N         9615PC           SN75182J         DM8820AJ           SN75182N         DM8820AN           SN75183J         DM8830J           SN75183N         DM8830N           SN75188J         MC1488L           SN75189A         AM148PC           SN75189J         MC1489L           SN75189A         AM1489PC           SN75189AJ         MC1489AL           SN75189AN         AM1489APC           SN7520J         SN7520J           SN7520J         SN7520J           SN7520J         SN7520J           SN7520N         SN7520J           SN7521J         SN7521J           SN7521J         SN7521N           SN7520N         SN7520N           SN7520N         SN7520N           SN7520N         SN7520N           SN7520BN         SN7520BN           SN75234J         SN75234J           SN75235J         SN75235J           SN75238N         SN75238N           SN75239J         SN75239J		Direct	Functional				
SN75114J         9614DC           SN75114N         9614PC           SN75115J         9615DC           SN75115N         9615PC           SN75182J         DM8820AJ           SN75183N         DM8820AN           SN75183J         DM8830N           SN75183N         DM8830N           SN75188J         MC1488L           SN75189J         MC1489L           SN75189A         AM1489PC           SN75189AJ         MC1489AL           SN75189AJ         MC1489AL           SN75189AN         AM1489PC           SN7520J         SN7520J           SN7520J         SN7520J           SN7520N         SN7520J           SN7521J         SN7521J           SN7521J         SN7521N           SN75207J         SN75207J           SN75207J         SN75207J           SN75208J         SN75208J           SN75208J         SN75208J           SN75234J         SN75234J           SN75235J         SN75235J           SN75238J         SN75238N           SN75239J         SN75239J           SN75239N         SN75239N	SN75110J	SN75110J					
SN75114N         9614PC           SN75115J         9615DC           SN75115N         9615PC           SN75182J         DM8820AJ           SN75183J         DM8820AN           SN75183J         DM8830N           SN75183N         DM8830N           SN75188J         MC1488L           SN75189J         MC1489L           SN75189A         AM1489PC           SN75189AJ         MC1489AL           SN75189AN         AM1489APC           SN7520J         SN7520J           SN7520N         SN7520J           SN7521J         SN7521J           SN7521J         SN7521J           SN7521N         SN75207J           SN75207J         SN75207J           SN75208J         SN75208J           SN75208J         SN75208J           SN75234J         SN75234J           SN75234N         SN75234N           SN75235J         SN75235J           SN75238J         SN75238N           SN75239J         SN75239N	SN75110N	SN75110N					
SN75115J         9615DC           SN75115N         9615PC           SN75182J         DM8820AJ           SN75182N         DM8820AN           SN75183J         DM8830J           SN75188N         DM8830N           SN75188J         MC1488L           SN75189N         AM148PC           SN75189N         AM1489PC           SN75189AJ         MC1489AL           SN75189AN         AM1489PC           SN7520J         SN7520J           SN7520J         SN7520N           SN7521J         SN7521J           SN7521J         SN7521J           SN7521N         SN7521N           SN75207J         SN75207J           SN75207N         SN75207N           SN75208J         SN75208J           SN75208N         SN75208N           SN75234J         SN75234J           SN75235J         SN75235J           SN75235N         SN75235N           SN75238J         SN75238J           SN75239J         SN75239N	SN75114J	9614DC					
SN75115N         9615PC           SN75182J         DM8820AJ           SN75182N         DM8820AN           SN75183J         DM8830J           SN75183N         DM8830N           SN75188J         MC1488L           SN75189J         MC1489L           SN75189AJ         MC1489L           SN75189AJ         MC1489AL           SN75189AN         AM1489PC           SN7520J         SN7520J           SN7520J         SN7520J           SN7521J         SN7521J           SN7521J         SN7521J           SN7521N         SN7521N           SN75207J         SN75207J           SN75207N         SN75207N           SN75208J         SN75208J           SN75208N         SN75208J           SN75234J         SN75234J           SN75235J         SN75235J           SN75235N         SN75235J           SN75238J         SN75238J           SN75238N         SN75239J           SN75239N         SN75239N	SN75114N	9614PC					
SN75182J         DM8820AJ           SN75182N         DM8820AN           SN75183J         DM8830J           SN75183N         DM8830N           SN75188J         MC1488L           SN75188N         AM1488PC           SN75189J         MC1489L           SN75189AJ         MC1489AL           SN75189AN         AM1489PC           SN7520J         SN7520J           SN7521J         SN7520N           SN7521J         SN7521J           SN7521N         SN7521N           SN75207J         SN75207J           SN75207N         SN75207J           SN75208J         SN75207N           SN75208J         SN75208J           SN75234J         SN75234J           SN75234N         SN75234N           SN75235J         SN75235J           SN75238J         SN75238J           SN75238N         SN75239J           SN75239N         SN75239N	SN75115J	9615DC					
SN75182N         DM8820AN           SN75183J         DM8830J           SN75183N         DM8830N           SN75188J         MC1488L           SN75188N         AM1488PC           SN75189J         MC1489L           SN75189AJ         MC1489AL           SN75189AN         AM1489PC           SN7520J         SN7520J           SN7520J         SN7520J           SN7521J         SN7521J           SN7521J         SN7521N           SN7521N         SN75207J           SN75207J         SN75207J           SN75207N         SN75207N           SN75208J         SN75208J           SN75208N         SN75208J           SN75234J         SN75234J           SN75235J         SN75235J           SN75238J         SN75235N           SN75238N         SN75238N           SN75239J         SN75239N	SN75115N	9615PC					
SN75183J         DM8830J           SN75183N         DM8830N           SN75188J         MC1488L           SN75188N         AM1488PC           SN75189J         MC1489L           SN75189AJ         MC1489PC           SN75189AJ         MC1489AL           SN75189AN         AM1489PC           SN7520J         SN7520J           SN7520N         SN7520J           SN7521J         SN7521J           SN7521J         SN7521J           SN7521N         SN75207J           SN75207J         SN75207J           SN75207N         SN75207N           SN75208J         SN75208J           SN75208N         SN75208J           SN75234J         SN75234J           SN75235J         SN75235J           SN75235N         SN75235N           SN75238J         SN75238N           SN75239J         SN75239J           SN75239N         SN75239N	SN75182J	DM8820AJ					
SN75183N         DM8830N           SN75188J         MC1488L           SN75188N         AM1488PC           SN75189J         MC1489L           SN75189N         AM1489PC           SN75189AJ         MC1489AL           SN75189AN         AM1489APC           SN7520J         SN7520J           SN7520N         SN7520J           SN7521J         SN7521J           SN7521N         SN7521N           SN75207J         SN75207J           SN75207N         SN75207J           SN75208J         SN75208J           SN75208J         SN75208J           SN75234J         SN75234J           SN75234N         SN75234N           SN75235J         SN75235J           SN75238J         SN75238J           SN75238N         SN75238N           SN75239J         SN75239J           SN75239N         SN75239N	SN75182N	DM8820AN					
SN75188J         MC1488L           SN75188N         AM1488PC           SN75189J         MC1489L           SN75189AJ         AM1489PC           SN75189AJ         MC1489AL           SN75189AN         AM1489APC           SN7520J         SN7520J           SN7520N         SN7520N           SN7521J         SN7521J           SN7521N         SN7521J           SN75207J         SN75207J           SN75207N         SN75207N           SN75208J         SN75208J           SN75208J         SN75208J           SN75234J         SN75234J           SN75234N         SN75234N           SN75235J         SN75235J           SN75238J         SN75238J           SN75238N         SN75238N           SN75239J         SN75239N	SN75183J	DM8830J					
SN75188N         AM1488PC           SN75189J         MC1489L           SN75189N         AM1489PC           SN75189AJ         MC1489AL           SN75189AN         AM1489PC           SN7520J         SN7520J           SN7520N         SN7520N           SN7521J         SN7521J           SN7521N         SN7521J           SN7521N         SN75207J           SN75207J         SN75207J           SN75208J         SN75207N           SN75208J         SN75208J           SN75234J         SN75234J           SN75234N         SN75234N           SN75235J         SN75235J           SN75238J         SN75238J           SN75238N         SN75238N           SN75239J         SN75239J           SN75239N         SN75239N	SN75183N	DM8830N .					
SN75189J         MC1489L           SN75189N         AM1489PC           SN75189AJ         MC1489AL           SN75189AN         AM1489APC           SN7520J         SN7520J           SN7520N         SN7520N           SN7521J         SN7521J           SN7521N         SN7521N           SN75207J         SN75207J           SN75207N         SN75207N           SN75208J         SN75208J           SN75208N         SN75234J           SN75234J         SN75234J           SN75235J         SN75235J           SN75235N         SN75235N           SN75238J         SN75238J           SN75239J         SN75239J           SN75239N         SN75239N	SN75188J	MC1488L					
SN75189N         AM1489PC           SN75189AJ         MC1489AL           SN75189AN         AM1489APC           SN7520J         SN7520J           SN7520N         SN7520N           SN7521J         SN7521J           SN7521N         SN7521N           SN75207J         SN75207J           SN75207N         SN75207N           SN75208J         SN75208J           SN75208N         SN75208N           SN75234J         SN75234J           SN75234N         SN75234N           SN75235J         SN75235J           SN75238J         SN75238J           SN75238N         SN75238N           SN75239J         SN75239J           SN75239N         SN75239N	SN75188N	AM1488PC					
SN75189AJ         MC1489AL           SN75189AN         AM1489APC           SN7520J         SN7520J           SN7520N         SN7520N           SN7521J         SN7521J           SN7521N         SN7521N           SN75207J         SN75207J           SN75207N         SN75207N           SN75208J         SN75208J           SN75208N         SN75208N           SN75234J         SN75234J           SN75234N         SN75234N           SN75235J         SN75235J           SN75238J         SN75238J           SN75238N         SN75238N           SN75239J         SN75239J           SN75239N         SN75239N	SN75189J	MC1489L					
SN75189AN         AM1489APC           SN7520J         SN7520J           SN7520N         SN7520N           SN7521J         SN7521J           SN7521J         SN7521J           SN7521N         SN7521N           SN75207J         SN75207J           SN75207N         SN75207N           SN75208J         SN75208J           SN75208N         SN75208N           SN75234J         SN75234J           SN75234N         SN75234N           SN75235J         SN75235J           SN75238J         SN75238J           SN75238N         SN75238N           SN75239J         SN75239J           SN75239N         SN75239N	SN75189N	AM1489PC					
SN7520J         SN7520J           SN7520N         SN7520N           SN7521J         SN7521J           SN7521N         SN7521N           SN7521N         SN7521N           SN75207J         SN75207J           SN75207N         SN75207N           SN75208J         SN75208J           SN75208J         SN75208J           SN75234J         SN75234J           SN75234J         SN75234J           SN75235J         SN75235J           SN75238J         SN75238J           SN75238N         SN75238N           SN75239J         SN75239J           SN75239N         SN75239N	SN75189AJ	MC1489AL					
SN7520N         SN7520N           SN7521J         SN7521J           SN7521N         SN7521N           SN75207J         SN75207J           SN75207N         SN75207N           SN75208J         SN75208J           SN75208N         SN75208N           SN75234J         SN75234J           SN75234N         SN75234N           SN75235J         SN75235J           SN75235N         SN75235N           SN75238J         SN75238J           SN75238N         SN75238N           SN75239J         SN75239J           SN75239N         SN75239N	SN75189AN	AM1489APC					
SN7521J         SN7521J           SN7521N         SN7521N           SN7521N         SN7521N           SN75207J         SN75207J           SN75207N         SN75207N           SN75208J         SN75208J           SN75208N         SN75208N           SN75234J         SN75234J           SN75234N         SN75234N           SN75235J         SN75235J           SN75235N         SN75235N           SN75238J         SN75238J           SN75238N         SN75238N           SN75239J         SN75239J           SN75239N         SN75239N	SN7520J	SN7520J					
SN7521N         SN7521N           SN75207J         SN75207J           SN75207N         SN75207N           SN75208J         SN75208J           SN75208N         SN75208N           SN75234J         SN75234J           SN75234N         SN75234N           SN75235J         SN75235J           SN75235N         SN75235N           SN75238J         SN75238J           SN75238N         SN75238N           SN75239J         SN75239J           SN75239N         SN75239N	SN7520N	SN7520N					
SN75207J         SN75207J           SN75207N         SN75207N           SN75208J         SN75208J           SN75208N         SN75208N           SN75234J         SN75234J           SN75234N         SN75234N           SN75235J         SN75235J           SN75235N         SN75235N           SN75238J         SN75238J           SN75238N         SN75238N           SN75239J         SN75239J           SN75239N         SN75239N	SN7521J	SN7521J					
SN75207N         SN75207N           SN75208J         SN75208J           SN75208N         SN75208N           SN75234J         SN75234J           SN75234N         SN75234N           SN75235J         SN75235J           SN75235N         SN75235N           SN75238J         SN75238J           SN75238N         SN75238N           SN75239J         SN75239J           SN75239N         SN75239N	SN7521N	SN7521N					
SN75208J         SN75208J           SN75208N         SN75208N           SN75234J         SN75234J           SN75234N         SN75234N           SN75235J         SN75235J           SN75235N         SN75235N           SN75238J         SN75238J           SN75238N         SN75238N           SN75239J         SN75239J           SN75239N         SN75239N	SN75207J	SN75207J					
SN75208N         SN75208N           SN75234J         SN75234J           SN75234N         SN75234N           SN75235J         SN75235J           SN75235N         SN75235N           SN75238J         SN75238J           SN75238N         SN75238N           SN75239J         SN75239J           SN75239N         SN75239N	SN75207N	SN75207N					
SN75234J       SN75234J         SN75234N       SN75234N         SN75235J       SN75235J         SN75235N       SN75235N         SN75238J       SN75238J         SN75238N       SN75238N         SN75239J       SN75239J         SN75239N       SN75239N	SN75208J	SN75208J					
SN75234N         SN75234N           SN75235J         SN75235J           SN75235N         SN75235N           SN75238J         SN75238J           SN75238N         SN75238N           SN75239J         SN75239J           SN75239N         SN75239N	SN75208N	SN75208N					
SN75235J       SN75235J         SN75235N       SN75235N         SN75238J       SN75238J         SN75238N       SN75238N         SN75239J       SN75239J         SN75239N       SN75239N	SN75234J	SN75234J					
SN75235N         SN75235N           SN75238J         SN75238J           SN75238N         SN75238N           SN75239J         SN75239J           SN75239N         SN75239N	SN75234N	SN75234N					
SN75238J       SN75238J         SN75238N       SN75238N         SN75239J       SN75239J         SN75239N       SN75239N	SN75235J	SN75235J					
SN75238N SN75238N SN75239J SN75239J SN75239N SN75239N	SN75235N	SN75235N					
SN75239J SN75239J SN75239N SN75239N	SN75238J	SN75238J					
SN75239N SN75239N	SN75238N	SN75238N					
	SN75239J	SN75239J					
0175041	SN75239N	SN75239N					
SN7524J   SN7524J	SN7524J	SN7524J					
SN7524N SN7524N	SN7524N	SN7524N					
SN7525J SN7525J	SN7525J	SN7525J					
SN7525N SN7525N	SN7525N	SN7525N					
SN75325J SN75325J	SN75325J	SN75325J					
SN75325N SN75325N	SN75325N	SN75325N					
SN75369J MMH0026CL	SN75369J	MMH0026CL					
SN75369P MH0026CN	SN75369P	MH0026CN	; ,				

<sup>†</sup>To be announced.

#### **DICE POLICY**

Advanced Micro Devices, interface and linear products are all available in dice form.

#### **ELECTRICAL CHARACTERISTICS**

Each die is electrically tested to the commercial or military grade DC parameters to guardbanded limits at 25°C to guarantee operation over the temperature range.

#### QUALITY ASSURANCE

All dice are 100% visually inspected to the requirements of MIL-STD-883A, Method 2010.2, condition B.

All dice are glass passivated with only the bonding pads exposed to provide scratch protection. All dice are provided without gold backing.

#### SHIPPING PACKAGES/ORDER INFORMATION

All dice are packaged in containers with individual compartments which prevent damage to the die during shipping.

Minimum order for AMD dice is 10 pcs.

#### SPECIAL CHIP PROCESSING

If there is a need for additional testing or processing, contact AMD for detailed information.

See following pages on ordering information for detail ordering number.

## ORDERING INFORMATION

DEVICE		ORDER N						R NUMBER C to +125°C	
NUMBER	Metal Can	Hermetic DIP	Molded DIP	Dice	Met Car		Hermetic DIP	Flat Pak	Dice
Am592 AM685 Am686 Am687 Am1500 Am1501	AM592HC AM685HL* AM686HC	AM592DC AM685DL* AM686DC AM687DL* AM1500DC AM1501DC AM1408L8 AM1408L7 AM1408L6	AM592PC	AM592XC AM685XL* AM686XC AM687XL*	AM50 AM68 AM68	5HM	AM592DM AM688DM AM686DM AM687DM AM1500DM AM1500DL AM1501DM AM1501DL AM1508L8	AM1500FM AM1500FL* AM1501FM AM1501FL*	AM592XM AM685XM AM686XM AM687XM
Am1558	AM1458H				AM15	58H			
Am25 Series Am25LS123		AM25LS123DC	AM25LS123PC	AM25LS123XC			AM25LS123DM	AM25LS123FM	AM25LS123XM
Am26 Series Am2600 Am2602 Am26104 Am2615 Am2615 Am2617 Am26123 Am261.S31 Am261.S31 Am261.S32 Am261.S32 Am265.S32		AM2600DC AM2602DC AM2614DC AM2615DC AM2615DC AM2615DC AM2617JDC AM261531DC AM26L531DC AM26L531DC AM26L02DC AM26L02DC AM26L02DC AM26S02DC AM26S02DC AM26S02DC AM26S11DC AM26S11DC AM26S11DC AM26S12DC AM26S12DC AM26S12DC	AM2600PC AM2614PC AM2615PC AM2615PC AM2615PC AM2612PC AM26123PC AM26132PC AM26132PC AM26132PC AM26132PC AM26132PC AM26132PC AM26123PC AM26123PC AM26123PC AM26123PC AM26123PC AM26124PC AM26124PC AM2612PC AM2612PC	AM2600XC AM2602XC AM2614XC AM2615XC AM2615XC AM2617XC AM26123XC AM261331XC AM261331XC AM261332XC AM26123XC AM26132XC AM26102XC AM261123XC AM26502XC AM26511XC AM26511XC AM26511XC AM26511XC AM26511XC AM26512XC			AM2600DM AM2602DM AM2614DM AM2615DM AM2615DM AM2617DM AM26123DM AM26L331DM AM26L331DM AM26L332DM AM26L32DM AM26L32DM AM26L32DM AM26S02DM AM26S10DM AM26S11DM AM26S11DM AM26S11DM AM26S11DM AM26S12DM AM26S12DM AM26S12DM	AM2600FM AM2602FM AM2614FM AM2614FM AM2616FM AM2617FM AM26123FM AM26L331FM AM26L331FM AM26L332FM AM26L32FM AM26L32FM AM26L32FM AM26S02FM AM26S01FM AM26S11FM AM26S11FM AM26S11FM AM26S11FM AM26S11FM AM26S12FM AM26S12FM AM26S12FM	AM2600XM AM2602XM AM2614XM AM2615XM AM2615XM AM2617XM AM26123XM AM26123XM AM261331XM AM261332XM AM26132XM AM26132XM AM26102XM AM26102XM AM26112XM AM26112XM AM26511XM AM26511XM AM26511XM AM26511XM
Am29 Series Am2905 Am2906 Am2907 Am2915A Am2915A Am2916A Am2917A Am32XX Series		AM2905DC AM2906DC AM2907DC AM2915ADC AM2916ADC AM2917ADC	AM2905PC AM2906PC AM2907PC AM2915APC AM2916APC AM2917APC	AM2905XC AM2906XC AM2907XC AM2915AXC AM2916AXC AM2917AXC			AM2905DM AM2906DM AM2907DM AM2915ADM AM2916ADM AM2917ADM	AM2905FM AM2906FM AM2907FM AM2915AFM AM2916AFM AM2917AFM	AM2905XM AM2906XM AM2907XM AM2915AXM AM2916AXM AM2917AXM
Am3212 Am3216 Am3226		D3212 D3216 D3226	P3212 P3216 P3226	AM8212XC AM8212XC AM8226XC			MD3212 MD3216 MD3226		
DAC-08		DAC-08EQ DAC-08CQ					DAC-08AQ DAC-08Q		
DM or DS78/88 Series DM78/8820 DM78/8820A DM78/8830 DM78/8831 DM78/8832 DS78/8838		DM8820J DM8820AJ DM8830J DM8831J DM8832J DS8838J	DM8820N DM8820AN DM8830N DM8831N DM8832N DS8838N	AM8820X AM8820AX AM8830X AM8831X AM8832X			DM7820J DM7820AJ DM7830J DM7831J DM7832J DS7838J	DM7820W DM7820AW DM7830W DM7831W DM7832W DS7838W	AM7820X AM7820AX AM7830X AM7831X AM7832X
DS0056 (8 pin) DS0056 (12 pin) DS0056 (14 pin) DS16/3603 DS3604	DS0056CH DS0056CG DS0056CJ DS3603J DS3604		DS0056CN DS3603N DS3604N	AM0056CX AM3603X AM3604X	DS009 DS009 DS160	66G 66J			AM0056X
LF155	LF355H		LF355N	LD355	LF15				LD155
LF155A	LF355AH			LD355A	LF15				LD155A
LF156 LF156A	LF356H LF356AH		LF356N	LD356 LD356A	LF15 LF25 LF15	3			LD156 LD156A
LF157 LF157A	LF357H LF357AH		LF357N	LD357	LF15 LF25 LF15	7H 7H			LD157 LD157A
LH2101A LH2111		LH2301AD LH2311D					LH2101AD LH2201AD LH2111D LH2211D	LH2101AF LH2201AF LH2111F LH2211F	
LM101	LM301H	LM301D	LM301N LM201N	LD301	LM10 LM20		LM101D LM201D	LM101F LM201F	LD101
LM101A * LM102	LM301AH LM302H	LM301AD LM302D	LM301AN LM201AN	LD301A - LD302	LM10 LM20 LM10	1AH 1AH 2H	LM101AD LM201AD LM102D	LM101AF LM201AF LM102F	LD101A LD102
LM105	LM305H			LD305	LM20	2H	LM202D	LM202F	LD105
+ LM106	LM305AH LM306H	LM306D		LD306	LM20 LM10	5H 6H		LM106F	LD106
LM107	LM307H	LM307D		LD307	LM20 LM10 LM20	7H	LM107D LM207D	LM206F LM107F LM207F	LD107
LM108 LM108A	LM308H LM308AH	LM308D LM308AD	LM308N LM308AN	LD308 LD308A	LM10 LM20 LM10 LM20	8H 8H 8AH	LM108D LM208D LM108AD LM208AD	LM108F LM208F LM108AF LM208AF	LD108 LD108A
LM110	LM310H	LM310D	LM310N	LD310	LM20 LM11 LM21	oн	LM208AD LM110D LM210D	LM208AF LM110F LM210F	LD110
LM111	LM311H	LM311D	LM311N	LD311	LM11 LM21	1H 1H	LM111D LM211D LF111D	LM111F LM211F	LD111
LF111 • LM112	LF311H LM312H	LF311D LM312D		LFD311 LD312	LF11 LF21 LM11 LM21	1H 2H	LF111D LF211D LM112D LM212D	LF111F LF211F LM112F LM212F	LFD111 LD112

## **ORDERING INFORMATION (Cont.)**

DEVICE		0°C to	NUMBER +70°C					ER NUMBER °C to +125°C	
NUMBER	Metal Can	Hermetic DIP	Molded DIP	Dice		Metal Can	Hermetic DIP	Flat Pak	Dice
LM118	LM318H	LM318D	LM318N	LD318		LM118H LM218H	LM118D" LM218D	LM118F	LD118
LM119	LM319H	LM319D	LM319N	LD319		LM119H	LM119D	LM218F LM119F	LD119
LM124		LM324D	LM324N	LD324	, i	LM219H	LM219D LM124D	LM219F LM124F	LD124
LM124A		LM324AD	LM324AN	LD324A			LM224D LM124AD	LM224F LM124AF	LD124A
LM139		LM339D	LM339	LD339			LM224AD LM139D	LM224AF LM139F	LD139
LM139A		LM339AD	LM339AN	LD339A			LM239D LM139AD	LM239F LM139AF	LD139A
LM148		LM348D	LM348N	LD348			LM239AD LM148D	LM239AF	LD148
LM149		LM349D	LM349N	LD349			LM248D LM149D		LD149
LM216	LM316H	LM316D	2	LD316			LM249D		20140
LM216A	LM316AH	LM316AD		LD316A		LM216H	LM216D	LM216F	LD216
•						LM216AH	LM216AD	LM216AF	LD216A
MC1488 MC1489A MC1489A MH0026 (8 pin) MH0026 (12 pin) MH0026 (14 pin)	MH0026CH MH0026CG	MC1488L MC1489L MC1489AL MMH0026CL	AM1488PC AM1489PC AM1489APC MH0026CN	AM1488XC AM1489XC AM1489AXC AM0026CX		MH0026H MH0026G	ммн0026L	· ·	AM0026X
N/SE555 N/SE556	NE555T		NE555V NE556A	AM555XC AM556XC		SE555T	SE556F		AM555XM AM556XM
SN54/74 Series SN54/74123 SN54/74221 SN54/74221 SN54/745240 SN54/745241 SN54/745241 SN54/745243 SN54/745243		SN74123J SN74221J SN74LS123J SN74S240J SN74S241J SN74S242J SN74S243J SN74S243J SN74S244J	SN74123N SN74221N SN74LS123N SN745240N SN745241N SN745242N SN745243N SN745243N SN745244N	AM74123X AM74221X AM74LS123X AM745240X AM745241X AM745242X AM745243X AM745243X			SN54123J SN54221J SN54LS123J SN545240J SN545241J SN545242J SN545243J SN545243J	SN54123W SN54221W SN54LS123W	AM54123X AM54221X AM54L5123X AM545240X AM545241X AM545241X AM545242X AM545243X AM545244X
SN55/751078 SN55/751098 SN55/75109 SN55/75110 SN55/7520 SN75207 SN75207 SN75207 SN55/75234 SN55/75234 SN55/75238 SN55/75238 SN55/75238 SN55/75238 SN55/75238 SN55/7523		SN75107BJ SN75108BJ SN75109J SN75510J SN7520J SN7520J SN7520BJ SN75234J SN75234J SN75238J SN75238J SN75238J SN75238J SN7524J SN7525J SN7525J	SN75107BN SN75109N SN75109N SN75510N SN7520N SN7520N SN75208N SN75228N SN75235N SN75235N SN75239N SN75239N SN75239N SN75239N SN7525N SN7525N	AM75107BX AM75108BX AM75109X AM75110X AM7520X AM7520X AM7520X AM75231X AM75235X AM75235X AM75235X AM75235X AM75238X AM75238X AM7524X AM7525X AM7525X			SN55107BJ SN55108BJ SN55109J SN55110J SN5520J SN5522J SN55234J SN55234J SN5523BJ SN5523BJ SN5523BJ SN5523BJ SN5523BJ SN5525J SN5525J	SN5520W SN5521W SN55234W SN55235W SN55238W SN55239W SN5524W SN5525W SN5525W SN5525W	AM55107BX AM55108BX AM55109X AM55110X AM5520X AM55220X AM55234X AM55235X AM55238X AM55238X AM55238X AM5524X AM5526X AM5526X AM5526X AM5526X AM5526X
715 723 725 SSS725 733 741	715HC 723HC 725HC 888725CJ 733HC 741HC	715DC 723DC 725DC 5SS725CP 733DC 741DC	723PC 725CN	715XC 723XC 725XC 733XC 741XC		715HM 723HM 725HM SSS725J 733HM 741HM	715DM 723DM 725DM 5SS725P 733DM 741DM	733FM 741FM	715XM 723XM 725XM 733XM 741XM
741A SSS741 747 747A SSS747 748	741EHC SSS741CJ 747HC 747EHC SSS747CK 748HC	741EDC 747DC 747EDC SSS747CP 748DC	747PC 748PC	747XC 748XC		741AHM SSS741J 747HM 747AHM SSS747K 748HM	741ADM 747DM 747ADM SSS747P 748DM	741AFM 747FM 747AFM SSS747M 748FM	747XM 748XM
8XXX Series 8126 8126A 8128 8212 8216 8224 8226 8228 8238		N8T26F N8T26AF N8T28F C8212 C8216 D8224 C8226 C8228 D8238	N8T26B N8T26AB N8T28B P8212 P8216 AM8224PC AM8226PC AM8228PC AM8238PC	AM8T26X AM8T26AX AM8T28X AM8212XC AM8216XC AM8224XC AM8226XC AM8226XC AM8228XC AM8238XC			\$8726F \$8728AF \$8728F AM8212DM AM8216DM AM8224DM AM8224DM AM8228DM AM8238DM		AM8T26X AM8T26AX AM8T28X
96 Series 9600 9601 9602 9614 9615 9616 9617 9620 9621 96L02		9600DC 9601DC 9602DC 9614DC 9615DC 9616DC 9617DC 9620DC 9621DC 9620DC	9600PC 9601PC 9602PC 9614PC 9615PC 9615PC 9617PC 9620PC 9621PC 9620PC	AM9600XC AM9601XC AM9602XC AM9614XC AM9615XC AM9616XC AM9617XC AM9620XC AM9621XC AM9620XC			9600DM 9601DM 9602DM 9614DM 9615DM 9616DM 9617DM 9620DM 9621DM 9621DM 9620DM	9600FM 9601FM 9602FM 9614FM 9615FM 9620FM 9621FM 96L02FM	AM9600 XM AM9601 XM AM9602 XM AM9614 XM AM9615 XM AM9615 XM AM9620 XM AM9620 XM AM9621 XM AM9621 XM

<sup>\*</sup>Indicates -25°C to +85°C Operating Temperature Range.

For MIL-STD-883A Class B processing order as follows: For all LM100 and LM2100 series devices add/883B suffix.

Example: LM101AH/883B, LH2111D/883B

For other devices add B suffix.

Example: 741 HMB, AM687 DMB, AM1500 DMB

# PRODUCT ASSURANCE MIL-M-38510 • MIL-STD-883

The product assurance program at Advanced Micro Devices defines manufacturing flow, establishes standards and controls, and confirms the product quality at critical points. Standardization under this program assures that all products meet military and government agency specifications for reliable ground applications. Further screening for users desiring flight hardware and other higher reliability classes is simplified because starting product meets all initial requirements for high-reliability parts.

The quality standards and screening methods of this program are equally valuable for commercial parts where equipment must perform reliably with minimum field service.

Three military documents provide the foundation for this program. They are:

MIL-M-38510—General Specification for Microcircuits
MIL-Q-9858—Quality Program Requirements
MIL-STD-883—Test Methods and Procedures for Microelectronics

MIL-M-38510 describes design, processing and assembly workmanship guidelines for military and space-grade integrated circuits. All linear, MSI, and interface circuits manufactured by Advanced Micro Devices for full temperature range (-55°C to +125°C) operation meet these quality requirements of MIL-M-38510.

MIL-Q-9858 identifies 28 elements of management, planning and control that are necessary in maintaining a quality program. Advanced Micro Devices complies with all requirements of MIL-Q-9858.

MIL-STD-883 contains detail testing and inspection methods for integrated circuits. Three of the methods are quality and processing standards directly related to product assurance:

**Test Method 2010** defines the visual inspection of integrated circuits before sealing. By confirming fabrication and assembly quality, inspection to this standard assures the user of reliable circuits in long-term field applications. Standard inspection at Advanced Micro Devices includes all the requirements of Method 2010, condition B.

Test Method 5004 defines three reliability classes of parts. All must receive certain basic inspection, preconditioning and screening stresses. The classes are:

Class C - Used where replacement can be readily accomplished. Screening steps are given in the AMD processing flow chart.

Class B — Used where maintenance is difficult or expensive and where reliability is vital. Devices are upgraded from Class C to Class B by 160-hour burn-in at 125°C. All other process requirements are the same.

Class A — Used where replacement is extremely difficult and reliability is imperative. Class A screening selects extra reliability parts by expanded visual and X-ray inspection, further burn-in, and tighter sampling inspection.

All hermetically sealed integrated circuits (military and commercial) manufactured by Advanced Micro Devices are screened to MIL-STD-883, Class C.

Optional extended processing to MIL-STD-883, Class B is available for all AMD integrated circuits. Parts procured to this screening are marked with a "-B" following the standard part number.\*

All molded integrated circuits receive Class C screening except that centrifuge and hermeticity steps are omitted for solid-package parts

Test Method 5005 defines qualification and quality conformance procedures. Subgroups, tests and quality levels for each class are given for Group A (electrical), Group B (mechanical quality measurements related to the user's assembly environment), Group C (die related tests) and Group D (package related tests). Group A tests are always performed; Group B, C and D may be specified by the user. Tables I, II, III and IV give standard test groupings and quality levels for Class B screened devices. These quality levels are used as a minimum for all tests.


<sup>\*</sup>Exception is linear 100, 200 and 300 series parts which are marked "/883B".


## MANUFACTURING, SCREENING AND INSPECTION FOR INTEGRATED CIRCUITS


All integrated circuits are screened to MIL-STD-883, Method 5004, Class C; quality conformance inspection where required is performed to Class B levels.

All full-temperature-range (-55°C to +125°C) linear, MSI and interface circuits are manufactured to the work-manship requirements of MIL-M-38510.

The flow chart identifies processing steps as they relate to MIL-STD-883 and MIL-M-38510.







## QUALIFICATION AND QUALITY CONFORMANCE INSPECTION

Subgroups and LTPD levels as given in MIL-STD-883A, Method 5005.3, for Class B parts.

Table I. Group A Electrical Tests

Subgroups	LTPD	Initial (Note 1) Sample Size
Subgroup 1 — Static tests at 25° C	5	45
Subgroup 2 - Static tests at maximum rated operating temperature	7	32
Subgroup 3 — Static tests at minimum rated operating temperature	7	32
Subgroup 4 — Dynamic tests at 25°C	5	45
Subgroup 5 — Dynamic tests at maximum rated operating temperature	7	32
Subgroup 6 — Dynamic tests at minimum rated operating temperature	7	32
Subgroup 7 — Functional tests at 25° C	5	45
Subgroup 8 — Functional tests at maximum and minimum rated operating temperatures	10	22
Subgroup 9 — Switching tests at 25°C	7	32
Subgroup 10 — Switching tests at minimum rated operating temperature (Note 2)	10	10
Subgroup 11 — Switching tests at minimum rated operating temperature (Note 2)	10	10

Notes: 1. Sampling plans are based on LTPD tables of MIL-M-38510. The smaller initial sample size, based on zero rejects allowed, has been chosen unless otherwise indicated. If necessary, the sample size will be increased once to the quantity corresponding to an acceptance number of 2. The minimum reject number in all cases is 3.

2. For qualification only if required on purchase order.

Table II. Group B Tests

Test	Method	Conditions	LTPD	Initial Sample Size
Subgroup 1 Physical dimensions	2016	AMD standard dimensions unless listed by customer	2 devices (no failures)	2
Subgroup 2 a) Resistance to Solvents	2015	Alcohol, mineral spirits, trichloroethane, and Freon solvents	3 devices (no failures)	3
b) Internal visual and mechanical	2014		1 device (no failures)	1
c) Bond strength	2011	Test Condition D	15	15 leads
Subgroup 3 Solderability	2003	Solder temperature 260°C ± 10°C	15	15

Table III. Group C (Die-Related Tests)

Test	Method	Condition	LPTD	Initial Sample Size
Subgroup 1 a) Operating life test b) End point electrical parameters	1005	AMD standard burn-in circuit (1000 hr.) DC room temperature parameters	5	77 ACC = 1
Subgroup 2				
a) Temperature cycling	1010	Test condition C: air to air, -65° C to +150° C, 10 cycles	15	15
b) Constant acceleration	2001	Test condition E: 30kG centrifugal acceleration Y axis followed by one other axis X or Z.		
c) Seal	1014			
1, Fine		Condition A: helium, or condition B: radioactive tracer		
2. Gross		Condition C, step 2: fluorocarbon		
d) Visual examination	Note 3			
e) End point electrical parameters		DC room temperature parameters.		

Note: 3. Visual examination shall be in accordance with method 1010 of MIL-STD-883.

Table IV. Group D (Package Related Tests)


Test Method		Condition	LPTD	Initial Sample Size
Subgroup 1				
a) Physical dimensions	2016		15	15
Subgroup 2				
a) Lead integrity	2004	Test condition B2 (lead fatigue)	15	15
b) Seal	1014			
I. Fine	}	Condition A: helium, or condition B: radioactive tracer	1	
2. Gross	Į.	Condition C, step 2: fluorocarbon		
Subgroup 3				
a) Thermal shock	1011	Test condition B: liquid to liquid, -55°C to +125°C	15	15
b) Temperature cycling	1010	Test condition C: air to air, -65°C to +150°C, 100 cycles		1
c) Moisture resistance	1004	Omit initial conditioning and vibration	}	
d) Seal	1014			
I. Fine	İ	Condition A: helium, or condition B: radioactive tracer		
2. Gross		Condition C, step 2: fluorocarbon	1	
e) Visual examination	Note 4			
f) End point electrical parameters	Ì	DC room temperature parameters		
Subgroup 4				
a) Mechanical shock	2002	Test condition B: 5 shock pulses; 6 directions; 1,500 G	15	15
b) Vibration variable frequency	2007	Test condition A: 20 Hz - 2kHz; 20G, X, Y, Z orientation		
c) Constant acceleration	2001	Test condition E: 30kG centrifugal acceleration	l	
d) Seal	1014		1	
I. Fine		Condition A: helium, or condition B: radioactive tracer		İ
2. Gross		Condition C, step 2: fluorocarbon	1	
e) Visual examination	Note 5			
f) End point electrical parameters		DC room temperature parameters		
Subgroup 5				
a) Salt atmosphere	1009	Test condition A: 24 hr.	15	15
b) Visual examination	Note 6		1	

Notes: 4. Visual examination shall be in accordance with method 1010 or 1011 at a magnification of 5X to 10X.

<sup>5.</sup> Visual examination shall be performed in accordance with method 2007 for evidence of defects or damage to case, leads, or seals resulting

from testing (not fixturing). Such damages shall constitute a failure.

<sup>6.</sup> Visual examination shall be in accordance with MIL-STD-883, Method 1009 para. 3.3.1.



## Comparators — Section II

Am106/206/306 Am111/211/311	Voltage Comparator/Buffer	-
LF111/211/311	Voltage Comparator	.9
Am119/219/319	Dual Comparator	2
Am139/239/339	Low Offset Voltage Quad Comparator 2-1	
Am139A/239A/339A	Low Offset Voltage Quad Comparator 2-1	6
Am685	Voltage Comparator	2
Am686	Voltage Comparator	
Am687/687A	Dual Voltage Comparator	
Am1500	Dual Precision Voltage Comparator 2-3	
LH2111/2211/2311	Dual Precision Voltage Comparator 2-3	
Application Notes		
A New High-Speed Compa	arator The Am685	2
	- Designing with High Speed Comparators 2-5	

## Am106/206/306

Voltage Comparator/Buffer

## **Distinctive Characteristics**


- Functionally, electrically, and pin-for-pin equivalent to the National LM 106/206/306
- Drives RTL, DTL or TTL directly
- Output can switch voltages up to 24 V @ 100 mA
- Fan-out of 10 with DTL or TTL

- 100% reliability assurance testing in compliance with MIL STD 883.
- Electrically tested and optically inspected die for assemblers of hybrid products.
- Available in metal can and hermetic flat package.

#### **FUNCTIONAL DESCRIPTION**


The Am106/206/306 are high-speed voltage comparators/ buffers designed to be used in applications where high accuracy and fast response times are required. The device is useful as a pulse-height discriminator, relay or lamp driver or a line receiver.

## FUNCTIONAL DIAGRAM



#### APPLICATION

## Level Detector With Hysteresis




$$\begin{split} V_{\text{UT}} &= V_{\text{REF}} \, + \, \frac{R_2 \, [V_{0 \, \text{MAX}} \cdot V_{\text{REF}}]}{R_2 + R_3} \\ &\quad \text{and} \\ V_{\text{LT}} &= V_{\text{REF}} \, + \, \frac{R_2 \, [V_{0 \, \text{MIN}} \cdot V_{\text{REF}}]}{R_2 + R_3} \\ &\quad \text{Hysteresis} \, = V_{\text{H}} = V_{\text{UT}} \cdot V_{\text{LT}} \\ &= \frac{R_2 \, [V_{0 \, \text{MAX}} \cdot V_{0 \, \text{MIN}}]}{R_2 + R_3} \end{split}$$

### ORDERING INFORMATION

Part	Package	Temperature	Order
Number	Type	Range	Number
Am306	Metal Can	0°C to +70°C	LM306H
	Dice	0°C to +70°C	LD306
Am206	Metal Can	–25°C to +85°C	LM206H
Am106	Metal Can	-55°C to +125°C	LM106H
	Flat Pak	-55°C to +125°C	LM106F
	Dice	-55°C to +125°C	LD106

## CONNECTION DIAGRAMS Top Views



NON INVERTING 2 0 STROBE

Metal Can

Note: Pin 6 connected to bottom of package.

Note: Pin 4 connected to case.

## Am 106/206/306

## **MAXIMUM RATINGS**

Positive Supply Voltage	15 V
Negative Supply Voltage	-15 V
Output Voltage	24 V
Output to Negative Supply Voltage	30 V
Differential Input Voltage	±5 V
Input Voltage	±7 V
Power Dissipation (Note 1)	600 mW
Output Short Circuit Duration	10 sec
Operating Temperature Range Am106 Am206 Am306	-55°C to +125°C -25°C to +85°C 0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Lead Temperature (soldering, 60 sec)	300°C

## ELECTRICAL CHARACTERISTICS (T<sub>A</sub> = 25°C unless otherwise specified) (Note 2)

Parameter (see definitions)	Conditions	Min	Am306 Typ	Max	Min	Am106 Am206 Typ	Max	Units
Input Offset Voltage	Note 3	ſ	1.6	5.0		0.5	2.0	mV
Input Offset Current	Note 3		1.8	5.0		0.7	3.0	μΑ
Input Bias Current			16	25		10	20	μΑ
Voltage Gain			40			40		V/mV
Response Time	Note 4		30	40		30	40	ns
Saturation Voltage	$V_{IN} \le -5 \text{ mV}, I_{sink} = 100 \text{ mA}$		0.8	2.0		1.0	1.5	V
Output Leakage Current	$V_{IN} \geq 5 \text{ mV}, 8 \text{ V} \leq V_{OUT} \leq 24 \text{ V}$		0.02	2.0		0.02	1.0	μΑ
The Following Specifications Appl	y Over The Operating Temperature Ra	inges						
Input Offset Voltage	Note 3			6.5			3.0	mV
Average Temperature Coefficient of Input Offset Voltage	$T_{A(min)} \leq T_A \leq T_{A(max)}$		5.0	20		3.0	10	μV/°C
Input Offset Current	$T_{A} = T_{A(max)}$ Note 3, $T_{A} = T_{A(min)}$		0.6 2.4	5.0 7.5		0.25 1.8	3.0 7.0	μ <b>A</b> μ <b>A</b>
Average Temperature Coefficient of Input Offset Current	$\begin{array}{c} 25^{\circ}C \leq T_{A} \leq T_{A(max)} \\ T_{A(min)} \leq T_{A} \leq 25^{\circ}C \end{array}$		15 24	50 100		5.0 15	25 75	nA/°C nA/°C
Input Bias Current				40			45	μА
Input Voltage Range	$-7 \text{ V} \ge \text{V}^- \ge -12 \text{ V}$	±5.0			±5.0			V
Differential Input Voltage Range		±5.0			±5.0			V
Saturation Voltage	$V_{IN} \le -5 \text{ mV}, \ I_{sink} = 50 \text{ mA}$			1.0			1.0	V
Saturation Voltage	$V_{\rm IN} \leq -5  {\rm mV},  I_{\rm sink} \leq 16  {\rm mA}$			0.4			0.4	V
Positive Output Level	$V_{IN} \geq 5 \text{ mV}, \ I_{OUT} = 400 \ \mu\text{A}$	2.5		5.5	2.5		5.5	V
Output Leakage Current	$V_{IN} \geq 5 \text{ mV}, 8 \text{ V} \leq V_{OUT} \leq 24 \text{ V}$			100			100	μΑ
Strobe Current	V <sub>strobe</sub> = 0.4 V		1.7	3.3		1.7	3.3	. mA
Strobe ON Voltage	·	0.9	1.4		0.9	1.4		V
Strobe OFF Voltage	$I_{sink} \leq 16 \text{ mA}$		1.4	2.5		1.4	2.5	V
Positive Supply Current	$V_{IN} = -5 \text{mV}$		5.5	10		5.5	10	mA
Negative Supply Current			1.5	3.6		1.5	3.6	mA


Note 1: Derate metal can package at 6.8 mW/°C for operation at ambient temperatures above 60°C; derate flat package at 5.4 mW/°C for operation at ambient temperatures above 40°C.


Note 2: These specifications apply for  $-3~V \ge V^- \ge -12~V$ ,  $V^+ = 12~V$  and  $T_A = 25^{\circ}C$  unless otherwise specified.


Note 3: The offset voltages, offset currents, and bias currents given are the maximum values required to drive the output from the minimum output level up to the maximum output level. Thus, these parameters actually define an error band and take into account the worst-case effects of voltage gain and input impedance.


Note 4: The response time specified (see definitions) is for a 100 mV input step with 5 mV overdrive.


## PERFORMANCE CURVES


































## **ADDITIONAL APPLICATIONS**


## Level Detector and Lamp Driver




## Relay Driver



## Fast Response Peak Detector




## Adjustable Threshold Line Receiver



\*Optional for response time control

## Metallization and Pad Layout



## Am111/211/311

## **Precision Voltage Comparator**

## **Distinctive Characteristics**


- The Am111/211/311 are functionally, electrically, and pin-for-pin equivalent to the National LM 111/211/311
- Output Drive 50V and 50mA
- Input Bias Current 150nA max.
- Input Offset Voltage 4mV max.
- Differential Input Voltage Range ±30V

- 100% reliability assurance testing in compliance with MIL-STD-883
- Electrically tested and optically inspected die for assemblers of hybrid products
- Mixing privileges for obtaining price discounts. Refer to price list.
- Available in Metal Can, Hermetic Dual-In-Line or hermetic Flat Packages


#### **FUNCTIONAL DESCRIPTION**

The Am111/211/311 are voltage comparators featuring low input currents, high differential and common mode voltage ranges, wide supply voltage range, and outputs compatible with all bipolar and MOS circuitry. The inputs and outputs can be isolated from system ground, and the output can drive loads refered to ground or either supply. Strobing and offset balancing are available and the outputs can be wire ORed.

## **FUNCTIONAL DIAGRAM**




# CONNECTION DIAGRAM Top View Dual-In-Line Am111/211/311



Pin 6 is connected to bottom of package.

# CONNECTION DIAGRAM Top View Flat Package Am111/211/311




Pin 5 is connected to bottom of package.

#### ORDERING INFORMATION

Part	Package	Temperature	Order
Number	Type	Range	Number
Am311	TO-99	0°C to 70°C	LM311H
	Hermețic DIP	0°C to 70°C	LM311D
	Dice	0°C to 70°C	LD311
Am211	TO-99	–25°C to +85°C	LM211H
	Hermetic DIP	–25°C to +85°C	LM211D
Am111	TO-99	-55°C to +125°C	LM111H
	Hermetic DIP	-55°C to +125°C	LM111D
	Flat Pak	-55°C to +125°C	LM111F
	Dice	-55°C to +125°C	LD111

## CONNECTION DIAGRAM Top View

Metal Can Am111/211/311



Pin 4 is connected to case.

## Am111/211/311

## **MAXIMUM RATINGS**

Voltage from V <sup>+</sup> to V <sup>-</sup>	36V
Voltage from Collector Output to V <sup>-</sup>	
Am111/211	50V
Am311	40V
Voltage from Emitter Output to V <sup>-</sup>	30V
Voltage between Inputs	±30V
Voltage from Inputs to V	+30V, -0V
Voltage from Inputs to V <sup>+</sup>	-30V
Power Dissipation (Note 1)	500mW
Output Short Circuit Duration	10 sec
Operating Temperature Range	
Am111	_55°C to +125°C
Am211	−25°C to +85°C
Am311	0°C to +70°C
Storage Temperature Range	65°C to +150°C
Lead Temperature (soldering, 10 sec)	300°C

## ELECTRICAL CHARACTERISTICS (T<sub>A</sub> = 25°C unless otherwise specified) (Note 2)

			Am311			Am211		
arameters (see definitions)	Test Conditions	Min.	Typ.	Max.	Min.	Typ.	Max.	Units
Input Offset Voltage (Note 3)			2.0	7.5		0.7	3.0	mV
Input Offset Current (Note 3)			6.0	50.0		4.0	10.0	nA
Input Bias Current (Note 3)			100	250		60	100	nA
Response Time (Note 4)	$R_L = 500 \Omega$ to +5 V, $V_E = 0$		200			200		ns
Supply Current								
Positive (Note 5)			3.9	7.5		3.9	6.0	mA
Negative (Note 5)			2.6	5.0		2.6	4.5	mA
Voltage Gain			200			200		V/mV
Saturation Voltage	$V_{IN} \leq -5 \text{ mV}, I_{C} = 50 \text{ mA}$					0.75	1.5	Volts
Saturation vortage	$V_{IN} \le -10 \text{ mV}$ , $I_C = 50 \text{ mA}$		0.75	1.5				Volts
Output Leakage Current	$V_{IN} \ge +5 \text{ mV}$ , $V_{C}$ to $V_{E} = 50 \text{ V}$					0.2	10.0	nA
Output Leakage Current	$V_{IN} \ge +10 \text{ mV}$ , $V_{C}$ to $V_{E} = 40 \text{ V}$		0.2	50.0				nA
The Following Specification	ns Apply Over The Operating Tempe	erature Ra	inges					
Input Offset Voltage (Note 3)				10.0			4.0	mV.
Input Offset Current (Note 3)				70.0			20.0	nΑ
Input Bias Current (Note 3)				300			150	nA
Saturation Voltage	V <sub>IN</sub> ≤ −6 mV, I <sub>C</sub> = 8 mA					0.23	0.40	Volts
Saturation Voltage	V <sub>IN</sub> ≤ −10 mV, I <sub>C</sub> = 8 mA		0.23	0.40		-		Volts
Output Leakage Current	$V_{IN} \ge +6 \text{ mV}$ , $V_{C}$ to $V_{E} = 50 \text{ V}$		ļ — —			0.1	0.5	μА
Input Voltage Range		±13	±14	ļ	±13	±14		Volts
Supply Current								
Positive (Note 5)	T 125°C					2.7	4.5	mA
Negative (Note 5)	T <sub>A</sub> = 125°C					1.8	3.5	mA

Am111


Notes: 1. For the Am111/211/311, derate Metal Can package at 6.8mW/°C for operation at ambient temperatures above 75°C, the Dual In-Line at 9mW/°C for operation at ambient temperatures above 95°C, and the Flat Packages at 5.4mW/°C for operation at ambient temperatures above 95°C, and the Flat Packages at 5.4mW/°C for operation at ambient temperatures above 55°C.


2. Unless otherwise specified, these specifications apply for V+ = +15V, V- = -15V, V<sub>E</sub> = -15V, and R<sub>L</sub> at collector output = 7.5k $\Omega$  to +15V.


<sup>3.</sup> The offset voltage, offset current and bias current given are the maximum values required to drive the collector output to within 1V of the supplies with a  $7.5 \mathrm{k}\Omega$  load. These parameters define an error band and take into account the worst case effects of voltage gain and input impedance.


<sup>4.</sup> The response time specified (see definitions) is for a 100mV input step with 5mV overdrive.


#### PERFORMANCE CURVES


































## **APPLICATIONS**


Offset Balancing




Increasing Input Stage Current\*



Strobing



## Strobing OFF both Input and Output Stages\*\*



\*Increases input bias current and common mode slew rate by a factor of 3.

\*\*Typical input current = 50 pA with inputs strobed OFF.

Metallization and Pad Layout

## LF111/LF211/LF311

## **Voltage Comparators**

## **GENERAL DESCRIPTION**


The LF111, LF211 and LF311 are FET input voltage comparators that virtually eliminate input current errors. Designed to operate over a 5.0V to  $\pm 15V$  range the LF111 can be used in the most critical applications.

The extremely low input currents of the LF111 allows the use of a simple comparator in applications usually requiring input current buffering. Leakage testing, long time delay circuits, charge measurements, and high source impedance voltage comparisons are easily done.


Further, the LF111 can be used in place of the LM111 eliminating errors due to input currents.

## TYPICAL APPLICATIONS


#### Offset Balancing



## Strobing



## Increasing Input Stage Current\*



\*Increases common-mode slew rate by a factor of 3.


## ORDERING INFORMATION

Part	Package	Temperature	Order
Number	Type	Range	Number
Metal Can Hermetic DIP Flat Pack Dice		0°C to +70°C 0°C to +70°C 0°C to +70°C 0°C to +70°C	LF311H LF311D LF311F LFD311
LF211	Metal Can	-25°C to +85°C	LF211H
	Hermetic DIP	-25°C to +85°C	LF211D
	Flat Pack	-25°C to +85°C	LF211F
LF111	Metal Can	-55°C to +125°C	LF111H
	Hermetic DIP	-55°C to +125°C	LF111D
	Flat Pack	-55°C to +125°C	LF111F
	Dice	-55°C to +125°C	LFD111

## CONNECTION DIAGRAMS Top Views

## Dual-In-Line □ NC GND [ INPUT [ ☐ NC b v⁺ BALANCE [

#### Metal Can Flat Package



Notes: 1. On Metal Can, pin 4 is connected to case.

2. On DIP and Flat Package, pin 1 is marked for orientation.

## LF111/LF211/LF311

## ABSOLUTE MAXIMUM RATINGS

	LF111/LF211	LF311
Total Supply Voltage (V <sub>84</sub> )	36V	36V
Output to Negative Supply Voltage (V <sub>74</sub> )	50V	40V
Ground to Negative Supply Voltage (V <sub>14</sub> )	30V	30V
Differential Input Voltage	±30V	±30V
Input Voltage (Note 1)	±15V	±15V
Power Dissipation (Note 2)	500mW	500mW
Output Short Circuit Duration	10 seconds	10 seconds
Operating Temperature Range	•	
LF111	-55°C to +125°C	
LF211	−25°C to +85°C	
LF311		0°C to +70°C
Storage Temperature Range	−65° C to +150° C	-65°C to +150°C
Lead Temperature (Soldering, 10 seconds)	300°C	300°C


## ELECTRICAL CHARACTERISTICS (Note 3)

LECTRICAL CHARACTE	RISTICS (Note 3)	LF	LF111/LF211			LF311				
arameters	Test Conditions	Min.	Min. Typ.		Min.	Тур.	Max.	Units		
Input Offset Voltage (Note 4)	T <sub>A</sub> = 25°C, R <sub>S</sub> ≤ 50 k		0.7	4.0		2.0	10	mV		
Input Offset Current (Note 4)	T <sub>A</sub> = 25°C, V <sub>CM</sub> = 0 (Note 6) 5.0 25					5.0	75	pΑ		
Input Bias Current	T <sub>A</sub> = 25°C, V <sub>CM</sub> = 0 (Note 6)		20	50		25	150	pΑ		
Voltage Gain	T <sub>A</sub> = 25°C		200			200		V/mV		
Response Time (Note 5)	T <sub>A</sub> = 25°C		200			200	ns			
$V_{IN} \le -5.0 \text{mV}, I_{OUT} = 50 \text{mA}, T_A = 25^{\circ} \text{C}$			0.75	1.5				Volts		
Saturation Voltage	V <sub>IN</sub> ≤ −12 mV					0.75	1.5	VOILS		
Strobe On Current	T <sub>A</sub> = 25°C		3.0			3.0		mA		
	$V_{IN} \ge 5.0 \text{mV}, V_{OUT} = 35 \text{V}, T_A = 25^{\circ} \text{C}$		0.2	10						
Output Leakage Current	V <sub>IN</sub> ≥ 12mV					0.2	10	nA		
Input Offset Voltage (Note 4)				6.0			15	m∨		
Input Offset Current (Note 4)	V <sub>S</sub> = ±15 V, V <sub>CM</sub> = 0 (Note 6)		2.0	3.0		1.0		nA		
Input Bias Current	V <sub>S</sub> = ±15 V, V <sub>CM</sub> = 0 (Note 6)		5.0	7.0		3.0	nA			
			14			14		Volts		
Input Voltage Range			13.5			-13.5		Voits		
Saturation Voltage	$V^{+} \ge 4.5 V$ , $V^{-} = 0$ , $I_{SINK} \le 8.0 \text{ mA}$ $V_{IN} \le -8.0 \text{ mV}$		0.23	0.4				Volts		
	V <sub>IN</sub> ≤20 mV					0.23	0.4			
Output Leakage Current	V <sub>IN</sub> ≥ 8.0mV, V <sub>OUT</sub> = 35 V		0.1	0.5				μА		
Positive Supply Current	T <sub>A</sub> = 25°V		5.1	6.0		5.1	7.5	mA		
Negative Supply Current	T <sub>A</sub> = 25°C		4.1	5.0		4.1	5.0	mA		

Notes: 1. This rating applies for ±15V supplies. The positive input voltage limit is 30V above the negative supply. The negative input voltage limit is equal to the negative supply voltage or 30V below the positive supply, whichever is less.

- 2. The maximum junction temperature of the LF111 is +150°C, the LF211 is +110°C and the LF311 is +85°C. For operating at elevated temperatures, devices in the TO-5 package must be derated based on a thermal resistance of +150°C/W, junction to ambient, or +45°C/W, junction to case. For the flat package, the derating is based on a thermal resistance of +185°C/W when mounted on a 1/16-inch thick epoxy glass board with ten, 0.03-inch wide, 2-ounce copper conductors. The thermal resistance of the dual-in-line packages is +100° C/W, junction to ambient.
- 3. These specifications apply for  $V_S = \pm 15V$  and  $-55^{\circ}C \leqslant T_A \leqslant +125^{\circ}C$  for the LF111, unless otherwise stated. With the LF211, however, all temperature specifications are limited to  $-25^{\circ}C \leqslant T_A \leqslant +85^{\circ}C$  and for the LF311  $0^{\circ}C \leqslant T_A \leqslant +70^{\circ}C$ . The offset voltage, offset current and bias current specifications apply for any supply voltage from a single 5.0mV supply up to  $\pm 15 \text{V}$  supplies.
- 4. The offset voltages and offset currents given are the maximum values required to drive the output within a volt of either supply with a 1.0mA load. Thus, these parameters define an error band and take into account the worst case effects of voltage gain and input impedance.
- 5. The response time specified (see definitions) is for a 100mV input step with 5.0mV overdrive.
- 6. For input voltages greater than 15V above the negative supply the bias and offset currents will increase see typical performance curves.

## TYPICAL PERFORMANCE



SUPPLY VOLTAGE - V

TEMPERATURE - °C

OUTPUT VOLTAGE - V

## Am119/219/319

**Dual Comparator** 

## **Distinctive Characteristics**

- The Am119/219/319 are functionally, electrically, and pin-for-pin equivalent to the National LM119/ 219/319.
- Two independent comparators.
- Operates from single 5V supply.
- Output drive 35V and 25mA.
- Input bias current  $1\mu$ A max. (1.2 $\mu$ A for Am319)
- Response time 80ns typical at ±15V.


- Minimum fan out of 2 each side.
- Inputs and outputs isolated from system ground.
- High common mode slew rate.
- 100% reliability assurance testing in compliance with MIL-STD-883.
- Electrically tested and optically inspected die for assemblers of hybrid products.
- Available in Metal Can, Hermetic Dual-In-Line, Hermetic Flatpack or Molded DIP packages.

#### **FUNCTIONAL DESCRIPTION**


The Am119/219/319 are dual high-speed voltage comparators designed to operate over a wide range of voltage supplies down to a single 5V supply and ground. They have higher gain and lower input bias currents than devices such as the  $\mu$ A710. The uncommitted collector of the output stage facilitates RTL, DTL and TTL interfacing, and driving lamps and relays a currents up to 25mA. The device is specified for operation from power supplies up to  $\pm$ 15V and features faster response than the Am111 at the expense of higher power dissipation.

The Am119 performance is specified over the temperature range -55°C to 125°C, the Am219 performance is specified over the temperature range -25°C to 85°C and the Am319 performance is specified over the temperature range 0°C to 70°C.

## FUNCTIONAL DIAGRAM (One Comparator)




## CONNECTION DIAGRAM Top View Dual In-Line



Pin 6 connected to bottom of package.


## CONNECTION DIAGRAM Top View Flat Package



Pin 5 connected to bottom of package.

ORDERING INFORMATION						
Part	Package	Temperature	Order			
Number	Type	Range	Number			
Am319	TO-99	0°C to +70°C	LM319H			
	DIP	0°C to +70°C	LM319D			
	Molded DIP	0°C to +70°C	LM319N			
	Dice	0°C to +70°C	LD319			
Am219	TO-99	−25°C to +85°C	LM219H			
	DIP	−25°C to +85°C	LM219D			
	Flat Pak	−25°C to +85°C	LM219F			
Am119	TO-99	-55°C to +125°C	LM119H			
	DIP	-55°C to +125°C	LM119D			
	Flat Pak	-55°C to +125°C	LM119F			
	Dice	-55°C to +125°C	LD119			

### CONNECTION DIAGRAM Top View Metal Can



Pin 5 connected to case.

## MAXIMUM RATINGS (Above which the useful life may be impaired)

Voltage from V <sup>+</sup> to V <sup>-</sup>	36V
Voltage from Collector Output to V-	36V
Voltage from Ground to V <sup>+</sup>	18V
Voltage from Ground to V-	25 V
Differential Input Voltage	±5.0V
Input Voltage (Note 1)	±15V
Power Dissipation (Note 2)	500mW
Output Short Circuit Duration	10s
Operating Temperature Range	
Am119	
Am219	-25°C to +85°C
Am319	0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Lead Temperature (soldering, 10 sec)	300°C

## ELECTRICAL CHARACTERISTICS (T<sub>A</sub> = 25°C, Unless Otherwise Noted) (Note 3)

rameters					Am319		Δ	.m119/21	9		
e definitions)		Conditions		Min.	Тур.	Max.	Min.	Тур.	Max.	Units	
Input Offset Volta	ge (Note 4)	R <sub>S</sub> ≤ 5 k			2.0	8.0		0.7	4.0	mV	
Input Offset Current (Note 4)			80	200		30	75	nA			
Input Bias Current					250	1000		150	500	nΑ	
Response Time (N	ote 5)				80			80		ns	
	D	V+ = 5.0 V, V- = 0			4.3			4.3			
Supply Current	Positive	V <sub>S</sub> = ±15 V			8.0	12.5		8.0	11.5	mA	
	Negative	V <sub>S</sub> = ±15V			3.0	5.0		3.0	4.5		
Voltage Gain		8.0	40		10	40					
0		V <sub>in</sub> ≤ -5.0 mV, I <sub>C</sub> = 25 mA						0.75	1.5	Volts	
Saturation Voltage		V <sub>in</sub> ≤ -10mV, I <sub>C</sub> = 25mA			0.75	1.5					
		$V_{in} \ge +5.0 \text{ mV}$ , $V_C$ to $V_E = 35 \text{ V}$						0.2	2.0		
Output Leakage C	urrent	$V_{in} \ge +10 \text{mV}$ , $V_C$ to $V_E = 35$	5 V		0.2	10				μΑ	
The Following S	pecifications	Apply Over The Operating	Temperatur	e Ranges	3						
Input Offset Volta	ge (Note 4)	R <sub>S</sub> ≤ 5 k				10		1	7.0	mV	
Input Offset Curre	nt (Note 4)					300			100	nA	
Input Bias Current						1200			1000	nA	
		V. < 9.0mV t= = 2.2mA	T <sub>A</sub> ≥ 0°C					0.23	0.4		
Saturation Voltage		$V_{in} \le -8.0 \text{mV}, I_{C} = 3.2 \text{mA}$	T <sub>A</sub> ≤ 0°C						0.6	Volt	
		V <sub>in</sub> ≤ −12mV, I <sub>C</sub> = 3.2mA			0.3	0.4				]	
Output Leakage Co	ırrent	$V_{in} \ge +8.0 \text{mV}$ , $V_C$ to $V_E = 3$	5 V					1.0	10	μΑ	
Innut Voltage Rea		V <sub>S</sub> = ±15V			±13			±13		Vale	
Input Voltage Ran	ge	V+ = 5.0 V, V- = 0		1.0		3.0	1.0		3.0	Volts	

Notes: 1. For supply voltages less than ± 15V the absolute maximum rating is equal to the supply voltage.


2. Derate Metal Can package at 6.8mW/°C for operation at ambient temperatures above 75°C, the Dual-In-Line at 9mW/°C for operation at temperatures above 95°C, and the Flat Package at 5.4mW/°C for operation at temperatures above 57°C.

3. The offset voltage, offset current and bias current specifications apply for any supply voltage from a single 5V supply up to ± 15V supplies.

<sup>4.</sup> The offset voltages and offset currents given are the maximum values required to drive the output within 1 volt of either supply with a 1mA load. Thus, these parameters define an error band and take into account the worst case effects of voltage gain and input impedance.


<sup>5.</sup> The response time specified is for a 100mV input step with 5mV overdrive.

## TYPICAL PERFORMANCE CURVES




## **APPLICATIONS**


Relay Driver



## Window Detector



## Metallization and Pad Layout



## Am139/239/339 · Am139A/239A/339A

**Low Offset Voltage Quad Comparators** 

## **Distinctive Characteristics**

- Four high precision comparators
- Reduced VOS drift over temperature
- Eliminates need for dual supplies
- · Allows sensing near ground
- Wide single supply voltage range or dual supplies 2.0 V<sub>DC</sub> to 36 V<sub>DC</sub>
  - $\pm 1.0 \, V_{DC}$  to  $\pm 18 \, V_{DC}$
- Very low supply current drain (0.8mA)—independent of supply voltage (1.0mW/comparator) makes these comparators suitable for battery operation.

- Low input bias current 35 nA
- Low input offset current 3.0nA and offset voltage – 2.0mV
- Input common-mode voltage range includes ground
- Differential input voltage range equal to the power supply voltage
- Low output saturation voltage

1.0mV at 5.0μA

60mV at 1.0mA

 Output voltage compatible with TTL, DTL, ECL, MOS and CMOS logic systems

## **FUNCTIONAL DESCRIPTION**


The Am139, Am239, Am339, Am339A, Am239A and Am339A quad comparators are functionally, electrically and pin-for-pin equivalent to the National LM139, LM239, LM339, LM339A, LM239A and LM339A. This series of precision comparators consists of four independent voltage comparators which were specifically designed to operate from a single power supply over a wide range of voltages. Operation from split power supplies is also possible and the low power supply current drain is independent of the magnitude of the power supply voltage. These comparators have a unique characteristic


in that the input common-mode voltage range includes ground even though operated from a single power supply voltage.

Application areas include limit comparators, simple analog to digital converters; pulse, squarewave and time delay generators; wide range VCO; MOS clock timers; multivibrators and high voltage digital logic gates. The Am139/A series was designed to directly interface with TTL and CMOS. When operated from both plus and minus power supplies, the Am139/A will directly interface with MOS logic — where the lower power drain of the Am139/A is a distinct advantage over standard comparators.

## ORDERING INFORMATION

Part	Package	Temperature	Order
Number	Type	Range	Number
Am339	DIP	0° C to 70° C	LM339D
	Molded DIP	0° C to 70° C	LM339N
	Dice	0° C to 70° C	LD339
Am239	DIP	–25°C to +85°C	LM239D
Am139	DIP	-55° C to +125° C	LM139D
	Flat Pack	-55° C to +125° C	LM139F
	Dice	-55° C to +125° C	LD139
Am339A	DIP	0° C to 70° C	LM339AD
	Molded DIP	0° C to 70° C	LM339AN
	Dice	0° C to 70° C	LD339A
Am239A	DIP	–25° C to +85° C	LM239AD
Am139A	DIP Flat Pack Dice	-55° C to +125° C -55° C to +125° C -55° C to +125° C	LM139AD LM139AF LD139A






## MAXIMUM RATINGS (Above which the useful life may be impaired)

Supply Voltage, V+	36 V <sub>DC</sub> or ±18 V <sub>DC</sub>
Differential Input Voltage	36 V <sub>DC</sub>
Input Voltage	$-0.3\mathrm{V_{DC}}$ to +36 $\mathrm{V_{DC}}$
Power Dissipation (Note 1)	
Ceramic Dip	
Octainic Dip	900 mW
Plastic Dip	900 mW 570 mW
· · · · · · · · · · · · · · · · · · ·	

Output Short Circuit to GND (Note 2)	Continuous
Input Current (Vin -0.3 VDC) (Note 3)	50 mA
Operating Temperature Range	
Am339/A	0°C to +70°C
Am 239/A	-25°C to +85°C
Am139/A	-55°C to +125°C
Storage Temperature Range	-65°C to +150°C
Lead Temperature (Soldering, 10 seconds)	300°C

ELECTRICAL CHAP (V <sup>+</sup> = +5.0V <sub>DC</sub> ) (Note 4			Am23 Am33	_		Am 13	9	-	.m239 .m339		А	m139	Α	
Parameters	Test Conditions	Min.	Тур.	Max.	Min.	Тур.	Max.	Min.	Тур.	Max.	Min.	Тур.	Max.	Units
Input Offset Voltage	T <sub>A</sub> = +25°C (Note 9)		±2.0	±5.0		±2.0	±5.0		±1.0	±2.0		±1.0	±2.0	m∨DC
Input Bias Current (Note 5)	I <sub>IN(+)</sub> or I <sub>IN(-)</sub> with Output in Linear Range, T <sub>A</sub> = +25°C		25	250		25	100		25	250		25	100	nADC
Input Offset Current	IN(+) - IN(-), TA = +25°C		±5.0	±50		±3.0	±25		±5.0	±50		±3.0	±25	nADC
Input Common-Mode Voltage Range (Note 6)	T <sub>A</sub> = +25° C	. 0		V <sup>+</sup> –1.5	0		V <sup>+</sup> –1.5	0		V <sup>+</sup> -1.5	0		V <sup>+</sup> -1.5	VDC
Supply Current	R <sub>L</sub> = ∞ on all Comparators T <sub>A</sub> ≈ +25° C		0.8	2.0		0.8	2.0		0.8	2.0		0.8	2.0	mADC
Voltage Gain	$R_L \ge 15k\Omega$ , $T_A = +25^{\circ}C$ , $V^+ = 15 V_{DC}$ (To Support Large $V_0$ Swing)		200			200		50	200		50	200		V/mV
Large Signal Response Time	$V_{IN}$ = TTL Logic Swing, $V_{REF}$ = +1.4 $V_{DC}$ , $V_{RL}$ = 5.0 $V_{DC}$ , $R_{L}$ = 5.1 $k\Omega$ and $T_{A}$ = +25 $^{\circ}$ C		300			300	14,		300			300		ns
Response Time (Note 7)	$V_{R_L} = 5.0 V_{DC}$ and $R_L = 5.1 k\Omega$ $T_A = +25^{\circ}C$		1.3			1.3			1.3			1.3		μs
Output Sink Current	$V_{IN(-)} \ge +1.0 \text{ V}_{DC}, V_{IN(+)} = 0,$ and $V_0 \le +1.5 \text{ V}_{DC}, T_A = +25^{\circ}\text{ C}$	6.0	16		6.0	16		6.0	16		6.0	16		mADC
Saturation Voltage	$V_{IN\{-\}} \ge +1.0 V_{DC}, V_{IN\{+\}} = 0,$ and $I_{sink} \le 4.0 mA, T_A = +25^{\circ}C$		250	500		250	500		250	500		250	500	m∨DC
Output Leakage Current	$V_{IN(+)} \ge +1.0 V_{DC}, V_{IN(-)} = 0$ and $V_0 = 5.0 V_{DC}, T_A = +25^{\circ}C$		0.1			0.1			0.1			0.1		nADC
Input Offset Voltage	(Note 9)			9.0			9.0			4.0			4.0	m∨D¢
Input Offset Current	IN(+) - IN(-)			±150			± 100			±150			±100	nADC
Input Bias Current	I <sub>IN(+)</sub> or I <sub>IN(-)</sub> with Output in Linear Range			400			300			400			300	nADC
Input Common-Mode Voltage Range		0		V <sup>+</sup> -2.0	0		V <sup>+</sup> -2.0	0		V <sup>+</sup> -2.0	0		V <sup>+</sup> -2.0	VDC
Saturation Voltage	$V_{IN\{-\}} \ge +1.0 V_{DC}, V_{IN\{+\}} = 0$ and $I_{sink} \le 4.0 \text{ mA}$			700			700			700			700	m∨DC
Output Leakage Current	$V_{IN(+)} \ge +1.0 V_{DC}, V_{IN(-)} = 0$ and $V_{O} = 30 V_{DC}$			1.0			1.0			1.0			1.0	μADC
Differential Input Voltage (Note 8)	Keep all $V_{IN's} \ge 0 V_{DC}$ (or $V^-$ if used)			36			36			V <sup>+</sup>			V <sup>+</sup>	VDC

- Note 1: For high temperature operation, the Am339/A must be derated based on a +125°C maximum junction temperature and a thermal resistance of +175°C/W which applies for the device soldered in a printed circuit board, operating in a still air ambient. The Am239/A and Am139/A must be derated based on a +150°C maximum junction temperature. The low bias dissipation and the ON-OFF characteristic of the outputs keeps the chip dissipation very small (Pd  $\leq$  100 mW), provided the output transistors are allowed to saturate.
  - Short circuits from the output to V+ can cause excessive heating and eventual destruction. The maximum output current is approximately 20 mA independent of the magnitude of  $V^+$ .
  - This input current will only exist when the voltage at any of the input leads is driven negative. It is due to the collector-base junction of the input PNP transistors becoming forward biased and thereby acting as input diode clamps. In addition to this diode action, there is also lateral NPN parasitic transistor action on the IC chip. This transistor action can cause the output voltages of the comparators to go to the V<sup>+</sup> voltage level (or to ground for a large overdrive) for the time duration that an input is driven negative. This is not destructive and normal outputs states will re-establish when the input voltage, which was negative, again returns to a value greater than  $-0.3~{
    m V}_{
    m DC}$ .
  - These specifications apply for V<sup>+</sup> = +5.0 V<sub>DC</sub> and -55°C  $\leq$  T<sub>A</sub>  $\leq$  +125°C, unless otherwise stated. With the Am239/A all temperature specifications are limited to -25°C  $\leq$  T<sub>A</sub>  $\leq$  +85°C and the Am339/A temperature specifications are limited to 0°C  $\leq$  T<sub>A</sub>  $\leq$  +70°C.
  - The direction of the input current is out of the IC due to the PNP input stage. This current is essentially constant, independent of the state of 5: the output so no loading change exists on the reference or input lines.
  - The input common-mode voltage or either input signal voltage should not be allowed to go negative by more than 0.3V. The upper end of the common-mode voltage range is  $V^+$ -1.5V, but either or both inputs can go to +30  $V_{DC}$  without damage. The response time specified is for a 100mV input step with 5.0mV overdrive. 300ns can be achieved with larger overdrive signals, see typical 6:
  - performance characteristics section.
  - If the voltage applied to any input exceeds V+, all four comparator outputs will go to the high voltage level. The low input voltage state must not 8: be less than  $-0.3~{\rm V_{DC}}$  (or 0.3  ${\rm V_{DC}}$  below the magnitude of the negative power supply, if used).
  - At output switch point,  $V_O \cong 1.4 V_{DC}$ ,  $R_S = 0\Omega$  with V<sup>+</sup> from 5.0  $V_{DC}$ ; and over the full input common mode range (0  $V_{DC}$  to V<sup>+</sup> -1.5  $V_{DC}$ ).



#### **APPLICATION HINTS**

The Am139/A is a high gain, wide bandwidth device; which like most comparators, can easily oscillate if the output lead is inadvertently allowed to capacitively couple to the inputs via stray capacitance. The oscillation shows up only during the output voltage transition intervals as the comparator changes states, Power supply bypassing is not required to solve this problem. Standard PC board-layout is helpful as it reduces stray input-output coupling. Lowering the input resistors to  $\leq 10k\Omega$  reduces the feedback signal levels and finally, adding even a small amount (1 to 10 mV) of positive feedback (hysteresis) causes such a rapid transition that oscillations due to stray feedback are not possible. Simply socketing the I/C card attaching resistors to the pins will cause input-output oscillations during the small transition intervals unless hysteresis is used. If the input signal is a pulse waveform, with relatively fast rise and fall times, hysteresis is not reauired.

All pins of any unused comparators should be grounded.

The bias network of the Am139/A establishes a drain current which is independent of the magnitude of the power supply voltage over the range of from  $2V_{DC}$  to  $30~V_{DC}$ .

It is not normally necessary to use a bypass capacitor across the power supply line.

The differential input voltage may be larger than  $V^+$  without damaging the device. Protection should be provided to prevent the input voltages from going negative more than  $-0.3 V_{DC}$  (at 25°C). An input clamp diode and input resistor can be used as shown in the applications section.


The output of the Am139/A is the uncommitted collector of a grounded-emitter NPN output transistor. Several collectors can be tied together to provide an output OR'ing function. An output "pull-up" resistor can be connected to any available power supply voltage within the permitted supply voltage range and there is no restriction on this voltage due to the magnitude of the voltage which is applied to the V+ terminal of the Am139/A package. The output can also be used as a simple SPST switch to ground (when a "pull-up" resistor is not used). The amount of current which the output device can sink is limited by the drive available (which is independent of  $V^+$ ) and the  $\beta$  of this device. When the maximum current limit is reached (approximately 16 mA), the output transistor will come out of saturation and the output voltage will rise very rapidly. The output saturation voltage is limited by the approximately  $60\Omega\ r_{\mbox{sat}}$  of the output transistor. The low offset voltage of the output transistor (1 mV) allows the output to clamp very nearly to ground level for small load currents.

## TYPICAL APPLICATIONS $(V^{+} = 5.0V_{DC})$ **\$** 4.3kΩ **≨** 2.0kΩ 100kΩ 200kΩ $100\,k\Omega$ f = 100kHz 1/4 Am339/A 100 kΩ 100kΩ **\$**100kΩ CRYSTAL f = 100kHz 200kΩ Squarewave Oscillator Crystal Controlled Oscillator 100kΩ 3.0kΩ 100kΩ 500 pF 5.1kΩ FREQUENCY CONTROL VOLTAGE INPUT **₹**10Ω 1/4 Am339/A 20kΩ **≨**50kΩ **≨**20kΩ $V^{+} = 30V_{DC}$ +250mV < $V_{C}$ < +50 $V_{DC}$ 700Hz < $f_{0}$ < 100kHz 1/4 Am339/A Two-Decade High-Frequency VCO **\$**3.0kΩ **₹**3.0kΩ 1/4 1/4 Am339/A Am339/A 3.0kΩ 1.0M VREE 1.0M 10M ₹1.0M Non-Inverting Comparator with Hysteresis **Basic Comparator** Inverting Comparator with Hysteresis ξ 5.1kΩ **\$**6.2kΩ 100kΩ 1/4 Am339/A O STROBE \*Or logic gate without pull-up resistor. Comparing Input Voltages **Output Strobing** of Opposite Polarity


## Am139/239/339 • Am139A/239A/339A **TYPICAL APPLICATIONS (Cont.)** $(V^+ = 5.0V_{DC})$ Q +5.0V Q+5.0V **₹** 3.0kΩ **\$**100kΩ 1/4 DM54XX 1/4 MM54CXX **Basic Comparator Driving TTL Driving CMOS** $(V^{+} = 15V_{DC})$ Q V+ (12V) **\$**100kΩ 3.0kΩ +VREF HIGH C 1/4 Am339/A LAMP 12 ESN 2N2222 +VREF LOW C **Limit Comparator** Large Fan-In AND Gate **≶**10kΩ 10kΩ **{** 100 pF 100kΩ 200Ω ₹ 0.001 μF <u></u>₹1.0M

Remote Temperature Sensing

**One-Shot Multivibrator** 



One-Shot Multivibrator with Input Lock Out



## Metallization and Pad Layout INPUT 4+-GROUND INPUT 4-OUTPUŤ 4 INPUT 3+ OUTPUT 3 INPUT 3-OUTPUT 2 INPUT 2+ OUTPUT 2 INPUT 2-INPUT 1+ INPUT 1-47 x 48 Mils

## Distinctive Characteristics:

- 6.5ns MAXIMUM PROPAGATION DELAY AT 5mV OVERDRIVE
- 3.0ns Latch setup time
- Complementary ECL outputs
- 50Ω line driving capability


- 100% reliability assurance testing in compliance with MIL-STD-883
- Electrically and optically inspected dice for assemblers of hybrid products
- Available in metal can and hermetic dual-in-line packages

## **FUNCTIONAL DESCRIPTION**

The Am685 is a fast voltage comparator manufactured with an advanced bipolar NPN, Schottky diode high-frequency process that makes possible very short propagation delays (6.5 ns) without sacrificing the excellent matching characteristics hitherto associated only with slow, high-performance linear IC's. The circuit has differential analog inputs and complementary logic outputs compatible with most forms of ECL. The output current capability is adequate for driving terminated 50% transmission lines. The low input offset and high resolution make this comparator especially suitable for high-speed precision analog-to-digital processing.


A latch function is provided to allow the comparator to be used in a sample-hold mode. If the Latch Enable input is HIGH, the comparator functions normally. When the Latch Enable is driven LOW, the comparator outputs are locked in their existing logical states. If the latch function is not used, the Latch Enable must be connected to ground.

## **FUNCTIONAL DIAGRAM**



The outputs are open emitters, therefore external pull-down resistors are required. These resistors may be in the range of  $50{-}200\Omega$  connected to -2.0 V, or  $200{-}2000\Omega$  connected to -5.2 V.

## CIRCUIT DIAGRAM



#### ORDERING INFORMATION

Part	Package	Temperature	Order
Number	Type	Range	Number
Am685	Metal Can	-30°C to +85°C	Am685HL
	DIP	-30°C to +85°C	Am685DL
Am685	Metal Can	-55°C to +125°C	Am685HM
	DIP	-55°C to +125°C	Am685DM
Am685	Dice	-30°C to +85°C	Am685XL
	Dice	-55°C to +125°C	Am685XM

#### **CONNECTION DIAGRAMS** Top Views Metal Can **Dual-In-Line** GND #1 GND #2 15 NC NON-INVERTING INPUT NON-INVERTING INVERTING D а оитрит ¬ NC NC [ T ā output INVERTING LATCH ENABLE П α о∪тр∪т NC I T NC Note 1: On metal package, pin 5 is connected to case

On DIP, pin 8 is connected to case.

## MAXIMUM RATINGS (Above which the useful life may be impaired)

Positive Supply Voltage	+7 V
Negative Supply Voltage	-7 V
Input Voltage	±4 V
Differential Input Voltage	±6 V
Output Current	30 mA
Power Dissipation (Note 2)	500 mW

Operating Temperature Range	
Am685-L	-30°C to +85°C
Am685-M	-55°C to +125°C
Storage Temperature Range	-65°C to +150°C
Lead Temperature (Soldering, 60 Sec.)	300°C
Minimum Operating Voltage (V <sup>+</sup> to V <sup>-</sup> )	9.7 V

## ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE RANGES (Unless Otherwise Specified)

C Characte	eristics		Am	685-L	Ame	685-M	
/mbol	Parameter (see definitions)	Conditions (Note 3)	Min.	Max.	Min.	Max.	Unit
		$R_{S} \le 100 \Omega, T_{A} = 25^{\circ}C$	-2.0	+2.0	-2.0	+2.0	mV
vos	Input Offset Voltage	R <sub>S</sub> ≤ 100 Ω	-2.5	+2.5	-3.0	+3.0	mV
∆V <sub>OS</sub> /∆T	Average Temperature Coefficient of Input Offset Voltage	R <sub>S</sub> < 100 Ω	-10	+10	-10	+10	μV/°C
	1	T <sub>A</sub> = 25° C	-1.0	+1.0	-1.0	+1.0	μΑ
los	Input Offset Current		-1.3	+1.3	-1.6	+1.6	μΑ
		T <sub>A</sub> = 25°C		10		10	μА
IB	Input Bias Current	·		13		16	μΑ
RIN	Input Resistance	T <sub>A</sub> = 25°C	6.0		6.0		kΩ
CIN	Input Capacitance	T <sub>A</sub> = 25°C		3.0		3.0	pF
V <sub>CM</sub>	Input Voltage Range		-3.3	+3.3	-3.3	+3.3	V
CMRR	Common Mode Rejection Ratio	$R_S \le 100 \Omega$ , $-3.3 \le V_{CM} \le +3.3 V$	80		80		dB
SVRR	Supply Voltage Rejection Ratio	$R_S \le 100 \Omega$ , $\Delta V_S = \pm 5\%$	70		70		dB
		T <sub>A</sub> = 25°C	-0.960	-0.810	-0.960	-0.810	V
<b>v</b> <sub>OH</sub>	Output HIGH Voltage	$T_A = T_{A(min.)}$	-1.060	-0.890	-1.100	-0.920	V
		$T_A = T_{A(max.)}$	-0.890	-0.700	-0.850	-0.620	\ \ \
		T <sub>A</sub> = 25°C	-1.850	-1.650	-1.850	-1.650	V
VOL	Output LOW Voltage	$T_A = T_{A(min.)}$	-1.890	~1.675	-1.910	-1.690	v
		$T_A = T_{A(max.)}$	~1.825	-1.625	-1.810	-1.575	V
I <sup>+</sup>	Positive Supply Current			22		22	mA
i-	Negative Supply Current			26		26	mA
PDISS	Power Dissipation			300		300	mW


## Switching Characteristics (V<sub>in</sub> = 100 mV, V<sub>od</sub> = 5 mV)

	Input to Output HIGH	$T_{A(min.)} \le T_A \le 25^{\circ} C$	4.5	6.5	4.5	6.5	ns
<sup>t</sup> pd+		$T_A = T_{A(max.)}$	5.0	9.5	5.5	12	ns
t <sub>pd-</sub>	In mark to Output I OW	T <sub>A(min.)</sub> ≤ T <sub>A</sub> ≤ 25°C	4.5	6.5	4.5	6.5	ns
	Input to Output LOW	$T_A = T_A(max.)$	5.0	9.5	5.5	12	ns
	Latch Enable to Output HIGH	$T_{A(min.)} \le T_A \le 25^{\circ}C$	4.5	6.5	4.5	6.5	ns
	(Note 4)	$T_A = T_{A(max.)}$	5.0	9.5	5.5	12	ns
t <sub>pd</sub> (E)	Latch Enable to Output LOW (Note 4)	$T_{A(min.)} \le T_A \le 25^{\circ}C$	4.5	6.5	4.5	6.5	ns
		$T_A = T_{A(max.)}$	5.0	9.5	5.5	12	ns
t <sub>s</sub>	Minimum Set-up Time (Note 4)	$T_{A(min.)} \le T_A \le 25^{\circ}C$		3.0		3.0	ns
		$T_A = T_{A(max.)}$		4.0		6.0	ns
th	Minimum Hold Time (Note 4)	$T_{A(min)} \leq T_{A} \leq T_{A(max.)}$		1.0		1.0	ns
t <sub>pw</sub> (E)	Minimum Latch Enable Pulse Width (Note 4)	$T_{A(min.)} \le T_A \le 25^{\circ}C$		3.0		3.0	ns
		$T_A = T_A(max.)$		4.0		5.0	ns

NOTES: 2: For the metal can package, derate at 6.8 mW/°C for operation at ambient temperatures above +100°C; for the dual-in-line package, derate at 9 mW/°C for operation at ambient temperatures above +105°C.

<sup>3:</sup> Unless otherwise specified V<sup>+</sup> = 6.0V, V<sup>-</sup> = -5.2V, V<sub>T</sub> = -2.0V, and R<sub>L</sub> = 50Ω; all switching characteristics are for a 100 mV input step with 5 mV overdrive. The specifications given for V<sub>os</sub>, I<sub>os</sub>, I<sub>B</sub>, CMRR, SVRR, t<sub>pd+</sub> and t<sub>pd-</sub> apply over the full V<sub>CM</sub> range and for ±5% supply voltages. The Am685 is designed to meet the specifications given in the table after thermal equilibrium has been established with a transverse air flow of 500 LFPM or greater.

<sup>4:</sup> Owing to the difficult and critical nature of switching measurements involving the latch, these parameters can not be tested in production. Engineering data indicates that at least 95% of the units will meet the specifications given.



## **DEFINITION OF TERMS**

- VOS INPUT OFFSET VOLTAGE That voltage which must be applied between the two input terminals through two equal resistances to obtain zero voltage between the two outputs.
- ΔVOS/ΔT AVERAGE TEMPERATURE COEFFICIENT OF INPUT OFF-SET VOLTAGE — The ratio of the change in input offset voltage over the operating temperature range to the temperature range.
- IOS INPUT OFFSET CURRENT The difference between the currents into the two input terminals when there is zero voltage between the two outputs.
- IB INPUT BIAS CURRENT The average of the two input currents.
- R<sub>IN</sub> INPUT RESISTANCE The resistance looking into either input terminal with the other grounded.
- C<sub>IN</sub> INPUT CAPACITANCE The capacitance looking into either input terminal with the other grounded.
- V<sub>CM</sub> INPUT VOLTAGE RANGE The range of voltages on the input terminals for which the offset and propagation delay specifications apply.
- CMRR COMMON MODE REJECTION RATIO The ratio of the input voltage range to the peak-to-peak change in input offset voltage over this range.
- SVRR SUPPLY VOLTAGE REJECTION RATIO The ratio of the change in input offset voltage to the change in power supply voltages producing it.
- V<sub>OH</sub> OUTPUT HIGH VOLTAGE The logic HIGH output voltage with an external pull-down resistor returned to a negative supply.
- V<sub>OL</sub> OUTPUT LOW VOLTAGE The logic LOW output voltage with an external pull-down resistor returned to a negative supply.
- I+ POSITIVE SUPPLY CURRENT The current required from the positive supply to operate the comparator.
- I- NEGATIVE SUPPLY CURRENT The current required from the negative supply to operate the comparator.

**PDISS** POWER DISSIPATION — The power dissipated by the comparator with both outputs terminated in 50Ω to -2.0V.

## SWITCHING TERMS (refer to Fig. 1)


- tpd+ INPUT TO OUTPUT HIGH DELAY The propagation delay measured from the time the input signal crosses the input offset voltage to the 50% point of an output LOW to HIGH transition.
- t<sub>pd</sub>- INPUT TO OUTPUT LOW DELAY The propagation delay measured from the time the input signal crosses the input offset voltage to the 50% point of an output HIGH to LOW transition.
- t<sub>pd+</sub>(E) LATCH ENABLE TO OUTPUT HIGH DELAY The propagation delay measured from the 50% point of the Latch Enable signal LOW to HIGH transition to the 50% point of an output LOW to HIGH transition.
- t<sub>pd-(E)</sub> LATCH ENABLE TO OUTPUT LOW DELAY The propagation delay measured from the 50% point of the Latch Enable signal LOW to HIGH transition to the 50% point of an output HIGH to LOW transition.
- t<sub>s</sub> MINIMUM SET-UP TIME The minimum time before the negative transition of the Latch Enable signal that an input signal change must be present in order to be acquired and held at the outputs.
- th MINIMUM HOLD TIME The minimum time after the negative transition of the Latch Enable signal that the input signal must remain unchanged in order to be acquired and held at the outputs.
- t<sub>pw(E)</sub> MINIMUM LATCH ENABLE PULSE WIDTH The minimum time that the Latch Enable signal must be HIGH in order to acquire and hold an input signal change,

## OTHER SYMBOLS

- T<sub>A</sub> Ambient temperature
- Rs Input source resistance Vs Supply voltages
- V<sup>+</sup> Positive supply voltage
   V<sup>-</sup> Negative supply voltage
- $V_{\mathsf{T}}$  Output load terminating voltage
- R<sub>L</sub> Output load resistance V<sub>in</sub> Input pulse amplitude
- Vod Input overdrive
- f Frequency

### MEASUREMENT OF PROPAGATION DELAY

A voltage comparator must be able to respond to input signal levels ranging from a few millivolts to several volts, ideally with little variation in propagation delay. The most difficult condition is where the comparator has been driven hard into one state by a large signal, and the next input signal is just barely enough to make it switch to the other state. This forces the input stage of the circuit to swing from a full off (or on) state to a point somewhere near the center of its linear range, thus exercising both its large- and small-signal responses. If the comparator is fast for this condition, it should be as fast or faster for almost any other condition. The unofficial industry standard input signal is a 100mV step with an overdrive of 5mV (the overdrive is the voltage in excess of that needed to bring the output to the center of its dynamic range). The 100mV is more than enough to fully turn on the input stage, but not so large to make measurement a problem. Large pulses would require exceptionally good control on waveform purity, since only a few tenths of a percent of overshoot or ripple would be enough to affect the value of the overdrive and, for sensitive comparators, result in false switching. The propagation delay is measured from the time the input signal crosses the input threshold voltage (i.e., the offset voltage) to the 50% point of either output. This definition ensures that each unit is measured under equal conditions, and also makes the measurement relatively independent of the input rise and fall times.



The test circuit of Figure 2 provides a means of automatically nulling out the offset voltage and applying the overdrive. With S1 in the "NULL" position, the feedback loop around the Am685 via the two operational amplifiers corrects for the offset of the circuit including and chief in the ground level of the input signal. When switched to "TEST", the offset is held on the storage capacitor of the Am216A and the overdrive is added at the Am216A non-inverting input. The duty cycle of the signal is made low so that the presence of the input pulse during nulling will not disturb the offset. A solid ground plane is used for the test jig, and capacitors bypass the supply voltages. All power and signal leads are kept as short as possible. The Am685 input and output run directly into the  $50\Omega$  inputs of the sampling scope via equal lengths of  $50\Omega$  coaxial cable. For the conditions shown in the figure,  $t_{pd}$  is measured at the  $\overline{\Omega}$  output, and the  $\overline{\Omega}$  output. If it is desired to measure the opposite output polarities, the polarities of the input signal and overdrive must be reversed.

## THERMAL CONSIDERATIONS


To achieve the high speed of the Am685, a certain amount of power must be dissipated as heat. This increases the temperature of the die relative to the ambient temperature. In order to be compatible with ECL III and ECL 10,000, which normally use air flow as a means of package cooling, the Am685 characteristics are specified when the device has an air flow across the package of 500 linear feet per minute or greater. Thus, even though different ECL circuits on a printed circuit board may have different power dissipations, all will have the same input and output levels, etc., provided each sees the same air flow and air temperature. This eases design, since the only change in characteristics between devices is due to the increase in ambient temperature of the air passing over the devices. If the Am685 is operated without air flow, the change in electrical characteristics due to the increased die temperature must be taken into account.

## INTERCONNECTION TECHNIQUES

All high-speed ECL circuits require that special precautions be taken for optimum system performance. The Am685 is particularly critical because it features very high gain (60dB) at very high frequencies (100MHz). A ground plane must be provided for a good, low inductance, ground current return path. The impedance at the inputs should be as low as possible and lead lengths as short as practical. It is preferable to solder the device directly to the printed circuit board instead of using a socket. Open wiring on the outputs should be limited to less than one inch, since severe ringing occurs beyond this length. For longer lengths, the printed-circuit interconnections become microstrip transmission lines when backed up by a ground plane, with a characteristic impedance of 50 to 150Ω. Reflections will occur unless the line is terminated in its characteristic impedance. The termination resistors normally go to -2.0V, but a Thevenin equivalent to V<sup>-</sup> can be used at some increase in power. Best results are usually obtained with the terminating resistor at the end of the driven line. The lower impedance lines are more suitable for driving capacitive loads. The supply voltages should be well decoupled with RF capacitors connected to the ground plane as close to the device supply pins as possible.

## **PERFORMANCE CURVES**

(Unless otherwise specified, standard conditions for all curves are  $T_A=25^{\circ}C$ ,  $V^+=6.0V$ ,  $V^-=-5.2V$ ,  $V_T=-2.0V$ ,  $R_L=50\Omega$ , and switching characteristics are for  $V_{in}=100$ mV,  $V_{od}=5$ mV.)



COMMON MODE VOLTAGE - V

2 3

-3 -2 -1 0

-55 -35 -15 5 25 45 65 85 105 125

TEMPERATURE - °C

-5.0 -5.2 -5.4


NEGATIVE SUPPLY VOLTAGE - V

-4.8

-5.6 -5.8


## PERFORMANCE CURVES (Cont.)


(Unless otherwise specified, standard conditions for all curves are T<sub>A</sub> = 25°C, V<sup>+</sup> = 6.0V, V<sup>-</sup> = -5.2V, V<sub>T</sub> = -2.0V, R<sub>L</sub> =  $50\Omega$ , and switching characteristics are for V<sub>in</sub> = 100mV, V<sub>od</sub> = 5mV.)




Min. Latch Enable


Set-up Time as a Function of Input Overdrive











Min. Latch Enable Pulse














**Common Mode Limits** 







## PERFORMANCE CURVES (Cont.)


(Unless otherwise specified, standard conditions for all curves are  $T_A = 25^{\circ}$  C,  $V^+ = 6.0$  V,  $V^- = -5.2$  V,  $V_T = -2.0$  V,  $R_L = 50\Omega$ , and switching characteristics are for  $V_{in} = 100$  mV,  $V_{od} = 5$  mV.)











**Supply Currents** 

























Input Current

## TYPICAL APPLICATIONS


 $(T_A = 25^{\circ}C)$ 


## **High-Speed Window Detector**







## 300MHz Line Receiver






## High-Speed Sampling





## Metallization and Pad Layout 32 x 54 Mils



# Am686 Voltage Comparator


### **Distinctive Characteristics**


- 12ns MAXIMUM PROPAGATION DELAY AT 5mV OVERDRIVE
- Complementary Schottky TTL outputs
- Fanout of 5
- 100% reliability assurance testing in compliance with MIL-STD-883
- Electrically and optically inspected dice for assemblers of hybrid products.
- Available in metal can and hermetic dual-in-line packages.

## **FUNCTIONAL DESCRIPTION**

The Am686 is a fast voltage comparator manufactured with an advanced bipolar NPN, Schottky diode high-frequency process that makes possible very short propagation delays without sacrificing the excellent matching characteristics hitherto associated only with slow, high-performance linear IC's. The circuit has differential analog inputs and complementary logic outputs compatible with Schottky TTL. The output current capability is adequate for driving 5 standard Schottky inputs. The low input offset and high resolution make this comparator especially suitable for high-speed precision analog-to-digital processing.

A latch function is provided to allow the comparator to be used in a sample-hold mode. If the Latch Enable input is LOW, the comparator functions normally. When the Latch Enable is driven HIGH, the comparator outputs are locked in their existing logical states. If the latch function is not used, the Latch Enable may be left open or connected to ground.






## ORDERING INFORMATION

Part	Package	Temperature	Order
Number	Type	Range	Number
Am686	Metal Can	0°C to 70°C	Am686HC
	DIP	0°C to 70°C	Am686DC
Am686	Metal Can	-55°C to +125°C	Am686HM
	DIP	-55°C to +125°C	Am686DM
Am686	Dice	0°C to 70°C	Am686XC
	Dice	-55°C to +125°C	Am686XM

## CONNECTION DIAGRAMS Top Views



Note 1: On metal package, pin 5 is connected to case. On DIP, pin 6 is connected to case.

## MAXIMUM RATINGS (Above which the useful life may be impaired)

Positive Supply Voltage	+7V
Negative Supply Voltage	-7V
Input Voltage	±4V
Differential Input Voltage	±6V
Power Dissipation (Note 2)	600mW
Lead Temperature (Soldering, 60 sec.)	300°C
Storage Temperature Range	-65°C to +150°C

Operating Temperat	ure Range	
Am686-C	•	0°C to +70°C
Am686-M		-55°C to +125°C
Operating Supply V		
Am686-C	$V^{+} = +5.0V \pm 5\%$	$V^{-} = -6.0V \pm 5\%$
Am686-M	$V^{+} = +5.0V \pm 10\%$	$V^- = -6.0V \pm 10\%$
Minimum Operating	Voltage (V <sup>+</sup> to V <sup>-</sup> )	9.7V

## ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE RANGES (Unless Otherwise Specified) DC Characteristics

Symbol	Parameter	Conditions (Note 3)	Am686-C	Am686-M	Units
v <sub>os</sub>	Input Offset Voltage	$R_S \le 100\Omega$ , $T_A = 25^{\circ}$ C $R_S \le 100\Omega$	3.0 3.5	2.0 3.0	mV MAX. mV MAX.
ΔV <sub>OS</sub> /ΔΤ	Average Temperature Coefficient of Input Offset Voltage	R <sub>S</sub> ≤ 100Ω	<b>,</b> 10 .	10	μV/°C MAX.
IOS	Input Offset Current	25°C ≤ T <sub>A</sub> ≤ T <sub>A</sub> (max.) T <sub>A</sub> = T <sub>A</sub> (min.)	1.0 1.3	1.0 1.6	μΑ ΜΑΧ. μΑ ΜΑΧ.
ι <sub>B</sub>	Input Bias Current	25°C ≤ T <sub>A</sub> ≤ T <sub>A</sub> (max.) T <sub>A</sub> = T <sub>A</sub> (min.)	10 13	10 16	μΑ MAX. μΑ MAX.
V <sub>CM</sub>	Input Voltage Range		+2.7, -3.3	+2.7, -3.3	V MIN.
CMRR	Common Mode Rejection Ratio	$R_S \le 100 \Omega$ , $-3.3 V \le V_{CM} \le +2.7 V$	80	80	dB MIN.
SVRR	Supply Voltage Rejection Ratio	R <sub>S</sub> ≤ 100Ω	70	70	dB MIN.
V <sub>OH</sub>	Output HIGH voltage	$I_L = -1.0 \text{ mA}, V_S = V_S \text{ (min.)}$	2.7	2.5	V MIN.
VOL	Output LOW Voltage	I <sub>L</sub> = 10mA, V <sub>S</sub> = V <sub>S</sub> (max.)	0.5	0.5	V MAX.
1+	Positive Supply Current		42	40	mA MAX.
1-	Negative Supply Current		34	32	mA MAX.
PDISS	Power Dissipation		415	400	mW MAX.

## Switching Characteristics (V $^+$ = +5.0 V, V $^-$ = -6.0 V, V $_{in}$ = 100 mV, V $_{od}$ = 5.0 mV, C $_L$ = 15 pF) (Note 4)


t <sub>pd+</sub>	Propagation Delay,	$T_A (min.) \le T_A \le 25^{\circ}C$	12	12	ns MAX.
	Input to Output HIGH	$T_A = T_A (max.)$	15	15	ns MAX.
t <sub>pd</sub> _	Propagation Delay,	$T_A \text{ (min.)} \le T_A \le 25^{\circ}\text{C}$	12	12	ns MAX.
	Input to Output LOW	$T_A = T_A \text{ (max.)}$	15	15	ns MAX.
Δt <sub>pd</sub>	Difference in Propagation Delay between Outputs	T <sub>A</sub> = 25°C	2.0	2.0	ns MAX.


Notes: 2. For the metal can package, derate at 6.8mW/°C for operation at ambient temperatures above +95°C; for the dual-in-line package, derate at 9mW/°C for operation at ambient temperatures above 115°C.


3. Unless otherwise specified, V<sup>+</sup> = +5.0V, V<sup>-</sup> = -6.0V and the Latch Enable input is at V<sub>OL</sub>. The switching characteristics are for a 100mV

PERFORMANCE CURVES

- 3. Unless otherwise specified, V' = +5.0V, V = -6.0V and the Latch Enable input is at V<sub>OL</sub>. The switching characteristics are for a 100m\ input step with 5.0mV overdrive.
- 4. The outputs of the Am686 are unstable when biased into their linear range. In order to prevent oscillation, the rate-of-change of the input signal as it passes through the threshold of the comparator must be at least 1V/µs. For slower input signals, a small amount of external positive feedback may be applied around the comparator to give a few millivolts of hysteresis.







## Am687-Am687A

**Dual Voltage Comparators** 

## **Distinctive Characteristics**


- 8.0ns MAXIMUM PROPAGATION DELAY AT 5mV OVERDRIVE
- Complementary ECL outputs
- 50Ω line driving capability

- 100% reliability assurance testing in compliance with MIL-STD-883.
- Electrically and optically inspected dice for assemblers of hybrid products.
- Available in the hermetic dual-in-line package.


## **FUNCTIONAL DESCRIPTION**

The Am687 and Am687A are fast dual voltage comparators constructed on a single silicon chip with an advanced high-frequency process. The circuits feature very short propagation delays as well as excellent matching characteristics. Each comparator has differential analog inputs and complementary logic outputs compatible with most forms of ECL. The output current capability is adequate for driving terminated 500 transmission lines. The low input offsets and short delays make these comparators especially suitable for high-speed precision analog-to-digital processing.


The comparators are similar to the Am685 high-speed comparator but have been designed to operate from a 5V positive supply (instead of 6V), dissipating less power than two Am685's. Separate latch functions are provided to allow each comparator to be independently used in a sample-hold mode. The Latch Enable inputs are intended to be driven from the complementary outputs of a standard ECL gate. If LE is HIGH and LE is LOW, the comparator functions normally. When LE is driven LOW and LE is driven HIGH, the comparator outputs are locked in their existing logical states. If the latch function is not used, LE must be connected to ground.




The outputs are open emitters; therefore external pull-down resistors are required. These resistors may be in the range of  $50\text{--}200\Omega$  connected to -2.0V, or  $200\text{--}2000\Omega$  connected to -5.2V.



ORDERING INFORMATION					
Package Type	Temperature Range	Order Number			
DIP	-30°C to +85°C	AM687ADL			
DIP	-55°C to +125°C	AM687ADM			
DIP	-30°C to +85°C	AM687DL			
DIP	-55°C to +125°C	AM687DM			
Dice	-30°C to +85°C	AM687XL			
Dice	-55°C to +125°C	AM687XM			
	Package Type DIP DIP DIP DIP	Type         Range           DIP         -30°C to +85°C           DIP         -55°C to +125°C           DIP         -30°C to +85°C           DIP         -55°C to +125°C           Dice         -30°C to +85°C			





#### MAXIMUM RATINGS (Above which the useful life may be impaired)

Positive Supply Voltage	+7 V
Negative Supply Voltage	_7 V
Input Voltage	±4 V
Differential Input Voltage	±6 V
Output Current	30 mA
Power Dissipation (Note 2)	600 mW


Operating Temperature Range	
Am687-L, Am687A-L	-30°C to +85°C
Am687-M, Am687A-M	-55°C to +125°C
Storage Temperature Range	-65°C to +150°C
Lead Temperature (Soldering, 60 Sec.)	300°C
Minimum Operating Voltage (V <sup>+</sup> to V <sup>-</sup> )	9.7 V

#### ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE RANGES (Unless otherwise specified)

Parameter Input Offset Voltage	Conditions (Note 3) $R_S \le 100 \Omega, T_A = 25^{\circ}C$	Min.	Max.	Min.	Max.	11-14
Input Offset Voltage	$R_{S} \le 100 \Omega, T_{A} = 25^{\circ}C$				wax.	Units
Input Offset Voltage		-3.0	+3.0	-2.0	+2.0	mV
	R <sub>S</sub> ≤ 100 Ω	-3.5	+3.5	-3.0	+3.0	mV
Average Temperature Coefficient of Input Offset Voltage	R <sub>S</sub> ≤ 100 Ω	-10	+10	-10	+10	μV/°(
l0#0	$25^{\circ}\text{C} \leq \text{T}_{A} \leq \text{T}_{A(\text{max.})}$	-1.0	+1.0	-1.0	+1.0	μΑ
input Offset Current	$T_A = T_{A(min.)}$	-1.3	+1.3	-1.6	+1.6	μΑ
Innua Rica Courses	25°C ≤ T <sub>A</sub> ≤ T <sub>A</sub> (max.)		10		10	μΑ
Input Blas Current	$T_A = T_A(min.)$		13		16	μΑ
Input Voltage Range		-3.3	+2.7	-3.3	+2.7	٧
Common Mode Rejection Ratio	$R_S \le 100 \Omega$ , $-3.3 \le V_{CM} \le +2.7 V$	80		80		dB
Supply Voltage Rejection Ratio	$R_S \le 100 \Omega$ , $\Delta V_S = \pm 5\%$	70		70		dB
	T <sub>A</sub> = 25°C	-0.960	-0.810	-0.960	-0.810	V
Output HIGH Voltage	$T_A = T_A(min.)$	-1.060	-0.890	-1.100	-0.920	V
	TA = TA(max.)	-0.890	-0.700	-0.850	-0.620	٧
	T <sub>A</sub> = 25°C	-1.850	-1.650	-1.850	-1.650	V
Output LOW Voltage	$T_A = T_{A(min.)}$	-1.890	-1.675	-1.910	-1.690	V
	$T_A = T_A(max.)$	-1.825	-1.625	-1.810	-1.575	V
Positive Supply Current			35		32	mA
Negative Supply Current			48		44	mA
Power Dissipation			485		450	mW
	Input Offset Current  Input Bias Current  Input Voltage Range Common Mode Rejection Ratio Supply Voltage Rejection Ratio Output HIGH Voltage  Output LOW Voltage  Positive Supply Current Negative Supply Current Power Dissipation	$ \begin{array}{llllllllllllllllllllllllllllllllllll$	$ \begin{array}{c} \text{Input Offset Current} & 25^{\circ}\text{C} < \text{T}_{A} < \text{T}_{A(\text{max.})} & -1.0 \\ \text{T}_{A} = \text{T}_{A(\text{min.})} & -1.3 \\ \\ \text{Input Bias Current} & 25^{\circ}\text{C} < \text{T}_{A} < \text{T}_{A(\text{max.})} \\ \text{T}_{A} = \text{T}_{A(\text{min.})} & \\ \\ \text{Input Voltage Range} & -3.3 \\ \\ \text{Common Mode Rejection Ratio} & \text{R}_{S} < 100  \Omega,  -3.3 < \text{V}_{CM} < +2.7  \text{V} \\ \text{80} \\ \text{Supply Voltage Rejection Ratio} & \text{R}_{S} < 100  \Omega,  \Delta \text{V}_{S} = \pm 5\% & 70 \\ \\ \text{T}_{A} = 25^{\circ}\text{C} & -0.960 \\ \\ \text{T}_{A} = \text{T}_{A(\text{min.})} & -1.060 \\ \\ \text{T}_{A} = \text{T}_{A(\text{min.})} & -0.890 \\ \\ \text{T}_{A} = 25^{\circ}\text{C} & -1.850 \\ \\ \text{T}_{A} = \text{T}_{A(\text{min.})} & -1.890 \\ \\ \text{T}_{A} = \text{T}_{A(\text{max.})} & -1.825 \\ \\ \text{Positive Supply Current} & \\ \\ \text{Negative Supply Current} & \\ \\ \text{Power Dissipation} & \\ \end{array} $	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$

		<del></del>	<del></del>		
	t <sub>nd+</sub> , t <sub>nd-</sub> Propagation Delay, Am687A T <sub>A</sub> (min.) ≤ T <sub>A</sub> ≤ 25°C		8.0	8.0	ns
tpd+, tpd—	Propagation Delay, AmoorA	$T_A = T_{A(max.)}$	10	12.5	ns
	Propagation Delay, Am687	$T_{A(min.)} \le T_{A} \le 25^{\circ}C$	10	10	ns
tpd+,tpd-	Propagation Delay, Amos/	$T_A = T_{A(max.)}$	14	20	ns
t <sub>S</sub>	Minimum Latch Set-up Time	T <sub>A</sub> = 25° C	4.0	4.0	ns

Notes: 2. Derate at  $9mW/^{\circ}C$  for operation at ambient temperatures above  $+115^{\circ}C$ . 3. Unless otherwise specified  $V^{\dagger}=+5.0V$ ,  $V^{-}=-5.2V$ ,  $V_{T}=-2.0V$ , and  $R_{L}=50\Omega$ ; all switching characteristics are for a 100mV input step with 5mV overdrive. The specifications given for  $V_{OS}$ ,  $I_{OS}$ 



## Am1500

#### **Dual Precision Voltage Comparator**

#### Distinctive Characteristics


- The Am1500 is functionally, electrically, and pin-forpin equivalent to the National LH2111
- The Am1500 is a dual 111, but requires 25% less power than two 111 comparators
- Output Drive 50V and 50mA
- Input Bias Current 150nA max.

- Input Offset Voltage 4.0mV max.
- Differential Input Voltage Range ±30V
- 100% reliability assurance testing in compliance with MIL-STD-883
- Available in Hermetic Dual-In-Line or Hermetic Flat Packages

#### **FUNCTIONAL DESCRIPTION**


The Am1500 is a voltage comparator featuring low input currents, high differential and common mode voltage ranges, wide supply voltage range, and outputs compatible with all bipolar and MOS circuitry. The inputs and outputs can be isolated from system ground, and the output can drive loads referred to ground or either supply. Strobing and offset balancing are available and the outputs can be wire-ORed.

#### FUNCTIONAL DIAGRAM (each half)




## CONNECTION DIAGRAMS Top Views

#### Dual In-Line



#### Flat Package



Note: Pin 1 is marked for orientation.

#### ORDERING INFORMATION

Part	Package	Temperature	Order 、
Number	Type	Range	Number
Am1500C	TO-99	0°C to +70°C	AM1500DC
	Hermetic DIP	0°C to +70°C	AM1500FC
Am1500L	TO-99	-25°C to +85°C	AM1500DL
	Hermetic DIP	-25°C to +85°C	AM1500FL
Am1500M	Hermetic DIP	-55°C to +125°C	AM1500DM
	Flat Pak	-55°C to +125°C	AM1500FM

#### MAXIMUM RATINGS

Voltage from V <sup>+</sup> to V <sup>-</sup>	36V
Voltage from Collector Output to V	
Am1500M, L	50V
Am1500C	40V
Voltage from Emitter Output to V	30V
Voltage between Inputs	±30V
Voltage from Inputs to V	+30V, -0V
Voltage from Inputs to V <sup>+</sup>	-30V
Power Dissipation (Note 1)	500mW
Output Short Circuit Duration	10 sec
Operating Temperature Range	
Am1500M	-55°C to +125°C
Am1500L	-25°C to + 85°C
Am1500C	$0^{\circ}$ C to + $70^{\circ}$ C
Storage Temperature Range	-65°C to +150°C
Lead Temperature (soldering, 10 sec)	300°C

#### **ELECTRICAL CHARACTERISTICS**

 $(T_A = 25^{\circ}C \text{ unless otherwise specified}) (Note 2)$ 

TA 25 6 diffess official wise specifi			Am15000	2		Am1500M Am1500L		
arameter (see definitions)	Conditions	Min.	Тур.	Max.	Min.	Тур.	Max.	Units
Input Offset Voltage (Note 3)			2,0	7.5		0.7	3.0	mV
Input Offset Current (Note 3)			6.0	50.0		4.0	10.0	nA
Input Bias Current (Note 3)			100	250		60	100	nA
Response Time (Note 4)	$R_L = 500\Omega$ to +5V, $V_E = 0$		200			200		ns
Supply Current—Positive (Note 5)  —Negative (Note 5)		4.	3.9 2.6	7.5 5.0		7.0 4.8	9.5 7.5	mA
Voltage Gain	•		200			200		V/mV
Saturation Voltage	$V_{in} \le -5.0 \text{mV}, I_{C} = 50 \text{mA}$ $V_{in} \le -10 \text{mV}, I_{C} = 50 \text{mA}$		0.75	1.5		0.75	1.5	V
Output Leakage Current	$V_{in} \ge +5.0$ mV, $V_{C}$ to $V_{E} = 50$ V $V_{in} \ge +10$ mV, $V_{C}$ to $V_{E} = 40$ V		0.2	50.0		0.2	10.0	nA

#### The Following Specifications Apply Over The Operating Temperature Range

Input Offset Voltage (Note 3)				10.0			4.0	mV
Input Offset Current (Note 3)				70.0			20.0	nΑ
Input Bias Current (Note 3)				300			150	nA
Saturation Voltage	$V_{in} \le -6.0 \text{mV}, I_{C} = 8.0 \text{mA}$ $V_{in} \le -10 \text{mV}, I_{C} = 8.0 \text{mA}$		0.23	0.40		0.23	0.40	٧
Output Leakage Current	$V_{in} \ge +6.0$ mV, $V_C$ to $V_E = 50$ V					0.1	0.5	μА
Input Voltage Range		±13	±14		±13	±14		V
Supply Current—Positive (Note 5) —Negative (Note 5)	T <sub>A</sub> = +125°C					4.8 3.2	6.4 4.4	mA

- Notes: 1. For the Flat Package derate at 6,5mW/°C for operation at ambient temperatures above 83°C, and the Dual-In-Line at 9mW/°C for operation at
  - ambient temperatures above 95°C.


    2. Unless otherwise specified, these specifications apply for V<sup>+</sup> = +15V, V<sup>-</sup> = -15V, V<sub>E</sub> = -15V, and R<sub>L</sub> at collector output = 7.5k $\Omega$  to +15V.


    3. The offset voltage, offset current and bias current given are the maximum values required to drive the collector output to within 1V of the supplies with a 7.5k $\Omega$  load. These parameters define an error band and take into account the worst case effects of voltage gain and input impedance.


    4. The response time specified (see definitions) is for a 100mV input step with 5.0mV overdrive.


  - 5. The Am1500 supply current is the sum of the supply currents required by each side,


#### PERFORMANCE CURVES


































#### **APPLICATIONS**


Strobing




Strobing Off Both Input and Output Stages\*\*



#### Offset Balancing



## Increasing Input Stage Current\*



- \*Increases input bias current and common-mode slew rate by a factor of 3.
- \*\*Typical input current = 50pA with inputs storbed OFF.

## LH2111/2211/2311

#### **Dual Precision Voltage Comparator**

#### **Distinctive Characteristics**


- The LH2111/2211/2311 are functionally, electrically, and pin-for-pin equivalent to the National LH2111/ 2211/2311
- The LH2111 is a dual 111, but requires 25% less power than two 111 comparators
- Output Drive 50V and 50mA
- Input Bias Current 150nA max.

- Input Offset Voltage 4.0mV max.
- Differential Input Voltage ±30V
- 100% reliability assurance testing in compliance with MIL-STD-883
- Available in Hermetic Dual-In-Line or Hermetic Flat Packages

#### **FUNCTIONAL DESCRIPTION**


The LH2111/2211/2311 are voltage comparators featuring low input currents, high differential and common mode voltage ranges, wide supply voltage range, and outputs compatible with all bipolar and MOS circuitry. The inputs and outputs can be isolated from system ground, and the output can drive loads referred to ground or either supply. Strobing and offset balancing are available and the outputs can be wire-ORed.

#### FUNCTIONAL DIAGRAM (Each Half)




## CONNECTION DIAGRAMS Top Views

#### Dual-In-Line



#### Flat Package



#### ORDERING INFORMATION

Part	Package	Temperature	Order
Number	Type	Range	Number
LH2311	DIP	0°C - +70°C	LH2311D
	Flat Pak	0°C - +70°C	LH2311F
LH2211	DIP	–25°C - +85°C	LH2211D
	Flat Pak	–25°C - +85°C	LH2211F
LH2111	DIP	–55° C - +125° C	LH2111D
	Flat Pak	–55° C - +125° C	LH2111F

#### **MAXIMUM RATINGS**

Voltage from V <sup>+</sup> to V <sup>-</sup>	36V
Voltage from Collector Output to V <sup>-</sup> LH2111/LH2211	50/
LH2311	50V 40V
Voltage from Emitter Output to V	30V
Voltage between Inputs	±30V
Voltage from Inputs to V <sup>+</sup> Voltage from Inputs to V <sup>+</sup>	+30V,0V 30V
Power Dissipation (Note 1)	500mW
Output Short Circuit Duration	10 sec
Operating Temperature Range	
LH2111	−55° c to +125° C
LH2211	–25°C to +85°C
LH2311	0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Lead Temperature (soldering, 10 sec)	300°C


#### **ELECTRICAL CHARACTERISTICS** ( $T_A = 25^{\circ}C$ unless otherwise specified) (Note 2)


	•	LH2311						
Parameter (see definitions)	Conditions	Min.	Typ.	Max.	Min.	LH2211 Typ.	Max.	Units
Input Offset Voltage (Note 3)		<del></del>	2	7.5		0.7	3.0	mV
Input Offset Current (Note 3)			6.0	50.0		4.0	10.0	nA
Input Bias Current (Note 3)			100	250		60	100	nA
Response Time (Note 4)	$R_L = 500\Omega$ to +5V, $V_E = 0$		200			200		ns
Supply Current—Positive (Note 5)	` `		3.9	7.5		7.0	9.5	mA
-Negative (Note 5)			2.6	5.0		4.8	7.5	mA
Voltage Gain			200			200		V/mV
C-turneti Volta	V <sub>IN</sub> ≤ -5mV, I <sub>C</sub> = 50mA					0.75	1.5	v
Saturation Voltage	V <sub>IN</sub> ≤10mV, I <sub>C</sub> = 50mA		0.75	1.5				
Output Leakage Current	$V_{1N} \ge +5mV$ , $V_C$ to $V_E = 50V$					0.2	10.0	nA
Output Leakage Current	$V_{IN} \ge +10 \text{mV}$ , $V_C$ to $V_E = 40 \text{V}$		0.2	50.0				
The Following Specifications Ap	ply Over The Operating Temperat	ure Rang	es					
Input Offset Voltage (Note 3)				10.0			4.0	mV
Input Offset Current (Note 3)				70.0			20.0	nA
Input Bias Current (Note 3)	,			300			150	nA
	V <sub>IN</sub> ≤ −6mV, I <sub>C</sub> = 8mA				-	. 0.23	0.40	
Saturation Voltage	V <sub>IN</sub> ≤ -10mV, I <sub>C</sub> = 8mA		0.23	0.40				V
Output Leakage Current	$V_{IN} \ge +6mV$ , $V_C$ to $V_E = 50V$					0.1	0.5	μА
Input Voltage Range		±13	±14		±13	±14		V
Supply Current—Positive (Note 5)	T - 105°C					4.8	6.4	
-Negative (Note 5)	T <sub>A</sub> = 125°C					3.2	4.4	4 mA


Notes: 1. For the Flat Package derate at 6.5 mW/°C for operation at ambient temperatures above 83°C, and the Dual-In-Line at 9 mW/°C for operation at ambient temperatures above 95°C.


<sup>ambient temperatures above 95 C.
2. Unless otherwise specified, these specifications apply for V<sup>+</sup> = 15V, V<sup>-</sup> = -15V, V<sub>E</sub> = -15V, and R<sub>L</sub> at collector output = 7.5kΩ to +15V.
3. The offset voltage, offset current and bias current given are the maximum values required to drive the collector output to within 1V of the supplies with a 7.5kΩ load. These parameters define an error band and take into account the worst case effects of voltage gain and input impedance.
4. The response time specified (see definitions) is for a 100mV input step with 5mV overdrive.
5. The LH2111 supply current is the sum of the supply currents required by each side.</sup> 


#### PERFORMANCE CURVES


































#### **APPLICATIONS**


Strobing




Strobing Off Both Input and Output Stages\*\*



Offset Balancing



#### Increasing Input Stage Current\*



- \*Increases input bias current and common-mode slew rate by a factor of 3.
- \*\*Typical input current = 50 pA with inputs strobed OFF.

## A NEW HIGH-SPEED COMPARATOR THE Am685

By Jim Giles and Alan Seales

#### INTRODUCTION

Modern electronic systems require more and more that operations be performed in a few nanoseconds so that the delay of the complete system, which may be very complex, be held to a minimum. There are abundant logic circuit elements available that meet this criterion: gold-doped TTL, Schottky TTL, and emitter-coupled logic (ECL), listed in descending order of propagation delay. Where it is necessary to interface from the analog world to the input of a logic system, or to detect very low-level logic signals in the presence of heavy noise, a high-speed precision comparator is needed. If such a comparator had a propagation delay less than 10ns, it could replace costly and complex circuitry that designers are now forced to use in very high-speed analog-to-digital converters, data acquisition systems, and optical isolators, as well as make possible many applications hitherto considered unfeasible. It could also be used as a sensitive line receiver or sense amplifier, in 100MHz sample and hold circuits, and in very highfrequency voltage-controlled oscillators.

The basic requirements for a high-speed precision comparator are few and well-defined: good resolution (high gain), high common-mode and differential voltage ranges, outputs compatible with standard logic levels, and, above all, very fast response to signal levels ranging from a few millivolts to several volts. The industry workhorse, the 710, has come close to meeting these requirements, and except for the most demanding applications, its 40ns propagation delay is adequate. A survey of presently available monolithic IC comparators (Table I) shows that there is really none that meets the requirements of very high-speed systems. The newer TTL-output circuits offer only marginal improvement over the 710 when measured under identical conditions of large input pulse and small overdrive, and the ECL-output comparator, although faster, has such poor resolution that it can be used only for large input signals. Advanced Micro Devices felt there was a need for a family of linear devices to fill the needs of very high-speed systems, with the first circuit being a precision comparator with less than 10ns delay.

Logic Family	Propagation Delay	Resolution
TTL	200ns	0.012mV
TTL	40ns	1.4mV
TTL	40ns	0.06mV
TTL	25ns	0.5mV
TTL	25ns	0.5mV
ECL	12ns	30mV
	Family TTL TTL TTL TTL TTL TTL	Family         Delay           TTL         200ns           TTL         40ns           TTL         40ns           TTL         25ns           TTL         25ns

Table I: Propagation Delays of Available Monolithic IC Comparators (100mV Input Step, 5mV Overdrive)

#### **DESIGN OBJECTIVES**

In order to achieve the ultimate in speed, it is clear that the comparator outputs must be compatible with ECL, even

though at present the majority of systems use TTL. Designers striving for the highest possible speed will already be using ECL in the critical circuit areas of their systems to squeeze the last possible nanosecond out of the overall delay. Further, an ECL circuit requires only one-third the gain of an equivalent TTL circuit for the same resolution owing to its smaller output logic swing. This means that lower impedances can be used and consequently larger bandwidth realized for the same power dissipation. Also, there is no problem interfacing the linear input stages with the digital output gate since an ECL gate is basically a non-saturating overdriven differential amplifier. Properly driving a TTL gate from a linear amplifier is more difficult, however, because it requires a large voltage swing suitably biased to track the input logic threshold with temperature, plus a large peak negative current capability to turn off the gate with minimum delay.

The usefulness and versatility of a comparator can be enhanced by adding a strobe or latch function to the circuit. A strobe simply forces the output of the comparator to one fixed state, independent of input signal conditions, whereas a latch locks the output in the logical state it was in at the instant the latch was enabled. The latch can thus perform a sample and hold function, allowing short input signals to be detected and held for further processing. If the latch is designed to operate directly upon the input stage—so the signal does not suffer any additional delays through the comparator—signals only a few nanoseconds wide can be acquired and held. A latch, therefore, provides a more useful function than a strobe for very high-speed processing.

The most difficult input signal for a comparator to respond to is a large amplitude pulse that just barely exceeds the input threshold. This forces the input stage of the comparator to swing from a full off (or on) state to a point somewhere near the center of its linear range. This exercises both the large-and small-signal responses of the stage. If the comparator has less than 10ns delay under these stringent conditions, then it should be as fast or faster for any other circumstances (see Figure 1). The industry standard measurement is with a




Figure 1. Response to step input signals at output of a differential amplifier

100mV input pulse and an overdrive 5mV above input threshold (this was used for the delays given in Table 1). Pulses larger than 100mV might be used, but this would multiply measurement difficulties, since only a few tenths of a percent aberration or ripple in the pulse generator waveform would be enough to seriously affect the accuracy of the small overdrive, and thus would give misleading results for the propagation telay.

To obtain satisfactory speed for all input signals and particularly for the worst case measurement conditions, the input stage of the comparator must have: 1) wide small-signal bandwidth, 2) high slew rate for large signals, 3) minimum voltage swings, and 4) high gain. The first requirement can be realized by using low-value load resistors, by making every effort in circuit design, device geometry and processing to minimize parasitic capacitances, and by using transistors with the highest f<sub>T</sub> possible. The second item calls for high operating currents as well as minimum capacitance. The last two requirements are conflicting, since obtaining high gain normally requires a large voltage swing; therefore some means of clamping the swing must be used that does not degrade the propagation delay.

The overall gain of the complete comparator must also be high because, as illustrated in Figure 1, the propagation delay is less if each stage is well overdriven. To ensure that most of the input overdrive signal is actually used for overdriving, and not consumed in just moving the output from one state to the other, the gain error should be no more than about 10% of the input overdrive. Therefore, for a 5mV overdrive and an ECL output swing of 800mV, the minimum gain must be 1600. It is not practical to strive for much higher gain than this because the small-signal rise time begins to suffer as the stage gain increases. Addition of another stage is undesirable as this also adds delay and increases circuit complexity. It must be remembered that there is a maximum limit on power dissipation that a single integrated circuit package can handle adequately, and this consideration must influence the choice of operating currents and impedance levels throughout the design of the circuit.

With a figure for the total gain required, it is now possible to determine the number of stages and the gain per stage. Since the output stage must be ECL-compatible, its design is fixed, giving a differential-input to single-ended-output gain of about 6. This leaves a differential gain of 270 to be provided by the remainder of the comparator. This is most efficiently divided between two stages, each with a gain somewhat over 16. Both stages should be identical, since minimum overall delay time is obtained when identical stages are cascaded.

A factor not yet discussed that affects the accuracy of the comparator is its input offset voltage. Unless this is trimmed out initially, it must be added to the overdrive in determining the worse-case value of input signal for which the propagation delay specifications will be met. Even with trimming, the temperature drift of high-offset units is typically much greater than that of low-offset units. Therefore, it is desirable to have low initial offset so that trimming is not necessary, and so that the offset temperature coefficient will be good. Also affecting the offset voltage and its drift at higher source resistances are the input currents. To keep this contribution to the total offset low requires high current gains in the input transistors. Therefore, obtaining offsets in the 1–2mV range requires close attention to circuit design, mask layout, and very tight process control (equivalent to that needed for the high-performance,

flow-frequency operational amplifiers), but with the added kicker of  $f_{\text{TS}}$  well above 1GHz.

As was mentioned, large common-mode and differential voltage ranges are desirable features of a comparator. The limits of the common-mode range in a well-designed circuit should be close to the supply voltages. Since a high-speed comparator will, of necessity, operate at fairly high current levels, the supply voltages must be low to stay within the package power dissipation limits. As a minimum, the common-mode range should be equal to or exceed the differential voltage range to take full advantage of the voltage breakdown characteristics of the input transistors. The basic differential amplifier input stage has a differential voltage breakdown in the range of 5 to 6 volts; the design goal for the common mode range should thus be at least ±3 volts.

In summary, the design objectives for a high-speed precision comparator are as follows:

- propagation delay <10ns measured at 100mV input step, 5 mV overdrive
- 2) ECL-compatible outputs
- 3) latch capability
- 4) gain >1600
- 5) input offset voltage <±2mV</p>
- 6) common -mode range >±3V

#### CIRCUIT DESIGN

The watchword in designing wideband circuits is simplicity — have the fewest possible active devices in the signal path, the lowest possible impedance levels, and the lowest possible capacitance. The simple, common-emitter differential amplifier can be designed to approach these ideals with one major exception: the deleterious shunting effect of the collector-to-base capacitance upon the driving source resistance is multiplied by the voltage gain of the stage (Miller effect). Even though the impedance levels will be only a few hundred ohms at most, this condition cannot be tolerated if maximum speed is to be achieved. The solution is to add an additional pair of common-base transistors to form a differential cascode amplifier (Figure 2). This circuit has all of the performance features of a common-emitter amplifier and no feedback capacitance.




Figure 2. Differential cascode amplifier

#### A NEW HIGH SPEED COMPARATOR

Further advantages of the cascode will become apparent later when the latch design is discussed. The only drawback is that there are more devices in the signal path, the positive common-mode range is reduced, and circuitry has to be provided to bias the cascode transistors.

It is now necessary to provide a means of shifting the signal at the output of the cascode (which is very near the positive supply voltage) down to a lower voltage to drive the inputs of the second stage. The use of PNPs is definitely out because of their poor frequency response. This leaves three possibilities: a chain of forward-biased diodes, a programmed voltage drop across a resistor, or a zener diode. The diode chain is useful for level shifts of only a few volts at most, above that, the number of diodes gets too large, with a consequent increase in shunt capacitance and temperature coefficient. The use of a currentsource/resistor combination is in the wrong direction for keeping impedance levels low. The resistors could be bypassed with capacitors, but this would offer only marginal improvement, since integrated capacitors have a large shunt component to the substrate, Besides, the addition of four capacitors (for both stages) would result in a large increase in chip area.

The zener diode is definitely superior for high-frequency applications because its shunt capacitance to ground is low, being equal to the collector-to-base capacitance of a transistor. It has no capacitance to the substrate, and its dynamic resistance is quite low. It does have the disadvantage that the level shift is limited to one voltage (6V), which restricts the range of power supply variation the circuit can tolerate. In addition it requires very tight control of the manufacturing process to maintain the matching required. For an input stage gain of 16 the zener voltages have to be matched to better than 0.25% to produce less than 1mV offset voltage at the input.

As shown in Figure 3, the zeners are buffered from the cascode collectors by emitter followers. The pulldown current through the zener-follower combination must be made large enough to discharge the node capacitance when the follower swings in the negative direction. The minimum value necessary is determined by the node capacitance, the signal swing, and the amount of delay that can be tolerated. The amount of signal swing can be reduced by adding clamping diodes across the collectors of the cascode. Regular diode-connected transistors could be used, but would add considerable collector-tosubstrate capacitance across the load resistors as well as base-to-emitter capacitance between them. Schottky diodes, on the other hand, require little additional chip area, and are very fast. With clamping, some of the common-mode range lost when the cascode was added can be regained because the cascode transistors can be biased closer to the positive supply without fear of going into saturation at the extremes of the signal swing. The use of Schottky diodes, however, puts a few more gray hairs on the head of the process engineer since he has to control another set of characteristics without affecting the other parameters. The circuit values given in Figure 3 are designed for a minimum differential gain of 16, and a minimum negative-going slew rate at the output of the level-shifter of  $1000V/\mu s$ .

As mentioned earlier the design of the output stage (Figure 4) can vary little from that of a standard ECL gate. The output emitter followers have to be large enough to handle loading by a  $50\Omega$  transmission line (25mA), yet small enough not to add a lot of capacitance that would slow down the response. Therefore, the transistor design must be as efficient as possible with regard to physical size and current-carrying




Figure 3. Basic cascode gain stage

capacity. Since the input common-mode level to the gate varies with changes in the power supplies and resistor tolerance, a current source is used to supply the emitters of the gate, rather than the usual resistor to the negative supply. The design of this current source must be such as to provide the correct logical "1" and "0" levels at the output and the proper variation with temperature and power supply changes. The propagation delays to either output of this gate will be equal, whereas they are slightly different in a standard ECL gate owing to the additional capacitive loading on the  $\overline{\Omega}$  output caused by the multiple input transistors.

Implementation of the latch function must be accomplished without interfering with the normal comparator operation or degrading the speed in any way. It must be as close to the input as possible to permit short input signals to be acquired and held. One simple method of adding a latch to a differential




Figure 4. Output gate




Figure 5. Simple latch circuit




Figure 6. Cascode with latch

amplifier is shown in Figure 5. A pair of transistors,  $Q_5$  and  $Q_6$ , are cross-coupled at the collectors of the input transistors,  $Q_1$  and  $Q_2$ . The current source  $I_2$  is switched on when it is desired to enable the latch. If  $I_2$  is greater than  $I_1$ , the positive feedback via  $Q_5$  and  $Q_6$  will hold the circuit in whatever state it was in when the latch was turned on.

The simple circuit of Figure 5 is not the best for speed because of the added capacitance of  $\Omega_5$  and  $\Omega_6$  and the fact that they can saturate unless the signal swings are very small. However, it can be adapted to the cascode stage quite nicely as illustrated in Figure 6. Drive for the positive feedback transistors is taken from the level shifters, and the collectors go to the emitters of the cascode. With this arrangement there is no significant capacitive loading on the gain stage at all. The current source is switched by another differential amplifier,  $\Omega_9-\Omega_{10}$ , referenced to the ECL logic threshold voltage. This provides the correct input levels for the Latch Enable being driven from a standard ECL gate as well as being very fast, since only currents are being switched.

The latch current source ( $1_2$ ) must be about 1mA greater than the input current source ( $1_1$ ) to ensure positive latching for any condition of input signal. Thus, for 5mA in the input stage, at least 6mA must be used to power the latch. This amounts to a lot of power consumed for a function that some users may never even need. However, there is a way to cut the latch standby power down to zero; this is accomplished by the addition of  $Q_7$  and  $Q_8$ , as shown in Figure 8.

To understand the function of these transistors, first refer to Figure 7. The differential voltage appearing across the emitters of the cascode transistors is equal to the input signal (for small input signals). This is because the currents through the lower pair of transistors in the cascode are equal to the corresponding currents through the upper pair, and the transistors are matched; therefore the differences in base-emitter voltages must be equal. Thus,  $Q_7$  and  $Q_8$  function as if they were




Figure 7. Cascode with "parallel" transistors




Figure 8. Complete input cascode stage with latch

simply connected in parallel with  $Q_1$  and  $Q_2$ , as far as the net effect at the collector load resistors is concerned. To obtain the desired total stage gain, the current  $I_1$  can be 2mA and  $I_3$  can be 3mA.

Now refer to Figure 8. With the latch enable HIGH, Qg will be switched on and the 3mA current source will be supplied to the parallel transistors, Q7–Q8. The comparator functions normally, and no current is used up in the latch. When the latch enable goes LOW, I2 will be switched through Q10 to the positive feedback transistors, robbing 3mA from the gain stage and giving it to the latch. The latch current is now 1mA greater than the input stage current, but the total current required is still only 5mA. As with the latch transistors, the collectors of the parallel transistors are connected to the emitters of the cascode, so no additional capacitance is added across the load resistors. This places the requirement on Q7 and Q8 that they maintain their high fT at zero collector-to-base voltage.

The use of the parallel transistors has the added bonus that the input bias currents are decreased by more than a factor of two, thus reducing their influence on the offset voltage. The penalty paid is that all three pairs of junctions (Q<sub>1</sub>–Q<sub>2</sub>, Q<sub>3</sub>–Q<sub>4</sub> and Q<sub>7</sub>–Q<sub>8</sub>) add equally to the input offset. Once again, the processing must be carefully controlled to keep the overall offset within the 2mV goal.

The complete circuit of the comparator is given in Figure 9. It includes some additional refinements as well as the DC biasing. The drive for the latching transistors is taken from the emitters of the second cascode rather than from the level-shifting zeners. This removes their input capacitance from the level shifter and also ensures that Q10 cannot saturate. A resistor (Rg) is included to center the common-mode voltage at the input to the gate within its dynamic range; this prevents saturation of the gate or its current source over the expected range of signal swing, temperature drift and supply voltage variations. A separate ground is used for the output emitter followers so that heavy loading at the output will not couple back into the remainder of the circuit. The DC bias chain for the current sources is referenced to ground and the negative supply, so the output logic levels will track those of other ECL circuits connected to the same negative supply. The current sources are designed to stay constant with temperature, which keeps the open-loop gain high at elevated temperatures (>1000 at +125°C), and thus helps to maintain good propagation delay.




Figure 9. Complete schematic of the Am685 comparator

#### PROCESS TECHNOLOGY

Circuit design requirements for high speed and a latch function result in an input structure that has three pairs of transistors, the matching of which determines the offset voltage. This dictates that the matching of VBE shall be extremely good between the transistors in each pair in order to meet the 2mV maximum offset voltage target. For the speeds necessary the transistor f<sub>T</sub> has to be in the region above 1 GHz, so high-frequency performance can not be compromised. The slew rate of the input stage has to be very high for acceptable response with large input signals. This is achieved by high operating current and low stray capacitances. It is very desirable to keep both the input bias current and the input offset current very low so that the impedances in the source voltages do not introduce intolerable input voltage errors. It would be possible to use a Darlington-connected input stage to achieve these low currents, but the penalty exacted in offset voltage, offset voltage drift, and propagation delay is unacceptable, so high current-gain transistors that match extremely well are needed. The problems are thus centered on achieving very wellmatched transistors with high beta and high fT.

As previously mentioned, it is desirable in a comparator to have a wide common-mode voltage range and high powersupply rejection ratio. This is facilitated by using Schottky diodes to clamp the collector-to-collector swings in the first two stages. Schottky diodes can be fabricated simply by making a window in the oxide over the N-type epitaxial layer and using the same evaporated aluminum as is used for the interconnects (see Figure 10). The contact potential between silicon and aluminum causes a potential barrier to the flow of electrons. Making the metal positive lowers this barrier, allowing electrons to pass over it by virtue of their thermal energy. This process is essentially the same as thermionic emission. Since these electrons are majority carriers, Schottky diodes show extremely fast turn-off characteristics, desirable in this application. Why the Schottky diode is so attractive is that the forward voltage necessary to produce a given current may be several hundred millivolts less than that required to produce the same current in a p-n junction diode of about the same size. It can thus be used as a "clamp" to prevent a bipolar transistor from saturating, when connected from collector to base so as to prevent the forward voltage of the collector-base diode from rising to a level sufficient to cause appreciable current flow in the collector-base diode. This is the common application in Schottky TTL circuits.

In the ECL comparator the use is different. Here they are used back-to-back to limit the differential voltage swings between the collectors in both the first and the second stages. Connected in this way the reverse voltage seen by one Schottky diode is equal to the forward voltage drop of the other diode. Because this voltage is so small reverse leakage is not a great problem. In the simple Schottky diode structure, as described above, the reverse leakage is high. Most of this leakage current is generated at the perimeter of the metal. where there is an electric field concentration. In order to reduce this field the metal is extended all around the opening in the oxide, overlaying this oxide. Spacing the metal from the silicon in this way reduces the field and hence the leakage. In applications where low leakage is critical, the use of a P+ guard ring is called for, but this carries with it extra capacitance, so in view of the fact that the reverse voltage is so low the guard ring technique was discarded for this application. Even so, the diodes used in the comparator have low leakage characteristics with a breakdown at about 45V.




Figure 10. Cross section of transistor and Schottky diode showing sinker and P+ base contact enhancement

At the very high speeds being considered, much effort has to go into reducing capacitances and resistances. Thinning down the epitaxial layer to the minimum required to sustain the voltages encountered is of benefit in two ways: 1) the collector-isolation sidewall area is reduced, lowering the collector-to-substrate capacitance; 2) the collector-series resistance is reduced. The two major contributions to collectorseries resistance are the resistance of the epitaxial material between the emitter and the buried N+ layer, and the resistance of the epitaxial layer between the collector contact and the buried layer. However, the first resistance is subject to reduction by conductivity modulation during operation of the device and thus is less important than the second term. The second term can be made very small by using a "sinker", which is a high concentration N-type diffusion from the surface, through the epitaxial layer, to the buried N+ layer. Contact to the collector is then made to the surface of the sinker. (see Figure 10)

Collector-to-base capacitance is held low by using very small dimensions and by using a relatively high epitaxial layer resistivity. The latter also serves to reduce the collector-to-substrate capacitance. A further reduction in collector-to-base capacitance results from using a shallow, high sheet-resistivity diffusion for the base. However, this raises the base resistance, both because the bulk resistance from the contact to the active base region is increased and because the specific contact resistance is increased. These resistances may be reduced by depositing P+ regions under the base contact areas after the main base diffusion.

A compromise has to be made in selecting emitter width. Large emitters are desirable for VBE matching, but very small emitters are essential for high ft. A stripe emitter, .25-mil wide and 1-mil long, was chosen as optimum. A difference in width, between two otherwise identical emitters, of .01-mil will be sufficient to cause an offset voltage of 1 mV. From this, it can be seen that the photolithography must be extremely carefully controlled, since the offset voltages of three pairs of transistors are summed to give the total offset of the comparator. Because the emitters are so narrow the normal procedure of making a contact cut inside of the emitter cannot be used. Instead, the emitter oxide is simply dissolved in hydrofluoric acid immediately before the aluminum evaporation in order to expose the emitter. As a consequence, the lateral distance between the metal and the emitter-base junction is very small, being equal to the lateral diffusion of the emitter. This means that the sintering process must be carried out at a temperature lower than is customary in linear circuit manufacture in order to avoid short-circuiting the

#### A NEW HIGH SPEED COMPARATOR

emitter-base junction by lateral migration of aluminum. An additional reason for lowering the sintering temperature is to avoid penetration of aluminum down through the emitter and base, causing emitter-to-collector shorts.

The requirement for high current gain, for low input bias currents, necessitates narrow base widths. Emitter-to-collector shorts can be a problem in these shallow, narrow-base structures. The probability of shorting can be minimized by careful cleaning procedures and by proper emitter doping levels. Keeping the emitter doping level low also reduces the magnitude of the "emitter dip" effect, whereby the diffusion coefficient of the boron in the region under the emitter is greatly increased by the lattice strain caused by the emitter, resulting in the running-on of the base under the emitter, making it very difficult to achieve a narrow base width.

An area that is neglected in digital circuit processing, because high beta is not necessary, but which is of major importance in linear processing, is the control of surface conditions. If high current gains are to be realized, both the surface area of the emitter-base-depletion region and the surface recombination velocity must be minimized. The former implies that ionic contamination, such as sodium ions, must be eliminated and that the surface state charge density, Qss, should be made as low as possible. The surface recombination velocity is proportional to the fast surface state density and so can be minimized by making this density very low. These three goals; low ionic contamination, low Qss and low fast surface state density are achieved by using the well known techniques of MOS and linear circuit processing, such as annealing in an inert atmosphere and proper choice of sintering cycle.

In the interests of minimum capacitance, the metal interconnects are designed to be narrower than is usual in linear circuits. Special etching techniques have to be employed in order to reproduce these narrow lines reliably. These lines can be seen in the photomicrograph of Figure 11.




Figure 11. Photomicrograph of the Am685 comparator

#### **PERFORMANCE**

The primary design objective for the comparator was to obtain under 10ns propagation delay for large input signals with small overdrive. It should then be as fast or faster for any other input conditions. The performance of the Am685 comparator for a 100mV step input at various overdrives is shown in Figures 12 and 13. The propagation delay is measured from the time the input step crosses the input threshold voltage to the time the output crosses the logic threshold voltage. The input threshold voltage (i.e., the offset voltage) was adjusted for the figures so that the delay can be simply measured by




Figure 12. Tpd -"1" for 100mV step input and various overdrives (input = 5mV/cm, output = 200mV/cm)




Figure 13. Tpd -"0" for 100mV step input and various overdrives (input = 5mV/cm, output = 200mV/cm)

counting up 5, 10, or 20mV from the bottom of the input pulse. The input pulse, therefore, is displayed on a magnified scale to facilitate this measurement and also to illustrate the purity of input signal required to make accurate measurements at millivolt overdrives.

For a 100mV input step and 5mV overdrive, the propagation delay for a logical "0" is 6.3ns and for a logical "1" is about 300ps less. A graph of delay as a function of overdrive is given in Figure 14. It was previously stated that any other condition




Figure 14. Delay times as a function of input overdrive




Figure 15. Response to symmetrical input signals

of input signal should give faster response (refer back to Figure 1). This is demonstrated by Figure 15, which illustrates the response of the comparator to symmetrical inputs ranging from  $\pm 5 \text{mV}$  to  $\pm 500 \text{mV}$ . The speeds are at least 1 to 2ns faster than for small overdrives.

Figure 16 shows how the delay time varies with temperature. The adverse effects of resistor and gain changes at elevated temperatures result in an increase in delay from 6.3ns at  $25^{\circ}\text{C}$  to 8.4 ns at  $85^{\circ}\text{C}$  and 10.4 ns at  $125^{\circ}\text{C}$ . All of the above data were taken with output loads of  $50\Omega$  connected to -2.0V. For lighter loading (such as  $500\Omega$  to -5.2V) the output rise and fall times and propagation delays are all slightly faster.

The usefulness of the latch is directly related to how quickly it can be enabled following a change in the input signal. The input signal must be present long enough to pass through the first stage of the comparator before the latching transistors can act upon it. The minimum time that the input must be present before the latch can be turned on is defined as the latch enable time. This is measured as the minimum time that must elapse




Figure 16. Delay times as a function of temperature

between the time the input step crosses the input threshold voltage and the time the latch enable input crosses the logic threshold voltage for which the comparator outputs will assume the correct states.




Figure 17. Latch enable time and latch aperature time for 100mV input step, 5mV overdrive (input = 5mV/cm, latch = 200mV/cm, output = 400mV/cm)

The performance of the latch function is illustrated by Figure 17. The input signal is the standard 100mV step with 5mV overdrive and is in the direction to cause the output to switch from a logical "0" to a logical "1". The delay of the latch signal relative to the input is adjusted until the output just switches to a "1"; this is the latch enable time and under these conditions is 1.8 ns. The difference between the latch timing for which the output just barely switches and when it does not switch is the latch aperture time; this is about 500ps for 5mV overdrive. The performance of the latch with input overdrive and temperature generally follows that of the propagation delays (Figure 14 and 16).

The overall performance of the Am685 is summarized in Table II. It is apparent from the table and the previous discussion that the device is ideally suited for applications where both precision and high speed are required, such as in analog-to-digital converters, data acquisition systems, and optical isolators. The device is the first in a family of new wideband linear integrated circuits designed to meet the requirements of very high-speed systems.

Propagation Delay	
(100mV step, 5mV overdrive)	6.5 ns MAX
Input Offset Voltage	2.0mV MAX
Average Temperature Coefficient	
Of Input Offset Voltage	10μV/°C MAX
Input Offset Current	1.0μA MAX
Input Bias Current	10μA MAX
Common Mode Voltage Range	±3.3V MIN
Common Mode Rejection Ratio	80dB MIN
Supply Voltage Rejection Ratio	70dB MIN
Positive Supply Current	22 mA MAX
Negative Supply Current	26mA MAX

Table II: Performance Characteristics of the Am685 Comparator (T<sub>A</sub> = 25°C, V<sup>+</sup> = 6.0V,  $V^-$  = -5.2V, R<sub>L</sub> = 50 $\Omega$  to -2.0V)

#### A NEW HIGH-SPEED COMPARATOR

#### THE A-D APPLICATION

Very fast, precision, analog-to-digital conversion stands to benefit considerably from the availability of a fast comparator. As the block diagram of a fast 10-bit converter in Fig. 18 shows, a typical rapid conversion technique may resemble the use of feedforward compensation in an operational amplifier.

The analog input signal is sampled at the beginning of a conversion period and fed to a fast five-bit a-d converter, which provides the first five most significant bits of the output. These five bits also drive a companion d-a converter, which must be accurate to better than 10 bits. The output of the d-a converter is a replica of the input signal, quantized to five bits. This is compared with the actual input signal stored in the sample-and-hold amplifier. The difference between the two analog levels is the remaining part of the input signal that must be quantized. This difference is amplified and applied to another five-bit a-d converter to provide the five least-significant-bits of the final output.

Typical five-bit a-d converters may consist of 31 106-type comparators connected to the signal source and referenced to the full-scale input in steps of 1/32. The output of each comparator goes into a latch, and the latch outputs are decoded by three stages of TTL gages to develop the five-bit digital output.

Typical propagation delays are 40 ns for the comparators, 22 ns for the latches, and 10 ns for the decoding, resulting in a

total delay of 80 ns. Average settling time for the five-bit daconverter and the difference amplifier together comes to about 200 ns, and the settling time for the input sample-and-hold amplifier is 70 ns. Thus, the over-all conversion time for this 10-bit converter amounts to 430 ns.

Substitution of the high-speed ECL comparator for the 106 type in each of the five-bit converters leads to a significant improvement in propagation delay. The typical delay of the comparator is about 6.5 ns, and no external latch is required. With ECL it is possible to wire-OR outputs, so only one level of decoding gates is required. Allowing 1.5 ns for the gates, the total five-bit conversion time is only 8 ns — a tenfold improvement over the existing circuit.

If the latch function of the comparators is used as the sampleand-hold for the first five-bit converter, the sample-and-hold can be put in parallel with the first quantization step, as shown by the dotted lines in Fig. 18. This eliminates its settling time from the over-all delay of the system. With the new comparator, the total 10-bit conversion time drops to 216 ns, with over 90% of the delay attributable to the d-a converter and the difference amplifier. Moreover, the availability of an 8 ns five-bit converter should provide the impetus to improve the slower sections of the system. A 10-bit a-d converter with a delay under 100 ns is not an extravagant prediction.




Figure 18. Analog to digital.

# Am685/Am686/Am687 DESIGNING WITH HIGH SPEED COMPARATORS

By Leonard Brown

#### INTRODUCTION

The Am685, Am686 and Am687 are a family of high-speed sampling comparators capable of detecting low-level signals of the order of 5-10mV in 12-15ns over the temperature range  $-55^{\circ}\mathrm{C} \leqslant T_{A} \leqslant 125^{\circ}\mathrm{C}$ . The Am686 is fully TTL-compatible and complementary outputs are available generated from a true differential output stage assuring a maximum output skew of under 2ns at 25°C. The Am685 and Am687 are single and dual ECL-compatible versions, respectively, and have output skews of less than 1ns. A high-speed latch is incorporated in the input stage permitting input signals to be acquired in 4.0ns maximum for the ECL versions and 6.0ns for the TTL device.

Applications of the devices are not limited to high-speed designs as the combination of the excellent DC input characteristics, availability of true differential outputs and the latch function permit unique solutions for slower speed applications where the response time of the comparators can be considered negligible.

#### THE SAMPLING COMPARATOR

The sampling comparator may be visualized as a conventional voltage comparator with the provision that the outputs may be latched into the logic states determined by the input signal conditions existing at the time of application of the latch signal. This is achieved by incorporating the latch circuitry in the input stage of the device. The minimum latch enable pulse width is necessarily less than the propagation delay of the device and, therefore, the comparator can be unlatched for a fraction of its propagation delay (4.0ns for the Am685). The outputs will then change in accordance with the input conditions existing at the time of the latch signal. Note: It is impossible for the comparator to oscillate under these conditions.

If the latch function is not used, the device operates as a conventional voltage comparator.

#### **BACK TO BASICS**

Comparators are designed to have both high gain and large bandwidth. This creates instability problems or oscillations when the device outputs are in the transition region. The tendency of a device to oscillate is a function of the layout, (poor layout increasing the amount of feedback caused by parasitic capacitance) and the source impedance of the circuit employed (The higher the source impedance the less parasitic coupling is necessary to cause oscillation.) It is mandatory with comparators of the gain and bandwidth of the Am685, Am686 and Am687 to ensure that power supplies are well decoupled, lead lengths are kept as short as possible, and wherever possible (especially in the case of the Am686), a ground plane should be employed.

In addition to reducing the effects of stray capacitance, a ground plane substantially reduces the possibility of the

output current spike coupling back to the inputs through the ground lead when the TTL output stages switch.

The minimum slew rate at which the input signal must cross the threshold region to prevent oscillation, regardless of the particular layout parasitics, may be determined by applying a DC voltage to the input until the circuit just commences to oscillate and increasing this voltage until the oscillation ceases. The minimum necessary input slew rate is then given by  $\Delta V/t_{pd}$  MIN, where  $\Delta V$  is the input voltage required to prevent oscillation and  $t_{pd}$  MIN is the minimum propagation delay of the comparator.

The minimum slew rate will be found to be a function of source impedance and source impedance mismatch.

The curves of Figures 1 and 2 show the minimum slew rate for the Am686 as a function of source impedance and source impedance mismatch.




Figure 1. Minimum Slew Rate Versus Source Resistance (TO-5).




Figure 2. Minimum Slew Rate Versus Source Resistance (DIP).




Figure 3. Minimum Slew Rate Versus Source Resistance (TO – 5 & DIP).

It can be seen that unbalanced sources dramatically effect the minimum input slew rate required. Note that for optimum performance, the source impedance seen by the comparator should be both DC and AC balanced to reduce the differential feedback to a minimum.

The effect of an AC unbalanced source is seen especially on the Am686 as when the output switches, the output current spike is coupled back to the input. This can be eliminated by forcing the AC unbalance to result in positive feedback, which may be achieved by decoupling the inverting input or applying positive feedback via a 2-4pF capacitor from the Q output to the non-inverting input.

The curves of Figure 3 illustrate the improvement in minimum slew rate when a small amount of positive feedback is employed by virtue of a 2pF feedback capacitor.

#### OPTIMUM SOURCE CONDITIONS (Cf = 0pF)

With low source impedances ( $< 50\Omega$ ), the majority of the feedback between the output and the input occurs internal to the device. As the source impedance is raised, external feedback increases through the parasitic feedback capacitance until, at high source impedances, the external feedback dominates. This explains the anomolous characteristics of the minimum slew rate curves and suggests that the optimum source resistance for the device is between 300 and  $500\Omega$  for unbalanced sources and is approximately  $1000\Omega$  for a balanced source.

#### OPTIMUM SOURCE CONDITIONS (Cf = 2pF)

With a source impedance of 100 $\Omega$ , the minimum slew rate is 0.15V/ $\mu$ s for the DIP configuration and 0.02V/ $\mu$ s for the TO-5. For balanced sources the minimum slew rate is 0.03V/ $\mu$ s for RS  $\geq$  100 $\Omega$  and for a source impedance between 1k $\Omega$  and 3k $\Omega$ , the minimum slew rate is <0.02V/ $\mu$ s regardless of impedance, DC imbalance or package type.

The use of the feedback capacitor is recommended when:

- The input slew rate is within a factor of 2 greater than the minimum theoretical slew rate.
- System constraints do not permit optimisation of layout and lead lengths.
- Unbalanced source impedances are used (it is not always possible to provide input conditions which are both DC and AC balanced).

#### A FAMILY AFFAIR

It must be stressed that the concepts discussed concerning source imbalance and minimum input slew rate apply to all devices in the family. The Am686 was highlighted as it is more sensitive to layout constraints and parasitic feedback because of its significantly higher voltage gain.

Similarly all of the applications which follow may be implemented with any device in the series provided due caution is exercised with regard to the different output logic levels.

#### THE RELAXATION OSCILLATOR

The principal problems in the design of a classical relaxation oscillator are:

- 1. The variation in potential to which the energy storage device (normally a capacitor) is charged.
- The variation in the threshold level at which the capacitor is to be discharged.
- The variation inherent in the sensor element (normally a comparator) in detecting equivalence between the threshold level and the capacitor's instantaneous potential.

The variations are all functions of both time and temperature and are the primary causes of frequency drift, symmetry error, and jitter.

By taking advantage of two unique properties of the Am686, a relaxation oscillator may be designed to eliminate the first two problems and reduce the third to a second-order effect for oscillation frequencies from 1MHz to 30MHz.

The true differential output stage of the comparator ensures that the Q and  $\overline{Q}$  outputs change within 1-2ns of each other. This feature ensures that the outputs can never be in the same logic state instantaneously, either HIGH or LOW, and that the only time they are equal in voltage is when traversing the logic uncertainty levels. This property permits the design of a threshold setting circuit that varies in accordance with the charging voltage applied to the timing capacitor. Therefore, any change in charging potential is automatically compensated by a corresponding change in threshold level.

Second, the combination of the short propagation delay 7-10ns, the minimum difference in propagation delay between outputs and the stability of these delays with temperature assures square wave symmetry of better than 1% @ 1MHz and 5% @ 25MHz and a frequency stability of 1% @ 10MHz and 4% @ 25MHz.

The above statements are true from device to device and over the operating temperature range of  $-55^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ . Over the industrial temperature range, a factor of two improvement should be obtained.

#### CIRCUIT THEORY (Fig. 4)

Assuming the circuit is in an oscillating mode, the voltage appearing at the non-inverting terminal will alternate between  $V_X$  and  $V_Y$  where:

$$V_X = \frac{R_1}{(R_1 + R_2)} (V_{OH} - V_{OL}) + V_{OL}$$
 and  $V_Y = \frac{R_2}{(R_1 + R_2)} (V_{OH} - V_{OL}) + V_{OL}$ 

When  $V_{+IN} = V_X$ , the timing capacitor C will be charging towards  $V_{OH}$ , and when  $V_{+IN} = V_Y$ , the timing capacitor will be discharging towards  $V_{OL}$ .




Figure 4. Circuit Design.

After the voltage on the capacitor equals the voltage on the non-inverting input, a finite time will elapse before the output of the circuit changes, during which time (the propagation delay of the Am686) the capacitor will continue to charge towards  $V_{OH}$ , or discharge towards  $V_{OL}$ .

Therefore, the capacitor will charge to a voltage

$$V_A = V_{OH} - e^{-t_{PHL}/CR} \cdot (V_{OH} - V_X)$$

and discharge to a voltage

$$V_B = V_{OL} + e^{-t_{PLH}/CR} \cdot (V_Y - V_{OL})$$

where  $t_{PHL}$  and  $t_{PLH}$  = propagation delay of the Am686 from the inputs to the output changing from HIGH - LOW and LOW - HIGH respectively.

The time to charge from  $V_B$  to  $V_A$  which is the positive half cycle is given by:

$$t^+ = CR \ 1n \ \frac{V_{OH} - V_B}{V_{OH} - V_A}$$

substituting for  $V_A$  and  $V_B$ 

$$t^{+} = CR \ln \left[ \left( \frac{R_1}{R_2} + 1 \right) e^{tPHL/CR} - 1 \right]$$

Similarily the negative half cycle is given by:

$$t^{-} = CR \ 1n \ \frac{V_A - V_{OL}}{V_B - V_{OL}}$$

$$t = CR \ln[(\frac{R_1}{R_2} + 1) e^{tPLH/CR} - 1]$$

Note: The only assumptions are:

- (V<sub>OH</sub> V<sub>OL</sub>) of the Q output = (V<sub>OH</sub> V<sub>OL</sub>) of the Q
  output.
- 2. Offset voltage and offset current errors are negligible.

3. 
$$e^{t_{PLH}/CR} \times e^{-t_{PHL}/CR} = 1$$

The only factor affecting pulse width variation is, therefore,  $t_{PHL}$  and  $t_{PLH}$ . As  $t_{PHL} > t_{PLH}$  by 1-2ns, it is therefore anticipated that  $t^+$  will be marginally greater than  $t^-$ .

#### MINIMUM OPERATING FREQUENCY

For the Am686, it is specified that the minimum slew rate at the input to insure that the device will not oscillate in the transition region is  $1V/\mu s$ . This will determine the minimum operating frequency of the circuit.

The rate of change of voltage on the timing node is given by:

$$\rho = \frac{\partial v}{\partial t} = \frac{Vo}{CB} \times e^{-t/CR}$$

In the circuit.

a)  $Vo = V_{OH} - V_{B}$  (assuming positive ramp)

and b)  $t = CR \ 1n \ [(\frac{R_1}{R_2} + 1) \ e^{t_{PHL}/CR} - 1]$ 

As the slew rate is only critical in determining the lowest operating frequency, it may be assumed that  $e^{\mbox{t}_{PHL}/CR}=1$  (CR >>>>  $t_{PHL}$ ); therefore, Vo =  $V_{OH}-V_{B}\approx V_{OH}-V_{Y}$ 

$$V_{O} = (V_{OH} - V_{OL}) \frac{R_{1}}{R_{1} + R_{2}} \quad \text{and, } t = CR \text{ 1n } \frac{R_{1}}{R_{2}}$$

$$\therefore \rho = \frac{\partial v}{\partial t} = \frac{(V_{OH} - V_{OL})}{CR} \times \frac{R_{1}}{R_{1} + R_{2}} \times \frac{R_{2}}{R_{1}}$$

$$= \frac{\Delta V}{CR} \times \frac{R_{2}}{R_{1} + R_{2}}$$

where, 
$$\Delta V = (V_{OH} - V_{OL})$$

The minimum operating frequency

$$f_{MIN} = \frac{1}{2 CR \ln \frac{R_1}{R_2}}$$

substituting

$$CR = \frac{\Delta V}{\rho} \frac{R_2}{R_1 + R_2}$$
  $f_{MIN} = \frac{\rho}{2\Delta V} \times \frac{(R_1/R_2 + 1)}{\ln R_1/R_2}$ 

The expression for minimum frequency indicates that an optimum ratio of  $R_1/R_2$  exists that is independent of any particular RC time constant which may have been chosen.

The ratio may be determined by differentiating  $f_{MIN}$  with respect to  $R_1/R_2$ .

$$\frac{\partial f_{MIN}}{\partial \frac{R_1}{R_2}} = \frac{\rho}{2\Delta V} \times \frac{1n\frac{R_1}{R_2} - (\frac{R_1}{R_2} + 1)/\frac{R_1}{R_2})}{(1n\frac{R_1}{R_2})^2}$$
$$= \frac{\rho}{2\Delta V} \times \frac{1n\frac{R_1}{R_2} - 1 - \frac{R_2}{R_1}}{(1n\frac{R_1}{R_2})^2}$$

Setting 
$$\frac{\partial F}{\partial R_1} = 0$$

$$1n\,\frac{R_1}{R_2}-1-\frac{R_2}{R_1}\,=\,0$$

$$\frac{R_1}{R_2} = \frac{1}{\ln \frac{R_1}{R_2} - 1}$$

$$\therefore \frac{R_1}{R_2} = 3.59112$$

Therefore, the lowest frequency the oscillator will perform consistent with the  $1V/\mu s$  constraint is:

$$f_{MIN} = \frac{1 \times 4.6}{2 \times 3.5 \text{ ln } 3.6} = .513\text{MHz}$$

#### D.C. OFFSET ERRORS

The presence of DC errors resulting from the bias and offset currents and offset voltage of the Am686 will cause the  $V_Y$  and  $V_X$  thresholds to be both shifted either positive or negative by an equal amount  $\delta V$  where  $\delta V$  is the sum of all such errors. The magnitude of these effects may be calculated as follows:

When the capacitor is discharging -




Figure 5.

$$V_{(t)} = V_0 e^{-t/CR}$$

$$\frac{dv}{dt} = -\frac{1}{CR} Voe^{-t/CR} = -\frac{1}{CR} V(t)$$

$$\delta t_1 = -\frac{\delta V}{V(t_1)} CR$$

$$\delta t_2 = \frac{-\delta VCR}{V_{(t_2)}}$$

∆t<sup>-</sup> Negative Pulse Width Change =

$$\delta t_2 - \delta t_1 = \delta VCR \frac{V(t_2) - V(t_1)}{V(t_1) V(t_2)}$$

As 
$$V_X = V_{t_1}, V_Y = V_{t_2}$$

$$\Delta t^{-} = \frac{\delta VCR (V_{Y} - V_{X})}{V_{X} V_{Y}}$$

Similarly for the positive pulse




Figure 6.

$$V_{(t)} = Vo (1 - e^{-t/CR})$$

Whence, 
$$dv/dt = \frac{1}{CR} (Vo - V_{\{t\}})$$

$$\therefore \delta t_1 = \frac{\delta VCR}{Vo - V_{t_1}}$$

$$\delta t_2 = \frac{\delta VCR}{Vo - V_{t_2}}$$

Positive Pulse Width Change  $\Delta t^+ = \delta t_2 - \delta t_1$ 

$$= \delta VCR \frac{1}{Vo - V(t_2)} - \frac{1}{Vo - V(t_1)}$$

In the circuit  $V_{t_2} = V_X, V_{t_1} = V_Y, V_0 - V_X = V_Y$ 

$$\Delta t^{+} = \delta VCR \left( \frac{1}{V_{Y}} - \frac{1}{V_{X}} \right) = \delta VCR \frac{V_{X} - V_{Y}}{V_{X}V_{Y}} = -\Delta t^{-}$$

.. Offset errors do not affect the frequency of oscillation, only the symmetry of the waveshape.

#### SYMMETRY ERROR

Symmetry S = 
$$\frac{\Delta t^+ - \Delta t^-}{2T}$$
 x 100% where T = CR 1n  $\frac{V_Y}{V_X}$   
S =  $\frac{2\Delta t^+}{2T}$  x 100%  
=  $\frac{\delta VCR (V_X - V_Y)}{V_X V_Y}$  x  $\frac{1}{CR \ln V_Y / V_X}$ 

Symmetry is worse for maximum value of  $V_X-V_Y$ . Maximum value of  $V_X-V_Y$  occurs when  $R_1$  and  $R_2$  are arranged for minimum operating frequency, i.e.,  $R_1/R_2=3.6$ 

Substituing  $\delta V = 5 \text{mV}$ 

$$V_X/V_Y = 3.6$$
  
 $V_XV_Y = \frac{1}{4.6} V_{OH} \times \frac{3.6}{4.6} V_{OH}$ 

 $V_{OH} = 3.5V$  and neglecting  $V_{OL}$ 

Symmetry is < 0.38%

Note: 1. For any given ratio of  $R_1:R_2$  (i.e.,  $V_X$  and  $V_Y$ ), offset voltage Symmetry error is independent of frequency.

2. Symmetry improves to .33% @  $R_1:R_2 = 2.5$ 

#### **EXTENDING LOW FREQUENCY PERFORMANCE**

If it is necessary to extend the lower limit of the oscillation frequency, a small amount of positive feedback may be introduced by connecting a 2-4pF capacitor between the Q output and the non-inverting input. This will decrease the minimum input slew rate required and enable oscillation frequencies of 1kHz to be achieved without spurious oscillations occuring on the rising or falling edges of the waveform. At frequencies below 1MHz, it is not necessary to take into account any potential frequency shift this additional feedback introduces. (Above 1MHz, it is not necessary to use this additional feedback.)

#### PERFORMANCE CHARACTERISTICS:




Figure 7. Percentage Change in Frequency Versus Case Temperature.




Figure 8. Change in Symmetry Versus Case Temperature.




Figure 9. Output Waveform at 1.0MHz.




Figure 10. Output Waveform at 10 MHz.




Figure 11. Output Waveform at 24 MHz and Expanded Falling Edge Exhibiting <50 ps Jitter.




Figure 12. Change in Pulse Width and Jitter from  $25^{\circ}$ C to  $125^{\circ}$ C, f = 10MHz.




Figure 13. Expanded Fall Time Showing Change in Pulse Width from 25°C to 125°C,  $f = 1.0 \, \text{MHz}$ , (Jitter  $\sim 300 \, \text{ps}$ ).




Figure 14. Circuit and Component Values used in Obtaining Performance Characteristics.

#### LOW LEVEL PULSE DETECTOR




Figure 15.

#### **CIRCUIT OPERATION**

The input resistance is essentially determined by  $R_4$  which was chosen to be  $1k\Omega$  on the basis that most sources would not be unduly loaded at this value and consequentially higher values would make the circuit excessively prone to oscillation. To minimize bias current errors, the inverting input is connected to the 10mV reference source ( $R_1$  and  $R_2$ ) through an equal-valued resistor ( $R_3$ ).

Positive feedback is provided by  $C_f$  which provides a 50-60mV, 3-4ns pulse, significantly improving the switching time and narrowing the uncertainty region for pulses just in excess of the 10mV threshold.

Capacitor C<sub>1</sub> provides A-C coupling and thus isolates the circuit from slowly varying signals which may be superimposed on the signal to be detected. Such is the case for a detector sensing the output from a fibreoptic cable receiver. The A-C coupling imposes additional constraints; namely, the repetition rate and duty cycle of the input signal.

The signal which is seen by the non-inverting terminal and then compared to the reference is not simply the peak value of the input pulse but the peak value less the average D.C. value of the input signal.

Assuming a 20mV input pulse, 20ns wide and repeated every 20ns, the signal seen across R<sub>4</sub> will be as follows:




Figure 16.

By the ninth pulse, the peak signal will be 15.2mV dropping to 14.6mV by the end of the pulse; thus, after a pulse train of  $\sim$ 10 pulses, the detector will not detect the incoming signal.

Additionally, consider the case of a 20ns pulse repeated every 60 nanoseconds.




Figure 17.

The peak signal at the input will now be only 15mV; therefore, the maximum repetition rate consistent with providing a 5.0mV overdrive is 1/80ns or 12.5MHz.

Therefore, the circuit will only successfully detect 20mV, 20ns signals if: a) the pulse train is  $\leq$  10 pulses or b) the repetition rate  $\leq$  12MHz.

To compensate for these problems, a DC feedback signal is generated by  $\mathsf{R}_\mathsf{A}$ ,  $\mathsf{R}_\mathsf{B}$  and  $\mathsf{C}_\mathsf{C}$ , which adjusts the reference level accordingly.

RA and C<sub>C</sub> form a low-pass filter that gives a maximum DC level of 1.7 volts at a 1:1 duty cycle. At this duty cycle, it is required to reduce the reference level by 5mV to maintain adequate overdrive. R<sub>B</sub> and R<sub>4</sub> form an attenuator and the DC voltage level returned to the non-inverting input = 1.7V x R<sub>4</sub>/(R<sub>4</sub> + R<sub>B</sub>) = 4.3mV. Using this network permits the circuit to work up to 25MHz, or better than a 1:1 duty cycle and removes the limitation imposed by the input A-C coupling.

**Note:** The response time of the feedback path must be the same as the input network; i.e.,  $R_AC_C = R_4C_1$  in order for the feedback to follow rapid changes in repetition rate or duty cycle.

#### PRECISION MONOSTABLE

Commercially available one-shots encounter problems in the generation of narrow (< 100ns) pulses. Namely, there is a significant delay between the input pulse and the output pulse of the order of 20ns and the resultant output pulse width is highly temperature dependent due to the variation in internal delays with temperature. Second, the input pulse must be of the logic level for the type of logic employed in the design — TTL, DTL, RTL, etc. Thus, the circuits are incapable of responding to low-level input signals in the millivolt range.

The Am685 series of sampling comparators can be employed in the design of a custom one-shot to overcome both of these problems.

Figure 18 shows the design of a monostable employing the Am686 to generate precision output pulses in the 20-100ns range and the values shown are for a 50ns pulse width.




Figure 18.

The timing diagram illustrates the circuit operation.




Figure 19.

The circuit triggers on the negative-going edge of the input pulse and the Q output switches high. The output signal is attenuated by  $R_{\mbox{\sc A}}$  and  $R_{\mbox{\sc B}}$  to keep the coupled pulse inside the common mode limits of the device. The output remains high until the voltage on the non-inverting input reaches the threshold set by  $R_{\mbox{\sc A}}$  and  $R_{\mbox{\sc B}}$ . In order that the pulse width be independent of the input pulse amplitude, it is important to make the input time constant small compared to the desired output pulse width.

A unique feature of the circuit is the use of the differential outputs of the device to set the threshold,  $V_{th}$  thus providing temperature compensation and a reduction in pulse width variation from device to device.

Diode  $D_1$  shortens the recovery time of the timing capacitor and permits retriggering 30ns after the end of the pulse with less than a 5% change in pulse width.

Complete isolation of the input signal and the timing network may be achieved by employing the latch function as shown below:




Figure 20.

When the input signal exceed VREF, the output will switch and latch the comparator in the high state. When timing capacitor charges to the latch threshold, the latch will become disabled and the output will switch back to zero, providing the input is now below VREF.

The advantages of this approach are:

- 1. No interaction between input signal and timing capacitor.
- The input threshold set by VREF is independent of the timing threshold.

Thus, the input threshold can be varied from millivolts to volts. A practical circuit is shown:




Figure 21.

The circuit is applicable for situations where accuracy of trigger threshold is important, a large variation in input signal level is expected or the input signal level is low. Timing accuracy (pulse width) is independent of the amplitude of the input pulse, but the output pulse width varies with temperature in accordance with the temperature dependence of the latch threshold (~ 3.0mV/°C for Am686).

#### APPLICATIONS REQUIRING INPUT HYSTERESIS

Comparators are frequently employed in systems where it is required that the transfer function contain a defined amount of hysteresis. Conventional comparators employing positive feedback can be used to generate hysteresis as shown below:




Figure 22.

Drawbacks of this technique include:

- Response time of hysteresis loop ≥ comparator propagation delay
- 2. Hysteresis varies with VOH and VOL changes
- Hysteresis is not centered about zero unless an additional reference is used.

By utilizing the latch function on the Am685, Am686 and Am687, hysteresis can be inserted in a manner to overcome these drawbacks; namely:

- 1. Response time of hysteresis loop << propagation delay
- 2. Hysteresis not affected by VOH and VOI changes
- 3. Hysteresis is symmetrical about zero.
- Full input differential capability maintained over complete common mode range.

The hysteresis is obtained by applying a slight bias to the latch inputs. The technique is illustrated in the test circuit shown for the Am687.




Figure 23.

The hysteresis is essentially symmetrical about zero and between  $\pm 5$  and  $\pm 50$ mV of hysteresis can be generated before the relationship between the latch voltage and the thresholds become too sensitive.

The hysteresis is independent of changes in the positive supply voltage and the input common mode range and varies only with changes in temperature and negative supply voltage.




Figure 24. Input Hysteresis Versus Latch Voltage, TA = 25°C.




Figure 25. Change in Hysteresis Versus Change in Negative Supply Voltage.





Figure 26. Change in Hysteresis Versus Case Temperature.

#### COMPARATOR PERFORMANCE SPECIFICATIONS

Am687



Characte	ATURE RANGES (Unle	ss Otherwise Specified)	Am68 Am68		Am68		
mbol	Parameter	Conditions (Note 3)	Min.	Max.	Min.	Max.	Units
	Input Offset Voltage	R <sub>S</sub> ≤ 100 Ω, T <sub>A</sub> = 25°C.	-3.0	+3.0	-2.0	+2.0	mV
os .	Input Onset Voltage	R <sub>S</sub> ≤ 100 Ω	-3.5	+3.5	-3.0	+3.0	mV
∆v <sub>os</sub> /∆T	Average Temperature Coefficient of Input Offset Voltage	R <sub>S</sub> ≤ 100 Ω	-10	+10	-10	+10	μV/°C
los	Input Offset Current	25°C ≤ T <sub>A</sub> ≤ T <sub>A(max.)</sub>	-1.0	+1.0	-1.0	+1.0	μА
	Input Offset Current	TA = TA(min.)	-1.3	+1,3	-1.6	+1.6	μА
	Input Bias Current	25°C < TA < TA(max.)		10		10	μA
8	Input Bias Current	TA = TA(min.)	1	13		16	μA
V <sub>CM</sub>	Input Voltage Range		-3.3	+2.7	-3.3	+2.7	V
CMRR	Common Mode Rejection Ratio	R <sub>S</sub> ≤ 100 Ω, −3.3 ≤ V <sub>CM</sub> ≤ +2.7 V	80		80		dB
SVRR	Supply Voltage Rejection Ratio	R <sub>S</sub> ≤ 100 Ω, ΔV <sub>S</sub> = ±5%	70		70		ďB
		TA = 25°C	-0.960	-0.810	-0.960	-0.810	v
V <sub>OH</sub>	Output HIGH Voltage	TA = TA(min.)	-1,060	-0.890	-1.100	-0.920	v
		TA = TA(max.)	-0.890	-0.700	-0.850	-0.620	v
		T <sub>A</sub> = 25°C	~1.850	-1.650	-1.850	-1.650	V
v <sub>ol</sub>	Output LOW Voltage	TA = TA(min.)	-1.890	-1.675	-1.910	-1.690	v
		TA = TA(max.)	-1.825	-1.625	-1.810	-1.575	V
+	Positive Supply Current			35		32	mA
~	Negative Supply Current			48		.44	mA
Poiss	Power Dissipation			485		450	mW

 tpd+-1pd Propagation Delay, Am687 A
 TA(min.) ≤ TA ≤ 25° C
 8.0
 8.0
 ns

 1pd+-1pd Propagation Delay, Am687 A
 TA(max.)
 10
 12.5
 ns

 1pd+-1pd Propagation Delay, Am687 Am687 Amin.) ≤ TA ≤ 25° C
 10
 10
 ns

 1g
 Minimum Latch Set-up Time
 TA = 74(max.)
 14
 20
 ns


(dies: 2. Derate at 9mW/°C for operation at ambient temperatures above \*115°C.

3. Unless otherwise (specified V\* = 50°V, V\* = -5.2V, V\* = -2.0V, and R<sub>L</sub> = 501); all switching characteristics are for a 100mV input step will 5mV overdrive. The specifications given for V<sub>2</sub>-[o.]<sub>1</sub> ig, IRMP, SVRR, f<sub>.0d</sub> and f<sub>.0d</sub>, apply over the full V<sub>CM</sub> range and for 55% supply obtained. The Am683 and Am683A are designed to meet the specifications given in the table after thermal equilibrium has been established with a transverse air flow of 500 LFMP or greater.

#### COMPARATOR PERFORMANCE SPECIFICATIONS (Cont.)


#### Am685

#### **FUNCTIONAL DIAGRAM**



The outputs are open emitters, therefore external pull-down resistors are required. These resistors may be in the range of  $50-200\Omega$  connected to -2.0 V, or  $200-2000\Omega$  connected to -5.2 V.

#### CONNECTION DIAGRAMS



**ELECTRICAL CHARACTERISTICS OVER THE OPERATING** TEMPERATURE RANGES (Unless Otherwise Specified)

ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE RANGES (Unless Otherwise Specified)

C Characte	eristics		Ame	885-L	Am685-M			
ymbol	Parameter (see definitions)	Conditions (Note 3)	Min.	Max.	Min.	Max.	Units	
		R <sub>S</sub> < 100 Ω, T <sub>A</sub> = 25°C	-2.0	+2.0	-2.0	+2.0	mV	
vos	Input Offset Voltage	R <sub>S</sub> ≤ 100 Ω	-2.5	+2.5	-3.0	+3.0	m∨	
ΔVOS/ΔΤ	Average Temperature Coefficient of Input Offset Voltage	R <sub>S</sub> < 100 Ω	-10	+10	-10	+10	μV/°C	
		TA = 25°C	-1.0	+1.0	-1.0	+1.0	μΑ	
os	Input Offset Current		-1.3	+1.3	-1.6	+1.6	μА	
I <sub>B</sub>		TA = 25°C		10		10	μА	
	Input Bias Current			13		16	μA	
RIN	Input Resistance	TA - 25°C	6.0		6.0		kΩ	
CIN	Input Capacitance	TA = 25°C		3.0		3.0	pF	
V <sub>CM</sub>	Input Voltage Range		-3.3	+3.3	-3.3	+3.3	v	
CMRR	Common Mode Rejection Ratio	R <sub>S</sub> < 100 Ω, -3.3 < V <sub>CM</sub> < +3.3 V	80		80		dB	
SVRR	Supply Voltage Rejection Ratio	Rs < 100 Ω, ΔVs = 15%	70		70		dB	
		TA = 25°C	-0.960	-0.810	-0.960	-0.810	V	
V <sub>OH</sub>	Output HIGH Voltage	TA = TA(min.)	-1.060	-0.890	-1.100	-0.920	l v	
		TA = TA(max.)	-0.890	-0.700	-0.850	-0.620	v	
		TA = 25°C	-1,850	-1.650	-1.850	-1.650	V	
VOL	Output LOW Voltage	TA = TA(min.)	~1.890	-1.675	-1.910	-1.690	/ v	
		TA = TA(max.)	-1.825	-1.625	-1.810	-1.575	v	
1+	Positive Supply Current			22		22	mA	
1"	Negative Supply Current			26		26	mA	
PDISS	Power Dissipation			300		300	mW	

Switching Characteristics (Vin = 100 mV, Vod = 5 mV)


	Input to Output HIGH	TA(min.) < TA < 25°C	4.5	6.5	4.5	6.5	ns
t <sub>pd+</sub>	Input to Output HIGH	TA = TA(max.)	5.0	9.5	5.5	12	ns
t <sub>pd</sub> -		TA(min.) < TA < 25°C	4.5	6.5	4.5	6.5	ns
	Input to Output LOW	TA = TA(max.)	5.0	9.5	5.5	12	ns
t <sub>pd+</sub> (E)	Latch Enable to Output HIGH	TA(min.) < TA < 25°C	4.5	6.5	4.5	6.5	ns
	(Note 4)	TA = TA(max.)	5.0	9.5	5.5	12	ns
	Latch Enable to Output LOW (Note 4)	TA(min.) < TA < 25°C	4.5	6.5	4.5	6.5	ns
t <sub>pd</sub> _(E)		TA = TA(max.)	5.0	9.5	5.5	12 '	ns
	Minimum Set-up Time (Note 4)	TA(min.) < TA < 25°C		3.0		3.0	ns
t <sub>s</sub>		TA TA(max.)		4.0		6.0	ns
th	Minimum Hold Time (Note 4)	$T_{A(min)} \leq T_{A} \leq T_{A(max.)}$		1.0		1.0	ns
	Minimum Latch Enable Pulse Width	TA(min.) < TA < 25°C		3.0		3.0	ns
t <sub>pw</sub> (E)	(Note 4)	TA = TA(max.)	1 1	4.0	1	5.0	ns

NOTES: 2: For the metal can package, deries at 6.8 mW/C for operation at ambient temperatures above +100°C; for the dual-in-line package, deries at 5 mW/C for operation at ambient temperatures above +100°C.


Some of the package of

#### Am686

#### **FUNCTIONAL DIAGRAM**



#### CONNECTION DIAGRAMS



#### **ELECTRICAL CHARACTERISTICS OVER THE OPERATING** TEMPERATURE RANGES (Unless Otherwise Specified)

ymbol	Parameter	Conditions (Note 3)	Am686-C	Am686-M	Units
vos	Input Offset Voltage	R <sub>S</sub> < 100Ω, T <sub>A</sub> = 25°C R <sub>S</sub> < 100Ω	3.0 3.5	2.0 3.0	mV MAX, mV MAX.
ΔV <sub>OS</sub> /ΔΤ	Average Temperature Coefficient of Input Offset Voltage	R <sub>S</sub> < 100 Ω	10	10	μV/°C MAX
Ios	Input Offset Current	25°C < T <sub>A</sub> < T <sub>A</sub> (max.) T <sub>A</sub> = T <sub>A</sub> (min.)	1.0 1.3	1.0 1.6	μΑ ΜΑΧ. μΑ ΜΑΧ.
1 <sub>B</sub>	25°C < T <sub>A</sub> < T <sub>A</sub> (max.)  Input Bias Current  TA = T <sub>A</sub> (min.)		10 13	10 16	μΑ ΜΑΧ. μΑ ΜΑΧ.
V <sub>CM</sub>	Input Voltage Range		+2.7, -3.3	+2.7, -3.3	V MIN.
CMRR	Common Mode Rejection Ratio	R <sub>S</sub> < 100Ω, -3.3V < V <sub>CM</sub> < +2.7V	80	80	dB MIN.
SVRR	Supply Voltage Rejection Ratio	R <sub>S</sub> < 100Ω	70	70	dB MIN.
VOH	Output HIGH voltage	IL = -1.0mA, Vg = Vg (min.)	2.7	2.5	V MIN.
VOL	Output LOW Voltage	IL = 10mA, VS = VS (max.)	0.5	0.5	V MAX.
1+	Positive Supply Current		42	40	mA MAX.
1-	Negative Supply Current	l	34	32	mA MAX.
PDISS	Power Dissipation		415	400	mW MAX.


Switching Characteristics (V<sup>+</sup> = +5.0 V, V<sup>-</sup> = -6.0 V,  $V_{in}$  = 100 mV,  $V_{od}$  = 5.0 mV,  $C_L$  = 15 pF) (Note 4)

	Propagation Delay,	TA (min.) < TA < 25°C	12	12	ns MAX.
t <sub>pd+</sub>	Input to Output HIGH	TA = TA (max.)	15	15	ns MAX.
	Propagation Delay,	TA (min.) < TA < 25°C	12	12	ns MAX.
	Input to Output LOW	TA = TA (max.)	15	- 15	ns MAX.
Δt <sub>pd</sub>	Difference in Propagation Delay between Outputs	T <sub>A</sub> = 25°C	2.0	2,0	ns MAX.

Notes: For the metal can package, darsis of \$5.00\text{W/C}\$ for operation at ambient temperatures above \*95°C; for the dual in line package, derails at \$5.00\text{Softwork}\$ (for operation at embient temperatures above \$15°C;

4. Unless otherwise specified, V' = \(.5.00\text{V}\) V' = \(.5.00\text{V}\) and the Latch finable input is at \$V\_{OL}\$. The switching characteristics are for a 100mV input target with 5.00°V coverables.

1. The package of the p



D-4-	O	:	Dunalizata	Castian	111
Data	Conv	ersion	Products	<ul><li>Section</li></ul>	111

AmDAC-08	8-Bit High Speed Multiplying D/A Converter	. 3-1
Am1508/1408	8-Bit Multiplying D/A Converter	. 3-7
SSS1508A/1408A	8-Bit Multiplying D/A Converter	. 3-7

## AmDAC-08

#### 8-Bit High Speed Multiplying D/A Converter

#### **Distinctive Characteristics**

- Fast settling output current 85nsec
- Full scale current prematched to ±1.0 LSB
- Direct interface to TTL, CMOS, ECL, HTL, NMOS
- Nonlinearity to ±0.1% max over temperature range
- High output impedance and compliance
   -10V to +18V

- Differential current outputs
- Wide range multiplying capability
   1.0MHz bandwidth
- Low FS current drift ±10ppm/°C
- Wide power supply range ±4.5V to ±18V
- Low power consumption 33mW @ ±5V

#### GENERAL DESCRIPTION

The DAC-08 series of 8-bit monolithic multiplying Digital-to-Analog Converters provide very high speed performance coupled with low cost and outstanding applications flexibility.

Advanced circuit design achieves 85 nsec settling times with very low "glitch" and a low power consumption. Monotonic multiplying performance is attained over more than a 40 to 1 reference current range. Matching to within 1 LSB between reference and full scale currents eliminates the need for full scale trimming in most applications. Direct interface to all popular logic families with full noise immunity is provided by the high swing, adjustable threshold logic inputs.


High voltage compliance dual complementary current outputs are provided, increasing versatility and enabling differential operation to effectively double the peak-to-peak output swing. In many applications, the outputs can be directly converted to voltage without the need for an external op amp.

All DAC-08 series models guarantee full 8-bit monotonicity, and nonlinearities as tight as 0.1% over the entire operating temperature range are available. Device performance is essentially unchanged over the  $\pm 4.5 \text{V}$  to  $\pm 18 \text{V}$  power supply range, with 33mW power consumption attainable at  $\pm 5 \text{V}$  supplies.

The compact size and low power consumption make the DAC-08 attractive for portable and military/aerospace applications. All devices are processed to MIL-STD-883.

DAC-08 applications include 8-bit, 1.0µsec A/D converters, servo-motor and pen drivers, waveform generators, audio encoders and attenuators, analog meter drivers, programmable power supplies, CRT display drivers, high speed modems and other applications where low cost, high speed and complete input/output versatility are required.


#### **EQUIVALENT CIRCUIT**



#### ORDERING INFORMATION

Order Number	Temperature Range	Nonlinearity
DAC-08AQ	-55°C to +125°C	±.1%
DAC-08Q	-55°C to +125°C	±.19%
DAC-08EQ	0°C to +70°C	±.19%
DAC-08CQ	0°C to +70°C	±.39%

#### CONNECTION DIAGRAM



#### AmDAC-08

#### MAXIMUM RATINGS (T<sub>A</sub> = 25°C Unless Otherwise Noted)

Operating Temperature	
DAC-08AQ, Q	55°C to +125°C
DAC-08EQ, CQ	0°C to +70°C
Storage Temperature	-65°C to +150°C
Power Dissipation	500mW
Derate above 100°C	10mW/°C
Lead Temperature (Soldering, 60 sec)	300°C


V+ supply to V – Supply	36V
Logic Inputs V-	- to V+ plus 36V
V <sub>LC</sub>	V- to V+
Analog Current Outputs	See Fig. 12
Reference Inputs (V <sub>14</sub> , V <sub>15</sub> )	V- to V+
Reference Input Differential Voltage (V <sub>14</sub> to V <sub>1</sub>	5) ±18V
Reference Input Current (I <sub>14</sub> )	5.0mA

AmDAC-08

### **ELECTRICAL CHARACTERISTICS** ( $V_S = \pm 15 \text{ V}$ , $I_{REF} = 2.0 \text{ mA}$ )

					Ar	nDAC-0	ВА		nDAC-0		· An	nDAC-0	8C		
Parameter	Descri	ption	Test	Conditions	Min.	Тур.	Max.	Min.	Тур.	Max.	Min.	Тур.	Max.	Units	
	Resolution				8	8	8	8	8	8	8	8	8	Bits	
	Monotonicity				8	8	8	8	8	8	8	8	8	Bits	
	Nonlinearity		TA = MIN.				±0.1			±0.19			±0.39	%FS	
t <sub>s</sub>	Settling Time		To ±1/2 LSI switched ON TA = 25°C			85	135		85 85	135 150		85	150	ns	
t <sub>PLH</sub> ,	Propagation	Each Bit	T <sub>A</sub> = 25°C			35	60		35	60		35	60	ns	
tpHL .	Delay	All Bits Switched				35	60		35	60		35	60	""	
TCIFS	Full Scale Ter	npco				±10	±50.		±10	±50		±10	± <b>8</b> 0	ppm/°C	
voc	Output Voltage Compliance Full scale current change < 1/2 LSB $R_{OUT} > 20  \text{Meg}  \Omega$ typ.		-10		+18	10		+18	-10		+18	Volts			
I <sub>FS4</sub>	Full Scale Current $V_{REF} = 10.0$ $R_{14}$ , $R_{15} = 5$ $T_A = 25^{\circ}$ C			1.984	1.992	2.000	1.94	1.99	2.04	1.94	1.99	2.04	mA		
IFSS	Full Scale Syr	nmetry	IFS4 - IFS:	IFS4 IFS2		±0.5	±4.0		±1.0	±8.0		±2.0	±16	μΑ	
Izs	Zero Scale Cu	rrent				0.1	1.0		0.2	2.0		0.2	4.0	μА	
IFSR	Output Curre	v= -5.0 V V= -7.0 V to -18 V		0	2.0	2.1 4.2	0	2.0	2.1	0	2.0	2.1	mA		
V <sub>IL</sub>	Logic Input					1	0.8			0.8			0.8		
VIH	Levels	Logic "1"	V <sub>LC</sub> = 0 V		2.0			2.0			2.0			Volts	
1 <sub>1</sub> L	Logic Input	Logic "0"	V <sub>LC</sub> = 0 V	V <sub>IN</sub> = -10 V to +0.8 V		-2.0	-10		-2.0	-10		-2.0	-10	μА	
I <sub>IH</sub>	Current	Logic "1"		V <sub>IN</sub> = 2.0 V to 18 V		0.002	10		0.002	10		0.002	10		
VIS	Logic Input S		V==-15V		-10		+18	10		+18	-10	ļ	+18	Volts	
V <sub>THR</sub>	Logic Thresho		V <sub>S</sub> = ±15V		-10		+13.5	10	<u> </u>	+13.5	-10		+13.5	Volts	
I <sub>15</sub>	Reference Bia					-1.0	-3.0		1.0	3.0		-1.0	-3.0	μА	
PSSI <sub>FS+</sub>	Reference Inp	out Slew Rate	V <sup>+</sup> = 4.5 V 1	o 18 V	4.0	8.0 ±0.0003	±0.01	4.0	8.0 ±0.0003	±0.01	4.0	8.0 ±0.0003	±0.01	mA/μs	
PSSI <sub>FS</sub> _	Power Supply	Sensitivity	V= = -4.5\ IREF = 1.0			±0.002	±0.01		±0.002	±0.01		±0.002	±0.01	%/%	
1+				, I <sub>REF</sub> = 1.0mA		2.3	3.8		2.3	3.8		2.3	3.8		
1-						-4.3	-5.8		-4.3	-5.8		-4.3	-5.8	-}	
1+	Power Supply	Current	V <sub>S</sub> = +5.0 V I <sub>REF</sub> = 2.0			2.4	3.8	ļ	2.4	3.8	ļ	2.4	3.8	mA	
<u> </u>			HEF - 2.01	110		-6.4	-7.8	ļ	-6.4	-7.8	ļ	-6.4	7.8	-	
· [+			VS = ±15 V	IREF = 2.0 mA		2.5	3.8		2.5	3.8		2.5	3.8	+	
1		<u>, , , , , , , , , , , , , , , , , , , </u>	4E 01/ 1	1 0m A		-6.5 33	-7.8 48		-6.5 33	-7.8		6.5 33	7.8 48	<del>}</del>	
PD	Power Dissipa	tion	±5.0V, I <sub>REI</sub>	v, I <sub>REF</sub> = 2.0mA		108	136		108	136		108	136	mW	
	*		±15 V, IREF			135	174	<del> </del>	135	174		135	174		

#### BASIC CONNECTIONS



 $I_{FS} = \frac{+V_{REF}}{R_{REF}} \times \frac{255}{256}$ 

FOR FIXED REFERENCE, TTL OPERATION, TYPICAL VALUES ARE:

IO + IO = IFS FOR ALL LOGIC STATES 
$$\begin{split} &V_{REF}=+10.000V\\ &R_{REF}=5.000k\\ &R_{15}\approx R_{REF}\\ &C_{C}=0.01\mu F\\ &V_{LC}=0V\;(GROUND) \end{split}$$

Figure 1. Basic Positive Reference Operation.





Figure 2. Recommended Full Scale Adjustment Circuit.



$$I_{FS} \approx \frac{-V_{REF}}{R_{RFF}} \times \frac{255}{256}$$


Note 1. RREF Sets IFS; R<sub>15</sub> is for Bias Current Cancellation.

Figure 3. Basic Negative Reference Operation.




	В1	82	В3	В4	В5	В6	87	В8	I <sub>O</sub> mA	T <sub>O</sub> mA	EO	Ēο
FULL SCALE	1	1	1	1	1	1	1	1 .	1.992	000	-9.960	000
FULL SCALE -LSB	1	1	1	1	1	1	1	0	1.984	.008	-9.920	040
HALF SCALE +LSB	1	0	0	0	0	0	0	1	1.008	.984	-5.040	-4.920
HALF SCALE	1	0	0	0	0	0	.0	0	1.000	.992	5.000	-4.960
HALF SCALE -LSB	0	1	1	1	1	1	1	1	.992	1.000	-4.960	-5.000
ZERO SCALE +LSB	0	0	0	0	0	0	0	1	.008	1.984	040	-9.920
ZERO SCALE	0	0	0	0	0	0	0	0	.000	1.992	.000	-9.960

Figure 4. Basic Unipolar Negative Operation.



	В1	В2	вз	В4	В5	В6	B7	В8	Εo	ĒΟ
POS FULL SCALE	1	1	1	1	1	1	1	1	-9.920	+10.000
POS FULL SCALE -LSB	1	1	1	1	1	1	1	0	-9.840	+9.920
ZERO SCALE +LSB	1	0	0	0	0	0	0	1	-0.080	+0.160
ZERO SCALE	1	0	0	0	0	0	0	0	0.000	+0.080
ZERO SCALE -LSB	0	1	1	1	1	1	1	1	+0.080	0.000
NEG FULL SCALE +LSB	0	0	0	0	0	0	σ	1	+9.920	-9.940
NEG FULL SCALE	0	0	0	0	0	0	0	0	+10.000	- 9.920


Figure 5. Basic Bipolar Output Operation.



	B1	В2	вз	В4	85	В6	В7	B8	EO
POS FULL SCALE	1	1	1	1	1	1	1	1	+9.920
POS FULL SCALE -LSB	1	1	1	1	1	1	1	0	+9.840
(+) ZERO SCALE	1	0	0	0	0	0	0	0	+0.040
(-) ZERO SCALE	0	1	1	1	1	1	1	1	-0.040
NEG FULL SCALE +LSB	0	0	0	0	0	0	0	1	-9.940
NEG FULL SCALE	0	. 0	0	0	0	0	0	0	-9.920


Figure 6. Symmetrical Offset Binary Operation.

#### **BASIC CONNECTIONS (Cont.)**



FOR COMPLEMENTARY OUTPUT (OPERATION AS NEGATIVE LOGIC DAC), CONNECT INVERTING INPUT OF OP-AMP TO 10 (PIN 2), CONNECT IO (PIN 4) TO GROUND


Figure 7. Positive Low Impedance Output Operation.



$$I_{FS} \cong \frac{255}{256} I_{REF}$$

FOR COMPLEMENTARY (OPERATION AS A NEGATIVE LOGIC DAC), CONNECT NON-INVERTING INPUT OF OP-AMP TO IO (PIN 2); CONNECT IO (PIN 4) TO GROUND.

Figure 8. Negative Low Impedance Output Operation.



SET VOLTAGE AT NODE "A" EQUAL TO DESIRED LOGIC THRESHOLD.

Figure 9. Interfacing With Various Logic Families.






Figure 10. Pulsed Reference Operation.




a) IREF > Peak Negative Swing of IIN.



R<sub>REF</sub> ≈ R<sub>15</sub>

b) +VREF Must Be Above Peak Positive Swing of VIN.

Figure 11. Accomodating Bipolar References.



FOR TURN-OFF,  $V_L = 0.7 V$ 

Figure 12. Settling Time Measurement.

## APPLICATIONS INFORMATION REFERENCE AMPLIFIER SET-UP

The DAC-08 is a multiplying D/A converter in which the output current is the product of a digital number and the input reference current. The reference current may be fixed or may vary from nearly zero to +4.0mA. The full scale output current is a linear function of the reference current and is given by:

$$I_{FS} = \frac{255}{256} \times I_{REF}$$
 where  $I_{REF} = I_{14}$ .

In positive reference applications (Fig. 1), an external positive reference voltage forces current through  $R_{14}$  into the  $V_{\rm REF(+)}$  terminal (pin 14) of the reference amplifier. Alternatively, a negative reference may be applied to  $V_{\rm REF(-)}$  at pin 15 (Fig. 3); reference current flows from ground through  $R_{14}$  into  $V_{\rm REF(+)}$  as in the positive reference case. This negative reference connection has the advantage of a very high impedance presented at pin 15. The voltage at pin 14 is equal to and tracks the voltage at pin 15 due to the high gain of the internal reference amplifier.  $R_{15}$  (nominally equal to  $R_{14}$ ) is used to cancel bias current errors;  $R_{15}$  may be eliminated with only a minor increase in error.

Bipolar references may be accommodated by offsetting  $V_{REF}$  or pin 15 as shown in Fig. 11. The negative common mode range of the reference amplifier is given by:  $V_{CM} = V - \text{plus}$  ( $I_{REF} \times 1.0 \text{k}\Omega$ ) plus 2.5V. The positive common mode range is V+ less 1.5V.

When a DC reference is used, a reference bypass capacitor is recommended. A 5.0V TTL logic supply is not recommended as a reference. If a regulated power supply is used as a reference,  $R_{14}$  should be split into two resistors with the junction bypassed to ground with a  $0.1\mu F$  capacitor.

For most applications, a +10.0V reference is recommended for optimum full scale temperature coefficient performance. This will minimize the contributions of reference amplifier  $V_{OS}$  and  $T_{CV_{OS}}$ . For most applications the tight relationship between  $I_{REF}$  and  $I_{FS}$  will eliminate the need for trimming  $I_{REF}$ . If required, full scale trimming may be accomplished by adjusting the value of  $R_{14}$ , or by using a potentiometer for  $R_{14}$ . An improved method of full scale trimming which eliminates potentiometer T.C. effects is shown in Fig. 2.

Using lower values of reference current reduces negative power supply current and increases reference amplifier negative common mode range. The recommended range for operation with a DC reference current is +0.2mA to +4.0mA.

The reference amplifier must be compensated by using a capacitor from pin 16 to V—. For fixed reference operation, a  $0.01\mu F$  capacitor is recommended. For variable reference applications, see section entitled "Reference Amplifier Compensation for Multiplying Applications."

#### MULTIPLYING OPERATION

The DAC-08 provides excellent multiplying performance with an extremely linear relationship between  $I_{\text{FS}}$  and  $I_{\text{REF}}$  over a range of 4.0mA to 4.0mA. Monotonic operation is maintained over a typical range of  $I_{\text{REF}}$  from 100mA to 4.0mA; consult factory for devices selected for monotonic operation over wider  $I_{\text{REF}}$  ranges.

## REFERENCE AMPLIFIER COMPENSATION FOR MULTIPLYING APPLICATIONS

AC reference applications will require the reference amplifier to be compensated using a capacitor from pin 16 to V—. The value of this capacitor depends on the impedance presented to pin 14: for  $R_{14}$  values of 1.0, 2.5 and 5.0k $\Omega$ , minimum values of  $C_{\text{C}}$  are 15, 37, and 75pF. Larger values of  $R_{14}$  require proportionately increased values of  $C_{\text{C}}$  for proper phase margin.

For fastest response to a pulse, low values of  $R_{14}$  enabling small  $C_C$  values should be used. If pin 14 is driven by a high impedance such as a transistor current source, none of the above values will suffice and the amplifier must be heavily compensated which will decrease overall bandwidth and slew rate. For  $R_{14} = 1.0 \mathrm{k}\Omega$  and  $C_C = 15 \mathrm{pF}$ , the reference amplifier slews at  $4.0 \mathrm{mA}/\mu s$  enabling a transition from  $I_{REF} = 0$  to  $I_{REF} = 2.0 \mathrm{mA}$  in 500ns.

Operation with pulse inputs to the reference amplifier may be accommodated by an alternate compensation scheme shown in Fig. 10. This technique provides lowest full scale transition times. An internal clamp allows quick recovery of the reference amplifier from a cutoff (IREF = 0) condition, Full scale transition (0 to 2.0mA) occurs in 120ns when the equivalent impedance at pin 14 is 200 $\Omega$  and  $C_{\rm C}$  = 0. This yields a reference slew rate of 16mA/ $\mu$ s which is relatively independent of R IN and V IN values.

#### LOGIC INPUTS

The DAC-08 design incorporates a unique logic input circuit which enables direct interface to all popular logic families and provides maximum noise immunity. This feature is made possible by the large input swing capability,  $2.0\mu A$  logic input current and completely adjustable logic threshold voltage. For V = -15V, the logic inputs may swing between -10V and +18V. This enables direct interface with +15V CMOS logic, even when the DAC-08 is powered from a +5V supply. Minimum input logic swing and minimum logic threshold voltage are given by: V- plus (I\_REF X 1.0k $\Omega)$  plus 2.5V. The logic threshold may be adjusted over a wide range by placing an appropriate voltage at the logic threshold control pin (pin 1, V<sub>LC</sub>). For TTL and DTL interface, simply ground pin 1. When interfacing ECL, an IREF = 1.0mA is recommended. For interfacing other logic families, see Fig. 9. For general set-up of the logic control circuit, it should be noted that pin 1 will source 100µA typical; external circuitry should be designed to accommodate this current.

Fastest settling times are obtained when pin 1 sees a low impedance. If pin 1 is connected to a  $1.0k\Omega$  divider, for example, it should be bypassed to ground by a  $0.01\mu F$  capacitor.

#### ANALOG OUTPUT CURRENTS

Both true and complemented output sink currents are provided, when  $I_O + \overline{I}_O = I_{FS}.$  Current appears at the "true" output when a "1" is applied to each logic input. As the binary count increases, the sink current at pin 4 increases proportionally, in the fashion of a "positive logic" D/A converter. When a "0" is applied to any input bit, that current is turned off at pin 4 and turned on at pin 2. A decreasing logic count increases  $\overline{I}_O$  as in a negative or inverted logic D/A converter. Both outputs may be used simultaneously. If one of the outputs is not required it must still be connected to ground or to a point capable of sourcing  $I_{FS}$ ; do not leave an unused output pin open.

Both outputs have an extremely wide voltage compliance enabling fast direct current-to-voltage conversion through a resistor tied to ground or other voltage source. Positive compliance is 36V above V— and is independent of the positive supply. Negative compliance is given by V— plus (I\_REF \* 1.0k  $\Omega$ ) plus 2.5V.

The dual outputs enable double the usual peak-to-peak load swing when driving loads in quasi-differential fashion. This feature is especially useful in cable driving, CRT deflection and in other balanced applications such as driving center-tapped coils and transformers.

#### AmDAC-08

#### **POWER SUPPLIES**

The DAC-08 operates over a wide range of power supply voltages from a total supply of 9V to 36V. When operating at supplies of  $\pm 5 \text{V}$  or less,  $I_{\text{REF}} \leqslant 1 \text{mA}$  is recommended. Low reference current operation decreases power consumption and increases negative compliance, reference amplifier negative common mode range, negative logic input range, and negative logic threshold range. For example, operation at -4.5 V with  $I_{\text{REF}} = 2 \text{mA}$  is not recommended because negative output compliance would be reduced to near zero. Operation from lower supplies is possible, however at least 8V total must be applied to insure turn-on of the internal bias network.

Symmetrical supplies are not required, as the DAC-08 is quite insensitive to variations in supply voltage. Battery operation is feasible as no ground connection is required: however, an artificial ground may be useful to insure logic swings, etc. remain between acceptable limits.

Power consumption may be calculated as follows:

 $P_d = (I+) (V+) + (I+) (V-) + (2 I_{REF}) (V-)$ . A useful feature of the DAC-08 design is that supply current is constant and independent of input logic states; this is useful in cryptographic applications and further serves to reduce the size of the power supply bypass capacitors.

#### TEMPERATURE PERFORMANCE

The nonlinearity and monotonicity specifications of the DAC-08 are guaranteed to apply over the entire rated operating temperature range. Full scale output current drift is tight, typically ±10ppm/°C, with zero scale output current and drift essentially negligible compared to 1/2 LSB.

Full scale output drift performance will be best with +10.0V references as  $V_{OS}$  and  $TCV_{OS}$  of the reference amplifier will be very small compared to 10.0V. The temperature coefficient of the reference resistor  $R_{14}$  should match and track that of the output resistor for minimum overall full scale drift. Settling times of the DAC-08 decrease approximately 10% at  $-55^{\circ}$ C; at +125 $^{\circ}$ C an increase of about 15% is typical.

#### **SETTLING TIME**

The DAC-08 is capable of extremely fast settling times, typically 85nsec at  $I_{\rm REF}$  = 2.0mA. Judicious circuit design and careful board layout must be employed to obtain full performance potential during testing and application. The logic switch design enables propagation delays of only 35nsec for each of the 8 bits. Settling time to within 1/2 LSB of the LSB is therefore 35nsec, with each progressively larger bit taking successively longer. The MSB settles in 85nsec, thus determining the overall settling time of 85nsec. Settling to 6-bit accuracy requires about 65 to 70nsec. The output capacitance of the DAC-08 including the package is approximately 15pF, therefore the output RC time constant dominates settling time if  $R_{\rm L} > 500\Omega$ .

Settling time and propagation delay are relatively insensitive to logic input amplitude and rise and fall times, due to the high gain of the logic switches. Settling time also remains essentially constant for  $I_{\rm REF}$  values down to 1.0mA, with gradual increases for lower  $I_{\rm REF}$  values. The principal advantage of higher  $I_{\rm REF}$  values lies in the ability to attain a given output level with lower load resistors, thus reducing the output RC time constant.

Measurement of settling time requires the ability to accurately resolve  $\pm 4\mu A$ , therefore a  $1k\Omega$  load is needed to provide adequate drive for most oscilloscopes. The settling time fixture of Fig. 12 uses a cascode design to permit driving a  $1k\Omega$  load with less than 5pF of parasitic capacitance at the measurement node. At I\_REF values of less than 1mA, excessive RC damping of the output is difficult to prevent while maintaining adequate sensitivity. However, the major carry from 01111111 to 10000000 provides an accurate indicator of settling time. This code change does not require the normal 6.2 time constants to settle to within  $\pm 0.2\%$  of the final value, and thus settling times may be observed at lower values of  $I_{\rm REF}$ .

DAC-08 switching transients of "glitches" are very low and may be further reduced by small capacitive loads at the output at a minor sacrifice in settling time.

Fastest operation can be obtained by using short leads, minimizing output capacitance and load resistor values, and by adequate bypassing at the supply, reference and  $V_{LC}$  terminals. Supplies do not require large electrolytic bypass capacitors as the supply current drain is independent of input logic states;  $0.1\mu F$  capacitors at the supply pins provide full transient protection.

# Am1508/1408 SSS1508A/1408A

8-Bit Multiplying D/A Converter

#### Distinctive Characteristics

- Improved direct replacement for MC1508/1408
- ±0.19% nonlinearity guaranteed over temperature range
- Improved settling time (SSS1508A/1408A) 250ns, typ.
- Improved power consumption (SSS1508A/1408A) 157mW, typ.
- Compatible with TTL, CMOS logic
- Standard supply voltage: +5.0V and -5.0V to -15V
- Output voltage swing: +0.5V to −5.0V
- High speed multiplying input: 4.0mA/μs


#### **FUNCTIONAL DESCRIPTION**

The SSS1508A/1408A, Am1508/1408 are 8-bit monolithic multiplying Digital-to-Analog Converters consisting of a reference current amplifier, an R-2R ladder, and eight high speed current switches. For many applications, only a reference resistor and reference voltage need be added. Improvements in design and processing techniques provide faster settling times combined with lower power consumption while retaining direct interchangeability with MC1508/1408 devices.

The R-2R ladder divides the reference current into eight binarily-related components which are fed to the switches. A remainder current equal to the least significant bit is always shunted to ground, therefore the maximum output current is 255/256 of the reference amplifier input current. For example, a full scale output current of 1.992mA would result from a reference input current of 2.0mA.

The SSS1508A/1408A, Am1508/1408 is useful in a wide variety of applications, including waveform synthesizers, digitally programmable gain and attenuation blocks, CRT character generation, audio digitizing and decoding, stepping motor drives, programmable power supplies and in building Tracking and Successive Approximation Analog-to-Digital Converters.

#### **BLOCK DIAGRAM**



ORDERING INFORMATION						
Part	Package Temperature		Order			
Number	Type Range		Number			
Am1408	Hermetic DIP	0°C to +70°C	AM1408L8			
	Hermetic DIP	0°C to +70°C	AM1408L7			
	Hermetic DIP	0°C to +70°C	AM1408L6			
	Hermetic DIP	0°C to +70°C	SSS1408A-80			
	Hermetic DIP	0°C to +70°C	SSS1408A-70			
	Hermetic DIP	0°C to +70°C	SSS1408A-60			
	Dice	0°C to +70°C	LD1408			
Am1508	Hermetic DIP	-55°C to +125°C	AM1508L8			
	Hermetic DIP	-55°C to +125°C	SSS1508A-8Q			
	Dice	-55°C to +125°C	LD1508			

# RANGE COMPENSATION CONTROL GND 2 15 VREF (-) VEE 3 14 VREF (+) IO 4 13 VCC MSB A1 5 12 A8 LSB A2 6 11 A7 A3 7 10 A6 A4 8 9 A5 Note: Pin 1 is marked for orientation.

CONNECTION DIAGRAM
Top View

#### Am1508/1408/SSS1508A/1408A

#### MAXIMUM RATINGS (Above which the useful life may be impaired)

 $(T_A = +25^{\circ}C \text{ unless otherwise noted})$ 

Power Supply Voltage	
Vcc	+5.5Vdc
VEE	-16.5Vdc
Digital Input Voltage, V5-V12	+5.5, 0Vdc
Applied Output Voltage, VO	-0.5, -5.2Vdc
Reference Current, 1 <sub>14</sub>	5.0mA
Reference Amplifier Inputs, V <sub>14</sub> , V <sub>15</sub>	VCC, VEE Vdc

Power Dissipation (Package Limitation), PD	
Ceramic Package	1000mW
Derate above T <sub>A</sub> = +25°C	6.7mW/°C
Operating Temperature Range, TA	
SSS1508A-8, Am1508	-55°C to +125°C
SSS1408A Series, Am1408 Series	0°C to +75°C
Storage Temperature, T <sub>stg</sub>	–65°C to +150°C


#### **ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE**

 $(V_{CC} = 5.0 \text{Vdc}, V_{EE} = -15 \text{Vdc}, \frac{V_{ref}}{R_{14}} = 2.0 \text{mA}, \text{SSS1508A-8/Am1508L8}$ :  $T_{A} = -55^{\circ}\text{C}$  to +125°C, SSS1408A/Am1408 Series:  $T_{A} = 0^{\circ}\text{C}$  to +75°C unless otherwise noted. All digital inputs at high logic level.)


rameters	Description	Test Conditions	Min.	Тур.	Max.	Units
	Relative Accuracy					
	SSS1508A-8, SSS1408A-8, Am1508L8, Am1408L8			<u></u>	±0.19	
ER	SSS1408A-7, Am1408L7			l	±0.39	% IFS
	SSS1408A-6, Am1408L6				±0.78	
	Settling Time to within 1/2 LSB (includes tpLH)					
t <sub>S</sub>	SSS1508A/1408A	T <sub>A</sub> = +25°C		250		ns
-5	Am1508/1408			300		
tPLH, tPHL	Propagation Delay Time	T <sub>A</sub> = +25°C	l	30	100	ns
TCI <sub>O</sub>	Output Fuil Scale Current Drift			±20		PPM/°
	Digital Input Logic Levels (MSB)					
V <sub>IH</sub>	High Level, Logic "1"		2.0			Vdc
VIL	Low Level, Logic "O"				0.8	Vuc
ЧН	Digital Input Current (MSB)	High Level, VIH = 5.0V		0	0.04	mA
IIL .	Digital Imput Current (MSB)	Low Level, VIL = 0.8V		-0.002	-0.8	IIIA
	Reference Input Bias Current (Pin 15)					
t	SSS1508A/1408A			-1.0	-3.0	
115	Am1508/1408			-1.0	-5.0	μА
IOR	Output Current Range	V <sub>EE</sub> = -5.0V	0	2.0	2.1	
	Output Current Hange	V <sub>EE</sub> = -7.0V to15V	0	2.0	4.2	mA
I <sub>O</sub>	Output Current	$V_{ref} = 2.000V, R_{14} = 1000\Omega$	1.9	1.99	2.1	mA
<sup>1</sup> O (min.)	Output Current (All Bits Low)			0	4.0	μΑ
ν <sub>0</sub>	Output Voltage Compliance	V <sub>EE</sub> = -5V			-0.6, +0.5	\/_I_
<b>v</b> 0	$(E_r \le 0.19\% \text{ at } T_A = +25^{\circ}C)$	VEE below -10V			-5.0, +0.5 °	Vdc
SRI <sub>ref</sub>	Reference Current Slew Rate			4.0		mΑ/μ
PSSIO	Output Current Power Supply Sensitivity			0.5	2.7	μΑ/\
	Power Supply Current					
Icc	55045054/44054			2.5	14	
lee	SSS1508A/1408A			-6.4	-13	
Icc	A 4500/4400			2.5	22	mA
IEE	Am1508/1408			-6.4	-13	
V <sub>CCR</sub>	B	0 -	4.5 5.0	5.0	5.5	
VEER	Power Supply Voltage Range	T <sub>A</sub> = +25°C	-4.5	-15	-16.5	Vdc
	Power Dissipation	All Bits Low				
		V <sub>EE</sub> = -5.0Vdc		34	136	
	SSS4 F08 A /1 400 A	V <sub>EE</sub> = -15Vdc		108	265	
	SSS1508A/1408A	All Bits High				
P <sub>d</sub>		V <sub>EE</sub> = -5.0Vdc		34		
		V <sub>EE</sub> = -15Vdc		108	}	mW
		All Bits Low		<del> </del> -		
		V <sub>FF</sub> = -5.0Vdc		34	170	
	4 4500/4400	V <sub>EE</sub> = -15Vdc		108	305	
	Am1508/1408	All Bits High				
*		V <sub>EE</sub> = -5.0Vdc		34		
	I .	- 25 0.0.00		١ ٠.		1

#### TYPICAL APPLICATIONS

#### RELATIVE ACCURACY TEST CIRCUIT



## USE WITH CURRENT-TO-VOLTAGE CONVERTING OP AMP




THEORETICAL VO

$$V_{O} = \frac{V_{REF}}{R_{14}} (R_{O}) \left[ \frac{A_{1}}{2} + \frac{A_{2}}{4} + \frac{A_{3}}{8} + \frac{A_{4}}{16} + \frac{A_{5}}{32} + \frac{A_{6}}{64} + \frac{A_{7}}{126} + \frac{A_{8}}{256} \right]$$


ADJUST  $V_{REF}$ ,  $R_{14}$  OR  $R_{O}$  SO THAT  $V_{O}$  WITH ALL DIGITAL INPUTS AT HIGH LEVEL IS EQUAL TO 9.961 VOLTS

$$V_{O} = \frac{2V}{1k} (5k) \left[ \frac{1}{2} + \frac{1}{4} + \frac{1}{8} + \frac{1}{16} + \frac{1}{32} + \frac{1}{64} + \frac{1}{126} + \frac{1}{256} \right]$$
$$= 10V \left[ \frac{255}{256} \right] = 9.961V$$


#### USE WITH POSITIVE VREF



#### USE WITH NEGATIVE VREF



# TRANSIENT RESPONSE AND SETTLING TIME TEST CIRCUIT



#### GENERAL INFORMATION AND APPLICATION NOTES

#### REFERENCE AMPLIFIER DRIVE AND COMPENSATION

The reference amplifier provides a voltage at pin 14 for converting the reference voltage to a current, and a turn-around circuit or current mirror for feeding the ladder. The reference amplifier input current, I<sub>14</sub> must always flow into pin 14 regardless of the setup method or reference voltage polarity.

Connections for a positive voltage are shown on page 3. The reference voltage source supplies the full current  $I_{14}$ . For bipolar reference signals, as in the multiplying mode, R15 can be tied to a negative voltage corresponding to the minimum input level. It is possible to eliminate  $R_{15}$  with only a small sacrifice in accuracy and temperature drift.

The compensation capacitor value must be increased with increases in  $R_{14}$  to maintain proper phase margin; for  $R_{14}$  values of 1.0, 2.5 and 5.0 kilohms, minimum capacitor values are 15, 37, and 75 pF. The capacitor may be tied to either  $V_{\text{EE}}$  or ground, but using  $V_{\text{EE}}$  increases negative supply rejection.

A negative reference voltage may be used if  $R_{14}$  is grounded and the reference voltage is applied to  $R_{15}$  as shown. A high input impedance is the main advantage of this method. Compensation involves a capacitor to  $V_{EE}$  on pin 16, using the values of the previous paragraph. The negative reference voltage must be at least 4.0 volts above the  $V_{EE}$  supply. Bipolar input signals may be handled by connecting  $R_{14}$  to a positive reference voltage equal to the peak positive input level at pin 15.

When a dc reference voltage is used, capacitive bypass to ground is recommended. The 5.0V logic supply is not recommended as a reference voltage. If a well regulated 5.0V supply which drives logic is to be used as the reference,  $R_{14}$  should be decoupled by connecting it to  $\pm 5.0V$  through another resistor and bypassing the junction of the two resistors with  $0.1\mu F$  to ground. For reference voltages greater than 5.0V, a clamp diode is recommended between pin 14 and ground.

If pin 14 is driven by a high impedance such as a transistor current source, none of the above compensation methods apply and the amplifier must be heavily compensated, decreasing the overall bandwidth.

#### **OUTPUT VOLTAGE RANGE**

The voltage on pin 4 is restricted to a range of -0.6 to +0.5 volts when  $V_{EE} = -5.0V$  due to the current switching methods employed in the SSS1508A-8, Am1508.

The negative output voltage compliance of the SSS1508A-8, Am1508 is extended to -5.0V where the negative supply voltage is more negative than -10 volts. Using a full scale current of 1.992mA and load resistor of 2.5 kilohms between pin 4 and ground will yield a voltage output of 256 levels between 0 and -4.980 volts. Floating pin 1 does not affect the converter speed or power dissipation. However, the value of the load resistor determines the switching time due to increased voltage swing. Values of  $R_L$  up to 500 ohms do not significantly affect performance but a 2.5-kilohm load increases "worst case" settling time to  $1.2\mu$ S (when all bits are switched on). Refer to the subsequent text section on Settling Time for more details on output loading.

#### **OUTPUT CURRENT RANGE**

The output current maximum rating of 4.2mA may be used only for negative supply voltages more negative than -7.0 volts, due to the increased voltage drop across the resistors in the reference current amplifier.

#### **ACCURACY**

Absolute accuracy is the measure of each output current level with respect to its intended value, and is dependent upon relative accuracy and full scale current drift. Relative accuracy is the measure of each output current level as a fraction of the full scale current. The relative accuracy of the SSS1508A-8, Am1508 is essentially constant with temperature due to the excellent temperature tracking of the monolithic resistor ladder. The reference current may drift with temperature, causing a change in the absolute accuracy of output current. However, the SSS1508A-8 has a very low full scale current drift with temperature.

The SSS1508A-8/Am1508 Series is guaranteed accurate to within ±1/2 LSB at a full scale output current of 1.992mA. This corresponds to a reference amplifier output current drive to the ladder network of 2.0mA, with the loss of one LSB  $(8.0\mu A)$  which is the ladder remainder shunted to ground. The input current to pin 14 has a guaranteed value of between 1.9 and 2.1mA, allowing some mismatch in the NPN current source pair. The accuracy test circuit is shown on page 3. The 12-bit converter is calibrated for a full scale output current of 1.992mA. This is an optional step since the SSS1508A-8, Am1508 accuracy is essentially the same between 1.5 and 2.5mA. Then the SSS1508A-8, Am1508 circuits' full scale current is trimmed to the same value with R<sub>14</sub> so that a zero value appears at the error amplifier output. The counter is activated and the error band may be displayed on an oscilloscope, detected by comparators, or stored in a peak detector.

Two 8-bit D-to-A converters may not be used to construct a 16-bit accuracy D-to-A converter. 16-bit accuracy implies a total error of  $\pm 1/2$  of one part in 65,536 or  $\pm 0.00076\%$ , which is much more accurate than the  $\pm 0.19\%$  specification provided by the SSS1508A-8, Am1508.

#### MULTIPLYING ACCURACY

The SSS1508A-8, Am1508 may be used in the multiplying mode with eight-bit accuracy when the reference current is varied over a range of 256:1. If the reference current in the multiplying mode ranges from  $16\mu\text{A}$  to 4.0mA, the additional error contributions are less than  $1.6\mu\text{A}$ . This is well within eight-bit accuracy when referred to full scale.


A monotonic converter is one which supplies an increase in current for each increment in the binary word. Typically, the SSS1508A-8, Am1508 is monotonic for all values of reference current above 0.5mA. The recommended range for operation with a dc reference current is 0.5 to 4.0mA.

#### SETTLING TIME

The "worst case" switching condition occurs when all bits are switched "on," which coresponds to a LOW-to-HIGH transition for all bits. This time is typically 250ns for settling to within  $\pm 1/2$  LSB, for 8-bit accuracy, and 200ns to 1/2 LSB for 7 and 6-bit accuracy. The turn off is typically under 100ns. These times apply when  $R_L \le 500$  ohms and  $C_O \le 25 pF$ .

The slowest single switch is the least significant bit. In applications where the D-to-A converter functions in a positive-going ramp mode, the "worst case" switching condition does not occur, and a settling time of less than 250ns may be realized.

Extra care must be taken in board layout since this is usually the dominant factor in satisfactory test results when measuring settling time. Short leads, 100µF supply bypassing for low frequencies, and minimum scope lead length are all mandatory.



## Line Drivers/Receivers — Section IV

Am1603/3603	Dual Line Receiver	4-1
Am1488	Quad RS-232C Line Driver	4-7
Am1489	Quad RS-232C Line Receiver	4-10
Am1489A	Quad RS-232C Line Receiver	4-10
Am26LS31	Quad High Speed Differential Line Driver	
Am26LS32	Quad Differential Line Receiver	
Am26S10	Quad Bus Transceiver	
Am26S11	Quad Bus Transceiver	
Am26S12	Quad Bus Transceiver	
Am26S12A	Quad Bus Transceiver	4-28
Am2614	Quad Single-Ended Line Driver	
Am2615	Dual Line Receiver	
Am2616	Quad MIL-188C and RS-232C Line Driver	
Am2617	Quad RS-232C Line Receiver	
Am2905	Quad Two-Input OC Bus Transceiver with Three-State Receiver	
Am2906	Quad Two-Input OC Bus Transceiver with Parity	
Am2907	Quad Bus Transceiver with Three-State Receiver and Parity	
Am2915A	Quad Three-State Bus Transceiver with Interface Logic	
Am2916A	Quad Three State Bus Transceiver with Interface Logic	
Am2917A	Quad Three-State Bus Transceiver with Interface Logic	
Am3212	8-Bit Input/Output Port	
Am3216	4-Bit Parallel Bidirectional Bus Driver	
	4-Bit Parallel Bidirectional Bus Driver	
Am54S/74S240	Octal Buffer/Line Driver/Line Receiver	4-102
AIII545/745240	with Three-State Outputs	4 107
Am54S/74S241	Octal Buffer/Line Driver/Line Receiver	4-107
AIII545/745241	with Three-State Outputs	4 107
Am54S/74S242	Octal Buffer / Line Driver / Line Decision	4-107
AIII545/745242	Octal Buffer/Line Driver/Line Receiver	4 107
A E 4C /74C242	with Three-State Outputs	4-107
Am54S/74S243	Octal Buffer/Line Driver/Line Receiver	4 107
A E 40 /7 400 4 4	with Three-State Outputs	4-107
Am54S/74S244	Octal Buffer/Line Driver/Line Receiver	4 107
A == FF/7F107D	with Three-State Outputs	
Am55/75107B	Dual Line Receiver	
Am55/75108B	Dual Line Receiver	
Am55/75109	Dual Line Driver	
Am55/75110	Dual Line Driver	
Am78/8820	Dual Differential Line Receiver	
Am78/8820A	Dual Differential Line Receiver	
Am78/8830	Dual Differential Line Driver	
Am78/8831	Three-State Line Driver	
Am78/8832	Three-State Line Driver	
Am78/8838	Quad Unified Bus Transceiver	
Am8T26	Schottky Three-State Quad Bus Driver/Receiver	
Am8T26A	Schottky Three-State Quad Bus Driver/Receiver	
Am8T28	Schottky Three-State Quad Bus Driver/Receiver	
Am8212	8-Bit Input/Output Port	
Am8216	4-Bit Parallel Bidirectional Bus Driver	
Am8226	4-Bit Parallel Bidirectional Bus Driver	
Am9614	Differential Line Driver	
Am9615	Complex Digital Integrated Circuit	
Am9616	Triple EIA RS-232C/MIL-STD-188C Line Driver	4-155
Am9617	RS-232C Line Receiver	
Am9620	Dual Differential Line Receiver	4-163
Am9621	Dual Line Driver	

# Am1603/3603

#### **Dual Line Receivers**

#### **Distinctive Characteristics**

- Three-state outputs for bus-organized systems
- Input sensitivity 3mV typical
- Common mode range of ±3V
- Common mode range of more than ±15V using external attenuator
- High common mode rejection ratio
- Blocking diodes provide high input impedance
- 100% reliability assurance testing in compliance with MIL-STD-883

#### **FUNCTIONAL DESCRIPTION**


The Am1603 and Am3603 are high-speed dual line receivers designed for use as data receivers in balanced, unbalanced or party-line transmission systems. The two line receivers in each package share the common voltage and ground busses. All devices have a three-state output for bus organized systems.

Each receiver has a high impedance differential input for minimum transmission line loading. The differential inputs of the Am1603 and Am3603 are designed to detect input signals of 25mV or greater and provide TTL compatible outputs.


All devices contain block diodes in the input differential transistor pair collectors to provide high input impedance in the power-off condition.

The device features a common three-state control, D. When the D input is HIGH, both outputs are in the high-impedance state regardless of all other inputs. Each receiver also has a separate gate input, G. When the gate input is LOW and the D input is also LOW, the receiver output is HIGH regardless of the A and B inputs.

#### LOGIC SYMBOL




 $V_{CC-} = Pin 13$   $V_{CC+} = Pin 14$  QND = Pin 7



#### ORDERING INFORMATION

Package	Temperature	Order
Type	Range	Number
Molded DIP	0°C to +70°C	DS3603N
Hermetic DIP	0°C to +70°C	DS3603J
Dice	0°C to +70°C	AM3603X
Hermetic DIP	-55°C to +125°C	DS1603J
Dice	-55°C to +125°C	AM1603X

# CONNECTION DIAGRAM (Top View)



Note: Pin 1 is marked for orientation, NC = No connection.

#### Am1603/3603

#### MAXIMUM RATINGS (Above which the useful life may be impaired).

Storage Temperature	-65°C to +150°C
Temperature (Ambient) Under Bias	–55°C to +125°C
Positive Supply Voltage V <sub>CC+</sub> to Ground Potential Continuous	+7V
Negative Supply Voltage V <sub>CC</sub> — to Ground Potential Continuous	
DC Voltage Applied to Outputs for HIGH Output State	$-0.5V$ to $+V_{CC+}$ max.
DC Input Voltage - Strobe	-0.5V to +5.5V
Differential Input Voltage	±6V
Common Mode Input Voltage (with Respect to GND Terminal)	±5V

#### ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (Unless Otherwise Specified)

Tost Conditions

Am3603 Am1603  $T_A = 0^{\circ} C \text{ to } +70^{\circ} C$  $T_A = -55^{\circ}C \text{ to } +125^{\circ}C$  V<sub>CC+</sub> = 5.0V ± 5%  $V_{CC+}^{--} = 5.0V \pm 10\%$ 

 $V_{CC-} = -5.0V \pm 5\% (COM'L)$ V<sub>CC</sub>\_ = -5.0V ± 10% (MIL)

Tvn

arameters	Description	Test Conditions Description (Notes 1, 4) Min.		l yp. (Note 2)	Max.	Units	
<b>v</b> <sub>OH</sub>	Output HIGH Voltage	$V_{CC+} = MIN., V_{CC-} = MIN.$ $I_{OH} = -2mA, V_{IC} = -3V \text{ to } 3V$ $V_{ID} = 25mV$		2.4			Volts
V <sub>OL</sub>	Output LOW Voltage	$V_{CC+} = MIN., V_{CC-} = MIN.$ $I_{OL} = 16mA, V_{IC} = -3V \text{ to } 3V$ $V_{ID} = 25mV$				0.4	Volts
V <sub>IH</sub>	Disable or Gate Input HIGH Voltage	Guaranteed input l HIGH voltage	ogical	2			Volts
V <sub>IL</sub>	Disable or Gate Input LOW Voltage	Guaranteed input I LOW voltage	ogical			0.8	Volts
<b>V</b> IDH	Differential Input Voltage for Output HIGH			0.025		5.0	Volts
V <sub>IDL</sub>	Differential Input Voltage for Output LOW			-5.0		-0.025	Volts
t <sub>IH</sub>	Input HIGH Current into 1A,2A,1B or 2B	V <sub>CC+</sub> = MAX., V <sub>CC</sub> = MAX. V <sub>ID</sub> = 0.5V, V <sub>IC</sub> = -3V to 3V			30	75	μА
IIL	Input LOW Current into 1A,2A,1B or 2B	V <sub>CC+</sub> = MAX., V <sub>CC</sub> = MAX. V <sub>ID</sub> = -2V, V <sub>IC</sub> = -3V to 3V				-10	μА
¹ıн	Input HIGH Current into G or D	V <sub>CC+</sub> = MAX., V <sub>CC-</sub> = MAX. V <sub>IH</sub> = 2.4V				40	μА
11	Input HIGH Current into G or D	V <sub>CC+</sub> = MAX., V <sub>CC</sub> = MAX. V <sub>IH</sub> = V <sub>CC+</sub> MAX.				1	mA
I <sub>IL</sub>	Input LOW Current into G or D	V <sub>CC+</sub> = MAX., V <sub>C</sub> V <sub>IL</sub> = 0.4V	C- = MAX.			-1.6	mA
10	Output (off-state) Leakage	V <sub>CC+</sub> = MIN., V <sub>CC-</sub> = MIN.	V <sub>O</sub> = 2.4V V <sub>O</sub> = 0.4V			40 40	μА
I <sub>SC</sub>	Output Short Circuit Current (Note 3)	V <sub>CC+</sub> = MAX., V <sub>CC</sub> _ = MAX.		-18		-70	mA
ICCH+	Positive Power Supply Current	V <sub>CC+</sub> = MAX., V <sub>CC</sub> = MAX. V <sub>ID</sub> = 25mV, T <sub>A</sub> = 25°C			28	40	mA
Іссн-	Negative Power Supply Current	V <sub>CC+</sub> = MAX., V <sub>CC-</sub> = MAX. V <sub>ID</sub> = 25mV, T <sub>A</sub> = 25°C		1	-8.4	-15	mA
v <sub>I</sub>	Input Clamp Voltage, G or D	V <sub>CC+</sub> = MIN., V <sub>CC</sub> I <sub>IN</sub> = -12mA, T <sub>A</sub>			-1	-1.5	Volts

Notes:

1. For conditions shown as MIN, or MAX., use the appropriate value specified under Electrical Characteristics for the applicable device type.

2. Typical limits are at V<sub>CC+</sub> = 5.0V, V<sub>CC-</sub> = -5.0V, T<sub>A</sub> = 25° C ambient and maximum loading.

3. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.

4.  $V_{IC}$  = common mode voltage with respect to GND terminal,  $V_{ID}$  = differential voltage ( $V_A - V_B$ ).


#### SWITCHING CHARACTERISTICS (T<sub>A</sub> = +25°C, V<sub>CC+</sub> = 5.0V, V<sub>CC-</sub> = 5.0V)

Parameters	Description	Test Conditions	Min.	Тур.	Max.	Units
tPLH (Note 1)	A and B to Output			17	25	ns
tpHL (Note 1)	A and B to Output	$R_L = 390\Omega$		17	25	ns
tPLH	G to Output	C <sub>L</sub> = 50pF		10	15	ns
tPHL	G to Output		***	8	15	ns
tHZ	D to Output	$R_L = 390\Omega$ , $C_L = 5pF$			20	ns
<sup>t</sup> LZ	D to Output	R <sub>L</sub> = 390Ω, C <sub>L</sub> = 5pF			30	ns
tZH	D to Output	$R_L = 1k\Omega$ to $0V$ , $C_L = 50pF$			25	ns
<sup>t</sup> ZL	D to Output	$R_L = 390\Omega, C_L = 50pF$			25	ns

Note: 1. Differential input is  $\pm 100 \, \text{mV}$  to  $\pm 100 \, \text{mV}$  pulse. Delays read from  $0 \, \text{mV}$  on input to  $1.5 \, \text{V}$  on output.

#### AC PARAMETER MEASUREMENT INFORMATION

#### **TEST CIRCUIT**



Note: The pulse generators have the following characteristics:  $Z_{OUT}$  = 50 $\Omega$ ,  $t_r$  =  $t_f$  = 10 ±5ns,

#### **FUNCTION TABLE**

Differential	l n	puts	Output	
Input Voltage V <sub>ID</sub> = V <sub>A</sub> — V <sub>B</sub>	Gate G	Disable	Y	
VID - VA - VB				
V <sub>ID</sub> ≥ +25mV	×	L	н	
-25mV < V <sub>ID</sub> < +25mV	Н	ı L	?	
V <sub>ID</sub> ≤ -25mV	н	L	L	
×	L	L	Н	
X	X	Н	Z	


Z = High-Impedance State

H = HIGH L = LOW X = Don't Care ? = Don't Know


= Don't Know

#### **VOLTAGE WAVEFORMS**

#### PROPAGATION DELAY




#### **ENABLE AND DISABLE TIMES**




#### **PERFORMANCE CURVES**


High-Level Input Current Into 1A or 2A Versus




High-Logic-Level Supply Current Versus Ambient Temperature



Propagation Delay Time Differential Inputs Versus Ambient Temperature




#### Recommended Combinations of Input Voltage for Line Receivers




#### **APPLICATIONS**

#### **BUS-ORGANIZED SYSTEM**



#### Metallization and Pad Layout



DIE SIZE 0.049" X 0.056"

# Am1488

#### Quad RS-232C Line Driver


#### **Distinctive Characteristics:**

- Conforms to EIA specification RS-232C
- Short circuit protected output
- Simple slew rate control with external capacitor
- 100% reliability assurance testing in compliance with MIL STD 883
- TTL/DTL compatible input

#### **FUNCTIONAL DESCRIPTION**


The Am1488 is a quad line driver that conforms to EIA specification RS-232C. Each driver accepts one or two TTL/DTL inputs and produces a high-level logic signal on its output. The HIGH and LOW logic levels on the output are defined by the positive and negative power supplies to the drivers. For power supplies of plus and minus nine volts, the output levels are guaranteed to meet the  $\pm 6\text{-volt}$  specification with a  $3\mathrm{k}\Omega$  load. There is an internal  $300\Omega$  resistor in series with the output to provide current limiting in both the HIGH and LOW logic levels. The Am1488 driver is intended for use with the Am1489 or Am1489 A quad line receivers.





V- = Pin 1 V+ = Pin 14 GND = Pin 7


#### CIRCUIT DIAGRAM (one driver shown)



#### Am1488 ORDERING INFORMATION

Package Type	Temperature Range	Order Number
Hermetic DIP	0°C to +75°C	MC1488L
Molded DIP	$0^{\circ}$ C to +75 $^{\circ}$ C	AM1488PC
Dice	0°C to +75°C	AM1488XC

#### CONNECTION DIAGRAM Top View



NOTE: Pin 1 is marked for orientation.

#### Am1488

#### MAXIMUM RATINGS (Above which the useful life may be impaired)

Storage Temperature	-65°C to +175°C			
Temperature (Ambient) Under Bias	0°C to +75°C			
Supply Voltage to Ground Potential	V⁺ +15V V⁻ −15V			
DC Voltage Applied to Outputs for High Output State	$(V^+ + 5.0V) \ge V_o \ge (V^ 5.0V)$			
DC Input Voltage	±15V			

#### ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE

The following conditions apply unless otherwise specified:

 $T_A = 0^{\circ} C \text{ to } +75^{\circ} C, V^+ = +9.0 V, V^- = -9.0 V$ 

Parameters	Description	Test Conditions		Min.	Typ. (Note 1)	Max.	Units
I <sub>IL</sub>	Logical "0" Input Current	V <sub>IN</sub> = 0V			-1.0	-1.6	mA
1 <sub>1H</sub>	Logical "1" Input Current	V <sub>IN</sub> = +5.0V			0.005	10.0	μА
V-1	High Laural Outrout Walter-	$R_L = 3.0k\Omega$ ,	V <sup>+</sup> = 9.0V, V <sup>-</sup> = -9.0V	6.0	7.0		Volts
VoH	High Level Output Voltage	V <sub>IN</sub> = 0.8V	V <sup>+</sup> = 13.2V, V <sup>-</sup> = -13.2V	9.0	10.5		Volts
	Low Level Output Voltage	R <sub>L</sub> = 3.0kΩ,	V <sup>+</sup> = 9.0V, V <sup>-</sup> = -9.0V	-6.0	-6.8		Volts
V <sub>OL</sub>	Low Level Output Voltage	V <sub>IN</sub> = 1.9V	V <sup>+</sup> = 13.2V, V <sup>-</sup> = -13.2V	-9.0	-10.5		Volts
I <sub>SC</sub> +	High Level Output Short-Circuit Current	V <sub>OUT</sub> = 0V, V <sub>IN</sub> = 0.8V		-6.0	-10.0	-12.0	mA
I <sub>SC</sub> -	Low Level Output Short-Circuit Current	V <sub>OUT</sub> = 0V, V <sub>IN</sub> = 1.9V		6.0	10.0	12.0	mA
ROUT	Output Resistance	$V^{+} = V^{-} = 0V, V_{OUT} = \pm 2.0$	V	300			Ω
			V <sup>+</sup> = 9.0V, V <sup>-</sup> = -9.0V		15.0	20.0	mA
		V <sub>IN</sub> = 1.9V	V <sup>+</sup> = 12V, V <sup>-</sup> = -12V		19.0	25.0	mA
I <sub>CC</sub> +	Positive Supply Current	·	V <sup>+</sup> = 15V, V <sup>-</sup> = -15V		25.0 .	34.0	mA
'CC'	(Output Open)		V <sup>+</sup> = 9.0V, V <sup>-</sup> = 9.0V		4.5	6.0	mA
		V <sub>IN</sub> = 0.8V	V <sup>+</sup> = 12V, V <sup>-</sup> = -12V		5.5	7.0	mA
			V <sup>+</sup> = 15V, V <sup>-</sup> = -15V		8.0	12,0	mA
			V <sup>+</sup> = 9.0V, V <sup>-</sup> = -9.0V		-13.0	-17.0	mA
		V <sub>IN</sub> = 1.9V	V <sup>+</sup> = 12V, V <sup>-</sup> = -12V		-18.0	-23.0	mA
	Negative Supply Current	,	V <sup>+</sup> = 15V, V <sup>-</sup> = -15V		-25.0	-34.0	mA
(Output Open)	(Output Open)	•	V <sup>+</sup> = 9.0V, V <sup>-</sup> = -9.0V	-	-1.0	-15	μА
		V <sub>IN</sub> = 0.8V	V <sup>+</sup> = 12V, V <sup>-</sup> = -12V		-1.0	-15	μΑ
			V <sup>+</sup> = 15V, V <sup></sup> = -15V		-0.01	-2.5	mA
D .	Berra Dissipation	V <sup>+</sup> = 9.0V, V <sup>-</sup> = -9.0V			252	333	mW
$P_d$	Power Dissipation	V <sup>+</sup> = 12V, V <sup></sup> = -12V			444	576	mW


### Switching Characteristics (T\_A = 25°C, V^+ = +9.0V, V^- = -9.0V)

Parameters	Definition	<b>Test Conditions</b>	Min	Тур	Max	Units
t <sub>PLH</sub>	Delay from input LOW to output HIGH			150	200	ns
tPHL.	Delay from input HIGH to output LOW	$Z_1 = 3.0 \text{ k}\Omega$		65	120	ns
tr	Output rise time	and 15 pF		55	100	ns
t <sub>f</sub>	Output fall time			45	75	ns


Note 1. Typical values are for  $T_A = 25^{\circ}$  C.


## 1


#### TYPICAL CHARACTERISTICS




















#### Metallization and Pad Layout



DIE SIZE 0.053" X 0.054"

# Am1489 • Am1489A

**Quad RS-232C Line Receivers** 


#### **Distinctive Characteristics:**


- Compatible with EIA specification RS-232C
- Input signal range ±30 volts

- 100% reliability assurance testing in compliance with MIL STD 883
- · Includes response control input and built-in hysterisis

#### **FUNCTIONAL DESCRIPTION:**

The Am1489 and Am1489A are quad line receivers whose electrical characteristics conform to EIA specification RS-232C. Each receiver has a single data input that can accept signal swings of up to  $\pm 30$  V. The output of each receiver is TTL/DTL compatible, and includes a  $2k\Omega$  resistor pull-up to  $V_{\text{CC}}$ . An internal feedback resistor causes the input to exhibit hysterisis so that AC noise immunity is maintained at a high level even near the switching thresholds. For both devices, when a receiver is in a LOW state on the output, the input may drop as LOW as 1.25 volts without affecting the output. Both devices are guaranteed to switch to the HIGH state when the input voltage is below 0.75 V. Once the output has switched to the HIGH state, the input may rise to 1.0 V for the Am1489 or 1.75 V for the Am1489A without causing a change in the output. The Am1489 is guaranteed to switch to a LOW output when its input reaches 1.5 V and, the Am1489A is guaranteed to switch to a LOW output when its input reaches 2.25 V. Because of this hysterisis in switching thresholds, the devices can receive signals with superimposed noise or with slow rise and fall times without generating oscillations on the output. The threshold levels may be offset by a constant voltage by applying a DC bias to the response control input. A capacitor added to the response control input will reduce the frequency response of the receiver for applications in the presence of high frequency noise spikes. The companion line driver is the Am1488.





#### Am1489/Am1489A ORDERING INFORMATION CONNECTION DIAGRAM **Top View** Vcc Am1489 Am1489A T D IN Package Temperature Order Order A OUT D R.C. Number Type Range BIN 🗌 в оит 14-pin Molded DIP 0°C to +75°C AM1489PC AM1489APC 14-pin Hermetic DIP 0°C to +75°C MC1489L MC1489AL 10 CIN Dice 0°C to +75°C AM1489XC AM1489AXC в очт Г C R.C. GND [ 7 с оит NOTE: PIN 1 is marked for orientation.

#### MAXIMUM RATINGS (Above which the useful life may be impaired)

Storage Temperature	-65°C to +175°C		
Temperature (Ambient) Under Bias	0°C to +75°C		
Supply Voltage to Ground Potential (Pin 14 to Pin 7) Continuous	-0.5 V to +10 V		
DC Voltage Applied to Outputs for High Output State	-0.5 V to +V <sub>CC</sub> max		
Input Signal Range	-30 V to +30 V		
Output Current, Into Outputs	30 mA		
DC Input Current	Defined by Input Voltage Limit		

#### ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (Unless Otherwise Noted)

Am1489, Am1489A  $T_A = 0^{\circ}\text{C}$  to +75°C  $V_{CC} = 5.0 \text{ V} \pm 1\%$  Response control pin open


arameters	Description	Test Condition	ns .	Min	Typ (Note 1)	Max	Units	
<b>V</b> <sub>OH</sub>	Output HIGH Voltage	$I_{OH} = -0.5 \text{ m/s}$ $V_{IN} = +0.75 \text{ V}$		2.6	4.0		Volts	
V <sub>OL</sub>	Output LOW Voltage	$I_{OL} = 10 \text{ mA}$ $V_{IN} = 1.5 \text{ V}$			0.2	0.45	Volts	
v	Input HIGH Level Threshold	T <sub>4</sub> = 25°C	Am1489	1.0	1.25	1.5	Volts	
V <sub>IH</sub>	III III III III LEVEI TIII ESIIOId	$V_{OL} = 0.45 \text{ V}$	Am1489A	1.75	1.95	2.25	Volts	
V <sub>IL</sub>	Input LOW Level Threshold	$T_A = 25^{\circ}C, V_C$	<sub>OH</sub> = +2.5 V	0.75	·	1.25	Volts	
,	Input LOW Current	$V_{IN} = -3.0 \text{ V}$		-0.43			mA	
I <sub>IL</sub>	input Low Current	$V_{IN} = -25 \text{ V}$		-3.6		-8.3		
	Input HIGH Current	$V_{IN} = +3.0 \text{ V}$		0.43			mA	
I <sub>IH</sub>	input High Current	$V_{IN} = +25 \text{ V}$		3.6		8.3	1 mA	
I <sub>sc</sub>	Output Short Circuit Current	$V_{IN} = 0.0 \text{ V}$ $V_{OUT} = 0.0 \text{ V}$			3.0		mA	
I <sub>cc</sub>	Power Supply Current	$V_{CC} = MAX.$			20	26	mA	


Note: 1) Typical Limits are at  $V_{CC} = 5.0 \text{ V}$ , 25°C ambient and maximum loading.


#### Switching Characteristics ( $T_A = 25\,^{\circ}\text{C}$ , response control pin open, $C_L = 15\,\text{pF}$ )

Parameters	Definition	Test Conditions	Min	Тур	Max	Units
tPLH	Delay from Input LOW to Output HIGH	$R_L = 3.9 \text{ k}\Omega$		25	85	ns
t <sub>PHL</sub>	Delay from Input HIGH to output LOW	$R_L = 390 \Omega$		25	50	ns
tr	Output Rise Time (10% to 90%)	$R_L = 3.9 \text{ k}\Omega$		120	175	ns
tf	Output Fall Time (90% to 10%)	$R_L = 390 \Omega$		10	20	ns

#### TYPICAL CHARACTERISTICS






















#### **SWITCHING TIME TEST CIRCUIT & WAVEFORMS**





#### Metallization and Pad Layout



DIE SIZE 0.047" X 0.059"

# **Am26LS31**

#### **Quad High Speed Differential Line Driver**

#### DISTINCTIVE CHARACTERISTICS

- Output skew − 2.0ns typical
- Input to output delay 12ns
- Operation from single +5V supply
- 16-pin hermetic and molded DIP package
- Outputs won't load line when V<sub>CC</sub> = 0
- Four line drivers in one package for maximum package density
- Output short-circuit protection
- Complementary outputs
- Meets the requirements of EIA standard RS-422
- High output drive capability for  $50\Omega$  transmission lines
- Available in military and commercial temperature range
- Advanced low-power Schottky processing
- 100% reliability assurance testing in compliance with MIL-STD-883


#### **FUNCTIONAL DESCRIPTION**

The Am26LS31 is a quad differential line driver, designed for digital data transmission over balanced lines. The Am26LS31 meets all the requirements of EIA standard RS-422 and federal standard 1020. Is is designed to provide unipolar differential drive to twisted-pair or parallel-wire transmission lines.

The circuit provides an enable and disable function common to all four drivers. The Am26LS31 features 3-state outputs and logically AND-ed complementary outputs. The inputs are all LS compatible and are all one unit load.

The Am26LS31 is constructed using advanced low-power Schottky processing.


#### LOGIC DIAGRAM



#### ORDERING INFORMATION

Package	Temperature	Order
Type	Range	Number
Hermetic DIP	-55°C to +125°C	AM26LS31DM
Flat Pak	-55°C to +125°C	AM26LS31FM
Dice	-55°C to +125°C	AM26LS31XM
Hermetic DIP	0°C to +70°C	AM26LS31DC
Molded DIP	0°C to +70°C	AM26LS31PC
Dice	0°C to +70°C	AM26LS31XC

## CONNECTION DIAGRAM (Top View)



Note: Pin 1 is marked for orientation.

#### ABSOLUTE MAXIMUM RATINGS (Above which the useful life may be impaired)

Supply Voltage	,	7.0V
Input Voltage		7.0V
Output Voltage		5.5V
Storage Temperature Rai	nge	-65°C to +150°C

#### **ELECTRICAL CHARACTERISTICS** over the operating temperature range

The following conditions apply unless otherwise specified:

Am26LS31XM (MIL) Am26LS31XC (COM'L)


 $T_A = -55^{\circ} \text{C to } +125^{\circ} \text{C}$   $T_A = 0^{\circ} \text{C to } +70^{\circ} \text{C}$ 


V<sub>CC</sub> = 5V ± 10% V<sub>CC</sub> = 5V ± 5%

Parameters	Description	V <sub>CC</sub> = 5V ± 5%  Test Co	nditions	Min.	Typ. (Note 1)	Max.	Units
v <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = Min., I <sub>OH</sub> =	-20mA	2.5			Volts
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = Min., I <sub>OL</sub> =	20mA	, , , ,		0.5	Volts
V <sub>IH</sub>	Input HIGH Voltage	V <sub>CC</sub> = Min.		2.0			Volts
VIL	Input LOW Voltage	V <sub>CC</sub> = Max.	•			8.0	Volts
IIL	Input LOW Current	V <sub>CC</sub> = Max., V <sub>IN</sub> =	0.4V			-0.36	mA
t <sub>IH</sub>	Input HIGH Current	V <sub>CC</sub> = Max., V <sub>IN</sub> =	2.7V			20	μА
11	Input Reverse Current	VCC = Max., VIN =	7.0V			0.1	mA
	Off-State (High Impedance)	V <sub>CC</sub> = Max.	V <sub>O</sub> = 2.5V			20	
Output Curr	Output Current	ACC - Max.	V <sub>O</sub> = 0.5V	<del></del>		-20	μΑ
Vi	Input Clamp Voltage	V <sub>CC</sub> = Min., 1 <sub>IN</sub> = 1	8mA			-1.5	Volts
Isc	Output Short Circuit Current	V <sub>CC</sub> = Max.		-30		-150	mA
Icc	Power Supply Current	V <sub>CC</sub> = Max., all out	puts disabled		60	80	mA
tPLH .	Input to Output	V <sub>CC</sub> = 5.0V, T <sub>A</sub> = 2	25°C, Load = Note 2		12	20	ns
t <sub>PHL</sub>	Input to Output	V <sub>CC</sub> = 5.0V, T <sub>A</sub> = 2	25°C, Load = Note 2		12	20	ns
SKEW	Output to Output	V <sub>CC</sub> = 5.0V, T <sub>A</sub> = 25°C, Load = Note 2			2.0	6.0	ns
tLZ	Enable to Output	V <sub>CC</sub> = 5.0V, T <sub>A</sub> = 25°C, C <sub>L</sub> = 10pF			23	35	ns
tHZ	Enable to Output	V <sub>CC</sub> = 5.0V, T <sub>A</sub> = 25°C, C <sub>L</sub> = 10pF			17	30	ns
<sup>t</sup> ZL	Enable to Output	V <sub>CC</sub> = 5.0V, T <sub>A</sub> = 25°C, Load = Note 2			35	45	ns
tZH	Enable to Output	V <sub>CC</sub> = 5.0V, T <sub>A</sub> = 2	25°C, Load = Note 2	**	30	40	ns


Notes: 1. All typical values are  $V_{CC} = 5.0V$ ,  $T_A = 25^{\circ}C$ .

<sup>2.</sup>  $C_L = 30pF$ ,  $V_{IN} = 1.3V$  to  $V_{OUT} = 1.3V$ ,  $V_{PULSE} = 0V$  to +3.0V, See Below.






#### TYPICAL APPLICATION



#### Metallization and Pad Layout



DIE SIZE 0.067" X 0.084"

# Am26LS32 • Am26LS33

**Quad Differential Line Receivers** 

#### DISTINCTIVE CHARACTERISTICS

- Input voltage range of 15V (differential or common mode) on Am26LS33; 7V (differential or common mode) on Am26LS32
- ±0.2V sensitivity over the input voltage range on Am26LS32;
   ±0.5V sensitivity on Am26LS33
- The Am26LS32 meets all the requirements of RS-422 and RS-423
- 6k minimum input impedance
- 30mV input hysteresis
- Operation from single +5V supply
- 16-pin hermetic and molded DIP package
- Fail safe input-output relationship. Output always high when inputs are open.
- Three-state drive, with choice of complementary output enables, for receiving directly onto a data bus.
- Propagation delay 17ns typical
- Available in military and commercial temperature range
- Advanced low-power Schottky processing
- 100% reliability assurance testing in compliance with MIL-STD-883

#### **FUNCTIONAL DESCRIPTION**

The Am26LS32 is a quad line receiver designed to meet the requirements of RS-422 and RS-423, and Federal Standards 1020 and 1030 for balanced and unbalanced digital data transmission


The Am26LS32 features an input sensitivity of 200mV over the input voltage range of  $\pm 7V$ .

The Am26LS33 features an input sensitivity of 500mV over the input voltage range of  $\pm 15$ V.

The Am26LS32 and Am26LS33 provide an enable and disable function common to all four receivers. Both parts feature 3-state outputs with 8mA sink capability and incorporate a fail safe input-output relationship which keeps the outputs high when the inputs are open.

The Am26LS32 and Am26LS33 are constructed using Advanced Low-Power Schottky processing.


#### LOGIC DIAGRAM



#### ORDERING INFORMATION

		Am26LS32	Am26LS33
Package Type	Temperature Range	Order Number	Order Number
Hermetic DIP	-55°C to +125°C	AM26LS32DM	AM26LS33DM
Flat Pak	-55°C to +125°C	AM26LS32FM	AM26LS33FM
Dice	-55°C to +125°C	AM26LS32XM	AM26LS33XM
Hermetic DIP	0°C to +70°C	AM26LS32DC	AM26LS33DC
Molded DIP	0°C to +70°C	AM26LS32PC	AM26LS33PC
Dice	0°C to +70°C	AM26LS32XC	AM26LS33XC

## CONNECTION DIAGRAM Top View



Note: Pin 1 is marked for orientation.

#### ABSOLUTE MAXIMUM RATINGS (Above which the useful life may be impaired)

Supply Voltage	7.0V
Common Mode Range	±25V
Differential Input Voltage	±25V
Enable Voltage	7.0V
Output Sink Current	, 50mA
Storage Temperature Range	-65°C to +165°C

#### **ELECTRICAL CHARACTERISTICS** Over the operating temperature range


The following conditions apply unless otherwise specified:


Am26LS32XM, Am26LS33XM (MIL) Am26LS32XC, Am26LS33XC (COM'L)  $T_A = -55^{\circ} \text{C to } +125^{\circ} \text{C}$  $T_A = 0^{\circ} \text{C to } +70^{\circ} \text{C}$ 


 $V_{CC} = 5.0V \pm 10\%$  $V_{CC} = 5.0V \pm 5\%$ 

arameters	Description	Tes	t Conditions		Min.	Typ. (Note 1)	Max.	Units	
v <sub>TH</sub>	Differential Input Voltage	VOUT = VOL or VOH	Am26LS32, -7V ≤	V <sub>CM</sub> ≤ +7V	0.2	0.06	0.2	Volts	
VIH	Differential impact voltage	*001 *0L = *0H	Am26LS33, -15V €	< V <sub>CM</sub> < +15V	0.5	0.12	0.5		
RIN	Input Resistance	-15V ≤ V <sub>CM</sub> ≤ +15V (O	ne input AC ground)		6.0k	8.5k		Ω	
I <sub>IN</sub>	Input Current (Under Test)	V <sub>IN</sub> = +15V, Other Inpu	t −15V ≤ V <sub>IN</sub> ≤ +15	SV.			2.3	mA	
I <sub>IN</sub>	Input Current (Under Test)	V <sub>IN</sub> = -15V, Other Inpu	ıt −15V ≤ V <sub>IN</sub> ≤ +1!	5V			-2.8	mA	
V	Output HIGH Voltage	V <sub>CC</sub> = Min., ΔV <sub>IN</sub> = +1.0	V	COM'L	2.7	3.4		Vale	
VOH	Output HIGH Voltage	VENABLE = 0.8V, IOH =	= -440µA	MIL	2.5	3.4		Volts	
V	Output LOW Voltage	V <sub>CC</sub> = Min., ΔV <sub>IN</sub> = -1.6	DV .	I <sub>OL</sub> = 4.0mA			0.4	Volts	
VOL	Output LOW Voltage	VENABLE = 0.8V		I <sub>OL</sub> = 8.0mA			0.45	Voits	
VIL	Enable LOW Voltage						8.0	Volts	
V <sub>IH</sub>	Enable HIGH Voltage				2.0			Volts	
vi	Enable Clamp Voltage	V <sub>CC</sub> = Min., I <sub>IN</sub> = -18mA					-1.5	Volts	
10	Off-State (High Impedance)	$V_{CC} = Max.$ $V_{O} = 2.4V$ $V_{O} = 0.4V$				20	mA		
.0	Output Current			V <sub>O</sub> = 0.4V		,	-20	]	
IIL	Enable LOW Current	V <sub>IN</sub> = 0.4V					-0.36	mA	
ЧH	Enable HIGH Current	V <sub>IN</sub> = 2.7V					20	μА	
Isc	Output Short Circuit Current	V <sub>O</sub> = 0V, V <sub>CC</sub> = Max., Δ	V <sub>IN</sub> = +1.0V		-15		-85	mA	
ICC	Power Supply Current	V <sub>CC</sub> = Max., All V <sub>IN</sub> = G	ND, Outputs Disabled			52	70	mA	
ļi l	Input High Current	V <sub>IN</sub> = 5.5V					100	μА	
V <sub>HYST</sub>	Input Hysteresis	T <sub>A</sub> = 25°C, V <sub>CC</sub> = 5.0V	, V <sub>CM</sub> = 0V	·		. 30		m∨	
tPLH	Input to Output	$T_A = 25^{\circ}C$ , $V_{CC} = 5.0V$ , $C_L = 15pF$ , see test cond. below				17	25	ns	
t <sub>PHL</sub>	Input to Output	$T_A = 25^{\circ}C$ , $V_{CC} = 5.0V$ , $C_L = 15pF$ , see test cond. below				17	25	ns	
tLZ	Enable to Output	$T_A = 25^{\circ}C$ , $V_{CC} = 5.0V$ , $C_L = 5pF$ , see test cond. below				20	30	ns	
<sup>t</sup> HZ	Enable to Output	T <sub>A</sub> = 25°C, V <sub>CC</sub> = 5.0V, C <sub>L</sub> = 5pF, see test cond. below				15	22	ns	
tZL	Enable to Output	$T_A = 25^{\circ}C, V_{CC} = 5.0V,$	C <sub>L</sub> = 15pF, see test co	and, below		15	22	ns	
t <sub>ZH</sub>	Enable to Output	$T_A = 25^{\circ}C, V_{CC} = 5.0V,$	C <sub>L</sub> = 15pF, see test co	nd. below		15	22	ns	

Note: 1. All typical values are  $V_{CC} = 5.0 \, \text{V}$ ,  $T_{A} = 25^{\circ} \text{C}$ .







#### LINE TERMINATION

It is important in a digital communication system to have the minimum amount of noise generated by undesired reflections at the driver and receiver. There are numerous ways of matching to the line. The line can be matched at the driver, at the receiver or both, each method has advantages and disadvantages. Generally for any but the longest lines it is sufficient to match at one place, and only when there are discontinuities in the line, party line operation, or lack of a reasonable match at the opposite end of the line is the extra hardware of matching at both ends justified. The majority of transmission lines have fairly low characteristic impedances (in the range of 50 to 200 ohms) and the currents involved for a reasonable voltage swing are quite large. It is more difficult to couple noise into this low impedance, but it is also more difficult to drive, and line drivers must have the ability to supply large currents.


Various matching techniques that can be employed are shown in Figure 1. These impedance charts are useful in showing what happens to wave fronts traveling down a line, when the line delay is longer than the wave front transition. The DC input characteristic of the receiver, including any external components, is plotted on the V-I graph together with the output characteristic of the driver, including any external components used at the driving end. There are always quiescent points points where the driver and receiver characteristics cross. These points represent the DC voltage/current conditions, which must eventually be satisfied. To determine the effect of switching from one quiescent point to the other, a line with a slope equal to the characteristic impedance of the transmission line is plotted, starting at the initial quiescent point and ending at the applicable output impedance characteristic. The point of intersection gives the voltage and current at the output of the driver (and the input of the transmission line immediately after the driver switched states). From this point a line having an equal but opposite slope is drawn to the input characteristic and, at the intersection shows the voltage/current conditions of the wave front at the input of the receiver. This procedure is repeated to the output characteristic and so on at each intersection of the characteristic, the voltage/current relationship for a particular reflection is given. The resulting time/

voltage relationships for the traveling wavefront at the two ends of the transmission line are shown alongside.

From the graphs several important features can be seen. If the line is not matched at either end considerable transient voltage swings can occur. In fact if the input and output characteristics are at right angles to one another, the reflections continue for an infinite time if the line is assumed to have zero loss. Most lines have extremely low losses, and, therefore, a very undesirable situation exists if the line is not matched at either end.

If the line is matched at the receiver, a voltage wave of constant amplitude travels down the line and is absorbed at the termination. Note whether the line is terminated to ground or to the power supply the system consumes DC power, either in the HIGH logic level or in the LOW logic level. In order to reduce the power dissipation, a blocking capacitor can be used in series with the receiver termination. The capacitor can be chosen to look like a short circuit to the voltage wavefront but stop DC (current) flow. Since the capacitor must be charged and discharged through the line, the data rate is reduced, when this technique is employed.

If the line is matched with a series resistor at the driver, then the line input initially rises to one half the final voltage. This wave front travels down the line and is reflected at the receiver. When the reflection reaches the driver the voltage at the driver rises to its final amplitude. The receiver, however, sees one transition from the initial to the final amplitude. When the driver switches from HIGH to LOW a similar situation occurs, in which the input of the line sees at first a step to one half the final value and, two line delays later, the final LOW condition. This back matching mode of operation consumes no DC power if the input impedance of the receiver is infinite. The advantage of the method is that if the input impedance of the receiver is high, very little power is dissipated and current only flows during the transition time, which is twice the line delay time. If back matching is used in a balanced system the terminating series resistance must be divided into two equal resistances with resistors inserted in series with each wire in order to maintain a balanced system.



# Am26S10 · Am26S11

#### **Quad Bus Transceivers**

#### **Distinctive Characteristics**

- Input to bus is inverting on Am26S10
- Input to bus is non-inverting on Am26S11
- Quad high-speed open collector bus transceivers
- Driver outputs can sink 100mA at 0.8V maximum
- Bus compatible with Am2905, Am2906, Am2907
- Advanced Schottky processing
- PNP inputs to reduce input loading
- 100% reliability assurance testing in compliance with MIL-STD-883

#### **FUNCTIONAL DESCRIPTION**

The Am26S10 and Am26S11 are quad Bus Transceivers consisting of four high-speed bus drivers with open-collector outputs capable of sinking 100mA at 0.8 volts and four high-speed bus receivers. Each driver output is connected internally to the high-speed bus receiver in addition to being connected to the package pin. The receiver has a Schottky TTL output capable of driving ten Schottky TTL unit loads

An active LOW enable gate controls the four drivers so that outputs of different device drivers can be connected together for party-line operation. The enable input can be conveniently driven by active LOW decoders such as the Am25LS139.


The bus output high-drive capability in the LOW state allows party-line operation with a line impedance as low as  $100\Omega$ . The line can be terminated at both ends, and still give considerable noise margin at the receiver. The receiver typical switching point is 2.0 volts.

The Am26S10 and Am26S11 feature advanced Schottky processing to minimize propagation delay. The device package also has two ground pins to improve ground current handling and allow close decoupling between  $V_{CC}$  and ground at the package. Both  $\mbox{GND}_1$  and  $\mbox{GND}_2$  should be tied to the ground bus external to the device package.

#### ORDERING INFORMATION


Package Type	Temperature Range	Am26S10 Order Number	Am26S11 Order Number
Molded DIP Hermetic DIP Dice Hermetic DIP Hermetic Flat Pack Dice	0°C to +70°C	AM26S10PC	AM26S11PC
	0°C to +70°C	AM26S10DC	AM26S11DC
	0°C to +70°C	AM26S10XC	AM26S11XC
	-55°C to +125°C	AM26S10DM	AM26S11DM
	-55°C to +125°C	AM26S10FM	AM26S11FM
	-55°C to +125°C	AM26S10XM	AM26S11XM


## CONNECTION DIAGRAMS Top Views



# 

#### LOGIC DIAGRAMS





#### Am26S10/Am26S11

#### MAXIMUM RATINGS (Above which the useful life may be impaired)

-65°C to +150°C
-55°C to +125°C
-0.5V to +7V
$-0.5V$ to $+V_{CC}$ max.
-0.5V to +5.5V
200 mA
30 mA
-30 mA to +5.0 mA

#### ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE (Unless Otherwise Noted)

 $T_A = 0^{\circ} C \text{ to } +70^{\circ} C$   $T_A = -55^{\circ} C \text{ to } +125^{\circ} C$ Am26S10XC, Am26S11XC  $V_{CC} = 5.0 V \pm 5\%$  (COM'L) MIN. = 4.75V MAX. = 5.25V Am26S10XM, Am26S11XM  $V_{CC} = 5.0 V \pm 10\%$  (MIL) MIN. = 4.5V MAX. = 5.5V

Parameters	Description	Description Test Conditions (Note 1)		Min.	<b>Typ.</b> (Note 2)	Max.	Units
Vali	Output HIGH Voltage	V <sub>CC</sub> = MIN., I <sub>OH</sub> = -1.0mA	MIL	2.5	3,4		17-11-
<b>v</b> <sub>OH</sub>	(Receiver Outputs)	VIN = VIL or VIH	COM'L	2.7	3.4		Volts
V <sub>OL</sub>	Output LOW Voltage (Receiver Outputs)	V <sub>CC</sub> = MIN., I <sub>OL</sub> = 20mA V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub>				0.5	Volts
VIH	Input HIGH Level (Except Bus)	Guaranteed input logical HIGH for all inputs	2.0			Volts	
VIL	Input LOW Level (Except Bus)	Guaranteed input logical LOW for all inputs			0.8	Volts	
V <sub>I</sub>	Input Clamp Voltage (Except Bus)	V <sub>CC</sub> = MIN., I <sub>IN</sub> = -18mA				-1.2	Volts
IJĽ	Input LOW Current	V <sub>CC</sub> = MAX., V <sub>IN</sub> = 0.4V	Enable			-0.36	^
'12	(Except Bus)	VCC - WAX., VIN - 0.4V	Data			-0.54	mA
t <sub>IH</sub>	Input HIGH Current	V <sub>CC</sub> = MAX., V <sub>IN</sub> = 2.7V	Enable			20	
· III	(Except Bus)	- CC	Data			30	μΑ
и .	Input HIGH Current (Except Bus)	V <sub>CC</sub> = MAX., V <sub>IN</sub> = 5.5V		•		100	μΑ
Inc	Output Short Circuit Current	V - MAY (Note 2)	MIL	-20		-55	
'sc (	(Except Bus)	V <sub>CC</sub> = MAX. (Note 3)	COM'L	-18		-60	mA
	Power Supply Current	V <sub>CC</sub> = MAX.	Am26S10		45	70	mA
1CCL	(All Bus Outputs LOW)	Enable = GND	Am26S11			80	InA

#### **Bus Input/Output Characteristics**

Parameters	Description	Test Conditions (Note 1)			Min.	(Note 2)	Max.	Units
				I <sub>OL</sub> ≈ 40mA		0.33	0.5	
			MIL	IOL = 70mA		0.42	0.7	
V <sub>OL</sub> Output LOW Volta	Output LOW Vellers	V <sub>CC</sub> = MIN.		I <sub>OL</sub> = 100mA		0.51	8.0	Volts
	Output LOW Voltage	ACC - MILIA.		I <sub>OL</sub> = 40mA		0.33	0.5	VOITS
			COM'L	I <sub>OL</sub> = 70mA		0.42	0.7	
				I <sub>OL</sub> = 100mA		0.51	0.8	
				V <sub>O</sub> = 0.8V	<del>-</del>		-50	
10	Büs Leakage Current	V <sub>CC</sub> = MAX.	MIL	V <sub>O</sub> = 4.5V			200	μА
			COM'L	V <sub>O</sub> = 4.5V	* .		100	
IOFF	Bus Leakage Current (Power Off)	V <sub>O</sub> = 4.5V					100	μΑ
v <sub>TH</sub>	Receiver Input HIGH Threshold	Bus Enable = 2.4	V	MIL	2.4	2.0		Volts
VTH │	neceiver input High Timeshold	V <sub>CC</sub> = MAX		COM'L	2.25	2.0		Volts
V <sub>TL</sub>	Receiver Input LOW Threshold	Bus Enable = 2.4	V	MIL		2.0	1.6	1/-14-
- 1	VCC = MIN		COM'L		2.0	1.75	Volts	

Notes: 1. For conditions shown as MIN. or MAX., use the appropriate value specified under Electrical Characteristics for the applicable device type.

2. Typical limits are at V<sub>CC</sub> = 5.0 V, 25° C ambient and maximum loading.

3. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.

#### Switching Characteristics ( $T_A = +25^{\circ}C$ , $V_{CC} = 5.0V$ )

Parameters	Descriptio	n	Test Conditions	Min.	Тур.	Max.	Units
tPLH	LH				10	15	
tPH L	Data Issuer of B	Am26S10			10	15	
tPLH	Data Input to Bus			12	19	ns	
tPHL		Am26S11	$R_B = 50\Omega$		12	19	
tPLH		Am26S10	CB = 50pF (Note 1)		14	18	
tPHL	Enable Input to Bus				13	18	ns
tPLH		A ==00011		0	15	20	. 115
t <sub>PHL</sub>		Am26S11	Am26511		14	20	
t <sub>PLH</sub>	Bus to Receiver Out		$R_B = 50\Omega$ , $R_L = 280\Omega$		10	15	ns
tPHL	Bus to neceiver Out		$C_B = 50pF (Note 1), C_L = 15pF$		10	15	,,,,
t <sub>r</sub>	Buş		$R_B = 50\Omega$	4.0	10		ns
tf	Bus		C <sub>B</sub> = 50pF (Note 1)	2.0	4.0		ns

Note 1. Includes probe and jig capacitance.

#### **TRUTH TABLES**

Am26S10								
Inp	uts	Out	outs					
Ē	ı	B	Z					
L	L ·	Н.	L					
L	Н	L	Н					
н .	Υ .	l 🗸	⊽					


Am26S11							
Inp	uts	Outp	outs				
Ē	ī	B	Z				
L	L	L	Н				
L	Н	н	L				
н	×	Y	$\overline{Y}$				

H = HIGH Voltage Level

L = LOW Voltage Level


X = Don't Care

Y = Voltage Level of Bus (Assumes Control by




#### **SWITCHING CHARACTERISTICS**

#### **TEST CIRCUIT**




Note 1. Includes Probe and Jig Capacitance.

#### **WAVEFORMS**




#### **TYPICAL PERFORMANCE CURVES**


## Typical Bus Output Low Voltage Versus Ambient Temperature



## Receiver Threshold Variation Versus Ambient Temperature




#### TYPICAL APPLICATION



#### Metallization and Pad Layout

# 

## Am26S11



# Am26S12·Am26S12A

**Quad Bus Transceiver** 

#### **Distinctive Characteristics**

- Quad high-speed bus transceivers
- Driver outputs can sink 100 mA at 0.7 V typically
- 100% reliability assurance testing in compliance with MIL-STD-883
- Choice of receiver hysteresis characteristics

#### **FUNCTIONAL DESCRIPTION**

The Am26S12 • Am26S12A are high-speed quad Bus Transceivers consisting of four high-speed bus drivers with open-collector outputs capable of sinking 100mA at 0.7 volts and four high-speed bus receivers. Each driver output is brought out and also connected internally to the high-speed bus receiver. The receiver has an input hysteresis characteristic and a TTL output capable of driving ten TTL Loads.


An active LOW, two-input AND gate controls the four drivers so that outputs of different device drivers can be connected together for partyline operation. The enable inputs can be conveniently driven by active LOW decoders such as the Am54S/74S139.


The high-drive capability in the LOW state allows party-line operation with a line impedance as low as  $100\Omega$ . The line can be terminated at both ends, and still give considerable noise margin at the receiver. The

hysteresis characteristic of the Am26S12 receiver is chosen so that the receiver output switches to a HIGH logic level when the receiver input is at a HIGH logic level and moves to 1.4 volts typically, and switches to a LOW logic level when the receiver input is at a LOW logic level and moves to 2.0 volts typically. This hysteresis characteristic makes the receiver very insensitive to noise on the bus.

The Am26S12A is functionally identical to the Am26S12 but has a different hysteresis characteristic so that the output switches with the input being typically at 1.2 volts or 2.25 volts. In both devices the threshold margin, the difference between the switching points, is greater than 0.4 volts.

#### LOGIC DIAGRAM/SYMBOL






V<sub>CC</sub> = PIN 16 GND = Pin 8

ORDERING	INFORMATION
----------	-------------

Package Type	Temperature Range	Am26S12 Order Number	Am26S12A Order Number
Molded DIP	0°C to +75°C	AM26S12PC	AM26S12APC
Hermetic DIP	0°C to +75°C	AM26S12DC	AM26S12ADC
Dice	0°C to +75°C	AM26S12XC	AM26S12AXC
Hermetic DIP	-55°C to +125°C	AM26S12DM	AM26S12ADM
Flat Pak	~55°C to +125°C	AM26S12FM	AM26S12AFM
Dice	-55°C to +125°C	AM26S12XM	AM26S12AXM

#### CONNECTION DIAGRAM



#### MAXIMUM RATINGS (Above which the useful life may be impaired)

Storage Temperature	-65°C to +150°C
Temperature (Ambient) Under Bias	-55°C to +125°C
Supply Voltage to Ground Potential (Pin 16 to Pin 8) Continuous	-0.5V to +7V
DC Voltage Applied to Outputs for High Output State	-0.5V to +V <sub>CC</sub> max.
DC Input Voltage	-0.5V to +5.5V
Output Current, Into Outputs (BUS)	200mA
Output Current, Into Outputs (Receiver)	30mA
DC Input Current	-30mA to +5.0mA

#### ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (Unless Otherwise Noted)

Am26S12XC-Am26S12AXC

 $V_{CC} = 5.0V \pm 5\%$  (COM Range)  $V_{CC} = 5.0V \pm 10\%$  (MIL Range) Note 1

Am26S12XM-Am26S12AXM

 $T_A = 0^{\circ} C \text{ to } +75^{\circ} C$   $T_A = -55^{\circ} C \text{ to } +125^{\circ} C$ 

Parameters	Description	Test Conditions	Min.	Typ.(Note 2)	Max.	Units
Icc	Power Supply Current	V <sub>CC</sub> = MAX.		46	70	mA
IBUS	Bus Leakage Current	V <sub>CC</sub> = MAX. or 0V; V <sub>BUS</sub> = 4.0V; Driver in OFF State			100	μА

#### **Driver Characteristics**

		0	COM'L	I <sub>OL</sub> = 100mA		0.7	8.0	Volts
$v_{OL}$	Output LOW Voltage	V <sub>CC</sub> = MIN. V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	•	I <sub>OL</sub> = 60mA		0.55	0.7	
(Note 1)		VIN - VIH OI VIL	VIIL	I <sub>OL</sub> = 100 mA		0.7	0.85	Volts
v <sub>iH</sub>	Input HIGH Voltage				2.0			Volts
VIL	Input LOW Voltage						0.8	Volts
v <sub>i</sub>	Input Clamp Voltage	V <sub>CC</sub> = MIN., I <sub>IN</sub> = -18mA					-1.2	Volts
IJ	Input Current at Maximum Input Voltage	V <sub>CC</sub> = MAX., V <sub>I</sub> = 5.5V					1.0	mA
I <sub>IH</sub>	Unit Load Input HIGH Current	V <sub>CC</sub> = MAX., V <sub>I</sub> = 2	.4V			1.0	40	μΑ
I <sub>IL</sub>	Unit Load Input LOW Current	V <sub>CC</sub> = MAX., V <sub>I</sub> = 0	.4V			-0.4	-1.Ġ	mA

#### **Receiver Characteristics**

v <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = MIN., I <sub>OH</sub> = -800μA V <sub>IN</sub> = V <sub>IL</sub> (Receiver)		2.4			Volts		
<b>v</b> <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = MIN., I <sub>OL</sub> = 20mA V <sub>IN</sub> = V <sub>IL</sub> (Receiver)			0.4	0.5	Volts		
VIH Input HIGH Level Threshold			=	Am26S12	1.8	2.0	2.2		
	Input HIGH Level Threshold	vel Threshold $\overline{E} = H$	Am26S12A	2.05	2.25	2.45	Volts		
			1	E = H	Am26S12	1.2	1.4	1.6	
V <sub>IL</sub> Input LOW Level Threshold	Input LOW Level Threshold	E=H	Am26S12A	1.0	1.2	1.4	Volts		
V <sub>TM</sub>	Input Threshold Margin	Ē=H		0.4			Volts		
los	Output Short Circuit Current	V <sub>CC</sub> = MAX., V <sub>OUT</sub> = 0.0V		-20		55	mA		


Notes: 1. For the Am26S12FM, Am26S12AFM the output current must be limited at 60mA or the maximum case temperature limited to 125°C for correct

2. Typical limits are at  $V_{CC} = 5.0 \text{ V}$ ,  $25^{\circ}$  C ambient and maximum loading.

#### Switching Characteristics (TA = 25°C, VCC = 5.0V)

Parameters	Description	Conditions	Min.	Тур.	Max.	Units
tPLH	Turn Off Delay Input to Bus	C <sub>LB</sub> = 15pF, R <sub>LB</sub> = 100Ω		7	11	ns
tPHL	Turn On Delay Input to Bus	$C_{LB} = 300 pF, R_{LB} = 50 \Omega$		14	21	ns
tPLH	Turn Off Delay Enable to Bus	$C_{LB}$ = 15pF, $R_{LB}$ = 50 $\Omega$		10	15	ns
tPHL	Turn On Delay Enable to Bus	$C_{LB}$ = 15pF, $R_{LB}$ = 50 $\Omega$		10	15	ns
tpLH	Turn Off Delay Bus to Output	C <sub>L</sub> = 15pF		18	26	ns
tPHL	Turn On Delay Bus to Output	C <sub>L</sub> = 15pF		18	26	ns

#### **SWITCHING CIRCUITS AND WAVEFORMS**







Figure 1. Bus Propagation Delays






Figure 2. Receiver Propagation Delays

### TRUTH TABLE Am26S12/26S12A

	Inpi	ITS	Outputs					
	Ē	ı	B	Z				
45.4	and Line	L	Н	L				
	L	н	ļ Ļ	н				
	н	, <b>x</b>	- Y	Ÿ				

H = HIGH Voltage Level L = LOW Voltage Level

X = Don't Care

Y = Voltage Level of Bus

Table I

MSI INTERFACING RULES

Interfacing	Equivalent Input Unit Lo			
Digital Family	HIGH	LOW		
Advanced Micro Devices 9300/2500 Series	1	1		
FSC Series 9300	. 1	1		
TI Series 54/7400	1	1		
Signetics Series 8200	2	2		
National Series DM 75/85	. 1	1		
DTL Series 930	12	1		

Table II

# **PERFORMANCE CURVES**

Am26S12 Typical Receiver Input Characteristic




Figure 3

# Am26S12A Typical Receiver Input Characteristic




Figure 4

# INPUT/OUTPUT CIRCUITRY




Figure 5





Figure 6



# **Quad Single-Ended Line Driver**

#### **Distinctive Characteristics**


- Quad single-ended driver for multi-channel common ground operation
- Single 5V power supply
- DTL, TTL compatible

- Short-circuit protected outputs
- Capable of driving  $50\Omega$  terminated transmission lines
- 100% reliability assurance testing in compliance with MIL-STD-883


#### **FUNCTIONAL DESCRIPTION**

The Am2614 is a DTL, TTL compatible line driver operating off a single 5V supply. The Am2614 is a quad inverting driver with two separate inputs and one common-strobe input for each pair of drivers. The device has active pull-up outputs for high-speed and HIGH capacitance drive. The Am2614 is ideal for single-ended transmission line driving, or as a high-speed, high-fan-out driver for semiconductor memory decoding, buffering, clock driving and general logic use.

The Am2614 has short circuit protected active pull-ups, and incorporates input clamp diodes to reduce the effect of line transients, and also is capable of driving  $50\Omega$  terminated transmission lines.








#### ORDERING INFORMATION

Package Temperature Type Range		Order Number
Hermetic DIP	-55°C to +125°C	AM2614DM
Flat Pak	~55°C to +125°C	AM2614FM
Dice	-55°C to +125°C	AM2614XM
Hermetic DIP	0°C to +70°C	AM2614DC
Molded DIP	0°C to +70°C	AM2614PC
Dice	0°C to +70°C	AM2614XC

# CONNECTION DIAGRAM Top View



4-33

# MAXIMUM RATINGS (Above which the useful life may be impaired)

Storage Temperature	-65°C to +150°C
Temperature (Ambient) Under Bias	-55°C to +125°C
Supply Voltage to Ground Potential (Pin 16 to Pin 8) Continuous	-0.5 V to +7 V
DC Voltage Applied to Outputs for HIGH Output State	$-0.5 \text{ V to } + \text{V}_{CC} \text{ max}$
DC Input Voltage	−0.5 V to +5.5 V
Output Current, Into Outputs	; mA
DC Input Current	Note 1

# **ELECTRICAL CHARACTERISTICS**

The following conditions apply unless otherwise noted:

Am2614XM (MIL) Am2614XC (COM'L)  $T_A = -55^{\circ} \text{C to } +125^{\circ} \text{C}$  $T_A = 0^{\circ} \text{C to } +70^{\circ} \text{C}$ 

V<sub>CC</sub>MIN. = 4.50V V<sub>CC</sub>MIN. = 4.75V  $V_{CC}MAX. = 5.50V$ 

V<sub>CC</sub>MAX. = 5.25V

# DC Characteristics (Note 2)

				LIMITS								
				TA MIN.			+25°C		$T_AMAX$ .			
Parameters	Description	Test	Conditions	Min.	Max.	Min.	Тур.	Max.	Min.	Max.	Units	
<b>v</b> oH	Output HIGH Voltage	V <sub>CC</sub> = MIN., I <sub>OH</sub> = -10mA		2.4		2.4	3.2		2.4		Volts	
	Output LOW Voltage	V <sub>CC</sub> = MIN.,	MIL		0.4		0.2	0.4		0.4	Volts	
VOL	Output LOW Voltage	IOL = 40mA	COM'L		0.45		0.2	0.45		0.45	Voits	
V	Input HIGH Voltage	\/ MIN	MIL	2.0		1.7	1.5		1.4		Volts	
V <sub>IH</sub> .	input nigh voitage	V <sub>CC</sub> = MIN.	COM'L	1.9		1.8	1.5		1.6		Voits	
V	1 1 OW V-1:	\/ MAY	MIL		0.8		1.3	0.9		0.8	Volts	
VIL	Input LOW Voltage	V <sub>CC</sub> = MAX.	COM'L		0.85		1.3	0.85		0.85	Voits	
le l	F Input Load Current	Input Load Current Voc	V <sub>CC</sub> = MAX.	VF = 0.4 V, MIL						l		
\		VCC - WAX.	V <sub>F</sub> = 0.45V, COM'L		-2.4	[	-1.65	-2.4	<u> </u>	-2.4	mA	
I <sub>R</sub>	Reverse Input Current	V <sub>CC</sub> = MAX.			90			90		90	μА	
		V <sub>R</sub> = 4.5V										
<sup>1</sup> sc	Short Circuit Current	$V_{CC} = MAX.,$ $V_{O} = 0V$				-40	-90	120			mA	
		V <sub>CC</sub> = MAX., Inputs = 0V			48.7		33	48.7		48.7		
IPD	Power Supply Current	V <sub>CC</sub> = 7.0V,	COM'L				46	70				
		Inputs = 0V	MIL				46	65.7				
	Davis on Outside Outside	V MAY	V <sub>CEX</sub> = 5.5V, MIL		100		10	100		200		
ICEX	Reverse Output Current	V <sub>CC</sub> = MAX.	V <sub>CEX</sub> = 5.25V, COM'L	,	100		10	100		200	μA	
V <sub>OLC</sub>	Output Low Clamp Voltage	V <sub>CC</sub> = MAX., I <sub>OLC</sub> = -40m	A				-0.8	-1.5			Volts	
v <sub>IC</sub>	Input Clamp Voltage	V <sub>CC</sub> = MIN., I <sub>IC</sub> = -12mA					-1.0	_1.5			Volts	


# Switching Characteristics (T<sub>A</sub> = 25°C unless otherwise specified)


		•	Am2614XM			Am2614XC				
Parameters	Description	Test Conditions	Min.	Typ.	Max.	Min.	Тур.	Max.	Units	
t <sub>pd+</sub>	Turn Off Delay	V <sub>CC</sub> = 5.0V, C <sub>L</sub> = 30pF,	1	8	12		8	15	ns	
t <sub>pd</sub> _	Turn On Delay	V <sub>M</sub> = 1.5V, Refer to Fig. 92		7	10		7	12	ns	


Notes: 1. Maximum current defined by DC input voltage.


<sup>2.</sup> For conditions shown as MIN. or MAX., use the appropriate value specified under Electrical Characteristics for the applicable device type or grade.


#### TYPICAL ELECTRICAL CHARACTERISTICS

















#### TYPICAL ELECTRICAL CHARACTERISTICS

**Transfer Characteristics** 







#### **USER NOTES**

SINGLE ENDED LINES. The Am2614 quad line driver and the Am2615 dual differential amplifier allow data to be transmitted with only a single data wire per channel and a common ground for typically 8 data wires. This single-ended mode of interconnection offers considerable savings in integrated circuit packages required and effectively halves the number of interconnections as compared to a balanced differential system. The method still gives ±15V common mode rejection and DC noise margin of interconnected TTL logic. The common ground wire should be twisted in with the data wires so that any injected noise is common to all wires. If a multiwire cable with screen is used one of the wires is used as the common ground line, and the screen is tied to ground at the driving end only.


MATCHING. Transmission lines can be matched in a number of ways. The most widely used method is to terminate the line at the receiving end in its characteristic impedance. This impedance is connected across the input terminals of the receiver. A  $130\Omega$  resistor is included at the + input of each receiver for matching twisted pairs and this resistor, or if the characteristic impedance is not  $130\Omega$ , a discrete resistor is connected between the two receiver inputs. This method of

matching causes a DC component in the signal. Power is dissipated in the resistor and the signal is attenuated. The DC component can be effectively removed by connecting a large capacitor in series with the terminating resistor.

The transmission line can also be terminated through the receiver power supply by placing equal value resistors from the + input of the receiver to V<sub>CC</sub> and from the — input to ground. This method again has the disadvantage that a DC signal component exists, attenuation occurs, and power is dissipated in the terminating resistors but it does allow multiplexed operation in the balanced differential mode.

An alternate method of matching at the receiver is to back match at the driver. A resistor is placed in series with the line so that the signal from the driver which is reflected at the high input impedance of the receiver is absorbed at the driver. This method does not have a DC component and therefore no attenuation occurs and power is not dissipated in the resistor. For balanced differential driving a resistor is required in series with each line. The table below shows the value of each matching resistor required for lines of different characteristic impedance.

# TYPICAL DC CHARACTERISTICS FOR MATCHING TO TRANSMISSION LINE



#### BACK MATCHING TABLE


	R <sub>м</sub> (ohms)
Zo	SINGLE ENDED
50	24
75	51
92	68 <sup>.</sup>
100	75
130	110
300	280
600	580
_	

#### LOADING RULES


			Fanout				
Input/Output	Pin No.'s	Input Unit Load	Input Output	Output LOW			
Strobe A	1	3	_	_			
Input A	2	1.5	_	_			
Input A	3	1.5	_	_			
Output A,	4	_	166	25			
Input A <sub>2</sub>	5	1.5		_			
Input A <sub>2</sub>	6	1.5					
Output A <sub>2</sub>	7		166	25			
GND	8	_	_	_			
Output B <sub>2</sub>	9		166	25			
Input B <sub>2</sub>	10	1.5	_				
Input B <sub>2</sub>	11	1.5	-				
Output B <sub>2</sub>	12	_	166	25			
Input B <sub>1</sub>	13	1,5					
Input B <sub>1</sub>	14	1.5	_				
Strobe B	15	3	_				
V <sub>CC</sub>	16		_				


# **APPLICATIONS**

# Single-Ended Back-Matched Operation With Common Ground



# SWITCHING CIRCUITS AND WAVEFORMS





$$\begin{split} & \text{INPUT PULSE} \\ & \text{Frequency} = 500 \text{ kHz} \\ & \text{Amplitude} = 3.0 \pm 0.1 \text{ V} \\ & \text{Pulse Width} = 110 \pm 10 \text{ ns} \\ & t_r = t_f \leq 5.0 \text{ ns} \end{split}$$

# Am2615/9615

#### **Dual Differential Line Receivers**


#### **Distinctive Characteristics:**


- Dual differential receiver (Am9615) pin-for-pin equivalent to the Fairchild 9615
- Dual differential receiver for single-ended data (Am2615)
- Single 5-volt supply
- High common-mode voltage range (±15 volts)
- Frequency response control, strobe, and internal terminating resistor
- · Am2615 has fail safe capability
- Choice of uncommitted collector or active pull-up outputs
- 100% reliability assurance testing in compliance with MIL-STD-883

# FUNCTIONAL DESCRIPTION


The Am2615 and Am9615 are dual differential line receivers designed to receive digital data from transmission lines and operate over the military and industrial temperature ranges using a single 5 volt supply. The Am2615 can receive 3 volt single ended and the Am9615 ±500 mV differential data in the presence of high level (±15 V) common mode voltages and deliver undisturbed logic levels to the following DTL or TTL circuitry. The response time of each receiver and thereby immunity to AC noise can be controlled by an external capacitor. A strobe is provided for each receiver together with a 1300 input terminating resistor. Each output has an uncommitted collector with an active pull-up network available on an adjacent pin.

The Am2615 is identical to the Am9615 except for the input offset (threshold) voltage. The Am2615 has an input threshold of  $\sim 1.5 \, \rm V$  compatible with DTL & TTL logic. The Am9615 has an input threshold of  $\sim 0 \, \rm V$ . The Am2615 can directly replace the Am9615 and give fall safe protection in differential systems where the input difference is  $> 2.0 \, \rm V$ .





Part Number	Package Type	Temperature Range	Order Number
	Hermetic DIP	-55°C to +125°C	AM2615DM
	Flat Pak	-55°C to +125°C	AM2615FM
Am2615	Dice	-55°C to +125°C	AM2615XM
	Hermetic DIP	0°C to +75°C	AM2615DC
	Molded DIP	0°C to +75°C	AM2615PC
	Dice	0°C to +75°C	AM2615XC
	Hermetic DIP	-55°C to +125°C	9615DM
	Flat Pak	-55°C to +125°C	9615FM
Am9615	Dice	-55°C to +125°C	AM9615XM
	Hermetic DIP	0°C to +75°C	9615DC
	Molded DIP	0°C to +75°C	9615PC
	Dice	0°C to +75°C	AM9615XC



MAXIMUM RATINGS (Above which the useful life may be impaired)

Storage Temperature	-65°C to +150°C
Temperature (Ambient) Under Bias	-55°C to +125°C
Supply Voltage to Ground Potential (Pin 16 to Pin 8) Continuous	-0.5 V to +7 V
DC Voltage Applied to Outputs for HIGH Output State	-0.5 V to +13.2 V
DC Strobe Input Voltage	-0.5 V to +5.5 V
DC Data Input Voltage	-20 V to +20 V
Output Current, Into Outputs	30 mA
DC Input Current	maximum current is defined by DC Input Voltage

# Am2615 ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Parameters		cription Test Conditions								
arameters	Description		Min Max	Min	Тур	Max	Min	Max	Units	
<b>V</b> <sub>OH</sub>	Output HIGH Voltage	$V_{CC} = MIN, I_{OH} = -5.0 \text{ mA}$ $V_{IN_{+}} = +0.8 \text{ V}, V_{IN_{-}} = 0 \text{ V}$		2.4	2.4	3.2		2.4		Volts
V <sub>OL</sub>	Output LOW Voltage	$V_{CC} = MAX$ $I_{OH} = 15.0 \text{ mA}$	MIL grade	0.40		.18	0.40		0.40	Volts
- OL	- Carpar 2011 Tonago	$V_{iN+} = +2.0 \text{ V}, V_{iN-} = 0 \text{ V}$	COM'L grade	0.45		.25	0.45		0.45	VOILS
I <sub>CEX</sub>	Output Leakage Current	$V_{CC} = MIN$ $V_{IN+} = 0 V$ $V_{CEX} = 12 V$	MIL grade	100			100		200	μА
*CEX	Output Leakage Outlent	$V_{IN-} = 0 \text{ V}$ $V_{IN-} = 4.5 \text{ V}$ $V_{CEX} = 5.25 \text{ V}$	COM'L grade	100			100		200	μΑ
I <sub>sc</sub>	Output Short Circuit	$V_{CC} = MAX$ $V_{OUT} = 0 V$	MIL grade	-15 -80	-15	-39	-80	15	-80	mA
	Current	$V_{IN+} = +0.8 \text{ V}$ $V_{IN-} = 0 \text{ V}$	COM'L grade	-14 -100	-14	-39	-100	-14	-100	
I <sub>IL</sub>	Input Load Current	$V_{CC} = MAX$ $V_{IN} = V_{OL MAX}$ , other input =	-0.9		-0.49	-0.7		-0.7	mA	
I <sub>IL(ST)</sub>	Strobe Input Low Current	$V_{CC} = MAX$ $V_{IN+} = +2$ $V_{ST} = V_{OL} MAX$ $V_{IN-} = 0 V$	2.4		-1.15	-2.4		-2.4	mA	
I <sub>IL(RC)</sub>	Response Control Input Load Current	$V_{CC} = MAX$ $V_{IN+} = +2$ $V_{RC} = V_{OL} MAX$ $V_{IN-} = 0 V$			1.2	-3.4				mA
V <sub>CM</sub>	Common Mode Voltage	$V_{CC} = 5.0 \text{ V } V_{iN+} - V_{iN-} =$	0.4 or 2.4 V	-15 +15	-15	±17.5	+15	15	+15	٧
I <sub>IH(ST)</sub>	Strobe Input HIGH	$V_{CC} = MIN$ $V_{ST} = 4.5 V$	MIL grade				2.0		5.0	μA
	Current	$V_{IN+} = +0.8 V$ $V_{IN-} = 0 V$	COM'L grade				5.0		10.0	. <b>*</b> 
	In the Davidson	$V_{CC} = 5.0 \text{ V}$	MIL grade		77	130	167			_
R <sub>IN</sub>	$R_{IN}$ Input Resistor $V_{IN+} = 0 \text{ V}$ $V_{RES} = 1.0 \text{ V}$		COM'L grade		74	130	179			Ω
<b>V</b> <sub>TH</sub>	Differential Input Threshold Voltage	$V_{CM} = 0 V$	+0.8 +2.0	+0.8	+1.5	+ 2.0	+0.8	+ 2.0	٧	
	Payer Cuanty Cuan-1	$V_{CC} = MAX$	MIL grade	50		28.7	50		50	mA
I <sub>CC</sub>	Power Supply Current	$V_{IN+} = +2.0 V$ $V_{IN-} = 0 V$	COM'L grade	50		28.7	50		50	IIIA

Switching Characteristics $(T_A = 25^{\circ}C)$		Am2615XM			Am2615XC				
Parameters		Test Conditions	Min	Тур	Max	Min	Тур	Max	Units
t <sub>pd+</sub> Turn Off Delay R <sub>L</sub>	$=$ 3.9 k $\Omega$	$V_{CC} = 5.0 \text{ V}, C_L = 30 \text{ pF}$ Refer to figure 4		30	50		30	75	ns
t <sub>pd</sub> _ Turn On Delay R <sub>L</sub>	$= 390 \Omega$			30	50		30	75	113
t <sub>pd+</sub> Turn Off Delay St	robe to Output	$R_L = 3.9 \text{ k}\Omega, C_L = 30 \text{ pF}$		7	12		7	15	no
t <sub>pd</sub> Turn On Delay Sti	robe to Output	$R_L = 390 \Omega$		10	15		10	20	ns

# Am9615 ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Am9615XM


Am9615XC


(COM'L grade)


4111941970	VCC = 4.75V to 5.25V 17			$T_A = Min$	LIMITS T <sub>A</sub> = 25°C	T <sub>A</sub> = Max	
arameters	Description	Test Conditions	· · · · · · · · · · · · · · · · · · ·	Min Max	Min Typ Max	Min Max	Units
<b>V</b> <sub>OH</sub>	Output HIGH Voltage	$V_{\rm CC}={ m MIN,\ I_{OH}}=-5.0~{ m mA}$ $V_{{ m IN}+}=-0.5~{ m V,\ V_{{ m IN}-}}=0~{ m V}$		2.4	2.4 3.2	2.4	Volts
<b>V</b> OL	Output LOW Voltage	$V_{CC} = MAX$ $I_{OH} = 15.0 \text{ mA}$	MIL grade	0.40	.18 0.40	0.40	Valta
OL	Output LOW Voltage	$V_{IN+} = +0.5 \text{ V}, \ V_{IN-} = 0$	COM'L grade	0.45	.25 0.45	0.45	Volts
	Output Leakage Current	$V_{CC} = MIN \qquad V_{CEX} = 12 \text{ V}$	MIL grade	100	100	000	
ICEX	Output Leakage Current	$V_{IN_{+}} = 0 \text{ V}  V_{IN_{-}} = V_{CC} V_{CEX} = 5.25 \text{ V}$	COM'L grade	100	100	200	μΑ
I <sub>sc</sub>	Output Short Circuit	$V_{CC} = MAX$ $V_{OUT} = 0 V$	MIL grade	-15 -80	-15 -39 -80	-15 -80	mA
	Current	$V_{ N+} = -0.5 \text{ V}$ $V_{ N-} = 0 \text{ V}$	COM'L grade	-14 -100	-14 -39 -100	-14 -100	
I <sub>IL</sub>	Input Load Current	$V_{CC} = MAX$ $V_{IN} = V_{OL MAX}$ , other input = $V_{CC}$		-0.9	-0.49 -0.7	-0.7	mA
I <sub>IL(ST)</sub>	Strobe Input Low Current	$V_{CC} = MAX$ $V_{IN+} = +0.5 V$ $V_{ST} = V_{OL MAX}$ $V_{IN-} = 0 V$		-2.4	-1.15 -2.4	-2.4	mA
I <sub>IL(RC)</sub>	Response Control Input Load Current	$egin{array}{lll} V_{CC} = MAX & V_{IN+} = +0 \ V_{RC} = V_{OL\ MAX} & V_{IN-} = 0\ V \end{array}$			-1.2 -3.4		mA
V <sub>CM</sub>	Common Mode Voltage	$V_{CC} = 5.0 \text{ V}$ $V_{IN+} - V_{IN-}$	= ±2.0 V	-15 +15	$-15 \pm 17.5 + 15$	-15 +15	٧
I <sub>IH(ST)</sub>	Strobe Input HIGH	$V_{CC} = MIN$ $V_{ST} = 4.5 V$	MIL grade		2.0	5.0	μΑ
	Current	$V_{ N+} = -0.5 \text{ V}$ $V_{ N-} = 0 \text{ V}$	COM'L grade		5.0	10.0	
ь	Input Decistor	$V_{CC} = 5.0 \text{ V}$	MIL grade		77 130 167		Ω
R <sub>IN</sub> .	Input Resistor	$V_{IN+} = 0 V$ $V_{RES} = 1.0 V$	COM'L grade		74 130 179		77
V <sub>TH</sub>	Differential Input Threshold Voltage	V <sub>CM</sub> = 0 V		-0.5 +0.5	$-0.5 \pm 0.02 + 0.5$	-0.5 +0.5	٧
		$V_{CC} = MAX$	MIL grade	50	28.7 50	50	
I <sub>cc</sub>	Power Supply Current	$V_{IN+} = +0.5 V$ $V_{IN-} = 0 V$	COM'L grade	50	28.7 50	50	mA


Switching Characteristics $(T_A = 25^{\circ}C)$				Am9615X	м		Am9615X	С	
Parameters		Test Conditions	Min	Тур	Max	Min	Тур	Max	Units
t <sub>pd+</sub> Turn Off Dela	$R_L = 3.9 \text{ k}\Omega$	$V_{CC} = 5.0 \text{ V}, C_1 = 30 \text{ pF}$		30	50		30	75	ns
t <sub>pd</sub> _ Turn On Dela	y $R_L = 390 \Omega$	Refer to figure 4		30	50		30	75	"
t <sub>pd+</sub> Turn Off Dela	y Strobe to Output	$R_L = 3.9 \text{ k}\Omega, C_L = 30 \text{ pF}$		7	12		7	15	ns
t <sub>od</sub> _ Turn On Dela	y Strobe to Output	$R_L = 390 \Omega$		10	15		10	20	] '''


# D. C. CHARACTERISTICS





























#### THRESHOLD CHARACTERISTICS


#### Am2615

# Am9615










# **SWITCHING TIME TEST CIRCUIT & WAVEFORMS**








Figure 4

#### FREQUENCY RESPONSE CONTROL



# Frequency Response Versus Capacitance




# Am2615/9615 LOADING RULES

			Input	Fan	out
ſ	Input/Output	Pin No.'s	Unit Load	Output HIGH	Output LOW _
Ì	Out	1	<u> </u>	o/c	10
	Active Pull-Up	2	_	83	_
er A	Response Control	3	_	_	
Receiver A	Strobe	4	1.5		_
ģ	+ In	5	0.5	_	
Ì	130 Ω	6		_	_
.	— In	7	0.5		
ſ	GND	8			_
1	– In	9	0.5		
	130 Ω	10		:	_
Receiver B	+ In	11	0.5		
Ş. ∤	Response Control	12		_	
Re	Strobe	13	1.5		_
	Active Pull-Up	14		83	_
. }	Out	15		o/c	10
(	V <sub>cc</sub>	16	_		

#### Am2615 STANDARD USAGE


#### Single-Ended-Back Matched Operation With Common Ground




# Am9615 STANDARD USAGE Differential Operation




Photograph of an Am9615 switching differential data in the presence of high common mode noise.



# Vertical = 2.0 V/Div. Horizontal = 50 ns/Div.



### **Metallization and Pad Layout**



53 X 58 Mils

# Quad MIL-188C and RS-232C Line Driver


#### **Distinctive Characteristics**

- Conforms to EIA RS-232C, CCITT V.24 and MIL-188C specifications
- Short circuit protected output
- Internal slew rate limiting


- Supply independent output swing
- 100% reliability assurance testing in compliance with MIL-STD-883
- TTL/DTL compatible input

#### **FUNCTIONAL DESCRIPTION**

The Am2616 is a quad line driver specifically designed to meet the EIA RS-232C, CCITT V. 24 and MIL-188C interface requirements. Each driver accepts DTL/TTL logic levels and converts them to the requisite levels for data transmission between equipment. The output slew rate of each driver is internally limited, but can be lowered by an external capacitor. All outputs are short circuit protected, and protected against fault conditions specified in RS-232C. A HIGH logic level on the inhibit input forces the driver output to VOL or mark state. For 188C interface the output impedance is guaranteed to be less than 100 ohms and the positive and negative output voltage amplitudes are guaranteed to be within 10 percent of each other.




# CIRCUIT DIAGRAM (One Driver Shown)



#### ORDERING INFORMATION

Package Type	Temperature Range	Order Number
Hermetic DIP	0°C to +75°C	AM2616DC
Molded DIP	$0^{\circ}$ C to $+75^{\circ}$ C	AM2616PC
Dice	0°C to +75°C	AM2616XC
Hermetic DIP	–55°C to +125°C	AM2616DM
Flat Pack	-55°C to +125°C	AM2616FM
Dice	–55°C to +125°C	AM2616XM

# CONNECTION DIAGRAM



# MAXIMUM RATINGS (Above which the useful life may be impaired)

-65°C to +150°C
−55°C to +125°C
+15 V
–15 V
±15 V
-1.5 V to +6 V
300°C

# **ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE** (Unless Otherwise Noted)

(COM'L)  $T_A = 0^\circ C$  to +75° C (MIL)  $T_A = -55^\circ C$  to +125° C  $V_{CC} = +12 \ V \pm 10\%$ ,  $V_{EE} = -12 \ V \pm 10\%$ ,  $R_L = 3 \ k\Omega$  unless otherwise noted

Parameters	Description	Test Conditions	Min.	<b>Typ.</b> (Note 1)	Max.	Units
<b>v</b> oH	Output HIGH Voltage (Note 2)	$V_{1N_1} = V_{1N_2} = V_{1NH1B1T} = 0.8 V$	+5.0	+6.0	+7.0	Volts
VOL	Output LOW Voltage (Note 2)	$V_{IN_1} = V_{IN_2} = V_{INHIBIT} = 2.0 V$	-7.0	-6.0	-5.0	Volts
VIH	Input HIGH Level	Guaranteed input logical HIGH voltage	2.0			Volts
VIL	Input LOW Level	Guaranteed input logical LOW voltage			0.8	Volts
I <sub>IL</sub>	Input LOW Current	$V_{IN_1} = V_{IN_2} = 0.4 \text{ V or } V_{INHIBIT} = 0.4 \text{ V}$		-1.2	-1.6	mA
I <sub>IH</sub>	Input HIGH Current	$V_{1N_1} = V_{1N_2} = 2.4 \text{ V or } V_{1NH1B1T} = 2.4 \text{ V}$			40	μА
lsc	Output Short Circuit Current (Positive) (Note 3)	$R_L = 0.0$ $V_{IN_1}$ or $V_{IN_2} = V_{INHIBIT} = 0.8 V$	-10	-17	-30	mA
I <sub>SE</sub>	Output Short Circuit Current (Negative) (Note 3)	$R_L = 0 \Omega$ $V_{IN_1}$ or $V_{IN_2} = V_{INHIBIT} = 2.0 V$	+10	+17	+30	mA
Icc	Total Positive Supply Current	$V_{IN_1} = V_{IN_2} = V_{INHIBIT} = 0.8 V$		19	28	mA
	January State Copply Sollone	V <sub>IN1</sub> = V <sub>IN2</sub> = V <sub>INHIBIT</sub> = 2.0 V		9.5	17	
I <sub>EE</sub>	Total Negative Supply Current	$V_{IN_1} = V_{IN_2} = V_{INHIBIT} = 0.8 V$		0	2	mA
'EE	Total regulive supply suitell	V <sub>IN1</sub> = V <sub>IN2</sub> = V <sub>INHIBIT</sub> = 2.0 V		-20	-30	.,,,,

Notes: 1. Typical values are at  $V_{CC}$  = 12 V,  $V_{EE}$  = -12 V,  $T_A$  = 25°C.

2.  $V_{OH}$  and  $V_{OL}$  are guaranteed to be equal within ±10 percent of each other for MIL-188C operation. (i.e.,  $V_{OH}$  = 6.0V then  $V_{OL}$  = -6.0V ±0.6V).


3. The I<sub>SC</sub> and I<sub>SE</sub> minimum limits guarantee the output impedance to be less than 100 ohms.


# Switching Characteristics ( $T_A = 25^{\circ}C$ , $V_{CC} = +12.0 \text{ V}$ , $V_{EE} = -12.0 \text{ V}$ )


Parameters	Description	Test Conditions	Min.	Typ.	Max.	Units
tPLH	Delay from Input LOW to Output HIGH	C <sub>L</sub> = 15 pF, R <sub>L</sub> = ∞		320	650	ns
tPHL	Delay from Input HIGH to Output LOW			320	650	ns
dV/dt (+)	Positive Slew Rate	$0 \text{ pF} \leq C_1 \leq 2500 \text{ pF}, R_1 \geqslant 3 \text{ k}\Omega$	4.0	15	30	V/μs
dV/dt()	Negative Slew Rate	орг ч ор ч 2500 рг, н р 3 км	-30	-15	-4.0	V/μs


# TYPICAL CHARACTERISTICS


**Transfer Characteristics** VCC = +12V













# **Short-Circuit Output Current** versus Temperature





# **DEFINITION OF TERMS**

### **FUNCTIONAL TERMS**


RS-232C A specification of the Electronic Industries Association that defines the electrical characteristics of data signals transmitted between two pieces of digital equipment.

R<sub>L</sub> Load resistance. The DC resistance between the driver output and ground.


MIL-188C A Military specification that defines the electrical interface and characteristics of data signals transmitted between two pieces of digital equipment.

CCITT V.24 A European specification similar to the MIL-188C and RS-232 specifications.

# **SWITCHING TEST CIRCUIT & VOLTAGE WAVEFORMS**




Note: Omit  $V_{1N2}$  for channels B, C and D.



Pulse Generator Rise Time = 10 ± 5ns.

# Metallization and Pad Layout



DIE SIZE 0.069" X 0.103"

# **Quad RS-232C Line Receiver**


#### **Distinctive Characteristics**

- Full military temperature range
- Compatible with EIA specification RS-232C
- Input signal range ± 30 volts


- Guaranteed input thresholds over full military temperature range
- 100% reliability assurance testing in compliance with MIL-STD-883
- Includes response control input and built-in hysterisis

#### **FUNCTIONAL DESCRIPTION**

The Am2617 is a quad line receiver whose electrical characteristics conform to EIA specification RS-232C. Each receiver has a single data input that can accept signal swings of up to ±30V. The output of each receiver is TTL/DTL compatible, and includes a  $2k\Omega$  resistor pull-up to VCC. An internal feedback resistor causes the input to exhibit hysterisis so that AC noise immunity is maintained at a high level even near the switching thresholds. For example, at 25°C when a receiver is in a LOW state on the output, the input may drop as LOW as 1.25 volts without affecting the output. The device is guaranteed to switch to the HIGH state when the input voltage is below 0.75V. Once the output has switched to the HIGH state, the input may rise to 1.75V without causing a change in the output. The Am2617 is guaranteed to switch to a LOW output when its input reaches 2.25V. Because of this hysterisis in switching thresholds, the device can receive signals with superimposed noise or with slow rise and fall times without generating oscillations on the output. The threshold levels may be offset by a constant voltage by applying a DC bias to the response control input. A capacitor added to the response control input will reduce the frequency response of the receiver for applications in the presence of high frequency noise spikes. The companion line driver is the Am2616.








# ORDERING INFORMATION

	Temperature Range	Order Number
Molded DIP	0°C to +75°C	AM2617PC
Hermetic DIP	0°C to +75°C	AM2617DC
Dice	0°C to +75°C	AM2617XC
Hermetic DIP	–55°C to +125°C	AM2617DM
Hermetic Flat Pack	–55°C to +125°C	AM2617FM
Dice	–55°C to +125°C	AM2617XM

# CONNECTION DIAGRAM Top View



Note: Pin 1 is marked for orientation.

# MAXIMUM RATINGS (Above which the useful life may be impaired)

Storage Temperature	-65°C to +175°C
Temperature (Ambient) Under Bias	–55°C to +125°C
Supply Voltage to Ground Potential (Pin 14 to Pin 7) Continuous	–0.5 V to +10 V
DC Voltage Applied to Outputs for High Output State	-0.5 V to +V <sub>CC</sub> max.
Input Signal Range	−30 V to +30 V
Output Current, Into Outputs	30 mA
DC Input Current	Defined by Input Voltage Limits

# ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (Unless Otherwise Noted)

 $T_A = 0^{\circ} C \text{ to } +75^{\circ} C$   $T_A = -55^{\circ} C \text{ to } +125^{\circ} C$ 

 $V_{CC} = 5.0 V \pm 5\%$  $V_{CC} = 5.0 V \pm 10\%$ 

Response control pin open.

Parameters	Description	Test Conditions	Min.	Typ. (Note 1)	Max.	Units
v <sub>OH</sub>	Output HIGH Voltage	I <sub>OH</sub> = -0.5 mA, V <sub>IN</sub> = 0.4 V or open	2.4	4.0		Volts
VOL	Output LOW Voltage	I <sub>OL</sub> = 10 mA, V <sub>IN</sub> = 3.0 V		0.2	0.45	Volts
	Input LOW Current	V <sub>IN</sub> = -3.0 V	-0.43			mA
'l∟		V <sub>IN</sub> = -25 V	-3.6		-8.3	lina .
L	Input HIGH Current	V <sub>IN</sub> = +3.0 V	0.43			^
'IH	input high current	V <sub>IN</sub> = +25 V	3.6		8,3	mA
Isc	Output Short Circuit Current	V <sub>IN</sub> = 0.0 V, V <sub>OUT</sub> = 0.0 V	1.9	2.5	3.8	mA
Icc	Power Supply Current	V <sub>CC</sub> = MAX.		20	26	mA

Note 1. Typical Limits are at  $V_{CC}$  = 5.0 V,  $25^{\circ}C$  ambient and maximum loading.

# Threshold Characteristics (Note 2)


Parameters	Description	Test Conditions	TA	Min.	Typ. (Note 1)	Max.	Units
			−55°C	2.3		3.1	
			0°C	1.9		2.5	1
V <sub>T+</sub>	Positive-Going Threshold Voltage	V <sub>OL</sub> = 0.45V, V <sub>CC</sub> = 5.0V	25°C	1.75	2.0	2.25	Volts
			75°C	1.45		1.90	
			125°C	1.20		1.65	
			−55°C	0.85		1.65	Volts
			0°C	0.75		1.40	
v <sub>T</sub> _	Negative-Going Threshold Voltage	V <sub>OH</sub> = 2.5V, V <sub>CC</sub> = 5.0V	25° C	0.75	0.95	1.25	
			75°C	0.60		1.10	
			125°C	0.50		0.95	

Notes: 1. Typical Limits are at  $V_{CC} = 5.0V$ ,  $25^{\circ}$ C ambient and maximum loading.

2. The input threshold margin for the device is greater than the voltage computed as the  $V_{T+}-V_{T-}$  value. For the minimum value see the input threshold margin versus temperature graph.

# Switching Characteristics ( $T_A = 25^{\circ}C$ , response control pin open, $C_L = 15 \text{ pF}$ )

Parameters	Description	Test Conditions	Min.	Тур.	Max.	Units
tpLH	Delay from Input LOW to Output HIGH	$R_L = 3.9 \text{ k}\Omega$		25	85	ns
tPHL	Delay from Input HIGH to Output LOW	R <sub>L</sub> = 390 Ω		25	50	ns
t <sub>r</sub>	Output Rise Time (10% to 90%)	R <sub>L</sub> = 3.9 kΩ		120	175	ns
tf	Output Fall Time (90% to 10%)	R <sub>L</sub> = 390 Ω		10	20	ns



# **DEFINITION OF TERMS**

# **FUNCTIONAL TERMS**


Response Control Pin A pin available on each receiver that allows the user to set the switching thresholds and frequency response of the receiver.


Threshold Voltage The voltage level on the input that will cause the output to change state. Because the device exhibits hysterisis, the LOW level input threshold is different from the HIGH level input threshold. Both thresholds can be moved by applying a bias to the response control pin.

RS-232C A specification of the Electronic Industries Association that defines the electrical characteristics of data signals transmitted between two pieces of digital equipment.


**Input Signal Range** The permitted range of DC voltages that can be applied to the receiver input without damage to the device.

# **SWITCHING TIME TEST CIRCUIT & WAVEFORMS**





# Metallization and Pad Layout



# **Quad Two-Input OC Bus Transceiver With Three-State Receiver**

#### **Distinctive Characteristics**

- Quad high-speed LSI bus-transceiver
- Open-collector bus driver
- Two-port input to D-type register on driver
- Bus driver output can sink 100 mA at 0.8V max.
- Receiver has output latch for pipeline operation
- Three-state receiver outputs sink 12 mA
- Advanced low-power Schottky processing
- 100% reliability assurance testing in compliance with MIL-STD-883

#### **FUNCTIONAL DESCRIPTION**

The Am2905 is a high-performance, low-power Schottky bus transceiver intended for bipolar or MOS microprocessor system applications. The device consists of four D-type edge-triggered flip-flops with a built-in two-input multiplexer on each. The flip-flop outputs are connected to four open-collector bus drivers. Each bus driver is internally connected to one input of a differential amplifier in the receiver. The four receiver differential amplifier outputs drive four D-type latches that feature three-state outputs.


This LSI bus transceiver is fabricated using advanced low-power Schottky processing. All inputs (except the BUS inputs) are one LS unit load. The open-collector bus output can sink up to 100 mA at 0.8V maximum. The BUS input differential amplifier contains disconnect protection diodes such that the bus is fail-safe when power is not applied. The bus enable input ( $\overline{BE}$ ) is used to force the driver outputs to the high-impedance state. When  $\overline{BE}$  is HIGH, the driver is disabled. The open-collector structure of the driver allows wired-OR operations to be performed on the bus.

The input register consists of four D-type flip-flops with a buffered common clock and a two-input multiplexer at the input of each flip-flop. A common select input (S) controls the four multiplexers. When S is LOW, the A<sub>i</sub> data is stored in the register and when S is HIGH, the B<sub>i</sub> data is stored. The buffered common clock (DRCP) enters the data into this driver register on the LOW-to-HIGH transition.


Data from the A or B inputs is inverted at the BUS output. Likewise, data at the BUS input is inverted at the receiver output. Thus, data is non-inverted from driver input to receiver output. The four receivers each feature a built-in D-type latch that is controlled from the buffered receiver latch enable ( $\overline{RLE}$ ) input. When the  $\overline{RLE}$  input is LOW, the latch is open and the receiver outputs will follow the bus inputs (BUS data inverted and  $\overline{OE}$  LOW). When the  $\overline{RLE}$  input is HIGH, the latch will close and retain the present data regardless of the bus input. The four latches have three-state outputs and are controlled by a buffered common three-state control ( $\overline{OE}$ ) input. When  $\overline{OE}$  is HIGH, the receiver outputs are in the high-impedance state.

#### ORDERING INFORMATION


emperature Range	Order Number
C to +70°C C to +70°C C to +125°C	AM2905PC AM2905DC AM2905XC AM2905DM AM2905FM



# CONNECTION DIAGRAM Top View



Note: Pin 1 is marked for orientation.



MAXIMUM RATINGS (Above which the useful life may be impaired)

Storage Temperature	-65°C to +150°C
Temperature (Ambient) Under Bias	–55°C to +125°C
Supply Voltage to Ground Potential	-0.5V to +7V
DC Voltage Applied to Outputs for HIGH Output State	-0.5V to +V <sub>CC</sub> max.
DC Input Voltage	-0.5V to +5.5V
DC Output Current, Into Outputs (Except Bus)	30mA
DC Output Current, Into Bus	200 mA
DC Input Current	-30mA to +5.0mA

# **ELECTRICAL CHARACTERISTICS**

The following conditions apply unless otherwise noted:

# BUS INPUT/OUTPUT CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE

Parameters	Description	Test Con	Min.	Typ. (Note 2)	Max.	Units		
	Bus Output LOW Voltage		1 <sub>OL</sub> = 40mA			0.32	0.5	
VOL		V <sub>CC</sub> = MIN.	IOL = 70mA			0.41	0.7	Volts
			IOL = 100 mA			0.55	0.8	]
			V <sub>O</sub> = 0.4V				-50	
lo	Bus Leakage Current	V <sub>CC</sub> = MAX.	V <sub>O</sub> = 4.5V	MIL			200	μА
			VO = 4.5V	COM'L			100	
OFF	Bus Leakage Current (Power OFF)	V <sub>O</sub> = 4.5V					100	μА
V <sub>TH</sub>	Receiver Input HIGH	D		MIL	2.4	2.0		Volts
	Threshold	bus enable - 2,4V	Bus enable = 2.4V		2.3	2.0		Voits
VTL	Receiver Input LOW	eiver Input LOW Bus enable = 2.4V		MIL		2.0	1.5	Volts
" L	Threshold	Dus chable - 2,4V		COM'L		2.0	1.6	]

# **ELECTRICAL CHARACTERISTICS**

The following conditions apply unless otherwise noted:

# DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE

Parameters	Description	Test Cor	nditions (Note	: 1)	Min.	<b>Typ.</b> (Note 2)	Max.	Units
v <sub>oh</sub>	Receiver Output	V <sub>CC</sub> = V <sub>IN</sub>	MIL, IOH	= -1.0mA	2.4	3.4		Volts
VOH	HIGH Voltage	VIN = VIL or VIH	COM'L, IC	)H = -2.6 mA	2.4	3.4		VOITS
		V <sub>CC</sub> = MIN.	IOL = 4m/			0.27	0.4	
VOL	Receiver Output LOW Voltage	V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub>	1 <sub>OL</sub> = 8m/	1		0.32	0.45	Volts
	LOW Voltago	TIN TIE STOTIA	IOL = 12m	ıA		0.37	0.5	
v <sub>IH</sub>	Input HIGH Level (Except Bus)	Guaranteed input logical HIGH for all inputs		2.0			Volts	
.,	Input LOW Level	Guaranteed input logi	cal LOW	MIL			0.7	
VIL	(Except Bus)	for all inputs		COM'L			0.8	Volts
V <sub>I</sub>	Input Clamp Voltage (Except Bus)	V <sub>CC</sub> = MIN., I <sub>IN</sub> = -18mA			,		1.5	Volts
IIL	Input LOW Current (Except Bus)	V <sub>CC</sub> = MAX., V <sub>IN</sub> = 0	).4V				-0.36	mA
Iн	Input HIGH Current (Except Bus)	VCC = MAX., VIN =	2.7V				20	μА
lı .	Input HIGH Current (Except Bus)	V <sub>CC</sub> = MAX., V <sub>IN</sub> = !	5.5V				100	μА
10	Receiver Off-State	V <sub>CC</sub> = MAX.		V <sub>O</sub> = 2.4 V			20	
.0	Output Current	ACC - MAY		V <sub>O</sub> = 0.4 V			-20	μА
Isc	Receiver Output Short Circuit Current	V <sub>CC</sub> = MAX.			-12		-65	mA
<sup>I</sup> CC	Power Supply Current	V <sub>CC</sub> = MAX., All inpu	ıts = GND			69	105	mA

# SWITCHING CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE


				\m2905XI	VI	Am2905XC			
Parameters	Description	Test Conditions	Min.	Typ. (Note 2)	Max.	Min.	Typ. (Note 2)	Max.	Units
tPHL	Driver Clock (DRCP) to Bus	· · · · · · · · · · · · · · · · · · ·		21	40		21	36	
tPLH	Driver Clock (DRCP) to Bus	C <sub>L</sub> (BUS) = 50pF		21	40		21	36	ns
tPHL	Bus Enable (BE) to Bus	$R_L$ (BUS) = $50\Omega$		13	26		13	23	ns
tPLH	Bus Enable (BE) to Bus	<u> </u>		13	26		13	23	112
ts	Data Inputs (A or B)		25			23			ns
t <sub>h</sub>	Data Inputs (A or B)		8.0			7.0			113
t <sub>s</sub>	Select Input (S)	•	33			30			ns
th	Select Tiput (S)		8.0	-	-	7.0			
tpW	Driver Clock (DRCP) Pulse Width (HIGH)		28		,	25			ns
tPLH	Bus to Receiver Output			18	37		18	34	
tPHL	(Latch Enable)	C <sub>L</sub> = 15pF		-18	37		18	34	ns
tPLH	Latch Enable to Receiver Output	$R_L = 2.0 k\Omega$		21	37		21	34	ns
tPHL	Laten Enable to Receiver Output			21	37		21	34	115
ts	Production of Francisco (DEF)		21			18			ns
th	Bus to Latch Enable (RLE)		7.0			5.0			'''
<sup>t</sup> ZH	0.40			14	28		14	25	ns
tZL	Output Control to Receiver Output			14	28		14	25	] ""
tHZ	Output Control to Receiver Output			14	28		14	25.	ne
tLZ	Output Control to Receiver Output			14	28		14	25	ns

Notes: 1. For conditions shown as MIN, or MAX., use the appropriate value specified under Electrical Characteristics for the applicable device type.

<sup>2.</sup> Typical limits are at  $V_{CC} = 5.0 \,\text{V}$ ,  $25^{\circ} \,\text{C}$  ambient and maximum loading.


<sup>3.</sup> Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.


# INPUT/OUTPUT CURRENT INTERFACE CONDITIONS




Note: Actual current flow direction shown,

# **TYPICAL PERFORMANCE CURVES**






# Receiver Threshold Variation



# **SWITCHING WAVEFORMS**



Note: Bus to Receiver output delay is measured by clocking data into the driver register and measuring the BUS to R combinatorial delay.

# **FUNCTION TABLE**

			INPUT	s			INTER TO DE	RNAL	BUS	ОИТРИТ	FUNCTION
S	Ai	Bį	DRCP	BE	RLE	ŌĒ	Di	Qi	BUSi	Ri	
X	Х	Х	Х	Н	Х	Х	Х	Х	Z	X	Driver output disable
X	Х	Х	X	X	Х	Н	Х	Х	Х	Z	Receiver output disable
Х	Х	Х	X	Н	٦	L	Х	L	L	Н	Driver output disable and receive data
X	×	×	х	Н	L	L	×	н	Н	} . ∟	via Bus input
X	Х	Х	Х	Х	Н	Х	Х	NC	Х	Х	Latch received data
L	L	Х	1	Х	Х	Х	L	X	Х	Х	
L	н	х	↑	X	X	Х	Н	Х	×	×	Load driver register
Н	X	L	1	×	×	×	L.	X	X.	×	Load driver register
Н	х	Н	1	×	X	×	Н	X	Х	X	
Х	Х	Х	٦	Х	Х	х	NC	Х	Х	X	No driver clock restrictions
X	x	X	Н	Х	X	x	NC	χ.	×	×	NO driver clock restrictions
X	Х	X	Х	L	X	×	L	Х	Н	Х	D.: D
X	×	×	X	. L	x	X	Н	х	L	×	Drive Bus

H= HIGH

BE

RLE

= HIGH Impedance NC = No change

X = Don't care

↑ = LOW-to-HIGH transition

i = 0, 1, 2, 3

#### **DEFINITION OF FUNCTIONAL TERMS**

 $A_0$ ,  $A_1$ ,  $A_2$ ,  $A_3$  The "A" word data input into the two input multiplexer of the driver register.

The "B" word data input into the two  $B_0$ ,  $B_1$ ,  $B_2$ ,  $B_3$ input multiplexers of the driver register.

S Select. When the select input is LOW, the A data word is applied to the driver reqister. When the select input is HIGH, the

B word is applied to the driver register.

DRCP Driver Clock Pulse. Clock pulse for the driver register.

> Bus Enable. When the Bus Enable is HIGH, the four drivers are in the high impedance

BUS<sub>0</sub>, BUS<sub>1</sub> The four driver outputs and receiver inputs (data is inverted). BUS<sub>2</sub>, BUS<sub>3</sub>

R<sub>0</sub>, R<sub>1</sub>, R<sub>2</sub>, R<sub>3</sub> The four receiver outputs. Data from the bus is inverted while data from the A or B


inputs is non-inverted. Receiver Latch Enable, When RLE is

LOW, data on the BUS inputs is passed through the receiver latches. When RLE is HIGH, the receiver latches are closed and will retain the data independent of all other inputs.


OE Output Enable. When the OE input is

> HIGH, the four three state receiver outputs are in the high-impedance state.


#### LOAD TEST CIRCUIT




# Metallization and Pad Layout



# APPLICATIONS



The Am2905 is a universal Bus Transceiver useful for many system data, address, control and timing input/output interfaces.



Using the Am2905 and Am26S10 in a terminated Bus system for the Am9080 MOS Microprocessor.

#### LOADING RULES (In Unit Loads)

			Fan	-out
Input/Output	Pin No.'s	Input Unit Load	Output HIGH	Output LOW
RLE	1	1		
R <sub>0</sub>	2	_	50/130	33
В <sub>0</sub>	3	1	_	
·A <sub>0</sub>	4	1	-	
BUS <sub>0</sub>	5		ос	BUS
GND <sub>1</sub>	. 6			
BUS <sub>1</sub>	7	-	ос	BUS
A <sub>1</sub>	8	1	_	
B <sub>1</sub>	9	1	_	_
R <sub>1</sub>	10	_	50/130	33
BE	11	1		
ŌĒ	12	1	_	_
s	13 ·	1	_	
R <sub>2</sub>	14	_	50/130	33
B <sub>2</sub>	15	1		
A <sub>2</sub>	16	1		_
BUS <sub>2</sub>	17		· oc	BUS
GND <sub>2</sub>	18			· –
BUS <sub>3</sub>	19		ос	BUS
A <sub>3</sub>	20	· 1	,-	_
В3	21	. 1		_
R <sub>3</sub>	22	<u> </u>	50/130	33
DRCP	23	1		
V <sub>CC</sub>	24			

A Low Power Schottky TTL Unit Load is defined as  $20\mu A$  measured at 2.7V HIGH and -0.36 mA measured at 0.4V LOW.


#### **UNIT LOAD DEFINITIONS**

	н	GH	LOW			
SERIES	Current	Measure Voltage	Current	Measure Voltage		
Am25/26/2700	40 µA	2.4 V	-1.6mA	0.4 V		
Am25S/26S/27S	50μA	2.7 V	-2.0mA	0.5 V		
Am25L/26L/27L	20μΑ	2.4 V	-0.4 mA	0.3 V		
Am25LS/26LS/27LS	20μΑ	2.7 V	-0.36 mA	0.4 V		
Am54/74	40 µA	2.4 V	-1.6mA	0.4 V		
54H/74H	50μA	2.4 V	-2.0mA	0.4 V		
Am54S/74S	50μA	2.7 V	-2.0mA	0.5 V		
54L/74L (Note 1)	20 μΑ	2.4 V	-0.8mA	0.4 V		
54L/74L (Note 1)	10μΑ	2.4 V	-0.18m <b>%</b>	0.3 V		
Am54LS/74LS	20μΑ	2.7 V	-0.36 mA	0.4 V		
Am9300	40 μA	2.4 V	-1.6mA	0.4 V		
Am93L00	20μΑ	2.4 V	-0,4mA	0.3 V		
Am93S00	50μA	2.7 V	-2.0 mA	0.5 V		
Am75/85	40μΑ	2.4 V	-1.6mA	0.4 V		
Am8200	40 μA	4.5 V	-1.6mA	0.4 V		

Note: 1. 54L/74L has two different types of standard inputs.

# **PARAMETERS MEASUREMENTS**


# SET-UP, HOLD, AND RELEASE TIMES




Notes: 1. Diagram shown for HIGH data only. Output transition may be opposite sense.

2. Cross hatched area is don't care condition.

# **PULSE WIDTH**



# **ENABLE AND DISABLE TIMES**



Notes: 1. Diagram shown for Input Control Enable-LOW and Input Control Disable-HIGH.

2.  $S_1$  and  $S_2$  of Load Circuit are closed except where shown,

Note: 1, Pulse Generator for AII Pulses: Rate  $\leqslant$  1.0MHz; Z  $_{O}$  = 50  $\!\Omega$ ; t  $_{f}$   $\leqslant$  6.0ns; t  $_{f}$   $\leqslant$  9.0ns.

# Quad Two-Input OC Bus Transceiver With Parity

#### Distinctive Characteristics

- Quad high-speed LSI bus transceiver.
- Open-collector bus driver.
- Two-port input to D-type register on driver.
- Bus driver output can sink 100 mA at 0.8V max.
- Internal odd 4-bit parity checker/generator.
- Receiver has output latch for pipeline operation.
- Receiver outputs sink 12 mA.
- Advanced low-power Schottky processing.
- 100% reliability assurance testing in compliance with MIL-STD-883.

#### **FUNCTIONAL DESCRIPTION**


The Am2906 is a high-performance, low-power Schottky bus transceiver intended for bipolar or MOS microprocessor system applications. The device consists of four D-type edge-triggered flip-flops with a built-in two-input multiplexer on each. The flip-flop outputs are connected to four open-collector bus drivers. Each bus driver is internally connected to one input of a differential amplifier in the receiver. The four receiver differential amplifier outputs drive four D-type latches. The device also contains a four-bit odd parity checker/generator.

This LSI bus transceiver is fabricated using advanced low-power Schottky processing. All inputs (except the BUS inputs) are one LS unit load. The open-collector bus output can sink up to 100 mA at 0.8V maximum. The BUS input differential amplifier contains disconnect protection diodes such that the bus is fail-safe when power is not applied. The bus enable input ( $\overline{BE}$ ) is used to force the driver outputs to the high-impedance state. When  $\overline{BE}$  is HIGH, the driver is disabled. The open-collector structure of the driver allows wired-OR operations to be performed on the bus.

The input register consists of four D-type flip-flops with a buffered common clock and a two-input multiplexer at the input of each flip-flop. A common select input (S) controls the four multiplexers. When S is LOW, the A<sub>i</sub> data is stored in the register and when S is HIGH, the B<sub>i</sub> data is stored. The buffered common clock (DRCP) enters the data into this driver register on the LOW-to-HIGH transition.

Data from the A or B input is inverted at the BUS output. Likewise, data at the BUS input is inverted at the receiver output. Thus, data is non-inverted from driver input to receiver output. The four receivers each feature a built-in D-type latch that is controlled from the buffered receiver latch enable ( $\overline{RLE}$ ) input. When the  $\overline{RLE}$  input is LOW, the latch is open and the receiver outputs will follow the bus inputs (BUS data inverted). When the  $\overline{RLE}$  input is HIGH, the latch will close and retain the present data regardless of the bus input.

The Am2906 features a built-in four-bit odd parity checker/generator. The bus enable input ( $\overline{BE}$ ) controls whether the parity output is in the generate or check mode. When the bus enable is LOW (driver enabled), odd parity is generated based on the A or B field data input to the driver register. When  $\overline{BE}$  is HIGH, the parity output is determined by the four latch outputs of the receiver. Thus, if the driver is enabled, parity is generated and if the driver is in the high-impedance state, the BUS parity is checked.




# CONNECTION DIAGRAM Top View



Note: Pin 1 is marked for orientation.

#### ORDERING INFORMATION

Package Type	Temperature Range	Order Number
Molded DIP	0°C to +70°C	AM2906PC
Hermetic DIP	0°C to +70°C	AM2906DC
Dice	0°C to +70°C	AM2906XC
Hermetic DIP	–55°C to +125°C	AM2906DM
Hermetic Flat Pak	–55°C to +125°C	AM2906FM
Dice	–55°C to +125°C	AM2906XM



# MAXIMUM RATINGS (Above which the useful life may be impaired)

Storage Temperature	-65°C to +150°C
Temperature (Ambient) Under Bias	−55°C to +125°C
Supply Voltage to Ground Potential	-0.5V to +7V
DC Voltage Applied to Outputs for HIGH Output State	$-0.5V$ to $+V_{CC}$ max.
DC Input Voltage	-0.5V to +5.5V
DC Output Current, Into Outputs (Except Bus)	30mA
DC Output Current, Into Bus	200 mA
DC Input Current	-30mA to +5.0mA

# **ELECTRICAL CHARACTERISTICS**

The following conditions apply unless otherwise noted:

Am2906XC (COM'L) Am2906XM (MIL)

 $T_A = 0^{\circ} C \text{ to } +70^{\circ} C$   $V_{CC} \text{ MIN.} = 4.75V$   $T_A = -55^{\circ} C \text{ to } +125^{\circ} C$   $V_{CC} \text{ MIN.} = 4.50V$ 

V<sub>CC</sub> MAX. = 5.25V V<sub>CC</sub> MAX. = 5.50V

# BUS INPUT/OUTPUT CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE

Parameters	Description	Test Conditions (Note 1)				l yp. (Note 2)	Max.	Units
		I <sub>OL</sub> = 40mA				0.32	0.5	
V <sub>OL</sub>	Bus Output LOW Voltage		IOL = 70mA			0.41	0.7	Volts
			I <sub>OL</sub> = 100mA			0.55	0.8	1
			V <sub>O</sub> = 0.4V				-50	
10	Bus Leakage Current	V <sub>CC</sub> = MAX.	VO = 4.5V	MIL			200	μΑ
				COM'L			100	
OFF	Bus Leakage Current (Power OFF)	V <sub>O</sub> = 4.5V			ř		100	μΑ
V <sub>TH</sub>	Receiver Input HIGH	Bus enable = 2.4V		MIL	2.4	2.0		Volts
* 1.11	Threshold	Bus eliable - 2,4 v		COM'L	2.3	2.0		VOITS
VTL	Receiver Input LOW	Bus enable = 2.4V		MIL		2.0	1.5	Volts
	Threshold			COM'L		2.0	1.6	

# **ELECTRICAL CHARACTERISTICS**

The following conditions apply unless otherwise noted:

# DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE

Parameters	Description	Test Cond	Mín.	Typ. (Note 2)	Max.	Units		
	Receiver Output	V <sub>CC</sub> = MIN.	MIL	I <sub>OH</sub> = -1mA	2.4	3.4		
Voн	HIGH Voltage	$V_{IN} = V_{IL}$ or $V_{IH}$	COM'L	1 <sub>OH</sub> = -2.6mA	2.4	3.4		Volts
VOH	Parity Output	V <sub>CC</sub> = MIN., I <sub>OH</sub> = -	660µA	MIL	2.5	3.4		VOILS
	HİGH Voltage	$V_{IN} = V_{IH}$ or $V_{IL}$		COM'L	2.7	3.4		
		N - MIN	IOL = 4r	nA		0.27	0.4	
V <sub>OL</sub>	Output LOW Voltage (Except Bus)	V <sub>CC</sub> = MIN, V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub>	IOL = 8r	nA		0.32	0.45	Volts
	(2.00)	AIM - AIT OLAIH	I <sub>OL</sub> = 12	lmA		0.37	0.5	
V <sub>IH</sub>	Input HIGH Level (Except Bus)	Guaranteed input logical HIGH for all inputs		2.0			Volts	
V	Input LOW Level	Guaranteed input logical LOW MIL	MIL			0.7	Volts	
VIL	(Except Bus)	for all inputs		COM'L			0.8	Voits
V <sub>I</sub>	Input Clamp Voltage (Except Bus)	V <sub>CC</sub> = MIN., I <sub>IN</sub> = -	18mA				-1.2	Volts
l <sub>IL</sub>	Input LOW Current (Except Bus)	V <sub>CC</sub> = MAX., V <sub>IN</sub> = (	0.4V				-0.36	mA
ин	Input HIGH Current (Except Bus)	V <sub>CC</sub> = MAX., V <sub>IN</sub> = :	2.7V				20	μА
ij	Input HIGH Current (Except Bus)	V <sub>CC</sub> = MAX., V <sub>IN</sub> = 5.5V					100	μА
Isc	Output Short Circuit Current (Except Bus)	V <sub>CC</sub> = MAX.			-12		-65	mA
¹cc	Power Supply Current	V <sub>CC</sub> = MAX., All inp	uts = GND		l	72	105	mA

# SWITCHING CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE


			P	Am2906XM			Am2906XC		
Parameters	Description	Test Conditions	Min.	<b>Typ.</b> (Note 2)	Max.	Min.	Typ. (Note 2)	Max.	Units
t <sub>PHL</sub>				21	40		21	36	ns
tPLH	Driver Clock (DRCP) to Bus	C <sub>L</sub> (BUS) = 50pF R <sub>L</sub> (BUS) = 50Ω		21	40		21	36	
tPHL	Bus Enable (BE) to Bus			13	26		13	23	nš
tPLH	Bus Enable (BE) to Bus			13	26		13	23	
t <sub>S</sub>	Data Inputs (A or B)		25			23			ns
th	Data inputs (A of B)		8.0			7.0			
t <sub>S</sub>	Select Inputs (S)		33			30			ns .
th	Select Inputs (3)		8.0			7.0			
tpW	Clock Pulse Width (HIGH)		28			25			ns
tPLH	Bus to Receiver Output			18	37		18	34	ns
tPHL	(Latch Enabled)			1,8	37		18	34	ļ
tPLH	Latch Enable to Receiver Output	0 45.5		21	37		21	34	ns
tPHL	Laten Enable to Neceiver Output	$C_L = 15pF$ $R_1 = 2.0k\Omega$		21	37		21	34	
t <sub>S</sub>	Bus to Latch Enable (RLE)	HL - 2.0832	21			18			ns
th	Bus to Later Enable (NEE)		7.0			5.0			
tPLH	A or B Data to Odd Parity Output		L	21	40	<u> </u>	21	36	ns
t <sub>PHL</sub>	(Driver Enabled)			21	40		21	36	
tPLH	Bus to Odd Parity Output			21	40		21	36	ns
tPHL	(Driver Inhibited, Latch Enabled)			21	40		21	36	
tPLH	Latch Enable (RLE) to			21	40		21	36	ns
tPHL	Odd Parity Output		1	21	40	1	21	36	"

Notes: 1. For conditions shown as MIN, or MAX,, use the appropriate value specified under Electrical Characteristics for the applicable device type.

<sup>2.</sup> Typical limits are at V<sub>CC</sub> = 5.0 V, 25°C ambient and maximum loading.


<sup>3.</sup> Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.

# INPUT/OUTPUT CURRENT INTERFACE CONDITIONS



Note: Actual current flow direction shown.


# TYPICAL PERFORMANCE CURVES




-55 -35 -15 5 25 45 65 85 105 125

 $T_{\mbox{\scriptsize A}}$  – AMBIENT TEMPERATURE – °C

**Bus Output Low Voltage** 



# SWITCHING WAVEFORMS



Note: Bus to Receiver output delay is measured by clocking data into the driver register and measuring the  $\overline{\text{BUS}}$  to R combinatorial delay.

#### **FUNCTION TABLE**

			INPUT	s			INTE TO DI	RNAL	BUS	ОИТРИТ	FUNCTION	
S	Αį	Bi	DRCP	BE	RLE	ŌĒ	Di	$\alpha_{i}$	BUSi	Ri		
Х	Х	Х	Х	• Н	Х	Х	Х	Х	Z	X.	Driver output disable	
Х	X	Х	Х	x	Х	Н	Х	Х	Х	Z	Receiver output disable	
Х	Х	X	Х	Н	٦	L	Х	L	L	н	Driver output disable and receive data	
×	×	×	x	Н	L	L	×	н	н	L	via Bus input	
Х	Х	Х	Х	Х	Н	Х	Х	NC	Х	Х	Latch received data	
L	L	X	1	Х	Х	Х	L	Х	Х	Х		
L	н	Х	1 .	X	Χ.	Х	н	×	×	×	Load driver register	
Н	Х	L	1	Х	×	×	L	X	х	×	Load differ register	
н	Х	Н	1	X	×	Х	Н	X	X	×		
Х	Х	Х	٦	Х	Х	Х	NC	Х	Х	×	No driver clock restrictions	
X	х	х	Н	Х	×	Х	NC	X	х	×	NO driver clock restrictions	
Х	Х	X	Х	L	X	Х	L	Х	Н	х		
х	х	X	X,	L	×	Х	н	X	L	x	Drive Bus	

H = HIGH L = LOW

S

DRCP

BE

ŌĒ

Z = HIGH Impedance NC = No change

X = Don't care

= LOW-to-HIGH transition

i = 0, 1, 2, 3

# **DEFINITION OF FUNCTIONAL TERMS**

 $A_0$ ,  $A_1$ ,  $A_2$ ,  $A_3$  The "A" word data input into the two input multiplexer of the driver register.

The "B" word data input into the two B<sub>0</sub>, B<sub>1</sub>, B<sub>2</sub>, B<sub>3</sub>

input multiplexers of the driver register.

Select. When the select input is LOW, the A data word is applied to the driver reqister. When the select input is HIGH, the

B word is applied to the driver register.

Driver Clock Pulse. Clock pulse for the driver register.

Bus Enable. When the Bus Enable is HIGH, the four drivers are in the high impedance

BUSO, BUS1 The four driver outputs and receiver in- $\overline{\text{BUS}}_2$ ,  $\overline{\text{BUS}}_3$ puts (data is inverted).

R<sub>0</sub>, R<sub>1</sub>, R<sub>2</sub>, R<sub>3</sub> The four receiver outputs. Data from the bus is inverted while data from the A or B


inputs is non-inverted.

RLE Receiver Latch Enable. When RLE is LOW, data on the BUS inputs is passed through the receiver latches. When RLE is HIGH, the receiver latches are closed and will retain the data independent of


all other inputs.

Output Enable. When the OE input is HIGH, the four three state receiver outputs are in the high-impedance state.


# LOAD TEST CIRCUIT




#### Metallization and Pad Layout



DIE SIZE 0.080" X 0.130"





Using the Am2906 and Am26S10 in a terminated Bus system for the Am9080 MOS Microprocessor.

# LOADING RULES (In Unit Loads)

_			
-a	n-	Oι	ıτ

			Fan	out	
1	D: N /	Input	Output	Output	
Input/Output	Pin No. s	Unit Load	HIGH	LOW	
RLE	1	1			
R <sub>0</sub>	2	-	50/130	33	
В <sub>0</sub>	3	1	_	· –	
Α <sub>0</sub>	4	1	-	-	
BUS <sub>0</sub>	5		ОС	BUS	
GND <sub>1</sub>	6	_			
BUS <sub>1</sub>	. 7	_	ос	BUS	
A <sub>1</sub>	8	1	_		
В1	9	1	_		
R <sub>1</sub>	10	_	50/130	33	
BE	11	1	_	_	
ŌĒ	12	1	_	_	
s	13	1	_		
R <sub>2</sub>	14		50/130	33	
В2	15	1	_	_	
A <sub>2</sub>	16	1	_		
BUS <sub>2</sub>	17	_	ОС	BUS	
GND <sub>2</sub>	18	_		_	
BUS <sub>3</sub>	19	_	ОС	BUS	
A <sub>3</sub>	20	1.			
В3	21	1	_		
R <sub>3</sub>	22		50/130	33	
DRCP	23	1	_	_	
Vcc	24	_		· -	

A Low Power Schottky TTL Unit Load is defined as  $20\mu A$  measured at 2.7V HIGH and -0.36 mA measured at 0.4V LOW.


**UNIT LOAD DEFINITIONS** 

	н	GH	LOW		
		Measure		Measure	
SERIES	Current	Voltage	Current	Voltage	
Am25/26/2700	40 µA	2.4 V	-1.6mA	0.4 V	
Am25S/26S/27S	50 µA	2.7 V	-2.0mA	0.5 V	
Am25L/26L/27L	20 µA	2.4 V	-0.4 mA	0.3 V	
Am25LS/26LS/27LS	20μΑ	2.7 V	-0.36 mA	0.4 V	
Am54/74	40 µA	2.4 V	-1.6mA	0.4 V	
54H/74H	50µA	2.4 V	-2.0mA	0.4 V	
Am54S/74S	50 μA	2.7 V	-2.0mA	0.5 V	
54L/74L (Note 1)	20μΑ	2.4 V	-0,8mA	0.4 V	
54L/74L (Note 1)	10μΑ	2.4 V	-0.18mA	0.3 V	
Am54LS/74LS	· 20 μA	2.7 V	-0.36 mA	0.4 V	
Am9300	40 µA	2.4 V	-1.6mA	0.4 V	
Am93L00	20μΑ	2.4 V	-0,4mA	0.3 V	
Am93S00	50μA	2.7 V	-2.0 mA	0.5 V	
Am75/85	40µA	2.4 V	-1.6mA	0.4 V	
Am8200	40 µA	4.5 V-	-1.6mA	0.4 V	

Note: 1. 54L/74L has two different types of standard inputs.

#### PARAMETER MEASUREMENTS


# SET-UP, HOLD, AND RELEASE TIMES




Notes: 1. Diagram shown for HIGH data only. Output transition may be opposite sense.

2. Cross Hatched area is don't care condition.

#### **PULSE WIDTH**



# **ENABLE AND DISABLE TIMES**



Notes: 1. Diagram shown for Input Control Enable-LOW and Input Control Disable-HIGH,

2.  $\mathsf{S}_1$  and  $\mathsf{S}_2$  of Load Circuit are closed except where shown.

Note: 1. Pulse Generator for All Pulses: Rate  $\leq$  1.0MHz;  $Z_0$  =  $50\Omega$ ;  $t_r \le 15$ ns;  $t_f \le 6$ ns.

# Quad Bus Transceiver With Three-State Receiver And Parity

#### **Distinctive Characteristics**

- Quad high-speed LSI bus-transceiver
- Open-collector bus driver
- D-type register on driver
- Bus driver output can sink 100 mA at 0.8 V max.
- Internal odd 4-bit parity checker/generator
- Receiver has output latch for pipeline operation
- Three-state receiver outputs sink 12 mA
- Advanced Low-Power Schottky processing
- 100% reliability assurance testing in compliance with MIL-STD-883

#### **FUNCTIONAL DESCRIPTION**


The Am2907 is a high-performance, low-power Schottky bus transceiver intended for bipolar or MOS microprocessor system applications. The device consists of four D-type edge-triggered flip-flops. The flip-flop outputs are connected to four open-collector bus drivers. Each bus driver is internally connected to one input of a differential amplifier in the receiver. The four receiver differential amplifier outputs drive four D-type latches, that feature three-state outputs. The device also contains a four-bit odd parity checker/generator.


This LSI bus transceiver is fabricated using advanced low-power Schottky processing. All inputs (except the BUS inputs) are one LS unit load. The open-collector bus output can sink up to 100 mA at 0.8 V maximum. The BUS input differential amplifier contains disconnect protection diodes such that the bus is fail-safe when power is not applied. The bus enable input  $(\overline{BE})$  is used to force the driver outputs to the high-impedance state. When  $\overline{BE}$  is HIGH, the driver is disabled. The open-collector structure of the driver allows wired-OR operations to be performed on the bus.

The input register consists of four D-type flip-flops with a buffered common clock, The buffered common clock (DRCP) enters the A<sub>i</sub> data into this driver register on the LOW-to-HIGH transition.


Data from the A input is inverted at the BUS output. Likewise, data at the BUS input is inverted at the receiver output. Thus, data is non-inverted from driver input to receiver output. The four receivers each feature a built-in D-type latch that is controlled from the buffered receiver latch enable ( $\overline{RLE}$ ) input. When the  $\overline{RLE}$  input is LOW, the latch is open and the receiver outputs will follow the bus inputs (BUS data inverted and  $\overline{OE}$  LOW). When the  $\overline{RLE}$  input is HIGH, the latch will close and retain the present data regardless of the bus input. The four latches have three-state outputs and are controlled by a buffered common three-state control ( $\overline{OE}$ ) input. When  $\overline{OE}$  is HIGH, the receiver outputs are in the high-impedance state.

The Am2907 features a built-in four-bit odd parity checker/generator. The bus enable input  $(\overline{BE})$  controls whether the parity output is in the generate or check mode. When the bus enable is LOW (driver enabled), odd parity is generated based on the A field data input to the driver register. When  $\overline{BE}$  is HIGH, the parity output is determined by the four latch outputs of the receiver. Thus, if the driver is enabled, parity is generated and if the driver is in the high-impedance state, the BUS parity is checked.





ORDERING INFORMATION							
Package Type	Temperature Range	Order Number					
Molded DIP Hermetic DIP Dice Hermetic DIP * Hermetic Flat Pak Dice	0°C to +70°C 0°C to +70°C 0°C to +70°C -55°C to +125°C -55°C to +125°C -55°C to +125°C	AM2907PC AM2907DC AM2907XC AM2907DM AM2907FM AM2907XM					
*Available on special order							



WAXIMUW RATINGS (Above	which	the useful	life may	be impaired)

Storage Temperature	-65°C to +150°C
Temperature (Ambient) Under Bias	-55°C to +125°C
Supply Voltage to Ground Potential	-0.5 V to +7 V
DC Voltage Applied to Outputs for HIGH Output State	-0.5 V to +V <sub>CC</sub> max.
DC Input Voltage	-0.5 V to +5.5 V
DC Output Current, Into Outputs (Except BUS)	30 mA
DC Output Current, Into Bus	200 mA
DC Input Current	-30 mA to +5.0 mA

# **ELECTRICAL CHARACTERISTICS**

The following conditions apply unless otherwise noted:

# BUS INPUT/OUTPUT CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE

Parameters	Description	Test Con	Min.	1 <b>yp.</b> (Note 2)	Max.	Units		
			I <sub>OL</sub> = 40mA			0.32	0.5	
VOL	Bus Output LOW Voltage	$V_{CC} = MIN.$	IOL = 70mA			0.41	0.7	Volts
		10 mg/m	IOL = 100mA	\		0.55	0.8	
		V <sub>CC</sub> = MAX.	V <sub>O</sub> = 0.4 V				-50	
10	Bus Leakage Current		V <sub>O</sub> = 4.5 V	MIL			200	μΑ
				COM'L			100	
IOFF	Bus Leakage Current (Power Off)	V <sub>O</sub> = 4.5 V					100	μΑ
					2.4	2.0		Volts
· V <sub>TH</sub>	Receiver Input HIGH Threshold	Bus Enable = 2.4 V		COM'L	2.3	2.0		
		Bus Enable = 2.4 V		MIL		2.0	1.5	Volts
VTL	Receiver Input LOW Threshold			COM'L		2.0	1.6	

#### Am2907

# **ELECTRICAL CHARACTERISTICS**

The following conditions apply unless otherwise noted:

Am2907XC (COM'L) Am2907XM (MIL)

 $T_A = 0^{\circ} C \text{ to } +70^{\circ} C$   $V_{CC} \text{ MIN.} = 4.75 V$   $V_{CC} \text{ MAX.} = 5.25 V$   $V_{CC} \text{ MAX.} = 5.50 V$ 

# DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE

arameters	Description	Test Conditions (Note 1)			Min.	Typ. (Note 2)	Max.	Units
V	Receiver	V <sub>CC</sub> = MIN.	MIL: IOH = -	1mA	2.4	3.4		Volts
<b>v</b> <sub>OH</sub>	Output HIGH Voltage	VIN = VIL or VIH	COM'L: IOH	= -2.6mA	, 2.4	3.4		Voits
<b>v</b> oH	Parity	V <sub>CC</sub> = MIN., I <sub>OH</sub> =	= -660µA	MIL	2.5	3.4		Volts
•он	Output HIGH Voltage	VIN = VIH or VIL		COM,r	2.7	3.4		Voits
	Output LOW Voltage	V <sub>CC</sub> = MIN.	IOL = 4mA			0.27	0.4	
V <sub>OL</sub>	(Except Bus)	VIN = VII or VIII	IOL = 8mA			0.32	0.45	Volts
	(Except Bus)	V <sub>CC</sub> = MIN.	IOL = 12mA			0.37	0.5	Ī
V	Input HIGH Level	Guaranteed input le			2.0			Volts
VIH	(Except Bus)	for all inputs			2.0			Voits
VIL	Input LOW Level	Guaranteed input logical LOW		MIL			0.7	Volts
VIL	(Except Bus)	for all inputs	COM,r			0.8	Voits	
V <sub>1</sub>	Input Clamp Voltage	V <sub>CC</sub> = MIN., I <sub>IN</sub> = -18mA					-1.2	Volts
V1	(Except Bus)					1	~1.2 ,	Voits
	Input LOW Current	VCC = MAX., V <sub>IN</sub> = 0.4 V				-0.36	mA	
IL	(Except Bus)	ACC - MAY" AIN	- 0.4 V				-0.36	lina.
1	Input HIGH Current	VCC = MAX., VIN	- 2 7 V				20	μΑ
ΉΗ	(Except Bus)	ACC - MAY" AIN	- 2.7 V				20	μΑ.
	Input HIGH Current	V <sub>CC</sub> = MAX., V <sub>IN</sub> = 5.5 V					100	μΑ
(Except Bus)		ACC - MAY" AIN	- 5.5 V				100	μΑ
las	Output Short Circuit	VCC = MAX.		-12		-65	mA	
Isc	Current (Except Bus)	VCC - MAX.			-12		-03	
Icc	Power Supply Current	V <sub>CC</sub> = MAX., All Inputs = GND				75	110	mA
lo.	Off-State Output Current	V <sub>CC</sub> ≈ MAX.	V <sub>O</sub> = 2.4 V				20	μΑ
lo	(Receiver Outputs)	VCC - WAA.	V <sub>O</sub> = 0.4 V				-20	7 ~~

# SWITCHING CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE


	<b>v</b>		A	m2907XN	Λ.	Α	m2907XC	: · ·	
Parameters	Description	Test Conditions	Min.	<b>Typ.</b> (Note 2)	Max.	Min.	<b>Typ.</b> (Note 2)	Max.	Units
tPHL	5: 0: 1(5505)			21	40		21	36	
tPLH	Driver Clock (DRCP) to Bus	CL (BUS) = 50pF		21	40		21	36	ns
tPHL	Bus Enable (BE) to Bus	$R_{L}$ (BUS) = $50\Omega$		13	26		13	23	
tPLH	Bus Enable (BE) to Bus			13	26		13	23	ns
t <sub>s</sub>	A Data Inputs		25			23			ns
th	A Data Inputs		8.0			7.0			] "
tpW	Clock Pulse Width (HIGH)		28			25			ns
tPLH	Bus to Receiver Output			18	37		18	34	ns
tPHL	(Latch Enabled)			18	37		18	34	113
tPLH	Latch Enable to Receiver Output			21	37		21	34	ns
tPHL	Later Enable to Neceiver Output	C <sub>1</sub> = 15pF		21	37		21	34	] ""
ts	Durant Land Cartie (DLC)	R <sub>L</sub> = 2.0kΩ	21		,	18			ns
t <sub>h</sub>	Bus to Latch Enable (RLE)	2.0.00	7.0			5.0			]
tPLH	A Data to Odd Parity Out		İ	21	40	]	21	36	ns
tPHL	(Driver Enabled)			. 21	40		21	36	115
tPLH	Bus to Odd Parity Out			21	40	]	21	36	ns
tPHL	(Driver Inhibit)			21	40		21	36	, '''
tpLH	Latch Enable (RLE) to Odd			21	40		21	36	ns
tPHL	Parity Output			21	40		21	. 36	] ''' ]
tzH	Output Control to Output			14	28		14	25	ns
tZL		· · · · · · · · · · · · · · · · · · ·		14	28		14	25	115
tHZ	Output Control to Control	C <sub>L</sub> = 5.0pF		14	28		14	25	ns
tLZ	Output Control to Output	$R_L = 2.0 k\Omega$		14	28		14	25	] '''

Notes: 1. For conditions shown as MIN. or MAX., use the appropriate value specified under Electrical Characteristics for the applicable device type.

<sup>2.</sup> Typical limits are at  $V_{CC}$  = 5.0V,  $25^{\circ}C$  ambient and maximum loading.


<sup>3.</sup> Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.


# INPUT/OUTPUT CURRENT INTERFACE CONDITIONS




Note: Actual current flow direction shown.

#### **TYPICAL PERFORMANCE CURVES**







Note: Bus to Reciever output delay is measured by clocking data into the driver register and measuring the BUS to R combinatorial delay.

#### TRUTH TABLE

	INPUTS				INTERNAL TO DEVICE		BUS	ОИТРИТ	FUNCTION
Ai	DRCP	BE	RLE	ŌĒ	Di	Qį	Bį	Ri	
X	Х	Н	Х	Х	Х	Х	Н	X	Driver output disable
Х	Х	Х	Х	Н	Х	Х	Х	Z	Receiver output disable
X	Х	Н	L	L	X	L	L	Н	Driver output disable and receive data
X	х	н	L	L	Х	н	н	L	via Bus input
X	X	Х	Н	Х	Х	NC	Х	Х	Latch received data
L	1	Х	X	Х	L	Х	Х	Х	Load driver register
Н	1	X	X	X	Н	X	Х	X	Load driver register
×	L	Х	Х	Х	NC	Х	Х	×	No driver clock restrictions
X	Н	Х	×	×	NC	X	X	X	NO driver clock restrictions
X	Х	L	X	Х	L	×	Н	×	Drive Bus
x	x	L	×	×	н	Х	L	x	Drive dus

H = HIGH L = LOW Z = High Impedance NC = No Change

X = Don't Care

↑ = LOW-to-HIGH Transition

i = 0, 1, 2, 3

#### PARITY OUTPUT FUNCTION TABLE

BE	ODD PARITY OUTPUT			
L	$ODD = A_0 \oplus A_1 \oplus A_2 \oplus A_3$			
Н.	$ODD = \mathbf{Q}_0 \oplus \mathbf{Q}_1 \oplus \mathbf{Q}_2 \oplus \mathbf{Q}_3$			

# **DEFINITION OF FUNCTIONAL TERMS**

DRCP Driver Clock Pulse. Clock pulse for the driver register.

**BE** Bus Enable. When the Bus Enable is LOW, the four drivers are in the high impedance state.

BUS<sub>0</sub>, BUS<sub>1</sub>, BUS<sub>2</sub>, BUS<sub>3</sub> The four driver outputs and receiver inputs (data is inverted).


 $R_0,\ R_1,\ R_2,\ R_3$  . The four receiver outputs. Data from the bus is inverted while data from the A or B inputs is non-inverted.

RLE Receiver Latch Enable. When RLE is LOW, data on the BUS inputs is passed through the receiver latches. When RLE is HIGH, the receiver latches are closed and will retain the data independent of all other inputs.


**ODD** Odd parity output. Generates parity with the driver enabled, checks parity with the driver in the high-impedance state.

OE Output Enable. When the OE input is HIGH, the four three-state receiver outputs are in the high-impedance state.

#### LOAD TEST CIRCUIT



# Metallization and Pad Layout




DIE SIZE 0.080" X 0.130"

# 

The Am2907 can be used as an I/O Bus Transceiver and Main Memory I/O Transceiver in high-speed Microprocessor Systems.

R BUS



Using the Am2907 and Am26S10 in a terminated Bus system for the Am9080 MOS Microprocessor.

# LOADING RULES (In Unit Loads)

		•	Fan	-out
		Input	Output	
Input/Output	Pin No's	Unit Load	HIGH	LOW
RLE	1	1		-
R <sub>O</sub>	2		50/130	33
AO	3	1		
BUS <sub>O</sub>	4	_	ос	BUS
GND <sub>1</sub>	5	-	_	
BUS <sub>1</sub>	6	_	ос	BUS
A <sub>1</sub>	7	1	_	
R <sub>1</sub>	8		50/130	33
BE	9	1		-
ODD	10		33	33
ŌĒ	11	1	_	_
R <sub>2</sub>	12	_	50/130	33
A <sub>2</sub>	13	1	_	
BUS <sub>2</sub>	14		ОС	BUS
GND <sub>2</sub>	15		_	
BUS <sub>3</sub>	16	_	ос	BUS
A <sub>3</sub>	17	1	_	
R <sub>3</sub>	18	_	50/130	33
DRCP	19	1		
V <sub>CC</sub>	20	_		

A Low Power Schottky TTL Unit Load is defined as  $20\mu A$  measured at 2.7V HIGH and -0.36 mA measured at 0.4V LOW.


#### **UNIT LOAD DEFINITIONS**

	н	GH	LOW		
SERIES	Current	Measure Voltage	Current	Measure Voltage	
Am25/26/2700	40μΑ	2.4 V	-1.6mA	0.4 V	
Am25\$/26\$/27\$	50μA	2.7 V	-2.0 mA	0.5 V	
Am25L/26L/27L	20μΑ	2.4 V	-0.4 mA	0.3 V	
Am25LS/26LS/27LS	20 μΑ	2.7 V	-0.36 mA	0.4 V	
Am54/74	40μΑ	2.4 V	-1.6mA	0.4 V	
54H/74H	50μA	2.4 V	-2.0mA	0.4 V	
Am54S/74S	50μA	2.7 V	-2.0mA	0.5 V	
54L/74L (Note 1)	20μΑ	. 2.4 V	-0.8mA	0.4 V	
54L/74L (Note 1)	10μΑ	2.4 V	-0.18mA	0.3 V	
Am54LS/74LS	20μΑ	2.7 V	-0.36 mA	0.4 V	
Am9300	40μΑ	2.4 V	-1.6mA	0.4 V	
Am93L00	20μΑ	2.4 V	0.4 mA	0.3 V	
Am93S00	50μA	2.7 V	-2.0 mA	0.5 V	
Am75/85	40μA	2.4 V	-1.6 mA	0.4 V	
Am8200	40µA	4.5 V	-1.6mA	0.4 V	

Note: 1. 54L/74L has two different types of standard inputs.

# PARAMETER MEASUREMENTS


# SET-UP, HOLD, AND RELEASE TIMES




Notes: 1. Diagram shown for HIGH data only. Output transition may be opposite sense.

2. Cross Hatched area is don't care condition.

#### **PULSE WIDTH**



#### **ENABLE AND DISABLE TIMES**



Notes: 1. Diagram shown for Input Control Enable-LOW and Input Control Disable-HIGH.

2.  $S_1$  and  $S_2$  of Load Circuit are closed except where shown.

Note: 1. Pulse Generator for AII Pulses: Rate  $\leq$  1.0 MHz; Z  $_{0}$  = 50  $\Omega;$   $t_{r}$   $\leq$  15 ns;  $t_{f}$   $\leq$  6 ns.

# Am2915A

# Quad Three-State Bus Transceiver With Interface Logic

#### **Distinctive Characteristics**

- Quad high-speed LSI bus-transceiver
- Three-state bus driver
- Two-port input to D-type register on driver
- Bus driver output can sink 48mA at 0.5V max.
- Receiver has output latch for pipeline operation
- Three-state receiver outputs sink 12mA
- Advanced low-power Schottky processing
- 100% reliability assurance testing in compliance with MIL-STD-883
- 3.5V minimum output high voltage for direct interface to MOS microprocessors

#### **FUNCTIONAL DESCRIPTION**

The Am2915A is a high-performance, low-power Schottky bus transceiver intended for bipolar or MOS microprocessor system applications. The device consists of four D-type edge-triggered flip-flops with a built-in two-input multiplexer on each. The flip-flop outputs are connected to four three-state bus drivers. Each bus driver is internally connected to the input of a receiver. The four receiver outputs drive four D-type latches that feature three-state outputs.


This LSI bus transceiver is fabricated using advanced low-power Schottky processing. All inputs (except the BUS inputs) are one LS unit load. The three-state bus output can sink up to 40mA at 0.5V maximum. The bus enable input  $(\overline{BE})$  is used to force the driver outputs to the high-impedance state. When  $\overline{BE}$  is HIGH, the driver is disabled. The  $V_{OH}$  and  $V_{OL}$  of the bus driver are selected for compatibility with standard and Low-Power Schottky inputs.

The input register consists of four D-type flip-flops with a buffered common clock and a two-input multiplexer at the input of each flip-flop. A common select input (S) controls the four multiplexers. When S is LOW, the Ai data is stored in the register and when S is HIGH, the Bi data is stored. The buffered common clock (DRCP) enters the data into this driver register on the LOW-to-HIGH transition.


Data from the A or B inputs is inverted at the BUS output. Likewise, data at the BUS input is inverted at the receiver output. Thus, data is non-inverted from driver input to receiver output. The four receivers each feature a built-in D-type latch that is controlled from the buffered receiver latch enable (RLE) input. When the RLE input is LOW, the latch is open and the receiver outputs will follow the bus inputs (BUS data inverted and OE LOW). When the RLE input is HIGH, the latch will close and retain the present data regardless of the bus input. The four latches have three-state outputs and are controlled by a buffered common three-state control ( $\overline{\rm OE}$ ) input. When  $\overline{\rm OE}$  is HIGH, the receiver outputs are in the high-impedance state.

#### ORDERING INFORMATION


Package Type	Temperature Range	Order Number
Molded DIP	0°C to +70°C	AM2915APC
Hermetic DIP	0°C to +70°C	AM2915ADC
Dice	0°C to +70°C	AM2915AXC
Hermetic DIP	–55°C to +125°C	AM2915ADM
Hermetic Flat Pak	–55°C to +125°C	AM2915AFM
Dice	–55°C to +125°C	AM2915AXM



# CONNECTION DIAGRAM Top View



Note: Pin 1 is marked for orientation.



MAXIMUM RATINGS	(Above which the useful life may be impaired)
-----------------	---

Storage Temperature	−65°C to +150°C
Temperature (Ambient) Under Bias	–55°C to +125°C
Supply Voltage to Ground Potential	-0.5V to +7V
DC Voltage Applied to Outputs for HIGH Output State	-0.5V to +V <sub>CC</sub> max.
DC Input Voltage	-0.5V to +5.5V
DC Output Current, Into Outputs (Except Bus)	30mA+
DC Output Current, Into Bus	100 mA
DC Input Current	-30mA to +5.0mA

# **ELECTRICAL CHARACTERISTICS**

The following conditions apply unless otherwise noted:

# BUS INPUT/OUTPUT CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE

Parameters	Description	Test Cond	litions (Note 1)	Min.	Тур.	Max.	Units
	Bus Output LOW Voltage	N/ MINI	I <sub>OL</sub> = 24mA			0.4	Volts
V <sub>OL</sub>	Bus Output LOW Voltage	V <sub>CC</sub> = MIN.	I <sub>OL</sub> = 48mA			0.5	VOITS
v <sub>OH</sub>	Bus Outros IIICII Vale	N/ AAINI	COM'L, IOH = -20mA	0.4			Valee
VOH	Bus Output HIGH Voltage	V <sub>CC</sub> = MIN.	MIL, IOH = -15mA	2.4			Volts
	B. J. J. C.	V MAX	V <sub>O</sub> = 0.4 V			-200	
I <sub>O</sub>	Bus Leakage Current (Power OFF)	V <sub>CC</sub> = MAX. Bus enable = 2.4	V <sub>O</sub> = 2.4 V			50	μΑ
		Bus enable - 2.4	V <sub>O</sub> = 4.5 V			100	
OFF	Bus Leakage Current	V <sub>O</sub> = 4.5 V				100	
1 .0	(High Impedance)	$V_{CC} = 0 V$				100	μА
VIH	Receiver Input HIGH Threshold	Bus enable = 2.4	V	2.0			Volts
V	Bassiver Innext I OW Threat and	Bus anable = 2.4	COM'L			0.8	
V <sub>IL</sub>	Receiver Input LOW Threshold	Bus enable = 2.4 V MIL			0.7		Volts
Isc	Bus Output Short Circuit Current	V <sub>CC</sub> = MAX. V <sub>O</sub> = 0 V		50	-120	-225	mA

#### **ELECTRICAL CHARACTERISTICS**

The following conditions apply unless otherwise noted:

Am2915AXC (COM'L) Am2915AXM (MIL)

 $T_A = 0^{\circ} C \text{ to } +70^{\circ} C$ 

 $T_A = 0^{\circ} C \text{ to } + 70^{\circ} C$   $V_{CC} \text{MIN.} = 4.75 \text{V}$   $V_{CC} \text{MAX.} = 5.25 \text{V}$   $T_A = -55^{\circ} C \text{ to } + 125^{\circ} C$   $V_{CC} \text{MIN.} = 4.50 \text{V}$   $V_{CC} \text{MAX.} = 5.50 \text{V}$ 

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE Тур. **Parameters** Description Test Conditions (Note 1) Min. (Note 2) Max. Units  $V_{CC} = MIN.$ MIL:  $I_{OH} = -1.0 \text{ mA}$ 2.4 3.4 Receiver VOH  $V_{IN} = V_{IL} \text{ or } V_{IH}$ COM'L: IOH = -2.6 mA Volts 2.4 3,4 Output HIGH Voltage 3.5  $V_{CC} = 5.0 \, \text{V}, \, I_{OH} = -100 \, \mu \text{A}$  $V_{CC}$  = MIN.,  $l_{OH}$  =  $-660 \mu A$ MIL 2.5 3.4 Parity VOH Volts Output HIGH Voltage VIN = VIH or VIL 2.7 COM'L 3.4  $I_{OL} = 4.0 \text{mA}$ 0.27 0.4 Output LOW Voltage V<sub>CC</sub> = MIN. VOL I<sub>OL</sub> = 8.0mA 0.32 0.45 Volts (Except Bus) VIN = VIL or VIH IOL = 12mA 0.37 0.5 Input HIGH Level Guaranteed input logical HIGH VIH Volts 2.0 (Except Bus) for all inputs Input LOW Level MII 0.7 Guaranteed input logical LOW VIL Volts (Except Bus) for all inputs COM'L 8.0 VI Input Clamp Voltage (Except Bus)  $V_{CC}$  = MIN.,  $I_{IN}$  = -18mA -1.2 Volts -0.72 BE, RLE HL Input LOW Current (Except Bus)  $V_{CC}$  = MAX.,  $V_{IN}$  = 0.4 VmΑ -0.36 All other inputs 20 Input HIGH Current (Except Bus)  $V_{CC} = MAX., V_{IN} = 2.7 V$ μА чн l<sub>1</sub> Input HIGH Current (Except Bus)  $V_{CC} = MAX., V_{IN} = 7.0 V$ 100 μΑ **Output Short Circuit Current** Isc V<sub>CC</sub> = MAX. -30 -130mA (Except Bus) V<sub>CC</sub> = MAX. Power Supply Current 63 95 Icc mΑ Off-State Output Current  $V_0 = 2.4 V$ 50 lo V<sub>CC</sub> = MAX. μА (Receiver Outputs) V<sub>O</sub> = 0.4 V -50

# SWITCHING CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE


			A	m2915AX	М	Α	c		
Parameters	Description	Test Conditions	Min.	Typ. (Note 2)	Max.	Min.	<b>Typ.</b> (Note 2)	Max.	Units
tPHL.	Driver Clock (DRCP) to Bus			21	36		21	32	
tPLH	Driver Clock (DRCP) to Bus	C <sub>L</sub> (BUS) = 50pF		21	36		21	32	ns
tZH, tZL	Pro Feetale (PE) to Pro	R <sub>L</sub> (BUS) = 130Ω		13	26		13	23	
tHZ, tLZ	Bus Enable (BE) to Bus			13	21		13	18	ns
t <sub>S</sub>	D		15			12			
th	Data Inputs (A or B)		8.0			6.0			ns
t <sub>S</sub>	Salant Innut (S)		28			25			
th	Select Input (S)		8.0			6.0			ns
tpW	Driver Clock (DRCP) Pulse Width (HIGH)	•	20			17			ns
tPLH	Bus to Receiver Output			18	33		18	27	
tPHL	(Latch Enable)	C <sub>L</sub> = 15pF		18	30		18	27	ns
tPLH	Latch Enable to Receiver Output	R <sub>L</sub> = 2.0 kΩ		21	33		21	27	ns
tPHL	Later Enable to Neceiver Output			21	30		21	27	115
t <sub>S</sub>	Bus to Lately Facility (BLF)	•	15			13			
th	Bus to Latch Enable (RLE)		6.0			4.0			ns
tZH, tZL	0	,		14	26		14	23	
tHZ, tLZ	Output Control to Receiver Output	$C_L = 5pF, R_L = 2.0k\Omega$		14	26		14	23	ns

Notes: 1. For conditions shown as MIN, or MAX,, use the appropriate value specified under Electrical Characteristics for the applicable device type.

<sup>2.</sup> Typical limits are at V<sub>CC</sub> = 5.0 V, 25 °C ambient and maximum loading.


<sup>3.</sup> Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.

# INPUT/OUTPUT CURRENT INTERFACE CONDITIONS




Note: Actual current flow direction shown.

#### **SWITCHING TEST CIRCUIT**



# **SWITCHING WAVEFORMS**



Note: Bus to Reciver output delay is measured by clocking data into the driver register and measuring the BUS to R combinatorial delay.

# **FUNCTIONAL TABLE**

			INPUT	S			INTER	RNAL	BUS	ОИТРИТ	FUNCTION
s	Αį	Bį	DRCP	BE	RLE	ŌĒ	Di	Ωį	BUSi	Ri	, , , , , , , , , , , , , , , , , , , ,
X	Х	Х	Х	Н	Х	Х	X	X	Z	Х	Driver output disable
X	Х	X	Х	x	Х	Н	Х	Х	Х	Z	Receiver output disable
Х	Х	Х	Х	Н	L	L	Х	L	L	Н	Driver output disable and receive data
х	x	х	x	Н	L	L	x	. н	Н	L	via Bus input
Х	Х	Х	Х	X	Н	Х	Х	NC	Х	Х	Latch received data
L	L	Х	1	Х	Х	Χ	L	Х	Х	Х	
L	Н	X	<b>↑</b>	X	X	×	Н	Х	×	×	Load driver register
Н	Х	L	<b>↑</b>	Х	X	X	L	X	×	x	Load driver register
Н	Х	Н	1	Х	Х	Х	Н	X	X	X	
Х	х	х	L	Х	x	Х	NC	x	X	×	No driver clock restrictions
х	X	×	Н	Х	X	Х	NC	×	×	×	No driver clock restrictions
Х	Х	Х	Х	L	Х	Х	L	Х	Н	×	Daire Bur
х	х	×	Х	L	×	Х	Н	×	L	X	Drive Bus

H = HIGH = LOW

= HIGH Impedance NC = No Change

X = Don't Care LOW-to-HIGH Transition i = 0, 1, 2, 3

# **DEFINITION OF FUNCTIONAL TERMS**

A<sub>0</sub>, A<sub>1</sub>, A<sub>2</sub>, A<sub>3</sub> The "A" word data input into the two

input multiplexer of the driver register.

B<sub>0</sub>, B<sub>1</sub>, B<sub>2</sub>, B<sub>3</sub> The "B" word data input into the two input multiplexers of the driver register.

S Select. When the select input is LOW, the

> A data word is applied to the driver register. When the select input is HIGH, the B word is applied to the driver register.

DRCP Driver Clock Pulse. Clock pulse for the

driver register.

BE Bus Enable. When the Bus Enable is HIGH, the four drivers are in the high impedance

state,

BUS<sub>0</sub>, BUS<sub>1</sub> The four driver outputs and receiver inputs (data is inverted).  $\overline{\text{BUS}}_2$ ,  $\overline{\text{BUS}}_3$ 

R<sub>0</sub>, R<sub>1</sub>, R<sub>2</sub>, R<sub>3</sub>

The four receiver outputs. Data from the bus is inverted while data from the A or B

inputs is non-inverted.

RLE Receiver Latch Enable. When RLE is LOW, data on the BUS inputs is passed

through the receiver latches. When RLE is HIGH, the receiver latches are closed and will retain the data independent of


all other inputs.


Output Enable. When the OE input is HIGH, the four three state receiver out-

puts are in the high-impedance state.


#### Metallization and Pad Layout

ŌE





The Am2915A is a universal Bus Transceiver useful for many system data, address, control and timing input/output interfaces.



Using the Am2915A and Am8T26 in a terminated Bus system for the Am9080 MOS Microprocessor.

# LOADING RULES (In Unit Loads)

E	2	n	_	^		4

			Fan	-out
		Input	Output	Output
Input/Output	Pin No.'s	Unit Load	HIGH	LOW
RLE	1	1	_	_
R <sub>0</sub>	2		50/130	33
В <sub>0</sub>	3	1		
Α <sub>0</sub>	4	1		_
BUS <sub>0</sub>	5		BUS	BUS
GND <sub>1</sub>	6	_	_	_
BUS <sub>1</sub>	7	_	BUS	BUS
A <sub>1</sub>	8	1	_	
B <sub>1</sub>	9	1	_	_
R <sub>1</sub>	- 10	_	50/130	33
BE	11	1		-
ŌĒ	12	1		_
s	13	1		_
R <sub>2</sub>	14	-	50/130	33
В2	15	1	-	_
A <sub>2</sub>	16	1	_	_
BUS <sub>2</sub>	17	_	BUS	BUS
GND <sub>2</sub>	18	_	_	_
BUS <sub>3</sub>	19	_	BUS	BUS
A3	20	1	_	_
В3	21	1	-	-
R <sub>3</sub>	22		50/130	33
DRCP	. 23	1		
v <sub>cc</sub>	24	_	_	_

A Low Power Schottky TTL Unit Load is defined as  $20\mu\text{A}$  measured at 2.7V HIGH and -0.36mA measured at 0.4V LOW.


#### **UNIT LOAD DEFINITIONS**

	· HI	GH	LOW			
450150		Measure		Measure		
SERIES	Current	Voltage	Current	Voltage		
Am25/26/2700	40μA	2.4 V	-1.6mA	0.4 V		
Am25S/26S/27S	50 µA	2.7 V	-2.0mA	0.5 V		
Am25L/26L/27L	20μΑ	2.4 V	-0.4mA	0.3 V		
Am25LS/26LS/27LS	20μΑ	2.7 V	-0.36 mA	0.4 V		
Am54/74	40μΑ	2.4 V	-1.6mA	0.4 V		
54H/74H	50 µA	2.4 V	-2.0mA	0.4 V		
Am54S/74S	50μA	2.7 V	-2.0mA	0.5 V		
54L/74L (Note 1)	20 μΑ	2.4 V	-0.8mA	0.4 V		
54L/74L (Note 1)	10μΑ	2.4 V	-0.18mA	0.3 V		
Am54LS/74LS	20μΑ	2.7 V	-0.36 mA	0.4 V		
Am9300	40 µA	2.4 V	-1.6mA	0.4 V		
Am93L00	20μΑ	2.4 V	_0.4mA	0.3 V		
Am93S00	50μA	2.7 V	-2.0 mA	0.5 V		
Am75/85	40 µA	2.4 V	-1.6mA	0.4 V		
Am8200	40µA	4.5 V	-1.6mA	0.4 V		

Note: 1, 54L/74L has two different types of standard inputs.

# PARAMETER MEASUREMENT


#### SET-UP, HOLD, AND RELEASE TIMES




Notes: 1. Diagram shown for HIGH data only. Output transition may be opposite sense.

2. Cross hatched area is don't care condition.

# **PULSE WIDTH**



# **ENABLE AND DISABLE TIMES**



Notes: 1. Diagram shown for Input Control Enable-LOW and Input Control Disable-HIGH.

2.  $S_1$  and  $S_2$  of Load Circuit are closed except where shown.

Note: 1. Pulse Generator for All Pulses: Rate  $\leq$  1.0 MHz; Z  $_{0}$  = 50  $\Omega;$   $t_{f}$   $\leq$  15 ns;  $t_{f}$   $\leq$  6 ns.

# Am2916A

# **Quad Three-State Bus Transceiver With Interface Logic**

#### **Distinctive Characteristics**

- Quad high-speed LSI bus-transceiver
- Three-state bus driver
- Two-port input to D-type register on driver
- Bus driver output can sink 48mA at 0.5V max.
- Internal odd 4-bit parity checker/generator
- Receiver has output latch for pipeline operation
- Receiver outputs sink 12mA
- Advanced low-power Schottky processing
- 100% reliability assurance testing in compliance with MIL-STD-883
- 3.5V minimum output high voltage for direct interface to MOS microprocessors

# **FUNCTIONAL DESCRIPTION**


The Am2916A is a high-performance low-power Schottky bus transceiver intended for bipolar or MOS microprocessor system applications. The device consists of four D-type edge-triggered flip-flops with a built-in two-input multiplexer on each. The flip-flop outputs are connected to four three-state bus drivers. Each bus driver is internally connected to the input of a receiver. The four receiver outputs drive four D-type latches. The device also contains a four-bit odd parity checker/generator.

The LSI bus transceiver is fabricated using advanced low-power Schottky processing. All inputs (except the BUS inputs) are one LS unit load. The three-state bus output can sink up to 40mA at 0.5V maximum. The bus enable input (BE) is used to force the driver outputs to the high-impedance state. When BE is HIGH, the driver is disabled.


The input register consists of four D-type flip-flops with a buffered common clock and a two-input multiplexer at the input of each flip-flop. A common select input (S) controls the four multiplexers. When S is LOW, the Ai data is stored in the register and when S is HIGH, the Bi data is stored. The buffered common clock (DRCP) enters the data into this driver register on the LOW-to-HIGH transition.

Data from the A or B input is inverted at the BUS output. Likewise, data at the BUS input is inverted at the receiver output. Thus, data in non-inverted from driver input to receiver output. The four receivers each feature a built-in D-type latch that is controlled from the buffered receiver latch enable ( $\overline{RLE}$ ) input. When the  $\overline{RLE}$  input is LOW, the latch is open the receiver outputs will follow the bus inputs (BUS data inverted). When the  $\overline{RLE}$  input is HIGH, the latch will close and retain the present data regardless of the bus input.

The Am2916A features a built-in four-bit odd parity checker/ generator. The bus enable input  $(\overline{BE})$  controls whether the parity output is in the generate or check mode. When the bus enable is LOW (driver enabled), odd parity is generated based on the A or B field data input to the driver register. When  $\overline{BE}$  is HIGH, the parity output is determined by the four latch outputs of the receiver. Thus, if the driver is enabled, parity is generated and if the driver is in the high-impedance state, the BUS parity is checked.




# CONNECTION DIAGRAM Top View



Note: Pin 1 is marked for orientation.

ORDERING INFORMATION									
Package Type	Temperature Range	Order Number							
Molded DIP Hermetic DIP Dice Hermetic DIP Hermetic Flat Pak Dice	0°C to +70°C 0°C to +70°C 0°C to +70°C -55°C to +125°C -55°C to +125°C -55°C to +125°C	AM2916APC AM2916ADC AM2916AXC AM2916ADM AM2916AFM AM2916AXM							



MAXIMUM RATINGS (Above which the useful life may be impaired)

Storage Temperature .	−65°C to +150°C
Temperature (Ambient) Under Bias	-55°C to +125°C
Supply Voltage to Ground Potential	-0.5V to +7V
DC Voltage Applied to Outputs for HIGH Output State	-0.5V to +V <sub>CC</sub> max.
DC Input Voltage	-0.5V to +5.5V
DC Output Current, Into Outputs (Except Bus)	30mA
DC Output Current, Into Bus	100mA
DC Input Current	-30mA to +5.0mA

# **ELECTRICAL CHARACTERISTICS**

The following conditions apply unless otherwise noted:

### BUS INPUT/OUTPUT CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE

Parameters	Description	Test Condi	Min.	Тур.	Max.	Units		
VOL	Bus Output LOW Voltage	V <sub>CC</sub> = MIN.					0.4	Volts
L VOL	bus output 2011 Voltage	ACC - MILA.		I <sub>OL</sub> = 48mA			0.5	VOILS
v <sub>oh</sub>	Bus Output HIGH Voltage	\/ MINI	COM'L	, I <sub>OH</sub> = -20mA	2.4			Volts
VOH	Bus Output HIGH Voltage	V <sub>CC</sub> = MIN.	MIL	, I <sub>OH</sub> = -15mA	2.4			VOILS
	Bus Lasks - Course	V MAY		V <sub>O</sub> = 0.4 V			200	
lo	Bus Leakage Current (Power OFF)	$V_{CC} = MAX$ . Bus enable = 2.4 V	, [	V <sub>O</sub> = 2.4 V			50	μΑ
		Bus chable 2.4 V		V <sub>O</sub> = 4.5 V			100	
IOFF	Bus Leakage Current	V <sub>O</sub> = 4.5 V					100	μА
'0''	(High Impedance)	$V_{CC} = 0 V$	•				100	μΑ
V <sub>IH</sub>	Receiver Input HIGH Threshold	Bus enable = 2.4 V	′		2.0			Volts
VIL	Pagainar Input I OW Threshold	Bus enable = 2.4 V	,	COM'L			0.8	M-14.
"	Receiver Input LOW Threshold	bus enable – 2.4 v		MIL			0.7	Volts
loo	Bus Output Short Circuit Current	V <sub>CC</sub> = MAX.			-50	-120	-225	mA
Isc	bus Output Short Circuit Current	$V_O = 0 V$	$V_O = 0 V$			120	225	

# Am2916A

# **ELECTRICAL CHARACTERISTICS**

The following conditions apply unless otherwise noted:

rameters	ACTERISTICS OVER OPER  Description	Test Condi			Min.	Typ. (Note 2)	Max.	Units
		V <sub>CC</sub> = MIN.	OH = -1.0mA	2.4	3.4			
<b>v</b> он	Receiver Output HIGH Voltage			: I <sub>OH</sub> = -2.6mA	2.4	3.4		Volts
	Cathatting	V <sub>CC</sub> = 5.0 V, I <sub>OH</sub> = -1	00μΑ		3.5			
v <sub>oH</sub>	Parity	VCC = MIN., IOH = -6	60µA	MIL	2.5	3.4		Volts
•он	Output HIGH Voltage	VIN = VIH or VIL		COM, L	2.7	3.4		
VOL Output LOW Voltage (Except Bus)		V = MIN		I <sub>OL</sub> = 4.0mA		0.27	0.4	
		V <sub>CC</sub> = MIN. V <sub>IN</sub> = V <sub>II</sub> or V <sub>IH</sub>	1 <sub>OL</sub> = 8.0mA		0.32	0.45	Volts	
		IOL = 12mA				0.37	0.5	L
v <sub>IH</sub>	Input HIGH Level (Except Bus)	Guaranteed input logic for all inputs		2.0			Volt	
VIL	Input LOW Level	Guaranteed input logic	al LOW	MIL			0.7	
*IL	(Except Bus)	for all inputs		COM'L			0.8	Volt
v <sub>i</sub>	Input Clamp Voltage (Except Bus)	V <sub>CC</sub> = MIN., I <sub>IN</sub> = -1	3mA				-1.2	Volt
1	Input LOW Current (Except Bus)	VCC = MAX., VIN = 0	41/	BE, RLE			-0.72	
ΊL	Imput LOW Current (Except Bus)	VCC = WAX., VIN = 0	.4 V	All other inputs			-0.36	, mA
<sup>1</sup> ін	Input HIGH Current (Except Bus)	V <sub>CC</sub> = MAX., V <sub>IN</sub> = 2	.7 V	,			20	μА
l <sub>1</sub>	Input HIGH Current (Except Bus)	V <sub>CC</sub> = MAX., V <sub>IN</sub> = 7	V <sub>CC</sub> = MAX., V <sub>IN</sub> = 7.0 V				100	μА
I <sub>SC</sub>	Output Short Circuit Current	V <sub>CC</sub> = MAX.		RECEIVER	-30		-130	mA
30	(Except Bus)	PARITY			-20		-100	]
1 <sub>CC</sub>	Power Supply Current	V <sub>CC</sub> = MAX., All Inpu	ts = GND			75	110	mA

# SWITCHING CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE


Parameters	Description	Test Conditions	A Min.	m2916A) Typ. (Note 2)	(M Max.	A Min.	m2916AX Typ. (Note 2)	Max.	Units
tPHL	· · · · · · · · · · · · · · · · · · ·	C <sub>1</sub> (BUS) = 50pF		21	36	1	21	32	Τ
tPLH	Driver Clock (DRCP) to Bus	R <sub>L</sub> (BUS) = 130 Ω		21	36	<b></b>	21	32	ns
tZH, tZL	Bus Enable (BE) to Bus			13	26		13	23	
tHZ, tLZ	Bus Enable (BE) to Bus			13	21		13	18	ns
ts	D (A D)	1	15			12			ns
t <sub>h</sub>	Data Inputs (A or B)		8.0			6.9			1 "
t <sub>S</sub>	Select Inputs (S)	1	28			25			ns
th	Select Inputs (S)		8.0			6.0			
tpW	Clock Pulse Width (HIGH)		20			17			ns
tPLH	Bus to Receiver Output			18	33		18	30	ns
t <sub>PHL</sub>	(Latch Enabled)			18	30		18	27	]
tPLH	Latch Enable to Receiver Output			21	33		21	30	ns
tPHL	Later Enable to Acceiver Output			. 21	30		21	27	113
t <sub>S</sub>	Bus to Latch Enable (RLE)	1	15			13			ns
t <sub>h</sub>	Bus to Laten Enable (NLE)	C <sub>L</sub> = 15pF	6.0			4.0			
tPLH	A or B Data to Odd Parity Output	$R_L = 2.0 k\Omega$		32	46		32	42	ns ·
tPHL	(Driver Enabled)			26	40		26	36	113
t <sub>PLH</sub>	Bus to Odd Parity Output	]		21	36 ्	·	21	32	ns
tPHL	(Driver Inhibited, Latch Enabled)	<u>.</u>		21	36		21	32	
tPLH	Latch Enable (RLE) to			21	36		21	32	ns
t <sub>PHL</sub>	Odd Parity Output	C <sub>L</sub> = 5pF, R <sub>L</sub> = 2.0kΩ		21 36		21	1 ns		

Notes: 1. For conditions shown as MIN, or MAX., use the appropriate value specified under Electrical Characteristics for the applicable device type.

2. Typical limits are at  $V_{CC} = 5.0 \,\text{V}$ ,  $25^{\circ} \,\text{C}$  ambient and maximum loading.


3. Not more than one output should be shorted at a time. Duration of the short circuit test shoul not exceed one second.

# INPUT/OUTPUT CURRENT INTERFACE CONDITIONS




Note: Actual current flow direction shown.

#### SWITCHING TEST CIRCUIT



# **SWITCHING WAVEFORMS**



Note: Bus to Receiver output delay is measured by clocking data into the driver register and measuring the  $\overline{\text{BUS}}$  to R combinatorial delay.

#### **FUNCTION TABLE**

			INPUT	rs			INTER TO DE		BUS	ОÚТРИТ	FUNCTION
s	Αi	Bi	DRCP	BE	RLE	ŌĒ	Di	Qį	BUSi	Ri	, 6.15.1.5.1
Х	Х	Х	Х	Н	Х	Х	Х	Х	Z	X	Driver output disable
Х	Х	Х	Х	X	Х	Н	Х	Х	Х	Z	Receiver output disable
X	Х	Х	Х	Н	L	L	Х	L	L	Н	Driver output disable and receive data
X	X.	×	х	н	L	L	x	н	н	L	via Bus input
X	Х	Х	Х	Х	Н	Х	Х	NC	X	Х	Latch received data
L	L	х	1	×	X	Х	L	Х	X	X	
L	н	X	1	×	X	×	н	X	x	x	Load driver register.
Н	X	L	1	×	X	×	L	×	×	×	Load driver register.
Н	Х	Н	· ↑	×	Х	X	Н	Х	X	X	
Х	Х	х	L	×	Х	X	NC	Х	Х	×	No driver clock restrictions
×	X	x	Н	×	×	X	NC	×	x	×	INO GITTER CIOCK TESTITICTIONS
X	X	Х	Х	L	X	Х	L	X	Н	Х	D. ive Dece
x	x	×	X	L	×	х	Н	×	L	x	Drive Bus

H = HIGH = LOW

Z = HIGH Impedance NC = No change

X = Don't care

= LOW-to-HIGH transition

i = 0, 1, 2, 3

# **DEFINITION OF FUNCTIONAL TERMS**

 $A_0$ ,  $A_1$ ,  $A_2$ ,  $A_3$  The "A" word data input into the two input multiplexer of the driver register.

The "B" word data input into the two B<sub>0</sub>, B<sub>1</sub>, B<sub>2</sub>, B<sub>3</sub>

input multiplexers of the driver register. S

Select. When the select input is LOW, the A data word is applied to the driver register. When the select input is HIGH, the B word is applied to the driver register.

DRCP Driver Clock Pulse. Clock pulse for the

driver register.

BF Bus Enable. When the Bus Enable is HIGH, the four drivers are in the high impedance

state.

BUS<sub>0</sub>, BUS<sub>1</sub> BUS<sub>2</sub>, BUS<sub>3</sub>

The four driver outputs and receiver inputs (data is inverted).

R<sub>0</sub>, R<sub>1</sub>, R<sub>2</sub>, R<sub>3</sub> The four receiver outputs. Data from the

bus is inverted while data from the A or B inputs is non-inverted.

RLE

Receiver Latch Enable. When RLE is LOW, data on the BUS inputs is passed through the receiver latches. When RLE is HIGH, the receiver latches are closed and will retain the data independent of


all other inputs.


Output Enable. When the OE input is HIGH, the four three state receiver out-

puts are in the high-impedance state.


### Metallization and Pad Layout

ŌĒ





Generating or checking parity for 16 data bits.



Using the Am2916A and Am8T26 in a terminated Bus system for the Am9080 MOS Microprocessor.

# LOADING RULES (In Unit Loads)

		•	Fan	-out
Input/Output	Pin No.'s	Input Unit Load	Output HIGH	Output LOW
RLE	1	1	_	- '
R <sub>0</sub>	2	_	50/130	33
В <sub>0</sub>	3	1		
Α0	4	1	_	_
BUS <sub>0</sub>	5	_	BUS	BUS
GND <sub>1</sub>	6	_	_	
BUS <sub>1</sub>	7	_	BUS	BUS
A <sub>1</sub>	8	1	_	_
B <sub>1</sub>	ŷ	1	_	
R <sub>1</sub>	10		50/130	33
BE	11	1	_	
ŌĒ	12	1	-	
S	13	1	-	-
R <sub>2</sub>	14	-	50/130	33
В2	15	1		_
A <sub>2</sub>	16	1	_	-
BUS <sub>2</sub>	17	-	BUS	BUS
GND <sub>2</sub>	18	_	_	_
BUS <sub>3</sub>	19	_	BUS	BUS
A3	20 .	1	-	
В3	21	1		
R <sub>3</sub>	22	-	50/130	33
DRCP	23	1	_	
V <sub>CC</sub>	24	_	_	

A Low Power Schottky TTL Unit Load is defined as 20 $\mu$ A measured at 2.7V HIGH and -0.36 mA measured at 0.4V LOW.


#### **UNIT LOAD DEFINITIONS**

	HI	GH	LOW		
SERIES		Measure		Measure	
SERIES	Current	Voltage	Current	Voltage	
Am25/26/2700	40μA	2.4 V	-1.6mA	0.4 V	
Am25S/26S/27S	50 µA	2.7 V	-2.0mA	0.5 V	
Am25L/26L/27L	20 µA	2.4 V	-0.4 mA	0.3 V	
Am25LS/26LS/27LS	20μΑ	2.7 V	-0.36 mA	0.4 V	
Am54/74	40 µA	2.4 V	-1.6mA	0.4 V	
54H/74H	50μA	2.4 V	-2.0mA	0.4 V	
Am54S/74S	50μA	2.7 V	-2.0mA	0.5 V	
54L/74L (Note 1)	20μΑ	2.4 V	-0.8mA	0.4 V	
54L/74L (Note 1)	10μΑ	2.4 V	-0.18mA	0.3 V	
Am54LS/74LS	20μΑ	2.7 V	-0.36 mA	0.4 V	
Am9300	40 µA	2.4 V	-1.6mA	0.4 V	
Am93L00	20μÀ	2.4 V	-0.4mA	0.3 V	
Am93S00	50μA	2.7 V	-2.0 mA	0.5 V	
Am75/85	40μΑ	2.4 V	-1.6mA	0.4 V	
Am8200	40 µA	4.5 V·	-1.6mA	0.4 V	

Note: 1. 54L/74L has two different types of standard inputs.

# PARAMETER MEASUREMENT


# SET-UP, HOLD, AND RELEASE TIMES




Notes: 1. Diagram shown for HIGH data only. Output transition may be opposite sense.

2. Cross hatched area is don't care condition.

#### **PULSE WIDTH**



# **ENABLE AND DISABLE TIMES**



Notes: 1. Diagram shown for Input Control Enable-LOW and Input Control Disable-HIGH.

2.  $S_1$  and  $S_2$  of Load Circuit are closed except where shown.

Note: 1. Pulse Generator for AII Pulses: Rate  $\leq$  1.0 MHz; Z  $_{0}$  = 50  $\Omega;$   $t_{r} \leq$  15 ns;  $t_{f} \leq$  6 ns.

# Am2917A

# Quad Three-State Bus Transceiver With Interface Logic

#### **Distinctive Characteristics**

- Quad high-speed LSI bus-transceiver
- Three-state bus driver
- D-type register on driver
- Bus driver output can sink 48mA at 0.5V max.
- Internal odd 4-bit parity checker/generator
- Receiver has output latch for pipeline operation
- Three-state receiver outputs sink 12mA
- Advanced low-power Schottky processing
- 100% reliability assurance testing in compliance with MIL-STD-883
- 3.5V minimum output high voltage for direct interface to MOS microprocessors

#### **FUNCTIONAL DESCRIPTION**


The Am2917A is a high-performance, low-power Schottky bus transceiver intended for bipolar or MOS microprocessor system applications. The device consists of four D-type edge-triggered flip-flops. The flip-flop outputs are connected to four three-state bus drivers. Each bus driver is internally connected to the input of a receiver. The four receiver outputs drive four D-type latches, that feature three-state outputs. The device also contains a four-bit odd parity checker/generator.


The LSI bus transceiver is fabricated using advanced low-power Schottky processing. All inputs (except the BUS inputs) are one LS unit load. The three-state bus output can sink up to 40mA at 0.5V maximum. The bus enable input ( $\overline{BE}$ ) is used to force the driver outputs to the high-impedance state. When  $\overline{BE}$  is HIGH, the driver is disabled.

The input register consists of four D-type flip-flops with a buffered common clock, The buffered common clock (DRCP) enters the A<sub>i</sub> data into this driver register on the LOW-to-HIGH transition.


Data from the A input is inverted at the BUS output. Likewise, data at the BUS input is inverted at the receiver output. Thus, data is non-inverted from driver input to receiver output. The four receivers each feature a built-in D-type latch that is controlled from the buffered receiver latch enable (RLE) input. When the RLE input is LOW, the latch is open and the receiver outputs will follow the bus inputs (BUS data inverted and  $\overline{\text{OE}}$  LOW). When the RLE input is HIGH, the latch will close and retain the present data regardless of the bus input. The four latches have three-state outputs and are controlled by a buffered common three-state control ( $\overline{\text{OE}}$ ) input. When  $\overline{\text{OE}}$  is HIGH, the receiver outputs are in the high-impedance state.

The Am2917A features a built-in four-bit odd parity checker/generator. The bus enable input  $(\overline{BE})$  controls whether the parity output is in the generate or check mode. When the bus enable is LOW (driver enabled), odd parity is generated based on the A field data input to the driver register. When  $\overline{BE}$  is HIGH, the parity output is determined by the four latch outputs of the receiver. Thus, if the driver is enabled, parity is generated and if the driver is in the high-impedance state, the BUS parity is checked.





#### ORDERING INFORMATION Order Package Temperature Type Range Number Molded DIP $0^{\circ}$ C to $+70^{\circ}$ C AM2917APC Hermetic DIP 0°C to +70°C AM2917ADC $0^{\circ}$ C to $+70^{\circ}$ C Dice AM2917AXC -55°C to +125°C AM2917ADM Hermetic DIP Hermetic Flat Pak -55°C to +125°C AM2917AFM Dice –55°C to +125°C AM2917AXM



MAXIMUM RATINGS (Abov	which the useful	life may be impaired)
-----------------------	------------------	-----------------------

The branch of th	
Storage Temperature	-65°C to +150°C
Temperature (Ambient) Under Bias	–55°C to +125°C
Supply Voltage to Ground Potential	-0.5 V to +7 V
DC Voltage Applied to Outputs for HIGH Output State	-0.5 V to +V <sub>CC</sub> max.
DC Input Voltage	-0.5 V to +5.5 V
DC Output Current, Into Outputs (Except BUS)	30 mA
DC Output Current, Into Bus	100 mA
DC Input Current	-30 mA to +5.0 mA

# **ELECTRICAL CHARACTERISTICS**

The following conditions apply unless otherwise noted:

# BUS INPUT/OUTPUT CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE

Parameters	Description	Test Conditions (Note 1)			Min.	Тур.	Max.	Units
VOL	Bus Output LOW Voltage	V <sub>CC</sub> = MIN.		I <sub>OL</sub> = 24 mA			0.4	Volts
VOL	Bus Output LOW Voltage	AGC - MIM.		I <sub>OL</sub> = 48mA			0.5	VOILS
v <sub>oH</sub>	Bus Output HIGH Voltage	V MIN	COM,	L, I <sub>OH</sub> = -20mA	2,4			Volts
VOH	Bus Output AIGH Voltage	V <sub>CC</sub> = MIN.	MI	L, I <sub>OH</sub> = -15mA	2.4			VOILS
		MAN		V <sub>O</sub> = 0.4 V			-200	
10	Bus Leakage Current (Power OFF)	V <sub>CC</sub> = MAX.  Bus enable = 2.4 V		V <sub>O</sub> = 2.4 V			50	μА
1				V <sub>O</sub> = 4.5 V			100	
IOFF	Bus Leakage Current	V <sub>O</sub> = 4.5 V				100		
1 .01	(High Impedance)	V <sub>CC</sub> = 0 V					100	μΑ
V <sub>IH</sub>	Receiver Input HIGH Threshold	Bus enable = 2.4	/		2.0			Volts
V	Bassings Issued LOW The Lot	D	,	COM'L			8.0	
VIL	Receiver Input LOW Threshold	Bus enable = 2.4 V		MIL			0.7	Volts
	Burn Outrook Sharek Sirania Outrook	V <sub>CC</sub> = MAX. V <sub>O</sub> = 0 V			-50			mA
Isc	Bus Output Short Circuit Current			30			IIIA	

# **ELECTRICAL CHARACTERISTICS**

The following conditions apply unless otherwise noted:

V<sub>CC</sub>MIN. = 4.75 V V<sub>CC</sub>MAX. = 5.25 V

Am2917AXC (COM'L)  $T_A = 0^{\circ}C \text{ to } +70^{\circ}C$ Am2917AXM (MIL)

 $T_A = -55^{\circ}C \text{ to } +125^{\circ}C \qquad V_{CC}MIN. = 4.50 \text{ V} \qquad V_{CC}MAX. = 5.50 \text{ V}$ 

PERATING TEMPERATURE RANGE


Parameters	Description	Test Cond			Min.	<b>Typ.</b> (Note 2)	Max.	Units	
		VCC = MIN. MIL: I		OH = -1.0mA	2.4	3.4			
$\mathbf{v}_{OH}$	Receiver Output HIGH Voltage	VIN = VIL or VIH	COM'L	: I <sub>OH</sub> = -2.6mA	2.4	3.4		Volts	
	Catpatingnital	V <sub>CC</sub> = 5.0 V, I <sub>OH</sub> = -	100μΑ		3.5			1	
VoH	Parity	V <sub>CC</sub> = MIN., I <sub>OH</sub> = -	660µA	MIL	2.5	3.4		Vale	
∙ОН	Output HIGH Voltage	VIN = VIH or VIL		COM'L	2.7	3.4		Volts	
		N/ - MINI		I <sub>OL</sub> = 4.0mA		0.27	0.4		
$v_{OL}$	Output LOW Voltage (Except Bus)	V <sub>CC</sub> = MIN. V <sub>IN</sub> = V <sub>II</sub> or V <sub>IH</sub>		I <sub>OL</sub> = 8.0mA		0.32	0.45	Volts	
	(LACEPT Bus)	VIN = VIL or VIH		I <sub>OL</sub> = 12mA		0.37	0.5	1	
VIH	Input HIGH Level (Except Bus)	Guaranteed input logical HIGH for all inputs			2.0			Voltš	
VIL	Input LOW Level	Guaranteed input logical LOW		MIL			0.7	Volts	
- 12	(Except Bus)	for all inputs	r all inputs COM'L				8.0	Voits	
VI	Input Clamp Voltage (Except Bus)	V <sub>CC</sub> = MIN., I <sub>IN</sub> = -1	8mA				-1.2	Volts	
1	Input LOW Current (Except Bus)	V	. 4 \ /	BE, RLE			-0.72		
IIL	Imput LOW Current (Except Bus)	VCC = MAX., V <sub>IN</sub> = 0.4 V All other inputs				-0.36	mA		
Чн	Input HIGH Current (Except Bus)	V <sub>CC</sub> = MAX., V <sub>IN</sub> = 2	2.7 V				20	μΑ	
l <sub>l</sub>	Input HIGH Current (Except Bus)	V <sub>CC</sub> = MAX., V <sub>IN</sub> = 7	'.0 V				100	μА	
¹sc	Output Short Circuit Current	V <sub>CC</sub> = MAX.		RECEIVER	-30		-130	mA	
	(Except Bus)			PARITY	-20		-100	]	
ı <sub>cc</sub>	Power Supply Current	V <sub>CC</sub> = MAX.	V <sub>CC</sub> = MAX.			63	95	mA	
10	Off-State Output Current	V <sub>CC</sub> = MAX.		V <sub>O</sub> = 2.4 V			50	μА	
.0	(Receiver Outputs)			V <sub>O</sub> = 0.4 V			-50		

# SWITCHING CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE

		·	Am2917AXM Typ.			Am2917AXC Typ.				
Parameters	Description	Test Conditions	Min.	(Note 2)	Max.	Min.	(Note 2)	Max.	Units	
tPHL	D : 01   (DD0D)   D	C <sub>L</sub> (BUS) = 50pF		21	36		21	32	ns	
tPLH	Driver Clock (DRCP) to Bus	R <sub>L</sub> BUS) = 130Ω		21	36		21	32	1 IIS	
t <sub>ZH</sub> , t <sub>ZL</sub>	Bus Enable (BE) to Bus			13	26		13	23		
tHZ, tLZ	Bus Enable (BE) to Bus			13	21		13	18	ns	
t <sub>S</sub>	A Data Inputs		15			12	T		ns	
th	A Data Inputs	, i	8.0			6.0			]. ""	
tpW	Clock Pulse Width (HIGH)		20			17			ns	
tPLH	Bus to Receiver Output	•		18	33		18	30	ns	
tPHL	(Latch Enabled)			18	30		18	27	115	
tPLH	Latch Enable to Receiver Output			21	33		21	30	ns	
<sup>t</sup> PHL	Later Enable to Neceiver Output			21	. 30		21	27		
t <sub>S</sub>	Bus to Latch Enable (RLE)	0 - 15-5	15			13			ns	
t <sub>h</sub>	Bus to Laten Enable (RLE)	$C_L = 15pF$ $R_L = 2.0k\Omega$	6.0			4.0				
<sup>t</sup> PLH	A Data to Odd Parity Out	11 2.0 832		32	46		32	42	ns	
tPHL	(Driver Enabled)			26	40		26	36	1"5	
tPLH	Bus to Odd Parity Out		L	21	36		21	32	ns	
t <sub>PHL</sub>	(Driver Inhibit)			21	36		21	32	] "	
<sup>t</sup> PLH	Latch Enable (RLE) to Odd	•		21	36		21	32	ns	
tpHL	Parity Output			21	36		21	32		
tZH, tZL	Output Control to Output			14	26		14	23	ns	
tHZ, tLZ	· Output Control to Output	$C_L = 5pF$ , $R_L = 2.0k\Omega$		14	26 ·		14	23	'''	


Notes: 1. For conditions shown as MIN, or MAX., use the appropriate value specified under Electrical Characteristics for the applicable device type,
2. Typical limits are at V<sub>CC</sub> = 5.0 V, 25°C ambient and maximum loading.
3. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.






Note: Actual current flow direction shown.

# **SWITCHING TEST CIRCUIT**



# **SWITCHING WAVEFORMS**



Note: Bus to Receiver output delay is measured by clocking data into the driver register and measuring the BUS to R combinatorial delay.

# **FUNCTION TABLE**

	INPUTS				INTERNAL TO DEVICE		BUS	ОИТРИТ	FUNCTION
Αi	DRCP	BE	RLE	ŌĒ	Di	Ωį	BUSi	Ri	
Х	Х	Н	X	X	Х	Х	Z	×	Driver output disable
Х	Х	Х	X	Н	Х	Х	Х	Z	Receiver output disable
Х	Х	Н	L.	L	X	L	L	Н	Driver output disable and receive data
×	x	Н	L	L	×	н	Н	L	via Bús input
Х	X	X	Н	Х	Х	NC	X	Х	Latch received data
L	1	Х	X	X	L	X	Х	X	Load driver register
Н	1	×	×	×	Н	Χ.	, x	X	Load driver register
Х	L	Х	Х	Х	NC	Х	х	Х	No driver clock restrictions
×	н	х	×	×	NC	×	X	×	TWO driver clock restrictions
×	Х	L	×	Х	L	×	Н	×	Drive Bus
х	×	L	×	×	Н	Х	L	X	Dilve Dus

H = HIGH

Z = High Impedance

L = LOW . NC = No Change

X = Don't Care


↑ = LOW-to-HIGH Transition

i = 0, 1, 2, 3

#### PARITY OUTPUT FUNCTION TABLE

BE	ODD PARITY OUTPUT
L	$ODD = A_0 \oplus A_1 \oplus A_2 \oplus A_3$
н	$ODD \ = \ \mathbf{Q}_0 \oplus \mathbf{Q}_1 \oplus \mathbf{Q}_2 \oplus \mathbf{Q}_3$

# Metallization and Pad Layout



DIE SIZE .074" X .130"

#### **DEFINITION OF FUNCTIONAL TERMS**

**DRCP** Driver Clock Pulse. Clock pulse for the driver register.

**BE** Bus Enable. When the Bus Enable is LOW, the four drivers are in the high impedance state.

BUS<sub>0</sub>, BUS<sub>1</sub>, BUS<sub>2</sub>, BUS<sub>3</sub> The four driver outputs and receiver inputs (data is inverted).

 $R_0,\ R_1,\ R_2,\ R_3$  . The four receiver outputs. Data from the bus is inverted while data from the A or B inputs is non-inverted.


 $\overline{\text{RLE}}$  Receiver Latch Enable. When  $\overline{\text{RLE}}$  is LOW, data on the BUS inputs is passed through the receiver latches. When  $\overline{\text{RLE}}$  is HIGH, the receiver latches are closed and will retain the data independent of all other inputs.

**ODD** Odd parity output. Generates parity with the driver enabled, checks parity with the driver in the high-impedance state.

 $\overline{\text{OE}}$  Output Enable. When the  $\overline{\text{OE}}$  input is HIGH, the four three-state receiver outputs are in the high-impedance state.

# AMAIN MEMORY BUS AMAIN MEMORY BUS AMAIN MEMORY AMAIN MEMORY REGISTER BUS AMAIN MEMORY REGISTER AMAIN MEMORY REGISTER BUS AMAIN MEMORY REGISTER AMAIN MEMORY REGISTER AMAIN MEMORY REGISTER AMAIN MEMORY REGISTER AMAIN MEMORY REGISTER AMAIN MEMORY REGISTER AMAIN MEMORY REGISTER AMAIN MEMORY REGISTER AMAIN MEMORY REGISTER REGISTER AMAIN MEMORY REGISTER REGISTER REGISTER AMAIN MEMORY REGISTER REGISTER REGISTER AMAIN MEMORY REGISTER REGISTER AMAIN MEMORY REGISTER

The Am2917A can be used as an I/O Bus Transceiver and Main Memory I/O Transceiver in high-speed Microprocessor Systems.



Using the Am2917A and Am8T26 in a terminated Bus system for the Am9080 MOS Microprocessor.

# LOADING RULES (In Unit Loads)

			Fan-out		
		Input	Output	Output	
Input/Output	Pin No's	Unit Load	HIGH	LOW	
RLE	1	1	-	_	
R <sub>0</sub>	2		50/130	33	
Α <sub>0</sub>	3	1	_	_	
BUS <sub>0</sub>	4	_	BUS	BUS	
GND <sub>1</sub>	5			_	
BUS <sub>1</sub>	6	_	BUS	BUS	
A <sub>1</sub>	7	1		_	
R <sub>1</sub>	8		50/130	33	
BE	9	1			
ODD	10		33	33	
. OE	11	1	_	_	
R <sub>2</sub>	12		50/130	33	
A <sub>2</sub>	13	1			
BUS <sub>2</sub>	14	_	BUS	BUS	
GND <sub>2</sub>	15			_	
BUS <sub>3</sub>	16		BUS	BUS	
A <sub>3</sub>	17	1		_	
R <sub>3</sub>	18		50/130	33	
DRCP	19	1			
v <sub>cc</sub>	20 °	_	_	_	

A Low Power Schottky TTL Unit Load is defined as  $20\mu A$  measured at 2.7V HIGH and -0.36 mA measured at 0.4V LOW.


# **UNIT LOAD DEFINITIONS**

	н	GН	LOW			
SERIES	Current	Measure Voltage	Current	Measure Voltage		
Am25/26/2700	40μΑ	2.4 V	-1.6mA	0.4 V		
Am25S/26S/27S	50 µA	2.7 V	-2.0mA	0.5 V		
Am25L/26L/27L	20μΑ	2.4 V	-0.4 mA	0.3 V		
Am25LS/26LS/27LS	20μΑ	2.7 V	-0.36 mA	0.4 V		
Am54/74	40 µA	2.4 V	-1.6mA	0.4 V		
54H <sup>'</sup> /74H	50 μA	2.4 V	-2.0mA	0.4 V		
Am54S/74S	50μA	2.7 V	-2.0mA	0.5 V		
54L/74L (Note 1)	20μΑ	2.4 V	-0.8mA	0.4 V		
54L/74L (Note 1)	10μΑ	2.4 V	-0.18mA	0.3 V		
Am54LS/74LS	20μΑ	2.7 V	-0.36mA	0.4 V		
Am9300	40 µA	2.4 V	-1.6mA	0.4 V		
Am93L00	20μΑ	2.4 V	-0.4mA	0.3 V		
Am93S00	50μA	2.7 V	-2.0 mA	0.5 V		
Am75/85	40μA	. 2.4 V	-1.6mA	0.4 V		
Am8200	40μΑ	4.5 V	-1.6mA	0.4 V		

Note: 1. 54L/74L has two different types of standard inputs.

# PARAMETER MEASUREMENTS


#### SET-UP, HOLD, AND RELEASE TIMES




Notes: 1. Diagram shown for HIGH data only. Output transition may be opposite sense.

2. Cross Hatched area is don't care condition.

#### **PULSE WIDTH**



#### **ENABLE AND DISABLE TIMES**



Notes: 1, Diagram shown for Input Control Enable-LOW and Input Control Disable-HIGH.

2.  $S_1$  and  $S_2$  of Load Circuit are closed except where shown.

Note: 1. Pulse Generator for All Pulses: Rate  $\le$  1.0 MHz; Z<sub>0</sub> = 50  $\Omega$ ;  $t_r \le$  15 ns;  $t_f \le$  6 ns.

# Am3212·Am8212

**Eight-Bit Input/Output Port** 

#### **Distinctive Characteristics**


- Fully parallel, 8-bit data register and buffer replacing latches, multiplexers and buffers needed in microprocessor systems.
- 4.0V output high voltage for direct interface to MOS microprocessors, such as the Am9080A family.
- Input load current 250μA max.
- Reduces system package count

- Available for operation over both commercial and military temperature ranges.
- Advanced Schottky processing with 100% reliability assurance testing in compliance with MIL-STD-883.
- Service request flip-flop for interrupt generation
- Three-state outputs sink 15mA
- Asynchronous register clear with clock over-ride


#### **FUNCTIONAL DESCRIPTION**

All of the principal peripheral and input/output functions of a Microcomputer System can be implemented with the Am3212 • Am8212. The Am3212 • Am8212 input/output port consists of an 8-latch with 3-state output buffers along with control and device selection logic, which can be used to implement latches, gated buffers or multiplexers.

# LOGIC DIAGRAM



# CONNECTION DIAGRAM Top View



Note: Pin 1 is marked for orientation.

#### PIN DEFINITION

DI <sub>1</sub> -DI <sub>8</sub>	DATA IN
DO <sub>1</sub> -DO <sub>8</sub>	DATA OUT
DS <sub>1</sub> – DS <sub>2</sub>	DEVICE SELECT
MD	MODE
STB	STROBE
INT	INTERRUPT (ACTIVE LOW)
CLR	CLEAR (ACTIVE LOW)

#### ORDERING INFORMATION

Package Type	Temperature Range	Order Number
Hermetic DIP	-55°C to +125°C	AM8212DM
Hermetic DIP	0°C to +70°C	D8212
Molded DIP	0°C to +70°C	P8212
Dice	$0^{\circ}$ C to $+70^{\circ}$ C	AM8212XC
Hermetic DIP	0°C to +70°C	D3212
Hermetic DIP	–55°C to +125°C	MD3212
Molded DIP	$0^{\circ}$ C to $+70^{\circ}$ C	P3212

#### FUNCTIONAL DESCRIPTION (Cont'd)

#### Data Latch

The 8 flip-flops that make up the data latch are of a "D" type design. The output (Q) of the flip-flop will follow the data input (D) while the clock input (C) is high. Latching will occur when the clock (C) returns low.

The data latch is cleared by an asynchronous reset input  $(\overline{CLR})$ . (Note: Clock (C) Overrides Reset  $(\overline{CLR})$ ).

#### **Output Buffer**

The outputs of the data latch (Q) are connected to 3-state, non-inverting output buffers. These buffers have a common control line (EN); this control line either enables the buffer to transmit the data from the outputs of the data latch (Q) or disables the buffer, forcing the output into a high impedance state. (3-state). This high-impedance state allows the Am3212 • Am8212 to be connected directly onto the microprocessor bi-directional data bus.

#### Control Logic

The Am3212 • Am8212 has control inputs DS<sub>1</sub>, DS<sub>2</sub>, MD And STB. These inputs are used to control device selection, data latching, output buffer state and service request flip flop.

#### DS<sub>1</sub>, DS<sub>2</sub> (Device Select)

These 2 inputs are used for device selection. When  $\overline{DS}_1$  is low and  $DS_2$  is high  $(\overline{DS}_1 \cdot DS_2)$  the device is selected. In the selected state the output buffer is enabled and the service request flip-flop (SR) is asynchronously set.

#### MD (Mode)

This input is used to control the state of the output buffer and to determine the source of the clock input (C) to the data latch

When MD is high (output mode) the output buffers are enabled and the source of clock (C) to the data latch is from the device selection logic ( $\overline{DS}_1 \cdot DS_2$ ).

When MD is low (input mode) the output buffer state is determined by the device selection logic  $(\overline{DS}_1 \cdot DS_2)$  and the source of clock (C) to the data latch is the STB (Strobe) input.

#### STB (Strobe)

This input is used as the clock (C) to the data latch for the input mode MD=0) and to synchronously reset the service request flip-flop (SR).

Note that the SR flip-flop is negative edge triggered.

#### Service Request Flip-Flop

The SR flip-flop is used to generate and control interrupts in microcomputer systems. It is asynchronously set by the  $\overline{\text{CLR}}$  input (active low). When the (SR) flip-flop is set it is in the non-interrupting state.

The output of the (SR) flip-flop (Q) is connected to an inverting input of a "NOR" gate. The other input to the "NOR" gate is non-inverting and is connected to the device selection logic ( $\overline{\text{DS}}_1$  · DS<sub>2</sub>). The output of the "NOR" gate ( $\overline{\text{INT}}$ ) is active low (interrupting state) for connection to active low input priority generating circuits.

#### TRUTH TABLE

STB	MD	$\overline{\mathrm{DS}_1} - \mathrm{DS}_2$	Data Out Equals
0	0	0	Three-State
1 .	0	0	Three-State
0	1	0	Data Latch
1	1	0	Data Latch
0	0	1	Data Latch
1	0	1	Data In
0	1	1	Data In
1	1	1	Data In

ı	CLR	$DS_1 - DS_2$	SIR	SH*	INI
i	0	0	0	1	1
1	0	1 .	0	1	0.
	1	. 1	7	0	0
	1	1	0	1	0
	1	0	0	1	1
	1	1	7	1	0

CLR - Resets Data Latch

Sets SR Flip-Flop (no effect on Output Buffer)

<sup>\*</sup> Internal SR Flip-Flop

# Am3212/Am8212

MAXIMUM RATINGS (Above which the useful life may be impaired)

Storage Temperature	$-65^{\circ}$ C to $+150^{\circ}$ C
Temperature (Ambient) Under Bias	–55°C to +125°C
Supply Voltage	-0.5V to +7.0V
Output Voltage	-0.5 V to +7.0 V
Input Voltages	-1.0V to +5.5V
Output Current (Each Output)	125mA

# ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (Unless Otherwise Noted)

P8212, D8212, P3212, D3212 (COM'L) Am8212DM, MD3212 (MIL)

 $T_A = 0^{\circ}C$  to  $+70^{\circ}C$  $T_A = -55^{\circ} \text{C to } +125^{\circ} \text{C}$   $V_{CC} = 5.0V \pm 5\%$  $V_{CC} = 5.0V \pm 10\%$ 

DC	CHA	٩R	AC:	ΓFR	IST	ICS

Parameters Description Test Conditions					Typ. (Note 1)	Max.	Units
arameters	Description	rest Condi	tions	Min.	(19000 1)	IVIAA.	Oille
IF	Input Load Current ACK, DS <sub>2</sub> , CR, DI <sub>1</sub> - DI <sub>8</sub> Inputs	V <sub>F</sub> = 0.45V				-0.25	mA
1 <sub>F</sub>	Input Load Current MD Input	V <sub>F</sub> = 0.45V				-0.75	mA
1 <sub>F</sub>	Input Load Current DS <sub>1</sub> Input	V <sub>F</sub> = 0.45V				-1.0	mA
IR	Input Leakage Current ACK, DS, CR, DI <sub>1</sub> - DI <sub>8</sub> Inputs	V <sub>R</sub> = 5.25V				10	μА
I <sub>R</sub>	Input Leakage Current MO Input	V <sub>R</sub> = 5.25V				30	μА
IR	Input Leakage Current DS <sub>1</sub> Input	V <sub>R</sub> = 5.25V				40	μΑ
	1 5	put Forward Voltage Clamp   Ic = -5 0mA	COM'L			-1.0	Volts
v <sub>C</sub>	Input Forward Voltage Clamp		MIL			-1.2	
			COM'L			0.85	
VIL	Input LOW Voltage	Ī	MIL			0.80	Volts
V <sub>IH</sub>	Input HIGH Voltage			2.0			Volts
VOL	Output LOW Voltage	I <sub>OL</sub> = 15mA				0.45	Volts
			COM'L	3.65	4.0		
VOH	Output HIGH Voltage	I <sub>OH</sub> = −1.0mA	MIL	3.3	4.0		Volts
1		I <sub>OH</sub> = -0.5mA	MIL	3.5	4.0		
Isc	Short Circuit Output Current	V <sub>O</sub> = 0V		-15		75	mA
liol	Output Leakage Current High Impedance	V <sub>O</sub> = 0.45V/5.25\	,			20	μА
Icc	Power Supply Current	· Note 2			90	130	mA

$\Lambda$ C	CHA	BAC.	rebic	エルつの	(Note 3)

AC CHARAC	IERISTICS (Note 3)	Typ.				
Parameters	Description	Min.	(Note 1)	Max.	Units	
t <sub>pw</sub>	Pulse Width	30	8		ns	
t <sub>pd</sub>	Data to Output Delay		12	30	ns	
t <sub>we</sub>	Write Enable to Output Delay		18	40	ns	
t <sub>set</sub>	Data Set-up Time	15			ns	
t <sub>h</sub>	Data Hold Time	20			ns	
t <sub>r</sub>	Reset to Output Delay		18	40	ns	
t <sub>S</sub>	/ Set to Output Delay		15	30	ns	
t <sub>e</sub>	Output Enable/Disable Time		14	45	ns	
t <sub>C</sub>	Clear to Output Delay		25	55	ns	

# **CAPACITANCE** (Note 4)

F = 1.0MHz, VBIAS = 2.5 V, VCC = +5.0 V, TA = 25°C


<b>Parameters</b>	Description	Typ.	Max.	Units
CIN	CIN DS <sub>1</sub> MD Input Capacitance		12	pF
c <sub>IN</sub>	DS <sub>2</sub> , CK, ACK, DI <sub>1</sub> - DI <sub>8</sub> Input Capacitance	5.0	9.0	pF
COUT	DO <sub>1</sub> – DO <sub>8</sub> Output Capacitance	8.0	12	pF


- Notes: 1. Typical limits are at V<sub>CC</sub> = 5.0V, 25°C ambient and maximum loading.

  2. CLR = STB = HIGH; DS<sub>1</sub> = DS<sub>2</sub> = MD = LOW; all data inputs are gound, all data outputs are open.


  3. Conditions of Test: a) Input pulse amplitude = 2.5V
  - b) Input rise and fall times 5.0ns
- - c) Between 1.0V and 2.0V measurements made at 1.5V with 15mA and 30pF Test Load.


4. This parameter is sampled and not 100% tested.





\*Including Jig and Probe Capacitance.






#### **TYPICAL APPLICATIONS OF THE Am8212**

#### **GATED BUFFER (3-STATE)**

By tying the mode signal low and the strobe input high, the data latch is acting as a straight through gate. The output buffers are then enabled from the device selection logic  $\overline{DS}_1$  and  $DS_2$ .


When the device selection logic is false, the outputs are 3-state.

When the device selection logic is true, the input data from the system is directly transferred to the output.




#### Bi-Directional Bus Driver

Two Am3212 • Am8212's wired back-to back can be used as a symmetrical drive, bi-directional bus driver. The devices are controlled by the data bus input control which is connected to  $\overline{\rm DS}_1$  on the first Am3212 • Am8212 and to DS2 on the second. While one device is active, and acting as a straight through buffer the other is in its 3-state mode.



#### Interrupting Input Port


The Am3212 ● Am8212 accepts a strobe from the system input source, which in turn clears the service request flip-flop and interrupts the processor. The processor then goes through a service routine, identifies the port, and causes the device selection logic to go true — enabling the system input data onto the data bus.



# TYPICAL APPLICATIONS OF THE Am8212 (Cont'd)


# Interrupt Instruction Port

The Am3212 ● Am8212 can be used to gate the interrupt instruction, normally RESTART instructions, onto the data bus. The device is enabled from the interrupt acknowledge signal from the microprocessor and from a port selection signal. This signal is normally tied to ground. (DS<sub>1</sub> could be used to multiplex a variety of interrupt instruction ports onto a common bus).



#### Output Port (With Hand-Shaking)


The Am3212 • Am8212 is used to transmit data from the data bus to a system output. The output strobe could be a hand-shaking signal such as "reception of data" from the device that the system is outputting to. It in turn, can interrupt the system signifying the reception of date. The selection of the port comes from the device selection logic. (DS₁ · DS₂).




#### Am9080A Status Latch

The input to the Am3212  $\bullet$  Am8212 latch comes directly from the Am9080A data bus. Timing shows that when the SYNC signal is true  $(\overline{DS}_1)$  input, and  $\phi$ 1 is true,

(DS₁ input) then the status data will be latched into the Am3212 • Am8212. The mode signal is tied high so that the output on the latch is active and evabled all the time.



# Metallization and Pad Layout



DIE SIZE 0.091" X 0.112"

# Am3216 · Am3226 · Am8216 · Am8226

Four-Bit Parallel Bidirectional Bus Driver

#### **Distinctive Characteristics**

- Data bus buffer driver for 8080 type CPU's
- Low input load current 0.25mA maximum
- High output drive capability for driving system data bus – 50mA at 0.5V
- 100% reliability assurance testing in compliance with MIL-STD-883
- Am3216 and Am8216 have non-inverting outputs
- Output high voltage compatible with direct interface to MOS
- Three-state outputs
- Advanced Schottky processing
- Available in military and commercial temperature range
- Am3226 and Am8226 have inverting outputs

#### **FUNCTIONAL DESCRIPTION**

The Am3216, Am3226, Am8216 and Am8226 are four-bit, bi-directional bus drivers for use in bus oriented applications. The non-inverting Am3216 and Am8216, and inverting Am3226 and Am8226 drivers are provided for flexibility in system design.


Each buffered line of the four bit driver consists of two separate buffers that are three-state to achieve direct bus interface and bi-directional capability. On one side of the driver the output of one buffer and the input of another are tied together (DB), this side is used to interface to the system side components such as memories, I/O, etc., because its interface is TTL compatible and it has high drive (50mA). On the other side of the driver the inputs and outputs are separated to provide maximum flexibility. Of course, they can be tied


together so that the driver can be used to buffer a true bi-directional bus. The DO outputs on this side of the driver have a special high voltage output drive capability so that direct interface to the 8080 type CPUs is achieved with an adequate amount of noise immunity.

The  $\overline{CS}$  input is a device enable. When it is "high" the output drivers are all forced to their high-impedance state. When it is a "LOW" the device is enabled and the direction of the data flow is determined by the  $\overline{DIEN}$  input.

The DIEN input controls the direction of data flow which is accomplished by forcing one of the pair of buffers into its high impedance state and allowing the other to transmit its data. A simple two gate circuit is used for this function.

#### LOGIC DIAGRAMS






#### ORDERING INFORMATION

		Am3216	Am3226
		Am8216	Am8226
Package	Temperature	Order	Order
Туре	Range	Number	Number
Hermetic DIP	-55°C to +125°C	MD3216	MD3226
Hermetic DIP	$0^{\circ}$ C to $+70^{\circ}$ C	D3216	D3226
Molded DIP	$0^{\circ}$ C to $+70^{\circ}$ C	P3216	P3226
Hermetic DIP	–55°C to +125°C	MD8216	MD8226
Hermetic DIP	$0^{\circ}$ C to + $70^{\circ}$ C	D8216	D8226
Molded DIP	0°C to +70°C	P8216	P8226
Dice	0°C to +70°C	AM8216XC	AM8226XC

# CONNECTION DIAGRAM Top View



MAXIMUM RATINGS (Above which the useful life may be impaired)

Temperature (Ambient) Under Bias	_55°	C to +125°C
Storage Temperature	-65°	°C to +150°C
All Output and Supply Voltages	-0.	5 V to +7.0 V
All Input Voltages	-1.	0 V to +5.5 V
Output Currents		125 mA

### Am3216, Am3226, Am8216 AND Am8226 MILITARY ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (-55°C to +125°C)

The following conditions apply unless otherwise specified:

MD3216, MD8216, MD3226, MD8226 (MIL)  $T_A = -55^{\circ}C \text{ to } +125^{\circ}C$ 

 $V_{CC} = 5.0V \pm 10\%$ 

### DC CHARACTERISTICS

Parameters	Description		Test Condition	18	Min.	Typ. (Note 1)	Max.	Units	
I <sub>F1</sub>	Input Load Current DIEN, CS		V <sub>F</sub> = 0.45			-0.15	-0.5	mA	
I <sub>F2</sub>	Input Load Current All Other Input	3	V <sub>F</sub> = 0.45			-0.08	-0.25	mA	
I <sub>R1</sub>	Input Leakage Current DIEN, CS		V <sub>R</sub> = 5.5V	,			80	μА	
I <sub>R2</sub>	Input Leakage Current DI Inputs		V <sub>R</sub> = 5.5V				40	μА	
v <sub>C</sub>	Input Forward Voltage Clamp		I <sub>C</sub> = -5.0mA				-1.2	Volts	
VIL	Input LOW Voltage	Am3216, Am8216	·				0.95	Volts	
VIL.	input Low Voltage	Am3226, Am8226					0.9	Volts	
VIH	Input HIGH Voltage			-	2.0			Volts	
	Output Leakage Current	DO	\\ 0.45\\/F.5\\				20		
lo	(Three-State)	DB	V <sub>O</sub> = 0.45V/5.5V				100	μΑ	
	Power Supply Current	Am3216, Am8216				95	130	mA	
¹cc	rower Supply Current	Am3226, Am8226				85	120	IIIA	
V <sub>OL1</sub>	Output LOW Voltage		DO Outputs IOL = 15mA DB Outputs IOL = 25mA			0.3	0.45	Volts	
V <sub>OL2</sub>	Output LOW Voltage		DB Outputs IOL = 45mA			0.5	0.6	·Volts	
V <sub>OH1</sub>	Output HIGH Voltage		DO Outputs	I <sub>OH</sub> = -0.5mA	3.4	4.0		Voits	
*OH1			Do Outputs	I <sub>OH</sub> = -2.0mA	2.4			VOILS	
V <sub>OH2</sub>	Output HIGH Voltage		DB Outputs I <sub>OH</sub> = -5.0mA		2.4	3.0		Volts	
los	Output Short Circuit Current		DO Outputs ≅ 0V, V <sub>CC</sub> = 5.0V		-15	-35	-65	mA	
.03			DB Outputs = 0V, V <sub>CC</sub> = 5.0V		-30	75	-120	ma	

### **AC CHARACTERISTICS**

Parameters	Description		Test Conditions	Min.	Typ. (Note 1)	Max.	Units
t <sub>PD1</sub>	Input to Output Delay DO Outputs		$C_L = 30pF, R_1 = 300\Omega, R_2 = 600\Omega$		15	25	ns
•	tpD2 Input to Output Delay DB Outputs	Am3216, Am8216			20	33	
t <sub>PD2</sub>	Input to Output Delay DB Outputs	Am3226, Am8226	$C_L = 300 pF, R_1 = 90\Omega, R_2 = 180\Omega$		16	25	ns
		Am3216	Note 3		45	75	
tE	Output Enable Time	Am8216	Note 2		45	75	ns
1	•	Am3226, Am8226	Note 3		35	62	1
	0	Am3216, Am8216			20	40	ns
t <sub>D</sub>	Output Disable Time	Am3226, Am8226	Note 4		16	38	

### Am3216/3226/8216/8226

# Am3216, Am3226, Am8216 AND Am8226 COMMERCIAL ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (0°C to +70°C)

The following conditions apply unless otherwise specified:

D3216, D8216, D3226, D8226, P3216, P8216, P3226, P8226 (COM'L)

 $T_A = 0^{\circ} C \text{ to } +70^{\circ} C$   $V_{CC} = 5.0 V \pm 5\%$ 

### DC CHARACTERISTICS

Parameters	neters Description		Test Conditions		Typ. (Note 1)	Max.	Units
I <sub>F1</sub>	Input Load Current DIEN, CS		V <sub>F</sub> = 0.45		-0.15	-0.5	mA
I <sub>F2</sub>	Input Load Current All Other Inputs		V <sub>F</sub> = 0.45		-0.08	-0.25	mA
I <sub>R1</sub>	Input Leakage Current DIEN, CS		V <sub>R</sub> = 5.25V			20	μА
I <sub>R2</sub>	Input Leakage Current DI Inputs		V <sub>R</sub> = 5.25V			10	μА
v <sub>C</sub>	Input Forward Voltage Clamp		I <sub>C</sub> = -5.0mA			-1.0	Volts
VIL	Input LOW Voltage					0.95	Volts
VIH .	Input HIGH Voltage			2.0			Voits
ll - l	Output Leakge Current	DO	V <sub>O</sub> = 0.45V/5.5V			20	
וסיו	(Three-State)	DB				100	μΑ
	Power Supply Current	Am3216, Am8216			95	130	
1cc	- Supply Current	Am3226, Am8226			85	120	mA
V <sub>OL1</sub>	Output LOW Voltage		DB Outputs IOL = 15mA DB Outputs IOL = 25mA		0.3	0.45	Volts
	Out-out LOW Volume	Am3216, Am8216	DB Outputs IOL = 55mA		0.5	0.6	
V <sub>OL2</sub>	Output LOW Voltage	Am3226, Am8226	DB Outputs IOL = 50mA		0.5	0.6	Volts
V <sub>OH1</sub>	Output HIGH Voltage		DO Outputs IOH = -1.0mA COM'L	3.65	4.0		Volts
V <sub>OH2</sub>	Output HIGH Voltage		DB Outputs IOH = -10mA	2.4	3.0		Volts
1			DO Outputs ≅ 0V	-15	-35	-65	
los	Output Short Circuit Current		DB Outputs V <sub>CC</sub> = 5.0V	-30	-75	-120	mA


### **AC CHARACTERISTICS**

Parameters	Description		Test Conditions	Min.	Typ. (Note 1)	Max.	Units	
tPD1	Input to Output Delay DO Outputs $C_L = 30pF$ , $R_1 = 300\Omega$ , $R_2 = 600\Omega$		Input to Output Delay DO Outputs $C_L = 30pF$ , $R_1 = 300\Omega$ , $R_2 = 600\Omega$			15	25	ns
	tpD2 Input to Output Delay DB Outputs	Am3216, Am8216			20	30		
PD2		Am3226, Am8226	$C_L = 300 \text{pF}, R_1 = 90 \Omega, R_2 = 180 \Omega$		16	25	ns	
		Am3216	Note 3		45	65		
tE	te Output Enable Time	Am8216	Note 2		45	65	ns	
		Am3226, Am8226	Note 3		35	54	}	
t <sub>D</sub>	Output Disable Time		Note 4		20	35	ns	

### **TEST CONDITIONS**

Input pulse amplitude of 2.5 V. Input rise and fall times of 5.0 ns between 1.0 and 2.0 volts. Output loading is 5.0 mA and 10 pF. Speed measurements are made at 1.5 V levels.

### **TEST LOAD CIRCUIT**



### CAPACITANCE (Note 5)

CALACITA	Note 5/			TYP.		
Parameters	Description	Test Conditions	Min.	(Note 1)	Max.	Units
CIN	Input Capacitance	V		4.0	8.0	pF
C <sub>OUT1</sub>	Output Capacitance	$V_{BIAS} = 2.5V, V_{CC} = 5.0V$ $T_{\Delta} = 25^{\circ}C, f = 1.0MHz$		6.0	10	pF
C <sub>OUT2</sub>	Output Capacitance	1A = 25 C, 1 = 1.0WITZ		13	18	pF


- Notes: 1. Typical values are for T<sub>A</sub> = 25°C, V<sub>CC</sub> = 5.0 V.

  2. DO outputs, C<sub>L</sub> = 30 pF, R<sub>1</sub> = 300/10 kΩ, R<sub>2</sub> = 180/1.0 kΩ; DB outputs, C<sub>L</sub> = 300 pF, R<sub>1</sub> = 90/10 kΩ, R<sub>2</sub> = 180/1.0 kΩ.

  3. DO outputs, C<sub>L</sub> = 30 pF, R<sub>1</sub> = 300/10 kΩ, R<sub>2</sub> = 600/1.0 kΩ; DB outputs, C<sub>L</sub> = 300 pF, R<sub>1</sub> = 90/10 kΩ, R<sub>2</sub> = 180/1.0 kΩ.

  4. DO outputs, C<sub>L</sub> = 5.0 pF, R<sub>1</sub> = 300/10 kΩ, R<sub>2</sub> = 600/1.0 kΩ; DB outputs, C<sub>L</sub> = 5.0 pF, R<sub>1</sub> = 90/10 kΩ, R<sub>2</sub> = 180/1.0 kΩ.

  5. This parameter is periodically sampled and not 100% tested.




### **FUNCTION TABLE**

			8216		82	226
DIEN	CS		DB	DO	DB	DO
L	L	DI ⇒ DB	DI	z	DΪ	Z
Н	L	DB ⇒ DO	Z	DB	Z	DB
L	Н		Z	Z	Z	Z
Н	Н		Z	Z	Z	Z

H = HIGH L = LOW

### TYPICAL APPLICATION



MEMORY AND I/O INTERFACE TO A BI-DIRECTIONAL BUS

# Metallization and Pad Layout Am3216 Am3226 Am8216 Am8226 CHIP SELECT CS DATA OUTPUT DO DATA OUTPUT DO DO3 DATA OUTPUT DATA BUS BI-DIRECTIONAL DBO DATA INPUT DIO DATA INPUT DIO DO2 DATA OUTPUT DATA OUTPUT DO1 DATA OUTPUT DO DO2 DATA OUTPUT DATA INPUT DI DIE SIZE 0.066" X 0.090" .DIE SIZE 0.066" X 0.090"

# Am54S/74S240 · Am54S/74S241 Am54S/74S242 · Am54S/74S243 · Am54S/74S244

Octal Buffers/Line Drivers/Line Receivers With Three-State Outputs

### DISTINCTIVE CHARACTERISTICS

- Three-state outputs drive bus lines directly
- Advanced Schottky processing
- Hysteresis at inputs improve noise margin
- PNP inputs reduce D.C. loading on bus lines
- VOL of 0.55V at 64mA for Am74S; 48mA for Am54S
- Data-to-output propagation delay times: Inverting — 7.0ns MAX
   Non-inverting — 9.0ns MAX
- Enable-to-output 15.0ns MAX
- 100% reliability assurance testing in compliance with MIL-STD-883
- 20 pin hermetic and molded DIP packages for Am54S/ 74S240, Am54S/74S241, and Am54S/74S244
- 14 pin hermetic and molded DIP packages for Am54S/ 74S242 and Am54S/74S243

### **FUNCTIONAL DESCRIPTION**


These buffers/line drivers, used as memory-address drivers, clock drivers, and bus oriented transmitters/receivers, provide improved PC board density. The outputs of the commercial temperature range versions have 64mA sink and 15mA source capability, which can be used to drive terminated lines down to 133 $\Omega$ . The outputs of the military temperature range versions have 48mA sink and 12mA source current capability.

Featuring 0.2V minimum guaranteed hysteresis at each lowcurrent PNP data input, they provide improved noise rejection and high-fan-out outputs to restore Schottky TTL levels completely.

The Am54S/74S240, Am54S/74S241 and Am54S/74S244 have four buffers which are enabled from one common line, and the other four buffers are enabled from another common line. The Am54S/74S240 is inverting, while the Am54S/74S241 and Am54S/74S244 present true data at the outputs.


The Am54S/74S242 and Am54S/74S243 have the two 4-line data paths connected input-to-output on both sides to form an asynchronous transceiver/buffer with complementing enable inputs. The Am54S/74S242 is inverting, while the Am54S/74S243 presents non-inverting data at the outputs.

# CONNECTION DIAGRAMS Top Views



### ORDERING INFORMATION

Package	Temperature	*		Order Number		
Туре	Range	Am54S/74S240	Am54S/74S241	Am54S/74S242	Am54S/74S243	Am54S/74S244
Hermetic	-55°C to +125°C	SN54S240J	SN54S241J	SN54S242J	SN54S243J	SN54S244J
Dice	-55°C to +125°C	AM54S240X	AM54S241X	AM54S242X	AM54S243X	AM54S244X
Hermetic	$0^{\circ}$ C to $+70^{\circ}$ C	SN74S240J	SN74S241J	SN74S242J	SN74S243J	SN74S244J
Molded	$0^{\circ}$ C to $+70^{\circ}$ C	SN74S240N	SN74S241N	SN74S242N	SN7,4S243N	SN74S244N
Dice	0°C to +70°C	AM74S240X	AM74S241X	AM74S242X	AM74S243X	AM74S244X



MAXIMUM RATINGS	above which the use	ful life may be	impaired

Storage Temperature	-65°C to +150°C
Temperature (Ambient) Under Bias	–55°C to +125°C
Supply Voltage to Ground Potential	-0.5V to +7.0V
DC Voltage Applied to Outputs for HIGH Output State	-0.5V to +V <sub>CC</sub> max.
DC Input Voltage	-0.5V to +7.0V
DC Output Current	150mA
DC Input Current	, -30mA to +5.0mA

### **ELECTRICAL CHARACTERISTICS**

### The Following Conditions Apply Unless Otherwise Noted:

Am54S240/S241/S242/S243/S244 (MIL) Am74S240/S241/S242/S243/S244(COM'L)

 $T_A = -55^{\circ} C \text{ to } +125^{\circ} C$  $T_A = 0^{\circ} C \text{ to } 70^{\circ} C$ 

 $V_{CC}(MIN.) = 4.50V$  $V_{CC}(MIN.) = 4.75V$ 

 $V_{CC}(MAX.) = 5.50V$  $V_{CC}(MAX.) = 5.25V$ 

### ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE


Parameters		Description	ı	Test Co	onditions	(Note 1)	Min.	Typ. (Note 2)	Max.	Units
VIH	High-Level Input	Voltage					2.0			Volts
VIL	Low-Level Input	/oltage							0.8	Volts
VIK	Input Clamp Volta	age		V <sub>CC</sub> = MIN.,	I <sub>I</sub> = -18m	nA			-1.2	Volts
	Hysteresis (V <sub>T+</sub> -	· V <sub>T</sub> _)		V <sub>CC</sub> = MIN.			0.2	0.4		Volts
v <sub>OH</sub>	High-Level Output	Voltage		V <sub>CC</sub> = MIN., I <sub>OH</sub> = -3.0m	. —	V	2.7	3.4		Volts
Y OR	night-Level Output Voltage		$V_{CC} = MIN.,$ $V_{II} = 0.5V$		<sub>H</sub> = -12mA I <sub>OH</sub> = -15mA	2.0			Volts	
					M11 10	L = 48mA	2.0		0.55	<del> </del>
·VOL	Low-Level Output	Voltage		V <sub>CC</sub> = MIN.		I <sub>OL</sub> = 64mA	<u> </u>		0.55	Volts
lozh	Off-State Output	•		V <sub>CC</sub> = MAX. V <sub>IH</sub> = 2.0V		V <sub>O</sub> = 2.4V			50	
IOZL	Off-State Output Low-Level Voltage	•				V <sub>O</sub> = 0.5V			50	μΑ
1 <sub>1</sub>	Input Current at M Input Voltage	Maximum	V <sub>CC</sub> = MAX., V <sub>I</sub> = 5.5V				1.0	mA		
Чн	High-Level Input (	Current, Any Input		V <sub>CC</sub> = MAX., V <sub>IH</sub> = 2.7V				50	μА	
1	Low-Level Input (		Anny A	V <sub>CC</sub> = MAX.	V., = 0 !	5V			-400	μА
IIL .	Low-Level input C	urrent	Any G	7	, VIL 0	•			-2.0	mA
los	Short-Circuit Out	out Current (Note 3	)	V <sub>CC</sub> = MAX.			50		-225	mA.
			All Outputs			MIL		80	123	
ŀ		1	High			COM'L		80	135	1
		Am54S/74S240	All Outputs	V <sub>CC</sub> = MAX.		MIL		100	145	mA
		Am54S/74S242	High	Outputs open		COM'L		100	150	
			Outputs at Hi-Z			MIL		100	145	
Icc	Supply Current		Outputs at 111 Z			COM'L		100	150	
			All Outputs			MIL		95	147	
ĺ			High	COM'L		95	160			
		Am54S/74S241 Am54S/74S243	All Outputs High	V <sub>CC</sub> = MAX.		MIL		120	170	mA
Ì		Am54S/74S244		Outputs open		COM'L		120	180	
			0			MIL .		120	170	]
			Outputs at Hi-Z			COM, L		120	180	1

Notes: 1. For conditions shown as MIN, or MAX,, use the appropriate value specified under recommended operating conditions,


SWITCHII	NG CHARACTERISTICS (V <sub>CC</sub>	= 5V, T <sub>A</sub> = 25°C)	Am54S/74S240 Am54S/74S242			Am54S/74S241 Am54S/74S243 Am54S/74S244				
Parameter	Description	Test Conditions	Min.	Тур.	Max.	Min.	Тур.	Max.	Units	
tPLH	Propagation Delay Time, Low-to-High-Level Output			4.5	7.0		6.0	9.0	ns	
tPHL	Propagation Delay Time, High-to-Low-Level Output	$C_L = 50 \text{pF}$ , $R_L = 90 \Omega$ (Note 3)		4.5	7.0		6.0	9.0	ns	
tZL	Output Enable Time to Low Level			10	15		10	15	ns	
tZH	Output Enable Time to High Level			6.5	10		8.0	12	ns	
tLZ	Output Disable Time from Low Level	0 - F0-F D - 000 (N-4-3)		10	15		10	15	ns	
tHZ	Output Disable Time from High Level	$C_L = 50pF, R_L = 90\Omega$ (Note 3)		6.0	9.0		6.0	9.0	ns	

<sup>2.</sup> All typical values are  $V_{CC} = 5.0V$ ,  $T_A = 25^{\circ}C$ .
3. Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

# LOAD CIRCUIT FOR THREE-STATE OUTPUTS



# VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES, THREE-STATE OUTPUTS



Notes: 1. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.

- 2. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- 3. In the examples above, the phase relationships between inputs and outputs have been chosen arbitrarily. PRR  $\leq$  1.0MHz,  $Z_{OUT} \approx 50\Omega$  and  $t_r \leq$  2.5ns,  $t_f \leq$  2.5ns.

### **FUNCTION TABLES**

Am54S/74S242

П	NPUT:	OUTPUTS	
1G	2G	Α	Y
н	L	×	z
L	Н	L	н
l L	н	н	L

### Am54S/74240

INP	UTS	OUTPUT
G	Α	Υ
н	×	z
L	Н	L
L	L	н

### Am54S/74S241 Am54S/74S243


	II	NPUT	OUTPUTS	
ĺ	1G	2G	Α	Υ
i	н	L	×	z
	L	Н	Н.	н
	L	н	Ł.	L

### Am54S/74S244


INP	UTS	OUTPUT
G	Α	
Н	×	z
L	н	н
L	L	L

### **APPLICATIONS**

### Am54/74S241'S USED AS REPEATER/LEVEL RESTORER




# '\$240 USED AS SYSTEM AND/OR MEMORY BUS DRIVER— 4-BIT ORGANIZATION CAN BE APPLIED TO HANDLE BINARY OR BCD




### APPLICATIONS (Cont.)

### INDEPENDENT 4-BIT BUS DRIVERS/RECEIVERS IN A SINGLE PACKAGE



# PARTY-LINE BUS SYSTEM WITH MULTIPLE INPUTS, OUTPUTS, AND RECEIVERS



# Am55/75107B • Am55/75108B

**Dual Line Receivers** 

### **Distinctive Characteristics**

- Input sensitivity 3mV typical
- Common mode range of ±3V
- Common mode range of more than ±15V using external attenuator
- TTL compatible output

- High common mode rejection ratio
- Blocking diodes provide high input impedance
- Strobe and gate inputs for flexibility
- 100% reliability assurance testing in compliance with MIL-STD-883

### **FUNCTIONAL DESCRIPTION**


The Am55/75107B and Am55/75108B are high speed dual line receivers designed for use as data receivers in balanced, unbalanced or party-line transmission systems. The two line receivers in each package share the common voltage and ground busses. The Am55/75107B has a standard active pull-up totempole output while the Am55/75108B has an open collector output for bus organized systems.


Each receiver has a high impedance differential input for minimum transmission line loading. The differential inputs of the Am55/75107B and Am55/75108B are designed to detect input signals of 25mV or greater and provide TTL compatible outputs.

All devices contain blocking diodes in the input differential transistor pair collectors to provide high input impedance in the power-off condition. The SN55/75107A and SN55/75108A are identical devices except for these input protection diodes.

Each receiver has a separate gate input, G. When the gate is LOW, the output is HIGH regardless of the other inputs. The device also has a common strobe, S, which can be used to gate both receivers simultaneously. When the strobe is LOW, the output is HIGH regardless of the other inputs.

Note: Output HIGH on the Am55/75108B is high impedance condition.





Notes: 1. Components shown with dashed lines are applicable to the Am55/75107B


2: RI =  $1k\Omega$  for Am55/75107B and 750 $\Omega$  for Am55/75108B

3. D1 and D2 are the input protection diodes.

00000			
OKDER	ING	INFOR	MATION

Package Type	Temperature Range	Am55/ 75107B Order Number	Am55/ 75108B Order Number
Molded DIP	0°C to +70°C	SN75107BN	SN75108BN
Hermetic DIP	0°C to +70°C	SN75107BJ	SN75108BJ
Dice	0°C to +70°C	AM75107BX	AM75108BX
Hermetic DIP	-55°C to +125°C	SN55107BJ	SN55108BJ
Dice	-55°C to +125°C	AM55107BX	AM55107BX

# CONNECTION DIAGRAM Top View



Note: Pin 1 is marked for orientation.

NC = No connection.

### **MAXIMUM RATINGS** (Above which the useful life may be impaired).

torage Temperature	-65°C to +150°C
'emperature (Ambient) Under Bias	-55°C to +125°C
ositive Supply Voltage V <sub>CC+</sub> to Ground Potential Continuous	+7.0V
legative Supply Voltage V <sub>CC</sub> to Ground Potential Continuous	-7.0V
C Voltage Applied to Outputs for HIGH Output State	-0.5V to +V <sub>CC+</sub> max.
C Input Voltage - Strobe	-0.5V to +5.5V
Differential Input Voltage	±6.0V
Common Mode Input Voltage (with Respect to GND Terminal)	±5.0V
vny Differential Input to Ground	-5.0V to +3.0V

### LECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE

he Following Conditions Apply Unless Otherwise Noted:

m75107B, Am75108B (COM'L) m55107B, Am55108B (MIL)

 $T_A = 0^{\circ}C$  to  $70^{\circ}C$  $T_A = -55^{\circ} C \text{ to } +125^{\circ} C$ 

V<sub>CC+</sub> = 5.0 V ± 5%  $V_{CC+} = 5.0 \text{ V} \pm 10\%$ 

 $V_{CC-} = -5.0 \text{ V} \pm 5\% \text{ (COM'L)}$ 

 $V_{CC-} = -5.0 \text{ V } \pm 5\% \text{ (MIL)}$ 

arameters	Description	Test Conditions (Notes 1, 4, & 5)		Min.	Typ. (Note 2)	Max.	Units
Vон	Output HIGH Voltage (Am55/75107B Only)	$V_{CC+} = MIN., V_{CC-} = MIN.$ $I_{OH} = -400\mu A, V_{IC} = -3V \text{ to } 3V$		2.4			Volts
V <sub>OL</sub>	Output LOW Voltage	$V_{CC+} = MIN., V_{CC-} = MIN.$ $I_{OL} = 16mA, V_{IC} = -3V \text{ to } 3V$				0.4	Volts
VIH	Strobe or gate input HIGH Voltage	See Test Table		2.0			Volts
VIL	Strobe or Gate Input LOW Voltage	See Test Table				0.8	Volts
V <sub>IDH</sub>	Differential Input Voltage for Output HIGH	See Test Table		0.025		5.0	Volts
V <sub>IDL</sub>	Differential Input Voltage for Output LOW	See Test Table		-5.0		-0.025	Volts
Пij	Input HIGH Current into 1A or 2A	V <sub>CC+</sub> = MAX., V <sub>CC-</sub> = MAX. V <sub>ID</sub> = 0.5V, V <sub>IC</sub> = -3V to 3V			30	75	μА
IIL	Input LOW Current into 1A or 2A	$V_{CC+} = MAX., V_{CC-} = MAX.$ $V_{ID} = -2V, V_{IC} = -3V \text{ to } 3V$				-10	μА
hн ,	Input HIGH Current	V <sub>CC+</sub> = MAX., V <sub>CC</sub> = MAX. V <sub>IH</sub> = 2.4V	S G			80 40	μΑ
I <sub>I</sub>	Input HIGH Current	V <sub>CC+</sub> = MAX., V <sub>CC-</sub> = MAX. V <sub>IH</sub> = V <sub>CC+</sub> MAX.	S G			2	mA
IIL	Input LOW Current	V <sub>CC+</sub> = MAX., V <sub>CC-</sub> = MAX. V <sub>IL</sub> = 0.4V	S G			-3.2 -1.6	mA
<b>1</b> ОН	HIGH Level Output Leakage (Am55/75108B Only)	$V_{CC+} = MIN., V_{CC-} = MIN.$ $V_{OH} = V_{CC+} MAX.$				250	μА
I <sub>SC</sub>	Output Short Circuit Current (Note 3) (Am55/75107B Only)	V <sub>CC+</sub> = MAX., V <sub>CC-</sub> = MAX.		-18		-70	mA
<b>І</b> ссн <del>і</del>	Positive Power Supply Current	V <sub>CC+</sub> = MAX., V <sub>CC</sub> _ = MAX. V <sub>ID</sub> = 25mV, T <sub>A</sub> = 25°C			18	30	, mA
I <sub>CCH</sub>	Negative Power Supply Current	V <sub>CC+</sub> = MAX., V <sub>CC</sub> _ = MAX. V <sub>ID</sub> = 25mV, T <sub>A</sub> = 25°C			-8.4	-15	mA
$v_1$	Input Clamp Voltage, S or G	$V_{CC+} = MIN., V_{CC-} = MIN.$ $I_{IN} = -12mA, T_A = 25^{\circ}C$			-1	-1.5	Volts

Notes: 1. For conditions shown as MIN. or MAX., use the appropriate value specified under Electrical Characteristics for the applicable device type.

2. Typical limits are at V<sub>CC+</sub> = 5.0V, V<sub>CC-</sub> = -5.0V, T<sub>A</sub> = 25°C ambient and maximum loading.


3. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.

V<sub>IC</sub> = common mode voltage with respect to GND terminal.  $V_{ID}$  = differential voltage ( $V_A - V_B$ ).

### SWITCHING CHARACTERISTICS ( $T_A = +25^{\circ}C$ , $V_{CC} + = 5V$ , $V_{CC} - = -5V$ )

Parameters	Description	Test Conditions	Min.	Тур.	Max.	Units
Am55/75107B C	Only					
tPLH	A and B to Output			17	25	ns
tPHL	A and B to Output	$R_1 = 390 \Omega$		17	25	ns
tPLH	G or S to Output	C <sub>1</sub> = 50 pF		10	15	ns
t <sub>PHL</sub>	G or S to Output			8	15	ns
Am55/75108B C	Only					
tPLH	A and B to Output			19	25	ns
tPHL A and B to Output	$R_L = 390 \Omega$		19	25	ns	
tPLH	G or S to Output	C <sub>L</sub> = 15 pF		13	20	ns
tPHL	G or S to Output			13	20	ns

### AC PARAMETER MEASUREMENT INFORMATION **TEST CIRCUIT** Q vcc-OUTPUT Am55107B Am75107B Am75207 DIFFERENTIAL C $V_{ref}$ PULSE GENERATOR (See Note 1) 100 mV IN916 (4 places **≨** 50 Ω $c_{\mathsf{L}}$ 50 pF (See Note 3) 390 Ω 1G v<sub>cc+</sub> 390 Ω С<sub>L</sub> = 15 pF STROBE INPUT O (See Note 2) V<sub>CC+</sub> (See Note 3) PULSE GENERATOR (See Note 1)



Notes: 1. The pulse generators have the following characteristics:  $z_{out}$  = 50  $\Omega$  ,  $t_r$  =  $t_f$  = 10  $\pm$  5 ns,  $t_{p1}$  = 500 ns, PRR = 1 MHz,  $t_{p2}$  = 1 ms, PRR = 500 kHz.

- 2. Strobe input pulse is applied to Strobe 1G when inputs 1A 1B are being tested, to Strobe S when inputs 1A 1B or 2A 2B are being tested, and to Strobe 2G when inputs 2A 2B are being tested.
- 3. CL includes probe and jig capacitance.

### PERFORMANCE CURVES

High-Logic-Level Supply Current

Into 1A or 2A Versus
Ambient Temperature

VCC+ = 5 V
VCC- = -5 V
VCC- = -5 V
VCC- = -5 V
TA - AMBIENT TÉMPERATURE - °C

**High-Level Input Current** 


TA - AMBIENT TEMPERATURE - °C

Am55108B, Am75108B

**Propagation Delay Time** 

Low-to-High Level

Differential Inputs



Am55108B, Am75108B

**Propagation Delay Time** 

High-to-Low Level


**Differential Inputs** 


Am55107B, Am75107B


Propagation Delay Time

**Differential Inputs** 


**Recommended Combinations** 







Am55107B, Am75107B Propagation Delay Time



Am55108B, Am75108B

**Propagation Delay Time** 

Strobe Inputs

Note: Use  $0^{\circ}$  C to  $+70^{\circ}$  C temperature range only for commercial (Am75 Series) devices.

### **FUNCTION TABLE**

Differential	In	puts	Output		
Input Voltage	Gate	Strobe	Y		
$V_{ID} = V_A - V_B$	G	S			
V <sub>ID</sub> > +25mV	×	×	н		
-25mV < V <sub>ID</sub> < +25mV	Н	Н	?		
V <sub>ID</sub> < −25mV	Н	Н	L		
X	L	Х	н		
х	×	L	Н		

H = HIGH

L = LOW

X = Don't Care

? = Don't Know

Note: For Am75207 and Am75208 substitute 10mV for 25mV.

### **DEFINITION OF SWITCHING TERMS**

(All switching times are measured at the 1.5V logic level unless otherwise noted.)

tpLH The propagation delay time from an input change to an output LOW-to-HIGH transition.

tpHL The propagation delay time from an input change to an output HIGH-to-LOW transition.

t<sub>r</sub> Rise time. The time required for a signal to change from 10% to 90% of its measured values.

tf Fall time. The time required for a signal to change from 90% to 10% of its measured values.

### **DEFINITION OF FUNCTIONAL TERMS**

1A, 2A The non-inverting input of the line receivers.

1B, 2B The inverting input of the line receivers.

1Y, 2Y The output of each line receiver.

**1G, 2G** The gate input of each line receiver. A LOW on the gate input forces the output HIGH.

S The strobe input that is common to both line receivers. A LOW on the strobe forces both (1Y and 2Y) outputs HIGH.

VIC Input Common Mode voltage with respect to ground terminal.

VID Differential Input voltage (VA - VB).

### DC TEST TABLE

V-- ·

Via

Parameter	1A	2A	1B 2B	VIC (Common Mode)	VID (Differen- tial)	1Y 2Y	1G	2G	s	Note
V <sub>IDH</sub>		_	_	-3V to 3V	Test	400μA (Note 2)	4	+5∨	+5V	1
V <sub>IDL</sub>		_	_	−3V to 3V	Test	16mA	. +	-5V	+5V	1
I <sub>IH</sub> @ A	-	_		-3V to 3V	+0.5V	Open	C	pen	Open	1
IIL@A	-	-	-	-3V to 3V	-2V	Open	C	)pen	Open	1
V <sub>OL</sub> @Y	-	_	_	−3V to 3V	−25mV	16mA		VIH	VIH	1
<b>V</b> OH @ Y	-	-	_	-3V to 3V	+25mV	-400μA		Viн	VIH	1 & 2
<b>V</b> OH @ Y	-	_	_	−3V to 3V	−25mV	-400µA		VIL	VIH	1 & 2
<b>V</b> OH @ Y	-	_	_	−3V to 3V	. −25mV	-400μA		VIH	VIL	1 & 2
IOH@Y				-3V to 3V	+25mV	V <sub>CC+</sub> MAX.		ViH	VIH	1 & 3
I <sub>OH</sub> @ Y		-		-3V to 3V	−25mV	V <sub>CC+</sub> MAX.		VIL	VIH	1 & 3
I <sub>OH</sub> @ Y		-		-3V to 3V	-25mV	V <sub>CC</sub> +MAX.		VIH	VIL	1 & 3
I <sub>IH</sub> @ 1G	+25mV	GND	GND	_	_	Open	VIH	GND	GND	
I <sub>IH</sub> @ 2G	GND	+25mV	GND	-	_	Open	GND	VIH	GND	
I <sub>IH</sub> @S	+25mV	+25mV	,GND	_		Open	GND	GND	VIH	-
I <sub>IL</sub> @ 1G	-25mV	GND	GND	_	-	Open	VIL	GND	4.5V	_
I <sub>IL</sub> @ 2G	GND	-25mV	GND		_	Open	GND	VIL	4.5V	_
I <sub>IL</sub> @S	-25mV	-25mV	GND		_	Open	4.5V	4.5V	VIL	<u>.</u>
IOS@Y	+2	5mV	GND	_	_	GND	G	ND	GND	
Icc+	+2!	ōmV	GND	_		Open	-	-5V	+5V	-
Icc-	+2	ōmV	GND		-	Open	+	-5V	+5V	_


Notes: 1. When testing one channel, the inputs of the other channels are grounded.

2. Am55/75107B only.

Am55/75108B only.

### **APPLICATIONS**

### **BUS-ORGANIZED SYSTEM**




### Metallization and Pad Layouts

### Am55/75107B

# VCC+ 1A 1 13 VCC 1B 2 12 2A 1Y 4 11 2B 1G 5 7 8 2G

DIE SIZE: 0.049" X 0.056"

### Am55/75108B



DIE SIZE: 0.049" X 0.056"

# Am55/75109 • Am55/75110

**Dual Line Drivers** 

### **Distinctive Characteristics**

- Input is TTL compatible.
- High common-mode output range of —3V to +10V.
- Separate and common output inhibits.

- Open-collector differential outputs for bus-organized systems.
- 100% reliability assurance testing in compliance with MIL-STD-883.

### **FUNCTIONAL DESCRIPTION**


The Am55/75109 and Am55/75110 are dual line drivers characterized for applications in balanced, unbalanced, and party-line systems. The drivers provide a constant current output that is switched to either of the two differential output terminals under the control of the A and B inputs. When A and B are HIGH, the Y output is HIGH and Z output is LOW

These drivers feature a separate inhibit input, C, that is used to switch off the constant current output. This leaves the driver differential output in the high impedance state for use in bus organized systems. A LOW on the C input

forces the driver to the OFF state by switching off the current source of the differential output transistor pair. Likewise, the two drivers have a common inhibit input, D, that forces both drivers to the OFF state. A LOW on the D inputs turns off the output current sources of both drivers such that both differential outputs are in the high impedance state.

The driver outputs have a common mode voltage range of -3V to +10V. The Am55/75109 output current is typically 6mA while the Am55/75110 output current is typically 12mA.

# SCHEMATIC DIAGRAM (One Driver Shown)




Notes: 1. Component values shown are nominal.

### 2. Resistance values are in ohms.


### ORDERING INFORMATION

		Am55/75109	Am55/75110
Package	Temperature	Order	Order
Туре	Range	Number	Number
Molded DIP	0°C to +70°C	SN75109N	SN75110N
Hermetic DIP	0°C to +70°C	SN75109J	SN75110J
Dice	0°C to +70°C	AM75109X	AM75110X
Hermetic DIP	-55°C to +125°C	SN55109J	SN55110J
Dice	-55° C to +125° C	AM55109X	AM55110X
			*

# CONNECTION DIAGRAM Top View



Pin 1 is marked for orientation.



### MAXIMUM RATINGS (Above which the useful life may be impaired)

Storage Temperature	-65°C to +150°C
Temperature (Ambient) Under Bias	-55°C to +125°C
V <sub>CC+</sub> Supply Voltage to Ground Potential	+7V
V <sub>CC</sub> - Supply Voltage to Ground Potential	_7V
Common Mode DC Voltage Applied to Outputs	-5V to +12V
DC Input Voltage	-0.5V to +V <sub>CC+</sub> max.
DC Input Current	-30mA to +5.0mA

### ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE

The Following Conditions Apply Unless Otherwise Noted:

Am75109, Am75110 V<sub>CC+</sub> MIN. = 4.75V V Am55109, Am55110 V<sub>CC+</sub> MIN. = 4.5V V

V<sub>CC+</sub> MAX. = 5.25V, V<sub>CC+</sub> MAX. = 5.5V, V<sub>CC</sub>- MIN. = -4.75V V<sub>CC</sub>- MIN. = -4.5V  $V_{CC-}$  MAX. = -5.25V;  $T_A = 0^{\circ}$ C to +70°C  $V_{CC-}$  MAX. = -5.5V;  $T_A = -55^{\circ}$ C to +125°C

Тур.

Units **Parameters** Description Test Conditions (Note 1) Min. (Note 2) Max. Guaranteed input logical HIGH Input HIGH Level 2.0 5.5 Volts  $v_{IH}$ voltage for all inputs Guaranteed input logical LOW Input LOW Level 0 8.0 Volts  $v_{IL}$ voltage for all inputs A, B -3 $V_{CC+} = MAX., V_{IN} = 0.4 V$ ηL Input Low Current -1.6 С mΑ (Note 3) Am55/75109  $V_{CC-} = MAX.$ D -3 Input LOW Current  $V_{CC+} = MAX., V_{IN} = 0.4 V$ A, B, C -3 IIL. mΑ D (Note 3) Am55/75110  $V_{CC-} = MAX.$ -6 V<sub>CC+</sub> = MAX., V<sub>IN</sub> = 2.4 V A, B, C 40 ЧΗ μΑ Input HIGH Current V<sub>CC</sub>- = MAX. D 80 (Note 3) A, B, C V<sub>CC+</sub> = MAX., V<sub>IN</sub> = MAX. 1 ij Input HIGH Current mΑ D V<sub>CC</sub>- = MAX. V<sub>CC+</sub> = MAX. 109 7 IO(on) mΑ Output Current On-State V<sub>CC</sub>- = MAX. 110 V<sub>CC+</sub> = MIN. 109 3.5 IO(on) **Output Current On-State** mΑ 110 6.5 V<sub>CC</sub>- = MAX. V<sub>CC+</sub> = MIN. 100 IO(off) **Output Current Off-State** μΑ V<sub>CC</sub>- = MIN. 109 30 Positive Supply Current; A and B = 0.4V18 I<sub>CC+</sub>(on) mA Driver Enabled C and D = 2.0V 110 23 35 109 Negative Supply Current; A and B = 0.4V -30 -18 mΑ ICC\_(on) Driver Enabled C and D = 2.0V110 -34 -50 Positive Supply Current; 109 18 ICC+(off) All Inputs = 0.4V mA Driver Disabled 110 21 Negative Supply Current; 109 -10 All Inputs = 0.4V I<sub>CC</sub>—(off) Driver Disabled 110 -17

Notes: 1. For conditions shown as MIN. or MAX., use the appropriate value specified under Electrical Characteristics for the applicable device type.

2. Typical limits are at  $V_{CC+} = 5.0 \text{ V}$ ,  $V_{CC-} = -5.0 \text{ V}$ ,  $T_A = 25^{\circ} \text{ C}$  ambient and maximum loading.

3. Actual input currents = Unit Load Current X Input Load Factor (See Loading Rules).

### Switching Characteristics $(T_A = +25^{\circ}C)$

Parameters	Description	Test Conditions	Min.	Тур.	Max.	Units
tPLH	A or B to Y or Z			- 9	15	ns
tPHL	A or B to Y or Z	$V_{CC+} = 5.0 \text{ V}, V_{CC-} = -5.0 \text{ V},$		9	15	ns
tPLH	C or D to Y or Z	$R_L = 50\Omega$ , $C_L = 40 pF$		16	25	ns
tPHL	C or D to Y or Z			13	. 25	,ns

### **FUNCTION TABLE**

LOGIC	INPUTS	INHIBIT INPUTS		OUT	PUTS
Α	В	С	D	Υ	Z
х	X	L	х	OFF	OFF
х	×	×	L	OFF	OFF
L	×	н	н	ON	OFF
X	L	н	н	ON	OFF
н	Н	н	н	OFF	ON

H = HIGH L = LOW

ON = IO(on) Current OFF = IO(off) Current

X = Don't Care


### LOADING RULES (In Unit Loads)

Input Unit Load Fan-out Am55/ Am55/ Output Output Input/Output Pin No.'s 75109 LOW 75110 HIGH 1-7/8 1-7/8 1A 2 1-7/8 1-7/8 **1**B 1C 3 1 1-7/8 2C 4 1 1-7/8 2A 5 1-7/8 1-7/8 6 1-7/8 1-7/8 **2**B GND . 7 \_ \_ 2Y 8 Diff output 2Z 9 10 1-7/8 3-3/4 D v<sub>cc-</sub> 11 12 1Z Diff 1Y 13 output \_ 14  $v_{CC^+}$ \_ \_\_


A TTL Unit Load is defined as 40 µA measured at 2.4 V HIGH and -1.6mA measured at 0.4 V LOW.

### PERFORMANCE CURVES (Typical)

Am55109, Am75109 **Output Current** Versus Logic Input Voltage




Am55110, Am75110 **Output Current** Versus Logic Input Voltage




Am55109, Am75109 Supply Current With Driver Enabled Versus


Ambient Temperature




### Am55110, Am75110 Supply Current With Driver Enabled Versus



**Propagation Delay Time Logic Inputs** Versus



Propagation Delay Time Inhibit Inputs Versus Ambient Temperature





Note: For Am75 Series use 0°C to +70°C temperature range only.

### DC TEST TABLE

		INP	PUTS		ОПТ	PUTS
Parameter	A	В	С	D	Y	. <b>Z</b>
v <sub>IH</sub>	Test	Open	ViH	VIH	OFF	ON
V <sub>IH</sub>	Open	Test	VIH	VIH	OFF	ON
VIL	Test	V <sub>CC+</sub>	VIH	VIH	ON	OFF
VIL	v <sub>cc+</sub>	Test	VIH	VIH	ON	OFF
Чн	Test	GND	VIH	V <sub>IH</sub>	GND	GND
IH	GND	Test	VIH	V <sub>IH</sub>	GND	GND
li L	Test	4.5 V	VIH	VIH	GND	GND
I <sub>1</sub> L	4.5 V	Test	ViH	VIH	GND .	GND
V <sub>IH</sub>	V <sub>IH</sub>	V <sub>IH</sub>	Test	Open	OFF	ON
V <sub>IH</sub>	V <sub>1H</sub>	ViH	Open	Test	OFF '	ON
V <sub>IH</sub>	VIL	VIL	Test	Open	ON	OFF
v <sub>IH</sub>	VIL	VIL	Open	Test	ON	OFF
VIL	VIH	VIH	Test	Open ·	OFF	OFF
V <sub>iL</sub>	VIH	VIH	Open	Test	OFF	OFF
VIL	VIL	VIL	Test	V <sub>CC+</sub>	OFF	OFF
VIL	VIL	VIL	V <sub>CC+</sub>	Test	OFF	OFF
1 <sub>IH</sub>	GND	GND	Test	GND	GND	GND
Чн	GND	GND	GND	Test	GND	GND
IIL	GND	GND	Test	4.5 V	GND	GND
IIL	GND	GND	4.5 V	Test	GND	GND
1 <sub>O(on)</sub>	V <sub>IL</sub>	VIL	VIH	V <sub>IH</sub>	Test	Note 1
IO(on)	VIL	VIH	VIH	VIII	Test	Note 1
I <sub>O(on)</sub>	VIH	VIL .	VIH	V <sub>IH</sub>	Test	Note 1
IO(on)	VIH	VIH	VIH	VIH	Note 1	Test
IO(off)	VIH	ViH	V <sub>IH</sub>	V <sub>IH</sub>	Test	Note 1
IO(off)	VIL	VIL	VIH	ViH	Note 1	Test
IO(off)	VIL	VIH	VIH	VIH	Note 1	Test
<sup>1</sup> O(off)	VIH	VIL	VIH	ViH	Note 1	Test
IO(off)	X	X	VIL	VIL	Test	Test
IO(off)	X	X	VIL	V <sub>IH</sub>	Test	Test
IO(off)	X	X	VIH	VIL	Test	Test
ICC+(on)	VIL	VIL	VIH	V <sub>1H</sub>	GND	GND
ICC-(on)	VIL	VIL	VIH	VIH	GND	GND
ICC+(off)	VIL	VIL	VIL	VIL	GND	GND
ICC-(off)	' V <sub>1L</sub>	VIL	VIL	VIL	GND	GND

X = Don't Care; Note 1: Output not under test must have a low impedance ( $<50\Omega$ ) termination to GND.





- Notes: 1
- 1. The pulse generators have the following characteristics:  $Z_{out} = 50\Omega$ ,  $t_r = t_f = 10 \pm 5$ ns;  $t_{pw1} = 500$ ns, PRR = 1 MHz;  $t_{pw2} = 1\mu$ s, PRR = 500 kHz.
  - 2. C<sub>L</sub> includes probe and jig capacitance.
  - 3. For simplicity, only one channel and the inhibitor connections are shown.

### UNIT LOAD DEFINITIONS

	HI	GH	LO	W
SERIES	SERIES Current		Current	Measure Voltage
Am25/26/2700	40 µA	2.4 V	-1.6mA	0.4 V
Am25S/26S/27S	50 µA	2.7 V	-2.0mA	0.5 V
Am25L/26L/27L	20μΑ	2.4 V	-0.4 mA	0.3 V
Am25LS/26LS/27LS	20 μΑ	2.7 V	-0.36 mA	0.4 V
Am54/74	40μΑ	2.4 V	-1.6mA	0.4 V
54H/74H	50μA	2.4 V	-2.0mA	0.4 V
Am54S/74S	50 µA	2.7 V	-2.0mA	0.5 V
54L/74L (Note 1)	20μΑ	2.4 V	-0.8mA	0.4 V
54L/74L (Note 1)	10μΑ	2.4 V	-0.18mA	0.3 V
Am54LS/74LS	20μΑ	2.7 V	-0.36 mA	0.4 V
Am9300	40μΑ	2.4 V	-1.6mA	0.4 V
Am93L00	20μΑ	2.4 V	-0.4mA	0.3 V
Am93S00	50 μA	2.7 V	-2.0mA	0.5 V
Am75/85	40 µA	2.4 V	-1.6 mA	0.4 V
Am8200	40μA	4.5 V	-1.6mA	0.4 V

Note: 1. 54L/74L has two different types of standard inputs.


### **DEFINITION OF FUNCTIONAL TERMS**

1A, 2A, 1B, 2B The TTL data inputs to each driver.1C, 2C The TTL inhibit inputs to each driver. A LOW input forces both outputs to the off-state.


D The common TTL inhibit input to both drivers. A LOW input forces all four outputs to the off-state.

1Y, 2Y, 1Z, 2Z The differential output of each driver.

### **APPLICATIONS**



Am55/75109 or Am55/75110 in a unbalanced or single-ended connection.




Two line drivers connected in parallel for higher current.

### Metallization and Pad Layouts

# Am55/75109 VCC+ 1A 1 14 13 1Y 1B 2 12 12 1C 3 11 VCC 2C 4 10 D D 2B 6 7 8 2Y GND

DIE SIZE 0.056" X 0.056"



DIE SIZE 0.056" X 0.056"

# Am78/8820·Am78/8820A

**Dual Differential Line Receivers** 

### **Distinctive Characteristics:**

- Dual differential receiver pin-for-pin equivalent to the National 78/8820 and 78/8820A
- 500mV sensitivity at ±3V common mode
   1V sensitivity at ±15V common mode
- Single 5-volt supply
- Frequency response control, strobe and internal terminating resistor
- 100% reliability assurance testing in compliance with MIL-STD-883


### **FUNCTIONAL DESCRIPTION**


The Am78/8820 and Am78/8820A are dual differential line receivers designed to receive digital data from transmission lines and provide up to 15 volts of common mode rejection with a single 5-volt supply.

The device would normally be used in systems using twisted pair lines for connection, with each receiver having a terminating resistor included. The receivers respond to small differential signals and reject considerable amounts of common mode noise.

Each receiver has a strobe that enables the output and a response control that allows the time constant of the output circuit to be controlled by an external capacitor and give noise rejection of high frequency noise and short logic spikes.

Companion differential line drivers are the Am78/8830, Am78/8831 and Am78/8832.





ORDERING INFORMATION							
		Am78/ 8820	Am78/ 8820A				
Package	Temperature	Order	Order				
Type	Range	Number	Number				
Molded DIP Hermetic DIP	0°C to +75°C 0°C to +75°C	DM8820N DM8820J	DM8820AN DM8820AJ				
Dice	0°C to +75°C	AM8820X	AM8820AX				
Hermetic DIP	-55°C to +125°C	DM7820J	DM7820AJ				
Hermetic Flat Pak	-55°C to +125°C	DM7820W	DM7820AW				
Dice	-55°C to +125°C	AM7820X	AM7820AX				

### CONNECTION DIAGRAM Top View Vcc – INPUT A \_ INPUT B TERMIN A + INPUT A TERMIN. B + INPUT B STROBE A RESPONSE A STROBE B RESPONSE B OUTPUT A ООТРОТ В Note: Pin 1 is marked for orientation.

### Am7820 • Am8820

### ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (Unless Otherwise Noted)

 $T_A = 0^{\circ} C \text{ to } +75^{\circ} C$   $T_A = -55^{\circ} C \text{ to } +125^{\circ} C$  $V_{CC} = 5.0V \pm 5\%$  $V_{CC} = 5.0V \pm 10\%$  $V_{CM} = -15V \text{ to } +15V$   $V_{CM} = -15V \text{ to } +15V$ Am7820A Description **Test Conditions** Min. Typ.(Note 1) Max. Units **Parameters** Output HIGH Voltage I<sub>OH</sub> ≤ 0.2mA 2.5 Volts **V**OH Output LOW Voltage I<sub>OL</sub> ≤ 3.5mA 0 0.4 Volts VOL +0.06 +0.5  $V_{CM} = 0V$ +0.06 +1.0 –15V≤V<sub>CM</sub>≤+15V Volts **V**TH Differential Threshold Voltage  $V_{CM} = 0V$ -0.5-0.08-15V≤V<sub>CM</sub>≤+15V -1.0-0.080.01 Strobe Input HIGH Current VSTROBE = 5.5V 5.0 μΑ ΉН Strobe Input LOW Current -1.4-1.0mΑ HL VSTROBE = 0.4V V<sub>CM</sub> = +15V +3.0 +4.2  $I_{1N}$   $I_{NV}$  $V_{CM} = 0V$ 0 Inverting Input Current -0.5mA  $V_{CM} = -15V$ -4.2-3.0V<sub>CM</sub> = +15V +5.0 +7.0 -1.0Non-Inverting Input Current  $V_{CM} = 0V$ -1.6mΑ IIN NINV  $V_{CM} = \overline{-15V}$ -9.8-7.0 V<sub>CM</sub> = +15V +3.9 +7.0 **Power Supply Current**  $V_{CM} = 0V$ +6.5 +10.2 1cc mΑ (Each Receiver)  $V_{CM} = -15V$ +8.3 +15.0 Inverting Input Resistance 36 RININV 5.0 kΩ Non-Inverting Input Resistance 1.8 25 kΩ RINNINV

Notes: 1. For operating at elevated temperatures, the device must be derated based on a thermal resistance of 100°C/W and a maximum junction temperature of 160°C for the AM7820, or 150°C/W and 115°C maximum junction temperature for the AM8820.

120

170

250

Ω

2. Typical values given are for  $V_{CC} = 5.0V$ ,  $T_A = 25^{\circ}C$  and  $V_{CM} = 0V$  unless stated differently.

T<sub>A</sub> = 25°C

### Switching Characteristics ( $T_A = 25^{\circ}C$ , $V_{CC} = 5.0 \text{ V}$ )

Input Terminating Resistor

Am8820A

RTERM

Parameters	Description	Test Conditions	Min.	Тур.	Max.	Units
tRESP	Response Time	C <sub>delay</sub> = 0		40		ns
tRESP	Response Time	C <sub>delay</sub> = 100 pF		150		ns

### Am78/8820 • Am78/8820A

MΔ	XIMUM RA	TINGS	Above which the useful life may be impaired)

Storage Temperature		0500 : 145000
Storage remperature		-65°C to +150°C
Temperature (Ambient) Under Bias		_55°C to +125°C
Supply Voltage to Ground Potential (Pin	14 to Pin 7) Continuous	-0.5 V to +8.0 V
DC Common Mode Voltage		-20 V to +20 V
DC Strobe Input Voltage		-0.5 V to +8.0 V
DC Data Input Voltage		–20 V to +20 V
Output Current, Into Outputs: Am7	3/8820	25 mA
Am7	8/8820A	50 mA
Power Dissipation (Note 1)		600 mW

### Am7820A • Am8820A

### ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (Unless Otherwise Noted)

Am8820A	$T_A = 0^{\circ}C$ to +75°C	$V_{CC} = 5.0V \pm 5\%$	$V_{CM} = -15V \text{ to } +15V$
Am7820A	$T_{A}^{\cap} = -55^{\circ}C \text{ to } +125^{\circ}C$	V <sub>CC</sub> = 5.0V ± 10%	V <sub>CM</sub> = -15V to +15V

arameters	Description	Test Conditions	Min.	Typ.(Note 1)	Max.	Units	
<b>V</b> OH	Output HIGH Voltage	V <sub>DIFF</sub> = +1V, I <sub>OH</sub> = -400μA	2.5	4.0	5.5	Volts	
V <sub>OL</sub>	Output LOW Voltage	V <sub>DIFF</sub> = -1V				. Volts	
v <sub>IH</sub>	Strobe Input HIGH Level Voltage	V <sub>DIFF</sub> = −3V V <sub>OUT</sub> ≤0.4V, I <sub>OUT</sub> = 16mA	2.1			Volts	
V <sub>IL</sub>	Strobe Input LOW Level Voltage	V <sub>DIFF</sub> = -3V V <sub>OUT</sub> ≥2.5V, I <sub>OUT</sub> = -400μA		,	0.9	Volts	
		–3V≤V <sub>CM</sub> ≤+3V, I <sub>OUT</sub> = −400μA		+0.06	+0.5		
.,	Differential This shall Make	-15V≤V <sub>CM</sub> ≤+15V, I <sub>OUT</sub> = -400μA		+0.06	+1.0	Volts	
V <sub>TH</sub>	Differential Threshold Voltage	-3V≤V <sub>CM</sub> ≤+3V, I <sub>OUT</sub> = 16mA	-0.5	-0.08		Voits	
		-15V≤V <sub>CM</sub> ≤+15V, I <sub>OUT</sub> = 16mA	-1.0	-0.08			
I <sub>IH</sub>	Strobe Input HIGH Current	V <sub>STROBE</sub> = 5.5V, V <sub>DIFF</sub> = +3V		0.01	5.0	μА	
IIL	Strobe Input LOW Current	V <sub>STROBE</sub> = 0.4V, V <sub>DIFF</sub> = -3V	-1.4	-1.0		mA	
I <sub>IN INV</sub>	Inverting Input Current	V <sub>CM</sub> = +15V		+3.0	+4.2	mA	
		V <sub>CM</sub> = 0V	-0.5	0	,		
		V <sub>CM</sub> = −15V	-4.2	-3.0			
		V <sub>CM</sub> = +15V		+5.0	+7.0		
IIN NINV	Non-Inverting Input Current	V <sub>CM</sub> = 0V	-1.6	-1.0		mA	
, , , , ,		V <sub>CM</sub> = -15V	-9.8	-7.0			
Isc	Output Short Circuit Current	V <sub>OUT</sub> = 0V, V <sub>STROBE</sub> = 0V, V <sub>CC</sub> = 5.5V	-6.7	-4.5	-2.8	mA	
		V <sub>CM</sub> = +15V, V <sub>DIFF</sub> = -1V		+3.9	+6.0		
Icc	Power Supply Current (Each Receiver)	V <sub>CM</sub> = 0V, V <sub>DIFF</sub> = -0.5V		+6.5	+10.2	mA	
	(Each Receiver)	V <sub>CM</sub> = -15V, V <sub>DIFF</sub> = -1V		+9.2	+14.0	] .	
RININV	Inverting Input Resistance		3.6	5.0		kΩ	
RINNINV	Non-Inverting Input Resistance		1.8	2.5		kΩ	
RTERM	Input Terminating Resistor	T <sub>A</sub> = 25°C	120	170	250	Ω	

Notes: 1. For operating at elevated temperatures, the device must be derated based on a thermal resistance of 100° C/W and a maximum junction temperature of 160° C for the AM7820A, or 150° C/W and 115° C maximum junction temperature for the AM8820A.


2. Typical values given are for V<sub>C</sub>C = 5.0V, T<sub>A</sub> = 25° C and V<sub>CM</sub> = 0V unless stated differently.


### Switching Characteristics ( $T_A = 25^{\circ}C$ )


Parameters	Description	Test Conditions	Min.	Тур.	Max.	Units
tPHL	Differential Input to Output LOW			25	45	ns
tPLH	Differential Input to Output HIGH	V <sub>CC</sub> ≈ 5.0 V		22	40	ns
tPHL	Strobe Input to Output LOW	See Switching Waveforms		16	25	ns
tPLH	Strobe Input to Output HIGH			15	30	ns


# 14


### TYPICAL PERFORMANCE CHARACTERISTICS


































### AC TEST CIRCUIT AND WAVEFORMS




### TYPICAL APPLICATION

### TYPICAL TWISTED PAIR DIFFERENTIAL COMMUNICATION SYSTEM



The Am78/8830 drives a twisted pair line which is terminated at the receiving end by an RC network. The R is approximately equal to the line impedance (170 $\Omega$ ) and is part of the Am78/8820A differential receiver. The C<sub>B</sub> is a blocking capacitor which stops DC current flow, and for low duty cycles reduces power consumption. The value of this capacitor depends upon the data rate, C<sub>B</sub> must be large compared to  $\frac{1}{16 - R}$  where fd is the data rate. The capacitor C<sub>B</sub> is used to control the response time of the receiver and limit high frequency noise. C<sub>R</sub>  $\sim$ 4 x 10<sup>3</sup>  $\frac{1}{1}$  where C is in pF and fn is the lowest noise frequency expected in MHz.

### Metallization and Pad Layout



# Am78/8830

### Dual Differential Line Driver

### **Distinctive Characteristics**

- Single 5-volt power supply
- Input diodes for prevention of line ringing
- Low output skew between NAND and AND propagation delays
- Clamped outputs for reduction in positive and negative voltage transients.
- 100% reliability assurance testing in compliance with MIL-STD-883.


### **FUNCTIONAL DESCRIPTION**

The Am78/8830 is a dual differential line driver suitable for driving differential lines with characteristic impedances in the range  $50\Omega$  to  $500\,\Omega_{\rm c}$ 

Each driver consists of a 4-input AND gate in parallel with a 4-input NAND gate. The inputs to the gates are clamped to reduce the effect of line transients. The differential outputs are balanced and have approximately the same delay so as to minimize skew problems, and have high drive capability at both the LOW and HIGH logic levels.

The device is ideal for driving differential transmission lines, and forms a very noise insensitive balanced digital communication system with excellent common mode noise rejection when used in conjunction with the Am78/8820A dual differential receiver.

### LOGIC DIAGRAM



			·
Am	78/8830	ORDERING	INFORMATION


GND = Pin 7

Package Type	Temperature Range	Order Number
Molded DIP	0°C to +75°C	DM8830N
Ceramic DIP	0°C to +75°C	DM8830J
Hermetic DIP	-55°C to +125°C	DM7830J
Hermetic Flat Pak	-55°C to +125°C	DM7830W
Dice .	0°C to +75°C	AM8830X
Dice	-55°C to +125°C	AM7830X

# CIRCUIT DIAGRAM 14 VCC **₹**545Ω **≨** 2kΩ IN 1(13) 6(8) NAND OUTPUT 太 3000 IN 2(12) GND **≯**4kΩ ₹3.2kΩ \$545Ω 3(11) **₹**9Ω 5(9) AND OUTPUT 4(10) 3000

Note: Only one driver shown

# CONNECTION DIAGRAM Top View



### Am78/8830

### MAXIMUM RATINGS (Above which the useful life may be impaired)

Storage Temperature	−65°C to +150°C
Temperature (Ambient) Under Bias	-55°C to +125°C
Supply Voltage to Ground Potential (Pin 16 to Pin 8) Continuous	-0.5V to +7V
DC Voltage Applied to Outputs for HIGH Output State	-0.5V to +V <sub>CC</sub> max.
DC Input Voltage	-0.5V to +5.5V
Output Current, Into Outputs	100mA
DC Input Current	-30mA to +5.0mA
Output Short Circuit Duration at 125°C	1 sec

### ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (Unless Otherwise Noted)

Am8830	$T_{\Delta} = 0^{\circ} C \text{ to } +75^{\circ} C$	$V_{CC} = 5.0V \pm 5\%$
Am7830	$T_{\Lambda} = -55^{\circ} \text{C to } + 125^{\circ} \text{C}$	$V_{CC} = 5.0V \pm 109$


Parameters	Description	Test Conditions		Min.	Typ. (Note 1)	Max.	Units
v <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = MIN., I <sub>OH</sub> = -40 m/		1.8	2.9		Volts
VOH	Output man voltage	V <sub>IN</sub> = 0.8V	I <sub>OH</sub> = -0.8mA	2.4	3.3		Voits
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = MIN.,	I <sub>OL</sub> = 40mA		0.22	0.5	Volts
VOL	Output LOW Voltage	V <sub>IN</sub> = 0.8V	1 <sub>OL</sub> = 32 mA		0.2	0.4	volts
V <sub>IH</sub>	Input HIGH Level Voltage	Guaranteed input logical HIGH voltage for all inputs		2.0			Volts
VIL	Input LOW Level Voltage	Guaranteed input logical LOW voltage for all inputs				0.8	Volts
ЧL	Input LOW Current	V <sub>CC</sub> = MAX., V <sub>I</sub>	N = 0.4V		-3.0	-4.8	mA
_	Input HIGH Current	V <sub>CC</sub> = MAX., V <sub>I</sub>	N = 2.4V			120	μА
4 <sub>1</sub> H	Input HIGH Current	V <sub>CC</sub> = MAX., V <sub>IN</sub> = 5.5V				2.0	mA
I <sub>SC</sub> (Note 2)	Output Short Circuit Current	V <sub>CC</sub> = 5.0 V, V <sub>OUT</sub> = 0.0 V		-40	-100	-120	mA
¹cc	Power Supply Current ◆	V <sub>CC</sub> = MAX. (Ea	ch Driver)		11	18	mA


Note 1. Typical limits are at  $V_{CC}$  = 5.0V, 25°C ambient and maximum loading. Note 2. Limits for T<sub>A</sub> = +125°C only.

### Switching Characteristics ( $T_A = 25^{\circ}C$ )

Parameters	Description	Conditions	Min.	Тур.	Max.	Units
t <sub>PLH</sub>	Delay from Inputs to Output of AND Gate			8	12	ns
t <sub>PHL</sub>	Delay from inputs to Output of AND Gate	V <sub>CC</sub> = 5.0V, C <sub>L</sub> = 15pF See Figure 1		11	18	ns
<b>t</b> PLH	Delay from Japuta to Output of NAND sate		-	8	12	ns
<b>t</b> PHL	Delay from Inputs to Output of NAND gate			5	8	ns
t <sub>1</sub>	Differential Delay	$V_{CC} = 5.0V$ , $C_L = 5000pF$ $R_L = 100\Omega$ , See Figure 2		12	16	ns
t <sub>2</sub>	Differential Delay			12	16	ns

### SWITCHING TIME WAVEFORMS AND AC TEST CIRCUIT











Figure 1.


Figure 2.


### TYPICAL ELECTRICAL CHARACTERISTICS



















### **APPLICATIONS**



### TYPICAL TWISTED PAIR DIFFERENTIAL COMMUNICATION SYSTEM

The Am78/8830 drives a twisted pair line which is terminated at the receiving end by an RC network. The R is approximately equal to the line impedance (170 $\Omega$ ) and is part of the Am78/8820A differential receiver. The CB is a blocking capacitor which stops DC current flow, and for low duty cycles reduces power consumption. The value of this capacitor depends upon the data rate, CB must be large compared to  $\frac{1}{f_0 \cdot R}$  where fd is the data rate. The capacitor CR is used to control the response time of the receiver and limit high frequency noise. CR  $\sim 4 \times 10^3 \frac{1}{f_1}$  where C is in pF and fn is the lowest noise frequency expected in MHz.

### Metallization and Pad Layout



DIE SIZE 0.050" x 0.063"

# Am78/8831·Am78/8832

Three-State Line Driver

### Distinctive Characteristics

- Three-State Line Drivers pin-for-pin equivalent to the DM78/8831 and DM78/8832
- Mode control for quad single-ended or dual differential operation
- Common bus operation
- High-drive capability

- 40mA sink and source current
- Series 54/74 compatible
- 13ns typical propagation delay
- 100% reliability assurance testing in compliance with MIL-STD-883


### **FUNCTIONAL DESCRIPTION**


The Am78/8831 and Am78/8832 line drivers can be used either as a quad single-ended driver or as a dual differential driver. Each driver has a three-state output making the device particularly suitable for party-line operation where several drivers are directly connected to the same bus. The Am78/8832 does not have the VCC clamp diodes found on the Am74/8831.

When used for single-ended operation the two differential/single-ended control inputs are held LOW. The device then operates as four independent non-inverting drivers. For differential working at least one differential/single-ended control input is held HIGH. The A-channel inputs are connected together and the B-channel inputs are connected together. Signal inputs will then pass non-inverted to the A2 and B2 outputs and inverted on the A1 and B1 outputs.

For party-line operation outputs of different channels are tied together, and outputs of all channels except one are forced into the third high impedance state by having at least one of the channel disable inputs HIGH. The channel that is enabled has both channel disable inputs LOW, and the low-output impedance of this output at both logic levels controls the level of the bus, provides good capacitance drive and insures good waveform integrity.


The channel which is enabled can conveniently be selected by a decoding matrix using Am9301 1-of-10 or Am9311 1-of-16 active LOW output decoders. The high drive capability at both logic levels enables drivers to drive a low impedance line and still supply the inverse leakage current of several disabled drivers.





### Am78/ Am78/ 8831 8832 Package Temperature Order Order Type Range Number Number Molded DIP 0°C to +75°C DM8831N DM8832N Hermetic DIP 0°C to +75°C DM8831J DM8832J 0°C to +75°C Dice AM8831X AM8832X Hermetic DIP -55°C to +125°C DM7831J DM7832J -55°C to +125°C Hermetic Flat Pak DM7831W DM7832W -55°C to +125°C Dice AM7831X AM8832X

ORDERING INFORMATION



### Am78/8831 • Am78/8832

### MAXIMUM RATINGS (Above which the useful life may be impaired)

Storage Temperature	-65°C to +150°C
Temperature (Ambient) Under Bias	−55°C to +125°C
Supply Voltage to Ground Potential (Pin 16 to Pin 8) Continuous	-0.5 V to +7 V
DC Voltage Applied to Outputs for HIGH Output State	-0.5 V to +V <sub>CC</sub> max
DC Input Voltage	-0.5 V to +5.5 V
Output Current, Into Outputs	30 mA
DC Input Current	-30 mA to +5.0 mA
Time that 2 Bus-Connected Devices May Be in Opposite Low Impedance States Simultaneously	∞

### ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (Unless Otherwise Noted)

Am8831, Am8832 Am7831, Am7832  $T_A = 0^{\circ}C \text{ to } +75^{\circ}C$   $T_A = -55^{\circ}C \text{ to } +125^{\circ}C$ 

 $V_{CC} = 5.0V \pm 5\% (COM'L)$  $V_{CC} = 5.0V \pm 10\% (MIL)$ 

MIN. = 4.75V MIN. = 4.5V

MAX. = 5.25V MAX. = 5.5V


Parameters	Description	Test Conditions			Typ. (Note 1)	Max,	Units
		N/ NAINI	I <sub>OH</sub> = -40 mA	1.8	2.8		
<b>v</b> oh .	Output HIGH Voltage	V <sub>CC</sub> = MIN.,	Am7831, 32 I <sub>OH</sub> = -2 mA	2.4	3.1		Volts
		VIN = VIH or VIL	Am8831, 32 I <sub>OH</sub> = -5.2 mA	2.4	3.1		
V	Output LOW Voltage	V <sub>CC</sub> = MIN.,	I <sub>OL</sub> = 40 mA		0.29	0.5	Volts
VOL	Output LOW Voltage	VIN = VIH or VIL	I <sub>OL</sub> = 32 mA		0.2	0.4	VOILS
V <sub>IH</sub>	Input HIGH Level Voltage	Guaranteed input lo	gical HIGH voltage for all inputs	2.0			Volts
VIL	Input LOW Level Voltage	Guaranteed input lo	gical LOW voltage for all inputs			0.8	Volts
1 <sub>L</sub>	Unit Load Input LOW Current	V <sub>CC</sub> = MAX., V <sub>IN</sub> = 0.4 V			-1.0	-1.6	mA
. Чн	Unit Load Input HIGH Current	V <sub>CC</sub> = MAX., V <sub>IN</sub> = 2.4 V			. 6.0	40 .	μА
I <sub>I</sub>	Input HIGH Current	VCC = MAX., VIN	= 5.5 V			1.0	mA
1	Output Leakage Current	$V_{CC} = MAX., \overline{E} = 2$	.4 V, V <sub>OUT</sub> = 2.4 V		5	40	μА
ILK	Output Leakage Current	$V_{CC} = MAX., \overline{E} = 2$	.4 V, V <sub>OUT</sub> = 0.4 V		-5	40	μΛ
V <sub>I</sub>	Input Clamp Diode Voltage	V <sub>C</sub> C = 5.0 V, I <sub>I</sub> = -	12 mA, T <sub>A</sub> = 25°C			-1.5	Volts
<b>v</b> <sub>0</sub>	Output Clamp Diode Voltage	V <sub>CC</sub> = 5.0 V, I <sub>I</sub> = 12 mA, T <sub>A</sub> = 25°C Am78/8831 Only				V <sub>CC</sub> + 1.5V	. Volts
v <sub>o</sub>	Ottput Substrate Diode Voltage	V <sub>CC</sub> = 5.0 V, I <sub>I</sub> = -12 mA, T <sub>A</sub> = 25°C				-1.5	Volts
ISC (Note 2)	Output Short Circuit Current	V <sub>CC</sub> = MAX., V <sub>OUT</sub> = 0.0 V, T <sub>A</sub> = MAX.		-40		-120	mA
Icc	Power Supply Current	V <sub>CC</sub> = MAX.	2001024		57	90	mA


Notes: 1. Typical limits are at  $V_{CC}$  = 5.0 V, 25°C ambient and maximum loading. 2. Only one output should be shorted at a time.

### SWITCHING CHARACTERISTICS (TA = 25°)

Parameters	Description	Min.	Тур.	Max.	Units
tPLH	Delay from Inputs A <sub>1</sub> , A <sub>2</sub> , B <sub>1</sub> , B <sub>2</sub> and		13	25	ns
tPHL	Single-Ended/ Diff. Control to Output		13	25	ns
'tHZ	Delay from Output Enable to Output		6	12	ns
tLZ	Delay from Output Chable to Output		14	22	ns
tZH	Delay from Output Enable to Output		14	22	ns
tZL	Delay from Output Enable to Output		18	27	ns

### TYPICAL PERFORMANCE CHARACTERISTICS






NOTE:  $\rm V_{OL}$  and  $\rm V_{OH}$  refer to actual voltages on output LOW and HIGH states.

### **KEY TO TIMING DIAGRAM**

WAVEFORM	INPUTS	OUTPUTS	WAVEFORM	INPUTS	OUTPUTS
	MUST BE STEADY	WILL BE STEADY	<b>XXXX</b>	DON'T CARE, ANY CHANGE PERMITTED	CHANGING. STATE UNKNOWN
	MAY CHANGE FROM H TO L	WILL BE CHANGING FROM H TO L	<u>}</u>	DOES NOT	CENTER LINE IS HIGH IMPEDANCE OFF" STATE
	MAY CHANGE FROM L TO H	WILL BE CHANGING FROM L TO H			



	Switch S <sub>1</sub>	Switch S <sub>2</sub>	Сլ
<sup>t</sup> PLH	closed	closed	50 pF
t <sub>PHL</sub>	closed	closed	50 pF
tHZ	closed	closed	* 5 pF
tLZ	closed	closed .	* 5 pF
<sup>t</sup> ZL	closed	open	50 pF
<sup>t</sup> ZH	open	closed	50 pF

<sup>\*</sup>Jig Capacitance

# TRUTH TABLE (Shown for A Channels Only)

	-ENDED/ ONTROL	A EN	ABLE	IN A <sub>1</sub>	OUT A <sub>1</sub>	IN A <sub>2</sub>	OUT A <sub>2</sub>
L	L	L	L	Α1	Α1	A <sub>2</sub>	A <sub>2</sub>
Н	X	L	L	A <sub>1</sub>	Āı	A <sub>2</sub>	A2
X	Н	L	L	Α1	$\overline{A}_{1}$	A <sub>2</sub>	A <sub>2</sub>
×	X	Н	×	Х	F	X	F
X ,	×	X	Н	X	F	Х	F

H = HIGH Voltage Level X = Don't Care L = LOW Voltage Level F = Floating Output

TABLE I

### MSI INTERFACING RULES

	Equivalent Input Unit Load	
Interfacing Digital Family	HÌGH	LOW
Advanced Micro Devices 54/7400	1	1
Advanced Micro Devices 9300/2500 Series	1	1
FSC Series 9300	1	1
TI Series 54/7400	1	1
Signetics Series 8200	2	2
National Series DM 75/85	1	1
DTL Series 930	12	1

TABLE III


### LOADING RULES (In Unit Loads)

			Fan-out	
Immust/Oustmust	Pin No.'s	Input Unit Load	Output HIGH	Output
Input/Output	FIII NO. \$	Onit Load	піцп	LOW
Enable B	1	1 .		
Enable B	2	1	-	_
B <sub>2</sub> Out	3		1000	25
B <sub>2</sub> In	4	1	-	-
B <sub>1</sub> Out	5	-	1000	25
B <sub>1</sub> In	6	1	-	_
SE/Diff	7	1	_	
GND	8	_		
SE/Diff	9	111	· -	
A <sub>1</sub> In	10	1	_	
A <sub>1</sub> Out	11		1000	25
A <sub>2</sub> In	12	1	_	_
A <sub>2</sub> Out	13	_	1000	25
Enable A	14	, 1	_	
Enable A	15	1	_	
v <sub>cc</sub>	16			_


TABLE II

### INPUT/OUTPUT INTERFACE CONDITIONS


### **Current Interface** Voltage Interface Conditions - LOW & HIGH Conditions - LOW OUTPUT DRIVING OUTPUT 3.0 MINIMUM LOGIC "HIGH" OUTPUT VOLTAGE $v_{OH_1}$ MINIMUM LOGIC "HIGH" INPUT VOLTAGE NOISE IMMUNITY $v_{1L_2}$ MAXIMUM LOGIC "LOW" OUTPUT VOLTAGE MAXIMUM LOGIC "LOW" INPUT VOLTAGE GND 🛨 NOISE IMMUNITY (Low level) 0.2 DRIVING DEVICE DRIVEN DEVICE 0 V<sub>OL1</sub> $v_{\rm IL_2}$ DRIVEN DRIVING




**Current Interface** 



### APPLICATIONS




### PARTY LINE DIFFERENTIAL OPERATION



### PARTY LINE SINGLE-ENDED OPERATION

### Metallization and Pad Layout



# Am7838 · Am8838

**Quad Unified Bus Transceiver** 


#### **DISTINCTIVE CHARACTERISTICS**


- 4 totally separate driver/receiver pairs per package.
- 1V typical receiver input hysteresis
- · Receiver hysteresis independent of receiver output load
- Guaranteed minimum bus noise immunity of 1.3V, 2V typ.
- Temperature insensitive receiver thresholds track bus logic
- 20 $\mu$ A typical bus terminal current with normal V<sub>CC</sub> or with V<sub>CC</sub> = 0V
- Open collector driver output allows wire-OR connection
- High-Speed
- Series 74 TTL compatible driver and disable inputs and receiver outputs
- Advanced Schottky processing

#### **FUNCTIONAL DESCRIPTION**

The Am7838 • Am8838 are quad high-speed drivers/receivers designed for use in bus organized data transmission systems interconnected by terminated  $120\Omega$  impedance lines. The external termination is intended to be a  $180\Omega$  resistor from the bus to the +5V logic supply together with a  $390\Omega$  resistor from the bus to ground. The bus can be terminated at one or both ends. Low bus pin current allows up to 27 driver/receiver pairs to utilize a common bus. The bus loading is unchanged when  $V_{CC}$  = 0V. The receivers incorporate hysteresis to greatly enhance bus noise immunity. One two-input NOR gate is included to disable all drivers in a package simultaneously. Receiver performance is optimized for systems with bus rise and fall times  $\leqslant 1.0 \mu s/V$ .

#### LOGIC DIAGRAM AND LOGIC SYMBOL






#### ORDERING INFORMATION

Package Type	Temperature Range	Order Number
Hermetic DIP	–55°C to +125°C	DS7838J
Hermetic DIP	$0^{\circ}$ C to $+70^{\circ}$ C	DS8838J
Molded DIP	0°C to +70°C	DS8838N

### CONNECTION DIAGRAM Top View



Note: Pin 1 is marked for orientation.

#### Am7838 • Am8838

MAXIMUM RATINGS (Above which the use	eful life may be impaired)
--------------------------------------	----------------------------

Supply Voltage	7.0V
Input and Output Voltage	5.5V
Power Dissipation	600mW
Operating Temperature Range	
Am7838	−55°C to +125°C
Am8838	0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Lead Temperature (Soldering, 10 sec.)	300°C

#### **ELECTRICAL CHARACTERISTICS**

The following conditions apply unless otherwise specified:

Am7838 (MIL)

 $T_A = -55^{\circ}C \text{ to } +125^{\circ}C$ 

V<sub>CC</sub>MIN = 4.50V

 $V_{CC}MAX = 5.50V$  $V_{CC}MAX = 5.25V$ 

 $T_A = 0^{\circ} C \text{ to } +70^{\circ} C$ Am8838 (COM'L) **Parameters** Description

V<sub>CC</sub>MIN ≈ 4.75V

**Test Conditions** 

Тур. Min. (Note 1) Max.

Units

#### **Driver and Disable Inputs**

V <sub>IH</sub>	Logical "1" Input Voltage		2.0			Volts
VIL	Logical "0" Input Voltage				8.0	Volts
L <sub>1</sub>	Logical "1" Input Current	V <sub>IN</sub> = 5.5V			1.0	mA
ЧH	Logical "1" Input Current	V <sub>IN</sub> = 2.4V			40	μА
I <sub>1L</sub>	Logical "0" Input Current	V <sub>IN</sub> = 0.4V			-1.6	mA
V <sub>CL</sub>	Input Diode Clamp Voltage	$I_{DIS} = -12\text{mA}, I_{IN} = -12\text{mA}, I_{BUS} = -12\text{mA},$ $T_A = 25^{\circ}\text{C}$		-1.0	-1.5	Volts

#### Driver Output/Receiver Input

V <sub>OLB</sub>	Low Level Bus Voltage	V <sub>DIS</sub> = 0.8V, V <sub>IN</sub> = 2.0V, I <sub>BUS</sub> = 50mA			0.4	0.7	Volts
I <sub>IHB</sub>	Maximum Bus Current	V <sub>IN</sub> = 0.8V, V <sub>BUS</sub> = 4.0V, V <sub>CO</sub>	V <sub>IN</sub> = 0.8V, V <sub>BUS</sub> = 4.0V, V <sub>CC</sub> = V <sub>MAX</sub> .		20	100	μΑ
IILB	Maximum Bus Current	V <sub>IN</sub> = 0.8V, V <sub>BUS</sub> = 4.0V, V <sub>CC</sub> = 0V			2.0	100	μΑ
VIH	High Level Receiver Threshold	V <sub>1ND</sub> = 0.8V, V <sub>OL</sub> = 16mA	Am7838	1.65	2.25	2.65	Volts
* IH	High Level Neceiver Threshold		Am8838	1.80	2.25	2.50	
VII	Low Level Receiver Threshold	V <sub>IND</sub> = 0.8V, V <sub>OH</sub> = -400μA	Am7838	0.97	1.30	1.63	Volts
* IL	LOW LEVEL FICCUSES THESHOLD	VIND - 0.8 V, VOH400μA	Am8838	1.05	1.30	1.55	Voits

#### **Receiver Output**

$v_{OH}$	Logical "1" Output Voltage	$V_{IN} = 0.8V$ , $V_{BUS} = 0.5V$ , $I_{OH} = -400\mu A$	2.4			Volts
VOL	Logical "0" Output Voltage	V <sub>IN</sub> = 0.8V, V <sub>BUS</sub> = 4.0V, I <sub>OL</sub> = 16mA		0.25	0.4	Volts
IOS	Output Short Circuit Current	$V_{DIS} = 0.8 \text{V}, V_{IN} = 0.8 \text{V}, V_{BUS} = 0.5 \text{V},$ $V_{OS} = 0 \text{V}, V_{CC} = V_{MAX}$ (Note 3)	-18		-55	mA
Icc	Supply Current	V <sub>DIS</sub> = 0V, V <sub>IN</sub> = 2.0V, (Per Package)		50	70	mA

#### AC CHARACTERISTICS (V<sub>CC</sub> = 5.0V, T<sub>A</sub> = 25°C unless otherwise specified)

		Disable to Bus "1"	(Note 4)	19	30	ns
		Disable to Bus "0"	(Note 4) .	15	23	ns
		Driver Input to Bus "1"	(Note 4)	17	25	ns
t <sub>pd</sub> Propagation Delays	Propagation Delays	Driver Input to Bus "0"	(Note 4)	9.0	15	ns
	Bus to Logical "1" Receiver Output	(Note 5)	20	30	ns	
		Bus to Logical "0" Receiver Output	(Note 6)	18	30	ns

Notes: 1. Typical values are for  $T_A = 25^{\circ}C$  and  $V_{CC} = 5.0V$ .

- 2. All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max. or min. on absolute value basis.
- 3. Only one output at a time should be shorted.
- 4. 91 $\Omega$  from bus pin to V<sub>CC</sub> and 200 $\Omega$  from bus pin to ground, C<sub>LOAD</sub> = 15pF total. Measured from V<sub>IN</sub> = 1.5V to V<sub>BUS</sub> = 1.5V, V<sub>IN</sub> = 0V to
- 5. Fan-out of 10 load,  $C_{LOAD}$  = 15pF total. Measured from  $V_{1N}$  = 1.3V to  $V_{OUT}$  = 1.5V,  $V_{1N}$  = 0V to 3.0V pulse. 6. Fan-out of 10 load,  $C_{LOAD}$  = 15pF total. Measured from  $V_{1N}$  = 2.3V to  $V_{OUT}$  = 1.5V,  $V_{1N}$  = 0V to 3.0V pulse.

# **Am8T26**

#### Schottky Three-State Quad Bus Driver/Receiver

#### **Distinctive Characteristics**

- Advanced Schottky technology
- 40mA driver sink current
- Three-state outputs on driver and receiver
- PNP inputs

- 20ns max. driver propagation delay
- 18ns max, receiver propagation delay
- 100% reliability assurance testing in compliance with MIL-STD-883


#### **FUNCTIONAL DESCRIPTION**

The Am8T26 is a high speed bus transceiver consisting of four bus drivers with three-state outputs and four bus receivers, also with three-state outputs. Each driver output is internally connected to a receiver input. Both the drivers and receivers have PNP inputs.

One buffered common "bus enable" input is connected to the four drivers and another buffered common "receiver enable" input is connected to the receivers. A LOW on the bus enable (B/E) input forces the four driver outputs to the high-impedance state. A HIGH on the bus enable allows input data to be transferred onto the data bus.


A HIGH on the receiver enable (R/E) input forces the four receiver outputs to the high-impedance state while a LOW on the receiver enable input allows the received data to be transferred to the output. The complementary design of the bus enable and receiver enable inputs allows these control inputs to be connected together externally such that a single transmit/receive function is derived.

#### LOGIC SYMBOL



 $V_{CC}$  = Pin 16 GND = Pin 8


#### LOGIC DIAGRAM



#### ORDERING INFORMATION

Package Temperature Type Range		Order Number
Molded DIP	0°C to +75°C	N8T26B
Hermetic DIP	0°C to +75°C	N8T26F
Dice	0°C to +75°C	AM8T26XC
Hermetic DIP	-55°C to +125°C	S8T26F
Dice	-55°C to +125°C	AM8T26XM

### CONNECTION DIAGRAM Top View



Note: Pin 1 is marked for orientation.

#### Am8T26

#### MAXIMUM RATINGS (Above which the useful life may be impaired)

Storage Temperature	-65°C to +150°C
Temperature (Ambient) Under Bias	–55°C to +125°C
Supply Voltage to Ground Potential (Pin 16 to Pin 8) Continuous	-0.5V to +7V
DC Voltage Applied to Outputs for HIGH Output State	-0.5V to +V <sub>CC</sub> max.
DC Input Voltage	-0.5V to +5.5V
DC Output Current, Into Outputs	30mA
DC Input Current	-30mA to +5.0mA

#### ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (Unless Otherwise Noted)

S8T26

 $T_A = 0^{\circ}C \text{ to } +75^{\circ}C$   $T_A = -55^{\circ}C \text{ to } +125^{\circ}C$ 

V<sub>CC</sub> = 5.0V ±5%

MIN. = 4.75 V

MAX. = 5.25V

arameters	Description	Test Conditions (Not	e 1)	Min.	Typ. (Note 2)	Max.	Units
v <sub>OH</sub>	Driver Output HIGH Voltage	V <sub>CC</sub> = MIN., I <sub>OH</sub> = -10mA V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>		2.6	3.1		Volts
V <sub>OL</sub>	Driver Output LOW Voltage	V <sub>CC</sub> = MIN., I <sub>OL</sub> = 40mA V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>				0.5	Volts
<b>v</b> oH	Receiver Output HIGH Voltage	V <sub>CC</sub> = MIN., I <sub>OH</sub> = -2mA V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>		2.6	3.1		Volts
<b>v</b> <sub>OL</sub>	Receiver Output LOW Voltage	V <sub>CC</sub> = MIN., I <sub>OL</sub> = -16mA V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>				0.5	Volts
v <sub>IH</sub>	Input HIGH Level	Guaranteed input logical HIGH voltage for all inputs		2.0			Volts
VIL	Input LOW Level	Guaranteed input logical LOW voltage for all inputs	1			0.85	Volts
VI	Input Clamp Voltage	V <sub>CC</sub> = MIN., I <sub>IN</sub> = -5mA				-1.0	Volts
I <sub>IL</sub> (Note 3)	Input LOW Current	V <sub>CC</sub> = MAX., V <sub>IN</sub> = 0.4V	,			-0.2	mA
I <sub>IH</sub> (Note 3)	Input HIGH Current	V <sub>CC</sub> = MAX., V <sub>IN</sub> = 5.25V				25	μА
I <sub>SC</sub>	Output Short Circuit Current (Note 4)	V <sub>CC</sub> = MAX., V <sub>OUT</sub> = 0.0V	Driver Receiver	-50 -30		-150 -75	mA
Icc	Power Supply Current	V <sub>CC</sub> = MAX.				87	mA
Io	Bus Leakage Current with Driver Off	V <sub>CC</sub> = MAX., V <sub>BUS</sub> = 2.6V V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>				100	μА

Notes: 1. For conditions shown as MIN. or MAX., use the appropriate value specified under Electrical Characteristics for the applicable device type.

2. Typical limits are at V<sub>CC</sub> = 5.0V, 25°C ambient and maximum loading.

3. Actual input currents = Unit Load Current x Input Load Factor (See Loading Rules).

4. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.

#### Switching Characteristics ( $T_A = +25^{\circ}C$ , $V_{CC} = 5.0V$ )

Parameters	Description Test Conditions		Min.	Тур.	Max.	Units
tPLH	Driver Input to Bus	Figure 1		16	20	
tPHL	Driver input to Bus	rigute i		16	20	ns
tPLH				13	18	ns
t <sub>PHL</sub>	Bus to Receiver Output	Figure 2		6	10	
tZL				29	38	
t <sub>ZL</sub>	Driver Enable to Bus	Figure·3		35	43	ns
tZL	Receiver Enable to			20	30	
tLZ	Receiver Output	Figure 4		10	17	ns

#### **DEFINITION OF FUNCTIONAL TERMS**

D<sub>0</sub>, D<sub>1</sub>, D<sub>2</sub>, D<sub>3</sub> The four driver inputs.

B<sub>0</sub>, B<sub>1</sub>, B<sub>2</sub>, B<sub>3</sub> The four driver outputs and receiver inputs (data is inverted).

 $R_0, R_1, R_2, R_3$  The four receiver outputs. Data from the bus is inverted while data from the driver inputs is noninverted.

B/E Bus enable input. When the bus enable input is LOW, the four driver outputs are in the high-impedance state.

R/E Receiver enable input. When the receiver enable input is HIGH, the four receiver outputs are in the high-impedance

#### LOADING RULES (In Unit Loads)

		LOW	Far	-out
Input/Output	Pin No.'s	Input Unit Load	Output HIGH	Output LOW
R/E	1	1/8		_
R <sub>0</sub>	2	_	50	10
Во	3	1/16	250	25
D <sub>0</sub>	4	1/8	_	_
R <sub>1</sub>	5		50	10
B <sub>1</sub>	6	1/16	250	25
D <sub>1</sub>	7	1/8		_
GND	8	_	-	_
D <sub>2</sub>	9	1/8	-	
B <sub>2</sub>	10	1/16	250	25
R <sub>2</sub>	11	_	50	10
D <sub>3</sub>	12	1/8	-	_
В3	13	1/16	250	25
.R <sub>3</sub>	14	_	50	10
B/E	15	1/8		-
V <sub>CC</sub>	16	-	-	_

A TTL Unit Load is defined as -1.6mA measured at 0.4V LOW and 40µA measured at 2.4V HIGH.

#### **DRIVER FUNCTION TABLE**

INP	INPUTS	
B/E	B/E D <sub>i</sub>	
L	X	Z
Н	L	Н
н	н	L

L = LOW H = HIGH X = Don't Care

Z = High Impedance

i = 0, 1, 2, or 3


#### RECEIVER FUNCTION TABLE

INPL	JTS	ОПТРП
R/E	Bi	Ri
Н	Х	Z
L	L	Н
L	Н	L

L = LOW H = HIGH X = Don't Care Z = High Impedance

i = 0, 1, 2, or 3

#### INPUT/OUTPUT CURRENT INTERFACE CONDITIONS



Note: Actual current flow direction shown.

#### AC TEST CIRCUITS AND WAVEFORMS

#### PROPAGATION DELAY (Data In to Bus)





Figure 1

#### PROPAGATION DELAY (Bus to Receiver Out)



PROPAGATION DELAY (Bus Enable to Bus Output)






Figure 3


#### PROPAGATION DELAY (Receive Enable to Receive Output)



#### **APPLICATION**



#### Metallization and Pad Layout



DIE SIZE 0.063" X 0.082"

# Am8T26A·Am8T28

Schottky Three-State Quad Bus Driver/Receiver

#### **Distinctive Characteristics**

- Advanced Schottky technology
- 48mA driver sink current
- Three-state outputs on driver and reciever
- PNP inputs
- Am8T26A has inverting outputs
- Am8T28 has non-inverting outputs


- Driver propagation delay 14ns max. for 8T26A; 17ns max. for 8T28
- Receiver propagation delay 14ns max. for 8T26A; 17ns max. for 8T28
- 100% reliability assurance testing in compliance with MIL-STD-883

#### **FUNCTIONAL DESCRIPTION**

The Am8T26A/Am8T28 are high speed bus transceivers consisting of four bus drivers with three-state outputs and four bus receivers, also with three-state outputs. Each driver output is internally connected to a receiver input. Both the drivers and receivers have PNP inputs.


One buffered common "bus enable" input is connected to the four drivers and another buffered common "receiver enable" input is connected to the receivers. A LOW on the bus enable (B/E) input forces the four driver outputs to the high-impedance state. A HIGH on the bus enable allows input data to be transferred onto the data bus.

A HIGH on the receiver enable (R/E) input forces the four receiver outputs to the high-impedance state while a LOW on the receiver enable input allows the received data to be transferred to the output. The complementary design of the bus enable and receiver enable inputs allows these control inputs to be connected together externally such that a single transmit/receive function is derived.




V<sub>CC</sub> = Pin 16 GND = Pin 8

#### Am8T26A Inverting Output (Three-State)



#### LOGIC DIAGRAMS


### Am8T28 Non-Inverting Output (Three-State)



#### ORDERING INFORMATION

		Am8T26A	Am8T28
Package	Temperature	Order	Order
Type	Range	Number	Number
Molded DIP	0°C to +75°C	N8T26AB	N8T28B
Hermetic DIP	0°C to +75°C	N8T26AF	N8T28F
Dice	0°C to +75°C	AM8T26AXC	AM8T28XC
Hermetic DIP	-55°C to +125°C	S8T26AF	S8T28F
Dice	-55°C to +125°C	AM8T26AXM	AM8T28XM

#### CONNECTION DIAGRAM (Top View)



Note: Pin 1 is marked for orientation.

578/110

#### MAXIMUM RATINGS (Above which the useful life may be impaired)

Storage Temperature	-65°C to +150°C
Temperature (Ambient) Under Bias	−55°C to +125°C
Supply Voltage to Ground Potential (Pin 16 to Pin 8) Continuous	−0.5V to +7V
DC Voltage Applied to Outputs for HIGH Output State	-0.5V to +V <sub>CC</sub> max.
DC Input Voltage	-0.5V to +5.5V
DC Output Current, Into Outputs (Receiver)	30mA
DC Output Current, Into Outputs (BUS)	80mA
DC Input Current	-30mA to +5.0mA

#### **ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE**

The Following Conditions Apply Unless Otherwise Noted:

arameters	Description		Test Conditions (Note 1)	Min.	Typ. (Note 2)	Max.	Units
Driver							
Iμ	Low Level Input Current		V <sub>IN</sub> = 0.4 V			-200	μΑ
I <sub>I</sub> L	Low Level Input Current (Disa	bled)	V <sub>IN</sub> = 0.4 V			-25	μА
ЧH	High Level Input Current (DIN	, D <sub>E</sub> )	VIN = VCCMAX.			25	μА
V <sub>OL</sub>	Low Level Output Voltage		I <sub>OUT</sub> = 48mA (Note 5)			0.5	Volts
v <sub>OH</sub>	High Level Output Voltage		I <sub>OUT</sub> = -10mA, V <sub>CC</sub> = V <sub>CC</sub> MIN.(Note 6)	2.4			Volts
Ios	Short Circuit Output Current		V <sub>OUT</sub> = 0 V, V <sub>CC</sub> = V <sub>CC</sub> MAX.(Note 4)	-50		-150	mA
eceiver						•	
IIL	Low Level Input Current		V <sub>IN</sub> = 0.4 V			-200	μΑ
ЧН	High Level Input Current (RE)		VIN = VCCMAX.			25	μА
VOL	Low Level Output Voltage		I <sub>OUT</sub> = 20mA (Note 5)			0.5	Völts
v <sub>OH</sub>	High Level Output Voltage		I <sub>OUT</sub> = -100 μA, V <sub>CC</sub> = 5.0 V	3.5			Volts
VOH	riigii Level Output Voltage		I <sub>OUT</sub> = -2.0 mA (Note 6)	2.4			VOILS
Ios	Short Circuit Output Current		V <sub>OUT</sub> = 0 V, V <sub>CC</sub> = V <sub>CC</sub> MAX.	-30		75	mA
oth Drive	er and Receiver						
V <sub>TL</sub>	Low Level Input Threshold Vo	ltage		0.85			Volts
V <sub>TH</sub>	High Level Input Threshold Vo	oltage				2.0	Volts
10	Low Level Output Off Leakage Current		V <sub>OUT</sub> = 0.5 V			100	μΑ
High Level Output Off Leakage Current		V <sub>OUT</sub> = 2.4 V			100	μА	
Vı	Input Clamp Voltage		I <sub>IN</sub> = -12mA			-1.0	Volts
P <sub>WR</sub> /	D	Am8T26A	V <sub>CC</sub> = V <sub>CC</sub> MAX.			457/87	
Icc	Power/Current Consumption	Am9T29	Vac = VacMAY		1	F70/110	mW/m

Switching C	characteristics ( $T_A = +25^{\circ}C$ ,	V <sub>CC</sub> = 5.0 V)		Am8T26	A		Am8T28		
Parameters	Description	Test Conditions	Min.	Тур.	Max.	Min.	Тур.	Max.	Units
tPLH	Daines Income Sur	Fi 4		10	14		13	17	ns
<sup>t</sup> PHL	Driver Input to Bus	Figure 1		10	14		13	17	1 115
t <sub>PLH</sub>	Bus to Bassina Cutant	F: 0		9.0	14		12	17	ns
tPHL	Bus to Receiver Output	Figure 2		6.0	14		9.0	17	] "
<sup>t</sup> ZL	Driver Enable to Bus	Figure 3		19	25		21	28	-
tLZ	Briver Chable to Bus	rigure 3		15	20		18	23	ns
t <sub>ZL</sub>	Receiver Enable to	Ciouro 4		15	20		18	23	ns
t1 7	Receiver Output	Figure 4		10	15		13	18	] ""

Notes: 1. For conditions shown as MIN. or MAX., use the appropriate value specified under Electrical Characteristics for the applicable device type.

2. Typical limits are at  $V_{CC} = 5.0 \,\text{V}$ ,  $25^{\circ} \,\text{C}$  ambient and maximum loading.

3. Actual input currents = Unit Load Current x Input Load Factor (See Loading Rules).

Am8T28

4. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.

VCC = VCCMAX.

5. Output sink current is supplied through a resistor to V<sub>CC</sub>.

Icc

6. Measurements apply to each output and the associated data input independently.

#### **DEFINITION OF FUNCTIONAL TERMS**

 $D_0$ ,  $D_1$ ,  $D_2$ ,  $D_3$  The four driver inputs.

B<sub>0</sub>, B<sub>1</sub>, B<sub>2</sub>, B<sub>3</sub> The four driver outputs and receiver inputs (data is inverted).

R<sub>0</sub>, R<sub>1</sub>, R<sub>2</sub>, R<sub>3</sub> The four receiver outputs. Data from the bus is inverted while data from the driver inputs is non-

B/E Bus enable input. When the bus enable input is LOW. the four driver outputs are in the high-impedance state.

R/E Receiver enable input. When the receiver enable input is HIGH, the four receiver outputs are in the high-impedance state.

#### LOADING RULES (In Unit Loads)

		LOW		-out
Input/Output	Pin No.'s	Input Unit Load	Output HIGH	Output LOW
R/E	1	1/8	_	_
R <sub>0</sub>	2	-	50	10
B <sub>O</sub>	3	1/16	250	25
D <sub>0</sub>	4	1/8	_	
R <sub>1</sub>	5	-	50	10
В1	6	1/16	250	25
D <sub>1</sub>	7	1/8	_	_
GND	8	_	-	_
D <sub>2</sub>	9	1/8	-	_
В2	10	1/16	250	25
R <sub>2</sub>	11	_	50	10
D <sub>3</sub>	12	1/8	-	_
В3	13	1/16	250	25
R <sub>3</sub>	14	_	50	10
B/E	15	1/8	_	_
v <sub>cc</sub>	16	_	_	

A TTL Unit Load is defined as -1.6mA measured at 0.4V LOW and 40µA measured at 2.4V HIGH.

#### **DRIVER FUNCTION TABLE**

INP	JTS	Am8T26A OUTPUT	Am8T28 OUTPUT
B/E	Di	B <sub>i</sub>	Bi
L	Х	Z	Z
Н	L	Н	L
н	Н	L	Н

L = LOW

X = Don't Care H = HIGH Z = High Impedance

i = 0, 1, 2, or 3

#### RECEIVER FUNCTION TABLE

INP	UTS	Am8T26A OUTPUT	Am8T28 OUTPUT
R/E	Вį	Rį	Rį
Н	Х	Z	Z
L	L	н	L
L	Н	L	Н

L = LOW


X = Don't Care

H = HIGH

Z = High Impedance

i = 0, 1, 2, or 3

#### INPUT/OUTPUT CURRENT INTERFACE CONDITIONS



Note: Actual current flow direction shown.

#### AC TEST CIRCUITS AND WAVEFORMS

#### PROPAGATION DELAY (Data In to Bus)





Figure 1

#### PROPAGATION DELAY (Bus to Receiver Out)



#### PROPAGATION DELAY (Bus Enable to Bus Output)





Figure 3

#### PROPAGATION DELAY (Receive Enable to Receive Output)



#### **Dual Differential Line Driver**

#### **Distinctive Characteristics**

- Dual differential line driver with complementary outputs
- Single 5-volt supply
- DTL, TTL compatible


- Short-circuit protected outputs
- Able to drive  $50\Omega$  terminated transmission lines
- 100% reliability assurance testing in compliance with MIL-STD-883

#### **FUNCTIONAL DESCRIPTION**


The Am9614 is a DTL, TTL compatible line driver operating off a single 5V supply.

The Am9614 is designed to drive either differential or single-ended, back-matched or terminated transmission lines. The device has the active pull-down and active pull-up circuits split and brought out to adjacent pins. This allows multiplex operation (wire-AND) at the driving end in either the single-ended mode via the uncommitted collector or in the differential mode by use of the active pull-ups on one side and the uncommitted collectors on the other. The complementary outputs of the Am9614 give great application flexibility.

The Am9614 has short-circuit protected active pull-ups, and incorporates input clamp diodes to reduce the effect of line transients, and can drive into  $50\Omega$  terminated transmission lines.



#### CIRCUIT DIAGRAM (1/2 Am9614)




Notes: 1. Circuit shown for one driver only.

2. Pin numbers in parenthesis refer to the other driver.

#### ORDERING INFORMATION

Package Type	Temperature Range	Order Number
Hermetic DIP	-55°C to +125°C	9614DM
Flat Pak	-55°C to +125°C	9614FM
Dice	–55°C to +125°C	AM9614XM
Hermetic DIP	0°C to +70°C	9614DC
Molded DIP	0°C to +70°C	9614PC
Dice	0°C to +70°C	AM9614XC

### CONNECTION DIAGRAM Top View



Note: Pin 1 is marked for orientation.

MAXIMUM RATINGS (Above which the useful life may be impaired)

Storage Temperature	-65°C to +150°C
Temperature (Ambient) Under Bias	–55°C to +125°C
Supply Voltage to Ground Potential (Pin 16 to Pin 8) Continuous	-0.5V to +7.0V
DC Voltage Applied to Outputs for HIGH Output State	-0.5V to +V <sub>CC</sub> max
DC Input Voltage	-0.5V to +5.5V
Output Current, Into Ouputs	200mA
DC Input Current	Note 1

#### **ELECTRICAL CHARACTERISTICS**

The following conditions apply unless otherwise noted:

9614XM (MIL) 9614XC (COM'L)  $T_A = -55^{\circ} C \text{ to } +125^{\circ} C$  $T_A = 0^{\circ} C \text{ to } +70^{\circ} C$  V<sub>CC</sub>MIN. = 4.50V V<sub>CC</sub>MIN. = 4.75V

V<sub>CC</sub>MAX. = 5.50V V<sub>CC</sub>MAX. = 5.25V

LIMITO

#### DC Characteristics (Note 2)

		LIMITS										
				T <sub>A</sub> MIN.		+25°C			TAI			
arameters	Description	Test Conditions		Min.	Max.	Min.	Тур.	Max.	Min.	Max.	Units	
<b>v</b> oH	Output HIGH Voltage	V <sub>CC</sub> = MIN., I <sub>OH</sub> = -10mA		2.4		2.4	3.2		2.4		Volts	
V	Overve I OW Males	V <sub>CC</sub> = MIN.,	MIL		0.4		0.2	0.4		0.4		
VOL	Output LOW Voltage	I <sub>OL</sub> = 40mA	COM'L		0.45		0.2	0.45		0.45	Volts	
V	Input HIGH Voltage	V MINI	MIL	2.0		1.7	1.5		1.4			
VIH	input High Voltage	V <sub>CC</sub> = MIN.	COM'L	1.9		1.8	1.5		1.6		Volts	
V	\/NAA\/	MIL		0.8		1.3	0.9		0.8			
V <sub>IL</sub>	Input LOW Voltage	V <sub>CC</sub> = MAX.	COM'L		0.85		1.3	0.85		0.85	Volts	
	IF Input Load Current V <sub>CC</sub> = MAX		.,	V <sub>F</sub> = 0.4V, MIL		-1.6		-1.1	-1.1		-1.6	
'F		V <sub>CC</sub> = MAX.	V <sub>F</sub> = 0.45V, COM'L		-1.6		-1.0	-1.6		-1.6	mA	
1 <sub>R</sub>	Reverse Input Current	V <sub>CC</sub> = MAX. V <sub>R</sub> = 4.5V			60			60		60	μА	
1 <sub>SC</sub>	Short Circuit Current	$V_{CC} = MAX.$ , $V_{O} = 0V$				40	-90	-120			mA	
		V <sub>CC</sub> = MAX., Inputs = 0V			48.7		33	48.7		48.7		
IPD	Power Supply Current	V <sub>CC</sub> = 7.0V,	COM, L				46	70			mA	
		Inputs = 0V	MIL				46	65.7	L	_		
	Barrage Outrook Correct	V=== MAX	V <sub>CEX</sub> = 12V, MIL		100		10	100		200		
CEX	Reverse Output Current	V <sub>CC</sub> = MAX ⊢	V <sub>CEX</sub> = 5.25V, COM'L		100		10	100		200	μΑ	
V <sub>OLC</sub>	Output Low Clamp Voltage	V <sub>CC</sub> = MAX., I <sub>OLC</sub> = -40m					-0.8	-1.5			Volts	
v <sub>IC</sub>	Input Clamp Voltage	V <sub>CC</sub> = MIN., I <sub>IC</sub> = -12mA					-1.0	-1,5			Volts	

Switching Characteristics ( $T_A = 25^{\circ}C$  unless otherwise specified)


_	•	•		9614XM			9614XC		
Parameters	Description	Test Conditions	Min.	Тур.	Max.	Min.	Тур.	Max.	Units
t <sub>pd+</sub>	Turn Off Delay	V <sub>CC</sub> = 5.0V, C <sub>L</sub> = 30pF,		14	20		14	30	ns
t <sub>pd</sub> _	Turn On Delay	V <sub>M</sub> = 1.5V, Refer to Fig. 1		18	20		18	30	ns

Notes: 1. Maximum current defined by DC input voltage.


<sup>2.</sup> For conditions shown as MIN. or MAX. use the appropriate value specified under electrical characteristics for the applicable device type or grade.

#### TYPICAL ELECTRICAL CHARACTERISTICS


Output Low Current Versus
Output Low Voltage




Output High Current Versus
Output High Voltage




Logic Levels Versus Ambient Temperature




Supply Current Versus Supply Voltage




Supply Current Versus Temperature




Supply Current Versus Operating Frequency



Transfer Characteristics
Versus Temperature



Transfer Characteristics Versus Supply Voltage



#### **USERS NOTES**

DIFFERENTIAL LINES. The Am9614 dual differential line driver can be used with the Am9615 dual differential line receiver to form an interconnection system which can tolerate extremely noisy environments and interconnect equipments where there is a ±15V difference in voltage level of the equipment grounds. Two wires are used for each channel to form a balanced transmission line. This method of sending data between equipments offers extremely high protection from common mode noise and also gives excellent DC noise margins.

MATCHING. Transmission lines can be matched in a number of ways. The most widely used method is to terminate the line at the receiving end in its characteristic impedance. This impedance is connected across the input terminals of the receiver. A  $130\Omega$  resistor is included at the + input of each receiver for matching twisted pairs and this resistor, or if the characteristic impedance is not  $130\Omega$ , a discrete resistor, is connected between the two receiver inputs. This method of matching causes a DC component in the signal. Power is dissipated in the resistor and the signal is attenuated. The DC component can be effectively removed by connecting a large capacitor in series with the terminating resistor.

The transmission line can also be terminated through the receiver power supply by placing equal value resistors from the + input of the receiver to  $V_{CC}$  and from the - input to

ground. This method again has the disadvantage that a DC signal component exists, attenuation occurs, and power is dissipated in the terminating resistors but it does allow multiplexed operation in the balanced differential mode.


An alternate method to matching at the receiver is to back match at the driver. A resistor is placed in series with the line so that the signal from the driver which is reflected at the high input impedance of the receiver is absorbed at the driver. This method does not have a DC component and therefore no attenuation occurs and power is not dissipated in the resistor. For balanced differential driving a resistor is required in series with each line. The table below shows the value of each matching resistor required for lines of different characteristic impedance.

MULTIPLEXING. When operating in the balanced differential mode the Am9614 driver can be OR tied with other devices to allow multiplexed operation. The open collector NAND outputs are connected together and the active pull-up AND outputs are connected together. Selection of the active driver can be made by two of the three logic inputs on the driver. Multiplexed operation can only be performed with the lines terminated to the appropriate voltage level at the driver so that this method has a DC component and power is dissipated in the terminating resistors.

# TYPICAL DC CHARACTERISTICS FOR MATCHING TO TRANSMISSION LINE

#### **BACK MATCHING TABLE**


Zo	R <sub>M</sub> (ohms)
20	Differential
50	12
75	24
92	33
100	36
130	54
300	140
600	290




#### LOADING RULES

Input/Output	Pin No.'s	Input Unit Load	Par Output HIGH	out Output LOW
APU A	1		166	
Output A	2	_	_	25
Output A	3	_		25
APU A	4	_	166	_
Input A	5	1		
Input A	6	1	_	_
Input A	7	1	_	
GND	8	_	_	
Input B	9	1	_	_
Input B	10	1 ,		
Input B	11	1		
APU B	12	_	166	
Output B	13	_	_	25
Output B	14	_	_	25
APU B	15	_	166	
V <sub>cc</sub>	16			

# 



#### Metallization and Pad Layout



#### Triple EIA RS-232C/MIL-STD-188C Line Driver

#### Distinctive Characteristics


- Conforms to EIA RS-232C and CCITT V.24 specifications and/or MIL-STD-188C
- Short circuit protected output
- Internal slew rate limiting


- Supply independent output swing
- 100% reliability assurance testing in compliance with MIL-STD-883
- TTL/DTL compatible input


#### **FUNCTIONAL DESCRIPTION**

The Am9616 is a triple line driver specifically designed to meet the EIA RS-232C and CCITT V.24 and/or MIL-STD-188C electrical interface requirements. Each driver accepts DTL/TTL logic levels and converts them to EIA/CCITT levels for data transmission between equipment. The output slew rate of each driver is internally limited, but can be lowered by an external capacitor. All outputs are short circuit protected, and protected against fault conditions specified in RS-232C. A HIGH logic level on the inhibit input forces the driver output to  $\rm V_{OL}$  or mark state.

The Am9616EXC and Am9616XM meets the requirements of MIL-STD-188C and EIA RS-232C. The Am9616XC conforms to the requirements of EIA RS-232C.








#### Am9616 ORDERING INFORMATION

Package Type	Temperature Range	Order Number
Hermetic DIP	~55°C to +125°C	9616DM
Dice	-55°C to +125°C	AM9616XM
Hermetic DIP	0°C to +75°C	9616EDC
Hermetic DIP	0°C to +75°C	9616DC
Molded DIP	0°C to +75°C	9616EPC
Molded DIP	0°C to +75°C	9616PC
Dice	0°C to +75°C	AM9616XC

### CONNECTION DIAGRAM Top View



#### MAXIMUM RATINGS (Above which the useful life may be impaired)

Storage Temperature	-65°C to +150°C
Temperature (Ambient) Under Bias	0°C to +75°C
Supply Voltage to Ground Potential	
V <sub>CC</sub>	+15 V
V <sub>EE</sub>	–15 V
DC Voltage Applied to Outputs	±15 V
DG Input Voltage	–1.5 V to +6 V
Lead Temperature (Soldering, 30 sec.)	300°C

#### Am9616XM AND Am9616EXC RS232-C AND MIL-STD-188C

#### **ELECTRICAL CHARACTERISTICS**

The Following Conditions Apply Unless Otherwise Noted:

 $\begin{array}{lll} & \text{Am9616XM (MIL)} & \text{T}_{\text{A}} = -55^{\circ}\text{C to } +125^{\circ}\text{C} \\ & \text{Am9616EXC (COM'L)} & \text{T}_{\text{A}} = 0^{\circ}\text{C to } +70^{\circ}\text{C} \\ & \text{V}_{\text{CC}} = +12\text{V} \pm 10\%, \text{V}_{\text{EE}} = -12\text{V} \pm 10\%, \text{R}_{\text{L}} = 3\text{k}\Omega \end{array}$ 

#### DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE

arameters	Description		Test Conditions	Min.	Typ. (Note 1)	Max.	Units
<b>v</b> <sub>OH</sub>	Output HIGH Voltage			5.0	6.0	7.0	Volts
VOL	Output LOW Voltage			-7.0	-6.0	-5.0	Volts
	Ripple Rejection	Power Supply	Ripple = 2.4V <sub>p-p</sub> , f = 400Hz		0.25		% of Vout
V <sub>OH</sub> to V <sub>OL</sub>	Output HIGH Voltage to Output LOW Voltage, Magnitude Matching Error					±10	%
ROUT	Output Resistance, Power On	R <sub>L</sub> = 6kΩ, Δl	L = 10mA		75		Ω
I <sub>SC+</sub>	Positive Output Short Circuit Current				22	100	mA
I <sub>SC</sub> -	Negative Output Short Circuit Current			-100	-22		mA
VIH	Input HIGH Voltage			2.0			Volts
VIL	Input LOW Voltage					0.8	Volts
чн	Input HIGH Current	V <sub>IN</sub> = 2.4V				40	μА
'111	Input man curent	V <sub>IN</sub> = 5.5V				1.0	mA
I <sub>I</sub> L	Input LOW Current	V <sub>IN</sub> = 0.4V		-1.6			mA
R <sub>OUT</sub>	Output Resistance, Power Off	-2.0V ≤ V <sub>OUT</sub> ≤ +2.0V All Inputs and Supply Pins Grounded		300			Ω
	Besitis Complete Company	T .05°0	V <sub>IN1</sub> = V <sub>IN2</sub> = V <sub>INHIBIT</sub> = 0.8V		15	22	
1+	Positive Supply Current	$T_A = +25^{\circ}C$ $V_{IN1} = V_{IN2} = V_{INHIBIT} = 2.0V$			7.5	13	mA
1	Negative Supply Current	T <sub>A</sub> = +25°C	VIN1 = VIN2 = VINHIBIT = 0.8V		0	-1	
'	regative Supply Current	$V_{1N1} = V_{1N2} = V_{1NH1B1T} = 2.0V$			-15	-22	mA

#### AC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE OF $T_A = 0^{\circ}C$ TO $70^{\circ}C$ (Note 2)

arameters	Description	Test Conditions	Min.	Typ. (Note 1)	Max.	Units
	Positive Slew Rate	OpF < C <sub>L</sub> < 2500pF R <sub>L</sub> > 3kΩ	4.0	<b>Ф</b> <sub>5</sub>	30	V/μs
	Negative Slew Rate	OpF < C <sub>L</sub> < 2500pF R <sub>L</sub> > 3kΩ	-30	-15	-4.0	V/μs
tPLH	Propagation Delay Time	No Load		320		ns
t <sub>PHL</sub>	Propagation Delay Time	No Load		320		ns

Notes: 1. Typical values are at V<sub>CC</sub> = 12V, V<sub>EE</sub> = -12V, T<sub>A</sub> = 25°C.

2. An external capacitor may be needed to meet signal wave shaping requirements of MIL-STD-188C at the explicable modulation rate.

#### Am9616XC **EIA RS-232-C**

#### **ELECTRICAL CHARACTERISTICS**

The Following Conditions Apply Unless Otherwise Noted:  $T_A$  = 0°C to +75°C,  $V_{CC}$  = +12V ± 10%,  $V_{EE}$  = -12V ± 10%,  $R_L$  = 3k $\Omega$ 

#### DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE

Parameters	rameters Description Test Conditi		Min.	l yp. (Note 1)	Max.	Units
<b>V</b> OH	Output HIGH Voltage	$V_{IN_1}$ or $V_{IN_2} = V_{INHIBIT} = 0.8 V$	+5.0	+6.0	+7.0	Volts
VoL	Output LOW Voltage	$V_{IN_1} = V_{IN_2} = V_{INHIBIT} = 2.0 V$		-6.0	-5.0	Volts
VIH	Input HIGH Level	Guaranteed input logical HIGH voltage	2.0			Volts
VIL	Input LOW Level	Guaranteed input logical LOW voltage			0.8	Volts
1 <sub>IL</sub>	Input LOW Current	V <sub>IN1</sub> = V <sub>IN2</sub> = 0.4 V or V <sub>INHIBIT</sub> = 0.4 V		-1.2	-1:♥	mA
I <sub>IH</sub>	Input HIGH Current	$V_{IN_1} = V_{IN_2} = 2.4 \text{ V or } V_{INHIBIT} = 2.4 \text{ V}$			40	μΑ
Isc	Output Short Circuit Current (Positive)	$R_L = 0.\Omega$ $V_{IN_1}$ or $V_{IN_2} = V_{INHIBIT} = 0.8 V$	-8	-17	-30	mA
I <sub>SE</sub>	Output Short Circuit Current (Negative)	$R_L = 0 \Omega$ $V_{IN_1}$ or $V_{IN_2} = V_{INHIBIT} = 2.0 V$	+8	+17	+30	mA
I <sub>CC</sub>	Total Positive Supply Current	$V_{1N_1} = V_{1N_2} = V_{1NH1B1T} = 0.8 V$		15	22	mA
		$V_{\text{IN}_1} = V_{\text{IN}_2} = V_{\text{INHIBIT}} = 2.0 \text{ V}$		7.5	13	
I <sub>EE</sub>	Total Negative Supply Current	$V_{IN_1} = V_{IN_2} = V_{INHIBIT} = 0.8 V$		0	-1	mA
"EE ·	January Santant	$V_{IN_1} = V_{IN_2} = V_{INHIBIT} = 2.0 V$		-15	-22	]

#### **AC CHARACTERISTICS**

Parameters	Description	Test Conditions	Min.	Тур.	Max.	Units
t <sub>PLH</sub>	Delay from Input LOW to Output HIGH	C - 15 p5 P - m		320	650	ns
tPHL .	Delay from Input HIGH to Output LOW	C <sub>L</sub> = 15 pF, R <sub>L</sub> = ∞		320	650	ns
	Positive Slew Rate		4.0	15	30	V/μs
	Negative Slew Rate	$0 \text{ pF} \le C_{L} \le 2500 \text{ pF}, R_{L} \ge 3 \text{ k}\Omega$	-30	-15	-4.0	V/µs

#### TYPICAL CHARACTERISTICS **Output Slew Rate Transfer Characteristics** versus Load Capacitance V<sub>CC</sub> = +12V OUTPUT VOLTAGE - VOLTS VEE = -12V SLEW RATE - VOLTS/µs 100 3 0 1000 0.2 0.4 0.6 0.8 1.0 1.2 1.4 1.6 1.8 2.0 - CAPACITANCE - pF Vin - INPUT VOLTAGE - VOLTS **Maximum Operating Temperature Short-Circuit Output Current** versus Temperature VCC = VEE - POWER SUPPLY VOLTAGE - VOLTS versus Power-Supply Voltage I<sub>SC</sub> - SHORT CIRCUIT OUTPUT CURRENT - mA 18 12 12 10 -6 -12 V<sub>in</sub> = OPEN RL = 3.0kΩ -18 SOURCE CU

0 25

 $T_A$  - AMBIENT TEMPERATURE - °C

75

0


-55

25

TA - AMBIENT TEMPERATURE - °C


75

#### SWITCHING TEST CIRCUIT




Note: Omit V<sub>IN2</sub> for channel "C".

#### **VOLTAGE WAVEFORMS**



Pulse Generator Rise Time =  $10 \pm 5 \, \text{ns}$ .

#### Metallization and Pad Layout



DIE SIZE 0.069" X 0.103"

#### **RS-232C Line Receiver**


#### **Distinctive Characteristics**


- Compatible with EIA RS-232C and CCITT V24 specifications.
- Input signal range ±30 volts
- Available in commercial and military temperature range
- Variable hysteresis
- 100% reliability assurance testing in compliance with MIL-STD-883
- Includes response control input and built-in hysteresis.

#### **FUNCTIONAL DESCRIPTION**

The Am9617 is a triple line receiver that meets both the CCITT TV24 and EIA RS-232C specifications. Each receiver has single data input that can accept signal swings of up to  $\pm 30 V$ . The output of each receiver is TTL/DTL compatible, and includes a  $2k\Omega$  resistor pull-up to  $V_{CC}.$  Each receiver has a hysteresis input so that the hysteresis can be controlled by means of a series resistor between the HYST input and a response control input RESP.

Because of this hysteresis in switching thresholds, the device can receive signals with superimposed noise or with slow rise and fall times without generating oscillations on the output. The threshold levels may be offset by a constant voltage by applying a DC bias to the response control input. A capacitor added to the response control input will reduce the frequency response of the receiver for applications in the presence of high frequency noise spikes. The companion line driver is the Am9616.






### ORDERING INFORMATION

Package Type	Temperature Range	Order Number
Hermetic DIP	-55°C to +125°C	9617DM
Hermetic DIP	0°C to +75°C	9617DC
Molded DIP	$0^{\circ}$ C to +75 $^{\circ}$ C	9617PC
Dice	–55°C to +125°C	AM9617XM
Dice	0°C to +75°C	AM9617XC

### CONNECTION DIAGRAM Top View



#### MAXIMUM RATINGS (Above which the useful life may be impaired)

Storage Temperature	−65°C to +175°C
Temperature (Ambient) Under Bias	–55°C to +125°C
Supply Voltage to Ground Potential (Pin 14 to Pin 7) Continuous	-0.5 V to +7.0 V
DC Voltage Applied to Outputs for High Output State	-0.5 V to +V <sub>CC</sub> max.
Input Signal Range	-30 V to +30 V
Output Current, Into Outputs	. 30 mA
DC Input Current	Defined by Input Voltage Limits

#### **ELECTRICAL CHARACTERISTICS**

The Following Conditions Apply Unless Otherwise Noted:

#### DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE

Parameters	Description	Test Conditions		Min.	Typ. (Note 1)	Max.	Units
R <sub>IN</sub>	Input Resistance	V <sub>IN</sub> = ± 25V		3.0	4.0	7.0	kΩ
VIN	Open Circuit Input Voltage				0.2	2.0	Volts
<b>v</b> <sub>OH</sub>	Output HIGH Voltage	I <sub>OH</sub> = -0.2mA, V <sub>CC</sub> = Min. V <sub>IN</sub> = -3.0V, 0V or Open Circuit		2.4	3.0	,	Volts
<b>v</b> <sub>OL</sub>	Output LOW Voltage	I <sub>OL</sub> = 8mA, V <sub>CC</sub> = Min. V <sub>IN</sub> = +3.0V			0.3	0.4	Volts
			−55° C	2.3		3.1	
			0°C	1.9		2.5	
v <sub>IH</sub>	Input HIGH Level Threshold	Resp-Hyst Connected 75° C 1.4	1.75	2.0	2,25	Volts	
•			75°C	1.45		1.90	
			125°C	1.20		1.65	
	Input LOW Level Threshold	hold V <sub>OH</sub> = 2.5V, V <sub>CC</sub> = 5.0V Resp-Hyst Connected	−55° C	0.85		1.65	Volts
			0°C	0.75		1.40	
VIL			25°C	0.75	0.95	1.25	
			75° C	0.60		1.10	
			125°C	0.50		0.95	
V -	Once I are Insut Throughold		25°C	0.4	1.0	1.2	1/-1
v <sub>IO</sub>	Open Loop Input Threshold	•		0.4		1.4	Volts
	Input LOW Current	V - 25V	25°C	-3.6		-8.0	0
116	Input LOW Current	V <sub>IN</sub> = -25V				-8.3	mA
1	Input HICH Current	V = 125V	25°C	3.6		8.0	mA
чн	Input HIGH Current	V <sub>IN</sub> = +25V				8.3	
Isc	Output Short Circuit Current	V <sub>IN</sub> = 0.0V, V <sub>OUT</sub> = 0.0V			2.5		mA
Icc	Power Supply Current	V <sub>IN</sub> = 5.0V, V <sub>CC</sub> = Max.	<u> </u>		12	18	mA


#### Switching Characteristics ( $T_A = 25^{\circ}C$ , response control pin open, $C_L = 15 \text{ pF}$ )


Parameters	Definition	Test Conditions	Min.	Тур.	Max.	Units
t <sub>pd+</sub>	Delay from Input LOW to Output HIGH	R <sub>L</sub> = 3.9 kΩ		25	85	ns
t <sub>pd</sub> _	Delay from Input HIGH to Output LOW	R <sub>L</sub> = 390 Ω		25	50	ns
t <sub>r</sub>	Output Rise Time (10% to 90%)	R <sub>L</sub> = 3.9 kΩ		120	175	ns
tf	Output Fall Time (90% to 10%)	R <sub>L</sub> = 390 Ω		15	40	ns

Notes: 1. Typical Limits are at V<sub>CC</sub> = 5.0V, 25°C ambient and maximum loading.

2. The input threshold margin for the device is greater than the voltage computed as the V<sub>T+</sub>-V<sub>T</sub> value. For the minimum value see the input threshold margin versus temperature graph.


#### SWITCHING TIME TEST CIRCUIT AND WAVEFORMS








Note: Wiring capacitance should be minimized between Outputs, Hysterisis and Response Pins.


# TYPICAL CHARACTERISTICS RF = 8k Input Threshold






















#### **SWITCHING TIME TEST CIRCUIT & WAVEFORMS**






NOTE: Wiring capacitance should be minimized between Outputs, Hysterisis and Response Pins.

#### Metallization and Pad Layout

DIE SIZE 0.047" x 0.059"




#### **Dual Differential Line Receiver**


#### **Distinctive Characteristics**

- Dual Differential Receiver
- DTL, TTL compatible
- High common-mode voltage range (±15 volts)
- Wire AND capability
- 100% reliability assurance testing in compliance with MIL-STD-883

#### **FUNCTIONAL DESCRIPTION**

The Am9620 is a dual differential line receiver designed to receive digital data from transmission lines. The receiver produces an undisturbed output for  $\pm 500 \text{mV}$  of differential data on the inputs in the presence of up to  $\pm 15 \text{V}$  of common mode noise voltages. The device has a DTL, TTL compatible output which can be AND tied with other receiver outputs. In addition to attenuated inputs which are normally used, the receiver has direct inputs which allow the input attenuation and response time to be changed by use of external components.






#### Am9620 ORDERING INFORMATION

Package Type	Temperature Range	Order Number
Hermetic DIP	-55°C to +125°C	9620DM
Flat Pak	–55°C to +125°C	9620FM
Dice	55°C to +125°C	AM9620XM
Hermetic DIP	$0^{\circ}$ C to $+70^{\circ}$ C	9620DC
Molded DIP	0°C to +70°C	9620PC
Dice	$0^{\circ}$ C to $+70^{\circ}$ C	AM9620XC

### CONNECTION DIAGRAM Top View



NOTE: PIN 1 is marked for orientation.

#### MAXIMUM RATINGS (Above which the useful life may be impaired)

Storage Temperature	−65°C to +150°C
Temperature (Ambient) Under Bias	-55°C to +125°C
V <sub>CCI</sub> Pin Potential to Ground Pin	-0.5 V to.+7 V
DC Voltage Applied to Outputs for HIGH Output State	−0.5 V to +13.2 V
V <sub>CC2</sub> Pin Potential to Ground Pin	V <sub>CCI</sub> to +15 V
DC Data Input Voltage	-20 V to +20 V
Output Current, Into Outputs	, 30 mA
Input Voltage Referred to Ground (Attenuator Inputs)	±20 V

#### **ELECTRICAL CHARACTERISTICS**

Am9620XM Am9620XC

 $T_A = -55^{\circ} \text{C to } +125^{\circ} \text{C}$   $V_{CC1} = 5.0 \text{ V} \pm 10\%$   $V_{CC2} \approx 12 \text{ V} \pm 10\%$   $V_{CC2} \approx 0.0 \times 10\%$   $V_{CC2} \approx 1.0 \times 10\%$   $V_{CC2} \approx 1.0 \times 10\%$   $V_{CC3} \approx 1.0 \times 10\%$   $V_{CC4} \approx 1.0 \times 10\%$ 

LIMITS

DC	Charac	teristics	(Notes 1, 2)
----	--------	-----------	--------------


o onaracie	FIISTICS (Notes	5 1, 2)		-5	5°C	0°	c		+25°C		+7	5°C	+12	5°C	
Parameters	Part No.	Test Cor	nditions	Min	Max	Min	Max	Min	Тур	Max	Min	Max	Min	Max	Units
<b>V</b> <sub>OH</sub> Output HIGH	Am9620XM	$V_{CCI} = 4.5 \text{ V},$ $V_{DIFF} = -0.5 \text{ V}$	$I_{OH} = -0.2 \text{ mA}$ $V_{CC2} = 10.8 \text{ V}$	2.80				3.00	3.3				2.90		Volts
Voltage	Am9620XC	$V_{CC1} = 4.75 \text{ V},$ $V_{DIFF} = -0.5 \text{ V}$	$I_{OH} = -0.2 \text{ mA}$ $V_{CC2} = 11.4 \text{V}$			2.80		3.00	3.3		2.90				Volts
<b>V</b> <sub>OL</sub> Output LOW	Am9620XM	$V_{CCI} = 4.5 \text{ V},$ $V_{DIFF} = +0.5 \text{ V}$	I <sub>OL</sub> = 15.0 mA		0.40				0.25	0.40				0.45	Volts
Voltage	Am9620XC	$V_{CC1} = 4.75 V,$	$I_{OL} = 15.0 \text{ mA}$				0.45		0.25	0.45		0.50			
I <sub>CEX</sub> Output Leakage	Am9620XM	$V_{CCI} = 4.5 \text{ V,}'$ $V_{DIFF} = -4.5 \text{ V}$	V <sub>CEX</sub> = 12 V		50					100				200	μA
Current	Am9620XC	$V_{CC1} = 4.75 V,$	$V_{CEX} = 5.25 \text{ V}$				50			100		200			
I <sub>sc</sub> Output Short	Am9620XM	$V_{CC1} = 5.0 \text{ V},$	$V_{SC} = 0 V$					-1.4	-2.15	-3.1					mA
Circuit Current	Am9620XC	$V_{CCI} = 5.0 V$ ,	$V_{SC} = 0 V$					-1.4	-2.15	-3.1					
I <sub>F</sub> Input Load Current	Am9620XM	$V_{CC1} = 5.0 \text{ V},$	V <sub>CC2</sub> = 12 V		-3.1				-2.1	-3.0				-3.0	mA
	Am9620XC	$V_{CCI} = 5.0 \text{ V},$	V <sub>CC2</sub> = 12 V				-3.1		-2.1	-3.0		-3.0			
V <sub>CM</sub> Common	Am9620XM	$V_{CC1} = 5.0 \text{ V},$ $V_{DIFF} = 2.0 \text{ V}$	V <sub>CC2</sub> = 12 V	-15	+15			-15	±17.5	+15			-15	+15	Volts
Mode Voltage	Am9620XC	$V_{CC1} = 5.0 \text{ V},$ $V_{DIFF} = 2.0 \text{ V}$	V <sub>CC2</sub> = 12 V			-12	+12	-12	±17.5	+12	-12	+12			
<b>V</b> <sub>TH</sub> Differential Input	Am9620XM	$V_{CCI} = 5.0 \text{ V},$ $V_{CM} = 0 \text{ V}$	$V_{CC2} = 12 \text{ V}$		500				120	500			1	500	mV
Threshold Voltage	Am9620XC	$V_{CC1} = 5.0 \text{ V},$ $V_{CM} = 0 \text{ V}$	V <sub>CC2</sub> = 12 V				500		120	500		500			mV
I <sub>CCI</sub> Power Supply Current	Am9620XM	$V_{CC1} = 5.5 \text{ V},$ + Input = 5.5 V,			13				8.2	13				13	mA
	Am9620XC	$V_{CC1} = 5.25 \text{ V},$ + Input = 5.25 V,					13.5		8.2	13.5		13.5			
I <sub>CC2</sub> Power Supply	Am9620XM	$V_{CC1} = 5.5 \text{ V},$ + Input = 5.5 V,	V <sub>CC2</sub> = 13.2 V - Input = 0 V		8.0		-		5.6	8.0				8.0	mA
Current	Am9620XC	$V_{CC_1} = 5.25 \text{ V},$ + Input = 5.25 V,						8.5	5.6	8.5		8.5			

Switching Characteristics		Am9620XM +25°C			Am9620XC +25°C				
Param	eters		Min	Тур	Max	Min	Тур	Max	Units
t <sub>pd+</sub>	Turn Off Delay $R_L = 3.9 \text{ k}$	$V_{CC} = 5.0 \text{ V}, C_L = 30 \text{ pF}$		35	50		35	75	
t <sub>pd</sub> _	Turn On Delay $R_L = 390 \Omega$	Refer to figure 1		20	50		20	75	ns

Note: 1. Pulse tested.

<sup>2.</sup>  $V_{\text{DIFF}}$  is the differential voltage referred from A+ to A- and from B+ to B-.

#### **SWITCHING TIME TEST CIRCUIT & WAVEFORMS**










Figure 1.


#### TYPICAL ELECTRICAL CHARACTERISTICS

























#### **APPLICATIONS**


Interfacing Methods




Digital Differential Amplifier (Line Receiver)
Expanded Interface



Digital Differential Line Receiver With Inputs Rolled Off




 $\mathbf{V}_{\mathrm{ref}} = \mathbf{Resistor}, \, \mathbf{Diodes}, \, \mathbf{or} \, \, \mathbf{Supply}$ 



#### Metallization and Pad Layout

42 x 48 Mils



#### **Dual Line Driver**


#### **Distinctive Characteristics**

- Dual differential driver
- Transmission line back-matching
- No supply current surges during power-on sequence
- DTL, TTL compatible
- Clamped outputs
- 100% reliability assurance testing in compliance with MIL-STD-883


#### **FUNCTIONAL DESCRIPTION**

The Am9621 is a dual line driver designed to drive transmission lines in either a differential or a single-ended mode. Output clamp dlodes and back-matching resistors for 1300 twisted pair lines are included. The device has the capability of driving high-capacitance loads being able to switch more than 200mA typically during translents.

The Am9621 is designed so that power supplies can be switched on in any sequence without supply current surges.




#### CIRCUIT DIAGRAM



#### ORDERING INFORMATION

Package	Temperature	Order
Type	Range	Number
Hèrmetic DIP	-55°C to +125°C	9621DM
Flat Pak	-55°C to +125°C	9621FM
Dice	-55°C to +125°C	AM9621XM
Hermetic DIP	0°C to +70°C	9621DC
Molded DIP	0°C to +70°C	9621PC
Dice	0°C to +70°C	AM9621XC

### CONNECTION DIAGRAM Top View



NOTE: PIN 1 is marked for orientation.

#### MAXIMUM RATINGS (Above which the useful life may be impaired)

Storage Temperature	−65°C to +150°C
Temperature (Ambient) Under Bias	-55°C to +125°C
V <sub>CCI</sub> Pin Potential to Ground Pin	+3.8 V to +8 V
DC Input Voltage	-0.5 V to +15 V
Voltage Applied to Outputs	-2.0 V to +V <sub>CC1</sub> +1.0 V
V <sub>CC2</sub> Pin Potential to Ground Pin	V <sub>CC1</sub> to +15 V

DC Characteris	Part No.	Am9621XC - T <sub>A</sub> = 0°C to	—55°C Min Max	0°C Min Max	LIM +2	= 12.0 V = MITS 25°C	+75°C Min Max	+125°C Min Max	Units
V <sub>OH</sub>		$V_{CC1} = 4.5 \text{ V},  I_{OH} = -20 \text{ mA}$	4.00	Will Wax		1.3	IVIIII IVIAX	4.00	
Output HIGH	Am9621XM Am9621XC	$V_{CC1} = 4.3 \text{ V},  I_{OH} = -20 \text{ mA}$ $V_{CC1} = 4.75 \text{ V},  I_{OH} = -20 \text{ mA}$	4.00	4.20		1.4	4.20	4.00	Volts
Voltage V <sub>OL</sub>	'Am9621XM		0.25	7.20		0.2 0.35		0.40	$\vdash$
Output LOW	Am9621XC	$V_{CCI} = 4.5 \text{ V},  I_{OL} = 20 \text{ mA}$ $V_{CCI} = 4.75 \text{ V},  I_{OI} = 20 \text{ mA}$	0.35	0.40		0.2 0.33	<del> </del>	0.40	Volts
Voltage		74 5014	<del> </del>	0.40	<del> </del>		0.45		
<b>V<sub>OLR</sub></b> (Note 2) Resistive Output	Am9621XM	$V_{CC2} = 12 \text{ V}$			3	80 500			mV
LOW Voltage	Am9621XC	$V_{CC1} = 5.0 \text{ V}, V_{CC2} = 12 \text{ V}$ $I_{OL} = 2.8 \text{ mA}$			3	80 500			
V <sub>OHR</sub> (Note 2) Resistive Output	Am9621XM	$V_{CC1} = 5.0 \text{ V}, V_{CC2} = 12 \text{ V}$ $I_{OH} = -2.3 \text{ mA}$			4.00 4	<b>1</b> .2			Volts
HIGH Voltage	Am9621XC	$V_{CC1} = 5.0 \text{ V}, V_{CC2} = 12 \text{ V}$ $I_{OH} = -2.3 \text{ mA}$	•		4.00 4	1.2			
I <sub>OL</sub> (Note 1) Output LOW	'Am9621XM	$V_{CC1} = 4.5 \text{ V}, V_{CC2} = 10.8 \text{ V}$ $V_{CC2} = 5.0 \text{ V}$			150 2	200			mA
Current	Am9621XC	$V_{CC1} = 4.75 \text{ V}, V_O = 5.0 \text{ V}$ $V_{CC2} = 11.4 \text{ V}$			75 2	200			
V <sub>IH</sub> Input HIGH	Am9621XM	$V_{CC1} = 4.5 \text{ V},  V_{CC2} = 13.2 \text{ V}$	2.20		2.00 1	1.7		1.80	Volts
Voltage	Am9621XC	$V_{CC1} = 4.75 \text{ V},  V_{CC2} = 11.4 \text{ V}$		2.20	2.00 1	1.7	1.80		Voite
V <sub>IL</sub> Input LOW Voltage	Am9621XM	$V_{CC1} = 5.5 \text{ V},  V_{CC2} = 10.8 \text{ V}$	1.30		1	1.5 1.00		0.70	Volts
	Am9621XC	$V_{CC1} = 5.25 \text{ V}, \ \ V_{CC2} = 12.6 \text{ V}$		1.30	1	1.5 1.00	0.70		VONS
I <sub>F</sub>	Am9621XM	$V_{CC1} = 5.5 \text{ V}, V_{CC2} = 13.2 \text{ V}$	1.8		1	.15 1.8		1.8	mA
Current	Am9621XC	$V_{CC1} = 5.25 \text{ V}, V_{CC2} = 12.6 \text{ V}$		1.8	1	.15	1.8		
I <sub>R</sub> Reverse Input	Am9621XM	$V_{CC1} = 5.5 \text{ V}, V_{CC2} = 13.2 \text{ V}$	2.0		<	(1.0 2.0		5.0	μΑ
Current	Am9621XC	$V_{CC1} = 5.25 \text{ V}, V_{CC2} = 12.6 \text{ V}$		5.0	<	(1.0 5.0	10.0		ļ., ·
I <sub>sc</sub> (Note 1) Short Circuit	Am9621XM	$V_{CC1} = 4.5 \text{ V}, V_{CC2} = 10.8 \text{ V}$ $V_{O} = 0 \text{ V}$			-180 -	-300			mA
Current	Am9621XC	$V_{CC1} = 4.75 \text{ V}, V_{O} = 0 \text{ V}$ $V_{CC2} = 11.4 \text{ V}$			-100 -	-300			
I <sub>CCI</sub> Power Supply	AM9621XM	$V_{CC1} = 5.5 \text{ V},$ $V_{CC2} = 13.2 \text{ V}$ Inputs Open	7.0			4.7 7.0		7.3	
Current	Am9621XC	$V_{CC1} = 5.25 \text{ V},$ Inputs Open $V_{CC2} = 12.6 \text{ V}$		7.0	. 4	4.7 7.0	7.3		1
I <sub>CC2</sub> Power Supply Current	AM9621XM	$V_{CC1} = 5.5 \text{ V},$ $V_{CC2} = 13.2 \text{ V}$ Inputs Open	9.8			6.5 9.8		9.8	mA
	Am9621XC	$V_{CC1} = 5.25 \text{ V}, \text{ Inputs Open } V_{CC2} = 12.6 \text{ V}$		9.8	-	6.5 9.8	9.8		
V <sub>OLC</sub> (Note 3) Output LOW	Am9621XM	$V_{CC1} = 5.0 \text{ V}, V_{CC2} = 12 \text{ V}$ $I_{OLC} = -20 \text{ mA}$			_	-1.0 —2.	D		Volts
Clamp Voltage	Am9621XC	$V_{CC1} = 5.0 \text{ V}, V_{CC2} = 12 \text{ V}$ $I_{OLC} = -20 \text{ mA}$							
V <sub>OHC</sub> (Note 3) Output HIGH	Am9621XM	$V_{CC1} = 5.0 \text{ V}, V_{CC2} = 12 \text{ V}$ $I_{OHC} = 20 \text{ mA}$			(	6.0 7.0			Volts
Clamp Voltage	Am9621XC	$V_{CC1} = 5.0 \text{ V}, V_{CC2} = 12 \text{ V}$ $I_{OHC} = 20 \text{ mA}$				6.0 7.0			

Note 1. Pulse tests to insure transient current handling (test time = 3 seconds maximum — one side only).


<sup>2.</sup> Test output resistance including 105  $\!\Omega$  output resistor. 3. Tests output clamp diodes.


<sup>4.</sup> For Am9621XM with both sides loaded at T<sub>A</sub> = +125°C, maximum frequency = 500 kHz for dual-in-line package (θ<sub>JA</sub> = 95°C/W) or 300 kHz for ceramic lat Pak (θ<sub>JA</sub> = 165°C/W).

 $<sup>(\</sup>theta_{\rm JA}=165^{\circ}{\rm C/W})$ . 5. For Am9621XC with both sides loaded at  $T_{\rm A}=+75^{\circ}{\rm C}$ , maximum frequency = 500 kHz for both dual-in-line package and ceramic flat pak.

#### Am9621XC Am9621XM **Switching Characteristics** +25°C +25°C **Parameters Test Conditions** Min Тур Max Min Тур Max Units $V_{CC1} = 5.0 \text{ V, } C_L = 30 \text{ pF}$ Turn Off Delay 13 25 13 40 ns t<sub>pd+</sub> t<sub>pd</sub>\_ Turn On Delay $V_{CC2} = 12 V$ 9 25 9 40 ns t<sub>pd+</sub> Turn Off Delay $V_{\rm CC1} = 5.0 \, \rm V, \, C_L = 5000 \, pF$ (Note 4) 30 150 (Note 5) 30 200 ns Turn On Delay t<sub>pd</sub>\_ 150 200 $V_{CC2} = 12 \text{ V}$ (Note 4) 80 (Note 5) 80 ns


#### SWITCHING TIME TEST CIRCUIT AND WAVEFORMS








#### TYPICAL ELECTRICAL CHARACTERISTICS


#### Supply Current Versus Supply Voltage


















#### **APPLICATIONS**

#### SINGLE-ENDED DRIVING



#### DIFFERENTIAL DRIVING





#### BACK MATCHING TABLE

z <sub>o</sub>	R <sub>M</sub> when used single ended	R <sub>M</sub> when used differentially
50 Ω	32 Ω	16 Ω
75 Ω	62 Ω	30 Ω
92 Ω	82 Ω	41 Ω
100 Ω	90 Ω	45 Ω
130 Ω	120 Ω	60 Ω
300 Ω	290 Ω	145 Ω
600 Ω	590 Ω	295 Ω

#### Metallization and Pad Layout

54 x 52 Mils





### ${\bf Magnetic\ Memory\ Interface-Section\ V}$

Am55/7520	Dual Sense Amplifier
Am55/7521	Dual Sense Amplifier
Am55/75234	Dual Sense Amplifier
Am55/75235	Dual Sense Amplifier
Am55/75238	Dual Sense Amplifier with Preamplifier Test Point5-19
Am55/75239	Dual Sense Amplifier with Preamplifier Test Point
Am55/7524	Dual Sense Amplifier
Am55/7525	Dual Sense Amplifier
Am55/75325	Memory Driver

# Am55/7520 · Am55/7521

#### **Dual Sense Amplifiers**

#### **Distinctive Characteristics**

- High speed and fast recovery
- High DC noise margin
- ±4mV threshold on Am55/7520

- ±7 mV threshold on Am55/7521
- Narrow region of threshold voltage uncertainty
- 100% reliability assurance testing in compliance with MIL-STD-883
- Standard logic supply voltages


#### **FUNCTIONAL DESCRIPTION**

The Am55/7520 and Am55/7521 monolithic sense amplifiers are intended for use in high-speed memory systems. These devices detect bipolar differential-input signals from the memory and provide the required interface with the digital.

The Am7520 and Am7521 circuits may be used to perform the functions of a flip-flop or register which responds to the sense and strobe input conditions.

The circuit design provides high stability of the input threshold voltage over a wide range of power supply voltage and temperature variation.

These sense amplifiers feature a variable-threshold voltage level with simultaneous adjustment of both sense channels or both sense amplifiers by a single reference voltage. The operating threshold voltage level of the input amplifiers is established by and is approximately equal to the applied reference input voltage, Vref. These sense amplifiers are recommended for use in systems requiring threshold voltage levels of  $\pm 15$  to  $\pm 40$  mV.




SCHEMATIC DIAGRAM

#### ORDERING INFORMATION

STROBE 2S

Package Type	Temperature Range	Am55/ 7520 Order Number	Am55/ 7521 Order Number
Molded DIP	0° to +70°C	SN7520N	SN7521N
Hermetic DIP	0° to +70°C	SN7520J	SN7521J
Dice	0° to +70°C	AM7520X	AM7521X
Hermetic DIP	-55° to +125°C	SN5520J	SN5521J
Hermetic Flat Pal	-55° to +125°C	SN5520W	SN5521W
Dice	-55° to +125°C	AM5520X	AM5521X

#### LOGIC SYMBOL AND CONNECTION DIAGRAM Top View



Notes:

#### MAXIMUM RATINGS (Above which the useful life may be impaired)

Storage Temperature	-65°C to +150°C
Operating Temperature (Ambient) Range	、−55°C to +125°C
Supply Voltages VCC+	+7.0V
VCC-	–7.0 V
Differential Input Voltage, V <sub>ID</sub> or V <sub>ref</sub>	±5.0 V
Voltage from any Input to Ground	+5.0 V

#### **ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE**

The Following Conditions Apply Unless Otherwise Noted:

Am7520, Am7521 Am5520, Am5521  $T_A = 0^{\circ} C \text{ to } +70^{\circ} C$   $T_A = -55^{\circ} C \text{ to } +125^{\circ} C$ 

MIN. = 4.75V MIN. = -4.75V

MAX = 5.25VMAX. = -5.25V

Parameters	Description	Test Conditions (Note 1)			Min.	Typ. (Note 2)	Max.	Units
V <sub>T</sub>	Differential-Input Threshold Voltage (Fig. 1, Note 3)		Am55/7521		8.0	15	22	
		V <sub>ref</sub> = 15mV	Am55/7520	0°C to +70°C	11	15	19	mV
				-55°C to 0°C	10	15	20	""
				+70°C to +125°C				
		V <sub>ref</sub> = 40mV	Am55/7521		33	40	47	
				0°C to +70°C	36	40	44	mV
			Am55/7520	-55°C to 0°C	35	40	45	
			1	+70°C to +125°C	33	40	75	
VICF	Common-Mode Input Firing Voltage (Note 4)	$V_{ref} = 40 \text{mV}$ , $V_{I(S)} = V_{IH}$ Common-Mode Input Pulse = $t_r \le 15 \text{ns}$ , $t_f \le 15 \text{ns}$ , $t_w = 50 \text{ns}$			±2.5		Volts	
lia	Differential-Input Bias	V <sub>CC+</sub> = 5.25V,	0°C to T <sub>A</sub> max.		30	75	μΑ	
IB	Current (Fig. 2)	$V_{CC-} = -5.25V, V_{ID} = 0$		-55°C to 0°C				100
110	Differential-Input Offset Current (Fig. 2)	V <sub>CC+</sub> = 5.25V, V <sub>CC-</sub> = -5.25V, V <sub>ID</sub> = 0			0.5		μА	
V <sub>IH</sub>	High-Level Input Voltage (Strobe Inputs) (Fig. 3)	Guaranteed input logic HIGH		2.0			Volts	
VIL	Low-Level Input Voltage (Strobe Inputs) (Fig. 3)	Guaranteed input logic LOW				0.8	Volts	
Voн	High-Level Output Voltage (Fig. 3)	V <sub>CC+</sub> = 4.75V, V <sub>CC</sub> = -4.75V, I <sub>OH</sub> = -400μA		2.4	4.0		Volts	
VOL	Low-Level Output Voltage (Fig. 3)	V <sub>CC+</sub> = 4.75V, V <sub>CC-</sub> = -4.75V, I <sub>OL</sub> = 16mA			0.25	0.4	. Volts	
ΙΗ	High-Level Input Current (Strobe Inputs) (Fig. 4)	V <sub>CC+</sub> = 5.25V, V <sub>CC</sub> = -5.25V, V <sub>IH</sub> = 2.4V				40	μА	
IτΓ	Low-Level Input Current (Strobe Inputs) (Fig. 4)	V <sub>CC+</sub> = 5.25V, V <sub>CC-</sub> = -5.25V, V <sub>IL</sub> = 0.4V			-1.0	-1.6	mA	
los(Y)	Short-Circuit Output Current Into Y (Fig. 5)	V <sub>CC+</sub> = 5.25V, V <sub>CC</sub> = -5.25V		-3.0		-5.0	mA	
los(z)	Short-Circuit Output Current Into Z (Fig. 5)	V <sub>CC+</sub> = 5.25V, V <sub>CC</sub> = -5.25V		-2.1		-3.5	mA	
Icc+	Supply Current from V <sub>CC+</sub> (Fig. 6)	V <sub>CC+</sub> = 5.25V,	V <sub>CC</sub> _ = -5.25V	, T <sub>A</sub> = 25°C		28	40	mA
Icc-	Supply Current from V <sub>CC</sub> — (Fig. 6)	V <sub>CC+</sub> = 5.25V,	V <sub>CC</sub> _ = -5.25V	, T <sub>A</sub> ≈ 25°C			-20	mA

Notes: 1. Electrical characteristics unless otherwise noted  $V_{CC+} = 0V$ ,  $V_{CC-} = -5.0V$ ,  $T_A = 0$  operating temperature range.

2. Typical values are at  $V_{CC+} = 5.0V$ ,  $V_{CC-} = -5.0V$ ,  $V_{CC$ fier to the logic gate threshold voltage level.

4. Common-mode input firing voltage is the minimum common-mode voltage that will exceed the dynamic range of the input at the specified conditions and cause the logic output to switch. The specified common-mode input signal is applied with a strobe-enable pulse present.

#### Typical Recovery and Cycle Times ( $V_{CC+} = 5.0V$ , $V_{CC-} = -5.0V$ , $T_A = 25^{\circ}$ C, $C_{ext} \ge 100 pF$ )


Parameters	Description	Test Conditions	Min.	Тур.	Max.	Units
t <sub>or</sub> D	Differential-Input Overload Recovery Time (Note 1)	Differential-Input Pulse $V_{ID} = 2.0V$ , $t_r = t_f = 20$ ns		20		ns
t <sub>or</sub> C	Common-Mode-Input Overload Recovery Time (Note 2)	Common-Mode Input Pulse $V_{IC} = \pm 2.0V$ , $t_r = t_f = 20ns$		20		ns
tcyc(min.)	Minimum Cycle Time			200		ns

Notes: 1. Differential input overload recovery time is the time necessary for the device to recover from the specified differential input overload signal prior to the strobe-enable signal.

2. Common-mode-input overload recovery time is the time necessary for the device to recover from, the specified common-mode-input overload signal prior to the strobe-enable signal.

## Switching Characteristics (V<sub>CC+</sub> = 5.0V, V<sub>CC-</sub> = 5.0V, C<sub>EXT</sub> $\geqslant$ 100 pF, T<sub>A</sub> = 25°C)

Parameters	Description	Test Conditions	Min.	Тур.	Max.	Units
<sup>t</sup> PLH(DR)	Propagation Delay Times	$C_L = 15  pF, R_L = 288  \Omega$		25	40	ns
tPHL(DR)	From Input A1-A2 or B1-B2 to Output Y (Fig. 7)	CL = 15 pF, NC = 288 12		20		
tPLH(DZ)	Propagation Delay Times			30		
tPHL(DZ)	From Input A1-A2 or B1-B2 to Output Z (Fig. 7)	$C_L = 15 pF, R_L = 288 \Omega$		35	55	ns
tPLH(SY)	From Input Strobe A or B to Output Y (Fig. 7)	C. = 15 pt D. = 200 O		15	30	
tPHL(SY)	From Input Strobe A or B to Output 1 (Fig. 7)	$C_L = 15  pF, R_L = 288  \Omega$		20		ns
tPLH(SZ)	From Input Strobe A or B to Output Z (Fig. 7)	$C_1 = 15  pF, R_1 = 288  \Omega$		30		ns
tPHL(SZ)	1 Troin input strobe A or B to output 2 (rig. 77	C[ - 13 pt , N[ - 288 12		35	55	115
tPLH(GY, Y)	From Input Gate Gy to Output Y (Fig. 8)	$C_L = 15  pF, R_L = 288  \Omega$		15	25	ns
tPHL(GY, Y)		C[ - 13 pr, N[ - 208 11		10		113
tPLH(GY, Z)	From Input Gate Gy to Output Z (Fig. 8)	$C_1 = 15  pF, R_1 = 288  \Omega$		15		ns
tPHL(GY, Z)	7 Tolli ilipat date dy to datpat 2 (Fig. 8)	o[ = 13 pi , ii[ = 288 12		20	30	113
<sup>t</sup> PLH(GZ, Z)	From Input Gate G <sub>Z</sub> to Output Z (Fig. 9)	C <sub>L</sub> = 15 pF, R <sub>L</sub> = 288 Ω		15		ns
tPHL(GZ, Z)	Troil input data d <sub>Z</sub> to output Z (Fig. 3)	OL 10 P1, ML - 200 12		10	20	113




Note 1. Each pair of differential inputs is tested separately with the other pair grounded.

#### **TEST TABLE**

INPUTS				OUTPUT Y		,	OUTPUT Z	
INPUIS	V <sub>ref</sub>	VID	v <sub>o</sub>	Іон	OL	v <sub>o</sub>	Іон	loL
A1-A2 or B1-B2	15mV	≤11mV	≤0.4V		16mA	≥2.4V	-400μA	
A1-A2 or B1-B2	15mV	≥19mV	≥2.4V	-400μA		≤0.4V		16mA
A1-A2 or B1-B2	40mV	≤26mV	≤0.4V		16mA	≥2.4V	-400μA	
A1-A2 or B1-B2	40mV	≥44mV	≥2.4V	-400μA		≤0.4V		16mA
A1-A2 or B1-B2	15mV	≤ 8mV	≤0.4V		16mA	≥2.4V	-400μA	
A1-A2 or B1-B2	15mV	≥22mV	≥2.4V	~400µA		≤0.4V	,	16mA
A1-A2 or B1-B2	40mV	≤33mV	≤0.4V		16mA	≥2.4V	-400μA	
A1-A2 or B1-B2	40mV	≥47mV	≥2.4V	-400μA		≤0.4V		16mA


Figure 1. V<sub>T</sub>




Notes: 1. Each preamplifier is tested separately. Inputs not under test are grounded.

2.  $I_{1B} = I_{1(1)}$  or  $I_{1(2)}$  (limit applies to each);  $I_{1O} = I_{1(1)} - I_{1(2)}$ ;  $I_{1(1)}$  and  $I_{1(2)}$  are the currents into the two inputs of the pair under test.

Figure 2. IJB and IJO






Arrows indicate actual direction of current flow. Current into a terminal is a positive value.

**TEST TABLE** 


TEST	INPUT A1	INPUT B1	STROBE S <sub>A</sub>	STROBE S <sub>B</sub>	GATE GY	GATE G <sub>Z</sub>
I <sub>IH</sub> at STROBE S <sub>A</sub>	GND	GND	V <sub>IH</sub>	VIL	V <sub>IL</sub>	VIL
I <sub>IH</sub> at STROBE S <sub>B</sub>	GND	GND	VIL	∨ <sub>IH</sub>	VIL	VIL
I <sub>IH</sub> at GATE G <sub>Y</sub>	V <sub>ID</sub>	V <sub>ID</sub>	VIH	V <sub>IH</sub>	v <sub>IH</sub>	VIL
I <sub>IH</sub> at GATE G <sub>Z</sub>	GND	GND	V <sub>IL</sub>	VIL	VIH	V <sub>IH</sub> .
I <sub>IL</sub> at STROBE S <sub>A</sub>	V <sub>ID</sub>	GND	VIL	VIL	V <sub>IL</sub> ·	$v_{IL}$
I <sub>IL</sub> at STROBE S <sub>B</sub>	GND	,V <sub>ID</sub>	V <sub>IL</sub>	VIL	V <sub>IL</sub>	VIL
I <sub>IL</sub> at GATE G <sub>Y</sub>	GND	GND	VIL	VIL	V <sub>IL</sub>	VIL
I <sub>IL</sub> at GATE G <sub>Z</sub>	GND	GND	VIL	VIL	V <sub>IL</sub>	V <sub>IL</sub> `

Figure 4. IIH, IIL



Note 1. When testing  $I_{OS(Y)}$ , pin 10 is open; when testing  $I_{OS(Z)}$ , pin 10 is grounded.

Figure 5. IOS



Note 1. When testing  $I_{OS(Y)}$ , pin 10 is open; when testing  $I_{OS(Z)}$ , pin 10 is grounded.

Figure 6. ICC+ and ICC-

#### **FUNCTION TABLE**


	INPUTS							PUTS
	4	В	Gγ	$G_{Z}$	SA	SB	Υ	Z
7	X	Х	L	X	Х	Х	• н	ĞΖ
+	Н	Х	X	Х	Н	Х	Н	$\overline{G}_{Z}$
;	Χ	Н	Х	X	Х	Н	Н	$\overline{G}_{Z}$
1	L	Ĺ	Н	Х	X	Н	L	Н
1	L	X	Н	X	X	L	L	Н
;	Χ	L	Н	X	L	X	L	Н
;	X	Х	Н	X	L	L	L	Н
	X	X	X	L	X	Х	X	Н

#### **DEFINITION OF ABOVE LOGIC LEVELS**

INPUT	н	L	х
А	V <sub>ID</sub> ≥ V <sub>T max</sub> .	V <sub>ID</sub> ≤ V <sub>T min.</sub>	IRRELEVANT
S	V <sub>I</sub> ≥ V <sub>IH min.</sub>	V <sub>I</sub> ≤ V <sub>IL max</sub> .	IRRELEVANT


Note: A is a differential voltage ( $V_{|D}$ ) between A1 and A2. For these circuits,  $V_{|D}$  is considered positive regardless of which terminal is positive with respect to the other.

#### Metallization and Pad Layout




#### SWITCHING PARAMETER MEASUREMENT INFORMATION

#### **TEST CIRCUIT**




#### **VOLTAGE WAVEFORMS**




- Notes: 1. The pulse generators have the following characteristics:  $Z_0 = 50\Omega$ ,  $t_r = 15 \pm 5$ ns,  $t_f = 15 \pm 5$ ns,  $t_{w1} = 100$ ns,  $t_{w2} = 300$ ns, and PRR = 1MHz.
  - The strobe input pulse is applied to Strobe S<sub>A</sub> when inputs A1-A2 are being tested and to Strobe S<sub>B</sub> when inputs B1-B2 are being tested.
  - 3. C<sub>L</sub> includes probe and jig capacitance.

Figure 7. Propagation Delay Times from Differential and Strobe Inputs.

#### **TEST CIRCUIT**




#### **VOLTAGE WAVEFORMS**




Notes: 1. The pulse generator has the following characteristics:  $Z_0 = 50\Omega$ ,  $t_f = 15 \pm 5$ ns,  $t_f = 15 \pm 5$ ns,  $t_W = 100$ ns, and PRR = 1MHz. 2.  $C_L$  includes probe and jig capacitance.

Figure 8. Propagation Delay Times from Gate Gy.

#### **TEST CIRCUIT**



#### **VOLTAGE WAVEFORMS**




Notes: 1. The pulse generator has the following characteristics:  $Z_0 = 50\Omega$ ,  $t_r = 15 \pm 5$ ns,  $t_f = 15 \pm 5$ ns,  $t_W = 100$ ns, and PRR = 1MHz. 2.  $C_L$  includes probe and jig capacitance.


Figure 9. Propagation Delay Times from Gate GZ.

#### TYPICAL CHARACTERISTICS


#### High-Level Input Current Versus Input Voltage




#### Low-Level Input Current Versus Input Voltage




High-Level Output Voltage Versus




Low-Level Output Voltage Versus




Threshold Voltage Versus Reference Voltage




Threshold Voltage Versus Supply Voltage




Normalized Threshold Voltage Versus Pulse Repetition Rate




Common-Mode Firing Voltage Versus Ambient Temperature



Differential-Input Bias Current Versus Ambient Temperature



Differential-Input Offset Current Versus Ambient Temperature



# Am55/75234 · Am55/75235

**Dual Sense Amplifiers** 

#### **Distinctive Characteristics**

- High speed and fast recovery time
- High DC noise margin
- ± 4mV threshold on Am55/75234

- ±7mV threshold on Am55/75235
- Narrow region of threshold voltage uncertainty
- 100% reliability assurance testing in compliance with MIL-STD-883


#### **FUNCITONAL DESCRIPTION**

The Am55/75234 and Am55/75235 monolithic sense amplifiers are intended for use in high-speed memory systems. These devices detect bipolar differential-input signals from the memory and provide the required interface with the digital logic.


Each device contains two differential input preamplifiers and an output driver that has a separate strobe input. Both sense amplifiers have inverted outputs and are internally compensated.

The circuit design provides high stability of the input threshold voltage over a wide range of power supply voltage and temperature variation.

These sense amplifiers feature a variable-threshold voltage level with simultaneous adjustment of both sense channels or both sense amplifiers by a single reference voltage. The operating threshold voltage level of the input amplifiers is established by and is approximately equal to the applied reference input voltage,  $V_{\text{ref}}$ . These sense amplifiers are recommended for use in systems requiring threshold voltage levels of  $\pm 15$  to  $\pm 40$ mV.



#### ORDERING INFORMATION Am55/ Am55/ 75234 75235 Package Temperature Order Order Type Number Number Range 0°C to +70°C Molded Dip SN75234N SN75235N Hermetic DIP 0°C to +70°C SN75234J SN75235J 0°C to +70°C AM 75235X Dice AM75234X Hermetic DIP -55°C to +125°C SN55234J SN55235J Hermetic Flat Pak -55°C to +125°C SN55234W SN55235W Dice -55°C to +125°C AM55234X AM 55235X



#### Am55/75234 • Am55/75235

#### MAXIMUM RATINGS (Above which the useful life may be impaired)

Storage Temperature		−65° C to +150° C	
Operating Temperature (Ambient) Range			
Supply Voltages	V <sub>CC</sub> +	+7.0V	
	V <sub>CC</sub> -	-7.0V	
Differential Input V	oltage, VID or V <sub>ref</sub>	±5.0V	
Voltage from any In	put to Ground	+5.5V	

#### ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (Unless Otherwise Noted)

Am75234, Ai Am55234, Ai		$\begin{cases} V_{CC+} = 5.0V \pm 5\% \\ V_{CC-} = -5.0V \pm 5\% \end{cases}$	MIN. = 4. 5% MIN. = -			Тур.		
Parameters	Description	Test	Conditions (No	te 1)	Min.	(Note 2)	Max.	Units
			Am55/75235		8.0	15	22	
Ì	* .	$V_{ref} = 15mV$		0°C to +70°C	11	15	19	mV
ļ		v ret 15.11v	Am55/75234	-55°C to 0°C	10	15	20	,,,,,,
V <sub>T</sub>	Differential-Input Threshold			+70° C to +125° C		15	20	
*	Voltage (Fig. 1, Note 3)		Am55/75235		33	40	47	
	• .	V <sub>ref</sub> = 40mV		0°C to +70°C	36	40	44	mV
		V ret - 40111V	Am55/75234	-55°C to 0°C	35	40	45	
				+70°C to +125°C	35	40	45	
V <sub>ICF</sub>	Common-Mode Input Firing Voltage (Note 4)	$V_{ref} = 40 \text{mV}, V$ Common-Mode $t_r \le 15 \text{ns}, t_f \le 15 \text{ns}$	Input Pulse =			±2.5		Volts
	Differential-Input Bias	V <sub>CC+</sub> = 5,25V,		0°С to Тд max.	<u> </u>	30	75	
IIB	Current (Fig. 2)	V <sub>CC</sub> _ = -5.25	v, v <sub>ID</sub> = 0	-55°C to 0°C			100	μΑ
110	Differential-Input Offset Current (Fig. 2)	V <sub>CC+</sub> = 5.25V,	V <sub>CC+</sub> = 5.25V, V <sub>CC-</sub> = -5.25V, V <sub>ID</sub> = 0			0.5		μΑ
VIH	High-Level Input Voltage (Strobe Inputs) (Fig. 3)	Guaranteed inp	ut logic HIGH		2.0			Volts
VIL	Low-Level Input Voltage (Strobe Inputs) (Fig. 3)	Guaranteed inpo	at logic LOW				0,8	Volts
<b>v</b> <sub>OH</sub>	High-Level Output Voltage (Fig. 3)	V <sub>CC+</sub> = 4.75V,	V <sub>CC</sub> - = -4.75V	, I <sub>OH</sub> = -400μA	2.4	4.0		Volts
V <sub>OL</sub>	Low-Level Output Voltage (Fig. 3)	V <sub>CC+</sub> = 4.75V,	V <sub>CC</sub> = -4.75V	, I <sub>OL</sub> = 16mA		0.25	0.4	Volts
Чн	High-Level Input Current	V <sub>CC+</sub> = 5.25V,	V <sub>CC</sub> _ = -5.25V	, V <sub>IH</sub> = 2.4V			40	μА
-117	(Strobe Inputs) (Fig. 4)	V <sub>CC+</sub> = 5.25V,	V <sub>CC</sub> _ = -5.25V	, V <sub>IH</sub> = 5.25V			1.0	mA
IIL	Low-Level Input Current (Strobe Inputs) (Fig. 4)	V <sub>CC+</sub> = 5.25V,	V <sub>CC</sub> = -5.25V	, V <sub>IL</sub> = 0.4V		1.0	-1.6	mA
los	Short-Circuit Output Current (Fig. 5)	V <sub>CC+</sub> = 5.25V,	V <sub>CC</sub> _ = -5.25V		-2.1		-3.5	mA
I <sub>CC+</sub>	Supply Current from V <sub>CC+</sub> (Fig. 6)	V <sub>CC+</sub> = 5.25V,	V <sub>CC</sub> _ = -5.25V	, T <sub>A</sub> = 25°C		25	40	mA
I <sub>CC</sub> _	Supply Current from V <sub>CC</sub> (Fig. 6)	V <sub>CC+</sub> = 5.25V,	V <sub>CC</sub> = -5.25V	, T <sub>A</sub> = 25°C		-15	-20	mA

Notes: 1. Electrical characteristics unless otherwise noted  $V_{CC+} = 5V$ ,  $V_{CC-} = -5V$ to the logic gate threshold voltage level.

4. Common-mode input firing voltage is the minimum common-mode voltage that will exceed the dynamic range of the input at the specified conditions and cause the logic output to switch. The specified common-mode input signal is applied with a strobe-enable pulse present.

#### Switching Characteristics ( $V_{CC+} = 5.0V$ , $V_{CC-} = -5.0V$ , $T_{\Delta} = 25^{\circ}C$ )


Parameters	Description Test Conditions		Min.	Typ.	Max.	Units
tPLH	Propagation Delay Times	$C_1 = 15pF, R_1 = 288\Omega$		25		ns
t <sub>PHL</sub>	From Input A1-A2 to Output W (Fig. 7)	or		25	40	112
tPLH	Propagation Delay Times	$C_1 = 15pF, R_1 = 288\Omega$		25		ns
tPHL	From Input Strobe to Output W (Fig. 7)	C - 1361 , 11 - 20022		15	30	

### Typical Recovery and Cycle Times ( $V_{CC+} = 5.0V$ , $V_{CC-} = -5.0V$ , $T_A = 25^{\circ}C$ , $C_{ext} \ge 100 pF$ )

Parameters	Description	Test Conditions	Min.	Тур.	Max.	Units
t <sub>or</sub> D	Differential-Input Overload Recovery Time (Note 1)	Differential-Input Pulse $V_{ID} = 2.0V$ , $t_r = t_f = 20ns$		20		ns
t <sub>or</sub> C	Common-Mode-Input Overload Recovery Time (Note 2)	Common-Mode Input Pulse $V_{IC} = \pm 2.0V$ , $t_r = t_f = 20ns$		20		ns
tcyc(min.)	Minimum Cycle Time			200		ns

- Notes: 1. Differential-input overload recovery time is the time necessary for the device to recover from the specified differential-input-overload signal prior
  - to the strobe-enable signal.

    2. Common-mode-input overload recovery time is the time necessary for the device to recover from, the specified common-mode-input overload signal prior to the strobe-enable signal.




#### **TEST TABLE**

INPUTS	V .		V <sub>ID</sub>			OUTPUTS	
INFOIS	V <sub>ref</sub>	Am75234	Am55234	Am55/75235	Vo	Іон	loL
A1-A2	15mV	≤11mV	≤10mV	≤8mV	≥2.4mV	–400μΑ	
A1-A2	15mV	≥19mV	≥20mV	≥22mV	≤0.4V		16mA
A1-A2	40mV	≤36mV	≤35mV	≤33mV	≥2.4V	–400μΑ	
A1-A2	40mV	≥44mV	≥45mV	≥47mV	≤0.4V		16mA

Note 1. Each pair of inputs is tested separately with its corresponding output,


Figure 1. V<sub>T</sub>



Notes: 1. Each preamplifier is tested separately. Inputs not under test are grounded.


2. I<sub>1B</sub> = I<sub>1(1)</sub> or I<sub>1(2)</sub> (limit applies to each); I<sub>1O</sub> = I<sub>1(1)</sub>-I<sub>1(2)</sub>; I<sub>1(1)</sub> and I<sub>1(2)</sub> are the currents into the two inputs of the pair under test.

Figure 2. I<sub>IB</sub> and I<sub>IO</sub>



Note 1. Arrows indicate actual direction of current flow. Current into terminal is a positive value.


Figure 3.  $V_{IH}$ ,  $V_{IL}$ ,  $V_{OH}$  and  $V_{OL}$ 



**TEST TABLE** 

TEST.	INPUT 1A1	INPUT 2A1	STROBE 1S	STROBE 2S
I <sub>IH</sub> AT STROBE 1S	GND	GND	VIH	VIL
I <sub>IH</sub> AT STROBE 2S	GND	GND	VIL	· VIH
I <sub>IL</sub> AT STROBE 1S	VID	GND	V <sub>IL</sub>	VIL
I <sub>IL</sub> AT STROBE 2S	GND	V <sub>ID</sub> .	VIL	VIL

Figure 4. I<sub>IH</sub> and I<sub>IL</sub>






Figure 5. I<sub>OS</sub>

Figure 6. I<sub>CC+</sub> and I<sub>CC-</sub>

#### **FUNCTION TABLE**


INPL	JTS	OUTPUT
Α	S	w
Н	н	L
L	X	н
×	· L	н

#### **DEFINITION OF ABOVE LOGIC LEVELS**

INPUT	PUT H L		Х
А	V <sub>ID</sub> ≥ V <sub>T max</sub> .	V <sub>ID</sub> ≤ V <sub>T min</sub> .	IRRELEVANT
S	V <sub>I</sub> ≥ V <sub>IH min.</sub>	VI ≤ VIL max.	IRRELEVANT

Note: A is a differential voltage ( $V_{1D}$ ) between A1 and A2. For these circuits,  $V_{1D}$  is considered positive regardless of which terminal is positive with respect to the other.


#### Pad Layout




DIE SIZE 0.061" X 0.063"

#### SWITCHING PARAMETER MEASUREMENT INFORMATION

#### **TEST CIRCUIT**



#### **VOLTAGE WAVEFORMS**




- Notes: 1. The pulse generators have the following characteristics:  $Z_0 = 50\Omega$ ,  $t_r = 15 \pm 5$ ns,  $t_f = 15 \pm 5$ ns,  $t_{w1} = 100$ ns,  $t_{w2} = 300$ ns, and PRR = 1 MHz.
  - The strobe input pulse is applied to Strobe 1S when inputs 1A1-1A2 are being tested and to Strobe 2S when inputs 2A1-2A2 are being tested.
  - 3. C<sub>L</sub> includes probe and jig capacitance.

Figure 7. Propagation Delay Times.


## **5**1

#### TYPICAL CHARACTERISTICS






#### Low-Level Input Current Versus Input Voltage




## High-Level Output Voltage


Versus
High-Level Output Current Low




Low-Level Output Voltage Versus




Threshold Voltage Versus Reference Voltage




Threshold Voltage Versus Supply Voltage




Normalized Threshold Voltage Versus Pulse Repetition Rate




Common-Mode Firing Voltage Versus Ambient Temperature




Differential-Input Bias Current Versus Ambient Temperature



Differential-Input Offset Current Versus Ambient Temperature





# Am55/75238 · Am55/75239

**Dual Sense Amplifiers with Preamplifier Test Point** 

#### **Distinctive Characteristics**

- Test point on each sense preamplifier
- ±4mV threshold on Am55/75238

- ±7mV threshold on Am55/75239
- 100% reliability assurance testing in compliance with MIL-STD-883

#### **FUNCTION DESCRIPTION**


The Am55/75238 and Am55/75239 monolithic sense amplifiers are intended for use in high-speed memory systems. These devices detect bipolar differential-input signals from the memory and provide the required interface with the digital logic.

Each device contains two differential input preamplifiers and an output driver that has a separate strobe input. Both sense amplifiers have inverted outputs and are internally compensated.


The circuit design provides high stability of the input threshold voltage over a wide range of power supply voltage and temperature variation.

The Am55/75238 and Am55/75239 sense amplifiers contain test points at the output of each sense preamplifier. The test point data is inverted with respect to the normal sense amplifier output.

These sense amplifiers feature a variable-threshold voltage level with simultaneous adjustment of both sense channels or both sense amplifiers by a single reference voltage. The operating threshold voltage level of the input amplifiers is established by and is approximately equal to the applied reference input voltage,  $V_{\rm ref}$ . These sense amplifiers are recommended for use in systems requiring threshold voltage levels of  $\pm 15$  to  $\pm 40$ mV.



#### ORDERING INFORMATION Am55/ Am55/ 75239 75238 Order Order Package Temperature Number Number Type Range Molded DIP 0°C to +70°C SN75238N SN75239N Hermetic DIP 0°C to +70°C SN75238J SN75239J Dice 0°C to +70°C AM75238X AM75239X SN55239J Hermetic DIP -55°C to +125°C SN55238J Hermetic Flat Pak -55°C to +125°C SN55238W SN55239W AM55238X AM55239X Dice -55°C to +125°C



#### Am55/75238 • Am55/75239

#### MAXIMUM RATINGS (Above which the useful life may be impaired)

Storage Temperature		-65° C to +150° C
Operating Temperate	re (Ambient) Range	55°C to +125°C
Supply Voltages	V <sub>CC</sub> +	+7.0V
	V <sub>CC</sub> -	-7.0V
Differential Input V	oltage, V <sub>ID</sub> or V <sub>ref</sub>	±5.0V
Voltage from any In	out to Ground	+5.5V

#### ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (Unless Otherwise Noted)

Am75238, A Am55238, A	m55239 $T_A = -55^{\circ} \text{C to } +125^{\circ} \text{C}$	$\begin{cases} V_{CC+} = 5.0V \pm 5\% \\ V_{CC-} = -5.0V \pm 5\% \end{cases}$	5% MIN. = -	4.75V MAX. =	-5.25V	Typ.		
Parameters	Description	Test	Conditions (No	te 1)	Min.	(Note 2)	Max.	Units
		ı	Am55/75239		8.0	15	22	
		V <sub>ref</sub> = 15mV		0°C to +70°C	11	15	19	mV
)		161	Am55/75238	−55°C to 0°C	10	15	20	•
V <sub>T</sub>	Differential-Input Threshold		<u> </u>	+70°C to +125°C	10	'3		
	Voltage (Fig. 1, Note 3)		Am55/75239		33	40	47	
ļ	n .	V <sub>ref</sub> = 40mV		0°C to +70°C	36	40	44	mV
		v ret - 40mv	Am55/75238	-55°C to 0°C	35	40	45	111.0
	l			+70°C to +125°C	35	40	45	
VICF	Common-Mode Input Firing Voltage (Note 4)	$V_{ref} = 40mV, V_{I}(S) = V_{IH}$ Common-Mode Input Pulse = $t_{f} \le 15ns, t_{f} \le 15ns, t_{W} = 50ns$				±2.5		Volts
IIB	Differential-Input Bias	V <sub>CC+</sub> = 5.25V,		0°C to T <sub>A</sub> max.		30	75	μА
l IIB	Current (Fig. 2)	V <sub>CC</sub> = -5.25	V, V <sub>ID</sub> = 0	-55°C to 0°C			100	μΛ 
110	Differential-Input Offset Current (Fig. 2)	V <sub>CC+</sub> = 5.25V,	V <sub>CC+</sub> = 5.25V, V <sub>CC</sub> = -5.25V, V <sub>ID</sub> = 0			0.5		μΑ
VIH	High-Level Input Voltage (Strobe Inputs) (Fig. 3)	Guaranteed inpo	ut logic HIGH		2.0			Volts
VIL	Low-Level Input Voltage (Strobe Inputs) (Fig. 3)	Guaranteed inpo	ut logic LOW				0.8	Volts
v <sub>OH</sub>	High-Level Output Voltage (Fig. 3)	V <sub>CC+</sub> = 4.75V,	V <sub>CC</sub> - = -4.75V	, I <sub>OH</sub> = -400μA	2.4	4.0		Volts
V <sub>OL</sub>	Low-Level Output Voltage (Fig. 3)	V <sub>CC+</sub> = 4.75V,	V <sub>CC</sub> -= -4.75V	, I <sub>OL</sub> = 16mA		0.25	0.4	Volts
Чн	High-Level Input Current	V <sub>CC+</sub> = 5.25V,	V <sub>CC</sub> _ = -5.25V	, V <sub>IH</sub> = 2.4V			40	μΑ
חוי	(Strobe Inputs) (Fig. 4)	V <sub>CC+</sub> = 5.25V,	V <sub>CC</sub> -= -5.25V	, V <sub>IH</sub> = 5.25V			1.0	mA
IIL	Low-Level Input Current (Strobe Inputs) (Fig. 4)	V <sub>CC+</sub> = 5.25V, V <sub>CC-</sub> = -5.25V, V <sub>IL</sub> = 0.4V			-1.0	-1.6	mA	
Ios	Short-Circuit Output Current (Fig. 5)	V <sub>CC+</sub> = 5.25V,	V <sub>CC</sub> -= -5.25V		-2.1		-3.5	mA
ICC+	Supply Current from V <sub>CC+</sub> (Fig. 6)	V <sub>CC+</sub> = 5.25V,	V <sub>CC</sub> -= -5.25V	, T <sub>A</sub> = 25°C		25	40	mA
Icc-	Supply Current from V <sub>CC</sub> — (Fig. 6)	V <sub>CC+</sub> = 5.25V,	V <sub>CC</sub> _ = -5.25V	, T <sub>A</sub> = 25°C		-15	-20	mA

Notes: 1. Electrical characteristics unless otherwise noted V<sub>CC+</sub> = 5V, V<sub>CC</sub> = -5V, T<sub>A</sub> = operating temperature range.

2. Typical values are at V<sub>CC+</sub> = 5.0V, V<sub>CC</sub> = -5.0V, 25°C ambient and maximum loading.

3. The differential-input threshold voltage (V<sub>T</sub>) is defined as the d-c differential-input voltage (V<sub>ID</sub>) required to force the output of the sense amplifier to the logic gate threshold voltage level.

4. Common-mode input firing voltage is the minimum common-mode voltage that will exceed the dynamic range of the input at the specified conditions and cause the logic output to switch. The specified common mode input signal is applied with a strobe-enable pulse present.


## Switching Characteristics (V $_{CC+}$ = 5.0V, V $_{CC-}$ = -5.0V, T $_{A}$ = $25^{\circ}$ C)

Parameters	Description	Test Conditions	Min.	Тур.	Max.	Units
tPLH	Propagation Delay Times	$C_1 = 15pF$ , $R_1 = 288\Omega$		25		ns
.tPHL	From Input A1-A2 to Output W (Fig. 7)	GE 1001, 11E 2001		25	40	ns
tPLH	Propagation Delay Times	$C_1 = 15pF, R_1 = 288\Omega$		25		ns
tPHL	From Input Strobe to Output W (Fig. 7)	0 = 15p1 , NC = 20012		15	30	[ ]

## Typical Recovery and Cycle Times ( $V_{CC+} = 5.0V$ , $V_{CC-} = -5.0V$ , $T_A = 25^{\circ}C$ , $C_{ext} \ge 100 pF$ )

Parameters	Description	Test Conditions	Min.	Тур.	Max.	Units
t <sub>or</sub> D	Differential-Input Overload Recovery Time (Note 1)	Differential-Input Pulse $V_{ID} = 2.0V$ , $t_r = t_f = 20ns$		20		ns
t <sub>or</sub> C	Common-Mode-Input Overload Recovery Time (Note 2)	Common-Mode Input Pulse $V_{1C} = \pm 2.0V$ , $t_r = t_f = 20$ ns		20		ns
t <sub>cyc(min.)</sub>	Minimum Cycle Time			200		ns

- Notes: 1. Differential-input overload recovery time is the time necessary for the device to recover from the specified differential-input-overload signal prior to the strobe-enable signal.
  - Common-mode-input overload recovery time is the time necessary for the device to recover from, the specified common-mode-input overload signal prior to the strobe-enable signal.




#### **TEST TABLE**

INPUTS	V .		V <sub>ID</sub>			OUTPUTS			
INFOIS	V <sub>ref</sub>	Am75238	Am55238	Am55/75239	v <sub>o</sub> .	Іон	loL		
A1-A2	1.5mV	≤11mV	≤10mV	≤8mV	≥2.4mV	–400μA			
A1-A2	15mV	≥19mV	≥20mV	≥22mV	≤0.4V		16mA		
A1-A2	40mV	≤36mV	≤35mV	≤33mV	≥2.4V	–400μΑ			
A1-A2	40mV	≥44mV	≥45mV	≥47mV	≤0.4V		16mA		

Note 1. Each pair of inputs is tested separately with its corresponding output.


Figure 1. V<sub>T</sub>



Notes: 1. Each preamplifier is tested separately. Inputs not under test are grounded.


2.  $I_{1B} = I_{1(1)}$  or  $I_{1(2)}$  (limit applies to each);  $I_{1O} = I_{1(1)} - I_{1(2)}$ ;  $I_{1(1)}$  and  $I_{1(2)}$  are the currents into the two inputs of the pair under test.

Figure 2. I<sub>IB</sub> and I<sub>IO</sub>



Note: 1. Arrows indicate actual direction of current flow. Current into terminal is a positive value.

Figure 3. VIH, VIL, VOH and VOL



**TEST TABLE** 

TEST	INPUT 1A1	INPUT 2A1	STROBE 1S	STROBE 2S
I <sub>IH</sub> AT STROBE 1S	GND	GND	VIH	V <sub>IL</sub>
I <sub>IH</sub> AT STROBE 2S	GND	GND	VIL	V <sub>IH</sub>
IIL AT STROBE 1S	VID	GND	VIL	V <sub>IL</sub>
I <sub>IL</sub> AT STROBE 2S	GND	V <sub>ID</sub>	VIL	V <sub>IL</sub>

Figure 4. IIH and IIL




Figure 5. IOS

Figure 6. ICC+ and ICC-

#### **FUNCTION TABLE**


JNPL	JTS	OUTPUT
Α	S	W
н	Н	L
L	X	н
×	L	н

#### **DEFINITION OF ABOVE LOGIC LEVELS**

INPUT	Н	L	Х
А	V <sub>ID</sub> ≥ V <sub>T max</sub> .	V <sub>ID</sub> ≤ V <sub>T min</sub> .	IRRELEVANT
S	VI ≥ VIH min.	V <sub>I</sub> ≤ V <sub>IL max</sub> .	IRRELEVANT

Note: A is a differential voltage ( $V_{ID}$ ) between A1 and A2. For these circuits,  $V_{ID}$  is considered positive regardless of which terminal is positive with respect to the other.


#### Metallization and Pad Layout




DIE SIZE 0.061" X 0.063"

#### SWITCHING PARAMETER MEASUREMENT INFORMATION

#### **TEST CIRCUIT**



#### **VOLTAGE WAVEFORMS**





- Notes: 1. The pulse generators have the following characteristics:  $Z_0 = 50\Omega$ ,  $t_r = 15 \pm 5$ ns,  $t_{w1} = 100$ ns,  $t_{w2} = 300$ ns, and PRR = 1MHz.
  - 2. The strobe input pulse is applied to Strobe 1S when inputs 1A1-1A2 are being tested and to Strobe 2S when inputs 2A1-2A2 are being tested.
  - 3. CL includes probe and jig capacitance.

Figure 7. Propagation Delay Times.


# 1

#### TYPICAL CHARACTERISTICS







Low-Level Input Current Versus Input Voltage




High-Level Output Voltage Versus




Low-Level Output Voltage Versus




Threshold Voltage Versus Reference Voltage




Threshold Voltage Versus Supply Voltage




Normalized Threshold Voltage Versus Pulse Repetition Rate




Common-Mode Firing Voltage Versus Ambient Temperature




Differential-Input Bias Current Versus Ambient Temperature



#### Differential-Input, Offset Current Versus Ambient Temperature





# Am55/7524 · Am55/7525

#### **Dual Sense Amplifiers**

#### Distinctive Characteristics

- High speed and fast recovery time
- High DC noise margin
- ±4 mV threshold on Am55/7524
- Good fan-out capability

- ±7 mV threshold on Am55/7525
- Narrow region of threshold voltage uncertainty
- 100% reliability assurance testing in compliance with MIL-STD-883
- Standard logic supply voltage

The circuit design provides high stability of the input threshold voltage over a wide range of power supply voltage and temperature variation.

These sense amplifiers feature a variable-threshold voltage level with simultaneous adjustment of both sense channels or both sense amplifiers by a single reference voltage. The operating threshold voltage level of the input amplifiers is established by and is approximately equal to the applied reference input voltage,  $V_{\text{ref}}.$  These sense amplifiers are recommended for use in systems requiring threshold voltage levels of  $\pm 15$  to  $\pm 40 \text{mV}.$ 

#### **FUNCITONAL DESCRIPTION**

The Am55/7524 and Am55/7525 monolithic sense amplifiers are intended for use in high-speed memory systems. These devices detect bipolar differential-input signals from the memory and provide the required interface with the digital logic.


Each device contains two differential input preamplifiers and an output driver that has a separate strobe input, Both sense amplifiers have non-inverted outputs.

# SCHEMATIC DIAGRAM V<sub>CC+</sub> O V<sub>ref</sub> INPUTS 1A2 O INPUTS 2A1 O STROBE 25 O V<sub>CC-</sub> O OUTPUT 2W STROBE 25 O OUTPUT 2W

#### ORDERING INFORMATION

	÷	Am55/ 7524	Am55/ 7525
Package	Temperature	Order	Order
Туре	Range	Number	Number
Molded DIP	0°C to +70°C	SN7524N	SN7525N
Hermetic DIP	0°C to +70°C	SN7524J	SN7525J
Dice	0°C to +70°C	AM7524X	AM7525X
Hermetic DIP	–55°C to +125°C	SN5524J	SN5525J
Hermetic Flat Pak	–55°C to +125°C	SN5524W	SN5525W
Dice '	–55°C to +125°C	AM5524X	AM5525X
			,

# LOGIC SYMBOL AND CONNECTION DIAGRAM Top View



#### Am55/7524 • Am55/7525

#### MAXIMUM RATINGS (Above which the useful life may be impaired)

Storage Temperature	-65°C to +150°C
Operating Temperature (Ambient) Range	–55°C to +125°C
Supply Voltages V <sub>CC+</sub>	+7.0V
$V_{CC-}$	7.0V
Differential Input Voltage, V <sub>ID</sub> or V <sub>ref</sub>	±5.0V
Voltage from any Input to Ground	+5.5V

#### **ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE**

The Following Conditions Apply Unless Otherwise Noted:

Am7524, Am7525  $T_A = 0^{\circ}C \text{ to } +70^{\circ}C$ V<sub>CC</sub>MIN. = 4.75 V  $V_{CC}MAX. = 5.25V$  $T_A = -55^{\circ} \text{C to} + 125^{\circ} \text{C}$   $V_{CC} \text{MIN.} = -4.75 \text{ V}$   $V_{CC} \text{MAX.} = -5.25 \text{ V}$ Am5524, Am5525

Parameters	Description	Test Conditions (Note 1)			Min.	Typ. (Note 2)	Max.	Units
		Am55/7525			8.0	15	22	
		V <sub>ref</sub> = 15mV		0°C to +70°C	11	15	19	· mV
		vret 15mv	Am55/7524	-55°C to 0°C	40	4.5		IIIV
V <sub>T</sub>	Differential-Input Threshold			+70°C to +125°C	10	15	20	•
١ ' ا	Voltage (Fig. 1, Note 3)		Am55/7525		33	40	47	
		V <sub>ref</sub> = 40mV		0°C to +70°C	36	40	44	mV
		vret - 40mv	Am55/7524	-55° C to 0° C	35	40	45	
				+70°C to +125°C	35	40	45	
V <sub>ICF</sub>	Common-Mode Input Firing Voltage (Note 4)	$V_{ref}$ = 40mV, $V_{I(S)}$ = $V_{IH}$ Common-Mode Input Pulse = $t_r \le 15$ ns, $t_f \le 15$ ns, $t_W$ = 50ns			±2.5		Volts	
IIВ	Differential-Input Bias			0°C to T <sub>A</sub> max.		30	75	μА
, 'ІВ	Current (Fig. 2)			-55°C to 0°C			100	μΑ
110	Differential-Input Offset Current (Fig. 2)	V <sub>CC+</sub> = 5.25V, V <sub>CC-</sub> = -5.25V, V <sub>ID</sub> = 0				0.5		μА
VIH	High-Level Input Voltage (Strobe Inputs) (Fig. 3)	Guaranteed input logic HIGH			2.0		• .	Volts
VIL	Low-Level Input Voltage (Strobe Inputs) (Fig. 3)	Guaranteed inp	ut logic LOW				0.8	Volts
<b>v</b> <sub>OH</sub>	High-Level Output Voltage (Fig. 3)	V <sub>CC+</sub> = 4.75V,	V <sub>CC</sub> = -4.75V	, I <sub>OH</sub> = -400μA	2.4	4.0		Volts
V <sub>OL</sub>	Low-Level Output Voltage (Fig. 3)	V <sub>CC+</sub> = 4.75V,	V <sub>CC</sub> -= -4.75V	, I <sub>OL</sub> = 16mA		0.25	0.4	Volts
1 <sub>IH</sub>	High-Level Input Current	V <sub>CC+</sub> = 5.25V,	V <sub>CC</sub> -= -5.25V	, V <sub>IH</sub> = 2.4V			40	μА
	(Strobe Inputs) (Fig. 4)	V <sub>CC+</sub> = 5.25V,	V <sub>CC</sub> = -5.25V	, V <sub>IH</sub> = 5.25V			1.0	mA
IIL	Low-Level Input Current (Strobe Inputs) (Fig. 4)	V <sub>CC+</sub> = 5.25V,	V <sub>CC</sub> _ = -5.25∨	, V <sub>IL</sub> = 0.4V		-1.0	-1.6	mA
Ios	Short-Circuit Output Current (Fig. 5)	V <sub>CC+</sub> = 5.25V,	V <sub>CC</sub> _ = -5.25V	,	-2.1		-3.5	mA
I <sub>CC+</sub>	Supply Current from V <sub>CC+</sub> (Fig. 6)	V <sub>CC+</sub> = 5.25V,	V <sub>CC</sub> -= -5.25V	, T <sub>A</sub> = 25°C		25	40	mA
I <sub>CC</sub>	Supply Current from V <sub>CC</sub> (Fig. 6)	V <sub>CC+</sub> = 5.25V,	V <sub>CC</sub> = -5.25V	', T <sub>A</sub> = 25°C		-15	-20	mA

Notes: 1. Electrical characteristics unless otherwise noted V<sub>CC+</sub> = 5V, V<sub>CC-</sub> = -5V, T<sub>A</sub> = operating temperature range.

2. Typical values are at V<sub>CC+</sub> = 5.0V, V<sub>CC-</sub> = -5.0V, 25°C ambient and maximum loading.

3. The differential-input threshold voltage (V<sub>T</sub>) is defined as the d-c differential-input voltage (V<sub>ID</sub>) required to force the output of the sense amplifier to the logic gate threshold voltage level.

4. Common-mode input firing voltage is the minimum common-mode voltage that will exceed the dynamic range of the input at the specified conditions and cause the logic output to switch. The specified common-mode input signal is applied with a strobe-enable pulse present.


#### Switching Characteristics ( $V_{CC+} = 5.0 \text{ V}$ , $V_{CC-} = -5.0 \text{ V}$ , $C_{ext} \ge 100 \text{ pF}$ , $T_A = 25^{\circ}\text{C}$ )

Parameters -	Description	Test Conditions	· Min.	Тур.	Max.	Units
tPLH	Propagation Delay Times	$C_1 = 15pF, R_1 = 288\Omega$		25	40	
tPHL.	From Input A1-A2 to Output W (Fig. 7)			20		ns
tPLH	Propagation Delay Times	$C_1 = 15pF, R_1 = 288\Omega$		15	30	ns
tPHL	From Input Strobe to Output W (Fig. 7)	OE = 1991 'UE = 20032		20		115

## Typical Recovery and Cycle Times (V<sub>CC+</sub> = 5.0V, V<sub>CC-</sub> = -5.0V, C<sub>ext</sub> $\geqslant$ 100 pF, T<sub>A</sub> = 25°C)

Parameters	Description	Description Test Conditions		Тур.	Max.	Units
t <sub>or</sub> D	Differential-Input Overload Recovery Time (Note 1)	Differential-Input Pulse $V_{ID} = 2.0V$ , $t_r = t_f = 20ns$		20		ns
t <sub>or</sub> C	Common-Mode-Input Overload Recovery Time (Note 2)	Common-Mode Input Pulse $V_{IC} = \pm 2.0V$ , $t_r = t_f = 20$ ns		20		ns
tcyc(min.)	Minimum Cycle Time			200		ns


- Notes: 1. Differential-input overload recovery time is the time necessary for the device to recover from the specified differential-input overload signal prior to the strobe-enable signal.
  - 2. Common-mode-input overload recovery time is the time necessary for the device to recover from, the specified common-mode-input overload signal prior to the strobe-enable signal.



INDUITE		.,	OUTPUT		
INPUTS	V <sub>ref</sub>	V <sub>ID</sub>	Vo	Іон	l <sub>OL</sub>
A1-A2	15mV	≤11mV	≤0.4 V		16mA
A1-A2	15mV	≥19mV	≥2.4 V	-400μA	
A1-A2	40 mV	≤36 mV	≤0.4 V		16mA
A1-A2	40mV	≥44 mV	≥2.4 V	-400μA	
A1-A2	15 mV	≤ 8mV	≤0.4 V		16mA
A1-A2	15mV	≥22 mV	≥2.4 V	-400μA	
A1-A2	40 mV	≤33 mV	≤0.4 V		16mA
A1-A2	40mV	≥47 mV	≥2.4 V	-400μA	

Note 1. Each pair of differential inputs is tested separately with its corresponding output.


Figure 1. V<sub>T</sub>



- Notes: 1. Each preamplifier is tested separately. Inputs not under test are grounded.


  2.  $I_{1B} = I_{1(1)}$  or  $I_{1(2)}$  (limit applies to each);  $I_{1O} = I_{1(1)} I_{1(2)}$ ;  $I_{1(1)}$  and  $I_{1(2)}$  are the currents into the two inputs of the pair under test.

Figure 2. IJB and IJO



Note 1. Arrows indicate actual direction of current flow. Current into terminal is a positive value.


Figure 3. VIH, VIL, VOH and VOL



**TEST TABLE** 

TEST	INPUT 1A1	INPUT 2A1	STROBE 1S	STROBE 2S
I <sub>IH</sub> AT STROBE 1S	GND	GND	VIH	V <sub>IL</sub>
I <sub>IH</sub> AT STROBE 2S	GND	GND	VIL	VIH
IIL AT STROBE 1S	. V <sub>ID</sub>	GND	VIL	VIL
I <sub>IL</sub> AT STROBE 2S	GND	V <sub>ID</sub>	٧ <sub>١</sub> L	VIL

Figure 4. IIH and IIL






Figure 5. IOS

Figure 6. ICC+ and ICC-


#### **FUNCTION TABLE**

TS	OUTPUT				
S	w				
Н	н				
н	L				
L	L				
	<b>S</b> Н				

#### **DEFINITION OF ABOVE LOGIC LEVELS**


INPUT	н	L	Х
Α	V <sub>ID</sub> ≥ V <sub>T max</sub> .	V <sub>ID</sub> ≤ V <sub>T min</sub> ,	IRRELEVANT
S	V <sub>I</sub> ≥ V <sub>IH min.</sub>	V <sub>I</sub> ≤ V <sub>IL max</sub> .	IRRELEVANT

Note: A is a differential voltage ( $V_{\mbox{\scriptsize ID}}$ ) between A1 and A2. For these circuits,  $V_{\mbox{\scriptsize ID}}$  is considered positive regardless of which terminal is positive with respect to the other.




#### SWITCHING PARAMETER MEASUREMENT INFORMATION

#### **TEST CIRCUIT**



#### **VOLTAGE WAVEFORMS**



- Notes: 1. The pulse generators have the following characteristics:  $Z_0 = 50\Omega$ ,  $t_r = 15 \pm 5$ ns,  $t_f = 15 \pm 5$ ns,  $t_{w1} = 100$ ns,  $t_{w2} = 300$ ns, and PRR = 1 MHz.
  - 2. The strobe input pulse is applied to Strobe 1S when inputs 1A1-1A2 are being tested and to Strobe 2S when inputs 2A1-2A2 are being tested.


    3.  $C_L$  includes probe and jig capacitance.

Figure 7. Propagation Delay Times.


# 1

#### TYPICAL CHARACTERISTICS


#### High-Level Input Current Versus Input Voltage




#### Low-Level Input Current Versus Input Voltage




#### High-Level Output Voltage Versus




#### Low-Level Output Voltage Versus




#### Threshold Voltage Versus Reference Voltage




#### Threshold Voltage Versus Supply Voltage




Normalized Threshold Voltage Versus Pulse Repetition Rate




#### Common-Mode Firing Voltage Versus Ambient Temperature




# Differential-Input Bias Current Versus Ambient Temperature



# Differential-Input Offset Current Versus Ambient Temperature





# Am55/75325

**Memory Drivers** 

#### **Distinctive Characteristics**

- 600mA output source/sink capability
- Output short circuit protection
- Two source outputs and two sink outputs
- Source strobe input and sink strobe input
- 24 volt output range
- 100% reliability assurance testing in compliance with MIL-STD-883

#### **FUNCTIONAL DESCRIPTION**

The Am55/75325 is a high-speed driver for use in magnetic memory systems. The device contains two 600mA NPN source transistor switch pairs and two 600mA NPN sink transistor switch pairs.


The W source output is enabled when the A input is LOW. The X source output is enabled when the B input is LOW. When the S1 source strobe input goes LOW, the selected source output will turn on. The Y sink output is enabled when the C input is LOW. The Z sink output is enabled when the D input is LOW. When the S2 sink strobe input is LOW, the selected sink output will turn on. Thus, an output can be enabled and turned on with minimum skew time.

When  $R_{int}$  and node R are connected together, the base drive for the source output transistors is set by a  $575\Omega$  internal resistor. This method provides the required base drive for source currents up to 375mA with  $V_{CC2}$  at 15V or 600mA with  $V_{CC2}$  at 24V.

When source currents greater than 375mA are used, an external resistor should be connected from  $V_{CC2}$  to node R and R<sub>int</sub> should be left unconnected. This allows the base drive of the source transistors to be regulated within  $\pm 5\%$ .

Each output sink transistor has an internal pull-up resistor in parallel with a clamp diode connected to  $V_{CC2}$ . This provides protection from voltage surges associated with switching inductive loads.


#### LOGIC DIAGRAM



#### ORDERING INFORMATION

Package Type	Temperature Range	Order Number
Molded DIP	0°C to +70°C	SN75325N
Hermetic DIP	$0^{\circ}$ C to $+70^{\circ}$ C	SN75325J
Dice	0°C to +70°C	AM75325X
Hermetic DIP	–55°C to +125°C	SN55325J
Hermetic Flat Pak	–55°C to +125°C	SN55325W
Dice	–55°C to +125°C	AM55325X

## CONNECTION DIAGRAM Top View



Note: Pin 1 is marked for orientation.

#### Am 55/75325

#### MAXIMUM RATINGS (Above which the useful life may be impaired)

Storage Temperature	−65°C to +150°C
Temperature (Ambient) Under Bias	–55°C to +125°C
Supply Voltage to Ground Potential VCC1	0 V to +7.0 V
Supply Voltage to Ground Potential V <sub>CC2</sub>	0 V to +25 V
DC Input Voltage	-0.5 V to +5.5 V
Continuous Total Dissipation at (or Below) 100°C Case Temperature (Note 1)	1 W

Note: 1. For operation above 100°C case temperature, see derating curves.

#### ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (Unless Otherwise Noted)

Αm	75	32	5

 $T_A = 0^{\circ}C$  to  $+70^{\circ}C$ 

Am55325 Parameters	$T_A = -55^{\circ} \text{C to } +1$		Test Figure	Test Conditions			Min.	Typ.	Max.	Units	
VIH	High-Level Input Voltage		1 & 2				2.0	11101017		Volts	
VII	Low-Level Input Voltage		3 & 4				2.0	+	0.8	Volts	
v <sub>1</sub>	Input Clamp Voltage		5	V <sub>CC1</sub> = 4.5V, V <sub>CC2</sub> = I <sub>1</sub> = -10mA, T <sub>A</sub> = 25°				-1.3	-1.7	Volts	
					Am55, -55°C	to +125°C		1	500		
I <sub>(off)</sub>	Source-Collector Terminal			V <sub>CC1</sub> = 4.5V	Am55, T <sub>A</sub> = 2	25° C		3.0	150	μА	
(011)	Off-State Current		1	V <sub>CC2</sub> = 24V	Am75, 0°C to	+70°C		1	200	1 "	
				-	Am75,TA = 2	5°C		3.0	200	1	
v <sub>oH</sub>	High-Level Sink Output Volta	age	2	V <sub>CC1</sub> = 4.5V, V <sub>CC2</sub> = 1 <sub>O</sub> = 0	24V		19	23		Volts	
					V <sub>CC1</sub> = 4.5V V <sub>CC2</sub> = 15V	Full Range (Note 3)				0.9	
V <sub>(sat)</sub>	Saturation Voltage (Note 2)	Source Outputs	3	3 $R_L = 24\Omega$ $I_{(source)} \approx -600 \text{mA}$ (Note 4)		Am55		0.43	0.7	Volts	
					T <sub>A</sub> = 25°C Am75	Am75		0.43	0,75	7	
· (sat)		Sink Outputs 4			V <sub>CC1</sub> = 4.5V V <sub>CC2</sub> = 15V	Full Range (Note 3)	-1			0.9	Volts
			4	$R_L = 24\Omega$ $I(\sin k) \approx 600 \text{mA}$	T <sub>Δ</sub> = 25°C	Am55		0.43	0.7	Voits	
				(Note 4)	1A - 25 C	Am75		0.43	0.75	1	
l <sub>1</sub>	Input Current at Maximum	Address Inputs	_	V <sub>CC1</sub> = 5.5V, V <sub>CC2</sub> =	24V				1.0	1	
1	Input Voltage	Strobe Inputs	5	V <sub>IN</sub> = 5.5V					2.0	mA	
¹ıн :	High Lavel Input Correct	Address Inputs	5	V <sub>CC1</sub> = 5.5V, V <sub>CC2</sub> =	24V			3.0	40	μΑ	
'IH	High Level Input Current	Strobe Inputs	]	V <sub>IN</sub> = 2.4V				6.0	80		
IIL.	Low-Level Input Current	Address Inputs	5		V <sub>CC1</sub> = 5.5V, V <sub>CC2</sub> = 24V			-1.0	-1.6	mA	
	Total Control	Strobe Inputs	J .	V <sub>1N</sub> = 0.4V			-2.0	-3.2			
CC(off)	Supply Current, All Sources	From V <sub>CC1</sub>	6	V <sub>CC1</sub> = 5.5V, V <sub>CC2</sub> = 24V T <sub>A</sub> = 25°C			14	22	mA		
	and Sinks Off	From V <sub>CC2</sub>					7.5	20			
I <sub>CC1</sub>	Supply Current from V <sub>CC1</sub> , Either Sink On		7	V <sub>CC1</sub> = 5.5V, V <sub>CC2</sub> = 24V I(sink) = 50mA, T <sub>A</sub> = 25°C				55	70	mA	
I <sub>CC2</sub>	Supply Current from V <sub>CC2</sub> , Either Source On		8	V <sub>CC1</sub> = 5.5V, V <sub>CC2</sub> = I <sub>(source)</sub> = -50mA, T		1)		32	50	mA	

Notes: 1. All typical values are at T<sub>A</sub> = 25° C.
2. Not more than one output is to be on at any one time.
3. Full range for Am55325 is -55° C to 125° C and for Am75325 is 0° C to 70° C.

4. These parameters must be measured using pulse techniques.  $t_W = 200\mu s$ , duty cycle  $\leq 2\%$ .

## Switching Characteristics ( $V_{CC1} = 5V$ , $T_A = 25^{\circ}C$ )

Parameters	ers To (Output) Test Figure Test Conditions		Min.	Тур.	Max.	Units	
tPLH	Source Collectors	9	V <sub>CC2</sub> = 15V, R <sub>L</sub> = 24Ω		25	50	
tPHL	Source Collectors		C <sub>L</sub> = 25pF		25	50	ns
tTLH	Source Outputs	10	V <sub>CC2</sub> = 20V, R <sub>L</sub> = 1kΩ		7.0		
tTHL	Source Outputs	C <sub>L</sub> = 25pF		55		ns	
tPLH	Sink Outputs 9	9	$V_{CC2} = 15V, R_L = 24\Omega$		20	45	
tPHL	Sink Outputs	9	$C_L = 25pF$		20	45	ns
tTLH	Sink Outputs	9	V <sub>CC2</sub> = 15V, R <sub>L</sub> = 24Ω		7.0	15	
tTHL	Sink Outputs	9	C <sub>L</sub> = 25pF		9.0	20	ns
t <sub>S</sub>	Sink Outputs	9	V <sub>CC2</sub> = 15V, R <sub>L</sub> = 24Ω C <sub>L</sub> = 25pF		15	30	ns

# SCHEMATIC DIAGRAM VCC1 BUS C SOURCE COLLECTORS ADDRESS A O OUTPUT W STROBE S1 O VCC1 BUS O O NODE R O OUTPUT X ADDRESS B VCC1 BUS O OUTPUT Y ADDRESS C O STROBE S2 0 VCC1 BUS O ADDRESS D O

#### **FUNCTION TABLE**

F	ADDI INPL		S	STROBE INPUTS		OUTPUTS			
Sou	ırce	Sink		Source	Sink	So	urce	Si	nk
Α	В	С	D	S1	S2	w x		Υ	Z
L	Н	×	Х	L	Н	ON	OFF	OFF	OFF
Н	L	×	X	L	н	OFF	ON	OFF	OFF
x	X	L	н	н	. L	OFF	OFF	ON	OFF
×	Х	н	L	н	L	OFF	OFF	OFF	ON
×	X	×	X	н	н	OFF	OFF	OFF	OFF
н	Н	Н	Н	X	×	OFF	OFF	OFF	OFF

H = HIGH

L = LOW

X = Don't Care

Note: Not more than one output is to be on at any one time.

#### **DEFINITION OF FUNCTIONAL TERMS**


- A The enable input for the W source output. When the A input is LOW, the W output is enabled.
- B The enable input for the X source output. When the B input is LOW, the X output is enabled.
- ${\bf C}$  The enable input for the Y sink output. When the C input is LOW, the Y output is enabled.
- $\boldsymbol{D}$  The enable input for the Z sink output. When the D input is LOW, the Z output is enabled.
- ${\bf S1}$  The strobe input for the source drivers. When the  ${\bf S1}$  input is LOW, the enabled source driver is on.
- S2 The strobe input for the sink drivers. When the S2 input is LOW, the enabled sink driver is on.
- W, X The two source driver outputs.
- Y, Z The two sink driver outputs.

Source Collectors The common node of the driver transistors of the source outputs.

 $R_{int}$  The node for a 575  $\!\Omega$  internal resistor. The other terminal of the resistor is connected internally to  $V_{CC\,2}.$ 

R The base drive node of the output source transistor drivers.

# .DC PARAMETER MEASUREMENT INFORMATION DC TEST CIRCUITS




 TEST TABLE

 A
 B
 S1

 GND
 GND
 2V


 2V
 2V
 GND

Figure 1. VIH and I(Off)



TEST TABLE							
С	D	S2	Υ	Z			
2V	4.5 V	GND	Voн	OPEN			
GND	4.5 V	2V	Voн	OPEN			
4.5 V	2V	GND	OPEN	Voн			
4.5 V	GND	2V	OPEN	Voн			


Figure 2. VIH and VOH



Note: These parameters must be measured using pulse techniques.  $t_W$  = 200 $\mu s,$  duty cycle  $\leqslant 2\%.$ 

	TEST TABLE								
	4	В	S1	W	Х				
0.8	3 V	4.5 V	0.8 V	GND	OPEN				
4.	5 V	0.8 V	0.8 V	OPEN	GND				

Figure 3. VIL and Source V(sat)




Note: These parameters must be measured using pulse techniques.  $t_W = 200 \mu s, \, duty \, cycle \leqslant 2\%.$ 

TEST TABLE							
С	D	S2	Υ	Z			
0.8 V	4.5 V	0.8 V	RL	OPEN			
4.5 V	0.8 V	0.8 V	OPEN	RL			

Figure 4. VIL and Sink V(sat)

#### DC PARAMETER MEASUREMENT INFORMATION (Cont.)

#### DC TEST CIRCUITS



1լ, կ <sub>Н</sub>						
Apply $V_I = 5.5 V$ , Measure $I_I$	,					
Apply V <sub>I</sub> = 2.4 V, Measure I <sub>IH</sub>	Ground	Apply 5.5 V				
Α	S1	B, C, S2, D				
S1 ·	A, B	C, S2, D				
В	S1	A, C, S2, D				
С	S2	A, S1, B, D				
S2	C, D	A, S1, B				
D	S2	A, \$1, B, C				

۷۱, ۱۱۲						
Apply V <sub>I</sub> = 0.4 V Measure I <sub>IL</sub>						
Apply I <sub>I</sub> = -10 mA Measure V <sub>I</sub>	Apply 5.5 V					
A	S1, B, C, S2, D					
S1	A, B, C, S2, D					
В	A, S1, C, S2, D					
С	A, S1, B, S2, D					
S2	A, S1, B, C, D					
D	A, S1, B, C, S2					

SOURCE COLLECTORS O OPEN

SOURCE COLLECTORS

O OPEN

SOURCE COLLECTORS

O OPEN

SOURCE COLLECTORS

O OPEN

SOURCE COLLECTORS

O OPEN

SOURCE COLLECTORS

O OPEN

SOURCE COLLECTORS


O OPEN

SOURCE COLLECTORS

O OPEN


Figure 5. V<sub>I</sub> , I<sub>I</sub> , I<sub>IH</sub> , and I<sub>IL</sub>

Figure 6. I<sub>CC1(off)</sub> and I<sub>CC2(off)</sub>



IEST TABLE						
С	D	S2	Υ	Z		
GND			I(sink)			
5V	GND	GND	OPEN	I(sink)		

Figure 7. I<sub>CC1</sub>, Either Sink On




TEST TABLE					
A B S1					
GND	5 V	GND			
5 V	GND	GND			


Figure 8. I<sub>CC2</sub>, Either Source On

#### AC PARAMETER MEASUREMENT INFORMATION SWITCHING CHARACTERISTICS

#### TEST CIRCUIT



#### **VOLTAGE WAVEFORMS**




#### TEST TABLE

Parameter	Output Under Test	Input	Connect to 5 V		
	Source collectors	A and S1	B, C, D and S2		
tpLH and tpHL	Source collectors	B and S1	A, C, D and S2		
tPLH, tPHL,	Sink output Y	C and S2	A, B, D and S1		
tTLH, tTHL, and t <sub>s</sub>	Sink output Z	D and S2	A, B, C and S1		

Notes: 1. The pulse generator has the following characteristics:  $Z_{OUt}$  = 50 $\Omega$ , duty cycle  $\leq$  1% 2.  $C_L$  includes probe and jig capacitance.

Figure 9. Switching Times



2. C<sub>L</sub> includes probe and jig capacitance.

Figure 10. Transition Times of Source Outputs

#### TYPICAL CHARACTERISTICS

#### Off-State Current Into Source Collectors Versus Ambient Temperature




Figure 11

High-Level Sink Output Voltage Versus Ambient Temperature




Figure 12

#### Source or Sink Saturation Voltage Versus Source Current or Sink Current




Figure 13

#### Source or Sink Saturation Voltage Versus Ambient Temperature




Figure 14

#### Supply Current, All Sources and Sinks Off Versus Ambient Temperature





Figure 15

# Case Temperature Dissipation Derating Curve



Note: Rated operating ambient temperature ranges must be observed regardless of heat-sinking.

Figure 16

# Ambient Temperature Dissipation Derating Curve




Figure 17

#### APPLICATIONS

#### **External Resistor Calculation**

The value of the external pull-up resistor (Rext) for a particular memory application may be determined as:

$$R_{ext} = \frac{16 \left[ V_{CC2(min.)} - V_S - 2.2 \right]}{I_L - 1.6 \left[ V_{CC2(min.)} - V_S - 2.9 \right]}$$

where  $R_{ext}$  is in  $k\Omega$ ,

 $V_{CC2(min.)}$  is the lowest expected value of  $V_{CC2}$  in volts, V<sub>S</sub> is the source output voltage in volts with respect to

The power dissipated in resistor Rext during the load current pulse duration is calculated as:

$$P_{\text{Rext}} \approx \frac{I_L}{16} \left[ V_{\text{CC2(min.)}} - V_{\text{S}} - 2 \right]$$


where PRext is in mW.

After solving for Rext, the magnitude of the source collector current (I<sub>CS</sub>) is determined from:

$$I_{CS}~\approx~0.94~I_{L}$$


where ICS is in mA.

The regulated source-output transistor base current through the external pull-up resistor (Rext) and the source gate and ICS comprise IL.



Notes: 1. For clarity, partial logic diagrams of two Am75325's are shown.
2. Source and sink shown are in different packages.

#### Metallization and Pad Layout



ALPHA NUMERIC INDEX FUNCTIONAL INDEX SELECTION GUIDES INDUSTRY CROSS REFERENCE DICE POLICY ORDERING INFORMATION MIL-M-38510/MIL-STD-883
comparators
DATA CONVERSION PRODUCTS 3
LINE DRIVERS/RECEIVERS
MAGNETIC MEMORY INTERFACE 5
MOS MEMORY AND MICROPROCESSOR INTERFACE
OPERATIONAL AMPLIFIERS
SPECIAL FUNCTIONS 8
VOLTAGE REGULATORS
PACKAGE OUTLINES GLOSSARY AMD FIELD SALES OFFICES, SALES REPRESENTATIVES, DISTRIBUTOR LOCATIONS

### MOS Memory and Microprocessor Interface — Section VI

Am0026/0026C	5MHz Two-Phase MOS Clock Driver 6-1
Am0056/0056C	5MHz Two-Phase MOS Clock Driver 6-7
Am3604	Dual Sense Amplifier for MOS Memories
Am75207	Dual Sense Amplifier for MOS Memories
Am75208	Dual Sense Amplifier for MOS Memories
Am8224	Clock Generator and Driver
Am8228	System Controller and Bus Driver
Am8238	System Controller and Bus Driver 6-30

# Am0026/Am0026C

5MHz Two-Phase MOS Clock Driver

#### **Distinctive Characteristics**

- 20 ns rise and fall times with 1000 pF load
- 20 V output voltage swing
- ±1.5 amps output current drive

- High speed 5 to 10 MHz depending on load
- 100% reliability assurance testing in compliance with MIL-STD-883


#### **FUNCTIONAL DESCRIPTION**

The Am0026 is a dual high speed MOS clock driver and interface circuit. The device is particularly suitable for driving two phase MOS circuits and can provide high speed operation even when driving into high capacitive loads. The device accepts standard TTL/DTL outputs and converts them to MOS logic levels. The output pulse width of the device is determined by the input pulse width.

The Am0026 can operate with a variety of MOS circuits, A popular application is a two-phase clock timer for driving

long silicon gate shift registers such as the Am1402/3/4 series. A single clock driver is able to drive 10k bits at 5MHz. The device can also be used with standard dynamic MOS RAMS such as the 1103 to provide address and precharge drive for memories up to 8k by 16-bits.

The device is available in an 8-lead TO-5, one watt copper lead frame 8-pin mini-DIP, a one and one-half watt TO-8 package, and a 14-pin ceramic package.



#### ORDERING INFORMATION

Package	Temperature	Order
Type	Range	Number
TO-99	0°C to 70°C	MH0026CH
Mini-DIP	0°C to 70°C	MH0026CN
TO-8	0°C to 70°C	MH0026CG
Ceramic DIP	0°C to 70°C	MMH0026CL
Dice	0°C to 70°C	AM0026XC
TO-99	-55°C to +125°C	MH0026H
TO-8	-55°C to +125°C	MH0026G
Ceramic DIP	-55°C to +125°C	MMH0026L
Dice	-55°C to +125°C	AM0026XM

#### Top Views Ceramic DIP Mini DIP ₁₄b v+ ис 🗆 NC 2 13 NC □ NC 12 OUTPUT B OUTPUT A OUTPUT A NC [ ı 🗀 NC INPUT A INPUT B NC [ ∍∐ NC TO-99 **TO-8**

CONNECTION DIAGRAMS

#### Am0026/0026C

#### MAXIMUM RATINGS (Above which the useful life may be impaired)

Storage Temperature		-65°C to +150°C
Temperature (Ambient) Under Bias		-55°C to +125°C
V <sup>+</sup> -V <sup>-</sup> Differential Voltage		22 V
Input Current	,	100 mA
Input Voltage (VIN-V <sup>-</sup> )		5.5 V
Peak Output Current		1.5 A
Power Dissipation		See curves

#### ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (Unless Otherwise Noted)

Am0026C	
Am0026	

 $T_A = 0^{\circ} C \text{ to } 85^{\circ} C \text{ (COM Range)}$ 

 $V^{+} - V^{-} = 10 V \text{ to } 20 V$ 

 $T_A = -55^{\circ}C$  to  $+125^{\circ}C$  (MIL Range) Unless Otherwise Specified

arameter	Description	Test Conditions (Note 1)	Min.	Typ. (Note 2)	Max.	Units	
V <sub>OH</sub>	Output HIGH Voltage	V <sup>+</sup> = +5.0 V, V <sup>-</sup> = -12.0 V V <sub>IN</sub> = -11.6 V	4.0	4.3		Volts	
	(Logical "O")	V <sub>IN</sub> - V <sup>-</sup> = 0.4 V	V <sup>+</sup> -1.0	V <sup>+</sup> -0.7			
v <sub>oL</sub>	Output LOW Voltage	V <sup>+</sup> = +5.0 V, V <sup>-</sup> = -12.0 V V <sub>IN</sub> = -9.5 V		-11.5	-11.0	Volts	
02	(Logical "I")	V <sub>IN</sub> – V <sup>-</sup> = 2.5 V		V <sup>-</sup> +0.5	V-+1.0		
V <sub>IH</sub>	Input HIGH Level	V <sub>OUT</sub> = V <sup>-</sup> +1.0 V	2.5	1.5		Volts	
VIL	Input LOW Level	V <sub>OUT</sub> = V <sup>+</sup> –1.0 V		0.6	0.4	Volts	
IIL	Input LOW Current	$V_{IN} - V^{-} = 0 V, V_{OUT} = V^{+} - 1.0 V$		-0.005	-10	μΑ	
I <sub>IH</sub>	Input HIGH Current	$V_{IN} - V^{-} = 2.5 \text{ V}, V_{OUT} = V^{-} + 1.0 \text{ V}$		10	15	mA	
ICC ON	"ON" Supply Current	$V^{+} - V^{-} = 20 \text{ V}, V_{1N} - V^{-} = 2.5 \text{ V}$		30	40	mA	
I <sub>CC OFF</sub>	"OFF" Supply Current	COM'L	$V^{+} - V^{-} = 20 \text{ V}, \text{ V}_{1N} - V^{-} = 0.0 \text{ V}$	COM'L	10	100	μА
	Of 1 Supply Current	v = v = 20 v, v <sub>IIV</sub> = v = 0.0 v	MIL	50	500	7 "	

Notes: 1. These specifications apply for V<sup>+</sup> – V<sup>-</sup> = 10 V to 20 V, C<sub>L</sub> = 1000 pF, over the temperature range –55°C to +125°C for the Am0026 and 0°C to +85°C for the Am0026C.


2. All typical values for T<sub>A</sub> = 25°C.


#### Switching Characteristics (Notes 1 and 2 Above)


Parameter	Description	Test Conditions	Min.	Тур.	Max.	Units
tPHL	Turn On Delay		5.0	7.5	12	ns
tPLH	Turn Off Delay		5.0	12	15	ns
		$V^+ - V^- = 17 V, C_L = 250 pF$		12		
t <sub>r</sub>	Rise Time (Note 3)	$V^{+} - V^{-} = 17 \text{ V, C}_{L} = 500 \text{ pF}$		15	18	ns
]		$V^{+} - V^{-} = 17 \text{ V, C}_{L} = 1000 \text{ pF}$		20	35	7
		$V^{+} - V^{-} = 17 \text{ V, C}_{L} = 250 \text{ pF}$		10		
tf	Fall Time (Note 3)	$V^{+} - V^{-} = 17 \text{ V, C}_{L} = 500 \text{ pF}$		12	16	ns
		$V^{+} - V^{-} = 17 V, C_{L} = 1000 pF$		17	25	


Note: 3. Rise and fall times are given for MOS logic levels; i.e., rise time is transition from logic "0" to logic "1" which is voltage fall. See switching time waveforms.


#### TYPICAL PERFORMANCE CHARACTERISTICS
















Supply Current

















# SWITCHING TIME WAVEFORMS VIN INPUT OUTPUT 10% 10% 10% VCE(SAT) VOH 10% 10% VOH VOL

# AC TEST CIRCUIT 1000ρF 1000ρF 1000ρF 1000ρF 1000ρF 1000ρF 1000ρF 1000ρF 1000ρF 1000ρF 1000ρF 1000ρF 1000ρF

#### APPLICATION INFORMATION

#### POWER DISSIPATION

The total average power dissipation of the Am0026 is the sum of the DC power and AC transient power. This total must be less than the given package power rating.

$$P_{DISS} = P_{AC} + P_{DC} \leqslant P_{MAX}$$

With the device dissipating only 2 mW when the output is at a HIGH voltage (MOS logic "0"), the dominant factor in average DC power is the duty cycle or fraction of the time the output is at a LOW voltage level (MOS logic "1"). For the shift register driving where the duty cycle is less than 25%, PDC is usually negligible. For RAM address line driver applications PDC dominates since duty cycle can exceed 50%.

DC Power per driver:

DC power is given by,

$$P_{DC} = (V^+ - V^-) \times I_{S(LOW)} \times Duty Cycle$$
  
where  $I_{S(LOW)}$  is  $I_{SUPPLY(ON)}$  at  $(V^+ - V^-)$ 

$$I_{SUPPLY(ON)}$$
 is 40 mA x  $\frac{(V^+ - V^-)}{20 \text{ V}}$  worst case or 30 mA x  $\frac{(V^+ - V^-)}{20 \text{ V}}$  typically

AC transient power per driver:

AC transient power is given by,

$$P_{AC} = (V^+ - V^-)^2 \times C_1 \times f \times 10^{-3} \text{ in mW}$$

where f = frequency of operation in MHz and  $C_L = load$  capacitance including all strays and wiring in pF.

#### PACKAGE SELECTION

Power ratings are based on a maximum junction rating of 175°C. The following guidelines are suggested for package selection. Graphs shown in the Performance Curves illustrate derating for various operating temperatures.

TO-5 ("H") Package: Rated at 600 mW in still air (derate at 4.0 mW/°C above 25°C) and rated at 900 mW with clip-on heat sink (derate at 6.0 mW/°C above 25°C). This popular hermetic package is recommended for small systems. Low cost (about 10¢) clip-on-heat sink increases driving power dissipation capability by 50%.

8-pin ("N") Molded Mini-DIP: Rated at 600 mW still air (derate at 4.0 mW/°C above 25°C) and rated at 1.0 watt soldered to PC board (derate at 6.6 mW/°C). Constructed with a special copper lead frame, this package is recommended for medium size commercial systems particularly where automatic

insertion is used. (Please note for prototype work, that this package is only rated at 600 mW when mounted in a socket and not one watt until it is soldered down.)

$$C_L \text{ (max.)} = \frac{10^3}{n} \frac{(P_{\text{max.}} \text{ Req } -10^3 \text{n } (V^+ - V^-)^2 \text{ Duty Cycle})}{\text{Req } (V^+ - V^-)^2 \text{ x f}}$$

where n is the number of drivers used in the package.

 $P_{\text{max.}}$  is the package power rating in milliwatts for given package, heat sink, and maximum ambient temperature.

Req is the equivalent resistance  $(V^+ - V^-)/I_{S(LOW)} = 500\Omega$  (worst case over temperature or  $600\Omega$  (typically).

Duty cycle is the fraction of the time that the output signal is in the LOW state.

f is the input signal frequency in MHz.

 $C_{L\,(\text{max.})}$  is the maximum load capacitance per driver in picofarads which can be driven without exceeding device power limits.

When used as a non-overlapping two phase driver with each side operating at the same frequency and duty cycle, and with  $(V^+-V^-)$  -17V, the above equation simplifies to

$$C_{L} = \frac{10^{3}}{f} \left[ \frac{P_{\text{max.}}}{578} - \text{Duty Cycle} \right]$$

Table I gives maximum drive capability for various system conditions using the above equation.

#### **PULSE WIDTH CONTROL**

The Am0026 is intended for applications in which the input pulse width sets the output pulse width; i.e., the output pulse width is logically controlled by the input pulse. The output pulse width is given by:

$$(PW)_{OUT} = (PW)_{IN} + t_f = PW_{IN} + 25 \text{ ns}$$

Two external input coupling capacitors are required to perform the level translation between TTL/DTL and MOS logic levels. Selection of the capacitor size is determined by the desired output pulse width. Minimum delay and optimum performance is attained when the voltage at the input of the Am0026 discharges to just above the devices threshold (about 1.5 V). If the input is allowed to discharge below the threshold,  $t_{\Gamma}$  and  $t_{\Gamma}$  will be degraded. The graph in the Performance Curves shows optimum values for  $C_{IN}$  versus desired output pulse width. The value for  $C_{IN}$  may be roughly predicted by:

$$C_{IN} = (2 \times 10^{-3}) (PW)_{OUT}$$

For an output pulse width of 500 ns, the optimum value for  $\mathbf{C}_{1N}$  is:

$$C_{IN} = (2 \times 10^{-3}) (500 \times 10^{-9}) = 1000 pF$$

#### RISE AND FALL TIME CONSIDERATIONS (Note 3)

The Am0026's peak output current is limited to 1.5 A. The peak current limitation restricts the maximum load capacitance which the device is capable of driving and is given by:

$$I = C_L \frac{dv}{dt} \le 1.5 A$$

The rise time, tr, for various loads may be predicted by:

$$t_r = (\triangle V) (250 \times 10^{-12} + C_L)$$

Where:  $\Delta V$  = the change in voltage across  $C_L$ 

$$\cong V^+ - V^-$$

C<sub>L</sub> = The load capacitance

for 
$$V^+ - V^- = 20 V$$
,  $C_1 = 1000 pF$ ,  $t_r$  is:

$$t_r \cong \text{(20 V) } \text{ (250} \times 10^{-12} + 1000 \times 10^{-12}\text{)}$$

For small values of  $C_L$ , the equation above predicts optimistic values for  $t_r$ . The graph in the performance curves shows typical rise times for various load capacitances.

The output fall time (see Graph) may be predicted by:

$$t_f \cong 2.2 R \left( C_S + \frac{C_L}{h_{FE} + 1} \right)$$

#### **CLOCK OVERSHOOT**

The output waveform of the Am0026 can overshoot. The overshoot is due to finite inductance of the clock lines. It occurs on the negative going edge when  $\Omega_7$  saturates, and on the positive edge when  $\Omega_3$  turns OFF as the output goes through  $V^+-V_{be}$ . The problem can be eliminated by placing a small series resistor in the output of the Am0026. The

critical valve for  $R_S=2\sqrt{L/C_L}$  where L is the self-inductance of the clock line. In practice, determination of a value for L is rather difficult. However,  $R_S$  is readily determined emperically, and values typically range between 10 and 51 $\Omega$ .  $R_S$  does reduce rise and fall times as given by:

$$t_r = t_r \cong 2.2R_S C_L$$

#### **CLOCK LINE CROSS TALK**

At the system level, voltage spikes from  $\phi_1$  may be transmitted to  $\phi_2$  (and vice-versa) during the transition of  $\phi_1$  to MOS logic "1". The spike is due to mutual capacitance between clock lines and is, in general, aggravated by long clock lines when numerous registers are being driven. Transistors  $Q_3$  and  $Q_4$ on the  $\phi_2$  side of the Am0026 are essentially "OFF" when  $\phi_2$  is in the MOS logic "0" state since only micro-amperes are drawn from the device. When the spike is coupled to  $\phi_2$ , the output has to drop at least 2  $V_{BE}$  before  $Q_3$  and  $Q_4$  come on and pull the output back to  $V^{+}.\ A$  simple method for eliminating or minimizing this effect is to add bleed resistors between the Am0026 outputs and ground causing a current of a few milliamps to flow in Q4. When a spike is coupled to the clock line  $Q_4$  is already "ON" with a finite  $h_{fe}$ . The spike is quickly clamped by  $Q_4$ . Values for R depend on layout and the number of registers being driven and vary typically between 2 k and  $10 k \Omega$ .

#### POWER SUPPLY DECOUPLING

Adequate power supply decoupling is necessary for satisfactory operation. Decoupling of  $V^+$  to  $V^-$  supply lines with at least 0.1  $\mu F$  noninductive capacitors as close as possible to each Am0026 is strongly recommended. This decoupling is necessary because otherwise 1.5 ampere currents flow during logic transition in order to rapidly charge clock lines.


#### TABLE I - WORST CASE MAXIMUM DRIVE CAPABILITY FOR Am0026\*

Packa	Package Type		S with t Sink		O-8 e Air	Mini Soldere	DIP d Down		Mini-DIP e Air	14-Pin DIP Soldered Down
Max. Operating Frequency	Max. Ambient Duty Temp. Cycle	60°C	85°C	60°C	85°C	60°C	85°C	60°C	85°C	70°C
100 kHz	5%	30k	24 k	19 k	15 k	13k	10 k	7.5 k	5.1 k	11k
500kHz	10%	6.5 k	5.1 k	4.1 k	3.2 k	2.5 k	1.9 k	1.4k	1.1 k	2k
1 MHz	20% .	2.9 k	2.2k	1.8 k	1.4k	1.1 k	840	600	420	860
2MHz	25%	1.4k	1.1 k	850	650	540	400	280	190	390
5MHz	25%	620	470	380	290	220	160	110	75	165
10MHz	25%	280	220	170	130	110	79	55	37	90


<sup>\*</sup>Note: Values in pF and assume both sides in use as non-overlapping 2 phase driver; each side operating at same frequency and duty cycle with (V+-V-) = 17 V.


### TYPICAL APPLICATIONS

#### AC Coupled MOS Clock Driver



### DC Coupled RAM Memory Address or Precharge Driver (Positive Supply Only)





# Am0056 · Am0056 C

5MHz Two-Phase MOS Clock Driver

#### **Distinctive Characteristics**

- 20ns rise and fall times with 1000pF load
- 20V output voltage swing
- ±1.5 amps output current drive

- High speed 5 to 10MHz depending on load
- 100% reliability assurance testing in compliance with MIL-STD-883
- Improved V<sub>OH</sub> compared with Am0026

#### **FUNCTIONAL DESCRIPTION**

The Am0056 is a dual high speed MOS clock driver and interface circuit. The device is particularly suitable for driving two phase MOS circuits and can provide high speed operation even when driving into high capacitive loads. The device accepts standard TTL/DTL outputs and converts them to MOS logic levels. The output pulse width of the device is determined by the input pulse width.


The Am0056 can operate with a variety of MOS circuits. A popular application is a two-phase clock timer for driving long silicon gate shift registers such as the Am1402/3/4 series. A single clock driver is able to drive 10k bits at 5MHz. The device can also be used with standard dynamic MOS

RAMS such as the 1103 to provide address and precharge drive for memories up to 8k by 16-bits.

The device is available in a TO-99, one watt copper lead frame 8-pin mini-DIP, a one and one-half watt TO-8 package, and a ceramic DIP.

The  $V_{BB}$  terminal is intended to be connected through a series resistor to a supply higher than  $V^+$ . This connection will enable the output to pull-up to  $V^+$ –0.1V. Under no conditions should the  $V_{BB}$  terminal be connected directly to a positive supply as the device will be damaged when the driver switches LOW.

#### SCHEMATIC DIAGRAM (One Driver Shown)



#### ORDERING INFORMATION

Package	Temperature	Order
Type	Range	Number
TO-99	0°C to 70°C	DS0056CH
Mini-DIP	0°C to 70°C	DS0056CN
TO-8	0°C to 70°C	DS0056CG
Ceramic DIP	0°C to 70°C	DS0056CJ
Dice	0°C to 70°C	AM0056XC
TO-99	-55°C to +125°C	DS0056H
TO-8	-55°C to +125°C	DS0056G
Ceramic DIP	-55°C to +125°C	DS0056J
Dice	-55°C to +125°C	AM0056XN

#### CONNECTION DIAGRAMS Top Views Ceramic DIP Mini DIP NC F ¹⊟ v<sub>BB</sub>B VBBA [ П ОИТРИТ А OUTPUT A F OUTPUT B □ NC NC F ] INPUT B □ NC NC F **TO-8** TO-99

#### Am0056/Am0056C

#### MAXIMUM RATINGS (Above which the useful life may be impaired)

Storage Temperature	-65°C to +150°C
Temperature (Ambient) Under Bias	55°C to +125°C
V <sup>+</sup> – V <sup>-</sup> Differential Voltage	. 22V
Input Current	100mA
Input Voltage (VIN-V-)	5.5 V
Peak Output Current	1.5 A
Power Dissipation	See curves
V <sub>BB</sub> Voltage	V <sup>+</sup> +5.0 V
Current Into V <sub>BB</sub>	50 mA
Operating Temperature—Am0056 Am0056C	−55°C to +125°C 0°C to 70°C

#### ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (Unless Otherwise Noted)

Parameters	Description	Test Conditions (Note 1)	Min.	Typ. (Note 2)	Max.	Units
Voн	Output HIGH Voltage	V <sub>IN</sub> V <sup></sup> = 0.4 V V <sub>BB</sub> Open Circuit (R <sub>BB</sub> = ∞)	V <sup>+</sup> 2.5	V <sup>+</sup> -1.4		Volts
ТОН	(Logical "0" Output Voltage)	$V_{1N} - V^{-} = 0.4V$ $R_{BB} = 1 k\Omega; V_{BB} V_{B} \ge V^{+} +1.0V$	V <sup>+</sup> -0.3	V <sup>+</sup> -0.1		Voits
v <sub>OL</sub>	Output LOW Voltage (Logical "1" Output Voltage)	V <sub>IN</sub> - V <sup>-</sup> = 2.4V		V- +0.7	V−+1.0	Volts
V <sub>IH</sub>	Input HIGH Level	V <sub>OUT</sub> = V <sup></sup> +1.0 V	2.0	1.5		Volts
VIL	Input LQW Level	V <sub>OUT</sub> = V <sup>+</sup> –1.0 V		0.6	0.4	Volts
I <sub>IL</sub>	Input LOW Current	V <sub>IN</sub> - V <sup>-</sup> = 0V, V <sub>OUT</sub> = V <sup>+</sup> -1.0V		-0.005	-10	μА
Чн	Input HIGH Current	V <sub>IN</sub> - V <sup>-</sup> = 2.4V, V <sub>OUT</sub> = V <sup>-</sup> +1.0V		10	15	mΑ
ICC ON	"ON" Supply Current	V <sup>+</sup> - V <sup>-</sup> = 20V, V <sub>IN</sub> - V <sup>-</sup> = 2.4V		15	30	mA
		сомт		10	100	μΑ
ICC OFF	"OFF" Supply Current	V+ - V- = 20V, V <sub>IN</sub> - V- = 0.0V MIL	**	50	500	- μΑ
I <sub>BB</sub>	"ON" Supply Current	$V^{+} - V^{-} = 20 V$ , $V_{IN} - V^{-} = 2.4 V$ $V_{BB} = V^{+} + 3.0 V$ , $R_{BB} = 1 k\Omega$		22		mA

Notes: 1. These specifications apply for V<sup>+</sup> – V<sup>-</sup> = 10 V to 20 V, C<sub>L</sub> = 1000 pF, over the temperature range –55°C to +125°C for the Am0056 and 0°C to +70°C for the Am0056C.

#### SWITCHING CHARACTERISTICS (Notes 1 and 2 Above)


Parameters	Description	Test Conditions		Min.	Тур.	Max.	Units
tPHL	Turn ON Delay			5.0	8.0	12	ns
tPLH	Turn OFF Delay			5.0	12	15	ns
	Dies Tiese (News 2)	V <sup>+</sup> - V <sup>-</sup> = 17 V,	C <sub>L</sub> = 500pF		15	18.	
·r	t <sub>r</sub> Rise Time (Note 3)	V = V = 17V,	C <sub>L</sub> = 1000pF		20	35	ns
tf	Fall Time (Note 3)	V <sup>+</sup> – V <sup>-</sup> = 17 V,	C <sub>L</sub> = 500pF		12	16	
*1	i an Time (Note 3)	V - V = 17V,	C <sub>L</sub> = 1000pF	1	17	25	ns


Note: 3. Rise and fall times are given for MOS logic levels; i.e., rise time is transition from logic "0" to logic "1" which is voltage fall. See switching time waveforms.


 $<sup>+70^{\</sup>circ}$  C for the Am0056C. 2. All typical values for  $T_{A} = 25^{\circ}$  C.


# -


#### **TYPICAL PERFORMANCE CURVES**













#### SWITCHING TIME WAVEFORMS



# AC TEST CIRCUIT



#### Am0056/Am0056C

#### APPLICATION INFORMATION

#### POWER DISSIPATION

The total average power dissipation of the Am0056 is the sum of the DC power and AC transient power. This total must be less than the given package power rating.

$$P_{DISS} = P_{AC} + P_{DC} \leqslant P_{MAX}$$

With the device dissipating only 10 mW when the output is at a HIGH voltage (MOS logic "0"), the dominant factor in average DC power is the duty cycle or fraction of the time the output is at a LOW voltage level (MOS logic "1"). For the shift register driving where the duty cycle is less than 25%, PDC is usually negligible. For RAM address line driver applications PDC dominates since duty cycle can exceed 50%.

#### DC Power per Driver

DC power is given by,

$$P_{DC} = (V^+ - V^-) \times I_{S(LOW)} \times Duty Cycle$$
where I<sub>S</sub>(LOW) is I<sub>SUPPLY</sub>(ON) at (V<sup>+</sup> - V<sup>-</sup>)

I<sub>SUPPLY</sub>(ON) is 30mA x 
$$\frac{(V^+ - V^-)}{20 V}$$
 worst case or 15mA x  $\frac{(V^+ - V^-)}{20 V}$  typically

#### AC Transient Power per Driver

AC transient power is given by,

$$P_{AC} = (V^+ - V^-)^2 \times C_L \times f \times 10^{-3} \text{ in mW}$$

where f = frequency of operation in MHz and  $C_L$  = load capacitance including all strays and wiring in pF.

#### PACKAGE SELECTION

Power ratings are based on a maximum junction rating of 175°C. The following guidelines are suggested for package selection. Graphs shown in the Performance Curves illustrate derating for various operating temperatures.

TO-99 ("H") Package: Rated at 600 mW in still air (derate at 4.0 mW/°C above 25°C) and rated at 900 mW with clip-on heat sink (derate at 6.0 mW/°C above 25°C). This popular hermetic package is recommended for small systems. Low cost (about 10¢) clip-on-heat sink increases driving power dissipation capability by 50%.

8-pin ("N") Molded Mini-DIP: Rated at 600 mW still air (derate at 4.0 mW/°C above 25°C) and rated at 1.0 watt soldered to PC board (derate at 6.6 mW/°C). Constructed with a special copper lead frame, this package is recommended for medium size commercial systems particularly where automatic insertion is used. (Please note for prototype work, that this package is only rated at 600 mW when mounted in a socket and not one watt until it is soldered down.)

TO-8 ("G") Package: Rated at 1.5 watts still air (derate at 10mW/°C above 25°C) and 2.3 watts with clip on heat sink (Wakefield type 215-1.9 or equivalent — derate at 15mW/°C). Selected for its power handling capability and moderate cost, this hermetic package will drive very large systems at the lowest cost per bit.

#### MAXIMUM LOAD CONSIDERATIONS

The maximum capacitive load that the Am0056 can drive is determined by:

The AC power consumed = 
$$nVs^2$$
 C<sub>L</sub>f x  $10^{-3}$  mV  
The DC power consumed =  $\frac{nVs^2}{Req}$  p x  $10^3$  mV

The package power rating for a given package, heatsink, and maximum ambient temperature = Pmax

mW

Combining these expressions:

$$Pmax = \frac{nVs^2 \rho \times 10^3}{Req} + nVs^2 C_L f \times 10^{-3}$$

from which the maximum capacitive load:

$$C_{L(max)} = \frac{10^3}{n} \cdot \frac{(Pmax Req - nVs^2 \rho \times 10^3)}{Vs^2 f Req}$$

Where n = number of drivers employed in the package

Vs = total supply voltage (V<sup>+</sup>-V<sup>-</sup>) across

ho = duty cycle = time in output LOW state/ time in output LOW + time in output HIGH

Req = 
$$(V^+-V^-)/I_{CC}$$
 ON = 1000  $\Omega$  worst case or 1300  $\Omega$  TYP

C<sub>L</sub> = load capacitance per driver in pF

f = input signal frequency in MHz

When used as a non-overlapping, two-phase driver with each side operating at the same frequency and duty cycle and with  $V_s = 17 \text{ V}$ , the above equation reduces to:

$$C_{L(max)} = \frac{10^3}{f} \left( \frac{Pmax}{578} - \rho \right)$$

Table 1 gives maximum drive capability using above equation.

#### **PULSE WIDTH CONTROL**

The Am0056 is intended for applications in which the input pulse width sets the output pulse width; i.e., the output pulse width is logically controlled by the input pulse. The output pulse width is given by:

$$(PW)_{OUT} = (PW)_{IN} + t_f = PW_{IN} + 17 \text{ ns}$$

Two external input coupling capacitors are required to perform the level translation between TTL/DTL and MOS logic levels. Selection of the capacitor size is determined by the desired output pulse width. Minimum delay and optimum performance is attained when the voltage at the input of the Am0056 discharges to just above the devices threshold (about 1.5 V). If the input is allowed to discharge below the threshold,  $t_{\rm r}$  and  $t_{\rm f}$  will be degraded. The graph in the Performance Curves shows optimum values for  $C_{\rm IN}$  versus desired output pulse width. The value for  $C_{\rm IN}$  may be roughly predicted by:

$$C_{IN} (3 \times 10^{-3}) (PW)_{OUT}$$

For an output pulse width of 500 ns, the optimum value for  $C_{1N}$  is:

$$C_{1N} = (3 \times 10^{-3}) (500 \times 10^{-9}) = 1500 pF$$

#### RISE AND FALL TIME CONSIDERATIONS (Note 3)

The Am0056's peak output current is limited to 1.5 A. The peak current limitation restricts the maximum load capacitance which the device is capable of driving and is given by:

$$I = C_L \frac{dv}{dt} \le 1.5 A$$

9

The rise time, tr, for various loads may be predicted by:

$$t_r = (\triangle V) (250 \times 10^{-12} + C_1)$$

Where:  $\triangle V$  = the change in voltage across  $C_1$ 

$$\cong$$
 V<sup>+</sup>-V<sup>-</sup>
 $C_L$  = The load capacitance

for V<sup>+</sup>-V<sup>-</sup> = 20 V,  $C_L$  = 1000 pF,  $t_r$  is:

 $t_r \cong (20 \text{ V}) (250 \times 10^{-12} + 1000 \times 10^{-12})$ 
= 25 ns

For small values of  $C_L$ , the equation above predicts optimistic values for  $t_{\rm r}.$ 

The output fall time may be predicted by:

$$t_f \approx 2.2 R \left( C_S + \frac{C_L}{h_{FE} + 1} \right)$$

#### **CLOCK OVERSHOOT**

The output waveform of the Am0056 can overshoot. The overshoot is due to finite inductance of the clock lines. It occurs on the negative going edge when  $\Omega_7$  saturates, and on the positive edge when  $\Omega_3$  turns OFF as the output goes through  $V^+-V_{be}.$  The problem can be eliminated by placing a small series resistor in the output of the Am0056. The critical value for  $R_S = 2\sqrt{L/C_L}$  where L is the self-inductance of the clock line. In practice, determination of a value for L is

rather difficult. However,  $R_S$  is readily determined emperically, and values typically range between 10 and 51 $\Omega$ .  $R_S$  does reduce rise and fall times as given by:

$$t_r = t_f \cong 2.2R_S C_L$$

#### **CLOCK LINE CROSS TALK**

At the system level, voltage spikes from  $\phi_1$  may be transmitted to  $\phi_2$  (and vice-versa) during the transition of  $\phi_1$  to MOS logic "1". The spike is due to mutual capacitance between clock lines and is, in general, aggravated by long clock lines when numerous registers are being driven. Transistors  $Q_3$  and  $Q_4$ on the  $\phi_2$  side of the Am0056 are essentially "OFF" when  $\phi_2$  is in the MOS logic "0" state since only micro-amperes are drawn from the device. When the spike is coupled to  $\phi_2$ , the output will drop until Q<sub>4</sub> becomes active. A simple method for eliminating or minimizing this effect is to add bleed resistors between the Am0056 outputs and ground causing a current of a few milliamps to flow in Q<sub>4</sub>. When a spike is coupled to the clock line Q4 is already "ON" with a finite hfe. The spike is quickly clamped by Q4. Values for R depend on layout and the number of registers being driven and vary typically between 2k and  $10k\Omega$ .

#### POWER SUPPLY DECOUPLING


Adequate power supply decoupling is necessary for satisfactory operation. Decoupling of V<sup>+</sup> and V<sup>-</sup> supply lines with at least 0.1  $\mu$ F noninductive capacitors as close as possible to each Am0056 is strongly recommended. This decoupling is necessary because of the 1.5 ampere currents which flow during logic transition when charging clock lines.

TABLE I - WORST CASE MAXIMUM DRIVE CAPABILITY FOR Am0056\*

Package Type				with Sink		D-8 e Air	Mini- Soldere			Mini∙DIP e Air	14-Pin DIP Soldered Down
Max.		P <sub>Max</sub> mW	1775	1400	1150	900	769	604	460	360	665
Operating Frequency	Duty Cycle	Ambient Temp.	60°C	85°C	60°C	85°C	60°C	85°C	60°, C	85°C	70°C
100kHz		5%	30k	24 k	19 k	15k	13 k	10k	7.5 k	5.1 k	11k
500kHz		10%	6.0 k	4.6k	3.8 k	2.9 k	2.5 k	1.9 k	1.4k	1.0 k	2k
1MHz	2	20%	2,9 k	2.2 k	1.8 k	1.4k	1.1 k	840	600	420	860
2MHz	1	25%	1.4k	1,1 k	870	650	540	400	270	190	390
5MHz	1 2	25%	560	440	350	260	220	160	110	75	165
10MHz	2	25%	280	220	170	130	110	80	55	37	90

<sup>\*</sup>Note: Values in pF and assume both sides in use as non-overlapping 2 phase driver; each side operating at same frequency and duty cycle with  $(V^+ - V^-) = 17V$ .

# TYPICAL APPLICATIONS AC Coupled MOS Clock Driver Or Precharge Driver (Positive Supply Only) TO ADDRESS LINES ON Amil 103 MEMORY DEVICES TIL 1000pF Amil 103 MEMORY DEVICES



# Am3604

#### **Dual Sense Amplifier for MOS Memories**

#### Distinctive Characteristics


- Three-state outputs
- Input sensitivity 10mV max.
- Common mode range of ±3V
- Common mode range of more than ±15V using external attenuator
- High common rejection ratio
- Blocking diodes provide high input impedance
- 100% reliability assurance testing in compliance with MIL-STD-883


#### **FUNCTIONAL DESCRIPTION**

The Am3604 is a pin-for-pin replacement for the Am3603. The improved input sensitivity makes it more suitable for MOS memory sense amplifiers and can result in faster memory cycles. Improved sensitivity also makes the Am3604 more useful in line receiver applications by allowing use of longer transmission line lengths. The Am3604 features a three-state output.

All devices contain blocking diodes in the input differential transistor pair collectors to provide high input impedance in the power-off condition.


The device features a common three-state control, D. When the D input is HIGH, both outputs are in the high-impedance state regardless of all other inputs. Each sense amplifier also has a separate gate input, G. When the gate input is LOW and the D input is also LOW, the sense amplifier output is HIGH regardless of the A and B inputs.





#### Package Type Temperature Range Order Number Molded DIP Hermetic DIP Dice 0°C to +70°C 0°C to +70°C DS3604N DS3604J DS3604C

ORDERING INFORMATION



#### MAXIMUM RATINGS (Above which the useful life may be impaired).

-65°C to +150°C
−55°C to +125°C
+7V
_7V
-0.5V to +V <sub>CC+</sub> max.
-0.5V to +5.5V
±6V
±5V

#### **ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE**

The Following Conditions Apply Unless Otherwise Noted:

 $T_A = 0^{\circ} C \text{ to } +70^{\circ} C$ 

 $V_{CC+} = 5.0V \pm 5\%$ 

 $V_{CC-} = -5.0V \pm 5\%$ 

Parameters	Description	Test Condi (Notes 1 ar		Min.	<b>Typ.</b> (Note 2)	Max.	Units
<b>v</b> oH	Output HIGH Voltage	V <sub>CC+</sub> = MIN., V <sub>CC</sub> I <sub>OH</sub> = -2mA, V <sub>IC</sub> V <sub>ID</sub> = 10mV		2.4			Volts
v <sub>OL</sub>	Output LOW Voltage	V <sub>CC+</sub> = MIN., V <sub>CC</sub> I <sub>OL</sub> = 16mA, V <sub>IC</sub> = V <sub>ID</sub> = 10mV				0.4	Volts
V <sub>IH</sub>	Disable or Gate Input HIGH Voltage	Guaranteed input lo HIGH voltage	ogical	2			Volts
VIL	Disable or Gate Input LOW Voltage	Guaranteed input Io LOW voltage	ogical			0.8	Volts
v <sub>IDH</sub>	Differential Input Voltage for Output HIGH			0.010		5.0	Volts
V <sub>IDL</sub>	Differential Input Voltage for Output LOW			-5.0		-0.010	Volts
I <sub>IH</sub>	Input HIGH Current into 1A,2A,1B or 2B	V <sub>CC+</sub> = MAX., V <sub>CC-</sub> = MAX. V <sub>ID</sub> = 0.5V, V <sub>IC</sub> = -3V to 3V			30	75	μА
Ίμ	Input LOW Current into 1A,2A,1B or 2B	V <sub>CC+</sub> = MAX., V <sub>CC-</sub> = MAX. V <sub>ID</sub> = -2V, V <sub>IC</sub> = -3V to 3V				-10	μА
I <sub>IH</sub>	Input HIGH Current into G or D	V <sub>CC+</sub> = MAX., V <sub>CC-</sub> = MAX. V <sub>IH</sub> = 2.4V				40	μА
T <sub>I</sub>	Input HIGH Current into G or D	V <sub>CC+</sub> = MAX., V <sub>C</sub> V <sub>IH</sub> = V <sub>CC+</sub> MAX.				1.0	mA
I <sub>IL</sub>	Input LOW Current into G or D	V <sub>CC+</sub> = MAX., V <sub>C</sub> V <sub>IL</sub> = 0.4V	C- = MAX.			-1.6	mA
Io	Output (off-state)	V <sub>CC+</sub> = MIN.	V <sub>O</sub> = 2.4V			40	
	Leakage	V <sub>CC</sub> - = MIN.	V <sub>O</sub> = 0.4V			-40	μΑ
I <sub>SC</sub>	Output Short Circuit Current (Note 3)	V <sub>CC+</sub> = MAX., V <sub>CC</sub> = MAX.		-18		-70	mA
<b>І</b> ссн+	Positive Power Supply Current	V <sub>CC+</sub> = MAX., V <sub>CC</sub> - = MAX. V <sub>ID</sub> = 10mV, T <sub>A</sub> = 25°C			28	40	mA
Іссн–	Negative Power Supply Current	V <sub>CC+</sub> = MAX., V <sub>CC-</sub> = MAX. V <sub>ID</sub> = 10mV, T <sub>A</sub> = 25°C			-8.4	-15	mA
V <sub>I</sub>	Input Clamp Voltage, G or D	V <sub>CC+</sub> = MIN., V <sub>CC</sub> I <sub>IN</sub> = -12mA, T <sub>A</sub>			-1	<b>1.5</b>	Volts

Notes: 1. For conditions shown as MIN. or MAX., use the appropriate value specified under Electrical Characteristics for the applicable device type.

2. Typical limits are at V<sub>CC+</sub> = 5.0V, V<sub>CC-</sub> = -5.0V, T<sub>A</sub> = 25° C ambient and maximum loading.

3. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.


4. V<sub>CC</sub> = common mode voltage with respect to GND terminal.

V<sub>ID</sub> = differential voltage (V<sub>A</sub> - V<sub>B</sub>).

#### SWITCHING CHARACTERISTICS ( $T_A = \pm 25^{\circ}C$ , $V_{CC+} = 5.0V$ , $V_{CC-} = 5.0V$ )

Parameters	Description	Test Conditions	Min.	Тур.	Max.	Units	
tpLH (Note 2)	A and B to Output				35	ns	
tpHL (Note 2)	A and B to Output	$R_{\perp} = 470\Omega$			20	ns	
tPLH	G to Output	C <sub>L</sub> = 15pF			17	ns	
t <sub>PHL</sub>	G to Output				17	ns	
tHZ	D to Output	$R_L = 470\Omega$ , $G_L = 5pF$			20	ns	
tLZ	D to Output	$R_L = 470\Omega$ , $C_L = 5pF$			30	ns	
tzH	D to Output	$R_L = 1k\Omega$ to $0V$ , $C_L = 15pF$			25	ns	
tZL	D to Output	R <sub>L</sub> = 470Ω, C <sub>L</sub> = 15pF			25	ns	

Notes: 1. Differential input is +100mV to -100mV pulse, Delays read from 0mV on input to 1.5V on output, 2. Differential input is +10mV to -30mV pulse, Delays read from 0mV on input to 1.5V on outputs,



#### **FUNCTION TABLE**

Differential	in	puts	Output
Input Voltage	Gate	Disable	Y
$V_{ID} = V_A - V_B$	G	D	
V <sub>ID</sub> ≥ +10mV	Х	L	Н
-10mV < V <sub>ID</sub> < +10mV	Н	L	?
V <sub>ID</sub> ≤ -10mV	Н	L	L
X	L	L	н
X	Х	Н	Z

Z = High-Impedance State

H = HIGH

L = LOW

X = Don't Care

= Don't Know

#### **DEFINITION OF SWITCHING TERMS**

(All switching times are measured at the 1.5V logic level unless otherwise noted).

tpLH The propagation delay time from an input change to an output LOW-to-HIGH transition.

t<sub>PHL</sub> The propagation delay time from an input change to an output HIGH-to-LOW transition.


- $t_{r}$  Rise time. The time required for a signal to change from 10% to 90% of its measured values.
- t<sub>f</sub> Fall time. The time required for a signal to change from 90% to 10% of its measured values.
- $t_{\mbox{\scriptsize HZ}}$  The delay time from a control input change to the three-state output HIGH-level to high-impedance transition.
- t<sub>LZ</sub> The delay time from a control input change to the three-state output LOW-level to high-impedance transition.
- tzH The delay time from a control input change to the three-state output high impedance to HIGH-level transition.
- tzL The delay time from a control input change to the three-state output high impedance to LOW-level transition.

#### **DEFINITION OF FUNCTIONAL TERMS**


- 1A, 2A The non-inverting input of the line receivers.
- 1B, 2B The inverting input of the line receivers.
- 1Y, 2Y The output of each line receiver.
- 1G, 2G The gate input of each line receiver. A LOW on the gate input forces the output HIGH.
- $\mbox{V}_{\mbox{\scriptsize IC}}$  Input Common Mode voltage with respec to ground terminal.
- $V_{ID}$  Differential Input voltage  $(V_A V_B)$ .
- D The disable input that is common to both line receivers. A HIGH on the D input forces both line receivers to the high-impedance state.

#### **VOLTAGE WAVEFORMS**

#### PROPAGATION DELAY




#### **ENABLE AND DISABLE TIMES**




#### PERFORMANCE CURVES


High-Level Input Current Into 1A or 2A Versus Ambient Temperature




High-Logic-Level Supply Current Versus




Propagation Delay Time Differential Inputs Versus Ambient Temperature



# Recommended Combinations of Input Voltage for Line Receivers




#### **APPLICATION**



#### MOS MEMORY SENSE AMPLIFIER

#### Metallization and Pad Layout



DIE SIZE 0.049" X 0.056"

# Am75207 • Am75208

#### **Dual Sense Amplifiers for MOS Memories**

#### Distinctive Characteristics


- ±10mV guaranteed input sensitivity
- Common mode range of ±3.0V
- Common mode range of more than ±15V using external attenuator
- TTL compatible output

- High common mode rejection ratio
- Blocking diodes provide high input impedance
- Strobe and gate inputs for flexibility
- 100% reliability assurance testing in compliance with MIL-STD-883
- Standard supply voltages of ±5.0V

#### **FUNCTIONAL DESCRIPTION**

The Am75207 and Am75208 are pin-for-pin replacements for the Am75107A and Am75108A, respectively. The improved input sensitivity makes them more suitable for MOS memory sense amplifiers and can result in faster memory cycles. Improved sensitivity also makes them more useful in line receiver applications by allowing use of longer transmission line lengths. The Am75207 features a TTL-compatible active-pull-up output. The Am75208 features an open-collector output that permits wired-AND logic connections with similar output configurations.






Notes: 1. Components shown with dashed lines are applicable to the Am75207 only.

- 2.  $R_1 = 1.0 k\Omega$  for Am75207, 750 $\Omega$  for Am75208.
- 3. D<sub>1</sub> and D<sub>2</sub> are the input protection diodes.

#### LOGIC SYMBOL




V<sub>CC+</sub> = Pin 13 V<sub>CC+</sub> = Pin 14 GND = Pin 7

#### ORDERING INFORMATION

		Am75207	Am75208
Package	Temperature	Order	Order
Type	Range	Number	Number
Molded DIP	0°C to +70°C	SN75207N	SN75208N
Hermetic DIP	0°C to +70°C	SN75207J	SN75208J
Dice	0°C to +70°C	AM75207X	AM75208X

# CONNECTION DIAGRAM Top View



Note: Pin 1 is marked for orientation. NC = No connection.

#### Am75207 • Am75208

#### MAXIMUM RATINGS (Above which the useful life may be impaired)

Storage Temperature	-65°C to +150°C
Temperature (Ambient) Under Bias	−55°C to +125°C
Positive Supply Voltage V <sub>CC+</sub> to Ground Potential Continuous	+7.0V
Negative Supply Voltage V <sub>CC</sub> — to Ground Potential Continuous	-7.0V
DC Voltage Applied to Outputs for HIGH Output State	-0.5V to +V <sub>CC+</sub> max.
DC Input Voltage — Strobe	-0.5V to +5.5V
Differential Input Voltage	±6.0V
Common Mode Input Voltage (with Respect to GND Terminal)	±5.0V
Any Differential Input to Ground	-5.0V to +3.0V

#### **ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE**

The following conditions apply unless otherwise noted:  $T_A = 0^{\circ} C \text{ to } +70^{\circ} C$ ,  $V_{CC+} = 5.0 V \pm 5\%$ ,  $V_{CC-} = -5.0 V \pm 5\%$ 

Parameters	Description	Test Conditions (Notes 1, 4, & 5)		Min.	<b>Typ.</b> (Note 2)	Max.	Units
v <sub>OH</sub>	Output HIGH Voltage	V <sub>CC+</sub> = MIN., V <sub>CC</sub> = MIN., I <sub>OH</sub> = -400µA, V <sub>IC</sub> = -3.0V to +3.0V		2.4			V
v <sub>OL</sub>	Output LOW Voltage	V <sub>CC+</sub> = MIN., V <sub>CC</sub> = MIN., I <sub>OL</sub> = 16mA, V <sub>IC</sub> = -3.0V to +3.0V			,	0.4	V
V <sub>IDH</sub>	Differential Input Voltage for Output HIGH	See Test Table		0.010		5.0	V
V <sub>IDL</sub>	Differential Input Voltage for Output LOW	See Test Table		-0.5		-0.010	V
ЧН	Input HIGH Current into 1A or 2A	V <sub>CC+</sub> = MAX., V <sub>CC</sub> = MAX., V <sub>ID</sub> = 0.5V, V <sub>IC</sub> = -3.0V to +3.0V			30	75	μΑ
1 <sub>1</sub> L	Input LOW Current into 1A or 2A	V <sub>CC+</sub> = MAX., V <sub>CC</sub> = MAX., V <sub>ID</sub> = -2.0V, V <sub>IC</sub> = -3.0V to +3.0V				10	. μΑ
ЧН	Input HIGH Current	V <sub>CC+</sub> = MAX., V <sub>CC</sub> _ = MAX., V <sub>IH</sub> = 2.4V	S			80 40	μΑ
, I <sub>I</sub>	Input HIGH Current	V <sub>CC+</sub> = MAX., V <sub>CC-</sub> = MAX., V <sub>IH</sub> = V <sub>CC+</sub> MAX.				2.0	mA.
I <sub>IL</sub>	Input LOW Current	V <sub>CC+</sub> = MAX., V <sub>CC-</sub> = MAX., S V <sub>IL</sub> = 0.4V G				-3.2 -1.6	mA
ГОН	HIGH Level Output (Am75208 Only)	V <sub>CC+</sub> = MIN., V <sub>CC-</sub> = MIN., V <sub>OH</sub> = V <sub>CC+</sub> MAX.				250	μΑ
Isc	Output Short Circuit Current (Note 3) (Am75207 Only)	V <sub>CC+</sub> = MAX., V <sub>CC</sub> = MAX.		-18			mA
ICCH+	Positive Power Supply Current	V <sub>CC+</sub> = MAX., V <sub>CC-</sub> = MAX., V <sub>ID</sub> = 10mV, T <sub>A</sub> = 25°C			18	30	mA
ICCH-	Negative Power Supply Current	V <sub>CC+</sub> = MAX., V <sub>CC-</sub> = MAX., V <sub>ID</sub> = 10mV, T <sub>A</sub> = 25° C			-8.4	-15	mA

Notes: 1. For conditions shown as MIN. or MAX., use the appropriate value specified under Electrical Characteristics for the applicable device type.

2. Typical limits are at V<sub>CC+</sub> = 5.0V, V<sub>CC-</sub> = 5.0V, T<sub>A</sub> = 25°C ambient and maximum loading.

3. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.


<sup>4.</sup>  $V_{IC}$  = common mode voltage with respect to GND terminal.  $V_{ID}$  = differential voltage ( $V_A - V_B$ ).

#### SWITCHING CHARACTERISTICS (T<sub>A</sub> = +25°C, V<sub>CC</sub>+ = +5V, V<sub>CC</sub>- = -5V)


Parameters	Description	Test Conditions	Min.	Тур.	Max.	Units
tPLH	A and B to Output				35	ns
tPHL .	A and B to Output	$R_L = 470 \Omega$			20	ns
t <sub>PLH</sub>	G or S to Output	C <sub>L</sub> = 15 pF			17	ns
tPHL	G or S to Output				17	ns

#### AC PARAMETER MEASUREMENT INFORMATION

#### TEST CIRCUIT



#### **VOLTAGE WAVEFORMS**



- Notes: 1. The pulse generators have the following characteristics:  $Z_{\text{Out}} = 50\Omega$ ,  $t_r = t_f = 10 \pm 5.0$ ns,  $t_{p,1} = 500$ ns, PRR = 1.0MHz,  $t_{r,0} = 1.0$ ns, PRR = 500kHz.
  - PRR = 1.0MHz, tp2 = 1.0ns, PRR = 500kHz.

    2. Strobe input pulse is applied to Strobe 1G when inputs 1A-1B are being tested, to Strobe S when inputs 1A-1B or 2A-2B are being tested, and to strobe 2G when inputs 2A-2B are being tested.
  - 3. CL includes probe and jig capacitance.

#### **FUNCTION TABLE**

Differential	In	puts	Output Y	
Input Voltage V <sub>ID</sub> = V <sub>A</sub> - V <sub>B</sub>	Gate G	Strobe S		
V <sub>ID</sub> ≥ +10mV	×	х	Н	
-10mV $<$ V <sub>ID</sub> $<$ 10mV	Н	Н	?	
V <sub>1D</sub> < −25mV	Н	н	L	
X	L	х	н	
X	×	L	н	

H = HIGH

= LOW

= Don't Care

= Don't Know

#### **DEFINITION OF FUNCTIONAL TERMS**

1A, 2A The non-inverting input of the line receivers.

1B, 2B The inverting input of the line receivers.

1Y, 2Y The output of each line receiver.

1G, 2G The gate input of each line receiver. A LOW on the gate input forces the output HIGH.

S The strobe input that is common to both line receivers. A LOW on the strobe forces both (1Y and 2Y) outputs HIGH.

VIC Input Common Mode voltage with respect to

ground terminal.

Differential Input voltage  $(V_A - V_B)$ . VID

#### **DEFINITION OF SWITCHING TERMS**

(All switching times are measured at the 1.5V logic level unless otherwise noted.)

tpLH The propagation delay time from an input change to an output LOW-to-HIGH transition.

 $t_{\mbox{\footnotesize{PHL}}}$  The propagation delay time from an input change to an output HIGH-to-LOW transition.

Rise time. The time required for a signal to change tr from 10% to 90% of its measured values.

Fall time. The time required for a signal to change tf from 90% to 10% of its measured values.

#### DC TEST TABLE

Parameter	1A	2A	1B 2B	(Common VIC	VID (Differen- tial)	1Y 2Y	1G	2G	s	Note
V <sub>IDH</sub>		_	_	-3V to 3V	Test	400μA (Note 2)	4	-5V	+5V	1
VIDL		-	-	-3V to 3V	Test	16mA	4	+5V	+5V	1
I <sub>IH</sub> @ A		_	_	−3V to 3V	+0.5V	Open	C	)pen	Open	1
IIL@A	<del> </del> -		-	-3V to 3V	-2V	Open	C	pen	Open	1
V <sub>OL</sub> @Y		-		-3V to 3V	-10mV	16mA	. '	ViH	VIH	1
V <sub>OH</sub> @Y	-			-3V to 3V	+10mV	-400μΑ		V1H•	VIH	1 & 2
V <sub>OH</sub> @Y	-		-	−3V to 3V	-10mV	-400μA	,	VIL	VIH	1 & 2
V <sub>OH</sub> @Y		-		-3V to 3V	10mV	−400µA	'	VIН	VIL	1 & 2
IOH@Y		_	_	-3V to 3V	+10mV	V <sub>CC+</sub> MAX.	,	VIH	VIH	1 & 3
IOH@Y		-		-3V to 3V	-10mV	V <sub>CC+</sub> MAX.		VIL,	VIH	1 & 3
IOH@Y	-	-	_	-3V to 3V	-10mV	V <sub>CC+</sub> MAX.	,	VIH	VIL	1 & 3
1 <sub>1H</sub> @ 1G	+10mV	GND	GND			Open	VIH	GND	GND	-
I <sub>IH</sub> @ 2G	GND	+10mV	GND	_	_	Open	GND	VIH	GND	-
I <sub>IH</sub> @S	+10mV	+10mV	GND	-		Open	GND	GND	VIH	_
I <sub>IL</sub> @ 1G	-10mV	GND	GND		- '	Open	VIL	GND	4.5V	
I <sub>IL</sub> @ 2G	GND	-10mV	GŅD			Open	GND	VIL	4.5V	_
IIL@S	-10mV	10mV	GND	_		Open	4.5V	4.5V	VIL	
los@Y	+10	)mV	GND	_	_	GND	G	ND	GND	-
Icc+	+10	)mV	GND	_	_	Open	-	-5V	+5V	
Icc-	+10	)mV	GND	_	<del>-</del>	Open	-	+5V	+5V	-

Notes: 1. When testing one channel, the inputs of the other channels are grounded.


2. Am25207 only.

3. Am75208 only.


# G

#### PERFORMANCE CURVES

**High-Logic-Level Supply Current** 



**High-Level Input Current** 




Am75208

**Propagation Delay Time** 

Low-to-High Level

**Differential Inputs** 



Am75208


Propagation Delay Time


High-to-Low Level


**Differential Inputs** 


Am207

Propagation Delay Time










Am75207 Propagation Delay Time




Am75208

Propagation Delay Time

Strobe Inputs

#### APPLICATION



#### MOS Memory Sense Amplifier


#### Metallization and Pad Layouts

# VCC+ 14 13 VCC 18 2 12 2A 17 4 11 28 16 5 7 8 26 GND

Am75207

DIE SIZE: 0.049" X 0.056"

#### Am75208



DIE SIZE: 0.049" X 0.056"

# Am8224 Clock Generator and Driver


#### **Distinctive Characteristics**

- Single chip clock generator/driver for 8080A compatible CPU
- Power-up reset for CPU
- Ready synchronizing flip-flop
- Status strobe signal
- Oscillator output for external system timing
- Available for operation over both commercial and military temperature ranges
- Crystal controlled for stable system operation
- Reduces system package count
- Advanced Schottky processing
- 100% reliability assurance testing in compliance with MIL-STD-883

#### **FUNCTIONAL DESCRIPTION**

The Am8224 is a single chip Clock Generator/Driver for the Am9080A and 8080A CPU. It contains a crystal-controlled oscillator, a "divide by nine" counter, two high-level drivers and several auxiliary logic functions, including a power-up reset, status strobe and synchronization of ready. Also provided are TTL compatible oscillator and \$\phi\_2\$ outputs for external system timing. The Am8224 provides the designer with a significant reduction of packages used to generate clocks and timing for the Am9080A or 8080A for both commercial and military temperature range applications.

#### **LOGIC DIAGRAM**




#### ORDERING INFORMATION

Package	Temperature	Order
Type	Range	Number
Hermetic DIP	-55°C to +125°C	AM8224DM
Hermetic DIP	0°C to +70°C	AM8224DC
Molded DIP	0°C to +70°C	AM8224PC
Dice	0°C to +70°C	AM8224XC

#### PIN DEFINITION

XTAL 1	CONNECTIONS FOR CRYSTAL	
XTAL 2	CONNECTIONS FOR CHISTAL	
TANK	USED WITH OVERTONE XTAL	
OSC	OSCILLATOR OUTPUT	
φ <sub>2</sub> (TTL)	φ <sub>2</sub> CLK (TTL LEVEL)	
Vcc	+5.0 V	
V <sub>DD</sub>	+12V	
GND	ov	
RESIN	RESET INPUT	
RESET	RESET OUTPUT	
RDYIN	READY INPUT	
READY	READY OUTPUT	
SYNC	SYNC INPUT	
	STATUS STB (ACTIVE LOW)	
STSTB	STATUS STB (ACTIVE LOW)	
<u>STSTB</u> <i>Φ</i> 1	Am9080A/8080A CLOCKS	

# CONNECTION DIAGRAM Top View



Note: Pin 1 is marked for orientation.

#### Am8224

MAXIMUM RATINGS (Above which the useful life may be impaired)

Storage Temperature	_65°C to +150°C
Temperature (Ambient) Under Bias	−55°C to +125°C
Supply Voltage to Ground Potential	
V <sub>CC</sub>	7.5V
V <sub>DD</sub>	15V
Maximum Output Current $\phi_1$ and $\phi_2$ (Note 1)	100mA

#### **ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE**

The Following Conditions Apply Unless Otherwise Noted:

Am8224XC (COM'L)  $T_A = 0^{\circ}C$  to  $+70^{\circ}C$ Am8224XM (MIL)


 $V_{CC} = 5.0 \text{ V } \pm 5\%$   $V_{DD} = 12 \text{ V } \pm 5\%$  $T_A = -55^{\circ} \text{C to} + 125^{\circ} \text{C}$   $V_{CC} = 5.0 \text{ V} \pm 10\%$   $V_{DD} = 12 \text{ V} \pm 10\%$ 

11102247111	(MILE) 1A -50 0 to 1720 0	VCC = 3.0 V = 10% VDD = 12 V = 10%			Тур.		
arameters	Description	Test Conditions		Min.	(Note 2)	Max.	Units
IF	Input Current Loading	V <sub>F</sub> = 0.45 V				-0.25	mA
I <sub>R</sub>	Input Leakage Current	V <sub>R</sub> = 5.25 V				10	μА
V-	Input Forward Clamp Voltage	I <sub>C</sub> = -5.0mA	COM, r			-1.0	Volts
v <sub>C</sub>	input Forward Clamp Voltage	IC5.0MA	MIL			-1.2	Voits
VIL	Input LOW Voltage	V <sub>CC</sub> = 5.0 V				8.0	Volts
		Reset input	COM,r	2.6	2.2		
$v_{IH}$	Input HIGH Voltage	neset input	MIL	2.8	2.2		Volts
		All other inputs		2.0			
$v_{IH}-v_{IL}$	RESIN Input Hysteresis	V <sub>CC</sub> = 5.0 V		0.25	0.5		Volts
V <sub>OL</sub> Output LOW Voltage —		$(\phi_1, \phi_2)$ , Ready, Reset, STSTB $I_{OL} = 2.5 \text{mA}$				0.45	
		All other inputs IOL = 15mA				0.45	Volts
	`	4. 4.1 100.0	COM'L	9.4	11		
		$\phi_1, \phi_2; I_{OH} = -100 \mu A$	MIL	V <sub>DD</sub> -1.6V	V <sub>DD</sub> –1.0V		
$v_{OH}$	Output HIGH Voltage	READY, RESET; I <sub>OH</sub> = -100µA	COM'L	3.6	4.0		Volts
		MEAD1, MESE1, 10H = -100μA	MIL	3.35	4.0		
		All other outputs; IOH = -1.0mA		2.4	3.0		}
Isc	Output Short Circuit Current	Output Short Circuit Current $V_O = 0 V$ (All Low Voltage Outputs Only) $V_{CC} = 5.0 V$		-10		-60	mA
-30	(All Low Voltage Outputs Only)					-30	
Icc	Power Supply Current	V <sub>CC</sub> = MAX. (Note 3)			70	115	mA
IDD	Power Supply Current	V <sub>DD</sub> = MAX.			5.0	12	mA

Notes: 1. Caution:  $\phi_1$  and  $\phi_2$  outputs do not have short circuit protection.

2. Typical limits are at  $V_{CC} = 5.0 \text{ V}$ ,  $V_{DD} = 12 \text{ V}$ ,  $25^{\circ} \text{ C}$  ambient and maximum loading.

3. For conditions shown as MIN. or MAX., use the appropriate value specified under Electrical Characteristics for the applicable device type.



#### AC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE


				Am8224XI	νI		Am8224XC	,	
Parameters	Description	<b>Test Conditions</b>	Min.	Тур.	Max.	Min.	Тур.	Max.	Units
t <sub>φ1</sub>	φ <sub>1</sub> Pulse Width		2tCY 9 - 23ns			2t <sub>CY</sub> 20ns			
t <sub>φ2</sub>	φ <sub>2</sub> Pulse Width		5tCY 9 - 35ns	-		5t <sub>CY</sub> 9 - 35ns			
tD1	φ <sub>1</sub> to φ <sub>2</sub> Delay		0			0			
t <sub>D2</sub>	φ <sub>2</sub> to φ <sub>1</sub> Delay	C <sub>L</sub> = 20pF to 50pF	2t <sub>CY</sub> - 17ns			2t <sub>CY</sub> 14ns			ns
t <sub>D3</sub>	φ <sub>1</sub> to φ <sub>2</sub> Delay		2tCY 9		$\frac{2t_{CY}}{9} + 22ns$	2tCY 9		2tCY 9 + 20ns	
t <sub>r</sub>	$\phi_1$ and $\phi_2$ Rise Time				20			20	
tf	$\phi_1$ and $\phi_2$ Fall Time				20			20	
t <sub>Dφ2</sub>	φ <sub>2</sub> to φ <sub>2</sub> (TTL) Delay	$\phi_2$ (TTL), $C_L = 30 \text{ pF}$ $R_1 = 300 \Omega$ $R_2 = 600 \Omega$	-5.0		15	-5.0		15	ns
tDSS	φ <sub>2</sub> to STSTB Delay		6tCY - 33ns		6tCY 9	6tCY 9 - 30ns		6t <sub>CY</sub>	
tpW	STSTB Pulse Width	STSTB, CL = 15pF	t <u>CY</u> - 18ns			† <u>CY</u> - 15ns	<del></del>		ns
tDRS	RDYIN Set-up Time to Status Strobe	$R_1 = 2.0 k\Omega$ $R_2 = 4.0 k\Omega$	50ns - 4t <sub>CY</sub>			50ns - 4tCY			113
tDRH	RDYIN Hold Time After STSTB		4tCY 9			4tCY 9			
<sup>t</sup> DR	RDYIN or RESIN to $\phi_2$ Delay	Ready and Reset $C_L = 10 pF$ $R_1 = 2.0 k\Omega$ $R_2 = 4.0 k\Omega$	4tCY 9 - 25ns			4tCY 9 25ns			ns
tCLK	CLK Period		-	tCY 9			tCY 9		
f <sub>max</sub>	Maximum Oscillating Frequency		27			28.12			MHz
C <sub>in</sub>	Input Capacitance	V <sub>CC</sub> = 5.0 V V <sub>DD</sub> = 12 V V <sub>BIAS</sub> = 2.5 V f = 1.0 MHz			8.0			8.0	pF

#### AC CHARACTERISTICS (For $t_{CY} = 488.28 ns$ )

 $T_A = 0^{\circ} C \text{ to } +70^{\circ} C$   $V_{CC} = +5.0 \text{ V} \pm 5\%$   $V_{DD} = +12 \text{ V} \pm 5\%$ 

Parameters	Description	Test Conditions	Min.	Тур.	Max.	Units
t <sub>φ1</sub>	φ <sub>1</sub> Pulse Width		89			ns
t <sub>Ø</sub> 2	φ <sub>2</sub> Pulse Width		236			ns
t <sub>D1</sub>	Delay $\phi_1$ to $\phi_2$		0			ns
t <sub>D2</sub>	Delay φ <sub>2</sub> to φ <sub>1</sub>	$\phi_1$ and $\phi_2$ Loaded to $C_L \approx 20$ to $50  \text{pF}$	95			ns
t <sub>D3</sub>	Delay $\phi_1$ to $\phi_2$ Leading Edges		109		129	ns
t <sub>r</sub>	Output Rise Time				20	ns
tf	Output Fall Time				20	ns
tDSS	φ <sub>2</sub> to STSTB Delay		296	- "-	326	ns
t <sub>D</sub> $\phi$ 2	$\phi_2$ to $\phi_2$ (TTL) Delay		-5.0		15	ns
tpW	Status Strobe Pulse Width		40			ns
tDRS	RDYIN Set-up Time to STSTB	Pandy and Paret Landed	-167			ns
tDRH .	RDYIN Hold Time After STSTB	Ready and Reset Loaded to 2.0mA/10pF	217			ns
t <sub>DR</sub>	Ready or Reset to $\phi_2$ Delay		192			ns
FREQ	Oscillator Frequency				18.432	MHz

Note: 1. All measurements referenced to 1.5V unless specified otherwise.



#### Oscillator

The oscillator circuit derives its basic operating frequency from an external, series resonant, fundamental mode crystal. Two inputs are provided for the crystal connections (XTAL1, XTAL2).

The selection of the external crystal frequency depends mainly on the speed at which the CPU is to be run. Basically, the oscillator operates at 9 times the desired processor speed.

The formula to guide the crystal selection is:

Crystal Frequency = 
$$\frac{1}{\text{tCY}}$$
 times 9

When using crystals above 10MHz a small amount of frequency "trimming" may be necessary to produce the desired frequency. The addition of a small selected capacitance (3pF - 30pF) in series with the crystal will accomplish this function.

Another input to the oscillator is TANK. This input allows the use overtone mode crystals. This type of crystal generally has much lower "gain" than the fundamental type so an external LC network is necessary to provide the additional

"gain" for proper oscillator operation. The external LC network is connected to the TANK input and is AC coupled to ground. See typical application with Am8228 and Am9080A in Figure 2.

The formula for the LC network is:

$$F = \frac{1}{2\pi \sqrt{LC}}$$

The output of the oscillator is buffered and brought out on OSC (pin 12) so that other system timing signals can be derived from this stable, crystal-controlled source.

#### **Clock Generator**

The Clock Generator consists of a synchronous "divide by nine" counter and the associated decode gating to create the waveforms of the two clocks and auxiliary timing signals.

The waveforms generated by the decode gating follow a simple 2-5-2 digital pattern. See Figure 2. The clocks generated; phase 1 and phase 2, can best be thought of as consisting of "units" based on the oscillator frequency. Assume that one "unit" equals the period of the oscillator frequency. By multiplying the number of "units" that are contained in a pulse width or delay, times the period of the oscillator fre-

quency, the approximate time in nanoseconds can be derived.

The outputs of the clock generator are connected to two high level drivers for direct interface to the CPU. A TTL level phase 2 is also brought out  $\phi_2$  (TTL) for external timing purposes. It is especially useful in DMA dependent activities. This signal is used to gate the requesting device onto the bus once the CPU issues the Hold Acknowledgement (HLDA).

Several other signals are also generated internally so that optimum timing of the auxiliary flip-flops and status strobe (STSTB) is achieved.




Figure 1. Clock Generator Waveforms.

#### STSTB (Status Strobe)

At the beginning of each machine cycle the CPU issues status information on its data bus. This information tells what type of action will take place during that machine cycle. By bringing in the SYNC signal from the CPU, and gating it with an internal timing signal  $(\phi 1 A)$ , an active low strobe can be derived that occurs at the start of each machine cycle at the earliest possible moment that status data is stable on the bus. The  $\overline{STSTB}$  signal connects directly to the Am8228 System Controller.

The power-on Reset also generates  $\overline{STSTB}$ , but of course, for a longer period of time. This feature allows the Am8228 to be automatically reset without additional pins devoted for this function.

#### Power-On Reset and Ready Flip-Flops

A common function in microcomputer systems is the generation of an automatic system reset and start-up upon initial power-on. The Am8224 has a built-in feature to accomplish this feature.

An external RC network is connected to the  $\overline{\rm RESIN}$  input. The slow transition of the power supply rise is sensed by an internal Schmitt Trigger. This circuit converts the slow transition into a clean, fast edge when its input level reaches a predetermined value. The output of the Schmitt Trigger is connected to a "D" type flip-flop that is clocked with  $\phi$ 2D (an internal timing signal). The flip-flop is synchronously reset and an active high level that complies with the microprocessor input spec is generated. For manual switch type system Reset circuits, an active low switch closing can be connected to the RESIN input in addition to the power-on RC network.

The READY input to the CPU has certain timing specifications such as "set-up and hold" thus, an external synchronizing flipflop is required. The Am8224 has this feature built-in. The RDYIN input presents the asynchronous "wait request" the "D" type flip-flop. By clocking the flip-flop with  $\phi$ 2D, a synchronized READY signal at the correct input level, can be connected directly to the CPU.





Figure 2. Typical Application with Am8224 and Am9080A.



# Am8228 · Am8238

**System Controller and Bus Driver** 

#### **Distinctive Characteristics**


- Multi-byte instruction interrupt acknowledge
- Selectable single level vectored interrupt (RST-7)
- 28-pin molded or hermetic DIP package
- Single chip system controller and data bus driver for Am9080A/8080A systems
- Bi-directional three-state bus driver for CPU independent operation
- Advanced low-power Schottky processing
- 100% reliability assurance testing in compliance with MIL-STD-883
- Available in military and commercial temperature range
- Am8238 has extended IOW/MEMW pulse width

#### **FUNCTIONAL DESCRIPTION**

The Am8228 and Am8238 are single chip System Controller Data Bus drivers for the Am9080A Microcomputer System. They generate all control signals required to directly interface Am9080A/8080A compatible system circuits (memory and I/O) to the CPU.

Bi-directional bus drivers with three-state outputs are provided for the system data bus, facilitating CPU independent bus operations such as direct memory access. Interrupt processing is accommodated by means of a single vectored interrupt or by means of the standard 8080A single byte and multiple byte interrupt operation.


#### LOGIC DIAGRAM



#### ORDERING INFORMATION


Package Type	Temperature Range	Am8228 Order Number	Am8238 Order Number
Molded DIP	0°C to +70°C	AM8228PC	AM8238PC
Hermetic DIP	0°C to +70°C	D8228	D8238
Hermetic DIP	-55°C to +125°C	AM8228DM	AM8238DM
Dice	0°C to +70°C	AM8228XC	AM8238XC

# LOGIC SYMBOL



V<sub>CC</sub> = Pin 28 GND = Pin 14

# CONNECTION DIAGRAM Top View



Note: Pin 1 is marked for orientation.

# MAXIMUM RATINGS (Above which the useful life may be impaired)

Storage Temperature	−65°C to +150°C
Temperature (Ambient) Under Bias	-55°C to +125°C
Supply Volatge to Ground Potential (Pin 28 to Pin 14) Continuous	-0.5 V to +7.0 V
DC Voltage Applied to Outputs for HIGH Output State	$-0.5V$ to $+V_{CC}$ max.
DC Input Voltage	-1.5V to +7.0V
DC Output Current, Into Outputs	50mA
DC Input Current	-30mA to +5.0mA

# **ELECTRICAL CHARACTERISTICS** The Following Conditions Apply Unless Otherwise Noted:

 $T_A = -55^{\circ}$ C to +125°C V<sub>CC</sub>MIN. = 4.50V  $T_A = 0^{\circ}$ C to +70°C V<sub>CC</sub>MIN. = 4.75V **DEP ATTIBE BANGE** Am8228DM, Am8238DM Am8228PC, Am8228XC, D8228, Am8238PC, Am8238XC, D8238

 $V_{CC}MAX. \approx 5.50V$  $V_{CC}MAX. = 5.25V$ 

Parameters	ACTERISTICS OVER ( Description	UPENATIN		ditions (Note		Min.	<b>Typ.</b> (Note 1)	Max.	Units
			I <sub>OH</sub> = -10μA	D <sub>0</sub> - D <sub>7</sub> MIL		3.35	3.8		
v <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = MIN.	TOH TOMA	00-07	COM'L	3.6	3.8		Volts
			1 <sub>OH</sub> = -1.0mA	All other ou	itputs	2.4			
Vai	Output LOW Voltage	V <sub>CC</sub> = MIN.	I <sub>OL</sub> = 2.0mA	D <sub>0</sub> D <sub>7</sub>				0.45	Volts
VOL	Output LOW Voltage	VCC - WITH.	IOL = 10mA	All other ou	itputs			0.45	Voits
v <sub>C</sub>	Input Clamp Voltage (All Inputs)	V <sub>CC</sub> = MIN.	, I <sub>C</sub> = -5.0mA		•		-0.75	-1.0	Volts
v <sub>TH</sub>	Input Threshold Voltage (All Inputs)	V <sub>CC</sub> = 5.0 V	V <sub>CC</sub> = 5.0 V					2.0	Volts
	Input Load Current			STSTB			500	500	
IF		V <sub>CC</sub> = MAX., V <sub>F</sub> = 0.45V		D <sub>2</sub> and D <sub>6</sub>	and D <sub>6</sub>			750	μΑ
				All other in	puts			250	
	Lamus Lambara Courses	V MAY	., V <sub>B</sub> = 5.25V	DB <sub>0</sub> – DB <sub>7</sub>		•		20	
Input Leakage Current		ACC - MAX	., vR - 5.25v	All other in	puts			100	μА
INT	INTA Current	See INTA tes	st circuit					5.0	mA
O(OFF)	Off State Output Current	V <sub>CC</sub> = MAX., V <sub>O</sub> = 5.25V						100	
.0(0FF)	(All Control Outputs)	V <sub>O</sub> = 0.45 V	V <sub>O</sub> = 0.45 V					-100	μΑ
Ios	Short Circuit Current (All Ouputs)	V <sub>CC</sub> = 5.0 V			15		90	mA	
Icc	Power Supply Current	V <sub>CC</sub> = MAX	V <sub>CC</sub> = MAX.				140	190	mA


AC CHAR	ACTERISTICS	Am822	8XM/Am	3238XM	Am822				
OVER OP Parameters	ERATING TEMPERATURE RANGE Description	Test Conditions	Min.	Typ. (Note 1)	Max.	Min.	Typ. (Note 1)	Max.	Units
tpW	Width of Status Strobe		. 22			22			ns
t <sub>SS</sub>	Set-up Time, Status Inputs D <sub>0</sub> -D <sub>7</sub>		12			8.0			ns
<sup>t</sup> SH	Hold Time, Status Inputs D <sub>0</sub> -D <sub>7</sub>		5.0			5.0			ns
tDC	Delay from STSTB to Any Control Signal	C <sub>I</sub> = 100pF	20	30	60	20	30	60	ns
<sup>t</sup> RR	Delay from DBIN to Control Outputs	о с поорг		15	35		15	30	ns
t <sub>RE</sub>	Delay from DBIN to Enable/Disable 8080A Bus			25	45		25	45	ns
<sup>t</sup> RD	Delay from System Bus to 8080A Bus During Read	C <sub>L</sub> = 25pF		15	30		15	30	ns
t <sub>WR</sub>	Delay from WR to Control Outputs		5.0	20	45	5.0	20	45	ns
tWE	Delay to Enable System Bus DB <sub>0</sub> —DB <sub>7</sub> After STSTB			25	36		25	30	ns
t <sub>WD</sub>	Delay from 8080A Bus D <sub>0</sub> -D <sub>7</sub> to System Bus DB <sub>0</sub> -DB <sub>7</sub> During Write	C <sub>L</sub> = 100pF	5.0	20	40	5.0	20	40	ns
tE	Delay from System Bus Enable to System Bus DB <sub>0</sub> – DB <sub>7</sub>			25	35		25	30	ns
tHD	HLDA to Read Status Outputs			15	28		15	25	ns
t <sub>DS</sub>	Set-up Time, System Bus Inputs to HLDA		10	1		10			ns
t <sub>DH</sub>	Hold Time, System Bus Inputs to HLDA		20			20			ns

Notes: 1. Typical values are for T<sub>A</sub> = 25°C and nominal supply voltages.
2. For conditions shown as MIN. or MAX., use the appropriate value specified under electrical characteristics for the applicable device type.


# Am8228 • Am8238

CAPACITANCE (This parameter is periodically sampled and not 100% tested.)


	· ······ parameter to periodically		Typ.				
Parameters	Description	Test Conditions	Min.	(Note 1)	Max.	Units	
CIN	Input Capacitance	V - 05V V - 50V		8.0	12	pF	
COUT	Output Capacitance Control Signals	$V_{BIAS} = 2.5 \text{ V}, V_{CC} = 5.0 \text{ V}$ $T_{\Delta} = 25^{\circ}\text{ C}, f = 1.0 \text{ MHz}$		7.0	15	pF	
1/0	I/O Capacitance (D or DB)	1 A - 25 C, 1 - 1.0 MHZ		8.0	15	pF	



# **TEST CIRCUITS**



Note 1. For D $_0$ -D $_7$ : R $_1$  = 4.0 k $\Omega$ , R $_2$  =  $\infty \Omega$ , C $_L$  = 25 pF. For all other outputs: R $_1$  = 500  $\Omega$ , R $_2$  = 1.0 k $\Omega$ , C $_L$  = 100 pF.



INTA (for RST 7)

# **FUNCTIONAL DESCRIPTION**

Bi-Directional Bus Driver: An eight-bit, bi-directional bus driver is provided to buffer the Am9080A/8080A data bus from Memory and I/O devices. The Am9080A data bus has an input requirement of \*3.0 volts (min) and can drive (sink) a current of at least 3.2mA. The Am8228 • Am8238 data bus driver matches these input requirements and provides enhanced noise immunity. The output drive is set for 10mA typical for Memory and I/O devices.

The Bi-Directional Bus Drive is controlled by signals from the Gating Array for proper bus flow and the outputs can be forced to high impedance state (three-state) for DMA activities.

Status Latch: The Am8228 ● Am8238 stores the status information in the Status Latch when the STSTB input goes "LOW". The output of the Status Latch is connected to the Gating Array and is part of the Control Signal generation.

Gating Array: The Gating Array generates control signals (MEM R, MEM W, I/O R, I/O W and INTA) by gating the outputs of the Status Latch Am9080A signals; i.e., DBIN, WE, and HLDA.

\*The 8080A has an input requirement of 3.3V and can drive a maximum current of 1.9mA.

The "read" control signals (MEM R, I/O R and INTA) are derived by combinational logic from Status Bit and the DBIN input.

The "write" control signals (MEM W, I/O W) are similarly derived from the Status Bits and the WR input.

All Control Signals are "active LOW" and directly interface RAM, ROM and I/O components.

The INTA control signal is normally used to gate the "interrupt instruction port" onto the bus. It also provides a special feature in the Am8228 ● Am8238. If only one basic vector is needed in the interrupt structure, the Am8228 ● Am8238 can automatically insert a RST 7 instruction onto the bus. To use this option, connect the INTA output of the Am8228 ● Am8238 (pin 23) to the +12 volt supply through a series resistor (1k ohms). The voltage is sensed internally by the Am8228 ● Am8238 and logic is "set-up" so that when the DBIN input is active, a RST 7 instruction is gated on to the bus when an interrupt is acknowledged.

When using a multiple byte instruction as an Interrupt Instruction, the Am8228 ■ Am8238 will generate an INTA pulse for each of the instruction bytes.


The BUSEN (Bus Enable) input of the Gating Array is an asynchronous input that forces the data bus output buffers and control signal buffers into their high-impedance state if it is a "HIGH". If BUSEN is a "LOW", normal operation of the data buffer and control signals take place. This facilitates CPU independent bus operations such as direct memory access.

# **DEFINITION OF FUNCTIONAL TERMS**

D7-D0	Data bus to-from Am9080A/8080A
DB7-DB0	Data bus to-from user system
I/OR	Input/output read strobe output active LOW
I/OW	Input/output write strobe output active LOW
MEM R	Memory read strobe, output, active LOW
MEM W	Memory write strobe, output, active LOW
DBIN	Data bus input strobe, input active HIGH
INTA	Interrupt acknowledge strobe, input, active LOW
HLDA	Hold input from Am9080A/8080A active HIGH
WR	Write input strobe, active HIGH
BUSEN	BUSS ENABLE INPUT, input, 3-state output control, active LOW for 3-state out
STSTB	Status Strobe, input, strobes status on data

# Metallization and Pad Layout

bus into status latch, active LOW




# **LOADING RULES**

Signal	Pin No.	Input Load	Output Sink	Output Source
D <sub>0</sub>	15	250μΑ	2mA	-10µA
D <sub>1</sub>	17	250μΑ	2mA	-10µA
D <sub>2</sub>	12 ;	750μΑ	2mA	-10µA
D <sub>3</sub>	10	250μΑ	2mA	-10μA`
D <sub>4</sub>	6	250μΑ	2mA	-10μA
D <sub>5</sub>	19	250μΑ	2mA	-10µA
D <sub>6</sub>	21	750µA	2mA	-10µA
D <sub>7</sub>	8	250μΑ	2mA	-10µA
DB <sub>0</sub>	13	250μΑ	10mA	-1mA
DB <sub>1</sub>	16	250μΑ	10mA	-1mA
DB <sub>2</sub>	11	250μΑ	10mA	-1mA
DB <sub>3</sub>	9	250μΑ	10mA	-1mA
DB <sub>4</sub>	5	250μΑ	10mA	-1mA
DB <sub>5</sub>	18	250μΑ	10mA	~1mA
DB <sub>6</sub>	20	250μΑ	10mA	-1mA
DB <sub>7</sub>	7	250μΑ	10mA	-1mA
STSTB	1	500μA		
DBIN	4	250μΑ	_	
WR	3	250µA		
HLDA	2	250μΑ		
MEM R	24		10mA	_1mA
MEM W	26		10mA	-1mA
Ī/OR	25	<u> </u>	10mA	-1mA
ĪOW	27		10mA	-1mA
BUSEN	22	250μΑ	_	
INTA	23	_	10mA	-1mA
GND	14			
VCC	28			

# **STATUS WORD CHART**

		ł				TYPE	OF MA	CHINE C	YCLE			
Data Bus Bit	Status Information	Instruction Fetch	Memory Read	Memory Write	Stack Read	Stack Write	Input Read	Output Write	Interrupt Acknowledge	Halt Acknowledge	Interrupt Acknowledge While Halt	
		1	2	3	4	(5)	6	7	8	9	10	N STATUS
D <sub>0</sub>	INTA	0	0	0	0_	0	0	0	1	0	1	WORD
D <sub>1</sub>	WO	1	1	0	1	0	1	0	1	1	1	
D <sub>2</sub>	STACK	0	0	0	1	1	0	0	0	0	0	].
D <sub>3</sub>	HLTA	0	0	0	0	0	0	0	0	1	1	] .
D <sub>4</sub>	OUT	0	0	0	0	0	0	1	0	0	0	]
D <sub>5</sub>	M <sub>1</sub>	1	0	0	0	0	0	0	1	0	1	]
D <sub>6</sub>	INP	0	0	0	0	0	1	0	0	0	0 .	}
D <sub>7</sub>	MEMR	1	1	0	1	0	0	0	0	1	0	}
									1			- INTA - (NONE) - INTA - I/O W
							L					I/O R CONTRO
				- 1	1	L						MEM W SIGNAL
		İ	İ		L				·			MEM R
				L								- MEM W
			L									- MEM R
		L							<del></del>			MEM R



# Operational Amplifiers - Section VII

Am101/201/301	Operational Amplifier	7-1
Am101A/201A/301A	Operational Amplifier	7-5
Am102/202/302	Voltage Follower	7-10
Am107/207/307	Frequency Compensated Operational Amplifier	7-14
Am108/208/308	Operational Amplifier	
Am108A/208A/308A	Operational Amplifier	7-18
Am110/210/310	Voltage Follower	7-22
Am112/212/312	Compensated, High-Performance Operational Amplifier	7-26
Am118/218/318	High Operational Amplifier	7-30
Am124/224/324	Quad Operational Amplifier	7-36
Am124A/224A/324A	Quad Operational Amplifier	7-36
Am148/248/348	Quad 741 Operational Amplifier	7-41
Am149/249/349	Quad 741 Operational Amplifier	7-41
LF155/255/355	Monolithic JFET Input Operational Amplifier	7-43
LF155A/255A/355A	Monolithic JFET Input Operational Amplifier	7-43
LF156/256/356	Monolithic JFET Input Operational Amplifier	7-43
LF156A/256A/356A	Monolithic JFET Input Operational Amplifier	7-43
LF157/257/357	Monolithic JFET Input Operational Amplifier	7-43
LF157A/257A/357A	Monolithic JFET Input Operational Amplifier	7-43
Am216/316	Compensated, High-Performance Operational Amplifier	7-51
Am216A/316A	Compensated, High-Performance Operational Amplifier	7-51
Am715/715C	High-Speed Instrumentation Operational Amplifier	7-55
Am725/725C	High-Speed Instrumentation Operational Amplifier	7-59
SSS725/725B/725E	High Performance Operational Amplifier	7-78
Am741/741A/741C/741E	Frequency-Compensated Operational Amplifier	7-64
SSS741/741C	High Performance Operational Amplifier	7-78
Am747/747A/747C/747E	Dual Frequency-Compensated Operational Amplifier	7-71
SSS747/747C	Dual 741 Operational Amplifier	7-78
Am748/748C	Operational Amplifier	7-84
Am1501	Dual Operational Amplifier	7-90
Am1558/1458	Dual Frequency-Compensated Operational Amplifier	7-95
LH2101A/LH2201A/		
LH2301A	Dual Operational Amplifier	7-99

# Am101/201/301

**Operational Amplifiers** 


**Description:** The Am101/201/301 monolithic operational amplifiers are functionally, electrically and pin-for-pin equivalent to the National LM101, and LM201. They are available in the hermetic TO-99 metal can, dual-inline packages, and flat packages.

Distinctive Characteristics: 100% reliability assurance testing including high-temperature bake, temperature cycling, centrifuge and fine leak hermeticity testing in compliance with MIL STD 883 Class B.


Electrically tested and optically inspected dice for the assemblers of hybrid products.

#### **FUNCTIONAL DESCRIPTION**

The Am101/201/301 are differential input, class AB output operational amplifiers. The inputs and outputs are protected against overload and the amplifiers may be frequency compensated with an external 30pF capacitor.



# **APPLICATIONS**



# INPUT/OUTPUT OVERLOAD PROTECTION

If an input is driven from a low-impedance source, a series resistor, R, should be used to limit the peak instantaneous output current of the source to less than 100 mA. A large capacitor  $(>0.1\mu F)$  is equivalent to a low source impedance and should be protected against by an isolation resistor.

The amplifier output is protected against damage from shorts to ground or to the power supplies by device design. Protection of the output from voltages exceeding the specified operating power supplies can be obtained by isolating the output via limiting resistors R, or R<sub>2</sub>.

The power supplies must never become reversed, even under transient conditions. Reverse voltages as low as 1 volt can cause damage through excessive current. This hazard can be reduced by using clamp diodes of high peak current rating connected to the device supply lines.

ORDERING INFORMATION								
Part	Package	Temperature	Order					
Number	Type	Range	Number					
Am301	DIP	0°C to +70°C	LM301D					
	Metal Can	0°C to +70°C	LM301H					
	Dice	0°C to +70°C	LD301					
Am201	DIP	-25°C to +80°C	LM201D					
	Metal Can	-25°C to +80°C	LM201H					
Am101	DIP	-55°C to +125°C	LM101D					
	Metal Can	-55°C to +125°C	LM101H					
	Dice	-55°C to +125°C	LD101					

#### **Top Views** Dual-In-Line Metal Can 13 NC 12 COMP ib. BALANCE NOTES: Flat Package (1) On Metal Can, pin 4 is connected to case. (2) On DIP, pin 6 is connected COMP B INVERTING INPUT ⊐ v⁺ to bottom of package. COUTPUT (3) On Flat Package, pin 5 is connected to bottom of package.

**CONNECTION DIAGRAMS** 

# Am101/201/301

# **MAXIMUM RATINGS**

Supply Voltage	±22V
Internal Power Dissipation (Note 1)	500 mW
Differential Input Voltage	±30V
Input Voltage (Note 2)	±15V
Output Short-Circuit Duration	Indefinite
Operating Temperature Range Am 101 Am 201 Am 301	-55°C to +125°C -25°C to +85°C 0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Lead Temperature (Soldering, 60 sec.)	300°C


Parameter	STICS (T <sub>A</sub> = 25°C unless otherwise		Am 301			Am 101 Am 201		
see definitions)	Conditions	Min	Тур	Max	Min	Тур	Max	Units
Input Offset Voltage	$R_S \leq 10 \text{ k}\Omega$		2.0	7.5		1.0	5.0	mV
Input Offset Current			100	500		40	200	пА
Input Bias Current			250	1500		120	500	nA
Input Resistance		0.1	0.4		0.3	0.8		MΩ
Supply Current	$V_S = \pm 20V$		1.8	3.0		1.8	3.0	mA
Large Signal Voltage Gain	$V_{S} = \pm 15V, V_{OUT} = \pm 10V,$ $R_{L} > 2 \text{ k}\Omega$	20	150		50	160		V/mV
The Following Specifications App	ly Over The Operating Temperature I	Ranges						
Input Offset Voltage	$R_S \leq 10 \text{ k}\Omega$			10			6.0	mV
Input Offset Current	$T_{A} = T_{A \text{ (min)}}$ $T_{A} = T_{A \text{ (max)}}$		150 50	750 400		100 10	500 200	nA nA
Input Bias Current	$T_A = T_{A \text{ (min)}}$		0.32	2		0.28	1.5	μΑ
Large Signal Voltage Gain	$V_S = \pm 15 \text{ V}, V_{OUT} = \pm 10 \text{ V},$ $R_L > 2 \text{ k}\Omega$	15			25			V/mV
Input Voltage Range	$V_S = \pm 15 \text{ V}$	±12			±12			V
Common Mode Rejection Ratio	$R_S \leq 10 \text{ k}\Omega$	65	90		70	90		dB
Supply Voltage Rejection Ratio	$R_S \leq 10 \text{ k}\Omega$	70	90		. 70	90		dB
Output Voltage Swing	$V_S = \pm 15 \text{ V}, R_L = 10 \text{ k}\Omega,$ $R_L = 2 \text{ k}\Omega$	±12 ±10	±14 ±13		±12 ±10	±14 ±13		V
Supply Current	$T_A = +125^{\circ}C V_S = \pm 20 V$					1.2	2.5	mA


Derate Metal Can package at 6.8 mW/°C for operation at ambient temperatures above 75°C and the Dual-In-Line package at 9 mW/°C for operation at ambient temperatures above 95°C.
 For supply voltages less than ±15 V, the maximum input voltage is equal to the supply voltage.
 Unless otherwise specified, these specifications apply for supply voltages from ±5 V to ±20 V and C<sub>I</sub> = 30 pF.


# 7

# **GUARANTEED PERFORMANCE CURVES**


(Curves apply over the Operating Temperature Ranges)











# PERFORMANCE CURVES

























# **FREQUENCY COMPENSATION CIRCUITS**


# Single Pole Compensation

# Two Pole Compensation

# **Feedforward Compensation**









Power supplies should be bypassed to ground at one point, minimum, on each card. More bypass points should be considered for five or more amplifiers on a single card. For applications using feed-forward compensation, the power supply leads of each amplifier should be bypassed with low inductance capacitors.


# Compensating for Stray Input Capacitance/Large Feedback Resistance





The values given for the frequency compensation capacitor guarantee stability only for source resistances less than 10kΩ, stray capacitances on the summing junction less than 5pF and capacitive loads smaller than 100pF. If any of these conditions is not met, it is necessary to use a larger compensation capacitor. Alternately, lead capacitors can be used in the feedback network to negate the effect of stray capacitance and large feedback resistors, or an RC network can be added to isolate capacitive loads.

# Metallization and Pad Layout



49 x 56 Mils

# Am101A/201A/301A

**Operational Amplifiers** 


**Description:** The Am101A, Am201A and Am301A monolithic operational amplifiers are functionally, electrically and pin-for-pin equivalent to the National LM101A, LM201A, and LM301A. They are available in the hermetic TO-99 metal can, dual-in-line, and flat packages.

**Distinctive Characteristics:** 100% reliability ssurance testing including high-temperature bake, temperature cycling, centrifuge and fine leak hermeticity testing in compliance with MIL-STD-883.


Electrically tested and optically inspected dice for the assemblers of hybrid products.

#### **FUNCTIONAL DESCRIPTION**

The Am101A/Am201A/Am301A are differential input, class AB output operational amplifiers. The inputs and outputs are protected against overload and the amplifiers may be frequency compensated with an external 30pF capacitor. The combination of low-input currents, low-offset voltage, low noise, and versatility of compensation classify the Am101A/Am201A/Am301A amplifiers for low level and general purpose applications.



# APPLICATIONS INPUT/OUTPUT OVERLOAD PROTECTION




If an input is driven from a low-impedance source, a series resistor,  $R_i$  should be used to limit the peak instantaneous output current of the source to less than 100 mA. A large capacitor  $(>0.1 \mu F)$  is equivalent to a low-source impedance and should be protected against by an isolation resistor.

The amplifier output is protected against damage from shorts to ground or to the power supplies by device design. Protection of the output from voltages exceeding the specified operating power supplies can be obtained by isolating the output via limiting resistors  $\mathbf{R}_4$  or  $\mathbf{R}_6$ .

The power supplies must never become reversed, even under transient conditions. Reverse voltages as low as 1 volt can cause damage through excessive current. This hazard can be reduced by using clamp diodes of high peak current rating connected to the device supply lines.

ORDERING INFORMATION									
Part	Package	Temperature	Order						
Number	Type	Range	Number						
Am301A	DIP	0°C to +70°C	LM301AD						
	Metal Can	0°C to +70°C	LM301AH						
	Molded DIP	0°C to +70°C	LM301AN						
	Dice	0°C to +70°C	LD301A						
Am201A	DIP	-25°C to +85°C	LM201AD						
	Metal Can	-25°C to +85°C	LM201AH						
	Flat Pak	-25°C to +85°C	Lm201AF						
Am101A	DIP	-55°C to +125°C	LM101AD						
	Metal Can	-55°C to +125°C	LM101AH						
	Flat Pak	-55°C to +125°C	LM101AF						
	Dice	-55°C to +125°C	LD101A						



# Am101A/201A/301A

# **MAXIMUM RATINGS**

MAXIMOM MATRICE	•
Supply Voltage Am101A, 201A Am301A	±22V ±18V
Internal Power Dissipation (Note 1)	, 500 mW
Differential Input Voltage	±30V
Input Voltage (Note 2)	±15V
Output Short-Circuit Duration	Indefinite
Operating Temperature Range Am 101A Am 201A Am 301A	−55°C to +125°C −25°C to +85°C 0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Lead Temperature (Soldering, 60 sec.)	300°C


**ELECTRICAL CHARACTERISTICS** ( $T_A = 25^{\circ}C$  unless otherwise specified) (Note 3)

Parameter		٨	m 301	Δ	4			
see definitions)	Conditions	Min	Тур	Max	Min <sup>*</sup>	Am 201 Typ	Max	Units
Input Offset Voltage	$R_S \leq 50 \text{ k}\Omega$		2.0	7.5		0.7	2.0	mV
Input Offset Current			3	50		1.5	10	nA
Input Bias Current			70	250		30	75	nA
Input Resistance		0.5	2		1.5	4	I	MΩ
Supply Current	$V_S = \pm 20V$ $V_S = \pm 15V$		1.8	3.0		1.8	3.0	mA mA
Large Signal Voltage Gain	$V_S = \pm 15 \text{ V}, \ V_{OUT} = \pm 10 \text{ V}, \ R_t > 2 \text{ k}\Omega$	25	160		50	160		V/mV
Slew Rate	$V_S = \pm 20V, A_V = +1$		0.5			0.5		V/μs
Input Offset Current				70			20	nA
The Following Specifications Apply	Over The Operating Temperatur $R_c \le 50 \text{ k}\Omega$	e Ranges		10			3.0	mV
Average Temperature	$T_{A(min)} \leq T_A \leq T_{A(max)}$		6.0	30		3.0	15	μV/°C
Coefficient of Input Offset Voltage								
Average Temperature Coefficient of Input Offset Current	$25^{\circ}C \leq T_{A} \leq T_{A \text{ (max)}}$ $T_{A \text{ (min)}} \leq T_{A} \leq 25^{\circ}C$		0.01 0.02	0.3 0.6		0.01 0.02	0.1 0.2	nA/°C
Input Bias Current			•	300			100	nA
Large Signal Voltage Gain	$V_S = \pm 15 \text{ V}, V_{OUT} = \pm 10 \text{ V},$ $R_L > 2 \text{ k}\Omega$	25			25			V/mV
Input Voltage Range	$V_S = \pm 20 \text{ V}$ $V_S = \pm 15 \text{ V}$	+15, -12			±15			V
Common Mode Rejection Ratio	$R_S \le 50 \text{ k}\Omega$	70	90		80	96		dB
Supply Voltage Rejection Ratio	$R_{\rm S} \leq 50 \; k\Omega$	. 70	96	,	80	96		dB
Output Voltage Swing	$V_S = \pm 15V$ , $R_L = 10 \text{ k}\Omega$ , $R_L = 2 \text{ k}\Omega$ ,	±12 ±10	±14 ±13		±12 ±10	±14 ±13		V

Notes: 1. Derate Metal Can package at 6.8 mW/°C for operation at ambient temperatures above 75°C and the Dual In-Line package at 9 mW/°C for operation at ambient temperatures above 95°C, and the Flat Package at 5.4 mW/°C for operation at ambient temperatures above 57°C.

2. For supply voltages less than ±15 V, the maximum input voltage is equal to the supply voltage.


3. Unless otherwise specified, these specifications apply for supply voltages from ±5 V to ±20 V for the 101A and 201A, and from ±5 V to ±15 V for the 301A.




# 7

# FREQUENCY COMPENSATION CIRCUITS

#### Single Pole Compensation



Two Pole Compensation



Feedforward Compensation




Figure 1

Figure 2

Figure 3

Power supplies should be bypassed to ground at one point, minimum, on each card. More bypass points should be considered for five or more amplifiers on a single card. For applications using feed-forward compensation, the power supply leads of each amplifier should be bypassed with low inductance capacitors.

#### Compensating for Stray Input Capacitance/Large Feedback Resistance




Figure 4

#### Isolating Large Capacitive Loads





Figure 5


The values given for the frequency compensation capacitor guarantee stability only for source resistance's less than  $10 \mathrm{k}\Omega$ , stray capacitances on the summing junction less than 5pF and capacitive loads smaller than 100pF. If any of these conditions is not met, it is necessary to use a larger compensation capacitor. Alternately, lead capacitors can be used in the feedback network to negate the effect of stray capacitance and large feedback resistors, or an RC network can be added to isolate capacitive loads.


# PERFORMANCE CURVES (Note 3)




# **GUARANTEED PERFORMANCE CURVES (Note 3)**


(Curves apply over the Operating Temperature Ranges)











# PERFORMANCE CURVES (Note 3)

















# Am102/202/302

# Voltage Follower


# **Distinctive Characteristics**

- The Am102/202/302 are functionally, electrically, and pin-for-pin equivalent to the National LM102/ 202/302
- Slew rate: 20V/μs
- Small signal bandwidth: 20MHz
- Input current: 100nA max. over temperature
- Supply voltage range: ±5.0V to ±18V
- 100% reliability assurance testing in compliance with MIL-STD-883
- Electrically tested and optically inspected dice for hybrid manufacturers
- Available in metal can, hermetic dual-in-line or hermetic flat packages

# **FUNCTIONAL DESCRIPTION**


The Am102/202/302 is a monolithic Operational Amplifier internally connected as a unity gain non-inverting amplifier. This circuit is ideal for such applications as fast sample and hold circuits, active filters, or as a general purpose buffer. Super-beta transistors are used allowing the devices to operate at very low input currents without sacrificing speed. It may be used to replace conventional op amps such as 101 and the 741 in voltage follower applications, where lower offset voltage, drift, bias current, noise, plus higher speed and a wider operating voltage range is desirable.

# **FUNCTIONAL DIAGRAM**



# TYPICAL APPLICATION


Fast Integrator With Low-Input Current



#### ORDERING INFORMATION

Part	Package	Order	
Number	Type	Number	
Am302	TO-99	0°C to +70°C	LM302H
	Hermetic DIP	0°C to +70°C	LM302D
	Dice	0°C to +70°C	LD302
Am202	TO-99	–25°C to +85°C	LM202H
	Hermetic DIP	–25°C to +85°C	LM202D
Am102	TO-99	-55°C to +125°C	LM102H
	Hermetic DIP	-55°C to +125°C	LM102D
	Flat Pak	-55°C to +125°C	LM102F
	Dice	-55°C to +125°C	LD102

# CONNECTION DIAGRAMS Top Views



# 8ALANCE A 2 9 8ALANCE B NC 3 8 V NC 10 10 NC 8 10 NC 1

# Metal Can BALANCE B BALANCE A NC 2

#### NOTES:

- (1) On Metal Can, pin 4 is connected to case.
- (2) On DIP, pin 6 is connected to bottom of package.
- (3) On Flat Package, pin 5 is connected to bottom of package.

# **MAXIMUM RATINGS**

Supply Voltage	±18V
Internal Power Dissipation (Note 1)	500mW
Input Voltage (Note 2)	±15V
Output Short-Circuit Duration (Note 3)	Indefinite
Operating Temperature Range Am102 Am202 Am302	55°C to +125°C 25°C to + 85°C 0°C to + 70°C
Storage Temperature Range	-65°C to +150°C
Lead Temperature (soldering, 60 sec)	300°C


# **ELECTRICAL CHARACTERISTICS** ( $T_A = 25^{\circ}C$ unless otherwise specified) (Note 4)

	. С. 7. С. (. Д. 25 с а	,	Am302			Am102 Am202		
Parameter (see definitions)	Conditions	Min.	Тур.	Max.	Min.	Тур.	Max.	Units
Input Offset Voltage			2.5	15 .		2.0	5.0	mV
Input Bias Current	,		2.0	30		3.0	10	nA
Input Resistance		103	106		104	106		МΩ
Input Capacitance			1.5			1.5		pF
Large-Signal Voltage Gain	$R_L = 8.0k\Omega$ , $V_{OUT} = \pm 10V$ , $V_S = \pm 15V$	0.9985	0.9995		0.999	0.9996		V/V
Output Resistance			0.75	2.5		0.8	2.5	Ω
Supply Current			3.9	5.5		3.9	5.5	mA
Slew Rate	V <sub>S</sub> = ±15V, V <sub>IN</sub> = ±10V, R <sub>L</sub> = 10kΩ		20			20		V/μs
The Following Specifications Ap	ply Over The Operating Temperature F	Range						
Input Offset Voltage				10.0			7.5	mV
Input Bias Current				10.0		30	100	nΑ
Large-Signal Voltage Gain	$R_L = 10k\Omega, V_{OUT} = \pm 10V, V_S = \pm 15V$	0.9985			0.999			V/V
Output Voltage Swing (Note 5)	$R_L = 10k\Omega, V_S = \pm 15V$	±10			±10			V
Supply Current	T <sub>A</sub> = +125°C					2.0	4.0	mA
Supply Voltage Rejection Ratio	±5.0V ≤ V <sub>S</sub> ≤ ±18V	60			70			dB
	0°C ≤ T <sub>A</sub> ≤ +70°C		20					μV/°C
Average Temperature Coefficient of Input Offset Voltage	~55° C ≤ T <sub>A</sub> ≤ +85° C					6.0		μV/°C
Section of impart officer voltage	+85°C ≤ T <sub>A</sub> ≤ +125°C					12		μV/°C


- Notes: 1. Derate Metal Can package 6.8mW/°C for operation at ambient temperatures above 75°C, the Dual-In-Line at 9.0mW/°C for operation at ambient temperatures above 95°C, and the Flat Packages at 5.4mW/°C for operation at ambient temperatures above 57°C.


  2. For supply voltages less than ±15V, the maximum input voltage is equal to the supply voltage.


  - 3. To prevent damage when the output is shorted, it is necessary to insert a resistor larger than 2.0kΩ in series with the input. Continuous short circuit is allowed for case temperatures to +125°C and ambient temperatures to +70°C for the 102/202. For 302, the corresponding temperatures are +70°C and +55°C respectively.
  - 4. Unless otherwise specified, these specifications apply for supply voltages from ±5.0V to ±18V.
  - 5. Greater output voltage swing can be obtained by connecting a resistor from booster terminal to V-.





# TYPICAL PERFORMANCE CURVES


































# Offset Nulling Circuit


# APPLICATIONS




Differential Input Instrumentation Amplifier



# Fast Inverting Amplifier With High Input Impedance



# Metallization and Pad Layout



# Am107/207/307

# **Frequency Compensated Operational Amplifier**


**Description:** The Am107/207/307 Operational Amplifiers are functionally, electrically, and pin-for-pin equivalent to the National LM107/207/307. They are available in the hermetic metal can, flat package, and dual-in-line packages.

**Distinctive Characteristics:** 100% reliability assurance testing including high-temperature bake, temperature cycling, centrifuge and fine leak hermeticity testing in compliance with MIL STD 883.

Electrically tested and optically inspected dice for the assemblers of hybrid products.


#### **FUNCTIONAL DESCRIPTION**

The Am107/207/307 monolithic operational amplifiers are internally frequency compensated and input/output overload protected. These differential input, class AB output amplifiers are intended to provide high accuracy and lower noise in high impedance applications. The Am107/207/307 provide improved electrical parameters and are pin-for-pin replacements for the 709, 101, 101A and 741 in most applications.



# **APPLICATIONS**

#### Input/Output Protection



If an input is driven from a low-impedance source, a series resistor,  $R_1$  should be used to limit the peak instantaneous output current of the source to less than 100 mA. A large capacitor ( $>0.1\mu F$ ) is equivalent to a low source impedance and should be protected against by an isolation resistor .


The amplifier output is protected against damage from shorts to ground or to the power supplies by device design. Protection of the output from voltages exceeding the specified operating power supplies can be obtained by isolating the output via limiting resistors  $R_4$  or  $R_5$ .


The power supplies must never become reversed, even under transient conditions. Reverse voltages as low as 1 volt can cause damage through excessive current. This hazard can be reduced by using clamp diodes of high-peak current rating connected to the device supply lines.

#### ORDERING INFORMATION

Part	Package	Temperature	Order
Number	Type	Range	Number
Am307	DIP	0°C to +70°C	LM307D
	Metal Can	0°C to +70°C	LM307H
	Dice	0°C to +70°C	LD307
Am207	DIP	-25°C to +85°C	LM207D
	Metal Can	-25°C to +85°C	LM207H
	Flat Package	-25°C to +85°C	LM207F
Am107	DIP	-55°C to +125°C	LM107D
	Metal Can	-55°C to +125°C	LM107H
	Flat Package	-55°C to +125°C	LM107F
	Dice	-55°C to +125°C	LD107

# CONNECTION DIAGRAMS Top View





Metal Can

- NOTES:
- (1) On Metal Can, pin 4 is connected to case.
- (2) On DIP, pin 6 is connected to bottom of package.
- (3) On Flat Package, pin 5 is connected to bottom of package.

# **MAXIMUM RATINGS**

Supply Voltage Am107, Am207, Am307	±22V ±18V
Internal Power Dissipation (Note 1)	500 mW
Differential Input Voltage	±30V
Input Voltage (Note 2)	±15V
Output Short-Circuit Duration	Indefinite
Operating Temperature Range Am107 Am207 Am307	−55°C to +125°C −25°C to +85°C 0°C to +70°C
Storage Temperature Range	−65°C to +150°C
Lead Temperature (Soldering, 60 sec.)	300°C


# **ELECTRICAL CHARACTERISTICS** ( $T_A = 25$ °C unless otherwise specified) (Note 3)


Parameter	<b>TICS</b> $(T_A = 25^{\circ}\text{C unless otherways})$	·	) (Note 3	•		Am107 Am207		
(see definitions)	Conditions	Min	Тур	Max	Min	Тур	Max	Units
Input Offset Voltage	$R_S \leq 50 \text{ k}\Omega$		2.0	7.5		0.7	2.0	mV
Input Offset Current			3	50		1.5	10	nA
Input Bias Current	,		70	250		30	75	nA
Input Resistance		0.5	2		1.5	4		MΩ
Supply Current	$V_S = \pm 20V V_S = \pm 15V$		1.8	3.0		1.8	3.0	mA mA
Large Signal Voltage Gain	$\begin{array}{l} V_S = \pm 15  V, \ V_{OUT} = \pm 10  V, \\ R_L \geq 2  k\Omega \end{array} \label{eq:VS}$	25	160		50	160		V/mV
Slew Rate	$R_L \ge 2 k\Omega$	0.2	0.5		0.2	0.5		V/μs
The Following Specifications Apply	Over The Operating Temperatur	e Ranges						
Input Offset Voltage	$R_{S} \leq 50 \text{ k}\Omega$			10			3.0	mV
Input Offset Current		·		70			20	nA
Average Temperature Coefficient of Input Offset Voltage	$T_{A(min)} \leq T_A \leq T_{A(max)}$		6.0	30		3.0	15	μV/°C
Average Temperature Coefficient of Input Offset Current	$\begin{array}{c} 25^{\circ}\text{C} \leq \text{T}_{\text{A}} \leq \text{T}_{\text{A (max)}} \\ \text{T}_{\text{A (min)}} \leq \text{T}_{\text{A}} \leq 25^{\circ}\text{C} \end{array}$		0.01 0.02	0.3 0.6		0.01 0.02	Q.1 0.2	nA/°C nA/°C
Input Bias Current	·			300			100	nA
Large Signal Voltage Gain	$V_S = \pm 15 \text{ V}, \ V_{OUT} = \pm 10 \text{ V}, \ R_L > 2 \text{ k}\Omega$	25			25			V/mV
Input Voltage Range	$V_S = \pm 20 \text{ V}$ $V_S = \pm 15 \text{ V}$	+15, -12			±15			V V
Common Mode Rejection Ratio	$R_S \leq 50 \text{ k}\Omega$	70	90		80	96	· · · · · ·	dB
Supply Voltage Rejection Ratio	$R_S \leq 50 \text{ k}\Omega$	70	96		80	96		dB
Output Voltage Swing	$V_S = \pm 15V$ , $R_L = 10 \text{ k}\Omega$ , $R_L = 2 \text{ k}\Omega$ ,	±12 ±10	±14 ±13		±12 ±10	±14 ±13		V
Supply Current	$T_A = +125^{\circ}C \ V_S = \pm 20 \ V$	-				1.2	2.5	mA


Derate Metal Can package at 6.8 mW/°C for operation at ambient temperatures above 75°C, the Dual In-Line package at 9 mW/°C for operation at ambient temperatures above 95°C, and the Flat Package at 5.4 mW/°C for operation at ambient temperatures above 75°C.
 For supply voltages less than ±15 V, the maximum input voltage is equal to the supply voltage.
 Unless otherwise specified, these specifications apply for supply voltages from ±5 V to ±20 V for the Am107 and Am207 and from ±5 V to ±15 V for the Am307.

# **GUARANTEED PERFORMANCE CURVES (Note 3)**


(Curves apply over the Operating Temperature Ranges)











# PERFORMANCE CURVES (Note 3)




























# 77

# ADDITIONAL APPLICATION INFORMATION

# Stray Input Capacitance/Large Feedback Resistance




# Large Capacitive Loads



Stability is guaranteed for source resistances less than 10 k $\Omega$ , stray capacitances on the summing junction less than 5 pF, and capacitive loads smaller than 100 pF. If any of these conditions is not met, lead capacitors may be used in the feedback network to negate the effect of stray capacitance and large feedback resistors, or an RC network can be added to isolate capacitive loads. Power supplies should be bypassed to ground at one point, minimum, on each card. More bypass points should be considered for five or more amplifiers on a single card.

# Metallization and Pad Layout



# Am108/208/308·Am108A/208A/308A

**Operational Amplifiers** 


Description: The 108, 208, 308, 108A, 208A and 308A monolithic operational amplifiers are functionally, electrically and pin-for-pin equivalents to the National LM108, LM208, LM308, LM108A, LM208A and LM308A. They are available in the hermetic TO-99 metal can, dual-in-line, and flat packages.


Distinctive Characteristics: 100% reliability assurance testing including high-temperature bake, temperature cycling, centrifuge and fine leak hermeticity testing in compliance with MIL STD 883.

Electrically tested and optically inspected dice for the assemblers of hybrid products.


#### **FUNCTIONAL DESCRIPTION**


These differential input, precision amplifiers provide low input current and offset voltage competitive with FET and chopper stabilized amplifiers. They feature low power consumption over a supply voltage range of ±2V to ±20V. The amplifiers may be requency compensated with a single external capacitor and are pin-for-pin interchangeable with the 101A/ 201A/301A. The 108A, 208A, and 308A are high performance selections from the 108/208/308 amplifier family.





# **APPLICATIONS** Connection of Input Guards






FOLLOWER Use to compensate for large source resistances.

NON-INVERTING AMPLIFIER NOTE: RIR2 Must be LOW impedance

# ORDERING INFORMATION

Part	Package	Temperature	Order
Number	Type	Range	Number
Am308	Hermetic DIP	0°C to +70°C	LM308D
	TO:99	0°C to +70°C	LM308H
	Molded DIP	0°C to +70°C	LM308N
	Dice	0°C to +70°C	LD308
Am308A	Hermetic DIP	0°C to +70°C	LM308AD
	TO-99	0°C to +70°C	LM308AH
	Molded DIP	0′C to +70°C	LM308AN
	Dice	0°C to +70°C	LD308A
Am208	Hermetic DIP	-25°C to +85°C	LM208D
	TO 99	-25°C to +85°C	LM208H
Am208A	Hermetic DIP	-25°C to +85°C	LM208AD
	TO-99	-25°C to +85°C	LM208AH
Am108	Hermetic DIP	-55°C to +125°C	LM108D
	TO-99	-55°C to +125°C	LM108H
	Dice	-55°C to +125°C	LD108
Am108A	Hermetic DIP	-55°C to +125°C	LM108AD
	TO-99	-55°C to +125°C	LM108AH
	Dice	-55°C to +125°C	LD108A

# **CONNECTION DIAGRAMS**



# Flat Package GUARD \_\_\_ □ СОМРВ INVERTING -¬ v• OUTPU1

# Top Views

Metal Can

#### NOTES:

- On Metal Can, pin 4 is connected to case.
- On DIP, pin 7 is connected to bottom of package.
- (3) On Flat Package, pin 6 is connected to bottom of package.

Am108A

Am<sub>208</sub>A

Units mV nΑ nΑ  $M\Omega$ mΑ

V/mV

Am108

Am208

# **MAXIMUM RATINGS**

**Parameter** 

±20 V ±18 V
500 mW
±10 mA
±15 V
Indefinite
-55°C to +125°C -25°C to +85°C 0°C to +70°C
-65°C to +150°C
300°C

Am308

Am308A

(see definitions)	Conditions	Min.	Typ.	Max.	Min.	Тур.	Max.	Min.	Тур.	Max.	Min.	Тур.	Max.
Input Offset Voltage	i i		2.0	7.5		0.3	0.5	Γ	0.7	2.0		0.3	0.5
Input Offset Current			0.2	1.0		0.2	1.0		0.05	0.2		0.05	0.2
Input Bias Current			1.5	7		1.5	7		0.8	2.0		0.8	2.0
Input Resistance		10	40		10	40		30	70		30	70	
Supply Current	$V_S = \pm 20 \text{ V} $ $V_S = \pm 15 \text{ V}$		0.3	0.8		0.3	0.8		0.3	0.6		0.3	0.6
Large Signal Voltage Gain	$V_S = \pm 15 \text{ V}, V_{OUT} = \pm 10 \text{ V},$ $R_L \ge 10 \text{ k}\Omega$	25	300		80	300		50	300		80	300	

# The Following Specifications Apply Over The Operating Temperature Ranges

**ELECTRICAL CHARACTERISTICS** ( $T_A = 25^{\circ}C$  unless otherwise specified) (Note 4)

Input Offset Voltage				10	T		0.73	T		3.0	T		1.0	mV
Input Offset Current				1.5			1.5			0.4			0.4	nA
Average Temperature Coefficient of Input Offset Voltage			6.0	30		1.0	5.0		3.0	15		1.0	5.0	μV/°C
Average Temperature Coefficient of Input Offset Current			2	10		2.0	10		0.5	2.5		0.5	2.5	pA/°C
Input Bias Current				10			10			3.0			3.0	nA
Large Signal Voltage Gain	$\begin{aligned} &V_{S}=\pm 15 \text{ V, } V_{OUT}=\pm 10 \text{ V,} \\ &R_{L}\geq 10 \text{ k}\Omega \end{aligned}$	15			60			25			40			V/mV
Input Voltage Range	$V_S = \pm 15 \text{ V}$	±13.5	5 .		±13.5	5		±13.5	j		±13.5			٧
Common Mode Rejection Ratio		80	100		96	110		85	100		96	110		dB
Supply Voltage Rejection Ratio		80	96		96	110		80	96		96	110		dB
Output Voltage Swing	$V_S = \pm 15 \text{ V}, R_L = 10 \text{ k}\Omega,$	±13	±14		±13	±14		±13	±14		±13	±14		V
Supply Current	$V_S = \pm 20 \text{ V}$ $V_S = \pm 15 \text{ V}$		0.6	1.0		0.6	0.8		0.15	0.4		0.15	0.4	mA


Notes: 1. Derate Metal Can package at 6.8 mW/°C for operation at ambient temperatures above 75°C and the Dual In-Line package at 9 mW/°C for operation at ambient temperatures above 95°C.


3. For supply voltages less than  $\pm 15$  V, the maximum input voltage is equal to the supply voltage.


<sup>2.</sup> The inputs are shunted with back-to-back diodes for overvoltage protection. Therefore, excessive current will flow if a differential input voltage in excess of 1 V is applied between the inputs unless some limiting resistance is used.


<sup>4.</sup> Unless otherwise specified, these specifications apply for supply voltages from ±5 V to ±20 V for the 108, 208, 108A and 208A and from ±5 V to ±15 V for the 308 and 308A.


# TYPICAL PERFORMANCE CURVES
































# 7


# ADDITIONAL APPLICATION INFORMATION

# **GUARDING**

Extra care must be taken in the assembly of printed circuit boards to take full advantage of the low input currents of the 108 amplifier. Boards must be thoroughly cleaned with TCE or alcohol and blown dry with compressed air. After cleaning, the boards should be coated with epoxy or silicone rubber to prevent contamination.


Even with properly cleaned and coated boards, leakage currents may cause trouble at 125°C, particularly since the input pins are adjacent to pins that are at supply potentials. This leakage can be significantly reduced by using guarding to lower the voltage difference between the inputs and adjacent metal runs. Input guarding of the 8-lead TO-99 package is accomplished by using a 10-lead pin circle, with the leads of the device formed so that the holes adjacent to the inputs are empty when it is inserted in the board. The guard, which is a conductive ring surrounding the inputs, is connected to a low-impedance point that is at approximately the same voltage as the inputs. Leakage currents from high-voltage pins are then absorbed by the guard.

The pin configuration of the dual-in-line package is designed to facilitate guarding, since the pins adjacent to the inputs are not used (this is different from the standard 741 and 101A pin configuration.)



Board layout for Input Guarding with TO-99 package.

#### Metallization and Pad Layout



56 x 56 Mils

# Am110/210/310

Voltage Follower


# **Distinctive Characteristics**

- The Am110/210/310 are functionally, electrically, and pin-for-pin equivalent to the National LM 110/210/310
- Slew rate: 30V/μs
- Small signal bandwidth: 20 MHz
- · Input current: 10 nA max. over temperature
- Supply voltage range: ±5V to ±18V

- 100% reliability assurance testing in compliance with MIL STD 883.
- Electrically tested and optically inspected dice for hybrid manufacturers.
- Available in metal can, hermetic dual-in-line or hermetic flat packages.


# **FUNCTIONAL DESCRIPTION**

The Am110/210/310 are voltage followers featuring highspeed, low-input currents and large input voltage range. They are internally compensated with provision for external offset adjustment. Operation over wide supply voltages and temperature is possible.




# TYPICAL APPLICATION

Fast Integrator With Low-Input Current



ORDERING INFORMATION						
Part Number	Package Type	Temperature Range	Order Number			
	TO-99	0°C to +70°C	LM310H			
	DIP	$0^{\circ}$ C to $+70^{\circ}$ C	LM310D			
Am310	Flat Package	$0^{\circ}$ C to $+70^{\circ}$ C	LM310F			
	Molded DIP	0°Cto+70°C	LM310N			
	Dice	0°C to +70°C	LD310			
	TO-99	-25°C to +85°C	LM210H			
Am210	DIP	$-25^{\circ}$ C to $+85^{\circ}$ C	LM210D			
	Flat Pak	–25°C to +85°C	LM210F			
	TO-99	-55°C to +125°C	LM110H			
Am110	DIP	-55°C to +125°C	LM110D			
	Flat Package	–55°C to +125°C	LM110F			
	Dice	-55°C to +125°C	LD110			



# **MAXIMUM RATINGS**


Supply Voltage	±18 V
Internal Power Dissipation (Note 1)	500 mW
Input Voltage (Note 2)	±15 V
Output Short-Circuit Duration (Note 3)	. Indefinite
Operating Temperature Range Am110 Am210	−55°C to +125°C −25°C to +85°C
Am310	0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Lead Temperature (soldering, 60 sec)	300°C


<b>ELECTRICAL CHARACTERISTICS</b> ( $T_A = 25^{\circ}$ C unless otherwise spec						Am110		
Parameter			Am310			Am210	n210	
(see definitions)	Conditions	Min	Тур	Max	Min	Тур	Max	Units
Input Offset Voltage			2.5	7.5		1.5	4.0	mV
Input Bias Current			2.0	7.0		1.0	3.0	nA
Input Resistance		10⁴	106	•	10⁴	106		МΩ
Input Capacitance			1.5			1.5		pF
Large-Signal Voltage Gain	$R_L = 8 \text{ k}\Omega$ , $V_{out} = \pm 10 \text{ V}$ , $V_S = \pm 15 \text{ V}$	0.999	0.9999		0.999	0.9999		V/V
Output Resistance			0.75	2.5		0.75	2.5	Ω
Supply Current			3.9	5.5		3.9	5.5	mA
Slew Rate	$V_S = \pm 15 \text{ V}, V_{1N} = \pm 10 \text{ V}, R_L = 10 \text{ k}\Omega$		30		20	30		V/μs
The Following Specifications Apply	Over The Operating Temperature Ranges							
Input Offset Voltage				10.0			6.0	mV
Input Bias Current				10.0			10.0	nA
Large-Signal Voltage Gain	$R_L = 10 \text{ k}\Omega, \ V_{out} = \pm 10 \text{ V}, \ V_S = \pm 15 \text{ V}$	0.999			0.999		-	V/V
Output Voltage Swing (Note 5)	$R_{L} = 10 \text{ k}\Omega, \ V_{S} = \pm 15 \text{ V}$	±10			±10			V
Supply Current	$T_A = +125^{\circ}C$					2.0	4.0	mA
Supply Voltage Rejection Ratio	$\pm 5 \text{ V} \leq \text{V}_{\text{S}} \leq \pm 18 \text{ V}$	70			70			dB
	$0^{\circ} \leq T_{A} \leq 70^{\circ}C$		10				Name and Park	μV/°C
Average Temperature Coefficient of Input Offset Voltage	$-55^{\circ}\text{C} \le \text{T}_{\text{A}} \le 85^{\circ}\text{C} + 85^{\circ}\text{C} \le \text{T}_{\text{A}} \le 125^{\circ}\text{C}$					. 6 12		μV/°C


- Notes: 1. Derate Metal Can package 6.8 mW/°C for operation at ambient temperatures above 75°C, the Dual In-Line at 9 mW/°C for operation at ambient temperatures above 95°C, and the Flat Packages at 5.4 mW/°C for operation at ambient temperatures above 57°C.
  2. For supply voltages less than ±15 V, the maximum input voltage is equal to the supply voltage.
  3. To prevent damage when the output is shorted, it is necessary to insert a resistor larger than 2 kΩ in series with the input. Continuous short circuit is allowed for case temperatures to 125°C and ambient temperatures to 70°C for the 110/210. For 310, the corresponding temperatures are 70°C and 55°C respectively.
  - 4. Unless otherwise specified, these specifications apply for supply voltages from  $\pm 5$  to  $\pm 18$  V.
  - 5. Greater output voltage swing can be obtained by connecting a resistor from booster terminal to V-.


# AC TEST CIRCUIT 2.0pF 51Ω


# **PERFORMANCE CURVES**


































# **APPLICATIONS**


# Offset Nulling Circuit




Differential Input Instrumentation Amplifier




# Increasing Negative Swing Under Load



# Fast Inverting Amplifier With High Input Impedance



# Metallization and Pad Layout



40 x 40 Mils


# **Distinctive Characteristics**


- The Am112/212/312 are functionally, electrically, and pin-for-pin equivalents to the National LM112/212/312.
- 800pA Low input bias currents: Low input offset currents: 50pA Low power consumption: 3mW Internal frequency compensation.
- Offset nulling provisions.

- 100% reliability assurance testing in compliance with MIL-STD-883.
- Electrically tested and optically inspected die for assemblers of hybrid products.
- Mixing privileges for obtaining price discounts. Refer to price list.
- Available in metal can, hermetic dual-in-line or hermetic flat packages.


#### **FUNCTIONAL DESCRIPTION**

The Am112/212/312 are compensated high-performance operational amplifiers featuring very low offset voltage and input current errors competitive with FET and chopperstabilized amplifiers. The devices will operate over a supply voltage range of ±2V to ±20V, drawing a typical guiescent current of only 300µA. The Am112/212/312 are internally frequency compensated and provision is made for offset adjustment with a single potentiometer. Overcompensation providing a greater stability margin is possible and the internal protection of the MOS capacitor makes it immune to overvoltage transients.






\*Use to compensate for large source resistances



TYPICAL APPLICATIONS

FOLLOWER




Must be LOW impedance

#### ORDERING INFORMATION

Part	Package	Temperature	Order
Number	Type	Range	Number
Am312	DIP	0°C to +70°C	LM312D
	Metal Can	0°C to +70°C	LM312H
	Dice	0°C to +70°C	LD312
Am212	DIP	-25°C to +85°C	LM212D
	Metal Can	-25°C to +85°C	LM212
	Flat Pak	-25°C to +85°C	LM212F
AM112	DIP	-55°C to +125°C	LM112D
	Metal Can	-55°C to +125°C	LM112
	Flat Pak	-55°C to +125°C	LM112F
	Dice	-55°C to +125°C	LD112

# **CONNECTION DIAGRAMS** Top Views



# Metal Can

#### NOTES:

- (1) On metal can, pin 4 is
- connected to case.
  (2) On DIP, pin 7 is connected to bottom of package.
- On flat package, pin 6 is connected to bottom of package. Compensation terminal is not brought out on the flat package.

# **MAXIMUM RATINGS**

Supply Voltage	
Am112, 212	±20V
Am312	±18V
Internal Power Dissipation (Note 1)	500 mW
Differential Input Current (Note 2)	±10 mA
Input Voltage (Note 3)	±15V
Qutput Short-Circuit Duration	Indefinite
Operating Temperature Range	
Am112	-55°C to +125°C
Am212	-25°C to +85°C
Am312	0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Lead Temperature (Soldering, 60 sec.)	300°C
The state of the s	

# ELECTRICAL CHARACTERISTICS (T<sub>A</sub> = 25°C unless otherwise specified) (Note 4)

arameter		Am312		Am112 Am212		
ee definitions)	Conditions	Min.	Max.	Min.	Max.	Units
Input Offset Voltage			7.5		2.0	mV
Input Offset Current			1		0.2	nA
Input Bias Current			7		2.0	nA
Input Resistance		10		30		MΩ
Supply Current			0.8		0.6	mA
Large Signal Voltage Gain	$V_{OUT} = \pm 10 \text{ V}, \text{ V}_{S} = \pm 15 \text{ V}$ $R_L > 10 \text{ k}\Omega$	25		50		V/mV
The Following Specifications Apply O	ver The Operating Temperature Ranges		1		1	_
Input Offset Voltage			10		3.0	mV
Average Temperature Coefficient of Input Offset Voltage			30		15	μV/°C
Input Offset Current			1.5		0.4	nA
Average Temperature Coefficient of Input Offset Current			10		2.5	pA/°C
Input Bias Current			10		3.0	nA
Supply Current	T <sub>A</sub> = +125°C				0.4	mA
Large Signal Voltage Gain	$V_{OUT} = \pm 10 \text{ V, } V_{S} = \pm 15 \text{ V}$ $R_{L} > 10 \text{ k}\Omega$	15		25		V/mV
Output Voltage Swing	$V_S = \pm 15  \text{V},  R_L = 10  \text{k}\Omega$	±13		±13		V
Input Voltage Range	V <sub>S</sub> = ± 15 V	±13.5		±13.5		V
Common Mode Rejection Ratio		. 80		85		dB
Supply Voltage Rejection Ratio		80		80		dB


Notes: 1. Derate Metal Can package at 6.8 mW/°C for operation at ambient temperatures above 75°C and the Dual-In-Line package at 9 mW/°C for operation at ambient temperatures above 95°C, and the Flat Package at 5.4 mW/°C for operation at ambient temperatures above 57°C.

<sup>2.</sup> The inputs are shunted with back-to-back diodes for overvoltage protection. Therefore, excessive current will flow if a differential input voltage in excess of 1 V is applied between the inputs unless some limiting resistance is used.

<sup>3.</sup> For supply voltages less than ±15 V, the maximum input voltage is equal to the supply voltage.

4. Unless otherwise specified, these specifications apply for supply voltages from ±5 V to ±20 V for the Am112, Am212 and from ±5 V to ±15 V for the Am312.

# TYPICAL PERFORMANCE CURVES



200 300

TIME-µs

10 100 1k 10k 100k 1M

FREQUENCY-Hz

0.1

-8 -10

100

10k

FREQUENCY-Hz

0


# ADDITIONAL APPLICATION INFORMATION

#### **GUARDING**

Extra care must be taken in the assembly of printed circuit boards to take full advantage of the low input currents of the 112 amplifier. Boards must be thoroughly cleaned with TCE or alcohol and blown dry with compressed air. After cleaning, the boards should be coated with epoxy or silicone rubber to prevent contamination.


Even with properly cleaned and coated boards, leakage currents may cause trouble at 125°C, particularly since the input pins are adjacent to pins that are at supply potentials. This leakage can be significantly reduced by using guarding to lower the voltage difference between the inputs and adjacent metal runs. Input guarding of the 8-lead TO-99 package is accomplished by using a 10-lead pin circle, with the leads of the device formed so that the holes adjacent to the inputs are empty when it is inserted in the board. The guard, which is a conductive ring surrounding the inputs, is connected to a low-impedance point that is at approximately the same voltage as the inputs. Leakage currents from high-voltage pins are then absorbed by the guard.

The pin configuration of the dual-in-line package is designed to facilitate guarding, since the pins adjacent to the inputs are not used (this is different from the standard Am741 and Am101A pin configuration.)



Note: Board layout for input Guarding with TO-99 package.

# Metallization and Pad Layout



62 x 72 Mils

# Am118/218/318

**High-Speed Operational Amplifier** 


# **Distinctive Characteristics**

- The Am118/218/318 are functionally, electrically, and pin-for-pin equivalent to the National LM118/218/318
- Slew rate: 70V/μs
- Small signal bandwidth: 15MHz
- Internal frequency compensation
- Supply voltage range: ±5V to ±20V


- 100% reliability assurance testing in compliance with MIL-STD-883.
- Electrically tested and optically inspected dice for hybrid manufacturers.
- Available in metal can, hermetic dual-in-line, hermetic flat package or plastic minidip.

# **FUNCTIONAL DESCRIPTION**

The Am118/218/318 are internally compensated high-speed operational amplifiers featuring minimum slew rate of  $50V/\mu s$ , low input bias currents, large input voltage range and excellent performance over a wide range of supply voltages and temperature. They have provision for increased speeds when operating in the inverting mode.




# TYPICAL APPLICATIONS Fast Sample and Hold




# ORDERING INFORMATION

Part	Package	Temperature	Order
Number	Type	Range	Number
Am318	Metal Can	0°C to +70°C	LM318H
	DIP	0°C to +70°C	LM318D
	Flat Package	0°C to +70°C	LM318F
	Molded DIP	0°C to +70°C	LM318N
	Dice	0°C to +70°C	LD318
Am218	Metal Can	–25°C to +85°C	LM218H
	DIP	–25°C to +85°C	I_M218D
	Flat Pak	–25°C to +85°C	LM218F
Am118	Metal Can	-55°C to +125°C	LM118H
	DIP	-55°C to +125°C	LM118D
	Flat Package	-55°C to +125°C	LM118F
	Dice	-55°C to +125°C	LD118

# CONNECTION DIAGRAMS Top Views



# Flat Package NC 1 10 NC COMP A:RALANCE 2 9 COMP. C INVERTING INPUT 3 V' NON INVERTING INPUT 4 0 OUTPUT TO COMP. B:BALANCE



Notes: 1. On Metal Can, pin 4 is connected to case.

2. On DIP, pin 6 is connected to bottom of package.

3. On Flat Package, pin 5 is connected to bottom of package.

#### **MAXIMUM RATINGS**

Supply Voltage	±20V
Internal Power Dissipation (Note 1)	500 mW
Differential Input Voltage (Note 2)	±5V
Input Voltage (Note 3)	±15V
Output Short-Circuit Duration	Indefinite
Operating Temperature Range	
Am118 - Am218 Am318	-55°C to +125°C -25°C to +85°C 0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Lead Temperature (Soldering, 60 sec.)	300°C


ameter	ISTICS (T <sub>A.</sub> = 25°C unless oth		Am318			Am218		
e definitions)	Conditions	Min.	Тур.	Max.	Min.	Тур.	Max.	Units
Input Offset Voltage	$R_S \leq 5k\Omega$		4	10		2	4	mV
Input Offset Current	,		30	200		. 6	50	nA
Input Bias Current			150	500		120	250	nA
Input Resistance		0.5	3		1.0	3		MΩ
Supply Current	V <sub>S</sub> = ±20V		5	10		5	8	mA
Large Signal Voltage Gain	$V_S = \pm 15V$ , $V_{OUT} = \pm 10V$ $R_L \ge 2k\Omega$	25	200		50	200		V/mV
Slew Rate	$A_V = +1, V_S = \pm 15V \text{ (Fig.1)}$ $R_L = 2k\Omega, C_L = 30\text{ pF}$	50	70		50	70		V/μs
Small Signal Bandwidth	V <sub>S</sub> = ±15V	- togo,	15			15		MHz
The Following Specifications Apply	Over The Operating Temperature R	nges						
Input Offset Voltage	$R_{S} \leq 5k\Omega$			15			6	mV
Input Offset Current				300			100	nA
Input Bias Current				750			500	nA
Large Signal Voltage Gain	$V_S = \pm 15V$ , $V_{OUT} = \pm 10V$ $R_L \ge 2k\Omega$	20			25			V/mV
Input Voltage Range	V <sub>S</sub> = ±15V	±11.5			±11.5		7	V
Common Mode Rejection Ratio	$R_S \leq 5k\Omega$	70			80			dB
Supply Voltage Rejection Ratio	$R_{S} \leq 5k\Omega$	65			. 70			dB
Output Voltage Swing	$V_S = \pm 15V$ , $R_L = 2k\Omega$	±12	±13		±12	±13		V
Supply Current	$V_S = \pm 20V, T_A = 125^{\circ}C$						7	mA


Notes: 1. Derate Metal Can package at 6.8 mW/°C for operation at ambient temperatures above 75°C, the Dual-In-Line package at 9 mW/°C for operation at ambient temperatures above 95°C, and the Flat Package at 5.4 mW/°C for operation at ambient temperatures above 57°C.


 $<sup>\</sup>cdot$ 2. The inputs are shunted with diodes for overvoltage protection. To limit the current in the protection diodes, resistances of 2 k $\Omega$  or greater should


be inserted in series with the input leads for differential input voltages greater than  $\pm 5$  V. 3. For supply voltages less than  $\pm 15$  V, the maximum input voltage is equal to the supply voltage. 4. Unless otherwise specified, these specifications apply for supply voltages from  $\pm 5$  V to  $\pm 20$  V.


#### PERFORMANCE CURVES





































#### PERFORMANCE CURVES
























The high gain and large bandwidth of the Am118 make it mandatory to observe the following precautions in using the device, as is the case with any high-frequency amplifier. Circuit layout should be arranged to keep all lead lengths as short as possible and the output separated from the inputs. The values of the feedback and source impedances should be kept small to reduce the effect of stray capacitance at the inputs. The power supplies must be bypassed to ground at the supply leads of the amplifier with low inductance capacitors. Capacitive loading must be kept to minimum, or the amplifier must be isolated as shown in the applications.



#### ADDITIONAL APPLICATIONS

# High Speed Summing Amplifier with Low Input Bias Currents




Figure 10

#### Wien Bridge Oscillator





Figure 11

#### Metallization and Pad Layout



64 X 86 Mils

# Am124/224/324 Am124A/224A/324A

**Quad Op Amps** 

#### Distinctive Characteristics

- In the linear mode the input common-mode voltage range includes ground and the output voltage can also swing to ground, even though operated from only a single power supply voltage.
- The unity gain cross frequency is temperature compensated
- The input bias current is also temperature compensated
- Internally frequency compensated for unity gain
- Large dc voltage gain 100dB
- Wide bandwidth (unity gain) 1MHz (temperature compensated)


- Wide power supply range: Single supply — 3V to 30V Dual supplies — ±1.5V to ±15V
- Very low supply current drain (800µA) essentially independent of supply voltage (1mW/op amp at +5V)
- Low input biasing current 45nA (temperature compensated)
- Low input offset voltage 2mV and offset current — 5nA
- Input common-mode voltage range includes ground
- Differential input voltage range equal to the power supply voltage
- Large output voltage swing − 0V to V<sup>+</sup> −1.5V

#### **FUNCTIONAL DESCRIPTION**

The Am124 series consists of four independent, high gain, internally frequency compensated operational amplifiers designed primarily to operate from a single power supply over a wide range of voltages. These devices can also operate from split power supplies and the low power supply current drain is independent of the magnitude of the power supply voltage.

Functional applications consist of all the conventional op amp circuits which can now be more easily implemented in single power supply systems along with transducer amplifiers and dc gain blocks.

# CONNECTION DIAGRAM Top View




Note: Pin 1 is marked for orientation.

#### ORDERING INFORMATION

Part Number	Package Type	Temperature Range	Order Number
	Hermetic DIP	0°C to +70°C	LM324D
Am324	Molded DIP	$0^{\circ}$ C to $+70^{\circ}$ C	LM324N
	Dice	0°C to +70°C	LD324
Am224	Hermetic DIP	–25°C to +85°C	LM224D
	Hermetic DIP	-55°C to +125°C	LM124D
Am124	Flat Pack	–55°C to +125°C	LM124F
	Dice	-55°C to +125°C	LM124
	Hermetic DIP	0°C to +70°C	LM324AD
Am324A	Molded DIP	$0^{\circ}$ C to $+70^{\circ}$ C	LM324AN
	Dice	0°C to +70°C	LM324A
Am224A	Hermetic DIP	–25°C to +85°C	LM224AD
,	Hermetic DIP	-55°C to +125°C	LM124AD
Am124A	Flat Pack	–55°C to +125°C	LM124AF
	Dice	–55°C to +125°C	LD124A

#### SCHEMATIC DIAGRAM (Each Amplifier)



#### ELECTRICAL CHARACTERISTICS (V+ = +5.0 V<sub>DC</sub>, Note 4)

			Δ	m124	ŀΑ	Am224A		Am324A		Am1	24/Aı	n224	4 Am324					
Parameter		Conditions	Min.	Тур.	Max.	Min.	Тур.	Max.	Min.	Тур.	Max.	Min.	Тур.	Max.	Min.	Тур.	Max.	Units
Input Offset Vol	Itage	T <sub>A</sub> = 25°C (Note 5)	Ī	1.0	2.0		1.0	3.0	ľ	2.0	3.0		±2.0	±5.0	I	±2.0	±7.0	m∨DC
Input Bias Curre (Note 6)	nt	I <sub>IN(+)</sub> or I <sub>IN(-)</sub> , T <sub>A</sub> = 25°C		20	50		40	80		45	100		45	150		45	250	nADC
Input Offset Cur	rent	I <sub>IN(+)</sub> - I <sub>IN(-)</sub> , T <sub>A</sub> = 25°C		2.0	10		2.0	15		5.0	30		±3.0	±30		±5.0	±50	nADC
Input Common-N Voltage Range (I		V+ = 30 V <sub>DC</sub> , T <sub>A</sub> = 25°C	0		v+_1.5	0		V <sup>+</sup> –1.5	0		V <sup>+</sup> -1.5	0		v+_1.5	0		V+-1.5	VDC
Supply Current		R <sub>L</sub> = ∞, V <sub>CC</sub> = 30 V		1.5	3.0		1.5	3.0		1.5	3.0		1,5	3.0		1.5	3.0	
Supply Current		R <sub>L</sub> = ∞		0.7	1.2		0.7	1.2		0.7	1.2		0.7	1.2		0.7	1.2	mA <sub>DC</sub>
Large Signal Voltage Gain		$V^{+}$ = 15 $V_{DC}$ (For large $V_{O}$ swing) R <sub>L</sub> $\geqslant 2.0 k\Omega$ , T <sub>A</sub> = 25°C	50	100		50	100		25	100		50	100		25	100		V/mV
Output Voltage	Swing	R <sub>L</sub> = 2.0kΩ, T <sub>A</sub> = 25°C		i –								0		V+-1.5	0		V+-1.5	VDC
Common-Mode Rejection Ratio		DC, T <sub>A</sub> = 25°C	70	85		70	85		65	85		70	85		65	70		dB
Power Supply Rejection Ratio		DC, T <sub>A</sub> = 25°C	65	100		65	100		65	100		65	100		65	100		dB
Amplifier to Am Coupling (Note 8		f = 1.0 kHz to 20 kHz, T <sub>A</sub> = 25°C (Input referred)		-120			-120			-120			-120			-120		dB
	Source	$V_{IN}$ + = 1.0 $V_{DC}$ , $V_{IN}$ - = 0 $V_{DC}$ , $V^{+}$ = 15 $V_{DC}$ , $T_{A}$ = 25 $^{\circ}$ C	20	40		20	40		20	40		20	40		20	40		m^
Output Current	Sink	$V_{IN}$ = 1.0 $V_{DC}$ , $V_{IN}$ = 0 $V_{DC}$ , $V^{+}$ = 15 $V_{DC}$ , $T_{A}$ = 25° C	10	20		10	- 20		10	20		10	20		10	20		mA <sub>DC</sub>
	Silik	$V_{IN}$ = 1.0 $V_{DC}$ , $V_{IN}$ + = 0 $V_{DC}$ , $T_A$ = 25°C, $V_O$ = 200 m $V_{DC}$	12	50		. 12	50		12	50		. 12	50		12	50		μADC
Short Circuit to	Ground	T <sub>A</sub> = 25°C (Note 2)		40	60		- 40	60		40	60		40	60		40	60	mADC
Input Offset Vol	tage	Note 5	İ		4.0		l	4.0			5.0			±7.0			±9.0	m∨DC
Input Offset Voltage Drift		R <sub>S</sub> = 0 Ω		7.0	20		7.0	20		7.0	30		7.0		7.0			μV/°C
Input Offset Cur	rent	IIN(+) - IIN(-)		٠.	30			30			75			±100			±150	nADC
Input Offset Current Drift				10	200		10	200	-	10	300		10			10		pA <sub>DC</sub> /°0
Input Bias Curre	nt	IN(+) or  IN(-)		40	.100		40	100		40	200		40	300		40	500	nADC
Input Common-I Voltage Range (I		V+ = 30 VDC	0		V+-2.0	0		V+-2.0	0		V+-2.0	0		V+-2.0	0		V+-2.0	VDC
Large Signal Voltage Gain		$V^+$ = +15 $V_{DC}$ (For large $V_O$ swing) R <sub>L</sub> $\geq$ 2.0 k $\Omega$	25			25			15			25			15			V/mV
,	.,	V+ = +30 V <sub>DC</sub> , R <sub>L</sub> = 2.0 kΩ	26			26			26			26			26			Vac
Output Voltage Swing	Vон	R <sub>L</sub> > 10kΩ	27	28		27	28		27	28		27	28		27	28		VDC
	VOL	V+ = 5.0 V <sub>DC</sub> ' R <sub>L</sub> ≤ 10 kΩ		5.0	20		5.0	20		5.0	20		5.0	20		5.0	20	m∨DC
Output Current	Source	$V_{IN}$ + = 1.0 $V_{DC}$ , $V_{IN}$ - = 0 $V_{DC}$ , $V$ + = 15 $V_{DC}$	10	20		10	20		10	20		10	20		10	20		mA
	Sink	V <sub>IN</sub> - = 1.0 V <sub>DC</sub> , V <sub>IN</sub> + = 0 V <sub>DC</sub> , V+ = 15 V <sub>DC</sub>	10	15		5.0	8.0		5.0	8.0		5.0	8.0		5.0	8.0		
Differential Inpu Voltage	t	Note 7			V+			V*			V+			V+			V+	V <sub>DC</sub>

Notes: 1. For operating at high temperatures, the Am324 must be derated based on a +125°C maximum junction temperature and a thermal resistance of 175°C/W which applies for the device soldered in a printed circuit board, operating in a still air ambient. The Am224 and Am124 can be derated based on a +150°C maximum junction temperature. The dissipation is the total of all four amplifiers — use external resistors, where possible to allow the amplifier to saturate or to reduce the power which is dissipated in the integrated circuit.

2. Short circuits from the output to V<sup>+</sup> can cause excessive heating and eventual destruction. The maximum output current is approximately 40mA independent of the magnitude of V<sup>+</sup>. At values of supply voltage in excess of +15V, continuous short-circuits can exceed the power dissipation

ratings and cause eventual destruction.

- 3. This input current will only exist when the voltage at any of the input leads is driven negative. It is due to the collector-base junction of the input PNP transistors becoming forward biased and thereby acting as input diode clamps. In addition to this diode action, there is also lateral NPN parasitic transistor action on the IC chip. This transistor action can cause the output voltages of the op amps to go to the V<sup>+</sup> voltage level (or to ground for a large overdrive) for the time duration that an input is driven negative. This is not destructive and normal output states will re-establish
- when the input voltage, which was negative, again returns to a value greater than -0.3V.

  4. These specifications apply for  $V^+ = +5V_{DC}$  and  $-55^{\circ}C \leqslant T_{A} \leqslant +125^{\circ}C$ , unless otherwise stated. With the Am224, all temperature specifications are limited to  $-25^{\circ}C \leqslant T_{A} \leqslant +85^{\circ}C$  and the Am324 temperature specifications are limited to  $0^{\circ}C \leqslant T_{A} \leqslant +70^{\circ}C$ .


  5.  $V_{O} \cong 1.4V$ ,  $R_{S} = 0\Omega$  with  $V^+$  from 5V to 30V; and over the full input common-mode range (0V to  $V^+ = 1.5V$ ).
- The direction of the input current is out of the IC due to the PNP input stage. This current is essentially constant, independent of the state of the output so no loading change exists on the input lines.
- The input common-mode voltage or either input signal voltage should not be allowed to go negative by more than 0.3V. The upper end of the common-mode voltage range is V<sup>+</sup> -1.5V, but either or both inputs can go to +32V without damage.
   Due to proximity of external components, insure that coupling is not originating via stray capacitance between these external parts. This typically
- can be detected as this type of capacitive coupling increases at higher frequencies.


#### Am124/224/324 • Am124A/224A/324A


MAXIMUM BATINGS (	Above which the useful life may	he impaired)
	Above willow the userul life may	De IIIIDalteut


Supply Voltage, V <sup>+</sup>	32V or ±16V
Differential Input Voltage	32V
Input Voltage	-0.3V to +32V
Power Dissipation (Note 1)	,
Molded DIP	570mW
Cavity DIP	900mW
Flat Pak (Am124F)	800mW
Output Short Circuit to GND (Note 2)	
(One Amplifier) $V^+ \le 15V$ and $T_A = 25^{\circ}C$	Continuous
Input Current ( $V_{IN} < -0.3V_{OL}$ ) (Note 3)	50mA
Operating Temperature Range	
Am324/Am324A	$0^{\circ}$ C to $+70^{\circ}$ C
Am224/Am224A	−25°C to +85°C
Am124/Am124A	–55°C to +125°C
Storage Temperature Range	-65°C to +150°C
Lead Temperature (Soldering, 10 seconds)	300°C

#### **TYPICAL PERFORMANCE CURVES**









# 7

#### **TYPICAL PERFORMANCE CURVES (Cont.)**

Open Loop
Frequency Response

140

V\*= 30V AND

-55°C < TA < +125°C

W


20


V\*= 10 TO 15V AND


-55°C < TA < +125°C


100 1k 10k 100k 1M 10M


f - FREQUENCY - Hz


















#### Metallization and Pad Layout



58 x 63 MILS

#### APPLICATION INFORMATION

The Am124 series are op amps primarily operating from a single power supply voltage and have true-differential inputs remaining in the linear mode with an input common-mode voltage of OV. These amplifiers operate over a wide range of power supply voltage with little change in performance characteristics. The bias network of the amplifier establishes a drain current independent of the magnitude of the power supply voltage over the range of from 3V to 30V.

The pin configuration is designed to simplify PC board layouts. Since the amplifier outputs are placed at the corners of the package (pins 1, 7, 8, and 14) and are adjacent to the inverting inputs.

Extra care should be taken to insure that the power for the circuit never becomes reversed in polarity or that the unit is not inadvertently installed backwards in a test socket. This prevents a possible fusing of the internal conductors and becoming a destroyed unit which could occur from the unlimited current surge through the resulting forward diode within the IC.

The use of input differential voltage protection diodes is not needed since large differential voltages can be readily applied resulting in no large input currents. The differential input voltage may be larger than V<sup>+</sup> without damaging the device. Protection, such as an input clamp diode with a resistor to the IC input terminal, should be provided to prevent the input voltages from going negative more than -0.3V (at 25°C).

The amplifiers contain a class A output stage for small signal levels which converts to class B in a large signal mode, to reduce the power supply current drain. Since this allows the amplifiers to both source and sink large output currents, both NPN and PNP external current boost transistors can be used to extend the power capability of the basic amplifiers. The output voltage needs to rise approximately 1 diode drop above

ground to bias the on-chip vertical PNP transistor for output current sinking applications.

For AC coupled applications crossover distortion can be minimized by utilizing a resistor from the output of the amplifier to ground. However, in DC applications, where the load is directly coupled, there is no crossover distortion.

To maintain resistance to destruction, output short circuits either to ground or to the positive power supply should be restricted to short time durations. The possibility of destruction exists, not as a result of the short circuit current metal fusing, but rather due to the large increase in IC chip dissipation which will cause eventual failure due to excessive junction temperatures. Putting direct short circuits on more than one amplifier at a time increases the total IC power dissipation to destructive levels, if not properly protected with external dissipation limiting resistors in series with the output leads of the amplifiers. The larger value of output source current which is available at 25°C provides a larger output current capability at elevated temperatures (see section on typical performance characteristics) than a standard IC op amp.

Capacitive loads which are applied directly to the output of the amplifier reduce the loop stability margin. Values of 50pF can be accomodated using the worst case noninverting unity gain connection. Large closed loop gains or resistive isolation should be used if larger load capacitance must be driven by the amplifier.

The series, as presented in the section on typical applications, emphasize operations on only a single power supply voltage. Yet, if complementary power supplies are available, all of the standard op amp circuits can be implemented. A unique feature in introducing a pseudo-ground (a bias voltage reference of  $V^+/2$ ) is allowing operation above and below this value in single power supply systems. In most cases, input biasing is not required and input voltages which range to ground can be easily accomodated.

#### **Distinctive Characteristics**

- 741 op amp operating characteristics
- Low supply current drain 0.6mA/amplifier
- Class AB output state no crossover distortion
- Pin compatible with the Am124
- Low input offset voltage 1.0mV
- Low input offset current 4.0nA


- Low input bias current 30nA
- Gain bandwidth product Am148 (unity gain) - 1.0MHz Am149 (A<sub>V</sub> ≥ 5) - 4.0MHz
- High degree of isolation between amplifiers 120dB
- Overload protection for inputs and outputs

#### **FUNCTIONAL DESCRIPTION**

The Am148 series is a true quad 741. It consists of four independent, high gain, internally compensated, low-power operational amplifiers which have been designed to provide functional characteristics identical to those of the familiar 741 operational amplifier. In addition the total supply current for all four amplifiers is comparable to the supply current of a single 741 type op amp. Other features include input offset currents and input bias current which are much less than those of a standard 741. Also, excellent isolation between amplifiers

has been achieved by independently biasing each amplifier and using layout techniques which minimize thermal coupling. The Am149 series has the same features as the Am148 plus a gain bandwidth product of 4.0MHz at a gain of 5.0 or greater.


The Am148 can be used anywhere multiple 741 or 1558 type amplifiers are being used and in applications where amplifier matching or high packing density is required.



#### ORDERING INFORMATION

Part Number	Package Type	Temperature Range	Order Number
	Hermetic DIP	0°C to +70°C	LM348D
Am348	Molded DIP	0°C to +70°C	LM348N
	Dice	0°C to +70°C	LD348
Am248	Hermetic DIP	−25°C to +85°C	LM248D
A 1 4 O	Hermetic DIP	55°C to +125°C	LM148D
Am148	Dice	-55°C to +125°C	LD148
	Hermetic DIP	0°C to +70°C	LM349D
Am349	Molded DIP	0°C to +70°C	LM349N
	Dice	0°C to +70°C	LD349
Am249	Hermetic DIP	-25°C to +85°C	LM249D
A140	Hermetic DIP	·-55°C to +125°C	LM149D
Am149	Dice	-55°C to +125°C	LD149

## CONNECTION DIAGRAM Top View



Note: Pin 1 is marked for orientation.

#### Am148 • Am149

#### **ABSOLUTE MAXIMUM RATINGS**

	Am148/Am149	Am248/Am249	Am348/Am349
Supply Voltage	±22V	±18V	±18V
Differential Input Voltage	±44V	±36V	±36V
Input Voltage	±22V	±18V	±18V
Output Short Circuit Duration (Note 1)	Continuous	Continuous	Continuous
Power Dissipation ( $P_d$ at 25°C) and Thermal Resistance ( $\theta_{jA}$ ), (Note 2)			
Molded DIP (N) - Pd		570mW	500mW
- θ <sub>j</sub> A		150°C/W	150°C/W
Cavity DIP (D) (J) - P <sub>d</sub>	900mW	900mW	900mW
- θ <sub>j</sub> A	100°C/W	100°C/W	100°C/W
Maximum Junction Temperature (Tjmax.)	150°C	110°C	100°C
Operating Temperature Range	-55°C ≤ T <sub>A</sub> ≤ +125°C	-25°C ≤ T <sub>A</sub> ≤ +85°C	0°C ≤ T <sub>A</sub> ≤ +70°C
Storage Temperature Range	65°C to +150°C	-65°C to +150°C	-65°C to +150°C
Lead Temperature (Soldering, 60 seconds)	300°C	300°C	300°C

Δm148/Δm149

Am248/Am249

Δm348/Δm349

See Am741 for Typical Performance Characteristics.

#### **ELECTRICAL CHARACTERISTICS (Note 3)**

			Am	148/An	n149	Am	248/An	1249	Am	348/An	1349	
arameters	С	onditions	Min.	Тур.	Max.	, Min.	Тур.	Max.	Min.	Тур.	Max.	Units
Input Offset Voltage	T <sub>A</sub> = 25°C,	R <sub>S</sub> ≤ 10kΩ		1.0	5.0		1.0	6.0		1.0	6.0	mV
Input Offset Current	T <sub>A</sub> = 25°C			4.0	25		4.0	50		4.0	50	nA
Input Bias Current	T <sub>A</sub> = 25°C			30	100		30	200		30	200	nA
Input Resistance	T <sub>A</sub> = 25°C		0.8	2.5		0.8	2.5		8.0	2.5		МΩ
Supply Current All Amplifiers	T <sub>A</sub> = 25°C,	V <sub>S</sub> = ±15V		2.4	3.6		2.4	4.5		2.4	4.5	mA
Large Signal Voltage Gain	T <sub>A</sub> = 25°C, V <sub>OUT</sub> = ±1	V <sub>S</sub> = ±15V 0V, R <sub>L</sub> ≥ 2.0kΩ	50	160		25	160		25	160		V/mV
Amplifier to Amplifier Coupling	T <sub>A</sub> = 25°C, (Input Refe	f = 1.0Hz to 20kHz rred)		-120		,	-120			-120		dB
Small Signal Bandwidth	T <sub>A</sub> = 25°C	Am148 Series		1.0			1.0			1.0		8011-
oman Signar Bandwidth	1 A ~ 25 C	Am149 Series		4.0			4.0			4.0	MHz	
Phase Margin	T <sub>A</sub> = 25°C	Am148 Series (A <sub>V</sub> = 1)		60			60			60		
	ТД - 25 С	Am149 Series (A <sub>V</sub> = 5)		60			60			60	4	degrees
Slew Rate	T <sub>A</sub> = 25°C	Am148 Series (A <sub>V</sub> = 1)		0.5			0.5			0.5		V/µs
S.o. Hute	1A - 25 C	Am149 Series (A <sub>V</sub> = 5)		2.0			2.0			2.0		ν/μς
Output Short Circuit Current	T <sub>A</sub> = 25°C			25			25			25		mA
Input Offset Voltage	R <sub>S</sub> ≤ 10kΩ				6.0			7.5			7.5	mV
Input Offset Current				-	75			125			100	nA
Input Bias Current					325			500			400	nA
Large Signal Voltage Gain	$V_S = \pm 15V$ , $R_L > 2.0k\Omega$	V <sub>OUT</sub> = ±10V,	25			15			15			V/mV
Output Voltage Swing	V <sub>S</sub> = ±15V	$R_L = 10k\Omega$ $R_L = 2.0k\Omega$	±12	±13		±12	±13		±12	±13		V
Input Voltage Range	V <sub>S</sub> = ±15V	11L - 2.0K32	±10	I12		±10	±12		±10	IIZ	<del> </del>	V
Common-Mode Rejection Ratio	$R_S \le 10k\Omega$		70	90		70	90		70	90		dB
Supply Voltage Rejection	R <sub>S</sub> ≤ 10kΩ		77	96		77	96		77	96		dB

Notes: 1. Any of the amplifier outputs can be shorted to ground indefinitely; however, more than one should not be simultaneously shorted as the maximum junction temperature will be exceeded.

<sup>2.</sup> The maximum power dissipation for these devices must be derated at elevated temperatures and is dictated by  $T_{imax}$ ,  $\theta_{jA}$ , and the ambient temperature,  $T_A$ . The maximum available power dissipation at any temperature is  $P_d = (T_{jmax} - T_A)/\theta_{jA}$  or the 25 C  $P_{dmax}$ , whichever is less. Derate Dual In-Line package at 9mW/°C for operation at ambient temperatures above 95°C.

<sup>3.</sup> These specifications apply for  $V_S = \pm 15V$  and over the absolute maximum operating temperature range  $(T_L \le T_A \le T_H)$  unless otherwise noted.

<sup>4.</sup> For supply voltages less than  $\pm 15 \text{V}$ , the maximum input voltage is equal to the supply voltage.

# LF155/LF156/LF157

Monolithic JFET Input Operational Amplifiers

#### **DISTINCTIVE CHARACTERISTICS**

- Replace expensive hybrid and module FET op amps
- Rugged JFETs allow blow-out free handling compared with MOSFET input devices
- Excellent for low noise applications using either high or low source impedance — very low 1/f corner
- Offset adjust does not degrade drift or common-mode rejection as in most monolithic amplifiers
- New output stage allows use of large capacitive loads (10,000pF) without stability problems
- Internal compensation and large differential input voltage capability

#### GENERAL DESCRIPTION

These are the first monolithic JFET input operational amplifiers to incorporate well matched, high voltage JFETs on the same chip with standard bipolar transistors. These amplifiers feature low input bias and offset currents, low offset voltage and offset voltage drift, coupled with offset adjust which does not degrade drift or common-mode rejection. The devices are also designed for high slew rate, wide bandwidth, extremely fast settling time, low voltage and current noise and a low 1/f noise corner.

The LF155, LF156, LF157 series are direct replacements for National LF155, LF156, LF157 series.

#### COMMON FEATURES (LF155A, LF156A, LF157A)

Low input bias current	30pA
Low input offset current	3.0pA
High input impedance	1012Ω
Low input offset voltage	1.0mV
Low input offset voltage temperature drift	3.0µV/°C
Low input noise current	0.01pA/√Hz
High common-mode rejection ratio	100dB
Large dc voltage gain	106dB


#### **UNCOMMON FEATURES**

	LF155A	LF156A	LF157A (A <sub>V</sub> = 5)	Units
Extremely fast settling time to 0.01%	4.0	1.5	1.5	μs
Fast slew rate	5.0	12	50	V/μs
Wide gain bandwidth	- 1 7 h		20	MHz
Low input noise voltage	20	12	12	nV/√Hz

# CONNECTION DIAGRAMS Top Views

# BALANCE 1 8 7 V+ INPUT 2 6 OUTPUT INPUT 3 4 5 BALANCE

Metal Can




- Notes: 1. On Dual-In-Line Pin 1 is marked for orientation.
  - 2. On Metal Can Pin 4 is connected to case.

#### **APPLICATIONS**

- Precision high speed integrators
- Fast D/A and A/D converters
- High impedance buffers
- · Wideband, low noise, low drift amplifiers
- Logarithmic amplifiers
- Photocell amplifiers
- Sample and Hold circuits

	ORDERING	3 INFORMATION	
Part	Package	Temperature	Order
Number	Type	Range	Number
LF355	Metal Can	0°C to +70°C	LF355H
	Molded DIP	0°C to +70°C	LF355N
	Dice	0°C to +70°C	LD355
LF255	Metal Can	–25°C to +85°C	LF255H
LF155	Metal Can	–55°C to +125°C	LF155H
	Dice	–55°C to +125°C	LD155
LF355A	Metal Can	0°C to +70°C	LF355AH
	Dice	0°C to +70°C	LD355A
LF155A	Metal Can	–55°C to +125°C	LF155AH
	Dice	–55°C to +125°C	LD155A
LF356	Metal Can	0°C to +70°C	LF356H
	Molded DIP	0°C to +70°C	LF356N
	Dice	0°C to +70°C	LD356
LF256	Metal Can	–25°C to +85°C	LF256H
LF156	Metal Can	–55°C to +125°C	LF156H
	Dice	–55°C to +125°C	LD156
LF356A	Metal Can	0°C to +70°C	LF356AH
	Dice	0°C to +70°C	LD356A
LF156A	Metal Can	–55°C to +125°C	LF156AH
	Dice	–55°C to +125°C	LD156A
LF357	Metal Can	0°C to +70°C	LF357H
	Molded DIP	0°C to +70°C	LF357N
	Dice	0°C to +70°C	LD357
LF257	Metal Can	-25°C to +85°C	LF257H
LF157	Metal Can	-55°C to +125°C	LF157H
	Dice	-55°C to +125°C	LD157
LF357A	Metal Can	0°C to +70°C	LF357AH
	Dice	0°C to +70°C	LD357A
LF157A	Metal Can	–55°C to +125°C	LF157AH
	Dice	–55°C to +125°C	LD157A



#### **ABSOLUTE MAXIMUM RATINGS**

	LF155A/6A/7A	LF155/6/7	LF255/6/7	LF355A/6A/7A LF355/6/7
Supply Voltage	±22V	±22V	±22V	±18V
Power Dissipation (Note 1) TO-99 (H Package)	670mW	670mW	570mW	500mW
Operating Temperature Range	-55°C to +125°C	–55°C to +125°C	-25°C to +85°C	0°C to +70°C
TJ(Max.)	150°C	150°C	115°C	100°C
Differential Input Voltage	±40V	±40V	±40V	±30V
Input Voltage Range (Note 2)	±20V	±20V	±20V	±16V
Output Short Circuit Duration	Continous	Continuous	Continuous	Continuous
Storage Temperature Range	-65°C to +150°C	-65°C to +150°C	-65°C to +150°C	-65°C to +150°C
Lead Temperature (Soldering, 10 seconds)	300°C	300°C	300°C	300°C

# ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (Note 3) DC CHARACTERISTICS

				55A/6A	\/7A	LF3	55A/6A		
Parameters	Description	Test Conditions	Min.	Тур.	Max.	Min.	Тур.	Max.	Units
	1	$R_S = 50\Omega$ , $T_A = 25^{\circ}C$		1.0	2.0		1.0	2.0	m∨
vos	Input Offset Voltage	Over Temperature			2.5			2.3	mV
ΔV <sub>OS</sub> /ΔΤ	Average TC of Input Offset Voltage	R <sub>S</sub> = 50Ω		3.0	5.0		3.0	5.0	μV/°C
ΔTC/ΔV <sub>OS</sub>	Change in Average TC with VOS Adjust	$R_S = 50\Omega$ , (Note 4)		0.5			0.5		μV/°C per mV
	L Off O	$T_J = 25^{\circ}C$ , (Note 3, 5)		3.0	10		3.0	10	pĄ
ios	Input Offset Current	T <sub>J</sub> ≤ T <sub>HIGH</sub>			10			1.0	nA
	I	T <sub>J</sub> = 25°C, (Notes 3, 5)		30	50		30	50	pА
I <sub>B</sub>	Input Bias Current	$T_{J} < T_{HIGH}$			25			5.0	nA
RIN	Input Resistance	T <sub>J</sub> = 25°C		1012			1012		Ω
		V <sub>S</sub> = ±15V, T <sub>A</sub> = 25°C	50	200		50	200		V/mV
A <sub>VOL</sub>	Large Signal Voltage Gain	$V_0 = \pm 10V$ , $R_L = 2k\Omega$ Over Temperature	25			25			V/mV
V-	Output Valtage Swins	V <sub>S</sub> = ±15V, R <sub>L</sub> = 10kΩ	±12	±13		±12	±13		Volts
v <sub>o</sub>	Output Voltage Swing	$V_S = \pm 15V$ , $R_L = 2k\Omega$	±10	±12		±10	±12		Volts
<b>v</b> <sub>CM</sub>	Input Common-Mode Voltage Range	V <sub>S</sub> = ±15V	±11	+15.1 -12		±11	+15.1 -12		Volts
CMRR	Common-Mode Rejection Ratio		85	100		85	100		dB
PSRR	Supply Voltage Rejection Ratio	(Note 6)	85	100		85	100		dB

#### ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE

AC CHARACTERISTICS ( $T_A = 25^{\circ}C$ ,  $V_S = \pm 15V$ )

	•		LF155A/355A		LF156A/356A			LF157A/357A				
Parameters	Description	<b>Test Conditions</b>	Min.	Тур.	Max.	Min.	Тур.	Max.	Min.	Тур.	Max.	Units
SR	Slew Rate	LF155A/6A: A <sub>V</sub> = 1	3.0	5.0		10	12					V/μs
311	Jiew Hate	LF157A: A <sub>V</sub> = 5							40	50		V/µs
GBW ,	Gain-Bandwidth Product			2.5		4.0	4.5		15	20		MHz
t <sub>S</sub>	Settling Time to 0.01%	(Note 7)		4.0			1.5			1.5		μs
	Facilities Income No.	$R_S = 100\Omega$										
en	Equivalent Input Noise Voltage	f = 100Hz	1	25			15			15		nV/√Hz
	Voltage	f = 1000Hz		20			12			12		
i	Equivalent Input Noise	f = 100Hz		0.01			0.01			0.01		pA/√Hz
<sup>i</sup> n	Current	f = 1000Hz		0.01			0.01			0.01		pA/VHZ
CIN	Input Capacitance			3.0			3.0			3.0		pF

#### LF155/LF156/LF157

#### **ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE**

#### DC CHARACTERISTICS (Note 3)

		LF15			55/6/7		LF255/6/7			LF355/6/7		
Parameters	Description	<b>Test Conditions</b>	Min.	Тур.	Max.	Min.	Тур.	Max.	Min.	Тур.	Max.	Units
V	Innut Office Valtage	$R_S = 50\Omega$ , $T_A = 25^{\circ}C$		3.0	5.0		3.0	5.0		3.0	10 -	mV
v <sub>os</sub>	Input Offset Voltage	Over Temperature			7.0			6.5			13	mV
ΔV <sub>OS</sub> /ΔΤ	Average TC of Input Offset Voltage	R <sub>S</sub> = 50Ω		5.0			5.0			5.0		μV/°C
ΔTC/ΔV <sub>OS</sub>	Change in Average TC with Vos Adjust	$R_S = 50\Omega$ , (Note 4)		0.5			0.5			0.5		μV/°C per mV
loo :	Input Offset Current	T <sub>J</sub> = 25°C, (Notes 3, 5)		3.0	20		3.0	20		3.0	50	pА
los	imput Offset Current	T <sub>J</sub> ≤ THIGH			20			1.0			2.0	nΑ
I <sub>B</sub>	Input Bias Current	T <sub>J</sub> = 25°C, (Notes 3, 5)		30	100		30	100		30	200	pΑ
·В	Input bias current	T <sub>J</sub> < T <sub>H1GH</sub>			50			5.0			8.0	nA
RIN	Input Resistance	T <sub>J</sub> = 25°C		1012			1012			1012		Ω
		V <sub>S</sub> = ±15V, T <sub>A</sub> = 25°C	50	200		50	200		25	200		
A <sub>VOL</sub>	Large Signal Voltage Gain	$V_0 = \pm 10V$ , $R_L = 2k\Omega$ Over Temperature	25			25			15			V/mV
v <sub>O</sub>	Output Voltage Swing	$V_S = \pm 15V$ , $R_L = 10k\Omega$	±12	±13		±12	±13		±12	±13		Volts
•0	Output Voltage Swilig	$V_S = \pm 15V$ , $R_L = 2k\Omega$	±10	±12		±10	±12		±10	±12		Voits
V <sub>CM</sub>	Input Common-Mode Voltage Range	V <sub>S</sub> = ±15V	±11	+15.1 -12			+15.1 -12		±11	+15.1 -12	r	Volts
CMRR	Common-Mode Rejection Ratio		85	100		85	100		80	100		dB
PSRR	Supply Voltage Rejection Ratio	(Note 6)	85	100		85	100		80	100		dB

DC CHARACTERISTICS	$T_{\Delta} = 2$	25°C, Vs	= ±15V)
--------------------	------------------	----------	---------

	LF155A LF155		LF3	55	LF15		LF350	6A/356	LF19 LF15	57A 7/257	LF357	A/357		
Parameters	Тур.	Max.	Тур.	Max.	Typ.	Max.	Тур.	Max.	Тур.	Max.	Тур.	Max.	Units	
Supply Current	2.0	4.0	2.0	4.0	5.0	7.0	5.0	10	5.0	7.0	5.0	10	mA	


#### AC CHARACTERISTICS (TA = 25°C, VS = ±15V)

Parameters	Description	Test Conditions	LF155/255/ LF355 Typ.	LF156/256 Min.	LF156/256/ LF356 Typ.	LF157/257 Min.	LF157/257 LF357 Typ.	Units
0.0		LF155/6: A <sub>V</sub> = 1,	5.0	7.5	12			V/µs
SR Slew Rate	LF157: A <sub>V</sub> = 5				30	50	V/µs	
GBW	Gain-Bandwidth Product		2.5		5.0		, 20	MHz
t <sub>s</sub>	Settling Time fo 0.01%	(Note 7)	4.0		1.5		1.5	μs
en	Equivalent Input Noise Voltage	R <sub>S</sub> = 100Ω f = 100Hz	25		15		15	nV/√Hz
· ·		f = 1000Hz	20		12		12	
in	Equivalent Input	f = 100Hz	0.01		0.01		0.01	pA/√Hz
'n	Noise Current	f = 1000Hz	0.01		0.01		0.01	pA/VHz
CIN	Input Capacitance		3.0		3.0		3.0	pF

Notes: 1. The TO-99 package must be derated based on a thermal resistance of 150°C/W junction to ambient or 45°C/W junction to case; for the DIP package, the device must be derated based on thermal resistance of 175°C/W junction to ambient.

- 2. Unless otherwise specified the absolute maximum negative input voltage is equal to the negative power supply voltage.
- 3. These specifications apply for  $\pm 15V \le V_S \le \pm 20V$ ,  $-55^{\circ}C \le T_A \le +125^{\circ}C$  and  $T_{HIGH} = +125^{\circ}C$  unless otherwise stated for the LF155A/6A/7A and the LF155/6/7. For the LF255/6/7, these specifications apply for  $\pm 15V \le V_S \le \pm 20V$ ,  $-25^{\circ}C \le T_A \le +85^{\circ}C$  and  $T_{HIGH} = 85^{\circ}C$  unless otherwise stated. For the LF355A/6A/7A, these specifications apply for  $\pm 15V \le V_S \le \pm 20V$ ,  $0^{\circ}C \le T_A \le +70^{\circ}C$  and  $T_{HIGH} = +70^{\circ}C$ , and for the LF355/6/7 these specifications apply for  $V_S = \pm 15V$  and  $0^{\circ}C \le T_A \le +70^{\circ}C$ .  $V_{OS}$ ,  $I_B$  and  $I_{OS}$  are measured at  $V_{CM} = 0$ .
- 4. The Temperature Coefficient of the adjusted input offset voltage changes only a small amount (0.5 µV/°C) typically) for each mV of adjustment from its original unadjusted value. Common-mode rejection and open loop voltage gain are also unaffected by offset adjustment.
- 5. The input bias currents are junction leakage currents which approximately double for every 10°C increase in the junction temperature T<sub>j</sub>. Due to limited production test time, the input bias currents measured are correlated to junction temperature. In normal operation the junction temperature rises above the ambient temperature as a result of internal power dissipation, Pd. T<sub>j</sub> = T<sub>A</sub> + Θ<sub>jA</sub>Pd where Θ<sub>jA</sub> is the thermal resistance from junction to ambient. Use of a heat sink is recommended if input bias current is to be kept to a minimum.
- 6. Supply Voltage Rejection is measured for both supply magnitudes increasing or decreasing simultaneously, in accordance with common practice.
- 7. Settling time is defined here, for a unity gain inverter connection using 2 k $\Omega$  resistors for the LF155/6. It is the time required for the error voltage (the voltage at the inverting input pin on the amplifier) to settle to within 0.01% of its final value from the time a 10V step input is applied to the inverter. For the LF157,  $A_V = -5$ , the feedback resistor from output to input is  $2k\Omega$  and the output step is 10V (See Settling Time Test Circuit, page 9).

#### TYPICAL DC PERFORMANCE CHARACTERISTICS



#### TYPICAL AC PERFORMANCE CHARACTERISTICS

Gain Bandwidth

5


4


V<sub>S</sub> = ±10V


V<sub>S</sub> = ±15V


V<sub>S</sub> = ±20V


AMBIENT TEMPERATURE - °C


































#### TYPICAL AC PERFORMANCE CHARACTERISTICS (Cont.)
































#### APPLICATION HINTS

The LF155/6/7 series are op amps with JFET input devices. These JFETs have large reverse breakdown voltages from gate to source and drain eliminating the need for clamps across the inputs. Therefore large differential input voltages can easily be accomodated without a large increase in input current. The maximum differential input voltage is independent of the supply voltages. However, neither of the input voltages should be allowed to exceed the negative supply as this will cause large currents to flow which can result in a destroyed unit.

Exceeding the negative common-mode limit on either input will cause a reversal of the phase to the output and force the amplifier output to the corresponding high or low state. Exceeding the negative common-mode limit on both inputs will force the amplifier output to a high state. In neither case does a latch occur since raising the input back within the common-mode range again puts the input stage and thus the amplifier in a normal operating mode.

Exceeding the positive common-mode limit on a single input will not change the phase of the output however, if both inputs exceed the limit, the output of the amplifier will be forced to a high state.

These amplifiers will operate with the common-mode input voltage equal to the positive supply. In fact, the commonmode voltage can exceed the positive supply by approximately 100 mV independent of supply voltage and over the full operating temperature range. The positive supply can therefore be used as a reference on an input as, for example, in a supply current monitor and/or limiter.

Precautions should be taken to ensure that the power supply for the integrated circuit never becomes reversed in polarity or that the unit is not inadvertently installed backwards in a socket as an unlimited current surge through the resulting forward diode within the IC could cause fusing of the internal conductors and result in a destroyed unit.

Because these amplifiers are JFET rather than MOSFET input op amps they do not require special handling.

All of the bias currents in these amplifiers are set by FET current sources. The drain currents for the amplifiers are therefore essentially independent of supply voltage.

As with most amplifiers, care should be taken with lead dress, component placement and supply decoupling in order to ensure stability. For example, resistors from the output to an input should be placed with the body close to the input to minimize "pickup" and maximize the frequency of the feedback pole by minimizing the capacitance from the input to ground.


A feedback pole is created when the feedback around any amplifier is resistive. The parallel resistance and capacitance from the input of the device (usually the inverting input) to ac ground set the frequency of the pole. In many instances the frequency of this pole is much greater than the expected 3 dB frequency of the closed loop gain and consequently there is negligible effect on stability margin. However, if the feedback pole is less than approximately six times the expected 3 dB frequency a lead capacitor should be placed from the output to the input of the op amp. The value of the added capacitor should be such that the RC time constant of this capacitor and the resistance it parallels is greater than or equal to the original feedback pole time constant.

#### TYPICAL CIRCUIT CONNECTIONS AND PAD LAYOUT

#### Vos Adjustment

# 25 kΩ LF155/6/

#### **Driving Capacitive Loads**




Due to a unique output stage design these amplifiers have the ability to drive large capacitive loads and still maintain stability.

C<sub>1</sub> Max. ≥ 0.01 μF Overshoot ≤ 20% Settling time  $(t_s) \ge 5.0 \mu s$ 


Vos is adjusted with a 25 k potentiometer. The potentiometer wiper is connected to V+

#### A Large Power BW Amplifier (LF157)



For distortion ≤ 1% and a 20Vp-p Vout swing, power bandwidth is: 500kHz.


#### Settling Time Test Circuit



Settling time is tested with the LF155/156 connected as unity gain converter and LF157 connected for  $A_V = -5.0$ Output = 10V step

\*Ay = -5.0 for LF157

#### Metallization and Pad Layout



75 x 45 Mils

# Am216/316·Am216A/316A

**Compensated, High-Performance Operational Amplifier** 


#### **Distinctive Characteristics**

- The Am216/Am216A/Am316/Am316A are functionally, electrically, and pin-for-pin equivalent to the National LM216/LM216A/LM316/LM316A.
- Low input bias currents: 50pA
- Low input offset currents: 15pA
- Low power consumption: 3mW
- Internal frequency compensation
- Offset nulling provisions


- 100% reliability assurance testing in compliance with MIL-STD-883.
- Electrically and optically inspected dice for assemblers of hybrid products.
- Available in metal can, hermetic dual-in-line and flat packages.

#### **FUNCTIONAL DESCRIPTION**

The Am216/Am216A/Am316/Am316A are compensated high performance operational amplifiers featuring extremely low input-current errors. High input impedance achieved using supergain transistors in a Darlington input stage produces input bias currents that are equal to high quality FET amplifiers. These devices are internally frequency compensated and provision is made for offset adjustment with a single potentiometer.



## TYPICAL APPLICATIONS Connection of Input Guards and Offset Null




Inverting Amplifier

\*Use to compensate for large source resistances.

INPUT Am216 OUTPUT

Follower




Non-Inverting Amplifier

NOTE: R<sub>1</sub>R<sub>2</sub> Must be LOW impedance

#### ORDERING INFORMATION

Part	Package	Temperature	Order
Number	Type	Range	Number
Am316	DIP	0°C to +70°C	LM316D
	Metal Can	0°C to +70°C	LM316H
	Flat Pak	0°C to +70°C	LM316F
	Dice	0°C to +70°C	LD316
Am361A	DIP	0°C to +70°C	LM316AD
	Metal Can	0°C to +70°C	LM316AH
	Flat Pak	0°C to +70°C	LM316AF
	Dice	0°C to +70°C	LD316A
Am216	DIP	-25°C to +85°C	LM216D
	Metal Can	-25°C to +85°C	LM216H
	Flat Pak	-25°C to +85°C	LM216F
	Dice	-25°C to +85°C	LD216
Am216A	DIP	-25°C to +85°C	LM216AD
	Metal Can	-25°C to +85°C	LM216AH
	Flat Pak	-25°C to +85°C	LM216AF
	Dice	-25°C to +85°C	LD216A

#### CONNECTION DIAGRAMS Top Views



#### Am216/316 • Am216A/316A

#### **MAXIMUM RATINGS**

Supply Voltage	±20 V
Power Dissipation (Note 1)	500 mW
Differential Input Current (Note 2)	±10 mA
Input Voltage (Note 3)	±15 V
Output Short-Circuit Duration	Indefinite
Operating Temperature Range	
Am216/Am216A	25°C to 85°C
Am316/Am316A	0°C to 70°C
Storage Temperature Range	-65°C to 150°C
Lead Temperature (Soldering, 10 sec.)	300°C

#### **ELECTRICAL CHARACTERISTICS** ( $T_A = 25^{\circ}C$ unless otherwise specified) (Note 4)

rameter e definitions)	Conditions	Am216	Am216A	Am316	Am316A	Units
Input Offset Voltage		10	3	10	3	mV
Input Offset Current		50	15	50	15	pA
Input Bias Current		150	50	150	50	pA
Input Resistance		1	5	1	5	GΩ
Supply Current		0.8	0.6	0.8	0.6	mA
Large Signal Voltage Gain	V <sub>S</sub> = ±15V, V <sub>OUT</sub> = ±10V R <sub>L</sub> ≥ 10kΩ	20	40	20	40	V/mV
The Following Specifications Apply (	Over The Operating Temperature Ran	ges				
Input Offset Voltage		15	6	15	6	mV
Input Offset Current		100	30	100	30	pA
Input Bias Current		250	100	250	100	pA
Supply Current	TA = TMAX.		0.5		0.5	mA
Large Signal Voltage Gain	$V_S = \pm 15V$ , $V_{OUT} = \pm 10V$ $R_L \ge 10 \text{ k}\Omega$	10	20	15	30	V/mV
Output Voltage Swing	V <sub>S</sub> = ±15V, R <sub>L</sub> = 10kΩ	±13	±13	±13	±13	V
Input Voltage Range	V <sub>S</sub> = ±15V	±13	±13	±13	±13	V
Common Mode Rejection Ratio		80	80	80	80	dB
Supply Voltage Rejection Ratio		80	80	80	80	dB


Derate Metal Can package at 6.8 mW/°C for operation at ambient temperatures above 75°C and the Dual-In-Line package at 9 mW/°C for operation at ambient temperatures above 95°C, and the Flat Package at 5.4 mW/°C for operation at ambient temperatures above 57°C.
 The inputs are shunted with back-to-back diodes for overvoltage protection. Therefore, excessive current will flow if a differential input voltage


in excess of 1 V is applied between the inputs unless some limiting resistance is used.


<sup>3.</sup> For supply voltages less than  $\pm$  15 V, the maximum input voltage is equal to the supply voltage. 4. Unless otherwise specified, these specifications apply for supply voltages from  $\pm$ 5 V to  $\pm$ 20 V.


# 7


#### TYPICAL PERFORMANCE CHARACTERISTICS

































#### ADDITIONAL APPLICATION INFORMATION

#### **GUARDING**

Extra care must be taken in the assembly of printed circuit boards to take full advantage of the low input currents of the Am216 amplifier. Boards must be thoroughly cleaned with TCE or alcohol and blown dry with compressed air. After cleaning, the boards should be coated with epoxy or silicone rubber to prevent contamination.


Even with properly cleaned and coated boards, leakage currents may cause trouble at 125°C, particularly since the input pins are adjacent to pins that are at supply potentials. This leakage can be significantly reduced by using guarding to lower the voltage difference between the inputs and adjacent metal runs. Input guarding of the 8-lead TO-99 package is accomplished by using a 10-lead pin circle, with the leads of the device formed so that the holes adjacent to the inputs are empty when it is inserted in the board. The guard, which is a conductive ring surrounding the inputs, is connected to a low-impedance point that is at approximately the same voltage as the inputs. Leakage currents from high-voltage pins are then absorbed by the guard.

The pin configuration of the dual-in-line package is designed to facilitate guarding, since the pins adjacent to the inputs are not used (this is different from the standard 741 and 101A pin configuration.)



Note: Board layout for input Guarding with TO-99 package.

#### Metallization and Pad Layout



62 x 72 Mils

# Am715/715C

#### **High-Speed Operational Amplifier**


**Description:** The Am715 and Am715C high-speed operational amplifiers are functionally, electrically, and pin-for-pin equivalent to the Fairchild  $\mu$ A715 and  $\mu$ A715C. Both are available in the hermetic metal can, dual-in-line, and flat packages.

**Distinctive Characteristics:** 100% reliability assurance testing including high-temperature bake, temperature cycling, centrifuge and fine leak hermeticity testing in compliance with MIL-STD-883.


Electrically tested and optically inspected dice for the assemblers of hybrid products.


#### **FUNCTIONAL DESCRIPTION**

The Am715 is a differential input, single-ended output operational amplifier having wide bandwidth and high slew rate. It has internal lead compensation and four points for external lag compensation networks, providing many possible combinations of frequency compensation. In addition, a point is brought out for use with an external diode to prevent latch-up in voltage follower applications.



#### **APPLICATIONS**





#### ORDERING INFORMATION

Part	Package	Temperature	Order
Number	Type	Range	Number
Am715C	Metal Can	0°C to +70°C	715HC
	DIP	0°C to +70°C	715DC
	Dice	0°C to +70°C	715XC
Am715	Metal Can	-55°C to +125°C	715HM
	DIP	-55°C to +125°C	715DM
	Flat Pak	-55°C to +125°C	715FM
	Dice	-55°C to +125°C	715XM

#### CONNECTION DIAGRAMS Top Views Dual-In-Line Metal Can COMP 1A 14 H COMP 28 COMP 18 13 E v i COMP 2A CASCODE F NON-INVERTI NOTES: Flat Package (1) On Metal Can, pin 5 is connected to case (2) On DIP, pin10 is connected to bottom of package. COMP 2A (3) On Flat Package, pin 5 is connected to bottom of package.

#### Am715/715C

#### **MAXIMUM RATINGS**

Supply Voltage	±18 V
Internal Power Dissipation (Note 1)	500 mW
Differential Input Voltage	±6 V
Input Voltage (Note 2)	±15 V
Operating Temperature Range Am715C Am715	0°C to +70°C −55°C to +125°C
Storage Temperature Range	-65°C to +150°C
Lead Temperature (Soldering, 60 sec.)	300°C

#### **ELECTRICAL CHARACTERISTICS** ( $V_s = \pm 15 \text{ V}, T_A = 25 ^{\circ}\text{C}$ unless otherwise specified)


Parameter		Δ	m7150			Am715		
(see definitions)	Conditions	Min	Тур	Max	Min	Тур	Max	Units
Input Offset Voltage	$R_S \leq 10 \text{ k}\Omega$		2.0	7.5		2.0	5.0	mV
Input Offset Current			70	250		70	250	nA
Input Bias Current			0.4	1.5		0.4	0.75	μΑ
Input Resistance			1.0			1.0		МΩ
Input Voltage Range		±10	±12		±10	±12		V
Common Mode Rejection Ratio	$R_S \leq 10 \text{ k}\Omega$	74	92		74	92		dB
Supply Voltage Rejection Ratio	$R_S \leq 10 \text{ k}\Omega$		70	400		70	300	μV/V
Large Signal Voltage Gain	$R_L \ge 2 k\Omega$ , $V_{out} = \pm 10 V$	10	30		15	30		V/mV
Output Voltage Swing	$R_L \geq 2 k\Omega$	±10	±13		±10	±13		٧
Output Resistance			75			75		Ω
Supply Current			5.5	10		5.5	7.0	mA
Power Consumption			165	300		165	210	mW
Transient Response (Voltage Risetime Follower) Overshoot	$V_{\text{out}} = \pm 200 \text{ mV},$ $R_{\text{L}} = 2 \text{ k}\Omega, C_{\text{L}} = 30 \text{ pF}$		30 30	75 50		30 30	60 40	ns %
Slew Rate		10	65 40 20		15	65 40 20		V/μs V/μs V/μs
The Following Specifications App	oly Over The Operating Temperature Range	s						
Input Offset Voltage	$R_{S} \leq 10 \text{ k}\Omega$	-		10			7.5	mV
Input Offset Current	$T_A = T_{A \text{ max}}$ $T_A = T_{A \text{ min}}$			250 750			250 800	nA nA
Input Bias Current	$T_A = T_{A \text{ max}}$ $T_A = T_{A \text{ min}}$			1.5 7.5			0.75 4.0	μ <b>Α</b> μ <b>Α</b>
Common Mode Rejection Ratio	$R_S \le 10 \text{ k}\Omega$	74			74			dB
Supply Voltage Rejection Ratio	$R_S \leq 10 \text{ k}\Omega$			400			300	μV/V
Large Signal Voltage Gain	$R_L \ge 2 k\Omega$ , $V_{out} = \pm 10 V$	8.0			10			V/mV
Output Voltage Swing	$R_L \ge 2 k\Omega$	±10			±10			٧


Notes: 1. Derate Metal Can package at 6.8 mW/°C for operation at ambient temperatures above 75°C and the Dual-In-Line package at 9 mW/°C for operation at ambient temperatures above 95°C, the Flat Package at 5.4 mW/°C for operation at ambient temperatures above 57°C.
 For supply voltages less than ±15 V, the maximum input voltage is equal to the supply voltage.

# $\mathbf{Z}$

#### **PERFORMANCE CURVES**


#### Voltage Follower






The high gain and large bandwidth of the Am715 make it mandatory to observe the following precautions in using the device, as is the case with any high frequency amplifier. Circuit layout should be arranged to keep all lead lengths as short as possible and the output separated from the inputs and frequency compensation pins. The values of the feedback and source impedances should be kept small to reduce the effect of stray capacitance of the inputs. The power supplies must be bypassed to ground at the supply leads of the amplifier with low inductance capacitors. Capacitive loading must be kept to an absolute minimum, since the amplifier cannot tolerate more than 30 pF directly at its output with full feedback.


Follower & X1 Inverter Positive Large-Signal Pulse Response




X1 Inverter Small-Signal Pulse Response




Follower & X1 Inverter Negative Large-Signal Pulse Response



Voltage Follower Small-Signal Pulse Response





# Am725/725C

#### **Instrumentation Operational Amplifiers**

#### **Description:**


The Am725 and Am725C monolithic operational amplifiers are functionally, electrically and pin-for-pin equivalent to the Fairchild 725 and 725C. They are available in the hermetic metal can and DIP packages.

**Distinctive Characteristics:** 100% reliability assurance testing including high-temperature bake, temperature cycling, centrifuge and fine leak hermeticity testing in compliance with MIL STD 883.


Electrically tested and optically inspected dice for the assemblers of hybrid products.

#### **FUNCTIONAL DESCRIPTION**

The 725/725C are instrumentation operational amplifiers. Device design has been optimized to provide low noise voltage, low offset voltage, low offset voltage drift and high common mode rejection. The 725 is offset voltage adjustable and is pin-for-pin compatible with the 108 and 101A amplifiers. However, additional frequency compensation components are required and should be determined by the desired closed loop gain.




# APPLICATION Thermocouple Amplifier



#### ORDERING INFORMATION

Part Number	Package Type	Temperature Range	Order Number
	TO-99	0°C to +70°C	725HC
Am725C	DIP	$0^{\circ}$ C to $+70^{\circ}$ C	725DC
A11723C	Molded DIP	0°C to +70°C	725CN
	Dice	0°C to +70°C	725XC
	TO-99	-55°C to +125°C	725HM
Am725	DIP	$-55^{\circ}$ C to $+125^{\circ}$ C	725DM
	Dice	$-55^{\circ}$ C to $+125^{\circ}$ C	725XM



#### Am725/725C

#### **MAXIMUM RATINGS**

Supply Voltage	±22V
Internal Power Dissipation (Note 1)	500 mW
Differential Input Voltage	±5V
Input Voltage (Note 2)	±22V
Operating Temperature Range Am725 Am725C	-55°C to +125°C 0°C to +70°C
Storage Temperature Range	−65°C to +150°C
Lead Temperature (Soldering, 60 sec.)	300°C


#### ELECTRICAL CHARACTERISTICS (V<sub>S</sub> = ±15V, T<sub>A</sub> = 25°C unless otherwise specified)

Parameter	Test Conditions	Min	Am725C Typ	Max	Min	Am725 Typ	Max	Units
Input Offset Voltage (Without external trim)	R <sub>S</sub> ≤10 kΩ		0.5	2.5		0.5	1.0	mV
Input Offset Current			3.0	35		2.0	20	nA
Input Bias Current		<del> </del>	50	125		42	100	nA
Input Noise Voltage	f <sub>O</sub> = 10Hz f <sub>O</sub> = 100Hz f <sub>O</sub> = 1kHz		15 12 8.0			15 9.0 8.0		nV/√/ nV/√/ nV/√/
Input Noise Current	f <sub>O</sub> = 10Hz f <sub>O</sub> = 100Hz f <sub>O</sub> = 1kHz		1.0 0.8 0.6			1.0 0.3 0.15		pA/√l pA/√l pA/√l
Input Resistance			3.0			1.5		MΩ
Input Voltage Range		±13.5	±14		± 13.5	±14		V
Large Signal Voltage Gain	$R_L \ge 2k\Omega$ $V_{OUT} = \pm 10V$	0.25	3.0		1.0	3.0		V/μ\
Common Mode Rejection Ratio	R <sub>S</sub> ≤10kΩ	96	120		110	120		dB
Power Supply Rejection Ratio	R <sub>S</sub> ≤10kΩ		2.0	35		2.0	10	μV/\
Output Voltage Swing	R <sub>L</sub> ≥10kΩ R <sub>L</sub> ≥2kΩ	±12 + ±10	±13 ±13		±12 ±12	±13.5 ±13.5		V
Output Resistance			150			150		Ω
Power Consumption			80	150		80	105	mW
The Following Specifications	Apply Over The Opera	ting Temper	ature Ran	ges				
Input Offset Voltage (Without external trim)	R <sub>S</sub> ≤10kΩ		8.0	3.5			1.5	mV
Average Temperature Coefficient of Input Offset Voltage (Without external trim)	R <sub>S</sub> = 50Ω		1.2			2.0	5.0	μV/°
Average Temperature Coefficient of Input Offset Voltage (With external trim)	R <sub>S</sub> = 50Ω		0.5			0.6		μV/°
Input Offset Current	- TA(max) TA(min)		25 100	125 250		20 80	100 200	nA nA
Average Temperature Coefficient of Input Offset Current			25			25	150	pA/°
Input Bias Current	TA(max) TA(min)		25 100	125 250		20 80	100 200	nA nA
Large Signal Voltage Gain	$R_L \ge 2k\Omega T_A(max)$ $R_L \ge 2k\Omega, T_A(min)$	0.125 0.125			1.0 0.25			V/μ\
Common Mode Rejection Ratio	R <sub>S</sub> ≤10kΩ		115		100			dB
Power Supply Rejection Ratio	R <sub>S</sub> ≤10kΩ		20				20	μV/\
Output Voltage Swing	R <sub>L</sub> ≥2kΩ	±10	±13		±10			V

Notes: 1. Derate at  $6.8 \text{ mW/}^{\circ}\text{C}$  for operation at ambient temperatures above  $75^{\circ}\text{C}$ .


2. For supply voltages less than  $\pm 22 \text{ V}$ , the absolute maximum input voltage is equal to the supply voltage.

#### **PERFORMANCE CURVES**



#### PERFORMANCE CURVES Input Offset Current As A Function Of Temperature Input Bias Current As A Function Of Temperature Input Offset Voltage Drift As A Function Of Time Ę V<sub>S</sub> = ±15 \ CHANGE IN NULLED OFFSET VOLTAGE INPUT OFFSET CURRENT - nA INPUT BIAS CURRENT -- nA 80 6 ±20 V 5 60 40 3 2 20 20 60 100 140 100 -60 -20 .01 0.1 10 100 1000 -60 -20 20 60 140 .001 TEMPERATURE - °C TIME (HOURS) TEMPERATURE - °C Input Noise Voltage As A Function Of Frequency Input Noise Current As A Function Of Frequency **Broadband Noise For** Various Bandwidths 100 10-22 – A<sup>2</sup>/Hz V<sub>S</sub> = ±15 V T<sub>A</sub> = 25°C ±15 \ TOTAL NOISE VOLTAGE REFERRED TO INPUT - µVrms MEAN SQUARE NOISE VOLTAGE $10^{-23}$ CURRENT 10 100 kH NOISE 10-2 10 Hz 10 kHz MEAN SQUARE 10 10-24 10 Hz 0.1 **L** 10-2 10 100 k FREQUENCY -- Hz FREQUENCY - Hz SOURCE RESISTANCE – $\Omega$ Supply Voltage Rejection Ratio As A Function Of Noise Figure Narrow Band Spot Noise As A Function Of **Figure Contours** Source Resistance Temperature POWER SUPPLY REJECTION RATIO - µV/V 100 10 V<sub>S</sub> = ±15 V T<sub>A</sub> = 25°C f = 1kHz V<sub>S</sub> = ±15 V 12 SOURCE RESISTANCE - $\Omega$ 10 10 VOISE FIGURE 6 5.0 dB = 25°C 100 0 L 100 10 k -60 60 100 140 10 1k 10 k 100 k -2020 SOURCE RESISTANCE - Ω TEMPERATURE - °C FREQUENCY - Hz Common Mode Rejection Ratio As A Function Of Common Mode Rejection Ratio As A Function Of Frequency Supply Rejection As A **Function Of Frequency** Temperature = ±15 V V<sub>S</sub> = ±15 V REQ COMPENSATION COMMON MODE REJECTION RATIO A<sub>VCL</sub> = 1 A<sub>VCL</sub> = 1 COMMON MODE REJECTION RATIO SUPPLY REJECTION - µV/V 120 ±15 V 10 10 100 80 10 10 60 -60 100 10 100 10 k .100 k TEMPERATURE - °C FREQUENCY - Hz FREQUENCY - Hz

Metallization and Pad Layout



# Am741/741C/741A/741E

Frequency-Compensated Operational Amplifier

#### Description:

The Am741 Series Frequency Compensated Operational Amplifiers are functionally, electrically, and pin-for-pin equivalent to the Fairchild  $\mu$ 741 series. The are available in the hermetic metal can, flat package, and dual-in-line packages as well as plastic dual-in-line.

The Am741A and Am741E are tested to the electrical characteristics of the current revision of MIL-M-38510/10101.


#### Distinctive Characteristics:

100% reliability assurance testing including high-temperature bake, temperature cycling, centrifuge and fine leak hermeticity testing in compliance with MIL-STD-883.

Electrically tested and optically inspected dice for the assemblers of hybrid products.

#### **FUNCTIONAL DESCRIPTION**

The Am741 series are differential input, class AB output amplifiers intended for general purpose applications. They are protected against faults at input and output, and require no external components for frequency compensation.





#### **APPLICATIONS**

#### DIFFERENTIATOR

Am741

#### **UNITY GAIN VOLTAGE FOLLOWER**





INTEGRATOR

	ORDERING	INFORMATION	
Part	Package	Temperature	Order
Number	Type	Range	Number
Am741C	Metal Can	0°C to +70°C	741HC
	Hermetic DIP	0°C to +70°C	741DC
	Dice	0°C to +70°C	741XC
Am741	Metal Can	-55°C to +125°C	741HM
	Hermetic DIP	-55°C to +125°C	741DM
	Flat Pack	-55°C to +125°C	741FM
	Dice	-55°C to +125°C	741XM
Am741E	Metal Can	0°C to +70°C	741EHC
	Hermetic DIP	0°C to +70°C	741EDC
Am741A	Metal Can	-55°C to +125°C	741AHM
	Hermetic DIP	-55°C to +125°C	741ADM
	Flat Pack	-55°C to +125°C	741AFM

OOUTPUT

# CONNECTION DIAGRAMS Top Views Dual-In-Line Metal Can OFFSET NULL A 3 13 NC OFFSET NULL B 12 NC INVESTING 1 12 NC INVESTING 1 12 NC INVESTING 3 NC INVESTI

#### **MAXIMUM RATINGS**

Supply Voltage	
Am741/741A/741E	±22 V
Am741C	±18 V
Internal Power Dissipation (Note 1)	500 mW
Differential Input Voltage	±30 V
Voltage between Offset Null and V	±0.5 V
Input Voltage (Note 2)	±15 V
Output Short-Circuit Duration (Note 3)	Indefinite
Operating Temperature Range	
Am741/741A	-55°C to +125°C
Am741C/741E	0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Lead Temperature (Soldering, 60 sec.)	300°C

**ELECTRICAL CHARACTERISTICS** ( $V_s=\pm 15~V,\, T_A=25^{\circ}C$  unless otherwise specified)

Parameter		Am741C						
(see definitions)	Conditions	Min.	Тур.	Max.	Min.	Тур.	Max.	Units
Input Offset Voltage	$R_S \leq 10 \text{ k}\Omega$		2.0	6.0		1.0	5.0	mV
Input Offset Current			20	200		20	200	nA
Input Bias Current			80	500		80	500	nA
Input Resistance		0.3	2.0		0.3	2.0		MΩ
Input Capacitance			1.4			1.4		pF
Offset Voltage Adjustment Range			±15			±15		mV
Input Voltage Range		±12	±13		±12	±13		V
Large-Signal Voltage Gain	$R_L \ge 2 k\Omega$ , $V_{out} = \pm 10 V$	20	200		50	200		V/m\
Output Resistance			75			75		Ω
Output Short-Circuit Current			25			25		mA
Supply Voltage Rejection Ratio	$R_{S} \leq 10 \text{ k}\Omega$		30	150		30	150	μV/V
Common Mode Rejection Ratio	$R_S \leq 10 \ k\Omega$	70	90		70	90		dB
Supply Current			1.7	2.8		1.7	2.8	mA
Power Consumption			50	85		50	85	mW
Transient Response (unity gain) Risetime Overshoot	$\label{eq:Vin} \mathbf{V}_{\text{in}} = 20 \text{ mV}, \ \mathbf{R}_{\text{L}} = 2 \text{ k}\Omega, \ \mathbf{C}_{\text{L}} \leq 100 \text{ pF}$		0.3 5.0			0.3 5.0		μs %
Slew Rate	$R_{L} \geq 2 k\Omega$	0.3	0.4		0.3	0.4		V/μs
The Following Specifications Appl	y Over The Operating Temperature Range	es			<u></u>			
Input Offset Voltage	$R_S \le 10 \text{ k}\Omega$			7.5			6.0	mV
Input Offset Current	T <sub>A(max)</sub> T <sub>A(min)</sub>		9.0 35	300 300		7.0 85	200 500	nA nA
Input Bias Current	T <sub>A(max)</sub> T <sub>A(min)</sub>		0.04 0.13	0.8 0.8		0.03 0.3	0.5 1.5	μ <b>Α</b> μ <b>Α</b>
Input Voltage Range		±12	±13		±12	±13		V
Common Mode Rejection Ratio	$R_S \le 10 \text{ k}\Omega$	70	90		70	90		dB
Supply Voltage Rejection Ratio	$R_S \leq 10 \ k\Omega$		30	150		30	150	μV/V
Large-Signal Voltage Gain	$R_L \ge 2 k\Omega$ , $V_{out} = \pm 10 V$	15			25			V/m¹
Output Voltage Swing	$R_L \ge 10 \text{ k}\Omega$ $R_L \ge 2 \text{ k}\Omega$	±12 ±10	±14 ±13		±12 ±10	±14 ±13		V V
Supply Current	T <sub>A(max)</sub> T <sub>A(min)</sub>		1.6 1.8	3.3 3.3		1.5 2.0	2.5 3.3	mA mA
Power Consumption	T <sub>A(max)</sub> T <sub>A(min)</sub>		48 54	100 100		45 60	75 100	mW mW

Derate Metal Can package at 6.8 mW/°C for operation at ambient temperatures above 75°C, the Dual In-Line package at 9 mW/°C for operation at ambient temperatures above 95°C, and the Flat Package at 5.4 mW/°C for operation at ambient temperatures above 57°C.
 For supply voltages less than ±15V, the maximum input voltage is equal to the supply voltage.
 Short circuit may be to ground or either supply. Rating applies to +125°C case temperature or +75°C ambient temperature.

#### Am741/741C/741A/741E

Parameters (see definitions)	S ( $V_S = \pm 15V$ , $T_A = 25^{\circ}C$ unless otherwise specificant Conditions	Min.	Тур.	Max.	Units	
Input Offset Voltage	R <sub>S</sub> ≤ 50Ω		0.8	3.0	mV	
Input Offset Current			3.0	30	nA	
Input Bias Current (Note 5)			30	110	nA	
Power Supply Rejection Ratio (Note 6)	$V_S = +10, -20; V_S = +20, -10V, R_S = 50\Omega$		15	50	μV/V	
Common Mode Rejection	V <sub>CM</sub> = ±15V	80			dB	
Output Short Circuit Current	$\pm V_{CC} = \pm 15V$ , $V_O = \pm 15V$ Short to Other Supply	9		40	mA	
Power Dissipation		10		150	mW .	
Large Signal Voltage Gain	$\pm V_{CC} = \pm 20V; R_L = 2k\Omega, 10k\Omega; V_O = \pm 15V$	50			V/mV	
Transient Response (unity gain)	$\pm V_{CC} = \pm 5V; R_L = 2k\Omega, 10k\Omega; V_O = \pm 2V$	10			V/mV	
Rise Time			0.30	0.8	μς	
Overshoot			5.0	- 20	%	
Adjustment for Input Offset Voltage	(Note 7)	7.5			m۷	
Large Signal Voltage Swing	R <sub>L</sub> = 10kΩ	32			Volts	
	$R_L = 2k\Omega$	30			Volts	
Slew Rate (unity gain)	V <sub>IN</sub> = ±10V	0.3	0.42		V/μs	
Noise	Bandwidth = 5kHz			15	μV RM	
<u> </u>	Bandwidth = 5kHz			40	μV Pea	
The Following Specifications Apply for	Min ≤ T <sub>A</sub> ≤ Max					
Input Offset Voltage				4.0	mV	
Average Input Offset Voltage Drift				15	μV/°C	
1	TA(max)			30	nA	
Input Offset Current	TA(min)			70	nA	
Average Input Offset Current Drift	25°C ≤ T <sub>A</sub> ≤ Max			200	pA/°C	
Average input onset current Difft	Min ≤ T <sub>A</sub> ≤ 25°C			500	pA/°C	
Input Bias Current (Note 5)	TA(max)	1.0		110	nA	
input bias current (Note 5)	T <sub>A</sub> (min)	1.0		265	n'A	
Output Short Circuit Current	TA(max)	9.0		40	mA	
Output Short Circuit Current	TA(min)	9.0		55	mA	
Power Dissipation	TA(max)			135	· mW	
- Ower Dissipation	T <sub>A(min)</sub>			165	mW	
Large Signal Voltage Swing	$R_L = 10k\Omega$	32		<i></i>	Volts	
Large Signal Voltage Swing	$R_L = 2k\Omega$	30		,	Volts	
Large Signal Voltage Gain	$\pm V_{CC} = \pm 20V$ ; R <sub>L</sub> = $2k\Omega$ , $10k\Omega$ ; $V_{O} = \pm 15V$	32			V/mV	
Large Signal Voltage Galli	$\pm V_{CC} = \pm 5V; R_L = 2k\Omega, 10k\Omega; V_O = \pm 2V$	10			V/mV	

Notes: 1. Rating applies to ambient temperatures up to 70°C. Above 70°C ambient derate linearly at 6.3mW/°C for the metal can, 8.3mW/°C for the DIP and 7.1mW/°C for the Flatpak.

2. For supply voltages less than ±15V, the absolute maximum input voltage is equal to the supply voltage.


3. Short circuit may be to ground or either supply. Rating applies to +125°C case temperature or 75°C ambient temperature.


4. T<sub>A(min)</sub> for 741A is -55°C and for 741E is 0°C. T<sub>A(max)</sub> for 741A is +125°C and for 741E is +70°C.


5. Input bias currents are measured individually to specified limits.

6. PSRR measured separately for positive and negative supply to specified limits.
7. V<sub>OS</sub> adjust is measured in both positive and negative direction to the specified limit.


#### PERFORMANCE CURVES










Slew Rate & Transient Response Test Circuit








#### PERFORMANCE CURVES (Cont.)













#### **INVERTING AMPLIFIER**




GAIN	R <sub>1</sub>	R <sub>2</sub>	B.W.	RIN
1 10 100	10 kΩ 1 kΩ 1 kΩ	10 kΩ 10 kΩ 100 kΩ	1 MHz 100 kHz 10 kHz	10 kΩ 1 kΩ 1 kΩ 100 Ω

#### NON-INVERTING AMPLIFIER



GAIN	R <sub>1</sub>	R <sub>2</sub>	B.W.	RIN
10 100	1 kΩ 100 Ω	9 kΩ 9.9 kΩ	100 kHz 10 kHz	400 MΩ 280 MΩ
1000	100 Ω	99.9 kΩ	1 kHz	280 MΩ

#### Metallization and Pad Layout



# Am747/747C/747A/747E

**Dual Frequency-Compensated Operational Amplifiers** 

#### Description:

The Am747 Series Dual Frequency-Compensated Operational Amplifiers are functionally, electrically, and pinfor pin equivalent to the Fairchild µA747 series. They are available in the hermetic metal can, dual-in-line and flat packages as well as plastic dual-in-line.

The Am747A and Am747E are tested to the electrical characteristics of the current revision of MIL-M-38510/ 10102.


#### Distinctive Characteristics:

100% reliability assurance testing including high-temperature bake, temperature cycling, centrifuge and fine leak hermeticity testing in compliance with MIL-STD-883.

Electrically tested and optically inspected dice for the assemblers of hybrid products.


#### FUNCTIONAL DESCRIPTION


The Am747 is a dual Am741 internally compensated operational amplifier. The Am747 Series are differential input, class AB output amplifiers intended for general purpose applications. They are protected against faults at input and output, and require no external components for frequency compensation.




#### **APPLICATIONS**

#### NOTCH FILTER USING THE Am747 AS A GYRATOR







ORDERING INFORMATION						
Part Number	Package Type	Temperature Range	Order Number			
	Hermetic DIP	0°C to +70°C	747DC			
Am747C	Metal Can	$0^{\circ}$ C to $+70^{\circ}$ C	747HC			
Am/4/C	Molded DIP	$0^{\circ}$ C to $+70^{\circ}$ C	747PC			
	Dice	$0^{\circ}$ C to $+70^{\circ}$ C	747XC			
	Hermetic DIP	-55°C to +125°C	747DM			
Am747	Metal Can	–55°C to +125°C	747HM			
Am/4/	Flat Pak	–55°C to +125°C	747FM			
	Dice	-55°C to +125°C	747XM			
A 747F	Hermetic DIP	0°C to +70°C	747EDC			
Am747E	Metal Can	0°C to +70°C	747EHC			
	Hermetic DIP	-55°C to +125°C	747ADN			
Am747A	Metal Can	-55°C to +125°C	747AHN			
	Flat Pak	-55°C to +125°C	747AFN			

# **Dual-In-Line** OUTPUT A OUTPUT ! OFFSET NULL B

# Flat Package OUTPUT

# Metal Can

#### Notes:

CONNECTION DIAGRAMS Top Views

1. On Metal Can,

internally.

- pin 5 is connected to case. 2. On DIP, pin 4 is connected
- to bottom of package.
- 3. On Flat Package, pin 4 is
- connected to bottom of package V<sup>+</sup>A and V<sup>+</sup>B are connected

#### Am747/747C/747A/747E

#### **MAXIMUM RATINGS**

Supply Voltage	
Am747, Am747A, Am747E	±22 V
Am747C	±18 V
Internal Power Dissipation (Note 1)	
DIP, Metal Can	800 mW
Fiat Package	500 mW
Differential Input Voltage	±30 V
Voltage between Offset Null and V <sup>-</sup>	±0.5 V
Input Voltage (Note 2)	±15 V
Output Short-Circuit Duration (Note3)	Indefinite
Operating Temperature Range	
Am747, Am747A	−55°C to +125°C
Am747C, Am747E	0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Lead Temperature (Soldering, 60 sec.)	300°C

ELECTRICAL CHARACTERISTICS—Each Amplifier (V<sub>s</sub> = ±15 V. T<sub>A</sub> = 25°C unless otherwise specified)

Parameter			Am747	C		Am747	•	
(see definitions)	Conditions	Min.	Тур.	Max.	Min.	Тур.	Max.	Units
Input Offset Voltage	$R_S \leq 10 \text{ k}\Omega$		2.0	6.0		1.0	5.0	mV
Input Offset Current			20	200		20	200	nA
Input Bias Current			80	500		80	500	nA
Input Resistance		0.3	2.0		0.3	2.0		MΩ
Input Capacitance			1.4			1.4		pF
Offset Voltage Adjustment Range			±15			±15		mV
Input Voltage Range		±12	±13		±12	±13		V
Large-Signal Voltage Gain	$R_L \ge 2 k\Omega$ , $V_{out} = \pm 10 V$	25	200		50	200		V/mV
Output Resistance			75			75		Ω
Output Short-Circuit Current			25			25		mA
Supply Voltage Rejection Ratio	$R_S \le 10 \text{ k}\Omega$		30	150		30	150	μV/V
Common Mode Rejection Ratio	$R_S \le 10 \text{ k}\Omega$	70	90		70	90		dB
Supply Current			1.7	2.8		1.7	2.8	mA
Power Consumption			50	85		50	85	mW
Transient Response (unity gain) Risetime Overshoot	$\rm V_{in} = 20~mV,~R_L = 2~k\Omega,~C_L \leq 100~pF$		0.3 5.0			0.3 5.0		μ <b>s</b> %
Slew Rate	$R_L \geq 2 k\Omega$	0.3	0.4		0.3	0.4		V/μs
Channel Separation	$R_S = 50 \Omega, R_L \ge 10 \text{ k}\Omega$		120			120		dB
The Following Specifications Appl	y Over The Operating Temperature Range	es	,					h
Input Offset Voltage	$R_S \leq 10 \text{ k}\Omega$			7.5			6.0	mV
Input Offset Current	T <sub>A(max)</sub> T <sub>A(min)</sub>		9.0 35	300 300		7.0 85	200 500	nA nA
Input Bias Current	T <sub>A(max)</sub> T <sub>A(min)</sub>		0.04 0.13	8.0 8.0		0.03 0.3	0.5 1.5	μ <b>Α</b> μ <b>Α</b>
Input Voltage Range		±12	±13		±12	±13		V
Common Mode Rejection Ratio	$R_S \leq 10 \text{ k}\Omega$	70	90		70	90		dB
Supply Voltage Rejection Ratio	$R_S \leq 10 \text{ k}\Omega$		30	150		30	150	μV/V
Large-Signal Voltage Gain	$R_L \ge 2 k\Omega$ , $V_{out} = \pm 10 V$	15			25			V/mV
Output Voltage Swing	$R_L \ge 10 \text{ k}\Omega$ $R_L \ge 2 \text{ k}\Omega$	±12 ±10	±14 ±13		±12 ±10	±14 ±13		V V
Supply Current	T <sub>A(max)</sub> T <sub>A(min)</sub>		1.6 1.8	3.3 3.3		1.5 2.0	2.5 3.3	mA mA
Power Consumption	T <sub>A(max)</sub> T <sub>A(min)</sub>		48 54	100 100		45 60	75 100	mW mW

Derate Metal Can package at 6.8 mW/°C for operation at ambient temperatures above 30°C, the Dual In-Line package at 9 mW/°C for operation at ambient temperatures above 60°C, and the Flat Package at 5.4 mW/°C for operation at ambient temperatures above 57°C.
 For supply voltages less than ±15V, the absolute maximum input voltage is equal to the supply voltage.
 Short circuit may be ground or either supply. Rating applies to 125°C case temperature or +60°C ambient temperature for each side.

#### ELECTRICAL CHARACTERISTICS (V<sub>S</sub> = ±15V, T<sub>A</sub> = 25°C unless otherwise specified) Parameters (see definitions) Conditions Am747A/747E

Parameters (see definitions)	Conditions	Min.	Тур.	Max.	Units
Input Offset Voltage	R <sub>S</sub> ≤ 50Ω		0.8	3.0	mV
Input Offset Current			3.0	30	nA
Input Bias Current (Note 5)			30	110	nA
Power Supply Rejection Ratio (Note 6)	$V_S = +10, -20; V_S = +20, -10V, R_S = 50\Omega$		15	50	μV/V
Common Mode Rejection	V <sub>CM</sub> = ±15V	80			dB
Output Short Circuit Current	$\pm V_{CC} = \pm 15V$ , $V_{O} = \pm 15V$ Short to Other Supply	9		40	mA
Power Dissipation		10		150	mW
	$\pm$ V <sub>CC</sub> = ±20V; R <sub>L</sub> = 2kΩ 10kΩ; V <sub>O</sub> = ±15V	50			V/mV
Large Signal Voltage Gain	$\pm V_{CC} = \pm 5V$ ; $R_L = 2k\Omega \ 10k\Omega$ ; $V_O = \pm 2V$	10	-		V/mV
Transient Response (unity gain) Rise Time			0.30	0.8	μs
Overshoot			5.0	20	%
Adjustment for Input Offset Voltage	(Note 7)	7.5			mV
0. 174.1. 0.	$R_L = 10k\Omega$	32			Volts
Large Signal Voltage Swing	$R_L = 2k\Omega$	30			Volts
Slew Rate (unity gain)	V <sub>IN</sub> = ±10V	0.3	0.42		V/µs
NI. C.	Bandwidth = 5kHz			15	μV RMS
Noise	Bandwidth = 5kHz			3.0 30 110 50 40 150 0.8 20	μV Peak
The Following Specifications Apply fo	r Min ≤ T <sub>A</sub> ≤ Max	,	•		
Input Offset Voltage				4.0	mV
Average Input Offset Voltage Drift	,			15	μV/°C
	TA(max)			30	nA
Input Offset Current	T <sub>A(min)</sub>			70	nA
A Deits	25°C ≤ T <sub>A</sub> ≤ Max			200	pA/°C
Average Input Offset Current Drift	Min ≤ T <sub>A</sub> ≤ 25°C			500	pA/°C
In the Director (Name of Name	T <sub>A(max)</sub>	1.0		110	nA
Input Bias Current (Note 5)	TA(min)	1.0		265	nA
Output Short Circuit Current	TA(max)	9.0		40	mA
Output Short Circuit Current	TA(min)	9.0		55	mA
Power Dissipation	T <sub>A(max)</sub>			135	mW
Power Dissipation	T <sub>A(min)</sub>			165	mW
Large Cional Voltage Coring	R <sub>L</sub> = 10kΩ	32			Volts
Large Signal Voltage Swing	$R_L = 2k\Omega$	30			Volts
Large Signal Voltage Cain	$\pm V_{CC} = \pm 20V; R_L = 2k\Omega, 10k\Omega; V_O = \pm 15V$	32			V/mV
Large Signal Voltage Gain	$\pm V_{CC} = \pm 5V$ ; $R_L = 2k\Omega$ , $10k\Omega$ ; $V_Q = \pm 2V$	10			V/mV

Notes: 1. Rating applies to ambient temperatures up to 70°C. Above 70°C ambient derate linearly at 6.3mW/°C for the metal can, 8.3mW/°C for the DIP and 7.1mW/°C for the Flatpak.

2. For supply voltages less than ±15V, the absolute maximum input voltage is equal to the supply voltage.


3. Short circuit may be to ground or either supply. Rating applies to +125°C case temperature or 75°C ambient temperature.

4. TA(min) for 741A is -55°C and for 741E is 0°C. TA(max) for 741A is +125°C and for 741E is +70°C.


5. Input bias currents are measured individually to specified limits.


6. PSRR measured separately for positive and negative supply to specified limits.

7. VOS adjust is measured in both positive and negative direction to the specified limit.




# PERFORMANCE CURVES (Each Amplifier)





#### Transient Response Test Circuit



#### PERFORMANCE CURVES (Cont.) (Each Amplifier) Input Offset Current Input Offset Current **Power Consumption** As A Function Of Supply Voltage As A Function Of Ambient Temperature As A Function Of **Ambient Temperature** 40 TA = 25°C $V_S = \pm 15V$ Au -Au -70 Ě 120 Am747/747A 30 INPUT OFFSET CURRENT INPUT OFFSET CURRENT 100 60 POWER CONSUMPTION 80 Am747C/747F Am747/747C 20 50 Am747A 60 Am747A/747F 40 40 10 Am747E 20 0 0 10 15 -60 100 -60 -20 20 60 100 140 SUPPLY VOLTAGE - ±V TEMPERATURE - °C TEMPERATURE - °C **Output Voltage Swing Output Short-Circuit Current** Absolute Maximum Power As A Function Of As A Function Of Dissipation As A Function Load Resistance **Ambient Temperature** Of Ambient Temperature 28 35 1200 $V_S = \pm 15V$ $T_A = 25^{\circ}C$ Am747/747A Ψ 26 PEAK-TO-PEAK OUTPUT SWING ě 1000 24 30 METAL CAN SHORT CIRCUIT CURRENT 22 800 POWER DISSIPATION DUAL-IN-LINE 20 25 600 18 20 16 400 14 12 15 200 10 0 ⊾ 25 8 45 65 85 105 125 -60 -20 20 60 100 140 5.0 0.1 0.2 0.5 1.0 2.0 TEMPERATURE - °C TEMPERATURE-°C LOAD RESISTANCE – $k\Omega$ Input Noise Voltage As A Function Of Input Noise Current As A Function Of Broadband Noise For − µVrms Frequency Frequency Various Bandwidths A<sup>2</sup>/Hz 100 10~2 = ±15V∄ ±15V = ±15V = 25°C INPUT 25°C 25°C MEAN SQUARE NOISE CURRENT 10-22 5 VOLTAGE 10 10-2 REFERRED 10 -10 kHz SQUARE \ 10-2 10 TOTAL NOISE 10-25 10k 100 10k 100k 10 100 100 1k 100k 10 100 10 SOURCE RESISTANCE – $\Omega$ FREQUENCY - Hz FREQUENCY - Hz Open Loop Phase Response As A Function Of Frequency Open Loop Voltage Gain **Output Voltage Swing** As A Function Of Frequency As A Function Of Frequency 40 10 0 V<sub>S</sub> = ±15V V<sub>S</sub> = ±15V $V_S = \pm 15V$ $T_A = 25^{\circ}C$ 36 TA = 25°C PEAK-TO-PEAK OUTPUT SWING $T_A = 25 \text{ C}$ $R_L = 10 \text{k}\Omega$ 10 32 8 RL DEGREES 28 VOLTAGE GAIN 24 10 -90 20 10 16 PHASE -12 10 8 4 0 L 100 -18010 10 1k 10k 100k 1M 10M 10 100 1k 10k 100k 1M 100k 1M FREQUENCY - Hz FREQUENCY - Hz FREQUENCY -- Hz

#### PERFORMANCE CURVES (Cont.) (Each Amplifier) Output Resistance As A Function Of Frequency Input Resistance And Common Mode Rejection Input Capacitance As A Ratio As A Function Of Function Of Frequency Frequency 100 100 600 $V_S = \pm 15V$ $T_A = 25^{\circ}C$ $V_S = \pm 15V$ $T_A = 25^{\circ}C$ COMMON MODE REJECTION RATIO 90 C 500 80 NPUT CAPACITANCE OUTPUT RESISTANCE 70 INPUT RESISTANCE 400 60 300 50 40 200 100 30 20 100 10 10k n 0 10k 100k 100 100 100 10 1k 10k 100k 1M 10M FREQUENCY - Hz FREQUENCY -- Hz FREQUENCY -- Hz Frequency Characteristics As A Function Of Supply Voltage Voltage Follower Large-Signal Pulse Response Transient Response 28 10 V<sub>S</sub> = ±15V T<sub>A</sub> = 25°C T<sub>A</sub> = 25°C 24 TRANSIENT 20 RELATIVE VALUE RESPONSE 90% **DUTPUT VOLTAGE** 16 2 12 0 OUTPUT OUTPUT -2 8 Vs = ±15V -4 CLOSED LOOP TA = 25°C INPUT 0.8 BANDWIDTH -6 10% = 2kΩ -8 = 100pFRISE TIME 0 0.5 1.0 1.5 2.0 2.5 0 10 20 30 40 50 60 70 80 90 10 15 TIME - µS TIME $-\mu S$ SUPPLY VOLTAGE - ±V Open Loop Voltage Gain As A Function Of Supply Voltage Frequency Characteristics As A Function Of Ambient Temperature 110 = 25°C V<sub>S</sub> = ±15V 105 TRANSIENT VOLTAGE GAIN-dB 100 RELATIVE VALUE RESPONSE 95 SLEW RATE 1.0 90 85 CLOSED LOOP BANDWIDTH 80 0.6 -60 -20 20 60 100 140 0 2 6 8 10 12 14 16 18 20 SUPPLY VOLTAGE - ±V TEMPERATURE - °C Input Common Mode Voltage Range As A Function Of Supply Voltage Output Voltage Swing As A Function Of Supply Voltage > PEAK-TO-PEAK OUTPUT SWING - V 40 R<sub>L</sub>≥2kΩ 36 COMMON MODE VOLTAGE RANGE 14 32 12 28 10 24 20 16 12 0 15

10

15

SUPPLY VOLTAGE - ±V

20


10

SUPPLY VOLTAGE - ±V

20


#### **ADDITIONAL APPLICATIONS**

#### COMPRESSOR/EXPANDER AMPLIFIERS




#### MAXIMUM COMPRESSION/EXPANSION RATIO = $R_1/R$ (10 k $\Omega$ > R $\geq$ O) DIODES $D_1$ THROUGH $D_4$ ARE MATCHED FD6666 OR EQUIVALENT


#### ANALOG MULTIPLIER



### TRACKING POSITIVE AND NEGATIVE VOLTAGE REFERENCES



#### Metallization and Pad Layout



# SSS725·SSS741·SSS747


**High-Performance Operational Amplifiers** 

#### **Functional Description**

The SSS series are high-performance operational amplifiers designed for systems demanding extremely high accuracy. Superior DC and AC characteristics of low input offset voltage, low input offset current, low input bias current and high large signal voltage gain provide performance comparable to discrete or hybrid modules. The SSS series are functionally, electrically and pin-for-pin equivalent to the PMI SSS series.

#### **Distinctive Characteristics**

- Superior DC and AC characteristics V<sub>OS</sub>, I<sub>OS</sub>, A<sub>VO</sub>, I<sub>B</sub>, CMRR, PSRR
- 100% reliability assurance testing in compliance with MIL-STD-883



#### ORDERING INFORMATION

Order Number	Package Type	Temperature Range
SSS725J	Metal Can	_55°C - +125°C
SSS725BJ	Metal Can	-25°C - +85°C
SSS725EJ	Metal Can	0°C - +70°C
SSS741J	Metal Can	-55°C - +125°C
SSS741CJ	Metal Can	0°C - +70°C
SSS747K	Metal Can	-55°C - +125°C
SSS747P	Hermetic DIP	55°C - +125°C
SSS747M	Flat Pak	−55°C - +125°C
SSS747CK	Metal Can	0°C - +70°C
SSS747CP	Hermetic DIP	0°C - +70°C

#### SSS725 FREQUENCY

#### Compensation Component Values

AVCL	R <sub>1</sub>	C <sub>1</sub>	R <sub>2</sub>	C <sub>2</sub>
	$(\Omega)$	(nF)	$(\Omega)$	(nF)
1000	470	1.0	_	_
100	47	10	_	_
10	27	50	270	1.5
1	10	50	39	20
		_		

\* Use R  $_3$  = 51  $\Omega$  when the amplifier is operated with capacitive loads.

MAXIMUM RATINGS HIGH-PERFORMANCE INSTRUMENTATION	OP AMP SSS725
Supply Voltage	±22V
Internal Power Dissipation (Note 1) Metal Can (TO-99)	500mW
Differential Input Voltage	±5V
Input Voltage (Note 2)	±22V
Storage Temperature Range	-65°C to +150°C
Operating Temperature Range	
SSS725	−55°C to +125°C
SSS725B	-25°C to +85°C
SSS725E	0°C to +70°C
Lead Temperature (Soldering, 60 sec.)	300°C
Output Short-Circuit Duration	Indefinite

utput Snort	-Circuit Duration						Indefinit	
	ECTRICAL CHARACTERISTICS = ±15V, T <sub>A</sub> = 25°C Unless Otherwise Noted)		SSS725/	725E	\$\$\$725B			
Symbol	Parameter	Condition	Min.	Max.	Min.	Max.	Units	
Vos	Input Offset Voltage (Without external trim)	R <sub>s</sub> ≤ 20 kΩ		0.5		0.75	mV	
Ios	Input Offset Current			5.0		5.0	nA	
I <sub>B</sub>	Input Bias Current			80		80	nA	
e <sub>n</sub>	Input Noise Voltage (Note 3)	$f_0 = 10 Hz$ $f_0 = 100 Hz$ $f_0 = 1 kHz$		15.0 9.0 7.5		15.0 9.0 7.5	nV/√Hz nV/√Hz nV/√Hz	
i <sub>n</sub>	Input Noise Current (Note 3)	$f_0 = 10 \text{ Hz}$ $f_0 = 100 \text{ Hz}$ $f_0 = 1 \text{ kHz}$		1.2 0.6 0.25		1.2 0.6 0.25	pA/√Hz pA/√Hz pA/√Hz	
Rin	Input Resistance		0.7		0.7		MΩ	
A <sub>vo</sub>	Large Signal Voltage Gain	$R_L \ge 2k\Omega$ $V_0 = \pm 10V$	1,000,000		1,000,000			
v <sub>om</sub>	Maximum Output Voltage Swing	$R_{L} \geqslant 10 \mathrm{k}\Omega$ $R_{L} \geqslant 2 \mathrm{k}\Omega$ $R_{L} \geqslant 1 \mathrm{k}\Omega$	±12.5 ±12.0 ±11.0		±12.5 ±12.0 ±11.0		V V V	
CMVR	Input Voltage Range		±13.5		±13.5		V	
CMRR	Common Mode Rejection Ratio	$R_s \le 20 \mathrm{k}\Omega$	120		110		dB	
PSRR	Power Supply Rejection Ratio	$R_S \le 20 \mathrm{k}\Omega$		5.0		5.0	μV/V	
Ρ <sub>d</sub>	Power Consumption			120		120	mW	
A <sub>vo</sub>	Large Signal Voltage Gain	$R_L \geqslant 500 \Omega$ $V_0 = \pm 0.5 V$ $V_s = \pm 3 V$	100,000		100,000			
Pd	Power Consumption	V <sub>S</sub> = ± 3 V		6		6	mW	

The Following Specifications Apply Over The Operating Temperature Range

			SSS725	SSS725E	SSS725B		
Symbol	Parameter	Condition	Min. Max.	Min. Max.	Min. Max.	Units	
Vos	Input Offset Voltage (Without external trim)	$R_{s} \leq 20  k\Omega$	0.7	0.6	1.0	mV	
	Average Input Offset Voltage Drift (Without external trim) (Note 4)	$R_s = 50 \Omega$	2.0	2.0 (Note 3)	2.8 (Note 3)	μV/°C	
	Average Input Offset Voltage Drift (With external trim) (Note 4)	$R_s = 50 \Omega$	1.0	0.6	1.0 (Note 3)	μV/°0	
Ios	Input Offset Current	T <sub>A</sub> MAX. T <sub>A</sub> MIN.	4.0 18.0	5.0 7.0	5.0 14.0	nA nA	
	Average Input Offset Current Drift		90	40 (Note 3)	90 (Note 3)	pA/°C	
IB	Input Bias Current	T <sub>A</sub> MAX. T <sub>A</sub> MIN.	70 180	80 100	80 150	nA nA	
CMRR	Common Mode Rejection Ratio	R <sub>S</sub> ≤ 20 kΩ	110	115	106	dB	
PSRR	Power Supply Rejection Ratio	$R_s \le 20  k\Omega$	8.0	7.0	8,0	μV/\	
A <sub>vo</sub>	Large Signal Voltage Gain	$V_0 = \pm 10 \text{ V}; T_A \text{ MAX}.$ $R_L \ge 2 \text{k}\Omega; T_A \text{ MIN}.$	1,000,000 500,000	1,000,000 800,000	1,000,000 500,000		
V <sub>om</sub>	Maximum Output Voltage Swing	$R_{L} \ge 2k\Omega$	±12.0	±12.0	±12.0	V	

Notes 1. Derate at 6.8 mW/°C for operation at ambient temperatures above 75°C.

2. For supply voltages less than  $\pm 22$  V, the absolute maximum input voltage is equal to the supply voltage. 3. Parameter is not 100% tested. 90% of all units meet these specifications.

<sup>4.</sup> Thermoelectric voltages generated by dissimilar metals at the contacts to the input terminals can prevent the realization of the performance indicated if both sides of the contacts are not kept at approximately the same temperature. Therefore, the device ambient temperature should not be altered without simultaneously changing the contact temperature.

Lead Temperature (Soldering, 60 sec.)


#### **MAXIMUM RATINGS** HIGH-PERFORMANCE FREQUENCY COMPENSATED OP AMP SSS741/741C Supply Voltage SSS741 ±22V SSS741C ±18V Internal Power Dissipation (Note 1) 500mW Differential Input Voltage ±30V Voltage between Offset Null and V-±0.5V Input Voltage (Note 2) ±15V Output Short-Circuit Duration (Note 3) Indefinite Operating Temperature Range SSS741 -55°C to +125°C SSS741C 0°C to +70°C Storage Temperature Range -65°C to +150°C


	CAL CHARACTERISTICS (TA			741	SSS		
mbol	Parameter	Conditions	Min.	Max.	Min.	Max.	Units
Vos	Input Offset Voltage	$R_s \le 50  k\Omega$		2.0		5.0	mV
Ios	Input Offset Current			5.0		20	nA
IB	Input Bias Current			50		100	nA
R <sub>in</sub>	Input Resistance		2.0		1.0		МΩ
A <sub>vo</sub>	Large-Signal Voltage Gain	$V_s = \pm 15V, R_L \ge 2k\Omega$ $V_{out} = \pm 10V$	100		50		V/mV
V <sub>om</sub>	Output Voltage Swing	$V_s = \pm 15 V, R_L \ge 10 k\Omega$	±12		±12		٧
• om	Output Voltage Swing	R <sub>L</sub> ≥ 2kΩ	±10		±10		V
CMVR	Input Voltage Range	V <sub>S</sub> = ±15 V	±12		±12		٧
		$V_s = \pm 20 V$	±15				ļ
CMRR	Common Mode Rejection Ratio	$R_s \le 50  k\Omega$	80		70		dB
PSRR	Power Supply Rejection Ratio	$R_S \le 50 \mathrm{k}\Omega$		100		150	μV/V
Pd	Power Consumption	V <sub>s</sub> ≤ ±15 V		85		85	mW
The Follov	ving Specifications Apply Over the Operat	ing Temperature Range	•				•
Vos	Input Offset Voltage	R <sub>s</sub> ≤ 50 kΩ		3.0		6.0	mV
Ios	Input Offset Current			10		50	nA
I <sub>B</sub>	Input Bias Current			100		200	nA
A <sub>vo</sub>	Large-Signal Voltage Gain	$V_s = \pm 15 \text{V}, R_L \geqslant 2 \text{k}\Omega$ $V_{\text{out}} = \pm 10 \text{V}$	25		25		V/mV
V <sub>om</sub>	Output Voltage Swing	$V_s = \pm 15 V, R_L \ge 10 k\Omega$	±12		±12		V
om	Output voltage Swing	$R_{L} \ge 2k\Omega$	±10		± 1,0		V
CMVR	Input Voltage Range	V <sub>S</sub> = ±20 V	±15				V
CMRR	Common Mode Rejection Ratio	$R_{\rm S} \le 50  \rm k\Omega$	80		70		dB
PSRR	Power Supply Rejection Ratio	R <sub>s</sub> ≤ 50 kΩ		100	_	150	μV/V


Derate metal can package at 6.8 mW/°C for operation at ambient temperatures above 75°C. Notes 1.

For supply voltages less than ±15V, the maximum input voltage is equal to the supply voltage.

#### **GUARANTEED PERFORMANCE**







300°C

#### MAXIMUM RATINGS HIGH-PERFORMANCE DUAL FREQUENCY COMPENSATED OP AMP SSS747/747C

Supply Voltage	
SSS747	±22V
SSS747C	±18V
Internal Power Dissipation (Note 1)	
DIP, Metal Can	800mW
Flat Package	500mW
Differential Input Voltage	±30V
Voltage between Offset Null and V	±0.5V
Input Voltage (Note 2)	±15V
Output Short-Circuit Duration (Note 3)	Indefinite
Operating Temperature Range	
SSS747	−55°C to +125°C
SSS747C	0°C to +70°C
Storage Temperature Range	−65°C to +150°C
Lead Temperature (Soldering, 60 sec.)	300°C

#### ELECTRICAL CHARACTERISTICS (TA = 25°C) (Note 4)


			SSS	747	SSS	747C	
Symbol	Parameter	Conditions	Min.	Max.	Min.	Max.	Units
Vos	Input Offset Voltage	$R_{s} \leq 50  k\Omega$		2.0		5.0	mV
Ios	Input Offset Current			5.0		20	nA
I <sub>B</sub>	Input Bias Current			50		100	nA
Rin	Input Resistance		2.0		1.0		MΩ
A <sub>vo</sub>	Large Signal Voltage Gain .	$R_L \ge 2k\Omega$ , $V_S = \pm 15V$ , $V_{out} = \pm 10V$	100		50		V/mV
v <sub>om</sub>	Output Voltage Swing	$V_S = \pm 15 V, R_L \ge 10 k\Omega$	±12		±12		V
* om	Catput Voltage CVIIIIg	R <sub>L</sub> ≥ 2kΩ	±10		±10		V
CMVR	Input Voltage Range	V <sub>S</sub> = ±15 V			±12		V
		V <sub>s</sub> = ±20 V	±15				V
CMRR	Common Mode Rejection Ratio	$R_{S} \leq 50  k\Omega$	80		70		dB
PSRR	Power Supply Rejection Ratio	$R_{s} \leq 50  k\Omega$		100		150	μV/V
Pd	Power Dissipation	V <sub>S</sub> ≤ ±15 V		85		85	mW
cs	Channel Separation	1	100				dB
The Followin	g Specifications Apply Over The Operating	Temperature Ranges					
v <sub>os</sub>	Input Offset Voltage	$R_{S} \le 50  k\Omega$		3.0		6.0	mV
los	Input Offset Current			10		50	nA
I <sub>B</sub>	Input Bias Current			100		150	nA
A <sub>vo</sub>	Large Signal Voltage Gain	$V_S = \pm 15 \text{ V}, V_O = \pm 10 \text{ V},$ $R_L \ge 2 \text{ k}\Omega$	25		25		V/mV
V <sub>om</sub>	Output Voltage Swing	$V_S = \pm 15 \text{ V}, R_L \geqslant 10 \text{ k}\Omega$	±12		±12		V
- 0111		R <sub>L</sub> ≥ 2kΩ	±10		±10		V
CMVR	Input Voltage Range	$V_S = \pm 20 V$	±15			_	V,
CMRR	Common Mode Rejection Ratio	$R_{s} \le 50  k\Omega$	80		70		dB
PSRR	Power Supply Rejection Ratio	$R_s \leq 50 \mathrm{k}\Omega$		100		150	μV/V

Notes 1. Derate metal can package at 6.8 mW/°C for operation at ambient temperatures above 30°C, the dual-in-line package at 9 mW/°C for operation at ambient temperatures above 60°C, and the Flat package at 5.4 mW/°C for operation at ambient temperatures above 57°C.

2. For supply voltages less than ±15V, the absolute maximum input voltage is equal to the supply voltage.

3. Short circuit may be ground or either supply. Rating applies to 125°C case temperature or +60°C ambient temperature for each side.

4. The SSS747 specifications apply for ±5V ≤ V<sub>S</sub> ≤ ±20V, unless otherwise noted. The SSS747C specifications apply for ±5V ≤ V<sub>S</sub> ≤ ±15V, unless otherwise noted.



SSS741

Differentiator


(2) See Frequency Compensation Circuit.


Unity Gain Voltage Follower


Integrator

gain error will be less than 0.1% and input

impedance will be greater than 700 M $\Omega$ .









#### SSS747


Quadrature Oscillator




# Notch Frequency as a Function of C<sub>1</sub>



# Notch Filter Using the 747 as a Gyrator



# Metallization and Pad Layouts SSS725 SSS741 NULL N



# Am748/748C

**Operational Amplifier** 


**Description:** The Am748/748C Monolithic Operational Amplifiers are functionally, electrically, and pin-for-pin equivalent to the Fairchild  $\mu$ A748 and  $\mu$ A748C. Both are available in the hermetic metal can, dual-in-line, and flat packages.

Distinctive Characteristics: 100% reliability assurance testing including high-temperature bake, temperature cycling, centrifuge and fine leak hermeticity testing in compliance with MIL-STD 883 Class B.

Electrically tested and optically inspected dice for the assemblers of hybrid products.


#### FUNCTIONAL DESCRIPTION:

The Am748 and Am748C are differential input class AB output amplifiers intended for general-purpose application. They are protected against faults at input and output, and may be frequency compensated with an external 30 pF capacitor.




#### **APPLICATIONS**

#### DIFFERENTIATOR




#### **INTEGRATOR**



#### ORDERING INFORMATION

Part Number	Package Type	Temperature Range	Order Number
	Metal Can	0°C to +70°C	748HC
Am748C	Hermetic DIP	0°C to +70°C	748DC
	Dice	$0^{\circ}$ C to $+70^{\circ}$ C	748XC
	Metal Can	-55°C to +125°C	748HM
Am748	Hermetic DIP	-55°C to +125°C	748DM
	Dice	-55°C to +125°C	748XM

#### CONNECTION DIAGRAMS **Top Views**



# Metal Can FREO COM

- pin 4 is connected to case.
- On DIP, pin 6 is connected to bottom of package.
- (3) On Flat Package, pin 5 is connected to bottom of package.


#### **MAXIMUM RATINGS**

Supply Voltage Am748 Am748C	±22 V ±18 V
Power Dissipation (Note 1)	500 mW
Differential Input Voltage	±30 V
Input Voltage (Note 2)	±15 V
Output Short-Circuit Duration (Note 3)	Indefinite
Operating Temperature Range Am748 Am748C	−55°C to +125°C 0°C to +70°C
Storage Temperature Range	−65°C to +150°C
Lead Temperature (Soldering, 60 sec.)	300°C
The state of the s	A


#### **ELECTRICAL CHARACTERISTICS** ( $V_s=\pm 15~V,\, T_A=25^{\circ}C$ unless otherwise specified)

Parameter (see definitions)	Conditions	A Min.	m748C Typ.	Max.	Min.	Am74 Typ.	18 Max.	Units
Input Offset Voltage	$R_{S} \leq 10 \text{ k}\Omega$		2.0	6.0	[	1.0	5.0	mV
Input Offset Current			20	200		20	200	nA
Input Bias Current			80	500		80	500	nA
Input Resistance		0.3	2.0		0.3	2.0		МΩ
Input Capacitance			1.4			1.4		pF
Offset Voltage Adjustment Range			±15			±15		mV
Input Voltage Range		±12	±13		±12	±13		V
Large-Signal Voltage Gain	$R_L \ge 2 k\Omega$ , $V_{out} = \pm 10 V$	50	200		50	200		V/mV
Output Resistance			75			75		Ω
Output Short-Circuit Current			25			25		mA
Supply Voltage Rejection Ratio	$R_{\rm S} \leq 10 \ k\Omega$		30	150		30	150	μ <b>V</b> /V
Common Mode Rejection Ratio	$R_S \leq 10 \text{ k}\Omega$	70	90		70	90		dB
Supply Current			1.7	2.8		1.7	2.8	, mA
Power Consumption			50	85		50	85	mW
Transient Response (unity gain) Risetime Overshoot	$\label{eq:Vin} \rm{V_{in}=20~mV,~R_L=2~k\Omega,~C_L\leq100~pF}$		0.3 5.0			0.3 5.0		μs %
Slew Rate	$R_L \geq 2 k\Omega$	0.2	0.5		0.2	0.5		V/μs
The Following Specifications Appl	y Over The Operating Temperature Range	es						
Input Offset Voltage	$R_{\rm S} \leq 10~{\rm k}\Omega$			7.5		-	6.0	mV
Input Offset Current	T <sub>A(max)</sub> T <sub>A(min)</sub>		9.0 35	300 300		7.0 85	200 500	nA nA
Input Bias Current	T <sub>A(max)</sub> T <sub>A(min)</sub>		0.04 0.13	0.8 0.8		0.03 0.3	0.5 1.5	μ <b>Α</b> μ <b>Α</b>
Input Voltage Range		±12	±13		±12	±13		V
Common Mode Rejection Ratio	$R_{S} \leq 10 \text{ k}\Omega$	70	90		70	90		dB
Supply Voltage Rejection Ratio	$R_{S} \leq 10 \text{ k}\Omega$		30	150		30	150	μV/V
Large-Signal Voltage Gain	$R_L \ge 2 k\Omega$ , $V_{out} = \pm 10 V$	25			25			V/mV
Output Voltage Swing	$egin{aligned} \mathbf{R_L} &\geq 10 \ \mathbf{k}\Omega \ \mathbf{R_L} &\geq 2 \ \mathbf{k}\Omega \end{aligned}$	±12 ±10	±14 ±13		±12 ±10	±14 ±13		V V
Supply Current	T <sub>A (max)</sub> T <sub>A (min)</sub>		1.6 1.8	3.3 3.3		1.5 2.0	2.5 3.3	mA mA
Power Consumption	T <sub>A(max)</sub> . T <sub>A(min)</sub>		48 54	100 100		45 60	75 100	mW mW


Derate Metal Can package at 6.8 inW/°C for operation at ambient temperatures above 75°C and the Dual In-Line package at 9 mW/°C for operation at ambient temperatures above 95°C.
 For supply voltages less than ±15 V, the maximum input voltage is equal to the supply voltage.
 Short circuit may be to ground or either supply. Rating applies to +125°C case temperature or +75°C ambient temperature.




#### TRANSIENT RESPONSE TEST CIRCUIT



#### PERFORMANCE CURVES





SUPPLY VOLTAGE - ±V

10


15

SUPPLY VOLTAGE - ±V


20

#### BASIC Am748 AMPLIFIER APPLICATIONS

#### UNITY GAIN VOLTAGE FOLLOWER




#### INVERTING AMPLIFIER




GAIN	R,	R <sub>2</sub>	B.W.	RIN
1	10 kΩ	10 kΩ	1 MHz	10 kΩ
10	1 kΩ	10 kΩ	100 kHz	1 kΩ
100	1 kΩ	100 kΩ	10 kHz	1 kΩ
1000	100 Ω	100 kΩ	· 1 kHz	100 Ω

#### **NON-INVERTING AMPLIFIER**



GAIN	R,	$_{_{ m I}}$ R $_{_{ m 2}}$	B.W.	RIN
10	1 kΩ	9 kΩ	100 kHz	400 MΩ
100	100 Ω	9.9 kΩ	10 kHz	280 MS
1000	100 Ω	99.9 kΩ	1 kHz	80 MΩ

#### Metallization and Pad Layout



49 x 56 Mils

# Am1501

#### **Dual Operational Amplifiers**

#### **Distinctive Characteristics**

- Low offset voltage
- Low offset current
- Guaranteed drift characteristics

- Offsets guaranteed over entire common mode and supply voltage ranges
- Slew rate of  $10V/\mu s$  as a summing amplifier

#### **FUNCTIONAL DESCRIPTION**


The Am1501 series are differential input, class AB output operational amplifiers. The inputs and outputs are protected against overload and the amplifiers may be frequency compensated with an external 30pF capacitor. The combination of low-input currents, low-offset voltage, low noise, and versatility of compensation classify the Am1501 series amplifiers for low level and general purpose applications.

#### DESCRIPTION

The Am1501 series of dual operational amplifiers are two LM101A type op amps in a single hermetic package. They are functionally, electrically and pin-for-pin equivalent to the National LH2101A series. Featuring all the same performance characteristics of the single, these duals offer in addition closer thermal tracking, lower weight, reduced insertion cost, and smaller size than two singles.

The Am1501M is specified for operation over the  $-55^{\circ}$ C to  $+125^{\circ}$ C military temperature range. The Am1501L is specified for operation over the  $-25^{\circ}$ C to  $+85^{\circ}$ C temperature range. The Am1501C is specified for operation over the  $0^{\circ}$ C to  $+70^{\circ}$ C temperature range.

#### **FUNCTIONAL DIAGRAM**




#### ORDERING INFORMATION


Part Number	Package Type	Temperature Range	Order Number
Am1501C	Hermetic Dip	0°C to +70°C	AM1501DC
AMISUIC	Flat Pak	0°C to +70°C	AM1501FC
A 1E011	Hermetic Dip	-25°C to +85°C	AM1501DL
Am1501L	Flat Pak	-25°C to +85°C	AM1501FL
Am1501M	Hermetic Dip	55°C to +125°C	AM1501DM
Amibulivi	Flat Pak	~55°C to +125°C	AM1501FM

## CONNECTION DIAGRAMS Top Views

#### Dual-In-Line



#### Flat Package



Note: Pin 1 is marked for orientation.

#### **MAXIMUM RATINGS**

Supply Voltage	
Am1501M, Am1501L	±22V
Am1501C	±18V
Internal Power Dissipation (Note 1)	500mW
Differential Input Voltage	±30V
Input Voltage (Note 2)	±15V
Output Short-Circuit Duration	' Indefinite
Operating Temperature Range	
Am1501M	-55°C to +125°C
Am1501L	-25°C to + 85°C
Am1501C	$0^{\circ}$ C to + $85^{\circ}$ C
Storage Temperature Range	−65°C to +150°C
Lead Temperature (Soldering, 60 sec.)	300°C

# **ELECTRICAL CHARACTERISTICS** ( $T_A = 25^{\circ}C$ unless otherwise specified) (Note 3) (EACH AMPLIFIER)

		А	m15010	;		\m1501 \m1501		
Parameter (see definitions)	Conditions	Min.	Тур.	Max.	Min.	Тур.	Max.	Units
Input Offset Voltage	R <sub>S</sub> ≤ 50kΩ		2.0	7.5		0.7	2.0	mV
Input Offset Current			3.0	50		1.5	10	nA
Input Bias Current			70	250		30	75	nA
Input Resistance		0.5	2.0		1.5	4.0		МΩ
Supply Current (Total Both Amplifiers)	V <sub>S</sub> = ±20V V <sub>S</sub> = ±15V		3.6	6.0		3.6	6.0	mA
Large Signal Voltage Gain	$V_S = \pm 15V, V_{OUT} = \pm 10V, R_L > 2.0k\Omega$	25	160		50	160		V/mV
Slew Rate	V <sub>S</sub> = ±20V, A <sub>V</sub> = +1.0	0.2	0.5		0.2	0.5		V/μs
The Following Specifications Apply Over The Open	rating Temperature Ranges		L	L	l	<u></u>	·	
Input Offset Voltage	R <sub>S</sub> ≤ 50kΩ			10			3.0	mV
Input Offset Current				70			20	nA
Average Temperature Coefficient of Input Offset Voltage	$T_{A(min.)} \leq T_{A} \leq T_{A(max.)}$		6.0	30		3.0	15	μV/°C
Average Temperature Coefficient of Input Offset Current	25°C ≤ T <sub>A</sub> ≤ T <sub>A</sub> (max.) T <sub>A</sub> (min.) ≤ T <sub>A</sub> ≤ 25°C		0.01	0.3		0.01	0.1	nA/°C
Input Bias Current			-	300			100	nA
Large Signal Voltage Gain	$V_S = \pm 15V, V_{OUT} = \pm 10V,$ $R_L > 2.0k\Omega$	25			25			V/mV
Input Voltage Range	V <sub>S</sub> = ±20V				±15			V
imput voitage mange	V <sub>S</sub> = ±15V	+15,-12						
Common Mode Rejection Ratio	R <sub>S</sub> ≤ 50kΩ	70	90	<u> </u>	80	96		dB
Supply Voltage Rejection Ratio	R <sub>S</sub> ≤ 50kΩ	70	96		80	96		dB
Output Voltage Swing	V <sub>S</sub> = ±15V, R <sub>L</sub> = 10kΩ	±12	±14		±12	±14		V
	R <sub>L</sub> = 2.0kΩ	±10	±13		±10	±13		
Supply Current (Total Both Amplifiers)	$T_A = +125^{\circ}C, V_S = \pm 20V$					2.4	5.0	mA

Notes: 1. The maximum junction temperature of the Am1501M is 150°C, while that of the Am1501L and Am1501C is 100°C. For operating temperatures, devices in the flat package, the derating is based on a thermal resistance of 185° C/W when mounted on a 1/16-inch-thick epoxy glass board with 0.03-inch-wide, 2-ounce copper conductors. The thermal resistance of the dual-in-line package is 100°C/W, junction to ambient.


For supply voltages less than ±15V, the absolute maximum input voltage is equal to the supply voltage.
 These specifications apply for ±5V ≤ V<sub>S</sub> ≤ ±20V and -55° C ≤ T<sub>A</sub> ≤ +125° C, unless otherwise specified. With the Am1501L, however, all temperature specifications are limited to -25° C ≤ T<sub>A</sub> ≤ +85° C. For the Am1501C these specifications apply for 0° C ≤ T<sub>A</sub> ≤ +70° C, ±5V and ≤ V<sub>S</sub> ≤  $\pm 15$ V. Supply current and input voltage range are specified as  $V_S = \pm 15$ V for the Am1501C.  $C_1 = 30$ pF unless otherwise specified.

#### FREQUENCY COMPENSATION CIRCUITS

#### Single Pole Compensation

# Page 1/2 Amt 501 FREQ. COMP. C1 Set 1/2 COMP. C1 Set 1/2 C1 Set 1/

#### Two Pole Compensation



#### Feedforward Compensation




Figure 1

Figure 2

Figure 3

Power supplies should be bypassed to ground at one point, minimum, on each card. More bypass points should be considered for five or more amplifiers on a single card. For applications using feed-forward compensation, the power supply leads of each amplifier should be bypassed with low inductance capacitors.

#### Compensating for Stray Input Capacitance/Large Feedback Resistance




Figure 4

#### Isolating Large Capacitive Loads





Figure 5


The values given for the frequency compensation capacitor guarantee stability only for source resistances less than  $10 k \Omega$ , stray capacitances on the summing junction less than 5pF and capacitive loads smaller than 100pF. If any of these conditions is not met, it is necessary to use a larger compensation capacitor. Alternately, lead capacitors can be used in the feedback network to negate the effect of stray capacitance and large feedback resistors, or an RC network can be added to isolate capacitive loads.


#### **PERFORMANCE CURVES (Note 3)**




#### GUARANTEED PERFORMANCE CURVES (Note 3)


(Curves apply over the Operating Temperature Ranges)











#### PERFORMANCE CURVES (Note 3)

















# Am1558/1458

#### **Dual Frequency Compensated Operational Amplifiers**

#### Description


The Am1558 and Am1458 Dual Frequency Compensated Operational Amplifiers are functionally, electrically, and pin-for-pin equivalent to the Motorola MC1558 and MC1438. Both are available in the hermetic metal can package.

#### Distinctive Characteristics

- 100% reliability assurance testing including hightemperature bake, temperature cycling, centrifuge and fine leak hermeticity testing in compliance with MIL-STD-883
- Electrically tested and optically inspected dice for the assemblers of hybrid circuits


#### **FUNCTIONAL DESCRIPTION**


The Am1558 is a dual 741 internally compensated operational amplifier. The Am1558 and Am1458 are differential input, class AB output amplifiers intended for general purpose applications. They are protected against faults at input and output, and require no external components for frequency compensation.




#### **APPLICATIONS**

#### QUADRATURE OSCILLATOR








#### ORDERING INFORMATION

Part	Package	Temperature	Order
Number	Type	Range	Number
Am1458	Metal Can	0°C to +70°C	AM1458H
	Dice	0°C to +70°C	LD1458
Am1558	Metal Can	–55°C to +125°C	AM1558H
	Dice	–55°C to +125°C	LD1558

See Am747 for dice layout

#### CONNECTION DIAGRAM Top View




Note: Pin 4 Connected to Case.

#### Am1558/1458

#### **MAXIMUM RATINGS**

Supply Voltage	
Am1558	±22V
Am1458	±18V
Internal Power Dissipation (Note 1)	
Metal Can	800mW
Differential Input Voltage	±30V
Input Voltage (Note 2)	±15V
Output Short-Circuit Duration (Note 3)	Indefinite
Operating Temperature Range	
Am1558	-55°C to +125°C
Am1458	$0^{\circ}$ C to + $70^{\circ}$ C
Storage Temperature Range	-65°C to +150°C
Lead Temperature (Soldering, 60 sec.)	300°C



# ELECTRICAL CHARACTERISTICS—Each Amplifier (V<sub>S</sub> = ±15V, T<sub>A</sub> = 25°C unless otherwise specified)

		Am1458						
Parameter (see definitions)	Conditions	Min.	Тур.	Max.	Min.	Тур.	Max.	Units
Input Offset Voltage	$R_{S} \leq 10k\Omega$		2.0	6.0		1.0	5.0	mV
Input Offset Current	,		20	200		20	200	nA
Input Bias Current			80	500		80	500	nA
Input Resistance		0.3	2.0		0.3	2.0		МΩ
Input Capacitance			1.4			1.4		pF
Offset Voltage Adjustment Range			±15			±15		mV
Input Voltage Range		±12	±13		±12	±13		V
Large-Signal Voltage Gain	$R_L \ge 2.0 k\Omega$ , $V_{OUT} = \pm 10 V$	20	100		50	200		V/m\
Output Resistance			75			75		Ω
Output Short-Circuit Current			25			25		mA
Supply Voltage Rejection Ratio	$R_S \le 10 k\Omega$		30	150		30	150	μV/V
Common Mode Rejection Ratio	R <sub>S</sub> ≤ 10kΩ	70	90		70	90		dB
Supply Current (Both Amplifiers)			3.4	5.6		3.4	5.6	mA
Power Consumption (Both Amplifiers)			100	170		100	170	mW
Transient Response (Unity Gain) Risetime Overshoot	$V_{1N} = 20 \text{mV}, R_L = 2.0 \text{k}\Omega, C_L \le 100 \text{pF}$		0.3 5.0			0.3 5.0		μs %
Slew Rate	R <sub>L</sub> ≥ 2.0kΩ	0.3	0.5		0.3	0.5		V/µs
Channel Separation	$R_S = 50\Omega, R_L \ge 10k\Omega$		120			120		dB
The Following Specifications Apply	Over The Operating Temperature Ran	ges				•		
Input Offset Voltage	$R_S \le 10 k\Omega$			7.5			6.0	mV
Input Offset Current	TA MAX. TA MIN.		9.0 35	300 300		7.0 85	200 500	nA
Input Bias Current	TA MAX. TA MIN.		0.04 0.13	0.8 0.8		0.03	0.5 1.5	μА
Input Voltage Range		±12	±13		±12	±13		V
Common Mode Rejection Ratio	R <sub>S</sub> ≤ 10kΩ	70	90		70	90		dB
Supply Voltage Rejection Ratio	R <sub>S</sub> ≤ 10kΩ		30	150		30	150	μV/V
Large-Signal Voltage Gain	R <sub>L</sub> ≥ 2.0kΩ, V <sub>OUT</sub> = ±10V	15			25			V/m\
Output Voltage Swing	$R_L \geqslant 10k\Omega$ $R_L \geqslant 2.0k\Omega$	±12 ±10	±14 ±13		±12 ±10	±14 ±13		V
Supply Current (Both Amplifiers)	TA MAX. TA MIN.		1.6 1.8	3.3 3.3		3.0 4.0	5.0 6.6	mA
Power Consumption (Both Amplifiers)	TA MAX. TA MIN.		100 110	170 200		90 120	150 200	mW


Notes: 1. Derate Metal Can package at 6.8mW/° C for operation at ambient temperatures above 30° C.


2. For supply voltages less than ±15V, the absolute maximum input voltage is equal to the supply voltage.

3. Short circuit may be ground or either supply. Rating applies to +125° C case temperature or +60° C ambient temperature for each side.

#### PERFORMANCE CURVES

(Each Amplifier)





# LH2101A/LH2201A/LH2301A

#### **Dual Operational Amplifiers**

#### Distinctive Characteristics

- Low offset voltage
- Low offset current
- Guaranteed drift characteristics

- Offsets guaranteed over entire common mode and supply voltage ranges
- Slew rate of  $10V/\mu s$  as a summing amplifier

#### **FUNCTIONAL DESCRIPTION**


The LH2101A series are differential input, class AB output operational amplifiers. The inputs and outputs are protected against overload and the amplifiers may be frequency compensated with an external 30pF capacitor. The combination of low-input currents, low-offset voltage, low noise, and versatility of compensation classify the LH2101A series amplifiers for low level and general purpose applications.

#### DESCRIPTION

The LH2101A series of dual operational amplifiers are two LM101A type op amps in a single hermetic package. They are functionally electrically and pin for pin equivalent to the National LH2101A series. Featuring all the same performance characteristics of the single, these duals offer in addition closer thermal tracking, lower weight, reduced insertion cost, and smaller size than two singles.

The LH2101A is specified for operation over the  $-55^{\circ}$ C to +125°C military temperature range. The LH2201A is specified for operation over the  $-25^{\circ}$ C to +85°C temperature range. The LH2301A is specified for operation over the 0°C to +70°C temperature range.

#### **FUNCTIONAL DIAGRAM**




ORDERING INFORMATION


Part	Package	Temperature	Order
Number	Type	Range	Number
LH2301A	DIP	0°C to +70°C	LH2301AD
	Flat Pak	0°C to +70°C	LH2301AF
LH2201A	DIP	-25°C to +85°C	LH2201AD
	Flat Pak	-25°C to +85°C	LH2201AF
LH2101A	DIP	-55°C to +125°C	LH2101AD
	Flat Pak	-55°C to +125°C	LH2101AF

## CONNECTION DIAGRAMS Top Views

#### **Dual-In-Line**



#### Flat Package



Note: Pin 1 is marked for orientation.

#### LH2101A/LH2201A/LH2301A

#### MAXIMUM BATINGS

Supply Voltage	
LH2101A, LH2201A	±22V
LH2301A	±18V
Internal Power Dissipation (Note 1)	500mW
Differential Input Voltage	±30V
Input Voltage (Note 2)	±15V
Output Short-Circuit Duration	Indefinite
Operating Temperature Range	
LH2101A	~55°C to +125°C
LH2201A	-25°C to +85°C
LH2301A	0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Lead Temperature (Soldering, 60 sec.)	300°C

# **ELECTRICAL CHARACTERISTICS** ( $T_A = 25^{\circ}C$ unless otherwise specified) (Note 3) (Each Amplifier)

Parameter		L	H2301	A	LH2101A LH2201A			
(see definitions)	Conditions	Min.	Тур.	Max.	Min.	Тур.	Max.	Units
Input Offset Voltage	$R_S \le 50 k\Omega$		2.0	7.5		0.7	2.0	mV
Input Offset Current			3.0	50		1.5	10	nA
Input Bias Current		!	70	250		30	75	пA
Input Resistance		0.5	2.0		1.5	4.0		МΩ
Supply Current (Total Both Amplifiers)	V <sub>S</sub> = ±20V V <sub>S</sub> = ±15V		3.6	6.0		3.6	6.0	mA
Large Signal Voltage Gain	$V_S = \pm 15V, V_{OUT} = \pm 10V,$ $R_L > 2k\Omega$	25	160		50	160		V/mV
Slew Rate	V <sub>S</sub> = ±20V, A <sub>V</sub> = +1	0.2	0.5		0.2	0.5		,V/μs
The Following Specifications Apply Over The Oper	ating Temperature Ranges		·					
Input Offset Voltage	R <sub>S</sub> ≤ 50kΩ			10	1		3.0	mV
Input Offset Current				70			20	nA .
Average Temperature Coefficient of Input Offset Voltage	$T_{A(MIN)} \leq T_{A} \leq T_{A(MAX)}$		6.0	30		3.0	15	μV/°C
Average Temperature Coefficient of Input Offset Current	25°C ≤ T <sub>A</sub> ≤ T <sub>A</sub> (MAX) T <sub>A</sub> (MIN) ≤ T <sub>A</sub> ≤ 25°C		0.01	0.3 0.6		0.01 0.02	0.1	nA/°C
Input Bias Current				300			100	nA
Large Signal Voltage Gain	$V_S = \pm 15V, V_{OUT} = \pm 10V,$ $R_L > 2k\Omega$	25			25			V/mV
Input Voltage Range	V <sub>S</sub> = ±20V V <sub>S</sub> = ±15V	+15,–12			±15			Volts
Common Mode Rejection Ratio	$R_S \le 50 k\Omega$	70	90		80	96		dB
Supply Voltage Rejection Ratio	$R_S \le 50 k\Omega$	70	96		80	96		dB
Output Voltage Swing	$V_S = \pm 15V$ , $R_L = 10k\Omega$ $R_L = 2k\Omega$	±12	±14		±12	±14		Volts
Supply Current (Total Both Amplifiers)	T <sub>A</sub> = +125°C, V <sub>S</sub> = ±20V	-				2.4	5.0	mA

Notes: 1. The maximum junction temperature of the LH2101A is 150°C, while that of the LH2201A and LH2301A is 100°C. For operating temperatures, devices in the flat package, the derating is based on a thermal resistance of 185°C/W when mounted on a 1/16-inch-thick epoxy glass board with 0.03-inch-wide, 2-ounce copper conductors. The thermal resistance of the dual-in-line package is 100°C/W, junction to ambient.

2. For supply voltages less than ±15V, the absolute maximum input voltage is equal to the supply voltage.


3. These specifications apply for ±5V ≤ V<sub>S</sub> ≤ +20V and −55°C ≤ T<sub>A</sub> ≤ 125°C, unless otherwise specified. With the LH2201A, however, all temperature specifications are limited to −25°C ≤ T<sub>A</sub> ≤ 85°C. For the LH2301A these specifications apply for 0°C ≤ T<sub>A</sub> ≤ 70°C, ±5V and ≤ V<sub>S</sub> ≤ ±15V. Supply current and input voltage range are specified as V<sub>S</sub> = ±5V for the LH2301A. C<sub>1</sub> = 30pF unless otherwise specified.

#### FREQUENCY COMPENSATION CIRCUITS

#### Single Pole Compensation

# 

Two Pole Compensation



Feedforward Compensation




Figure 1

Figure 2

Figure 3

Power supplies should be bypassed to ground at one point, minimum, on each card. More bypass points should be considered for five or more amplifiers on a single card. For applications using feed-forward compensation, the power supply leads of each amplifier should be bypassed with low inductance capacitors.

#### Compensating for Stray Input Capacitance/Large Feedback Resistance




Figure 4

#### Isolating Large Capacitive Loads





Figure 5


The values given for the frequency compensation capacitor guarantee stability only for source resistances less than  $10 k \Omega$ , stray capacitances on the summing junction less than 5pF and capacitive loads smaller than 100pF. If any of these conditions is not met, it is necessary to use a larger compensation capacitor. Alternately, lead capacitors can be used in the feedback network to negate the effect of stray capacitance and large feedback resistors, or an RC network can be added to isolate capacitive loads.


#### PERFORMANCE CURVES (Note 3)




# **GUARANTEED PERFORMANCE CURVES (Note 3)**


(Curves apply over the Operating Temperature Ranges)











# PERFORMANCE CURVES (Note 3)



















ALPHA NUMERIC INDEX FUNCTIONAL INDEX SELECTION GUIDES INDUSTRY CROSS REFERENCE DICE POLICY ORDERING INFORMATION MIL-M-38510/MIL-STD-883	
COMPARATORS	2
DATA CONVERSION PRODUCTS	3
LINE DRIVERS/RECEIVERS	4
MAGNETIC MEMORY INTERFACE	5
MOS MEMORY AND MICROPROCESSOR INTERFACE	6
OPERATIONAL AMPLIFIERS	7
SPECIAL FUNCTIONS	8
VOLTAGE REGULATORS	9
PACKAGE OUTLINES GLOSSARY AMD FIELD SALES OFFICES, SALES REPRESENTATIVES, DISTRIBUTOR LOCATIONS	10

# Special Functions — Section VIII

Am555	Precision Timer
Am556	Dual Precision Timer
Am592	Differential Video Amplifier 8-9
Am733/733C	Differential Video Amplifier

# **Am555**

# **Precision Timer**

#### Distinctive Characteristics

- Timing from microseconds through hours
- 200mA output sink current
- Variable duty cycle

- TTL output compatibility
- Temperature stability of 0.005%/°C
- 100% reliability assurance testing in compliance with MIL-STD-883

#### **FUNCTIONAL DESCRIPTION**

The Am555 is a highly stable timing device used to provide accurate time delays or to build precision oscillators. When the device is used as a monostable, the time is precisely controlled using one external resistor and one external capacitor. When the device is used as a precision oscillator, the frequency and duty cycle are controlled by two external resistors and one external capacitor.


For monostable operation, a HIGH-to-LOW transition is applied to the trigger input. The device is triggered when the input trigger voltage reaches  $1/3~V_{CC}$ .

Once the circuit is triggered, it will remain in the triggered


state until the set time has elapsed, even if it is triggered again. The output pulse width is equal to 1.1  $R_A C$ .

For continuous oscillation, two external resistors are used such that the external capacitor charges and discharges between 1/3  $V_{CC}$  and 2/3  $V_{CC}$ . The charge time is given by  $t_{charge} = 0.693 \; (R_A + R_B)C$  while the discharge time is  $t_{discharge} = 0.693 \; R_BC$ .

The device also features a direct reset that overrides all other inputs. When the reset is LOW the output is LOW regardless of the other inputs.




SCHEMATIC DIAGRAM



# ORDERING INFORMATION

Package Type	Temperature Range	Order Number
Mini-DIP	0°C to +70°C	NE555V
TO-5	0°C to +70°C	NE555T
Dice	0°C to +70°C	AM555XC
TO-5	55°C to +125°C	SE555T
Dice	-55°C to +125°C	AM555XM

# CONNECTION DIAGRAMS



Note: Pin 1 is marked for orientation.

# Am 555

# MAXIMUM RATING (Above which the useful life may be impaired)

Storage Temperature	$-65^{\circ}$ C to $+150^{\circ}$ C
Temperature (Ambient) Under Bias	
Military Grade	–55°C to +125°C
Commercial Grade	0°C to +70°C
Supply Voltage to Ground Potential	+18V
Power Dissipation	600mW
Lead Temperature (Soldering, 60 seconds)	+300°C


# ELECTRICAL CHARACTERISTICS (T<sub>A</sub> = 25°C, V<sub>CC</sub> = +5V to +15V Unless Otherwise Noted)


				Military			Commercial			
rameter	Test Conditions		Min.	Тур.	Max.	Min.	Тур.	Max.	Units	
Supply Voltage			4.5		18	4.5		16	V	
Supply Current (LOW State)	Vcc	= 5V, R <sub>L</sub> = ∞		3	5		3	6		
Supply Current (LOW State)	V <sub>CC</sub> = 1	V <sub>CC</sub> = 15V, R <sub>L</sub> = ∞ (Note 1)		10	12		10	15	mA	
Threshold Voltage				2/3			2/3		xvcc	
Trigger Voltage		V <sub>CC</sub> = 15V	4.8	5	5.2	_	5			
rrigger voitage		V <sub>CC</sub> = 5V	1.45	1.67	1,9		1.67		V	
Trigger Current				0.5			0.5		μА	
Reset Voltage			0.4	0.7	1.0	0.4	0.7	1.0	V	
Reset Current				0.1			0.1		mA	
Threshold Current		(Note 3)		0.1	.25		0.1	.25	μА	
Control Voltage Lovel	V <sub>CC</sub> = 15V		9.6	10	10.4	· 9.0	10	11	V	
Control Voltage Level	V <sub>CC</sub> = 5V		2.9	3.33	3.8	2.6	3.33	4		
	Icinic = 50mA 0.4	I <sub>SINK</sub> = 10mA		0.1	0.15		0.1	.25		
		0.5		0.4	.75	1				
Output Voltage	V <sub>CC</sub> = 15V	I <sub>SINK</sub> = 100mA		2.0	2.2		2.0	2.5	V	
(LOW)	:	ISINK = 200mA		2.5			2.5		1	
(LOW)	)/ - F)/	ISINK = 8mA		0.1	0.25					
	V <sub>CC</sub> = 5V	ISINK = 5mA					,25	.35	i v	
Output Voltage	V <sub>CC</sub> = 15V	ISOURCE = -200mA		12.5			12.5		V	
(HIGH)	V <sub>CC</sub> = 15V	SOURCE = - 100mA	13.0	13.3		12.75	13.3		v	
	V <sub>CC</sub> = 5V	SOURCE	3.0	3.3		2.75	3.3		\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	
Timing Error (Monostable)									<u> </u>	
Initial Accuracy	$R_A = 1k\Omega$ to $100k\Omega$			0.5	2		1		%	
Drift with Temp.	C = 0.1µF (Note 2)			30	100		50		ppm/°	
Drift with Sup. Volt.				0.05	0.2		0.1		%/Volt	
Rise Time of Output		]		100			100		nsec	
Fall Time of Output				100			100			


Notes: 1. Supply current when output HIGH typically 1mA less. 2. Tested at  $V_{CC}$  = 5V and  $V_{CC}$  = 15V 3. Determines the maximum value of  $R_A$  +  $R_B$ . For 15V operation, the max, total R = 20m $\Omega$ .


# 8


# TYPICAL CHARACTERISTICS

















# APPLICATIONS

# MONOSTABLE OPERATION

When the timer is operated as a monostable multivibrator, one external capacitor, C, and one external resistor, RA, are used as shown in Figure 1. When the trigger input is reduced below 1/3  $V_{CC}$ , the timer internal flip-flop is set. This releases the short circuit across the external capacitor and the Q output goes HIGH. The voltage across the capacitor begins to rise exponentially with the time constant RAC. When the capacitor voltage reaches 2/3 V<sub>CC</sub>, the internal comparator resets the flip-flop and the external capacitor, C, is rapidly discharged provided the trigger voltage is returned above 1/3  $V_{\text{CC}}$ . The output is now in LOW state and a new timing cycle may be initiated. The time that the output is in the HIGH state is given by 1.1 RAC or can be taken directly from Figure 2. Both the charge rate and internal threshold are directly proportional to the V<sub>CC</sub> supply voltage. Thus, the timer output pulse width is independent of the power supply voltage. If a LOW is applied to the reset input, the output is forced LOW and the external capacitor discharged regardless of the other inputs.




Fig. 1. Monostable Operation of the Am555.




Fig. 2. Monostable Pulse Width.

#### ASTABLE OPERATION

When the timer is operated in the astable mode, two external resistors,  $R_{A}$  and  $R_{B}$ , and one external capacitor, C, are used as shown in Figure 3. With this connection scheme, the external capacitor, C, charges and discharges between 1/3  $V_{CC}$  and 2/3  $V_{CC}$ . The charge time (output HIGH) is

$$t_{AB} = 0.693 (R_A + R_B) C$$

The discharge time (output LOW) is

 $t_B = 0.693 R_B C$ 

The total period for one cycle of output HIGH and output LOW is

$$T = t_{AB} + t_{B} = 0.693 (R_{A} + 2R_{B}) C$$

The frequency for this period, T, is

$$f = \frac{1}{T} = \frac{1}{0.693 (R_A + 2R_B) C}$$

The astable free running frequency can also be found from the graph shown in Figure 4. The duty cycle, time the output is LOW divided by the period, is given by

$$D = \frac{t_B}{t_{\Delta B} + t_B} = \frac{R_B}{R_{\Delta} + 2R_B}$$




Fig. 3. Astable Operation of the Am555.





Fig. 4. Astable Free Running Frequency.

# Metallization and Pad Layout



DIE SIZE: 0.040" X 0.060"

# **Am556**

# **Dual Precision Timer**

#### **Distinctive Characteristics**

- Timing from microseconds through hours
- 200mA output sink current
- Variable duty cycle

- TTL output compatibility
- Temperature stability of 0.005%/°C
- Replaces two Am555's
- 100% reliability assurance testing in compliance with MIL-STD-883.

#### **FUNCTIONAL DESCRIPTION**


The Am556 is a dual highly stable timing device used to provide accurate time delays or to build precision oscillators. The Am556 is a dual Am555, where the two timers operate independently of each other sharing only  $V_{CC}$  and GND. When either timer is used as a monostable, the time is precisely controlled using one external resistor and one external capacitor. When the timer is used as a precision oscillator, the frequency and duty cycle are controlled by two external resistors and one external capacitor.


For monostable operation, a HIGH-to-LOW transition is applied to the trigger input. The device is triggered when the input trigger voltage reaches 1/3  $V_{CC}$ . Once the circuit

is triggered, it will remain in the triggered state until the set time has elapsed, even if it is triggered again. The output pulse width is equal to 1.1  $R_\Delta$  C.

For continuous oscillation, two external resistors are used such that the external capacitor charges and discharges between 1/3  $V_{CC}$  and 2/3  $V_{CC}$ . The charge time is given by  $t_{charge} = 0.693$  ( $R_A + R_B$ )C while the discharge time is  $t_{discharge} = 0.693$   $R_BC$ . (See Fig. 3)

Each timer also features a direct reset that overrides all other inputs. When the reset is LOW the output is LOW regardless of the other inputs.






# ORDERING INFORMATION

Package	Temperature	Order
Type	Range	Number
Molded DIP	0°C to +70°C	NE556A .
Hermetic DIP	0°C to +70°C	NE556F
Dice	0°C to +70°C	AM556XC
Hermetic DIP	-55°C to +125°C	SE556F
Dice	-55°C to +125°C	AM556XM

# CONNECTION DIAGRAM Top View



# MAXIMUM RATINGS (Above which the useful life may be impaired)

Storage Temperature	$-65^{\circ}$ C to $+150^{\circ}$ C
Temperature (Ambient) Under Bias Military Grade	_55°C to +125°C
Commercial Grade	0°C to +70°C
Supply Voltage to Ground Potential	+18V
Power Dissipation	600mW
Lead Temperature (Soldering, 60 Seconds)	+300°C

# **ELECTRICAL CHARACTERISTICS** (T<sub>A</sub> = 25°C, V<sub>CC</sub> = 5V to 15V Unless Otherwise Specified)


	Military		,	С					
ameter	Test	Conditions	Min.	Тур.	Max.	Min.	Тур.	Max.	Units
Supply Voltage			4.5		18	4.5		16	V
Supply Current	V <sub>CC</sub> = 5V, R <sub>L</sub>	= 80		3	5	1	3	6	mA
LOW State (Per Timer)	V <sub>CC</sub> = 15V, F	}∟ = ∞		10	11		10	14	mA
Threshold Voltage				2/3			2/3		xvcc
Threshold Current	Note 3			30	100		30	100	nA
	V <sub>CC</sub> = 15V		4.8	5	5.2		5		V
Trigger Voltage	V <sub>CC</sub> = 5V		1.45	1.67	1.9		1.67		V
Trigger Current				0.5			0.5		μА
Reset Voltage			0.4	0.7	1.0	0.4	0.7	1.0	V
Reset Current				0.1			0.1		mA
	V <sub>CC</sub> = 15V		9.6	10	10.4	9.0	10	11	V
Control Voltage Level	V <sub>CC</sub> = 5V		2.9	3.33	3.8	2,6	3.33	4	V
		ISINK = 10mA		0.1	0.15		0.1	0.25	V
	V <sub>CC</sub> = 15V	ISINK = 50mA		0.4	0.5		0.4	0.75	V
		ISINK = 100mA	_	2.0	2.25		2.0	2.75	V
Output Voltage (LOW)		ISINK = 200mA		2.5			2.5		V
	V <sub>CC</sub> = 5V	ISINK = 8mA		0.1	0.25				V
	VCC - 5V	I <sub>SINK</sub> = 5mA					0.25	0.35	V
	V <sub>CC</sub> = 15V	ISOURCE = -200mA		12.5			12.5		v
Output Voltage (HIGH)	V <sub>CC</sub> = 15V	ISOURCE = -100mA 13.	13.0	13.3		12.75	13.3	.,,	V
	V <sub>CC</sub> = 5V	ISOURCE - TOOMA	3.0	3.3		2.75	3.3		V
Rise Time of Output				100			100		ns
Fall Time of Output				100			100		ns
Timing Error (Monostable)									
Initial Accuracy	R <sub>A</sub> = 2K to 1	00K		0.5	1.5		0.75		%
Drift with Temperature	C = 0.1µF (No	ote 2)		30	100		50		ppm/
Drift with Supply Voltage				0.05	0.2		0.1		%/V
Timing Error (Astable)		, , ,							
Initial Accuracy	R <sub>A</sub> , R <sub>B</sub> = 2K	to 100K		1.5			2.25		%
Drift with Temperature	C = 0.1μF (No	ote 2)		90			150		ppm/
Drift with Supply Voltage				0.15			0.3		%/Vo
Discharge Leakage Current				20	100		20	100	nA
Matching Characteristics (Note 4)									
Initial Timing Accuracy				0.05	0.1		0.1	0.2	%
Timing Drift with Temperature				+10			+10		ppm/
Drift with Supply Voltage				0,1	0.2		0.2	0.5	%/Vo


Notes: 1. Supply current when output is high is typically 1.0mA less.


Tested at V<sub>CC</sub> = 5V and V<sub>CC</sub> = 15V.
 This will determine maximum value of R<sub>A</sub> + R<sub>B</sub> for 15V operation. The max. total R = 20 Meg Ω.
 Matching characteristics refer to the differences between performance characteristics of each timer section.


# 8


# TYPICAL CHARACTERISTICS

















# APPLICATIONS

#### MONOSTABLE OPERATION

When the timer is operated as a monostable multivibrator, one external capacitor, C, and one external resistor, RA, are used as shown in Figure 1. When the trigger input is reduced below  $1/3\ V_{CC}$ , the timer internal flip-flop is set. This releases the short circuit across the external capacitor as the Q output goes HIGH. The voltage across the capacitor begins to rise exponentially with the time constant RAC. When the capacitor voltage reaches 2/3 V<sub>CC</sub>, the internal comparator resets the internal flip-flop and discharges the external capacitor, C, very rapidly. The output is now in LOW state and a new timing state may be initiated. The time that the output is in the HIGH state is given by 1.1 RAC or can be taken directly from Figure 2. Both the charge rate and internal threshold are directly proportional to the V<sub>CC</sub> supply voltage. Thus, the timer output pulse width is independent of the power supply voltage. If a LOW is applied to the reset input, the output is forced LOW and the external capacitor discharged regardless of the other inputs.




Fig. 1. Monostable Operation of the Am556.




Fig. 2. Monostable Pulse Width Graph.

#### **ASTABLE OPERATION**

When the timer is operated in the astable mode, two external resistors,  $R_{A}$  and  $R_{B}$ , and one external capacitor,  $C_{c}$ , are used as shown in Figure 3. With this connection scheme, the external capacitor,  $C_{c}$ , charges and discharges between 1/3  $V_{CC}$  and 2/3  $V_{CC}$ . The charge time (output H1GH) is

$$t_{AB} = 0.693 (R_A + R_B) C$$

The discharge time (output LOW) is

$$t_{B} = 0.693 R_{B}C$$

The total period for one cycle of output HIGH and output LOW is

$$T = t_{AB} + t_{B} = 0.693 (R_{A} + 2R_{B}) C$$

The frequency for this period, T, is

$$f = \frac{1}{T} = \frac{1}{0.693 (R_A + 2R_B) C}$$

The astable free running frequency can also be found from the graph shown in Figure 4. The duty cycle, time the output is LOW divided by the period, is given by

$$D = \frac{t_B}{t_{AB} + t_B} = \frac{R_B}{R_A + 2R_B}$$




Fig. 3. Astable Operation of the Am556.





Fig. 4. Astable Free Running Frequency.

# Metallization and Pad Layout



# Am592

# **Differential Video Amplifier**

# PRELIMINARY DATA

# **Distinctive Characteristics**

- are functionally, electrically and pin-for-pin equivalent to the Signetics SE592 and NE592.
- Bandwidths: 40 to 120 MHz
- Rise times: 2.5 to 10 ns
- Propagation delay: 3.6 to 10 ns
- 100% reliability assurance testing in compliance with
   Available in metal can, hermetic dual-in-line or plastic MIL-STD-883A
- The Am592 and Am592C differential video amplifiers Electrically tested and optically inspected dice for hybrid manufacturers
  - 120 MHz bandwidth
  - Adjustable gains from 0 to 400
  - Adjustable pass band
  - No frequency compensation required
  - dual-in-line packages

# FUNCTIONAL DESCRIPTION

The Am592/Am592C is a monolithic, two stage, differential output, wideband video amplifier. It offers fixed gains of 100 and 400 without external components and adjustable gains from 400 to 0 with one external resistor. The input stage has been designed so that with the addition of a few external reactive elements between the gain select terminals, the circuit can function as a high pass, low pass, or band pass filter. This feature makes the circuit ideal for use as a video or pulse amplifier in communications, magnetic memories, display and video recorder systems.


# CONNECTION DIAGRAMS Top Views Dual-In-Line Metal Can INPUT 1 13 NC 12 G<sub>2A</sub> 11 G1A G<sub>18</sub>

Note: On Metal Can, pin 5 is conneted to case.

# ORDERING INFORMATION

Part	Package	Temperature	Order
Number	Type	Range	Number
Am592C	TO-100	0°C to +70°C	AM592HC
	DIP	0°C to +70°C	AM592DC
	Molded DIP	0°C to +70°C	AM592PC
	Dice	0°C to +70°C	LD592C
Am592	TO-100	-55°C to +125°C	AM592HM
	DIP	-55°C to +125°C	AM592DM
	Dice	-55°C to +125°C	LD592

# Metallization and Pad Layout



DIE SIZE 41 X 41 mils

# Am592

# **ABSOLUTE MAXIMUM RATINGS**

Supply Voltage	±8V
Differential Input Voltage	±5V
Common Mode Input Voltage	±6V
Output Current	10mA
Operating Temperature Range Am592 Am592C	–55°C to +125°C 0°C to + 70°C
Storage Temperature Range	-65°C to +150°C

# $+ \textbf{ELECTRICAL CHARACTERISTICS} \text{ Standard Conditions } (T_{A} = +25^{\circ}\text{C}, V_{S} = \pm6\text{V}, V_{CM} = 0 \text{ unless otherwise specified})$


				Am592C Am592						
Parameter			Conditions	Min.	Тур.	Max.	Min.	Тур.	Max.	Units
D	Gain 1	Note 1	B OLG W OV	250	400	600	300	400	500	
Differential Voltage Gain	Gain 2	Note 2	$R_L = 2k\Omega$ , $V_{OUT} = 3V_{p-p}$		100	120	90	100	110	
Bandwidth	Gain 1	Note 1			40			40		
Bandwidth	Gain 2	Note 2			90			90		MHz
Rise Time	Gain 1	Note 1	V 4V		11			11		
rise Time	Gain 2	Note 2	V <sub>OUT</sub> = 1V p-p		6.0	12		6.0	10	ns
Propagation Delay	Gain 1	Note 1			7.5			7.5		
Propagation Delay	Gain 2	Note 2	V <sub>OUT</sub> = 1V p-p		6.0	10		6.0 10 ns		
Innut Posistones	Gain 1	Note 1	<u> </u>		4.0			4.0		kΩ
Input Resistance	Gain 2	Note 2		10	30		20	30		_ K77
Input Capacitance	Gain 2	Note 2			2.0			2.0		pF
Input Offset Current					0.4	5.0		0.4	3.0	μА
Input Bias Current					9.0	30		9.0	20	μА
Input Noise Voltage		BW 1kH	z to 10kHz		12			12		μV rms
Input Voltage Range						±1.0			±1.0	Volts
Common Mode Rejection Ratio	Gain 2	VCM ± 1	V, F <100kHz	60	86		60	86		· In
Common wode Rejection Ratio	Gain 2	VCM ± 1	V, F = 5MHz		60			60		dB
Supply Voltage Rejection Ratio	Gain 2	$\Delta VS = \pm$	0.5V	50	80		50	80		dB
Output Offset Voltage	Gain 3	Note 3	R <sub>L</sub> = ∞		0.2	0.75		0.2	0:75	Volts
Output Common Mode Voltage		R <sub>L</sub> = ∞		2.4	2.9	3.4	2.4	2.9	3.4	Volts
Output Voltage Swing		R <sub>L</sub> = 2k	Ω, Single Ended	3.0	3.9		3.0	3.9		Volts
Output Resistance					20			20		Ω
Power Supply Current		R <sub>L</sub> = ∞			16	24		16	24	mA

Recommended Operating Supply Voltage ( $V_S = \pm 6.0V$ )
Notes: 1. Gain select pins  $G_{1A}$  and  $G_{1B}$  connected together.
2. Gain select pins  $G_{2A}$  and  $G_{2B}$  connected together.
3. All gain select pins open.


# R

# TYPICAL APPLICATIONS

# DISC/TAPE PHASE MODULATED READBACK SYSTEMS




# DIFFERENTIATION WITH HIGH COMMON MODE NOISE REJECTION



FOR FREQUENCY  $F_1 \le 1/2 \pi$  (32) C  $v_0 \ge 1.4 \times 10^4 C \frac{d^{vi}}{dT}$ 

# **FILTER NETWORKS**




$$\frac{v_0(s)}{v_1(s)} \ge \frac{1.4 \times 10^4}{Z(s) + 2r_e}$$
$$\ge \frac{1.4 \times 10^4}{Z(s) + 32}$$


Z NETWORK	FILTER TYPE	V <sub>0</sub> (s) TRANSFER V <sub>1</sub> (s) FUNCTION
00	LOW PASS	$\frac{1.4 \times 10^4}{L} \left[ \frac{1}{s + R/L} \right]$
0-M	HIGH PASS	$\frac{1.4 \times 10^4}{R} \left[ \frac{s}{s + 1/RC} \right]$
0	BAND PASS	$\frac{1.4 \times 10^4}{L} \left[ \frac{s}{s^2 + R/Ls + 1/LC} \right]$
o R	BAND REJECT	$\frac{1.4 \times 10^{4}}{R} \left[ \frac{s^{2} + 1/LC}{s^{2} + 1/LC + s/RC} \right]$

Note: In the networks above, the value used is assumed to include  $2r_e$ , or approximately 32 ohms.

# **TEST CIRCUITS**

(TA = 25°C Unless Otherwise Noted)





# Am733/733C

Differential Video Amplifier


# **Distinctive Characteristics**

- The Am733 and Am733C differential video amplifiers are functionally, electrically and pin-for-pin equivalent to the Fairchild  $\mu$ A733 and 733C.
- Bandwidths: 40 to 120 MHz Rise Times: 2.5 to 10 ns
- Propagation Delay: 3.6 to 10 ns


- 100% reliability assurance testing in compliance with MIL STD 883.
- Electrically tested and optically inspected dice for hybrid manufacturers.
- Available in metal can, hermetic dual-in-line or hermetic flat packages.

#### **FUNCTIONAL DESCRIPTION**

The Am733 is a monolithic two-stage differential input, emitter follower differential output video amplifier. Internal seriesshunt feedback is used to obtain fixed gains of 10, 100 or 400, and adjustable gains from 10 to 400 by the use of an external resistor.



#### TYPICAL APPLICATION HIGH-GAIN WIDEBAND AMPLIFIER



### ORDERING INFORMATION

Part Number	Package Type	Temperature Range	Order Number
	TO-99	0°C to +70°C	733HC
Am733C	DIP	0°C to +70°C	733DC
	Dice	0°C to +70°C	733XC
	TO-99	–55°C to +125°C	733HM
	DIP	$-55^{\circ}$ C to $+125^{\circ}$ C	733DM
Am733	Flat Pak	$-55^{\circ}$ C to $+125^{\circ}$ C	733FM
	Dice	–55°C to +125°C	733XM

#### **CONNECTION DIAGRAMS** Top Views

# **Dual-In-Line**

# Flat Package T 624 G18 [ GIA

# Metal Can

- NOTES: (1) On Metal Can, pin 5 is connected to case.
- (2) On DIP, pin 5 is connected to bottom of package.
- (3) On Flat Package, pin 4 is connected to bottom of package.

Am733

# **MAXIMUM RATINGS**

Supply Voltage	±8 V
Differential Input Voltage	±5 V
Common Mode Input Voltage	±6 V
Output Current	10 mA
Internal Power Dissipation (Note 1)	500 mW
Operating Temperature Range Am733C Am733	0°C to +70°C −55°C to +125°C
Storage Temperature Range	−65°C to +150°C
Lead Temperature (Soldering, 60 sec.)	. 300°C

# **ELECTRICAL CHARACTERISTICS** ( $T_A = 25$ °C, $V_S = \pm 6.0$ V unless otherwise specified) **Parameter** Am733C

(see definitions)	Conditions	Min.	Typ.	Max.	Min.	Typ.	Max.	Units
Differential Voltage Gain								
Gain 1 (Note 2)		250	400	600	300	400	500	
Gain 2 (Note 3)		80	100	120	90	100	110	
Gain 3 (Note 4)		8.0	10	12	9.0	10	11	
Bandwidth	$R_S = 50 \Omega$		40					
Gain 1			40			40		MHz
Gain 2 Gain 3			90 120			90 120		MHz MHz
	B 500 V 4 V-		- 120			120		IVITIZ
Risetime Gain 1	$R_S = 50 \Omega$ , $V_{out} = 1 Vpp$		10.5			10.5		. no
Gain 2			4.5	12		4.5	10	ns ns
Gain 3			2.5			2.5		ns
Propagation Delay	$R_S = 50 \Omega$ , $V_{out} = 1 Vpp$							
Gain 1	115 = 30 11, V <sub>out</sub> = 1 Vpp		7.5			7.5		ns
Gain 2	, and the second		6.0	10		6.0	10	ns
Gain 3			3.6			3.6		ns
Input Resistance								
Gain 1			4.0			4.0		kΩ
Gain 2		10	30		20	30		kΩ
Gain 3			250			250		kΩ
Input Capacitance	Gain 2		2.0			2.0		pF
Input Offset Current			0.4	5.0		0.4	3.0	μA
Input Bias Current			9.0	30		9.0	20	μA
Input Noise Voltage	$R_S = 50 \Omega$ , BW = 1 kHz to 10 MHz		12			12		μVrms
Input Voltage Range		±1.0			±1.0			V
Common Mode Rejection Ratio								
Gain 2	$V_{cm} = \pm 1 \text{ V}, \text{ f} \leq 100 \text{ kHz}$	60	86		60	86		dB
Gain 2	$V_{cm}^{cm} = \pm 1 \text{ V, } f = 5 \text{ MHz}$		60			60		dB
Supply Voltage Rejection Ratio								
Gain 2	$\Delta V_S = \pm 0.5 V$	50	70		50	70		dB
Output Offset Voltage							4.0	
Gain 1			0.6	1.5		0.6	1.5	V
Gain 2 and Gain 3			0.35	1.5		0.35	1.0	
Output Common Mode Voltage		2.4	2.9	3.4	2.4	2.9	3.4	V
Output Voltage Swing	Single Ended	3.0	4.0		3.0	4.0		Vpp
Output Sink Current		2.5	3.6		2.5	3.6		mA
Output Resistance			20			20		Ω
Power Supply Current		<u> </u>	18	24		18	24	mA
The Following Specifications App	ly Over The Operating Temperature Rai	nges						
Differential Voltage Gain					l			
Gain 1 (Note 2)		250	400	600	200	400	600	
Gain 2 (Note 3)		80	100	120	80	100	120	
Gain 3 (Note 4)		8.0	10	12	8.0	10	12	
Input Resistance					1	4.0		1-0
Gain 1			4.0		0.0	4.0		kΩ
Gain 2 Gain 3		8.0	30	•	8.0	30 250		kΩ kΩ
			250	6.0		0.4	5.0	
Input Offset Current Input Bias Current			9.0			9.0	40	μ <b>Α</b> μ <b>Α</b>
		±1.0	9.0	40	±1.0	9.0		μ <u>Α</u> V
Input Voltage Range		_ = 1.0			±1.0			v

# Am733/733C

Parameter		Am733C			Am733			
(see definitions)	Conditions	Min.	Тур.	Max.	Min.	Тур.	Max.	Units
The Following Specifications Appl	y Over The Operating Temperature	Ranges						
Common Mode Rejection Ratio Gain 2	$V_{cm} = \pm 1 \text{ V, } f \leq 100 \text{ kHz}$	50	86		50	86		dB
Supply Voltage Rejection Ratio Gain 2	$\Delta V_S = \pm 0.5 \text{ V}$	50	70		50	70		dB
Output Offset Voltage Gain 1 Gain 2 and Gain 3			0.6 0.35	1.5 1.5		0.6 0.35	1.5 1.2	V
Output Voltage Swing	Single Ended	2.8	4.0		2.5	4.0		Vpp
Output Sink Current		2.5	3.6		2.2	3.6		mA
Power Supply Current			-	27			27	mA


- Derate metal can package at 6.8 mW/°C for operation at ambient temperatures above 85°C and Dual In-Line package at 9 mW/°C for operation at ambient temperatures above 100°C.
   Gain Select pins G<sub>1A</sub> and G<sub>1B</sub> connected together.
   Gain Select pins G<sub>2A</sub> and G<sub>2B</sub> connected together.
   All Gain Select pins open.


# **VOLTAGE GAIN ADJUST CIRCUIT** 0.2 µ F INPUT 1 O O OUTPUT 1 Am733 0.2μF O OUTPUT 2 INPUT 2 O G<sub>1B</sub> $\varphi$ φ G<sub>1A</sub> Metallization and Pad Layout INPUT 1 - G<sub>2A</sub> G<sub>1A</sub> OUTPUT 1


41 X 41 Mils


OUTPUT 2


#### PERFORMANCE CURVES





































# PERFORMANCE CURVES




















ALPHA NUMERIC INDEX FUNCTIONAL INDEX SELECTION GUIDES INDUSTRY CROSS REFERENCE DICE POLICY ORDERING INFORMATION MIL-M-38510/MIL-STD-883	
comparators	
DATA CONVERSION PRODUCTS	
LINE DRIVERS/RECEIVERS	
MAGNETIC MEMORY INTERFACE 5	
MOS MEMORY AND MICROPROCESSOR INTERFACE	
OPERATIONAL AMPLIFIERS	
SPECIAL FUNCTIONS 8	
VOLTAGE REGULATORS	
PACKAGE OUTLINES GLOSSARY AMD FIELD SALES OFFICES, SALES REPRESENTATIVES, DISTRIBUTOR LOCATIONS	

Am 105/205/305/305A V	
AII 103/203/303/303/	√oltage Regulator
Am723/723C V	Voltage Regulator
,, 20, , 200	·

# Am105/205/305/305A


**Voltage Regulator** 

# **Distinctive Characteristics**

- The Am105/205/305/305A are functionally, electrically, and pin-for-pin equivalent to the National LM 105/205/305/305A.
- Output voltage adjustable from 4.5V to 40V.
- Output currents in excess of 10A possible by adding external transistors.
- 100% reliability assurance testing in compliance with MIL STD 883.
- Electrically tested and optically inspected die for assemblers of hybrid products.


# **FUNCTIONAL DESCRIPTION**

The Am105/205/305/305A is a positive voltage regulator which can be used in the series, shunt, linear or switching modes of operation. The circuits feature low stand-by current drain, operation under minimum load conditions and an output current capability of up to 20 mA.










Allono	Shunt Regulation  5, 1.33V 10,33421
V <sub>IN</sub> 15V H <sub>4</sub> 25°: 2W	R <sub>3</sub> R <sub>3</sub> R <sub>3</sub> R <sub>4</sub> R <sub>5</sub> R <sub>5</sub> R <sub>5</sub> R <sub>5</sub> R <sub>5</sub> R <sub>5</sub> R <sub>5</sub> R <sub>5</sub>

ORDERING	INFORMATION

Part	Package	Temperature	Order
Number	Type	Range	Number
Am305A	TO-99	0°C to +70°C	LM305AH
Am305	TO-99	0°C to +70°C	LM305H
	Dice	0°C to +70°C	LD305
Am205	TO-99	–25°C to +85°C	LM205H
Am105	TO-99	–55°C to +125°C	LM105H
	Dice	–55°C to +125°C	LD105

# CONNECTION DIAGRAM Top View

Metal Can



NOTES: (1) On Metal Can, pin 4 is connected to case.

# Am105/205/305/305A

# MAXIMUM RATINGS

Input Voltage Range	Am105/205/305A	50 V
	Am305	, 40 V
Input-Output Voltage	Differential	40 V
Internal Power Dissip	ation (Note 1)	
Metal Can (Similar	to TO-99)	500 mV
		800 mV
Operating Temperatu	re Range	
Am105		-55°C to +125°C
Am205		-25°C to +85°C
Am305/305A		0°C to +70°C
Storage Temperature	Range ·	-65°C to +150°C
Lead Temperature (S	oldering, 60 sec.)	300°C

ELECTRICAL CHARAC Parameter	<b>TERISTICS</b> $(T_A = 25^{\circ}C)$ unless		vise spe Am305			Am305/	Δ		Am105 Am205		
see definitions)	Conditions	Min	Тур	Max	Min	Typ	Max	Min	Typ	Max	Units
Input Voltage Range		8.5		40	8.5		50	8.5		50	V
Output Voltage Range		4.5	*	30	4.5		40	4.5		40	٧
Input-Output Voltage Differential		3.0		30	3.0		30	3.0		30	V
Line Regulation (Note 3)	$V_{\text{in}}$ - $V_{\text{out}} \le 5 \text{ V}$ $V_{\text{in}}$ - $V_{\text{out}} \ge 5 \text{ V}$		0.025 0.015	0.06 0.03		0.025 0.015	0.06 0.03		0.025 0.015	0.06 0.03	%/V %/V
Load Regulation (Note 3)	$0 \le I_O \le 12 \text{ mA}$ $R_{SC} = 18 \Omega$ , $T_A = 25^{\circ}\text{C}$ $R_{SC} = 15 \Omega$ , $T_A = T_A(\text{max})$ $R_{SC} = 10 \Omega$ , $T_A = T_A(\text{min})$ $0 \le I_O \le 45 \text{ mA}$ $0 \le I_O \le 45 \text{ mA}$ $0 \le I_O \le 45 \text{ mA}$ $0 \le I_O \le 45 \text{ mA}$ $0 \le I_O \le 45 \text{ mA}$	-	0.02 0.03 0.03	0.05 0.1 0.1		0.02 0.03	0.2 0.4		0.02 0.03 0.03	0.05 0.01 0.1	% % % %
	$R_{SC} = 0 \Omega, T_A = T_A \text{ (min)}$					0.03	0.4				%
Feedback Sense Voltage		1.63	1.70	1.81	1.55	1.70	1.85	1.63	1.70	1.81	V
Ripple Rejection	$C_{REF} = 10 \mu f, f = 120 Hz$	1	0.003	0.01		0.003			0.003	0.01	%/V
Output Noise Voltage	10 Hz $\leq$ f $\leq$ 10 kHz $C_{REF} = 0$ $C_{REF} > 0.1 \mu f$		0.005 0.002			0.005 0.002			0.005 0.002		% %
Standby Current Drain	$V_{in} = 40 \text{ V}$ $V_{in} = 50 \text{ V}$		0.8	2.0		0.8	2.0		0.8	2.0	mA
Long Term Stability		İ	0.1	1.0		0.1	1.0		0.1	1.0	%
Temperature Ştability			0.3	1.0		0.3	1.0		0.3	1.0	%
Current Limit Sense Voltage (Note 4)	$R_{SC} = 10 \Omega$ , $T_A = 25$ °C $V_{out} = 0 V$	225	300	375	225	300	375	225	300	375	mV

Notes: 1. Derate Metal Can package at  $6.8 \text{mW}/^{\circ}\text{C}$  for operation at ambient temperatures above  $25^{\circ}\text{C}$ .

<sup>2.</sup> These specifications apply over the operating temperature range, for input and output voltages within the ranges given, and for a divider impedance seen by the feedback terminal of 2kΩ, unless otherwise specified. The load and line regulation specifications are for constant junction temperature. Temperature drift effects must be taken into account separately when the unit is operating under conditions of high dissipation.


<sup>3.</sup> The output currents given, as well as the load regulation, can be increased by the addition of external transistors. The improvement factor will be roughly equal to the composite current gain of the added transistors.


<sup>4.</sup> With no external pass transistor.


<sup>5.</sup> Connect booster output to unregulated input when no external pass transistor is used.


# 4

#### PERFORMANCE CURVES














**Current Limiting** 






















# ADDITIONAL APPLICATIONS

# Linear Regulator with Foldback Current Limiting



# Metallization and Pad Layout



# Am723/723C

**Voltage Regulator** 


**Description:** The Am723 and Am723C monolithic voltage regulators are functionally and electrically equivalent to the Fairchild  $\mu$ A723 and  $\mu$ A723C. Both are available in the hermetic dual-in-line and metal can packages and are pin for pin replacements for the Fairchild  $\mu$ A723 and  $\mu$ A723C.

**Distinctive Characteristics:** 100% reliability assurance testing including high-temperature bake, temperature cycling, centrifuge and fine leak hermeticity testing in compliance with MIL-STD-883.


Electrically tested and optically inspected dice for the assemblers of hybrid products.

# **FUNCTIONAL DESCRIPTION**

The Am723 is intended for use with positive or negative supplies as a series, shunt, switching or floating regulator. It is applicable to remote shutdown and current limiting operations and will accept either PNP or NPN external pass elements to increase output current capability.



# $\begin{array}{c} \textbf{APPLICATIONS} \\ \textbf{REMOTE SHUTDOWN REGULATOR WITH CURRENT LIMITING (V}_{out} = 2 \text{ to 7 Volts)} \end{array}$



#### ORDERING INFORMATION

Part	Package	Temperature	Order
Number	Type	Range	Number
	DIP	0°C to +70°C	723DC
	Metal Can	0°C to +70°C	723HC
Am723C	Molded DIP	0°C to +70°C	723PC
	Dice	0°C to +70°C	723XC
Am723	DIP	-55°C to +125°C	723DM
	Metal Can	-55°C to +125°C	723HM
	Dice	-55°C to +125°C	723XM

# CONNECTION DIAGRAMS Top Views

Metal Can

Dual-In-Line

CURRENT LIMIT
FREQUENCY
SENSE 1 10 COMPENSATION
CURRENT LIMIT 2 112 COMPENSATION
CURRENT SENSE 1 3 112 VC
INVESTING 10 1 11 Vc
NON-INVESTING 10 1 11 Vc
NON-INVESTING 10 1 1 1 Vc
NON-INVESTING 10 1 1 1 Vc
NON-INVESTING 10 1 1 1 Vc
NON-INVESTING 10 1 1 1 Vc
NON-INVESTING 10 1 1 1 Vc
NON-INVESTING 10 1 1 1 Vc
NON-INVESTING 10 1 1 1 Vc
NON-INVESTING 10 1 1 1 Vc
NON-INVESTING 10 1 1 1 Vc
NON-INVESTING 10 1 1 1 Vc
NON-INVESTING 10 1 1 1 Vc
NON-INVESTING 10 1 1 1 Vc
NON-INVESTING 10 1 1 1 Vc
NON-INVESTING 10 1 1 Vc
NON-INVESTING 10 1 Vc
NON-INVESTING 10 1 Vc
NON-INVESTING 10 1 Vc
NON-INVESTING 10 1 Vc
NON-INVESTING 10 1 Vc
NON-INVESTING 10 1 Vc
NON-INVESTING 10 1 Vc
NON-INVESTING 10 1 Vc
NON-INVESTING 10 1 Vc
NON-INVESTING 10 1 Vc
NON-INVESTING 10 1 Vc
NON-INVESTING 10 1 Vc
NON-INVESTING 10 1 Vc
NON-INVESTING 10 1 Vc
NON-INVESTING 10 1 Vc
NON-INVESTING 10 1 Vc
NON-INVESTING 10 1 Vc
NON-INVESTING 10 1 Vc
NON-INVESTING 10 1 Vc
NON-INVESTING 10 1 Vc
NON-INVESTING 10 1 Vc
NON-INVESTING 10 1 Vc
NON-INVESTING 10 1 Vc
NON-INVESTING 10 1 Vc
NON-INVESTING 10 1 Vc
NON-INVESTING 10 1 Vc
NON-INVESTING 10 1 Vc
NON-INVESTING 10 1 Vc
NON-INVESTING 10 1 Vc
NON-INVESTING 10 1 Vc
NON-INVESTING 10 Vc
NON-INVESTING 10 Vc
NON-INVESTING 10 Vc
NON-INVESTING 10 Vc
NON-INVESTING 10 Vc
NON-INVESTING 10 Vc
NON-INVESTING 10 Vc
NON-INVESTING 10 Vc
NON-INVESTING 10 Vc
NON-INVESTING 10 Vc
NON-INVESTING 10 Vc
NON-INVESTING 10 Vc
NON-INVESTING 10 Vc
NON-INVESTING 10 Vc
NON-INVESTING 10 Vc
NON-INVESTING 10 Vc
NON-INVESTING 10 Vc
NON-INVESTING 10 Vc
NON-INVESTING 10 Vc
NON-INVESTING 10 Vc
NON-INVESTING 10 Vc
NON-INVESTING 10 Vc
NON-INVESTING 10 Vc
NON-INVESTING 10 Vc
NON-INVESTING 10 Vc
NON-INVESTING 10 Vc
NON-INVESTING 10 Vc
NON-INVESTING 10 Vc
NON-INVESTING 10 Vc
NON-INVESTING 10 Vc
NON-INVESTING 10 Vc
NON-INVESTING 10 Vc
NON-INVESTING 10 Vc
NON-INVESTING 10 Vc
NON-INVESTING 10 Vc
NON-INVESTING 10 Vc
NON-INVESTING 10 Vc
NON-INVESTING 10 Vc
NON-INVESTING 10 Vc
NON-INVESTING 10 Vc
NON-INVESTING 10 Vc
NON-INVESTING 10 Vc
NON-INV

NOTES: (1) On Metal Can, pin 5 is connected to case.
(2) On DIP, pin 7 is connected to case.

# Am723/723C

# **MAXIMUM RATINGS**

Pulse Voltage from V <sup>+</sup> to V <sup>-</sup> (50 msec)	50 V
Continuous Voltage from V <sup>+</sup> to V <sup>-</sup>	40 V
Input-Output Voltage Differential	40 V
Maximum Output Current	150 mA
Current from V <sub>z</sub>	25 mA
Current from V <sub>REF</sub>	15 mA
Internal Power Dissipation (Note 1)  Metal Can  DIP	850 mW 900 mW
Operating Temperature Range Am723C Am723	0°C to +70°C −55°C to +125°C
Storage Temperature Range	-65°C to +150°C
Lead Temperature (Soldering, 60 sec.)	300°C


**ELECTRICAL CHARACTERISTICS**  $(T_A = 25^{\circ}C \text{ unless otherwise specified})$  (Note 2)


Parameter		Α	m723	C -		,		
(see definitions)	Conditions	Min	Тур	Max	Min	Тур	Max	Units
Line Regulation	$V_{IN} = 12 \text{ V to } V_{IN} = 15 \text{ V}$		0.01	0.1		0.01	0.1	% V <sub>OUT</sub>
(Note 3)	$V_{IN} = 12 \text{ V to } V_{IN} = 40 \text{ V}$		0.1	0.5		0.02	0.2	% V <sub>OUT</sub>
Load Regulation (Note 3)	$I_L = 1 \text{ mA to } I_L = 50 \text{ mA}$		0.03	0.2		0.03	0.15	% V <sub>OUT</sub>
Ripple Rejection	$f = 50 \text{ Hz to } 10 \text{ kHz}, C_{REF} = 0$ $f = 50 \text{ Hz to } 10 \text{ kHz}, C_{REF} = 5 \mu\text{F}$		74 86			74 86		dB dB
Short Circuit Current Limit	$R_{SC} = 10 \Omega, V_{OUT} = 0$		65			65	_	mA
Reference Voltage		6.80	7.15	7.50	6.95	7.15	7:35	V.
Output Noise Voltage	BW = 100 Hz to 10 kHz, $C_{REF} = 0$ BW = 100 Hz to 10 kHz, $C_{REF} = 5 \mu F$		20 2.5			20 2.5		μV <sub>rms</sub> μV <sub>rms</sub>
Long Term Stability			0.1			0.1		%/1000 hrs
Standby Current Drain	$I_L = 0, V_{IN} = 30 \text{ V}$		2.3	4.0		2.3	3.5	mA
Input Voltage Range		9.5		40	9.5		40	V
Output Voltage Range		2.0		37	2.0		37	V
Input-Output Voltage Differential		3.0		38	3.0		38	V
The Following Specifications App	ly Over The Operating Temperature Rang	jes						
Line Regulation	$V_{IN} = 12 \text{ V to } V_{IN} = 15 \text{ V}$			0.3			0.3	% V <sub>OUT</sub>
Load Regulation	$I_{L} = 1 \text{ mA to } I_{L} = 50 \text{ mA}$			0.6			0.6	% V <sub>OUT</sub>
Average Temperature Coefficient of Output Voltage			0.003	0.015		0.002	0.015	%/°C


Derate Metal Can package at 6.8 mW/°C for operation at ambient temperatures above 25°C and Dual-In-Line package at 9 mW/°C for operation at ambient temperatures above 50°C.
 Unless otherwise specified, T<sub>A</sub> = 25°C, V<sub>IN</sub> = V+ = V<sub>C</sub> = 12 V, V− = 0 V, V<sub>Out</sub> = 5 V, I<sub>L</sub> = 1 mA, R<sub>SC</sub> = 0, C<sub>I</sub> = 100 pF, C<sub>REF</sub> = 0 and divider impedance as seen by error amplifier ≤10 kΩ when connected as shown in Fig. 3.
 The load & line regulation specifications are for constant junction temperature. Temperature drift effects must be taken into account separately

when the unit is operating under conditions of high dissipation.


# PERFORMANCE CURVES



















#### Maximum Load Current As A Function Of Input-Output Voltage




Load Regulation Characteristics Without Current Limiting




Load Transient Response




Line Regulation As A Function Of Input-Output Voltage Differential




Load Regulation Characteristics With Current Limiting






Load Regulation As A Function Of Input-Output Voltage Differential



Current Limiting Characteristics



# **APPLICATIONS**

# HIGH VOLTAGE REGULATOR




Figure 1

# LOW VOLTAGE REGULATOR (Vout = 2 to 7 Volts) VOUT VREF Am723 CL REGULATED OUTPUT ROUTPUT ROUTPUT ROUTPUT

Figure 3

# NEGATIVE VOLTAGE REGULATOR




Figure 2

# FOLDBACK CURRENT LIMITING REGULATOR






Figure 4

# Metallization and Pad Layout






# Section X


Package Outlines	10-1
Glossary	10-5
AMD Field Sales Offices, Sales Representatives, Distributor Locations	0-10

# PACKAGE OUTLINES


G-12-1 12-LEAD METAL CAN (TO-8)



H-8-1 8-LEAD METAL CAN (TO-99)




H-10-1 10-LEAD METAL CAN (TO-100)




DIMENSIONS (inches)

Parameters A	G-1	2-1	H-1	0-1	H-8-1		
Parameters	Min.	Max.	Min.	Max.	Min.	Max.	
Α	.155	.180	.165	.185	.165	.185	
е	.390	.410	.215	.245	.185	.215	
e <sub>1</sub>	.090	.110	.105	.125	.090	.110	
F	.020	.030	.013	.033	.013	.033	
k	.024	.034	.027	.034	.027	.034	
k <sub>1</sub>	.024	.038	.027	.045	.027	.045	
L	.500	.600	.500	.610	.500	.570	
L <sub>1</sub>				.050		.050	
L <sub>2</sub>			.250		.250		
α	45	ō°	36°	BSC	45° BSC		
$\phi$ b			.016	.019	.016	.019	
$\phi$ b <sub>1</sub>	.016	.021	.016	.021	.016	.021	
$\phi$ D	.590	.610	.350	.370	.350	.370	
$\phi D_1$	.540	.560	.305	.335	.305	.335	
$\phi D_2$	.390	.410	.120	.160	.120	.160	


P-8-1 8-LEAD MOLDED DUAL-IN-LINE




P-16-1 16-LEAD MOLDED DUAL-IN-LINE




P-24-1 24-LEAD MOLDED DUAL-IN-LINE




. P-14-1 14-LEAD MOLDED DUAL-IN-LINE (TO-116)



P-20-1 20-LEAD MOLDED DUAL-IN-LINE



P-28-1 28-LEAD MOLDED DUAL-IN-LINE



DIMENSIONS (inches)


Parameters	P-8-1		P-14-1		P-	P-16-1		P-20-1		P-24-1		P-28-1	
	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Α	.150	.200	.150	.200	.150	.200	.150	.200	.170	.215	.150	.200	
b	.015	.022	.015	.020	.015	.020	.015	.020	.015	.020	.015	.020	
b <sub>1</sub>	.055	.065	.055	.065	.055	.065	.055	.065	.055	.065	.055	.065	
C	.009	.011	.009	.011	.009	.011	.009	.011	.009	.011	.009	.011	
D	.370	.390	.735	.765	.735	.765	1.000	1.040	1.235	1.265	1.440	1.460	
E	.240	.260	.240	.260	.240	.260	.250	.290	.515	.540	.530	.550	
E <sub>2</sub>	.310	.385	.310	.385	.310	.385	.310	.385	.585	.700	.585	.700	
е -	.090	.110	.090	.110	.090	.110	.090	.110	.090	.110	.090	.110	
L ·	.125	.150	.125	.150	.125	.150	.125	.150	.125	.160	.125	.160	
Q	.015	.060	.015	.060	.015	.060	.015	.060	.015	.060	.015	.060	
S	.010	.020	.035	.055	.010	.020	.025	.035	.035	.055	.035	.055	


# PACKAGE OUTLINES (Cont.)


D-8-1 8-LEAD HERMETIC DUAL-IN-LINE

D-14-1 14-LEAD HERMETIC DUAL-IN-LINE

†D-14-3 14-LEAD METAL HERMETIC DUAL-IN-LINE









<sup>†</sup>This package is used only for LM108/LM108A series of product.


D-16-1 16-LEAD HERMETIC DUAL-IN-LINE




D-20-1 20-LEAD HERMETIC DUAL-IN-LINE



D-24-1 24-LEAD HERMETIC DUAL-IN-LINE



D-28-2 28-LEAD HERMETIC DUAL-IN-LINE



**DIMENSIONS** (inches)

	D	-8-1	D-	14-1	D-1	4-3	D-16-1		D-16-1		D-20-1		D-24-1		D-28-2	
Parameters	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.		
Α	.130	.200	.130	.200	.100	.200	.130	.200	.140	.220	.150	.225	.100	.200		
b	.016	.020	.016	.020	.015	.023	.016	.020	.016	.020	.016	.020	.015	.022		
b1	.050	.070	.050	.070	.030	.070	.050	.070	.050	.070	.045	.065	.030	.060		
С	.009	.011	.009	.011	.008	.011	.009	.011	.009	.011	.009	.011	.008	.012		
D	.370	.400	.745	.785	.660	.785	.745	.785	.935	.970	1.230	1.285	1.380	1.420		
E	.240	.285	.245	.285	.230	.265	.245	.285	.245	.285	.510	.545	.560	.600		
E <sub>1</sub>	.300	.320	.290	.320	.290	.310	.290	.320	.290	.320	.600	.620	.590	.620		
е	.090	.110	.090	.110	.090	.110	.090	.110	.090	.110	.090	.110	.090	.110		
L	.125	.150	.125	.150	.100	.150	.125	.150	.125	.150	.120	.150	.120	.150		
Q	.015	.045	.015	.045	.020	.080	.015	.045	.015	.045	.015	.045	.020	.060		
S*	.004		.020				.005		.005		.010		.005			
α	3°	13°	3°	13°			3°	13°	3°	13°	3°	13°		)		


<sup>\*</sup>From edge of end lead.

# **PACKAGE OUTLINES (Cont.)**

F-10-1 10-LEAD CERPAK

1F-10-2 10-LEAD FLAT PACKAGE

<sup>†</sup>This package is used only for LM108/LM108A series of product.



F-24-1
24-LEAD CERPAK

20-LEAD CERPAK

F-28-2

F-20-1

28-LEAD FLAT PACKAGE

**DIMENSIONS** (inches)

Parameters	F-10-1		F-10-2		F-14-1		F-16-1		F-20-1		F-24-1		F-28-1	
	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.
Α	.045	.080	.045	.080	.045	.080	.045	.085	.045	.085	.050	.090	.045	.080
b	.015	.019	.012	.019	.015	.019	.015	.019	.015	.019	.015	.019	.015	.019
С	.004	.006	.003	.006	.004	.006	.004	.006	.004	.006	.004	,006	.003	.006
D	.230	.255	.235	.275	.230	.255	.370	.425	.490	.520	.580	.620	.360	.410
D <sub>1</sub>				.275										.410
E	.240	.260	.240	.260	.240	.260	.245	.285	.245	.285	.360	.385	.360	.410
E <sub>1</sub>		.275		.280		.275		.290		.290		.410		.410
e	.045	.055	.045	.055	.045	.055	.045	.055	.045	.055	.045	.055	.045	.055
L	.335	.370	.335	.370	.335	.370	.335	.370	.335	.370	.270	.320	.270	.320
L <sub>1</sub>	.920	.995	.920	.980	.920	.995	.925	.995	.925	.995	.955	1.000	.955	1.000
Q	.010	.040	.010	.040	.010	.040	.020	.040	.020	.040	.020	.040	.010	.040
S*	.005		.005		.005		.005		.005		.005		.005	

<sup>\*</sup>From edge of end lead.

# **GLOSSARY**

∆los/∆TA Average Temperature Coefficient of Input Offset Current - The ratio of the change in input offset current, over

the operating temperature range, to the operating temperature range.  $(pA/^{\circ}C)$ 

△VOS/△TA Average Temperature Coefficient of Input Offset Voltage - The ratio of the change in input offset voltage, over

the operating temperature range, to the operating temperature range. ( $\mu V/^{\circ}C$ )

вW Bandwidth - The frequency at which the gain of the device is 3 dB below its low frequency value.

cs Channel Separation - The log of the ratio of the input of an undriven amplifier to the output of an adjacent driven

amplifier, (dB)

Clamped Output High Voltage - The voltage potential necessary to turn on (forward bias) the clamping diode on Vонс

the output pin. (V)

VOLC Clamped Output Low Voltage - The voltage potential necessary to turn off (reverse bias) the clamping diode on

the output pin. (V)

Clock Frequency — The reciprocal of the clock period; the clock repetition rate. fclock

Clock Input, Amplitude - The peak amplitude of the clock signal.

tPW Clock Input, Width — The time duration of the clock pulse.

Common Mode Gain - The ratio of the output voltage change to the input common mode voltage producing that

change.

Common Mode Input Overload Recovery Time - The time delay between removal of an input common mode vol-

tage outside the input common mode range, and resumption of normal device operation. (ns)

Common Mode Input Resistance - The value of resistance with respect to a common mode signal, seen when looking into both inputs.  $(\Omega)$ 

Common Mode Input Voltage Swing - The peak value of the common mode input voltage at which the device will operate in a linear fashion. (V)

Common Mode Output Voltage - The output voltage resulting from the application of a voltage common to both

inputs and the average of the two output voltages of a differential output amplifier. (V)

**CMRR** Common Mode Rejection Ratio - The ratio of the change in input offset voltage to the total change in common

mode voltage producing it. (dB)

Common Mode Voltage - The arithmetic mean of the voltage present at the differential inputs with respect to the VcM

device ground reference. (V)

td Delay Time - See Propagation Delay. (ns)

Differential Input Bias Current - The current required in the differential input stage to bias the stage into oper-

ation.

Differential Input Capacitance - The effective capacitance between the two inputs, operating open loop.

Differential Input Impedance - The impedance seen looking between the input terminals.

Differential Input Offset Current - The difference in currents required by the transistors in the input stage to bias the input stage to its quiescent operation point.

Differential Input Overload Recovery Time - The time delay between removal of a differential input voltage that exceeds the differential input voltage operating range, and resumption of normal device operation.

Differential Input Resistance - The effective resistance between the two inputs, operating open loop.

Differential Input Threshold Voltage - The voltage difference between the + and - inputs required to guarantee the output logic state.

Differential Input Voltage Range - The range of voltage applied between the input terminals for which operation remains within specifications.

Differential Load Rejection - The ratio of the change in input offset voltage to the change in differential load

Differential Output Resistance — The resistance measured between the two output terminals.

Differential Output Voltage Swing - The peak differential output voltage that can be obtained without clipping the output voltage waveform.

Differential Voltage Gain - The ratio of the change in differential output voltage to the change in differential input voltage.

 $V_{DO}$ Dropout Voltage - The input-output voltage differential that causes the output voltage to decrease by 5% of its

initial value, (V)

# GLOSSARY (Cont.)

Enable HIGH - The delay time from a control input change to the three-state output high-impedance to HIGH-<sup>t</sup>ZH level transition. tZL Enable LOW — The delay time from a control input change to the three-state output high-impedance to LOW-level transition. Equivalent Input Noise Current - The input noise current that would reproduce the noise seen at the output if all Ìп amplifier noise sources were set to zero and the source impedances were large compared to the optimum source impedance, (pA/s/Hz) Equivalent Input Noise Voltage - The input noise voltage that would reproduce the noise seen at the output if all en amplifier noise sources and the source resistances were set to zero. ( $nV/\sqrt{Hz}$ ) Fall Time - The time required for the signal to fall from 90% to 10% of its output value into a specified load tf network. (ns) Feedback Capacitance - The effective value of the capacitive coupling from output to input. Feedback Sense Voltage — The voltage measured on the feedback terminal of the regulator, with respect to ground, Vsense when the device is operating in regulation. (V) Frequency Response - The frequency at which the output drops to 0.707 of its low frequency value. ft Gain Bandwidth Product - The frequency at which the small signal ac gain of the device reduces to unity. (MHz) н HIGH - Applying to a HIGH voltage level. hfe High Frequency Current Gain — The small signal ac current gain at a specified frequency. HIGH to Disable - The delay time from a control input change to the three-state output HIGH-level to hightHZ impedance transition (measured at 0.5V change). Hold Time - The time interval for which a signal must be retained at one input after an active transition occurs at th another input terminal. Δ۷τΗ Hysteresis - The voltage difference between the switching points of the device. See Lower Input Threshold Voltage and Upper Input Threshold Voltage. IBIAS Input Bias Current - The average of the two input currents with no signal applied. (nA or pA) Input Bias Current Drift - The change in input bias current with temperature supply voltage, or time. (AIRIAS/  $\Delta T$ ,  $\Delta V_S$ ,  $\Delta t$ ) CIN Input Capacitance - The equivalent capacitance of either input with the other input grounded. (pF) ۷ін Input HIGH Voltage - The range of input voltages that represents a logic HIGH in the system. ٧c Input Clamp Diode Voltage - The most negative voltage at an input when 18 mA is forced out of that input terminal. This parameter guarantees the integrity of the input diode which is intended to clamp negative ringing at the input terminal. **CMVR** Input Common Mode Voltage Range - The range of common mode input voltage over which the device will operate within specifications. (V) Input Current - The current flowing into the input with a specified voltage applied to the input. IIN Input Current at Maximum Input Voltage - The current into a TTL or DTL input with the absolute maximum allowed input voltage applied to the input. 1F Input Forward Current - See Input LOW Current. ΉН Input HIGH Current - The current flowing out of an input when a specified LOW voltage is applied. Input HIGH Voltage — The range of input voltages that represents a logic HIGH in the system. Иιн Input Latch Voltage - See Input Clamp Diode Voltage. Input LOW Current - The current flowing out of an input when a specified LOW voltage is applied. IIL. VIL Input LOW Voltage - The range of input voltages that represents a logic LOW in the system. Input Noise Voltage - The rms noise voltage present at the amplifier output divided by the gain of the amplifier, measured with the inputs connected to ground through a low resistance.(en) Input Offset Current - The difference in current into the two input terminals with the output voltage at zero. In a los comparator, it is the difference between the two input currents with the output at the logic threshold voltage. Also, it is defined as the difference in input currents required to give equal output currents from a matched pair of

Input Offset Voltage — The voltage applied between the input terminals to obtain zero output voltage. In Compar-

Input Offset Current Drift - The change in input offset current produced with time, voltage or temperature.

devices. (nA or pA)

 $\Delta V$ ,  $\Delta t$  (pA/°C, V, s)

 $\Delta los/\Delta T$ 

 $\Delta V$ ,  $\Delta t$ 

Vos

# GLOSSARY (Cont.)

ators, it is the voltage applied to the input terminals to give the logic threshold voltage at the output. It is also defined as the input voltage differential required to give equal output currents from a matched pair of devices. (mV)

 $\triangle V_{OS}/\triangle T$ ,  $\triangle V$ ,  $\triangle t$ 

Input Offset Voltage Drift — The change in input offset voltage with time, voltage or temperature. (μV/°C, V, s)

Input-Output Voltage Differential - The voltage range between the unregulated input voltage and the regulated output voltage in which a regulator operates within specifications.

RIN

Input Resistance - The equivalent resistance seen looking into either input terminal with the other terminal

grounded. (M $\Omega$ )

IR Input Reverse Current - See Input HIGH Current. (µA)

Input to Output Delay - See Propagation Delay.

VIN

Input Voltage - The voltage potential between the input terminal and the device ground reference. (V) Input Voltage (Min) - The minimum voltage required to bias the reference to specification limits. (V)

VIN(MIN) VIN

Input Voltage Range - The range of voltage on an input terminal over which the device operates as specified. (V)

Large Signal Voltage Gain - The ratio of the output voltage swing to the change in input voltage required to drive the output from zero to this voltage.

ΔVOUT/ΔVIN Line Regulation — The change in output voltage for a specified change in input voltage. (mV or %)

Linearity - The deviation of the characteristic from a straight line.

∆Vout/∆IL

Load Regulation - The change in output voltage for a specified change in load current. (mV or %)

L

LOW - Applying to a LOW voltage level.

tLZ

LOW to Disable - The delay time from a control input change to the three-state output LOW-level to high-impedance transition (measured at 0.5V change).

VILMAX

Maximum input LOW voltage - The maximum allowed input LOW in a system. This value represents the guaranteed input LOW threshold for the device.

VIHMIN

Minimum input HIGH Voltage - The minimum allowed input HIGH in a logic system. This value represents the guaranteed input HIGH threshold for the device.

VT-

Negative-going Threshold Voltage - The input voltage of a variable threshold device that is interpreted as a VII as the input transition falls from above VT+(MAX)

Negative Current – Current flowing out of the device.

NF

Noise Figure - The ratio of the input signal-to-noise ratio to the output signal-to-noise ratio. Usually expressed as

common log. (dB)

1/F Noise — The noise measured at a specified low frequency below the frequency range where the device noise spectrum is essentially flat. (nV)

AVOL

Open Loop Voltage Gain - The ratio of the output signal voltage to the differential input signal voltage, with no feedback applied. (dB or V/mV)

Oscillator Control Sensitivity - The ratio of the change in oscillator frequency to the change in control voltage causing it.

Oscillator Pull-In Range - The range of free-running frequency over which the oscillator is locked to the incoming signal.

0

Output.

Output Common Mode Voltage - The arithmetic mean of the two output voltages for devices with differential outputs.

ЮН

Output High Current - The current flowing out of an output which is in the HIGH state.

۷он

Output HIGH Voltage - The minimum voltage at an output terminal for the specified output current IOH and at the minimum value of VCC.

VOL

Output Low Voltage - The maximum voltage at an output terminal sinking the maximum specified load current IOL and at the minimum value of VCC.

Zo

Output Impedance – The equivalent impedance seen looking into the output terminal.  $(\Omega)$ 

**ICEX** 

Output Leakage Current - The leakage current into the output transistor at the specified output voltage potential

for uncommitted or open-collector outputs. ( $\mu$ A)

IOL

Output LOW Current - The current flowing into an output which is in the LOW state.



GI	220	ΔRV	(Cont.)	í

Output Noise Voltage — The rms value of the noise voltage measured at the output with constant load current and eno no input ripple.  $(\mu V)$ Output Off Current HIGH - The current flowing into a disabled 3-state output with a specified HIGH output vol-**IOZH** Output Off Current LOW - The current flowing out of a disabled 3-state output with a specified LOW output vol-IOZL tage applied. Output Offset Voltage - The voltage difference between the two outputs with both inputs grounded. Output Resistance - The small signal ac resistance seen looking into the output with no feedback applied and the Ro output dc voltage near zero. For comparators, it is the resistance seen looking into the output with the dc output level at the logic threshold. ( $\Omega$ ) Output Saturation Voltage - The dc voltage between output and ground in the saturated condition. Isc Output Short Circuit Current - The current flowing out of an output which is in the HIGH state when that output is short circuited to ground (or other specified potential). ISINK Output Sink Current - The maximum current into the collector of an open-collector device. (mA) Vout Output Voltage - The voltage present at the output terminal referred to ground. (V) **∆Vout** Output Voltage Range - The range of output voltages over which the specifications apply. (V) Output Voltage Swing - The peak output voltage swing, referred to zero, that can be obtained wihtout clipping **±Vout** the output voltage waveform. (V) Overshoot - The difference between the peak amplitude of the output and the final value of the output divided by the output times 100%. (%) Peak Output Current - The maximum current delivered by the device for a period too short for thermal protection IOUT(Pk) to be activated (A) Phase Margin — The difference between 180° and the phase shift at the frequency where the open loop gain equals unity. Positive-going Threshold Voltage -- The input voltage of a variable threshold device that is interpreted as a VIH as V<sub>T+</sub> the input transition rises from below V<sub>T-(MIN)</sub>. Pulse Width — The time between the leading and trailing edges of a pulse. tPW Power Bandwidth The maximum frequency at which the maximum output can be maintained without significant distortion. Power Consumption - The dc power required to operate the device under no load conditions. Power Dissipation (Max) - The maximum power that can be dissipated in the device with a given heat sink beyond PD(MAX) which the device may not perform to specification. (mW) Power Supply Current - The current required from the power supply to operate the amplifier with no load and Iss no signal applied. (mA) **PSRR** Power Supply Rejection Ratio - The ratio of the change in input offset voltage to the change in power supply voltage producing it.  $(\mu V/V)$ Power Supply Sensitivity - The ratio of the change of a specified parameter to the change in supply voltage. Propagation Delay - The time interval between application of an input voltage step and its arrival at the output. tpd ΙQ Quiescent Current — That part of a regulator input current that is not delivered to the load. (mA) Quiescent Output Current — The output current with no signal applied to the input. **IREF** Reference (Control) Current - The current drawn or supplied by the reference (control) terminal. (µA) VREF Reference Voltage – The output of the reference amplifier measured with respect to the negative supply. (V) Response Control Input Current - The current flowing out of the response control pin that is available to charge IRIN the response control capacitor. Response Time - The interval between the application of an input step function and the time when the output tresp voltage crosses the logic threshold level. (ns) Reverse Recovery Time — The time taken for the reverse recovery current to fall to a specified value after removal trr of the reverse bias under specified conditions. (ns) tR Release Time - The time interval for which a signal may be indeterminant at one input terminal before an active

by some manufacturers as a negative hold time).

transition occurs at another input terminal. (The release time falls within the set-up time interval and is specified

# GLOSSARY (Cont.)

Ripple Rejection — The ratio of the peak-to-peak input ripple voltage to the peak-to-peak output ripple voltage.

Rise Time — The time interval required for a signal to rise from 10% to 90% of its final amplitude. (ns or us) tr

Settling Time - The time from a step change of input to the time the corresponding output settles to within a

specified percentage of the final value. (ns)

Set-up Time - The time interval for which a signal must be applied and maintained at one input terminal before an active transition occurs at another input terminal.

Short-Circuit Current Limit - The output current of a regulator with the output shorted to common (ground).

ts

SR

Short-Circuit Load Current — The maximum output current which the device will provide into a short-circuit.

Slew Rate — The maximum rate of change of output under large signal conditions. (V/ $\mu$ s)

Standby Current Drain - The supply current drawn by a regulator with no output load and no reference voltage

load (see Quiescent Current).

Storage Time - The propagation delay due to stored charge in the transistor. (ns) ts

Strobe Activation Voltage - The voltage applied to the strobe terminal beyond which the device does not respond

to the conditions at the input terminals. (V)

Strobe Current – The maximum current taken by the strobe terminal during activation. (µA) Strobe

Strobe Release Time — The time required for the outputs to rise to the logic threshold voltage after the strobe

Strobed Output Level - The dc output voltage, independent of input voltage, with the voltage on the strobe ter-

minal in excess of the strobe activation voltage. (V)

Supply Current - The current flowing into the VCC supply terminal of a circuit with the specified input condi-ICC

tions and the outputs open. When not specified, input conditions are chosen to guarantee worst case operation. Supply Regulation — The change in internal device supply voltage for a specified change in external power supply

voltage.

Vcc Supply Voltage — The range of power supply voltage over which the device is guaranteed to operate within the

specified limits.

Supply Voltage Rejection Ratio - See Power Supply Rejection Ratio.

Switching Speed - See Propagation Delay.

**tPLH** The propagation delay time from an input change to an output LOW-to-HIGH transition.

The propagation delay time from an input change to an output HIGH-to-LOW transition. **tPHL** 

Temperature Coefficient - See Average Temperature Coefficient of specific parameter.

Temperature Stability - The percentage change in output voltage over a specified ambient temperature range  $\Delta V_{OUT}/\Delta T_{A}$ 

(V/°C)

Terminating Resistance – The resistance normally used to provide a termination to a transmission line.

Threshold Voltage — The input voltage at which the output logic level changes state. (V) VTH

Toggle Frequency/Operating Frequency — The maximum rate at which clock pulses may be applied to a sequential **fMAX** 

circuit. Above this frequency the device may cease to function.

Total Harmonic Distortion - The rms value of the harmonic content of a signal expressed as a percentage of the THD

rms value of its fundamental. Transient Response — The closed loop step function response of the circuit under small signal conditions.

Transition Time, HIGH to LOW Output - See Fall Time.

Transition Time, LOW to HIGH Output - See Rise Time.

Turn-on Time - See Propagation Delay Time, HIGH to LOW Output. (ns) **tPHL** 

ft Unity Gain Bandwidth - The frequency at which the open loop gain is reduced to unity. (MHz)

V<sub>TH+</sub> Upper Threshold Voltage - The input voltage that causes the output to change logic stage, when the input voltage

is increasing in a device with hysteresis.

Αv Voltage Gain - The ratio of the output voltage to the input voltage under small signal conditions. For compar-

ators, it is the ratio of the change in output voltage to the change in voltage between the input terminals, with the

dc output in the vicinity of the logic threshold. (dB or V/mV)

#### SALES OFFICES AND REPRESENTATIVES

VICE PRESIDENT OF EUROPE - Marshall Cox VICE PRESIDENT OF MARKETING - Terry Jones DIRECTOR OF SALES, NATIONAL ACCOUNTS - Jim Miller DIRECTOR OF INTERNATIONAL SALES - Taki Oshima DIRECTOR OF DISTRIBUTOR OPERATIONS - Steve Zelencik
INTERNATIONAL HEADQUARTERS SALES MANAGER - Jerry Lynch HEADQUARTERS SALES MANAGER - Mac Wilson

SOUTHWEST AREA Advanced Micro Devices 9595 Wilshire Boulevard Sulte 806 Beverly Hills, California 90212 Tel: (213) 278-9700 (213) 278-9701 TWX: 910-490-2143 TWX: 910-490-2143 Advanced Micro Devices 2430 South 20th Street Suite 10 Phoenix, Arizona 85034 Tel: (602) 258-6515 (602) 258-6516 TELEX: 658-325 TWX: 910-951-4216

NORTHWEST AREA Advanced Micro Devices 901 Thompson Place Sunnyvale, California 94086 Tel: (408) 732-2400 TWX: 910-339-9280 TELEX: 34-6306

MID-AMERICA AREA MID-AMERICA AREA Advanced Micro Devices 2625 Butterfield Road Suite 203N Oak Brook, Illinois 60521 Tel: (312) 323-9600 (312) 323-9601 TWX: 910-254-2295 1 WX: 910-254-2295 Advanced Micro Devices 8009 34th Ave. S. Bloomington, Minnesota 55420 Tel: (612) 854-6500 (612) 854-6520 Advanced Micro Devices 13777 No. Central Expy. Suite 500-13 Dallas, Texas 75243 Tel: (214) 234-5886

EASTERN AREA Advanced Micro Devices 99 Powerhouse Road Suite 303 Roslyn Helghts, N.Y. 11577 Tel: (516) 484-4990 (516) 484-4991 TWX: 510-223-0649 TWX: 510-223-0649 Advanced Micro Devices 6100 Baltimore National Pike Baltimore, MD 21228 Tel: (301) 744-8233 Advanced Micro Devices 6806 Newbrook Ave. E. Syracuse, N.Y. 13057 Tel: (315) 437-7546 TELEX: 93-7201 NORTHEAST AREA Advanced Micro Devices 45 William Street, Bldg, 6 Wellesley, Massachusetts 02181 Tel: (617) 237-2774 (617) 237-2775 TWX: (710) 383-7643

# Advanced Micro Devices International Sales Offices

FRANCE
Victor Gligsberg – Sales Manager
Advanced Micro Devices, S.A.
29 Rue Du Pont
92200 Neullly, France
Tel: 747-2310
TELEX: 630-574

GERMANU Cholks - Central European Markeling Manager Markeling Manager Markeling Micro Devices Mikro Elektronik GmbH Herzog-Heinrich-Strasse 3 D-8000 Micro Elektronik CambH 12 Cemanu Charles Cambhall Ca

Rudi Uhl – Sales Manager Advanced Micro Devices Mikro Elektronik GmbH Büro Norddeutschland Eulenkrugstrasse 81E D-2000 Hamburg 67 West Germany Tel: 040-6030595 TELEX: 0-2174388

Reiner Grosch – Sales Manager Advanced Micro Devices Mikro Elektronik GmbH Büro Südwestdeutschld. Robert-Leicht-Strasse 120 D-7000 Stuttgart-Vaihingen

UNITED KINGDOM
Desmond W. Candry - Sales Manager
Advanced Micro Devices, U.K. Ltd.
16 Grosvenor Place
London, S.W. 1. England
Tel: (01) 235-6380
(01) 235-6388
(01) 235-6388
TELEX: 88-68-33

JAPAN Minoru Furuta – Sales Manager Advanced Micro Devices, K.K. Daini-Sayama Bidg., 9th Floor 1-4, 3 Chome Nishi-Shinjuku Shinjuku-ku, Tokyo 160 Japan Tel: (03) 346-0363 TELEX: 2324064

#### International Sales Representatives and Distributors

AUSTRALIA
A. J. Ferguson Pty. Ltd.
44 Prospect Rd.
Prospect, S. Australia 5082
Tel: 269-1244
TELEX: 82635

AUSTRIA Bacher Elektronische Gerate GES.M.B.H. Meidlinger Hauptstrasse 78 A-1120 Vienna, Austria Tel: 83 63 96 TELEX: 011532

BELGIUM MCA Tronics 62 Route Dn Condroz 4200 Ongrée Belgium Tel: 041-362780 TELEX: 46 (49552)

HONG KONG HONG KONG Ace Enterprise Suite 1211 363 Nathan Road Kowloon, Hong Kong

DENMARK Mer-El A/S Scherfigsvej 1 DK-2100 Copenhagen Denmark Tel: 01-207444 TELEX: 27260

FRANCE A2M 40, Rue des Titleuls 92100 Boulogne, France Tel: 603 66 40 TELEX: AMM 200 491 Radio Television Francaise 73, Av. Ch. De Gaulle 92202 Neuilty-sur-Seine Tel: 747-11-01 TELEX: 611985

GERMANY Altron A.E. Thronicke KG Germaniastrasse 10 D-316 Lehrte West Germany Tel: 05132-53024 TELEX: 0-922383 Cosmos Electronic GmbH Hegelstrasse 16 D-8000 Munich 83 West Germany Tel: (089) 602088 TELEX: 0-522545

Cosmos Electronic GmbH Büro Bayern Nord 8430 Neumarkt Kanalweg 33, West Germany Tel: 09181-9731 Technoprojekt Heinrich Ebner Strasse 13 D-7000 Stuttgart 50 West Germany Tel: 0711-561712 TELEX: 0-7254490 Technoprojekt Ostring 150 D-6231 Schwalbach West Germany Tel: 06196-82100 TELEX: 0-410374 Tel: 06196-82100
TELEX: 04-10374
Elbalex CmbH
Elbalex CmbH
Elbalex CmbH
Elbalex CmbH
Elbalex CmbH
Elbalex CmbH
Elbalex CmbH
Elbalex CmbH
Elbalex CmbH
Elbalex CmbH
Elbalex CmbH
Elbalex CmbH
Elbalex CmbH
Elbalex CmbH
Elbalex CmbH
Elbalex CmbH
Elbalex CmbH
Elbalex CmbH
Elbalex CmbH
Elbalex CmbH
Elbalex CmbH
Elbalex CmbH
Elbalex CmbH
Elbalex CmbH
Elbalex CmbH
Elbalex CmbH
Elbalex CmbH
Elbalex CmbH
Elbalex CmbH
Elbalex CmbH
Elbalex CmbH
Elbalex CmbH
Elbalex CmbH
Elbalex CmbH
Elbalex CmbH
Elbalex CmbH
Elbalex CmbH
Elbalex CmbH
Elbalex CmbH
Elbalex CmbH
Elbalex CmbH
Elbalex CmbH
Elbalex CmbH
Elbalex CmbH
Elbalex CmbH
Elbalex CmbH
Elbalex CmbH
Elbalex CmbH
Elbalex CmbH
Elbalex CmbH
Elbalex CmbH
Elbalex CmbH
Elbalex CmbH
Elbalex CmbH
Elbalex CmbH
Elbalex CmbH
Elbalex CmbH
Elbalex CmbH
Elbalex CmbH
Elbalex CmbH
Elbalex CmbH
Elbalex CmbH
Elbalex CmbH
Elbalex CmbH
Elbalex CmbH
Elbalex CmbH
Elbalex CmbH
Elbalex CmbH
Elbalex CmbH
Elbalex CmbH
Elbalex CmbH
Elbalex CmbH
Elbalex CmbH
Elbalex CmbH
Elbalex CmbH
Elbalex CmbH
Elbalex CmbH
Elbalex CmbH
Elbalex CmbH
Elbalex CmbH
Elbalex CmbH
Elbalex CmbH
Elbalex CmbH
Elbalex CmbH
Elbalex CmbH
Elbalex CmbH
Elbalex CmbH
Elbalex CmbH
Elbalex CmbH
Elbalex CmbH
Elbalex CmbH
Elbalex CmbH
Elbalex CmbH
Elbalex CmbH
Elbalex CmbH
Elbalex CmbH
Elbalex CmbH
Elbalex CmbH
Elbalex CmbH
Elbalex CmbH
Elbalex CmbH
Elbalex CmbH
Elbalex CmbH
Elbalex CmbH
Elbalex CmbH
Elbalex CmbH
Elbalex CmbH
Elbalex CmbH
Elbalex CmbH
Elbalex CmbH
Elbalex CmbH
Elbalex CmbH
Elbalex CmbH
Elbalex CmbH
Elbalex CmbH
Elbalex CmbH
Elbalex CmbH
Elbalex CmbH
Elbalex CmbH
Elbalex CmbH
Elbalex CmbH
Elbalex CmbH
Elbalex CmbH
Elbalex CmbH
Elbalex CmbH
Elbalex CmbH
Elbalex CmbH
Elbalex CmbH
Elbalex CmbH
Elbalex CmbH
Elbalex CmbH
Elbalex CmbH
Elbalex CmbH
Elbalex CmbH
Elbalex CmbH
Elbalex CmbH
Elbalex CmbH
Elbalex CmbH
Elbalex CmbH
Elbalex CmbH
Elbalex CmbH
Elbalex CmbH
Elbalex CmbH
Elbalex CmbH
Elbalex CmbH
Elbalex CmbH
Elbalex CmbH
Elbalex CmbH
Elbalex CmbH
Elbalex CmbH
Elbalex CmbH
Elbalex CmbH
Elbalex CmbH
Elbalex CmbH
Elbalex Cmb

HOLLAND Arcobel BV Van Almondestraat 6 P.O. Box 344 Oss Holland Tel: 04120-24200 04120-27574 TELEX: 50835

TSRAEL
Talvitan Electronics
P.O. Box 21104
9, Biltmor Street
Tel-Aviv, Israel
Tel: 444572
TELEX: VITKO 33400 ITALY
Cramer Italia
134 Via C. Colombo
Rome, Italy
Tel: 51 393 87
TELEX: 58233

Cramer Italia SpA Via Melchiorre Giola, 74 20125 Milano, Italy Tel: (02) 376 40 39 Tel: (02) 376 40 39 Cramer Italia SpA Via Malta, 5 40135 Bologna, Italy Tel: (051) 42 28 90 Indelco SRL 134 Via Cristoforo Colombo 00147 Roma, Italy Tel: (06) 5140722/5139813 TELEX: 58233 Indelco SRL 2, Via S. Simpliciano 20121 Milano, Italy Tel: (02) 862963/863912

JAPAN
Advanced Technology Corporation of Japan
Tashi Bidg., 3rd Floor
No. 8, Minami Motomachi
Shinjuku-ku, Tokyo 160 Japan
Tel: (03) 265-9416
TELEX: (781) 22180
Deighel Flootenin JAPAN Dainichi Electronics Kohraku Building 1-8, 1-Chome, Koraku Bunkyo-ku, Tokyo, Japan Tel: (03) 813-6876 ISI Ltd. 8-3, 4-Chome, Iidabashi Chiyoda-ku, Tokyo 102 Japan Tel: (03) 264-3301

Kanematsu-Gosho Ltd. 5 Takara-Cho 2-Chome Chuo-ku, Tokyo 104 Japan Tel: (03) 562-8813 Microtek, Inc. Naito Bidg. 7-2-8 Nishishinjuku Shinjuku-ku Tokyo 160 Japan Tel: (03) 363-2317 TWX: J28497

NORWAY NORWAY Intelco A/S Stromsveien 204 P.O. Box 31 2011 Strommen Norway Tel: 47 2 702272

SOUTH AFRICA South Continental Devices (Pty.) Ltd. Suite 516, 5th Floor Randover House Power Rd., Ranburg, Tvl. P.O. Box 56420, Pinegowrie, 2123 South Africa Tel: 48-0515 TeLEX: 38324

SPAIN Electronic Services S.A. Adv. de Ramon y Cajal, 5 Madrid 8 Spain Tel: 457 6615 TELEX: 42207

SWEDEN Svensk Teleindustry Box 502 162 05 Vallingby, Sweden Tel: vx 08-890435 TWX: 13033

SWITZERLAND Kontron Electronic AG 8048 Zurich Bernerstrasse-Sud 169 Switzerland Tel: (1) 62 82 82 TELEX: 58836

TAIWAN Multitech International Corp. P.O. Box 46-78 2nd Floor 977 Min Shen E. Road Taipei, 105 Taiwan, R.O.C.

UNITED KINGDOM UNITED KINGDOM
Dage International Ltd.
Eurosem Division
Haywood House
High Street
Pinner, Middlesex, HA55QA England
Tel: 01-868-0024
TELEX: 24506 Phoenix Electronics 3, High St. Carluke Lanarkshire Scotland Tel: Carluke 0555 71495 TELEX: 77-9016 Quarndon Electronics (Semiconductors) Ltd. Slack Lane Derby DE33ED England Tel: Derby 32651 TELEX: 37163 Cramer Electronics European Headquarters 16 Uxbridge Road Ealing W5 2PB England Tel: (01) 579 3001 TELEX: 933592

ITT Electronic Services Edinburgh Way Harlow, Essex CM20 2DE England England Tel: Harlow 26811

#### U.S. and Canadian Sales Representatives

ALABAMA Electronic Manufacturers Agents 2311 Starmount Circle, S.W. Huntsville, Alabama 35801 Tel: (205) 533-6440 TWX: 810-726-2110

CALIFORNIA CALIFORNIA (Northern) I<sup>2</sup> Incorporated 455 Aldo Avenue Santa Clara, California 95050 Tel: (408) 985-0400 TWX: 910-338-0192

Intectra 2349 Charleston Road Mountain View, California 94043 2349 Charleston Road Mountain View, California 94 (Southern) Bestronics Inc. 7827 Convoy Court Suite 407 San Diego, California 92111 Tel: (714) 278-2150 TWX: 910-335-1267

CANADA (Eastern) CANADA (Eastern)
Vitel Electronics
3860 Cote Vertu
Sit 210
Sit. Laurent, Quebec
Canada H4R 1V4
Fel; (514) 331-7393
TELEX: 05-821762
TWX: 610-422-3908
Vitel Electronics
701 Evans Avenue
Suite 205
Toronto, Ontario, Ca Suite 205 Toronto, Ontario, Canada M9C 1A3 Tel: (416) 622-6300 TELEX: 06-967-881

CANADA (Western)
Ray Over Sales
P.O. Box 593
(1645 Rambling Lane)
Bellevue, Washington 98004
Tel: (206) 454-4551

COLORADO Component Sales 12619 Antelope Trail Parker, Colorado 80134 Tel: (303) 841-2650 TWX: 910-320-2266

CONNECTICUT ERA One Dupont Street Plainview, N.Y. 11803 Tel: (516) 822-9890 TWX: 510-221-1849

DISTRICT OF COLUMBIA Indelco, Inc. P.O. Box 6232 3832 McKinley Street, N.W. Washington, D.C. 20015

wasnington, D.C. 20015
FLORIDA
Conley & Associates, Inc.
P.O. Box 68(9)
(76 W. Broadway)
Florida 32765
Tel: (309) 368-52283
TWX: 810-856-3520
Conley & Associates, Inc.
1612 R.W. Second Ave.
1612 R.W. Second Ave.
1612 R.W. Second Ave.
1612 R.W. Second Ave.
1612 R.W. Second Ave.
1612 R.W. Second Ave.
1612 R.W. Second Ave.
1613 Second Ave.
1613 Second Ave.
1613 Second Ave.
1613 Second Ave.
1613 Second Ave.
1614 R.W. Second Ave.
1615 R.W. Second Ave.
1616 R.W. Second Ave.
1616 R.W. Second Ave.
1617 R.W. Second Ave.
1618 R.W. Second Ave.
1618 R.W. Second Ave.
1618 R.W. Second Ave.
1618 R.W. Second Ave.
1618 R.W. Second Ave.
1618 R.W. Second Ave.
1618 R.W. Second Ave.
1618 R.W. Second Ave.
1618 R.W. Second Ave.
1618 R.W. Second Ave.
1618 R.W. Second Ave.
1618 R.W. Second Ave.
1618 R.W. Second Ave.
1618 R.W. Second Ave.
1618 R.W. Second Ave.
1618 R.W. Second Ave.
1618 R.W. Second Ave.
1618 R.W. Second Ave.
1618 R.W. Second Ave.
1618 R.W. Second Ave.
1618 R.W. Second Ave.
1618 R.W. Second Ave.
1618 R.W. Second Ave.
1618 R.W. Second Ave.
1618 R.W. Second Ave.
1618 R.W. Second Ave.
1618 R.W. Second Ave.
1618 R.W. Second Ave.
1618 R.W. Second Ave.
1618 R.W. Second Ave.
1618 R.W. Second Ave.
1618 R.W. Second Ave.
1618 R.W. Second Ave.
1618 R.W. Second Ave.
1618 R.W. Second Ave.
1618 R.W. Second Ave.
1618 R.W. Second Ave.
1618 R.W. Second Ave.
1618 R.W. Second Ave.
1618 R.W. Second Ave.
1618 R.W. Second Ave.
1618 R.W. Second Ave.
1618 R.W. Second Ave.
1618 R.W. Second Ave.
1618 R.W. Second Ave.
1618 R.W. Second Ave.
1618 R.W. Second Ave.
1618 R.W. Second Ave.
1618 R.W. Second Ave.
1618 R.W. Second Ave.
1618 R.W. Second Ave.
1618 R.W. Second Ave.
1618 R.W. Second Ave.
1618 R.W. Second Ave.
1618 R.W. Second Ave.
1618 R.W. Second Ave.
1618 R.W. Second Ave.
1618 R.W. Second Ave.
1618 R.W. Second Ave.
1618 R.W. Second Ave.
1618 R.W. Second Ave.
1618 R.W. Second Ave.
1618 R.W. Second Ave.
1618 R.W. Second Ave.
1618 R.W. Second Ave.
1618 R.W. Second Ave.
1618 R.W. Second Ave.
1618 R.W. Second Ave.
1618 R.W. Second Ave.
1618 R.W. S

ILLINOIS
Oasis Sales, Inc.
2250K Landmeler Road
Elk Grove Village, Illinois 60007
Tel: (312) 640-1850
TWX: 910-222-2170

INDIANA Rich Electronic Marketing 240 S. Rangeline Road Suite 8 Carmel, Indiana 46032 Tel: (317) 844-8462

Lorenz Sales, Inc. Suite 302 Executive Plaza 4403 First Avenue, S.E. Cedar Rapids, Iowa 52402 Tel: (319) 393-6912

KANSAS
Palatine Engineering Sales, Inc. 8605 Quivira Road
Lenexa, Kansas 66215
Tel: (913) 492-7020
TWX: 910-749-6499

Palatine Engineering Sales, Inc. 221 West Market Street Derby (Wichita), Kansas 67035 Tel: (314) 426-7055 TWX: 910-740-6752

MARYLAND Burgin-Kreh Associates, Inc. 6100 Battimore National Pike Battimore, Maryland 21228 Tel: (301) 788-5200 TWX: 710-862-1450

MICHIGAN Tom Mulligan & Associates 1994 Tiley Circle Milford, Michigan 48042 Tel: (313) 363-5575

MISSOURI missoutki Palatine Engineering Sales, Inc. 1573 N. Warson Road St. Louis, Missouri 63132 Tel: (314) 426-7055 TWX: 910-765-0936

NEW MEXICO The Thorson Company 2201 San Pedro, N.E. Suite 107, Building 2 Albuquerque, New Mexico 87120 Tel: (505) 265-5655 TWX: 910-989-1174

NEW YORK ERA -One Dupont Street Plainview, N.Y. 11803 Tel: (516) 822-9890 TWX: 510-221-1849 Ossmann Component Sales Corp. 280 Metro Park Rochester, New York 14623 Tel: (716) 442-3290 TWX: 510-253-7685 Ossmann Component Sales Corp.
132 Pickard Building
Syracuse, New York 13211
TWX: 710-541-1522
OSsmann Component Sales Corp.
395 Cleveland Drive
Buildio, New York 14215
TWX: 710-522-1833
OSsmann Component Sales Corp.
1911 Vestal Parkway East
Vestal, New York 13550
TWX: 710-522-1837
TWX: 510-252-1987
OSsmann Component Sales Corp.
1912 Vestal Parkway East
Vestal, New York 13550
TWX: 510-252-1987
OSsmann Component Sales Corp.
82 Fair Street
Vest 1914 Sales Soles
1915 Vest 1915 Soles
1916 Sales
1916 Sales
1917 Sales
1917 Sales
1917 Sales
1917 Sales
1917 Sales
1917 Sales
1917 Sales
1917 Sales
1917 Sales
1917 Sales
1917 Sales
1917 Sales
1917 Sales
1917 Sales
1917 Sales
1917 Sales
1917 Sales
1917 Sales
1917 Sales
1917 Sales
1917 Sales
1917 Sales
1917 Sales
1917 Sales
1917 Sales
1917 Sales
1917 Sales
1917 Sales
1917 Sales
1917 Sales
1917 Sales
1917 Sales
1917 Sales
1917 Sales
1917 Sales
1917 Sales
1917 Sales
1917 Sales
1917 Sales
1917 Sales
1917 Sales
1917 Sales
1917 Sales
1917 Sales
1917 Sales
1917 Sales
1917 Sales
1917 Sales
1917 Sales
1917 Sales
1917 Sales
1917 Sales
1917 Sales
1917 Sales
1917 Sales
1917 Sales
1917 Sales
1917 Sales
1917 Sales
1917 Sales
1917 Sales
1917 Sales
1917 Sales
1917 Sales
1917 Sales
1917 Sales
1917 Sales
1917 Sales
1917 Sales
1917 Sales
1917 Sales
1917 Sales
1917 Sales
1917 Sales
1917 Sales
1917 Sales
1917 Sales
1917 Sales
1917 Sales
1917 Sales
1917 Sales
1917 Sales
1917 Sales
1917 Sales
1917 Sales
1917 Sales
1917 Sales
1917 Sales
1917 Sales
1917 Sales
1917 Sales
1917 Sales
1917 Sales
1917 Sales
1917 Sales
1917 Sales
1917 Sales
1917 Sales
1917 Sales
1917 Sales
1917 Sales
1917 Sales
1917 Sales
1917 Sales
1917 Sales
1917 Sales
1917 Sales
1917 Sales
1917 Sales
1917 Sales
1917 Sales
1917 Sales
1917 Sales
1917 Sales
1917 Sales
1917 Sales
1917 Sales
1917 Sales
1917 Sales
1917 Sales
1917 Sales
1917 Sales
1917 Sales
1917 Sales
1917 Sales
1917 Sales
1917 Sales
1917 Sales
1917 Sales
1917 Sales
1917 Sales
1917 Sales
1917 Sales
1917 Sales
1917 Sales
1917 Sales
1917 Sales
1917 Sales
1917 Sales
1917 Sales

NORTH CAROLINA Burgin-Kreh Associates, Inc. 4901 Tiffany Avenue Winston-Salem, North Carolina 27104 Tel: (919) 758-4174

OHIO Dolfuss-Root & Co. 19035 Detroit Road Rocky River, Ohio 44116 Tel: (216) 333-7504 TWX: 810-421-8201 Dolfuss-Root & Co. 354 Silvertree Lane Centerville, Ohio 45459 Tel: (513) 433-6776

PENNSYLVANIA (Western) Kimconic Sales, Inc. 115 South High Street Waterford, Pennsylvania 16441 Tel: (814) 796-6556

Tel: (814) /95-5556 (Eastern) GCM Associates 275 Commerce Drive Ft. Washington, Pennsylvania 19034 Tel: (215) 846-7535 TWX: 510-661-0607

TEXAS Bonser-Philhower Sales 13777 N. Central Expressway Suite 212 Dallas, Texas 75243 Tel: (214) 234-8438 Bonser-Philhower Sales 10405 Town & Country Way Suite 100 ouite 100 Houston, Texas 77024 Tel: (713) 467-4373

UTAH UTAH
P.O. Box 26125
Salt Lake City, Utah 84125
(c/o Telemation Bidg., Receiving
2195 South 3800 West
Salt Lake City, Utah 84115)
Tel: (801) 972-5546
TWX: 910-925-5607

VIRGINIA Burgin-Kreh Associates, Inc. P.O. Box 2557 Memorial Professional Bldg. 2511 Memorial Ave. Lynchburg, Virginia 24501 Tel: (804) 845-5600

WASHINGTON Ray Over Sales 80x 593 1645 Rambling Lane Bellevue, Washington 98004 Tel: (206) 454-4551

Ray Over Sales P.O. Box 1824 Vancouver, Washington 98663 Tel: (206) 695-4697 TELEX: 32-8951

#### U.S. AND CANADIAN STOCKING DISTRIBUTORS

ALABAMA Hamilton/Avnet Electronics 805 Oster Dr. N.W. Huntsville, Alabama 35805 Tel: (205) 533-1170

ARIZONA

ARIZONA
Cramer/Arizona
2643 E. University Drive
Phoenix, Arizona 85034
Tel: (602) 267-7321
TWX: 910-951-1382 Hamilton/Avnet Electronics 2615 S. 21st Street Phoenix, Arizona 85034 Tel: (602) 275-7851 TWX: 910-951-1535

CALIFORNIA

CALIFORNIA
Avnet Electronics
350 McCormick Avenue
Irvine Industrial Complex
Costa Mesa. California 92626
Tel: (714) 754-6050
TWX: 910-995-1928
Bell Industrial
1161 M. Fairoks Avenue
1161 M. Galifornia 94086
Tel: (408) 734-8570
TWX: 910-339-9378
Cramer/(19. Annels) TWX: 910-339-9378 Cramer/Los Angeles 17201 Dalmler Street Irvine, California 92705 Tei: (714) 979-3000 (213) 771-8300 TWX: 910-595-1900 Cramer/San Dlego 8913 Complex Drive San Dlego, California 92123 Tei: (714) 565-181 Cramer/San Francisco 720 Palomar Avenue Sunnyvale, California 94086 Tel: (408) 739-3011 TWX: 910-339-9371 TWX: 910-339-9371
Hamilton Electro Sales
10912 W. Washington Blvd.
Culver City, California 90230
Tel: (213) 558-2100
(714) 522-8222
TWX: 910-340-6363
TELEX: 67-96-97
Hamilton/Avnet Electronics
575 East Middlefield Road
Mountain View, California 94040
Tel: (415) 981-7000
TWX: 910-379-6468
Hamilton/Avnet Electronics TWX: 910-379-6468
Hamilton/Aynet Electronics
8917 Complex Dr.
San Diego, California 92123
Tel: (714) 279-2421
TELEX: 99-54-15
Schweber Electronics
3000 Rednill Avenue
Costa Mesa, California 92626
Tel: (714) 585-580
TWX: 910-595-1720

CANADA
Hamilton/Avnet Electronics
2670 Paulus
St. Laurent, Quebec, Canada H4S1G2
Tel: (514) 331-6443
TWX: 610-421-3731
Hamilton/Avnet Electronics Hamilton/Avnet Electronics 6291-16 Dorman Road Mississauga, Ontario, Canada L4V1H2 Tel: (416) 677-7432 TWX: 610-492-8867 Hamilton/Avnet Electronics 1735 Courtwood Crescent Ottawa, Ontario, Canada K2C3J2 Tel: (613) 226-1700 TWX: 610-562-1906 RAE Electronics 1629 Main Street Vancouver, British Columbia, Canada V6A2W5 Tel: (604) 687-2621 TELEX: 0454550 Schweber Electronics 2724 Rena Road Mississauga, Ontario, Canada L4T3J9 Tel: (416) 678-9050

COLORADO

COLOHADO Cramer/Denver 5465 E. Evans Pl. at Hudsor Denver, Colorado 80222 Tel: (303) 758-2100 TWX: 910-931-0440 Hamilton/Avnet Electronics 5921 N. Broadway Denver, Colorado 80216 Tel: (303) 534-1212 TWX: 910-931-0510

CONNECTICUT
Cramer/Connecticut
35 Dodge Avenue
North Haven, Connecticut 06473
Tel: (203) 239-5641
TWX: 710-465-2674 TWX: 710-465-2674
Hamilton/Avnet Electronics
643 Danbury Road
Georgetown, Connecticut 06829
Tel: (203) 762-0361
Schweber Electronics
Finance Drive
Commerce Industrial Park
Danbury, Connecticut 06810
Tel: (203) 792-3500

Tel: (205) 782-5300

FLORIDA
Arrow Electronics
1001 N.W. 62nd St., Suite 402
Ft. Lauderdale, Florida 33300
Tel: (305) 776-7790
Hamilton/Avnet Electronics
4020 North 29th Avenue
Hollywood, Florida 33021
Tel: (305) 925-5401
TWX: 510-954-9808
Schusher Electronics Schweber Electronics 2830 North 28 Terrace Hollywood, Florida 33020 Tel: (305) 927-0511 TWX: 510-954-0304

GEORGIA Cramer/EW Atlanta 3923 Oakcliff Industrial Center Atlanta, Georgia 30340 Tel: (404) 448-9050 TWX: 810-766-4513 Hamilton/Avnet Electronics 6700 1-85 Suite 2B Norcross, Georgia 30071 Tel: (404) 448-0800 Schweber Electronics 4126 Pleasantdale Road Atlanta, Georgia 30340 Tel: (404) 449-9170

ILLINOIS
Cramer/Chicago
1911 South Busse Road
Mt. Prospect, Illinois 60056
Tel: (312) 593-8230
TWX: 910-222-1807 Hamilton/Avnet Electronics 3901 North 25th Avenue Schiller Park, Illinois 60176 Tel: (312) 678-6310 TWX: 910-227-0060 Schweber Electronics 1380 Jarvis Street Elk Grove Village, Illinois 60007 Tel: (312) 593-2740 TWX: 910-222-3453

KANSAS Hamilton/Avnet Electronics 37 Lenexa Industrial Center 9900 Pflumm Road Lenexa, Kansas 66215 Tel: (913) 888-8900

MARYLAND

Arrow Electronics 4801 Benson Avenue Baltimore, Maryland 21227 Tel: (301) 247-5200 Tel: (301) 247-5200 Cramer/EW Washington 16021 Industrial Drive Gaithersburg, Maryland 20760 Tel: (301) 948-0110 TWX: 710-828-0082 TELEX: 89-2357 TELEX: 89-2357
Hamilton/Avnet Electronics
7235 Standard Drive
Hanover, Maryland 21076
Tel: (301) 796-5000
TWX: 710-862-1861
TELEX: 8-79-68

MARYLAND MARYLAND Schweber Electronics 5640 Fisher Lane Twinbrook Parkway Rockville, Maryland 20852 Tel: (301) 881-3300

MASSACHUSETTS Arrow Electronics 96D Commerce Way Woburn, Massachusetts 01801 Tel: (617) 933-8130 Tel: (617) 933-8130 Cramer Electronics, Inc. 85 Wells Avenue Newton, Massachusetts 02159 Tel: (617) 959-7700 TELEX: 92-24-86 TWX: 710-335-7848 Hamilton/Avnet Electronics 100 East Commerce Way Woburn, Massachusetts 01801 Tel: (617) 933-8020 TWX: 710-332-1201 Schweber Electronics 213 Third Avenue Waltham, Massachusetts 02154 Tel: (617) 890-8484

MICHIGAN MICHIGAN Hamilton/Avnet Electronics 12870 Fermington Road Livonia, Michigan 48150 Tel: (313) 522-4700 TWX: 810-242-8775 Schweber Electronics 86 Executive Drive – Hoover Bldg. Troy, Michigan 48084 Tel: (313) 583-9242

MINNESOTA
Arrow Electronics
9700 Newton Avenue South
Bloomington, Minnesota 55431
Tel: (612) 888-5522
Hamilton/Avnet Electronics
7683 Washington Avenue South
Edina, Minnesota 55435
Tel: (612) 941-3801 Schweber Electronics 7402 Washington Avenue South Eden Prairie, Minnesota 55343 Tel: (612) 941-5280

MISSOURI Hamilton/Avnet Electronics 364 Brookes Lane Hazelwood, Missouri 63042 Tel: (314) 731-1144 TELEX: 44-23-48

NEW JERSEY

NEW JERSEY
Arrow Electronics
Pleasant Valley Road
Morristown, New Jersey 08057
Tel: (609) 235-1900
Cramer/New Jersey
1 Barrett Ave.
Moonachie, New Jersey 07074
Tel: (201) 935-5600
TWX: 710-989-0218 TWX: 710-989-0218 Cramer/Pennsylvania, Inc. 12 Springdate Road Cherry Hill Ind. Site Cherry Hill, New Jersey 08034 Tel: (609) 424-5993 (215) 923-5950 TWX: 710-896-0908 Hamilton/Avnet Electronics 218 Little Falls Road Cedar Grove, New Jersey 07009 Tel: (201) 239-0800 TWX: 710-994-5787 Hamilton/Avnet Electronics 113 Gaither Drive East Gate Industrial Park Mt. Laurel, New Jersey 08057 Tel: (609) 234-2133

Schweber Electronics
43 Belmont Drive
Somerset, New Jersey 08873
Tel: (201) 469-6008
TWX: 710-480-4733

NEW MEXICO NEW MERICO Century Electronics 121 Elizabeth N.E. Aubuquerque, New Mexico 87123 Tel: (505) 292-2700 TWX: 910-989-0625 TWX: 910-989-0625 Cramer/ Albuquerque 137 Vermont N.E. Albuquerque, New Mexico 87108 Tel: (505) 265-5767 TWX: 910-989-1679 Hamilton/Avnet Electronics 2450 Baylor Drive S.E. Albuquerque, New Mexico 87119 Tel: (505) 765-1500

NEW YORK Arrow Flectronics 900 Broad Hollow Road Farmingdale, New York 11735 Tel: (516) 694-6800 Tel: (516) 694-6800 Cramer/Long Island 29 Oser Avenue Hauppauge, L. I., New York 11787 Tel: (516) 231-5600 TWX: 510-227-9863 TELEX: 96-1393 Cramer/Rochester 3000 South Winton Road Rochester, New York 14623 Tel: (716) 275-0300 TWX: 510-253-5641 Cramer/Syracuse 6716 Joy Road 6716 Joy Road E. Syracuse, New York 13057 Tel: (315) 437-6671 TWX: 710-541-0420 TWX: 710-541-0420 Hamilton / Avnet Electronics 167 Clay Road Rochester, New York 14623 Tel: (716) 442-7620 Hamilton / Avnet Electronics 70 State Street Westbury, L. I., New York 11590 Tel: (516) 333-5800 TWX: 510-222-8237

Hamilton/Avnet Electronics 6500 Joy Road E. Syracuse, New York 13057 Tel: (315) 437-2642 TWX: 710-541-0959 Schweber Electronics 2 Town Line Circle Rochester, New York 14623 Tel: (716) 461-4000 Tel: (716) 461-4000 Schweber Electronics Jericho Turnpike Westbury, New York 11590 Tel: (516) 334-7474 TWX: 510-222-9470 TWX: 510-222-3660

NORTH CAROLINA NORTH CAROLINA Cramer/EW Winston-Salem 938 Burke Street Winston-Salem North Carolina 27102 Tet: (919) 725-8711

оню OHIO
Hamilton/Avnet Electronics
118 Westpark Road
Dayton, Ohio 45459
Tel: (513) 433-0610
TWX: 810-450-2531 TWX: 810-450-2531 Hamilton/Avnet 761 Beta Drive, Suite E Cleveland, Ohio 44143 Tel: (216) 461-1400 Schweber Electronics 23880 Commerce Park E Beachwood, Ohio 44122 Tel: (216) 464-2970 rk Road TEXAS Cramer/Texas 13740 Midway Road Dallas, Texas 75240 Tel: (214) 661-9300 TX. WATTS: (800) 492-6940 TWX: 910-860-5495 TEXAS TWX: 910-860-5495 Hamilton/Avnet Electronics 4445 Sigma Road Dallas, Texas 75240 Tel: (214) 661-8661 TELEX: 73-05-11 TELEX: 73-05-11
Hamilton/Avnet Electronics
3939 Ann Arbor Street
P.O. Box 42802
Tel: (713) 780-1771
Schweber Electronics
2628 Longhorn Boulevard
Austin, Texas 78758
Tel: (512) 837-2890 Schweber Electronics 14177 Proton Road Dallas, Texas 75240 Tel: (214) 661-5010 TWX: 910-860-5493 Schweber Electronics 7420 Harwin Drive Houston, Texas 77036 Tel: (713) 784-3600

UTAH UTAH
Century Electronics
2150 S. 300 West, Suite 1J
Salt Lake City, Utah 84115
Tel: (801) 487-8551
TWX: 910-925-5686 Hamilton/Avnet Electronics 647 W. Billinis Road Salt Lake City, Utah 84119 Tel: (801) 262-8451

WASHINGTON Cramer/ Seattle 1059 Andover Park East Tukwila, Washington 98188 Tel: (200) 575-0907 TWX: 910-444-2017 Hamilton/Avnet Electronics 13407 Northrup Way Bellevue, Washington 98005 Tel: (208) 746-8750 TWX: 910-443-2449

> ADVANCED MICRO DEVICES INC. 901 Thompson Place Sunnyvale California 94086 (408) 732-2400

> > TELEX: 34-6306



California 94086 (408) 732-2400 TWX: 910-339-9280 TELEX: 34-6306 TOLL FREE (800) 538-8450 **DEVICES, INC.** 901 Thompson Place Sunnyvale MICRO

プログログログログログログログログログログログ **にいいいにいいいいいにいいいいいいいにいいいいいい** にいいいにいいいいいにいいいににい ここここににいいにににににににに 3777777777777 **にいいににいいににいいににににに はいいいいいいいいいいいいいい** ひいいいいいいいいいいいいいいいい スロロロロロロロ ひひひひひひひひひひひひひひ スロスススススススス ロロロロロロロロロロロ ススススススススス **にこここここここここここここここここここ**