

# Bipolar/MOS Memories

1986 Data Book

ADVANCED MICRO DEVICES







# Advanced Micro Devices

## Bipolar/MOS Memories Data Book

---

---

The International Standard of  
Quality guarantees a 0.05% AQL on all  
electrical parameters, AC and DC,  
over the entire operating range.

---

---

**INT-STD-500**

© 1986 Advanced Micro Devices, Inc.

Advanced Micro Devices reserves the right to make changes in its products without notice in order to improve design or performance characteristics. The performance characteristics listed in this technical manual are guaranteed by specific tests, correlated testing, guard banding, design and other practices common to the industry.

For specific testing details contact your local AMD sales representative.

The company assumes no responsibility for the use of any circuits described herein.

901 Thompson Place, P.O. Box 3453, Sunnyvale, California 94088  
(408) 732-2400 TWX: 910-339-9280 TELEX: 34-6306

ISSN 0888-4714

## **ADVANCE INFORMATION DATA SHEETS**

This publication contains information which is intended to help you evaluate a proposed product under development at Advanced Micro Devices, Inc. AMD reserves the right at any time and without notice to discontinue work on this product or to make changes to the product. AMD assumes no responsibility for any errors which may appear in this publication and makes no commitment to update the information contained herein.

## **PRELIMINARY AND FINAL DATA SHEETS**

Advanced Micro Devices reserves the right to make changes to its products at any time without notice, assumes no responsibility for any errors which may appear in this publication and makes no commitment to update the information contained herein. We recommend that you confirm the latest applicable product data through your local AMD sales office before placing your order.

## **ADVANCED INFORMATION, PRELIMINARY, FINAL DATA SHEETS**

AMD further assumes no responsibility for the use of any of its products, conveys no license under any patent, copyright, trademark or other right, and makes no representations that the circuits or any illustrated applications are free from patent infringement or will be suitable for any particular use or purpose. Reference should be made to AMD's Standard Terms and Conditions of Sale for a complete statement of the terms, conditions and limitations applicable to AMD's limited product warranty and patent indemnity.

Reproduction of any portion of this publication without the prior written consent of AMD is prohibited.



"Winning requires excellence in product design as well as in continuous innovation. At AMD, memory products are the technology drivers, the leading edge devices in the company's commitment to out-invent the competition."



*Anthony B. Holbrook*  
Executive Vice President and Chief Operating Officer

Advanced Micro Devices, a leading innovator of semiconductors, has long recognized that memory technology leads the development of all other technologies. AMD's emphasis on memories is further enhanced by the company's dual-technology strengths in both bipolar and MOS (including CMOS).

In developing this array of premium memories, AMD has achieved impressive innovations. The architecture of the Am90C644 dual-array memory, built in one of AMD's advanced CMOS technologies, is optimized for high-performance video applications. The world's leading CMOS 1Mbit EPROM, the Am27C1024, is the result of AMD's unique CMOS process for UV-erasable, electrically programmable memories.

Not only does AMD provide memory products in state-of-the-art CMOS technologies, the company produces a broad spectrum of bipolar memories. The evolution of AMD's ion-implanted, oxide-isolated IMOX™ technology has led to the development of high-performance products with increased speed and density. The latest result of this process is the world's first 128K bipolar PROM, the Am27S51, with a 35ns access time.

To accommodate these continuing innovations in process technology, AMD now has two 6-inch wafer fabrication facilities in Austin, Texas, for CMOS production. San Antonio, Texas, is the site of the world's first 6-inch bipolar VLSI wafer fabrication plant. This fabrication area will concentrate on products in the most advanced IMOX technology.

To reduce system costs, AMD is introducing complex, high-lead-count, surface-mount devices in bipolar and MOS (including CMOS) technologies. These and other state-of-the-art packages also increase board density and decrease system delay times.

AMD also offers the industry's most stringent quality guarantee. Every AMD part is guaranteed to 500 ppm (parts per million) on all electrical parameters, over the entire operating range. The company's INT-STD-500 program ensures high quality in every product manufactured by AMD, for military, industrial, and commercial customers.



**INTRODUCTION  
NUMERICAL DEVICE INDEX  
FUNCTIONAL INDEX AND SELECTION GUIDE**

**1**

**BIPOLAR PROGRAMMABLE  
READ ONLY MEMORY (PROM)**

**2**

**BIPOLAR RANDOM-ACCESS  
MEMORIES (RAM)**

**3**

**MOS RANDOM-ACCESS  
MEMORIES (RAM)**

**4**

**MOS ELECTRICALLY ERASABLE  
PROGRAMMABLE ROM (EEPROM)**

**5**

**MOS UV ERASABLE  
PROGRAMMABLE ROM (EPROM)**

**6**

**PACKAGING: THERMAL CHARACTERIZATION  
PACKAGE OUTLINES  
GENERAL INFORMATION  
SALES OFFICES**

**7**

# INTRODUCTION

**Numerical Devices Index .....1-1**  
**Functional Index and Selection Guide .....1-4**

## NUMERICAL DEVICE INDEX

Am10P14	4,096-Bit (1024 x 4) ECL Bipolar PROM .....	2-1
Am10P44	16,384-Bit (4096 x 4) ECL Bipolar PROM .....	2-8
Am10P88	65,536-Bit (8192 x 8) ECL Bipolar PROM .....	2-15
Am100415	1024 x 1 IMOX™ II ECL Bipolar RAM .....	3-1
Am100470	4096 x 1 IMOX™ ECL Bipolar RAM .....	3-23
Am100474	1024 x 4 IMOX™ ECL Bipolar RAM .....	3-38
Am100480	16,384 x 1 IMOX™ ECL Bipolar RAM .....	3-49
Am10415	1024 x 1 IMOX™ ECL Bipolar RAM .....	3-7
Am10469	512 x 9 ECL Tag Buffer .....	3-16
Am10470	4096 x 1 IMOX™ ECL Bipolar RAM .....	3-29
Am10474	1024 x 4 IMOX™ ECL Bipolar RAM .....	3-44
Am10480	16,384 x 1 IMOX™ ECL Bipolar RAM .....	3-54
Am21L41	4096 x 1 Static RAM .....	4-1
Am21L50	512 x 9 TTL Low-Power Tag Buffer .....	3-59
Am2130	1024 x 8 Dual-Port Static Random-Access Memory .....	4-9
Am2147	4096 x 1 Static RAM .....	4-27
Am2148	1024 x 4 Static RAM .....	4-37
Am2150	512 x 9 TTL Tag Buffer .....	3-62
Am2167	16,384 x 1 Static RAM .....	4-47
Am2168	4096 x 4 Static R/W Random-Access Memory .....	4-57
Am27C1024	65,536 x 16-Bit CMOS EPROM .....	6-54
Am27C256	32,768 x 8-Bit CMOS EPROM .....	6-46
Am27C256 OTP	32,768 x 8-Bit CMOS One-Time Programmable ROM .....	6-48
Am27C512	65,536 x 8-Bit CMOS EPROM .....	6-50
Am27C512 OTP	65,536 x 8-Bit CMOS One-Time Programmable ROM (OTPROM) .....	6-52
Am27LS00	256-Bit Low-Power Schottky Bipolar RAM .....	3-69
Am27LS02	64-Bit Low-Power Inverting-Output Bipolar RAM .....	3-77
Am27LS06	64-Bit Low-Power Noninverting-Output Bipolar RAM .....	3-93
Am27S02	64-Bit Inverting-Output Bipolar RAM .....	3-85
Am27S06	64-Bit Noninverting-Output Bipolar RAM .....	3-101
Am27S12	2,048-Bit (512 x 4) Bipolar PROM .....	2-22
Am27S15	4096-Bit (512 x 8) Bipolar PROM with Output Data Latches .....	2-30
Am27S18	256-Bit (32 x 8) Bipolar PROM .....	2-37
Am27S180	8,192-Bit (1024 x 8) Bipolar PROM .....	2-44
Am27S184	8,192-Bit (2048 x 4) Bipolar PROM .....	2-54
Am27S190	16,384-Bit (2048 x 8) Bipolar PROM .....	2-63
Am27S20	1,024-Bit (256 x 4) Bipolar PROM .....	2-74
Am27S25	4096-Bit (512 x 8) Bipolar Registered PROM with Preset and Clear Inputs .....	2-82
Am27S27	4,096-Bit (512 x 8) Bipolar Registered PROM .....	2-92
Am27S28	4,096-Bit (512 x 8) Bipolar PROM .....	2-100
Am27S31	(512 x 8) Bipolar PROM .....	2-107
Am27S32	4,096-Bit (1024 x 4) Bipolar PROM .....	2-114
Am27S35	8,192-Bit (1024 x 8) Bipolar Registered PROM with Programmable INITIALIZE Input .....	2-121



Am27S41	16,384-Bit (4,096 x 4) Bipolar PROM .....	2-132
Am27S43	32,768-Bit (4096 x 8) Bipolar PROM .....	2-141
Am27S45	16,384-Bit (2048 x 8) Bipolar Registered PROMS with Programmable INITIALIZE Input .....	2-148
Am27S49	8192 x 8 Generic Series IMOX™ Bipolar PROM .....	2-160
Am27S51	131,072-Bit (16,384 x 8) Bipolar PROM .....	2-166
Am27S55	32,768-Bit (4096 x 8) Bipolar Registered PROM .....	2-173
Am27S65	4096-Bit (1024 x 4) Bipolar Registered PROM with SSR™ Diagnostics Capability .....	2-183
Am27S75	8192-Bit (2048 x 4) Bipolar Registered PROM with SSR™ Diagnostics Capability .....	2-197
Am27S85	16,384-Bit (4096 x 4) Registered PROM with SSR™ Diagnostics Capability .....	2-211
Am27S95	32,768 Bit (8192 x 4) Bipolar Registered PROM with SSR™ Diagnostics Capability .....	2-225
Am2716B	2048 x 8-Bit/4096 x 8-Bit EPROM .....	6-1
Am28C256	32K x 8 Electrically Erasable PROM .....	5-42
Am2817A	2048 x 8-Bit Electrically Erasable PROM .....	5-1
Am2864A	8192 x 8 Electrically Erasable PROM .....	5-20
Am2864B	8192 x 8 Electrically Erasable PROM .....	5-31
Am31L01	64-Bit Low Power Write Transparent, Inverting Output, Bipolar RAM .....	3-109
Am3101	64-Bit Write Transparent, Inverting Output, Bipolar RAM .....	3-117
Am90CL255	Low-Power 256K x 1 CMOS Nibble Mode DRAM .....	4-83
Am90CL256	Low-Power 256K x 1 CMOS Enhanced Page Mode DRAM .....	4-108
Am90CL257	Low-Power 256K x 1 CMOS Static Column Mode DRAM .....	4-131
Am90C255	256K x 1 CMOS Nibble Mode Dynamic RAM .....	4-68
Am90C256	256K x 1 CMOS Enhanced Page Mode Dynamic RAM .....	4-86
Am90C257	256K x 1 CMOS Static Column Dynamic RAM .....	4-111
Am90C644	64K x 4 CMOS DUAL – ARRAY MEMORY .....	4-143
Am9044	4096 x 1 Static RAM .....	4-134
Am9101 Family	256 x 4 Static RAM .....	4-164
Am9111 Family	256 x 4 Static RAM .....	4-176
Am9112	256 x 4 Static RAM .....	4-188
Am9114	1024 x 4 Static RAM .....	4-198
Am9122	256 x 4 Static RAM .....	4-208
Am9128	2048 x 8 Static RAM .....	4-217
Am9150	1024 x 4 High-Speed Static R/W RAM .....	4-228
Am9151	1024 x 4 Registered Static RAM with SSR™—On-Chip Diagnostics Capability .....	4-238
Am93L412	256 x 4-Bit Low-Power TTL Bipolar IMOX™ RAM .....	3-125
Am93L415	1024 x 1 Bit TTL Bipolar IMOX™ RAM .....	3-143
Am93L469	512 x 9 TTL Low-Power Tag Buffer .....	3-158
Am93412	256 x 4-Bit TTL Bipolar IMOX™ RAM .....	3-134
Am93415	1024 x 1 Bit TTL Bipolar IMOX™ RAM .....	3-150
Am93469	512 x 9 TTL Tag Buffer .....	3-161
Am9864	8192 x 8-Bit Electrically Erasable PROM .....	5-10
Am99C10	256 x 48 Content Addressable Memory (CAM) .....	4-251
Am99C164	16,384 x 4 STATIC R/W RANDOM-ACCESS MEMORY .....	4-253

Am99C19	1024 x 9 First-In/First-Out (FIFO) .....	4-255
Am99C328	32,768 x 8 Static R/W Random-Access Memory .....	4-257
Am99C416	4096 x 16 Static Read/Write Random-Access Memory .....	4-259
Am99C58	4096 x 4 CMOS Static Random-Access Memory .....	4-262
Am99C60	4096 x 4 CMOS Static Random-Access Memory with Reset .....	4-264
Am99C641	65,536 x 1 Static Read/Write Random-Access Memory .....	4-267
Am99C68	4096 x 4 CMOS Static R/W Random-Access Memory .....	4-279
Am99C88	8K x 8 CMOS Static Random-Access Memory .....	4-289
Am99C88H	8192 x 8 CMOS Static Random-Access Memory .....	4-300
Am99C89	8192 x 9 Static R/W Random-Access Memory .....	4-302
8-BIT EPROM	(Am2764A, Am27128A, Am27256, Am27512) .....	6-15
8-BIT OTPROM	(Am2764A, Am27128A, Am27256) .....	6-31
	<b>Thermal Characterization</b> .....	7-1
	<b>Package Outlines</b> .....	7-5
	<b>Testing High Performance Bipolar Memory</b> .....	7-13
	<b>Bipolar Generic PROM Series</b> .....	7-22
	<b>Bipolar PROMs as Programmable Logic Products</b> .....	7-30
	<b>Generic Programming Information</b> .....	7-31
	<b>Guide to the Analysis of Programming Problems</b> .....	7-40
	<b>Sales Offices</b> .....	7-42

# Bipolar PROM

## Functional Index and Selection Guide

Listed according to organization and access time.

Part Number	APL	Organization	Access Time COM'L/MIL Max	I <sub>cc</sub> COM'L/MIL Max	Output	Number of Pins	Packages	Page No.
Am27S195A	✓	32 x 8	15/20	115/115	3S	16	D,P,F,L	2-63
Am27S18A	✓	32 x 8	25/35	115/115	OC	16	D,P,F,L	2-37
Am27S19A	✓	32 x 8	25/35	115/115	3S	16	D,P,F,L	2-37
Am27S18	✓	32 x 8	40/50	115/115	OC	16	D,P,F,L	2-37
Am27S19	✓	32 x 8	40/50	115/115	3S	16	D,P,F,L	2-37
Am27LS18 <sup>1</sup>	✓	32 x 8	55/70	80/80	OC	16	D,P,F,L	2-37
Am27LS19 <sup>1</sup>	✓	32 x 8	55/70	80/80	3S	16	D,P,F,L	2-37
Am27S20A	✓	256 x 4	30/40	130/130	OC	16	D,P,F,L	2-74
Am27S21A	✓	256 x 4	30/40	130/130	3S	16	D,P,F,L	2-74
Am27S20	✓	256 x 4	45/60	130/130	OC	16	D,P,F,L	2-74
Am27S21	✓	256 x 4	45/60	130/130	3S	16	D,P,F,L	2-74
Am27S12A	✓	512 x 4	30/40	130/130	OC	16	D,P,F,L	2-22
Am27S13A	✓	512 x 4	30/40	130/130	3S	16	D,P,F,L	2-22
Am27S12	✓	512 x 4	50/60	130/130	OC	16	D,P,F,L	2-22
Am27S13	✓	512 x 4	50/60	130/130 <sup>1</sup>	3S	16	D,P,F,L	2-22
Am27S28A	✓	512 x 8	35/45	160/160	OC	20	D,P,L	2-100
Am27S29A	✓	512 x 8	35/45	160/160	3S	20	D,P,L	2-100
Am27S31A	✓	512 x 8	35/45	175/175	3S	24	D,P,F,L	2-107
Am27S28	✓	512 x 8	55/70	160/160	OC	20	D,P,L	2-100
Am27S29	✓	512 x 8	55/70	160/160	3S	20	D,P,L	2-100
Am27S31	✓	512 x 8	55/70	175/175	3S	24	D,P,F,L	2-107
Am27S15	✓	512 x 8	60/90	175/185	3S	24	D,P,F,L	2-30
Am27S25SA	✓	512 x 8	37 <sup>2</sup> /45 <sup>2</sup>	185/185	3S	24	D,P,F,L	2-82
Am27S25	✓	512 x 8	77 <sup>2</sup> /85 <sup>2</sup>	185/185	3S	24 <sup>3</sup>	D,P,F,L	2-82
Am27S25A	✓	512 x 8	50 <sup>2</sup> /60 <sup>2</sup>	185/185	3S	24 <sup>3</sup>	D,P,F,L	2-82
Am27S27	✓	512 x 8	82 <sup>2</sup> /95 <sup>2</sup>	185/185	3S	22 <sup>6</sup>	D,P,L	2-92
Am10P14	✓	1024 x 4	10/15	-185 <sup>4</sup> /-175 <sup>4</sup>	3S	20	D,P	2-1
Am100P14	✓	1024 x 4	10/-	-180 <sup>4</sup> /-	3S	20	D,P	2-1
Am10KP14	✓	1024 x 4	10/15	-185 <sup>4</sup> /-175 <sup>4</sup>	3S	24	D,P	2-1
Am27S32A	✓	1024 x 4	35/45	140/145	OC	18	D,P,F,L	2-114
Am27S33A	✓	1024 x 4	35/45	140/145	3S	18	D,P,F,L	2-114
Am27S32	✓	1024 x 4	55/70	140/145	OC	18	D,P,F,L	2-114
Am27S33	✓	1024 x 4	55/70	140/145	3S	18	D,P,F,L	2-114
Am27S65A	✓	1024 x 4	33 <sup>2</sup> /40 <sup>2</sup>	185/185	3S	24 <sup>3</sup>	D,P,F,L	2-183
Am27S65	✓	1024 x 4	45 <sup>2</sup> /55 <sup>2</sup>	185/185	3S	24 <sup>3</sup>	D,P,F,L	2-183
Am27S180A	✓	1024 x 8	35/50	185/185	OC	24	D,P,F,L	2-44
Am27S181A	✓	1024 x 8	35/50	185/185	3S	24	D,P,F,L	2-44
Am27S280A	✓	1024 x 8	35/50	185/185	OC	24 <sup>3</sup>	D,P,F,L	2-44
Am27S281A	✓	1024 x 8	35/50	185/185	3S	24 <sup>3</sup>	D,P,F,L	2-44
Am27PS181A	✓	1024 x 8	50/65	185/80 <sup>5</sup>	3S	24	D,P,F,L	2-44
Am27PS281A	✓	1024 x 8	50/65	185/80 <sup>5</sup>	3S	24	D,P,F,L	2-44
Am27S180	✓	1024 x 8	60/80	185/185	OC	24	D,P,F,L	2-44
Am27S181	✓	1024 x 8	60/80	185/185	3S	24	D,P,F,L	2-44
Am27S280	✓	1024 x 8	60/80	185/185	OC	24 <sup>3</sup>	D,P,F,L	2-44
Am27S281	✓	1024 x 8	60/80	185/185	3S	24 <sup>3</sup>	D,P,F,L	2-44
Am27PS281	✓	1024 x 8	65/75	185/80 <sup>5</sup>	3S	24 <sup>3</sup>	D,P,F,L	2-44
Am27S35A	✓	1024 x 8	55 <sup>2</sup> /60 <sup>2</sup>	185/185	3S	24 <sup>3</sup>	D,P,F,L	2-121
Am27S37A	✓	1024 x 8	55 <sup>2</sup> /60 <sup>2</sup>	185/185	3S	24 <sup>3</sup>	D,P,F,L	2-121

**Bipolar PROM (Cont'd.)**

Part Number	APL	Organization	Access Time COM'L/MIL Max	I <sub>cc</sub> COM'L/MIL Max	Output	Number of Pins	Packages	Page No.
Am27S35	✓	1024 x 8	65 <sup>2</sup> /75 <sup>2</sup>	185/185	3S	24 <sup>3</sup>	D,P,F,L	2-121
Am27S37	✓	1024 x 8	65 <sup>2</sup> /75 <sup>2</sup>	185/185	3S	24 <sup>3</sup>	D,P,F,L	2-121
Am27PS181	✓	1024 x 8	65/75	185/80 <sup>5</sup>	3S	24	D,P,F,L	2-44
Am27S184A	✓	2048 x 4	35/45	150/150	OC	18	D,P,F,L	2-54
Am27S185A	✓	2048 x 4	35/45	150/150	3S	18	D,P,F,L	2-54
Am27S185	✓	2048 x 4	50/55	150/150	3S	18	D,P,F,L	2-54
Am27LS184	✓	2048 x 4	50/55	120/125	OC	18	D,P,F,L	2-54
Am27LS185	✓	2048 x 4	60/65	120/125	3S	18	D,P,F,L	2-54
Am27PS185	✓	2048 x 4	60/65	150/75 <sup>5</sup>	3S	18	D,P,F,L	2-54
Am27S75A	✓	2048 x 4	37 <sup>2</sup> /47 <sup>2</sup>	185/185	3S	24 <sup>3</sup>	D,P,F,L	2-197
Am27S75	✓	2048 x 4	45 <sup>2</sup> /55 <sup>2</sup>	185/185	3S	24 <sup>3</sup>	D,P,F,L	2-197
Am27S191SA	✓	2048 x 8	20/30	185/185	3S	24	D,P,F,L	2-63
Am27S291SA	✓	2048 x 8	20/30	185/185	3S	24	D,P,F,L	2-63
Am27LS191A	✓	2048 x 8	35/45	90/90	3S	24	D,P,F,L	2-63
Am27LS291A	✓	2048 x 8	35/45	90/90	3S	24	D,P,F,L	2-63
Am27S190A	✓	2048 x 8	35/50	185/185	OC	24	D,P,F,L	2-63
Am27S191A	✓	2048 x 8	35/50	185/185	3S	24	D,P,F,L	2-63
Am27S290A	✓	2048 x 8	35/50	185/185	OC	24 <sup>3</sup>	D,P,F,L	2-63
Am27S291A	✓	2048 x 8	35/50	185/185	3S	24 <sup>3</sup>	D,P,F,L	2-63
Am27S190	✓	2048 x 8	50/65	185/185	OC	24	D,P,F,L	2-63
Am27S191	✓	2048 x 8	50/65	185/185	3S	24	D,P,F,L	2-63
Am27S290	✓	2048 x 8	50/65	185/185	OC	24 <sup>3</sup>	D,P,F,L	2-63
Am27S291	✓	2048 x 8	50/65	185/185	3S	24 <sup>3</sup>	D,P,F,L	2-63
Am27PS191	✓	2048 x 8	65/75	185/80 <sup>5</sup>	3S	24	D,P,F,L	2-63
Am27PS291	✓	2048 x 8	65/75	185/80 <sup>5</sup>	3S	24 <sup>3</sup>	D,P,F,L	2-63
Am27S45SA	✓	2048 x 8	35 <sup>2</sup> /40 <sup>2</sup>	185/185	3S	24	D,P,F,L	2-148
Am27S47SA	✓	2048 x 8	35 <sup>2</sup> /40 <sup>2</sup>	185/185	3S	24	D,P,F,L	2-148
Am27S45A	✓	2048 x 8	60 <sup>2</sup> /70 <sup>2</sup>	185/185	3S	24 <sup>3</sup>	D,P,L	2-148
Am27S47A	✓	2048 x 8	60 <sup>2</sup> /70 <sup>2</sup>	185/185	3S	24 <sup>3</sup>	D,P,L	2-148
Am27S45	✓	2048 x 8	70 <sup>2</sup> /80 <sup>2</sup>	185/185	3S	24 <sup>3</sup>	D,P,L	2-148
Am27S47	✓	2048 x 8	NA <sup>2</sup>	185/185	3S	24	D,P,L	2-148
Am100P44	✓	4096 x 4	15/-	NA	3S	20	D,P	2-8
Am10P44	✓	4096 x 4	15/20	-185 <sup>4</sup> /-175 <sup>4</sup>	3S	20	D,P	2-8
Am27S41A	✓	4096 x 4	35/50	165/170	3S	20	D,P,L	2-132
Am27PS41	✓	4096 x 4	50/65	170/85 <sup>5</sup>	3S	20	D,P,L	2-132
Am27S41	✓	4096 x 4	50/65	165/170	3S	20	D,P,L	2-132
Am27S85A	✓	4096 x 4	39 <sup>2</sup> /47 <sup>2</sup>	185/185	3S	24 <sup>3</sup>	D,P,F,L	2-211
Am27S85	✓	4096 x 4	50 <sup>2</sup> /60 <sup>2</sup>	185/185	3S	24 <sup>3</sup>	D,P,F,L	2-211
Am27S43A	✓	4096 x 8	40/55	185	3S	24	D,P,F,L	2-141
Am27S43	✓	4096 x 8	55/65	185	3S	24	D,P,F,L	2-141
Am27S55A	✓	4096 x 8	30 <sup>2</sup> /38 <sup>2</sup>	175/180	3S	24 <sup>3</sup>	D,P	2-173
Am27S55	✓	4096 x 8	38 <sup>2</sup> /46 <sup>2</sup>	175/180	3S	24 <sup>3</sup>	D,P	2-173
Am27S95A	✓	8192 x 4	35 <sup>2</sup> /43 <sup>2</sup>	175/180	3S	28 <sup>6</sup>	D,P	2-225
Am27S95	✓	8192 x 4	48 <sup>2</sup> /55 <sup>2</sup>	175/180	3S	28 <sup>6</sup>	D,P	2-225
Am100P88	✓	8192 x 8	15/-	NA	3S	28	D,P	2-15
Am10P88	✓	8192 x 8	15/20	NA	3S	28	D,P	2-15
Am27S49A	✓	8192 x 8	40/55	190/190	3S	24	D,P,L	2-160
Am27S49-45	✓	8192 x 8	45/-	190/-	3S	24	D,P,F,L	2-160
Am27S49	✓	8192 x 8	55/65	190/190	3S	24	D,P,L	2-160
Am27S51A	✓	16,384 x 8	35/45	190/190	3S	28	D,P,F,L	2-166
Am27S51	✓	16,384 x 8	55/65	190/190	3S	28	D,P,F,L	2-166

- Notes: 1. Replaces Am27LS08/09  
 2. Contains built-in pipeline registers. Cycle time includes clock setup and clock to output time.  
 3. 300-mil lateral pin spacing.  
 4. Power supply current specified as I<sub>EE</sub> minimum.  
 5. I<sub>CC</sub> are power up and power down current limits respectively.  
 6. 400 mil lateral pin spacing.

# Bipolar MEMORY RAM

## Functional Index and Selection Guide

### BIPOLAR ECL RAM

Listed according to organization and access time.

Part Number	APL	Organization	Access Time COM'L/MIL* Max.	I <sub>EE</sub> COM'L/MIL* Max.	ECL Series	Number of Pins	Packages	Page No.
Am10469		512 x 9	9.5**	-240	10K	24	D	3-16
Am100469		512 x 9	9.5**	-240	100K	24	D	3-16
Am100415A		1024 x 1	15	-150	100K	16	D,F	3-1
Am10415SA		1024 x 1	15/20	-150/-165	10K	16	D,F	3-7
Am100415		1024 x 1	20	-150	100K	16	D,F	3-1
Am10415A		1024 x 1	20/25	-150/-165	10K	16	D,F	3-7
Am10415		1024 x 1	35/40	-150/-165	10K	16	D,F	3-7
Am100474-10		1024 x 4	10	-230	100K	24	D,F	3-38
Am10474-10/-		1024 x 4	10/-	-230/-255	10K	24	D,F	3-44
Am100474-15		1024 x 4	15	-200	100K	24	D,F	3-38
Am10474-15/-		1024 x 4	15/20	-230	10K	24	D,F	3-44
Am100474-25		1024 x 4	25	-200	100K	24	D,F	3-38
Am10474-25/-		1024 x 4	25/30	-200	10K	24	D,F	3-44
Am100470SA		4096 x 1	15	-230	100K	18	D,F	3-23
Am10470SA		4096 x 1	15/20	-230/-255	10K	18	D,F	3-29
Am100470A		4096 x 1	25	-195	100K	18	D,F	3-23
Am10470A		4096 x 1	25/30	-200/-220	10K	18	D,F	3-29
Am100470		4096 x 1	35	-195	100K	18	D,F	3-23
Am10470		4096 x 1	35/40	-200/-220	10K	18	D,F	3-29
Am10480-15/-		16384 x 1	15/-	-220	10K	20	D,F,L	3-54
Am10480-25/-		16384 x 1	25/-	-200/-	10K	20	D,F,L	3-54
Am100480-15		16384 x 1	15	-220	100K	20	D,F,L	3-49
Am100480-25		16384 x 1	25	-200	100K	20	D,F,L	3-49

\*10K ECL is available with full military temperature range (-55 to +125°C).

\*\*T<sub>AMV</sub> Address to MISS

#### Temperature Ranges

C = Commercial 0°C to 70°C  
M = Military -55°C to +125°C  
E = Extended -55°C to +85°C or +100°C  
I = Industrial -40°C to +85°C

#### Package Types

D = Cerdip  
P = Plastic  
F = Flatpack  
L = Leadless Chip Carrier



# BIPOLAR TTL RAM

Listed according to organization and access time.

Part Number	APL	Organization	Access Time COM'L/MIL Max.	I <sub>cc</sub> COM'L/MIL Max.	Output	Number of Pins	Packages (Note 1)	Page No.
Am3101A					(See Am27S02)			
Am74/5489					(See Am3101)			
Am74/5489-1					(See Am3101-1)			
Am74/54S189					(See Am27S03)			
Am74/54S289					(See Am27S02)			
Am27S02A	✓	16 x 4	25/30	100/105	OC	16	D,P,F,L	3-85
Am27S03A	✓	16 x 4	25/30	100/105	3S	16	D,P,F,L	3-85
Am27S06A	✓	16 x 4	25/30	100/105	OC	16	D,P,F,L	3-101
Am27S07A	✓	16 x 4	25/30	100/105	3S	16	D,P,F,L	3-101
Am27S02	✓	16 x 4	35/50	100/105	OC	16	D,P,F,L	3-85
Am27S03	✓	16 x 4	35/50	100/105	3S	16	D,P,F,L	3-85
Am27S06	✓	16 x 4	35/50	100/105	OC	16	D,P,F,L	3-101
Am27S07	✓	16 x 4	35/50	100/105	3S	16	D,P,F,L	3-101
Am3101-1	✓	16 x 4	35/50	100/105	OC	16	D,P,F,L	3-117
Am3101	✓	16 x 4	50/60	100/105	OC	16	D,P,F,L	3-117
Am27LS02	✓	16 x 4	55/65	35/38	OC	16	D,P,F,L	3-77
Am27LS03	✓	16 x 4	55/65	35/38	3S	16	D,P,F,L	3-77
Am27LS06	✓	16 x 4	55/65	35/38	OC	16	D,P,F,L	3-93
Am27LS07	✓	16 x 4	55/65	35/38	3S	16	D,P,F,L	3-93
Am31L01-1	✓	16 x 4	55/65	35/38	OC	16	D,P,F,L	3-109
Am31L01	✓	16 x 4	80/90	35/38	OC	16	D,P,F,L	3-109
Am27LS00A	✓	256 x 1	35/45	115/115	3S	16	D,P,F,L	3-69
Am27LS01A	✓	256 x 1	35/45	115/115	OC	16	D,P,F,L	3-69
Am27LS00	✓	256 x 1	45/55	70/70	3S	16	D,P,F,L	3-69
Am27LS01	✓	256 x 1	45/55	70/70	OC	16	D,P,F,L	3-69
Am27LS00-1	✓	256 x 1	45/55	70/70	3S	16	D,P,F,L	3-69
Am27LS01-1	✓	256 x 1	45/55	70/70	OC	16	D,P,F,L	3-69
Am93412A		256 x 4	35/45	155/170	OC	22 <sup>3</sup>	D,P,F,L	3-134
Am93422A		256 x 4	35/45	155/170	3S	22 <sup>3</sup>	D,P,F,L	3-134
Am93L412A		256 x 4	45/55	80/90	OC	22 <sup>3</sup>	D,P,F,L	3-125
Am93L422A		256 x 4	45/55	80/90	3S	22 <sup>3</sup>	D,P,F,L	3-125
Am93412		256 x 4	45/60	155/170	OC	22 <sup>3</sup>	D,P,F,L	3-134
Am93422		256 x 4	45/60	155/170	3S	22 <sup>3</sup>	D,P,F,L	3-134
Am93L412		256 x 4	60/75	80/90	OC	22 <sup>3</sup>	D,P,F,L	3-125
Am93L422		256 x 4	60/75	80/90	3S	22 <sup>3</sup>	D,P,F,L	3-125
Am93469	✓	512 x 9	20/-	185	3S	24	D,F	3-161
Am2150	✓	512 x 9	20/-	185	OC/3S	24	D,F	3-62
Am93L469	✓	512 x 9	45/-	70	3S	24	D,P,F	3-158
Am21L50	✓	512 x 9	45/-	70	OC/3S	24	D,P,F	3-59
Am93415SA		1024 x 1	20/30	155/170	OC	16	D,P,F,L	3-150
Am93425SA		1024 x 1	20/30	155/170	3S	16	D,P,F,L	3-150
Am93415A		1024 x 1	30/40	155/170	OC	16	D,P,F,L	3-150
Am93425A		1024 x 1	30/40	155/170	3S	16	D,P,F,L	3-150
Am93415		1024 x 1	45	155	OC	16	D,P,F,L	3-150
Am93425		1024 x 1	45	155	3S	16	D,P,F,L	3-150
Am93L415A		1024 x 1	45/55	65/75	OC	16	D,P,F,L	3-143
Am93L425A		1024 x 1	45/55	65/75	3S	16	D,P,F,L	3-143
Am93L415		1024 x 1	60	65	OC	16	D,P,F,L	3-143
Am93L425		1024 x 1	60	65	3S	16	D,P,F,L	3-143

**Temperature Ranges:**

C = Commercial (0 to +70°C)

M = Military (-55 to +125°C)

E = Extended Commercial (-55 to +85°C or +100°C)

I = Industrial (-40 to +85°C)

Notes: 1. D = Ceramic DIP, P = Plastic DIP, F = Flatpack, L = Leadless Chip Carrier.

2. Complement of data in is available on the outputs in the write mode when both  $\overline{CS}$  and  $\overline{WE}$  are low.

3. Flatpack is 24 pin.



# MOS Memory

## Functional Index and Selection Guide

### 1K STATIC RAMs

Listed according to organization and access time.

Part Number	APL	Organization	Access Time (ns)	Power Dissipation (mW)		Pins	Supply Voltage (V)	Temp Range	Package	Page No.
				Standby	Active					
Am9122-25		256 x 4	25	N/A	660	22	5	C	D,P	4-208
Am9122-35		256 x 4	35	N/A	660/743	22	5	C,M	D,P	4-208
Am91L22-35		256 x 4	35	N/A	440	22	5	C	D,P	4-208
Am91L22-45		256 x 4	45	N/A	440/495	22	5	C,M	D,P	4-208
Am9101D		256 x 4	250	47	330	22	5	C	D,P	4-164
Am9111D		256 x 4	250	47	330	18	5	C	D,P	4-176
Am9112D		256 x 4	250	47	330	16	5	C	D,P	4-188
Am9101C		256 x 4	300	47	330/358	22	5	C,M	D,P	4-164
Am9111C	✓	256 x 4	300	47	330/358	18	5	C,M	D,P	4-176
Am9112C	✓	256 x 4	300	47	330/358	16	5	C,M	D,P	4-188
Am91L01C		256 x 4	300	38	198/220	22	5	C,M	D,P	4-164
Am91L11C	✓	256 x 4	300	38	198/220	18	5	C,M	D,P	4-176
Am91L12C	✓	256 x 4	300	38	198/220	16	5	C,M	D,P	4-188
Am9101B		256 x 4	400	47	303/330	22	5	C,M	D,P	4-164
Am9111B	✓	256 x 4	400	47	303/330	18	5	C,M	D,P	4-176
Am9112B	✓	256 x 4	400	47	303/330	16	5	C,M	D,P	4-188
Am91L01B		256 x 4	400	38	182/203	22	5	C,M	D,P	4-164
Am91L11B	✓	256 x 4	400	38	182/203	18	5	C,M	D,P	4-176
Am91L12B	✓	256 x 4	400	38	182/203	16	5	C,M	D,P	4-188
Am9101A		256 x 4	500	47	303/330	22	5	C,M	D,P	4-164
Am9111A	✓	256 x 4	500	47	303/330	18	5	C,M	D,P	4-176
Am9112A	✓	256 x 4	500	47	303/330	16	5	C,M	D,P	4-188
Am91L01A		256 x 4	500	38	182/203	22	5	C,M	D,P	4-164
Am91L11A	✓	256 x 4	500	38	182/203	18	5	C,M	D,P	4-176
Am91L12A	✓	256 x 4	500	38	182/203	16	5	C,M	D,P	4-188

#### Temperature Ranges

C = Commercial 0°C to 70°C  
M = Military -55°C to +125°C  
E = Extended -55°C to +85°C or +100°C  
I = Industrial -40°C to +85°C

#### Package Types

D = Cerdip  
P = Plastic  
F = Flatpack  
L = Leadless Chip Carrier

## 4K STATIC RAMs

Listed according to organization and access time.

Part Number	APL	Organization	Access Time(ns)	Power Dissipation(mW)		Pins	Supply Voltage (V)	Temp Range	Package	Page No.
				Standby	Active					
Am9150-20		1024 x 4	20	N/A	990	24/28	5	C	D,L	4-225
Am9150-25	✓	1024 x 4	25	N/A	990	24/28	5	C,M	D,L	4-225
Am91L50-25		1024 x 4	25	N/A	715	24/28	5	C	D,L	4-225
Am2148-35		1024 x 4	35	165	990	18	5	C	D,L	4-37
Am2149-35		1024 x 4	35	N/A	990	18	5	C	D,L	4-37
Am9150-35	✓	1024 x 4	35	N/A	990	24/28	5	C,M	D,L	4-228
Am91L50-35		1024 x 4	35	N/A	715	24/28	5	C	D,L	4-228
Am9151-40		1024 x 4	40*	N/A	990	24	5	C	D	4-228
Am2148-45	✓	1024 x 4	45	165	990	18	5	C,M	D,L	4-37
Am2149-45	✓	1024 x 4	45	N/A	990	18	5	C,M	D,L	4-37
Am21L48-45	✓	1024 x 4	45	110	688	18	5	C	D,L	4-37
Am21L49-45		1024 x 4	45	N/A	688	18	5	C	D,L	4-37
Am9150-45	✓	1024 x 4	45	N/A	990	24/28	5	C,M	D,L	4-225
Am91L50-45		1024 x 4	45	N/A	715	24/28	5	C	D,L	4-225
Am9151-50		1024 x 4	50*	N/A	990	24	5	C,M	D	4-225
Am2148-55	✓	1024 x 4	55	165	990	18	5	C,M	D,L	4-37
Am2149-55	✓	1024 x 4	55	N/A	990	18	5	C,M	D,L	4-37
Am21L48-55		1024 x 4	55	110	688	18	5	C	D,L	4-37
Am21L49-55		1024 x 4	55	N/A	688	18	5	C	D,L	4-37
Am9151-60		1024 x 4	60*	N/A	990	24	5	C,M	D	4-225
Am2148-70	✓	1024 x 4	70	165	990	18	5	C,M	D,L	4-37
Am2149-70	✓	1024 x 4	70	N/A	990	18	5	C,M	D,L	4-37
Am21L48-70		1024 x 4	70	110	688	18	5	C	D,L	4-37
Am21L49-70		1024 x 4	70	N/A	688	18	5	C	D,L	4-37
Am9114E	✓	1024 x 4	200	N/A	385/440	18	5	C,M	D,P	4-198
Am91L14E		1024 x 4	200	N/A	275/330	18	5	C	D,P	4-198
Am9114C	✓	1024 x 4	300	N/A	385/440	18	5	C,M	D,P	4-176
Am9124C	✓	1024 x 4	300	165/182	385/440	18	5	C,M	D,P	4-198
Am91L14C	✓	1024 x 4	300	N/A	275/330	18	5	C,M	D,P	4-198
Am91L24C	✓	1024 x 4	300	110/121	275/330	18	5	C,M	D,P	4-198
Am9114B	✓	1024 x 4	450	N/A	385/440	18	5	C,M	D,P	4-198
Am9124B	✓	1024 x 4	450	165/182	385/440	18	5	C,M	D,P	4-198
Am91L14B	✓	1024 x 4	450	N/A	275/330	18	5	C,M	D,P	4-198
Am91L24B		1024 x 4	450	110/121	275/330	18	5	C,M	D,P	4-198
Am2147-35		4096 x 1	35	165	990	18	5	C	D,L	4-27
Am2147-45	✓	4096 x 1	45	165	990	18	5	C,M	D,L,F	4-27
Am21L47-45	✓	4096 x 1	45	83	688	18	5	C	D,L	4-27
Am2147-55	✓	4096 x 1	55	165	990	18	5	C,M	D,L	4-27
Am21L47-55	✓	4096 x 1	55	83	688	18	5	C	D,L	4-27
Am2147-70	✓	4096 x 1	70	110/165	880/990	18	5	C,M	D,L,F	4-27
Am21L47-70	✓	4096 x 1	70	83	688	18	5	C	D,L	4-27
Am21L41-12		4096 x 1	120	55	303	18	5	C	D,P	4-1
Am21L41-15		4096 x 1	150	28	220	18	5	C	D,P	4-1
Am21L41-20		4096 x 1	200	28	220	18	5	C	D,P	4-1
Am9044E		4096 x 1	200	N/A	385/440	18	5	C	D,P	4-134
Am9244E		4096 x 1	200	165/182	385/440	18	5	C	D,P	4-134
Am21L41-25	✓	4096 x 1	250	28	220	18	5	C	D,P	4-27
Am9044D		4096 x 1	250	N/A	385/440	18	5	C,M	D,P	4-134
Am90L44D		4096 x 1	250	N/A	275/330	18	5	C	D,P	4-134
Am9244D	✓	4096 x 1	250	165/182	385/440	18	5	C,M	D,P	4-134
Am92L44D		4096 x 1	250	110/121	275/330	18	5	C	D,P	4-134
Am9244C	✓	4096 x 1	300	165/182	385/440	18	5	C,M	D,P	4-134
Am92L44C	✓	4096 x 1	300	110/121	275/330	18	5	C,M	D,P	4-134
Am9044C	✓	4096 x 1	300	N/A	385/440	18	5	C,M	D,P	4-134

1

**4K STATIC RAMs (Cont'd.)**

Part Number	APL	Organization	Access Time(ns)	Power Dissipation(mW)		Pins	Supply Voltage (V)	Temp Range	Package	Page No.
				Standby	Active					
Am9244B	✓	4096 x 1	400	165/182	385/440	18	5	C,M	D,P	4-134
Am92L44B	✓	4096 x 1	400	110/121	275/330	18	5	C,M	D,P	4-134
Am9044B	✓	4096 x 1	450	N/A	385/440	18	5	C,M	D,P	4-134
Am90L44B	✓	4096 x 1	450	N/A	275/330	18	5	C,M	D,P	4-134

\*Cycle Times

**Temperature Ranges**

C = Commercial 0°C to 70°C  
 M = Military -55°C to +125°C  
 E = Extended -55°C to +85°C or +100°C  
 I = Industrial -40°C to +85°C

**Package Types**

D = Cerdip  
 P = Plastic  
 F = Flatpack  
 L = Leadless Chip Carrier

## 8K STATIC RAMS

Listed according to organization and access time.

Part Number	APL	Organization	Access Time(ns)	Power Dissipation(mW)		Pins	Supply Voltage (V)	Temp Range	Package	Page No.
				Standby	Active					
Am2130-70		1024 x 8	70	165/220	935/1018	48/52	5	C	S,P,L,J	4-9
Am2130-10	✓	1024 x 8	100	165/220	935/1018	48/52	5	C,M	S,P,L,J	4-9
Am2130-12	✓	1024 x 8	120	165/220	935/1018	48/52	5	C,M	S,P,L,J	4-9

## 16K STATIC RAMs

Listed according to organization and access time.

Part Number	APL	Organization	Access Time(ns)	Power Dissipation(mW)		Pins	Supply Voltage (V)	Temp Range	Package	Page No.
				Standby	Active					
Am9128-70		2048 x 8	70	165	770	24	5	C	D,P,L	4-217
Am9128-90	✓	2048 x 8	90	165	990	24	5	M	D,L	4-217
Am9128-10		2048 x 6	100	83	660	24	5	C	D,P,L	4-217
Am9128-12	✓	2048 x 8	120	165	825	24	5	M	D,L	4-217
Am9128-15	✓	2048 x 8	150	83/165	550/825	24	5	C,M	D,P,L	4-217
Am9128-20	✓	2048 x 8	200	165	770/825	24	5	C,M	D,P,L	4-217
Am99C58-25		4096 x 4	25	220	990	24/28	5	C	D,L	4-262
Am99C59-25		4096 x 4	25	N/A	990	24/28	5	C	D,L	4-262
Am99C60-25		4096 x 4	25	220	990	24/28	5	C	D,L	4-264
Am2168-35		4096 x 4	35	165	660	20	5	C	D,P,L	4-57
Am2169-35		4096 x 4	35	N/A	660	20	5	C	D,P,L	4-57
Am99C58-35		4096 x 4	35	220	990	24/28	5	C,M	D,L	4-262
Am99C59-35		4096 x 4	35	N/A	990	24/28	5	C,M	D,L	4-262
Am99C60-35		4096 x 4	35	220	990	24/28	5	C,M	D,L	4-264
Am2169-40		4096 x 4	40	N/A	660	20	5	C	D,P,L	4-57
Am2168-45		4096 x 4	45	165	660/880	20	5	C,M	D,P,L	4-57
Am99C58-45		4096 x 4	45	220	990	24/28	5	C,M	D,L	4-262
Am99C59-45		4096 x 4	45	N/A	990	24/28	5	C,M	D,L	4-262
Am99C60-45		4096 x 4	45	220	990	24/28	5	C,M	D,L	4-264
Am99C68-45	✓	4096 x 4	45	110	550/660	20	5	C,M	D,P	4-279
Am99CL68-45	✓	4096 x 4	45	110	550/660	20	5	C,M	D,P	4-279
Am2169-50	✓	4096 x 4	50	N/A	660/880	20	5	C,M	D,P,L	4-57
Am2168-55	✓	4096 x 4	55	165	660/880	20	5	C,M	D,P,L	4-57
Am99C68-55	✓	4096 x 4	55	110	550/660	20	5	C,M	D,P	4-279
Am99CL68-55	✓	4096 x 4	55	110	550/660	20	5	C,M	D,P	4-279
Am2168-70	✓	4096 x 4	70	165	660/880	20	5	C,M	D,P,L	4-57
Am2169-70	✓	4096 x 4	70	N/A	660/880	20	5	C,M	D,P,L	4-57
Am99C68-70	✓	4096 x 4	70	110	550/660	20	5	C,M	D,P	4-279
Am99CL68-70	✓	4096 x 4	70	110	550/660	20	5	C,M	D,P	4-279
Am2167-35	✓	16384 x 1	35	110	660	20	5	C	D,P,L	4-47
Am2167-45	✓	16384 x 1	45	110/165	660/880	20	5	C,M	D,P,L	4-47
Am2167-55	✓	16384 x 1	55	110/165	660/880	20	5	C,M	D,P,L	4-47
Am2167-70	✓	16384 x 1	70	110/165	660/880	20	5	C,M	D,P,L	4-47

### Temperature Ranges

C = Commercial 0°C to 70°C  
M = Military -55°C to +125°C  
E = Extended -55°C to +85°C or +100°C  
I = Industrial -40°C to +85°C

### Package Types

D = Cerdip  
P = Plastic  
F = Flatpack  
L = Leadless Chip Carrier



## 64K STATIC RAMs

Listed according to organization and access time.

Part Number	APL	Organization	Access Time(ns)	Power Dissipation(mW)		Pins	Supply Voltage (V)	Temp Range	Package	Page No.
				Standby	Active					
Am99C416-45	✓	4096 x 6	45	138	605	40	5	C	D	4-259
Am99C416-55	✓	4096 x 6	55	138	605	40	5	C	D	4-259
Am99C416-70	✓	4096 x 6	70	138	605	40	5	C	D	4-259
Am99C88H-35	✓	8192 x 8	35	138	605	28/32	5	C	D,P,L,J	4-300
Am99C88H-45	✓	8192 x 8	45	138/165	605/688	28/32	5	C,M	D,P,L,J	4-300
Am99C88H-55	✓	8192 x 8	55	138/165	605/688	28/32	5	C,M	D,P,L,J	4-300
Am99C88-70	✓	8192 x 8	70	28	330	28/32	5	C,M,E	S,L	4-289
Am99C88H-70	✓	8192 x 8	70	138/165	605/688	28/32	5	C,M	D,P,L,J	4-300
Am99CL88-70		8192 x 8	70	6	220	28/32	5	C	S,L	4-289
Am99CS88-70	✓	8192 x 8	70	55	330	28/32	5	M	S,L	4-289
Am99C88-10	✓	8192 x 8	100	28	330	28/32	5	C,M,E	S,L	4-289
Am99CL88-10		8192 x 8	100	6	220	28/32	5	C	S,L	4-289
Am99CS88-10	✓	8192 x 8	100	55	330	28/32	5	M	S,L	4-289
Am89C88-12		8192 x 8	120	28	495	28	5	C	P	
Am89CL88-12		8192 x 8	120	17	330	28	5	C	P	
Am99C88-12	✓	8192 x 8	120	28	330	28/32	5	C,M,E	S,L	4-289
Am99CL88-12		8192 x 8	120	6	220	28/32	5	C	S,L	4-289
Am99CS88-12	✓	8192 x 8	120	55	330	28/32	5	M	S,L	4-289
Am89C88-15		8192 x 8	150	28	495	28	5	C	P	
Am89CL88-15		8192 x 8	150	17	330	28	5	C	P	
Am99C88-15	✓	8192 x 8	150	28	330	28/32	5	C,M,E	S,L	4-289
Am99CL88-15		8192 x 8	150	6	220	28/32	5	C	S,L	4-289
Am99CS88-15	✓	8192 x 8	150	55	330	28/32	5	M	S,L	4-289
Am99C88-20	✓	8192 x 8	200	28	330	28/32	5	M,E	S,L	4-289
Am99CS88-20	✓	8192 x 8	200	55	330	28/32	5	M	S,L	4-289
Am99C89-45	✓	8192 x 9	45	138	660	28	5	C	D,P	4-302
Am99C89-55	✓	8192 x 9	55	138	660	28	5	C	D,P	4-302
Am99C89-70	✓	8192 x 9	70	138	660	28	5	C	D,P	4-302
Am99C164-35	✓	16,384 x 4	35	TBD	605	22	5	C	D,P,L	4-253
Am99C165-35	✓	16,384 x 4	35	TBD	605	24	5	C	D,P,L	4-253
Am99C164-45	✓	16,384 x 4	45	TBD	495/605	22	5	C,M	D,P,L	4-253
Am99C165-45	✓	16,384 x 4	45	TBD	495/605	24	5	C,M	D,P,L	4-253
Am99C164-55	✓	16,384 x 4	55	TBD	495/605	22	5	C,M	D,P,L	4-253
Am99C165-55	✓	16,384 x 4	55	TBD	495/605	24	5	C,M	D,P,L	4-253
Am99C164-70	✓	16,384 x 4	70	TBD	495/605	22	5	C,M	D,P,L	4-253
Am99C165-70	✓	16,384 x 4	70	TBD	495/605	24	5	C,M	D,P,L	4-253
Am99C328-45		32,768 x 8	45	TBD	660	28	5	C	D,P	4-257
Am99C328-55		32,768 x 8	55	TBD	660/770	28	5	C,M	D,P	4-257
Am99C328-70		32,768 x 8	70	TBD	660/770	28	5	C,M	D,P	4-257
Am99C328-10		32,768 x 8	100	TBD	660/770	28	5	C,M	D,P	4-257
Am99C641-25	✓	65,536 x 1	25	110	715	22	5	C	D,P,L	4-267
Am99C641-35	✓	65,536 x 1	35	110	605	22	5	C	D,P,L	4-267
Am99C641-45	✓	65,536 x 1	45	110	495	22	5	C,M,E	D,P,L	4-267
Am99C641-55	✓	65,536 x 1	55	110	495	22	5	C,M,E	D,P,L	4-267
Am99C641-70	✓	65,536 x 1	70	110	495	22	5	C,M,E	D,P,L	4-267

### Temperature Ranges

C = Commercial 0°C to 70°C  
M = Military -55°C to +125°C  
E = Extended -55°C to +85°C or +100°C  
I = Industrial -40°C to +85°C

### Package Types

D = Cerdip  
P = Plastic  
F = Flatpack  
L = Leadless Chip Carrier

## 256K DYNAMIC RAMS

Listed according to organization and access time.

Part Number	APL	Organization	Access Time(ns)	Power Dissipation(mW)		Pins	Supply Voltage (V)	Temp Range	Package	Page No.
				Standby	Active					
Am90C644-10		65,536 x 4	100	176	605	24	5	C	P	4-143
Am90C255-08		262,144 x 1	80	22	468	16/18	5	C	P,J	4-68
Am90CL255-08		262,144 x 1	80	22	468	16/18	5	C	P,J	4-83
Am90C256-08		262,144 x 1	80	22	468	16/18	5	C	P,J	4-86
Am90CL256-08		262,144 x 1	80	22	468	16/18	5	C	P,J	4-108
Am90C257-08		262,144 x 1	80	22	468	16/18	5	C	P,J	4-111
Am90CL257-08		262,144 x 1	80	22	468	16/18	5	C	P,J	4-131
Am90C255-10		262,144 x 1	100	22	358	16/18	5	C	P,J	4-68
Am90CL255-10		262,144 x 1	100	22	358	16/18	5	C	P,J	4-83
Am90C256-10		262,144 x 1	100	22	358	16/18	5	C	P,J	4-86
Am90CL256-10		262,144 x 1	100	22	358	16/18	5	C	P,J	4-108
Am90C257-10		262,144 x 1	100	22	358	16/18	5	C	P,J	4-111
Am90CL257-10		262,144 x 1	100	22	358	16/18	5	C	P,J	4-131
Am90C255-12		262,144 x 1	120	22	330	16/18	5	C	P,J	4-68
Am90CL255-12		262,144 x 1	120	22	330	16/18	5	C	P,J	4-83
Am90C256-12		262,144 x 1	120	22	330	16/18	5	C	P,J	4-86
Am90CL256-12		262,144 x 1	120	22	330	16/18	5	C	P,J	4-108
Am90C257-12		262,144 x 1	120	22	330	16/18	5	C	P,J	4-111
Am90CL257-12		262,144 x 1	120	22	330	16/18	5	C	P,J	4-131

### Temperature Ranges

C = Commercial 0°C to 70°C  
 M = Military -55°C to +125°C  
 E = Extended -55°C to +85°C or +100°C  
 I = Industrial -40°C to +85°C

### Package Types

D = Cerdip  
 P = Plastic  
 F = Flatpack  
 L = Leadless Chip Carrier

## UV ERASABLE PROMs (NMOS)

Listed according to organization and access time.

Part Number	APL	Organization	Access Time (ns)	Temp. Range	Operating Power— Act/Stby Max (mW) (0°C–70°C)	Supply Voltages	Outputs	Number of Pins
Am2716B-100		2048 x 8	100	C	500/125	5V±10	3-State	24
Am2716B-105		2048 x 8	100	C	500/125	5V±5	3-State	24
Am2716B-150		2048 x 8	150	C,I	500/125	5V±10	3-State	24
Am2716B-155		2048 x 8	150	C,I	500/125	5V±5	3-State	24
Am2716B-200		2048 x 8	200	C,I,E	500/125	5V±10	3-State	24
Am2716B-205		2048 x 8	200	C,I,E	500/125	5V±5	3-State	24
Am2716B		2048 x 8	250	C,I,E	500/125	5V±10	3-State	24
Am2716B-250		2048 x 8	250	C,I,E	500/125	5V±5	3-State	24
Am2716B-350		2048 x 8	350	C,I,E	500/125	5V±10	3-State	24
Am2716B-355		2048 x 8	350	C,I,E	500/125	5V±5	3-State	24
Am2716B-455		2048 x 8	450	C,I,E	500/125	5V±5	3-State	24
Am2732B-100		4096 x 8	100	C	500/125	5V±10%	3-State	28
Am2732B-105		4096 x 8	100	C	500/125	5V±5%	3-State	28
Am2732B-150		4096 x 8	150	C,I	500/125	5V±10	3-State	28
Am2732B-155		4096 x 8	150	C,I	500/125	5V±5%	3-State	28
Am2732B-200		4096 x 8	200	C,I,E	500/125	5V±10	3-State	28
Am2732B-205		4096 x 8	200	C,I,E	500/125	5V±5	3-State	28
Am2732B		4096 x 8	250	C,I,E	500/125	5V±5	3-State	28
Am2732B-250		4096 x 8	250	C,I,E	500/125	5V±10	3-State	28
Am2732B-350		4096 x 8	350	C,I,E	500/125	5V±10	3-State	28
Am2732B-355		4096 x 8	350	C,I,E	500/125	5V±5	3-State	28
Am2732B-455		4096 x 8	450	C,I,E	500/125	5V±5	3-State	28
Am2764A-1		8192 x 8	150	C,I	375/125	5V±5%	3-State	28
Am2764A-15		8192 x 8	150	C,I	375/125	5V±10%	3-State	28
Am2764A-2		8192 x 8	200	C,I	375/125	5V±5%	3-State	28
Am2764A-20	✓	8192 x 8	200	C,I,L,M	375/125	5V±10%	3-State	28
Am2764A		8192 x 8	250	C,I,L	375/125	5V±5%	3-State	28
Am2764A-25	✓	8192 x 8	250	C,I,L,M	375/125	5V±10%	3-State	28
Am2764A-3		8192 x 8	300	C,I,L	375/125	5V±5%	3-State	28
Am2764A-30	✓	8192 x 8	300	C,I,L,M	375/125	5V±10%	3-State	28
Am2764A-4		8192 x 8	450	C,I,L	375/125	5V±5%	3-State	28
Am27128A-1		16,384 x 8	150	C,I	500/125	5V±5%	3-State	28
Am27128A-15		16,384 x 8	150	C,I	500/125	5V±10%	3-State	28
Am27128A-2		16,384 x 8	200	C,I	500/125	5V±5%	3-State	28
Am2764A-20	✓	16,384 x 8	200	C,I,L,M	375/125	5V±10%	3-State	28
Am27128A		16,384 x 8	250	C,I,L	500/125	5V±5%	3-State	28
Am2764A-25	✓	16,384 x 8	250	C,I,L,M	375/125	5V±10%	3-State	28
Am27128A-3		16,384 x 8	300	C,I,L	500/125	5V±5%	3-State	28
Am2764A-30	✓	16,384 x 8	300	C,I,L,M	500/125	5V±10%	3-State	28
Am27128A-4		16,384 x 8	450	C,I,L	500/125	5V±5%	3-State	28
Am27256-1		32,768 x 8	170	C	500/125	5V±5%	3-State	28
Am27256-17		32,768 x 8	170	C	500/125	5V±10%	3-State	28
Am27256-2		32,768 x 8	200	C,I,L	500/125	5V±5%	3-State	28
Am27256-20	✓	32,768 x 8	200	C,I,L,M	500/125	5V±10%	3-State	28
Am27256		32,768 x 8	250	C,I,L	500/125	5V±5%	3-State	28
Am27256-25	✓	32,768 x 8	250	C,I,L,M	500/125	5V±10%	3-State	28
Am27256-3		32,768 x 8	300	C,I,L	500/125	5V±5%	3-State	28
Am27256-30	✓	32,768 x 8	300	C,I,L,M	500/125	5V±10%	3-State	28
Am27256-4		32,768 x 8	450	C,I,L	500/125	5V±5%	3-State	28
Am27512		65,536 x 8	250	C	500/125	5V±5%	3-State	28
Am27512-25		65,536 x 8	250	C	500/125	5V±10%	3-State	28
Am27512-3		65,536 x 8	300	C	500/125	5V±5%	3-State	28
Am27512-30		65,536 x 8	300	C	500/125	5V±10%	3-State	28
Am27512-45	✓	65,536 x 8	450	M	500/125	5V±10%	3-State	28

## UV ERASABLE PROMs (CMOS)

Listed according to organization and access time.

Part Number	APL	Organization	Access Time (ns)	Temp. Range	Operating Power—Act/Stby Max (mW) (0°C-70°C)	Supply Voltages	Outputs	Number of Pins
Am27C256-150*		32,768 x 8	150	C	150/0.5	5V± 10%	3-State	28
Am27C256-155*		32,768 x 8	150	C	150/0.5	5V± 5%	3-State	28
Am27C256-200*		32,768 x 8	200	C,I	150/0.5	5V± 10%	3-State	28
Am27C256-205*		32,768 x 8	200	C,I	150/0.5	5V± 5%	3-State	28
Am27C256*		32,768 x 8	250	C,I,E	150/0.5	5V± 5%	3-State	28
Am27C256-250*		32,768 x 8	250	C,I,E	150/0.5	5V± 10%	3-State	28
Am27C256-455*		32,768 x 8	450	C,I,E	500/1	5V± 5%	3-State	28
Am27C512-170*		65,536 x 8	170	C	150/0.5	5V± 10%	3-State	28
Am27C512-175*		65,536 x 8	170	C	150/0.5	5V± 5%	3-State	28
Am27C512-200*		65,536 x 8	200	C,I	150/0.5	5V± 10%	3-State	28
Am27C512-205*		65,536 x 8	200	C,I	150/0.5	5V± 5%	3-State	28
Am27C512*		65,536 x 8	250	C,I,E	150/0.5	5V± 5%	3-State	28
Am27C512-250*		65,536 x 8	250	C,I,E	150/0.5	5V± 10%	3-State	28
Am27C512-455*		65,536 x 8	450	C,I,E	500/1	5V± 5%	3-State	28
Am27C1024-200		65,536 x 16	200	C	250/1	5V± 10%	3-State	40
Am27C1024-205		65,536 x 16	200	C	250/1	5V± 5%	3-State	40
Am27C1024		65,536 x 16	250	C	250/1	5V± 5%	3-State	40
Am27C1024-250		65,536 x 16	250	C	250/1	5V± 10%	3-State	40

\*In Development

### Temperature Ranges

C = Commercial 0°C to 70°C  
 M = Military -55°C to +125°C  
 E = Extended -55°C to +85°C or +100°C  
 I = Industrial -40°C to +85°C

### Package Types

D = Cerdip  
 P = Plastic  
 F = Flatpack  
 L = Leadless Chip Carrier

## ONE TIME PROGRAMMABLE (OTP) ROMs (NMOS, CMOS)

Listed according to organization and access time.

Part Number	APL	Organization	Access Time (ns)	Temp. Range	Operating Power— Act/Stby Max (mW) (0°C–70°C)	Supply Voltages	Outputs	Number of Pins
Am2764A-2*		8192 x 8	200	C	500/125	5V±5%	3-State	28
Am2764A*		8192 x 8	250	C	500/125	5V±5%	3-State	28
Am27128A-2*		16,384 x 8	200	C	500/125	5V±5%	3-State	28
Am27128A*		16,384 x 8	250	C	500/125	5V±5%	3-State	28
Am27256-2*		32,768 x 8	200	C	500/125	5V±5%	3-State	28
Am27256*		32,768 x 8	250	C	500/125	5V±5%	3-State	28
Am27C256-2*		32,768 x 8	200	C	150/0.5	5V±5%	3-State	28
Am27C256*		32,768 x 8	250	C,I,E	150/0.5	5V±5%	3-State	28
Am27C512-2*		65,536 x 8	200	C	150/0.5	5V±5%	3-State	28
Am27C512*		65,536 x 8	250	C,I,E	150/0.5	5V±5%	3-State	28

## ELECTRICALLY ERASABLE PROMs

Listed according to organization and access time.

Part Number	APL	Organization	Access Time (ns)	Temp. Range	Operating Power— Act/Stby Max (mW) (0°C–70°C)	Supply Voltages	Outputs	Number of Pins
Am2817A-2		2048 x 8	200	C,I	500/200	5V±5%	3-State	28
Am2817A-20		2048 x 8	200	C,I	500/200	5V±10%	3-State	28
Am2817A		2048 x 8	250	C,I,E	500/200	5V±5%	3-State	28
Am2817A-25	✓	2048 x 8	250	C,I,E	500/200	5V±10%	3-State	28
Am2817A-3		2048 x 8	350	C,I,E	500/200	5V±5%	3-State	28
Am2817A-35	✓	2048 x 8	350	C,I,E	500/200	5V±10%	3-State	28
Am9864-2*		8192 x 8	200	C,I	500/200	5V±5%	3-State	28
Am9864-20*		8192 x 8	200	C,I	500/200	5V±10%	3-State	28
Am2864A-2*		8192 x 8	200	C,I	500/200	5V±5%	3-State	28
Am2864A-20*		8192 x 8	200	C,I	500/200	5V±10%	3-State	28
Am2864B-2*		8192 x 8	200	C,I	500/200	5V±5%	3-State	28
Am2864B-20*		8192 x 8	200	C,I	500/200	5V±10%	3-State	28
Am2864A*		8192 x 8	250	C,I,E	500/200	5V±5%	3-State	28
Am2864A-25*	✓	8192 x 8	250	C,I,E	500/200	5V±10%	3-State	28
Am2864B		8192 x 8	250	C,I,E*	500/200	5V±5%	3-State	28
Am2864B-25	✓	8192 x 8	250	C,I,E*	500/200	5V±10%	3-State	28
Am9864		8192 x 8	250	C,I,E*	500/200	5V±5%	3-State	28
Am9864-25	✓	8192 x 8	250	C,I,E*	500/200	5V±10%	3-State	28
Am2864A-3*		8192 x 8	300	C,I,E	500/200	5V±5%	3-State	28
Am2864A-30*	✓	8192 x 8	300	C,I,E	500/200	5V±10%	3-State	28
Am2864B-3		8192 x 8	300	C,I,E	500/200	5V±5%	3-State	28
Am2864B-30	✓	8192 x 8	300	C,I,E	500/200	5V±10%	3-State	28
Am9864-30	✓	8192 x 8	300	E	500/200	5V±10%	3-State	28
Am2864A-35*	✓	8192 x 8	350	C,I,E	500/200	5V±10%	3-State	28
Am2864A-355*		8192 x 8	350	C,I,E	500/200	5V±5%	3-State	28
Am2864B-35	✓	8192 x 8	350	C,I,E	500/200	5V±10%	3-State	28
Am2864B-355		8192 x 8	350	C,I,E	500/200	5V±5%	3-State	28
Am9864-3		8192 x 8	350	C,I,E	500/200	5V±5%	3-State	28
Am9864-35	✓	8192 x 8	350	C,I,E	500/200	5V±10%	3-State	28
Am28C256-200*		32,768 x 8	200	C	300/5	5V±10%	3-State	28
Am28C256-205*		32,768 x 8	200	C	300/5	5V±5%	3-State	28
Am28C256*		32,768 x 8	250	C	300/5	5V±5%	3-State	28
Am28C256-250*		32,768 x 8	250	C	300/5	5V±10%	3-State	28
Am28C256-300*		32,768 x 8	300	C	300/5	5V±10%	3-State	28
Am28C256-305*		32,768 x 8	300	C	300/5	5V±5%	3-State	28
Am28C256-350*		32,768 x 8	350	C	300/5	5V±10%	3-State	28
Am28C256-355*		32,768 x 8	350	C	300/5	5V±5%	3-State	28

\*In Development



## SPECIAL FUNCTIONAL PRODUCTS

Listed according to organization and access time.

Part Numbers	APL	Organization	Performance Criteria	Pins	Temp Range	Package	Function
Am99C19		1024 x 9	45ns cycle/20 MHz throughput	28	C,M	D	First In/First Out (FIFO)
Am99C10		256 x 48	50ns Data to match output	24	C	D	Content Addressable Memory (CAM)

### Temperature Ranges

C = Commercial 0°C to 70°C

M = Military -55°C to +125°C

E = Extended -55°C to +85°C or +100°C

### Package Types

D = Cerdip

P = Plastic

F = Flatpack



**INTRODUCTION  
NUMERICAL DEVICE INDEX  
FUNCTIONAL INDEX AND SELECTION GUIDE**

**1**

**BIPOLAR PROGRAMMABLE  
READ ONLY MEMORY (PROM)**

**2**

**BIPOLAR RANDOM-ACCESS  
MEMORIES (RAM)**

**3**

**MOS RANDOM-ACCESS  
MEMORIES (RAM)**

**4**

**MOS ELECTRICALLY ERASABLE  
PROGRAMMABLE ROM (EEPROM)**

**5**

**MOS UV ERASABLE  
PROGRAMMABLE ROM (EPROM)**

**6**

**PACKAGING: THERMAL CHARACTERIZATION  
PACKAGE OUTLINES  
GENERAL INFORMATION  
SALES OFFICES**

**7**

# Bipolar Programmable Read Only Memory (PROM) Index

Am10P14/Am100P14/Am10KP14	4,096-Bit (1024 x 4) ECL Bipolar PROM.....	2-1
Am10P44/Am100P44	16,384-Bit (4096 x 4) ECL Bipolar PROM .....	2-8
Am10P88/Am100P88	65,536-Bit (8192 x 8) ECL Bipolar PROM .....	2-15
Am27S12/13	2,048-Bit (512 x 4) Bipolar PROM.....	2-22
Am27S15	4096-Bit (512 x 8) Bipolar PROM with Output Data Latches.....	2-30
Am27S18/19	256-Bit (32 x 8) Bipolar PROM.....	2-37
Am27S180/281 Family	8,192-Bit (1024 x 8) Bipolar PROM .....	2-44
Am27S184/185/PS185	8,192-Bit (2048 x 4) Bipolar PROM .....	2-54
Am27S190/191 Family	16,384-Bit (2048 x 8) Bipolar PROM.....	2-63
Am27S20/21	1,024-Bit (256 x 4) Bipolar PROM.....	2-74
Am27S25	4096-Bit (512 x 8) Bipolar Registered PROM with Preset and Clear Inputs.....	2-82
Am27S27	4,096-Bit (512 x 8) Bipolar Registered PROM .....	2-92
Am27S28/27S29	4,096-Bit (512 x 8) Bipolar PROM.....	2-100
Am27S31	(512 x 8) Bipolar PROM .....	2-107
Am27S32/27S33	4,096-Bit (1024 x 4) Bipolar PROM .....	2-114
Am27S35/Am27S37	8,192-Bit (1024 x 8) Bipolar Registered PROM with Programmable INITIALIZE Input .....	2-121
Am27S41/27PS41	16,384-Bit (4,096 x 4) Bipolar PROM.....	2-132
Am27S43	32,768-Bit (4096 x 8) Bipolar PROM.....	2-141
Am27S45/Am27S47	16,384-Bit (2048 x 8) Bipolar Registered PROM with Programmable INITIALIZE Input .....	2-148
Am27S49/27S49A-45/27S49A	8192 x 8 Generic Series IMOX™ Bipolar PROM .....	2-160
Am27S51	131,072-Bit (16,384 x 8) Bipolar PROM.....	2-166
Am27S55	32,768-Bit (4096 x 8) Bipolar Registered PROM.....	2-173
Am27S65	4096-Bit (1024 x 4) Bipolar Registered PROM with SSR™ Diagnostics Capability.....	2-183
Am27S75	8192-Bit (2048 x 4) Bipolar Registered PROM with SSR™ Diagnostics Capability.....	2-197
Am27S85	16,384-Bit (4096 x 4) Registered PROM with SSR™ Diagnostics Capability.....	2-211
Am27S95	32,768 Bit (8192 x 4) Bipolar Registered PROM with SSR™ Diagnostics Capability.....	2-225

For more information on Bipolar PROMs, see Section 7:

- Testing High-Performance Bipolar Memory
- Bipolar Generic PROM Series Reliability Report
- Bipolar PROMs as Programmable Logic Products
- Generic Programming Information
- Guide to Analysis of Programming Problems

# Am10P14/Am100P14/Am10KP14

4,096-Bit (1024 x 4) ECL Bipolar PROM

## ADVANCE INFORMATION

Am10P14/Am100P14/Am10KP14

2

### DISTINCTIVE CHARACTERISTICS

- Fast Access time (8 ns typ.)—improves system cycle times
- Power dissipation decreases with increasing temperature
- Internally voltage compensated providing flat AC performance
- Open emitter outputs (50  $\Omega$  drive), wired-OR capability


### GENERAL DESCRIPTION

The Am10P14, Am10KP14, & Am100P14 (1024-words by 4-bits) are Schottky array, ECL Programmable Read-Only Memories (PROMs).

The 10K Versions are compatible with standard voltage-compensated 10K series ECL. The 100K Versions are compatible with standard temperature and voltage-com-

pensated 100K series ECL. Both are capable of satisfying the requirements of a variety of microprogrammable controls, mapping functions, code conversion, or logic replacement. Easy word-depth expansion is provided by both active LOW ( $\overline{G}_1$  &  $\overline{G}_3$ ) and active HIGH ( $G_2$ ) output enables and an unterminated emitter follower output capable of wired-OR bus connection.

### BLOCK DIAGRAM




BD006370

### PRODUCT SELECTOR GUIDE


Part Number	Am10P14		Am10KP14		Am100P14
Address Access Time (ns)	10	15	10	15	10
Operating Range	C	M	C	M	C

## CONNECTION DIAGRAMS


### Top View



CD009530




CD009540



CD009550

## LOGIC SYMBOL



LS002430


VCC/VCC0 = Positive Power Supply  
VEE = Negative Power Supply

## ORDERING INFORMATION (Cont'd.)

### Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:

- A. Device Number**
- B. Speed Option** (if applicable)
- C. Package Type**
- D. Temperature Range**
- E. Optional Processing**



Valid Combinations	
AM10P14	PC, PCB, DC, DCB
AM100P14	PC, PCB, DC, DCB
AM10KP14	PC*, PCB*, DC*, DCB*

#### Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released valid combinations, and to obtain additional data on AMD's standard military grade products.

\*P = 24-Pin Plastic DIP (PD 024)

D = 24-Pin Ceramic DIP (CD 024)


This is an Alternate Package option and is denoted by a "K" within the Device Number.

## ORDERING INFORMATION

### APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. CPL (Controlled Products List) products are processed in accordance with MIL-STD-883C, but are inherently non-compliant because of package, solderability, or surface treatment exceptions to those specifications. The order number (Valid Combination) for APL products is formed by a combination of:

- A. Device Number**
- B. Speed Option** (if applicable)
- C. Device Class**
- D. Package type**
- E. Lead Finish**



#### Valid Combinations

Valid Combinations	
AM10P14	/BRA
AM10KP14	/BJA

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

## PIN DESCRIPTION

### **A<sub>0</sub> - A<sub>9</sub> Address Inputs**

The 10-bit field presented at the address inputs selects one of 1024 memory locations to be read from.

### **Q<sub>0</sub> - Q<sub>3</sub> Data Output Port**

The Outputs whose state represents the data read from the selected memory locations.

### **$\overline{G}_1, G_2, \overline{G}_3^*$ Output Enable**

Provides direct control of the Q-output buffers. Outputs disabled forces all outputs to V<sub>OL</sub>.

\*G<sub>3</sub> is not available on Am10KP14.

$$\text{Enable} = \overline{G}_1 \cdot G_2 \cdot \overline{G}_3$$

$$\text{Disable} = \overline{G}_1 \cdot G_2 \cdot \overline{G}_3$$

$$= G_1 + \overline{G}_2 + G_3$$

### **V<sub>CC</sub>/V<sub>CCO</sub> Device Power Supply Pins**

The most positive of the logic power supply pins.

### **V<sub>EE</sub> Device Power Supply Pin**

The most negative of the logic power supply pins.



## ABSOLUTE MAXIMUM RATINGS

Storage Temperature ..... -65 to +150°C  
 Ambient Temperature with  
 Power Applied ..... -55 to +125°C  
 $V_{EE}$  Pin Potential to  $V_{CC}/V_{CCO}$  Pin ..... -7.0 V to +0.5 V  
 Input Voltage (DC) .....  $V_{EE}$  to +0.5 V  
 DC Voltage Applied to Outputs  
 During Programming ..... 2.2 V  
 DC Voltage Applied to  $V_{CCO}$   
 During Programming ..... 16 V  
 Output Current (DC HIGH Output) .... -30 mA to +0.1 mA

*Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.*

## OPERATING RANGES

10K Series  
 Commercial (C) Devices  
 Temperature  $T_A$  ..... 0 to +75°C  
 Supply Voltage ..... -5.46 V to -4.94 V  
 Military (M) Devices  
 Temperature  $T_C$  ..... -55 to +125°C  
 Supply Voltage ..... -5.72 V to -4.68 V

100K Series  
 Commercial (C) Devices  
 Temperature  $T_C$  ..... 0 to +85°C  
 Supply Voltage ..... -5.7 V to -4.2 V

*Operating ranges define those limits between which the functionality of the device is guaranteed.*

Military products 100% tested at -55°C, +25°C, 125°C

## DC CHARACTERISTICS over operating range unless otherwise specified

### 100K Series

Parameter Symbol	Parameter Description	Test Conditions		Min.	Max.	Units
$V_{OH}$	Output Voltage HIGH	$V_{IN} = V_{IH} \text{ (Max.) or } V_{IL} \text{ (Min.)}$	Loading is 50 $\Omega$ to -2.0 V	-1025	-880	mV
$V_{OL}$	Output Voltage LOW			-1810	-1620	mV
$V_{OHC}$	Output Voltage HIGH	$V_{IN} = V_{IH} \text{ (Min.) or } V_{IL} \text{ (Max.)}$		-1035		mV
$V_{OLC}$	Output Voltage LOW				-1610	mV
$V_{IH}$	Input Voltage HIGH	Guaranteed Input Voltage HIGH (Note 3)		-1165	-880	mV
$V_{IL}$	Input Voltage LOW	Guaranteed Input Voltage LOW (Note 3)		-1810	-1475	mV
$I_{IH}$	Input Current HIGH	$V_{IN} = V_{IH} \text{ (Max.)}$			220	$\mu\text{A}$
$I_{IL}$	Input Current LOW	$V_{IN} = V_{IL} \text{ (Min.)}$			170	$\mu\text{A}$
$I_{EE}$	Power Supply Current	All Inputs and Outputs Open		-195		mA

### 10K Series (Commercial)

Parameter Symbol	Parameter Description	Test Conditions		Min.	Max.	Units	
VOH	Output Voltage HIGH	VIN = VIH (Max.) or VIL (Min.)	Loading is 50 Ω to -2.0 V	TA = 0°C	-1000	-840	mV
				TA = +25°C	-960	-810	
				TA = +75°C	-900	-720	
VOL	Output Voltage LOW			TA = 0°C	-1870	-1665	mV
				TA = +25°C	-1850	-1650	
				TA = +75°C	-1830	-1625	
VOHC	Output Voltage HIGH	VIN = VIH (Min.) or VIL (Max.)	Loading is 50 Ω to -2.0 V	TA = 0°C	-1020		mV
				TA = +25°C	-980		
				TA = +75°C	-920		
VOLC	Output Voltage LOW			TA = 0°C		-1645	mV
				TA = +25°C		-1630	
				TA = +75°C		-1605	
VIH	Input Voltage HIGH	Guaranteed Input Voltage HIGH (Note 3)		TA = 0°C	-1145	-840	mV
				TA = +25°C	-1105	-810	
				TA = +75°C	-1045	-720	
VIL	Input Voltage LOW	Guaranteed Input Voltage LOW (Note 3)		TA = 0°C	-1870	-1490	mV
				TA = +25°C	-1850	-1475	
				TA = +75°C	-1830	-1450	
I <sub>IH</sub>	Input Current HIGH	V <sub>IN</sub> = V <sub>IH</sub> (Max.)		TA = 0°C		220	μA
I <sub>IL</sub>	Input LOW Current	V <sub>IN</sub> = V <sub>IL</sub> (Min.)		TA = 0°C		170	μA
IEE	Power Supply Current	All Inputs and Outputs Open		TA = 0°C	-200		mA
				TA = +75°C	-185		mA

### 10K Series (Military)

Parameter Symbol	Parameter Description	Test Conditions		Min.	Max.	Units						
VOH	Output Voltage HIGH	VIN = VIH (Max.) or VIL (Min.)	Loading is 50 Ω to -2.0 V	TA = -55°C	-1070	-860	mV					
				TA = +125°C	-860	-650						
				TA = -55°C	-1900	-1690						
VOL	Output Voltage LOW			TA = +125°C	-1800	-1570	mV					
				VOHC	Output Voltage HIGH	VIN = VIH (Min.) or VIL (Max.)		Loading is 50 Ω to -2.0 V	TA = -55°C	-1090		mV
									TA = +125°C	-880		
TA = -55°C		-1670										
VOLC	Output Voltage LOW	TA = +125°C		-1550	mV							
		VIH	Input Voltage HIGH	Guaranteed Input Voltage HIGH (Note 3)					TA = -55°C	-1215	-860	mV
									TA = +125°C	-1005	-650	
VIL	Input Voltage LOW				Guaranteed Input Voltage LOW (Note 3)			TA = -55°C	-1900	-1515	mV	
		TA = +125°C	-1800	-1395								
		I <sub>IH</sub>	Input Current HIGH	V <sub>IN</sub> = V <sub>IH</sub> (Max.)				TA = -55°C		250		μA
I <sub>IL</sub>	Input Current LOW	V <sub>IN</sub> = V <sub>IL</sub> (Min.)		TA = -55°C		170	μA					
IEE	Power Supply Current	All Inputs and Outputs Open		TA = -55°C	-210		mA					
				TA = +125°C	-175		mA					

Notes: 1. Guaranteed with transverse air flow exceeding 400 linear feet/minute.

2. The relative values of the specified conditions and limits will be referenced to an algebraic scale. The extremities of the scale are:


"Max." the value closest to positive infinity.

"Min." the value closest to negative infinity.

3. These are absolute voltages with respect to the device ground pin and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment and fixturing.

## SWITCHING TEST CIRCUITS

## KEY TO SWITCHING WAVEFORMS



TC003600

- Notes: 1. All device test loads should be located within 2" of device output pin.  
 2. Decoupling of power supplies should be as close to device pins as possible.  
 3. Load capacitance includes all stray and fixture capacitance.

WAVEFORM	INPUTS	OUTPUTS
	MUST BE STEADY	WILL BE STEADY
	MAY CHANGE FROM H TO L	WILL BE CHANGING FROM H TO L
	MAY CHANGE FROM L TO H	WILL BE CHANGING FROM L TO H
	DON'T CARE; ANY CHANGE PERMITTED	CHANGING; STATE UNKNOWN
	DOES NOT APPLY	CENTER LINE IS HIGH IMPEDANCE "OFF" STATE

KS000010

2

## SWITCHING CHARACTERISTICS over operating range unless otherwise specified


No.	Parameter Symbol	Parameter Description	10K Version		100K Version	Units
			COM'L	MIL	COM'L	
			Max.	Max.	Max.	
1	TAVQV	Address Valid to Output Valid Access Time	10	15	10	ns
2	TGVQL	Delay from Output Enable Valid to Output LOW	5	10	5	ns
3	TGVQV	Delay from Output Enable Valid to Output Valid	5	10	5	ns
4	TQLQH	Output Rise Time	5	5	5	ns
5	TQHQL	Output Fall Time	5	5	5	ns

See also Switching Test Circuit and Notes 1, 2, & 3.

Notes: 1. Tests are performed with 20% to 80% input transition time of 2.5 ns or less, and input pulse levels of -1.7 V to -0.9 V using specified Switching test load.

2. Timing is measured from 50% of input transition to 50% of output transition.  
 3. Output rise and fall times are measured from 20% to 80% of output transition.

## SWITCHING WAVEFORMS



WF021640

# Am10P44/Am100P44

16,384-Bit (4096 x 4) ECL Bipolar PROM

## ADVANCE INFORMATION

### DISTINCTIVE CHARACTERISTICS

- Fast access time (12 ns typical) improves system cycle times
- Power dissipation decreases with increasing temperature
- Internally voltage compensated providing flat AC performance
- Open emitter outputs (50-Ω drive), wired-OR capability


### GENERAL DESCRIPTION

The Am10P44 and Am100P44 (4096 words by 4 bits) are Schottky array, ECL Programmable Read-Only Memories (PROMs).

The 10K Versions are compatible with standard voltage compensated 10K series ECL. The 100K versions are compatible with standard temperature and voltage com-

pensated 100K series ECL. Both are capable of satisfying the requirements of a variety of microprogrammable controls, mapping functions, code conversion, or logic replacement. Easy word-depth expansion is provided by an active LOW output enable ( $\bar{G}$ ) and an unterminated emitter-follower output capable of wired-OR bus connection.

### BLOCK DIAGRAM





BD005680

### PRODUCT SELECTOR GUIDE

Part Number	10P44	10P44	100P44
Address Access Time (ns)	15	20	15
Operating Range	C	M	C

Publication # 07248  
 Rev. B  
 Issue Date: May 1986  
 Amendment /0

**CONNECTION DIAGRAMS**  
**Top View**




CD009060

CD008070

2

**LOGIC SYMBOL**




LS002021

## ORDERING INFORMATION (Cont'd.)

### Standard Products

AMD products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:

- A. Device Number**
- B. Speed Option** (if applicable)
- C. Package Type**
- D. Temperature Range**
- E. Optional Processing**



#### Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released valid combinations, and to obtain additional data on AMD's standard military grade products.


Valid Combinations	
AM10P44	PC, PCB, DC, DCB
AM100P44	

## ORDERING INFORMATION

### APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. CPL (Controlled Products List) products are processed in accordance with MIL-STD-883C, but are inherently non-compliant because of package, solderability, or surface treatment exceptions to those specifications. The order number (Valid Combination) for APL products is formed by a combination of:

- A. Device Number**
- B. Speed Option** (if applicable)
- C. Device Class**
- D. Package type**
- E. Lead Finish**



#### Valid Combinations

Valid Combinations	
AM10P44	/BRA

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

## PIN DESCRIPTION

### **A<sub>0</sub> - A<sub>11</sub> Address (Inputs)**

The 12-bit field presented at the address inputs selects one of 4096 memory locations to be read from.

### **Q<sub>0</sub> - Q<sub>3</sub> Data Port (Outputs)**

The outputs whose state represents the data read from the selected memory locations.

### **$\bar{G}$ Output Enable (Output)**

Provides direct control of the Q output buffers. Outputs

disabled forces all outputs to V<sub>OL</sub>.

Enable =  $\bar{G}$

Disable = G

### **V<sub>CC</sub>, V<sub>CC0</sub> Device Power Supply Pins**

The most positive of the logic power supply pins.

### **V<sub>EE</sub> Device Power Supply Pin**

The most negative of the logic power supply pins.

## ABSOLUTE MAXIMUM RATINGS

Storage Temperature .....	-65 to +150°C
Ambient Temperature with Power Applied .....	-55 to +125°C
Supply Voltage ( $V_{EE}$ ) to Ground .....	-7.0 to +0.5 V
Input Voltage (DC) .....	$V_{EE}$ to +0.5 V
DC Voltage Applied to Outputs During Programming .....	2.2 V
DC Voltage Applied to $V_{CCO}$ During Programming .....	16 V
DC Output Current .....	-30 to +0.1 mA

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

## OPERATING RANGES

### Commercial (C) Devices

Temperature .....	0 to +75°C
Supply Voltage .....	-5.46 to -4.94 V

### 10K Series

### Military (M) Devices

Temperature .....	-55 to +125°C
Supply voltage .....	-5.72 to -4.68 V

### 100K Series

### Commercial (C) Devices

Temperature .....	0 to +85°C
Supply Voltage .....	-5.7 to -4.2V

Operating ranges define those limits between which the functionality of the device is guaranteed.

Military Products 100% tested at -55°C, +25°C, +125°C

## DC CHARACTERISTICS over operating range unless otherwise specified

### 10K Series (Commercial)

Parameter Symbols	Parameter Description	Test Conditions		Min.	Max.	Units	
$V_{OH}$	Output HIGH Voltage	$V_{IN} = V_{IH} \text{ (Max.) or } V_{IL} \text{ (Min.)}$	Loading is 50Ω to -2.0V	$T_A = 0^\circ\text{C}$	-1000	-840	mV
				$T_A = +25^\circ\text{C}$	-960	-810	
				$T_A = +75^\circ\text{C}$	-900	-720	
$V_{OL}$	Output LOW Voltage			$T_A = 0^\circ\text{C}$	-1870	-1665	mV
				$T_A = +25^\circ\text{C}$	-1850	-1650	
				$T_A = +75^\circ\text{C}$	-1830	-1625	
$V_{OHC}$	Output HIGH Voltage	$T_A = 0^\circ\text{C}$	-1020		mV		
		$T_A = +25^\circ\text{C}$	-980				
		$T_A = +75^\circ\text{C}$	-920				
$V_{OLC}$	Output LOW Voltage	$T_A = 0^\circ\text{C}$		-1645	mV		
		$T_A = +25^\circ\text{C}$		-1630			
		$T_A = +75^\circ\text{C}$		-1605			
$V_{IH}$	Input HIGH Voltage	Guaranteed Input HIGH Voltage (Note 3)	$T_A = 0^\circ\text{C}$	-1145	-840	mV	
			$T_A = +25^\circ\text{C}$	-1105	-810		
			$T_A = +75^\circ\text{C}$	-1045	-720		
$V_{IL}$	Input LOW Voltage	Guaranteed Input LOW Voltage (Note 3)	$T_A = 0^\circ\text{C}$	-1870	-1490	mV	
			$T_A = +25^\circ\text{C}$	-1850	-1475		
			$T_A = +75^\circ\text{C}$	-1830	-1450		
$I_{IH}$	Input HIGH Current	$V_{IN} = V_{IH} \text{ (Max.)}$	$T_A = 0^\circ\text{C}$		220	μA	
$I_{IL}$	Input LOW Current	$V_{IN} = V_{IL} \text{ (Min.)}$	$T_A = 0^\circ\text{C}$		170	μA	
$I_{EE}$	Power Supply Current	All Inputs and Outputs Open	$T_A = 0^\circ\text{C}$	-185		mA	
			$T_A = +75^\circ\text{C}$	-200		mA	

Table continues on following page.

Notes: See notes following Military DC characteristics table.



### 10K Series (Military)

Parameter Symbols	Parameter Description	Test Conditions		Min.	Max.	Units	
VOH	Output HIGH Voltage	VIN = VIH (Max.) or VIL (Min.)	Loading is 50Ω to -2.0V	TA = -55°C	-1070	-860	mV
				TA = +125°C	-860	-650	
VOL	Output LOW Voltage			TA = -55°C	-1900	-1690	mV
				TA = +125°C	-1800	-1570	
VOHC	Output HIGH Voltage	VIN = VIH (Min.) or VIL (Max.)		TA = -55°C	-1090		mV
				TA = +125°C	-880		
VOLC	Output LOW Voltage		TA = -55°C		-1670	mV	
			TA = +125°C		-1550		
VIH	Input HIGH Voltage	Guaranteed Input HIGH Voltage (Note 3)	TA = -55°C	-1215	-860	mV	
			TA = +125°C	-1005	-650		
VIL	Input LOW Voltage	Guaranteed Input LOW Voltage (Note 3)	TA = -55°C	-1900	-1515	mV	
			TA = +125°C	-1800	-1395		
IiH	Input HIGH Current	VIN = VIH (Max.)	TA = -55°C		250	μA	
IiL	Input LOW Current	VIN = VIL (Min.)	TA = -55°C		170	μA	
IEE	Power Supply Current	All Inputs and Outputs Open	TA = -55°C	180		mA	
			TA = +125°C	-180		mA	

### 100K Series

Parameter Symbols	Parameter Description	Test Conditions		Min.	Max.	Units
VOH	Output Voltage HIGH	VIN = VIH (Max.) or VIL (Min.)	Loading is 50 Ω to -2.0 V	-1025	-880	mV
VOL	Output Voltage LOW				-1810	-1620
VOHC	Output Voltage HIGH	VIN = VIH (Min.) or VIL (Max.)		-1035		mV
VOLC	Output Voltage LOW					-1610
VIH	Input Voltage HIGH	Guaranteed Input Voltage HIGH (Note 3)		-1165	-880	mV
VIL	Input Voltage LOW	Guaranteed Input Voltage LOW (Note 3)	-1810	-1475	mV	
IiH	Input Current HIGH	VIN = VIH (Max.)		220	μA	
IiL	Input Current LOW	VIN = VIL (Min.)		170	μA	
IEE	Power Supply Current	All Inputs and Outputs Open	190		mA	

Notes: 1. Guaranteed with transverse air flow exceeding 400 linear F.P.M.

2. The relative values of the specified conditions and limits will be referenced to an algebraic scale. The extremities of the scale are:

"Max." the value closest to positive infinity.

"Min." the value closest to negative infinity.


3. These are absolute voltages with respect to the device ground pin and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment and fixturing.

## KEY TO SWITCHING WAVEFORMS

WAVEFORM	INPUTS	OUTPUTS
	MUST BE STEADY	WILL BE STEADY
	MAY CHANGE FROM H TO L	WILL BE CHANGING FROM H TO L
	MAY CHANGE FROM L TO H	WILL BE CHANGING FROM L TO H
	DON'T CARE; ANY CHANGE PERMITTED	CHANGING; STATE UNKNOWN
	DOES NOT APPLY	CENTER LINE IS HIGH IMPEDANCE "OFF" STATE

KS000010

## SWITCHING TEST CIRCUIT



TC002811

- Notes: 1. All device test loads should be located within 2" of device output pin.  
 2. Decoupling of power supplies should be as close to device pins as possible.  
 3. Load capacitance includes all stray and fixture capacitance.

## SWITCHING CHARACTERISTICS over operating range unless otherwise specified

No.	Parameter Symbols	Parameter Description	10K Version		100K Version	Units
			COM'L	MIL	COM'L	
			Max.	Max.	Max.	
1	TAVQV	Address Valid to Output Valid Access Time	15	20	15	ns
2	TGVQL	Delay from Output Enable Valid to Output LOW	10	15	10	ns
3	TGVQV	Delay from Output Enable Valid to Output Valid	10	15	10	ns
4	TQLQH	Output Rise Time	5	5	5	ns
5	TQHQL	Output Fall Time	5	5	5	ns


See also Switching Test Circuit and Notes 1, 2, and 3.

Notes: 1. Tests are performed with 20% to 80% input transition time of 2.5 ns or less, and input pulse levels of -1.7 V to -0.9 V using specified Switching test load.

2. Timing is measured from 50% of input transition to 50% of output transition.

3. Output rise and fall times are measured from 20% to 80% of output transition.

## SWITCHING WAVEFORMS



WF020050

# Am10P88/Am100P88

65,536-Bit (8192 x 8) ECL Bipolar PROM

## ADVANCE INFORMATION

### DISTINCTIVE CHARACTERISTICS

- Fast Access time (12 ns typ.) — improves system cycle times
- Power dissipation decreases with increasing temperature
- Internally voltage compensated providing flat AC performance
- Open emitter outputs (50 Ω drive), wired-OR capability


### GENERAL DESCRIPTION

The Am10P88 & Am100P88 (8192-words by 8-bits) are Schottky array, ECL Programmable Read-Only Memories (PROMs).

The 10K Versions are compatible with standard voltage-compensated 10K series ECL. The 100K Versions are compatible with standard temperature and voltage-com-

pensated 100K series ECL. Both are capable of satisfying the requirements of a variety of microprogrammable controls, mapping functions, code conversion, or logic replacement. Easy word-depth expansion is provided by active LOW ( $\overline{G}_1$  &  $\overline{G}_2$ ) output enables and an unterminated emitter follower output capable of wired-OR bus connection.

### BLOCK DIAGRAM




BD006360

### PRODUCT SELECTOR GUIDE


Part Number	Am10P88		Am100P88
	Address Access Time (ns)	15 ns	20 ns
Operating Range	C	M	C

**CONNECTION DIAGRAM  
Top View**



CD009520

**LOGIC SYMBOL**




LS002420

## ORDERING INFORMATION (Cont'd.)

### Standard Products

AMD products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:

- A. Device Number**
- B. Speed Option** (if applicable)
- C. Package Type**
- D. Temperature Range**
- E. Optional Processing**



#### Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released valid combinations, and to obtain additional data on AMD's standard military grade products.


Valid Combinations	
AM10P88	DC, DCB,
AM100P88	PC, PCB

## ORDERING INFORMATION

### APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. CPL (Controlled Products List) products are processed in accordance with MIL-STD-883C, but are inherently non-compliant because of package, solderability, or surface treatment exceptions to those specifications. The order number (Valid Combination) for APL products is formed by a combination of:

- A. Device Number**
- B. Speed Option** (if applicable)
- C. Device Class**
- D. Package type**
- E. Lead Finish**



#### Valid Combinations

Valid Combinations	
AM10P88	/BXA

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

## PIN DESCRIPTION

### **A<sub>0</sub> - A<sub>12</sub> Address Inputs**

The 13-bit field presented at the address inputs selects one of 8192 memory locations to be read from.

### **Q<sub>0</sub> - Q<sub>3</sub> Data Output Port**

The outputs whose state represents the data read from the selected memory locations.

### **$\overline{G}_1, \overline{G}_2$ Output Enable**

Provides direct control of the Q-output buffers. Outputs disabled forces all outputs to V<sub>OL</sub>.

$$\text{Enable} = \overline{G}_1 \cdot \overline{G}_2$$

$$\begin{aligned} \text{Disable} &= \overline{G}_1 \cdot \overline{G}_2 \\ &= G_1 + G_2 \end{aligned}$$

### **V<sub>CC</sub>, V<sub>CC01</sub>, V<sub>CC02</sub> Device Power Supply Pins**

The most positive of the logic power supply pins.

### **V<sub>EE</sub> Device Power Supply Pin**

The most negative of the logic power supply pins.

## ABSOLUTE MAXIMUM RATINGS

Storage Temperature ..... -65 to +150°C  
 Ambient Temperature with  
 Power Applied ..... -55 to +125°C  
 VEE Pin Potential to VCC/VCCO Pin ..... -7.0 V to +0.5 V  
 Input Voltage (DC) ..... VEE to +0.5 V  
 DC Voltage Applied to Outputs  
 During Programming ..... 2.2 V  
 DC Voltage Applied to VCCO  
 During Programming ..... 16 V  
 Output Current  
 (DC HIGH Output) ..... -30 mA to +0.1 mA

*Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.*

## OPERATING RANGES

10K Series  
 Commercial (C) Devices  
 Temperature ..... 0 to +75°C  
 Supply Voltage ..... -5.46 V to -4.94 V  
 Military (M) Devices  
 Temperature ..... -55 to +125°C  
 Supply Voltage ..... -5.72 V to -4.68 V  
 100K Series  
 Commercial (C) Devices  
 Temperature ..... 0 to +75°C  
 Supply Voltage ..... -5.7 V to -4.2 V  
 Operating ranges define those limits between which the functionality of the device is guaranteed.  
 Military products 100% tested at -55°C, +25°C, +125°C

## DC CHARACTERISTICS over operating range unless otherwise specified

### 100K Series

Parameter Symbol	Parameter Description	Test Conditions		Min.	Max.	Units
VOH	Output Voltage HIGH	VIN = VIH (Max.) or VIL (Min.)	Loading is 50 Ω to -2.0 V	-1025	-880	mV
VOL	Output Voltage LOW			-1810	-1620	mV
VOHC	Output Voltage HIGH	VIN = VIH (Min.) or VIL (Max.)		-1035		mV
VOLC	Output Voltage LOW				-1610	mV
VIH	Input Voltage HIGH	Guaranteed Input Voltage HIGH (Note 3)		-1165	-880	mV
VIL	Input Voltage LOW	Guaranteed Input Voltage LOW (Note 3)		-1810	-1475	mV
IiH	Input Current HIGH	VIN = VIH(Max.)			220	μA
IiL	Input Current LOW	VIN = VIL(Min.)			170	μA
IEE	Power Supply Current	All Inputs and Outputs Open		-220		mA

10K Series (Commercial)							
Parameter Symbol	Parameter Description	Test Conditions			Min.	Max.	Units
V <sub>OH</sub>	Output Voltage HIGH	V <sub>IN</sub> = V <sub>IH</sub> (Max.) or V <sub>IL</sub> (Min.)	Loading is 50Ω to -2.0V	T <sub>A</sub> = 0°C	-1000	-840	mV
				T <sub>A</sub> = +25°C	-960	-810	
				T <sub>A</sub> = +75°C	-900	-720	
V <sub>OL</sub>	Output Voltage LOW	V <sub>IN</sub> = V <sub>IH</sub> (Max.) or V <sub>IL</sub> (Min.)		T <sub>A</sub> = 0°C	-1870	-1665	mV
				T <sub>A</sub> = +25°C	-1850	-1650	
				T <sub>A</sub> = +75°C	-1830	-1625	
V <sub>OHC</sub>	Output Voltage HIGH	V <sub>IN</sub> = V <sub>IH</sub> (Min.) or V <sub>IL</sub> (Max.)	T <sub>A</sub> = 0°C	-1020		mV	
			T <sub>A</sub> = +25°C	-980			
			T <sub>A</sub> = +75°C	-920			
V <sub>OLC</sub>	Output Voltage LOW	V <sub>IN</sub> = V <sub>IH</sub> (Min.) or V <sub>IL</sub> (Max.)	T <sub>A</sub> = 0°C		-1645	mV	
			T <sub>A</sub> = +25°C		-1630		
			T <sub>A</sub> = +75°C		-1605		
V <sub>IH</sub>	Input Voltage HIGH	Guaranteed Input Voltage HIGH (Note 3)	T <sub>A</sub> = 0°C	-1145	-840	mV	
			T <sub>A</sub> = +25°C	-1105	-810		
			T <sub>A</sub> = +75°C	-1045	-720		
V <sub>IL</sub>	Input Voltage LOW	Guaranteed Input Voltage LOW (Note 3)	T <sub>A</sub> = 0°C	-1870	-1490	mV	
			T <sub>A</sub> = +25°C	-1850	-1475		
			T <sub>A</sub> = +75°C	-1830	-1450		
I <sub>IH</sub>	Input Current HIGH	V <sub>IN</sub> = V <sub>IH</sub> (Max.)	T <sub>A</sub> = 0°C		220	μA	
I <sub>IL</sub>	Input Current LOW	V <sub>IN</sub> = V <sub>IL</sub> (Min.)	T <sub>A</sub> = 0°C		170	μA	
I <sub>EE</sub>	Power Supply Current	All Inputs and Outputs Open	T <sub>A</sub> = 0°C	-265		mA	
			T <sub>A</sub> = +75°C	-215		mA	

### 10K Series (Military)

Parameter Symbol	Parameter Description	Test Conditions			Min.	Max.	Units
V <sub>OH</sub>	Output Voltage HIGH	V <sub>IN</sub> = V <sub>IH</sub> (Max.) or V <sub>IL</sub> (Min.)	Loading is 50Ω to -2.0V	T <sub>A</sub> = -55°C	-1070	-860	mV
				T <sub>A</sub> = +125°C	-860	-650	
V <sub>OL</sub>	Output Voltage LOW			T <sub>A</sub> = -55°C	-1900	-1690	
		T <sub>A</sub> = +125°C		-1800	-1570		
V <sub>OHC</sub>	Output Voltage HIGH	V <sub>IN</sub> = V <sub>IH</sub> (Min.) or V <sub>IL</sub> (Max.)		T <sub>A</sub> = -55°C	-1090		mV
				T <sub>A</sub> = +125°C	-880		
V <sub>OLC</sub>	Output Voltage LOW		T <sub>A</sub> = -55°C		-1670	mV	
		T <sub>A</sub> = +125°C		-1550			
V <sub>IH</sub>	Input Voltage HIGH	Guaranteed Input Voltage HIGH (Note 3)	T <sub>A</sub> = -55°C	-1215	-860		mV
			T <sub>A</sub> = +125°C	-1005	-650		
V <sub>IL</sub>	Input Voltage LOW	Guaranteed Input Voltage LOW (Note 3)	T <sub>A</sub> = -55°C	-1900	-1515	mV	
			T <sub>A</sub> = +125°C	-1800	-1395		
I <sub>IH</sub>	Input Current HIGH	V <sub>IN</sub> = V <sub>IH</sub> (Max.)	T <sub>A</sub> = -55°C		250	μA	
I <sub>IL</sub>	Input Current LOW	V <sub>IN</sub> = V <sub>IL</sub> (Min.)	T <sub>A</sub> = -55°C		170	μA	
I <sub>EE</sub>	Power Supply Current	All Inputs and Outputs Open	T <sub>A</sub> = -55°C	-280		mA	
			T <sub>A</sub> = +125°C	-230		mA	

Notes: 1. Guaranteed with transverse air flow exceeding 400 linear feet/minute.

2. The relative values of the specified conditions and limits will be referenced to an algebraic scale. The extremities of the scale are:


"Max." the value closest to positive infinity.

"Min." the value closest to negative infinity.

3. These are absolute voltages with respect to the device ground pin and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment and fixturing.



### SWITCHING TEST CIRCUIT



TC003591

- Notes: 1. All device test loads should be located within 2" of device output pin.  
 2. Decoupling of power supplies should be as close to device pins as possible.  
 3. Load capacitance includes all stray and fixture capacitance.

### KEY TO SWITCHING WAVEFORMS

WAVEFORM	INPUTS	OUTPUTS
	MUST BE STEADY	WILL BE STEADY
	MAY CHANGE FROM H TO L	WILL BE CHANGING FROM H TO L
	MAY CHANGE FROM L TO H	WILL BE CHANGING FROM L TO H
	DON'T CARE; ANY CHANGE PERMITTED	CHANGING; STATE UNKNOWN
	DOES NOT APPLY	CENTER LINE IS HIGH IMPEDANCE "OFF" STATE

KS000010

2


### SWITCHING CHARACTERISTICS over operating range unless otherwise specified

No.	Parameter Symbol	Parameter Description	10K Version		100K Version	Units
			COM'L	MIL	COM'L	
			Max.	Max.	Max.	
1	TAVQV	Address Valid to Output Valid Access Time	15	20	15	ns
2	TGVQL	Delay from Output Enable Valid to Output LOW	10	15	10	ns
3	TGVQV	Delay from Output Enable Valid to Output Valid	10	15	10	ns
4	TQLQH	Output Rise Time	5	5	5	ns
5	TQHQL	Output Fall Time	5	5	5	ns

See also Switching Test Circuit and Notes 1, 2, & 3.

- Notes: 1. Tests are performed with 20% to 80% input transition time of 2.5 ns or less and input pulse levels of -1.7 V to -0.9 V using specified Switching test load.  
 2. Timing is measured from 50% of input transition to 50% of output transition.  
 3. Output rise and fall times are measured from 20% to 80% of output transition.

### SWITCHING WAVEFORM



WF021630

# Am27S12/13

2,048-Bit (512 x 4) Bipolar PROM

## DISTINCTIVE CHARACTERISTICS

- High speed
- Highly reliable, ultra-fast programming Platinum-Silicide fuses
- High programming yield
- Low-current PNP inputs
- High-current open-collector and three-state outputs
- Fast chip select


## GENERAL DESCRIPTION

The Am27S12/13 (512 words by 4 bits) is a Schottky TTL Programmable Read-Only Memory (PROM).

This device is available in both open-collector (Am27S12) and three-state (Am27S13) output versions. These outputs

are compatible with low-power Schottky bus standards capable of satisfying the requirements of a variety of microprogrammable controls, mapping functions, code conversion, or logic replacement. Easy word-depth expansion is facilitated by an active LOW output enable ( $\bar{G}$ ).

## BLOCK DIAGRAM




## PRODUCT SELECTOR GUIDE


<b>Open-Collector Part Number</b>	Am27S12A		Am27S12	
<b>Three-State Part Number</b>	Am27S13A		Am27S13	
<b>Address Access Time</b>	30 ns	40 ns	50 ns	60 ns
<b>Operating Range</b>	C	M	C	M

## CONNECTION DIAGRAMS Top View

DIPs\*



CD000591




CD000601

\*Also available in 16-Pin Flatpacks. Connections identical to DIPs.

Note: Pin 1 is marked for orientation.

## LOGIC SYMBOL



LS000091


2

## ORDERING INFORMATION (Cont'd.)

### Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:

- A. Device Number**
- B. Speed Option** (if applicable)
- C. Package Type**
- D. Temperature Range**
- E. Optional Processing**



#### Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.


Valid Combinations	
AM27S12	DC, DCB, PC, PCB, LC, LCB, FC, FCB
AM27S12A	
AM27S13	
AM27S13A	

## ORDERING INFORMATION

### APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. CPL (Controlled Products List) products are processed in accordance with MIL-STD-883C, but are inherently non-compliant because of package, solderability, or surface treatment exceptions to those specifications. The order number (Valid Combination) for APL products is formed by a combination of:

- A. Device Number**
- B. Speed Option** (if applicable)
- C. Device Class**
- D. Package Type**
- E. Lead Finish**



Valid Combinations	
AM27S12	/BEA, /BFA, /B2C
AM27S12A	
AM27S13	
AM27S13A	

#### Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

## PIN DESCRIPTION

### A<sub>0</sub> - A<sub>6</sub> Address Inputs

The 9-bit field presented at the address inputs selects one of 512 memory locations to be read from.

### Q<sub>0</sub> - Q<sub>3</sub> Data Output Port

The outputs whose state represents the data read from the selected memory locations.

### $\bar{G}$ Output Enable

Provides direct control of the Q output three-state buffers. Outputs disabled force all open-collector outputs to an OFF

state and all three-state outputs to a floating or high-impedance state.

Enable =  $\bar{G}$

Disable = G

### V<sub>CC</sub> Device Power Supply Pin

The most positive of the logic power supply pins.

### GND Device Power Supply Pin


The most negative of the logic power supply pins.

# FUNCTIONAL DESCRIPTION

## Applying the Am27S12 and Am27S13

The Am27S12 and Am27S13 can be used with a high-speed counter to form a pico-controller for microprogrammed systems. A typical application is illustrated below wherein a multiplexer, under control of one of the PROMs, is continuous-

ly sensing the CONDITIONAL TEST INPUTS. When the selected condition occurs, a HIGH signal will result at the multiplexer output, causing a predetermined branch address to be loaded into the parallel inputs of the counters on the next clock pulse. The counter then accesses the preprogrammed data or control information sequence from the Am27S12 or Am27S13 PROMs.



AF000241

Figure 1. Typical Application for Am27S12/13

## ABSOLUTE MAXIMUM RATINGS

Storage Temperature .....	-65 to +150°C
Ambient Temperature with Power Applied .....	-55 to +125°C
Supply Voltage .....	-0.5 V to +7.0 V
DC Voltage Applied to Outputs (Except During Programming) .....	-0.5 V to +V <sub>CC</sub> Max.
DC Voltage Applied to Outputs During Programming .....	21 V
Output Current into Outputs During Programming (Max. Duration of 1 sec) .....	250 mA
DC Input Voltage .....	-0.5 V to +5.5 V
DC Input Current .....	-30 mA to +5 mA

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

## OPERATING RANGES

Commercial (C) Devices	Temperature (T <sub>A</sub> ) .....	0 to +75°C
	Supply Voltage .....	+4.75 V to +5.25 V
Military (M) Devices	Temperature (T <sub>C</sub> ) .....	-55 to +125°C
	Supply Voltage .....	+4.5 V to +5.5 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

Military Parts 100% tested at -55, 25, and 125°C

2

## DC CHARACTERISTICS over operating range unless otherwise specified\*

Parameter Symbol	Parameter Description	Test Conditions	Min.	Max.	Units
V <sub>OH</sub> (Note 1)	Output HIGH Voltage	V <sub>CC</sub> = Min., I <sub>OH</sub> = -2.0 mA V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	2.4		Volts
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = Min., I <sub>OL</sub> = 16 mA V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>		0.45	Volts
V <sub>IH</sub>	Input HIGH Level	Guaranteed input logical HIGH voltage for all inputs (Note 2)	2.0		Volts
V <sub>IL</sub>	Input LOW Level	Guaranteed input logical LOW voltage for all inputs (Note 2)		0.8	Volts
I <sub>IL</sub>	Input LOW Current	V <sub>CC</sub> = Max., V <sub>IN</sub> = 0.45 V		-0.250	mA
I <sub>IH</sub>	Input HIGH Current	V <sub>CC</sub> = Max., V <sub>IN</sub> = 2.7 V		25	μA
I <sub>SC</sub> (Note 1)	Output Short Circuit Current	V <sub>CC</sub> = Max., V <sub>OUT</sub> = 0.0 V (Note 3)	-20	-90	mA
I <sub>CC</sub>	Power Supply Current	All inputs = GND V <sub>CC</sub> = Max.		130	mA
V <sub>I</sub>	Input Clamp Voltage	V <sub>CC</sub> = Min., I <sub>IN</sub> = -18 mA		-1.2	Volts
I <sub>CEX</sub>	Output Leakage Current	V <sub>CC</sub> = Max. V <sub>G</sub> = 2.4 V	(Note 1)	V <sub>O</sub> = V <sub>CC</sub> 40 V <sub>O</sub> = 0.4 V -40	μA

- Notes: 1. This applies to three-state devices only.  
 2. These are absolute voltages with respect to device ground pin and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.  
 3. Not more than one output should be shorted at a time. Duration of the short circuit should not be more than one second.  
 4. These parameters are not 100% tested, but are periodically sampled.

\*See the last page of this spec for Group A Subgroup Testing information.



## Capacitance

Parameter Symbol	Parameter Description	Test Conditions	Typ.	Units
C <sub>IN</sub>	Input Capacitance	V <sub>CC</sub> = 5.00 V., T <sub>A</sub> = 25°C V <sub>IN</sub> /V <sub>OUT</sub> = 2.0 V. @ f = 1 MHz	4	pF
C <sub>OUT</sub>	Output Capacitance		8	

Note: These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

## SWITCHING TEST CIRCUITS

## KEY TO SWITCHING WAVEFORM



WAVEFORM	INPUTS	OUTPUTS
	MUST BE STEADY	WILL BE STEADY
	MAY CHANGE FROM H TO L	WILL BE CHANGING FROM H TO L
	MAY CHANGE FROM L TO H	WILL BE CHANGING FROM L TO H
	DON'T CARE; ANY CHANGE PERMITTED	CHANGING; STATE UNKNOWN
	DOES NOT APPLY	CENTER LINE IS HIGH IMPEDANCE "OFF" STATE

KS000010

**A. Output Load for all tests except TGVQZ**

**B. Output Load for TGVQZ**

Notes: 1. All device test loads should be located within 2" of device output pin.

2.  $S_1$  is open for Output Data HIGH to Hi-Z and Hi-Z to Output Data HIGH tests.

$S_1$  is closed for all other AC tests.

3. Load capacitance includes all stray and fixture capacitance.

## SWITCHING CHARACTERISTICS over operating range unless otherwise specified\*

No.	Parameter Symbol	Parameter Description	"A" Version				Standard Version				Units
			COM'L		MIL		COM'L		MIL		
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
1	TAVQV	Address Valid to Output Valid Access Time		30		40		50		60	ns
2	TGVQZ	Delay from Output Enable Valid to Output Hi-Z		20		25		25		30	ns
3	TGVQV	Delay from Output Enable Valid to Output Valid		20		25		25		30	ns


See also Switching Test Circuits.

Notes: 1. Tests are performed with input transition time of 5 ns or less, timing reference levels of 1.5 V, and input pulse levels of 0 to 3.0 V using test load in A under Switching Test Circuits.

2. TGVQZ is measured at steady state HIGH output voltage -0.5 V and steady state LOW output voltage +0.5 V output levels using the test load in B under Switching Test Circuits.

\*See the last page of this spec for Group A Subgroup Testing information.

## SWITCHING WAVEFORMS



WF021180



## GROUP A SUBGROUP TESTING

### DC CHARACTERISTICS

Parameter Symbol	Subgroups
V <sub>OH</sub>	1, 2, 3
V <sub>OL</sub>	1, 2, 3
V <sub>IH</sub>	1, 2, 3
V <sub>IL</sub>	1, 2, 3
I <sub>IL</sub>	1, 2, 3
I <sub>IH</sub>	1, 2, 3
I <sub>SC</sub>	1, 2, 3
I <sub>CC</sub>	1, 2, 3
I <sub>CEX</sub>	1, 2, 3

2

### SWITCHING CHARACTERISTICS

No.	Parameter Symbol	Subgroups
1	TAVQV	9, 10, 11
2	TGVQZ	9, 10, 11
3	TGVQV	9, 10, 11
	Functional Tests	7, 8

### MILITARY BURN-IN

Military burn-in is in accordance with the current revision of MIL-STD-883, Test Method 1015, Conditions A through E. Test conditions are selected at AMD's option.

# Am27S15

4096-Bit (512 x 8) Bipolar PROM  
with Output Data Latches

Am27S15

## DISTINCTIVE CHARACTERISTICS

- On-chip data latches
- Latched true and complemented output enables for easy word expansion
- Predetermined OFF outputs on power-up
- Fast access time — 60 ns commercial and 90 ns military maximum
- Platinum-Silicide fuses guarantee high reliability, fast programming and exceptionally high programming yields (typ > 98%)
- Member of generic PROM series utilizing standard programming algorithm


## GENERAL DESCRIPTION

The Am27S15 (512-words by 8-bits) is a fully decoded, Schottky array, TTL Programmable Read-Only Memory (PROM), incorporating on-chip data and enable latches. This device has three-state outputs compatible with low-power Schottky bus standards capable of satisfying the requirements of a variety of microprogrammable controls.

This device will operate in a transparent mode when the Output Latch Enable signal (LO) is held HIGH. When the Output Latch Enable signal is LOW, the output conditions present at the time of the HIGH-to-LOW transition of LO will be latched into the part.

If LO is LOW upon power-up, the outputs (Q<sub>0</sub> - Q<sub>7</sub>) will be in a floating or high-impedance state.

## BLOCK DIAGRAM




BD006290

## PRODUCT SELECTOR GUIDE

Part Number	Am27S15	
Address Access Time	60ns	90ns
Operating Range	C	M

## CONNECTION DIAGRAM Top View




CD001011

Note: Pin 1 is marked for orientation. NC = No Connection.

2

## LOGIC SYMBOL




LS000101

## ORDERING INFORMATION (Cont'd.) Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:

- A. Device Number**
- B. Speed Option (if applicable)**
- C. Package Type**
- D. Temperature Range**
- E. Optional Processing**



Valid Combinations	
AM27S15	PC, PCB, DC, DCB

### Valid Combinations


Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

## ORDERING INFORMATION

### APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. CPL (Controlled Products List) products are processed in accordance with MIL-STD-883C, but are inherently non-compliant because of package, solderability, or surface treatment exceptions to those specifications. The order number (Valid Combination) for APL products is formed by a combination of:

- A. Device Number**
- B. Speed Option** (if applicable)
- C. Device Class**
- D. Package Type**
- E. Lead Finish**



#### Valid Combinations

Valid Combinations	
AM27S15	/BJA

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

## PIN DESCRIPTION

### **A<sub>0</sub> - A<sub>8</sub> Address Inputs**

The 9-bit field presented at the address inputs selects one of 512 memory locations to be read from.

### **LO Output Latch Enable**

The LO signal controls both the data and enable latches. The LOW-to-HIGH transition of LO "Opens" the data and enable latches. The HIGH-to-LOW transition of LO "Closes" the data and enable latches.

### **Q<sub>0</sub> - Q<sub>7</sub> Data Output Port**

Parallel data output from the data latches. The disabled state of these outputs is floating or high impedance.

### **$\bar{G}_1, G_2$ Output Enable**

Controls the state of the Q-output, three-state drivers in conjunction with LO.

### **V<sub>CC</sub> Device Power Supply Pin**

The most positive of the logic power supply pins.

### **GND Device Power Supply Pin**

The most negative of the logic power supply pins.

## ABSOLUTE MAXIMUM RATINGS

Storage Temperature .....	-65 to +150°C
Ambient Temperature with Power Applied .....	-55 to +125°C
Supply Voltage .....	-0.5 V to +7.0 V
DC Voltage Applied to Outputs (Except During Programming) .....	-0.5 V to +V <sub>CC</sub> Max.
DC Voltage Applied to Outputs During Programming .....	21 V
Output Current into Outputs During Programming (Max. Duration of 1 sec) .....	250 mA
DC Input Voltage .....	-0.5 V to +5.5 V
DC Input Current .....	-30 mA to +5 mA

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

## OPERATING RANGES

Commercial (C) Devices	
Temperature, T <sub>A</sub> .....	0 to +75°C
Supply Voltage .....	+4.75 V to +5.25 V
Military (M) Devices	
Temperature, T <sub>C</sub> .....	-55 to +125°C
Supply Voltage .....	+4.5 V to +5.5 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

Military products 100% tested at case temperature -55°C, +25°C, +125°C.

2

## DC CHARACTERISTICS over operating range unless otherwise specified\*



Parameter Symbol	Parameter Description	Test Conditions	Min.	Typ.	Max.	Units
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = Min., I <sub>OH</sub> = -2.0 mA V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	COM'L	2.7		Volts
			MIL	2.4		
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = Min., I <sub>OL</sub> = 16 mA V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>			0.5	Volts
V <sub>IH</sub>	Input HIGH Level	Guaranteed input logical HIGH voltage for all inputs (Note 3)		2.0		Volts
V <sub>IL</sub>	Input Low Level	Guaranteed input logical LOW voltage for all inputs (Note 3)	COM'L		0.85	Volts
			MIL		0.80	Volts
I <sub>IL</sub>	Input LOW Current	V <sub>CC</sub> = Max., V <sub>IN</sub> = 0.45 V	COM'L		-0.100	mA
			MIL		-0.150	
I <sub>IH</sub>	Input HIGH Current	V <sub>CC</sub> = Max., V <sub>IN</sub> = 2.7 V			25	μA
I <sub>SC</sub>	Output Short Circuit Current	V <sub>CC</sub> = Max., V <sub>OUT</sub> = 0.0 V (Note 1)	COM'L	-20	-70	mA
			MIL	-15	-65	
I <sub>CC</sub>	Power Supply Current	All Inputs = GND V <sub>CC</sub> = Max.	COM'L		175	mA
			MIL		185	
V <sub>I</sub>	Input Clamp Voltage	V <sub>CC</sub> = Min., I <sub>IN</sub> = -18 mA			-1.2	Volts
I <sub>CEX</sub>	Output Leakage Current	V <sub>CC</sub> = Max., V <sub>G1</sub> = 2.4 V V <sub>G2</sub> = 0.4 V	V <sub>O</sub> = 4.5 V		40	μA
			V <sub>O</sub> = 0.4 V		-40	
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = 2.0 V @ f = 1 MHz (Note 2)		5		pF
C <sub>OUT</sub>	Output Capacitance	V <sub>OUT</sub> = 2.0 V @ f = 1 MHz (Note 2)		8		

- Notes: 1. Not more than one output should be shorted at a time. Duration of the short circuit test should not be more than one second.  
 2. These parameters are not 100% tested, but are periodically sampled.  
 3. These are absolute voltages with respect to device ground pin and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.

\*See the last page of this spec for Group A Subgroup Testing information.

## SWITCHING TEST CIRCUITS

## KEY TO SWITCHING WAVEFORMS



WAVEFORM	INPUTS	OUTPUTS
	MUST BE STEADY	WILL BE STEADY
	MAY CHANGE FROM H TO L	WILL BE CHANGING FROM H TO L
	MAY CHANGE FROM L TO H	WILL BE CHANGING FROM L TO H
	DON'T CARE; ANY CHANGE PERMITTED	CHANGING; STATE UNKNOWN
	DOES NOT APPLY	CENTER LINE IS HIGH IMPEDANCE "OFF" STATE

KS000010

### A. Output Load for All AC Tests Except TGVQZ

### B. Output Load for TGVQZ

- Notes: 1. All device test loads should be located within 2" of device output pin.  
 2. S<sub>1</sub> is open for Output Data HIGH to Hi-Z and Hi-Z to Output Data HIGH tests. S<sub>1</sub> is closed for all other AC tests.  
 3. Load capacitance includes all stray and fixture capacitance.

### SWITCHING CHARACTERISTICS over operating range unless otherwise specified (Note 1)\*


No.	Parameter Symbol	Parameter Description	COM'L		MIL		Units
			Min.	Max.	Min.	Max.	
1	TAVQV	Address Valid to Output Valid		60		90	ns
2	TG1HQZ TG2LQZ	Delay from Output Enable (HIGH or LOW) to Output Hi-Z (Note 2)		40		50	ns
3	TGVQV	Delay from Output Enable Valid to Output Valid (HIGH or LOW)		40		50	ns
4	TLOHLOL	Latch Enable Pulse Width (HIGH)	30		40		ns
5	TAVLOL	Address Valid to Latch Enable LOW Setup Time	60		90		ns
6	TLOLAX	Latch Enable LOW to Address Change Hold Time	0		5		ns
7	TGVLOL	Output Enable Valid to Latch Enable LOW Setup Time	40		50		ns
8	TLOLGX	Latch Enable LOW to Output Enable Change Hold Time	10		10		ns
9	TLOHQZ	Delay from LO HIGH to Output Disabled (Note 2)		35		45	ns

See also Switching Test Circuits.

- Notes: 1. Tests are performed with input transition time of 5 ns or less, timing reference levels of 1.5 V, and input pulse levels of 0 to 3.0 V using test load in A under Switching Test Circuits.  
 2. TG1HQZ, TG2LQZ, and TLOHQZ are measured at steady state HIGH output voltage -0.5 V and steady state LOW output voltage +0.5 V output levels using the test load in B under Switching Test Circuits.

\*See the last page of this spec for Group A Subgroup Testing information.

# SWITCHING WAVEFORM



WF021651

## GROUP A SUBGROUP TESTING

### DC CHARACTERISTICS

Parameter Symbol	Subgroups
V <sub>OH</sub>	1, 2, 3
V <sub>OL</sub>	1, 2, 3
V <sub>IH</sub>	1, 2, 3
V <sub>IL</sub>	1, 2, 3
I <sub>IL</sub>	1, 2, 3
I <sub>IH</sub>	1, 2, 3
I <sub>SC</sub>	1, 2, 3
I <sub>CC</sub>	1, 2, 3
I <sub>CEX</sub>	1, 2, 3

### SWITCHING CHARACTERISTICS

No.	Parameter Symbol	Subgroups
1	TAVQV	9, 10, 11
2	TG1HQZ TG2LQZ	9, 10, 11
3	TGVQV	9, 10, 11
4	TLOHLOL	9, 10, 11
5	TAVLLOL	9, 10, 11
6	TLOLAX	9, 10, 11
7	TGVLOL	9, 10, 11
8	TLOLGX	9, 10, 11
9	TLOHQZ	9, 10, 11
	Functional Tests	7, 8

### MILITARY BURN-IN

Military burn-in is in accordance with the current revision of MIL-STD-883, Test Method 1015, Conditions A through E. Test conditions are selected at AMD's option.



# Am27S18/19

256-Bit (32 x 8) Bipolar PROM

Am27S18/19

2

## DISTINCTIVE CHARACTERISTICS

- Ultra high speed
- Highly reliable, ultra-fast programming Platinum-Silicide fuses
- High-programming yield
- Low-current PNP inputs
- High-current open collector and three-state outputs
- Fast chip select

## GENERAL DESCRIPTION


The Am27S18/19 (32-words by 8-bits) is a Schottky TTL Programmable Read-Only Memory (PROM).

This device is available in both open-collector (Am27S18) and three-state (Am27S19) output versions. These outputs are compatible with low-power Schottky bus standards capable of satisfying the requirements of a variety of

microprogrammable controls, mapping functions, code conversions, or logic replacements. Easy word depth expansion is facilitated by an active LOW output enable ( $\bar{G}$ ).

This device is also available in a low-power version Am27LS18/19.

## BLOCK DIAGRAM



## PRODUCT SELECTOR GUIDE


Open-Collector Part Number	27S19SA		27S18A		27S18		27LS18	
Three-State Part Number	27S19SA		27S19A		27S19		27LS19	
Address Access Time	15 ns	20 ns	25 ns	35 ns	40 ns	50 ns	55 ns	70 ns
Operating Range	C	M	C	M	C	M	C	M

Publication # 03209 Rev. D Amendment /0  
Issue Date: May 1986


## CONNECTION DIAGRAMS

### Top View

#### DIPs\*



CD000521




CD000531

Note: Pin 1 is marked for orientation.

\*Also available in 16-pin flatpack. Connections identical to DIPs.

## LOGIC SYMBOL



LS000072

## ORDERING INFORMATION

### Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:

- A. Device Number
- B. Speed Option (if applicable)
- C. Package Type
- D. Temperature Range
- E. Optional Processing

AM27S19

SA

D

C

B

#### E. OPTIONAL PROCESSING

Blank = Standard processing  
B = Burn-in

#### D. TEMPERATURE RANGE

C = Commercial (0 to +75°C)

#### C. PACKAGE TYPE

P = 16-Pin Plastic DIP (PD 016)  
D = 16-Pin Ceramic DIP (CD 016)  
F = 16-Pin Flatpak (CF 016)  
L = 20-Pin Ceramic Leadless Chip Carrier (CL 020)

#### B. SPEED OPTION

See Product Selector Guide

#### A. DEVICE NUMBER/DESCRIPTION

Am27S18/19  
256-Bit (32 x 8) Bipolar PROM  
Am27S18 = Open-Collector  
Am27S19 = Three-State

### Valid Combinations

Valid Combinations	
AM27S18/19	PC, PCB, DC, DCB, FC, FCB, LC, LCB
AM27S18A/19A	
AM27S19SA	
AM27LS18/19	


Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

## ORDERING INFORMATION

### APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. CPL (Controlled Products List) products are processed in accordance with MIL-STD-883C, but are inherently non-compliant because of package, solderability, or surface treatment exceptions to those specifications. The order number (Valid Combination) for APL products is formed by a combination of:

- A. Device Number**
- B. Speed Option** (if applicable)
- C. Device Class**
- D. Package Type**
- E. Lead Finish**



#### Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

Valid Combinations	
AM27S18/19	
AM27S18A/19A	/BEA, /BFA,
AM27S19SA	/B2C
AM27LS18/19	

2

## PIN DESCRIPTION

#### **A<sub>0</sub>-A<sub>4</sub> Address Inputs**

The 5-bit field presented at the address inputs selects one of 32 memory locations to be read from.

#### **Q<sub>0</sub>-Q<sub>7</sub> Data Output Port**

The outputs whose state represents the data read from the selected memory locations

#### **$\bar{G}$ Output Enable**

Provides direct control of the Q output three-state buffers. Outputs disabled forces all open-collector outputs to an

OFF state and all three-state outputs to a floating or high-impedance state.

Enable =  $\bar{G}$

Disable = G

#### **V<sub>CC</sub> Device Power Supply Pin**

The most positive of the logic power supply pins.


#### **GND Device Power Supply Pin**

The most negative of the logic power supply pins.

## FUNCTIONAL DESCRIPTION

The Am27S18 and Am27S19 PROMs may be used as code converters. Examples include conversion of hexadecimal, octal or BCD to seven segment display drive format. In many code conversion applications an extra PROM address input is available and may be used as a polarity control, blanking

control or code selector input. The use of a single Am27S18 or Am27S19 to convert the outputs of a binary counter to either excess three or gray code format is illustrated below. In this case both codes are generated in true and complemented form simultaneously.



AF000161

### TRUTH TABLE

ADDRESS					COMPLEMENT				TRUE					
A <sub>4</sub>	A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	Q <sub>7</sub>	Q <sub>6</sub>	Q <sub>5</sub>	Q <sub>4</sub>	Q <sub>3</sub>	Q <sub>2</sub>	Q <sub>1</sub>	Q <sub>0</sub>		
0	0	0	0	0	1	1	0	0	0	0	1	1	EXCESS THREE CODE	
0	0	0	0	1	1	0	1	1	0	1	0	0		
0	0	0	1	0	1	0	1	0	0	1	0	1		
0	0	0	1	1	1	0	0	1	0	1	1	0		
0	0	1	0	0	1	0	0	0	0	1	1	1		
0	0	1	0	1	0	1	1	1	1	1	0	0		
0	0	1	1	0	0	1	1	0	0	1	0	0		
0	0	1	1	1	0	1	0	1	1	1	0	1		
0	1	0	0	0	0	1	0	0	0	1	0	1		
0	1	0	0	1	0	0	1	1	1	1	0	0		
0	1	0	1	0	X	X	X	X	X	X	X	X		
0	1	0	1	1	X	X	X	X	X	X	X	X		
0	1	1	0	0	X	X	X	X	X	X	X	X		
0	1	1	0	1	X	X	X	X	X	X	X	X		
0	1	1	1	0	X	X	X	X	X	X	X	X		
0	1	1	1	1	X	X	X	X	X	X	X	X		
1	0	0	0	0	1	1	1	1	0	0	0	0	GRAY CODE	
1	0	0	0	1	1	1	1	0	0	0	0	1		
1	0	0	1	0	1	1	0	0	0	0	1	1		
1	0	0	1	1	1	1	0	1	0	1	0	0		
1	0	1	0	0	1	1	0	1	0	1	1	0		
1	0	1	0	1	1	0	0	0	0	1	1	1		
1	0	1	1	0	1	0	1	0	1	0	1	1		
1	0	1	1	1	1	0	1	1	1	0	1	0		
1	1	0	0	0	0	0	1	1	1	1	0	0		
1	1	0	0	1	0	0	1	0	1	1	1	0		
1	1	0	1	0	0	0	0	0	1	1	1	1		
1	1	0	1	1	0	0	1	0	1	1	0	1		
1	1	1	0	1	0	1	0	0	0	1	0	1		
1	1	1	1	0	0	1	1	1	0	0	0	1		
1	1	1	1	1	0	1	1	1	1	0	0	0		

AF000170

## ABSOLUTE MAXIMUM RATINGS

Storage Temperature .....	-65 to +150°C
Ambient Temperature with Power Applied .....	-55 to +125°C
Supply Voltage .....	-0.5 V to +7.0 V
DC Voltage Applied to Outputs (Except During Programming) .....	-0.5 to +V <sub>CC</sub> Max.
DC Voltage Applied to Outputs During Programming .....	21 V
Output Current into Outputs During Programming (Max. Duration of 1 sec.) .....	250 mA
DC Input Voltage .....	-0.5 V to 5.5 V
DC Input Current .....	-30 to +5 mA

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

## OPERATING RANGES

Commercial (C) Devices	Temperature .....	0 to +75°C
	Supply Voltage .....	+4.75 V to +5.25 V
Military (M) Devices*	Temperature .....	-55 to +125°C
	Supply Voltage .....	+4.5 V to +5.5 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

Military products 100% tested at -55°C, 25°C and 125°C.

## DC CHARACTERISTICS over operating range unless otherwise specified\*

Parameter Symbol	Parameter Description	Test Conditions	Min.	Max.	Units
V <sub>OH</sub> (Note 1)	Output HIGH Voltage	V <sub>CC</sub> = Min., I <sub>OH</sub> = -2.0 mA V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	2.4		Volts
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = Min., I <sub>OL</sub> = 16 mA V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>		0.45	Volts
V <sub>IH</sub>	Input HIGH Level	Guaranteed input logical HIGH voltage for all inputs (Note 2)	2.0		Volts
V <sub>IL</sub>	Input LOW Level	Guaranteed input logical LOW voltage for all inputs (Note 2)		0.8	Volts
I <sub>IL</sub>	Input LOW Current	V <sub>CC</sub> = Max., V <sub>IN</sub> = 0.45 V		-0.250	mA
I <sub>IH</sub>	Input HIGH Current	V <sub>CC</sub> = Max., V <sub>IN</sub> = 2.7 V		25	μA
I <sub>SC</sub> (Note 1)	Output Short Circuit Current	V <sub>CC</sub> = Max., V <sub>OUT</sub> = 0.0 V (Note 3)	-20	-90	mA
I <sub>CC</sub>	Power Supply Current	All inputs = GND, V <sub>CC</sub> = Max.		115 80	mA
					27S Devices 27LS Devices
V <sub>I</sub>	Input Clamp Voltage	V <sub>CC</sub> = Min., I <sub>IN</sub> = -18 mA		-1.2	Volts
I <sub>CEX</sub>	Output Leakage Current	V <sub>CC</sub> = Max. V <sub>O</sub> = 2.4 V	Note 1	40 -40	μA
					V <sub>O</sub> = V <sub>CC</sub> V <sub>O</sub> = 0.4 V

- Notes: 1. This applies to three-state devices only.  
 2. These are absolute voltages with respect to device ground pin and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.  
 3. Not more than one output should be shorted at a time. Duration of the short circuit should not be more than one second.

\*See the last page of this spec for Group A Subgroup Testing information.



## Capacitance

Parameter Symbol	Parameter Description	Test Conditions	Typ.	Units
C <sub>IN</sub>	Input Capacitance	V <sub>CC</sub> = 5.00 V., T <sub>A</sub> = 25°C V <sub>IN</sub> /V <sub>OUT</sub> = 2.0 V. @ f = 1 MHz	4	pF
C <sub>OUT</sub>	Output Capacitance		8	

Note: These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

## SWITCHING TEST CIRCUITS

## KEY TO SWITCHING WAVEFORMS



WAVEFORM	INPUTS	OUTPUTS
	MUST BE STEADY	WILL BE STEADY
	MAY CHANGE FROM H TO L	WILL BE CHANGING FROM H TO L
	MAY CHANGE FROM L TO H	WILL BE CHANGING FROM L TO H
	DON'T CARE; ANY CHANGE PERMITTED	CHANGING; STATE UNKNOWN
	DOES NOT APPLY	CENTER LINE IS HIGH IMPEDANCE "OFF" STATE

KS000010

**A. Output Load for all tests except TGVQZ**

**B. Output Load for TGVQZ**

- Notes: 1. All device test loads should be located within 2" of device output pin.  
 2. S<sub>1</sub> is open for Output Data HIGH to Hi-Z and Hi-Z to Output Data HIGH tests. S<sub>1</sub> is closed for all other AC tests.  
 3. Load capacitance includes all stray and fixture capacitance.

## SWITCHING CHARACTERISTICS over operating range unless otherwise specified\*


No.	Parameter Symbol	Parameter Description	Version	COM'L		MIL		Units
				Min.	Max.	Min.	Max.	
1	TAVQV	Address Valid to Output Valid Access Time	SA		15		20	ns
			A		25		35	
			STD		40		50	
			LS		55		70	
2	TGVQZ	Delay from Output Enable Valid to Output Hi-Z	SA		13		20	ns
			A		20		25	
			STD		25		30	
			LS		40		50	
3	TGVQV	Delay from Output Enable Valid to Output Valid	SA		13		20	ns
			A		20		25	
			STD		25		30	
			LS		40		50	

See also Switching Test Circuits.

- Notes: 1. Tests are performed with input transition time of 5 ns or less, timing reference levels of 1.5 V, and input pulse levels of 0 to 3.0 V using test load in A under Switching Test Circuits.  
 2. TGVQZ is measured at steady state HIGH output voltage -0.5 V and steady state LOW output voltage +0.5 V output levels using the test load in B under Switching Test Circuits.

\*See the last page of this spec for Group A Subgroup Testing information.

## SWITCHING WAVEFORMS



WF021160

2

## GROUP A SUBGROUP TESTING

### DC CHARACTERISTICS

Parameter Symbol	Subgroups
V <sub>OH</sub>	1, 2, 3
V <sub>OL</sub>	1, 2, 3
V <sub>IH</sub>	1, 2, 3
V <sub>IL</sub>	1, 2, 3
I <sub>IL</sub>	1, 2, 3
I <sub>IH</sub>	1, 2, 3
I <sub>SC</sub>	1, 2, 3
I <sub>CC</sub>	1, 2, 3
I <sub>CEx</sub>	1, 2, 3

### SWITCHING CHARACTERISTICS

No.	Parameter Symbol	Subgroups
1	TAVQV	9, 10, 11
2	TGVQZ	9, 10, 11
3	TGVQV	9, 10, 11
	Functional Tests	7, 8

### MILITARY BURN-IN

Military burn-in is in accordance with the current revision of MIL-STD-883, Test Method 1015, Conditions A through E. Test conditions are selected at AMD's option.

# Am27S180/27S181/PS181 Am27S280/27S281/PS281

8,192-Bit (1024 x 8) Bipolar PROM

Am27S180/27S181/PS181 Am27S280/27S281/PS281

## DISTINCTIVE CHARACTERISTICS

- Fast access time allows high system speed
- 50% power savings on deselected parts — enhances reliability through total system heat reduction
- Platinum-Silicide fuses guarantee high reliability, fast programming and exceptionally high programming yields (typ > 98%)
- Rapid recovery from power-down state provides minimum delay

## GENERAL DESCRIPTION


The Am27S180/27S181 (1024 words by 8 bits) is a Schottky TTL Programmable Read-Only Memory (PROM).

This device is available in both open-collector (Am27S180) and three-state (Am27S181) output versions. These outputs are compatible with low-power Schottky bus standards capable of satisfying the requirements of a variety of microprogrammable controls, mapping functions, code con-

version, or logic replacement. Easy word-depth expansion is facilitated by both active LOW ( $\overline{G}_1$  and  $\overline{G}_2$ ) and active HIGH ( $G_3$  and  $G_4$ ) output enables.

This device is also available in a 300-mil. lateral-center DIP (Am27S280/27S281), as well as a power-switched three-state version (Am27PS181/27PS281).

## BLOCK DIAGRAM



BD006301

\*E nomenclature applies to the power-switched versions only (Am27PSXX).

## PRODUCT SELECTOR GUIDE


Open-Collector Part Number	Am27S180A, Am27S280A	Am27S180, Am27S280	-	-
Three-State Part Number	Am27S181A, Am27S281A	Am27S181, Am27S281	Am27PS181A, Am27PS281A	Am27PS181 Am27PS281
Address Access Time	35 ns    50 ns	60 ns    80 ns	50 ns    65 ns	65 ns    75 ns
Operating Range	C    M	C    M	C    M	C    M

Publication #    Rev.    Amendment  
03182            C            /0  
Issue Date: May 1986




## CONNECTION DIAGRAMS Top View


### DIP\*



CD000791



CD009561




CD000821

\*Also offered in a 300-mil DIP and a 24-pin Flatpack. Connections are identical to those listed here for the 600-mil DIP.

Note: Pin 1 is marked for orientation.

## LOGIC SYMBOL



LS000191

\*E nomenclature applies to AM27PS-power switched versions only.


## ORDERING INFORMATION (Cont'd.)

### Am27S180/27S181/27PS181

#### Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:

- A. Device Number**
- B. Speed Option** (if applicable)
- C. Package Type**
- D. Temperature Range**
- E. Optional Processing**
- F. Alternate Packaging Option**



Valid Combinations	
AM27S180	PC, PCB, DC, DCB, LC, LCB, LC-S LCB-S
AM27S180A	
AM27S181	
AM27S181A	
AM27PS181	
Am27PS181A	

#### Valid Combinations


Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

## ORDERING INFORMATION

### APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. CPL (Controlled Products List) products are processed in accordance with MIL-STD-883C, but are inherently non-compliant because of package, solderability, or surface treatment exceptions to those specifications. The order number (Valid Combination) for APL products is formed by a combination of:

- A. Device Number**
- B. Speed Option** (if applicable)
- C. Device Class**
- D. Package Type**
- E. Lead Finish**



2

Valid Combinations	
AM27S180	/BJA, /BKA, /BUC, /B3C,
AM27S180A	
AM27S181	
AM27S181A	
AM27PS181	
AM27PS181A	

#### Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.


# ORDERING INFORMATION

## Am27S280/27S281/27PS281

### Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:

- A. Device Number**
- B. Speed Option** (if applicable)
- C. Package Type**
- D. Temperature Range**
- E. Optional Processing**
- F. Alternate Packaging Option**



#### Valid Combinations

Valid Combinations	
AM27S280	PC, PCB, DC, DCB, LC, LCB, LC-S, LCB-S
AM27S280A	
AM27S281	
AM27S281A	
AM27PS281	
Am27PS281A	

#### Valid Combinations


Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

## ORDERING INFORMATION

### APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. CPL (Controlled Products List) products are processed in accordance with MIL-STD-883C, but are inherently non-compliant because of package, solderability, or surface treatment exceptions to those specifications. The order number (Valid Combination) for APL products is formed by a combination of:

- A. Device Number**
- B. Speed Option** (if applicable)
- C. Device Class**
- D. Package Type**
- E. Lead Finish**



2

Valid Combinations	
AM27S280	/BLA
AM27S280A	
AM27S281	
AM27S281A	
AM27PS281	
AM27PS281A	

#### Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

## FUNCTIONAL DESCRIPTION

### Notes on Power Switching

The Am27PS181 and Am27PS281 are power switched devices. When the chip is selected, important internal currents increase from small idling or standby values to their larger selected values. This transition occurs very rapidly, meaning that access times from the powered-down state are only slightly slower than from the powered-up state. Deselected, I<sub>CC</sub> is reduced to less than half its full operating amount. Due to this unique feature, there are special considerations which should be followed in order to optimize performance:

1. When the Am27PS181 and Am27PS281 are selected, a current surge is placed on the V<sub>CC</sub> supply due to the power-up feature. In order to minimize the effects of this current transient, it is recommended that a 0.1μf ceramic capacitor be connected from pin 24 to pin 12 at each device. (See Figure 1.)
2. Address access time (TAVQV) can be optimized if a chip enable setup time (TEVAV) of greater than 25 ns is observed. Negative setup times on chip enable (TEVAV < 0) should be avoided. (For typical and worse case characteristics, see Figures 2A and 2B.)

## ABSOLUTE MAXIMUM RATINGS

Storage Temperature .....	-65 to +150°C
Ambient Temperature with Power Applied .....	-55 to +125°C
Supply Voltage .....	-0.5 V to +7.0 V
DC Voltage Applied to Outputs (Except During Programming) .....	-0.5 V to +V <sub>CC</sub> Max.
DC Voltage Applied to Outputs During Programming .....	21 V
Output Current into Outputs During Programming (Max. Duration of 1 sec) .....	250 mA
DC Input Voltage .....	-0.5 V to +5.5 V
DC Input Current .....	-30 mA to +5 mA

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

## OPERATING RANGES

Commercial (C) Devices	
Temperature, T <sub>A</sub> .....	0 to +75°C
Supply Voltage .....	+4.75 V to +5.25 V
Military (M) Devices*	
Temperature, T <sub>C</sub> .....	-55 to +125°C
Supply Voltage .....	+4.5 V to +5.5 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

\*Military product 100% tested at T<sub>C</sub> = +25°C, +125°C, and -55°C.

## DC CHARACTERISTICS over operating range unless otherwise specified\*


Parameter Symbol	Parameter Description	Test Conditions	Min.	Typ.	Max.	Units
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = Min., I <sub>OH</sub> = -2.0 mA V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	2.4			Volts
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = Min., I <sub>OL</sub> = 16 mA V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>			0.50	Volts
V <sub>IH</sub>	Input HIGH Level	Guaranteed input logical HIGH voltage for all inputs (Note 3)	2.0			Volts
V <sub>IL</sub>	Input LOW Level	Guaranteed input logical LOW voltage for all inputs (Note 3)			0.8	Volts
I <sub>IL</sub>	Input LOW Current	V <sub>CC</sub> = Max., V <sub>IN</sub> = 0.45 V			-0.250	mA
I <sub>IH</sub>	Input HIGH Current	V <sub>CC</sub> = Max., V <sub>IN</sub> = V <sub>CC</sub>			40	μA
I <sub>SC</sub>	Output Short-Circuit Current	V <sub>CC</sub> = Max., V <sub>OUT</sub> = 0.0 V (Note 1)	COM'L MIL	-20 -15	-90 -90	mA
I <sub>CC</sub>	Power Supply Current	All Inputs = GND			185	mA
I <sub>CCD</sub>	Power-Down Supply Current	E <sub>1</sub> = 2.7 V   All other inputs = GND			80	mA
V <sub>I</sub>	Input Clamp Voltage	V <sub>CC</sub> = Min., I <sub>IN</sub> = -18 mA			-1.2	Volts
I <sub>CEX</sub>	Output Leakage Current	V <sub>CC</sub> = Max. V <sub>GT</sub> = 2.4 V			40 -40	μA
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = 2.0 V @ f = 1 MHz (Note 2)		4.0		pF
C <sub>OUT</sub>	Output Capacitance	V <sub>OUT</sub> = 2.0 V @ f = 1 MHz (Note 2)		8.0		pF

- Notes: 1. Not more than one output should be shorted at a time. Duration of the short-circuit test should not be more than one second.  
2. These parameters are not 100% tested, but are periodically sampled.  
3. These are absolute voltages with respect to device ground pin and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.

\*See the last page of this spec for Group A Subgroup Testing information.


## TYPICAL DC and AC CHARACTERISTICS

Typical  $I_{VCC}$  Current Surge without  $0.1 \mu F$   
( $I_{VCC}$  is Current Supplied by  $V_{CC}$  Power Supply)




OP001221

Typical  $I_{VCC}$  Current Surge with  $0.1 \mu F$   
( $I_{VCC}$  is Current Supplied by  $V_{CC}$  Power Supply)




OP001231

Figure 1.  $I_{CC}$  Current



OP001112

Figure 2A. TAVQV versus TEVAV





OP001122

Figure 2B. TEVQV versus TAVEV

## SWITCHING TEST CIRCUITS

## KEY TO SWITCHING WAVEFORMS



WAVEFORM	INPUTS	OUTPUTS
	MUST BE STEADY	WILL BE STEADY
	MAY CHANGE FROM H TO L	WILL BE CHANGING FROM H TO L
	MAY CHANGE FROM L TO H	WILL BE CHANGING FROM L TO H
	DON'T CARE: ANY CHANGE PERMITTED	CHANGING: STATE UNKNOWN
	DOES NOT APPLY	CENTER LINE IS HIGH IMPEDANCE "OFF" STATE

Diagram 1. Output Load for all Switching tests except TGVQZ

Diagram 2. Output Load for TGVQZ

KS000010

- Notes: 1. All device test loads should be located within 2" of device output pin.  
 2. S<sub>1</sub> is open for Output Data HIGH to Hi-Z and Hi-Z to Output Data HIGH tests.  
 S<sub>1</sub> is closed for all other Switching tests.  
 3. Load capacitance includes all stray and fixture capacitance.

### SWITCHING CHARACTERISTICS over operating range unless otherwise specified\*


No.	Parameter Symbol	Parameter Description	Version	Am27S Version		Am27PS Version		Units
				COM'L	MIL	COM'L	MIL	
				Max.	Max.	Max.	Max.	
1	TAVQV	Address Valid to Output Valid Access Time	A	35	50	50	65	ns
			STD	60	80	65	75	
2	TGVQZ TEVQZ	Delay from Output Enable Valid to Output Hi-Z	A	25	30	25	30	ns
			STD	40	50	35	45	
3	TGVQV TEVQV	Delay from Output Enable Valid to Output Valid	A	25	30	65	75	ns
			STD	40	50	80	90	
4	TAVQV1	Power-Switched Address Valid to Output Valid Access Time (Am27PS Versions only)	A			65	75	ns
			STD			80	90	

See also Switching Test Circuits.

- Notes: 1. Tests are performed with input transition time of 5 ns or less, timing reference levels of 1.5 V, and input pulse levels of 0 to 3.0 V using test load in Diagram 1.  
 2. TGVQZ is measured at steady state HIGH output voltage -0.5 V and steady state LOW output voltage +0.5 V output levels using the test load in Diagram 2.

\*See the last page of this spec for Group A Subgroup Testing information.

## SWITCHING WAVEFORM



WF021681



## GROUP A SUBGROUP TESTING

### DC CHARACTERISTICS

Parameter Symbol	Subgroups
V <sub>OH</sub>	1, 2, 3
V <sub>OL</sub>	1, 2, 3
V <sub>IH</sub>	1, 2, 3
V <sub>IL</sub>	1, 2, 3
I <sub>IL</sub>	1, 2, 3
I <sub>IH</sub>	1, 2, 3
I <sub>SC</sub>	1, 2, 3
I <sub>CC</sub>	1, 2, 3
I <sub>CCD</sub> *	1, 2, 3
I <sub>CEX</sub>	1, 2, 3

2

### SWITCHING CHARACTERISTICS

No.	Parameter Symbol	Subgroups
1	TAVQV	9, 10, 11
2	TGVQZ	9, 10, 11
2	TEVQZ	9, 10, 11
3	TGVQV	9, 10, 11
3	TEVQV	9, 10, 11
4	TAVQV1*	9, 10, 11
5	Functional Tests	7, 8

### MILITARY BURN-IN

Military burn-in is in accordance with the current revision of MIL-STD-883, Test Method 1015, Conditions A through E. Test conditions are selected at AMD's option.

\*Power-switched versions only (Am27PSXXX)

# Am27S184/185/PS185

8,192-Bit (2048 x 4) Bipolar PROM

Am27S184/185/PS185

## DISTINCTIVE CHARACTERISTICS

- Ultra-fast access time "A" version (35 ns Max.) — Fast access time Standard version (50 ns Max.) — allow tremendous system speed improvements
- Platinum-Silicide fuses guarantee high reliability, fast programming and exceptionally high programming yields (typ > 98%)
- AC performance is factory tested utilizing programmed test words and columns
- Voltage and temperature compensated providing extremely flat AC performance over military range
- Member of generic PROM series utilizing standard programming algorithm

## GENERAL DESCRIPTION


The Am27S184/185 (2048-words by 4-bits) is a Schottky TTL Programmable Read-Only Memory (PROM).

This device is available in both open-collector (Am27S184) and three-state (Am27S185) output versions. These outputs are compatible with low-power Schottky bus standards capable of satisfying the requirements of a variety of

microprogrammable controls, mapping functions, code conversion, or logic replacement. Easy-word depth expansion is facilitated by an active LOW ( $\bar{G}$ ) output enable.

This device is also offered in a low-power, three-state version, the Am27LS185, as well as a power-switched three-state version.




## BLOCK DIAGRAM



## PRODUCT SELECTOR GUIDE


Open-Collector Part Number	27S184A		27S184					
Three-State Part Number	27S185A		27S185		27LS185		27PS185	
Address Access Time	35 ns	45 ns	50 ns	55 ns	60 ns	65 ns	50 ns	55 ns
Operating Range	C	M	C	M	C	M	C	M

## CONNECTION DIAGRAMS Top View



Note: Pin 1 is marked for orientation.

## LOGIC SYMBOL



\*E nomenclature applies only to Am27PS power-switched versions.


2

## ORDERING INFORMATION

### Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:

- A. Device Number**
- B. Speed Option** (if applicable)
- C. Package Type**
- D. Temperature Range**
- E. Optional Processing**
- F. Alternate Packaging Option**



#### Valid Combinations

AM27S184	PC, PCB, DC DCB, FC, FCB, LC, LCB, LC-S, LCB-S
AM27S184A	
AM27S185	
AM27S185A	
AM27PS185	PC, PCB, DC, DCB, LC, LCB, LC-S, LCB-S
AM27LS185	

#### Valid Combinations


Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

# ORDERING INFORMATION

## APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. CPL (Controlled Products List) products are processed in accordance with MIL-STD-883C, but are inherently non-compliant because of package, solderability, or surface treatment exceptions to those specifications. The order number (Valid Combination) for APL products is formed by a combination of:

- A. Device Number**
- B. Speed Option** (if applicable)
- C. Device Class**
- D. Package Type**
- E. Lead Finish**



2

Valid Combinations	
AM27S184	/BVA, /BYC, /BUC, /B3C,
AM27S184A	
AM27S185	
AM27S185A	
AM27PS185	
AM27LS185	

### Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

## PIN DESCRIPTION

### **A<sub>0</sub>–A<sub>10</sub> Address Inputs**

The 11-bit field presented at the address inputs selects one of 2,048 memory locations to be read from.

### **Q<sub>0</sub>–Q<sub>3</sub> Data Output Port**

The outputs whose state represents the data read from the selected memory locations.

### **$\overline{G}/E^*$ Output Enable**

Provides direct control of the Q-output buffers. Outputs disabled forces all open-collector outputs to an OFF state

and all three-state outputs to a floating or high-impedance state.

Enable =  $\overline{G}/E^*$

Disable = G/E\*

### **V<sub>CC</sub> Device Power Supply Pin**

The most positive of the logic power supply pins.

### **GND Device Power Supply Pin**

The most negative of the logic power supply pins.

## FUNCTIONAL DESCRIPTION

### **Power Switching**

The Am27PS185 is a power switched device. When the chip is selected, important internal currents increase from small idling or standby values to their larger selected values. This transition occurs very rapidly, meaning that access times from the powered-down state are only slightly slower than from the powered-up state. Deselected, I<sub>CC</sub> is reduced to half its full operating amount. Due to this unique feature, there are special considerations which should be followed in order to optimize performance:

1. When the Am27PS185 is selected by a low level on  $\overline{CS}$ , a current surge is placed on the V<sub>CC</sub> supply due to the power-up feature. In order to minimize the effects of this current transient, it is recommended that a 0.1  $\mu$ f ceramic capacitor be connected from pin 18 to pin 9 at each device. (See Figure 1.)
2. Address access time (TAVQV1) can be optimized if a chip enable set-up time (TEVAV) of greater than 25 ns is observed. Negative set-up times on chip enable (TEVAV=t10) should be avoided. (For typical and worse case characteristics see Figures 2A and 2B.)

\* $\overline{E}$  Nomenclature applies only to Am27PS power-switched versions.

## ABSOLUTE MAXIMUM RATINGS

Storage Temperature .....	-65 to +150°C
Ambient Temperature with Power Applied .....	-55 to +125°C
Supply Voltage .....	-0.5 V to +7.0 V
DC Voltage Applied to Outputs (Except During Programming) .....	-0.5 V to +V <sub>CC</sub> Max.
DC Voltage Applied to Outputs During Programming .....	21 V
Output Current into Outputs During Programming (Max. Duration of 1 sec) .....	250 mA
DC Input Voltage .....	-0.5 V to +5.5 V
DC Input Current .....	-30 mA to +5 mA

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

## OPERATING RANGES

Commercial (C) Devices	Temperature .....	0 to +75°C
	Supply Voltage .....	+4.75 V to +5.25 V
Military (M) Devices	Temperature .....	-55 to +125°C
	Supply Voltage .....	+4.5 V to +5.5 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

\*Military product 100% tested at T<sub>C</sub> = +25°C, +125°C, and -55°C.

## DC CHARACTERISTICS over operating range unless otherwise specified\*

Parameter Symbol	Parameter Description	Test Conditions	Min.	Typ.	Max.	Units
V <sub>OH</sub> (Note 1)	Output HIGH Voltage	V <sub>CC</sub> = Min., I <sub>OH</sub> = -2.0 mA V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	2.4			Volts
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = Min., I <sub>OL</sub> = 16 mA V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>			0.50	Volts
V <sub>IH</sub>	Input HIGH Level	Guaranteed input logical HIGH voltage for all inputs (Note 2)	2.0			Volts
V <sub>IL</sub>	Input LOW Level	Guaranteed input logical LOW voltage for all inputs (Note 2)			0.8	Volts
I <sub>IL</sub>	Input LOW Current	V <sub>CC</sub> = Max., V <sub>IN</sub> = 0.45 V			-0.250	mA
I <sub>IH</sub>	Input HIGH Current	V <sub>CC</sub> = Max., V <sub>IN</sub> = V <sub>CC</sub>			40	μA
I <sub>SC</sub> (Note 1)	Output Short Circuit Current	V <sub>CC</sub> = Max. V <sub>OUT</sub> = 0.0 V (Note 3)	STD, LS devices	-20	-90	mA
			PS devices	-15	-90	
I <sub>CC</sub>	Power Supply Current	All inputs = GND V <sub>CC</sub> = Max.	STD, PS devices		150	mA
			LS devices		125	
V <sub>I</sub>	Input Clamp Voltage	V <sub>CC</sub> = Min., I <sub>IN</sub> = -18 mA			-1.2	Volts
I <sub>CEX</sub>	Output Leakage Current	V <sub>CC</sub> = Max. V <sub>G</sub> = 2.4 V	V <sub>O</sub> = V <sub>CC</sub>		40	μA
			V <sub>O</sub> = 0.4 V		-40	
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = 2.0 V @ f = 1 MHz (Note 4)		5.0		pF
C <sub>OUT</sub>	Output Capacitance	V <sub>OUT</sub> = 2.0 V @ f = 1 MHz (Note 4)		8.0		

Notes: 1. This applies to three-state devices only.

2. These are absolute voltages with respect to device ground pin and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.


3. Not more than one output should be shorted at a time. Duration of the short circuit test should not be more than one second.

4. These parameters are not 100% tested, but are periodically sampled.

\*See the last page of this spec for Group A Subgroup Testing information.


## TYPICAL DC and AC CHARACTERISTICS

**Typical  $I_{VCC}$  Current Surge without  $0.1 \mu F$**   
 ( $I_{VCC}$  is Current Supplied by  $V_{CC}$  Power Supply)




OP001221

**Typical  $I_{VCC}$  Current Surge without  $0.1 \mu F$**   
 ( $I_{VCC}$  is Current Supplied by  $V_{CC}$  Power Supply)




OP001231

Figure 1.  $I_{CC}$  Current



OP001191

Figure 2A. TAVQV vs TEVAV (Am27PS191/291)




OP001201

Figure 2B. TEVGV vs TAVEV



## SWITCHING TEST CIRCUIT



## KEY TO SWITCHING WAVEFORMS

WAVEFORM	INPUTS	OUTPUTS
	MUST BE STEADY	WILL BE STEADY
	MAY CHANGE FROM H TO L	WILL BE CHANGING FROM H TO L
	MAY CHANGE FROM L TO H	WILL BE CHANGING FROM L TO H
	DON'T CARE; ANY CHANGE PERMITTED	CHANGING; STATE UNKNOWN
	DOES NOT APPLY	CENTER LINE IS HIGH IMPEDANCE "OFF" STATE

KS000010

- Notes: 1. TAVQV is tested with switch  $S_1$  closed and  $C_L = 50$  pF.  
 2. For open-collector outputs, TGQVZ and TGVQV are tested with  $S_1$  closed to the 1.5 V output level.  $C_L = 50$  pF.  
 3. For three-state outputs, TGQVZ is tested with  $C_L = 50$  pF to the 1.5 V level:  $S_1$  is open for high-impedance to HIGH tests and closed for high-impedance to LOW tests. TGVQV is tested with  $C_L = 5$  pF. HIGH to high-impedance tests are made to an output steady state HIGH voltage  $-0.5$  V with  $S_1$  open; LOW to high-impedance tests are made to the steady state LOW  $+0.5$  V level with  $S_1$  closed.

2

## SWITCHING CHARACTERISTICS over operating range unless otherwise specified\*


No.	Parameter Symbol	Parameter Description	Version	27S Version		27PS Version		Units
				COM'L		MIL		
				Min.	Max.	Min.	Max.	
1	TAVQV	Address Valid to Output Valid Access Time	A	35	45			ns
			STD	50	55	50	55	
			LS	60	65			
2	TGVQZ	Delay from Output Enable Valid to Output Hi-Z	A	25	30			ns
			STD	25	30	25	30	
			LS	25	30			
3	TGVQV	Delay from Output Enable Valid to Output Valid	A	25	30			ns
			STD	25	30	60	65	
			LS	25	30			
4	TAVQV1	Power Switched Address Valid to Output Valid Access Time (Am27PS Versions only)	A					ns
			STD			60	65	

See also Switching Test Circuit.

- Notes: 1. Tests are performed with input transition time of 5 ns or less, timing reference levels of 1.5 V, and input pulse levels of 0 to 3.0 V.  
 2. TGVQZ is measured at steady state HIGH output voltage  $-0.5$  V and steady state LOW output voltage  $+0.5$  V output levels.

\*See the last page of this spec for Group A Subgroup Testing information.

## SWITCHING WAVEFORMS



WF021620

## GROUP A SUBGROUP TESTING

### DC CHARACTERISTICS

Parameter Symbol	Subgroups
V <sub>OH</sub>	1, 2, 3
V <sub>OL</sub>	1, 2, 3
V <sub>IH</sub>	1, 2, 3
V <sub>IL</sub>	1, 2, 3
I <sub>IL</sub>	1, 2, 3
I <sub>IH</sub>	1, 2, 3
I <sub>SC</sub>	1, 2, 3
I <sub>CC</sub>	1, 2, 3
I <sub>CEX</sub>	1, 2, 3

### SWITCHING CHARACTERISTICS

No.	Parameter Symbol	Subgroups
1	TAVQV	9, 10, 11
2	TGVQZ	9, 10, 11
3	TGVQV	9, 10, 11
4	TAVQV1	9, 10, 11
5	Functional Tests	7, 8

### MILITARY BURN-IN

Military burn-in is in accordance with the current revision of MIL-STD-883, Test Method 1015, Conditions A through E. Test conditions are selected at AMD's option.

# Am27S190/27S191/PS191/LS191 Am27S290/27S291/PS291/LS291

16,384-Bit (2048 x 8) Bipolar PROM

## DISTINCTIVE CHARACTERISTICS

- Fast access time allows high system speed
- 50% power savings on deselected parts — enhances reliability through total system heat reduction (27PS devices)
- Plug in replacement for industry standard product — no board changes required
- Platinum-Silicide fuses guarantee high reliability, fast programming and exceptionally high programming yields (typ > 98%)
- Voltage and temperature compensated providing extremely flat AC performance over military range
- Rapid recovery from power-down state provides minimum delay (27PS devices)

## GENERAL DESCRIPTION


The Am27S190/191 (2048-words by 8-bits) is a Schottky TTL Programmable Read-Only Memory (PROM).

This device is available in both open-collector (Am27S190) and three-state (Am27S191) output versions. These outputs are compatible with low-power Schottky bus standards capable of satisfying the requirements of a variety of microprogrammable controls, mapping functions, code conversion, or logic replacement. Easy word-depth expansion

is facilitated by both active LOW ( $\overline{G}_1$ ) and active HIGH ( $G_2$  and  $G_3$ ) output enables.

This device is also available in 300-mil, lateral center DIP (Am27S290/27S291). Additionally, this device is offered in a low-power, three-state version, the Am27LS191 and Am27LS291, as well as a power-switched, three-state version, the Am27PS191 and Am27PS291.

## BLOCK DIAGRAM



\*E nomenclature applies to the power-switched versions only (Am27PSXXX).

## PRODUCT SELECTOR GUIDE


Open-Collector Part Number	-		Am27S190A, Am27S290A		Am27S190, Am27S290		-		-		-	
Three-State Part Number	Am27S191SA, Am27S291SA		Am27S191A, Am27S291A		Am27S191, Am27S291		Am27LS191*, Am27LS291*		Am27PS191A, Am27PS291A		Am27PS191, Am27PS291	
Address Access Time (ns)	20	30	35	50	50	65	35	45	50	65	65	75
Operating Range	C	M	C	M	C	M	C	M	C	M	C	M

\*Advance Information applies only to "SA" version.


## CONNECTION DIAGRAMS

### Top View


DIP\*



CD000391



CD009510




CD000401

\*Also offered in a 300-mil DIP and a 24-pin Flatpack. Connections are identical to those listed here for the 600-mil DIP.

Note: Pin 1 is marked for orientation.

## LOGIC SYMBOL



LS000031

\*E nomenclature applies to the power-switched versions only (Am27PSXXX).


## ORDERING INFORMATION (Cont'd.)

(Am27S190/27S191/27PS191/27LS191)

### Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:

- A. Device Number**
- B. Speed Option** (if applicable)
- C. Package Type**
- D. Temperature Range**
- E. Optional Processing**
- F. Alternate Packaging Option**



Valid Combinations	
AM27S190	PC, PCB, DC, DCB, LC, LCB, LC-S, LCB-S
AM27S190A	
AM27S191	
AM27S191A	
AM27S191SA	
AM27PS191	
AM27PS191A	
AM27LS191A	

#### Valid Combinations


Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

## ORDERING INFORMATION

### APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. CPL (Controlled Products List) products are processed in accordance with MIL-STD-883C, but are inherently non-compliant because of package, solderability, or surface treatment exceptions to those specifications. The order number (Valid Combination) for APL products is formed by a combination of:

- A. Device Number**
- B. Speed Option** (if applicable)
- C. Device Class**
- D. Package Type**
- E. Lead Finish**



Valid Combinations	
AM27S190	/BJA, /BKA, /BUC, /B3C
AM27S190A	
AM27S191	
AM27S191A	
AM27S191SA	
AM27PS191	
AM27PS191A	
AM27LS191A	

#### Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.


## ORDERING INFORMATION

(Am27S290/27S291/27PS291/27LS291)

### Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:

- A. Device Number**
- B. Speed Option** (if applicable)
- C. Package Type**
- D. Temperature Range**
- E. Optional Processing**



2

Valid Combinations	
AM27S290	PC, PCB, DC, DCB
AM27S290A	
AM27S291	
AM27S291A	
AM27S291SA	
AM27PS291	
AM27PS291A	
AM27LS291A	

#### Valid Combinations


Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

# ORDERING INFORMATION

## APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. CPL (Controlled Products List) products are processed in accordance with MIL-STD-883C, but are inherently non-compliant because of package, solderability, or surface treatment exceptions to those specifications. The order number (Valid Combination) for APL products is formed by a combination of:

- A. Device Number**
- B. Speed Option** (if applicable)
- C. Device Class**
- D. Package Type**
- E. Lead Finish**



Valid Combinations	
AM27S290	/BLA
AM27S290A	
AM27S291	
AM27S291A	
AM27S291SA	
AM27PS291	
AM27PS291A	
AM27LS291A	

### Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.



## PIN DESCRIPTION

### **A<sub>0</sub> - A<sub>10</sub> Address Inputs**

The 11-bit field presented at the address inputs selects one of 2048 memory locations to be read from.

### **Q<sub>0</sub> - Q<sub>7</sub> Data Output Port**

The outputs whose state represents the data read from the selected memory locations.

### **$\overline{G_1}$ , G<sub>2</sub>, G<sub>3</sub> Output Enable**

Provides direct control of the Q-output buffers. Outputs disabled forces all open-collector outputs to an "OFF" state

and all three-state outputs to a floating or high-impedance state.

$$\text{Enable} = \overline{G_1} \cdot G_2 \cdot G_3$$

$$\begin{aligned} \text{Disable} &= \overline{G_1} \cdot \overline{G_2} \cdot \overline{G_3} \\ &= G_1 + \overline{G_2} + \overline{G_3} \end{aligned}$$

### **V<sub>CC</sub> Device Power Supply Pin**

The most positive of the logic power supply pins.

### **GND Device Power Supply Pin**

The most negative of the logic power supply pins.

## FUNCTIONAL DESCRIPTION

### Notes on Power Switching

The Am27PS191 and Am27PS291 are power-switched devices. When the chip is selected, important internal currents increase from small idling or standby values to their larger selected values. This transition occurs very rapidly, meaning that access times from the powered-down state are only slightly slower than from the powered-up state. Deselected, I<sub>CC</sub> is reduced to less than half its full operating amount. Due to this unique feature, there are special considerations which should be followed in order to optimize performance:

1. When the Am27PS191 and Am27PS291 are selected, a current surge is placed on the V<sub>CC</sub> supply due to the power-up feature. In order to minimize the effects of this current transient, it is recommended that a 0.1 μf ceramic capacitor be connected from pin 24 to pin 12 at each device. (See Figure 1.)
2. Address access time (TAVQV) can be optimized if a chip enable set-up time (TEVAV) of greater than 25ns is observed. Negative set-up times on chip enable (TEVAV < 0) should be avoided. (For typical and worse case characteristics, see Figures 2A and 2B.)

## ABSOLUTE MAXIMUM RATINGS

Storage Temperature ..... -65 to +150°C  
 Ambient Temperature with  
 Power Applied ..... -55 to +125°C  
 Supply Voltage ..... -0.5 V to +7.0 V  
 DC Voltage Applied to Outputs  
 (Except During Programming) ..... -0.5 V to +V<sub>CC</sub> Max.  
 DC Voltage Applied to Outputs  
 During Programming ..... 21 V  
 Output Current into Outputs During  
 Programming (Max. Duration of 1 sec) ..... 250 mA  
 DC Input Voltage ..... -0.5 V to +5.5 V  
 DC Input Current ..... -30 mA to +5 mA

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

## OPERATING RANGES

Commercial (C) Devices  
 Temperature, T<sub>A</sub> ..... 0 to +70°C  
 Supply Voltage ..... +4.75 V to +5.25 V  
 Military (M) Devices\*  
 Temperature, T<sub>C</sub> ..... -55 to +125°C  
 Supply Voltage ..... +4.5 V to +5.5 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

\*Military product 100% tested at T<sub>C</sub> = 25°C, 125°C, and -55°C.

## DC CHARACTERISTICS over operating range unless otherwise specified\*


Parameter Symbol	Parameter Description	Test Conditions	Min.	Typ.	Max.	Units
V <sub>OH</sub> (Note 1)	Output HIGH Voltage	V <sub>CC</sub> = Min., I <sub>OH</sub> = -2.0 mA V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	2.4			Volts
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = Min., I <sub>OL</sub> = 16 mA V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>			0.50	Volts
V <sub>IH</sub>	Input HIGH Level	Guaranteed input logical HIGH voltage for all inputs (Note 3)	2.0			Volts
V <sub>IL</sub>	Input LOW Level	Guaranteed input logical LOW voltage for all inputs (Note 3)			0.8	Volts
I <sub>IL</sub>	Input LOW Current	V <sub>CC</sub> = Max., V <sub>IN</sub> = 0.45 V			-0.250	mA
I <sub>IH</sub>	Input HIGH Current	V <sub>CC</sub> = Max., V <sub>IN</sub> = V <sub>CC</sub>			40	μA
I <sub>SC</sub>	Output Short-Circuit Current	V <sub>CC</sub> = Max., V <sub>OUT</sub> = 0.0 V (Note 1)	COM'L -20 MIL -15		-90 -90	mA
I <sub>CC</sub>	Power Supply Current	All inputs = GND, V <sub>CC</sub> = Max.	27S Devices		185	mA
			27LS Devices		90	
I <sub>CCD</sub> (27PS Devices Only)	Power Down Supply Current	All inputs = GND			80	
V <sub>I</sub>	Input Clamp Voltage	V <sub>CC</sub> = Min., I <sub>IN</sub> = -18 mA			-1.2	Volts
I <sub>CEX</sub>	Output Leakage Current	V <sub>CC</sub> = Max., V <sub>G1</sub> = 2.4 V	V <sub>O</sub> = V <sub>CC</sub> V <sub>O</sub> = 0.4 V		40 -40	μA
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = 2.0 V @ f = 1 MHz (Note 2)		4.0		pF
C <sub>OUT</sub>	Output Capacitance	V <sub>OUT</sub> = 2.0 V @ f = 1 MHz (Note 2)		8.0		

- Notes: 1. Not more than one output should be shorted at a time. Duration of the short-circuit test should not be more than one second.  
 2. These parameters are not 100% tested, but are periodically sampled.  
 3. These are absolute voltages with respect to device ground pin and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.

\*See the last page of this spec for Group A Subgroup Testing information.


## TYPICAL DC and AC OPERATING CHARACTERISTICS

Typical  $I_{VCC}$  Current Surge without  $0.1 \mu F$   
( $I_{VCC}$  is Current Supplied by  $V_{CC}$  Power Supply)




OP001221

Typical  $I_{VCC}$  Current Surge without  $0.1 \mu F$   
( $I_{VCC}$  is Current Supplied by  $V_{CC}$  Power Supply)




OP001231

Figure 1.  $I_{CC}$  Current



OP001191


Figure 2A. TAVQV vs TEVAV (Am27PS191/291)



OP001201

Figure 2B. TEVQV vs TAVEV

## SWITCHING TEST CIRCUIT



## KEY TO SWITCHING WAVEFORMS

WAVEFORM	INPUTS	OUTPUTS
	MUST BE STEADY	WILL BE STEADY
	MAY CHANGE FROM H TO L	WILL BE CHANGING FROM H TO L
	MAY CHANGE FROM L TO H	WILL BE CHANGING FROM L TO H
	DON'T CARE; ANY CHANGE PERMITTED	CHANGING; STATE UNKNOWN
	DOES NOT APPLY	CENTER LINE IS HIGH IMPEDANCE "OFF" STATE

KS000010


## SWITCHING CHARACTERISTICS over operating range unless otherwise specified\*

No.	Parameter Symbol	Parameter Description	Version	Am27S Version		Am27PS Version		Units
				COM'L	MIL	COM'L	MIL	
				Max.	Max.	Max.	Max.	
1	TAVQV	Address Valid to Output Valid Access Time	SA*	20	30			ns
			A	35	50	50	65	
			STD	50	65	65	75	
			LS	35	45			
2	TGVQZ TEVQZ	Delay from Output Enable Valid to Output Hi-Z	SA*	15	20			ns
			A	25	30	25	30	
			STD	25	30	35	45	
			LS	20	25			
3	TGVQV TEVQV	Delay from Output Enable Valid to Output Valid	SA*	15	20			ns
			A	25	30	65	75	
			STD	25	30	80	90	
			LS	20	25			
4	TAVQV1	Power-Switched Address Valid to Output Valid Access Time (Am27PS Versions only)	A			65	75	ns
			STD			80	90	

See also Switching Test Circuits.

- Notes: 1. Tests are performed with input transition time of 5 ns or less, timing reference levels of 1.5 V, and input pulse levels of 0 to 3.0 V.  
 2. TGVQZ is measured at steady state HIGH output voltage -0.5 V and steady state LOW output voltage +0.5 V output levels.  
 3. TAVQV is tested with switch  $S_1$  closed and  $C_L = 50$  pF.  
 4. TGVQV is tested with  $C_L = 50$  pF to the 1.5 V level;  $S_1$  is open for high impedance to HIGH tests and closed for high impedance to LOW tests. TGVQZ is tested with  $C_L = 5$  pF. HIGH to high impedance tests are made with  $S_1$  open to an output voltage of steady state HIGH -0.5 V with  $S_1$  open; LOW-to-high impedance tests are made to the steady state LOW +0.5 V level with  $S_1$  closed.

## SWITCHING WAVEFORMS



WF021570

\*See the last page of this spec for Group A Subgroup Testing information.

## GROUP A SUBGROUP TESTING

### DC CHARACTERISTICS

Parameter Symbol	Subgroups	Parameter Symbol	Subgroups
V <sub>OH</sub>	1, 2, 3	I <sub>IH</sub>	1, 2, 3
V <sub>OL</sub>	1, 2, 3	I <sub>sc</sub>	1, 2, 3
V <sub>IH</sub>	1, 2, 3	I <sub>cc</sub>	1, 2, 3
V <sub>IL</sub>	1, 2, 3	I <sub>CEX</sub>	1, 2, 3
I <sub>IL</sub>	1, 2, 3	I <sub>CCD</sub> *	1, 2, 3

2

### SWITCHING CHARACTERISTICS

No.	Parameter Symbol	Subgroups
1	TAVQV	9, 10, 11
2	TGVQZ	9, 10, 11
2	TEVQZ	9, 10, 11
3	TGVQV	9, 10, 11
3	TEVQV	9, 10, 11
4	TAVQV1*	9, 10, 11
	Functional Tests	7, 8

\*Power-switched versions only (Am27PSXXX).

### MILITARY BURN-IN

Military burn-in is in accordance with the current revision of MIL-STD-883, Test Method 1015, Conditions A through E. Test conditions are selected at AMD's option.

# Am27S20/21

1,024-Bit (256 x 4) Bipolar PROM

Am27S20/21

## DISTINCTIVE CHARACTERISTICS

- High speed
- Highly reliable, ultra-fast programming Platinum-Silicide fuses
- High programming yield
- Low-current PNP inputs
- High-current open-collector and three-state outputs
- Fast chip select


## GENERAL DESCRIPTION

The Am27S20/21 (256 words by 4-bits) is a Schottky TTL Programmable Read-Only Memory (PROM).

This device is available in both open-collector (Am27S20) and three-state (Am27S21) output versions. These outputs

are compatible with low-power Schottky bus standards capable of satisfying the requirements of a variety of microprogrammable controls, mapping functions, code version, or logic replacement. Easy word-depth expansion is facilitated by active LOW ( $\overline{G}_1$  and  $\overline{G}_2$ ) output enables.

## BLOCK DIAGRAM





## PRODUCT SELECTOR GUIDE

Open-Collector Part Number	27S20A		27S20	
Three-State Part Number	27S21A		27S21	
Address Access Time	30 ns	40 ns	45 ns	60 ns
Operating Range	C	M	C	M

Publication # 03206 Rev. C Amendment /0  
Issue Date: May 1986

## CONNECTION DIAGRAMS Top View


DIPs\*



\*Also available in 16-Pin Flatpack. Connections identical to DIPs.

Note: Pin 1 is marked for orientation.

## LOGIC SYMBOL




2

## ORDERING INFORMATION (Cont'd.)

### Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:

- A. Device Number**
- B. Speed Option** (if applicable)
- C. Package Type**
- D. Temperature Range**
- E. Optional Processing**



Valid Combinations	
AM27S20	DC, DCB, PC, PCB, LC, LCB
AM27S20A	
AM27S21	
AM27S21A	

#### Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.




## ORDERING INFORMATION

### APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. CPL (Controlled Products List) products are processed in accordance with MIL-STD-883C, but are inherently non-compliant because of package, solderability, or surface treatment exceptions to those specifications. The order number (Valid Combination) for APL products is formed by a combination of:

- A. Device Number**
- B. Speed Option** (if applicable)
- C. Device Class**
- D. Package Type**
- E. Lead Finish**



Valid Combinations	
AM27S20	/BEA, /BFA /B2C
AM27S20A	
AM27S21	
AM27S21A	

#### Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

## PIN DESCRIPTION

### A<sub>0</sub> - A<sub>7</sub> Address Inputs (Inputs)

The 8-bit field presented at the address inputs selects one of 256 memory locations to be read from.

### Q<sub>0</sub> - Q<sub>3</sub> Data Output Port (Outputs)

The output whose state represents the data read from the selected memory locations.

### $\overline{G}_1$ , $\overline{G}_2$ Output Enable

Provides direct control of the Q output buffers. Outputs disabled force all open-collector outputs to an OFF state

and all three-state outputs to a floating or high-impedance state.

$$\text{Enable} = \overline{G}_1 \cdot \overline{G}_2$$

$$\text{Disable} = \overline{G}_1 \cdot \overline{G}_2 = G_1 + G_2$$

### V<sub>CC</sub> Device Power Supply Pin

The most positive of the logic power supply pins.

### GND Device Power Supply Pin


The most negative of the logic power supply pins.

## FUNCTIONAL DESCRIPTION

### Applying The Am27S20 and Am27S21

Typical application of the Am27S20 and Am27S21 is shown below. The Am27S20 and the Am27S21 are employed as mapping ROMs in a microprogram computer control unit. The eight-bit macroinstruction from main memory is brought into the A<sub>0</sub> - A<sub>7</sub> inputs of the mapping ROM array. The instruction is mapped into a 12-bit address space with each PROM output

supplying 4 bits. The 12 bits of address are then supplied to the "D" inputs of the Am2910 as a possible next address source for microprogram memory. The  $\overline{MAP}$  output of the Am2910 is connected to the  $\overline{G}_1$  input of the Am27S20/21 such that when the  $\overline{G}_1$  input is HIGH, the outputs of the PROMs are either HIGH in the case of the Am27S20 or in the three-state mode in the case of the Am27S21. In both cases the  $\overline{G}_2$  input is grounded; thus data from other sources are free to drive the D inputs of the Am2910 when  $\overline{MAP}$  is HIGH.



AF000231

Figure 1. Microprogramming Instruction Mapping

## ABSOLUTE MAXIMUM RATINGS

Storage Temperature .....	-65 to +150°C
Ambient Temperature with Power Applied .....	-55 to +125°C
Supply Voltage .....	-0.5 V to +7.0 V
DC Voltage Applied to Outputs (Except During Programming) .....	-0.5 V to +V <sub>CC</sub> Max.
DC Voltage Applied to Outputs During Programming .....	21 V
Output Current into Outputs During Programming (Max. Duration of 1 sec) .....	250 mA
DC Input Voltage .....	-0.5 V to +5.5 V
DC Input Current .....	-30 mA to +5 mA

Stresses above those listed under **ABSOLUTE MAXIMUM RATINGS** may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

## OPERATING RANGES

Commercial (C) Devices	
Temperature (T <sub>A</sub> ) .....	0 to +75°C
Supply Voltage .....	+4.75 V to +5.25 V
Military (M) Devices*	
Temperature (T <sub>C</sub> ) .....	-55 to +125°C
Supply Voltage .....	+4.5 V to +5.5 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

\*Military products 100% tested at -55°C, 25°C, and 125°C.

## DC CHARACTERISTICS over operating range unless otherwise specified\*

Parameter Symbol	Parameter Description	Test Conditions	Min.	Max.	Units
V <sub>OH</sub> (Note 1)	Output HIGH Voltage	V <sub>CC</sub> = Min., I <sub>OH</sub> = -2.0 mA V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	2.4		Volts
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = Min., I <sub>OL</sub> = 16 mA V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>		0.45	Volts
V <sub>IH</sub>	Input HIGH Level	Guaranteed input logical HIGH voltage for all inputs (Note 2)	2.0		Volts
V <sub>IL</sub>	Input LOW Level	Guaranteed input logical LOW voltage for all inputs (Note 2)		0.8	Volts
I <sub>IL</sub>	Input LOW Current	V <sub>CC</sub> = Max., V <sub>IN</sub> = 0.45 V		-0.250	mA
I <sub>IH</sub>	Input HIGH Current	V <sub>CC</sub> = Max., V <sub>IN</sub> = 2.7 V		25	μA
I <sub>SC</sub> (Note 1)	Output Short Circuit Current	V <sub>CC</sub> = Max., V <sub>OUT</sub> = 0.0V (Note 3)	-20	-90	mA
I <sub>CC</sub>	Power Supply Current	All inputs = GND, V <sub>CC</sub> = Max.	130	mA	
V <sub>I</sub>	Input Clamp Voltage	V <sub>CC</sub> = Min., I <sub>IN</sub> = -18 mA		-1.2	Volts
I <sub>CEX</sub>	Output Leakage Current	V <sub>CC</sub> = Max., V <sub>G1</sub> = 2.4 V			μA
		(Note 1)		V <sub>O</sub> = V <sub>CC</sub> V <sub>O</sub> = 0.4 V	



- Notes: 1. This applies to three-state devices only.  
 2. These are absolute voltages with respect to device ground pin and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.  
 3. Not more than one output should be shorted at a time. Duration of the short circuit should not be more than one second.  
 4. These parameters are not 100% tested, but are periodically sampled.  
 \* See the last page of this spec for Group A Subgroup Testing information.

## Capacitance

Parameter Symbol	Parameter Description	Test Conditions	Typ.	Units
C <sub>IN</sub>	Input Capacitance	V <sub>CC</sub> = 5.00 V., T <sub>A</sub> = 25°C V <sub>IN</sub> /V <sub>OUT</sub> = 2.0 V. @ f = 1 MHz	4	pF
C <sub>OUT</sub>	Output Capacitance		8	

## SWITCHING TEST CIRCUITS

## KEY TO SWITCHING WAVEFORMS



WAVEFORM	INPUTS	OUTPUTS
	MUST BE STEADY	WILL BE STEADY
	MAY CHANGE FROM H TO L	WILL BE CHANGING FROM H TO L
	MAY CHANGE FROM L TO H	WILL BE CHANGING FROM L TO H
	DON'T CARE: ANY CHANGE PERMITTED	CHANGING: STATE UNKNOWN
	DOES NOT APPLY	CENTER LINE IS HIGH IMPEDANCE "OFF" STATE

KS000010

### A. Output Load for all tests except TGVQZ

### B. Output Load for TGVQZ

- Notes: 1. All device test loads should be located within 2" of device output pin.  
 2. S<sub>1</sub> is open for Output Data HIGH to Hi-Z and Hi-Z to Output Data HIGH tests. S<sub>1</sub> is closed for all other AC tests.  
 3. Load capacitance includes all stray and fixture capacitance.

## SWITCHING CHARACTERISTICS over operating range unless otherwise specified\*


No.	Parameter Symbol	Parameter Description	"A" Version				Standard Version				Units
			COM'L		MIL		COM'L		MIL		
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
1	TAVQV	Address Valid to Output Valid Access Time		30		40		45		60	ns
2	TGVQZ	Delay from Output Enable Valid to Output Hi-Z		20		25		20		30	ns
3	TGVQV	Delay from Output Enable Valid to Output Valid		20		25		20		30	ns

See also Switching Test Circuits.

- Notes: 1. Tests are performed with input transition time of 5 ns or less, timing reference levels of 1.5 V, and input pulse levels of 0 to 3.0 V using test load in A under Switching Test Circuits.  
 2. TGVQZ is measured at steady state HIGH output voltage -0.5 V and steady state LOW output voltage +0.5 V output levels using the test load in B under Switching Test Circuits.

\*See the last page of this spec for Group A Subgroup Testing information.

## SWITCHING WAVEFORMS



WF021170

## GROUP A SUBGROUP TESTING

### DC CHARACTERISTICS

Parameter Symbol	Subgroups
V <sub>OH</sub>	1, 2, 3
V <sub>OL</sub>	1, 2, 3
V <sub>IH</sub>	1, 2, 3
V <sub>IL</sub>	1, 2, 3
I <sub>IH</sub>	1, 2, 3
I <sub>IH</sub>	1, 2, 3
I <sub>SC</sub>	1, 2, 3
I <sub>CC</sub>	1, 2, 3
I <sub>CEX</sub>	1, 2, 3

### SWITCHING CHARACTERISTICS

No.	Parameter Symbol	Subgroups
1	TAVQV	9, 10, 11
2	TGVQZ	9, 10, 11
3	TGVQV	9, 10, 11
	Functional Tests	7, 8

### MILITARY BURN-IN

Military burn-in is in accordance with the current revision of MIL-STD-883, Test Method 1015, Conditions A through E. Test conditions are selected at AMD's option.

# Am27S25

4096-Bit (512 x 8) Bipolar Registered PROM  
With  $\overline{\text{Preset}}$  and  $\overline{\text{Clear}}$  Inputs

## DISTINCTIVE CHARACTERISTICS

- 'SA' version offers ultrafast AC performance (25 ns set-up and 12 ns clock-to-output)
- On-chip edge-triggered registers — ideal for pipelined microprogrammed systems
- Versatile synchronous and asynchronous enables for simplified word expansion
- Buffered common  $\overline{\text{Preset}}$  ( $\overline{\text{PS}}$ ) and  $\overline{\text{Clear}}$  ( $\overline{\text{CR}}$ ) inputs
- Slim, 24-pin, 300-mil lateral center package occupies approximately 1/3 the board space required by standard discrete PROM and register
- Consumes approximately 1/2 the power of separate PROM/register combination for improved system reliability
- Platinum-Silicide fuses guarantee high reliability, fast programming, and exceptionally high programming yields (typ > 98%)

## GENERAL DESCRIPTION

The Am27S25 (512 words by 8 bits) is a fully decoded, Schottky array, TTL Programmable Read-Only Memory (PROM), incorporating D-type master-slave data registers on chip. This device has three-state outputs compatible with low-power Schottky bus standards capable of satisfying the requirements of a variety of microprogrammable controls and state machines.


This device contains an 8-bit parallel data register in the array-to-output path which allows PROM data to be stored while other data is being addressed. This meets the

requirements for pipelined microprogrammable control stores where instruction execute and instruction fetch are performed in parallel.

To offer the system designer maximum flexibility, this device contains both asynchronous and synchronous output enables as well as common asynchronous preset and clear register controls.

Upon power-up the outputs ( $Q_0 - Q_7$ ) will be in a floating or high-impedance state.

## BLOCK DIAGRAM




## PRODUCT SELECTOR GUIDE


Part Number	Am27S25SA		Am27S25A		Am27S25	
Address Set-up Time (ns)	25	30	30	35	50	55
Clock-to-Output Delay (ns)	12	15	20	25	27	30
Operating Range	C	M	C	M	C	M

## CONNECTION DIAGRAMS


### Top View




CD001021



CD000632




CD008011



CD008022

Note: Pin 1 is marked for orientation.

## LOGIC SYMBOL




LS000113

## ORDERING INFORMATION (Cont'd)

### Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:

- A. Device Number**
- B. Speed Option** (if applicable)
- C. Package Type**
- D. Temperature Range**
- E. Optional Processing**
- F. Alternate Packaging Option**



Valid Combinations	
AM27S25	DC, DCB, PC, PCB, LC, LCB, LC-S, LCB-S
AM27S25A	
Am27S25SA	

#### Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.




# ORDERING INFORMATION

## APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. CPL (Controlled Products List) products are processed in accordance with MIL-STD-883C, but are inherently non-compliant because of package, solderability, or surface treatment exceptions to those specifications. The order number (Valid Combination) for APL products is formed by a combination of:

- A. Device Number**
- B. Speed Option** (if applicable)
- C. Device Class**
- D. Package Type**
- E. Lead Finish**



### Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

Valid Combinations	
Am27S25	
Am27S25A	/BKA, /BLA, /BUC, /B3C
Am27S25SA	



## PIN DESCRIPTION

### **A<sub>0</sub>–A<sub>8</sub> Address (Inputs)**

The 9-bit field presented at the address inputs selects one of 512 memory locations to be read from.

### **K Clock**

CP is used to load data into the parallel registers from the memory array. Data transfer occurs on the LOW-to-HIGH transition of CP.

### **Q<sub>0</sub>–Q<sub>7</sub> Data Port (Outputs, Three-State)**

Parallel data output from the pipeline register. The disabled state of these outputs is floating or high-impedance.

### **$\overline{G}$ Asynchronous Output Enable**

Provides direct control of the Q<sub>n</sub> output three-state drivers, independent of CP.

### **$\overline{G_S}$ Synchronous Output Enable**

Controls the state of the Q<sub>n</sub> output three-state drivers, in conjunction with CP. This is useful where more than one

registered PROM is bussed together for word depth expansion. In this case, the enable becomes the most significant address bit and, as such, must be synchronized with the data.

### **$\overline{PS}$ Asynchronous Preset**

Control pin used to force the state of the output data registers HIGH, independent of CP. This can be used to generate a condition for system interrupt or initialization.

### **$\overline{CR}$ Asynchronous Clear**

Control pin used to force the state of the output data registers LOW, independent of CP. This can be used to generate a condition for system interrupt or initialization.

### **V<sub>CC</sub> Power Supply Pin**

The most positive of the logic power supply pins.

### **GND Power Supply Pin**

The most negative of the logic power supply pins.

## FUNCTIONAL DESCRIPTION

When V<sub>CC</sub> power is first applied, the synchronous enable ( $\overline{G_S}$ ) flip-flop will be in the set condition causing the outputs (Q<sub>0</sub>–Q<sub>7</sub>) to be in the OFF or high-impedance state. Reading data is accomplished by first applying the binary word address to the address inputs (A<sub>0</sub>–A<sub>8</sub>) and a logic LOW to the synchronous enable ( $\overline{G_S}$ ). During the address setup time, stored data is accessed and loaded into the master flip-flops of the data register. Since the synchronous enable setup time is less than the address setup requirement, additional decoding delays may occur in the enable path without reducing memory performance. Upon the next LOW-to-HIGH transition of the clock (K), data is transferred to the slave flip-flops which drive the output buffers. Provided that the asynchronous enable ( $\overline{G}$ ) is also LOW, stored data will appear on the outputs (Q<sub>0</sub>–Q<sub>7</sub>). If  $\overline{G_S}$  is HIGH when the positive clock edge occurs, outputs go to the OFF or high-impedance state regardless of the state of  $\overline{G}$ . The outputs may be disabled at any time by switching  $\overline{G}$  to a HIGH level. Following the positive clock edge the address and synchronous enable inputs are free to

change; changes will not affect the outputs until another positive clock edge occurs. This unique feature allows the PROM decoders and sense amplifiers to access the next location while previously addressed data remains stable on the outputs. For less complex applications either enable may be effectively eliminated by tying it to ground.

The on-chip edge-triggered register simplifies system timing since the PROM clock may be derived directly from system clock without introducing dangerous race conditions. Other register timing requirements are similar to those of standard Schottky registers and are easily implemented.

The Am27S25 has buffered Asynchronous Preset ( $\overline{PS}$ ) and Clear ( $\overline{CR}$ ) inputs. These functions are common to all registers and are useful during power-up timeout sequences. With outputs enabled, the  $\overline{PS}$  input asserted LOW will cause all outputs to be set to a logic 1 (HIGH) state. When the  $\overline{CR}$  input is LOW, the internal flip-flops of the data register are reset and a logic 0 (LOW) will appear on all outputs. These functions will control the state of the data register, independent of all other inputs but exclusive of each other.

## ABSOLUTE MAXIMUM RATINGS

Storage Temperature .....	-65 to +150°C
Ambient Temperature with Power Applied .....	-55 to +125°C
Supply Voltage .....	-0.5 to +7.0 V
DC Voltage Applied to Outputs (Except During Programming) .....	-0.5 V to +V <sub>CC</sub> Max.
DC Voltage Applied to Outputs During Programming .....	21 V
Output Current into Outputs During Programming (Max. Duration of 1 sec) .....	250 mA
DC Input Voltage .....	-0.5 to +5.5 V
DC Input Current .....	-30 to +5 mA

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

## OPERATING RANGES

Commercial (C) Devices	Temperature, T <sub>A</sub> .....	0 to +75°C
	Supply Voltage .....	+4.75 to +5.25 V
Military (M) Devices*	Temperature, T <sub>C</sub> .....	-55°C to +125°C
	Supply Voltage .....	+4.5 to +5.5 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

\*Military products 100% tested at -55°C, 25°C, and 125°C.

## DC CHARACTERISTICS over operating range unless otherwise specified\*

Parameter Symbol	Parameter Description	Test Conditions	Min.	Max.	Units
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = Min., I <sub>OH</sub> = -2.0 mA V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	2.4		Volts
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = Min., I <sub>OL</sub> = 16 mA V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>		0.50	Volts
V <sub>IH</sub>	Input HIGH Level	Guaranteed input logical HIGH voltage for all inputs (Note 1)	2.0		Volts
V <sub>IL</sub>	Input LOW Level	Guaranteed input logical LOW voltage for all inputs (Note 1)		0.8	Volts
I <sub>IL</sub>	Input LOW Current	V <sub>CC</sub> = Max., V <sub>IN</sub> = 0.45 V		-0.250	mA
I <sub>IH</sub>	Input HIGH Current	V <sub>CC</sub> = Max., V <sub>IN</sub> = V <sub>CC</sub>		40	μA
I <sub>SC</sub>	Output Short Circuit Current	V <sub>CC</sub> = Max., V <sub>OUT</sub> = 0.0 V (Note 2)	-20	-90	mA
I <sub>CC</sub>	Power Supply Current	All inputs = GND, V <sub>CC</sub> = Max.		185	mA
V <sub>I</sub>	Input Clamp Voltage	V <sub>CC</sub> = Min., I <sub>IN</sub> = -18 mA		-1.2	Volts
I <sub>CEX</sub>	Output Leakage Current	V <sub>CC</sub> = Max. V <sub>E</sub> = 2.4 V		40	μA
		V <sub>O</sub> = V <sub>CC</sub>			
		V <sub>O</sub> = 0.4 V		-40	

- Notes: 1. These are absolute voltages with respect to device ground pin and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment (see Notes on Testing).  
 2. Only one output should be shorted at a time. Duration of the short circuit should not be more than one second.  
 3. These parameters are not 100% tested, but are periodically sampled at initial characterization and at any time the design is modified where capacitance may be affected.

\*See the last page of this spec for Group A Subgroup Testing information.


## Capacitance

Parameter Symbol	Parameter Description	Test Conditions	Typ.	Units
C <sub>IN</sub>	Input Capacitance	V <sub>CC</sub> = 5.00 V., T <sub>A</sub> = 25°C V <sub>IN</sub> /V <sub>OUT</sub> = 2.0 V. @ f = 1 MHz	5	pF
C <sub>OUT</sub>	Output Capacitance		12	


Note: These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

## SWITCHING TEST CIRCUITS

## KEY TO SWITCHING WAVEFORMS



TC003441



TC003451

WAVEFORM	INPUTS	OUTPUTS
	MUST BE STEADY	WILL BE STEADY
	MAY CHANGE FROM H TO L	WILL BE CHANGING FROM H TO L
	MAY CHANGE FROM L TO H	WILL BE CHANGING FROM L TO H
	DON'T CARE; ANY CHANGE PERMITTED	CHANGING; STATE UNKNOWN
	DOES NOT APPLY	CENTER LINE IS HIGH IMPEDANCE "OFF" STATE

KS000010

### A. Output Load for all tests except TGVQZ and TKHQZ

### B. Output Load for TGVQZ and TKHQZ

- Notes:
1. All device test loads should be located within 2" of device output pin.
  2. S<sub>1</sub> is open for Output Data HIGH to Hi-Z and Hi-Z to Output Data HIGH tests. S<sub>1</sub> is closed for all other AC tests.
  3. Load capacitance includes all stray and fixture capacitance.

**SWITCHING CHARACTERISTICS** over operating range unless otherwise specified\* (Note 1)

No.	JEDEC Parameter Symbol	Parameter Description	Am27S25SA		Am27S25A		Am27S25		Units	
			Min.	Max.	Min.	Max.	Min.	Max.		
1	TAVKH	Address to K HIGH Setup Time	COM'L	25		30		50	ns	
			MIL	30		35		55		
2	TKHAX	Address to K HIGH Hold Time	COM'L	0		0		0	ns	
			MIL	0		0		0		
3	TKHQV1	Delay from K HIGH to Output Valid, for initially active outputs (HIGH or LOW) (Note 3)	COM'L	4	12		20		27	ns
			MIL	4	15		25		30	
4	TKHKL TKLKH	K Pulse Width (HIGH or LOW)	COM'L	15		20		20	ns	
			MIL	20		20		20		
5	TGLQV	Asynchronous Output Enable LOW to Output Valid (HIGH or LOW)	COM'L		20		25		35	ns
			MIL		25		30		45	
6	TGHQZ	Asynchronous Output Enable HIGH to Output Hi-Z (See Note 2)	COM'L		20		25		35	ns
			MIL		25		30		45	
7	TGSVKH	$\overline{GS}$ to K HIGH Setup Time	COM'L	10		10		15	ns	
			MIL	10		10		15		
8	TKHGSX	$\overline{GS}$ to K HIGH Hold Time	COM'L	0		5		5	ns	
			MIL	0		5		5		
9	TKHQV2	Delay from K HIGH to Output Valid, for initially Hi-Z outputs	COM'L		20		25		35	ns
			MIL		25		30		45	
10	TKHQZ	Delay from K HIGH to Output Hi-Z (See Note 2)	COM'L		20		25		35	ns
			MIL		25		30		45	
11	TPSLQV TCRLQV	Delay from $\overline{PS}$ or $\overline{CR}$ LOW to Output Valid (HIGH or LOW)	COM'L		20		20		25	ns
			MIL		25		25		30	
12	TPSHKH TCRHKH	Asynchronous $\overline{PS}$ or $\overline{CR}$ Recovery Time	COM'L	15		20		20	ns	
			MIL	20		25		25		
13	TPSLPSH TCRLCRH	Asynchronous $\overline{PS}$ or $\overline{CR}$ Pulse Width (LOW)	COM'L	15		20		20	ns	
			MIL	20		25		25		


See also Switching Test Circuits.

- Notes: 1. Tests are performed with input transition time of 5 ns or less, timing reference levels of 1.5 V, and input pulse levels of 0 to 3.0 V using test load in A. under Switching Test Circuits.  
 2. TGHQZ and TKHQZ are measured at steady state HIGH output voltage -0.5 V and steady state LOW output voltage +0.5 V output levels using the test load in B. under Switching Test Circuits.  
 3. Minimum delay is guaranteed by design and supported by characterization data.

\*See the last page of this spec for group A Subgroup Testing Information.


2

### SWITCHING WAVEFORMS




WF021130

Diagram A. Using Asynchronous Enable



WF021140

Diagram B. Using Synchronous Enable



WF021150

Diagram C. Using Asynchronous PRESET or CLEAR

## GROUP A SUBGROUP TESTING

### DC CHARACTERISTICS

Parameter Symbol	Subgroups
V <sub>OH</sub>	1, 2, 3
V <sub>OL</sub>	1, 2, 3
V <sub>IH</sub>	1, 2, 3
V <sub>IL</sub>	1, 2, 3
I <sub>IL</sub>	1, 2, 3
I <sub>IH</sub>	1, 2, 3
I <sub>SC</sub>	1, 2, 3
I <sub>CC</sub>	1, 2, 3
I <sub>CEX</sub>	1, 2, 3

2

### SWITCHING CHARACTERISTICS

No.	Parameter Symbol	Subgroups
1	TAVKH	9, 10, 11
2	TKHAX	9, 10, 11
3	TKHQV1	9, 10, 11
4	TKHKL TKLKH	9, 10, 11
5	TGLQV	9, 10, 11
6	TGHQZ	9, 10, 11
7	TGSVKH	9, 10, 11
8	TKHGSX	9, 10, 11
9	TKHQV2	9, 10, 11
10	TKHQZ	9, 10, 11
12	TPSHKH TCRHKH	9, 10, 11
13	TPSLPSH TCRLCRH	9, 10, 11

### MILITARY BURN-IN

Military burn-in is in accordance with the current revisions of MIL-STD-883, Test Method 1015, Conditions A through E. Test conditions are selected at AMD's option.

# Am27S27

4,096-Bit (512 x 8) Bipolar Registered PROM

Am27S27

## DISTINCTIVE CHARACTERISTICS

- On-chip, edge-triggered registers — ideal for pipelined microprogrammed systems
- Versatile synchronous and asynchronous enables for simplified word expansion
- Predetermined OFF outputs on power-up
- Fast 55 ns address setup and 27 ns clock to output times
- Excellent performance over the military range
- Platinum-Silicide fuses guarantee high reliability, fast programming and exceptionally high programming yields (typ > 98%)

## GENERAL DESCRIPTION

The Am27S27 (512 words by 8 bits) is a fully decoded, Schottky array, TTL-Programmable Read-Only Memory (PROM), incorporating D-type master-slave data registers on chip. This device has three-state outputs compatible with low-power Schottky bus standards capable of satisfying the requirements of a variety of microprogrammable controls and state machines.


This device contains an 8-bit parallel data register in the array-to-output path which allows PROM data to be stored

while other data is being addressed. This meets the requirements for pipelined microprogrammable control stores where instruction execute and instruction fetch are performed in parallel.

To offer the system designer maximum flexibility, this device contains both asynchronous and synchronous output enables.

Upon power-up the outputs (Q<sub>0</sub> - Q<sub>7</sub>) will be in a floating or high-impedance state.

## BLOCK DIAGRAM




## PRODUCT SELECTOR GUIDE

Part Number	Am27S27	
Address Setup Time	55 ns	65 ns
Clock-to-Output Delay	27 ns	30 ns
Operating Range	C	M


Publication # 03185 Rev. D Amendment /0  
Issue Date: May 1986



## CONNECTION DIAGRAMS Top View




CD000671



CD009361

Note: Pin 1 is marked for orientation.

## LOGIC SYMBOL




## ORDERING INFORMATION (Cont'd.)

### Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:

- A. Device Number**
- B. Speed Option** (if applicable)
- C. Package Type**
- D. Temperature Range**
- E. Optional Processing**



### Valid Combinations

Valid Combinations	
Am27S27	DC, DCB

Valid Combinations list configurations planned to supported in volume for this device. Consult the local AMD sales office to confirm availability of specific combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

# ORDERING INFORMATION


## APL and CPL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. CPL (Controlled Products List) products are processed in accordance with MIL-STD-883C, but are inherently non-compliant because of package, solderability, or surface treatment exceptions to those specifications. The order number (Valid Combination) is formed by a combination of:


- APL Products:**
- A. Device Number
  - B. Speed Option (if applicable)
  - C. Device Class
  - D. Package Type
  - E. Lead Finish

- CPL Products:**
- A. Device Number
  - B. Speed Option (if applicable)
  - C. Package Type
  - D. Temperature Range
  - E. CPL Status

### APL Products



### CPL Products



#### Valid Combinations

A P L	AM27S27	/BKA
C P L	AM27S27	/DMC

#### Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

## PIN DESCRIPTION

### **A<sub>0</sub> - A<sub>8</sub> Address Inputs**

The 9-bit field presented at the address inputs selects one of the 512 memory locations to be read from.

### **K Clock**

The clock is used to load data into the parallel registers from the memory array. Data transfer occurs on the LOW-to-HIGH transition of K.

### **Q<sub>0</sub> - Q<sub>7</sub> Data Output Port**

Parallel data output from the pipeline register. The disabled state of these outputs is floating or high impedance.

### **$\overline{G}$ Asynchronous Output Enable**

Provides direct control of the Q output three-state drivers independent of K.

### **$\overline{G}_S$ Synchronous Output Enable**

Controls the state of the Q output three-state drivers in conjunction with K. This is useful where more than one registered PROM is bussed together for word depth expansion. In this case, the enable becomes the most significant address bit and, as such, must be synchronized with the data.

### **V<sub>CC</sub> Device Power Supply Pin**

The most positive of the logic power supply pins.

### **GND Device Power Supply Pin**

The most negative of the logic power supply pins.

## FUNCTIONAL DESCRIPTION

When V<sub>CC</sub> power is first applied, the synchronous enable ( $\overline{G}_S$ ) flip-flop will be in the set condition causing the outputs, Q<sub>0</sub> - Q<sub>7</sub>, to be in the OFF or high-impedance state, eliminating the need for a register clear input. Reading data is accomplished by first applying the binary word address to the address inputs, A<sub>0</sub> - A<sub>8</sub>, and a logic LOW to the synchronous output enable,  $\overline{G}_S$ . During the address setup time, stored data is accessed and loaded into the master flip-flops of the data register. Since the synchronous enable setup time is less than the address setup requirement, additional decoding delays may occur in the enable path without reducing memory performance. Upon the next LOW-to-HIGH transition of the clock, K, data is transferred to the slave flip-flops which drive the output buffers. Providing the asynchronous enable,  $\overline{G}$ , is

also LOW, stored data will appear on the outputs, Q<sub>0</sub> - Q<sub>7</sub>. If  $\overline{G}_S$  is HIGH when the positive clock edge occurs, outputs go to the OFF or high-impedance state. The outputs may be disabled at any time by switching  $\overline{G}$  to a HIGH level. Following the positive clock edge, the address and synchronous enable inputs are free to change; changes do not affect the outputs until another positive clock edge occurs. This unique feature allows the PROM decoders and sense amplifiers to access the next location while previously addressed data remains stable on the outputs. For less complex applications either enable may be effectively eliminated by tying it to ground.

The on-chip edge-triggered register simplifies system timing since the PROM clock may be derived directly from system clock without introducing dangerous race conditions. Other register timing requirements are similar to those of standard Schottky registers and are easily implemented.

## ABSOLUTE MAXIMUM RATINGS

Storage Temperature .....	-65 to +150°C
Ambient Temperature with Power Applied .....	-55 to +125°C
Supply Voltage .....	-0.5 V to +7.0 V
DC Voltage Applied to Outputs (Except During Programming) .....	-0.5 to +V <sub>CC</sub> Max.
DC Voltage Applied to Outputs During Programming .....	21 V
Output Current into Outputs During Programming (Max Duration of 1 sec) .....	250 mA
DC Input Voltage .....	-0.5 V to +5.5 V
DC Input Current .....	-30 mA to +5 mA

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

## OPERATING RANGES

Commercial (C) Devices	Temperature (T <sub>A</sub> ) .....	0 to +75°C
	Supply Voltage .....	+4.75 V to +5.25 V
Military (M) Devices*	Temperature (T <sub>C</sub> ) .....	-55 to +125°C
	Supply Voltage .....	+4.5 V to +5.5 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

\*Military product 100% tested at -55°C, 25°C, and 125°C.

## DC CHARACTERISTICS over operating range unless otherwise specified\*

Parameter Symbol	Parameter Description	Test Conditions	Min.	Max.	Units
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = Min., I <sub>OH</sub> = -2.0 mA V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	2.4		Volts
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = Min., I <sub>OL</sub> = 16 mA V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>		0.50	Volts
V <sub>IH</sub>	Input HIGH Level	Guaranteed input logical HIGH voltage for all inputs (Note 3)	2.0		Volts
V <sub>IL</sub>	Input LOW Level	Guaranteed input logical LOW voltage for all inputs (Note 3)		0.8	Volts
I <sub>IL</sub>	Input LOW Current	V <sub>CC</sub> = Max., V <sub>IN</sub> = 0.45 V		-0.250	mA
I <sub>IH</sub>	Input HIGH Current	V <sub>CC</sub> = Max., V <sub>IN</sub> = 2.7 V		25	μA
I <sub>I</sub>	Input HIGH Current	V <sub>CC</sub> = Max., V <sub>IN</sub> = 5.5 V		1.0	mA
I <sub>SC</sub>	Output Short Circuit Current	V <sub>CC</sub> = Max., V <sub>OUT</sub> = 0.0 V (Note 2)	-20	-90	mA
I <sub>CC</sub>	Power Supply Current	All inputs = GND V <sub>CC</sub> = Max.	185	mA	
V <sub>I</sub>	Input Clamp Voltage	V <sub>CC</sub> = Min., I <sub>IN</sub> = -18 mA		-1.2	Volts
I <sub>CEX</sub>	Output Leakage Current	V <sub>CC</sub> = Max. V <sub>E</sub> = 2.4 V	V <sub>O</sub> = 4.5 V 40	V <sub>O</sub> = 0.4 V -40	μA

Notes: 1. Typical limits are at V<sub>CC</sub> = 5.0 V and T<sub>A</sub> = 25°C.

2. Not more than one output should be shorted at a time. Duration of the short circuit should not be more than one second.

3. These parameters are not 100% tested, but are periodically sampled.



4. These are absolute voltages with respect to device ground pin and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.

\*See the last page of this spec for Group A Subgroup Testing information.

Parameter Symbol	Parameter Description	Test Conditions	Typ.	Units
C <sub>IN</sub>	Input Capacitance	V <sub>CC</sub> = 5.00 V., T <sub>A</sub> = 25°C V <sub>IN</sub> /V <sub>OUT</sub> = 2.0 V. @ f = 1 MHz	5	pF
C <sub>OUT</sub>	Output Capacitance		12	

## SWITCHING TEST CIRCUITS

## KEY TO SWITCHING WAVEFORMS



WAVEFORM	INPUTS	OUTPUTS
	MUST BE STEADY	WILL BE STEADY
	MAY CHANGE FROM H TO L	WILL BE CHANGING FROM H TO L
	MAY CHANGE FROM L TO H	WILL BE CHANGING FROM L TO H
	DON'T CARE: ANY CHANGE PERMITTED	CHANGING; STATE UNKNOWN
	DOES NOT APPLY	CENTER LINE IS HIGH IMPEDANCE "OFF" STATE

KS000010

2

### A. Output Load for all tests except TGVQZ and TKHQZ

### B. Output Load for TGVQZ and TKHQZ

- Notes: 1. All device test loads should be located within 2" of device output pin.  
 2. S<sub>1</sub> is open for Output Data HIGH to Hi-Z and Hi-Z to Output Data HIGH tests. S<sub>1</sub> is closed for all other AC tests.  
 3. Load capacitance includes all stray and fixture capacitance.

### SWITCHING CHARACTERISTICS over operating range unless otherwise specified (see Note 1)\*


No.	Parameter Symbol	Parameter Description	COM'L		MIL		Units
			Min.	Max.	Min.	Max.	
1	TAVKH	Address to K HIGH Setup Time	55		65		ns
2	TKHAX	Address to K HIGH Hold Time	0		0		ns
3	TKHQV1	Delay from K HIGH to Output Valid, for initially active outputs (HIGH or LOW)		27		30	ns
4	TKHKL TKLKH	K Pulse Width (HIGH or LOW)	30		40		ns
5	TGLQV	Asynchronous Output Enable LOW to Output Valid (HIGH or LOW)		40		45	ns
6	TGHQZ	Asynchronous Output Enable HIGH to Output High Z (see Notes 2)		30		40	ns
7	TGSVKH	$\overline{CS}$ to K HIGH Setup Time	25		30		ns
8	TKHGSX	$\overline{CS}$ to K HIGH Hold Time	0		0		ns
9	TKHQV2	Delay from K HIGH to Output Valid, for initially Hi-Z outputs		35		45	ns
10	TKHQZ	Delay from K HIGH to Output Hi-Z (see Notes 2)		35		45	ns

See also Switching Test Circuit Diagrams.

- Notes: 1. Tests are performed with input transition time of 5 ns or less, timing reference levels of 1.5 V, and input pulse levels of 0 to 3.0 V using test load in A,  
 2. TGHQZ and TKHQZ are measured at steady state HIGH output voltage -0.5 V and steady state LOW output voltage +0.5 V output levels using the test load in B.


\*See the last page of this spec for Group A Subgroup Testing information.

### SWITCHING WAVEFORMS



WF021110

Diagram A. Using Asynchronous Enable



WF021121

Diagram B. Using Synchronous Enable

## GROUP A SUBGROUP TESTING

### DC CHARACTERISTICS

Parameter Symbol	Subgroups
V <sub>OH</sub>	1, 2, 3
V <sub>OL</sub>	1, 2, 3
V <sub>IH</sub>	1, 2, 3
V <sub>IL</sub>	1, 2, 3
I <sub>IL</sub>	1, 2, 3
I <sub>IH</sub>	1, 2, 3
I <sub>I</sub>	1, 2, 3
I <sub>SC</sub>	1, 2, 3
I <sub>CC</sub>	1, 2, 3
I <sub>CEX</sub>	1, 2, 3

2

### SWITCHING CHARACTERISTICS

No.	Parameter Symbol	Subgroups
1	TAVKH	9, 10, 11
2	TKHAX	9, 10, 11
3	TKHQV1	9, 10, 11
4	TKHKL TKLKH	9, 10, 11
5	TGLQV	9, 10, 11
6	TGHQZ	9, 10, 11
7	TGSVKH	9, 10, 11
8	TKHGSX	9, 10, 11
9	TKHQV2	9, 10, 11
10	TKHQZ	9, 10, 11
	Functional Tests	7, 8

# Am27S28/27S29

4,096-Bit (512 x 8) Bipolar PROM

Am27S28/27S29

## DISTINCTIVE CHARACTERISTICS

- High Speed
- Highly reliable, ultra-fast programming Platinum-Silicide fuses
- High programming yield
- Low-current PNP inputs
- High-current open-collector and three-state outputs
- Fast chip select


## GENERAL DESCRIPTION

The Am27S28/29 (512-words by 8-bits) is a Schottky TTL Programmable Read-Only Memory (PROM).

This device is available in both open collector (Am27S28) and three-state (Am27S29) output versions. These outputs

are compatible with low-power Schottky bus standards capable of satisfying the requirements of a variety of microprogrammable controls, mapping functions, code conversion, or logic replacement. Easy word depth expansion is facilitated by an active LOW ( $\bar{G}$ ) output enable.

## FUNCTIONAL BLOCK DIAGRAM



BD006182


## PRODUCT SELECTOR GUIDE

Open Collector Part Number	Am27S28A		Am27S28	
Three-State Part Number	Am27S29A		Am27S29	
Address Access Time	35 ns	45 ns	55 ns	70 ns
Operating Range	C	M	C	M




### CONNECTION DIAGRAMS\*

Top View



CD000681




CD000691

\*Also offered in 20-pin Flatpack. Connections are identical to those listed here.

Note: Pin 1 is marked for orientation.

2

### LOGIC SYMBOL



LS000141


V<sub>CC</sub>/ = Power Supply  
GND/ = Ground

# ORDERING INFORMATION

## Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:

- A. Device Number**
- B. Speed Option** (if applicable)
- C. Package Type**
- D. Temperature Range**
- E. Optional Processing**



Valid Combinations	
AM27S28	PC, PCB, DC, DCB, LC, LCB
AM27S28A	
AM27S29	
AM27S29A	

### Valid Combinations


Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific combinations, to check on newly released valid combinations, and to obtain additional data on AMD's standard military grade products.

## ORDERING INFORMATION

### APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. CPL (Controlled Products List) products are processed in accordance with MIL-STD-883C, but are inherently non-compliant because of package, solderability, or surface treatment exceptions to those specifications. The order number (Valid Combination) for APL products is formed by a combination of:

- A. Device Number**
- B. Speed Option** (if applicable)
- C. Device Class**
- D. Package Type**
- E. Lead Finish**



Valid Combinations	
AM27S28	/BRA, /BSA /B2C
AM27S28A	
AM27S29	
AM27S29A	

#### Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

## PIN DESCRIPTION

### **A<sub>0</sub> - A<sub>8</sub> Address (Inputs)**

The 9-bit field presented at the address inputs selects one of 512 memory locations to be read from.

### **Q<sub>0</sub> - Q<sub>7</sub> Data Output Port**

The outputs whose state represents the data read from the selected memory locations.

### **$\bar{G}$ Output Enable (Input)**

Provides direct control of the Q-output buffers. Outputs disabled forces all open-collector outputs to an OFF state,

and all three-state outputs to a floating or high-impedance state.

Enable =  $\bar{G}$

Disable = G

### **V<sub>CC</sub> Device Power Supply Pin**

The most positive of the logic power supply pins.

### **GND Device Power Supply Pin**

The most negative of the logic power supply pins.

## ABSOLUTE MAXIMUM RATINGS

Storage Temperature .....	-65 to +150°C
Ambient Temperature with Power Applied .....	-55 to +125°C
Supply Voltage .....	-0.5 V to +7.0 V
DC Voltage Applied to Outputs (Except During Programming).....	-0.5 V to +V <sub>CC</sub> Max.
DC Voltage Applied to Outputs During Programming .....	21 V
Output Current into Outputs During Programming (Max. Duration of 1 sec) .....	250 mA
DC Input Voltage .....	-0.5 V to +5.5 V
DC Input Current .....	-30 mA to +5 mA

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

## OPERATING RANGES\*

Commercial (C) Devices	
Temperature, T <sub>A</sub> .....	0 to +75°C
Supply Voltage .....	+4.75 V to +5.25 V
Military (M) Devices	
Temperature, T <sub>C</sub> .....	-55 to +125°C
Supply Voltage .....	+4.5 V to +5.5 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

\*Military product 100% tested at -55°C, 25°C, and 125°C.

## DC CHARACTERISTICS over operating range unless otherwise specified\*

Parameter Symbol	Parameter Description	Test Conditions	Min.	Typ.	Max.	Units	
V <sub>OH</sub> (Note 1)	Output HIGH Voltage	V <sub>CC</sub> = Min., I <sub>OH</sub> = -2.0 mA V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	2.4			Volts	
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = Min., I <sub>OL</sub> = 16 mA V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>			0.50	Volts	
V <sub>IH</sub>	Input HIGH Level	Guaranteed input logical HIGH voltage for all inputs (Note 2)	2.0			Volts	
V <sub>IL</sub>	Input LOW Level	Guaranteed input logical LOW voltage for all inputs (Note 2)			0.8	Volts	
I <sub>IL</sub>	Input LOW Current	V <sub>CC</sub> = Max., V <sub>IN</sub> = 0.45 V			-0.250	mA	
I <sub>IH</sub>	Input HIGH Current	V <sub>CC</sub> = Max., V <sub>IN</sub> = 2.7 V			25	μA	
I <sub>SC</sub> (Note 1)	Output Short Circuit Current	V <sub>CC</sub> = Max., V <sub>OUT</sub> = 0.0 V (Note 3)	-20		-90	mA	
I <sub>CC</sub>	Power Supply Current	All inputs = GND V <sub>CC</sub> = Max.			160	mA	
V <sub>I</sub>	Input Clamp Voltage	V <sub>CC</sub> = Min., I <sub>IN</sub> = -18 mA			-1.2	Volts	
I <sub>CEX</sub>	Output Leakage Current	V <sub>CC</sub> = Max. V <sub>G</sub> = 2.4 V	(Note 1)	V <sub>O</sub> = V <sub>CC</sub>		40	μA
				V <sub>OUT</sub> = 2.4 V		40	
				V <sub>OUT</sub> = 0.4 V		-40	
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = 2.0 V @ f = 1 MHz (Note 4)		4		pF	
C <sub>OUT</sub>	Output Capacitance	V <sub>OUT</sub> = 2.0 V @ f = 1 MHz (Note 4)		8			

Notes: 1. This applies to three-state devices only.

2. These are absolute voltages with respect to device ground pin and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.


3. Not more than one output should be shorted at a time. Duration of the short circuit should not be more than one second.

4. These parameters are not 100% tested, but are periodically sampled.


\*See the last page of this spec for Group A Subgroup Testing information.

## SWITCHING TEST CIRCUITS

## KEY TO SWITCHING WAVEFORMS



TC003442



TC003452

WAVEFORM	INPUTS	OUTPUTS
	MUST BE STEADY	WILL BE STEADY
	MAY CHANGE FROM H TO L	WILL BE CHANGING FROM H TO L
	MAY CHANGE FROM L TO H	WILL BE CHANGING FROM L TO H
	DON'T CARE: ANY CHANGE PERMITTED	CHANGING; STATE UNKNOWN
	DOES NOT APPLY	CENTER LINE IS HIGH IMPEDANCE "OFF" STATE

KS000010

### A. Output Load for all A-C tests except TGVQZ

### B. Output Load for TGVQZ

- Notes: 1. All device test loads should be located within 2" of device output pin.  
 2. S<sub>1</sub> is open for Output Data HIGH to Hi-Z and Hi-Z to Output Data HIGH tests.  
 S<sub>1</sub> is closed for all other AC tests.  
 3. Load capacitance includes all stray and fixture capacitance.


## SWITCHING CHARACTERISTICS over operating range unless otherwise specified\*

No.	Parameter Symbol	Parameter Description	"A" Version				Standard Version				Units
			COM'L		MIL		COM'L		MIL		
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
1	TAVQV	Address Valid to Output Valid Access Time		35		45		55		70	ns
2	TGVQZ	Delay from Output Enable Valid to Output Hi-Z		20		25		25		30	ns
3	TGVQV	Delay from Output Enable Valid to Output Valid		20		25		25		30	ns

See also Switching Test Circuits.

- Notes: 1. Tests are performed with input transition time of 5 ns or less, timing reference levels of 1.5 V, and input pulse levels of 0 to 3.0 V using test load in Figure 1.  
 2. TGVQZ is measured at steady state HIGH output voltage -0.5 V and steady state LOW output voltage +0.5 V output levels using the test load in Figure 2.

## SWITCHING WAVEFORMS



WF021240

\*See the last page of this spec for Group A Subgroup Testing information.

## GROUP A SUBGROUP TESTING

### DC CHARACTERISTICS

Parameter Symbol	Subgroups
V <sub>OH</sub>	1, 2, 3
V <sub>OL</sub>	1, 2, 3
V <sub>IH</sub>	1, 2, 3
V <sub>IL</sub>	1, 2, 3
I <sub>IL</sub>	1, 2, 3
I <sub>IH</sub>	1, 2, 3
I <sub>SC</sub>	1, 2, 3
I <sub>CC</sub>	1, 2, 3
I <sub>CEX</sub>	1, 2, 3

### SWITCHING CHARACTERISTICS

Parameter Symbol	Subgroups
TAVQV	9, 10, 11
TGVQZ	9, 10, 11
TGVQV	9, 10, 11
Functional Tests	7, 8

### MILITARY BURN-IN

Military burn-in is in accordance with the current revision of MIL-STD-883, Test Method 1015, Conditions A through E. Test conditions are selected at AMD's option.

# Am27S31

(512 x 8) Bipolar PROM

Am27S31

2

## DISTINCTIVE CHARACTERISTICS

- High Speed — 35ns max commercial range access time
- Excellent performance over full MIL and commercial ranges
- Highly reliable, ultra-fast programming Platinum-Silicide fuses
- High programming yield
- Low current PNP inputs
- High current and three-state outputs
- Fast chip select


## GENERAL DESCRIPTION

The Am27S31 (512-words by 8-bits) is a Schottky TTL Programmable Read-Only Memory (PROM).

This device is available in three-state output version compatible with low-power Schottky bus standards capable

of satisfying the requirements of a variety of microprogrammable controls, mapping functions, code conversion, or logic replacement. Easy word-depth expansion is facilitated by both active LOW ( $G_1$  and  $G_2$ ) and active HIGH ( $G_3$  and  $G_4$ ) output enables.

## BLOCK DIAGRAM




## PRODUCT SELECTOR GUIDE


Part Number	27S31A		27S31	
	35 ns	45 ns	55 ns	70 ns
Address Access Time	35 ns	45 ns	55 ns	70 ns
Operating Range	C	M	C	M

Publication # 03207  
 Rev. C  
 Issue Date: May 1986  
 Amendment /0


## CONNECTION DIAGRAM Top View



CD000701



CD000711




CD009460

\*Also available in 24-Pin Flatpack. Connections identical to DIPs.

Note: Pin 1 is marked for orientation.

## LOGIC SYMBOL



LS000151

VCC/ = Power Supply  
GND/ = Ground




## ORDERING INFORMATION (Cont'd.)

### Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:

- A. Device Number**
- B. Speed Option** (if applicable)
- C. Package Type**
- D. Temperature Range**
- E. Optional Processing**
- F. Alternate Packaging Option**



Valid Combinations	
AM27S31	PC, PCB, DC, DCB,
AM27S31A	LC, LC-S, LCB, LCB-S

#### Valid Combinations


Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released valid combinations, and to obtain additional data on AMD's standard military grade products.

## ORDERING INFORMATION

### APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. CPL (Controlled Products List) products are processed in accordance with MIL-STD-883C, but are inherently non-compliant because of package, solderability, or surface treatment exceptions to those specifications. The order number (Valid Combination) for APL products is formed by a combination of:

- A. Device Number**
- B. Speed Option** (if applicable)
- C. Device Class**
- D. Package Type**
- E. Lead Finish**



#### Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

Valid Combinations	
AM27S31	/BJA, /BKA,
AM27S31A	/BUC, /B3C

## PIN DESCRIPTION

### **A<sub>0</sub> - A<sub>8</sub> Address Inputs**

The 9-bit field presented at the address inputs selects one of 512 memory locations to be read from.

### **Q<sub>0</sub> - Q<sub>7</sub> Data Output Port**

The Outputs whose state represents the data read from the selected memory locations.

### **$\overline{G_1}$ , $\overline{G_2}$ , G<sub>3</sub>, G<sub>4</sub> Output Enable**

Provides direct control of the Q-output buffers. Outputs disabled forces all three-state outputs to a floating or high-impedance state.

$$\text{Enable} = \overline{G_1} \cdot \overline{G_2} \cdot G_3 \cdot G_4$$

$$\begin{aligned} \text{Disable} &= \overline{G_1} \cdot \overline{G_2} \cdot G_3 \cdot G_4 \\ &= G_1 + G_2 + \overline{G_3} + \overline{G_4} \end{aligned}$$

### **V<sub>CC</sub> Device Power Supply Pin**

The most positive of the logic power supply pins.

### **GND Device Power Supply Pin**

The most negative of the logic power supply pins.

## ABSOLUTE MAXIMUM RATINGS

Storage Temperature .....	-65 to +150°C
Ambient Temperature with Power Applied .....	-55 to +125°C
Supply Voltage .....	-0.5 V to +7.0 V
DC Voltage Applied to Outputs (Except During Programming).....	-0.5 V to +V <sub>CC</sub> Max.
DC Voltage Applied to Outputs During Programming .....	21 V
Output Current into Outputs During Programming (Max Duration of 1 sec) .....	250 mA
DC Input Voltage .....	-0.5 V to +5.5 V
DC Input Current .....	-30 mA to +5 mA

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

## OPERATING RANGES

Commercial (C) Devices	
Temperature, T <sub>A</sub> .....	0 to +75°C
Supply Voltage .....	+4.75 V to +5.25 V
Military (M) Devices*	
Temperature, T <sub>C</sub> .....	-55 to +125°C
Supply Voltage .....	+4.5 V to +5.5 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

\*Military Product 100% tested at -55°C, 25°C, and 125°C.

## DC CHARACTERISTICS over operating range unless otherwise specified\*

Parameter Symbol	Parameter Description	Test Conditions	Min.	Typ.	Max.	Units	
V <sub>OH</sub> (Note 1)	Output HIGH Voltage	V <sub>CC</sub> = Min., I <sub>OH</sub> = -2.0 mA V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	2.4			Volts	
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = Min., I <sub>OL</sub> = 16 mA V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>			0.50	Volts	
V <sub>IH</sub>	Input HIGH Level	Guaranteed input logical HIGH voltage for all inputs (Note 2)	2.0			Volts	
V <sub>IL</sub>	Input LOW Level	Guaranteed input logical LOW voltage for all inputs (Note 2)			0.8	Volts	
I <sub>IL</sub>	Input LOW Current	V <sub>CC</sub> = Max., V <sub>IN</sub> = 0.45 V			-0.250	mA	
I <sub>IH</sub>	Input HIGH Current	V <sub>CC</sub> = Max., V <sub>IN</sub> = 2.7 V			25	μA	
I <sub>SC</sub> (Note 1)	Output Short-Circuit Current	V <sub>CC</sub> = Max., V <sub>OUT</sub> = 0.0 V (Note 3)	-20		-90	mA	
I <sub>CC</sub>	Power Supply Current	All inputs = GND V <sub>CC</sub> = Max.			175	mA	
V <sub>I</sub>	Input Clamp Voltage	V <sub>CC</sub> = Min., I <sub>IN</sub> = -18 mA			-1.2	Volts	
I <sub>CEX</sub>	Output Leakage Current	V <sub>CC</sub> = Max. V <sub>G1</sub> = 2.4 V	(Note 1)	V <sub>O</sub> = V <sub>CC</sub>		40	μA
				V <sub>O</sub> = 2.4 V		40	
				V <sub>O</sub> = 0.4 V		-40	
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = 2.0 V @ f = 1 MHz (Note 4)		4		pF	
C <sub>OUT</sub>	Output Capacitance	V <sub>OUT</sub> = 2.0 V @ f = 1 MHz (Note 4)		8			

Notes: 1. This applies to three-state devices only.

2. These are absolute voltages with respect to ground pin and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.

3. Not more than one output should be shorted at a time. Duration of the short circuit should not be more than one second.


4. These parameters are not 100% tested, but are periodically sampled.

\*See the last page of this spec for Group A Subgroup Testing information.




## SWITCHING TEST CIRCUITS

## KEY TO SWITCHING WAVEFORMS



TC003442



TC003452

WAVEFORM	INPUTS	OUTPUTS
	MUST BE STEADY	WILL BE STEADY
	MAY CHANGE FROM H TO L	WILL BE CHANGING FROM H TO L
	MAY CHANGE FROM L TO H	WILL BE CHANGING FROM L TO H
	DON'T CARE; ANY CHANGE PERMITTED	CHANGING; STATE UNKNOWN
	DOES NOT APPLY	CENTER LINE IS HIGH IMPEDANCE "OFF" STATE

KS000010

**A. Output Load for all A-C tests except TGVQZ**

**B. Output Load for TGVQZ**

- Notes: 1. All device test loads should be located within 2" of device output pin.  
 2. S<sub>1</sub> is open for Output Data HIGH to Hi-Z and Hi-Z to Output Data HIGH tests. S<sub>1</sub> is closed for all other AC tests.  
 3. Load capacitance includes all stray and fixture capacitance.

## SWITCHING CHARACTERISTICS over operating range unless otherwise specified\*


No.	Parameter Symbol	Parameter Description	"A" Version			Standard Version				Units
			COM'L		MIL	COM'L		MIL		
			Min.	Max.	Max.	Min.	Max.	Min.	Max.	
1	TAVQV	Address Valid to Output Valid Access Time		35	45		55		70	ns
2	TGVQZ	Delay from Output Enable Valid to Output Hi-Z		20	25		25		30	ns
3	TGVQV	Delay from Output Enable Valid to Output Valid		20	25		25		30	ns

See also Switching Test Circuits.

- Notes: 1. Tests are performed with input transition time of 5 ns or less, timing reference levels of 1.5 V, and input pulse levels of 0 to 3.0 V using test load in A under Switching Test Circuits.  
 2. TGVQZ is measured at steady state HIGH output voltage -0.5 V and steady state LOW output voltage +0.5 V output levels using the test load in B under Switching Test Circuits.

\*See the last page of this spec for Group A Subgroup Testing information.

## SWITCHING WAVEFORMS



WF021260

2

## SUBGROUP A TESTING INFORMATION

### DC CHARACTERISTICS

Parameter Symbol	Subgroups
V <sub>OH</sub>	1, 2, 3
V <sub>OL</sub>	1, 2, 3
V <sub>IH</sub>	1, 2, 3
V <sub>IL</sub>	1, 2, 3
I <sub>IL</sub>	1, 2, 3
I <sub>IH</sub>	1, 2, 3
I <sub>SC</sub>	1, 2, 3
I <sub>CC</sub>	1, 2, 3
I <sub>CEX</sub>	1, 2, 3

### SWITCHING CHARACTERISTICS

Parameter Symbol	Subgroups
TAVQV	9, 10, 11
TGVQZ	9, 10, 11
TGVQV	9, 10, 11
Functional Tests	7, 8

### MILITARY BURN-IN

Military burn-in is in accordance with the current revision of MIL-STD-883, Test Method 1015, Conditions A through E. Test conditions are selected at AMD's option.

# Am27S32/27S33

4,096-Bit (1024 x 4) Bipolar PROM

## DISTINCTIVE CHARACTERISTICS

- High speed
- Highly reliable, ultra-fast programming Platinum-Silicide fuses
- High programming yield
- Low-current PNP inputs
- High-current open-collector and three-state outputs
- Fast chip select


## GENERAL DESCRIPTION

The Am27S32/27S33 (1024-words by 4-bits) is a Schottky TTL Programmable Read-Only Memory (PROM).

This device is available in both open-collector (Am27S32) and three-state (Am27S33) output versions. These outputs are compatible with low-power Schottky bus standards

capable of satisfying the requirements of a variety of microprogrammable controls, mapping functions, code conversion, or logic replacement. Easy word-depth expansion is facilitated by active LOW ( $\overline{G_1}$  &  $\overline{G_2}$ ) output enables.

## BLOCK DIAGRAM




## PRODUCT SELECTOR GUIDE


Open-Collector Part Number	Am27S32A		Am27S32	
Three-State Part Number	Am27S33A		Am27S33	
Address Access Time	35 ns	45 ns	55 ns	70 ns
Operating Range	C	M	C	M

## CONNECTION DIAGRAMS Top View

DIP\*



CD000721




CD000731

\*Also available in 18-pin Flatpack. Connections are identical to DIPs.

Note: Pin 1 is marked for orientation.

2

## LOGIC SYMBOL




LS002500

## ORDERING INFORMATION (Cont'd.)

### Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:

- A. Device Number**
- B. Speed Option** (if applicable)
- C. Package Type**
- D. Temperature Range**
- E. Optional Processing**



#### Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

Valid Combinations	
AM27S32	PC, PCB, DC, DCB, FC, FCB, LC, LCB
AM27S32A	
AM27S33	
AM27S33A	




## ORDERING INFORMATION

### APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. CPL (Controlled Products List) products are processed in accordance with MIL-STD-883C, but are inherently non-compliant because of package, solderability, or surface treatment exceptions to those specifications. The order number (Valid Combination) for APL products is formed by a combination of:

- A. Device Number**
- B. Speed Option** (if applicable)
- C. Device Class**
- D. Package Type**
- E. Lead Finish**



#### Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

Valid Combinations	
AM27S32	
AM27S32A	/BVA, /BYA, /B2C
AM27S33	
AM27S33A	

## PIN DESCRIPTION

### **A<sub>0</sub> - A<sub>9</sub> Address Inputs**

The 10-bit field presented at the address inputs selects one of 1024 memory locations to be read from.

### **Q<sub>0</sub> - Q<sub>3</sub> Data Output Port**

The outputs whose state represents the data read from the selected memory locations.

### **$\overline{G_1}, \overline{G_2}$ Output Enable**

Provides direct control of the Q-output buffers. Outputs disabled forces all open-collector outputs to an OFF state

and all three-state outputs to a floating or high-impedance state.

$$\text{Enable} = \overline{G_1} \cdot \overline{G_2}$$

$$\begin{aligned} \text{Disable} &= \overline{G_1} \cdot G_2 \\ &= G_1 \cdot G_2 \end{aligned}$$

### **V<sub>CC</sub> Device Power Supply Pin**

The most positive of the logic power supply pins.

### **GND Device Power Supply Pin**

The most negative of the logic power supply pins.

## ABSOLUTE MAXIMUM RATINGS

Storage Temperature .....	-65 to +150°C
Ambient Temperature with Power Applied .....	-55 to +125°C
Supply Voltage .....	-0.5 V to +7.0 V
DC Voltage Applied to Outputs (Except During Programming) .....	-0.5 V to +V <sub>CC</sub> Max.
DC Voltage Applied to Outputs During Programming .....	21 V
Output Current into Outputs During Programming (Max Duration of 1 sec) .....	250 mA
DC Input Voltage .....	-0.5 V to +5.5 V
DC Input Current .....	-30 mA to +5 mA

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

## OPERATING RANGES

Commercial (C) Devices	
Temperature, T <sub>A</sub> .....	0 to +75°C
Supply Voltage .....	+475 V to +5.25 V
Military (M) Devices*	
Temperature, T <sub>C</sub> .....	-55 to +125°C
Supply Voltage .....	+4.5 V to +5.5 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

\*Military Product 100% tested at T<sub>C</sub> = -55°C, 25°C, and 125°C.

## DC CHARACTERISTICS over operating range unless otherwise specified\*

Parameter Symbol	Parameter Description	Test Conditions	Min.	Typ.	Max.	Units
V <sub>OH</sub> (Note 1)	Output HIGH Voltage	V <sub>CC</sub> = Min., I <sub>OH</sub> = -2.0 mA V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	2.4			Volts
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = Min., I <sub>OL</sub> = 16 mA V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>			0.45	Volts
V <sub>IH</sub>	Input HIGH Level	Guaranteed input logical HIGH voltage for all inputs (Note 2)	2.0			Volts
V <sub>IL</sub>	Input LOW Level	Guaranteed input logical LOW voltage for all inputs (Note 2)			0.8	Volts
I <sub>IL</sub>	Input LOW Current	V <sub>CC</sub> = Max., V <sub>IN</sub> = 0.45 V			-0.250	mA
I <sub>IH</sub>	Input HIGH Current	V <sub>CC</sub> = Max., V <sub>IN</sub> = 2.7 V			25	μA
I <sub>SC</sub> (Note 1)	Output Short-Circuit Current	V <sub>CC</sub> = Max., V <sub>OUT</sub> = 0.0 V (Note 3)	-20		-90	mA
I <sub>CC</sub>	Power Supply Current	All inputs = GND, V <sub>CC</sub> = Max.	COM'L		140	mA
			MIL		145	
V <sub>I</sub>	Input Clamp Voltage	V <sub>CC</sub> = Min., I <sub>IN</sub> = -18 mA			-1.2	Volts
I <sub>CEX</sub>	Output Leakage Current	V <sub>CC</sub> = Max. V <sub>G1</sub> = 2.4 V		V <sub>O</sub> = V <sub>CC</sub>	40	μA
			(Note 1)	V <sub>O</sub> = 2.4 V	40	
				V <sub>O</sub> = 0.4 mV	-40	
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = 2.0 V @ f = 1 MHz (Note 4)		5		pF
C <sub>OUT</sub>	Output Capacitance	V <sub>OUT</sub> = 2.0 V @ f = 1 MHz (Note 4)		8		

Notes: 1. This applies to three-state devices only.

2. These are absolute voltages with respect to device ground pin and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.


3. Not more than one output should be shorted at a time. Duration of the short circuit should not be more than one second.

4. These parameters are not 100% tested, but are periodically sampled.

\*See the last page of this spec for Group A Subgroup Testing information.

## SWITCHING TEST CIRCUIT

## KEY TO SWITCHING WAVEFORM



WAVEFORM	INPUTS	OUTPUTS
	MUST BE STEADY	WILL BE STEADY
	MAY CHANGE FROM H TO L	WILL BE CHANGING FROM H TO L
	MAY CHANGE FROM L TO H	WILL BE CHANGING FROM L TO H
	DON'T CARE: ANY CHANGE PERMITTED	CHANGING: STATE UNKNOWN
	DOES NOT APPLY	CENTER LINE IS HIGH IMPEDANCE "OFF" STATE

KS000010

- Notes:
1. TAVQV is tested with switch  $S_1$  closed and  $C_L = 50$  pF.
  2. For open collector outputs, TGVQV and TGVQZ are tested with  $S_1$  closed to the 1.5 V output level.  $C_L = 50$  pF.
  3. For three-state outputs, TGVQV is tested with  $C_L = 5$  pF to the 1.5 V level;  $S_1$  is open for high impedance to HIGH tests and closed for high impedance to LOW tests. TGVQZ is tested with  $C_L = 5$  pF. HIGH to high-impedance tests are made with  $S_1$  open to an output voltage of steady state HIGH  $-0.5$  V; LOW to high-impedance tests are made with  $S_1$  closed to the steady state LOW  $+0.5$  V level.

## SWITCHING CHARACTERISTICS over operating range unless otherwise specified\*


No.	Parameter Symbol	Parameter Description	"A" Version				Standard Version				Units
			COM'L		MIL		COM'L		MIL		
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
1	TAVQV	Address Valid to Output Valid Access Time		35		45		55		70	ns
2	TGVQZ	Delay from Output Enable Valid to Output Hi-Z		20		25		25		30	ns
3	TGVQV	Delay from Output Enable Valid to Output Valid		20		25		25		30	ns

See also Switching Test Circuit.

- Notes:
1. Tests are performed with input transition time of 5 ns or less, timing reference levels of 1.5 V, and input pulse levels of 0 to 3.0 V.
  2. TGVQZ is measured at steady state HIGH output voltage  $-0.5$  V and steady state LOW output voltage  $+0.5$  V output levels.

\*See the last page of this spec for Group A Subgroup Testing information.

## SWITCHING WAVEFORMS



## GROUP A SUBGROUP TESTING

### DC CHARACTERISTICS

Parameter Symbol	Subgroups
V <sub>OH</sub>	1, 2, 3
V <sub>OL</sub>	1, 2, 3
V <sub>IH</sub>	1, 2, 3
V <sub>IL</sub>	1, 2, 3
I <sub>L</sub>	1, 2, 3
I <sub>IH</sub>	1, 2, 3
I <sub>SC</sub>	1, 2, 3
I <sub>CC</sub>	1, 2, 3
I <sub>CEX</sub>	1, 2, 3

### SWITCHING CHARACTERISTICS

No.	Parameter Symbol	Subgroups
1	TAVQV	9, 10, 11
2	TGVQZ	9, 10, 11
3	TGVQV	9, 10, 11
	Functional Tests	7, 8

### MILITARY BURN-IN

Military burn-in is in accordance with the current revision of MIL-STD-883, Test Method 1015, Conditions A through E. Test conditions are selected at AMD's option.

# Am27S35/Am27S37

8,192-Bit (1024 x 8) Bipolar Registered PROM  
with Programmable INITIALIZE Input

Am27S35/Am27S37

2

## DISTINCTIVE CHARACTERISTICS

- Slim, 24-pin, 300-mil lateral center package occupies approximately 1/3 the board space required by standard discrete PROM and register
- Consumes approximately 1/2 the power of separate PROM/register combination for improved system reliability
- Versatile programmable asynchronous or synchronous enable for simplified word expansion
- Buffered common INITIALIZE input either asynchronous (Am27S35) or synchronous (Am27S37)
- Platinum-Silicide fuses guarantee high reliability, fast programming and exceptionally high programming yields (typ. > 98%)

## GENERAL DESCRIPTION

The Am27S35 and the Am27S37 (1024-words by 8-bits) are fully decoded, Schottky array, TTL Programmable Read-Only Memories (PROMs), incorporating D-type master-slave data registers on chip. These devices have three-state outputs compatible with low-power Schottky bus standards capable of satisfying the requirements of a variety of microprogrammable controls and state machines.

These devices contain an 8-bit parallel data register in the array-to-output path which allows PROM data to be stored while other data is being addressed. This meets the requirements for pipelined microprogrammable control


stores where instruction execute and instruction fetch are performed in parallel.

To offer the system designer maximum flexibility, these devices contain both asynchronous ( $\bar{G}$ ) and synchronous ( $\bar{G}_S$ ) output enables.

These devices contain a single pin initialize function capable of loading any arbitrary microinstruction for system interrupt or initialization. On the Am27S35 this function operates asynchronously, independent of clock. The Am27S37 provides synchronous operation of this function.

Upon power-up the outputs ( $Q_0 - Q_7$ ) will be in a floating or high-impedance state.

## BLOCK DIAGRAM




BD006351

## PRODUCT SELECTOR GUIDE


Part Number Asynchronous Initialize	Am27S35A		Am27S35	
Part Number Synchronous Initialize	Am27S37A		Am27S37	
Address Setup Time	35 ns	40 ns	40 ns	45 ns
Clock-to-Output Delay	20 ns	20 ns	25 ns	30 ns
Operating Range	C	M	C	M

## CONNECTION DIAGRAMS Top View


**DIP\***



CD000741



CD000751




CD009620

\*Also available in 24-pin Flatpack.  
Connections identical to DIPs.

Note: Pin 1 is marked for orientation.

## LOGIC SYMBOL




LS000172

## ORDERING INFORMATION (Cont'd.)

### Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:

- A. Device Number**
- B. Speed Option** (if applicable)
- C. Package Type**
- D. Temperature Range**
- E. Optional Processing**
- F. Alternate Packaging Option**



2

Valid Combinations	
AM27S35	
AM27S35A	DC, DCB, PC, PCB, LC, LCB, LC-S, LCB-S
AM27S37	
AM27S37A	

#### Valid Combinations


Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

## ORDERING INFORMATION

### APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. CPL (Controlled Products List) products are processed in accordance with MIL-STD-883C, but are inherently non-compliant because of package, solderability, or surface treatment exceptions to those specifications. The order number (Valid Combination) for APL products is formed by a combination of:

- A. Device Number**
- B. Speed Option** (if applicable)
- C. Device Class**
- D. Package Type**
- E. Lead Finish**



Valid Combinations	
AM27S35	
AM27S35A	/BLA, /BKA
AM27S37	/BUC, /B3C
AM27S37A	

#### Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.



## PIN DESCRIPTION

### $A_0 - A_9$ Address Inputs

The 10-bit field presented at the address inputs selects one of 1024 memory locations to be read from.

### K Clock

The clock is used to load data into the parallel registers from the memory array. Data transfer occurs on the LOW-to-HIGH transition of K.

### $Q_0 - Q_7$ Data Output Port

Parallel data output from the pipeline register. The disabled state of these outputs is floating or high impedance.

### $\bar{G}$ Asynchronous Output Enable

Provides direct control of the Q-output, three-state drivers independent of K.

### $\bar{G}_S$ Synchronous Output Enable

Controls the state of the Q-output, three-state drivers in conjunction with K. This is useful where more than one registered PROM is bussed together for word-depth

expansion. In this case, the enable becomes the most significant address bit and, as such, must be synchronized with the data.

### $\bar{I}$ Asynchronous Initialize (Am27S35)

Control pin used to initialize the output data registers from a programmable word independent of K. This can be used to generate any arbitrary microinstruction for system interrupt or initialization.

### $\bar{I}_S$ Synchronous Initialize (Am27S37)

Control pin used to initialize the output data registers from a programmable word in conjunction with K. This can be used to generate any arbitrary microinstruction for system interrupt or initialization.

### VCC Device Power Supply Pin

The most positive of the logic power supply pins.

### GND Device Power Supply Pin

The most negative of the logic power supply pins.

## FUNCTIONAL DESCRIPTION

The Am27S35A/35 and Am27S37A/37 are Schottky TTL programmable read only memories (PROMs) incorporating true D-type, master-slave data registers on chip. These devices feature the versatile 1024-word by 8-bit organization and are available with three-state outputs. Designed to optimize system performance, these devices also substantially reduce the cost and size of pipelined microprogrammed systems and other designs where accessed PROM data is temporarily stored in a register. The Am27S35A/35 and Am27S37A/37 also offer maximum flexibility for memory expansion and data bus control by providing both synchronous and asynchronous output enables.

When VCC power is first applied, the synchronous enable ( $\bar{G}_S$ ) flip-flop will be in the set condition causing the outputs ( $Q_0 - Q_7$ ) to be in the OFF or high-impedance state. Reading data is accomplished by first applying the binary word address to the address inputs ( $A_0 - A_9$ ) and a logic LOW to the synchronous enable ( $\bar{G}_S$ ). During the address setup time, stored data is accessed and loaded into the master flip-flops of the data register. Since the synchronous enable setup time is less than the address setup requirement, additional decoding delays may occur in the enable path without reducing memory performance. Upon the next LOW-to-HIGH transition of the clock (K), data is transferred to the slave flip-flops which drive the output buffers. Providing the asynchronous enable ( $\bar{G}$ ) is also LOW, stored data will appear on the outputs ( $Q_0 - Q_7$ ). If ( $\bar{G}_S$ ) is HIGH when the positive clock edge occurs, outputs go to the OFF or high-impedance state regardless of the value of ( $\bar{G}$ ). The outputs may be disabled at any time by switching ( $\bar{G}$ ) to a HIGH level. Following the positive clock edge, the address and synchronous enable inputs are free to change; changes will not affect the outputs until another positive clock edge occurs. This unique feature allows the PROM decoders and sense amplifiers to access the next

location while previously addressed data remains stable on the outputs. For less complex applications either enable may be effectively eliminated by tying it to ground.

These devices also contain a built-in initialize function. When activated, the initialize control input ( $\bar{I}$ ) causes the contents of an additional (1025th) 8-bit word to be loaded into the on-chip register. This extra word is user programmable. Since each bit is individually programmable, the initialize function can be used to load any desired combination of HIGHS and LOWS into the register. In the unprogrammed state, activating  $\bar{I}$  will perform a register CLEAR (all outputs LOW). If all bits of the initialize word are programmed, activating  $\bar{I}$  performs a register PRESET (all outputs HIGH).

This ability to tailor the initialize outputs to the system requirements simplifies system design and enhances performance. The initialize function is useful during power-up and timeout sequences. This flexible feature can also facilitate implementation of other sophisticated functions such as a built-in "jump-start" address.

The Am27S35A/35 has an asynchronous initialize input ( $\bar{I}$ ). Applying a LOW to the  $\bar{I}$  input causes an immediate load of the programmed initialize word into the slave flip-flops of the register independent of all other inputs (including K). The initialize data will appear at the device outputs after the outputs are enabled by bringing the asynchronous enable ( $\bar{G}$ ) LOW.

The Am27S37A/37 has a synchronous  $\bar{I}_S$  input. Applying a LOW to the  $\bar{I}_S$  input causes an immediate load of the programmed initialize word into the master flip-flops of the register only independent of all other inputs (including K). To bring this data to the device outputs, the synchronous enable ( $\bar{G}_S$ ) should be held LOW until the next LOW-to-HIGH transition of the clock (K). Following this, the data will appear on the outputs after the asynchronous enable ( $\bar{G}$ ) is brought LOW.

## ABSOLUTE MAXIMUM RATINGS

Storage Temperature .....	-65 to +150°C
Ambient Temperature with Power Applied .....	-55 to +125°C
Supply Voltage .....	-0.5 V to +7.0 V
DC Voltage Applied to Outputs (Except During Programming) .....	-0.5 V to +V <sub>CC</sub> Max.
DC Voltage Applied to Outputs During Programming .....	21 V
Output Current into Outputs During Programming (Max. Duration of 1 sec) .....	250 mA
DC Input Voltage .....	-0.5 V to +5.5 V
DC Input Current .....	-30 mA to +5 mA

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

## OPERATING RANGES

Commercial (C) Devices	
Temperature, T <sub>A</sub> .....	0 to +75°C
Supply Voltage .....	+4.75 V to +5.25 V
Military (M) Devices*	
Temperature, T <sub>C</sub> .....	-55 to +125°C
Supply Voltage .....	+4.5 V to +5.5 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

\*Military product 100% tested at T<sub>C</sub> = +25°C, +125°C, and -55°C.

## DC CHARACTERISTICS over operating range unless otherwise specified\*


Parameter Symbol	Parameter Description	Test Conditions	Min.	Typ.	Max.	Units
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = Min., I <sub>OH</sub> = -2.0 mA V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	2.4			Volts
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = Min., I <sub>OL</sub> = 16 mA V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>			0.50	Volts
V <sub>IH</sub>	Input HIGH Level	Guaranteed input logical HIGH voltage for all inputs (Note 1)	2.0			Volts
V <sub>IL</sub>	Input LOW Level	Guaranteed input logical LOW voltage for all inputs (Note 1)			0.8	Volts
I <sub>IL</sub>	Input LOW Current	V <sub>CC</sub> = Max., V <sub>IN</sub> = 0.45 V			-0.250	mA
I <sub>IH</sub>	Input HIGH Current	V <sub>CC</sub> = Max., V <sub>IN</sub> = V <sub>CC</sub>			40	μA
I <sub>SC</sub>	Output Short Circuit Current	V <sub>CC</sub> = Max., V <sub>OUT</sub> = 0.0 V (Note 2)	-20		-90	mA
I <sub>CC</sub>	Power Supply Current	All inputs = GND, V <sub>CC</sub> = Max.			185	mA
V <sub>I</sub>	Input Clamp Voltage	V <sub>CC</sub> = Min., I <sub>IN</sub> = -18 mA			-1.2	Volts
I <sub>CEX</sub>	Output Leakage Current	V <sub>CC</sub> = Max. V <sub>G</sub> = 2.4 V			40	μA
		V <sub>O</sub> = V <sub>CC</sub> V <sub>O</sub> = 0.4 V			-40	
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = 2.0 V @ f = 1 MHz (Note 3)		5		pF
C <sub>OUT</sub>	Output Capacitance	V <sub>OUT</sub> = 2.0 V @ f = 1 MHz (Note 3)		12		

- Notes: 1. These are absolute voltages with respect to device ground pin and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.  
2. Only one output should be shorted at a time. Duration of the short circuit test should not be more than one second.  
3. These parameters are not 100% tested, but are periodically sampled.


\*See the last page of this spec for Group A Subgroup Testing information.

## SWITCHING TEST CIRCUITS

## KEY TO SWITCHING WAVEFORMS



TC003442



TC003452

WAVEFORM	INPUTS	OUTPUTS
	MUST BE STEADY	WILL BE STEADY
	MAY CHANGE FROM H TO L	WILL BE CHANGING FROM H TO L
	MAY CHANGE FROM L TO H	WILL BE CHANGING FROM L TO H
	DON'T CARE; ANY CHANGE PERMITTED	CHANGING; STATE UNKNOWN
	DOES NOT APPLY	CENTER LINE IS HIGH IMPEDANCE "OFF" STATE

KS000010

### A. Output Load for All AC Tests Except TGHQZ and TKHQZ

### B. Output Load for TGHQZ and TKHQZ

- Notes:
1. All device test loads should be located within 2" of device output pin.
  2. S<sub>1</sub> is open for Output Data HIGH to Hi-Z and Hi-Z to Output Data HIGH tests. S<sub>1</sub> is closed for all other AC tests.
  3. Load capacitance includes all stray and fixture capacitance.

2

**SWITCHING CHARACTERISTICS** over operating range unless otherwise specified (Note 1)\*


No.	Parameter Symbol	Parameter Description	"A" Version		Standard Version		Units	
			Min.	Max.	Min.	Max.		
1	TAVKH	Address to K HIGH Setup Time	COM'L	35		40		ns
			MIL	40		45		
2	TKHAX	Address to K HIGH Hold Time	COM'L	0		0		ns
			MIL	0		0		
3	TKHQV <sub>1</sub>	Delay from K HIGH to Output Valid, for initially active outputs (HIGH or LOW)	COM'L		20		25	ns
			MIL		25		30	
4	TKHKL TKLKH	K Pulse Width (HIGH or LOW)	COM'L	20		20		ns
			MIL	20		20		
5	TGLQV	Asynchronous Output Enable LOW to Output Valid (HIGH or LOW) (See Note 3)	COM'L		25		30	ns
			MIL		30		35	
6	TGHQZ	Asynchronous Output Enable HIGH to Output Hi-Z (See Notes 2 & 3)	COM'L		25		30	ns
			MIL		30		35	
7	TGSVKH	$\overline{G_S}$ to K HIGH Setup Time (See Note 4)	COM'L	15		15		ns
			MIL	15		15		
8	TKHGSX	$\overline{G_S}$ to K HIGH Hold Time (See Note 4)	COM'L	5		5		ns
			MIL	5		5		
9	TKHQV <sub>2</sub>	Delay from K HIGH to Output Valid, for initially Hi-Z outputs (See Note 4)	COM'L		25		30	ns
			MIL		30		35	
10	TKHQZ	Delay from K HIGH to Output Hi-Z (See Notes 2 & 4)	COM'L		25		30	ns
			MIL		30		35	
11	TILQV	Delay from $\overline{I}$ LOW to Output Valid (HIGH or LOW) (See Note 5)	COM'L		30		35	ns
			MIL		35		40	
12	TIHKKH	Asynchronous $\overline{I}$ Recovery Time (See Note 5)	COM'L	20		20		ns
			MIL	20		25		
13	TILIH	Asynchronous $\overline{I}$ Pulse Width (See Note 5)	COM'L	25		25		ns
			MIL	30		30		
14	TISVKH	$\overline{I_S}$ to K HIGH Setup Time (See Note 6)	COM'L	25		30		ns
			MIL	30		35		
15	TKHISX	$\overline{I_S}$ to K HIGH Hold Time (See Note 6)	COM'L	0		0		ns
			MIL	0		0		

See also Switching Test Circuits.

- Notes: 1. Tests are performed with input transition time of 5 ns or less, timing reference levels of 1.5 V, and input pulse levels of 0 to 3.0 V using test load in A under Switching Test Circuits.  
 2. TGHQZ and TKHQZ are measured at steady state HIGH output voltage -0.5 V and steady state LOW output voltage +0.5 V output levels using the test load in B under Switching Test Circuits.  
 3. Applies only when Asynchronous Enable ( $\overline{G}$ ) function is used.  
 4. Applies only when Synchronous Enable ( $\overline{G_S}$ ) function is used.  
 5. Applies only to the Am27S35 (Asynchronous Initialize ( $\overline{I}$ )) version.  
 6. Applies only to the Am27S37 (Synchronous Initialize ( $\overline{I_S}$ )) version.


\*See the last page of this spec for Group A Subgroup Testing information.

### SWITCHING WAVEFORMS (Cont'd.)



WF021580


Timing Set 1. Using Asynchronous Enable



WF021611


Timing Set 2. Using Synchronous Enable

### SWITCHING WAVEFORMS



WF021590

**Timing Set 3. Using Asynchronous Initialize  
Am27S35 Only**



WF021601

**Timing Set 4. Using Synchronous Initialize  
Am27S37 Only**

## GROUP A SUBGROUP TESTING

### DC CHARACTERISTICS

Parameter Symbol	Subgroups
V <sub>OH</sub>	1, 2, 3
V <sub>OL</sub>	1, 2, 3
V <sub>IH</sub>	1, 2, 3
V <sub>IL</sub>	1, 2, 3
I <sub>IL</sub>	1, 2, 3
I <sub>IH</sub>	1, 2, 3
I <sub>SC</sub>	1, 2, 3
I <sub>CC</sub>	1, 2, 3
I <sub>CEX</sub>	1, 2, 3

2

### SWITCHING CHARACTERISTICS

No.	Parameter Symbol	Subgroups	No.	Parameter Symbol	Subgroups
1	TAVKH	9, 10, 11	9	TKHQV2	9, 10, 11
2	TKHAX	9, 10, 11	10	TKHQZ	9, 10, 11
3	TKHQV1	9, 10, 11	11	TILQV	9, 10, 11
4	TKHKL TKLKH	9, 10, 11	12	TIHKKH	9, 10, 11
5	TGLQV	9, 10, 11	13	TILIH	9, 10, 11
6	TGHQZ	9, 10, 11	14	TISVKH	9, 10, 11
7	TGSVKH	9, 10, 11	15	TKHISX	9, 10, 11
8	TKHGSX	9, 10, 11		Functional Tests	7, 8

### MILITARY BURN-IN

Military burn-in is in accordance with the current revision of MIL-STD-883, Test Method 1015, Conditions A through E. Test conditions are selected at AMD's option.

# Am27S41/27PS41

16,384-Bit (4,096 x 4) Bipolar PROM

## DISTINCTIVE CHARACTERISTICS

- Ultra-fast access time "A" version (35 ns Max.) — Fast access time Standard version (50 ns Max.) — allow
- Platinum-Silicide fuses guarantee high reliability, fast programming and exceptionally high programming yields (typ > 98%)
- AC performance is factory tested utilizing programmed test words and columns
- Voltage and temperature compensated providing extremely flat AC performance over military range
- Member of generic PROM series utilizing standard programming algorithm

## GENERAL DESCRIPTION


The Am27S41 (4,096-words by 4-bits) is a Schottky TTL Programmable Read-Only Memory (PROM).

This device has three-state outputs compatible with low-power Schottky bus standards capable of satisfying the requirements of a variety of microprogrammable controls,

mapping functions, code conversion, or logic replacement. Easy-word depth expansion is facilitated by active LOW ( $\overline{G}_1$  &  $\overline{G}_2$ ) output enables.

This device is also offered in a power-switched version, the Am27PS41.

## BLOCK DIAGRAM




\*E nomenclature applies only to Am27PS power-switched versions.

## PRODUCT SELECTOR GUIDE

Part Number	27S41A		27S41		27PS41	
Address Access Time	35 ns	50 ns	50 ns	65 ns	50 ns	65 ns
Operating Range	C	M	C	M	C	M



## CONNECTION DIAGRAMS Top View




CD000411

Note: Pin 1 is marked for orientation.

2

## LOGIC SYMBOL



LS000041


\*E nomenclature applies only to Am27PS power-switched versions.

## ORDERING INFORMATION (Cont'd.)

### Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:

- A. Device Number**
- B. Speed Option** (if applicable)
- C. Package Type**
- D. Temperature Range**
- E. Optional Processing**



Valid Combinations	
AM27S41	PC, PCB, DC, DCB
AM27S41A	
AM27PS41	

#### Valid Combinations


Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

## ORDERING INFORMATION

### APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. CPL (Controlled Products List) products are processed in accordance with MIL-STD-883C, but are inherently non-compliant because of package, solderability, or surface treatment exceptions to those specifications. The order number (Valid Combination) for APL products is formed by a combination of:

- A. Device Number**
- B. Speed Option** (if applicable)
- C. Device Class**
- D. Package Type**
- E. Lead Finish**



Valid Combinations	
AM27S41	/BRA
AM27S41A	
AM27PS41	

#### Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

## PIN DESCRIPTION

### **A<sub>0</sub>-A<sub>11</sub> Address Inputs**

The 12-bit field presented at the address inputs selects one of 4,096 memory locations to be read from.

### **Q<sub>0</sub>-Q<sub>3</sub> Data Output Port**

The outputs whose state represents the data read from the selected memory locations.

### **$\overline{G}_1, \overline{G}_2$ Output Enable**

Provides direct control of the Q-output, three-state buffers. Outputs disabled forces all outputs to a floating or high-

impedance state. On power-switched version, the disabled state reduces the  $I_{CC}$  to  $I_{CCD}$ .

$$\text{Enable} = \overline{G}_1 \cdot \overline{G}_2$$

$$\text{Disable} = \overline{G}_1 \cdot \overline{G}_2$$

$$= G_1 \cdot G_2$$

### **V<sub>CC</sub> Device Power Supply Pin**

The most positive of the logic power supply pins.

### **GND Device Power Supply Pin**

The most negative of the logic power supply pins.

## FUNCTIONAL DESCRIPTION

### **Power Switching**

The Am27PS41 is a power-switched device. When the chip is selected, important internal currents increase from small idling or standby values to their larger selected values. This transition occurs very rapidly, meaning that access times from the powered-down state are only slightly slower than from the powered-up state. Deselected,  $I_{CC}$  is reduced to half its full operating amount. Due to this unique feature, there are special considerations which should be followed in order to optimize performance:

1. When the Am27PS41 is selected by a low level on  $\overline{E}_1$ , a current surge is placed on the V<sub>CC</sub> supply due to the power-up feature. In order to minimize the effects of this current transient, it is recommended that a 0.1  $\mu$ f ceramic capacitor be connected from pin 20 to pin 10 at each device. (See Figure 1.)
2. Address access time (TAVQ1) can be optimized if a chip enable set-up time (TEVAV) of greater than 25 ns is observed. Negative set-up times on chip enable (TEVAV < 0) should be avoided. (For typical and worse case characteristics, see Figures 2A and 2B.)

## ABSOLUTE MAXIMUM RATINGS

Storage Temperature .....	-65 to +150°C
Ambient Temperature with Power Applied .....	-55 to +125°C
Supply Voltage .....	-0.5 V to +7.0 V
DC Voltage Applied to Outputs (Except During Programming) .....	-0.5 V to +V <sub>CC</sub> Max.
DC Voltage Applied to Outputs During Programming .....	21 V
Output Current into Outputs During Programming (Max. Duration of 1 sec) .....	250 mA
DC Input Voltage .....	-0.5 V to + 5.5 V
DC Input Current .....	-30 mA to +5 mA

## OPERATING RANGES

Commercial (C) Devices	Temperature .....	0 to +75°C
	Supply Voltage .....	+4.75 V to +5.25 V
Military (M) Devices	Temperature .....	-55 to +125°C
	Supply Voltage .....	+4.5 V to +5.5 V

*Operating ranges define those limits between which the functionality of the device is guaranteed.*

Military Products 100% tested at case temperature  
-55°C, +25°C, 125°C


## DC CHARACTERISTICS over operating range unless otherwise specified\*

Parameter Symbol	Parameter Description	Test Conditions	Min.	Typ.	Max.	Units
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = Min., I <sub>OH</sub> = -2.0 mA V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	2.4			Volts
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = Min., I <sub>OL</sub> = 16 mA V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	COM'L		0.45	Volts
			MIL		0.50	
V <sub>IH</sub>	Input HIGH Level	Guaranteed input logical HIGH voltage for all inputs (Note 3)	2.0			Volts
V <sub>IL</sub>	Input LOW Level	Guaranteed input logical LOW voltage for all inputs (Note 3)			0.8	Volts
I <sub>IL</sub>	Input LOW Current	V <sub>CC</sub> = Max., V <sub>IN</sub> = 0.45 V			-0.250	mA
I <sub>IH</sub>	Input HIGH Current	V <sub>CC</sub> = Max., V <sub>IN</sub> = V <sub>CC</sub>			40	μA
I <sub>SC</sub>	Output Short Circuit Current	V <sub>CC</sub> = Max., V <sub>OUT</sub> = 0.0 V (Note 1)	COM'L	-20	-90	mA
			MIL	-15	-90	
I <sub>CC</sub>	Power Supply Current	V <sub>CC</sub> = Max. All inputs = 0.0 V	COM'L		165	mA
			MIL		170	
I <sub>CCD</sub>	Am27PS Version Power Down Supply Current	V <sub>CC</sub> = Max. V <sub>E1</sub> = 2.4 V, All other inputs = 0.0 V			85	mA
V <sub>I</sub>	Input Clamp Voltage	V <sub>CC</sub> = Min., I <sub>IN</sub> = -18 mA			-1.2	Volts
I <sub>CEX</sub>	Output Leakage Current	V <sub>CC</sub> = Max. V <sub>G1</sub> = 2.4 V	V <sub>O</sub> = V <sub>CC</sub>		40	μA
			V <sub>O</sub> = 0.4 V		-40	
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = 2.0 V @ f = 1 MHz (Note 2)		5.0		pF
C <sub>OUT</sub>	Output Capacitance	V <sub>OUT</sub> = 2.0 V @ f = 1 MHz (Note 2)		8.0		

- Notes: 1. Not more than one output should be shorted at a time. Duration of the short circuit test should not be more than one second.  
 2. These parameters are not 100% tested, but are periodically sampled.  
 3. These are absolute voltages with respect to device ground pin and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.


\*See the last page of this spec for Group A Subgroup Testing information.

## TYPICAL DC and AC OPERATING CHARACTERISTICS



OP001131


Typical  $I_{CC}$  Current Surge without 0.1 mF  
( $I_{CC}$  is Current Supplied by  $V_{CC}$  Power Supply)



OP001141


Typical  $I_{CC}$  Current Surge with 0.1 mF  
( $I_{CC}$  is Current Supplied by  $V_{CC}$  Power Supply)

Figure 1.  $I_{CC}$  Current



OP001151

Figure 2A. TAVQV1 versus TEVAV




OP001161

Figure 2B. TEVQV versus TAVEV

## SWITCHING TEST CIRCUIT

## KEY TO SWITCHING WAVEFORMS



WAVEFORM	INPUTS	OUTPUTS
	MUST BE STEADY	WILL BE STEADY
	MAY CHANGE FROM H TO L	WILL BE CHANGING FROM H TO L
	MAY CHANGE FROM L TO H	WILL BE CHANGING FROM L TO H
	DON'T CARE; ANY CHANGE PERMITTED	CHANGING; STATE UNKNOWN
	DOES NOT APPLY	CENTER LINE IS HIGH IMPEDANCE "OFF" STATE

KS000010

2

### SWITCHING CHARACTERISTICS over operating range unless otherwise specified\*

No.	Parameter Symbol	Parameter Description	Version	27S Version				27PS Version				Units
				COM'L		MIL		COM'L		MIL		
				Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
1	TAVQV	Address Valid to Output Valid Access Time	A		35		50					ns
			STD		50		65		50		65	
2	TGVQZ	Delay from Output Enable Valid to Output Hi-Z	A		25		30					ns
			STD		25		30		25		30	
3	TGVQV	Delay from Output Enable Valid to Output Valid	A		25		30					ns
			STD		25		30		60		65	
4	TAVQV1	Power Switched Address Valid to Output Valid Access Time (Am27PS Versions only)	A						60		65	ns
			STD						80		90	


See Switching Test Circuit.

Notes: 1. TAVQV is tested with switch  $S_1$  closed and  $C_L = 5$  pF. TEVAV is defined as chip enable setup time.

2. For the three-state output, TGVQZ is tested with  $C_L = 5$  pF to the 1.5 V level;  $S_1$  is open for high-impedance to HIGH tests and closed for high-impedance to LOW tests. TGVQV is tested with  $C_L = 5$  pF. HIGH to high-impedance tests are made with  $S_1$  open to an output voltage of steady state HIGH - 0.5 V; LOW to high-impedance tests are made with  $S_1$  closed to the steady state LOW + 0.5 V level.

\*See the last page of this spec for Group A Subgroup Testing information.

### SWITCHING WAVEFORMS



WF021670

## GROUP A SUBGROUP TESTING

### DC CHARACTERISTICS

Parameter Symbol	Subgroups
V <sub>OH</sub>	1, 2, 3
V <sub>OL</sub>	1, 2, 3
V <sub>IH</sub>	1, 2, 3
V <sub>IL</sub>	1, 2, 3
I <sub>IL</sub>	1, 2, 3
I <sub>IH</sub>	1, 2, 3
I <sub>SC</sub>	1, 2, 3
I <sub>CC</sub>	1, 2, 3
I <sub>CEX</sub>	1, 2, 3

### SWITCHING CHARACTERISTICS

No.	Parameter Symbol	Subgroups
1	TAVQV	9, 10, 11
2	TGVQZ	9, 10, 11
3	TGVQV	9, 10, 11
4	TAVQV1	9, 10, 11
	Functional Tests	7, 8

### MILITARY BURN-IN

Military burn-in is in accordance with the current revision of MIL-STD-883, Test Method 1015, Conditions A through E. Test conditions are selected at AMD's option.



# Am27S43

32,768-Bit (4096 x 8) Bipolar PROM

Am27S43

2

## DISTINCTIVE CHARACTERISTICS


- Ultra-fast access time
- Voltage and temperature compensated providing extremely flat AC performance over military range
- Platinum-Silicide fuses guarantee high reliability, fast programming and exceptionally high programming yields (typ > 98%)

## GENERAL DESCRIPTION

The Am27S43 (4096-words by 8-bits) is a Schottky TTL Programmable Read-Only Memory (PROM).

This device has three-state outputs compatible with low-power Schottky bus standards capable of satisfying the requirements of a variety of microprogrammable controls.

## BLOCK DIAGRAM






## PRODUCT SELECTOR GUIDE

Part Number	27S43A		27S43	
	Address Access Time	40 ns	55 ns	55 ns
Operating Range	C	M	C	M

Publication # 03190 Rev. C Amendment /0  
Issue Date: May 1986

## CONNECTION DIAGRAMS Top View


DIP\*



\*Also available in 24-Pin Flatpack. Connections identical to DIPs.

Note: Pin 1 is marked for orientation.

## LOGIC SYMBOL




LS002401

## ORDERING INFORMATION (Cont'd.)

### Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:

- A. Device Number**
- B. Speed Option** (if applicable)
- C. Package Type**
- D. Temperature Range**
- E. Optional Processing**
- F. Alternate Packaging Option**



Valid Combinations	
AM27S43	DC, DCB, PC, PCB,
AM27S43A	LC, LCB,
	LC-S, LCB-S

#### Valid Combinations


Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

## ORDERING INFORMATION

### APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. CPL (Controlled Products List) products are processed in accordance with MIL-STD-883C, but are inherently non-compliant because of package, solderability, or surface treatment exceptions to those specifications. The order number (Valid Combination) for APL products is formed by a combination of:

- A. Device Number**
- B. Speed Option** (if applicable)
- C. Device Class**
- D. Package Type**
- E. Lead Finish**



Valid Combinations	
AM27S43	/BJA, /BKA,
AM27S43A	/BUC, /B3C

#### Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

## PIN DESCRIPTION

### **A<sub>0</sub> - A<sub>11</sub> Address (Inputs)**

The 12-bit field presented at the address inputs selects one of 4,096 memory locations to be read from.

### **Q<sub>0</sub> - Q<sub>7</sub> Data Output Port**

The outputs whose state represents the data read from the selected memory locations. These outputs are three-state buffers which when disabled are in a floating or high-impedance state.

### **$\overline{G}_1, \overline{G}_2$ Output Enable (Input)**

Provides direct control of the Q-output, three-state buffers. Outputs disabled forces all outputs to a floating or high-impedance state.

$$\text{Enable} = \overline{G}_1 \cdot G_2$$

$$\text{Disable} = \overline{G}_1 \cdot \overline{G}_2 = G_1 \cdot G_2$$

### **V<sub>CC</sub> Device Power Supply Pin**

The most positive of the logic power supply pins.

### **GND Device Power Supply Pin**

The most negative of the logic power supply pins.

## ABSOLUTE MAXIMUM RATINGS

Storage Temperature .....	-65 to +150°C
Ambient Temperature with Power Applied .....	-55 to +125°C
Supply Voltage .....	-0.5 V to +7.0 V
DC Voltage Applied to Outputs (Except During Programming) .....	-0.5 V to +V <sub>CC</sub> Max.
DC Voltage Applied to Outputs During Programming .....	21 V
Output Current into Outputs During Programming (Max. Duration of 1 sec) .....	250 mA
DC Input Voltage .....	-0.5 V to +5.5 V
DC Input Current .....	-30 mA to +5 mA

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

## OPERATING RANGES

Commercial (C) Devices	
Temperature, T <sub>A</sub> .....	0 to +75°C
Supply Voltage .....	+4.75 V to +5.25 V
Military (M) Devices*	
Temperature, T <sub>C</sub> .....	-55 to +125°C
Supply Voltage .....	+4.5 V to +5.5 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

\*Military Product 100% tested at T<sub>C</sub> = +25°C, +125°C, and -55°C.

## DC CHARACTERISTICS over operating range unless otherwise specified\*


Parameter Symbol	Parameter Description	Test Conditions	Min.	Typ.	Max.	Units
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = Min., I <sub>OH</sub> = -2.0 mA V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	2.4			Volts
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = Min., I <sub>OL</sub> = 16 mA V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>			0.50	Volts
V <sub>IH</sub>	Input HIGH Level	Guaranteed input logical HIGH voltage for all inputs (Note 1)	2.0			Volts
V <sub>IL</sub>	Input LOW Level	Guaranteed input logical LOW voltage for all inputs (Note 1)			0.8	Volts
I <sub>IL</sub>	Input LOW Current	V <sub>CC</sub> = Max., V <sub>IN</sub> = 0.45 V			-0.250	mA
I <sub>IH</sub>	Input HIGH Current	V <sub>CC</sub> = Max., V <sub>IN</sub> = V <sub>CC</sub>			40	μA
I <sub>SC</sub>	Output Short Circuit Current	V <sub>CC</sub> = Max., V <sub>OUT</sub> = 0.0 V (Note 2)	-15		-100	mA
I <sub>CC</sub>	Power Supply Current	All inputs = GND, V <sub>CC</sub> = Max.	COM'L		185	mA
			MIL		185	
V <sub>I</sub>	Input Clamp Voltage	V <sub>CC</sub> = Min., I <sub>IN</sub> = -18 mA			-1.2	Volts
I <sub>CEX</sub>	Output Leakage Current	V <sub>CC</sub> = Max. V <sub>G1</sub> = 2.4 V	V <sub>O</sub> = V <sub>CC</sub>		40	μA
			V <sub>O</sub> = 0.4 V		-40	
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = 2.0 V @ f = 1 MHz (Note 3)		5.0		pF
C <sub>OUT</sub>	Output Capacitance	V <sub>OUT</sub> = 2.0 V @ f = 1 MHz (Note 3)		8.0		

- Notes: 1. These are absolute voltages with respect to device ground pin and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.  
 2. Not more than one output should be shorted at a time. Duration of the short circuit test should not be more than one second.  
 3. These parameters are not 100% tested, but are periodically sampled.

\*See the last page of this spec for Group A Subgroup Testing information.

## SWITCHING TEST CIRCUIT

## KEY TO SWITCHING WAVEFORMS



WAVEFORM	INPUTS	OUTPUTS
	MUST BE STEADY	WILL BE STEADY
	MAY CHANGE FROM H TO L	WILL BE CHANGING FROM H TO L
	MAY CHANGE FROM L TO H	WILL BE CHANGING FROM L TO H
	DON'T CARE: ANY CHANGE PERMITTED	CHANGING: STATE UNKNOWN
	DOES NOT APPLY	CENTER LINE IS HIGH IMPEDANCE "OFF" STATE

KS000010

Notes: 1. TAVQV is tested with Switch  $S_1$  closed and  $C_L = 30$  pF.

2. For three-state outputs, TGVQZ is tested with  $C_L = 30$  pF to the 1.5 V level;  $S_1$  is open for high-impedance to HIGH tests and closed for high-impedance to LOW tests. TGVQV is tested with  $C_L = 5$  pF. HIGH to high-impedance tests are made with  $S_1$  open to an output voltage of  $V_{OH} - 0.5$  V; LOW to high-impedance tests are made with  $S_1$  closed to the  $V_{OL} + 0.5$  V level.

## SWITCHING CHARACTERISTICS over operating range unless otherwise specified\*


No.	Parameter Symbol	Parameter Description	"A" Version		Standard Version				Units	
			COM'L		MIL	COM'L		MIL		
			Min.	Max.	Min.	Max.	Min.	Max.		
1	TAVQV	Address Valid to Output Valid Access Time		40	55		55		65	ns
2	TGVQZ	Delay from Output Enable Valid to Output Hi-Z		30	35		35		40	ns
3	TGVQV	Delay from Output Enable Valid to Output Valid		30	35		35		40	ns

Notes: 1. Tests are performed with input transition time of 5 ns or less, timing reference levels of 1.5 V, and input pulse levels of 0 to 3.0 V.

2. TGVQZ is measured at steady state HIGH output voltage  $-0.5$  V and steady state LOW output voltage  $+0.5$  V output levels.

\*See the last page of this spec for Group A Subgroup Testing information.

## SWITCHING WAVEFORMS



WF021660

## GROUP A SUBGROUP TESTING

### DC CHARACTERISTICS

Parameter Symbol	Subgroups
V <sub>OH</sub>	1, 2, 3
V <sub>OL</sub>	1, 2, 3
V <sub>IH</sub>	1, 2, 3
V <sub>IL</sub>	1, 2, 3
I <sub>IL</sub>	1, 2, 3
I <sub>IH</sub>	1, 2, 3
I <sub>SC</sub>	1, 2, 3
I <sub>CC</sub>	1, 2, 3
I <sub>CEX</sub>	1, 2, 3

### SWITCHING CHARACTERISTICS

No.	Parameter Symbol	Subgroups
1	TAVQV	9, 10, 11
2	TGVQZ	9, 10, 11
3	TGVQV	9, 10, 11
	Functional Tests	7, 8

### MILITARY BURN-IN

Military burn-in is in accordance with the current revision of MIL-STD-883, Test Method 1015, Conditions A through E. Test conditions are selected at AMD's option.

# Am27S45/Am27S47

16,384-Bit (2048 x 8) Bipolar Registered PROM  
with Programmable INITIALIZE Input

Am27S45/Am27S47

## DISTINCTIVE CHARACTERISTICS

- "SA" version offers superior performance with 25 ns setup time and 10 ns clock-to-output delay\*
- Slim, 24-pin, 300-mil lateral center package occupies approximately 1/3 the board space required by standard discrete PROM and register
- Consumes approximately 1/2 the power of separate PROM/register combination for improved system reliability
- Versatile programmable asynchronous or synchronous enable for simplified word expansion
- Buffered common INITIALIZE input either asynchronous (Am27S45) or synchronous (Am27S47)
- Platinum-Silicide fuses guarantee high reliability, fast programming and exceptionally high programming yields (typ. > 98%)

## GENERAL DESCRIPTION

The Am27S45 and the Am27S47 (2048-words by 8-bits) are fully decoded, Schottky array, TTL Programmable Read-Only Memories (PROMs), incorporating D-type master-slave data registers on chip. These devices have three-state outputs compatible with low-power Schottky bus standards capable of satisfying the requirements of a variety of microprogrammable controls and state machines.


These devices contain an 8-bit parallel data register in the array-to-output path which allows PROM data to be stored while other data is being addressed. This meets the requirements for pipelined microprogrammable control stores where instruction execute and instruction fetch are performed in parallel.

To Offer the system designer maximum flexibility, these devices contain a user programmable asynchronous or synchronous output enable. The unprogrammed state of the enable pin operates as an Asynchronous Enable ( $\overline{G}$ ) input. An architecture word permits the programming of the functionality of this pin to Synchronous Enable ( $\overline{G_S}$ ).

These devices contain a single pin initialize function capable of loading any arbitrary microinstruction for system interrupt or initialization. On the Am27S45 this function operates asynchronously, independent of clock. The Am27S47 provides synchronous operation of this function.

If the architecture has been programmed to synchronous enable, upon power-up the outputs ( $Q_0 - Q_7$ ) will be in a floating or high-impedance state.

## BLOCK DIAGRAM



BD006381


Publication #	Rev.	Amendment
03186	C	/0
Issue Date: May 1986		




## PRODUCT SELECTOR GUIDE

Part Number Asynchronous Initialize	27S45SA*	27S45A	27S45			
Part Number Synchronous Initialize	27S47SA*	27S47A	27S47			
Address Setup Time (ns)	25	28	40	45	45	50
Clock-to-Output Delay (ns)	10	12	20	25	25	30
Operating Range	C	M	C	M	C	M


### CONNECTION DIAGRAMS Top View



CD000461




CD000471



CD009630

Note: Pin 1 is marked for orientation.

### LOGIC SYMBOL




LS000051

## ORDERING INFORMATION (Cont'd.)

### Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:

- A. Device Number**
- B. Speed Option** (if applicable)
- C. Package Type**
- D. Temperature Range**
- E. Optional Processing**
- F. Alternate Packaging Option**



#### Valid Combinations

AM27S45SA	DC, DCB, PC, PCB, LC, LCB, LC-S, LCB-S
AM27S45A	
AM27S45	
AM27S47SA	
AM27S47A	
AM27S47	

#### Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.


\*Advance Information. Subject to Change.

## ORDERING INFORMATION

### APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. CPL (Controlled Products List) products are processed in accordance with MIL-STD-883C, but are inherently non-compliant because of package, solderability, or surface treatment exceptions to those specifications. The order number (Valid Combination) for APL products is formed by a combination of:

- A. Device Number**
- B. Speed Option** (if applicable)
- C. Device Class**
- D. Package Type**
- E. Lead Finish**



2

Valid Combinations	
AM27S45SA	/BLA, /BKA, /BUC, /B3C
AM27S45A	
AM27S45	
AM27S47SA	
AM27S47A	
AM27S47	

#### Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

\*Advance Information. Subject to Change.

## PIN DESCRIPTION

### **A<sub>0</sub> - A<sub>10</sub> Address (Input)**

The 11-bit field presented at the address inputs selects one of 2048 memory locations to be read from.

### **K Clock (Input)**

The clock is used to load data into the parallel registers from the memory array. Data transfer occurs on the LOW-to-HIGH transition of K.

### **Q<sub>0</sub> - Q<sub>7</sub> Data Output Port**

Parallel data output from the pipeline register. The disabled state of these outputs is floating or high impedance.

### **I Asynchronous Initialize (Input) (Am27S45)**

Control pin used to initialize the output data registers from a programmable word independent of K. This can be used to generate any arbitrary microinstruction for system interrupt or initialization.

### **I<sub>S</sub> Synchronous Initialize (Input) (Am27S47)**

Control pin used to initialize the output data registers from a programmable word in conjunction with K. This can be used

to generate any arbitrary microinstruction for system interrupt or initialization.

### **V<sub>CC</sub> Device Power Supply Pin**

The most positive of the logic power supply pins.

### **GND Device Power Supply Pin**

The most negative of the logic power supply pins.

This device contains a single-bit architecture word which, according to programming, will provide one of the following functions.

### **$\overline{G}$ Asynchronous Output Enable (Input)**

Provides direct control of the Q-output, three-state drivers independent of K.

### **$\overline{G}_S$ Synchronous Output Enable (Input)**

Controls the state of the Q-output, three-state drivers in conjunction with K. This is useful where more than one registered PROM is bussed together for word-depth expansion. In this case, the enable becomes the most significant address bit and, as such, must be synchronized with the data.

## FUNCTIONAL DESCRIPTION

The Am27S45A/45 and Am27S47A/47 are Schottky TTL programmable read only memories (PROMs) incorporating true D-type, master-slave data registers on chip. These devices feature the versatile 2048-word by 8-bit organization and are available with three-state outputs. Designed to optimize system performance, these devices also substantially reduce the cost and size of pipelined microprogrammed systems and other designs where accessed PROM data is temporarily stored in a register. The Am27S45A/45 and Am27S47A/47 also offer maximum flexibility for system design by providing either synchronous or asynchronous initialize, and synchronous or asynchronous output enable.

When  $V_{CC}$  power is first applied, the state of the outputs will depend on whether the enable has been programmed to be a synchronous or asynchronous enable. If the synchronous enable ( $\overline{G_S}$ ) is being used, the register will be in the set condition causing the outputs ( $Q_0$  to  $Q_7$ ) to be in the OFF or high-impedance state. If the asynchronous enable ( $\overline{G}$ ) is being used, the outputs will come up in the OFF or high-impedance state only if the enable ( $\overline{G}$ ) input is at a logic HIGH level. Reading data is accomplished by first applying the binary word address to the address inputs ( $A_0$  through  $A_{10}$ ) and a logic LOW to the enable input. During the address setup time, the stored data is accessed and loaded into the master flip-flops of the data register. Upon the next LOW-to-HIGH transition of the clock input (K), data is transferred to the slave flip-flops which drive the output buffers, and the accessed data will appear at the outputs ( $Q_0$  through  $Q_7$ ). If the asynchronous enable ( $\overline{G}$ ) is being used, the outputs may be disabled at any time by switching the enable to a logic HIGH, and may be returned to the active state by switching the enable back to the logic LOW state. For devices using the synchronous enable ( $\overline{G_S}$ ), the outputs will go into the OFF or high-impedance state upon the next positive clock edge after the synchronous enable input is switched to a HIGH level. If the synchronous enable pin is switched to a logic LOW, the next positive clock edge will return the output to the active state. Following a positive clock edge, the address and synchronous enable inputs are free to change, since no change in the output will occur until the next LOW-to-HIGH transition of the clock. This unique feature allows the PROM decoders and

sense amplifiers to access the next location while previously addressed data remains stable on the outputs.

The on-chip edge-triggered register simplifies system timing since the PROM clock may be derived directly from the system clock without introducing dangerous race conditions. Other register timing requirements are similar to those of standard Schottky registers and are easily implemented.

These devices also contain a built-in initialize function. When activated, the initialize control input (I) causes the contents of an additional (2049th) 8-bit word to be loaded into the on-chip register. This extra word is user programmable. Since each bit is individually programmable, the initialize function can be used to load any desired combination of HIGHs and LOWs into the register. In the unprogrammed state, activating  $\overline{I}$  will perform a register CLEAR (all outputs LOW). If all bits of the initialize word are programmed, activating  $\overline{I}$  performs a register PRESET (all outputs HIGH).

This ability to tailor the initialize outputs to the system requirements simplifies system design and enhances performance. The initialize function is useful during power up and timeout sequences. This flexible feature can also facilitate implementation of other sophisticated functions such as a built-in "jump-start" address.

The Am27S45A/45 has an asynchronous initialize input ( $\overline{I}$ ). Applying a LOW to the  $\overline{I}$  input causes an immediate load of the programmed initialize word into the master and slave flip-flops of the register independent of all other inputs (including K). The initialize data will appear at the device outputs after the outputs are enabled by bringing the asynchronous enable ( $\overline{G}$ ) LOW.

The Am27S47A/47 has a synchronous  $\overline{I_S}$  input. Applying a LOW to the  $\overline{I_S}$  input causes an immediate load of the programmed initialize word into the master flip-flops of the register only independent of all other inputs (including K). To bring this data to the outputs of a device with a synchronous enable, the synchronous enable ( $\overline{G_S}$ ) should be held LOW until the next LOW-to-HIGH transition of the clock (K). For a device with an asynchronous enable, the data will appear at the device outputs after the next LOW-to-HIGH clock transition if the enable ( $\overline{G}$ ) is held LOW.

## ABSOLUTE MAXIMUM RATINGS

Storage Temperature .....	-65 to +150°C
Ambient Temperature with Power Applied .....	-55 to +125°C
Supply Voltage .....	-0.5 V to +7.0 V
DC Voltage Applied to Outputs (Except During Programming).....	-0.5 V to +V <sub>CC</sub> Max.
DC Voltage Applied to Outputs During Programming .....	21 V
Output Current into Outputs During Programming (Max. Duration of 1 sec.).....	250 mA
DC Input Voltage .....	-0.5 V to +5.5 V
DC Input Current .....	-30 mA to +5 mA

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

## OPERATING RANGES

Commercial (C) Devices	Temperature, T <sub>A</sub> .....	0 to +75°C
	Supply Voltage.....	+4.75 V to +5.25 V
Military (M) Devices*	Temperature, T <sub>C</sub> .....	-55 to +125°C
	Supply Voltage.....	+4.5 V to +5.5 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

\*Military product 100% tested at T<sub>C</sub> = +25°C, +125°C, and -55°C.

## DC CHARACTERISTICS over operating range unless otherwise specified\*



Parameter Symbol	Parameter Description	Test Conditions	Min.	Typ.	Max.	Units
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = Min., I <sub>OH</sub> = -2.0 mA V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	2.4			Volts
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = Min., I <sub>OL</sub> = 16 mA V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>			0.50	Volts
V <sub>IH</sub>	Input HIGH Level	Guaranteed input logical HIGH voltage for all inputs (Note 1)	2.0			Volts
V <sub>IL</sub>	Input LOW Level	Guaranteed input logical LOW voltage for all inputs (Note 1)			0.8	Volts
I <sub>IL</sub>	Input LOW Current	V <sub>CC</sub> = Max., V <sub>IN</sub> = 0.45 V			-0.250	mA
I <sub>IH</sub>	Input HIGH Current	V <sub>CC</sub> = Max., V <sub>IN</sub> = V <sub>CC</sub>			40	μA
I <sub>SC</sub>	Output Short Circuit Current	V <sub>CC</sub> = Max., V <sub>OUT</sub> = 0.0 V (Note 2)	-20		-90	mA
I <sub>CC</sub>	Power Supply Current	Am27S45/Am27S47 Standard & "A" versions V <sub>CC</sub> = Max., All inputs = 0.0 V			185	mA
		Am27S45/Am27S47 "SA" version only	COM'L	T <sub>A</sub> = 0°C	195	
				T <sub>A</sub> = 25°C	190	
				T <sub>A</sub> = 75°C	175	
		MIL	T <sub>C</sub> = -55°C	210		
			T <sub>C</sub> = 25°C	190		
	T <sub>C</sub> = 125°C	160				
I <sub>CC</sub>	Power Supply Current	All inputs = GND, V <sub>CC</sub> = Max.			185	mA
V <sub>I</sub>	Input Clamp Voltage	V <sub>CC</sub> = Min., I <sub>IN</sub> = -18 mA			-1.2	Volts
I <sub>CEX</sub>	Output Leakage Current	V <sub>CC</sub> = Max. V <sub>G</sub> = 2.4 V	(Note 3)	V <sub>O</sub> = V <sub>CC</sub> V <sub>O</sub> = 0.4 V	40 -40	μA
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = 2.0 V @ f = 1 MHz (Note 4)		5		pF
C <sub>OUT</sub>	Output Capacitance	V <sub>OUT</sub> = 2.0 V @ f = 1 MHz (Note 4)		12		

- Notes: 1. These are absolute voltages with respect to device ground pin and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.  
 2. Only one output should be shorted at a time. Duration of the short circuit should not be more than one second.  
 3. For devices using the synchronous enable, the device must be clocked after applying these voltages to perform this measurement.  
 4. These parameters are not 100% tested, but are periodically sampled.  
 5. I<sub>CC</sub> limits at temperature extremes are guaranteed by correlation to +25°C test limits.

\*See the last page of this spec for Group A Subgroup Testing information.

## SWITCHING TEST CIRCUITS

## KEY TO SWITCHING WAVEFORMS



WAVEFORM	INPUTS	OUTPUTS
	MUST BE STEADY	WILL BE STEADY
	MAY CHANGE FROM H TO L	WILL BE CHANGING FROM H TO L
	MAY CHANGE FROM L TO H	WILL BE CHANGING FROM L TO H
	DON'T CARE: ANY CHANGE PERMITTED	CHANGING; STATE UNKNOWN
	DOES NOT APPLY	CENTER LINE IS HIGH IMPEDANCE "OFF" STATE

KS000010

**A. Output Load for all AC tests except TGHQZ and TKHQZ**

**B. Output Load for TGHQZ and TKHQZ**

- Notes:
1. All device test loads should be located within 2" of device output pin.
  2. S<sub>1</sub> is open for Output Data HIGH to Hi-Z and Hi-Z to Output Data HIGH tests. S<sub>1</sub> is closed for all other AC tests.
  3. Load capacitance includes all stray and fixture capacitance.

**SWITCHING CHARACTERISTICS** over operating range unless otherwise specified (Note 1)\*

No.	Parameter Symbol	Parameter Description	"SA" Version		"A" Version		Standard Version		Units	
			Min.	Max.	Min.	Max.	Min.	Max.		
1	TAVKH	Address to K HIGH Setup Time	COM'L	25		40		45	ns	
			MIL	28		45		50		
2	TKHAX	Address to K HIGH Hold Time	COM'L	0		0		0	ns	
			MIL	0		0		0		
3	TKHQV <sub>1</sub>	Delay from K HIGH to Output Valid, for initially active outputs (HIGH or LOW) (Note 7)	COM'L	4	10		20		25	ns
			MIL	4	12		25		30	
4	TKHKL TKLKH	K Pulse Width (HIGH or LOW)	COM'L	15		20		20	ns	
			MIL	20		20		20		
5	TGLQV	Asynchronous Output Enable LOW to Output Valid (HIGH or LOW) (Note 3)	COM'L		17		25		30	ns
			MIL		20		30		35	
6	TGHQZ	Asynchronous Output Enable HIGH to Output Hi-Z (Notes 2 & 3)	COM'L		17		25		30	ns
			MIL		20		30		35	
7	TGSVKH	$\overline{G}_S$ to K HIGH Setup Time (Note 4)	COM'L	10		15		15	ns	
			MIL	15		15		15		
8	TKHGSX	$\overline{G}_S$ to K HIGH Hold Time (Note 4)	COM'L	5		5		5	ns	
			MIL	5		5		5		
9	TKHQV2	Delay from K HIGH to Output Valid, for initially Hi-Z outputs (Note 4)	COM'L		17		25		30	ns
			MIL		20		30		35	
10	TKHQZ	Delay from K HIGH to Output Hi-Z (Notes 2 & 4)	COM'L		17		25		30	ns
			MIL		20		30		35	
11	TILQV	Delay from $\overline{I}$ LOW to Output Valid (HIGH or LOW) (Note 5)	COM'L		17		30		35	ns
			MIL		20		35		40	
12	TIHKH	Asynchronous $\overline{I}$ Recovery Time (Note 5)	COM'L	17		20		20	ns	
			MIL	20		20		20		
13	TILIH	Asynchronous $\overline{I}$ Pulse Width (Note 5)	COM'L	15		25		25	ns	
			MIL	20		30		30		
14	TISVKH	$\overline{I}_S$ to K HIGH Setup Time (Note 6)	COM'L	15		25		30	ns	
			MIL	20		30		35		
15	TKHISX	$\overline{I}_S$ to K HIGH Hold Time (Note 6)	COM'L	0		0		0	ns	
			MIL	0		0		0		


See also Switching Test Circuits.

- Notes: 1. Tests are performed with input transition time of 5 ns or less, timing reference levels of 1.5 V, and input pulse levels of 0 to 3.0 V using test load in A. under Switching Test Circuits.  
 2. TGHQZ and TKHQZ are measured at steady state HIGH output voltage -0.5 V and steady state LOW output voltage +0.5 V output levels using the test load in B. under Switching Test Circuits.  
 3. Applies only when Asynchronous Enable ( $\overline{G}$ ) function is used.  
 4. Applies only when Synchronous Enable ( $\overline{G}_S$ ) function has been programmed.  
 5. Applies only to the Am27S45 (Asynchronous Initialize ( $\overline{I}$ )) version.  
 6. Applies only to the Am27S47 (Synchronous Initialize ( $\overline{I}_S$ )) version.  
 7. Minimum delay time is guaranteed by design and supported by characterization data.

\*See the last page of this spec for Group A Subgroup Testing information.




### SWITCHING WAVEFORMS (Cont'd.)



WF021691

Timing Set 1. Using Asynchronous Enable




WF021711

Timing Set 2. Using Synchronous Enable


2

### SWITCHING WAVEFORMS



WF021720

**Timing Set 3. Using Asynchronous Initialize  
Am27S45 Only**



WF021701

**Timing Set 4. Using Synchronous Initialize  
Am27S47 Only**

## GROUP A SUBGROUP TESTING

### DC CHARACTERISTICS

Parameter Symbol	Subgroups
V <sub>OH</sub>	1, 2, 3
V <sub>OL</sub>	1, 2, 3
V <sub>IH</sub>	1, 2, 3
V <sub>IL</sub>	1, 2, 3
I <sub>IL</sub>	1, 2, 3
I <sub>IH</sub>	1, 2, 3
I <sub>SC</sub>	1, 2, 3
I <sub>CC</sub>	1, 2, 3
I <sub>CEX</sub>	1, 2, 3

2

### SWITCHING CHARACTERISTICS

No.	Parameter Symbol	Subgroups	No.	Parameter Symbol	Subgroups
1	TAVKH	9, 10, 11	9	TKHQV2	9, 10, 11
2	TKHAX	9, 10, 11	10	TKHQZ	9, 10, 11
3	TKHQV1	9, 10, 11	11	TILQV	9, 10, 11
4	TKHKL TKLKH	9, 10, 11	12	TIHKH	9, 10, 11
5	TGLQV	9, 10, 11	13	TILIH	9, 10, 11
6	TGHQZ	9, 10, 11	14	TISVKH	9, 10, 11
7	TGSVKH	9, 10, 11	15	TKHISX	9, 10, 11
8	TKHGSX	9, 10, 11		Functional Tests	7, 8

### MILITARY BURN-IN

Military burn-in is in accordance with the current revision of MIL-STD-883, Test Method 1015, Conditions A through E. Test conditions are selected at AMD's option.

# Am27S49/27S49A-45/27S49A

8192 x 8 Generic Series IMOX™ Bipolar PROM

Am27S49/27S49A-45/27S49A

## DISTINCTIVE CHARACTERISTICS


- Fast access time
- Platinum-Silicide fuses guarantee high reliability, fast programming and exceptionally high programming yields (typ > 98%)
- AC performance is factory tested utilizing programmed test words and columns
- Voltage and temperature compensated providing extremely flat AC performance over military range

## GENERAL DESCRIPTION

The Am27S49A and Am27S49 are high-speed, electrically programmable Schottky read only memories, organized in 8192 x 8 configuration. Outputs are three-state. After programming, stored information is read on outputs Q<sub>0</sub> - Q<sub>7</sub> by

applying unique binary addresses to A<sub>0</sub> - A<sub>12</sub> and holding the Output Enable ( $\bar{O}$ ) input, LOW. If  $\bar{O}$  goes to logic HIGH, Q<sub>0</sub> - Q<sub>7</sub> goes to the OFF, or high-impedance state.

## BLOCK DIAGRAM




## PRODUCT SELECTOR GUIDE

Part Number	Am27S49A		Am27S49A-45	Am27S49	
	40	55	45	55	65
Address Access Time (ns)	40	55	45	55	65
Operating Range	C Devices	M Devices	C Devices only	C Devices	M Devices

## CONNECTION DIAGRAMS


### Top View

#### DIPs




CD001031

#### Flatpack




CD009360

#### LCCs




CD000971



CD0008021

Note: Pin 1 is marked for orientation.

### LOGIC SYMBOL



LS002330


VCC = Positive Power Supply  
GND = Negative Power Supply

## ORDERING INFORMATION (Cont'd.)

### Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:

- A. Device Number**
- B. Speed Option** (if applicable)
- C. Package Type**
- D. Temperature Range**
- E. Optional Processing**
- F. Alternate Packaging Option**



### Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released valid combinations, and to obtain additional data on AMD's standard military grade products.


Valid Combinations	
AM27S49	DC, DCB, PC,
AM27S49A-45	PCB, FC, FCB,
AM27S49A	LC, LCB, LC-S, LCB-S

## ORDERING INFORMATION

### APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. CPL (Controlled Products List) products are processed in accordance with MIL-STD-883C, but are inherently non-compliant because of package, solderability, or surface treatment exceptions to those specifications. The order number (Valid Combination) for APL products is formed by a combination of:

- A. Device Number**
- B. Speed Option** (if applicable)
- C. Device Class**
- D. Package Type**
- E. Lead Finish**



#### Valid Combinations

Valid Combinations	
Am27S49	/BJA, /BKA, /B3C,
Am27S49A	/BUC

#### Valid Combinations

Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

## PIN DESCRIPTION

### **A<sub>0</sub> - A<sub>12</sub> Address (Inputs)**

The 13-bit field presented at the address inputs selects one of 16,384 memory locations to be read from.

### **Q<sub>0</sub> - Q<sub>7</sub> Data Output Port (Outputs, Three-State)**

The outputs whose state represents the data read from the selected memory locations. These outputs are three-state buffers which when disabled, are in a floating or high-impedance state.

### **$\bar{G}$ Output Enable (Input, Active LOW)**

Provides direct control of the Q-output three-state buffers.

### **V<sub>CC</sub> Power-Supply Pin**

The most positive of the logic power-supply pins.

### **GND Power-Supply Pin**

The most negative of the logic power-supply pins.

## ABSOLUTE MAXIMUM RATINGS

Storage Temperature ..... -65 to +150°C  
 Ambient Temperature with  
 Power Applied ..... -55 to +125°C  
 Supply Voltage ..... -0.5 V to +7.0 V  
 DC Voltage Applied to Outputs  
 (Except During Programming) ..... -0.5 to +V<sub>CC</sub> Max.  
 DC Voltage Applied to Outputs  
 During Programming ..... 21 V  
 Output Current into Outputs During  
 Programming (Max Duration of 1 sec) ..... 250 mA  
 DC Input Voltage ..... -0.5 V to +5.5 V  
 DC Input Current ..... -30 to +5 mA

*Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.*

## OPERATING RANGES

Commercial (C) Devices  
 Temperature ..... 0 to +75°C  
 Supply Voltage ..... +4.75 V to +5.25 V  
 Military (M) Devices  
 Temperature ..... -55 to +125°C  
 Supply Voltage ..... +4.5 V to +5.5 V

*Operating ranges define those limits between which the functionality of the device is guaranteed.*


## DC CHARACTERISTICS over operating range unless otherwise specified

Parameter Symbol	Parameter Description	Test Conditions	Min.	Max.	Units
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = Min., I <sub>OH</sub> = -2.0 mA V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	2.4		Volts
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = Min., I <sub>OL</sub> = 16 mA V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>		0.50	Volts
V <sub>IH</sub>	Input HIGH Level	Guaranteed input logical HIGH voltage for all inputs (Note 1)	2.0		Volts
V <sub>IL</sub>	Input LOW Level	Guaranteed input logical LOW voltage for all inputs (Note 1)		0.8	Volts
I <sub>IL</sub>	Input LOW Current	V <sub>CC</sub> = Max., V <sub>IN</sub> = 0.45 V		-0.250	mA
I <sub>IH</sub>	Input HIGH Current	V <sub>CC</sub> = Max., V <sub>IN</sub> = V <sub>CC</sub>		40	μA
I <sub>SC</sub>	Output Short Circuit Current	V <sub>CC</sub> = Max., V <sub>OUT</sub> = 0.0 V (Note 2)	-15	-100	mA
I <sub>CC</sub>	Power Supply Current	All inputs = GND, V <sub>CC</sub> = Max.		190	mA
				190	
V <sub>I</sub>	Input Clamp Voltage	V <sub>CC</sub> = Min., I <sub>IN</sub> = -18 mA		-1.2	Volts
I <sub>CEX</sub>	Output Leakage Current	V <sub>CC</sub> = Max. V <sub>CS</sub> = 2.4 V		40	μA
				-40	
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = 2.0 V @ f = 1 MHz (Note 3)			pF
C <sub>OUT</sub>	Output Capacitance	V <sub>OUT</sub> = 2.0 V @ f = 1 MHz (Note 3)			

- Notes: 1. These are absolute voltages with respect to device ground pin and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.  
 2. Not more than one output should be shorted at a time. Duration of the short circuit should not be more than one second.  
 3. These parameters are not 100% tested, but are periodically sampled.



### SWITCHING TEST CIRCUIT



TC000171

- Notes: 1.  $t_{AA}$  is tested with switch  $S_1$  closed and  $C_L = 30$  pF.  
 2. For three-state outputs,  $t_{EA}$  is tested with  $C_L = 30$  pF to the 1.5 V level;  $S_1$  is open for high impedance to HIGH tests and closed for high impedance to LOW tests.  $t_{ER}$  is tested with  $C_L = 5$  pF. HIGH to high impedance tests are made with  $S_1$  open to an output voltage of  $V_{OH} - 0.5$  V; LOW to high impedance tests are made with  $S_1$  closed to the  $V_{OL} + 0.5$  V level.

### KEY TO SWITCHING WAVEFORMS

WAVEFORM	INPUTS	OUTPUTS
	MUST BE STEADY	WILL BE STEADY
	MAY CHANGE FROM H TO L	WILL BE CHANGING FROM H TO L
	MAY CHANGE FROM L TO H	WILL BE CHANGING FROM L TO H
	DON'T CARE; ANY CHANGE PERMITTED	CHANGING; STATE UNKNOWN
	DOES NOT APPLY	CENTER LINE IS HIGH IMPEDANCE "OFF" STATE

KS000010


2

### SWITCHING CHARACTERISTICS over operating range unless otherwise specified

No.	Parameter Symbol	Parameter Description	Am27S49A		Am27S49A-45		Am27S49		Units
			Min.	Max.	Min.	Max.	Min.	Max.	
1	TAVQV	Address Valid to Output Valid Access Time	C Devices	40		45		55	ns
			M Devices	50		-		65	
2	TGVQZ	Delay from Output Enable Valid to Output High Z	C Devices	30		30		35	ns
			M Devices	35		-		40	
3	TGVQV	Delay from Output Enable Valid to Output Valid	C Devices	30		30		35	ns
			M Devices	35		-		40	

- Notes: 1. Tests are performed with input transition time of 5 ns or less, timing reference levels of 1.5 V, and input pulse levels of 0 to 3.0 V — See Switching Test Circuit diagram.

### SWITCHING WAVEFORMS



WF021480

# Am27S51

131,072-Bit (16,384 x 8) Bipolar PROM

## ADVANCE INFORMATION

### DISTINCTIVE CHARACTERISTICS


- Ultra fast access time (35 ns max.) "A" version, and fast access time (55 ns max.) standard version
- Platinum-Silicide fuses guarantee high reliability, fast programming and exceptionally high programming yields (typ > 99%).
- AC performance is factory tested, utilizing programmed test words and columns.
- Voltage and temperature compensated, providing extremely flat AC performance over Military Range.
- Member of generic PROM series, utilizing standard programming algorithm.

### GENERAL DESCRIPTION

The Am27S51/51A (16,384 words by 8 bits) is a Schottky TTL Programmable Read-Only Memory (PROM). This device has three-state outputs, compatible with low-power

Schottky bus standards, capable of satisfying the requirements of a variety of microprogrammable controls.

### BLOCK DIAGRAM





BD005362

### PRODUCT SELECTOR GUIDE

Part Number	Am27S51A		Am27S51	
	35 ns	45 ns	55 ns	65 ns
Address Access Time	35 ns	45 ns	55 ns	65 ns
Operating Range	C	M	C	M


Publication # 06915 Rev. B Amendment /0  
Issue Date: May 1986

### CONNECTION DIAGRAMS Top View



2

### LOGIC SYMBOL




LS002510

## ORDERING INFORMATION (Cont'd.)

### Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:

- A. Device Number**
- B. Speed Option** (if applicable)
- C. Package Type**
- D. Temperature Range**
- E. Optional Processing**



Valid Combinations	
AM27S51	DC, DCB PC, PCB
AM27S51A	LC, LCB

#### Valid Combinations


Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

## ORDERING INFORMATION

### APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. CPL (Controlled Products List) products are processed in accordance with MIL-STD-883C, but are inherently non-compliant because of package, solderability, or surface treatment exceptions to those specifications. The order number (Valid Combination) for APL products is formed by a combination of:

- A. Device Number**
- B. Speed Option** (if applicable)
- C. Device Class**
- D. Package Type**
- E. Lead Finish**



Valid Combinations	
AM27S51	/BXA, /BYA
AM27S51A	

#### Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

## PIN DESCRIPTION

### A<sub>0</sub> - A<sub>13</sub> Address (Inputs)

The 14-bit field presented at the address inputs select one of 16,384 memory locations to be read from.

### Q<sub>0</sub> - Q<sub>7</sub> Data Out Port (Output, Three-State)

The outputs whose state represents the data read from the selected memory locations. These outputs are three-state

buffers which when enabled, are in a floating or high-impedance state.

### $\overline{G}_1, \overline{G}_2, G_3, \overline{G}_4$ Output Enables

Provides direct control of the Q-output three-state buffers.

$$\text{Disable} = \overline{G}_1 + \overline{G}_2 + \overline{G}_3 + \overline{G}_4 - \text{FALSE}$$

$$\text{Enable} = \overline{G}_1 \cdot \overline{G}_2 \cdot G_3 \cdot \overline{G}_4 - \text{TRUE}$$

## ABSOLUTE MAXIMUM RATINGS

Storage Temperature .....	-65 to +150°C
Ambient Temperature with Power Applied.....	-55 to +125°C
Supply Voltage .....	-0.5 to +7.0 V
DC Voltage Applied to Outputs (Except During Programming).....	-0.5 V to +V <sub>CC</sub> Max.
DC Voltage Applied to Outputs During Programming .....	21 V
Output Current into Outputs During Programming (Max. Duration of 1 sec) .....	250 mA
DC Input Voltage .....	-0.5 to +5.5 V
DC Input Current .....	-30 to +5 mA

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

## OPERATING RANGES

Commercial (C) Devices Ambient Temperature, T <sub>A</sub> .....	0 to +75°C
Supply Voltage .....	+4.75 to +5.25 V
Military (M) Devices Case Temperature, T <sub>C</sub> .....	-55 to +125°C
Supply Voltage .....	+4.5 to +5.5 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

Military product 100% tested at -55°C, 25°C, and 125°C.

## DC CHARACTERISTICS over operating range unless otherwise specified\*

Parameter Symbol	Parameter Description	Test Conditions	Min.	Typ.	Max.	Units
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = Min., I <sub>OH</sub> = -2.0 mA V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	2.4			Volts
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = Min., I <sub>OL</sub> = 16 mA V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>			0.50	Volts
V <sub>IH</sub>	Input HIGH Level	Guaranteed input logical HIGH voltage for all inputs (Note 1)	2.0			Volts
V <sub>IL</sub>	Input LOW Level	Guaranteed input logical LOW voltage for all inputs (Note 1)			0.8	Volts
I <sub>IL</sub>	Input LOW Current	V <sub>CC</sub> = Max., V <sub>IN</sub> = 0.45 V			-0.250	mA
I <sub>IH</sub>	Input HIGH Current	V <sub>CC</sub> = Max., V <sub>IN</sub> = V <sub>CC</sub>			40	μA
I <sub>SC</sub>	Output Short Circuit Current	V <sub>CC</sub> = Max., V <sub>OUT</sub> = 0.0 V (Note 2)	-15		-100	mA
I <sub>CC</sub>	Power Supply Current	All inputs = GND, V <sub>CC</sub> = Max.			190	mA
V <sub>I</sub>	Input Clamp Voltage	V <sub>CC</sub> = Min., I <sub>IN</sub> = -18 mA			-1.2	Volts
I <sub>CEX</sub>	Output Leakage Current	V <sub>CC</sub> = Max., G <sub>3</sub> = 2.4 V			40	μA
		V <sub>O</sub> = V <sub>CC</sub>			-40	
		V <sub>O</sub> = 0.4 V				
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = 2.0 V @ f = 1 MHz (Note 3)		5.0		pF
C <sub>OUT</sub>	Output Capacitance	V <sub>OUT</sub> = 2.0 V @ f = 1 MHz (Note 3)		8.0		

- Notes: 1. These are absolute voltages with respect to device ground pin and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.  
2. Not more than one output should be shorted at a time. Duration of the short circuit should not be more than one second.  
3. These parameters are not 100% tested, but are periodically sampled.

\*See the last page of this spec for Group A Subgroup Testing information.

## SWITCHING CHARACTERISTICS over operating range unless otherwise specified\*


No.	Parameter Symbol	Parameter Description	"A" Version				Standard Version				Units
			COM'L		MIL		COM'L		MIL		
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
1	TAVQV	Address Valid to Output Valid Access Time		35		45		55		65	
2	TGVQZ	Delay from Output Enable Valid to Output Hi-Z		25		30		25		30	ns
3	TGVQV	Delay from Output Enable Valid to Output Valid		25		30		25		30	

See also Switching Test Circuits.

- Notes: 1. Tests are performed with input transition time of 5 ns or less, timing reference levels of 1.5 V, and input pulse levels of 0 to 3.0 V using test load in A. under Switching Test Circuits.  
2. TGVQZ is measured to the steady state HIGH -0.5 V and steady state LOW +0.5 V output levels using the test load in B. under Switching Test Circuits.

\*See the last page of this spec for Group A Subgroup Testing information.


## SWITCHING WAVEFORM




WF010542

2

## SWITCHING TEST CIRCUITS



**A. Output Load for all A-C tests except TGVQZ**



**B. Output Load for TGVQZ**

Notes: 1. All device test loads should be located within 2" of device output pin.

2.  $S_1$  is open for Output Data HIGH to Hi-Z and Hi-Z to Output Data HIGH tests.  $S_1$  is closed for all other AC tests.

3. Load capacitance includes all stray and fixture capacitance.

## KEY TO SWITCHING WAVEFORMS

WAVEFORM	INPUTS	OUTPUTS
	MUST BE STEADY	WILL BE STEADY
	MAY CHANGE FROM H TO L	WILL BE CHANGING FROM H TO L
	MAY CHANGE FROM L TO H	WILL BE CHANGING FROM L TO H
	DON'T CARE; ANY CHANGE PERMITTED	CHANGING; STATE UNKNOWN
	DOES NOT APPLY	CENTER LINE IS HIGH IMPEDANCE "OFF" STATE

KS000010

## GROUP A SUBGROUP TESTING

### DC CHARACTERISTICS

Parameter Symbol	Subgroups
V <sub>OH</sub>	1, 2, 3
V <sub>OL</sub>	1, 2, 3
V <sub>IH</sub>	1, 2, 3
V <sub>IL</sub>	1, 2, 3
I <sub>IL</sub>	1, 2, 3
I <sub>IH</sub>	1, 2, 3
I <sub>SC</sub>	1, 2, 3
I <sub>CC</sub>	1, 2, 3
I <sub>CEX</sub>	1, 2, 3

### SWITCHING CHARACTERISTICS

No.	Parameter Symbol	Subgroups
1	TAVQV	9, 10, 11
2	TGVQZ	9, 10, 11
3	TGVQV	9, 10, 11
	Functional Tests	7, 8

### MILITARY BURN-IN

Military burn-in is in accordance with the current revision of MIL-STD-883, Test Method 1015, Conditions A through E. Test conditions are selected at AMD's option.



# Am27S55

32,768-Bit (4096 x 8) Bipolar Registered PROM

## ADVANCE INFORMATION

### DISTINCTIVE CHARACTERISTICS

- "A" version offers superior performance with 20 ns set-up time and 10 ns clock-to-output delay
- Slim, 24-pin, 300-mil lateral center package occupies approximately  $\frac{1}{3}$  the board space required by standard discrete PROM and register
- Consumes approximately  $\frac{1}{2}$  the power of separate PROM/register combination for improved system reliability
- User-programmable for Asynchronous Enable, Synchronous Enable, Asynchronous Initialize, or Synchronous Initialize
- Platinum-Silicide fuses guarantee high reliability, fast programming, and exceptionally high programming yields (Typ. > 98%)

### GENERAL DESCRIPTION

The Am27S55 (4096 words by 8 bits) is a fully decoded Schottky Array TTL Programmable Read-Only Memory (PROM) incorporating D-type master-slave data registers on-chip. This device has three-state outputs compatible with low-power Schottky bus standards capable of satisfying the requirements of a variety of microprogrammable controls and state machines.


This device contains an 8-bit parallel data register in the array-to-output path which allows PROM data to be stored while other data is being addressed. This meets the requirements for pipelined microprogrammable control

stores where instruction execute and instruction fetch are performed in parallel.

To offer the system designer maximum flexibility, this device contains a single programmable multi-functional input ( $\bar{G}/\bar{G}_S/I/I_S$ ). The unprogrammed state of this pin operates as an Asynchronous Enable ( $\bar{G}$ ) input. An architecture word permits the programming of the functionality of this pin to Synchronous Enable ( $\bar{G}_S$ ), Asynchronous Initialize ( $I$ ), or Synchronous Initialize ( $I_S$ ).

If the architecture has been programmed to synchronous enable, upon power-up the outputs ( $Q_0 - Q_7$ ) will be in a floating or high-impedance state.

### BLOCK DIAGRAM




BD006440

Publication #	Rev.	Amendment
08130	A	/0
Issue Date: May 1986		

## PRODUCT SELECTOR GUIDE


Part Number	Am27S55A		Am27S55	
Address Setup Time (ns)	20	25	25	30
Clock-to-Output Delay (ns)	10	13	13	16
Operating Range	C	M	C	M

### CONNECTION DIAGRAM Top View



CD009590

### LOGIC SYMBOL




LS002450

## ORDERING INFORMATION (Cont'd.)

### Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:

- A. Device Number**
- B. Speed Option** (if applicable)
- C. Package Type**
- D. Temperature Range**
- E. Optional Processing**



2

Valid Combinations	
AM27S55	DC, DCB
AM27S55A	PC, PCB

#### Valid Combinations


Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released valid combinations, and to obtain additional data on AMD's standard military grade products.

# ORDERING INFORMATION

## APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. CPL (Controlled Products List) products are processed in accordance with MIL-STD-883C, but are inherently non-compliant because of package, solderability, or surface treatment exceptions to those specifications. The order number (Valid Combination) for APL products is formed by a combination of:

- A. Device Number**
- B. Speed Option** (if applicable)
- C. Device Class**
- D. Package Type**
- E. Lead Finish**



### Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

Valid Combinations	
AM27S55	/BLA
AM27S55A	

## PIN DESCRIPTION

### **A<sub>0</sub> - A<sub>11</sub> Address (Inputs)**

The 12-bit field presented at the address inputs selects one of 4096 memory locations to be read from.

### **K Clock (Input)**

The clock is used to load data into the parallel registers from the memory array. Data transfer occurs on the LOW-to-HIGH transition of K.

### **Q<sub>0</sub> - Q<sub>7</sub> Data Output Port (Output)**

Parallel data output from the pipeline register. The disabled state of these outputs is floating or high-impedance.

### **V<sub>CC</sub> Device Power Supply Pin**

The most positive of the logic power supply pins.

### **GND Device Power Supply Pin**

The most negative of the logic power supply pins.

This device contains a two bit architecture word which, when programmed, will provide one of the following functions:

### **$\bar{G}/\bar{GS}/\bar{I}/\bar{IS}$ Asynchronous/Synchronous Output Enable/ Asynchronous/Synchronous Initialize (Input)**

With the architecture word unprogrammed, this pin operates as an Asynchronous Output Enable ( $\bar{G}$ ) and provides direct control of the DQ output three-state drivers independent of K. With proper programming of the architecture word, this pin will function as a Synchronous Output Enable ( $\bar{GS}$ ) which will control the state of the DQ output three-state drivers in conjunction with K. This is useful where more than one registered PROM is bused together for word-depth expansion. In this case, the enable becomes the most significant address bit and, as such, must be synchronized with the data.

The architecture word may also be programmed so that this pin will function as an Asynchronous Initialize ( $\bar{I}$ ) which is a control pin used to initialize the output data registers from a programmable word independent of K. This can be used to generate any arbitrary microinstruction for system interrupt or reset. When the architecture word is properly programmed, this pin will function as a Synchronous Initialize ( $\bar{IS}$ ) which will initialize the output data registers from a programmable word in conjunction with K. This can be used for a system interrupt or reset which must be synchronized with K.

## ABSOLUTE MAXIMUM RATINGS

Storage Temperature ..... -65 to +150°C  
 Ambient Temperature with  
 Power Applied ..... -55 to +125°C  
 Supply Voltage ..... -0.5 V to +7.0 V  
 DC Voltage Applied to Outputs  
 Except During Programming ..... -0.5 V to V<sub>CC</sub> Max.  
 DC Voltage Applied to Outputs  
 During Programming ..... 21 V  
 DC Current into Outputs During  
 Programming (Max Duration of 1 sec) ..... 250 mA  
 DC Input Voltage ..... -0.5 V to +5.5 V

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

## OPERATING RANGES

Commercial (C) Devices  
 Temperature (T<sub>A</sub>) ..... 0 to +75°C  
 Supply Voltage (V<sub>CC</sub>) ..... +4.75 V to +5.25 V  
 Military (M) Devices  
 Temperature (T<sub>C</sub>) ..... -55 to +125°C  
 Supply Voltage (V<sub>CC</sub>) ..... +4.50 V to +5.50 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

Military Products 100% tested at -55°C, +25°C, 125°C

## DC CHARACTERISTICS over operating range unless otherwise specified

Parameter Symbol	Parameter Description	Test Conditions	Min.	Max.	Units	
V <sub>IH</sub>	Input Voltage (HIGH)	Guaranteed Input HIGH Voltage (Note 1)	2.0		Volts	
V <sub>IL</sub>	Input Voltage (LOW)	Guaranteed Input LOW Voltage (Note 1)		0.8	Volts	
V <sub>I</sub>	Input Clamp Voltage	V <sub>CC</sub> = Min., I <sub>IN</sub> = -18 mA		-1.2	Volts	
V <sub>OH</sub>	Output Voltage (HIGH)	V <sub>CC</sub> = Min., I <sub>OH</sub> = -2 mA V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	2.4		Volts	
V <sub>OL</sub>	Output Voltage (LOW)	V <sub>CC</sub> = Min., I <sub>OL</sub> = 16 mA V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>		0.5	Volts	
I <sub>IH</sub>	Input Current (HIGH)	V <sub>CC</sub> = Max. V <sub>IN</sub> = 2.7 V		25	μA	
I <sub>IL</sub>	Input Current (LOW)	V <sub>CC</sub> = Max., V <sub>IN</sub> = 0.45 V		-250	μA	
I <sub>SC</sub>	Output Short-Circuit Current	V <sub>CC</sub> = Max., V <sub>O</sub> = 0 V (Notes 2)	-20	-90	mA	
I <sub>CEX</sub>	Output Leakage Current	V <sub>CC</sub> = Max. V <sub>S/GS</sub> = 2.4 V (Note 3)		40	μA	
I <sub>CC</sub>	Power Supply Current	V <sub>CC</sub> = Max., All Inputs = 0.0 V	COM'L	V <sub>OUT</sub> = V <sub>CC</sub>	-40	mA
				V <sub>OUT</sub> = 0.4 V		
			MIL	T <sub>A</sub> = 0°C	185	
				T <sub>A</sub> = 25°C	175	
				T <sub>A</sub> = 75°C	165	
				T <sub>C</sub> = -55°C	195	
T <sub>C</sub> = 25°C	180					
T <sub>C</sub> = 125°C	155					

- Notes: 1. These are absolute voltages with respect to the device ground pin and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment and fixturing.  
 2. Not more than one output should be shorted at a time. Duration of the short-circuit should not be more than one second.  
 3. For devices which have been programmed for Synchronous Enable (GS), the device must be clocked after applying these voltages to perform this measurement.



## Capacitance\*

Parameter Symbol	Parameter Description	Test Conditions	Typ.	Units
C <sub>IN</sub>	Input Capacitance	V <sub>CC</sub> = 5.00 V, T <sub>A</sub> = 25°C	5	pF
C <sub>OUT</sub>	Output Capacitance	V <sub>IN</sub> /V <sub>OUT</sub> = 2.0 V @ f = 1 MHz	12	

\*These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

## SWITCHING TEST CIRCUITS

## KEY TO SWITCHING WAVEFORMS



WAVEFORM	INPUTS	OUTPUTS
	MUST BE STEADY	WILL BE STEADY
	MAY CHANGE FROM H TO L	WILL BE CHANGING FROM H TO L
	MAY CHANGE FROM L TO H	WILL BE CHANGING FROM L TO H
	DON'T CARE: ANY CHANGE PERMITTED	CHANGING; STATE UNKNOWN
	DOES NOT APPLY	CENTER LINE IS HIGH IMPEDANCE "OFF" STATE

KS000010

### A. Output Load for all Switching tests except TGHQZ and TKHQZ

### B. Output Load for TGHQZ and TKHQZ

- Notes:
1. All device test loads should be located within 2" of device output pin.
  2.  $S_1$  is open for Output Data HIGH to Hi-Z and Hi-Z to Output Data HIGH tests.  $S_1$  is closed for all other Switching tests.
  3. Load capacitance includes all stray and fixture capacitance.

**SWITCHING CHARACTERISTICS** over operating range unless otherwise specified (Note 1)


No.	Parameter Symbol	Parameter Description	"A" Version		Standard Version		Units	
			Min.	Max.	Min.	Max.		
1	TAVKH	Address to K HIGH Setup Time	COM'L	20		25	ns	
			MIL	25		30		
2	TKHAX	Address to K HIGH Hold Time	COM'L	0		0	ns	
			MIL	0		0		
3	TKHQV1	Delay from K HIGH to Output Valid, for initially active outputs (HIGH or LOW)	COM'L		10		13	ns
			MIL		13		16	
4	TKHKL TKLKH	K Pulse Width (HIGH or LOW)	COM'L	15		20	ns	
			MIL	20		20		
5	TGLQV	Asynchronous Output Enable LOW to Output Valid (HIGH or LOW) (Note 3)	COM'L		15		20	ns
			MIL		20		25	
6	TGHQZ	Asynchronous Output Enable HIGH to Output Hi-Z (Notes 2 & 3)	COM'L		15		20	ns
			MIL		20		25	
7	TGSVKH	$\overline{G_S}$ to K HIGH Setup Time (Note 4)	COM'L	10		15	ns	
			MIL	15		15		
8	TKHGSX	$\overline{G_S}$ to K HIGH Hold Time (Note 4)	COM'L	5		5	ns	
			MIL	5		5		
9	TKHQV2	Delay from K HIGH to Output Valid, for initially Hi-Z outputs (Note 4)	COM'L		13		18	ns
			MIL		18		21	
10	TKHQZ	Delay from K HIGH to Output Hi-Z (Notes 2 & 4)	COM'L		13		18	ns
			MIL		18		21	
11	TILQV	Delay from $\overline{I}$ LOW to Output Valid (HIGH or LOW) (Note 5)	COM'L		17		20	ns
			MIL		20		25	
12	TIHKK	Asynchronous $\overline{I}$ Recovery Time (Note 5)	COM'L	17		20	ns	
			MIL	20		25		
13	TILIH	Asynchronous $\overline{I}$ Pulse Width (Note 5)	COM'L	15		20	ns	
			MIL	20		20		
14	TISVKH	$\overline{I_S}$ to K HIGH Setup Time (Note 6)	COM'L	15		20	ns	
			MIL	20		25		
15	TKHISX	$\overline{I_S}$ to K HIGH Hold Time (Note 6)	COM'L	0		0	ns	
			MIL	0		0		

See also Switching Test Loads

- Notes:
1. Tests are performed with input transition time of 5 ns or less, timing reference levels of 1.5 V, and input pulse levels of 0 to 3.0 V using test load in Diagram A.
  2. TGHQZ and TKHQZ are measured at steady state HIGH output voltage -0.5 V and steady state LOW output voltage +0.5 V output levels using the test load in Diagram B.
  3. Applies only when Asynchronous Enable ( $\overline{G}$ ) function is used.
  4. Applies only when Synchronous Enable ( $\overline{G_S}$ ) has been programmed.
  5. Applies only when (Asynchronous Initialize ( $\overline{I}$ )) has been programmed.
  6. Applies only when (Synchronous Initialize ( $\overline{I_S}$ )) has been programmed.




### SWITCHING WAVEFORMS (Cont'd.)



WF021730

Timing Set 1 - Using Asynchronous Enable




WF021740

Timing Set 2 - Using Synchronous Enable


2

### SWITCHING WAVEFORMS



WF021750

Timing Set 3 - Using Asynchronous Initialize



WF021760

Timing Set 4 - Using Synchronous Initialize

# Am27S65

4096-Bit (1024 x 4) Bipolar Registered PROM  
with SSR™ Diagnostics Capability

Am27S65

2

## DISTINCTIVE CHARACTERISTICS


- On-chip diagnostic shift register for serial observability and controllability of the output register
- User-programmable Enable Pin for Asynchronous or Synchronous Enable operation
- User-programmable Initialization Pin for Asynchronous or Synchronous Initialize operation
- Slim, 24-pin, 300-mil lateral center package permits a reduction in board space over standard discrete PROM and registers
- Consumes approximately 1/2 the power of separate PROM/register combination for improved system reliability
- Platinum-Silicide fuses guarantee high reliability, fast programming and exceptionally high programming yields (typ. > 98%)
- Increased drive capability, 24 mA I<sub>OL</sub>

## GENERAL DESCRIPTION

This device contains a 4-bit parallel data register in the array-to-output path intended for normal registered data operations. In parallel with the output data registers is another 4-bit register with shifting capability, called a shadow register. As the name implies, the shadow register is intended to operate in the background of the normal output data register. This shadow register can be used in a systematic way to control and observe the output data register to exercise desired system functions during a diagnostic test mode.

To offer the system designer maximum flexibility, this device contains user-programmable architecture for Enable and Initialize. The unprogrammed state of these pins operates as Asynchronous inputs ( $\bar{G}$ ) and ( $\bar{I}$ ), respectively. An architecture word permits the programming of the functionality of these pins to Synchronous Enable ( $\bar{G}$ S) and Synchronous Initialize ( $\bar{I}$ S). A non-programmable Asynchronous Enable ( $\bar{G}$ ) is also provided.

## BLOCK DIAGRAM





BD005830

## PRODUCT SELECTOR GUIDE

Part Number	27S65A	27S65	27S65A	27S65
Address Set-up Time	23 ns	30 ns	27 ns	35 ns
Clock-to-Output Delay	10 ns	15 ns	13 ns	20 ns
Operating Range	C	C	M	M


## CONNECTION DIAGRAMS

### Top View



Note: Pin 1 is marked for orientation.

## LOGIC SYMBOL




# ORDERING INFORMATION

## Standard Products

AMD products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:

- A. Device Number**
- B. Speed Option** (if applicable)
- C. Package Type**
- D. Temperature Range**
- E. Optional Processing**



Valid Combinations	
AM27S65	PC, PCB,
AM27S65A	DC, DCB, LC, LCB

### Valid Combinations

Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released valid combinations, and to obtain additional data on AMD's standard military grade products.


2

# ORDERING INFORMATION

## APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. The order number (Valid Combination) for APL products is formed by a combination of:

- A. Device Number**
- B. Speed Option** (if applicable)
- C. Device Class**
- D. Package Type**
- E. Lead Finish**



Valid Combinations	
AM27S65	/BKA, /BLA, /B3C
AM27S65A	

### Valid Combinations

Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

## PIN DESCRIPTION

### **A<sub>0</sub> – A<sub>9</sub> Address Inputs**

The 10-bit field presented at the address inputs selects one of 1024 memory locations to be read from.

### **PK Pipeline Clock (Input)**

The pipeline clock is used to load data into the parallel registers. The data source may be the memory array, the shadow register, or the initialize word if programmed for synchronous initialize architecture. Transfer occurs on the LOW-to-HIGH transition of PK.

### **DQ<sub>0</sub> – DQ<sub>3</sub> Data I/O Port**

Parallel data output from the pipeline register or parallel data input to the shadow register.

### **M Mode (Input)**

Control input which controls the source data for both sets of registers, MODE input is LOW in the normal mode of operation. The PROM Array is the input source for the output data registers. The shadow register is in the shift mode (SD → S<sub>0</sub> → S<sub>1</sub> → S<sub>2</sub> → S<sub>3</sub>/SQ). MODE input HIGH allows transfer of data for diagnostic testing. Shadow register data may be loaded into the output registers or output data bus information may be loaded into the shadow register.

### **DK Diagnostic Clock (Input)**

The Diagnostic clock is used to load or shift the data into the shadow register. Transfer occurs on the LOW-to-HIGH transition of DK.

### **SD Serial Data Input**

This pin performs two functions depending on the state of the MODE input. If M is LOW, the SD pin is the data transfer pin for serial data (SD → S<sub>0</sub>). If the M input is HIGH, the SD pin operates as a control pin where SD asserted LOW permits output data to be loaded into the shadow register on the next LOW-to-HIGH transition of DK. SD asserted HIGH represents a NO-OP function on this device.

### **SQ Serial Data Output**

This pin operates as a transfer pin for serial data. When M input is LOW, SQ = S<sub>3</sub>. When M is HIGH and SD operates as a control pin, the SQ pin operates as a pass through of SD control. SQ is an active totem-pole output.

### **VCC Device Power Supply Pin**

The most positive of the logic power supply pins.

### **GND Device Power Supply Pin**

The most negative of the logic power supply pins.

This device contains a two bit architecture word which, according to programming, will provide the following functions:

### **G/GS Asynchronous/Synchronous Output Enable**

With the architecture word unprogrammed this pin operates as an Asynchronous Output Enable (G) and provides direct control of the DQ output three-state drivers independent of PK. With proper programming of the architecture word this pin will function as a Synchronous Output Enable (GS) which will control the state of the DQ output three-state drivers in conjunction with PK. This is useful where more than one registered PROM is bussed together for word depth expansion. In this case, the enable becomes the most significant address bit and, as such must be synchronized with the data.

### **I/IS Asynchronous/Synchronous Initialize**

With the architecture word unprogrammed this pin functions as an Asynchronous Initialize (I) which is a control pin used to initialize the output data registers from a programmable word independent of PK. This can be used to generate any arbitrary microinstruction for system interrupt or reset. When the architecture word is properly programmed this pin will function as a Synchronous Initialize (IS) which will initialize the output data registers from a programmable word in conjunction with PK. This can be used for a system interrupt or reset which must be synchronized with PK.

## MODE SELECT TABLE

Data transfers into the shadow register occur on the LOW-to-HIGH transition of DK. M (MODE) and SD determine what data source will be loaded. The pipeline register is loaded on the LOW-to-HIGH transition of PK. M (MODE) selects whether the data source is the PROM Array or the shadow register output.

Because of the independence of the clock inputs, data can be shifted in the shadow register via DK and loaded into the pipeline register from the data input via PK as long as no set up or hold times are violated.

Inputs					Outputs			Operation
SD	M	DK	PK	$\overline{IS}^*$	SQ	Shadow Register	Pipeline Register	
X	L	↑	-	X	S <sub>3</sub>	S <sub>n</sub> -S <sub>n-1</sub> S <sub>3</sub> -SD	NA	Serial Shift; SD → S <sub>0</sub> → S <sub>1</sub> → S <sub>2</sub> → S <sub>3</sub> /SQ
X	L	-	↑	H	S <sub>3</sub>	NA	Q <sub>n</sub> -ARRAY DATA	Normal Load Pipeline Register from PROM
X	L	-	↑	L	S <sub>3</sub>	NA	Q <sub>n</sub> -INIT DATA	Synchronous Initialize Pipeline Register*
L	H	↑	-	X	SD	S <sub>n</sub> -Q <sub>n</sub>	NA	Load Shadow Register from Outputs (DQ <sub>0</sub> -DQ <sub>3</sub> )
X	H	-	↑	X	SD	NA	Q <sub>n</sub> -S <sub>n</sub>	Load Pipeline Register from Shadow Register
H	H	↑	-	X	SD	Hold	NA	No-Op; Hold Shadow Register

### FUNCTION TABLE DEFINITIONS

#### INPUTS

H = HIGH  
 L = LOW  
 X = Don't Care  
 - = Steady State LOW or HIGH or HIGH-to-LOW transition  
 ↑ = LOW-to-HIGH transition

#### OUTPUTS

SQ = Serial Data Output  
 S<sub>3</sub>-S<sub>0</sub> = Shadow Register Outputs (internal to devices)  
 Q<sub>3</sub>-Q<sub>0</sub> = Pipeline Register Outputs  
 NA = NOT applicable: Output is not a function of the specified input combinations

\*Applies only if the architecture word has been programmed for Synchronous Initialize operation.



## APPLICATIONS


### APPLYING SERIAL SHADOW REGISTER (SSR) DIAGNOSTICS IN BIPOLAR MICROCOMPUTERS

#### DIAGNOSTICS

A diagnostics capability provides the necessary functionality as well as a systematic method for detecting and pin-pointing hardware related failures in a system. This capability must be able to both observe intermediate test points and control intermediate signals — address, data, control, and status — to exercise all portions of the system under test. These two capabilities, observability and controllability, provide the ability to establish a desired set of input conditions and state register values, sample the necessary outputs and determine whether the system is functioning correctly.

#### TESTING COMBINATIONAL AND SEQUENTIAL NETWORKS

The problem of testing a combinational logic network is well understood. Sets of input signals (test vectors) are applied to the network and the network outputs are compared to the set of computed outputs (result vectors). In some cases sets of test vectors and result vectors can be generated in a computer-aided environment, minimizing engineering effort. Additionally, fault coverage analysis can be automated to provide a measure of how efficient a set of test vectors is at pin-pointing hardware failures. For example, a popular measure of fault coverage computes the percentage of stuck-at-ones (nodes with outputs always HIGH) and stuck-at-zeros (nodes with outputs always LOW) a given set of test vectors will discover.



AF000181


Figure 1.

A sequential network (Figure 1) is much more difficult to test systematically. The outputs of a sequential network depend not only on the present inputs but also on the internal state of the network. Initializing the internal state register to the value necessary to test a given set of inputs is difficult at best and not easily automated. Additionally, observing the internal state of a sequential network can be very difficult and time consuming if the state information is not directly available. For example, consider the problem of determining the value of an internal 16-bit counter if only a carry-out signal is available. The counter must be clocked until it reaches the carry-out state and the starting value computed. Up to 65,535 clock

cycles may be necessary! An easier method must exist. Serial Shadow Register diagnostics provides this method.

#### SERIAL SHADOW REGISTER DIAGNOSTICS

Serial Shadow Register diagnostics provides sufficient observability and controllability to turn any sequential network into a combinational network. This is accomplished by providing the means to both initialize (control) and sample (observe) the state elements of a sequential network. Figure 2 shows the method by which Serial Shadow Register diagnostics accomplishes these two functions.



AF000191

Figure 2.

Serial Shadow Register diagnostics utilizes an extra multiplexer on the input of each state register and a duplicate or shadow of each state flip/flop in an additional register. The shadow register can be loaded serially via the serial data input (thus the name Serial Shadow Register diagnostics) for controllability. Once the desired state information is loaded into the serial register it can be transferred into the internal state register by selecting the multiplexer and clocking the state register with PK. This allows any internal state to be set to a desired state in a simple, quick, and systematic manner.

Internal state information can be sampled by loading the serial register from the state register outputs. This state information can then be shifted out via the serial data output to provide observability. Notice that the serial data inputs and outputs can be cascaded to make long chains of state information available on a minimum number of connections.

In effect, Serial Shadow Register diagnostics breaks the normal feedback path of the sequential network and establishes a logical path with which inputs can be defined and outputs sampled. This means that those techniques which have been developed to test combinational networks can be applied to any sequential network in which Serial Shadow Register diagnostics is utilized.

When normal pipeline registers are replaced by SSR diagnostics pipeline registers, system debug and diagnostics are easily implemented. State information which was inaccessible is now both observable and controllable.

## ABSOLUTE MAXIMUM RATINGS

Storage Temperature .....	-65 to +150°C
Ambient Temperature with	
Power Voltage .....	-55 to +125°C
Supply Voltage .....	-0.5 V to 7.0 V
DC Voltage Applied to Outputs	
(Except During Programming) .....	0.5 to V <sub>CC</sub> Max.
DC Voltage Applied to Outputs	
During Programming .....	21 V
Output Current into Outputs During	
Programming (Max. Duration of 1 sec.) .....	250 mA
DC Input Voltage .....	0.5 V to +5.5 V

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

## OPERATING RANGES

Commercial (C) Devices	
Temperatures .....	0 to +75°C
Supply Voltage .....	+4.75 V to +5.25 V
Military (M) Devices	
Temperatures .....	-55 to +125°C
Supply Voltage .....	+4.5 V to +5.5 V

Operating ranges define those limits between which the functionality and parameters of the device are guaranteed.

Military products 100% tested at -55°C, 25°C, 125°C

## DC CHARACTERISTICS over operating range unless otherwise specified\*

Parameter Symbol	Parameter Description	Test Conditions	Min.	Max.	Units
V <sub>IH</sub>	Input Level (HIGH)	Guaranteed Input HIGH Voltage (See Note 1)	2.0		Volts
V <sub>IL</sub>	Input Level (LOW)	Guaranteed Input LOW Voltage (See Note 1)		0.8	Volts
V <sub>I</sub>	Input Clamp Voltage	V <sub>CC</sub> = Min., I <sub>IN</sub> = -18 mA		-1.2	Volts
V <sub>OH</sub>	Output Voltage (HIGH)	V <sub>CC</sub> = Min. V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	2.4		Volts
		I <sub>OH</sub> (DQ <sub>0</sub> - DQ <sub>3</sub> ) = -2 mA I <sub>OH</sub> (SQ) = -0.5 mA			
V <sub>OL</sub>	Output Voltage (LOW)	V <sub>CC</sub> = Min. V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>		0.5	Volts
		COM'L I <sub>OL</sub> (DQ <sub>0</sub> - DQ <sub>3</sub> ) = 24 mA			
		MIL I <sub>OL</sub> (DQ <sub>0</sub> - DQ <sub>3</sub> ) = 18 mA I <sub>OL</sub> (SQ) = 4 mA			
I <sub>IH</sub>	Input Current (HIGH)	V <sub>CC</sub> = Max.		25	μA
				40	
I <sub>IL</sub>	Input Current (LOW)	V <sub>CC</sub> = Max., V <sub>IN</sub> = 0.4 V		-250	μA
I <sub>SC</sub>	Output Short Circuit Current	V <sub>CC</sub> = Max. V <sub>OUT</sub> = 0 V (Note 2)		-20	mA
				-90	
				-10	-85
I <sub>CEX</sub>	Output Leakage Current	V <sub>CC</sub> = Max. V <sub>IN</sub> = 2.4 V		50	μA
				-150	mA
I <sub>CC</sub>	Power Supply Current	V <sub>CC</sub> = Max., All Inputs = 0 V (Note 3)		150	mA
			COM'L	160	
			MIL	145	
				165	mA
				145	
				175	

- Notes: 1. There are absolute voltages with respect to the device ground pin and include all overshoots due to system and/or tester noise. Do Not attempt to test these values without suitable equipment and fixturing (See Notes on Testing).  
 2. Not more than one output should be shorted at a time. Duration of the short circuit should not be more than one second.  
 3. I<sub>CC</sub> limits at temperature extremes are guaranteed by correlation to 25°C test limits.

## CAPACITANCE

Parameter Symbol	Parameter Description	Test Conditions	Typ.	Units
C <sub>IN</sub>	Input Capacitance	V <sub>CC</sub> = 5.0 V, T <sub>A</sub> = 25°C	5	pF
C <sub>OUT</sub>	Output Capacitance	V <sub>IN</sub> /V <sub>OUT</sub> = 2.0 V@ f = 1 MHz	12	

Note: These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

\*See last page of this spec for Group A Subgroup Testing information.

**SWITCHING CHARACTERISTICS** over operating range unless otherwise specified (See Note 1.) \*

No.	Parameter Symbol	Parameter Description	"A" Versions				Standard Versions				Units
			COM'L		MIL		COM'L		MIL		
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
1	TAVPKH	Address to PK (HIGH) Setup Time	23		27		30		35		ns
2	TPKHAX	Address to PK (HIGH) Hold Time	0		0		0		0		ns
3	TPKHDQV1	Delay from PK HIGH to Output Valid, for initially active outputs (HIGH or LOW) (Note 7)	4	10	4	13	4	15	4	20	ns
4	TPKHPKL TPKLPKH	PK Pulse Width (HIGH or LOW)	15		20		20		20		ns
5	TGLDQV	Asynchronous Output Enable LOW to Output Valid (HIGH or LOW) (See Note 3)		22		25		25		30	
6	TGHDQZ	Asynchronous Output Enable HIGH to Output HIGH-Z (See Notes 2 & 3)		17		22		20		25	
7	TGSVPKH	$\overline{CS}$ to PK HIGH Setup Time (See Note 4)	12		12		15		15		ns
8	TPKHGSX	$\overline{CS}$ to PK HIGH Hold Time (See Note 4)	0		0		0		0		ns
9	TPKHDQV2	Delay from PKGHIGH to Output Valid, for initially High-Z outputs (See Note 4)		17		22		20		25	ns
10	TPKHDQZ	Delay from PK HIGH to Output High-Z (See Notes 2 & 4)		17		22		20		25	ns
11	TILDQV	Delay from $\overline{I}$ LOW to Output Valid (HIGH or LOW) (See Note 5)		25		30		30		35	ns
12	TIHPKH	Asynchronous $\overline{I}$ Recovery to PK (HIGH) (See Note 5)	20		25		25		30		ns
13	TILIH	Asynchronous $\overline{I}$ Pulse Width (LOW) (See Note 5)	20		20		25		25		ns
14	TISVPKH	$\overline{IS}$ to PK HIGH Setup Time (See Note 6)	20		25		20		25		ns
15	TPKHISX	$\overline{IS}$ to PK HIGH Hold Time (See Note 6)	5		5		5		5		ns

2

- Notes: 1. Tests are performed with input transition time of 5 ns or less, timing reference levels of 1.5 V, and input pulse levels of 0 to 3.0 V, using test loads in A, B, & C.  
 2. TGHDQZ and TPKHDQZ are measured to Steady State HIGH - 0.5 V and Steady State LOW + 0.5 V output levels using the test load in C.  
 3. Applies only if the architecture is configured for Asynchronous Enable.  
 4. Applies only if the architecture word has been programmed for a Synchronous Enable input.  
 5. Applies only if the architecture word has been programmed for a Asynchronous Initialize input.  
 6. Applies only if the architecture word has been programmed for a Synchronous Initialize input.  
 7. Minimum Delay times are guaranteed by design and supported by characterization data.


**DIAGNOSTIC MODE SWITCHING CHARACTERISTICS** over operating range unless other specified (See Note 1.)\*

No.	Parameter Symbol	Parameter Description	COM'L		MIL		Units
			Min.	Max.	Min.	Max.	
16	TSDVDKH	Serial Data In to DK HIGH Setup Time	25		30		ns
17	TDKHS DX	Serial Data In to DK HIGH Hold Time	0		0		
18	TMV PKH	Mode to PK HIGH Setup Time	35		40		
19	TPKHMX	Mode to PK HIGH Hold Time	0		0		
20	TMVDKH	Mode to DK HIGH Setup Time	35		40		
21	TDKHM X	Mode to DK HIGH Hold Time	0		0		
22	TDQVDKH	Output Data In to DK HIGH Setup Time	25		30		
23	TDKHDQ X	Output Data In to DK HIGH Hold Time	0		0		
24	TDKHSQ V	Delay from DK HIGH to Serial Data Output (Shifting)		30		35	
25	TSDVSQ V	Delay from SD Valid to SQ Valid (Mode Input HIGH)		25		30	
26	TDKHDKL TDKLDKH	DK Pulse Width (HIGH or LOW)	25		25		
27	TMHSQ V TMLSQ V	Delay from Mode (HIGH or LOW) to SQ Valid		25		30	

See also A-C TEST LOADS


\*See last page of this spec for Group A Subgroup Testing information.

## SWITCHING WAVEFORMS




WF020650

**Timing Set 1—Using Asynchronous Enable**



WF020660


**Time Set 2—Using Synchronous Enable**



WF020670

**Timing Set 3—Using Asynchronous Initialize**


### SWITCHING WAVEFORMS (Cont.)



WF020680

Timing Set 4—Using Synchronous Initialize


2



WF020680

Timing Set 5—Diagnostic Test Mode (System Control)

### SWITCHING WAVEFORMS (Cont.)



WF020700

**Timing Set 6—Doagnostic Test Mode (System Observation)**


## KEY TO SWITCHING WAVEFORMS

WAVEFORM	INPUTS	OUTPUTS
	MUST BE STEADY	WILL BE STEADY
	MAY CHANGE FROM H TO L	WILL BE CHANGING FROM H TO L
	MAY CHANGE FROM L TO H	WILL BE CHANGING FROM L TO H
	DON'T CARE: ANY CHANGE PERMITTED	CHANGING; STATE UNKNOWN
	DOES NOT APPLY	CENTER LINE IS HIGH IMPEDANCE "OFF" STATE


KS000010

2


## A-C TEST LOADS



A. Output load for DQ<sub>0</sub> - DQ<sub>3</sub>



B. Output load for SQ



C. Output load for TGHQZ and TPKHQZ on Outputs DQ<sub>0</sub> - DQ<sub>3</sub>

- Notes: 1. All device test loads should be loaded within 2" of device output pin.  
 2. S<sub>1</sub> is open for Output Data HIGH to Hi-Z and Hi-Z to Output Data HIGH tests. S<sub>1</sub> is closed for all the AC tests.  
 3. Load capacitance includes all stray and fixture capacitance.

## NOTES ON TESTING

Incoming test procedures on these devices should be carefully planned, taking into account the high performance and output drive capabilities of the parts. The following notes may be useful:

1. Ensure that adequate decoupling capacitance is employed across the device V<sub>CC</sub> and ground terminals. Multiple capacitors are recommended, including a 0.1μFarad or larger capacitor and a 0.01μFarad or smaller capacitor placed as close to the device terminals as possible. Inadequate decoupling may result in large variations of

power supply voltage, creating erroneous function or transient performance failures.

2. Do not leave any inputs disconnected (floating) during any tests.
3. Do not attempt to perform threshold tests under AC conditions. Large amplitude, fast ground current transients normally occur as the device outputs discharge the load capacitances. These transients flowing through the parasitic inductance between the device ground pin and the test system ground can create significant reductions in observable input noise immunity.

## GROUP A SUBGROUP TESTING

### DC CHARACTERISTICS

Parameter Symbol	Subgroups
V <sub>IH</sub>	1, 2, 3
V <sub>IL</sub>	1, 2, 3
V <sub>OH</sub>	1, 2, 3
V <sub>OL</sub>	1, 2, 3
I <sub>IH</sub>	1, 2, 3
I <sub>IL</sub>	1, 2, 3
I <sub>SC</sub>	1, 2, 3
I <sub>CEX</sub>	1, 2, 3
I <sub>CC</sub>	1, 2, 3

### SWITCHING CHARACTERISTICS

No.	Parameter Symbol	Subgroups	No.	Parameter Symbol	Subgroups
1	TAVPKH	9, 10, 11	16	TSDVDKH	9, 10, 11
2	TPKHAX	9, 10, 11	17	TDKHSDX	9, 10, 11
3	TPKHDQV1	9, 10, 11	18	TMVPKH	9, 10, 11
4	TPKHPKL	9, 10, 11	19	TPKHMV	9, 10, 11
4	TPKLPKH	9, 10, 11	20	TMVDKH	9, 10, 11
5	TGLDQV	9, 10, 11	21	TDKHMV	9, 10, 11
6	TGHDQZ	9, 10, 11	22	TDQVDKH	9, 10, 11
7	TGSVPKH	9, 10, 11	23	TDKHDQX	9, 10, 11
8	TPKHGSX	9, 10, 11	24	TDKHSQV	9, 10, 11
9	TPKHDQV2	9, 10, 11	25	TSDVSQV	9, 10, 11
10	TILDQV	9, 10, 11	26	TDKHDKL	9, 10, 11
11	TILDQV	9, 10, 11	26	TDKLDKH	9, 10, 11
12	TIHPKH	9, 10, 11	27	TMHSQV	9, 10, 11
13	TILIH	9, 10, 11	27	TMLSQV	9, 10, 11
14	TISVPKH	9, 10, 11		Functional Tests	7, 8
15	TPKHISX	9, 10, 11			

### MILITARY BURN-IN

Military burn-in is in accordance with the current revision of MIL-STD-883, Test Method 1015, Conditions A through E. Test conditions are selected at AMD's option.



# Am27S75

8192-Bit (2048 x 4) Bipolar Registered PROM  
with SSR™ Diagnostics Capability

Am27S75

2

## DISTINCTIVE CHARACTERISTICS


- On-chip diagnostic shift register for serial observability and controllability of the output register
- User-programmable synchronous and asynchronous Enables
- User-programmable for synchronous or asynchronous Initialize
- Slim, 24-pin, 300-mil lateral center package permits a reduction in board space over standard discrete PROM and registers.
- Consumes approximately 1/2 the power of separate PROM/register combination for improved system reliability.
- Platinum-Silicide fuses guarantee high reliability, fast programming and exceptionally high programming yields (typ. > 98%).
- Increased drive capability, 24 mA I<sub>OL</sub>

## GENERAL DESCRIPTION

This device contains a 4-bit parallel data register in the array-to-output path intended for normal registered data operations. In parallel with the output data registers is another 4-bit register with shifting capability, called a shadow register. As the name implies, the shadow register is intended to operate in the background of the normal output data register. This shadow register can be used in a systematic way to control and observe the output data register to exercise desired system functions during a diagnostic test mode.

To offer the system designer maximum flexibility, this device contains user programmable architecture for Enable and Initialize. The unprogrammed state of these pins operates as Asynchronous inputs ( $\bar{G}$ ) and ( $\bar{I}$ ) respectively. An architecture word permits the programming of the functionality of these pins to Synchronous Enable ( $\bar{G}\bar{S}$ ) and Synchronous Initialize ( $\bar{I}\bar{S}$ ).

## BLOCK DIAGRAM





BD005840

## PRODUCT SELECTOR GUIDE

Part Number	27S75A	27S75	27S75A	27S75
Address Set up Time	25 ns	30 ns	30 ns	35 ns
Clock-to-Output Delay	12 ns	15 ns	17 ns	20 ns
Operating Range	C	C	M	M


## CONNECTION DIAGRAMS

### Top View



Note: Pin 1 is marked for orientation.

## LOGIC SYMBOL




LS002110

# ORDERING INFORMATION

## Standard Products

AMD products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:

- A. Device Number**
- B. Speed Option** (if applicable)
- C. Package Type**
- D. Temperature Range**
- E. Optional Processing**



Valid Combinations	
AM27S75	PC, PCB, DC
AM27S75A	DCB, LC, LCB

### Valid Combinations


Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released valid combinations, and to obtain additional data on AMD's standard military grade products.

# ORDERING INFORMATION

## APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. The order number (Valid Combination) for APL products is formed by a combination of:

- A. Device Number**
- B. Speed Option** (if applicable)
- C. Device Class**
- D. Package Type**
- E. Lead Finish**



Valid Combinations	
AM27S75	/BKA, /BLA, /B3C
AM27S75A	

### Valid Combinations

Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

## PIN DESCRIPTION

### **A<sub>0</sub> - A<sub>10</sub> Address Inputs**

The 11-bit field presented at the address inputs selects one of 2048 memory locations to be read from.

### **PK Pipeline Clock (Input)**

The pipeline clock is used to load data into the parallel registers. The data source may be the memory array, the shadow register, or the initialize word if programmed for synchronous initialize word if programmed for synchronous initialize architecture. Transfer occurs on the LOW-to-HIGH transition of PK.

### **DQ<sub>0</sub> - DQ<sub>3</sub> Data I/O Port**

Parallel data output from the pipeline register or parallel data input to the shadow register.

### **M Mode (Input)**

Control input which controls the source data for both sets of registers. MODE input is LOW in the normal mode of operation. The PROM array is the input source for the output data registers. The shadow register is in the shift mode (SD→S<sub>0</sub>→S<sub>1</sub>→S<sub>2</sub>→S<sub>3</sub>/SQ). MODE input HIGH allows transfer of data for diagnostic testing. Shadow register data may be loaded into the output register or output data bus information may be loaded into the shadow register.

### **DK Diagnostic Clock (Input)**

The diagnostic clock is used to load or shift the data into the shadow register. Transfer occurs on the LOW-to-HIGH transition of DK.

### **SD Serial Data Input**

This pin performs two functions depending on the state of the MODE input. If M is LOW, the SD pin is the data transfer pin for serial data (SD→S<sub>0</sub>). If the M input is HIGH, the SD pin operates as a control pin where SD asserted LOW permits output data to be loaded into the shadow register on the next LOW-to-HIGH transition of DK. SD asserted HIGH represents a NO-OP function on this device.

### **SQ Serial Data Output**

This pin operates as a transfer pin for serial data. When M input is LOW, SQ = S<sub>3</sub>. When M is HIGH and SD operates as a control pin, the SQ pin operates as a pass through of SD control. SQ is an active totem-pole output.

### **VCC Device Power Supply Pin**

The most positive of the logic power supply pins.

### **GND Device Power Supply Pin**

The most negative of the logic power supply pins.

This device contains a two bit architecture word which, according to programming, will provide the following functions:

### **G/GS Asynchronous/Synchronous Output Enable**

With the architecture word unprogrammed this pin operates as an Asynchronous Output Enable ( $\bar{G}$ ) and provides direct control of the DQ output three-state drivers independent of PK. With proper programming of the architecture word this pin will function as a Synchronous Output Enable ( $\bar{GS}$ ) which will control the state of the DQ output three-state drivers in conjunction with PK. This is useful where more than one registered PROM is bussed together for word depth expansion. In this case, the enable becomes the most significant address bit and, as such, must be synchronized with the data.

### **I/IS Asynchronous/Synchronous Initialize**

With the architecture word unprogrammed this pin functions as an Asynchronous Initialize ( $\bar{I}$ ) which is a control pin used to initialize the output data registers from a programmable word independent of PK. This can be used to generate any arbitrary microinstruction for system interrupt or reset. When the architecture word is properly programmed this pin will function as a Synchronous Initialize ( $\bar{IS}$ ) which will initialize the output data registers from a programmable word in conjunction with PK. This can be used for a system interrupt or reset which must be synchronized with PK.

## MODE SELECT TABLE

Data transfers into the shadow register occur on the LOW-to-HIGH transition of DK. M (MODE) and SD determine what data source will be loaded. The pipeline register is loaded on the LOW-to-HIGH transition of PK. M (MODE) selects whether the data source is the PROM Array or the shadow register output.

Because of the independence of the clock inputs, data can be shifted in the shadow register via DK and loaded into the pipeline register from the data input via PK as long as no set up or hold times are violated.

Inputs					Outputs			Operation
SD	M	DK	PK	$\overline{IS}^*$	SQ	Shadow Register	Pipeline Register	
X	L	↑	-	X	S <sub>3</sub>	S <sub>n</sub> -S <sub>n-1</sub> S <sub>0</sub> -SD	NA	Serial Shift; SD → S <sub>0</sub> → S <sub>1</sub> → S <sub>2</sub> → S <sub>3</sub> /SQ
X	L	-	↑	H	S <sub>3</sub>	NA	Q <sub>n</sub> -ARRAY DATA	Normal Load Pipeline Register from PROM
X	L	-	↑	L	S <sub>3</sub>	NA	Q <sub>n</sub> -INIT DATA	Synchronous Initialize Pipeline Register*
L	H	↑	-	X	SD	S <sub>n</sub> -Q <sub>n</sub>	NA	Load Shadow Register from Outputs (DQ <sub>0</sub> -DQ <sub>3</sub> )
X	H	-	↑	X	SD	NA	Q <sub>n</sub> -S <sub>n</sub>	Load Pipeline Register from Shadow Register
H	H	↑	-	X	SD	Hold	NA	No-Op; Hold Shadow Register

### MODE SELECT TABLE DEFINITIONS

#### INPUTS

H = HIGH  
 L = LOW  
 X = Don't Care  
 - = Steady State LOW or HIGH or HIGH-to-LOW transition  
 ↑ = LOW-to-HIGH transition

#### OUTPUTS

SQ = Serial Data Output  
 S<sub>3</sub>-S<sub>0</sub> = Shadow Register Outputs (internal to devices)  
 Q<sub>3</sub>-Q<sub>0</sub> = Pipeline Register Outputs  
 NA = NOT applicable: Output is not a function of the specified input combinations

\*Applies only if the architecture word has been programmed for Synchronous Initialize operation.

## APPLICATIONS


### APPLYING SERIAL SHADOW REGISTER (SSR) DIAGNOSTICS IN BIPOLAR MICROCOMPUTERS

#### DIAGNOSTICS

A diagnostics capability provides the necessary functionality as well as a systematic method for detecting and pin-pointing hardware related failures in a system. This capability must be able to both observe intermediate test points and control intermediate signals – address, data, control, and status – to exercise all portions of the system under test. These two capabilities, observability and controllability, provide the ability to establish a desired set of input conditions and state register values, sample the necessary outputs and determine whether the system is functioning correctly.

#### TESTING COMBINATIONAL AND SEQUENTIAL NETWORKS

The problem of testing a combinational logic network is well understood. Sets of input signals (test vectors) are applied to the network and the network outputs are compared to the set of computed outputs (result vectors). In some cases sets of test vectors and result vectors can be generated in a computer-aided environment, minimizing engineering effort. Additionally, fault coverage analysis can be automated to provide a measure of how efficient a set of test vectors is at pin-pointing hardware failures. For example, a popular measure of fault coverage computes the percentage of stuck-at-ones (nodes with outputs always HIGH) and stuck-at-zeros (nodes with outputs always LOW) a given set of test vectors will discover.



AF000181


Figure 1.

A sequential network (Figure 1) is much more difficult to test systematically. The outputs of a sequential network depend not only on the present inputs but also on the internal state of the network. Initializing the internal state register to the value necessary to test a given set of inputs is difficult at best and not easily automated. Additionally, observing the internal state of a sequential network can be very difficult and time consuming if the state information is not directly available. For example, consider the problem of determining the value of an internal 16-bit counter if only a carry-out signal is available. The counter must be clocked until it reaches the carry-out state and the starting value computed. Up to 65,535 clock

cycles may be necessary! An easier method must exist. Serial Shadow Register diagnostics provides this method.

#### SERIAL SHADOW REGISTER DIAGNOSTICS

Serial Shadow Register diagnostics provides sufficient observability and controllability to turn any sequential network into a combinational network. This is accomplished by providing the means to both initialize (control) and sample (observe) the state elements of a sequential network. Figure 2 shows the method by which Serial Shadow Register diagnostics accomplishes these two functions.



AF000191

Figure 2.

Serial Shadow Register diagnostics utilizes an extra multiplexer on the input of each state register and a duplicate or shadow of each state flip/flop in an additional register. The shadow register can be loaded serially via the serial data input (thus the name Serial Shadow Register diagnostics) for controllability. Once the desired state information is loaded into the serial register it can be transferred into the internal state register by selecting the multiplexer and clocking the state register with PK. This allows any internal state to be set to a desired state in a simple, quick, and systematic manner.

Internal state information can be sampled by loading the serial register from the state register outputs. This state information can then be shifted out via the serial data output to provide observability. Notice that the serial data inputs and outputs can be cascaded to make long chains of state information available on a minimum number of connections.

In effect, Serial Shadow Register diagnostics breaks the normal feedback path of the sequential network and establishes a logical path with which inputs can be defined and outputs sampled. This means that those techniques which have been developed to test combinational networks can be applied to any sequential network in which Serial Shadow Register diagnostics is utilized.

When normal pipeline registers are replaced by SSR diagnostics pipeline registers, system debug and diagnostics are easily implemented. State information which was inaccessible is now both observable and controllable.

## ABSOLUTE MAXIMUM RATINGS

Storage Temperature .....	-65 to +150°C
Ambient Temperature with Power Applied .....	-55 to +125°C
Supply Voltage .....	-0.5 V to +7.0 V
DC Voltage Applied to Outputs (Except During Programming) .....	-0.5 to V <sub>CC</sub> Max.
DC Voltage Applied to Outputs During Programming .....	21 V
Output Current into Outputs During Programming (Max. Duration of 1 sec.) .....	250 mA
DC Input Voltage .....	-0.5 V to +5.5 V

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

## OPERATING RANGES

Commercial (C) Devices	Temperature T <sub>A</sub> .....	0 to +75°C
Supply Voltage .....	+4.75 V to +5.25 V	
Military (M) Devices	Temperature T <sub>C</sub> .....	-55 to +125°C
Supply Voltage .....	+4.5 V to +5.5 V	

Operating ranges define those limits between which the functionality and parameters of the device are guaranteed.

Military Product 100% tested at -55°C, 25°C, 125°C

## DC CHARACTERISTICS over operating range unless otherwise specified\*

Parameter Symbol	Parameter Description	Test Conditions	Min.	Max.	Units	
V <sub>IH</sub>	Input Voltage HIGH	Guarantee Input HIGH Voltage (Note 1)	2.0		Volts	
V <sub>IL</sub>	Input Voltage LOW	Guarantee Input LOW Voltage (Note 1)		0.8	Volts	
V <sub>I</sub>	Input Clamp Voltage	V <sub>CC</sub> = Min., I <sub>IN</sub> = -18 mA		-1.2	Volts	
V <sub>OH</sub>	Output Voltage (HIGH)	V <sub>CC</sub> = Min. V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	2.4		Volts	
V <sub>OL</sub>	Output Voltage (LOW)	V <sub>CC</sub> = Min. V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OH</sub> (DQ <sub>0</sub> - DQ <sub>3</sub> ) = -2 mA	0.5	Volts	
			I <sub>OH</sub> (SQ) = -0.5 mA			
			COM'L I <sub>OL</sub> (DQ <sub>0</sub> - DQ <sub>3</sub> ) = 24 mA MIL I <sub>OL</sub> (DQ <sub>0</sub> - DQ <sub>3</sub> ) = 18 mA I <sub>OL</sub> (SQ) = 4 mA			
I <sub>IH</sub>	Input Current (HIGH)	V <sub>CC</sub> = Max. V <sub>IN</sub> = 2.7 V V <sub>IN</sub> = 5.5 V		25 40	μA	
I <sub>IL</sub>	Input Current (LOW)	V <sub>CC</sub> = Max., V <sub>IN</sub> = 0.40 V		-250	μA	
I <sub>SC</sub>	Output Short Circuit Current	V <sub>CC</sub> = Max. V <sub>OUT</sub> = 0 V (Note 2)	DQ <sub>0</sub> - DQ <sub>3</sub> SQ	-20 -10	-90 -85	mA
I <sub>CEX</sub>	Output Leakage Current	V <sub>CC</sub> = Max. V <sub>G/GS</sub> = 2.4 V (Note 3)	V <sub>OUT</sub> = V <sub>CC</sub> V <sub>OUT</sub> = 0.4 V	50 -150	mA	
I <sub>CC</sub>	Power Supply Current	V <sub>CC</sub> = Max., All Inputs = 0.0 V (Note 4)	COM'L	T <sub>A</sub> = 0°C	175	mA
				T <sub>A</sub> = 25°C	170	
				T <sub>A</sub> = 75°C	160	
			MIL	T <sub>C</sub> = -55°C	185	
				T <sub>C</sub> = 25°C	175	
				T <sub>C</sub> = 125°C	150	

- Notes: 1. These are absolute voltages with respect to device ground pin and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment (see Notes on Testing).  
 2. Only one output should be shorted at a time. Duration of the short circuit should not be more than one second.  
 3. For devices using the synchronous enable, the device must be clocked after applying these voltages to perform this measurement.  
 4. I<sub>CC</sub> limits at temperature extremes are guaranteed by correlation to 25°C test limits.

## CAPACITANCE

Parameter Symbol	Parameter Description	Test Conditions	Typ.	Units
C <sub>IN</sub>	Input Capacitance	V <sub>CC</sub> = 5.0 V, T <sub>A</sub> = 25°C V <sub>IN</sub> /V <sub>OUT</sub> = 2.0 V @ f = 1 MHz	5	pF
C <sub>OUT</sub>	Output Capacitance		12	

Note: These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

\*See last page of this spec for Group A Subgroup Testing information.



**SWITCHING CHARACTERISTICS** over operating range unless otherwise specified (See Note 1.)\*

No.	Parameter Symbol	Parameter Description	"A" Versions				Standard Versions				Units
			COM'L		MIL		COM'L		MIL		
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
1	TAVPKH	Address to PK HIGH Setup Time	25		30		30		35		ns
2	TPKHAX	Address to PK HIGH Hold Time	0		0		0		0		ns
3	TPKHDQV1	Delay from PK HIGH to Output Valid, for initially active outputs (HIGH) or LOW) (Note 7)	4	12	4	17	4	15	4	20	ns
4	TPKHPKL TPKLPKH	PK Pulse Width (HIGH or LOW)	15		20		20		20		ns
5	TGLDQV	Asynchronous Output Enable LOW to Output Valid (HIGH or LOW) (See Note 3)		22		25		25		30	ns
6	TGHDQZ	Asynchronous Output Enable HIGH to Output High Z (See Note 2 & 3)		17		22		20		25	ns
7	TGSVPKH	$\overline{GS}$ to PK HIGH Setup Time (See Note 4)	12		12		15		15		ns
8	TPKHGSX	$\overline{GS}$ to PK HIGH Hold Time (See Note 4)	0		0		0		0		ns
9	TPKHDQV2	Delay from PK HIGH to Output Valid, for initially High Z outputs (See Note 4)		17		22		20		25	ns
10	TPKHDQZ	Delay from PK HIGH to Output High Z (See Notes 2 & 4)		17		22		20		25	ns
11	TILDQV	Delay from $\overline{I}$ LOW to Output Valid (HIGH or LOW) (See Note 5)		25		30		30		35	ns
12	TIHPKH	Asynchronous $\overline{I}$ Recovery to PK (HIGH) (See Note 5)	20		25		25		30		ns
13	TILIH	Asynchronous $\overline{I}$ Pulse Width (LOW) (See Note 5)	20		20		25		25		ns
14	TISVPKH	$\overline{IS}$ to PK HIGH Setup Time (See Note 6)	20		25		20		25		ns
15	TPKHISX	$\overline{IS}$ to PK HIGH Setup Time (See Note 6)	5		5		5		5		ns

- Notes: 1. Tests are performed with input transition time of 5 ns or less, timing reference levels of 1.5 V, and input pulse levels of 0 to 3.0 V, using test loads in A & B.  
 2. TGHDQZ and TPKHDQZ are measured to Steady State HIGH -0.5 V and Steady State LOW +0.5 V output levels, using the test load in C.  
 3. Applies only if the architecture is configured for Asynchronous Enable.  
 4. Applies only if the architecture word has been programmed for a Synchronous Enable input.  
 5. Applies only if the architecture word has been programmed for a Synchronous Initialize input.  
 6. Applies only if the architecture word has been programmed for a Synchronous Initialize input.  
 7. Minimum Delay times are guaranteed by design and supported by characterization data.

**DIAGNOSTIC MODE SWITCHING CHARACTERISTICS** over operating range unless otherwise specified (See Note 1)\*


No.	Parameter Symbol	Parameter Description	COM'L		MIL		Units	
			Min.	Max.	Min.	Max.		
16	TSDVDKH	Serial Data In to DK HIGH Setup Time	25		30		ns	
17	TDKHSDX	Serial Data In to DK HIGH Hold Time	0		0			
18	TMVPKH	Mode to PK HIGH Setup Time	35		40			
19	TPKHMX	Mode to PK HIGH Hold Time	0		0			
20	TMVDKH	Mode to DK HIGH Setup Time	35		40			
21	TDKHMV	Mode to DK HIGH Hold Time	0		0			
22	TDQVDKH	Output Data In to DK HIGH Setup Time	25		30			
23	TDKHDQX	Output Data In to DK HIGH Hold Time	0		0			
24	TDKHSQV	Delay from DK HIGH to Serial Data Output (Shifting)			30			35
25	TSDVSQV	Delay from SD Valid to SQ Valid (Mode Input HIGH)			25			30
26	TDKHDKL TDKLDKH	DK Pulse Width (HIGH or LOW)	25		25			
27	TMHSQV TMLSQV	Delay from Mode (HIGH or LOW) to SQ Valid			25			30

See also A-C TEST LOADS.

\*See last page of this spec for Group A Subgroup Testing information.


2

### SWITCHING WAVEFORMS




WF020710

Timing Set 1 - Using Asynchronous Enable



WF020720


Timing Set 2 - Using Synchronous Enable



WF020730

Timing Set 3 - Using Asynchronous Initialize


### SWITCHING WAVEFORMS (Cont.)



WF020740

Timing Set 4 - Using Synchronous Initialize


2



WF020750

Timing Set 5 - Diagnostic Test Mode (System Control)

### SWITCHING WAVEFORMS (Cont.)



WF020760

Timing Set 6 - Diagnostic Test Mode (System Observation)

## KEY TO SWITCHING WAVEFORMS


WAVEFORM	INPUTS	OUTPUTS
	MUST BE STEADY	WILL BE STEADY
	MAY CHANGE FROM H TO L	WILL BE CHANGING FROM H TO L
	MAY CHANGE FROM L TO H	WILL BE CHANGING FROM L TO H
	DON'T CARE: ANY CHANGE PERMITTED	CHANGING: STATE UNKNOWN
	DOES NOT APPLY	CENTER LINE IS HIGH IMPEDANCE "OFF" STATE

KS000010

2


### A-C TEST LOADS

#### A. Output Load for DQ<sub>0</sub> - DQ<sub>3</sub>




TC002910

#### B. Output Load for SQ



TC002920

#### C. Output Load for TGHDQZ and TPKHDQZ on Outputs DQ<sub>0</sub> - DQ<sub>3</sub>



TC002930

- Notes:
1. All devices test loads should be located within 2" of device output pin.
  2. S<sub>1</sub> is open for Output Data HIGH to Hi-Z and Hi-Z to Output Data HIGH tests. S<sub>1</sub> is closed for all other AC tests.
  3. Load capacitance includes all stray and fixture capacitance.

### NOTES ON TESTING

Incoming test procedures on these devices should be carefully planned, taking into account the high performance and output drive capabilities of the parts. The following notes may be useful.

1. Ensure that adequate decoupling capacitance is employed across the device V<sub>CC</sub> and ground terminals. Multiple capacitors are recommended, including a 0.1μFarad or larger capacitor and a 0.01μFarad or smaller capacitor placed as close to the device terminals as possible. Inadequate decoupling may result in large variations of

power supply voltage, creating erroneous function or transient performance failures.

2. Do not leave any inputs disconnected (floating) during any tests.
3. Do not attempt to perform threshold tests under AC conditions. Large amplitude, fast ground current transients normally occur as the device outputs discharge the load capacitances. These transients flowing through the parasitic inductance between the device ground pin and the test system ground can create significant reductions in observable input noise immunity.

## GROUP A SUBGROUP TESTING

### DC CHARACTERISTICS

Parameter Symbol	Subgroups
V <sub>IH</sub>	1, 2, 3
V <sub>IL</sub>	1, 2, 3
V <sub>OH</sub>	1, 2, 3
V <sub>OL</sub>	1, 2, 3
I <sub>IH</sub>	1, 2, 3
I <sub>IL</sub>	1, 2, 3
I <sub>SC</sub>	1, 2, 3
I <sub>CEX</sub>	1, 2, 3
I <sub>CC</sub>	1, 2, 3

### SWITCHING CHARACTERISTICS

No.	Parameter Symbol	Subgroups	No.	Parameter Symbol	Subgroups
1	TAVPKH	9, 10, 11	16	TSDVDKH	9, 10, 11
2	TPKHAX	9, 10, 11	17	TDKHS DX	9, 10, 11
3	TPKHDQV1	9, 10, 11	18	TMVPKH	9, 10, 11
4	TPKH PKL	9, 10, 11	19	TPKH MX	9, 10, 11
4	TPKL PKH	9, 10, 11	20	TMVD KH	9, 10, 11
5	TGLDQV	9, 10, 11	21	TDKH MX	9, 10, 11
6	TGHDQZ	9, 10, 11	22	TDQVD KH	9, 10, 11
7	TGSV PKH	9, 10, 11	23	TDKH DQX	9, 10, 11
8	TPKH GSX	9, 10, 11	24	TDKH SQV	9, 10, 11
9	TPKHDQV2	9, 10, 11	25	TSDV SQV	9, 10, 11
10	TPKH DQZ	9, 10, 11	26	TDKH DKL	9, 10, 11
11	TILDQV	9, 10, 11	26	TDKLD KH	9, 10, 11
12	TIHP KH	9, 10, 11	27	TMHSQV	9, 10, 11
13	TILIH	9, 10, 11	27	TMLSQV	9, 10, 11
14	TISV PKH	9, 10, 11		Functional	7, 8
15	TPKH ISX	9, 10, 11		Tests	

### MILITARY BURN-IN

Military burn-in is in accordance with the current revision of MIL-STD-883, Test Method 1015, Conditions A through E. Test conditions are selected at AMD's option.

# Am27S85

16,384-Bit (4096 x 4) Registered PROM  
with SSR™ Diagnostics Capability

Am27S85

2

## DISTINCTIVE CHARACTERISTICS


- On-chip diagnostic shift register for serial observability and controllability of the output register
- User-programmable for Asynchronous Enable, Synchronous Enable, Asynchronous Initialize, or Synchronous Initialize
- Slim, 24-pin, 300-mil lateral center package occupies approximately 1/3 the board space required by standard discrete PROM and register.
- Consumes approximately 1/2 the power of separate PROM/register combination for improved system reliability.
- Platinum-Silicide fuses guarantee high reliability, fast programming and exceptionally high programming yields (typ. > 98%).
- Increased drive capability, 24 mA I<sub>OL</sub>

## GENERAL DESCRIPTION

This device contains a 4-bit parallel data register in the array-to-output path intended for normal registered data operations. In parallel with the output data registers is another 4-bit register with shifting capability, called a shadow register. As the name implies, the shadow register is intended to operate in the background of the normal output data register. This shadow register can be used in a systematic way to control and observe the output data register to exercise desired system functions during a diagnostic test mode.

To offer the system designer maximum flexibility, this device contains a single programmable multi-functional input ( $\bar{G}/\bar{GS}/I/\bar{IS}$ ). The unprogrammed state of this pin operates an Asynchronous Enable ( $\bar{G}$ ) input. An architecture word permits the programming of the functionality of this pin to Synchronous Enable ( $\bar{GS}$ ), Asynchronous Initialize ( $I$ ), or Synchronous Initialize ( $\bar{IS}$ ).

## BLOCK DIAGRAM




BD005850

## PRODUCT SELECTOR GUIDE


Part Number	27S85A	27S85	27S85A	27S85
Address Set-up Time	27 ns	35 ns	30 ns	40 ns
Clock-to-Output Delay	12 ns	15 ns	17 ns	20 ns
Operating Range	C	C	M	M

## CONNECTION DIAGRAMS

### Top View




CD000561



CD004902

Note: Pin 1 is marked for orientation.

## LOGIC SYMBOL



LS002111




# ORDERING INFORMATION

## Standard Products

AMD products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:

- A. Device Number**
- B. Speed Option** (if applicable)
- C. Package Type**
- D. Temperature Range**
- E. Optional Processing**



2

Valid Combinations	
AM27S85	PC, PCB,
AM27S85A	DC, DCB, LC, LCB

### Valid Combinations


Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released valid combinations, and to obtain additional data on AMD's standard military grade products.

# ORDERING INFORMATION

## APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. The order number (Valid Combination) for APL products is formed by a combination of:

- A. Device Number**
- B. Speed Option** (if applicable)
- C. Device Class**
- D. Package Type**
- E. Lead Finish**



Valid Combinations	
AM27S85	/BKA, /BLA, /B3C
AM27S85A	

### Valid Combinations

Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

## PIN DESCRIPTION

### A<sub>0</sub> - A<sub>11</sub> Address Inputs

The 12-bit field presented at the address inputs selects one of 4096 memory locations to be read from.

### PK Pipeline Clock (Input)

The pipeline clock is used to load data into the parallel registers. The data source may be the memory array, the shadow register, or the initialize word if programmed for synchronous initialize architecture. Transfer occurs on the LOW-to-HIGH transition of PK.

### DQ<sub>0</sub> - DQ<sub>3</sub> Data I/O Port

Parallel data output from the pipeline register or parallel data input to the shadow register.

### M Mode (Input)

Control input which controls the source data for both sets of registers. MODE inputs is LOW in the normal mode of operation. The PROM array is the input source for the output data registers. The shadow register is in the shift mode (SD→S<sub>0</sub>→S<sub>1</sub>→S<sub>2</sub>→S<sub>3</sub>/SQ). MODE input HIGH allows transfer of data for diagnostic testing. Shadow register data may be loaded into the output register or output data bus information may be loaded into the shadow register.

### DK Diagnostic Clock (Input)

The diagnostic clock is used to load or shift the data into the shadow register. Transfer occurs on the LOW-to-HIGH transition of DK.

### SD Serial Data Input

This pin performs two functions depending on the state of the MODE input. If M is LOW, the SD pin is the data transfer pin for serial data (SD→S<sub>0</sub>). If the M input is HIGH, the SD pin operates as a control pin where SD asserted LOW permits output data to be loaded into the shadow register on the next LOW-to-HIGH transition of DK. SD asserted HIGH represents a NO-OP function on this device.

### SQ Serial Data Output

This pin operates as a transfer pin for serial data. When M input is LOW, SQ = S<sub>3</sub>. When M is HIGH and SD operates as a control pin, the SQ pin operates as a pass through of SD control. SQ is an active totem-pole output.

### VCC Device Power Supply Pin

The most positive of the logic power supply pins.

### GND Device Power Supply Pin

The most negative of the logic power supply pins.

This device contains a two bit architecture word which, according to programming, will provide the following functions:

### G/GS/I/IS Asynchronous/Synchronous Output Enable/Asynchronous/Synchronous Initialize

With the architecture word unprogrammed this pin operates as an Asynchronous Output Enable (G) and provides direct control of the DQ output three-state drivers independent of PK. With proper programming of the architecture word this pin will function as a Synchronous Output Enable (GS) which will control the state of the DQ output three-state drivers in conjunction with PK. This is useful where more than one registered PROM is bussed together for word depth expansion. In this case, the enable becomes the most significant address bit and, as such, must be synchronized with the data.

The architecture word may also be programmed so that this pin will function as an Asynchronous Initialize (I) which is a control pin used to initialize the output data registers from a programmable word independent of PK. This can be used to generate any arbitrary microinstruction for system interrupt or reset. When the architecture word is properly programmed this pin will function as a Synchronous Initialize (IS) which will initialize the output data registers from a programmable word in conjunction with PK. This can be used for a system interrupt or reset which must be synchronized with PK.

## MODE SELECT TABLE

Data transfers into the shadow register occur on the LOW-to-HIGH transition of DK. M (MODE) and SD determine what data source will be loaded. The pipeline register is loaded on the LOW-to-HIGH transition of PK. M (MODE) selects whether the data source is the PROM Array or the shadow register output.

Because of the independence of the clock inputs, data can be shifted in the shadow register via DK and loaded into the pipeline register from the data input via PK as long as no set up or hold times are violated.

Inputs					Outputs			Operation
SD	M	DK	PK	$\overline{IS}^*$	SQ	Shadow Register	Pipeline Register	
X	L	↑	-	X	S <sub>3</sub>	S <sub>n</sub> -S <sub>n-1</sub> S <sub>0</sub> -SD	NA	Serial Shift; SD→S <sub>0</sub> -S <sub>1</sub> -S <sub>2</sub> -S <sub>3</sub> /SQ
X	L	-	↑	H	S <sub>3</sub>	NA	Q <sub>n</sub> - ARRAY DATA	Normal Load Pipeline Register from PROM
X	L	-	↑	L	S <sub>3</sub>	NA	Q <sub>n</sub> - INIT DATA	Synchronous Initialize Pipeline Register*
L	H	↑	-	X	SD	S <sub>n</sub> -Q <sub>n</sub>	NA	Load Shadow Register from Outputs (DQ <sub>0</sub> -DQ <sub>3</sub> )
X	H	-	↑	X	SD	NA	Q <sub>n</sub> -S <sub>n</sub>	Load Pipeline Register from Shadow Register
H	H	↑	-	X	SD	Hold	NA	No-Op; Hold Shadow Register

### MODE SELECT TABLE DEFINITIONS

#### INPUTS

H = HIGH  
 L = LOW  
 X = Don't Care  
 - = Steady State LOW or HIGH or HIGH-to-LOW transition  
 ↑ = LOW-to-HIGH transition

#### OUTPUTS

SQ = Serial Data Output  
 S<sub>3</sub>-S<sub>0</sub> = Shadow Register Outputs (internal to devices)  
 Q<sub>3</sub>-Q<sub>0</sub> = Pipeline Register Outputs  
 NA = NOT applicable; Output is not a function of the specified input combinations

\*Applies only if the architecture word has been programmed for Synchronous Initialize operation.

## APPLICATIONS


### APPLYING SERIAL SHADOW REGISTER (SSR) DIAGNOSTICS IN BIPOLAR MICROCOMPUTERS

#### DIAGNOSTICS

A diagnostics capability provides the necessary functionality as well as a systematic method for detecting and pin-pointing hardware related failures in a system. This capability must be able to both observe intermediate test points and control intermediate signals – address, data, control, and status – to exercise all portions of the system under test. These two capabilities, observability and controllability, provide the ability to establish a desired set of input conditions and state register values, sample the necessary outputs and determine whether the system is functioning correctly.

#### TESTING COMBINATIONAL AND SEQUENTIAL NETWORKS

The problem of testing a combinational logic network is well understood. Sets of input signals (test vectors) are applied to the network and the network outputs are compared to the set of computed outputs (result vectors). In some cases sets of test vectors and result vectors can be generated in a computer-aided environment, minimizing engineering effort. Additionally, fault coverage analysis can be automated to provide a measure of how efficient a set of test vectors is at pin-pointing hardware failures. For example, a popular measure of fault coverage computes the percentage of stuck-at-ones (nodes with outputs always HIGH) and stuck-at-zeros (nodes with outputs always LOW) a given set of test vectors will discover.



AF000181


Figure 1.

A sequential network (Figure 1) is much more difficult to test systematically. The outputs of a sequential network depend not only on the present inputs but also on the internal state of the network. Initializing the internal state register to the value necessary to test a given set of inputs is difficult at best and not easily automated. Additionally, observing the internal state of a sequential network can be very difficult and time consuming if the state information is not directly available. For example, consider the problem of determining the value of an internal 16-bit counter if only a carry-out signal is available.

The counter must be clocked until it reaches the carry-out state and the starting value computed. Up to 65,535 clock cycles may be necessary! An easier method must exist. Serial Shadow Register diagnostics provides this method.

#### SERIAL SHADOW REGISTER DIAGNOSTICS

Serial Shadow Register diagnostics provides sufficient observability and controllability to turn any sequential network into a combinational network. This is accomplished by providing the means to both initialize (control) and sample (observe) the state elements of a sequential network. Figure 2 shows the method by which Serial Shadow Register diagnostics accomplishes these two functions.



AF000191

Figure 2.

Serial Shadow Register diagnostics utilizes an extra multiplexer on the input of each state register and a duplicate or shadow of each state flip/flop in an additional register. The shadow register can be loaded serially via the serial data input (thus the name Serial Shadow Register diagnostics) for controllability. Once the desired state information is loaded into the serial register it can be transferred into the internal state register by selecting the multiplexer and clocking the state register with PK. This allows any internal state to be set to a desired state in a simple, quick, and systematic manner.

Internal state information can be sampled by loading the serial register from the state register outputs. This state information can then be shifted out via the serial data output to provide observability. Notice that the serial data inputs and outputs can be cascaded to make long chains of state information available on a minimum number of connections.

In effect, Serial Shadow Register diagnostics breaks the normal feedback path of the sequential network and establishes a logical path with which inputs can be defined and outputs sampled. This means that those techniques which have been developed to test combinational networks can be applied to any sequential network in which Serial Shadow Register diagnostics is utilized.

## ABSOLUTE MAXIMUM RATINGS

Storage Temperature .....	-65 to +150°C
Ambient Temperature with Power Applied .....	-55 to +125°C
Supply Voltage .....	-0.5 V to +7.0 V
DC Voltage Applied to Outputs (Except During Programming) .....	-0.5 to V <sub>CC</sub> Max.
DC Voltage Applied to Outputs During Programming .....	21 V
Output Current into Outputs During Programming (Max. Duration of 1 sec.) .....	250 mA
DC Input Voltage .....	-0.5 V to +5.5 V

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

## OPERATING RANGES

Commercial (C) Devices	Temperature, T <sub>A</sub> .....	0 to +75°C
	Supply Voltage .....	+4.75 V to +5.25 V
Military (M) Devices	Temperature, T <sub>C</sub> .....	-55 to +125°C
	Supply Voltage .....	+4.5 V to +5.5 V

Operating ranges define those limits between which the functionality and parameters of the device are guaranteed.

Military product 100% tested at -55°C, 25°C and 125°C

## DC CHARACTERISTICS over operating range unless otherwise specified\*

Parameter Symbol	Parameter Description	Test Conditions	Min.	Max.	Units	
V <sub>IH</sub>	Input Voltage HIGH	Guarantee Input HIGH Voltage (Note 1)	2.0		Volts	
V <sub>IL</sub>	Input Voltage LOW	Guarantee Input LOW Voltage (Note 1)		0.8	Volts	
V <sub>I</sub>	Input Clamp Voltage	V <sub>CC</sub> = Min., I <sub>IN</sub> = -18 mA		-1.2	Volts	
V <sub>OH</sub>	Output Voltage (HIGH)	V <sub>CC</sub> = Min. V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	2.4		Volts	
		I <sub>OH</sub> (DQ <sub>0</sub> - DQ <sub>3</sub> ) = -2 mA I <sub>OH</sub> (SQ) = -0.5 mA				
V <sub>OL</sub>	Output Voltage (LOW)	V <sub>CC</sub> = Min. V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>		0.5	Volts	
		COM'L I <sub>OL</sub> (DQ <sub>0</sub> - DQ <sub>3</sub> ) = 24 mA				
		MIL I <sub>OL</sub> (DQ <sub>0</sub> - DQ <sub>3</sub> ) = 18 mA I <sub>OL</sub> (SQ) = 4 mA				
I <sub>IH</sub>	Input Current (HIGH)	V <sub>CC</sub> = Max.		25	μA	
				40		
I <sub>IL</sub>	Input Current (LOW)	V <sub>CC</sub> = Max., V <sub>IN</sub> = 0.40 V		-250	μA	
I <sub>SC</sub>	Output Short Circuit Current	V <sub>CC</sub> = Max. V <sub>OUT</sub> = 0 V (Note 2)	DQ <sub>0</sub> - DQ <sub>3</sub>	-20	-90	mA
			SQ	-10	-85	
I <sub>CEX</sub>	Output Leakage Current	V <sub>CC</sub> = Max. V <sub>S/GS</sub> = 2.4 V (Note 3)	V <sub>OUT</sub> = V <sub>CC</sub>		50	mA
			V <sub>OUT</sub> = 0.4 V		-150	
I <sub>CC</sub>	Power Supply Current	V <sub>CC</sub> = Max., All Inputs = 0.0 V (Note 4)	COM'L	T <sub>A</sub> = 0°C	185	mA
				T <sub>A</sub> = 25°C	175	
				T <sub>A</sub> = 75°C	165	
			MIL	T <sub>C</sub> = -55°C	195	
				T <sub>C</sub> = 25°C	180	
				T <sub>C</sub> = 125°C	155	

- Notes: 1. These are absolute voltages with respect to device ground pin and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment (see Notes on Testing).  
 2. Only one output should be shorted at a time. Duration of the short circuit should not be more than one second.  
 3. For devices using the synchronous enable, the device must be clocked after applying these voltages to perform this measurement.  
 4. I<sub>CC</sub> limits at temperature extremes are guaranteed by correlation to 25°C test limits.

## CAPACITANCE

Parameter Symbol	Parameter Description	Test Conditions	Typ.	Units
C <sub>IN</sub>	Input Capacitance	V <sub>CC</sub> = 5.0 V, T <sub>A</sub> = 25°C V <sub>IN</sub> /V <sub>OUT</sub> = 20 V @ f = 1 MHz	5	pF
C <sub>OUT</sub>	Output Capacitance		12	

Note: These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

\*See last page of this spec for Group A Subgroup Testing information.

**SWITCHING CHARACTERISTICS** over operating range unless otherwise specified (See Note 1)\*

No.	Parameter Symbol	Parameter Description	"A" Versions				Standard Versions				Units
			COM'L		MIL		COM'L		MIL		
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
1	TAVPKH	Address to PK HIGH Setup Time	27		30		35		40		ns
2	TPKHAX	Address to PK HIGH Hold Time	0		0		0		0		ns
3	TPKHDQV1	Delay from PK HIGH to Output Valid, for initially active outputs (HIGH or LOW) (Note 7)	4	12	4	17	4	15	4	20	ns
4	TPKHPKL TPKLPKH	PK Pulse Width (HIGH or LOW)	15		20		20		20		ns
5	TGLDQV	Asynchronous Output Enable LOW to Output Valid (HIGH or LOW) (See Note 3)		22		25		25		30	ns
6	TGHDQZ	Asynchronous Output Enable HIGH to Output High Z (See Note 3)		17		22		20		25	ns
7	TGSVPKH	$\overline{GS}$ to PK HIGH Setup Time (See Note 4)	12		12		15		15		ns
8	TPKHGSX	$\overline{GS}$ to PK HIGH Hold Time (See Note 4)	0		0		0		0		ns
9	TPKHDQV2	Delay from PK HIGH to Output Valid, for initially High Z outputs (See Note 4)		17		22		20		25	ns
10	TPKHDQZ	Delay from PK HIGH to Output High Z (See Notes 2 & 4)		17		22		20		25	ns
11	TILDQV	Delay from $\overline{I}$ LOW to Output Valid (HIGH or LOW) (See Note 5)		25		30		30		35	ns
12	TIHPKH	Asynchronous $\overline{I}$ Recovery to PK (HIGH) (See Note 5)	20		25		25		30		ns
13	TILIH	Asynchronous $\overline{I}$ Pulse Width (LOW) (See Note 5)	20		20		25		25		ns
14	TISVPKH	$\overline{IS}$ to PK HIGH Setup Time (See Note 6)	20		25		20		25		ns
15	TPKHISX	$\overline{IS}$ to PK HIGH Setup Time (See Note 6)	5		5		5		5		ns

- Notes: 1. Tests are performed with input transition time of 5 ns or less, timing reference levels of 1.5 V, and input pulse levels of 0 to 3.0 V, using test loads in A & B.  
 2. TGHDQZ and TPKHDQZ are measured to Steady State HIGH -0.5 V and Steady State LOW +0.5 V output levels, using the test load in C.  
 3. Applies only if the architecture is configured for Asynchronous Enable.  
 4. Applies only if the architecture word has been programmed for a Synchronous Enable input.  
 5. Applies only if the architecture word has been programmed for a Synchronous Initialize input.  
 6. Applies only if the architecture word has been programmed for a Synchronous Initialize input.  
 7. Minimum Delay times are guaranteed by design and supported by characterization data.


**DIAGNOSTIC MODE SWITCHING CHARACTERISTICS** over operating range unless otherwise specified (See Note 1)\*

No.	Parameter Symbol	Parameter Description	COM'L		MIL		Units
			Min.	Max.	Min.	Max.	
16	TSVDKX	Serial Data In to DK HIGH Setup Time	25		30		ns
17	TDKHSX	Serial Data In to DK HIGH Hold Time	0		0		
18	TMVPKH	Mode to PK HIGH Setup Time	35		40		
19	TPKHMV	Mode to PK HIGH Hold Time	0		0		
20	TMVDKX	Mode to DK HIGH Setup Time	35		40		
21	TDKHMV	Mode to DK HIGH Hold Time	0		0		
22	TDQVDKX	Output Data In to DK HIGH Setup Time	25		30		
23	TDKHDQX	Output Data In to DK HIGH Hold Time	0		0		
24	TDKHSQV	Delay from DK HIGH to Serial Data Output (Shifting)			30	35	
25	TSDVSQV	Delay from SD Valid to SQ Valid (Mode Input HIGH)			25	30	
26	TDKHDKL TDKLDKH	DK Pulse Width (HIGH or LOW)	25		25		
27	TMHSQV TMLSQV	Delay from Mode (HIGH or LOW) to SQ Valid			25	30	

See also A-C TEST LOADS.  
 \*See last page of this spec for Group A Subgroup Testing information.




## SWITCHING WAVEFORMS




WF020770

**Timing Set 1 - Using Asynchronous Enable**



WF020780

**Timing Set 2 - Using Synchronous Enable**




WF020790

**Timing Set 3 - Using Asynchronous Initialize**




### SWITCHING WAVEFORMS (Cont.)



WF020800

Timing Set 4 - Using Synchronous Initialize


2



WF020810

Timing Set 5 - Diagnostic Test Mode (System Control)






### SWITCHING WAVEFORMS (Cont.)



WF020820

**Timing Set 6 - Diagnostic Test Mode (System Observation)**

## KEY TO SWITCHING WAVEFORMS


WAVEFORM	INPUTS	OUTPUTS
	MUST BE STEADY	WILL BE STEADY
	MAY CHANGE FROM H TO L	WILL BE CHANGING FROM H TO L
	MAY CHANGE FROM L TO H	WILL BE CHANGING FROM L TO H
	DON'T CARE; ANY CHANGE PERMITTED	CHANGING; STATE UNKNOWN
	DOES NOT APPLY	CENTER LINE IS HIGH IMPEDANCE "OFF" STATE

KS000010

2


## A-C TEST LOADS

### A. Output Load for DQ<sub>0</sub> - DQ<sub>3</sub>




TC003442

### B. Output Load for SQ



TC002951

### C. Output Load for TGHDQZ and TPKHDQZ on Outputs DQ<sub>0</sub> - DQ<sub>3</sub>



TC003452

Notes: 1. All devices test loads should be located within 2" of device output pin.

2. S<sub>1</sub> is open for Output Data HIGH to Hi-Z and Hi-Z to Output Data HIGH tests. S<sub>1</sub> is closed for all other AC tests.

3. Load capacitance includes all stray and fixture capacitance.

## NOTES ON TESTING

Incoming test procedures on these devices should be carefully planned, taking into account the high performance and output drive capabilities of the parts. The following notes may be useful.

1. Ensure that adequate decoupling capacitance is employed across the device V<sub>CC</sub> and ground terminals. Multiple capacitors are recommended, including a 0.1μFarad or larger capacitor and a 0.01μFarad or smaller capacitor placed as close to the device terminals as possible. Inadequate decoupling may result in large variations of

power supply voltage, creating erroneous function or transient performance failures.

2. Do not leave any inputs disconnected (floating) during any tests.

3. Do not attempt to perform threshold tests under AC conditions. Large amplitude, fast ground current transients normally occur as the device outputs discharge the load capacitances. These transients flowing through the parasitic inductance between the device ground pin and the test system ground can create significant reductions in observable input noise immunity.

## GROUP A SUBGROUP TESTING

### DC CHARACTERISTICS

Parameter Symbol	Subgroups
V <sub>IH</sub>	1, 2, 3
V <sub>IL</sub>	1, 2, 3
V <sub>OH</sub>	1, 2, 3
V <sub>OL</sub>	1, 2, 3
I <sub>IH</sub>	1, 2, 3
I <sub>IL</sub>	1, 2, 3
I <sub>SC</sub>	1, 2, 3
I <sub>CEX</sub>	1, 2, 3
I <sub>CC</sub>	1, 2, 3

### SWITCHING CHARACTERISTICS

No.	Parameter Symbol	Subgroups	No.	Parameter Symbol	Subgroups
1	TAVPKH	9, 10, 11	16	TSDVDKH	9, 10, 11
2	TPKHAX	9, 10, 11	17	TDKHS DX	9, 10, 11
3	TPKHDQV1	9, 10, 11	18	TMVPKH	9, 10, 11
4	TPKH PKL	9, 10, 11	19	TPKHM X	9, 10, 11
4	TPKL PKH	9, 10, 11	20	TMVDKH	9, 10, 11
5	TGLDQV	9, 10, 11	21	TDKHM X	9, 10, 11
6	TGHDQZ	9, 10, 11	22	TDQVDKH	9, 10, 11
7	TGSV PKH	9, 10, 11	23	TDKHDQX	9, 10, 11
8	TPKHGSX	9, 10, 11	24	TDKHSQV	9, 10, 11
9	TPKHDQV2	9, 10, 11	25	TSDVSQV	9, 10, 11
10	TILDQV	9, 10, 11	26	TDKHDKL	9, 10, 11
11	TILDQV	9, 10, 11	26	TDKLDKH	9, 10, 11
12	TIHPKH	9, 10, 11	27	TMHSQV	9, 10, 11
13	TILIH	9, 10, 11	27	TMLSQV	9, 10, 11
14	TISV PKH	9, 10, 11		Functional Tests	7, 8
15	TPKHISX	9, 10, 11			

### MILITARY BURN-IN

Military burn-in is in accordance with the current revision of MIL-STD-883, Test Method 1015, Conditions A through E. Test conditions are selected at AMD's option.

# Am27S95

32,768 Bit (8192 x 4) Bipolar Registered PROM  
with SSR™ Diagnostics Capability  
ADVANCE INFORMATION

Am27S95

2

## DISTINCTIVE CHARACTERISTICS


- On-chip diagnostic shift register for serial observability and controllability of the output register
- User-programmable Enable Pin for Asynchronous or Synchronous Enable operation
- User-programmable Initialization Pin for Asynchronous or Synchronous Initialize operation
- Slim, 28-pin, 400-mil lateral center package permits a reduction in board space over standard discrete PROM and registers
- Consumes approximately 1/2 the power of separate PROM/register combination for improved system reliability
- Platinum-Silicide fuses guarantee high reliability, fast programming and exceptionally high programming yields (typ. > 98%)
- Increased drive capability, 24 mA I<sub>OL</sub>

## GENERAL DESCRIPTION

This device contains a 4-bit parallel data register in the array-to-output path intended for normal registered data operations. In parallel with the output data registers is another 4-bit register with shifting capability, called a shadow register. As the name implies, the shadow register is intended to operate in the background of the normal output data register. This shadow register can be used in a systematic way to control and observe the output data register to exercise desired system functions during a diagnostic test mode.

To offer the system designer maximum flexibility, this device contains user-programmable architecture for Enable and Initialize. The unprogrammed state of these pins operates as Asynchronous inputs ( $\bar{G}$  and  $\bar{I}$ ), respectively. An architecture word permits the programming of the functionality of these pins to Synchronous Enable ( $\bar{G}\bar{S}$ ) and Synchronous Initialize ( $\bar{I}\bar{S}$ ). Two non-programmable Asynchronous Enables ( $\bar{G}_1$  and  $\bar{G}_2$ ) are also provided.

## BLOCK DIAGRAM




BD006520

Publication # Rev. Amendment  
08129 A /0  
Issue Date: May 1986

## PRODUCT SELECTOR GUIDE


Part Number	27S95A	27S95
<b>Address Set-up Time</b>	25 ns	30 ns
<b>Clock-to-Output Delay</b>	10 ns	13 ns
<b>Operating Range</b>	C	M

### CONNECTION DIAGRAM Top View



Note: Pin 1 is marked for orientation.

### LOGIC SYMBOL




LS002490

## ORDERING INFORMATION (Cont'd.)

### Standard Products

AMD products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:

- A. Device Number**
- B. Speed Option** (if applicable)
- C. Package Type**
- D. Temperature Range**
- E. Optional Processing**



#### Valid Combinations

Valid Combinations	
AM27S95	PC, PCB,
AM27S95A	DC, DCB

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released valid combinations, and to obtain additional data on AMD's standard military grade products.

\*Preliminary. Subject to change.


2

# ORDERING INFORMATION

## APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. The order number (Valid Combination) for APL products is formed by a combination of:

- A. Device Number**
- B. Speed Option** (if applicable)
- C. Device Class**
- D. Package Type**
- E. Lead Finish**



Valid Combinations	
AM27S95	/BXA
AM27S95A	

### Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

\*Preliminary. Subject to Change.



## PIN DESCRIPTION

### **IA<sub>0</sub> - A<sub>12</sub> Address Inputs (Inputs)**

The 13-bit field presented at the address inputs selects one of 8192 memory locations to be read from.

### **PK Pipeline Clock (Input)**

The pipeline clock is used to load data into the parallel registers. The data source may be the memory array, the shadow register, or the initialize word if programmed for synchronous initialize architecture. Transfer occurs on the LOW-to-HIGH transition of PK.

### **DQ<sub>0</sub> - DQ<sub>3</sub> Data I/O Port (Outputs)**

Parallel data output from the pipeline register or parallel data input to the shadow register.

### **M Mode (Input)**

Control input which controls the source data for both sets of registers, MODE input is LOW in the normal mode of operation. The PROM Array is the input source for the output data registers. The shadow register is in the shift mode (SD → S<sub>0</sub> → S<sub>1</sub> → S<sub>2</sub> → S<sub>3</sub>/SQ). MODE input HIGH allows transfer of data for diagnostic testing. Shadow register data may be loaded into the output registers or output data bus information may be loaded into the shadow register.

### **DK Diagnostic Clock (Input)**

The Diagnostic clock is used to load or shift the data into the shadow register. Transfer occurs on the LOW-to-HIGH transition of DK.

### **SQ Serial Data Input (Input)**

This pin performs two functions depending on the state of the MODE input. If M is LOW, the SD pin is the data transfer pin for serial data (SD → S<sub>0</sub>). If the M input is HIGH, the SD pin operates as a control pin where SD asserted LOW permits output data to be loaded into the shadow register on the next LOW-to-HIGH transition of DK. SD asserted HIGH represents a NO-OP function on this device.

### **SQ Serial Data Output**

This pin operates as a transfer pin for serial data. When M input is LOW, SQ = S<sub>3</sub>. When M is HIGH and SD operates

as a control pin, the SQ pin operates as a pass through of SD control. SQ is an active totem-pole output.

### **G<sub>1</sub>, G<sub>2</sub> Asynchronous Output Enable**

Provides direct control of the DQ output three-state drivers independent of PK.

This device contains a two bit architecture word which, according to programming, will provide the following functions:

### **VCC Device Power Supply Pin**

The most positive of the logic power supply pins.

### **GND Device Power Supply Pin**

The most negative of the logic power supply pins.

### **G/GS Asynchronous/Synchronous Output Enable**

With the architecture word unprogrammed this pin operates as an Asynchronous Output Enable ( $\bar{G}$ ) and provides direct control of the DQ output three-state drivers independent of PK. With proper programming of the architecture word this pin will function as a Synchronous Output Enable ( $\bar{GS}$ ) which will control the state of the DQ output three-state drivers in conjunction with PK. This is useful where more than one registered PROM is bussed together for word depth expansion. In this case, the enable becomes the most significant address bit and, as such must be synchronized with the data.

### **I/ $\bar{I}$ Asynchronous/Synchronous Initialize**

With the architecture word unprogrammed this pin functions as an Asynchronous Initialize ( $\bar{I}$ ) which is a control pin used to initialize the output data registers from a programmable word independent of PK. This can be used to generate any arbitrary microinstruction for system interrupt or reset. When the architecture word is properly programmed this pin will function as a Synchronous Initialize ( $\bar{I}$ ) which will initialize the output data registers from a programmable word in conjunction with PK. This can be used for a system interrupt or reset which must be synchronized with PK.

## MODE SELECT TABLE

Data transfers into the shadow register occur on the LOW-to-HIGH transition of DK. M (MODE) and SD determine what data source will be loaded. The pipeline register is loaded on the LOW-to-HIGH transition of PK. M (MODE) selects whether the data source is the PROM Array or the shadow register output.

Because of the independence of the clock inputs, data can be shifted in the shadow register via DK and loaded into the pipeline register from the data input via PK as long as no set up or hold times are violated.

Inputs					Outputs			Operation
SD	M	DK	PK	$\bar{IS}^*$	SQ	Shadow Register	Pipeline Register	
X	L	↑	-	X	S <sub>3</sub>	S <sub>n</sub> -S <sub>n-1</sub> S <sub>0</sub> -SD	NA	Serial Shift; SD → S <sub>0</sub> → S <sub>1</sub> → S <sub>2</sub> → S <sub>3</sub> /SQ
X	L	-	↑	H	S <sub>3</sub>	NA	Q <sub>n</sub> -ARRAY DATA	Normal Load Pipeline Register from PROM
X	L	-	↑	L	S <sub>3</sub>	NA	Q <sub>n</sub> -INIT DATA	Synchronous Initialize Pipeline Register*
L	H	↑	-	X	SD	S <sub>n</sub> -Q <sub>n</sub>	NA	Load Shadow Register from Outputs (DQ <sub>0</sub> -DQ <sub>3</sub> )
X	H	-	↑	X	SD	NA	Q <sub>n</sub> -S <sub>n</sub>	Load Pipeline Register from Shadow Register
H	H	↑	-	X	SD	Hold	NA	No-Op; Hold Shadow Register

### FUNCTION TABLE DEFINITIONS

#### INPUTS

H = HIGH  
 L = LOW  
 X = Don't Care  
 - = Steady State LOW or HIGH or HIGH-to-LOW  
 clock transition  
 ↑ = LOW-to-HIGH clock transition

#### OUTPUTS

SQ = Serial Data Output  
 S<sub>3</sub>-S<sub>0</sub> = Shadow Register Outputs (internal to devices)  
 Q<sub>3</sub>-Q<sub>0</sub> = Pipeline Register Outputs  
 NA = NOT applicable: Output is not a function of the specified input combinations

\*Applies only if the architecture word has been programmed for Synchronous Initialize operation.

## APPLICATIONS


### APPLYING SERIAL SHADOW REGISTER (SSR) DIAGNOSTICS IN BIPOLAR MICROCOMPUTERS

#### DIAGNOSTICS

A diagnostics capability provides the necessary functionality as well as a systematic method for detecting and pin-pointing hardware related failures in a system. This capability must be able to both *observe* intermediate test points and *control* intermediate signals — address, data, control, and status — to exercise all portions of the system under test. These two capabilities, observability and controllability, provide the ability to establish a desired set of input conditions and state register values, sample the necessary outputs and determine whether the system is functioning correctly.

#### TESTING COMBINATIONAL AND SEQUENTIAL NETWORKS

The problem of testing a combinational logic network is well understood. Sets of input signals (test vectors) are applied to the network and the network outputs are compared to the set of computed outputs (result vectors). In some cases sets of test vectors and result vectors can be generated in a computer-aided environment, minimizing engineering effort. Additionally, fault coverage analysis can be automated to provide a measure of how efficient a set of test vectors is at pin-pointing hardware failures. For example, a popular measure of fault coverage computes the percentage of stuck-at-ones (nodes with outputs always HIGH) and stuck-at-zeros (nodes with outputs always LOW) a given set of test vectors will discover.



AF000181


Figure 1.

A sequential network (Figure 1) is much more difficult to test systematically. The outputs of a sequential network depend not only on the present inputs but also on the internal state of the network. Initializing the internal state register to the value necessary to test a given set of inputs is difficult at best and not easily automated. Additionally, observing the internal state of a sequential network can be very difficult and time consuming if the state information is not directly available. For example, consider the problem of determining the value of an internal 16-bit counter if only a carry-out signal is available. The counter must be clocked until it reaches the carry-out state and the starting value computed. Up to 65,535 clock

cycles may be necessary! An easier method must exist. Serial Shadow Register diagnostics provides this method.

#### SERIAL SHADOW REGISTER DIAGNOSTICS

Serial Shadow Register diagnostics provides sufficient observability and controllability to turn any sequential network into a combinational network. This is accomplished by providing the means to both initialize (control) and sample (observe) the state elements of a sequential network. Figure 2 shows the method by which Serial Shadow Register diagnostics accomplishes these two functions.



AF000191

Figure 2.

Serial Shadow Register diagnostics utilizes an extra multiplexer on the input of each state register and a duplicate or shadow of each state flip/flop in an additional register. The shadow register can be loaded serially via the serial data input (thus the name Serial Shadow Register diagnostics) for controllability. Once the desired state information is loaded into the serial register it can be transferred into the internal state register by selecting the multiplexer and clocking the state register with PK. This allows any internal state to be set to a desired state in a simple, quick, and systematic manner.

Internal state information can be sampled by loading the serial register from the state register outputs. This state information can then be shifted out via the serial data output to provide observability. Notice that the serial data inputs and outputs can be cascaded to make long chains of state information available on a minimum number of connections.

In effect, Serial Shadow Register diagnostics breaks the normal feedback path of the sequential network and establishes a logical path with which inputs can be defined and outputs sampled. This means that those techniques which have been developed to test combinational networks can be applied to any sequential network in which Serial Shadow Register diagnostics is utilized.

When normal pipeline registers are replaced by SSR diagnostics pipeline registers, system debug and diagnostics are easily implemented. State information which was inaccessible is now both observable and controllable.

## ABSOLUTE MAXIMUM RATINGS

Storage Temperature .....	-65 to +150°C
Ambient Temperature with Power Voltage .....	-55 to +125°C
Supply Voltage .....	-0.5 V to 7.0 V
DC Voltage Applied to Outputs (Except During Programming) .....	0.5 to V <sub>CC</sub> Max.
DC Voltage Applied to Outputs During Programming .....	21 V
Output Current into Outputs During Programming (Max. Duration of 1 sec.) .....	250 mA
DC Input Voltage .....	0.5 V to +5.5 V

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

## OPERATING RANGES

Commercial (C) Devices	Temperatures, T <sub>A</sub> .....	0 to +75°C
	Supply Voltage .....	+4.75 V to +5.25 V
Military (M) Devices	Temperatures, T <sub>C</sub> .....	-55 to +125°C
	Supply Voltage .....	+4.5 V to +5.5 V

Operating ranges define those limits between which the functionality and parameters of the device are guaranteed.

## DC CHARACTERISTICS over operating range unless otherwise specified

Parameter Symbol	Parameter Description	Test Conditions	Min.	Max.	Units	
V <sub>IH</sub>	Input Level (HIGH)	Guaranteed Input HIGH Voltage (See Note 1)	2.0		Volts	
V <sub>IL</sub>	Input Level (LOW)	Guaranteed Input LOW Voltage (See Note 2)		0.8	Volts	
V <sub>I</sub>	Input Clamp Voltage	V <sub>CC</sub> = Min., I <sub>IN</sub> = -18 mA		-1.2	Volts	
V <sub>OH</sub>	Output Voltage (HIGH)	V <sub>CC</sub> = Min. V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	2.4		Volts	
		I <sub>OH</sub> (DQ <sub>0</sub> - DQ <sub>3</sub> ) = -2 mA I <sub>OH</sub> (SQ) = -0.5 mA				
V <sub>OL</sub>	Output Voltage (LOW)	V <sub>CC</sub> = Min. V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>		0.5	Volts	
I <sub>IH</sub>	Input Current (HIGH)	V <sub>CC</sub> = Max. V <sub>IN</sub> = 2.7 V		25	μA	
		V <sub>IN</sub> = 5.5 V		40		
I <sub>IL</sub>	Input Current (LOW)	V <sub>CC</sub> = Max., V <sub>IN</sub> = 0.4 V		-250	μA	
I <sub>SC</sub>	Output Short Circuit Current	V <sub>CC</sub> = Max. V <sub>OUT</sub> = 0 V (Note 2)	DQ <sub>0</sub> - DQ <sub>3</sub>	-20	-90	mA
			SQ	-10	-85	
I <sub>CEX</sub>	Output Leakage Current	V <sub>CC</sub> = Max. V <sub>S</sub> = 2.4 V	V <sub>OUT</sub> = V <sub>CC</sub>		50	μA
			V <sub>OUT</sub> = 0.4 V		-150	mA
I <sub>CC</sub>	Power Supply Current	V <sub>CC</sub> = Max., All Inputs = 0 V (Note 3)	COM'L	T <sub>A</sub> = 75°C	165	mA
				T <sub>A</sub> = 25°C	175	
				T <sub>A</sub> = 0°C	185	
			MIL	T <sub>C</sub> = 125°C	155	mA
				T <sub>C</sub> = 25°C	180	
			T <sub>C</sub> = -55°C	195		

- Notes: 1. There are absolute voltages with respect to the device ground pin and include all overshoots due to system and/or tester noise. **Do Not** attempt to test these values without suitable equipment and fixturing (See Notes on Testing).  
 2. Not more than one output should be shorted at a time. Duration of the short circuit should not be more than one second.  
 3. I<sub>CC</sub> limits at temperature extremes are guaranteed by correlation to 25°C test limits.

## CAPACITANCE

Parameter Symbol	Parameter Description	Test Conditions	Typ.	Units
C <sub>IN</sub>	Input Capacitance	V <sub>CC</sub> = 5.0 V, T <sub>A</sub> = 25°C	5	pF
C <sub>OUT</sub>	Output Capacitance	V <sub>IN</sub> /V <sub>OUT</sub> = 2.0 V@ f = 1 MHz	12	

Note: These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

**SWITCHING CHARACTERISTICS** over operating range unless otherwise specified (See Note 1)

No.	Parameter Symbol	Parameter Description	"A" Versions				Standard Versions				Units
			COM'L		MIL		COM'L		MIL		
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
1	TAVPKH	Address to PK (HIGH) Setup Time	25		30		35		40		ns
2	TPKHAX	Address to PK (HIGH) Hold Time	0		0		0		0		ns
3	TPKHDQV1	Delay from PK HIGH to Output Valid, for initially active outputs (HIGH or LOW) (Note 7)	4	10	4	13	4	13	4	15	ns
4	TPKHPKL TPKLPKH	PK Pulse Width (HIGH or LOW)	15		20		20		20		ns
5	TGLDQV	Asynchronous Output Enable LOW to Output Valid (HIGH or LOW) (See Note 3)		22		25		25		30	
6	TGHDQZ	Asynchronous Output Enable HIGH to Output HIGH-Z (See Notes 2 & 3)		17		22		20		25	
7	TGSVPKH	$\overline{GS}$ to PK HIGH Setup Time (See Note 4)	12		12		15		15		ns
8	TPKHGSX	$\overline{GS}$ to PK HIGH Hold Time (See Note 4)	0		0		0		0		ns
9	TPKHDQV2	Delay from PK HIGH to Output Valid, for initially High-Z outputs (See Note 4)		17		22		20		25	ns
10	TPKHDQZ	Delay from PK HIGH to Output High-Z (See Notes 2 & 4)		17		22		20		25	ns
11	TILDQV	Delay from $\overline{I}$ LOW to Output Valid (HIGH or LOW) (See Note 5)		25		30		30		35	ns
12	TIHPKH	Asynchronous $\overline{I}$ Recovery to PK (HIGH) (See Note 5)	20		25		25		30		ns
13	TILIH	Asynchronous $\overline{I}$ Pulse Width (LOW) (See Note 5)	20		20		25		25		ns
14	TISVPKH	$\overline{IS}$ to PK HIGH Setup Time (See Note 6)	20		25		20		25		ns
15	TPKHISX	$\overline{IS}$ to PK HIGH Hold Time (See Note 6)	5		5		5		5		ns

- Notes: 1. Tests are performed with input transition time of 5 ns or less, timing reference levels of 1.5 V, and input pulse levels of 0 to 3.0 V, using test loads in A, B, & C.  
 2. TGHDQZ and TPKHDQZ are measured to Steady State HIGH - 0.5 V and Steady State LOW + 0.5 V output levels using the test load in C.  
 3. Applies only if the architecture is configured for Asynchronous Enable.  
 4. Applies only if the architecture word has been programmed for a Synchronous Enable input.  
 5. Applies only if the architecture word has been programmed for a Synchronous Initialize input.  
 6. Applies only if the architecture word has been programmed for a Synchronous Initialize input.  
 7. Minimum Delay times are guaranteed by design and supported by characterization data.

**DIAGNOSTIC MODE SWITCHING CHARACTERISTICS** over operating range unless other specified


(See Note 1)

No.	Parameter Symbol	Parameter Description	COM'L		MIL		Units
			Min.	Max.	Min.	Max.	
16	TSDVDKH	Serial Data In to DK HIGH Setup Time	25		30		ns
17	TDKHS DX	Serial Data In to DK HIGH Hold Time	0		0		
18	TMV PKH	Mode to PK HIGH Setup Time	35		40		
19	TPKHMX	Mode to PK HIGH Hold Time	0		0		
20	TMVDKH	Mode to DK HIGH Setup Time	35		40		
21	TDKHMX	Mode to DK HIGH Hold Time	0		0		
22	TDQVDKH	Output Data In to DK HIGH Setup Time	25		30		
23	TDKHDX	Output Data In to DK HIGH Hold Time	0		0		
24	TDKHSQV	Delay from DK HIGH to Serial Data Output (Shifting)		30		35	
25	TSDVSQV	Delay from SD Valid to SQ Valid (Mode Input HIGH)		25		30	
26	TDKHDKL TDKLDKH	DK Pulse Width (HIGH or LOW)	25		25		
27	TMHSQV TMLSQV	Delay from Mode (HIGH or LOW) to SQ Valid		25		30	

See also A-C TEST LOADS


2

### SWITCHING WAVEFORMS (Cont'd.)




WF021900

Timing Set 1—Using Asynchronous Enable



WF021910


Time Set 2—Using Synchronous Enable



WF021920


Timing Set 3—Using Asynchronous Initialize

### SWITCHING WAVEFORMS (Cont'd.)



WF021930


Timing Set 4—Using Synchronous Initialize



WF021940

Timing Set 5—Diagnostic Test Mode (System Control)

# SWITCHING WAVEFORMS








WF021950

Timing Set 6—Diagnostic Test Mode (System Observation)






## KEY TO SWITCHING WAVEFORMS

WAVEFORM	INPUTS	OUTPUTS
	MUST BE STEADY	WILL BE STEADY
	MAY CHANGE FROM H TO L	WILL BE CHANGING FROM H TO L
	MAY CHANGE FROM L TO H	WILL BE CHANGING FROM L TO H
	DON'T CARE; ANY CHANGE PERMITTED	CHANGING; STATE UNKNOWN
	DOES NOT APPLY	CENTER LINE IS HIGH IMPEDANCE "OFF" STATE

KS000010

2

## A-C TEST LOADS



**A. Output load for all AC Tests for DQ<sub>0</sub> - DQ<sub>3</sub> except TGHQZ and TPKHQZ**

**B. Output load for SQ**

**C. Output load for TGHQZ and TPKHQZ on Outputs DQ<sub>0</sub> - DQ<sub>3</sub>**

- Notes: 1. All device test loads should be loaded within 2" of device output pin.  
 2. S<sub>1</sub> is open for Output Data HIGH to Hi-Z and Hi-Z to Output Data HIGH tests. S<sub>1</sub> is closed for all the AC tests.  
 3. Load capacitance includes all stray and fixture capacitance.

## NOTES ON TESTING

Incoming test procedures on these devices should be carefully planned, taking into account the high performance and output drive capabilities of the parts. The following notes may be useful:

1. Ensure that adequate decoupling capacitance is employed across the device V<sub>CC</sub> and ground terminals. Multiple capacitors are recommended, including a 0.1μFarad or larger capacitor and a 0.01μFarad or smaller capacitor placed as close to the device terminals as possible. Inadequate decoupling may result in large variations of

power supply voltage, creating erroneous function or transient performance failures.

2. Do not leave any inputs disconnected (floating) during any tests.
3. Do not attempt to perform threshold tests under AC conditions. Large amplitude, fast ground current transients normally occur as the device outputs discharge the load capacitances. These transients flowing through the parasitic inductance between the device ground pin and the test system ground can create significant reductions in observable input noise immunity.

## GROUP A SUBGROUP TESTING

### DC CHARACTERISTICS

Parameter Symbol	Subgroups
V <sub>IH</sub>	1, 2, 3
V <sub>IL</sub>	1, 2, 3
V <sub>OH</sub>	1, 2, 3
V <sub>OL</sub>	1, 2, 3
I <sub>IH</sub>	1, 2, 3
I <sub>IL</sub>	1, 2, 3
I <sub>SC</sub>	1, 2, 3
I <sub>CEX</sub>	1, 2, 3
I <sub>CC</sub>	1, 2, 3

### SWITCHING CHARACTERISTICS

No.	Parameter Symbol	Subgroups	No.	Parameter Symbol	Subgroups
1	TAVPKH	9, 10, 11	16	TSDVDKH	9, 10, 11
2	TPKHAX	9, 10, 11	17	TDKHSDX	9, 10, 11
4	TPKHPKL	9, 10, 11	18	TMVPKH	9, 10, 11
4	TPKLPKH	9, 10, 11	19	TPKHMX	9, 10, 11
5	TGLDQV	9, 10, 11	20	TMVDKH	9, 10, 11
6	TGHDQZ	9, 10, 11	21	TDKHMX	9, 10, 11
7	TGSVPKH	9, 10, 11	22	TDQVDKH	9, 10, 11
8	TPKHGSX	9, 10, 11	23	TDKHDQX	9, 10, 11
9	TPKHDQV2	9, 10, 11	24	TDKHSQV	9, 10, 11
10	TPKHDQZ	9, 10, 11	25	TSDVSQV	9, 10, 11
11	TILDQV	9, 10, 11	26	TDKHDKL	9, 10, 11
12	TIHPKH	9, 10, 11	26	TDKLDKH	9, 10, 11
13	TILIH	9, 10, 11	27	TMHSQV	9, 10, 11
14	TISVPKH	9, 10, 11	27	TMLSQV	9, 10, 11
15	TPKHISX	9, 10, 11		Functional Tests	7, 8

### MILITARY BURN-IN

Military burn-in is in accordance with the current revision of MIL-STD-883, Test Method 1015, Conditions A through E. Test conditions are selected at AMD's option.

**INTRODUCTION  
NUMERICAL DEVICE INDEX  
FUNCTIONAL INDEX AND SELECTION GUIDE**

**1**

**BIPOLAR PROGRAMMABLE  
READ ONLY MEMORY (PROM)**

**2**

**BIPOLAR RANDOM-ACCESS  
MEMORIES (RAM)**

**3**

**MOS RANDOM-ACCESS  
MEMORIES (RAM)**

**4**

**MOS ELECTRICALLY ERASABLE  
PROGRAMMABLE ROM (EEPROM)**

**5**

**MOS UV ERASABLE  
PROGRAMMABLE ROM (EPROM)**

**6**

**PACKAGING: THERMAL CHARACTERIZATION  
PACKAGE OUTLINES  
GENERAL INFORMATION  
SALES OFFICES**

**7**

# Bipolar Random-Access Memories (RAM) Index

Am100415	1024 x 1 IMOX™ II ECL Bipolar RAM .....	3-1
Am100470	4096 x 1 IMOX™ ECL Bipolar RAM .....	3-23
Am100474	1024 x 4 IMOX™ ECL Bipolar RAM .....	3-38
Am100480	16,384 x 1 IMOX™ ECL Bipolar RAM .....	3-49
Am10415	1024 x 1 IMOX™ ECL Bipolar RAM .....	3-7
Am10469/Am100469	512 x 9 ECL Tag Buffer .....	3-16
Am10470	4096 x 1 IMOX™ ECL Bipolar RAM .....	3-29
Am10474	1024 x 4 IMOX™ ECL Bipolar RAM .....	3-44
Am10480	16,384 x 1 IMOX™ ECL Bipolar RAM .....	3-54
Am21L50	512 x 9 TTL Low-Power Tag Buffer .....	3-59
Am2150	512 x 9 TTL Tag Buffer .....	3-62
Am27LS00/01 Series	256-Bit Low-Power Schottky Bipolar RAM .....	3-69
Am27LS02/27LS03	64-Bit Low-Power Inverting-Output Bipolar RAM .....	3-77
Am27LS06/27LS07	64-Bit Low-Power Noninverting-Output Bipolar RAM .....	3-93
Am27S02/27S03	64-Bit Inverting-Output Bipolar RAM .....	3-85
Am27S06/27S07	64-Bit Noninverting-Output Bipolar RAM .....	3-101
Am31L01/31L01A	64-Bit Low Power Write Transparent, Inverting Output, Bipolar RAM .....	3-109
Am3101/3101-1	64-Bit Write Transparent, Inverting Output, Bipolar RAM .....	3-117
Am93L412/93L422	256 x 4-Bit Low-Power TTL Bipolar IMOX™ RAM .....	3-125
Am93L415/Am93L425	1024 x 1 Bit TTL Bipolar IMOX™ RAM .....	3 1-43
Am93L469	512 x 9 TTL Low-Power Tag Buffer .....	3-158
Am93412/93422	256 x 4-Bit TTL Bipolar IMOX™ RAM .....	3-134
Am93415/Am93425	1024 x 1 Bit TTL Bipolar IMOX™ RAM .....	3-150
Am93469	512 x 9 TTL Tag Buffer .....	3-161

# Am100415

1024 x 1 IMOX™ II ECL Bipolar RAM

Am100415

## DISTINCTIVE CHARACTERISTICS

- Fast access time (8 ns typ.)—improves system cycle speeds
- Enhanced output voltage level compensation providing 6X (improvement in)  $V_{OL}$  and  $V_{OH}$  stability over supply and temperature ranges
- Internally voltage and temperature compensated providing flat AC performance
- Outputs preconditioned during write cycle eliminating write recovery glitch
- Emitter follower outputs—easy wire-ORing
- Power dissipation decreases with increasing temperature

## GENERAL DESCRIPTION

The Am100415 is a fully decoded 1024-bit ECL RAM organized 1024 words by one bit. Bit selection is achieved by means of a 10-bit address,  $A_0$  through  $A_9$ . Easy memory expansion is provided by an active-LOW chip select ( $\overline{CS}$ ) input and an unterminated OR-tieable emitter follower output.


An active-LOW write line ( $\overline{WE}$ ) controls the write/read operation of the memory. When the chip select and write lines are LOW, the data input ( $D_{IN}$ ) is written into the addressed memory word simultaneously preconditioning

the output so true data is present when the write cycle is complete. This preconditioning operation insures minimum write recovery times by eliminating the "write recovery glitch."

Reading is performed with the chip select line LOW and the write line HIGH. The information stored in the addressed word is read out on the noninverting output ( $D_{OUT}$ ).

During the writing operation or when the chip select line is HIGH, the output of the memory goes to a LOW state.

## BLOCK DIAGRAM



## MODE SELECT TABLE

Input		Output		Mode
$\overline{CS}$	$\overline{WE}$	$D_{IN}$	$D_{OUT}$	
H	X	X	L	Not Selected
L	L	L	L	Write "0"
L	L	H	L	Write "1"
L	H	X	$D_{OUT}$	Read

H = HIGH = -0.9 V  
L = LOW = -1.7 V  
X = Don't Care

BD000640



## PRODUCT SELECTOR GUIDE

### Highlights of Key Performance Parameters (Commercial)

Part Number	Am100415-10	Am100415A	Am100415
Address Access Time ( $t_{AA}$ )	10 ns	15 ns	20 ns
Write Pulse Width ( $t_w$ )	10 ns	10 ns	12 ns
Write Recovery ( $t_{WR}$ )	10 ns	12 ns	15 ns
Chip Select Access/Recovery ( $t_{ACS}/t_{RCS}$ )	8 ns	8 ns	8 ns
Write Disable ( $t_{WS}$ )	10 ns	10 ns	10 ns
Power Supply ( $I_{EE}$ )	150 mA	150 mA	150 mA


3

## CONNECTION DIAGRAMS Top View



Note: Pin 1 is marked for orientation.

## LOGIC SYMBOL



LS000241


VCC = Pin 16  
VEE = Pin 8

## ORDERING INFORMATION

### Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:

- A. Device Number**
- B. Speed Option** (if applicable)
- C. Package Type**
- D. Temperature Range**
- E. Optional Processing**



3

Valid Combinations	
AM100415-10	DC, DCB FC, FCB
AM100415A	
Am100415	

#### Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

## ABSOLUTE MAXIMUM RATINGS

Storage Temperature ..... -65 to +150°C  
 Case Temperature with  
 Power Applied ..... -55 to +125°C  
 VEE Pin Potential to  
 GND Pin ..... -7.0 V to +0.5 V  
 Input Voltage (DC) ..... VEE to +0.5 V  
 Output Current (DC Output HIGH) ..... -30 mA to +0.1 mA

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

## OPERATING RANGES

Commercial (C) Devices  
 Temperature ..... 0 to +85°C  
 Supply Voltage ..... -5.7 V to -4.2 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

## DC CHARACTERISTICS VEE = -4.5 V, VCC = GND (Note 2)

Parameter Symbol	Parameter Description	Test Conditions	B(Note 3)	Typ. (Note 1)	A (Note 3)	Units	
VOH	Output Voltage HIGH	VIN = VIH or VILB	Loading is 50 Ω to -2.0 V	-1025	-955	-880	mV
VOL	Output Voltage LOW			-1810	-1715	-1620	mV
VOHC	Output Voltage HIGH	VIN = VIH or VILA		-1035			mV
VOLC	Output Voltage LOW					-1610	mV
VIH	Input Voltage HIGH	Guaranteed Input Voltage HIGH for all inputs (Note 4)	-1165		-880	mV	
VIL	Input Voltage LOW	Guaranteed Input Voltage LOW for all inputs (Note 4)	-1810		-1475	mV	
IiH	Input Current HIGH	VIN = VIH			220	μA	
IiL	Input Current LOW Chip Select (CS) All Other Inputs	VIN = VILB	0.5 -50		170	μA	
IEE	Power Supply Current (Pin 8)	All Inputs and Outputs Open	-150	-105		mA	

Notes: 1. Typical values are at VEE = -4.5 V, T = 25°C and maximum loading.

2. Output load = 50 Ω and 30 pF to -2.0 V

T = TA = 0 to +85°C for Ceramic DIPs.

Guaranteed with transverse air flow exceeding 400 linear F.P.M. and 2-minute warm-up period. Approximate resistance values of the package are:

θJA (Junction to Ambient) = 90°C/Watt (still air)

θJA (Junction to Ambient) = 50°C/Watt (at 400 F.P.M. air flow)

T = TC = 0 to +85°C for Flatpacks and Leadless Chip Carriers

θJC (Junction to Case) = 25°C/Watt

3. Definition of symbols and terms used in this product specification: The relative values of the specified conditions and limits will be referenced to an algebraic scale. The extremities of the scale are: "A" the value closest to positive infinity, "B" the value closest to negative infinity.


4. These are absolute voltages with respect to device ground pin and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.




### SWITCHING TEST CIRCUIT

### SWITCHING TEST WAVEFORM

### KEY TO SWITCHING WAVEFORMS



TC000221



TW000310

WAVEFORM	INPUTS	OUTPUTS
	MUST BE STEADY	WILL BE STEADY
	MAY CHANGE FROM H TO L	WILL BE CHANGING FROM H TO L
	MAY CHANGE FROM L TO H	WILL BE CHANGING FROM L TO H
	DON'T CARE: ANY CHANGE PERMITTED	CHANGING: STATE UNKNOWN
	DOES NOT APPLY	CENTER LINE IS HIGH IMPEDANCE "OFF" STATE

KS000010


$R_L = 50 \Omega$  termination of measurement system  
 $C_L = 30 \text{ pF}$  (including stray jig capacitance)

### SWITCHING CHARACTERISTICS $V_{EE} = -4.27 \text{ to } -4.73 \text{ V}$ (Note 2)

No.	Parameter Symbol	Parameter Description	Test Conditions	Am100415A-10			Am100415A			Am100415			Units
				Min.	Typ. (Note 1)	Max.	Min.	Typ. (Note 1)	Max.	Min.	Typ. (Note 1)	Max.	
<b>READ MODE</b>													
1	$t_{ACS}$	Chip Select Access Time	Measured at 50% of input to valid output ( $V_{ILA}$ for $V_{OL}$ or $V_{IHB}$ for $V_{OH}$ )		5	8		5	8		5	8	ns
2	$t_{RCS}$	Chip Select Recovery Time			5	8		5	8		5	8	
3	$t_{AA}$	Address Access Time			8	10		10	15		12	20	
<b>WRITE MODE</b>													
4	$t_W$	Write Pulse Width (to Guarantee Writing)	$t_{WSA} = t_{WSA}(\text{Min.})$	10	6		10	6		12	9		ns
5	$t_{WSD}$	Data Setup Time Prior to Write		1	0		2	0		4	0		ns
6	$t_{WHD}$	Data Hold Time After Write		1	0		2	0		4	0		ns
7	$t_{WSA}$	Address Setup Time Prior to Write	$t_W = t_W(\text{Min.})$	1	0		3	3		5	3		ns
8	$t_{WHA}$	Address Hold Time After Write		1	0		2	0		3	0		ns
9	$t_{WSCS}$	Chip Select Setup Time Prior to Write	Measured at 50% of input to valid output ( $V_{ILA}$ for $V_{OL}$ or $V_{IHB}$ for $V_{OH}$ )	1	0		2	0		4	0		ns
				1	0		2	0		4	0		ns
					5	10		5	10		5	10	
					6	10		6	12		7	15	ns
<b>RISE TIME AND FALL TIME</b>													
	$t_r$	Output Rise Time	Measured between 20% and 80% points		2.5			2.5			2.5		ns
	$t_f$	Output Fall Time			2.5			2.5			2.5		
<b>CAPACITANCE</b>													
	$C_{IN}$	Input Pin Capacitance	Measure with a Pulse Technique		4	5		4	5		4	5	pF
	$C_{OUT}$	Output Pin Capacitance			7	8		7	8		7	8	pF


3

# SWITCHING WAVEFORMS



WF001173

Read Mode



WF001163

Write Mode

# Am10415

1024 x 1 IMOX™ ECL Bipolar RAM

Am10415

## DISTINCTIVE CHARACTERISTICS

- Fast access time (8 ns typ.) — improves system cycle speeds
- Fully compatible with standard voltage compensated 10K series ECL — no board changes required
- Internally voltage compensated providing flat AC performance
- Outputs preconditioned during write cycle eliminating write recovery glitch
- Emitter follower outputs — easy wire-ORing
- Power dissipation decreases with increasing temperature

## GENERAL DESCRIPTION

The Am10415 is a fully decoded 1024-bit ECL RAM organized 1024 words by one bit. Bit selection is achieved by means of a 10-bit address,  $A_0$  through  $A_9$ . Easy memory expansion is provided by an active-LOW chip select ( $\overline{CS}$ ) input and an unterminated OR-tieable emitter follower output.


An active-LOW write line ( $\overline{WE}$ ) controls the write/read operation of the memory. When the chip select and write lines are LOW, the data input ( $D_{IN}$ ) is written into the addressed memory word simultaneously preconditioning

the output so true data is present when the write cycle is complete. This preconditioning operation insures minimum write recovery times by eliminating the "write recovery glitch."

Reading is performed with the chip select line LOW and the write line HIGH. The information stored in the addressed word is read out on the noninverting output ( $D_{OUT}$ ).

During the writing operation or when the chip select line is HIGH, the output of the memory goes to a LOW state.

## BLOCK DIAGRAM



BD000640

## MODE SELECT TABLE

Input			Output	Mode
$\overline{CS}$	$\overline{WE}$	$D_{IN}$	$D_{OUT}$	
H	X	X	L	Not Selected
L	L	L	L	Write "0"
L	L	H	L	Write "1"
L	H	X	$D_{OUT}$	Read



H = HIGH  $\cong -0.9$  V  
L = LOW  $\cong -1.7$  V  
X = Don't Care

## PRODUCT SELECTOR GUIDE

### Highlights of Key Performance Parameters


Part Number	Am10415-10	Am10415SA	Am10415A	Am10415-15	Am10415SA	Am10415A
Temperature Range	C	C	C	M	M	M
Address Access Time ( $t_{AA}$ )	10 ns	15 ns	20 ns	15 ns	20 ns	25 ns
Write Pulse Width ( $t_W$ )	10 ns	10 ns	12 ns	11 ns	13 ns	16 ns
Write Recovery ( $t_{WR}$ )	10 ns	12 ns	15 ns	10 ns	12 ns	15 ns
Chip Select Access/Recovery ( $t_{ACS}/t_{RCS}$ )	8 ns	8 ns	8 ns	10 ns	10 ns	12 ns
Write Disable ( $t_{WD}$ )	10 ns	10 ns	10 ns	10 ns	10 ns	10 ns
Power Supply ( $I_{EE}$ )	-150 mA	-150 mA	-150 mA	-165 mA	-165 mA	-165 mA

## CONNECTION DIAGRAMS Top View



Note: Pin 1 is marked for orientation.

## LOGIC SYMBOL




LS000241

V<sub>CC</sub> = Pin 16  
V<sub>EE</sub> = Pin 8

## ORDERING INFORMATION Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:

- A. Device Number**
- B. Speed Option** (if applicable)
- C. Package Type**
- D. Temperature Range**
- E. Optional Processing**



\* Military or Limited Military temperature range products are "NPL" (Non-Compliant Products List) or Non-MIL-STD-883C Compliant products only.

Valid Combinations	
AM10415-10	DC, DCB, FC, FCB
AM10415-15	DMB, FMB
AM10415SA	DC, DCB, FC,
AM10415A	FCB, DMB, FMB

### Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released valid combinations, and to obtain additional data on AMD's standard military grade products.

3

## ABSOLUTE MAXIMUM RATINGS

Storage Temperature ..... -65 to +150°C  
 Case Temperature with  
 Power Applied ..... -55 to +125°C  
 $V_{EE}$  Pin Potential to GND Pin ..... -7.0 V to +0.5 V  
 Input Voltage (DC) .....  $V_{EE}$  to +0.5 V  
 Output Current (DC Output HIGH) ..... -30 mA to +0.1 mA

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

## OPERATING RANGES

Commercial (C) Devices  
 Temperature ..... 0 to +75°C  
 Supply Voltage ..... -5.46 V to -4.94 V  
 Military (M) Devices  
 Temperature ..... -55 to +125°C  
 Supply Voltage ..... -5.72 V to -4.68 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

## DC CHARACTERISTICS (Commercial)\* $V_{EE} = -5.2$ V, $V_{CC} = \text{GND}$ (Note 2)

Parameter Symbol	Parameter Description	Test Conditions		B (Note 3)	Typ. (Note 1)	A (Note 3)	Units
$V_{OH}$	Output Voltage HIGH	$V_{IN} = V_{IH}$ or $V_{IL}$	Loading is 50 $\Omega$ to -2.0 V	T = 0°C	-1000	-840	mV
				T = +25°C	-960	-810	
				T = +75°C	-900	-720	
$V_{OL}$	Output Voltage LOW	$V_{IN} = V_{IH}$ or $V_{IL}$	Loading is 50 $\Omega$ to -2.0 V	T = 0°C	-1870	-1665	mV
				T = +25°C	-1850	-1650	
				T = +75°C	-1830	-1625	
$V_{OHC}$	Output Voltage HIGH	$V_{IN} = V_{IH}$ or $V_{IL}$	Loading is 50 $\Omega$ to -2.0 V	T = 0°C	-1020		mV
				T = +25°C	-980		
				T = +75°C	-920		
$V_{OLC}$	Output Voltage LOW	$V_{IN} = V_{IH}$ or $V_{IL}$	Loading is 50 $\Omega$ to -2.0 V	T = 0°C		-1645	mV
				T = +25°C		-1630	
				T = +75°C		-1605	
$V_{IH}$	Input Voltage HIGH	Guaranteed Input Voltage HIGH for All Inputs (Note 4)	Loading is 50 $\Omega$ to -2.0 V	T = 0°C	-1145	-840	mV
				T = +25°C	-1105	-810	
				T = +75°C	-1045	-720	
$V_{IL}$	Input Voltage LOW	Guaranteed Input Voltage LOW for All Inputs (Note 4)	Loading is 50 $\Omega$ to -2.0 V	T = 0°C	-1870	-1490	mV
				T = +25°C	-1850	-1475	
				T = +75°C	-1830	-1450	
$I_{IH}$	Input Current HIGH	$V_{IN} = V_{IH}$	Loading is 50 $\Omega$ to -2.0 V	T = 0 to +75°C		220	$\mu\text{A}$
$I_{IL}$	Input Current LOW Chip Select (CS) All Other Inputs	$V_{IN} = V_{IL}$	Loading is 50 $\Omega$ to -2.0 V	T = +25°C	0.5 -50	170	$\mu\text{A}$
$I_{EE}$	Power Supply Current (Pin B)	All Inputs and Outputs Open	Loading is 50 $\Omega$ to -2.0 V	T = 0°C	-150	-105	mA
				T = +75°C		-90	

- Notes: 1. Typical values are at  $V_{EE} = -5.2$  V,  $T = 25^\circ\text{C}$  and maximum loading.  
 2. Output load = 50  $\Omega$  and 30 pF to -2.0 V.  $T = T_A = 0$  to +75°C for Commercial DIPs.  
 Guaranteed with transverse air flow exceeding 400 linear F.P.M. and 2-minute warm-up period. Approximate thermal resistance values of the package are:  
 $\theta_{JA}$  (Junction to Ambient) = 90°C/Watt (still air)  
 $\theta_{JA}$  (Junction to Ambient) = 50°C/Watt (at 400 F.P.M. air flow)  
 $T = T_C = 0$  to +75°C for Flatpacks and Leadless Chip Carriers  
 $\theta_{JC}$  (Junction to Case) = 25°C/Watt  
 3. Definition of symbols and terms used in this product specification: The relative values of the specified conditions and limits will be referenced to an algebraic scale. The extremities of the scale are: "A" the value closest to positive infinity, "B" the value closest to negative infinity.  
 4. These are absolute voltages with respect to device ground pin and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.  
 5. Operating specification with adequate time for temperature stabilization and transverse air flow exceeding 400 linear feet per minute. Conformance testing performed instantaneously where  $T = T_C$ .  
 $\theta_{JC} \approx 25^\circ\text{C/W}$  (approximately)

\*See the last page of this spec for Group A Subgroup Testing information.


**DC CHARACTERISTICS (Military)\***  $V_{EE} = -5.2 \text{ V}$ ,  $V_{CC} = \text{GND}$  (Note 5)

Parameter Symbol	Parameter Description	Test Conditions		B (Note 3)	Typ. (Note 1)	A (Note 3)	Units
VOH	Output Voltage HIGH	$V_{IN} = V_{IHA}$ or $V_{ILB}$	Loading is $50 \Omega$ to $-2.0 \text{ V}$	$T = -55^\circ\text{C}$	-1140	-870	mV
				$T = +25^\circ\text{C}$	-1000	-840	
				$T = +125^\circ\text{C}$	-880	-685	
VOL	Output Voltage LOW			$T = -55^\circ\text{C}$	-1910	-1700	
				$T = +25^\circ\text{C}$	-1870	-1665	
				$T = +125^\circ\text{C}$	-1815	-1600	
VOHC	Output Voltage HIGH	$V_{IN} = V_{IHB}$ or $V_{ILA}$	Loading is $50 \Omega$ to $-2.0 \text{ V}$	$T = -55^\circ\text{C}$	-1160		mV
				$T = +25^\circ\text{C}$	-1020		
				$T = +125^\circ\text{C}$	-900		
VOLC	Output Voltage LOW			$T = -55^\circ\text{C}$		-1680	mV
				$T = +25^\circ\text{C}$		-1645	
				$T = +125^\circ\text{C}$		-1580	
VIH	Input Voltage HIGH	Guaranteed Input Voltage HIGH for All Inputs (Note 4)		$T = -55^\circ\text{C}$	-1285	-870	mV
				$T = +25^\circ\text{C}$	-1145	-840	
				$T = +125^\circ\text{C}$	-1025	-685	
VIL	Input Voltage LOW	Guaranteed Input Voltage LOW for All Inputs (Note 4)		$T = -55^\circ\text{C}$	-1910	-1525	mV
				$T = +25^\circ\text{C}$	-1870	-1490	
				$T = +125^\circ\text{C}$	-1815	-1420	
I <sub>IH</sub>	Input Current HIGH	$V_{IN} = V_{IHA}$		$T = -55^\circ\text{C}$		220	$\mu\text{A}$
I <sub>IL</sub>	Input Current LOW Chip Select ( $\overline{\text{CS}}$ ) All Other Inputs	$V_{IN} = V_{ILB}$		$T = 55^\circ\text{C}$	0.5	170	$\mu\text{A}$
					-50		
I <sub>EE</sub>	Power Supply Current (Pin 8)	All Inputs and Outputs Open		$T = -55^\circ\text{C}$	-165	-115	mA
				$T = +125^\circ\text{C}$		-80	

3


\*See the last page of this spec for Group A Subgroup Testing information.

### SWITCHING TEST CIRCUIT



TC003800

### SWITCHING TEST WAVEFORM



TW000310

### KEY TO SWITCHING TEST WAVEFORM

WAVEFORM	INPUTS	OUTPUTS
	MUST BE STEADY	WILL BE STEADY
	MAY CHANGE FROM H TO L	WILL BE CHANGING FROM H TO L
	MAY CHANGE FROM L TO H	WILL BE CHANGING FROM L TO H
	DON'T CARE: ANY CHANGE PERMITTED	CHANGING: STATE UNKNOWN
	DOES NOT APPLY	CENTER LINE IS HIGH IMPEDANCE "OFF" STATE

KS000010

$R_L = 50 \Omega$  termination of measurement system  
 $C_L = 30 \text{ pF}$  (including stray jig capacitance)

### SWITCHING CHARACTERISTICS\* $V_{EE} = -5.46$ to $-4.94 \text{ V}$ (Note 2)

No.	Parameter Symbol	Parameter Description	Test Conditions	Am10415-10			Am10415SA			Am10415A			Units
				Min.	Typ. (Note 1)	Max.	Min.	Typ. (Note 1)	Max.	Min.	Typ. (Note 1)	Max.	
<b>READ MODE</b>													
1	$t_{ACS}$	Chip Select Access Time	Measured at 50% of input to 50% of output		6	8		6	8		6	8	ns
2	$t_{RCS}$	Chip Select Recovery Time			5	8		5	8		5	8	ns
3	$t_{AA}$	Address Access Time			8	10		10	15		13	20	ns
<b>WRITE MODE</b>													
4	$t_W$	Write Pulse Width (to Guarantee Writing)	$t_{WSA} = t_{WSA}(\text{Min.})$	10	6		10	9		12	9		ns
5	$t_{WSD}$	Data Setup Time Prior to Write		1	0		2	0		4	0		ns
6	$t_{WHD}$	Data Hold Time After Write		1	0		2	0		4	0		ns
7	$t_{WSA}$	Address Setup Time Prior to Write	$t_W = t_W(\text{Min.})$	1	0		3	3		5	3		ns
8	$t_{WHA}$	Address Hold Time After Write		1	0		2	0		3	1		ns
9	$t_{WSCS}$	Chip Select Setup Time Prior to Write	Measured at 50% of input to 50% of output	1	0		2	0		4	0		ns
10	$t_{WHCS}$	Chip Select Hold Time After Write		1	0		2	0		4	0		ns
11	$t_{WS}$	Write Disable Time			5	10		5	10		5	10	ns
10	$t_{WR}$	Write Recovery Time		6	10		6	12		10	15	ns	
<b>RISE TIME AND FALL TIME</b>													
	$t_r$	Output Rise Time	Measured between 20% and 80% points		2.5			2.5			2.5		ns
	$t_f$	Output Fall Time			2.5			2.5			2.5		
<b>CAPACITANCE</b>													
	$C_{IN}$	Input Pin Capacitance	Measure with a Pulse Technique		4	5		4	5		4	5	pF
	$C_{OUT}$	Output Pin Capacitance			7	8		7	8		7	8	

\*See the last page of this spec for Group A Subgroup Testing information.




**SWITCHING CHARACTERISTICS (Military)\***  $V_{EE} = -5.72$  to  $-4.68$  V (Note 5)

No.	Parameter Symbol	Parameter Description	Test Conditions	Am10415-15			Am10415SA			Am10415A			Units
				Min.	Typ. (Note 1)	Max.	Min.	Typ. (Note 1)	Max.	Min.	Typ. (Note 1)	Max.	
<b>READ MODE</b>													
1	t <sub>ACS</sub>	Chip Select Access Time	Measured at 50% of input to 50% of output		6	10		6	10		6	12	ns
2	t <sub>RCS</sub>	Chip Select Recovery Time			5	10		5	10		5	12	ns
3	t <sub>AA</sub>	Address Access Time			10	15		10	20		13	25	ns
<b>WRITE MODE</b>													
4	t <sub>W</sub>	Write Pulse Width (to Guarantee Writing)	t <sub>WSA</sub> = t <sub>WSA</sub> (Min.)	11	6		16	6		16	9		ns
5	t <sub>WSD</sub>	Data Setup Time Prior to Write		2	0		4	0		4	0		ns
6	t <sub>WHD</sub>	Data Hold Time After Write		2	0		4	0		4	0		ns
7	t <sub>WSA</sub>	Address Setup Time	t <sub>W</sub> = t <sub>W</sub> (Min.)	2	0		5	3		5	3		ns
8	t <sub>WHA</sub>	Address Hold Time After Write		2	0		4	0		4	0		ns
9	t <sub>WSCS</sub>	Chip Select Setup Time Prior to Write	Measured at 50% of input to 50% of output	2	0		4	0		4	0		ns
10	t <sub>WHCS</sub>	Chip Select Hold Time After Write		2	0		4	0		4	0		ns
11	t <sub>WS</sub>	Write Disable Time			5	10		5	10		5	10	ns
12	t <sub>WR</sub>	Write Recovery Time		6	10		6	12		10	15	ns	
<b>RISE TIME AND FALL TIME</b>													
	t <sub>r</sub>	Output Rise Time	Measured between 20% and 80% points		2.5			2.5			2.5		ns
	t <sub>f</sub>	Output Fall Time			2.5			2.5			2.5		ns
<b>CAPACITANCE</b>													
	C <sub>IN</sub>	Input Pin Capacitance	Measure with a Pulse Technique		4	5		4	5		4	5	pF
	C <sub>OUT</sub>	Output Pin Capacitance			7	8		7	8		7	8	

\*See the last page of this spec for Group A Subgroup Testing information.


3

## SWITCHING WAVEFORMS



WF001163

### Write Mode



WF001173

### Read Mode

## GROUP A SUBGROUP TESTING

### DC CHARACTERISTICS

Parameter Symbol	Subgroups
V <sub>OH</sub>	1, 2, 3
V <sub>OL</sub>	1, 2, 3
V <sub>OHC</sub>	1, 2, 3
V <sub>OLC</sub>	1, 2, 3
V <sub>IH</sub>	1, 2, 3
V <sub>IL</sub>	1, 2, 3
I <sub>IH</sub>	1, 2, 3
I <sub>IL</sub>	1, 2, 3
I <sub>EE</sub>	1, 2, 3

### SWITCHING CHARACTERISTICS

No.	Parameter Symbol	Subgroups	No.	Parameter Symbol	Subgroups
1	t <sub>ACS</sub>	9, 10, 11	7	t <sub>WSA</sub>	9, 10, 11
2	t <sub>RCS</sub>	9, 10, 11	8	t <sub>WHA</sub>	9, 10, 11
3	t <sub>AA</sub>	9, 10, 11	9	t <sub>WSCS</sub>	9, 10, 11
4	t <sub>W</sub>	9, 10, 11	10	t <sub>WHCS</sub>	9, 10, 11
5	t <sub>WSD</sub>	9, 10, 11	11	t <sub>WS</sub>	9, 10, 11
6	t <sub>WHD</sub>	9, 10, 11	12	t <sub>WR</sub>	9, 10, 11

### MILITARY BURN-IN

Military burn-in is in accordance with the current revision of MIL-STD-883, Test Method 1015, Conditions A through E. Test conditions are selected at AMD's option.

# Am10469/Am100469

512 x 9 ECL Tag Buffer

## ADVANCE INFORMATION

Am10469/Am100469

### DISTINCTIVE CHARACTERISTICS

- Fast address to comparator output (MISS)
- Replaces six or more integrated circuits with a single device
- On-chip parity generator and checker
- Easy horizontal and vertical expansion
- Fully ECL compatible in 10K and 100K versions
- Integrated reset feature
- 24-pin ceramic DIP (400 Mil) and Flatpak packages


### GENERAL DESCRIPTION

The Am10469/Am100469 Tag Buffer combines a 512 x 9 memory with a comparator. An internal parity generator and parity checker guarantee that no misoperation occurs.

The device has three operational modes: Compare, Write, and Reset. In Compare mode, data is compared to the contents of an address location. Write mode is used to store data. Reset mode is used to clear a single "valid bit" stream.

The Tag Buffer is designed to be used in a cache memory system for the translation of virtual addresses to physical addresses. The device can also be used in the directory and data cache. It offers state-of-the-art technology performance, while combining the functions of six or more integrated circuits into a single device.


### BLOCK DIAGRAM



BD005900


Publication #	Rev.	Amendment
07561	A	/0
Issue Date: May 1986		

### CONNECTION DIAGRAM Top View



CD009161

### LOGIC SYMBOL



LS002201

VCC = Positive Supply  
 = Ground  
 VEE = Negative Supply

## PIN DESCRIPTION

**A<sub>0</sub> - A<sub>8</sub> Address (Inputs)**

Identifies memory locations.

**D<sub>0</sub> - D<sub>7</sub> Data (Inputs)**

During Compare cycle, eight bits of data are compared with address location given by A<sub>0</sub> - A<sub>8</sub> for equality. The result is indicated on the Comparator output pin, MISS. When  $\bar{W}$  is LOW, data is written into the address location given by A<sub>0</sub> - A<sub>8</sub>.

**$\bar{R}$  Reset (Input, Active LOW)**

Resets D<sub>3</sub> to zero.

**$\bar{S}$  Chip Select (Input, Active LOW)**

When  $\bar{S}$  is LOW, the device is activated. A HIGH on this

input will disable the chip and force PE and MISS outputs LOW, allowing easy vertical expansion.

**$\bar{W}$  Write Enable (Input, Active LOW)**

Must be LOW to write Data (D<sub>0</sub> - D<sub>7</sub>) into location given by A<sub>0</sub> - A<sub>8</sub>. PE output is LOW and MISS output HIGH during Write cycle.

**MISS Comparator Miss (Output, Active HIGH)**

LOW when Data (D<sub>0</sub> - D<sub>7</sub>) equals content of memory location specified by A<sub>0</sub> - A<sub>8</sub>. HIGH when mismatch occurs.

**PE Parity Error (Output, Active HIGH)**

HIGH when the nine bits of internal data do not constitute odd parity.

### FUNCTIONAL DESCRIPTION

The Am10469/Am100469 Tag Buffer has three modes of operation: Compare, Write, and Reset. These modes are described as follows.

#### Compare Mode

The eight bits of Data inputs are compared with the content of a given memory location for equality. The nine address inputs define each memory location. In this mode,  $\bar{W}$  and  $\bar{R}$  inputs are HIGH, and  $\bar{S}$  is LOW. If the eight bits of Data inputs are exactly the same as the eight bits of data in the given memory location, the MISS output will be LOW. If not, the MISS output will be HIGH. The parity bit out of the memory array is not compared.

#### Write Mode

The eight bits of data inputs and the one bit of parity are written into the RAM array when both  $\bar{S}$  and  $\bar{W}$  are LOW, and  $\bar{R}$  is HIGH. The MISS output is forced HIGH (the MISS output is associated with the output enable of the data cache). The Parity Error (PE) output is forced LOW.

#### Reset Mode

When  $\bar{R}$  = LOW,  $\bar{S}$  = LOW, and  $\bar{W}$  = HIGH, a dedicated section of the entire array, D<sub>3</sub>, is reset to LOW. The PE output is forced LOW during reset. The MISS output is forced HIGH. All 512 D<sub>3</sub> data bits are reset to a low state. The other seven bits in each address location may change to an undetermined state (HIGH or LOW).

**TABLE 1. FUNCTION TABLE**

INPUTS			OUTPUTS		DESCRIPTION
$\bar{S}$	$\bar{W}$	$\bar{R}$	PE	MISS	
H	X	X	L	L	Disabled
L	H	H	H = Parity Error L = No Parity Error	H = MISS L = MATCH	Compare
L	H	L	L	H	Reset
L	L	H	L	H	Write
L	L	L	L	H	Illegal

Key: H = HIGH  
L = LOW  
X = Don't Care

## ABSOLUTE MAXIMUM RATINGS

Storage Temperature .....	-65 to +150°C
Ambient Temperature with Power Applied .....	-55 to +125°C
Supply Voltage .....	-7.0 to +0.5 V
DC Input Voltage .....	V <sub>EE</sub> to +0.5 V
DC Output HIGH Current .....	-30 to +0.1 mA

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

## OPERATING RANGES

10K Commercial (C) Devices	Temperature (T <sub>A</sub> ) .....	0 to +75°C
	Supply Voltage (V <sub>EE</sub> ) .....	-5.46 to -4.94 V
100K Commercial (C) Devices	Temperature (T <sub>A</sub> ) .....	0 to +85°C
	Supply Voltage (V <sub>EE</sub> ) .....	-5.7 to -4.2 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

## DC CHARACTERISTICS over operating range unless otherwise specified (Note 1)

Parameter Symbol	Parameter Description	Test Conditions (Note 3)		B (Note 4)	A (Note 4)	Units	
				Min.	Max.		
<b>Am10469 10K 512 x 9 ECL TAG BUFFER</b>							
V <sub>OH</sub>	Output Voltage HIGH	V <sub>IN</sub> = V <sub>IHA</sub> or V <sub>ILB</sub>	Loading is 50 Ω to -2.0 V	T <sub>A</sub> = 0°C	-1000	-840	mV
				T <sub>A</sub> = +25°C	-960	-810	
				T <sub>A</sub> = +75°C	-900	-720	
V <sub>OL</sub>	Output Voltage LOW	V <sub>IN</sub> = V <sub>IHB</sub> or V <sub>ILA</sub>	Loading is 50 Ω to -2.0 V	T <sub>A</sub> = 0°C	-1870	-1665	mV
				T <sub>A</sub> = +25°C	-1850	-1650	
				T <sub>A</sub> = +75°C	-1830	-1625	
V <sub>OHC</sub>	Output Voltage HIGH	V <sub>IN</sub> = V <sub>IHB</sub> or V <sub>ILA</sub>	Loading is 50 Ω to -2.0 V	T <sub>A</sub> = 0°C	-1020		mV
				T <sub>A</sub> = +25°C	-980		
				T <sub>A</sub> = +75°C	-920		
V <sub>OLC</sub>	Output Voltage LOW	V <sub>IN</sub> = V <sub>IHB</sub> or V <sub>ILA</sub>	Loading is 50 Ω to -2.0 V	T <sub>A</sub> = 0°C		-1645	mV
				T <sub>A</sub> = +25°C		-1630	
				T <sub>A</sub> = +75°C		-1605	
V <sub>IH</sub>	Input Voltage HIGH	Guaranteed Input Voltage HIGH for All Inputs (Note 2)		T <sub>A</sub> = 0°C	-1145	-840	mV
				T <sub>A</sub> = +25°C	-1105	-810	
				T <sub>A</sub> = +75°C	-1045	-720	
V <sub>IL</sub>	Input Voltage LOW	Guaranteed Input Voltage LOW for All Inputs (Note 2)		T <sub>A</sub> = 0°C	-1870	-1490	mV
				T <sub>A</sub> = +25°C	-1850	-1475	
				T <sub>A</sub> = +75°C	-1830	-1450	
I <sub>IH</sub>	Input Current HIGH	V <sub>IN</sub> = V <sub>IHA</sub>		T <sub>A</sub> = 0 to +75°C		220	μA
I <sub>IL</sub>	Input Current LOW Chip Select (CS)	V <sub>IN</sub> = V <sub>ILB</sub>		T <sub>A</sub> = 0 to +75°C	0.5	170	μA
	All Other Inputs					-50	
I <sub>EE</sub>	Power Supply Current (Pin 12)	All Inputs and Outputs Open	Am10474-10	T <sub>A</sub> = 0 to +75°C	240		mA
<b>Am100469 100K 512 x 9 ECL TAG BUFFER</b>							
V <sub>OH</sub>	Output HIGH Voltage	V <sub>IN</sub> = V <sub>IHA</sub> or V <sub>ILB</sub>	Loading is 50 Ω to -2.0 V		-1025	-880	mV
V <sub>OL</sub>	Output LOW Voltage						
V <sub>OHC</sub>	Output HIGH Voltage	V <sub>IN</sub> = V <sub>IHB</sub> or V <sub>ILA</sub>	Loading is 50 Ω to -2.0 V		-1035		mV
V <sub>OLC</sub>	Output LOW Voltage						
V <sub>IH</sub>	Input HIGH Voltage	Guaranteed Input HIGH Voltage for All Inputs (Note 2)			-1165	-880	mV
V <sub>IL</sub>	Input LOW Voltage	Guaranteed Input LOW Voltage for All Inputs (Note 2)			-1810	-1475	mV
I <sub>IH</sub>	Input HIGH Current	V <sub>IN</sub> = V <sub>IHA</sub>				200	μA
I <sub>IL</sub>	Input LOW Current Chip Select (S)	V <sub>IN</sub> = V <sub>ILB</sub>		T <sub>A</sub> = 0 to +75°C	0.5	170	μA
	All Other Inputs					-50	
I <sub>EE</sub>	Power Supply Current (Pin 18)	All Inputs and Outputs Open			-240		mA

3

Notes: 1. Guaranteed with transverse air flow exceeding 400 linear F.P.M. and two-minute warm-up period. Typical resistance values of the page are:

- θ<sub>JA</sub> (Junction-to-Ambient) = 90°C/Watt (still air)
- θ<sub>JA</sub> (Junction-to-Ambient) = 50°C/Watt (at 400 F.P.M. air flow)
- θ<sub>JC</sub> (Junction-to-Case) = 25°C/Watt

2. These are absolute voltages with respect to device ground pin and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.
3. T<sub>A</sub> = T<sub>C</sub> for Flatpacks.
4. Definition of symbols and terms used in this product specification: The relative values of the specified conditions and limits will be referenced to an algebraic scale. The extremities of the scale are: "A" the value closest to positive infinity, "B" the value closest to negative infinity.


**SWITCHING CHARACTERISTICS** over operating range unless otherwise specified (Note 1)

No.	Parameter Symbol	Parameter Description	Min.	Max.	Units
<b>Compare Mode</b>					
1	t <sub>AVMV</sub>	Address to MISS		9.5	ns
2	t <sub>DVMV</sub>	Data to MISS		4.5	ns
3	t <sub>AVPV</sub>	Address to PE		12.0	ns
4	t <sub>SLMV</sub>	$\bar{S}$ to MISS		5.0	ns
5	t <sub>SLPV</sub>	$\bar{S}$ to PE		5.0	ns
6	t <sub>SHML</sub>	$\bar{S}$ to MISS Recovery		5.0	ns
7	t <sub>SHPL</sub>	$\bar{S}$ to PE Recovery		5.0	ns
<b>Write Mode</b>					
8	t <sub>WLWH</sub>	Write Pulse Width	12.5		ns
9	t <sub>AVWL</sub>	Address Setup	2.0		ns
10	t <sub>WHAX</sub>	Address to $\bar{W}$ Hold	2.0		ns
11	t <sub>DVWH</sub>	Data to $\bar{W}$ Setup	14.5		ns
12	t <sub>WHDX</sub>	Data to $\bar{W}$ Hold	2.0		ns
13	t <sub>SLWH</sub>	$\bar{S}$ Setup	14.5		ns
14	t <sub>WHS</sub>	$\bar{S}$ Hold	2.0		ns
15	t <sub>WLMH</sub>	$\bar{W}$ to MISS		5.0	ns
16	t <sub>WHMX</sub>	Write Recovery (MISS)		11.5	ns
17	t <sub>WLPL</sub>	$\bar{W}$ to PE		5.0	ns
18	t <sub>WHPX</sub>	Write Recovery (PE)		14.0	ns
<b>Reset Mode</b>					
19	t <sub>RLRH</sub>	$\bar{R}$ Pulse Width	50.0		ns
20	t <sub>SLRL</sub>	$\bar{S}$ to $\bar{R}$ Setup	2.0		ns
21	t <sub>RHSH</sub>	$\bar{S}$ to $\bar{R}$ Hold	10.0		ns
22	t <sub>WHRL</sub>	$\bar{W}$ to $\bar{R}$ Setup	2.0		ns
23	t <sub>RHWL</sub>	$\bar{W}$ to $\bar{R}$ Hold	10.0		ns
24	t <sub>RLMH</sub>	$\bar{R}$ to MISS HIGH		5.0	ns
25	t <sub>RHMX</sub>	$\bar{R}$ to MISS Recovery		12.0	ns
26	t <sub>RLPL</sub>	$\bar{R}$ to PE LOW		5.0	ns
27	t <sub>RHPX</sub>	$\bar{R}$ to PE Recovery		14.0	ns

Notes: 1. All Switching Characteristics are measured at 50% of input to valid output.




### SWITCHING WAVEFORMS



WF021890

### Compare Mode




WF021011

### Write Mode

3

### SWITCHING WAVEFORMS (Cont.)



WF021021

**Reset Mode**

# Am100470

4096 x 1 IMOX™ ECL Bipolar RAM

Am100470

## DISTINCTIVE CHARACTERISTICS

- Fast access time (12 ns typ.) — improves system cycle speeds
- Enhanced output voltage level compensation providing 6X (improvement in) VOL and VOH stability over supply and temperature ranges
- Internally voltage and temperature compensated providing flat AC performance
- Outputs preconditioned during write cycle eliminating write recovery glitch
- Emitter follower outputs — easy wire-ORing
- Power dissipation decreases with increasing temperature

## GENERAL DESCRIPTION

The Am100470 is a fully decoded 4096-bit ECL RAM organized 4096 words by one bit. Bit selection is achieved by means of a 12-bit address, A<sub>0</sub> through A<sub>11</sub>. Easy memory expansion is provided by an active-LOW chip select ( $\overline{CS}$ ) input and an unterminated OR-tieable emitter follower output.


An active-LOW write line ( $\overline{WE}$ ) controls the write/read operation of the memory. When the chip select and write lines are LOW, the data input (D<sub>IN</sub>) is written into the addressed memory word simultaneously preconditioning

the output so true data is present when the write cycle is complete. This preconditioning operation insures minimum write recovery times by eliminating the 'write recovery glitch.'

Reading is performed with the chip select line LOW and the write line HIGH. The information stored in the addressed word is read out on the noninverting output (D<sub>OUT</sub>).

During the writing operation or when the chip select line is HIGH, the output of the memory goes to a LOW state.

## BLOCK DIAGRAM



## MODE SELECT TABLE

Input		Output		Mode
$\overline{CS}$	$\overline{WE}$	D <sub>IN</sub>	D <sub>OUT</sub>	
H	X	X	L	Not Selected
L	L	L	L	Write "0"
L	L	H	L	Write "1"
L	H	X	D <sub>OUT</sub>	Read

H = HIGH = -0.9 V  
L = LOW = -1.7 V  
X = Don't Care


BD000660

## PRODUCT SELECTOR GUIDE


### Highlights of Key Performance Parameters (Commercial)

Part Number	Am100470SA	Am100470A
Address Access Time (t <sub>AA</sub> )	15 ns	25 ns
Write Pulse Width (t <sub>W</sub> )	15 ns	20 ns
Write Recovery (t <sub>WR</sub> )	8 ns	10 ns
Chip Select Access/ Recovery and Write Disable Times (t <sub>ACS</sub> , t <sub>RCS</sub> , t <sub>WS</sub> )	8 ns	10 ns
Power Supply (I <sub>EE</sub> )	230 mA	200 mA

## CONNECTION DIAGRAMS Top View




CD005331



CD009790

Note: Pin 1 is marked for orientation.

## LOGIC SYMBOL



LS002550


VCC = Pin 18  
VEE = Pin 9

## ORDERING INFORMATION

### Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:

- A. Device Number**
- B. Speed Option** (if applicable)
- C. Package Type**
- D. Temperature Range**
- E. Optional Processing**



Valid Combinations	
AM100470SA	DC, DCB,
AM100470A	FC, FCB

#### Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

3

## ABSOLUTE MAXIMUM RATINGS

Storage Temperature ..... -65 to +150°C  
 Ambient Temperature with  
 Power Applied ..... -55 to +125°C  
 V<sub>EE</sub> Pin Potential to GND Pin ..... -7.0 V to +0.5 V  
 Input Voltage (DC) ..... V<sub>EE</sub> to +0.5 V  
 Output Current (DC Output HIGH) ..... -30 mA to +0.1 mA

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

## OPERATING RANGES

Commercial (C) Devices  
 Temperature ..... 0 to +85°C  
 Supply Voltage ..... -5.7 V to -4.2 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

## DC CHARACTERISTICS V<sub>EE</sub> = -4.5 V, V<sub>CC</sub> = GND (Note 2)

Parameter Symbol	Parameter Description	Test Conditions		B (Note 3)	Typ. (Note 1)	A (Note 3)	Units
V <sub>OH</sub>	Output Voltage HIGH	V <sub>IN</sub> = V <sub>IHA</sub> or V <sub>ILB</sub>	Loading is 50 Ω to -2.0 V	-1025	-955	-880	mV
V <sub>OL</sub>	Output Voltage LOW			-1810	-1715	-1620	mV
V <sub>OHC</sub>	Output Voltage HIGH	V <sub>IN</sub> = V <sub>IHB</sub> or V <sub>ILA</sub>		-1035			mV
V <sub>OLC</sub>	Output Voltage LOW					-1610	mV
V <sub>IH</sub>	Input Voltage HIGH	Guaranteed Input Voltage HIGH for all inputs (Note 4)		-1165		-880	mV
V <sub>IL</sub>	Input Voltage LOW	Guaranteed Input Voltage LOW for all inputs (Note 4)		-1810		-1475	mV
I <sub>IH</sub>	Input Current HIGH	V <sub>IN</sub> = V <sub>IHA</sub>				220	μA
I <sub>IL</sub>	Input Current LOW Chip Select( $\overline{CS}$ ) All Other Inputs	V <sub>IN</sub> = V <sub>ILB</sub>		0.5 -50		170	μA
I <sub>EE</sub>	Power Supply Current (Pin 9)	All Inputs and Outputs Open	Am100470A	-200	-160		mA
			Am100470SA	-230	-180		

Notes: 1. Typical values are at V<sub>EE</sub> = -4.5V, T = 25°C and maximum loading.

2. Output Load = 50 Ω and 30 pF to -2.0 V

T = T<sub>A</sub> = 0 to +85°C for DIPs.

Guaranteed with transverse air flow exceeding 400 linear F.P.M. and 2-minute warm-up period. Typical resistance values of the package are:

θ<sub>JA</sub> (Junction to Ambient) = 90°C/Watt (still air)

θ<sub>JA</sub> (Junction to Ambient) = 50°C/Watt (at 400 F.P.M. air flow)


T = T<sub>C</sub> = 0 to +85°C for Flatpacks and Leadless Chip Carriers.

θ<sub>JC</sub> (Junction to Case) = 25°C/Watt

3. Definition of symbols and terms used in this product specification: The relative values of the specified conditions and limits will be referenced to an algebraic scale. The extremities of the scale are: "A" the value closest to positive infinity, "B" the value closest to negative infinity.

4. These are absolute voltages with respect to device ground pin and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.


### SWITCHING TEST CIRCUIT



TC000231

$R_L = 50 \Omega$  termination of measurement system  
 $C_L = 30 \text{ pF}$  (including stray jig capacitance)

### SWITCHING TEST WAVEFORMS



TW000310

### KEY TO SWITCHING WAVEFORMS

WAVEFORM	INPUTS	OUTPUTS
	MUST BE STEADY	WILL BE STEADY
	MAY CHANGE FROM H TO L	WILL BE CHANGING FROM H TO L
	MAY CHANGE FROM L TO H	WILL BE CHANGING FROM L TO H
	DON'T CARE; ANY CHANGE PERMITTED	CHANGING; STATE UNKNOWN
	DOES NOT APPLY	CENTER LINE IS HIGH IMPEDANCE "OFF" STATE


KS000010

### SWITCHING CHARACTERISTICS $V_{EE} = -4.73 \text{ to } -4.72 \text{ V}$ (Note 2)

No.	Parameter Symbol	Parameter Description	Test Conditions	Am100470SA			Am100470A			Units
				Min.	Typ. (Note 1)	Max.	Min.	Typ. (Note 1)	Max.	
<b>READ MODE</b>										
1	$t_{ACS}$	Chip Select Access Time	Measured at 50% of input to 50% of output		6	8		8	10	ns
2	$t_{RCS}$	Chip Select Recovery Time			6	8		8	10	ns
3	$t_{AA}$	Address Access Time			12	15		18	25	ns
<b>WRITE MODE</b>										
4	$t_W$	Write Pulse Width (to Guarantee Writing)	$t_{WSA} = t_{WSA}(\text{Min.})$	15			20			ns
5	$t_{WSD}$	Data Setup Time Prior to Write		2			2			ns
6	$t_{WHD}$	Data Hold Time After Write		2			2			ns
7	$t_{WSA}$	Address Setup Time Prior to Write	$t_W = t_W(\text{Min.})$	3			3			ns
8	$t_{WHA}$	Address Hold Time After Write		2			2			ns
9	$t_{WSCS}$	Chip Select Setup Time Prior to Write		2			2			ns
10	$t_{WHCS}$	Chip Select Hold Time After Write	Measured at 50% of input to 50% of output	2			2			ns
11	$t_{WS}$	Write Disable Time			6	8		8	10	ns
12	$t_{WR}$	Write Recovery Time			6	8		8	10	ns
<b>RISE TIME AND FALL TIME</b>										
	$t_r$	Output Rise Time	Measured between 20% and 80% points		2.5			2.5		ns
	$t_f$	Output Fall Time			2.5			2.5		
<b>CAPACITANCE</b>										
	$C_{IN}$	Input Pin Capacitance	Measure with a Pulse Technique on a Sample Basis.		4	5		4	5	pF
	$C_{OUT}$	Output Pin Capacitance			7	8		7	8	


3

# SWITCHING WAVEFORMS



WF001173

Read Mode



WF001163

Write Mode



# Am10470

4096 x 1 IMOX™ ECL Bipolar RAM

Am10470

## DISTINCTIVE CHARACTERISTICS

- Fast access time (12 ns typ.) — improves system cycle speeds
- Fully compatible with standard voltage compensated 10K series ECL — no board changes required
- Internally voltage compensated providing flat AC performance
- Outputs preconditioned during write cycle eliminating write recovery glitch
- Emitter follower outputs — easy wire-ORing
- Power dissipation decreases with increasing temperature

## GENERAL DESCRIPTION

The Am10470 is a fully decoded 4096-bit ECL RAM organized 4096 words by one bit. Bit selection is achieved by means of a 12-bit address,  $A_0$  through  $A_{11}$ . Easy memory expansion is provided by an active-LOW chip select ( $\overline{CS}$ ) input and an unterminated OR-tieable emitter follower output.


An active-LOW write line ( $\overline{WE}$ ) controls the write/read operation of the memory. When the chip select and write lines are LOW, the data input ( $D_{IN}$ ) is written into the addressed memory word simultaneously preconditioning

the output so true data is present when the write cycle is complete. This preconditioning operation insures minimum write recovery times by eliminating the "write recovery glitch."

Reading is performed with the chip select line LOW and the write line HIGH. The information stored in the addressed word is read out on the noninverting output ( $D_{OUT}$ ).

During the writing operation or when the chip select line is HIGH, the output of the memory goes to a LOW state.

## BLOCK DIAGRAM



## MODE SELECT TABLE

Input		Output		Mode
$\overline{CS}$	$\overline{WE}$	$D_{IN}$	$D_{OUT}$	
H	X	X	L	Not Selected
L	L	L	L	Write "0"
L	L	H	L	Write "1"
L	H	X	$D_{OUT}$	Read

H = HIGH = -0.9 V  
L = LOW = -1.7 V  
X = Don't Care



BD000660

## PRODUCT SELECTOR GUIDE

### Highlights of Key Performance Parameters


Part Number	Am10470SA	Am10470-15	Am10470SA	Am10470A	Am10470A
Temperature Range	C	M	M	C	M
Address Access Time ( $t_{AA}$ )	15 ns	15 ns	20 ns	25 ns	30 ns
Write Pulse Width ( $t_W$ )	15 ns	15 ns	18 ns	20 ns	22 ns
Write Recovery ( $t_{WR}$ )	8 ns	10 ns	10 ns	10 ns	12 ns
Chip Select Access/Recovery ( $t_{ACS}/t_{RCS}$ )	8 ns	10 ns	10 ns	10 ns	15 ns
Write Disable ( $t_{WD}$ )	8 ns	10 ns	10 ns	10 ns	12 ns
Power Supply ( $I_{EE}$ )	230 mA	255 mA	255 mA	200 mA	220 mA

## CONNECTION DIAGRAMS Top View



Note: Pin 1 is marked for orientation.

## LOGIC SYMBOL



LS000271


VCC = Pin 18  
VEE = Pin 9

## ORDERING INFORMATION

### Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:

- A. Device Number**
- B. Speed Option** (if applicable)
- C. Package Type**
- D. Temperature Range**
- E. Optional Processing**



Valid Combinations	
AM10470SA	DC, DCB, DMB
AM10470A	FC, FCB, FMB
AM10470-15	DMB, FMB

#### Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

\*Military or Limited Military temperature range products are "NPL" (Non-Compliant Products List) or Non-MIL-STD-883C Compliant products only.

## ABSOLUTE MAXIMUM RATINGS

Storage Temperature ..... - 65 to 150°C  
 Case Temperature with  
 Power Applied ..... - 55 to +125°C  
 $V_{EE}$  Pin Potential to GND Pin ..... -7.0 V to +0.5 V  
 Input Voltage (DC) .....  $V_{EE}$  to +0.5 V  
 Output Current (DC Output HIGH) ... -30 mA to +0.1 mA

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

## OPERATING RANGES

Commercial (C) Devices

Temperature ..... 0 to +75°C  
 Supply Voltage ..... -5.46 V to -4.94 V

Military (M) Devices

Temperature ..... -55 to +125°C  
 Supply Voltage ..... -5.72 V to -4.68 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

## DC CHARACTERISTICS (Commercial)\* $V_{EE} = -5.2$ V, $V_{CC} = \text{GND}$ (Note 2)

Parameter Symbol	Parameter Description	Test Conditions		B (Note 3)	Typ. (Note 1)	A (Note 3)	Units	
$V_{OH}$	Output Voltage HIGH	$V_{IN} = V_{IHA}$ or $V_{ILB}$	Loading is 50 $\Omega$ to -2.0 V	T = 0°C	-1000	-840	mV	
				T = +25°C	-960	-810		
				T = +75°C	-900	-720		
$V_{OL}$	Output Voltage LOW			T = 0°C	-1870	-1665	mV	
				T = +25°C	-1850	-1650		
				T = +75°C	-1830	-1625		
$V_{OHC}$	Output Voltage HIGH	$V_{IN} = V_{IHB}$ or $V_{ILA}$		T = 0°C	-1020		mV	
				T = +25°C	-980			
				T = +75°C	-920			
$V_{OLC}$	Output Voltage LOW			T = 0°C		-1645	mV	
				T = +25°C		-1630		
				T = +75°C		-1605		
$V_{IH}$	Input Voltage HIGH	Guaranteed Input Voltage HIGH for All Input (Note 4)		T = 0°C	-1145	-840	mV	
				T = +25°C	-1105	-810		
				T = +75°C	-1045	-720		
$V_{IL}$	Input Voltage LOW	Guaranteed Input Voltage Low for All Inputs (Note 4)		T = 0°C	-1870	-1490	mV	
				T = +25°C	-1850	-1475		
				T = +75°C	-1830	-1450		
$I_{IH}$	Input Current HIGH	$V_{IN} = V_{IHA}$		T = 0°C to +75°C		220	$\mu$ A	
$I_{IL}$	Input Current LOW Chip Select (CS) All Other Inputs	$V_{IN} = V_{ILB}$		T = +25°C	0.5 -50	170	$\mu$ A	
$I_{EE}$	Power Supply Current (Pin 9)	All Inputs and Outputs Open		Am10470A and Am10470	T = 0°C	-200	-160	mA
					T = +75°C		-145	
				Am10470SA	T = 0°C	-230	-180	

Notes: 1. Typical values are at  $V_{EE} = -5.2$  V,  $T_A = 25^\circ\text{C}$  and maximum loading.

2. Output Load = 50  $\Omega$  and 30 pF to -2.0 V

$T = T_A = 0$  to +75°C for Commercial DIPs. Guaranteed with transverse air flow exceeding 400 linear F.P.M. and 2-minute warm-up period. Approximate thermal resistance values of the package are:

$\theta_{JA}$  (Junction to Ambient) = 90°C/Watt (still air)

$\theta_{JA}$  (Junction to Ambient) = 50°C/Watt (at 400 F.P.M. air flow)

$T = T_C = 0$  to +75°C for Flatpacks and Leadless Chip Carriers.

$\theta_{JC}$  (Junction to Case) = 25°C/Watt

3. Definition of symbols and terms used in this product specification: The relative values of the specified conditions and limits will be referenced to an algebraic scale. The extremities of the scale are: "A" the value closest to positive infinity, "B" the value closest to negative infinity.

4. These are absolute voltages with respect to device ground pin and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.

5. Operating specification with adequate time for temperature stabilization and transverse air flow exceeding 400 linear feet per minute. Conformance testing performed instantaneously where  $T = T_C$ .

$\theta_{JC} \approx 25^\circ\text{C}/\text{W}$  (approximately).

\*See the last page of this spec for Group A Subgroup Testing information.


**DC CHARACTERISTICS (Military)\***  $V_{EE} = -5.2 \text{ V}$ ,  $V_{CC} = \text{GND}$  (Note 5)

Parameter Symbol	Parameter Description	Test Conditions		B (Note 3)	Typ. (Note 1)	A (Note 3)	Units
V <sub>OH</sub>	Output Voltage HIGH	V <sub>IN</sub> = V <sub>IHA</sub> or V <sub>ILB</sub>	Loading is 50 Ω to -2.0 V	T <sub>A</sub> = -55°C	-1140	-870	mV
				T <sub>A</sub> = +25°C	-1000	-840	
				T <sub>A</sub> = +125°C	-880	-685	
T <sub>A</sub> = -55°C	-1910			-1700			
T <sub>A</sub> = +25°C	-1870			-1665			
T <sub>A</sub> = +125°C	-1815			-1600			
V <sub>OL</sub>	Output Voltage LOW	V <sub>IN</sub> = V <sub>IHA</sub> or V <sub>ILB</sub>	Loading is 50 Ω to -2.0 V	T <sub>A</sub> = -55°C	-1160		mV
				T <sub>A</sub> = +25°C	-1020		
				T <sub>A</sub> = +125°C	-900		
T <sub>A</sub> = -55°C				-1680	mV		
T <sub>A</sub> = +25°C				-1645			
T <sub>A</sub> = +125°C				-1580			
V <sub>OHC</sub>	Output Voltage HIGH	V <sub>IN</sub> = V <sub>IHB</sub> or V <sub>ILA</sub>		T <sub>A</sub> = -55°C	-1160		mV
V <sub>OLC</sub>	Output Voltage LOW			T <sub>A</sub> = +25°C	-1020		
				T <sub>A</sub> = +125°C	-900		
		T <sub>A</sub> = -55°C		-1680	mV		
T <sub>A</sub> = +25°C		-1645					
T <sub>A</sub> = +125°C		-1580					
V <sub>IH</sub>	Input Voltage HIGH	Guaranteed Input Voltage HIGH for All Inputs (Note 4)		T <sub>A</sub> = -55°C	-1285	-870	mV
				T <sub>A</sub> = +25°C	-1145	-840	
				T <sub>A</sub> = +125°C	-1025	-685	
V <sub>IL</sub>	Input Voltage LOW	Guaranteed Input Voltage LOW for All Inputs (Note 4)		T <sub>A</sub> = -55°C	-1910	-1525	mV
				T <sub>A</sub> = +25°C	-1870	-1490	
				T <sub>A</sub> = +125°C	-1815	-1420	
I <sub>IH</sub>	Input Current HIGH	V <sub>IN</sub> = V <sub>IHA</sub>		T <sub>A</sub> = -55°C		220	μA
I <sub>IL</sub>	Input Current LOW Chip Select (CS) All Other Inputs	V <sub>IN</sub> = V <sub>ILB</sub>		T <sub>A</sub> = -55°C	0.5 -50	170	μA
I <sub>EE</sub>	Power Supply Current (Pin 9)	All Inputs and Outputs Open	Am10470A	T <sub>A</sub> = -55°C	-220	-175	mA
				T <sub>A</sub> = +125°C		-160	
			Am10470SA Am10470-15	T <sub>A</sub> = -55°C	-255	-200	

3


\*See the last page of this spec for Group A Subgroup Testing information.

### SWITCHING TEST CIRCUIT



TC000231

### SWITCHING TEST WAVEFORM



TW000310

### KEY TO SWITCHING WAVEFORMS

WAVEFORM	INPUTS	OUTPUTS
	MUST BE STEADY	WILL BE STEADY
	MAY CHANGE FROM H TO L	WILL BE CHANGING FROM H TO L
	MAY CHANGE FROM L TO H	WILL BE CHANGING FROM L TO H
	DON'T CARE; ANY CHANGE PERMITTED	CHANGING; STATE UNKNOWN
	DOES NOT APPLY	CENTER LINE IS HIGH IMPEDANCE "OFF" STATE

KS000010

$R_L = 50 \Omega$  termination of measurement system  
 $C_L = 30 \text{ pF}$  (including stray jig capacitance)

### SWITCHING CHARACTERISTICS (Commercial)\* $V_{EE} = -5.46$ to $-4.94 \text{ V}$ (Note 2)

No.	Parameter Symbol	Parameter Description	Test Conditions	Am10470SA			Am10470A			Units
				Min.	Typ. (Note 1)	Max.	Min.	Typ. (Note 1)	Max.	
<b>READ MODE</b>										
1	$t_{ACS}$	Chip Select Access Time	Measured at 50% of input to 50% of output		6	8		8	10	ns
2	$t_{RCS}$	Chip Select Recovery Time			6	8		8	10	ns
3	$t_{AA}$	Address Access Time			12	15		18	25	ns
<b>WRITE MODE</b>										
4	$t_W$	Write Pulse Width (to Guarantee Writing)	$t_{WSA} = t_W$ (Min.)	15	8		20	10		ns
5	$t_{WSD}$	Data Setup Time Prior to Write		2	0		2	0		ns
6	$t_{WHD}$	Data Hold Time After Write		2	0		2	0		ns
7	$t_{WSA}$	Address Setup Time Prior to Write	$t_W = t_W$ (Min.)	2	0		2	0		ns
8	$t_{WHA}$	Address Hold Time After Write		2	0		2	0		ns
9	$t_{WSCS}$	Chip Select Setup Time Prior to Write	Measured at 50% of input to 50% of output	2			2	0		ns
10	$t_{WHCS}$	Chip Select Hold Time After Write		2	0		2	0		ns
11	$t_{WS}$	Write Disable Time			6	8		8	10	ns
12	$t_{WR}$	Write Recovery Time			6	8		8	10	ns
<b>RISE TIME AND FALL TIME</b>										
	$t_r$	Output Rise Time	Measured between 20% and 80% points		2.5			2.5		ns
	$t_f$	Output Fall Time			2.5			2.5		ns
<b>CAPACITANCE</b>										
	$C_{IN}$	Input Pin Capacitance	Measure with a Pulse Technique on a Sample Basis.		4	5		4	5	pF
	$C_{OUT}$	Output Pin Capacitance			7	8		7	8	


\*See the last page of this spec for Group A Subgroup Testing information.

## SWITCHING CHARACTERISTICS (Military)\*

No.	Parameter Symbol	Parameter Description	Test Conditions	Am10470-15			Am10470SA			Am10470A			Units
				Min.	Typ. (Note 1)	Max.	Min.	Typ. (Note 1)	Max.	Min.	Typ. (Note 1)	Max.	
<b>READ MODE</b>													
1	t <sub>ACS</sub>	Chip Select Access Time	Measured at 50% of input to 50% of output		8	10		8	10		10	15	ns
2	t <sub>RCS</sub>	Chip Select Recovery Time			8	10		8	10		10	15	ns
3	t <sub>AA</sub>	Address Access Time			12	15		17	20		20	30	ns
<b>WRITE MODE</b>													
4	t <sub>W</sub>	Write Pulse Width	t <sub>WSA</sub> = t <sub>WSA</sub> (Min.)	15	10		18	14		22	17		ns
5	t <sub>WSD</sub>	Data Setup Time Prior to Write		3	0		3	0		5	2		ns
6	t <sub>WHD</sub>	Data Hold Time After Write		3	0		3	0		5	2		ns
7	t <sub>WSA</sub>	Address Setup Time Prior to Write	t <sub>W</sub> = t <sub>W</sub> (Min.)	3	0		3	0		5	2		ns
8	t <sub>WHA</sub>	Address Hold Time		3	0		3	0		5	2		ns
9	t <sub>WSCS</sub>	Chip Select Setup Time Prior to Write	Measured at 50% of input to 50% of output	3	0		3	0		5	2		ns
10	t <sub>WHCS</sub>	Chip Select Hold Time After Write		3	0		3	0		5	2		ns
11	t <sub>WS</sub>	Write Disable Time			8	10		8	10		10	12	ns
12	t <sub>WR</sub>	Write Recovery Time		8	10		8	10		10	12	ns	
<b>RISE TIME AND FALL TIME</b>													
	t <sub>r</sub>	Output Rise Time	Measured between 20% and 80% points		2.5			2.5			2.5		ns
	t <sub>f</sub>	Output Fall Time			2.5			2.5			2.5		ns
<b>CAPACITANCE</b>													
	C <sub>IN</sub>	Input Pin Capacitance	Measure with a Pulse Technique on a Sample Basis.		4	5		4	5		4	5	pF
	C <sub>OUT</sub>	Output Pin Capacitance			7	8		7	8		7	8	

\*See the last page of this spec for Group A Subgroup Testing information.

### SWITCHING WAVEFORMS (Cont'd.)




Write Mode

WF001163

3

# SWITCHING WAVEFORMS



WF001173

Read Mode



## GROUP A SUBGROUP TESTING

### DC CHARACTERISTICS

Parameter Symbol	Subgroups
V <sub>OH</sub>	1, 2, 3
V <sub>OL</sub>	1, 2, 3
V <sub>OHC</sub>	1, 2, 3
V <sub>OLC</sub>	1, 2, 3
V <sub>IH</sub>	1, 2, 3
V <sub>IL</sub>	1, 2, 3
I <sub>IH</sub>	1, 2, 3
I <sub>IL</sub>	1, 2, 3
I <sub>EE</sub>	1, 2, 3

### SWITCHING CHARACTERISTICS

No.	Parameter Symbol	Subgroups	No.	Parameter Symbol	Subgroups
1	t <sub>ACS</sub>	9, 10, 11	7	t <sub>WSA</sub>	9, 10, 11
2	t <sub>RCS</sub>	9, 10, 11	8	t <sub>WHA</sub>	9, 10, 11
3	t <sub>AA</sub>	9, 10, 11	9	t <sub>WSCS</sub>	9, 10, 11
4	t <sub>W</sub>	9, 10, 11	10	t <sub>WHCS</sub>	9, 10, 11
5	t <sub>WSD</sub>	9, 10, 11	11	t <sub>WS</sub>	9, 10, 11
6	t <sub>WHD</sub>	9, 10, 11	12	t <sub>WR</sub>	9, 10, 11

### MILITARY BURN-IN

Military burn-in is in accordance with the current revision of MIL-STD-883, Test Method 1015, Conditions A through E. Test conditions are selected at AMD's option.

# Am100474

1024 x 4 IMOX™ ECL Bipolar RAM

PRELIMINARY

## DISTINCTIVE CHARACTERISTICS

- Fast access time (10 ns) — improves system cycle speeds.
- Fully compatible with 100K series ECL logic — no board changes required.
- Enhanced output voltage level compensation providing 6X (improvement in)  $V_{OL}$  and  $V_{OH}$  stability over supply and temperature ranges.
- Internally voltage-compensated providing flat AC performance.
- Emitter follower outputs — easy wire-ORing
- Power dissipation decreases with increasing temperature.

## GENERAL DESCRIPTION

The Am100474-10, Am100474-15 and Am100474-25 are fully decoded 4096-bit ECL RAMs, organized 1024 words by 4 bits. Word selection is achieved by means of a 10-bit address,  $A_0$  through  $A_9$ . Easy memory expansion is provided by an active LOW chip select ( $\overline{CS}$ ) input and unterminated OR-tieable emitter follower outputs.


An active LOW write enable ( $\overline{WE}$ ) controls the write/read operation of the memory. When the chip select and write

enable lines are LOW, the data inputs ( $D_1 - D_4$ ) are written into the addressed memory word.

Reading is performed with the chip select line LOW and the write enable line HIGH. The information stored in the addressed word is read out on the noninverting outputs,  $O_1 - O_4$ .

During the writing operation, or when the chip select line is HIGH, the output of the memory goes to a LOW state.

## BLOCK DIAGRAM



## MODE SELECT TABLE

Input			Output	Mode
$\overline{CS}$	$\overline{WE}$	$D_{IN}$	$D_{OUT}$	
H	X	X	L	Not Selected
L	L	L	L	Write "0"
L	L	H	L	Write "1"
L	H	X	$D_{OUT}$	Read

H = HIGH  
L = LOW  
X = Don't Care

## PRODUCT SELECTOR GUIDE

### Highlights of Key Performance Parameters (Commercial)

Part Number	Am100474-10	Am100474-15	Am100474-25
Address Access Time ( $t_{AA}$ )	10 ns	15 ns	25 ns
Write Pulse Width ( $t_W$ )	12 ns	15 ns	25 ns
Write Recovery ( $t_{WR}$ )	14 ns	17 ns	27 ns
Chip Select Access/ Recovery and Write Disable Times ( $t_{ACS}$ , $t_{DCS}$ , $t_{WS}$ )	8 ns	8 ns	10 ns
Power Supply ( $I_{EE}$ )	230 mA	200 mA	200 mA


Publication # 03232  
Rev. D  
Amendment /0  
Issue Date: May 1986

## CONNECTION DIAGRAMS


### Top View

DIP

Flatpak



CD000940




CD006022

Note: Pin 1 is marked for orientation.

\*Preliminary. Subject to Change.

3

### LOGIC SYMBOL\*



LS000262

VCC = Pin 6  
VCCA = Pin 7  
VEE = Pin 18  
NC = Pin 16


\*Pin numbers apply to DIP.

# ORDERING INFORMATION

## Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:

- A. Device Number**
- B. Speed Option** (if applicable)
- C. Package Type**
- D. Temperature Range**
- E. Optional Processing**



\*Preliminary. Subject to Change.

Valid Combinations	
AM100474-10	DC, DCB FC, FCB
AM100474-15	
AM100474-25	

### Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

## ABSOLUTE MAXIMUM RATINGS

Storage Temperature ..... -65 to +150°C  
 Case Temperature with  
 Power Applied ..... -55 to +125°C  
 V<sub>EE</sub> Pin Potential to  
 GND Pin ..... -7.0 V to +0.5 V  
 Input Voltage (DC) ..... V<sub>EE</sub> to +0.5 V  
 Output Current (DC Output HIGH) ..... -30 mA to +0.1 mA

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

## OPERATING RANGES

Commercial (C) Devices (Note 2)  
 Temperature ..... 0 to +85°C  
 Supply Voltage ..... -5.7 V to -4.2 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

## DC CHARACTERISTICS (V<sub>EE</sub> = -4.5 V, V<sub>CC</sub> = GND (Note 2))

Parameter Symbol	Parameter Description	Test Conditions (Note 2)	B (Note 3)	Typ. (Note 1)	A (Note 3)	Units
V <sub>OH</sub>	Output Voltage HIGH	V <sub>IN</sub> = V <sub>IHA</sub> or V <sub>ILB</sub>	-1025		-880	mV
V <sub>OL</sub>	Output Voltage LOW		-1810		-1620	mV
V <sub>OHC</sub>	Output Voltage HIGH	V <sub>IN</sub> = V <sub>IHB</sub> or V <sub>ILA</sub>	-1035			mV
V <sub>OLC</sub>	Output Voltage LOW				-1610	mV
V <sub>IH</sub>	Input Voltage HIGH	Guaranteed Input Voltage HIGH for All Inputs (Note 4)	-1165		-880	mV
V <sub>IL</sub>	Input Voltage LOW	Guaranteed Input Voltage LOW for All Inputs (Note 4)	-1810		-1475	mV
I <sub>IH</sub>	Input Current HIGH	V <sub>IN</sub> = V <sub>IHA</sub>			220	μA
I <sub>IL</sub>	Input Current LOW Chip Select (CS)	V <sub>IN</sub> = V <sub>ILB</sub>	0.5		170	μA
	All Other Inputs		-50			
I <sub>EE</sub>	Power Supply Current (Pin 18)	All Inputs and Outputs Open	Am100474-10	-230		mA
			Am100474-15/-25	-200		

Notes: 1. Typical values are:

V<sub>EE</sub> = -4.5 V, V<sub>CC</sub> = V<sub>CCA</sub> = GND, T<sub>A</sub> = 25°C

2. Output Load = 50 Ω and 30 pF to -2.0 V, T = T<sub>A</sub> = 0 to +85°C for DIPs. Guaranteed with transverse air flow exceeding 400 linear F.P.M. and 2-minute warm-up period. Approximate resistance values of the package are:

θ<sub>JA</sub> (Junction-to-Ambient) = 90°C/Watt (still air)

θ<sub>JA</sub> (Junction-to-Ambient) = 50°C/Watt (at 400 F.P.M. air flow)

T = T<sub>C</sub> = 0 to +85°C for Flatpak and LCC packages

θ<sub>JC</sub> (Junction-to-Case) = 25°C/Watt

3. Definition of symbols and terms used in this product specification: The relative values of the specified conditions and limits will be referenced to an algebraic scale. The extremities of the scale are: "A" the value closest to positive infinity, "B" the value closest to negative infinity.


4. These are absolute voltages with respect to device ground pin and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.

3

**SWITCHING CHARACTERISTICS**  $V_{EE} = -4.8$  to  $-4.2$  V,  $V_{CC} = \text{GND}$  (Note 2)

No.	Parameter Symbol	Parameter Description	Test Conditions	Am100474-10			Am100474-15			Am100474-25			Units
				Min.	Typ. (Note 1)	Max.	Min.	Typ. (Note 1)	Max.	Min.	Typ. (Note 1)	Max.	
<b>READ MODE</b>													
1	$t_{ACS}$	Chip Select Access Time	Measured at 50% of input to 50% of output			8			8			10	ns
2	$t_{RCS}$	Chip Select Recovery Time				8			8			10	ns
3	$t_{AA}$	Address Access Time				10			15			25	ns
<b>WRITE MODE</b>													
4	$t_W$	Write Pulse Width (to Guarantee Writing)	$t_{WSA} = t_W$ (Min.)	12			15			25			ns
5	$t_{WSD}$	Data Setup Time Prior to Write		2			2			2			ns
6	$t_{WHD}$	Data Hold Time After Write		2			2			2			ns
7	$t_{WSA}$	Address Setup Time Prior to Write	$t_W = t_W$ (Min.)	2			2			2			ns
8	$t_{WHA}$	Address Hold Time After Write		2			2			2			ns
9	$t_{WSCS}$	Chip Select Setup Time Prior to Write		2			2			2			ns
10	$t_{WHCS}$	Chip Select Hold Time After Write	Measured at 50% of input to 50% of output	2			2			2			ns
11	$t_{WS}$	Write Disable Time				8			8			10	ns
12	$t_{WR}$	Write Recovery Time				14			17			27	ns
<b>RISE TIME AND FALL TIME</b>													
13	$t_r$	Output Rise Time	Measured between 20% and 80% points		2.5			2.5			2.5		ns
14	$t_f$	Output Fall Time			2.5			2.5			2.5		ns
<b>CAPACITANCE</b>													
15	$C_{IN}$	Input Pin Capacitance	Measured with a pulse technique on sample basis		4			4			4		pF
16	$C_{OUT}$	Output Pin Capacitance			7			7			7		pF


**SWITCHING WAVEFORMS (Cont'd.)**



**Read Mode**

WF001173

## SWITCHING WAVEFORMS



WF001163


Write Mode

3


### SWITCHING TEST CIRCUIT

### SWITCHING TEST WAVEFORM

### KEY TO SWITCHING WAVEFORMS



TC000225



TW000310

WAVEFORM	INPUTS	OUTPUTS
	MUST BE STEADY	WILL BE STEADY
	MAY CHANGE FROM H TO L	WILL BE CHANGING FROM H TO L
	MAY CHANGE FROM L TO H	WILL BE CHANGING FROM L TO H
	DON'T CARE: ANY CHANGE PERMITTED	CHANGING: STATE UNKNOWN
	DOES NOT APPLY	CENTER LINE IS HIGH IMPEDANCE "OFF" STATE

KS000010

$R_L = 50 \Omega$  termination of measurement system  
 $C_L = 30 \text{ pF}$  (including stray jig capacitance)

# Am10474

1024 x 4 IMOX™ ECL Bipolar RAM

PRELIMINARY

## DISTINCTIVE CHARACTERISTICS

- Fast access time (10 ns) improves system cycle speeds.
- Fully compatible with standard voltage-compensated 10K series ECL — no board changes required.
- Enhanced output voltage level compensation providing 6X improvement in  $V_{OL}$  and  $V_{OH}$  stability over supply and temperature ranges.
- Internally voltage-compensated providing flat AC performance.
- Emitter follower outputs — easy wire-ORing
- Power dissipation decreases with increasing temperature.

## GENERAL DESCRIPTION

The Am10474-10, Am10474-15 and Am10474-25 are fully decoded 4096-bit ECL RAMs, organized 1024 words by 4 bits. Word selection is achieved by means of a 10-bit address,  $A_0$  through  $A_9$ . Easy memory expansion is provided by an active LOW chip select ( $\overline{CS}$ ) input and an unterminated OR-tieable emitter follower output.


An active LOW write enable ( $\overline{WE}$ ) controls the write/read operation of the memory. When the chip select and write

enable lines are LOW, the data inputs ( $D_1 - D_4$ ) are written into the addressed memory word.

Reading is performed with the chip select line LOW and the write enable line HIGH. The information stored in the addressed word is read out on the noninverting outputs,  $O_1 - O_4$ .

During the writing operation, or when the chip select line is HIGH, the output of the memory goes to a LOW state.

## BLOCK DIAGRAM



## MODE SELECT TABLE

Input			Output	Mode
$\overline{CS}$	$\overline{WE}$	$D_{IN}$	$D_{OUT}$	
H	X	X	L	Not Selected
L	L	L	L	Write "0"
L	L	H	L	Write "1"
L	H	X	$D_{OUT}$	Read

H = HIGH  
L = LOW  
X = Don't Care

## PRODUCT SELECTOR GUIDE


### Highlights of Key Performance Parameters (Commercial)

Part Number	Am10474-10	Am10474-15	Am10474-25
Address Access Time ( $t_{AA}$ )	10 ns	15 ns	25 ns
Write Pulse Width ( $t_W$ )	12 ns	15 ns	25 ns
Write Recovery ( $t_{WR}$ )	14 ns	17 ns	27 ns
Chip Select Access/ Recovery and Write Disable Times ( $t_{ACS}$ , $t_{RCS}$ , $t_{WS}$ )	8 ns	8 ns	10 ns
Power Supply ( $I_{EE}$ )	230 mA	200 mA	200 mA




## CONNECTION DIAGRAM

Top View



## LOGIC SYMBOL



VCCA = Pin 1  
VCC = Pin 24  
VEE = Pin 12  
NC = Pin 10

Note: Pin 1 is marked for orientation.


3

## ORDERING INFORMATION

### Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:

- A. Device Number**
- B. Speed Option** (if applicable)
- C. Package Type**
- D. Temperature Range**
- E. Optional Processing**



Valid Combinations	
AM10474-10	DC, DCB
AM10474-15	
AM10474-25	

### Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

## ABSOLUTE MAXIMUM RATINGS

Storage Temperature ..... -65 to +150°C  
 Case Temperature with  
 Power Applied ..... -55 to +125°C  
 $V_{EE}$  Pin Potential to GND Pin ..... -7.0 V to +0.5 V  
 Input Voltage (DC) .....  $V_{EE}$  to +0.5 V  
 Output Current (DC Output HIGH) ..... -30 mA to +0.1 mA

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

## OPERATING RANGES

Commercial (C) Devices (Note 2)  
 Temperature ..... 0 to +75°C  
 Supply Voltage ..... -5.46 V to -4.94 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

## DC CHARACTERISTICS (Commercial) $V_{EE} = -5.2$ V, $V_{CC} = \text{GND}$ (Note 2)

Parameter Symbol	Parameter Description	Test Conditions (Note 2)		B (Note 3)	Typ. (Note 1)	A (Note 3)	Units
$V_{OH}$	Output Voltage HIGH	$V_{IN} = V_{IHA}$ or $V_{ILB}$	Loading is 50 $\Omega$ to -2.0 V	$T = 0^\circ\text{C}$	-1000	-840	mV
				$T = +25^\circ\text{C}$	-960	-810	
				$T = +75^\circ\text{C}$	-900	-720	
$V_{OL}$	Output Voltage LOW	$V_{IN} = V_{IHA}$ or $V_{ILB}$	Loading is 50 $\Omega$ to -2.0 V	$T = 0^\circ\text{C}$	-1870	-1665	mV
				$T = +25^\circ\text{C}$	-1850	-1650	
				$T = +75^\circ\text{C}$	-1830	-1625	
$V_{OHC}$	Output Voltage HIGH	$V_{IN} = V_{IHB}$ or $V_{ILA}$	Loading is 50 $\Omega$ to -2.0 V	$T = 0^\circ\text{C}$	-1020		mV
				$T = +25^\circ\text{C}$	-980		
				$T = +75^\circ\text{C}$	-920		
$V_{OLC}$	Output Voltage LOW	$V_{IN} = V_{IHB}$ or $V_{ILA}$	Loading is 50 $\Omega$ to -2.0 V	$T = 0^\circ\text{C}$		-1645	mV
				$T = +25^\circ\text{C}$		-1630	
				$T = +75^\circ\text{C}$		-1605	
$V_{IH}$	Input Voltage HIGH	Guaranteed Input Voltage HIGH for All Inputs (Note 4)	Loading is 50 $\Omega$ to -2.0 V	$T = 0^\circ\text{C}$	-1145	-840	mV
				$T = +25^\circ\text{C}$	-1105	-810	
				$T = +75^\circ\text{C}$	-1045	-720	
$V_{IL}$	Input Voltage LOW	Guaranteed Input Voltage LOW for All Inputs (Note 4)	Loading is 50 $\Omega$ to -2.0 V	$T = 0^\circ\text{C}$	-1870	-1490	mV
				$T = +25^\circ\text{C}$	-1850	-1475	
				$T = +75^\circ\text{C}$	-1830	-1450	
$I_{IH}$	Input Current HIGH	$V_{IN} = V_{IHA}$	Loading is 50 $\Omega$ to -2.0 V	$T = 0$ to $+75^\circ\text{C}$		220	$\mu\text{A}$
$I_{IL}$	Input Current LOW Chip Select (CS)	$V_{IN} = V_{ILB}$		$T = 0$ to $+75^\circ\text{C}$	0.5	170	$\mu\text{A}$
	All Other Inputs		$T = 0$ to $+75^\circ\text{C}$	-50			
$I_{EE}$	Power Supply Current (Pin 12)	All Inputs and Outputs Open	Loading is 50 $\Omega$ to -2.0 V	$T = 0$ to $+75^\circ\text{C}$	Am10474-10	-230	mA
					Am10474-15/-25	-200	

### Notes:


- Typical values are:  
 $V_{EE} = -5.2$  V,  $V_{CC} = V_{CCA} = \text{GND}$ ,  $T_A = 25^\circ\text{C}$
- Output Load = 50  $\Omega$  and 30 pF to -2.0 V,  $T = T_A = 0$  to  $+75^\circ\text{C}$  for DIPs. Guaranteed with transverse air flow exceeding 400 linear F.P.M. and 2-minute warm-up period. Approximate thermal resistance values of the package are:  
 $\theta_{JA}$  (Junction-to-Ambient) = 90°C/Watt (still air)  
 $\theta_{JA}$  (Junction-to-Ambient) = 50°C/Watt (at 400 F.P.M. air flow)  
 $T = T_C = 0$  to  $+75^\circ\text{C}$  for Flatpak and LCC packages  
 $\theta_{JC}$  (Junction-to-Case) = 25°C/Watt
- Definition of symbols and terms used in this product specification: The relative values of the specified conditions and limits will be referenced to an algebraic scale. The extremities of the scale are: "A" the value closest to positive infinity, "B" the value closest to negative infinity.
- These are absolute voltages with respect to device ground pin and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.
- Operating specification with adequate time for temperature stabilization and transverse air flow exceeding 400 linear feet per minute. Conformance testing performed  $\theta = 25^\circ\text{C}/\text{w}$  (approximately)

**SWITCHING CHARACTERISTICS (Commercial)  $V_{EE} = -5.46$  V to  $-4.94$  V,  $V_{CC} =$  GND (Note 2)**

No.	Parameter Symbol	Parameter Description	Test Conditions	Am10474-10			Am10474-15			Am10474-25			Units
				Min.	Typ. (Note 1)	Max.	Min.	Typ. (Note 1)	Max.	Min.	Typ. (Note 1)	Max.	
<b>READ MODE</b>													
1	$t_{ACS}$	Chip Select Access Time	Measured at 50% of input to 50% of output			8			8			10	ns
2	$t_{RCS}$	Chip Select Recovery Time				8			8			10	ns
3	$t_{AA}$	Address Access Time				10			15			25	ns
<b>WRITE MODE</b>													
4	$t_W$	Write Pulse Width (to Guarantee Writing)	$t_{WSA} = t_{WSA}(\text{Min.})$	12			15			25			ns
5	$t_{WSD}$	Data Setup Time Prior to Write		2			2			2			ns
6	$t_{WHD}$	Data Hold Time After Write		2			2			2			ns
7	$t_{WSA}$	Address Setup Time Prior to Write	$t_W = t_W(\text{Min.})$	2			2			2			ns
8	$t_{WHA}$	Address Hold Time After Write		2			2			2			ns
9	$t_{WSCS}$	Chip Select Setup Time Prior to Write	Measured at 50% of input to 50% of output	2			2			2			ns
10	$t_{WHCS}$	Chip Select Hold Time After Write		2			2			2			ns
11	$t_{WS}$	Write Disable Time				8			8			10	ns
12	$t_{WR}$	Write Recovery Time			14			17			27	ns	
<b>RISE TIME AND FALL TIME</b>													
13	$t_r$	Output Rise Time	Measured between 20% and 80% points		2.5			2.5			2.5		ns
14	$t_f$	Output Fall Time			2.5			2.5			2.5		ns
<b>CAPACITANCE</b>													
15	$C_{IN}$	Input Pin Capacitance	Measured with a pulse technique on sample basis		4			4			4		pF
16	$C_{OUT}$	Output Pin Capacitance			7			7			7		

3


**SWITCHING WAVEFORMS (Cont'd.)**



**Read Mode**

WF001173


## SWITCHING WAVEFORMS



WF001163


Write Mode

### SWITCHING TEST CIRCUIT



TC000224

### SWITCHING TEST WAVEFORM



TW00052M

### KEY TO SWITCHING WAVEFORM

WAVEFORM	INPUTS	OUTPUTS
	MUST BE STEADY	WILL BE STEADY
	MAY CHANGE FROM H TO L	WILL BE CHANGING FROM H TO L
	MAY CHANGE FROM L TO H	WILL BE CHANGING FROM L TO H
	DON'T CARE: ANY CHANGE PERMITTED	CHANGING: STATE UNKNOWN
	DOES NOT APPLY	CENTER LINE IS HIGH IMPEDANCE "OFF" STATE

KS000010

$R_L = 50 \Omega$  termination of measurement system  
 $C_L = 30 pF$  (including stray jig capacitance)

# Am100480

16,384 x 1 IMOX™ ECL Bipolar RAM

PRELIMINARY

Am100480

## DISTINCTIVE CHARACTERISTICS

- Fast access time (15 ns) — improves system cycle speeds.
- Enhanced output voltage level compensation providing 6X (improvement in)  $V_{OL}$  and  $V_{OH}$  stability over supply and temperature ranges.
- Internally voltage and temperature compensated providing flat AC performance.
- Fully compatible with 100K series ECL logic — no board changes required.
- Emitter follower outputs — easy wire-ORing
- Power dissipation decreases with increasing temperature.

## GENERAL DESCRIPTION

The Am100480-15 and Am100480-25 are fully decoded 16,384-bit ECL RAMs organized 16,384 words by one bit. Bit selection is achieved by means of a 14-bit address,  $A_0$  through  $A_{13}$ . Easy memory expansion is provided by an active LOW chip select ( $\overline{CS}$ ) input and an unterminated OR tieable emitter follower output.

An active LOW write enable ( $\overline{WE}$ ) controls the write/read operation of the memory. When the chip select and write


enable lines are LOW, the data input ( $D_{IN}$ ) is written into the addressed memory word.

Reading is performed with the chip select line LOW and the write enable line HIGH. The information stored in the addressed bit is read out on the noninverting output ( $D_{OUT}$ ).

During the writing operation, or when the chip select line is HIGH, the output of the memory goes to a LOW state.

3

## BLOCK DIAGRAM



## MODE SELECT TABLE

Input			Output	Mode
$\overline{CS}$	$\overline{WE}$	$D_{IN}$	$D_{OUT}$	
H	X	X	L	Not Selected
L	L	L	L	Write "0"
L	L	H	L	Write "1"
L	H	X	$D_{OUT}$	Read

H = HIGH  
L = LOW  
X = Don't Care



BD000661

## PRODUCT SELECTOR GUIDE

### Highlights of Key Performance Parameters (Commercial)


Part Number	Am100480-15	Am100480-25
Address Access Time ( $t_{AA}$ )	15 ns	25 ns
Write Pulse Width ( $t_W$ )	15 ns	25 ns
Write Recovery ( $t_{WR}$ )	18 ns	20 ns
Chip Select Access/ Recovery and Write Disable Times ( $t_{ACS}$ , $t_{RCS}$ , $t_{WS}$ )	8 ns	10 ns
Power Supply ( $I_{EE}$ )	220 mA	200 mA

## CONNECTION DIAGRAMS Top View



Note: Pin 1 is marked for orientation.

## LOGIC SYMBOL




V<sub>CC</sub> = Pin 20  
V<sub>EE</sub> = Pin 10

## ORDERING INFORMATION Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:

- A. Device Number**
- B. Speed Option (if applicable)**
- C. Package Type**
- D. Temperature Range**
- E. Optional Processing**



### Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released valid combinations, and to obtain additional data on AMD's standard military grade products.

Valid Combinations	
AM100480-15	DC, DCB
AM100480-25	FC, FCB

## ABSOLUTE MAXIMUM RATINGS

Storage Temperature ..... -65 to +150°C  
 Case Temperature with  
 Power Applied ..... -55 to +125°C  
 $V_{EE}$  Pin Potential to GND Pin ..... -7.0 V to +0.5 V  
 Input Voltage (DC) .....  $V_{EE}$  to +0.5 V  
 Output Current (DC Output HIGH) ..... -30 mA to +0.1 mA

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

## OPERATING RANGES

Commercial (C) Devices (Note 2)  
 Temperature ..... 0 to +85°C  
 Supply Voltage ..... -5.7 V to -4.2 V  
 Operating ranges define those limits between which the functionality of the device is guaranteed.

## DC CHARACTERISTICS $V_{EE} = -4.5$ V, $V_{CC} = \text{GND}$ (Note 2)

Parameter Symbol	Parameter Description	Test Conditions (Note 2)		B (Note 3)	Typ. (Note 1)	A (Note 3)	Units
$V_{OH}$	Output Voltage HIGH	$V_{IN} = V_{IHA}$ or $V_{ILB}$	Loading is 50 $\Omega$ to -2.0 V	-1025	-955	-880	mV
$V_{OL}$	Output Voltage LOW			-1810	-1715	-1620	mV
$V_{OHC}$	Output Voltage HIGH	$V_{IN} = V_{IHB}$ or $V_{ILA}$		-1035			mV
$V_{OLC}$	Output Voltage LOW					-1610	mV
$V_{IH}$	Input Voltage HIGH	Guaranteed Input Voltage HIGH for All Inputs (Note 4)		-1165		-880	mV
$V_{IL}$	Input Voltage LOW	Guaranteed Input Voltage LOW for All Inputs (Note 4)		-1810		-1475	mV
$I_{IH}$	Input Current HIGH	$V_{IN} = V_{IHA}$				220	$\mu\text{A}$
$I_{IL}$	Input Current LOW Chip Select (CS)	$V_{IN} = V_{ILB}$		0.5		170	$\mu\text{A}$
	All Other Inputs			-50			
$I_{EE}$	Power Supply Current (Pin 10)	All Inputs and Outputs Open	Am100480-15	-220			mA
			Am100480-25	-200			

Notes: 1. Typical values are:

$V_{EE} = -4.5$  V,  $V_{CC} = \text{GND}$ ,  $T_A = 25^\circ\text{C}$

2. Output Load = 50  $\Omega$  and 30 pF to -2.0 V,  $T_A = 0$  to +85°C for DIPs. Guaranteed with transverse air flow exceeding 400 linear F.P.M. and 2-minute warm-up period. Approximate resistance values of the package are:

$\theta_{JA}$  (Junction-to-Ambient) = 90°C/Watt (still air)

$\theta_{JA}$  (Junction-to-Ambient) = 50°C/Watt (at 400 F.P.M. air flow)

$T_C = 0$  to +85°C for Flatpak and LCC packages

$\theta_{JC}$  (Junction-to-Case) = 25°C/Watt

3. Definition of symbols and terms used in this product specification: The relative values of the specified conditions and limits will be referenced to an algebraic scale. The extremities of the scale are: "A" the value closest to positive infinity, "B" the value closest to negative infinity.


4. These are absolute voltages with respect to device ground pin and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.

3

**SWITCHING CHARACTERISTICS**  $V_{EE} = -4.8 \text{ V to } -4.2 \text{ V}$ ,  $V_{CC} = \text{GND}$  (Note 2)

No.	Parameter Symbol	Parameter Description	Test Conditions	Am100480-15			Am100480-25			Units
				Min.	Typ. (Note 1)	Max.	Min.	Typ. (Note 1)	Max.	
<b>READ MODE</b>										
1	$t_{ACS}$	Chip Select Access Time	Measured at 50% of input to 50% of output			8			10	ns
2	$t_{RCS}$	Chip Select Recovery Time				8			10	
3	$t_{AA}$	Address Access Time				15			25	
<b>WRITE MODE</b>										
4	$t_W$	Write Pulse Width (to Guarantee Writing)	$t_{WSA} = t_{WSA} (\text{Min.})$	15			25			ns
5	$t_{WSD}$	Data Setup Time Prior to Write		2			5			ns
6	$t_{WHD}$	Data Hold Time After Write		3			5			ns
7	$t_{WSA}$	Address Setup Time Prior to Write	$t_W = t_W (\text{Min.})$	2			5			ns
8	$t_{WHA}$	Address Hold Time After Write		3			5			ns
9	$t_{WSCS}$	Chip Select Setup Time Prior to Write	Measured at 50% of input to 50% of output	2			5			ns
10	$t_{WHCS}$	Chip Select Hold Time After Write		3			5			ns
11	$t_{WS}$	Write Disable Time				8			10	ns
12	$t_{WR}$	Write Recovery Time			18			20	ns	
<b>RISE TIME AND FALL TIME</b>										
13	$t_r$	Output Rise Time	Measured between 20% and 80% points		2.5			2.5		ns
14	$t_f$	Output Fall Time			2.5			2.5		
<b>CAPACITANCE</b>										
15	$C_{IN}$	Input Pin Capacitance	Measure with a pulse technique on sample basis		4			4		pF
16	$C_{OUT}$	Output Pin Capacitance			7			7		

**SWITCHING WAVEFORMS (Cont'd.)**




**Read Mode**

WF001173



## SWITCHING WAVEFORMS



WF001163


Write Mode

3


### SWITCHING TEST CIRCUIT

### SWITCHING TEST WAVEFORM

### KEY TO SWITCHING WAVEFORMS



TC000223



TW000310

WAVEFORM	INPUTS	OUTPUTS
	MUST BE STEADY	WILL BE STEADY
	MAY CHANGE FROM H TO L	WILL BE CHANGING FROM H TO L
	MAY CHANGE FROM L TO H	WILL BE CHANGING FROM L TO H
	DON'T CARE; ANY CHANGE PERMITTED	CHANGING; STATE UNKNOWN
	DOES NOT APPLY	CENTER LINE IS HIGH IMPEDANCE "OFF" STATE

KS000010

$R_L = 50 \Omega$  termination of measurement system  
 $C_L = 30 \text{ pF}$  (including stray jig capacitance)

# Am10480

16,384 x 1 IMOX™ ECL Bipolar RAM

PRELIMINARY

Am10480

## DISTINCTIVE CHARACTERISTICS

- Fast access time (15 ns) — improves system cycle speeds.
- Fully compatible with standard voltage compensated 10K series ECL — no board changes required.
- Internally voltage compensated providing flat AC performance.
- Enhanced output voltage level compensation providing 6X improvement in  $V_{OL}$  and  $V_{OH}$  stability over supply and temperature ranges.
- Emitter follower outputs — easy wire-ORing
- Power dissipation decreases with increasing temperature.

## GENERAL DESCRIPTION

The Am10480-15 and Am10480-25 are fully decoded 16,384-bit ECL RAMs organized 16,384 words by one bit. Bit selection is achieved by means of a 14-bit address,  $A_0$  through  $A_{13}$ . Easy memory expansion is provided by an active LOW chip select ( $\overline{CS}$ ) input and an unterminated OR tieable emitter follower output.


An active LOW write enable ( $\overline{WE}$ ) controls the write/read operation of the memory. When the chip select and write

enable lines are LOW, the data input ( $D_{IN}$ ) is written into the addressed memory word.

Reading is performed with the chip select line LOW and the write enable line HIGH. The information stored in the addressed bit is read out on the noninverting output ( $D_{OUT}$ ).

During the writing operation, or when the chip select line is HIGH, the output of the memory goes to a LOW state.

## BLOCK DIAGRAM



## MODE SELECT TABLE

Input			Output		Mode
$\overline{CS}$	$\overline{WE}$	$D_{IN}$	$D_{OUT}$		
H	X	X	L		Not Selected
L	L	L	L		Write "0"
L	L	H	L		Write "1"
L	H	X	$D_{OUT}$		Read

H = HIGH  
L = LOW  
X = Don't Care

BD000661


## PRODUCT SELECTOR GUIDE

### Highlights of Key Performance Parameters (Commercial)


Part Number	Am10480-15	Am10480-25
Address Access Time ( $t_{AA}$ )	15 ns	25 ns
Write Pulse Width ( $t_W$ )	15 ns	25 ns
Write Recovery ( $t_{WR}$ )	18 ns	20 ns
Chip Select Access/Recovery and Write Disable Times ( $t_{ACS}$ , $t_{RCS}$ , $t_{WS}$ )	8 ns	10 ns
Power Supply ( $I_{EE}$ )	220 mA	200 mA

### CONNECTION DIAGRAM

Top View



### LOGIC SYMBOL



VCC = Pin 20  
VEE = Pin 10

Note: Pin 1 is marked for orientation.


3

### ORDERING INFORMATION

#### Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:

- A. Device Number**
- B. Speed Option** (if applicable)
- C. Package Type**
- D. Temperature Range**
- E. Optional Processing**



Valid Combinations	
AM10480-15	DC, DCB
AM10480-25	

#### Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

## ABSOLUTE MAXIMUM RATINGS

Storage Temperature ..... -65 to +150°C  
 Case Temperature with  
 Power Applied ..... -55 to +125°C  
 $V_{EE}$  Pin Potential to GND Pin ..... -7.0 V to +0.5 V  
 Input Voltage (DC) .....  $V_{EE}$  to +0.5 V  
 Output Current (DC Output HIGH) ..... -30 mA to +0.1 mA

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

## OPERATING RANGES

Commercial (C) Devices (Note 2)  
 Temperature ..... 0 to +75°C  
 Supply Voltage ..... -5.46 V to -4.94 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

## DC CHARACTERISTICS (Commercial) $V_{EE} = -5.2$ V, $V_{CC} = \text{GND}$ (Note 2)

Parameter Symbol	Parameter Description	Test Conditions (Note 2)		B (Note 3)	Typ. (Note 1)	A (Note 3)	Units
$V_{OH}$	Output Voltage HIGH	$V_{IN} = V_{IH}$ or $V_{IL}$	Loading is 50 $\Omega$ to -2.0 V	$T = 0^\circ\text{C}$	-1000	-840	mV
				$T = +25^\circ\text{C}$	-960	-810	
				$T = +75^\circ\text{C}$	-900	-720	
$V_{OL}$	Output Voltage LOW			$T = 0^\circ\text{C}$	-1870	-1665	mV
				$T = +25^\circ\text{C}$	-1850	-1650	
				$T = +75^\circ\text{C}$	-1830	-1625	
$V_{OHC}$	Output Voltage HIGH	$V_{IN} = V_{IH}$ or $V_{IL}$	Loading is 50 $\Omega$ to -2.0 V	$T = 0^\circ\text{C}$	-1020		mV
				$T = +25^\circ\text{C}$	-980		
				$T = +75^\circ\text{C}$	-920		
$V_{OLC}$	Output Voltage LOW			$T = 0^\circ\text{C}$		-1645	mV
				$T = +25^\circ\text{C}$		-1630	
				$T = +75^\circ\text{C}$		-1605	
$V_{IH}$	Input Voltage HIGH	Guaranteed Inputs Voltage HIGH for All Inputs (Note 4)		$T = 0^\circ\text{C}$	-1145	-840	mV
		$T = +25^\circ\text{C}$	-1105	-810			
		$T = +75^\circ\text{C}$	-1045	-720			
$V_{IL}$	Input Voltage LOW	Guaranteed Input Voltage LOW for All Inputs (Note 4)		$T = 0^\circ\text{C}$	-1870	-1490	mV
		$T = +25^\circ\text{C}$	-1850	-1475			
		$T = +75^\circ\text{C}$	-1830	-1450			
$I_{IH}$	Input Current HIGH	$V_{IN} = V_{IH}$		$T = 0$ to $+75^\circ\text{C}$		220	$\mu\text{A}$
$I_{IL}$	Input Current LOW Chip Select (CS)	$V_{IN} = V_{IL}$		$T = 0$ to $+75^\circ\text{C}$	0.5	170	$\mu\text{A}$
	All Other Inputs				-50		
$I_{EE}$	Power Supply Current (Pin 10)	All Inputs and Outputs Open	Am10480-15	$T = 0$ to $+75^\circ\text{C}$	-220		mA
			Am10480-25		-200		

Notes: 1. Typical values are:

$V_{EE} = -5.2$  V,  $V_{CC} = \text{GND}$ ,  $T_A = 25^\circ\text{C}$

2. Output Load = 50  $\Omega$  and 30 pF to -2.0 V,  $T = T_A = 0$  to  $+75^\circ\text{C}$  for DIPs. Guaranteed with transverse air flow exceeding 400 linear F.P.M. and 2-minute warm-up period. Approximate thermal resistance values of the package are:

$\theta_{JA}$  (Junction-to-Ambient) =  $90^\circ\text{C}/\text{Watt}$  (still air)

$\theta_{JA}$  (Junction-to-Ambient) =  $50^\circ\text{C}/\text{Watt}$  (at 400 F.P.M. air flow)

$T = T_C = 0$  to  $+75^\circ\text{C}$  for Flatpak and LCC packages  $\theta_{JC}$  (Junction-to-Case) =  $25^\circ\text{C}/\text{Watt}$

3. Definition of symbols and terms used in this product specification: The relative values of the specified conditions and limits will be referenced to an algebraic scale. The extremities of the scale are: "A" the value closest to positive infinity, "B" the value closest to negative infinity.


4. These are absolute voltages with respect to device ground pin and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.

**SWITCHING CHARACTERISTICS (Commercial)  $V_{EE} = -5.46$  to  $-4.94$  V,  $V_{CC} = \text{GND}$  (Note 2)**

No.	Parameter Symbol	Parameter Description	Test Conditions	Am10480-15			Am10480-25			Units
				Min.	Typ. (Note 1)	Max.	Min.	Typ. (Note 1)	Max.	
<b>READ MODE</b>										
1	$t_{ACS}$	Chip Select Access Time	Measured at 50% of input to 50% of output			8			10	ns
2	$t_{RCS}$	Chip Select Recovery Time				8			10	
3	$t_{AA}$	Address Access Time				15			25	
<b>WRITE MODE</b>										
4	$t_W$	Write Pulse Width (to Guarantee Writing)	$t_{WSA} = t_{WSA} (\text{Min.})$	15			25			ns
5	$t_{WSD}$	Data Setup Time Prior to Write		2			5			ns
6	$t_{WHD}$	Data Hold Time After Write		3			5			ns
7	$t_{WSA}$	Address Setup Time Prior to Write	$t_W = t_W (\text{Min.})$	2			5			ns
8	$t_{WHA}$	Address Hold Time After Write		3			5			ns
9	$t_{WSCS}$	Chip Select Setup Time Prior to Write	Measured at 50% of input to 50% of output	2			5			ns
10	$t_{WHCS}$	Chip Select Hold Time After Write		3			5			ns
11	$t_{WS}$	Write Disable Time				8			10	ns
12	$t_{WR}$	Write Recovery Time			18			20	ns	
<b>RISE TIME AND FALL TIME</b>										
13	$t_r$	Output Rise Time	Measured between 20% and 80% points		2.5			2.5		ns
14	$t_f$	Output Fall Time			2.5			2.5		ns
<b>CAPACITANCE</b>										
15	$C_{IN}$	Input Pin Capacitance	Measure with a pulse technique on sample basis		4			4		pF
16	$C_{OUT}$	Output Pin Capacitance			7			7		pF

3


**SWITCHING WAVEFORMS (Cont'd.)**



WF001173

**Read Mode**


## SWITCHING WAVEFORMS



WF001163


Write Mode

### SWITCHING TEST CIRCUIT



TC000223

### SWITCHING TEST WAVEFORM



TW000310

### KEY TO SWITCHING WAVEFORMS

WAVEFORM	INPUTS	OUTPUTS
	MUST BE STEADY	WILL BE STEADY
	MAY CHANGE FROM H TO L	WILL BE CHANGING FROM H TO L
	MAY CHANGE FROM L TO H	WILL BE CHANGING FROM L TO H
	DON'T CARE; ANY CHANGE PERMITTED	CHANGING; STATE UNKNOWN
	DOES NOT APPLY	CENTER LINE IS HIGH IMPEDANCE "OFF" STATE

KS000010

$R_L = 50 \Omega$  termination of measurement system  
 $C_L = 30 \text{ pF}$  (including stray jig capacitance)

# Am21L50

512 x 9 TTL Low-Power Tag Buffer

## ADVANCE INFORMATION

### DISTINCTIVE CHARACTERISTICS

- 45-ns address-to-comparator output (MATCH)
- Replaces six or more integrated circuits with a single device
- On-chip parity generator and checker
- One-third power consumption of the Am2150
- Fully TTL compatible
- Integrated reset feature


### GENERAL DESCRIPTION

The Am21L50 Low-Power Tag Buffer combines a 512 x 9 memory with a comparator. An internal parity generator and parity checker guarantee that no misoperation occurs.

The device has three operational modes: Compare, Write, and Reset. In Compare mode, data is compared to the contents of an address location. Write mode is used to store data. Reset mode is used to clear a single 'valid bit' stream.

The Tag Buffer is designed to be used in a cache memory system for the translation of virtual addresses to physical addresses. The device can also be used in the directory and data cache. It offers state-of-the-art technology performance, while combining the functions of six or more integrated circuits into a single device.


### BLOCK DIAGRAM



BD005901


Publication #	Rev.	Amendment
08001	B	/0
Issue Date: June 1986		

### CONNECTION DIAGRAM Top View



CD009153

### LOGIC SYMBOL



LS002202

VCC = Positive Power Supply  
GND = Ground



## PIN DESCRIPTION

### **A<sub>0</sub>–A<sub>8</sub> Address (Inputs)**

Identifies memory locations.

### **D<sub>0</sub>–D<sub>7</sub> Data (Inputs)**

During Compare cycle, eight bits of data are compared with address location given by A<sub>0</sub>–A<sub>8</sub> for equality. The result is indicated on the Comparator output pin, MATCH. When  $\bar{W}$  is LOW, data is written into the address location given by A<sub>0</sub>–A<sub>8</sub>.

### **$\bar{R}$ Reset (Input, Active LOW)**

Resets D<sub>3</sub> to zero (all 512 locations).

### **$\bar{S}$ Chip Select (Input, Active LOW)**

When  $\bar{S}$  is LOW, the device is activated. A HIGH on this input will disable the chip and force  $\bar{P}\bar{E}$  and MATCH outputs LOW, allowing easy vertical expansion.

### **$\bar{W}$ Write Enable (Input, Active LOW)**

Must be LOW to write Data (D<sub>0</sub>–D<sub>7</sub>) into location given by A<sub>0</sub>–A<sub>8</sub>. MATCH is output HIGH during Write cycle.

### **MATCH Comparator Match (Output, Active HIGH)**

HIGH when Data (D<sub>0</sub>–D<sub>7</sub>) equals content of memory location specified by A<sub>0</sub>–A<sub>8</sub>. LOW when mismatch occurs.

### **$\bar{P}\bar{E}$ Parity Error (Input/Output, Active LOW)**

LOW when the nine bits of internal data do not constitute even parity. If held LOW during Write Cycle, odd parity will be generated, forcing a parity error for that address upon output.

## FUNCTIONAL DESCRIPTION

The Am21L50 Low-Power Tag Buffer has three modes of operation: Compare, Write, and Reset. These modes are described as follows.

### Compare Mode

The eight bits of Data inputs are compared with the content of a given memory location for equality. The nine address inputs define each memory location. In this mode,  $\bar{W}$  and  $\bar{R}$  inputs are HIGH, and  $\bar{S}$  is LOW. If the eight bits of Data inputs are exactly the same as the eight bits of data in the given memory location, the MATCH output will be HIGH. If not, the MATCH output will be LOW. The parity bit is not compared.

### Write Mode

The eight bits of data inputs and the one bit of parity are written into the RAM array when both  $\bar{S}$  and  $\bar{W}$  are LOW, and  $\bar{R}$  is HIGH. The MATCH output is forced HIGH (the MATCH output is associated with the output enable of the data cache). Holding the Parity Error ( $\bar{P}\bar{E}$ ) LOW forces a Parity Error to be output during the later compare cycles.

### Reset Mode

When  $\bar{R}$  = LOW,  $\bar{S}$  = LOW, and  $\bar{W}$  = HIGH, a dedicated section of the entire array, D<sub>3</sub>, is reset to LOW. The  $\bar{P}\bar{E}$  output is forced LOW during reset. The MATCH output is forced HIGH. All 512 D<sub>3</sub> data bits are reset to a low state. The other seven bits in each address location may change to an undetermined state (HIGH or LOW).

**TABLE 1. FUNCTION TABLE**

INPUTS			INPUT/OUTPUT	OUTPUT	DESCRIPTION
$\bar{S}$	$\bar{W}$	$\bar{R}$	$\bar{P}\bar{E}$ (Note 1)	MATCH	
H	X	X	Input Output Disabled	H (Forced)	Chip Disabled
L	H	H	Output H = No Parity Error L = Parity Error	H = MATCH L = MISS	Compare
L	H	L	Output L	H (Forced)	Reset
L	L	H	Input H = Even Parity L = Odd Parity	H (Forced)	Write
L	L	L	Input Output Disabled	H (Forced)	Illegal

Note: 1.  $\bar{P}\bar{E}$  is an open-collector output, requiring an external Pull-up Resistor.

Key: H = HIGH  
L = LOW  
X = Don't Care

**TABLE 2. COMPARE CYCLE OUTPUT DESCRIPTION**

MATCH	$\bar{P}\bar{E}$	DESCRIPTION
L	L	Parity Error or After Reset
L	H	Not Equal
H	L	Undefined Error
H	H	Equal

3

## ABSOLUTE MAXIMUM RATINGS

Storage Temperature ..... -65 to +150°C  
 Ambient Temperature with :  
 Power Applied ..... -55 to +125°C  
 Supply Voltage ..... -0.5 to +7.0 V  
 DC Voltage Applied to Outputs ..... -0.5 to  $V_{CC}$  Max.  
 DC Input Voltage ..... -0.5 to +5.5 V  
 DC Input Current ..... -30 to +5 mA

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

## OPERATING RANGES

Commercial (C) Devices  
 Temperature ( $T_A$ ) ..... 0 to +70°C  
 Supply Voltage ( $V_{CC}$ ) ..... +4.5 to +5.5 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

## DC CHARACTERISTICS over operating range unless otherwise specified

Parameter Symbol	Parameter Description	Test Conditions	Min.	Max.	Units
$V_{OH}$ (MATCH)	Output HIGH Voltage	$I_{OH} = -2$ mA	2.4		V
$V_{OL}$ (MATCH)	Output LOW Voltage	$I_{OL} = 18$ mA		0.45	V
$V_{OL}$ ( $\overline{PE}$ )	Output LOW Voltage	$I_{OL} = 12$ mA		0.45	V
$V_{IH}$	Input HIGH Voltage		2.0		V
$V_{IL}$	Input LOW Voltage			0.8	V
$V_{CL}$	Input Clamp Voltage	$I_{IN} = -10$ mA		-1.5	V
$I_{IL}$	Input LOW Current	$V_{IN} = 0$ to 5.5 V		100	$\mu$ A
$I_{IH}$	Input HIGH Current	$V_{IN} = 4.5$ V		40	$\mu$ A
$I_{SC}$ (Note 1)	Output Short-Circuit Current	$V_{OUT} = 0.0$ V		-75	mA
$I_{CC}$	Supply Current			80	mA


Note: 1. No more than one output should be short circuited at a time. The duration of the short circuit should not be more than one second.

**SWITCHING CHARACTERISTICS** over operating range unless otherwise specified (Note 1)


No.	Parameter Symbol	Parameter Description	Min.	Max.	Units
<b>Compare Mode</b>					
1	$t_{AVMV}$	Address to MATCH		45.0	ns
2	$t_{DVMV}$	Data to MATCH		25.0	ns
3	$t_{AVPV}$	Address to $\overline{PE}$		55.0	ns
4	$t_{SLMV}$	$\overline{S}$ to MATCH		25.0	ns
5	$t_{SLPV}$	$\overline{S}$ to $\overline{PE}$		25.0	ns
6	$t_{SHMH}$	$\overline{S}$ to MATCH Recovery		25.0	ns
7	$t_{SHPH}$	$\overline{S}$ to $\overline{PE}$ Recovery		25.0	ns
<b>Write Mode</b>					
8	$t_{WLWH}$	Write Pulse Width	45.0		ns
9	$t_{AVWL}$	Address Setup	5.0		ns
10	$t_{WHAX}$	Address to $\overline{W}$ Hold	5.0		ns
11	$t_{DVWH}$	Data to $\overline{W}$ Setup	40.0		ns
12	$t_{WHDX}$	Data to $\overline{W}$ Hold	5.0		ns
13	$t_{SLWH}$	$\overline{S}$ to Setup	40.0		ns
14	$t_{WHSH}$	$\overline{S}$ to Select Hold	5.0		ns
15	$t_{WLMH}$	$\overline{W}$ to MATCH		20.0	ns
16	$t_{WHMV}$	Write Recovery (MATCH)		45.0	ns
17	$t_{WLPH}$	$\overline{W}$ to $\overline{PE}$		20.0	ns
18	$t_{WHPV}$	Write Recovery ( $\overline{PE}$ )		45.0	ns
19	$t_{PVWH}$	$\overline{PE}$ Input to $\overline{W}$ Setup		40.0	ns
20	$t_{WHPH}$	$\overline{PE}$ Input to $\overline{W}$ Hold		5.0	ns
<b>Reset Mode</b>					
21	$t_{RLRH}$	$\overline{R}$ Pulse Width	60.0		ns
22	$t_{SLRL}$	$\overline{S}$ to $\overline{R}$ Setup	5.0		ns
23	$t_{RHSH}$	$\overline{S}$ to $\overline{R}$ Hold	5.0		ns
24	$t_{WHRL}$	$\overline{W}$ to $\overline{R}$ Setup	5.0		ns
25	$t_{RHWL}$	$\overline{W}$ to $\overline{R}$ Hold	5.0		ns
26	$t_{RLMH}$	$\overline{R}$ to MATCH HIGH		15.0	ns
27	$t_{RHMx}$	$\overline{R}$ to MATCH Recovery		40.0	ns

Notes: 1. All Switching Characteristics are measured at 50% of input to valid output. Both input and output timings are referenced to 1.5 V.

### SWITCHING WAVEFORMS (Cont'd)




**Compare Mode**



**Write Mode**

# SWITCHING WAVEFORMS



Reset Mode

# Am2150

512 x 9 TTL Tag Buffer

## ADVANCE INFORMATION

Am2150

### DISTINCTIVE CHARACTERISTICS

- Fast address to comparator output (MATCH)
- Replaces six or more integrated circuits with a single device
- On-chip parity generator and checker
- Easy horizontal and vertical expansion
- Fully TTL compatible
- Integrated reset feature
- 24-pin Ceramic DIP (300 Mil) and Flatpack packages


### GENERAL DESCRIPTION

The Am2150 Tag Buffer combines a 512 x 9 memory with a comparator. An internal parity generator and parity checker guarantee that no misoperation occurs.

The device has three operational modes: Compare, Write, and Reset. In Compare mode, data is compared to the contents of an address location. Write mode is used to store data. Reset mode is used to clear a single 'valid bit' stream.


The Tag Buffer is designed to be used in a cache memory system for the translation of virtual addresses to physical addresses. The device can also be used in the directory and data cache. It offers state-of-the-art technology performance, while combining the functions of six or more integrated circuits into a single device.

### BLOCK DIAGRAM




Publication #	Rev.	Amendment
08144	B	/0
Issue Date: June 1986		

### CONNECTION DIAGRAM Top View



CD009153

### LOGIC SYMBOL



LS002202

V<sub>CC</sub> = Positive Power Supply  
GND = Ground

## PIN DESCRIPTION

### **A<sub>0</sub>-A<sub>8</sub> Address (Inputs)**

Identifies memory locations.

### **D<sub>0</sub>-D<sub>7</sub> Data (Inputs)**

During Compare cycle, eight bits of data are compared with address location given by A<sub>0</sub>-A<sub>8</sub> for equality. The result is indicated on the Comparator output pin, MATCH. When  $\bar{W}$  is LOW, data is written into the address location given by A<sub>0</sub>-A<sub>8</sub>.

### **$\bar{R}$ Reset (Input, Active LOW)**

Resets D<sub>3</sub> to zero (all 512 locations).

### **$\bar{S}$ Chip Select (Input, Active LOW)**

When  $\bar{S}$  is LOW, the device is activated. A HIGH on this input will disable the chip and force  $\bar{P}\bar{E}$  and MATCH outputs HIGH, allowing easy vertical expansion.

### **$\bar{W}$ Write Enable (Input, Active LOW)**

Must be LOW to write Data (D<sub>0</sub>-D<sub>7</sub>) into location given by A<sub>0</sub>-A<sub>8</sub>. MATCH is output HIGH during Write cycle.

### **MATCH Comparator Match (Output, Active HIGH)**

HIGH when Data (D<sub>0</sub>-D<sub>7</sub>) equals content of memory location specified by A<sub>0</sub>-A<sub>8</sub>. LOW when mismatch occurs.

### **$\bar{P}\bar{E}$ Parity Error (Input/Output, Active LOW)**

LOW when the nine bits of internal data do not constitute even parity. If held LOW during Write Cycle, odd parity will be generated, forcing a parity error for that address upon output.

## FUNCTIONAL DESCRIPTION

The Am2150 Tag Buffer has three modes of operation: Compare, Write, and Reset. These modes are described as follows.

### Compare Mode

The eight bits of Data inputs are compared with the content of a given memory location for equality. The nine address inputs define each memory location. In this mode,  $\bar{W}$  and  $\bar{R}$  inputs are HIGH, and  $\bar{S}$  is LOW. If the eight bits of Data inputs are exactly the same as the eight bits of data in the given memory location, the MATCH output will be HIGH. If not, the MATCH output will be LOW. The parity bit is not compared.

### Write Mode

The eight bits of data inputs and the one bit of parity are written into the RAM array when both  $\bar{S}$  and  $\bar{W}$  are LOW, and  $\bar{R}$  is HIGH. The MATCH output is forced HIGH (the MATCH output is associated with the output enable of the data cache). Holding the Parity Error ( $\bar{P}\bar{E}$ ) LOW forces a Parity Error to be output during the later compare cycles.

### Reset Mode

When  $\bar{R}$  = LOW,  $\bar{S}$  = LOW, and  $\bar{W}$  = HIGH, a dedicated section of the entire array, D<sub>3</sub>, is reset to LOW. The  $\bar{P}\bar{E}$  output is forced LOW during reset. The MATCH output is forced HIGH. All 512 D<sub>3</sub> data bits are reset to a low state. The other seven bits in each address location may change to an undetermined state (HIGH or LOW).

TABLE 1. FUNCTION TABLE

INPUTS			INPUT/OUTPUT	OUTPUT	DESCRIPTION
$\bar{S}$	$\bar{W}$	$\bar{R}$	$\bar{P}\bar{E}$ (Note 1)	MATCH	
H	X	X	Input Output Disabled	H (Forced)	Chip Disabled
L	H	H	Output H = No Parity Error L = Parity Error	H = MATCH L = MISS	Compare
L	H	L	Output L	H (Forced)	Reset
L	L	H	Input H = Even Parity L = Odd Parity	H (Forced)	Write
L	L	L	Input Output Disabled	H (Forced)	Illegal

Note: 1.  $\bar{P}\bar{E}$  is an open-collector output, requiring an external pull-up resistor.

Key: H = HIGH  
L = LOW  
X = Don't Care

TABLE 2. COMPARE CYCLE OUTPUT DESCRIPTION

MATCH	$\bar{P}\bar{E}$	DESCRIPTION
L	L	Parity Error or After Reset
L	H	Not Equal
H	L	Undefined Error
H	H	Equal



## ABSOLUTE MAXIMUM RATINGS

Storage Temperature .....	-65 to +150°C
Ambient Temperature with Power Applied .....	-55 to +125°C
Supply Voltage .....	-0.5 to +7.0 V
DC Voltage Applied to Outputs .....	-0.5 to $V_{CC}$ Max.
DC Input Voltage .....	-0.5 to +5.5 V
DC Input Current .....	-30 to +5 mA

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

## OPERATING RANGES

Commercial (C) Devices	
Temperature ( $T_A$ ) .....	0 to +70°C
Supply Voltage ( $V_{CC}$ ) .....	+4.5 to +5.5 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

## DC CHARACTERISTICS over operating range unless otherwise specified

Parameter Symbol	Parameter Description	Test Conditions	Min.	Max.	Units
$V_{OH}$ (MATCH)	Output HIGH Voltage	$I_{OH} = -2$ mA	2.4		V
$V_{OL}$ (MATCH)	Output LOW Voltage	$I_{OL} = 36$ mA		0.45	V
$V_{OL}$ ( $\overline{PE}$ )	Output LOW Voltage	$I_{OL} = 24$ mA		0.45	V
$V_{IH}$	Input HIGH Voltage		2.0		V
$V_{IL}$	Input LOW Voltage			0.8	V
$V_{CL}$	Input Clamp Voltage	$I_{IN} = -10$ mA		-1.5	V
$I_{IL}$	Input LOW Current	$V_{IN} = 0$ to 5.5 V		-220	$\mu$ A
$I_{IH}$	Input HIGH Current	$V_{IN} = 4.5$ V		40	$\mu$ A
$I_{SC}$ (Note 1)	Output Short-Circuit Current	$V_{OUT} = 0.0$ V		-150	mA
$I_{CC}$	Supply Current			195	mA

Note: 1. No more than one output should be short circuited at a time. The duration of the short circuit should not be more than one second.


3

**SWITCHING CHARACTERISTICS** over operating range unless otherwise specified (Note 1)

No.	Parameter Symbol	Parameter Description	Min.	Max.	Units
<b>Compare Mode</b>					
1	$t_{AVMV}$	Address to MATCH		20.0	ns
2	$t_{DVMV}$	Data to MATCH		10.0	ns
3	$t_{AVPV}$	Address to $\overline{PE}$		25.0	ns
4	$t_{SLMV}$	$\overline{S}$ to MATCH		10.0	ns
5	$t_{SLPV}$	$\overline{S}$ to $\overline{PE}$		10.0	ns
6	$t_{SHMH}$	$\overline{S}$ to MATCH Recovery		10.0	ns
7	$t_{SHPH}$	$\overline{S}$ to $\overline{PE}$ Recovery		10.0	ns
<b>Write Mode</b>					
8	$t_{WLWH}$	Write Pulse Width	20.0		ns
9	$t_{AVWL}$	Address Setup	0.0		ns
10	$t_{WHAX}$	Address to $\overline{W}$ Hold	0.0		ns
11	$t_{DVVWH}$	Data to $\overline{W}$ Setup	20.0		ns
12	$t_{WHDX}$	Data to $\overline{W}$ Hold	0.0		ns
13	$t_{SLWH}$	$\overline{S}$ to Setup	20.0		ns
14	$t_{WVSH}$	$\overline{S}$ to Select Hold	0.0		ns
15	$t_{WLMH}$	$\overline{W}$ to MATCH		10.0	ns
16	$t_{WHMV}$	Write Recovery (MATCH)		20.0	ns
17	$t_{WLPH}$	$\overline{W}$ to $\overline{PE}$		10.0	ns
18	$t_{WHPV}$	Write Recovery ( $\overline{PE}$ )		20.0	ns
19	$t_{PVVWH}$	$\overline{PE}$ Input to $\overline{W}$ Setup		20.0	ns
20	$t_{WHPH}$	$\overline{PE}$ Input to $\overline{W}$ Hold		0.0	ns
<b>Reset Mode</b>					
21	$t_{RLRH}$	$\overline{R}$ Pulse Width	40.0		ns
22	$t_{SLRL}$	$\overline{S}$ to $\overline{R}$ Setup	0.0		ns
23	$t_{RHSH}$	$\overline{S}$ to $\overline{R}$ Hold	0.0		ns
24	$t_{WHRL}$	$\overline{W}$ to $\overline{R}$ Setup	0.0		ns
25	$t_{RHWL}$	$\overline{W}$ to $\overline{R}$ Hold	0.0		ns
26	$t_{RLMH}$	$\overline{R}$ to MATCH HIGH		10.0	ns
27	$t_{RHMX}$	$\overline{R}$ to MATCH Recovery		20.0	ns


Notes: 1. All Switching Characteristics are measured at 50% of input to valid output. Both input and output timings are referenced to 1.5 V.

### SWITCHING WAVEFORMS (Cont'd)



WF021890

### Compare Mode




WF021011

### Write Mode

3

# SWITCHING WAVEFORMS



WF021021

Reset Mode

# Am27LS00/01 Series

256-Bit Low-Power Schottky Bipolar RAM

Am27LS00/01 Series

3

## DISTINCTIVE CHARACTERISTICS


- High speed
- Internal ECL circuitry for optimum speed/power performance over voltage and temperature
- Output preconditioned during write to eliminate the write recovery glitch
- Available with three-state outputs or with open-collector outputs

## GENERAL DESCRIPTION

The Am27LS00/01 Family is comprised of fully decoded bipolar random-access memories for use in high-speed buffer memories. The memories are organized 256-words by 1-bit with an 8-bit binary address field and separate data in and data output lines. The memories have three active LOW chip select inputs and a three-state output (Am27LS00 devices) or open-collector output (Am27LS01 devices). All inputs are buffered to present an input load of only 0.5 TTL unit loads.

Read/write operation is controlled by an active LOW write enable input. When the write enable is LOW and the chip is selected the data on the data input is written into the location specified by the address inputs. During this operation the output of the -1 device is active and inverts the value of DI (Write Transparent Operation). The other devices disable the output during the period  $\overline{WE}$  is low. Reading is accomplished by having the chip selected and the write enable input HIGH. Data stored in the location specified by the address inputs is read out and appears on the data output inverted.

## BLOCK DIAGRAM



BD000590

## MODE SELECT TABLE

Input			Data Output Status DO ( $t_{n+1}$ )	Mode
CS	WE	DI		
H	X	X	Output Disabled	No Selection
L	L	L	Inverted/Disabled*	Write '0'
L	L	H	Inverted/Disabled*	Write '1'
L	H	X	Selected Bit (Inverted)	Read

H = HIGH  
L = LOW  
X = Don't Care



\*Inverted = -1 Devices  
Disabled = All Other Devices

## PRODUCT SELECTOR GUIDE

Open Collector Part Number	STD	Am27LS01A	Am27LS01	Am27LS01A	Am27LS01
	Write Transparent		Am27LS01-1		Am27LS01-1
Three-State Part Number	STD	Am27LS00A	Am27LS00	Am27LS00A	Am27LS00
	Write Transparent		Am27LS00-1		Am27LS00-1
Access Time		35 ns	45 ns	55 ns	
Temperature Range		C	C	M	M

Publication # 03233 Rev. D Amendment /0  
Issue Date: May 1986


### CONNECTION DIAGRAM Top View



\*Same pinouts apply to both Ceramic DIP and Flatpack.

Note: Pin 1 is marked for orientation.

### LOGIC SYMBOL




V<sub>CC</sub> = Power Supply  
GND = Ground

# ORDERING INFORMATION (Cont'd.)

## Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:

- A. Device Number**
- B. Speed Option** (if applicable)
- C. Package Type**
- D. Temperature Range**
- E. Optional Processing**



Valid Combinations	
AM27LS00	
AM27LS00A	
AM27LS00-1	PC, PCB,
AM27LS01	DC, DCB,
AM27LS01A	FC, FCB,
AM27LS01-1	LC, LCB

### Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.




# ORDERING INFORMATION

## APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. CPL (Controlled Products List) products are processed in accordance with MIL-STD-883C, but are inherently non-compliant because of package, solderability, or surface treatment exceptions to those specifications. The order number (Valid Combination) for APL products is formed by a combination of:

- A. Device Number**
- B. Speed Option** (if applicable)
- C. Device Class**
- D. Package Type**
- E. Lead Finish**



Valid Combinations	
AM27LS00	
AM27LS00A	
AM27LS00-1	/BEA,
AM27LS01	/BFA,
AM27LS01A	/B2C
AM27LS01-1	

### Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.



## ABSOLUTE MAXIMUM RATINGS

Storage Temperature .....	-65 to +150°C
Ambient Temperature with Power Applied .....	-55 to +125°C
Supply Voltage to ground potential (Pin16 to Pin8) continuous .....	-0.5 V to +7.0 V
DC Voltage Applied to Outputs for High Output State .....	-0.5 V to + $V_{CCmax}$
DC Input Voltage .....	-0.5 V to + $V_{CC}$
Output Current, into Outputs .....	30 mA
DC Input Current .....	-30 mA to +5 mA

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

## OPERATING RANGES

Commercial (C) Devices	
Temperature .....	0 to +75°C
Supply Voltage .....	+4.75 V to +5.25 V
Military (M) Devices	
Temperature .....	-55 to +125°C
Supply Voltage .....	+4.5 to +5.5 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

See Note 4

## DC CHARACTERISTICS over operating range unless otherwise specified\*

Parameter Symbol	Parameter Description	Test Conditions		Min.	Typ. (Note 1)	Max.	Units	
$V_{OH}$ (Note 2)	Output HIGH Voltage	$V_{CC} = \text{Min.}$ , $V_{IN} = V_{IH}$ or $V_{IL}$	$I_{OH} = -5.2 \text{ mA}$ $I_{OH} = -2.0 \text{ mA}$	COM'L MIL	2.4	3.2		Volts
$V_{OL}$	Output LOW Voltage	$V_{CC} = \text{Min.}$ , $V_{IN} = V_{IH}$ or $V_{IL}$	$I_{OL} = 16 \text{ mA}$			0.3	0.45	Volts
$V_{IH}$	Input HIGH Level	Guaranteed input logical HIGH voltage for all inputs (Note 3)			2.0			Volts
$V_{IL}$	Input LOW Level	Guaranteed input logical LOW voltage for all inputs (Note 3)					0.8	Volts
$I_{IL}$	Input LOW Current	$V_{CC} = \text{Max.}$ , $V_{IN} = 0.40 \text{ V}$				-0.030	-0.25	mA
$I_{IH}$	Input HIGH Current	$V_{CC} = \text{Max.}$ , $V_{IN} = 2.7 \text{ V}$				< 1	20	$\mu\text{A}$
$I_{SC}$ (Note 2)	Output Short Circuit Current	$V_{CC} = \text{Max.}$ , $V_{OUT} = 0.0 \text{ V}$			-20	-30	-60	mA
$I_{CC}$	Power Supply Current	All inputs = GND $V_{CC} = \text{Max.}$	"A" version Standard			80 55	115 70	mA
$V_{CL}$	Input Clamp Voltage	$V_{CC} = \text{Min.}$ , $I_{IN} = -18 \text{ mA}$				-0.850	-1.2	Volts
$I_{CEX}$	Output Leakage Current	$V_{CS} = V_{IH}$ or $V_{WE} = V_{IL}$ $V_{OUT} = 2.4 \text{ V}$				0	30	$\mu\text{A}$
		$V_{CS} = V_{IH}$ or $V_{WE} = V_{IL}$ $V_{OUT} = 0.4 \text{ V}$ , $V_{CC} = \text{Max.}$		(Note 2)	-30	0		$\mu\text{A}$

Notes: 1. Typical limits are at  $V_{CC} = 5.0\text{V}$  and  $T_A = 25^\circ\text{C}$ .

2. This applies to three-state devices only.


3. These are absolute voltages with respect to device ground pin and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.

4. Operating Specification with adequate time for temperature stabilization and transverse air flow exceeding 400 linear feet per minute. Conformance testing performed instantaneously where  $T_A = T_C = T_J$   $0_J A = 44 - 59^\circ \text{ c/w}$  (with moving air) for ceramic DIPs.  $0_J C = 10 - 17^\circ \text{ c/w}$  for flatpack or leadless chip carriers.


\* See the last page of this spec for Group A Subgroup Testing information.

3

### SWITCHING TEST\* CIRCUIT



### SWITCHING TEST WAVEFORM



### KEY TO SWITCHING WAVEFORMS

WAVEFORM	INPUTS	OUTPUTS
	MUST BE STEADY	WILL BE STEADY
	MAY CHANGE FROM H TO L	WILL BE CHANGING FROM H TO L
	MAY CHANGE FROM L TO H	WILL BE CHANGING FROM L TO H
	DON'T CARE: ANY CHANGE PERMITTED	CHANGING; STATE UNKNOWN
	DOES NOT APPLY	CENTER LINE IS HIGH IMPEDANCE "OFF" STATE

KS000010

\* See notes 3, 4, and 5 following Switching Characteristics table.

### SWITCHING CHARACTERISTICS over operating range unless otherwise specified\*

No.	Parameter Symbol	Parameter Description	Am27LS00A/01A Family				Am27S00/01 Family				Units
			C Devices		M Devices		C Devices		M Devices		
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
1	$t_{PLH}(A)$	Delay from Address to Output		35		45		45		55	ns
2	$t_{PHL}(A)$										
3	$t_{PHZ}(\overline{CS})$	Delay from Chip Select (LOW) to to Active Output and Correct Data		25		25		25		30	ns
4	$t_{PZL}(\overline{CS})$										
5	$t_{PZH}(\overline{WE})$	Delay from Write Enable (HIGH) to Active Output and Correct Data		35		45		45		55	ns
6	$t_{PZL}(\overline{WE})$										
7	$t_s(A)$	Setup Time Address (Prior to Initiation of Write)	0		5		0		5	ns	
8	$t_h(A)$	Hold Time Address (After Termination of Write)	0		5		0		5	ns	
9	$t_s(DI)$	Setup Time Data Input (Prior to Termination of Write)	25		30		30		35	ns	
10	$t_h(DI)$	Hold Time Data Input (After Termination of Write)	0		5		0		5	ns	
11	$t_{pw}(\overline{WE})$	Min Write Enable Pulse Width to Insure Write	25		30		30		35	ns	
12	$t_{PHZ}(\overline{CS})$	Delay from Chip Select (HIGH) to Inactive Output (HI-Z)		25		25		25		30	ns
13	$t_{PLZ}(\overline{CS})$										
14	$t_{PLZ}(\overline{WE})$	Delay from Write Enable (LOW) to Inactive Output (HI-Z) (Note 6)		30		40		30		40	ns
15	$t_{PHZ}(\overline{WE})$										

Notes: 1. Typical limits are at  $V_{CC} = 5.0\text{ V}$  and  $T_A = 25^\circ\text{C}$ .

2. Output is preconditioned to data in (inverted) during write to insure correct data is present on all outputs when write is terminated. (No write recovery glitch.)

3.  $t_{PLH}(A)$  and  $t_{PHL}(A)$  are tested with S closed and  $C_L = 50\text{ pF}$  with both input and output timing referenced to 1.5 V.

4. For open collector, all delays from write Enable ( $\overline{WE}$ ) or Chip Select ( $\overline{CS}$ ) inputs to the Data Output ( $D_{OUT}$ ),  $t_{PLZ}(\overline{WE})$ ,  $t_{PLZ}(\overline{CS})$ ,  $t_{PZH}(\overline{WE})$  and  $t_{PZH}(\overline{CS})$  are measured with S closed and  $C_L = 50\text{ pF}$  and with both the input and output timing referenced to 1.5 V.


5. For 3-state output,  $t_{PZH}(\overline{WE})$  and  $t_{PHZ}(\overline{CS})$  are measured with S open,  $C_L = 50\text{ pF}$  and with both the input and output timing referenced to 1.5 V.  $t_{PZL}(\overline{WE})$  and  $t_{PZL}(\overline{CS})$  are measured with S closed,  $C_L = 50\text{ pF}$  and with both the input and output timing referenced to 1.5 V.  $t_{PHZ}(\overline{WE})$  and  $t_{PHZ}(\overline{CS})$  are measured with S open and  $C_L \leq 5\text{ pF}$  and are measured between the 1.5 V level on the input and the  $V_{OH} - 500\text{ mV}$  level on the output.  $t_{PLZ}(\overline{WE})$  and  $t_{PLZ}(\overline{CS})$  are measured with S closed and  $C_L \leq 5\text{ pF}$  and are measured between the 1.5 V level on the input and the  $V_{OL} + 500\text{ mV}$  level on the output.

6. Does not apply to -1 devices.

\*See the last page of the spec for Group A Subgroup Testing information.

## SWITCHING WAVEFORMS

### WRITE MODE




WF001091

Write Cycle Timing. The cycle is initiated by an address change. After  $t_0(A)$  max, the write enable may begin. The chip select must also be LOW for writing. Following the write pulse,  $t_1(A)$  max must be allowed before the address may be changed again. The output will be inactive (floating for the Am27LS00A/00) while the write enable is LOW. Ordinarily, the chip select should be LOW during the entire write pulse.

3

### READ MODE



WF001100

Switching delays from address and chip select inputs to the data output. For the Am27LS00A/00, Am27LS00-1A/00-1 disabled output is "OFF," represented by a single center line. For the Am27LS01A/01, Am27LS01-1A/01-1, a disabled output is HIGH.

## GROUP A SUBGROUP TESTING

### DC CHARACTERISTICS

Parameter Symbol	Subgroups
V <sub>OH</sub>	1, 2, 3
V <sub>OL</sub>	1, 2, 3
V <sub>IH</sub>	1, 2, 3
V <sub>IL</sub>	1, 2, 3
I <sub>IL</sub>	1, 2, 3
I <sub>IH</sub>	1, 2, 3
I <sub>SC</sub>	1, 2, 3
I <sub>CC</sub>	1, 2, 3
V <sub>CL</sub>	1, 2, 3
I <sub>CEX</sub>	1, 2, 3

### SWITCHING CHARACTERISTICS

Parameter Symbol	Subgroups	Parameter Symbol	Subgroups
t <sub>PLH</sub> (A)	9, 10, 11	t <sub>s</sub> (DI)	9, 10, 11
t <sub>PHL</sub> (A)	9, 10, 11	t <sub>h</sub> (DI)	9, 10, 11
t <sub>PZH</sub> ( $\overline{CS}$ )	9, 10, 11	t <sub>pw</sub> ( $\overline{WE}$ )	9, 10, 11
t <sub>PZL</sub> ( $\overline{CS}$ )	9, 10, 11	t <sub>PHZ</sub> ( $\overline{CS}$ )	9, 10, 11
t <sub>PZH</sub> ( $\overline{WE}$ )	9, 10, 11	t <sub>PLZ</sub> ( $\overline{CS}$ )	9, 10, 11
t <sub>PZL</sub> ( $\overline{WE}$ )	9, 10, 11	t <sub>PLZ</sub> ( $\overline{WE}$ )	9, 10, 11
t <sub>s</sub> (A)	9, 10, 11	t <sub>PHZ</sub> ( $\overline{WE}$ )	9, 10, 11
t <sub>h</sub> (A)	9, 10, 11		

### MILITARY BURN-IN

Military burn-in is in accordance with the current revision of MIL-STD-883, Test Method 1015, Conditions A through E. Test conditions are selected at AMD's option.

# Am27LS02/27LS03

64-Bit Low-Power Inverting-Output Bipolar RAM

Am27LS02/27LS03

## DISTINCTIVE CHARACTERISTICS

- Fully decoded 16 word x 4-bit low-power Schottky RAMs
- Low Power
- Internal ECL circuitry for optimum speed/power performance over voltage and temperature
- Output preconditioned during write to eliminate write recovery glitch
- Available with open-collector outputs (Am27LS02) or with three-state outputs (Am27LS03)
- Pin-compatible replacements for 74LS289, (use Am27LS02); for 74LS189, (use Am27LS03)

## GENERAL DESCRIPTION

The Am27LS02 and Am27LS03 are 64-bit RAMs built using Schottky diode clamped transistors in conjunction with internal ECL circuitry and are ideal for use in scratch pad and high-speed buffer memory applications. Each memory is organized as a fully decoded 16-word memory of 4 bits per word. Easy memory expansion is provided by an active LOW chip select ( $\overline{CS}$ ) input and open-collector OR tieable outputs (Am27LS02) or three-state outputs (Am27LS03).

An active LOW Write line ( $\overline{WE}$ ) controls the writing/reading operation of the memory. When the chip select and write lines are LOW the information on the four data inputs  $D_0$  to


$D_3$  is written into the addressed memory word and preconditions the output circuitry so that correct data is present at the outputs when the write cycle is complete. This preconditioning operation insures minimum write recovery times by eliminating the "write recovery glitch."

Reading is performed with the chip select line LOW and the write line HIGH. The information stored in the addressed word is read out on the four inverting outputs  $\overline{O}_0$  to  $\overline{O}_3$ .

During the writing operation or when the chip select line is HIGH the four outputs of the memory go to an inactive high-impedance state.

3

## BLOCK DIAGRAM



## MODE SELECT TABLE

Input		Data Output Status $\overline{O}_0 - \overline{O}_3$	Mode
$\overline{CS}$	$\overline{WE}$		
L	L	Output Disabled	Write
L	H	Selected Word (Inverted)	Read
H	X	Output Disabled	Deselect



H = HIGH  
L = LOW  
X = Don't Care

## PRODUCT SELECTOR GUIDE

Access Time	55 ns	65 ns
$I_{CC}$	35 mA	38 mA
Temperature Range	C	M
Open Collector	Am27LS02	
Three-State	Am27LS03	


Publication # 08062 Rev. A Amendment /0  
Issue Date: May 1986

### CONNECTION DIAGRAM Top View



Note: Pin 1 is marked for orientation.

### LOGIC SYMBOL




LS000211

## ORDERING INFORMATION (Cont'd.)

### Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:

- A. Device Number**
- B. Speed Option** (if applicable)
- C. Package Type**
- D. Temperature Range**
- E. Optional Processing**



Valid Combinations	
AM27LS02	PC, PCB,
AM27LS03	DC, DCB

#### Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released valid combinations, and to obtain additional data on AMD's standard military grade products.


3

## ORDERING INFORMATION

### APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. CPL (Controlled Products List) products are processed in accordance with MIL-STD-883C, but are inherently non-compliant because of package, solderability, or surface treatment exceptions to those specifications. The order number (Valid Combination) for APL products is formed by a combination of:

- A. Device Number**
- B. Speed Option** (if applicable)
- C. Device Class**
- D. Package Type**
- E. Lead Finish**



#### Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

Valid Combinations	
M27LS02	/BEA, /BFA
AM27LS03	/B2C



## ABSOLUTE MAXIMUM RATINGS

Storage Temperature .....	-65 to +150°C
Ambient Temperature with Power Applied .....	-55 to +125°C
Supply Voltage .....	-0.5 V to +7.0 V
DC Voltage Applied to Outputs .....	-0.5 V to +V <sub>CC</sub> Max.
DC Input Voltage .....	-0.5 V to +5.5 V
Output Current into Outputs .....	20 mA
DC Input Current .....	-30 mA to +5 mA

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

## OPERATING RANGES

Commercial (C) Devices	
Temperature .....	0 to +75°C
Supply Voltage .....	+4.75 V to +5.25 V
Military (M) Devices	
Temperature .....	-55 to +125°C
Supply Voltage .....	+4.5 V to +5.5 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

See Note 5

## DC CHARACTERISTICS over operating range unless otherwise specified\*


Parameter Symbol	Parameter Description	Test Conditions			Am27LS02/27LS03			Units	
					Min.	Typ.	Max.		
V <sub>OH</sub> (Note 2)	Output HIGH Voltage	V <sub>CC</sub> = Min., V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OH</sub> = -5.2 mA I <sub>OH</sub> = -2.0 mA	COM'L MIL	2.4	3.2		Volts	
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = Min., V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OL</sub> = 8 mA I <sub>OL</sub> = 10 mA			350 380	450 500	mV	
V <sub>IH</sub>	Input HIGH Level	Guaranteed Input Logical HIGH Voltage for All Inputs (Note 3)			COM'L MIL	2.0 2.1		Volts	
V <sub>IL</sub>	Input LOW Level	Guaranteed Input Logical LOW Voltage for All Inputs (Note 3)			COM'L MIL		0.8 0.8		
I <sub>IL</sub>	Input LOW Current	V <sub>CC</sub> = Max., V <sub>IN</sub> = 0.40 V	WE, D <sub>0</sub> -D <sub>3</sub> , A <sub>0</sub> -A <sub>3</sub> CS			-15 -30	-250 -250	μA	
I <sub>IH</sub>	Input HIGH Current	V <sub>CC</sub> = Max., V <sub>IN</sub> = 2.7 V				0	10	μA	
I <sub>SC</sub> (Note 2)	Output Short Circuit Current	V <sub>CC</sub> = Max., V <sub>OUT</sub> = 0.0 V (Note 4)				-20	-45 -90	mA	
I <sub>CC</sub>	Power Supply Current	All Inputs = GND V <sub>CC</sub> = Max.			COM'L MIL		30 30		35 38
V <sub>CL</sub>	Input Clamp Voltage	V <sub>CC</sub> = Min., I <sub>IN</sub> = -18 mA					-0.85	-1.2	Volts
I <sub>CEX</sub>	Output Leakage Current	V <sub>CS</sub> = V <sub>IH</sub> or V <sub>WE</sub> = V <sub>IL</sub> V <sub>OUT</sub> = 2.4 V, V <sub>CC</sub> = Max.					0	40	μA
		V <sub>CS</sub> = V <sub>IH</sub> or V <sub>WE</sub> = V <sub>IL</sub> V <sub>OUT</sub> = 0.4 V, V <sub>CC</sub> = Max.			(Note 2)	-40	0		

- Notes: 1. Typical limits are at V<sub>CC</sub> = 5.0 V and T<sub>A</sub> = 25°C.  
 2. This applies to three-state devices only.  
 3. These are absolute voltages with respect to device ground pin and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.  
 4. Not more than one output should be shorted at a time. Duration of the short circuit should not be more than one second.  
 5. Operating specifications with adequate time for temperature stabilization and transverse air flow exceeding 400 linear feet per minute. Conformance Testing performed instantaneously where T<sub>A</sub> = T<sub>C</sub> = T<sub>J</sub>.  
 θ<sub>JA</sub> ≈ 50°/w (with moving air) for ceramic DIPs.  
 θ<sub>JC</sub> ≈ 10 - 17°/w for flatpack and leadless chip carrier.


\*See the last page of this spec for Group A Subgroup Testing information.

3

**SWITCHING TEST  
CIRCUIT**



**SWITCHING TEST  
WAVEFORM**



**KEY TO THE SWITCHING  
WAVEFORMS**

WAVEFORM	INPUTS	OUTPUTS
	MUST BE STEADY	WILL BE STEADY
	MAY CHANGE FROM H TO L	WILL BE CHANGING FROM H TO L
	MAY CHANGE FROM L TO H	WILL BE CHANGING FROM L TO H
	DON'T CARE; ANY CHANGE PERMITTED	CHANGING; STATE UNKNOWN
	DOES NOT APPLY	CENTER LINE IS HIGH IMPEDANCE "OFF" STATE

KS000010


**SWITCHING CHARACTERISTICS** over operating range unless otherwise specified\*

No.	Parameter Symbol	Parameter Description	Am27LS02/Am27LS03				Units
			C Devices		M Devices		
			Min.	Max.	Min.	Max.	
1	$t_{PLH}(A)$	Delay from Address to Output		55		65	ns
2	$t_{PHL}(A)$						
3	$t_{PZH}(CS)$	Delay from Chip Select (LOW) to Active Output and Correct Data		30		35	ns
4	$t_{PZL}(CS)$						
5	$t_{PZH}(WE)$	Delay from Write Enable (HIGH) to Active Output and Correct Data (Write Recovery - See Note 1)		30		35	ns
6	$t_{PZL}(WE)$						
7	$t_s(A)$	Setup Time Address (Prior to Initiation of Write)	0		0		ns
8	$t_h(A)$	Hold Time Address (After Termination of Write)	0		0		ns
9	$t_s(DI)$	Setup Time Data Input (Prior to Termination of Write)	45		55		ns
10	$t_h(DI)$	Hold Time Data Input (After Termination of Write)	0		0		ns
11	$t_{pw}(WE)$	Min Write Enable Pulse Width to Insure Write	45		55		ns
12	$t_{PHZ}(CS)$	Delay from Chip Select (HIGH) to Inactive Output (HI-Z)		30		35	ns
13	$t_{PLZ}(CS)$						
14	$t_{PLZ}(WE)$	Delay from Write Enable (LOW) to Inactive Output (HI-Z)		30		35	ns
15	$t_{PHZ}(WE)$						

- Notes: 1. Output is preconditioned to data in (inverted) during write to insure correct data is present on all outputs when write is terminated. (No write recovery glitch.)  
 2.  $t_{PLH}(A)$  and  $t_{PHL}(A)$  are tested with  $S_1$  closed and  $C_L = 30$  pF with both input and output timing referenced to 1.5 V.  
 3. For open collector, all delays from Write Enable (WE) or Chip Select (CS) inputs to the Data Output (DO<sub>UT</sub>),  $t_{PLZ}(WE)$ ,  $t_{PLZ}(CS)$ ,  $t_{PZL}(WE)$  and  $t_{PZL}(CS)$  are measured with  $S_1$  closed and  $C_L = 30$  pF and with both the input and output timing referenced to 1.5 V.  
 4. For 3-state output,  $t_{PZH}(WE)$  and  $t_{PZH}(CS)$  are measured with  $S_1$  open,  $C_L = 30$  pF and with both the input and output timing referenced to 1.5 V.  $t_{PZL}(WE)$  and  $t_{PZL}(CS)$  are measured with  $S_1$  closed,  $C_L = 30$  pF and with both the input and output timing referenced to 1.5 V.  $t_{PHZ}(WE)$  and  $t_{PHZ}(CS)$  are measured with  $S_1$  open and  $C_L \leq 5$  pF and are measured between the 1.5 V level on the input to the  $V_{OH} - 500$  mV level on the output.  $t_{PLZ}(WE)$  and  $t_{PLZ}(CS)$  are measured with  $S_1$  closed and  $C_L \leq 5$  pF and are measured between the 1.5 V level on the input and the  $V_{OL} + 500$  mV level on the output.

\*See the last page of this spec for Group A Subgroup Testing information.


## SWITCHING WAVEFORMS



WF001110

### Write Mode

Write Cycle Timing. The cycle is initiated by an address change. After  $t_s(A)$  min, the write enable may begin. The chip select must also be LOW for writing. Following the write pulse,  $t_h(A)$  min must be allowed before the address may be changed again. The output will be inactive (floating for the Am27LS03) while the write enable is (WE) LOW.



WF001200

### Read Mode

Switching delays from address and chip select inputs to the data output. For the Am27LS03 disabled output is "OFF", represented by a single center line. For the Am27LS02, a disabled output is HIGH.

3

## GROUP A SUBGROUP TESTING

### DC CHARACTERISTICS

Parameter Symbol	Subgroups
V <sub>OH</sub>	1, 2, 3
V <sub>OL</sub>	1, 2, 3
V <sub>IH</sub>	1, 2, 3
V <sub>IL</sub>	1, 2, 3
I <sub>IL</sub>	1, 2, 3
I <sub>IH</sub>	1, 2, 3
I <sub>SC</sub>	1, 2, 3
I <sub>CC</sub>	1, 2, 3
V <sub>CL</sub>	1, 2, 3
I <sub>CEX</sub>	1, 2, 3

### SWITCHING CHARACTERISTICS

No.	Parameter Symbol	Subgroups	No.	Parameter Symbol	Subgroups
1	t <sub>PLH</sub> (A)	9, 10, 11	9	t <sub>S</sub> (DI)	9, 10, 11
2	t <sub>PHL</sub> (A)				
3	t <sub>PZH</sub> ( $\overline{CS}$ )	9, 10, 11	10	t <sub>H</sub> (DI)	9, 10, 11
4	t <sub>PZL</sub> ( $\overline{CS}$ )				
5	t <sub>PZH</sub> ( $\overline{WE}$ )	9, 10, 11	11	t <sub>pw</sub> ( $\overline{WE}$ )	9, 10, 11
6	t <sub>PZL</sub> ( $\overline{WE}$ )				
7	t <sub>S</sub> (A)	9, 10, 11	12	t <sub>PHZ</sub> ( $\overline{CS}$ )	9, 10, 11
			13	t <sub>PLZ</sub> ( $\overline{CS}$ )	
8	t <sub>H</sub> (A)	9, 10, 11	14	t <sub>PLZ</sub> ( $\overline{WE}$ )	9, 10, 11
			15	t <sub>PHZ</sub> ( $\overline{WE}$ )	

### MILITARY BURN-IN

Military burn-in is in accordance with the current revision of MIL-STD-883, Test Method 1015, Conditions A through E. Test conditions are selected at AMD's option.

# Am27S02/27S03

64-Bit Inverting-Output Bipolar RAM

Am27S02/27S03

## DISTINCTIVE CHARACTERISTICS

- Fully decoded 16 word x 4-bit low-power Schottky RAMS
- Ultra-Fast "A" Version: Address access time 25ns
- Internal ECL circuitry for optimum speed/power performance over voltage and temperature
- Output preconditioned during write to eliminate write recovery glitch
- Available with open-collector outputs (Am27S02/02A) or with three-state outputs (Am27S03/03A)
- Pin-compatible replacements for 3101A, 74S289, (use Am27S02A/02); for 74S189, (use Am27S03A/03)

## GENERAL DESCRIPTION

The Am27S02/02A and Am27S03/03A are 64-bit RAMs built using Schottky diode clamped transistors in conjunction with internal ECL circuitry and are ideal for use in scratch pad and high-speed buffer memory applications. Each memory is organized as a fully decoded 16-word memory of 4 bits per word. Easy memory expansion is provided by an active LOW chip select ( $\overline{CS}$ ) input and open collector OR tieable outputs (Am27S02/02A) or three-state outputs (Am27S03/03A). Chip selection for large memory systems can be controlled by active LOW output decoders such as the Am74S138.


An active LOW Write line ( $\overline{WE}$ ) controls the writing/reading operation of the memory. When the chip select and write

lines are LOW the information on the four data inputs  $D_0$  to  $D_3$  is written into the addressed memory word and preconditions the output circuitry so that correct data is present at the outputs when the write cycle is complete. This preconditioning operation insures minimum write recovery times by eliminating the "write recovery glitch."

Reading is performed with the chip select line LOW and the write line HIGH. The information stored in the addressed word is read out on the four inverting outputs  $\overline{O}_0$  to  $\overline{O}_3$ .

During the writing operation or when the chip select line is HIGH the four outputs of the memory go to an inactive high impedance state.

## BLOCK DIAGRAM



## MODE SELECT TABLE

Input		Data Output Status $\overline{O}_0 - \overline{O}_3$	Mode
$\overline{CS}$	$\overline{WE}$		
L	L	Output Disabled	Write
L	H	Selected Word (Inverted)	Read
H	X	Output Disabled	Deselect


H = HIGH  
L = LOW  
X = Don't Care

## PRODUCT SELECTOR GUIDE


Access Time	25 ns	30 ns	35 ns	50 ns
I <sub>CC</sub>	100 mA	105 mA	100 mA	105 mA
Temperature Range	C	M	C	M
Open Collector	Am27S02A	Am27S02A	Am27S02	Am27S02
Three-State	Am27S03A	Am27S03A	Am27S03	Am27S03

Publication # 02191 Rev. D Amendment /0  
Issue Date: May 1986

### CONNECTION DIAGRAM Top View




CD000831



CD000891

Note: Pin 1 is marked for orientation.

### LOGIC SYMBOL




LS000211

# ORDERING INFORMATION

## Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:

- A. Device Number**
- B. Speed Option** (if applicable)
- C. Package Type**
- D. Temperature Range**
- E. Optional Processing**



3

Valid Combinations	
AM27S02	PC, PCB, DC, DCB
AM27S02A	
AM27S03	
AM27S03A	

### Valid Combinations


Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

# ORDERING INFORMATION

## APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. CPL (Controlled Products List) products are processed in accordance with MIL-STD-883C, but are inherently non-compliant because of package, solderability, or surface treatment exceptions to those specifications. The order number (Valid Combination) for APL products is formed by a combination of:

- A. Device Number**
- B. Speed Option** (if applicable)
- C. Device Class**
- D. Package Type**
- E. Lead Finish**



### Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

Valid Combinations	
AM27S02	/BEA,
AM27S02A	/BFA,
AM27S03	/B2C
AM27S03A	



## ABSOLUTE MAXIMUM RATINGS

Storage Temperature .....	-65 to +150°C
Ambient Temperature with Power Applied .....	-55 to +125°C
Supply Voltage .....	-0.5 V to +7.0 V
DC Voltage Applied to Outputs .....	-0.5 V to +V <sub>CC</sub> Max.
DC Input Voltage .....	-0.5 V to +5.5 V
Output Current into Outputs .....	.20 mA
DC Input Current .....	-30 mA to +5 mA

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

## OPERATING RANGES (See Note 5)

Commercial (C) Devices	Temperature .....	0 to +75°C
	Supply Voltage .....	+475 V to +5.25 V
Military (M) Devices	Temperature .....	-55 to +125°C
	Supply Voltage .....	+4.5 V to +5.5 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

## DC CHARACTERISTICS over operating range unless otherwise specified\*


Parameter Symbol	Parameter Description	Test Conditions		27S02/3			Units	
				Min.	Typ.	Max.		
V <sub>OH</sub> (Note 2)	Output HIGH Voltage	V <sub>CC</sub> = Min., V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OH</sub> = -5.2 mA I <sub>OH</sub> = -2.0 mA	COM'L MIL	2.4	3.2		Volts
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = MIN, V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OL</sub> = 16 mA I <sub>OL</sub> = 20 mA			350 380	450 500	mV
V <sub>IH</sub>	Input HIGH Level	Guaranteed Input Logical HIGH Voltage for All Inputs (Note 3)		COM'L MIL	2.0 2.1			Volts
V <sub>IL</sub>	Input LOW Level	Guaranteed Input Logical LOW Voltage for All Inputs (Note 3)		COM'L MIL			0.8 0.8	
I <sub>IL</sub>	Input LOW Current	V <sub>CC</sub> = Max., V <sub>IN</sub> = 0.40 V	WE, D <sub>0</sub> -D <sub>3</sub> , A <sub>0</sub> -A <sub>3</sub> CS			-15 -30	-250 -250	μA
I <sub>IH</sub>	Input HIGH Current	V <sub>CC</sub> = Max., V <sub>IN</sub> = 2.7 V				0	10	μA
I <sub>SC</sub> (Note 2)	Output Short Circuit Current	V <sub>CC</sub> = Max., V <sub>OUT</sub> = 0.0 V (Note 4)			-20	-45	-90	mA
I <sub>CC</sub>	Power Supply Current	All Inputs = GND V <sub>CC</sub> = Max.		COM'L MIL		75 75	100 105	
V <sub>CL</sub>	Input Clamp Voltage	V <sub>CC</sub> = Min., I <sub>IN</sub> = -18 mA				-0.85	-1.2	Volts
I <sub>CEX</sub>	Output Leakage Current	V <sub>CS</sub> = V <sub>IH</sub> or V <sub>WE</sub> = V <sub>IL</sub> V <sub>OUT</sub> = 2.4 V, V <sub>CC</sub> = Max.				0	40	μA
		V <sub>CS</sub> = V <sub>IH</sub> or V <sub>WE</sub> = V <sub>IL</sub> V <sub>OUT</sub> = 0.4 V, V <sub>CC</sub> = Max.		(Note 2)	-40	0		

- Notes: 1. Typical limits are at V<sub>CC</sub> = 5.0 V and T<sub>A</sub> = 25°C.  
 2. This applies to three-state devices only.  
 3. These are absolute voltages with respect to device ground pin and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.  
 4. Not more than one output should be shorted at a time. Duration of the short circuit should not be more than one second.  
 5. Operating specifications with adequate time for temperature stabilization and transverse air flow exceeding 400 linear feet per minute. Conformance Testing performance instantaneously where T<sub>A</sub> = T<sub>C</sub> = T<sub>J</sub>.  
 θ<sub>JA</sub> ≈ 50 °C/W (with moving air) for Ceramic DIP.  
 θ<sub>JA</sub> ≈ 10-17°C/W for flatpack and leadless chip carrier.


\*See the last page of this spec for Group A Subgroup Testing information.

3

**SWITCHING TEST  
CIRCUIT**



**SWITCHING TEST  
WAVEFORM**



**KEY TO THE SWITCHING  
WAVEFORMS**

WAVEFORM	INPUTS	OUTPUTS
	MUST BE STEADY	WILL BE STEADY
	MAY CHANGE FROM H TO L	WILL BE CHANGING FROM H TO L
	MAY CHANGE FROM L TO H	WILL BE CHANGING FROM L TO H
	DON'T CARE: ANY CHANGE PERMITTED	CHANGING: STATE UNKNOWN
	DOES NOT APPLY	CENTER LINE IS HIGH IMPEDANCE "OFF" STATE

KS000010

**SWITCHING CHARACTERISTICS** over operating range unless otherwise specified\*


No.	Parameter Symbol	Parameter Description	Am27S02A/3A				Am27S02/3				Units
			A C Devices		A M Devices		STD C Devices		STD M Devices		
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
1	$t_{PLH}(A)$	Delay from Address to Output		25		30		35		50	ns
2	$t_{PHL}(A)$										
3	$t_{PZH}(CS)$	Delay from Chip Select (LOW) to Active Output and Correct Data		15		20		17		25	ns
4	$t_{PZL}(CS)$										
5	$t_{PZH}(WE)$	Delay from Write Enable (HIGH) to Active Output and Correct Data (Write Recovery- See Note 1)		20		25		35		40	ns
6	$t_{PZL}(WE)$										
7	$t_s(A)$	Setup Time Address (Prior to Initiation of Write)	0		0		0		0		ns
8	$t_h(A)$	Hold Time Address (After Termination of Write)	0		0		0		0		ns
9	$t_s(DI)$	Setup Time Data Input (Prior to Termination of Write)	20		25		25		25		ns
10	$t_h(DI)$	Hold Time Data Input (After Termination of Write)	0		0		0		0		ns
11	$t_{pw}(WE)$	MIN Write Enable Pulse Width to Insure Write	20		25		25		25		ns
12	$t_{PHZ}(CS)$	Delay from Chip Select (HIGH) to inactive Output (HI-Z)		15		20		17		25	ns
13	$t_{PLZ}(CS)$										
14	$t_{PLZ}(WE)$	Delay from Write Enable (LOW) to Inactive Output (HI-Z)		20		25		25		35	ns
15	$t_{PHZ}(WE)$										

Notes: 1. Output is preconditioned to data in during write to insure correct data is present on all outputs when write is terminated. (No write recovery glitch.)

- $t_{PLH}(A)$  and  $t_{PHL}(A)$  are tested with  $S_1$  closed and  $C_L = 30$  pF with both input and output timing referenced to 1.5 V.
- For open collector, all delays from Write Enable (WE) or Chip Select (CS) inputs to the Data Output (D<sub>OUT</sub>),  $t_{PLZ}(WE)$ ,  $t_{PLZ}(CS)$ ,  $t_{PZL}(WE)$  and  $t_{PZL}(CS)$  are measured with  $S_1$  closed and  $C_L = 30$  pF and with both the input and output timing referenced to 1.5 V.
- For 3-state output,  $t_{PZH}(WE)$  and  $t_{PZH}(CS)$  are measured with  $S_1$  open,  $C_L = 30$  pF and with both the input and output timing referenced to 1.5 V.  $t_{PZL}(WE)$  and  $t_{PZL}(CS)$  are measured with  $S_1$  closed,  $C_L = 30$  pF and with both the input and output timing referenced to 1.5 V.  $t_{PHZ}(WE)$  and  $t_{PHZ}(CS)$  are measured with  $S_1$  open and  $C_L \leq 5$  pF and are measured between the 1.5 V level on the input to the  $V_{OH} - 500$  mV level on the output.  $t_{PLZ}(WE)$  and  $t_{PLZ}(CS)$  are measured with  $S_1$  closed and  $C_L \leq 5$  pF and are measured between the 1.5 V level on the input and the  $V_{OL} + 500$  mV level on the output.


\*See the last page of this spec for Group A Subgroup Testing information.

### SWITCHING WAVEFORMS



#### Write Mode

Write Cycle Timing. The cycle is initiated by an address change. After  $t_s(A)$  min, the write enable may begin. The chip select must also be LOW for writing. Following the write pulse,  $t_h(A)$  min must be allowed before the address may be changed again. The output will be inactive (floating for the Am27S03A/03) while the write enable is (WE) LOW.



#### Read Mode

Switching delays from address and chip select inputs to the data output. For the Am27S03A/03 disabled output is "OFF", represented by a single center line. For the Am27S02A/02, a disabled output is HIGH.

3

## GROUP A SUBGROUP TESTING

### DC CHARACTERISTICS

Parameter Symbol	Subgroups
V <sub>OH</sub>	1, 2, 3
V <sub>OL</sub>	1, 2, 3
V <sub>IH</sub>	1, 2, 3
V <sub>IL</sub>	1, 2, 3
I <sub>IL</sub>	1, 2, 3
I <sub>IH</sub>	1, 2, 3
I <sub>SC</sub>	1, 2, 3
I <sub>CC</sub>	1, 2, 3
V <sub>CL</sub>	1, 2, 3
I <sub>CEX</sub>	1, 2, 3

### SWITCHING CHARACTERISTICS

No.	Parameter Symbol	Subgroups	No.	Parameter Symbol	Subgroups
1	t <sub>PLH</sub> (A)	9, 10, 11	9	t <sub>s</sub> (DI)	9, 10, 11
2	t <sub>PHL</sub> (A)				
3	t <sub>PZH</sub> ( $\overline{CS}$ )	9, 10, 11	10	t <sub>h</sub> (DI)	9, 10, 11
4	t <sub>PZL</sub> ( $\overline{CS}$ )				
5	t <sub>PZH</sub> ( $\overline{WE}$ )	9, 10, 11	11	t <sub>pw</sub> ( $\overline{WE}$ )	9, 10, 11
6	t <sub>PZL</sub> ( $\overline{WE}$ )				
7	t <sub>s</sub> (A)	9, 10, 11	12	t <sub>PHZ</sub> ( $\overline{CS}$ )	9, 10, 11
			13	t <sub>PLZ</sub> ( $\overline{CS}$ )	
8	t <sub>h</sub> (A)	9, 10, 11	14	t <sub>PLZ</sub> ( $\overline{WE}$ )	9, 10, 11
			15	t <sub>PHZ</sub> ( $\overline{WE}$ )	

### MILITARY BURN-IN

Military burn-in is in accordance with the current revision of MIL-STD-883, Test Method 1015, Conditions A through E. Test conditions are selected at AMD's option.

# Am27LS06/27LS07

64-Bit Low-Power Noninverting-Output Bipolar RAM

Am27LS06/27LS07

## DISTINCTIVE CHARACTERISTICS

- Fully decoded 16-word x 4-bit low power Schottky RAMs
- Internal ECL circuitry for optimum speed/power performance over voltage and temperature
- Output preconditioned during write to eliminate the write recovery glitch
- Available with three-state outputs (Am27LS07) or with open collector outputs (Am27LS06)
- Electrically tested and optically inspected die for the assemblers of hybrid products

## GENERAL DESCRIPTION

The Am27LS06 and Am27LS07 are 64-bit RAMs built using Schottky diode clamped transistors in conjunction with internal ECL circuitry and are ideal for use in scratch pad and high-speed buffer memory applications. Each memory is organized as a fully decoded 16-word memory of 4 bits per word. Easy memory expansion is provided by an active LOW chip select ( $\overline{CS}$ ) input and open collector OR tieable outputs or three-state outputs.

An active LOW Write line ( $\overline{WE}$ ) controls the writing/reading operation of the memory. When the chip select and write lines are LOW the information on the four data inputs  $D_0$  to


$D_3$  is written into the addressed memory word and preconditions the output circuitry so that correct data is present at the outputs when the write cycle is complete. This preconditioning operation insures minimum write recovery times by eliminating the "write recovery glitch."

Reading is performed with the chip select line LOW and the write line HIGH. The information stored in the addressed word is read out on the four noninverting outputs  $O_0$  to  $O_3$ .

During the writing operation or when the chip select line is HIGH the four outputs of the memory go to an inactive high impedance state.

3

## BLOCK DIAGRAM



BD000560

## MODE SELECT TABLE


Input		Data Output Status $O_0$ - $O_3$	Mode
$\overline{CS}$	$\overline{WE}$		
L	L	Output Disabled	Write
L	H	Selected Word	Read
H	X	Output Disabled	Deselect

H = HIGH  
L = LOW  
X = Don't Care

## PRODUCT SELECTOR GUIDE

Access Time	55 ns	65 ns
$I_{CC}$	35 mA	38 mA
Temperature Range	C	M
Open Collector	27LS06	
Three-State	27LS07	


## CONNECTION DIAGRAM Top View



\*Also available in 16-Pin Flatpack. Connections identical to DIPs.

Note: Pin 1 is marked for orientation.

## LOGIC SYMBOL



LS000311

## ORDERING INFORMATION (Cont'd.)

### Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:

- A. Device Number**
- B. Speed Option** (if applicable)
- C. Package Type**
- D. Temperature Range**
- E. Optional Processing**

AM27LS06

P

C

B

**E. OPTIONAL PROCESSING**  
 Blank = Standard processing  
 B = Burn-in

**D. TEMPERATURE RANGE**  
 C = Commercial (0 to +75°C)

**C. PACKAGE TYPE**  
 P = 16-Pin Plastic DIP (PD 016)  
 D = 16-Pin Ceramic DIP (CD 016)

**B. SPEED OPTION**  
 Not Applicable

**A. DEVICE NUMBER/DESCRIPTION**  
 Am27LS06  
 Low-Power, Open-Collector, Noninverting-Output Bipolar RAM  
 Am27LS07  
 Low-Power, Three-State, Noninverting-Output Bipolar RAM

Valid Combinations	
AM27LS06	PG, PCB,
AM27LS07	DC, DCB

#### Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.


3

# ORDERING INFORMATION

## APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. CPL (Controlled Products List) products are processed in accordance with MIL-STD-883C, but are inherently non-compliant because of package, solderability, or surface treatment exceptions to those specifications. The order number (Valid Combination) for APL products is formed by a combination of:

- A. Device Number**
- B. Speed Option** (if applicable)
- C. Device Class**
- D. Package Type**
- E. Lead Finish**



### Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

Valid Combinations	
AM27LS06	/BEA, /BFA
AM27LS07	/B2C



## ABSOLUTE MAXIMUM RATINGS

Storage Temperature .....	-65 to +150°C
Ambient Temperature with Power Applied .....	-55 to +125°C
Supply Voltage .....	-0.5 V to +7.0 V
DC Voltage Applied to Outputs .....	-0.5 V to +V <sub>CC</sub> Max.
DC Input Voltage .....	-0.5 V to +5.5 V
Output Current into Outputs .....	20 mA
DC Input Current .....	-30 mA to +5 mA

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

## OPERATING RANGES

Commercial (C) Devices	Temperature .....	0 to +75°C
	Supply Voltage .....	+4.75 V to +5.25 V
Military (M) Devices	Temperature .....	-55 to +125°C
	Supply Voltage .....	+4.5 V to +5.5 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

See Note 5

## DC CHARACTERISTICS over operating range unless otherwise specified\*


Parameter Symbol	Parameter Description	Test Conditions			Am27LS06/Am27LS07			Units
					Min.	Typ.	Max.	
V <sub>OH</sub> (Note 2)	Output HIGH Voltage	V <sub>CC</sub> = Min., V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OH</sub> = -5.2 mA	COM'L	2.4	3.2		Volts
			I <sub>OH</sub> = -2.0 mA	MIL				
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = Min., V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OL</sub> = 8 mA			350	450	mV
			I <sub>OL</sub> = 10 mA			380	500	
V <sub>IH</sub>	Input HIGH Level	Guaranteed Input Logical HIGH Voltage for All Inputs (Note 3)		COM'L	2.0			Volts
				MIL	2.1			
V <sub>IL</sub>	Input LOW Level	Guaranteed Input Logical LOW Voltage for All Inputs (Note 3)		COM'L			0.8	Volts
				MIL			0.8	
I <sub>IL</sub>	Input LOW Current	V <sub>CC</sub> = Max., V <sub>IN</sub> = 0.40 V	WE, D <sub>0</sub> -D <sub>3</sub> , A <sub>0</sub> -A <sub>3</sub>			-15	-250	μA
			CS			-30	-250	
I <sub>IH</sub>	Input HIGH Current	V <sub>CC</sub> = Max., V <sub>IN</sub> = 2.7 V				0	10	μA
I <sub>SC</sub> (Note 2)	Output Short Circuit Current	V <sub>CC</sub> = Max., V <sub>OUT</sub> = 0.0 V (Note 4)			-20	-45	-90	mA
I <sub>CC</sub>	Power Supply Current	All Inputs = GND V <sub>CC</sub> = Max.		COM'L		30	35	
				MIL		30	38	
V <sub>CL</sub>	Input Clamp Voltage	V <sub>CC</sub> = Min., I <sub>IN</sub> = -18 mA				-0.85	-1.2	Volts
I <sub>CEX</sub>	Output Leakage Current	V <sub>CS</sub> = V <sub>IH</sub> or V <sub>WE</sub> = V <sub>IL</sub> V <sub>OUT</sub> = 2.4 V, V <sub>CC</sub> = Max.				0	40	μA
		V <sub>CS</sub> = V <sub>IH</sub> or V <sub>WE</sub> = V <sub>IL</sub> V <sub>OUT</sub> = 0.4 V, V <sub>CC</sub> = Max.		(Note 2)	-40	0		

- Notes: 1. Typical limits are at V<sub>CC</sub> = 5.0 V and T<sub>A</sub> = 25°C.  
 2. This applies to three-state devices only.  
 3. These are absolute voltages with respect to device ground pin and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.  
 4. Not more than one output should be shorted at a time. Duration of the short circuit should not be more than one second.  
 5. Operating specification with adequate time for temperature stabilization and transverse air flow exceeding 400 linear feet per minute. Conformance testing performed instantaneously where T<sub>A</sub> = T<sub>C</sub> = T<sub>J</sub>.  
 θ<sub>JA</sub> ≈ 50°C/W (with moving air) for Ceramic DIP.  
 θ<sub>JC</sub> ≈ 10 - 17°C/W for flatpack and leadless chip carrier.


\*See the last page of this spec for Group A Subgroup Testing information.

3

**SWITCHING TEST  
CIRCUIT**



**SWITCHING TEST  
WAVEFORM**



**KEY TO SWITCHING  
WAVEFORMS**

WAVEFORM	INPUTS	OUTPUTS
	MUST BE STEADY	WILL BE STEADY
	MAY CHANGE FROM H TO L	WILL BE CHANGING FROM H TO L
	MAY CHANGE FROM L TO H	WILL BE CHANGING FROM L TO H
	DON'T CARE; ANY CHANGE PERMITTED	CHANGING; STATE UNKNOWN
	DOES NOT APPLY	CENTER LINE IS HIGH IMPEDANCE "OFF" STATE

KS000010


**SWITCHING CHARACTERISTICS** over operating range unless otherwise specified\*

No.	Parameter Symbol	Parameter Description	Am27LS06/Am27LS07				Units
			C Devices		M Devices		
			Min.	Max.	Min.	Max.	
1	$t_{PLH}(A)$	Delay from Address to Output		55		65	ns
2	$t_{PHL}(A)$						
3	$t_{PZH}(\overline{CS})$	Delay from Chip Select (LOW) to Active Output and Correct Data		30		35	ns
4	$t_{PZL}(\overline{CS})$						
5	$t_{PZH}(\overline{WE})$	Delay from Write Enable (HIGH) to Active Output and Correct Data (Write Recovery-See Note 1)		30		35	ns
6	$t_{PZL}(\overline{WE})$						
7	$t_s(A)$	Setup Time Address (Prior to Initiation of Write)	0		0		ns
8	$t_h(A)$	Hold Time Address (After Termination of Write)	0		0		ns
9	$t_s(DI)$	Setup Time Data Input (Prior to Termination of Write)	45		55		ns
10	$t_h(DI)$	Hold Time Data Input (After Termination of Write)	0		0		ns
11	$t_{pw}(\overline{WE})$	Min Write Enable Pulse Width to Insure Write	45		55		ns
12	$t_{PHZ}(\overline{CS})$	Delay from Chip Select (HIGH) to Inactive Output (HI-Z)		30		35	ns
13	$t_{PLZ}(\overline{CS})$						
14	$t_{PLZ}(\overline{WE})$	Delay from Write Enable (LOW) to Inactive Output (HI-Z)		30		35	ns
15	$t_{PHZ}(\overline{WE})$						

- Notes: 1. Output is preconditioned to data in during write to insure correct data is present on all outputs when write is terminated. (No write recovery glitch.)  
 2.  $t_{PLH}(A)$  and  $t_{PHL}(A)$  are tested with  $S_1$  closed and  $C_L = 30$  pF with both input and output timing referenced to 1.5 V.  
 3. For open collector, all delays from Write Enable ( $\overline{WE}$ ) or Chip Select ( $\overline{CS}$ ) inputs to the Data Output ( $D_{OUT}$ ),  $t_{PLZ}(\overline{WE})$ ,  $t_{PLZ}(\overline{CS})$ ,  $t_{PZL}(\overline{WE})$  and  $t_{PZL}(\overline{CS})$  are measured with  $S_1$  closed and  $C_L = 30$  pF and with both the input and output timing referenced to 1.5 V.  
 4. For 3-state output,  $t_{PZH}(\overline{WE})$  and  $t_{PZH}(\overline{CS})$  are measured with  $S_1$  open,  $C_L = 30$  pF and with both the input and output timing referenced to 1.5 V.  $t_{PZL}(\overline{WE})$  and  $t_{PZL}(\overline{CS})$  are measured with  $S_1$  closed,  $C_L = 30$  pF and with both the input and output timing referenced to 1.5 V.  $t_{PHZ}(\overline{WE})$  and  $t_{PHZ}(\overline{CS})$  are measured with  $S_1$  open and  $C_L \leq 5$  pF and are measured between the 1.5 V level on the input to the  $V_{OH} - 500$  mV level on the output.  $t_{PLZ}(\overline{WE})$  and  $t_{PLZ}(\overline{CS})$  are measured with  $S_1$  closed and  $C_L \leq 5$  pF and are measured between the 1.5 V level on the input and the  $V_{OL} + 500$  mV level on the output.

\*See the last page of this spec for Group A Subgroup Testing information.

## SWITCHING WAVEFORMS




WF001110

### Write Mode

( $\overline{CS}$  = LOW unless otherwise noted)

Write Cycle Timing. The cycle is initiated by an address change. After  $t_s(A)$  min, the write enable may begin. The chip select must also be LOW for writing. Following the write pulse,  $t_h(A)$  min must be allowed before the address may be changed again. The output will be inactive (floating for the Am27LS07) while the write enable is LOW.



WF001210

### Read Mode

Switching delays from address and chip select inputs to the data output. For the Am27LS07, disabled output is "OFF", represented by a single center line. For the Am27LS06, disabled output is HIGH.

3

## GROUP A SUBGROUP TESTING

### DC CHARACTERISTICS

Parameter Symbol	Subgroups
V <sub>OH</sub>	1, 2, 3
V <sub>OL</sub>	1, 2, 3
V <sub>IH</sub>	1, 2, 3
V <sub>IL</sub>	1, 2, 3
I <sub>IL</sub>	1, 2, 3
I <sub>IH</sub>	1, 2, 3
I <sub>SC</sub>	1, 2, 3
I <sub>CC</sub>	1, 2, 3
V <sub>CL</sub>	1, 2, 3
I <sub>CEX</sub>	1, 2, 3

### SWITCHING CHARACTERISTICS

No.	Parameter Symbol	Subgroups	No.	Parameter Symbol	Subgroups
1	t <sub>PLH</sub> (A)	9, 10, 11	9	t <sub>s</sub> (DI)	9, 10, 11
2	t <sub>PHL</sub> (A)				
3	t <sub>PZH</sub> ( $\overline{CS}$ )	9, 10, 11	10	t <sub>h</sub> (DI)	9, 10, 11
4	t <sub>PZL</sub> ( $\overline{CS}$ )				
5	t <sub>PZH</sub> ( $\overline{WE}$ )	9, 10, 11	11	t <sub>pw</sub> ( $\overline{WE}$ )	9, 10, 11
6	t <sub>PZL</sub> ( $\overline{WE}$ )				
7	t <sub>s</sub> (A)	9, 10, 11	12	t <sub>PHZ</sub> ( $\overline{CS}$ )	9, 10, 11
			13	t <sub>PLZ</sub> ( $\overline{CS}$ )	
8	t <sub>h</sub> (A)	9, 10, 11	14	t <sub>PLZ</sub> ( $\overline{WE}$ )	9, 10, 11
			15	t <sub>PHZ</sub> ( $\overline{WE}$ )	

### MILITARY BURN-IN

Military burn-in is in accordance with the current revision of MIL-STD-883, Test Method 1015, Conditions A through E. Test conditions are selected at AMD's option.

# Am27S06/27S07

64-Bit Noninverting-Output Bipolar RAM

Am27S06/27S07

3

## DISTINCTIVE CHARACTERISTICS

- Fully decoded 16-word x 4-bit low power Schottky RAMs
- Internal ECL circuitry for optimum speed/power performance over voltage and temperature
- Output preconditioned during write to eliminate the write recovery glitch
- Available with three-state outputs (Am27S07/07A) or with open collector outputs (Am27S06/06A)
- Electrically tested and optically inspected die for the assemblers of hybrid products

## GENERAL DESCRIPTION

The Am27S06/06A and Am27S07/07A are 64-bit RAMs built using Schottky diode clamped transistors in conjunction with internal ECL circuitry and are ideal for use in scratch pad and high-speed buffer memory applications. Each memory is organized as a fully decoded 16-word memory of 4 bits per word. Easy memory expansion is provided by an active LOW chip select ( $\overline{CS}$ ) input and open collector OR tieable outputs or three-state outputs.


$D_3$  is written into the addressed memory word and preconditions the output circuitry so that correct data is present at the outputs when the write cycle is complete. This preconditioning operation insures minimum write recovery times by eliminating the "write recovery glitch."

Reading is performed with the chip select line LOW and the write line HIGH. The information stored in the addressed word is read out on the four noninverting outputs  $O_0$  to  $O_3$ .

An active LOW Write line ( $\overline{WE}$ ) controls the writing/reading operation of the memory. When the chip select and write lines are LOW the information on the four data inputs  $D_0$  to

During the writing operation or when the chip select line is HIGH the four outputs of the memory go to an inactive high impedance state.

## BLOCK DIAGRAM



BD000560

## MODE SELECT TABLE

Input		Data Output Status $O_0$ - $O_3$	Mode
$\overline{CS}$	$\overline{WE}$		
L	L	Output Disabled	Write
L	H	Selected Word	Read
H	X	Output Disabled	Deselect


H = HIGH  
L = LOW  
X = Don't Care

## PRODUCT SELECTOR GUIDE


Access Time	25 ns	30 ns	35 ns	50 ns
$I_{CC}$	100 mA	105 mA	100 mA	105 mA
Temperature Range	C	M	C	M
Open Collector Part Number	27S06A		27S06	
Three-State Part Number	27S07A		27S07	

## CONNECTION DIAGRAM Top View

DIPs\*



CD000870




CD000841

\*Also available in 16-Pin Flatpack. Connections identical to DIPs.

Note: Pin 1 is marked for orientation.

## LOGIC SYMBOL




LS000312

# ORDERING INFORMATION

## Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:

- A. Device Number**
- B. Speed Option** (if applicable)
- C. Package Type**
- D. Temperature Range**
- E. Optional Processing**



Valid Combinations	
AM27S06	PC, PCB, DC, DCB
AM27S06A	
AM27S07	
Am27S07A	

### Valid Combinations


Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

# ORDERING INFORMATION

## APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. CPL (Controlled Products List) products are processed in accordance with MIL-STD-883C, but are inherently non-compliant because of package, solderability, or surface treatment exceptions to those specifications. The order number (Valid Combination) for APL products is formed by a combination of:

- A. Device Number**
- B. Speed Option** (if applicable)
- C. Device Class**
- D. Package Type**
- E. Lead Finish**



Valid Combinations	
AM27S06	/BEA,
AM27S06A	/BFA,
AM27S07	/B2C
AM27S07A	

### Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.



## ABSOLUTE MAXIMUM RATINGS

## OPERATING RANGES

Storage Temperature ..... -65 to +150°C  
 Ambient Temperature with  
 Power Applied ..... -55 to +125°C  
 Supply Voltage ..... -0.5 V to +7.0 V  
 DC Voltage Applied to Outputs ..... -0.5 V to +V<sub>CC</sub> Max.  
 DC Input Voltage ..... -0.5 V to +5.5 V  
 Output Current into Outputs ..... 20 mA  
 DC Input Current ..... -30 mA to +5 mA

Commercial (C) Devices  
 Temperature ..... 0 to +75°C  
 Supply Voltage ..... +4.75 V to +5.25 V  
 Military (M) Devices  
 Temperature ..... -55 to +125°C  
 Supply Voltage ..... +4.5 V to +5.5 V

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

Operating ranges define those limits between which the functionality of the device is guaranteed.

See Note 5

## DC CHARACTERISTICS over operating range unless otherwise specified\*


Parameter Symbol	Parameter Description	Test Conditions			Am27S06/27S07, 27S06A/27S07A			Units
					Min.	Typ.	Max.	
V <sub>OH</sub> (Note 2)	Output HIGH Voltage	V <sub>CC</sub> = Min. V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OH</sub> = -5.2 mA I <sub>OH</sub> = -2.0 mA	COM'L MIL	2.4	3.2		Volts
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = Min. V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OL</sub> = 16 mA I <sub>OL</sub> = 20 mA			350 380	450 500	mV
V <sub>IH</sub>	Input HIGH Level	Guaranteed Input Logical HIGH Voltage for All Inputs (Note 3)		COM'L MIL	2.0 2.1			Volts
V <sub>IL</sub>	Input LOW Level	Guaranteed Input Logical LOW Voltage for All Inputs (Note 3)		COM'L MIL			0.8 0.8	
I <sub>IL</sub>	Input LOW Current	V <sub>CC</sub> = Max., V <sub>IN</sub> = 0.40 V	WE, D <sub>0</sub> -D <sub>3</sub> , A <sub>0</sub> -A <sub>3</sub> CS			-15 -30	-250 -250	μA
I <sub>IH</sub>	Input HIGH Current	V <sub>CC</sub> = Max., V <sub>IN</sub> = 2.7 V				0	10	μA
I <sub>SC</sub> (Note 2)	Output Short Circuit Current	V <sub>CC</sub> = Max., V <sub>OUT</sub> = 0.0 V (Note 4)			-20	-45	-90	mA
I <sub>CC</sub>	Power Supply Current	All Inputs = GND V <sub>CC</sub> = Max.		COM'L MIL		75 75	100 105	
V <sub>CL</sub>	Input Clamp Voltage	V <sub>CC</sub> = Min., I <sub>IN</sub> = -18 mA				-0.85	-1.2	Volts
I <sub>CEX</sub>	Output Leakage Current	V <sub>CS</sub> = V <sub>IH</sub> or V <sub>WE</sub> = V <sub>IL</sub> , V <sub>OUT</sub> = 2.4 V, V <sub>CC</sub> = Max. V <sub>CS</sub> = V <sub>IH</sub> or V <sub>WE</sub> = V <sub>IL</sub> , V <sub>OUT</sub> = 0.4 V, V <sub>CC</sub> = Max.		(Note 2)		0 -40	40 0	μA

- Notes: 1. Typical limits are at V<sub>CC</sub> = 5.0 V and T<sub>A</sub> = 25°C.  
 2. This applies to three-state devices only.  
 3. These are absolute voltages with respect to device ground pin and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.  
 4. Not more than one output should be shorted at a time. Duration of the short circuit should not be more than one second.  
 5. Operating specification with adequate time for temperature stabilization and transverse air flow exceeding 400 linear feet per minute. Conformance testing performed instantaneously where T<sub>A</sub> = T<sub>C</sub> = T<sub>J</sub>.  
 θ<sub>JA</sub> ≈ 50°C/w (with moving air) for Ceramic DIP.  
 θ<sub>JC</sub> ≈ 10 - 17°C/w for Flatpack and leadless chip carrier.

\*See the last page of this spec for Group A Subgroup Testing information.


3

**SWITCHING TEST  
CIRCUIT**



TC000201

**SWITCHING TEST  
WAVEFORM**



TW000030

**KEY TO SWITCHING  
WAVEFORMS**

WAVEFORM	INPUTS	OUTPUTS
	MUST BE STEADY	WILL BE STEADY
	MAY CHANGE FROM H TO L	WILL BE CHANGING FROM H TO L
	MAY CHANGE FROM L TO H	WILL BE CHANGING FROM L TO H
	DON'T CARE: ANY CHANGE PERMITTED	CHANGING: STATE UNKNOWN
	DOES NOT APPLY	CENTER LINE IS HIGH IMPEDANCE "OFF" STATE

KS000010


**SWITCHING CHARACTERISTICS** over operating range unless otherwise specified\*

No.	Parameter Symbol	Parameter Description	Am27S06A/27S07A				Am27S06/27S07				Units
			C Devices		M Devices		C Devices		M Devices		
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
1	$t_{PLH}(A)$	Delay from Address to Output		25		30		35		50	ns
2	$t_{PHL}(A)$										
3	$t_{PZH}(\overline{CS})$	Delay from Chip Select (LOW) to Active Output and Correct Data		15		20		17		25	ns
4	$t_{PZL}(\overline{CS})$										
5	$t_{PZH}(\overline{WE})$	Delay from Write Enable (HIGH) to Active Output and Correct Data (Write Recovery-See Note 1)		20		25		35		40	ns
6	$t_{PZL}(\overline{WE})$										
7	$t_s(A)$	Setup Time Address (Prior to Initiation of Write)	0		0		0		0		ns
8	$t_h(A)$	Hold Time Address (After Termination of Write)	0		0		0		0		ns
9	$t_s(DI)$	Setup Time Data Input (Prior to Termination of Write)	20		25		25		25		ns
10	$t_h(DI)$	Hold Time Data Input (After Termination of Write)	0		0		0		0		ns
11	$t_{pw}(\overline{WE})$	MIN Write Enable Width Pulse to Insure Write	20		25		25		25		ns
12	$t_{PHZ}(\overline{CS})$	Delay from Chip Select (HIGH) to inactive Output (HI-Z)		15		20		17		25	ns
13	$t_{PLZ}(\overline{CS})$										
14	$t_{PLZ}(\overline{WE})$	Delay from Write Enable (LOW) to Inactive Output (HI-Z)		20		25		25		35	ns
15	$t_{PHZ}(\overline{WE})$										

- Notes: 1. Output is preconditioned to data in during write to insure correct data is present on all outputs when write is terminated. (No write recovery glitch.)  
 2.  $t_{PLH}(A)$  and  $t_{PHL}(A)$  are tested with  $S_1$  closed and  $C_L = 30$  pF with both input and output timing referenced to 1.5 V.  
 3. For open collector, all delays from Write Enable (WE) or Chip Select ( $\overline{CS}$ ) inputs to the Data Output ( $D_{OUT}$ ),  $t_{PZH}(\overline{WE})$ ,  $t_{PZL}(\overline{CS})$ ,  $t_{PZL}(\overline{WE})$  and  $t_{PZL}(\overline{CS})$  are measured with  $S_1$  closed and  $C_L = 30$  pF and with both the input and output timing referenced to 1.5 V.  
 4. For 3-state output,  $t_{PZH}(\overline{WE})$  and  $t_{PZH}(\overline{CS})$  are measured with  $S_1$  open,  $C_L = 30$  pF and with both the input and output timing referenced to 1.5 V.  $t_{PZL}(\overline{WE})$  and  $t_{PZL}(\overline{CS})$  are measured with  $S_1$  closed,  $C_L = 30$  pF and with both the input and output timing referenced to 1.5 V.  $t_{PHZ}(\overline{WE})$  and  $t_{PHZ}(\overline{CS})$  are measured with  $S_1$  open and  $C_L \leq 5$  pF and are measured between the 1.5 V level on the input to the  $V_{OH} - 500$  mV level on the output.  $t_{PLZ}(\overline{WE})$  and  $t_{PLZ}(\overline{CS})$  are measured with  $S_1$  closed and  $C_L \leq 5$  pF and are measured between the 1.5 V level on the input and the  $V_{OL} + 500$  mV level on the output.


\*See the last page of this spec for Group A Subgroup Testing information.

## SWITCHING WAVEFORMS



### Write Mode ( $\overline{CS}$ = LOW unless otherwise noted)

Write Cycle Timing. The cycle is initiated by an address change. After  $t_s(A)$  min, the write enable may begin. The chip select must also be LOW for writing. Following the write pulse,  $t_h(A)$  min must be allowed before the address may be changed again. The output will be inactive (floating for the Am27S07A/07) while the write enable is LOW.



### Read Mode

Switching delays from address and chip select inputs to the data output. For the Am27S07/07A disabled output is "OFF", represented by a single center line. For the Am27S06A/06 disabled output is HIGH.

3

## GROUP A SUBGROUP TESTING

### DC CHARACTERISTICS

Parameter Symbol	Subgroups
V <sub>OH</sub>	1, 2, 3
V <sub>OL</sub>	1, 2, 3
V <sub>IH</sub>	1, 2, 3
V <sub>IL</sub>	1, 2, 3
I <sub>IL</sub>	1, 2, 3
I <sub>IH</sub>	1, 2, 3
I <sub>SC</sub>	1, 2, 3
I <sub>CC</sub>	1, 2, 3
V <sub>CL</sub>	1, 2, 3
I <sub>CEX</sub>	1, 2, 3

### SWITCHING CHARACTERISTICS

No.	Parameter Symbol	Subgroups	No.	Parameter Symbol	Subgroups
1	t <sub>PLH</sub> (A)	9, 10, 11	9	t <sub>s</sub> (DI)	9, 10, 11
2	t <sub>PHL</sub> (A)				
3	t <sub>PZH</sub> ( $\overline{CS}$ )	9, 10, 11	10	t <sub>h</sub> (DI)	9, 10, 11
4	t <sub>PZL</sub> (CS)				
5	t <sub>PZH</sub> ( $\overline{WE}$ )	9, 10, 11	11	t <sub>pw</sub> ( $\overline{WE}$ )	9, 10, 11
6	t <sub>PZL</sub> ( $\overline{WE}$ )				
7	t <sub>s</sub> (A)	9, 10, 11	12	t <sub>PHZ</sub> ( $\overline{CS}$ )	9, 10, 11
			13	t <sub>PLZ</sub> ( $\overline{CS}$ )	
8	t <sub>h</sub> (A)	9, 10, 11	14	t <sub>PLZ</sub> ( $\overline{WE}$ )	9, 10, 11
			15	t <sub>PHZ</sub> ( $\overline{WE}$ )	

### MILITARY BURN-IN

Military burn-in is in accordance with the current revision of MIL-STD-883, Test Method 1015, Conditions A through E. Test conditions are selected at AMD's option.

# Am31L01/31L01A

64-Bit Low Power Write Transparent, Inverting Output, Bipolar RAM

Am31L01/31L01A

## DISTINCTIVE CHARACTERISTICS

- Standard version: Address access time 50 ns
- Low power:  $I_{CC}$  typically 75 mA
- Internal ECL circuitry for optimum speed/power performance over voltage and temperature
- High speed
- Fully decoded 16-word x 4-bit Schottky RAMs

## GENERAL DESCRIPTION

The Am31L01/31L01A is comprised of 64-bit RAMs built using Schottky diode clamped transistors in conjunction with internal ECL circuitry and is ideal for use in scratch pad and high-speed buffer memory applications. Each memory is organized as a fully decoded 16-word memory of 4 bits per word. Easy memory expansion is provided by an active-LOW chip select ( $\overline{CS}$ ) input and open-collector OR tieable outputs.

An active-LOW Write line ( $\overline{WE}$ ) controls the writing/reading operation of the memory. When the chip select and write


lines are LOW, the information on the four data inputs,  $D_0$  to  $D_3$ , is written into the addressed memory word. During the write cycle, the outputs are active and invert the four data inputs,  $D_0$  to  $D_3$ .

Reading is performed with the chip select line LOW and the write line HIGH. The information stored in the addressed word is read out on the four inverting outputs  $\overline{O}_0$  to  $\overline{O}_3$ .

When the chip select line is HIGH, the four outputs of the memory go to an inactive high-impedance state.

3

## BLOCK DIAGRAM



## MODE SELECT TABLE

Input		Data Output Status $\overline{O}_0 - \overline{O}_3$	Mode
$\overline{CS}$	$\overline{WE}$		
L	L	Data In (Inverted)	Write
L	H	Selected Word (Inverted)	Read
H	X	Output Disabled	Deselect


H = HIGH L = LOW X = Don't Care

## PRODUCT SELECTOR GUIDE

Open Collector (Write Transparent)	Am31L01A	Am31L01A	Am31L01	Am31L01
Access Time	55 ns	65 ns	80 ns	90 ns
$I_{CC}$	35 mA	38 mA	35 mA	38 mA
Temperature Range	C	M	C	M

Publication # 08063 Rev. A Amendment /0 Issue Date: May 1986


## CONNECTION DIAGRAMS Top View



\*Also available in 16-Pin Flatpack. Connections identical to DIPs.

Note: Pin 1 is marked for orientation.

## LOGIC SYMBOL




LS000211

## ORDERING INFORMATION

### Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:

- A. Device Number**
- B. Speed Option** (if applicable)
- C. Package Type**
- D. Temperature Range**
- E. Optional Processing**



Valid Combinations	
AM31L01	PC, PCB,
AM31L01A	DC, DCB

#### Valid Combinations


Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

# ORDERING INFORMATION

## APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. CPL (Controlled Products List) products are processed in accordance with MIL-STD-883C, but are inherently non-compliant because of package, solderability, or surface treatment exceptions to those specifications. The order number (Valid Combination) for APL products is formed by a combination of:

- A. Device Number**
- B. Speed Option** (if applicable)
- C. Device Class**
- D. Package Type**
- E. Lead Finish**



### Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

Valid Combinations	
AM31L01	/BEA, /BFA, /B2C
AM31L01A	



## ABSOLUTE MAXIMUM RATINGS

Storage Temperature .....	-65 to +150°C
Ambient Temperature with Power Applied .....	-55 to +125°C
Supply Voltage to Ground Potential (Pin 18 to Pin 8) .....	-0.5 V to +7.0 V
DC Voltage Applied to Outputs for High Output State .....	-0.5 V to $V_{CC}$ Max.
DC Input Voltage .....	-0.5 V to +5.5 V
Output Current, into Outputs .....	20 mA
DC Input Current .....	-30 mA to +5.0 mA

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

## OPERATING RANGES (Note 3)

Commercial (C) Devices	Temperature .....	0 to +75°C
	Supply Voltage .....	+4.75 V to +5.25 V
Military (M) Devices	Temperature .....	-55 to +125°C
	Supply Voltage .....	+4.5 V to +5.5 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

## DC CHARACTERISTICS over operating range unless otherwise specified\*


Parameter Symbol	Parameter Description	Test Conditions	Am31L01/31L01A			Units
			Min.	Typ.	Max.	
VOL	Output LOW Voltage	$V_{CC} = \text{Min.}, V_{IN} = V_{IH} \text{ or } V_{IL}$ $I_{OL} = 8 \text{ mA}$ $I_{OL} = \text{mA}$		280	450	mV
				310	500	
VIH	Input HIGH Level	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 2)	COM'L	2.0		Volts
			MIL.	2.1		
VIL	Input LOW Level	Guaranteed Input Logical LOW Voltage for all Inputs (Note 2)	COM'L		0.8	Volts
			MIL.		0.8	
IIL	Input LOW Current	$V_{CC} = \text{Max.}, V_{IN} = 0.40 \text{ V}$	WE, D <sub>0</sub> -D <sub>3</sub> , A <sub>0</sub> -A <sub>3</sub>	-30	-250	μA
			CS	-30	-250	
IiH	Input HIGH Current	$V_{CC} = \text{Max.}, V_{IN} = 2.7 \text{ V}$		0	10	μA
ICC	Power Supply Current	All inputs = GND $V_{CC} = \text{Max.}$	COM'L	25	35	mA
			MIL.	25	38	
VCL	Input Clamp Voltage	$V_{CC} = \text{Min.}, I_{IN} = -18 \text{ mA}$		-0.85	-1.2	Volts
ICEX	Output Leakage Current	$V_{CS} = V_{IH} \text{ or } V_{WE} = V_{IL}$ $V_{OUT} = 2.4 \text{ V}, V_{CC} = \text{Max.}$		0	40	μA

- Notes: 1. Typical limits are at  $V_{CC} = 5.0 \text{ V}$  and  $T_A = 25^\circ\text{C}$ .  
 2. These are absolute voltages with respect to device ground pin and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.  
 3. Operating specification with adequate time for temperature stabilization and transverse air flow exceeding 400 linear feet per minute. Conformance testing performed instantaneously where  $T_A = T_C = T_J$ .  
 $\theta_{JA} \approx 50^\circ\text{C}/\text{W}$  (with moving air) for Ceramic DIP.  
 $\theta_{JC} \approx 10\text{--}17^\circ\text{C}/\text{W}$  for Flatpack and Leadless Chip Carrier.


\*See the last page of this spec for Group A Subgroup Testing information.

3

### SWITCHING TEST CIRCUIT



### SWITCHING TEST WAVEFORM



### KEY TO SWITCHING WAVEFORMS

WAVEFORM	INPUTS	OUTPUTS
	MUST BE STEADY	WILL BE STEADY
	MAY CHANGE FROM H TO L	WILL BE CHANGING FROM H TO L
	MAY CHANGE FROM L TO H	WILL BE CHANGING FROM L TO H
	DON'T CARE: ANY CHANGE PERMITTED	CHANGING: STATE UNKNOWN
	DOES NOT APPLY	CENTER LINE IS HIGH IMPEDANCE "OFF" STATE

KS000010


### SWITCHING CHARACTERISTICS over operating range unless otherwise specified\*

No.	Parameter Symbol	Parameter Description	Am31L01A				AM31L01				Units
			C Devices		M Devices		C Devices		M Devices		
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
1	$t_{PLH}(A)$	Delay from Address to Output		55		65		80		90	ns
2	$t_{PHL}(A)$										
3	$t_{PZL}(CS)$	Delay from Chip Select (LOW) to Active Output and Correct Data		30		35		60		70	ns
4	$t_{PZL}(WE)$	Delay from Write Enable (HIGH) to Active Output and Correct Data (Write Recovery - See Note 1)		30		35		80		100	ns
5	$t_s(A)$	Setup Time Address (Prior to Initiation of Write)	0		0		0		0		ns
6	$t_h(A)$	Hold Time Address (After Termination of Write)	0		0		0		0		ns
7	$t_s(DI)$	Setup Time Data Input (Prior to Termination of Write)	45		55		60		80		ns
8	$t_h(DI)$	Hold Time Data Input (After Termination of Write)	0		0		0		0		ns
9	$t_{pw}(WE)$	Min. Write Enable Pulse Width to Insure Write	45		55		60		80		ns
10	$t_{PLZ}(CS)$	Delay from Chip Select (HIGH) to Inactive Output (Hi-Z)		30		35		50		60	ns
11	$t_{PLH}(DI)$	Delay from Data Input to Correct Data Output ( $WE = CS = V_{IL}$ )		55		65		80		90	ns
12	$t_{PHL}(DI)$										

- Notes: 1. Output is preconditioned to data in (inverted) during write to insure correct data is present on all outputs during write and after write is terminated. (No write recovery glitch).  
 2.  $t_{PLH}(A)$  and  $t_{PHL}(A)$  are tested with  $S_1$  closed and  $C_L = 30\text{ pF}$  with both input and output timing referenced to 1.5 V.  
 3. All delays from Write Enable (WE) or Chip Select (CS) inputs to the Data Output (DO<sub>OUT</sub>),  $t_{PLZ}(WE)$ ,  $t_{PLZ}(CS)$ ,  $t_{PZL}(WE)$  and  $t_{PZL}(CS)$  are measured with  $S_1$  closed and  $C_L = 30\text{ pF}$  and with both the input and output timing referenced to 1.5 V.


\*See the last page of this spec for Group A Subgroup Testing information.

## SWITCHING WAVEFORMS



### Write Mode

Write Cycle Timing. The cycle is initiated by an address change. After  $t_s(A)$  Min., the write enable may begin. The chip select must also be LOW for writing. Following the write pulse,  $t_h(A)$  Min. must be allowed before the address may be changed again. The output will be the complement of the data input while the write enable ( $\overline{WE}$ ) is LOW.



### Read Mode

Switching delays from address and chip select inputs to the data output.

## GROUP A SUBGROUP TESTING

### DC CHARACTERISTICS

Parameter Symbol	Subgroups
V <sub>OL</sub>	1, 2, 3
V <sub>IH</sub>	1, 2, 3
V <sub>IL</sub>	1, 2, 3
I <sub>IL</sub>	1, 2, 3
I <sub>IH</sub>	1, 2, 3
I <sub>CC</sub>	1, 2, 3
V <sub>CL</sub>	1, 2, 3
I <sub>CEX</sub>	1, 2, 3

### SWITCHING CHARACTERISTICS

No.	Parameter Symbol	Subgroups
1	t <sub>PLH(A)</sub>	9, 10, 11
2	t <sub>PHL(A)</sub>	9, 10, 11
3	t <sub>PZL(CS)</sub>	9, 10, 11
4	t <sub>PZL(WE)</sub>	9, 10, 11
5	t <sub>s(A)</sub>	9, 10, 11
6	t <sub>h(A)</sub>	9, 10, 11
7	t <sub>s(DI)</sub>	9, 10, 11
8	t <sub>h(DI)</sub>	9, 10, 11
9	t <sub>pw(WE)</sub>	9, 10, 11
10	t <sub>PLZ(CS)</sub>	9, 10, 11
11	t <sub>PLH(DI)</sub>	9, 10, 11
12	t <sub>PHL(DI)</sub>	9, 10, 11

### MILITARY BURN-IN

Military burn-in is in accordance with the current revision of MIL-STD-883, Test Method 1015, Conditions A through E. Test conditions are selected at AMD's option.

# Am3101/3101-1

64-Bit Write Transparent, Inverting Output, Bipolar RAM

Am3101/3101-1

3

## DISTINCTIVE CHARACTERISTICS

- Standard version: Address access time 50 ns
- Low power:  $I_{CC}$  typically 75 mA
- Internal ECL circuitry for optimum speed/power performance over voltage and temperature
- High speed
- Fully decoded 16-word x 4-bit Schottky RAMs

## GENERAL DESCRIPTION


The Am3101/3101-1 is comprised of 64-bit RAMs built using Schottky diode clamped transistors in conjunction with internal ECL circuitry and is ideal for use in scratch pad and high-speed buffer memory applications. Each memory is organized as a fully decoded 16-word memory of 4 bits per word. Easy memory expansion is provided by an active-LOW chip select ( $\overline{CS}$ ) input and open-collector OR tieable outputs. Chip selection for large memory systems can be controlled by active-LOW output decoders such as the Am74S138.

An active-LOW Write line ( $\overline{WE}$ ) controls the writing/reading operation of the memory. When the chip select and write lines are LOW, the information on the four data inputs,  $D_0$  to  $D_3$ , is written into the addressed memory word. During the write cycle, the outputs are active and invert the four data inputs,  $D_0$  to  $D_3$ .

Reading is performed with the chip select line LOW and the write line HIGH. The information stored in the addressed word is read out on the four inverting outputs  $\overline{O}_0$  to  $\overline{O}_3$ .

When the chip select line is HIGH, the four outputs of the memory go to an inactive high-impedance state.

## BLOCK DIAGRAM



BD000761

## MODE SELECT TABLE

Input		Data Output Status $\overline{O}_0 - \overline{O}_3$	Mode
$\overline{CS}$	$\overline{WE}$		
L	L	Output Disabled	Write
L	H	Selected Word (Inverted)	Read
H	X	Output Disabled	Deselect

## MODE SELECT TABLE

Input		Data Output Status $\overline{O}_0 - \overline{O}_3$	Mode
$\overline{CS}$	$\overline{WE}$		
L	L	Data in (Inverted)	Write
L	H	Selected Word (Inverted)	Read
H	X	Output Disabled	Deselect

H = HIGH L = LOW X = Don't Care


## PRODUCT SELECTOR GUIDE

Open Collector (Write Transparent)	Am3101-1	Am3101-1	Am3101	Am3101
$I_{CC}$	100 mA	105 mA	100 mA	105 mA
Access Time	35 ns	50 ns		60 ns
Temperature Range	C	M	C	M


Publication # 03203 Rev. C Amendment /0  
Issue Date: May 1986

## CONNECTION DIAGRAMS Top View

DIPs\*



CD000831




CD000841

\*Also available in 16-Pin Flatpack. Connections identical to DIPs.

Note: Pin 1 is marked for orientation.

## LOGIC SYMBOL




LS000211

## ORDERING INFORMATION (Cont'd.)

### Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:

- A. Device Number**
- B. Speed Option** (if applicable)
- C. Package Type**
- D. Temperature Range**
- E. Optional Processing**



Valid Combinations	
AM3101	PC, PCB,
AM3101-1	DC, DCB

#### Valid Combinations


Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

# ORDERING INFORMATION

## APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. CPL (Controlled Products List) products are processed in accordance with MIL-STD-883C, but are inherently non-compliant because of package, solderability, or surface treatment exceptions to those specifications. The order number (Valid Combination) for APL products is formed by a combination of:

- A. Device Number**
- B. Speed Option** (if applicable)
- C. Device Class**
- D. Package Type**
- E. Lead Finish**



### Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

Valid Combinations	
AM3101	/BEA, /BFA,
AM3101-1	/B2C



## ABSOLUTE MAXIMUM RATINGS

Storage Temperature .....	-65 to +150°C
Ambient Temperature with Power Applied .....	-55 to +125°C
Supply Voltage to Ground Potential (Pin 18 to Pin 8) .....	-0.5 V to +7.0 V
DC Voltage Applied to Outputs for High Output State .....	-0.5 V to V <sub>CC</sub> Max.
DC Input Voltage .....	-0.5 V to +5.5 V
Output Current, into Outputs .....	20 mA
DC Input Current .....	-30 mA to +5.0 mA

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

## OPERATING RANGES (Note 3)

Commercial (C) Devices	Temperature .....	0 to +75°C
	Supply Voltage .....	+4.75 V to +5.25 V
Military (M) Devices	Supply Voltage .....	+4.5 V to +5.5 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

## DC CHARACTERISTICS over operating range unless otherwise specified\*

Parameter Symbol	Parameter Description	Test Conditions		Am3101/3101-1			Units
				Min.	Typ.	Max.	
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = Min., V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OL</sub> = 16 mA I <sub>OL</sub> = 20 mA		350 380	450 500	mV
V <sub>IH</sub>	Input HIGH Level	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 2)		COM'L	2.0		Volts
				MIL	2.1		
V <sub>IL</sub>	Input HIGH Level	Guaranteed Input Logical LOW Voltage for all inputs (Note 2)		COM'L		0.8	Volts
				MIL		0.8	
I <sub>IL</sub>	Input LOW Current	V <sub>CC</sub> = Max., V <sub>IN</sub> = 0.40 V	WE, D <sub>0</sub> -D <sub>3</sub> , A <sub>0</sub> -A <sub>3</sub> CS		-15 -30	-250 -250	μA
I <sub>IH</sub>	Input HIGH Current	V <sub>CC</sub> = Max., V <sub>IN</sub> = 2.7 V			0	10	μA
I <sub>CC</sub>	Power Supply Current	All inputs = GND V <sub>CC</sub> = Max.		COM'L MIL	75 75	100 105	mA
V <sub>CL</sub>	Input Clamp Voltage	V <sub>CC</sub> = Min., I <sub>IN</sub> = -18 mA			-0.85	-1.2	Volts
I <sub>CEX</sub>	Output Leakage Current	V <sub>CS</sub> = V <sub>IH</sub> or V <sub>WE</sub> = V <sub>IL</sub> V <sub>OUT</sub> = 2.4 V, V <sub>CC</sub> = Max.			0	40	μA

Notes: 1. Typical limits are at V<sub>CC</sub> = 5.0 V and T<sub>A</sub> = 25°C.

2. These are absolute voltages with respect to device ground pin and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.

3. Operating specification with adequate time for temperature stabilization and transverse air flow exceeding 400 linear feet per minute. Conformance testing performed instantaneously where T<sub>A</sub> = T<sub>C</sub> = T<sub>J</sub>.


0<sub>J</sub>A ≈ 50 %w (with moving air) for Ceramic DIP.

0<sub>J</sub>C ≈ 10 - 17 %w for Flatpack and Leadless Chip Carrier.


\*See the last page of this spec for Group A Subgroup Testing information.

3

### SWITCHING TEST CIRCUIT



### SWITCHING TEST WAVEFORM



### KEY TO SWITCHING WAVEFORMS

WAVEFORM	INPUTS	OUTPUTS
	MUST BE STEADY	WILL BE STEADY
	MAY CHANGE FROM H TO L	WILL BE CHANGING FROM H TO L
	MAY CHANGE FROM L TO H	WILL BE CHANGING FROM L TO H
	DON'T CARE: ANY CHANGE PERMITTED	CHANGING: STATE UNKNOWN
	DOES NOT APPLY	CENTER LINE IS HIGH IMPEDANCE "OFF" STATE

KS000010


### SWITCHING CHARACTERISTICS over operating range unless otherwise specified\*

No.	Parameter Symbol	Parameter Description	Am3101-1				Am3101				Units
			C Devices		M Devices		C Devices		M Devices		
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
<b>Standard Power Devices</b>											
1	$t_{PLH}(A)$	Delay from Address to Output		35		50		50		60	ns
2	$t_{PHL}(A)$										
3	$t_{PZL}(\overline{CS})$	Delay from Chip Select (LOW) to Active Output and Correct Data		17		25		30		40	ns
4	$t_{PZL}(\overline{WE})$	Delay from Write Enable (HIGH) to Active Output and Correct Data (Write Recovery - See Note 1)		35		50		50		60	ns
5	$t_s(A)$	Setup Time Address (Prior to Initiation of Write)	0		0		0		0		ns
6	$t_h(A)$	Hold Time Address (After Termination of Write)	0		0		0		0		ns
7	$t_s(DI)$	Setup Time Data Input (Prior to Termination of Write)	25		25		30		30		ns
8	$t_h(DI)$	Hold Time Data Input (After Termination of Write)	0		0		0		0		ns
9	$t_{pw}(\overline{WE})$	MIN Write Enable Pulse Width to Insure Write	25		25		30		30		ns
10	$t_{PLZ}(\overline{CS})$	Delay from Chip Select (HIGH) to Inactive Output (Hi-Z)		17		25		30		40	ns
11	$t_{PLH}(DI)$	Delay from Data Input to Correct Data Output ( $\overline{WE} = \overline{CS} = V_{IL}$ )		35		50		50		60	ns
12	$t_{PHL}(DI)$										

- Notes: 1. Output is conditioned to data in (inverted) during write to insure correct data is present on all outputs during write and after write is terminated.  
 2.  $t_{PLH}(A)$  and  $t_{PHL}(A)$  are tested with  $S_1$  closed and  $C_L = 30\text{ pF}$  with both input and output timing referenced to 1.5 V.  
 3. All delays from Write Enable (WE) or Chip Select (CS) inputs to the Data Output (DOUT),  $t_{PLZ}(\overline{WE})$ ,  $t_{PLZ}(\overline{CS})$ ,  $t_{PZL}(\overline{WE})$  and  $t_{PZL}(\overline{CS})$  are measured with  $S_1$  closed and  $C_L = 30\text{ pF}$ ; and with both the input and output timing referenced to 1.5 V.

\*See the last page of this spec for Group A Subgroup Testing information.


## SWITCHING WAVEFORMS



WF001081

### Write Mode

Write Cycle Timing. The cycle is initiated by an address change. After  $t_{SA}$  Min., the write enable may begin. The chip select must also be LOW for writing. Following the write pulse,  $t_{HL}(A)$  Min. must be allowed before the address may be changed again. The output will be the complement of the data input while the write enable ( $WE$ ) is LOW.



WF001071

### Read Mode

Switching delays from address and chip select inputs to the data output.

3

## GROUP A SUBGROUP TESTING

### DC CHARACTERISTICS

Parameter Symbol	Subgroups
V <sub>OL</sub>	1, 2, 3
V <sub>IH</sub>	1, 2, 3
V <sub>IL</sub>	1, 2, 3
I <sub>I</sub> L	1, 2, 3
I <sub>I</sub> H	1, 2, 3
I <sub>CC</sub>	1, 2, 3
V <sub>CL</sub>	1, 2, 3
I <sub>CEX</sub>	1, 2, 3

### SWITCHING CHARACTERISTICS

No.	Parameter Symbol	Subgroups
1	t <sub>PLH</sub> (A)	9, 10, 11
2	t <sub>PHL</sub> (A)	9, 10, 11
3	t <sub>PZL</sub> ( $\overline{CS}$ )	9, 10, 11
4	t <sub>PZL</sub> ( $\overline{WE}$ )	9, 10, 11
5	t <sub>s</sub> (A)	9, 10, 11
6	t <sub>h</sub> (A)	9, 10, 11
7	t <sub>s</sub> (DI)	9, 10, 11
8	t <sub>h</sub> (DI)	9, 10, 11
9	t <sub>pw</sub> ( $\overline{WE}$ )	9, 10, 11
10	t <sub>PLZ</sub> ( $\overline{CS}$ )	9, 10, 11
11	t <sub>PLH</sub> (DI)	9, 10, 11
12	t <sub>PHL</sub> (DI)	9, 10, 11

### MILITARY BURN-IN

Military burn-in is in accordance with the current revisions of MIL-STD-883, Test Method 1015, Conditions A through E. Test conditions are selected at AMD's option.

# Am93L412/93L422

256 x 4-Bit Low-Power TTL Bipolar IMOX™ RAM

Am93L412/93L422

3

## DISTINCTIVE CHARACTERISTICS

- High-speed
- Internal ECL circuitry for optimum speed/power performance over voltage and temperature
- Output preconditioned during write to eliminate write recovery glitch
- Available with three-state outputs or with open-collector outputs
- Power dissipation decreases with increasing temperature

## GENERAL DESCRIPTION

The Am93L412/L422 is comprised of 1024-bit RAMs built using Schottky diode clamped transistors in conjunction with internal ECL circuitry and is ideal for use in high-speed control and buffer memory applications. Each memory is organized as a fully decoded 256-word memory of four bits per word. Easy memory expansion is provided by an active-LOW chip select one ( $\overline{CS_1}$ ) and active HIGH chip select two ( $CS_2$ ) as well as open collector OR tieable outputs (Am93L412) or three-state outputs (Am93L422).


the output circuitry so that true data is present at the outputs when the write cycle is complete. This preconditioning operation insures minimum write recovery times by eliminating the "write recovery glitch."

Reading is performed with the chip select one ( $\overline{CS_1}$ ) LOW and the chip select two ( $CS_2$ ) HIGH and the write line ( $\overline{WE}$ ) HIGH and with the output enable ( $\overline{OE}$ ) LOW. The information stored in the addressed word is read out on the noninverting outputs ( $O_0$  through  $O_3$ ).

An active-LOW write line ( $\overline{WE}$ ) controls the writing/reading operation of the memory. When the chip select one ( $\overline{CS_1}$ ) and write line ( $\overline{WE}$ ) are LOW and chip select two ( $CS_2$ ) is HIGH, the information on data inputs ( $D_0$  through  $D_3$ ) is written into the addressed memory word and preconditions

The outputs of the memory go to an inactive high-impedance state whenever chip select one ( $\overline{CS_1}$ ) is HIGH, chip select two ( $CS_2$ ) is LOW, output enable ( $\overline{OE}$ ) is HIGH, or during the writing operation when write enable ( $\overline{WE}$ ) is LOW.

## BLOCK DIAGRAM



## MODE SELECT TABLE

Input					Output	Mode
$CS_2$	$CS_1$	$\overline{WE}$	$\overline{OE}$	$D_n$	$O_n$	
L	X	X	X	X	*Hi-Z	Not Select
X	H	X	X	X	*Hi-Z	Not Select
H	L	H	H	X	*Hi-Z	Output Disable
H	L	H	L	X	Selected Data	Read Data
H	L	L	X	L	*Hi-Z	Write "0"
H	L	L	X	H	*Hi-Z	Write "1"
H	L	L	H	L	Hi-Z	Write "0" Output Disable
H	L	L	H	H	Hi-Z	Write "1" Output Disable




H = HIGH      L = LOW      X = Don't Care  
 \*Hi-Z implies outputs are disabled or off. This condition is defined as a high-impedance state for the Am93L422A/L422 and as output high level for the Am93L412A/L412.

BD000600

## PRODUCT SELECTOR GUIDE


Open-Collector Part Number	Am93L412A	Am93L412A	Am93L412	Am93L412
Three-State Part Number	Am93L422A	Am93L422A	Am93L422	Am93L422
Access Time	45 ns	55 ns	60 ns	75 ns
Temperature Range	C	M	C	M

## CONNECTION DIAGRAMS Top View



Note: Pin 1 is marked for orientation.

## LOGIC SYMBOL




## ORDERING INFORMATION (Cont'd.)

### Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:

- A. Device Number**
- B. Speed Option** (if applicable)
- C. Package Type**
- D. Temperature Range**
- E. Optional Processing**



#### Valid Combinations

AM93L422	PC, PCB, DC, DCB, LC, LCB
AM93L422A	
AM93L412	
AM93L412A	

#### Valid Combinations


Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

# ORDERING INFORMATION

## CPL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. CPL (Controlled Products List) products are processed in accordance with MIL-STD-883C, but are inherently non-compliant because of package, solderability, or surface treatment exceptions to those specifications. The order number (Valid Combination) for CPL products is formed by a combination of:

- A. Device Number**
- B. Speed Option** (if applicable)
- C. Device Class**
- D. Package Type**
- E. Lead Finish**



Valid Combinations	
AM93L422	
AM93L422A	/DMC,
AM93L412	/FMC,
AM93L412A	/LMC

### Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.



## ABSOLUTE MAXIMUM RATINGS

Storage Temperature .....	-65 to +150°C
Ambient Temperature with Power Applied .....	-55 to +125°C
Supply Voltage .....	-0.5 V to +7.0 V
DC Voltage Applied to Outputs .....	-0.5 V to +V <sub>CC</sub> Max.
DC Input Voltage .....	-0.5 V to +5.5 V
DC Input Current .....	-30 mA to +5 mA

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

## OPERATING RANGES

Commercial (C) Devices	Temperature .....	0 to +75°C
	Supply Voltage .....	+4.75 V to +5.25 V
Military (M) Devices	Temperature .....	-55 to +125°C
	Supply Voltage .....	+4.5 V to +5.5 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

## DC CHARACTERISTICS over operating range unless otherwise specified\*

Parameter Symbol	Parameter Description	Test Conditions		Min.	Typ (Note 1)	Max.	Units
V <sub>OH</sub> (Note 2)	Output HIGH Voltage	V <sub>CC</sub> = Min., V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OH</sub> = -5.2 mA	2.4	3.6		Volts
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = Min., V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OL</sub> = 8.0 mA		0.350	0.45	Volts
V <sub>IH</sub>	Input HIGH Level (Note 3)	Guaranteed input logical HIGH voltage for all inputs		2.1			Volts
V <sub>IL</sub>	Input LOW Level (Note 3)	Guaranteed input logical LOW voltage for all inputs				0.8	Volts
I <sub>IL</sub>	Input LOW Current	V <sub>CC</sub> = Max., V <sub>IN</sub> = 0.40 V			-100	-300	μA
I <sub>IH</sub>	Input HIGH Current	V <sub>CC</sub> = Max., V <sub>IN</sub> = 4.5 V			1	40	μA
I <sub>SC</sub> (Note 2)	Output Short Circuit Current	V <sub>CC</sub> = Max., V <sub>OUT</sub> = 0.0 V (Note 4)		-10		-90	mA
I <sub>CC</sub>	Power Supply Current	ALL inputs = GND V <sub>CC</sub> = Max.	Commercial Military			80 90	mA
V <sub>CL</sub>	Input Clamp Voltage	V <sub>CC</sub> = Min., I <sub>IN</sub> = -10 mA			-0.850	-1.5	Volts
I <sub>CEX</sub>	Output Leakage Current	V <sub>OUT</sub> = 2.4 V	Am93L422A/L422		0	50	μA
		V <sub>OUT</sub> = 0.5 V, V <sub>CC</sub> = Max.	Am93L422A/L422	-50	0		
		V <sub>OUT</sub> = 4.5 V	Am93L412A/L412		0	100	
C <sub>IN</sub>	Input Pin Capacitance	See Note 5			4		pF
C <sub>OUT</sub>	Output Pin Capacitance	See Note 5			7		pF

Notes: 1. Typical limits are at V<sub>CC</sub> = 5.0 V and T<sub>A</sub> = 25°C.

2. Applies only to devices with three-state outputs (Am93L422 family).

3. These are absolute voltages with respect to device ground pin and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.

4. Not more than one output should be shorted at a time. Duration of the short circuit should not be more than one second.

5. Input and output capacitance measured on a sample basis @ f = 1.0 MHz at initial characterization.


6. Operating specification with adequate time for temperature stabilization and transverse air flow exceeding 400 linear feet per minute. Conformance testing performed instantaneously where T<sub>A</sub> = T<sub>C</sub> = T<sub>J</sub>.

θ<sub>JA</sub> ≅ 66°C/W (with moving air) for Ceramic DIP.


θ<sub>JC</sub> ≅ 18°C/W for Flatpack and Leadless Chip Carrier.

\*See the last page of this spec for Group A Subgroup testing information.

### SWITCHING TEST CIRCUIT



### SWITCHING TEST WAVEFORMS



### KEY TO SWITCHING WAVEFORMS

WAVEFORM	INPUTS	OUTPUTS
	MUST BE STEADY	WILL BE STEADY
	MAY CHANGE FROM H TO L	WILL BE CHANGING FROM H TO L
	MAY CHANGE FROM L TO H	WILL BE CHANGING FROM L TO H
	DON'T CARE: ANY CHANGE PERMITTED	CHANGING: STATE UNKNOWN
	DOES NOT APPLY	CENTER LINE IS HIGH IMPEDANCE "OFF" STATE

KS000010

\*See notes after Switching Characteristics.

**SWITCHING CHARACTERISTICS** over operating range unless otherwise specified\*

No.	Parameter Symbol	Parameter Description	Am93L412A/L422A				Am93L412/L422				Units
			C devices		M devices		C devices		M devices		
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
1	$t_{PLH}(A)$ (Note 2)	Delay from Address to Output (Address Access Time)		45		55		60		75	ns
2	$t_{PHL}(A)$ (Note 2)										
3	$t_{PZH}(\overline{CS}_1, CS_2)$	Delay from Chip Select to Active Output and Correct Data		30		40		35		45	ns
4	$t_{PZL}(\overline{CS}_1, CS_2)$										
5	$t_{PZH}(\overline{WE})$	Delay from Write Enable to Active Output and Correct Data (Write Recovery)		40		45		45		50	ns
6	$t_{PZL}(\overline{WE})$										
7	$t_{PZH}(\overline{OE})$	Delay from Output Enable to Active Output and Correct Data		30		40		35		45	ns
8	$t_{PZL}(\overline{OE})$										
9	$t_s(A)$	Setup Time Address (Prior to Initiation of Write)	5		10		10		10		ns
10	$t_h(A)$	Hold Time Address (After Termination of Write)	5		5		5		10		ns
11	$t_s(DI)$	Setup Time Data Input (Prior to Initiation of Write)	5		5		5		5		ns
12	$t_h(DI)$	Hold Time Data Input (After Termination of Write)	5		5		5		5		ns
13	$t_s(\overline{CS}_1, CS_2)$	Setup Time Chip Select (Prior to Initiation of Write)	5		5		5		5		ns
14	$t_h(\overline{CS}_1, CS_2)$	Hold Time Chip Select (After Termination of Write)	5		5		5		10		ns
15	$t_{pw}(\overline{WE})$	Min Write Enable Pulse Width to Insure Write	35		40		45		55		ns
16	$t_{PHZ}(\overline{CS}_1, CS_2)$	Delay from Chip Select to Inactive Output (Hi-Z)		30		40		35		45	ns
17	$t_{PLZ}(\overline{CS}_1, CS_2)$										
18	$t_{PHZ}(\overline{WE})$	Delay from Write Enable to Inactive Output (Hi-Z)		35		40		40		45	ns
19	$t_{PLZ}(\overline{WE})$										
20	$t_{PHZ}(\overline{OE})$	Delay from Output Enable to Inactive Output (Hi-Z)		30		40		35		45	ns
21	$t_{PLZ}(\overline{OE})$										

Notes: 1. For AC and Functional Testing,  $V_{IH} = 3.0$  V and  $V_{IL} = 0.0$  V.

2.  $t_{PLH}(A)$  and  $t_{PHL}(A)$  are tested with  $S_1$  closed and  $C_L = 30$  pF with both input and output timing referenced to 1.5 V.


3. For open collector devices, all delays from Write Enable ( $\overline{WE}$ ) or selects ( $\overline{CS}_1$ ,  $CS_2$ ,  $\overline{OE}$ ) inputs to the Data Output ( $O_0 - O_3$ ) ( $t_{PLZ}(\overline{WE})$ ,  $t_{PLZ}(\overline{CS}_1, CS_2)$ ,  $t_{PLZ}(\overline{OE})$ ,  $t_{PZH}(\overline{WE})$ ,  $t_{PZH}(\overline{CS}_1, CS_2)$  and  $t_{PZH}(\overline{OE})$ ) are measured with  $S_1$  closed and  $C_L = 30$  pF; and with both the input and output timing referenced to 1.5 V.

4. For three-state output devices,  $t_{PZH}(\overline{WE})$ ,  $t_{PZH}(\overline{CS}_1, CS_2)$  and  $t_{PZH}(\overline{OE})$  are measured with  $S_1$  open,  $C_L = 30$  pF and with both the input and output timing referenced to 1.5 V.  $t_{PZL}(\overline{WE})$ ,  $t_{PZL}(\overline{CS}_1, CS_2)$  and  $t_{PZL}(\overline{OE})$  are measured with  $S_1$  closed,  $C_L = 30$  pF and with both the input and output timing referenced to 1.5 V.  $t_{PHZ}(\overline{WE})$ ,  $t_{PHZ}(\overline{CS}_1, CS_2)$  and  $t_{PHZ}(\overline{OE})$  are measured with  $S_1$  open and  $C_L \leq 5$  pF and are measured between the 1.5 V level on the input to the  $V_{OH} - 500$  mV level on the output.  $t_{PLZ}(\overline{WE})$ ,  $t_{PLZ}(\overline{CS}_1, CS_2)$  and  $t_{PLZ}(\overline{OE})$  are measured with  $S_1$  closed and  $C_L \leq 5$  pF and are measured between the 1.5 V level on the input and the  $V_{OL} + 500$  mV level on the output.


\*See the last page of this spec for Group A Subgroup testing information.

3

## SWITCHING WAVEFORMS



**Diagram A. Write Mode (With  $\overline{OE} = \text{LOW}$ )**



**Diagram B. Read Mode**

Switching delays form address input, output enable input and the chip select inputs to the data output. For the Am93422A/422 disabled output is OFF, represented by a single center line. For the Am93L412A/412, a disabled output is HIGH.

## GROUP A SUBGROUP TESTING

### DC CHARACTERISTICS

Parameter Symbol	Subgroups
V <sub>OH</sub>	1, 2, 3
V <sub>OL</sub>	1, 2, 3
V <sub>IH</sub>	1, 2, 3
V <sub>IL</sub>	1, 2, 3
I <sub>IL</sub>	1, 2, 3
I <sub>IH</sub>	1, 2, 3
I <sub>SC</sub>	1, 2, 3
I <sub>CC</sub>	1, 2, 3
V <sub>CL</sub>	1, 2, 3
I <sub>CEX</sub>	1, 2, 3

### SWITCHING CHARACTERISTICS

No.	Parameter Symbol	Subgroups	No.	Parameter Symbol	Subgroups
1	t <sub>PLH</sub> (A)	9, 10, 11	12	t <sub>h</sub> (DI)	9, 10, 11
2	t <sub>PHL</sub> (A)	9, 10, 11	13	t <sub>s</sub> ( $\overline{CS_1}$ , CS <sub>2</sub> )	9, 10, 11
3	t <sub>PZH</sub> ( $\overline{CS_1}$ , CS <sub>2</sub> )	9, 10, 11	14	t <sub>h</sub> ( $\overline{CS_1}$ , CS <sub>2</sub> )	9, 10, 11
4	t <sub>PZL</sub> ( $\overline{CS_1}$ , CS <sub>2</sub> )	9, 10, 11	15	t <sub>PW</sub> ( $\overline{WE1}$ )	9, 10, 11
5	t <sub>PZH</sub> ( $\overline{WE}$ )	9, 10, 11	16	t <sub>PHZ</sub> ( $\overline{CS_1}$ , CS <sub>2</sub> )	9, 10, 11
6	t <sub>PZL</sub> ( $\overline{WE}$ )	9, 10, 11	17	t <sub>PLZ</sub> ( $\overline{CS_1}$ , CS <sub>2</sub> )	9, 10, 11
7	t <sub>PZH</sub> ( $\overline{OE}$ )	9, 10, 11	18	t <sub>PHZ</sub> ( $\overline{WE}$ )	9, 10, 11
8	t <sub>PZL</sub> ( $\overline{OE}$ )	9, 10, 11	19	t <sub>PLZ</sub> ( $\overline{WE}$ )	9, 10, 11
9	t <sub>S</sub> (A)	9, 10, 11	20	t <sub>PHZ</sub> ( $\overline{OE}$ )	9, 10, 11
10	t <sub>h</sub> (A)	9, 10, 11	21	t <sub>PLZ</sub> ( $\overline{OE}$ )	9, 10, 11
11	t <sub>s</sub> (DI)	9, 10, 11			

### MILITARY BURN-IN

Military burn-in is in accordance with the current revisions of MIL-STD-883, Test Method 1015, Conditions A through E. Test conditions are selected at AMD's option.

# Am93412/93422

256 x 4-Bit TTL Bipolar IMOX™ RAM

## DISTINCTIVE CHARACTERISTICS

- High-speed
- Internal ECL circuitry for optimum speed/power performance over voltage and temperature
- Output preconditioned during write to eliminate write recovery glitch
- Available with three-state outputs or with open-collector outputs
- Power dissipation decreases with increasing temperature

## GENERAL DESCRIPTION

The Am93412/22 is comprised of 1024-bit RAMs built using Schottky diode clamped transistors in conjunction with internal ECL circuitry and is ideal for use in high-speed control and buffer memory applications. Each memory is organized as a fully decoded 256-word memory of four bits per word. Easy memory expansion is provided by an active-LOW chip select one ( $\overline{CS}_1$ ) and active HIGH chip select two ( $CS_2$ ) as well as open collector OR tieable outputs (Am93412) or three-state outputs (Am93422).


An active-LOW write line ( $\overline{WE}$ ) controls the writing/reading operation of the memory. When the chip select one ( $\overline{CS}_1$ ) and write line ( $\overline{WE}$ ) are LOW and chip select two ( $CS_2$ ) is HIGH, the information on data inputs ( $D_0$  through  $D_3$ ) is written into the addressed memory word and preconditions

the output circuitry so that true data is present at the outputs when the write cycle is complete. This preconditioning operation insures minimum write recovery times by eliminating the "write recovery glitch."

Reading is performed with the chip select one ( $\overline{CS}_1$ ) LOW and the chip select two ( $CS_2$ ) HIGH and the write line ( $\overline{WE}$ ) HIGH and with the output enable ( $\overline{OE}$ ) LOW. The information stored in the addressed word is read out on the noninverting outputs ( $O_0$  through  $O_3$ ).

The outputs of the memory go to an inactive high-impedance state whenever chip select one ( $\overline{CS}_1$ ) is HIGH, chip select two ( $CS_2$ ) is LOW, output enable ( $\overline{OE}$ ) is HIGH, or during the writing operation when write enable ( $\overline{WE}$ ) is LOW.

## BLOCK DIAGRAM



## MODE SELECT TABLE

Input					Output	Mode
$CS_2$	$\overline{CS}_1$	$\overline{WE}$	$\overline{OE}$	$D_n$	$O_n$	
L	X	X	X	X	*Hi-Z	Not Select
X	H	X	X	X	*Hi-Z	Not Select
H	L	H	H	X	*Hi-Z	Output Disable
H	L	H	L	X	Selected Data	Read Data
H	L	L	X	L	*Hi-Z	Write "0"
H	L	L	X	H	*Hi-Z	Write "1"
H	L	L	H	L	*Hi-Z	Write "0" Output Disable
H	L	L	H	H	*Hi-Z	Write "1" Output Disable




H = HIGH      L = LOW      X = Don't Care  
 \*Hi-Z implies outputs are disabled or off. This condition is defined as a high-impedance state for the Am93422A/422 and as output high level for the Am93412A/412.

BD000600

## PRODUCT SELECTOR GUIDE


Open-Collector Part Number	Am93412A	Am93412	Am93412A	Am93412
Three-State Part Number	Am93422A	Am93422	Am93422A	Am93422
Access Time	35 ns	45 ns		60 ns
Temperature Range	C	C	M	M

## CONNECTION DIAGRAMS Top View



Note: Pin 1 is marked for orientation.

## LOGIC SYMBOL




## ORDERING INFORMATION (Cont'd.)

### Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:

- A. Device Number**
- B. Speed Option** (if applicable)
- C. Package Type**
- D. Temperature Range**
- E. Optional Processing**



Valid Combinations	
AM93422	
AM93422A	PC, PCB, DC, DCB, LC, LCB
AM93412	
AM93412A	

#### Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.




## ORDERING INFORMATION

### CPL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. CPL (Controlled Products List) products are processed in accordance with MIL-STD-883C, but are inherently non-compliant because of package, solderability, or surface treatment exceptions to those specifications. The order number (Valid Combination) for CPL products is formed by a combination of:

- A. Device Number**
- B. Speed Option** (if applicable)
- C. Device Class**
- D. Package Type**
- E. Lead Finish**



Valid Combinations	
AM93422	/DMC, /FMC, /LMC
AM93422A	

#### Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

3

## ABSOLUTE MAXIMUM RATINGS

Storage Temperature .....	-65 to +150°C
Ambient Temperature with Power Applied .....	-55 to +125°C
Supply Voltage .....	-0.5 V to +7.0 V
DC Voltage Applied to Outputs .....	-0.5 V to +V <sub>CC</sub> Max.
DC Input Voltage .....	-0.5 V to +5.5 V
DC Input Current .....	-30 mA to +5 mA

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

## OPERATING RANGES (Note 6)

Commercial (C) Devices	
Temperature .....	0 to +75°C
Supply Voltage .....	+4.75 V to +5.25 V
Military (M) Devices	
Temperature .....	-55 to +125°C
Supply Voltage .....	+4.5 V to +5.5 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

## DC CHARACTERISTICS over operating range unless otherwise specified\*

Parameter Symbol	Parameter Description	Test Conditions		Min.	Typ. (Note 1)	Max.	Units
V <sub>OH</sub> (Note 2)	Output HIGH Voltage	V <sub>CC</sub> = Min., V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OH</sub> = -5.2 mA	2.4	3.6		Volts
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = Min., V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OL</sub> = 8.0 mA		0.350	0.45	Volts
V <sub>IH</sub>	Input HIGH Level (Note 3)	Guaranteed input logical HIGH voltage for all inputs		2.1			Volts
V <sub>IL</sub>	Input LOW Level (Note 3)	Guaranteed input logical LOW voltage for all inputs				0.8	Volts
I <sub>IL</sub>	Input LOW Current	V <sub>CC</sub> = Max., V <sub>IN</sub> = 0.40 V			-100	-300	μA
I <sub>IH</sub>	Input HIGH Current	V <sub>CC</sub> = Max., V <sub>IN</sub> = 4.5 V			1	40	μA
I <sub>SC</sub> (Note 2)	Output Short Circuit Current	V <sub>CC</sub> = Max., V <sub>OUT</sub> = 0.0 V (Note 4)		-10		-90	mA
I <sub>CC</sub>	Power Supply Current	ALL inputs = GND V <sub>CC</sub> = Max.	Commercial			155	mA
			Military			170	
V <sub>CL</sub>	Input Clamp Voltage	V <sub>CC</sub> = Min., I <sub>IN</sub> = -10 mA			-0.850	-1.5	Volts
I <sub>CEX</sub>	Output Leakage Current	V <sub>OUT</sub> = 2.4 V	Am93422A/422		0	50	μA
		V <sub>OUT</sub> = 0.5 V, V <sub>CC</sub> = Max.	Am93422A/422	-50	0		
		V <sub>OUT</sub> = 4.5 V	Am93412A/412		0	100	
C <sub>IN</sub>	Input Pin Capacitance	See Note 5			4		pF
C <sub>OUT</sub>	Output Pin Capacitance	See Note 5			7		pF

Notes: 1. Typical limits are at V<sub>CC</sub> = 5.0 V and T<sub>A</sub> = 25°C.

2. Applies only to devices with three-state outputs (Am93422 family).

3. These are absolute voltages with respect to device ground pin and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.

4. Not more than one output should be shorted at a time. Duration of the short circuit should not be more than one second.

5. Input and output capacitance measured on a sample basis @ f = 1.0 MHz at initial characterization.


6. Operating specification with adequate time for temperature stabilization and transverse air flow exceeding 400 linear feet per minute. Conformance testing performed instantaneously where T<sub>A</sub> = T<sub>C</sub> = T<sub>J</sub>.

θ<sub>JA</sub> ≅ 60°C/W (with moving air) for Ceramic DIP.


θ<sub>JC</sub> ≅ 36°C/W for Flatpack and Leadless Chip Carrier.

\*See the last page of this spec for Group A Subgroup testing information.

### SWITCHING TEST CIRCUIT



### SWITCHING TEST WAVEFORMS



### KEY TO SWITCHING WAVEFORMS

WAVEFORM	INPUTS	OUTPUTS
	MUST BE STEADY	WILL BE STEADY
	MAY CHANGE FROM H TO L	WILL BE CHANGING FROM H TO L
	MAY CHANGE FROM L TO H	WILL BE CHANGING FROM L TO H
	DON'T CARE; ANY CHANGE PERMITTED	CHANGING; STATE UNKNOWN
	DOES NOT APPLY	CENTER LINE IS HIGH IMPEDANCE "OFF" STATE

KS000010

\*See notes after Switching Characteristics.


**SWITCHING CHARACTERISTICS** over operating range unless otherwise specified\*

No.	Parameter Symbol	Parameter Description	Am93412A/93422A				Am93412/93422				Units
			C Devices		M Devices		C Devices		M Devices		
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
1	$t_{PLH}(A)$ (Note 2)	Delay from Address to Output (Address Access Time)		35		45		45		60	ns
2	$t_{PHL}(A)$ (Note 2)										
3	$t_{PZH}(\overline{CS}_1, CS_2)$	Delay from Chip Select to Active Output and Correct Data		25		35		30		45	ns
4	$t_{PZL}(\overline{CS}_1, CS_2)$										
5	$t_{PZH}(\overline{WE})$	Delay from Write Enable to Active Output and Correct Data (Write Recovery)		25		40		40		50	ns
6	$t_{PZL}(\overline{WE})$										
7	$t_{PZH}(\overline{OE})$	Delay from Output Enable to Active Output and Correct Data		25		35		30		45	ns
8	$t_{PZL}(\overline{OE})$										
9	$t_s(A)$	Setup Time Address (Prior to Initiation of Write)	5		5		10		10		ns
10	$t_h(A)$	Hold Time Address (After Termination of Write)	5		5		5		5		ns
11	$t_s(DI)$	Setup Time Data Input (Prior to Initiation of Write)	5		5		5		5		ns
12	$t_h(DI)$	Hold Time Data Input (After Termination of Write)	5		5		5		5		ns
13	$t_s(\overline{CS}_1, CS_2)$	Setup Time Chip Select (Prior to Initiation of Write)	5		5		5		5		ns
14	$t_h(\overline{CS}_1, CS_2)$	Hold Time Chip Select (After Termination of Write)	5		5		5		5		ns
15	$t_{pw}(\overline{WE})$	Min Write Enable Pulse Width to Insure Write	20		35		30		40		ns
16	$t_{PHZ}(\overline{CS}_1, CS_2)$	Delay from Chip Select to Inactive Output (Hi-Z)		30		35		30		45	ns
17	$t_{PLZ}(\overline{CS}_1, CS_2)$										
18	$t_{PHZ}(\overline{WE})$	Delay from Write Enable to Inactive Output (Hi-Z)		30		40		35		45	ns
19	$t_{PLZ}(\overline{WE})$										
20	$t_{PHZ}(\overline{OE})$	Delay from Output Enable to Inactive Output (Hi-Z)		30		35		30		45	ns
21	$t_{PLZ}(\overline{OE})$										


- Notes: 1. For AC and Functional Testing,  $V_{IH} = 3.0$  V and  $V_{IL} = 0.0$  V.  
 2.  $t_{PLH}(A)$  and  $t_{PHL}(A)$  are tested with  $S_1$  closed and  $C_L = 30$  pF with both input and output timing referenced to 1.5 V.  
 3. For open-collector devices, all delays from Write Enable ( $\overline{WE}$ ) or selects ( $\overline{CS}_1, CS_2, \overline{OE}$ ) inputs to the Data Output ( $O_0 - O_3$ ) ( $t_{PLZ}(\overline{WE}), t_{PLZ}(\overline{CS}_1, CS_2), t_{PLZ}(\overline{OE}), t_{PZL}(\overline{WE}), t_{PZL}(\overline{CS}_1, CS_2)$  and  $t_{PZL}(\overline{OE})$ ) are measured with  $S_1$  closed and  $C_L = 30$  pF; and with both the input and output timing referenced to 1.5 V.  
 4. For three-state output devices,  $t_{PZH}(\overline{WE}), t_{PZH}(\overline{CS}_1, CS_2)$  and  $t_{PZH}(\overline{OE})$  are measured with  $S_1$  open,  $C_L = 30$  pF and with both the input and output timing referenced to 1.5 V.  $t_{PZL}(\overline{WE}), t_{PZL}(\overline{CS}_1, CS_2)$  and  $t_{PZL}(\overline{OE})$  are measured with  $S_1$  closed,  $C_L = 30$  pF and with both the input and output timing referenced to 1.5 V.  $t_{PHZ}(\overline{WE}), t_{PHZ}(\overline{CS}_1, CS_2)$  and  $t_{PHZ}(\overline{OE})$  are measured with  $S_1$  open and  $C_L \leq 5$  pF and are measured between the 1.5 V level on the input to the  $V_{OH} - 500$  mV level on the output.  $t_{PLZ}(\overline{WE}), t_{PLZ}(\overline{CS}_1, CS_2)$  and  $t_{PLZ}(\overline{OE})$  are measured with  $S_1$  closed and  $C_L \leq 5$  pF and are measured between the 1.5 V level on the input and the  $V_{OL} + 500$  mV level on the output.

\*See the last page of this spec for Group A Subgroup testing information.

## SWITCHING WAVEFORMS



**Write Mode (With  $\overline{OE} = \text{LOW}$ )**



**Read Mode**

Switching delays form address input, output enable input and the chip select inputs to the data output. For the Am93422A/422 disabled output is OFF, represented by a single center line. For the Am93412A/412, a disabled output is HIGH.

## GROUP A SUBGROUP TESTING

### DC CHARACTERISTICS

Parameter Symbol	Subgroups
V <sub>OH</sub>	1, 2, 3
V <sub>OL</sub>	1, 2, 3
V <sub>IH</sub>	1, 2, 3
V <sub>IL</sub>	1, 2, 3
I <sub>IL</sub>	1, 2, 3
I <sub>IH</sub>	1, 2, 3
I <sub>SC</sub>	1, 2, 3
I <sub>CC</sub>	1, 2, 3
V <sub>CL</sub>	1, 2, 3
I <sub>CEX</sub>	1, 2, 3

### SWITCHING CHARACTERISTICS

No.	Parameter Symbol	Subgroups	No.	Parameter Symbol	Subgroups
1	t <sub>PLH</sub> (A)	9, 10, 11	12	t <sub>h</sub> (DI)	9, 10, 11
2	t <sub>PHL</sub> (A)	9, 10, 11	13	t <sub>s</sub> ( $\overline{CS_1}$ , CS <sub>2</sub> )	9, 10, 11
3	t <sub>PZH</sub> ( $\overline{CS_1}$ , CS <sub>2</sub> )	9, 10, 11	14	t <sub>h</sub> ( $\overline{CS_1}$ , CS <sub>2</sub> )	9, 10, 11
4	t <sub>PZL</sub> ( $\overline{CS_1}$ , CS <sub>2</sub> )	9, 10, 11	15	t <sub>PW</sub> ( $\overline{WE}$ )	9, 10, 11
5	t <sub>PZH</sub> ( $\overline{WE}$ )	9, 10, 11	16	t <sub>PHZ</sub> ( $\overline{CS_1}$ , CS <sub>2</sub> )	9, 10, 11
6	t <sub>PZL</sub> ( $\overline{WE}$ )	9, 10, 11	17	t <sub>PLZ</sub> ( $\overline{CS_1}$ , CS <sub>2</sub> )	9, 10, 11
7	t <sub>PZH</sub> ( $\overline{OE}$ )	9, 10, 11	18	t <sub>PHZ</sub> ( $\overline{WE}$ )	9, 10, 11
8	t <sub>PZL</sub> ( $\overline{OE}$ )	9, 10, 11	19	t <sub>PLZ</sub> ( $\overline{WE}$ )	9, 10, 11
9	t <sub>S</sub> (A)	9, 10, 11	20	t <sub>PHZ</sub> ( $\overline{OE}$ )	9, 10, 11
10	t <sub>h</sub> (A)	9, 10, 11	21	t <sub>PLZ</sub> ( $\overline{OE}$ )	9, 10, 11
11	t <sub>s</sub> (DI)	9, 10, 11			

### MILITARY BURN-IN

Military burn-in is in accordance with the current revisions of MIL-STD-883, Test Method 1015, Conditions A through E. Test conditions are selected at AMD's option.

# Am93L415/Am93L425

1024 x 1 Bit TTL Bipolar IMOX™ RAM

Am93L415/Am93L425

## DISTINCTIVE CHARACTERISTICS

- Fully decoded 1024-word x 1-bit RAMs
- 93L415A/425A has a 35 ns maximum access time, 65 mA I<sub>CC</sub>
- Internal ECL circuitry for optimum speed/power performance over voltage and temperature
- Output preconditioned during write to eliminate write recovery glitch
- Available with three-state outputs (Am93L425 series) or with open-collector outputs (Am93L415 series)
- Plug-in replacement for Fairchild 93L415A/415 and 93L425A/425, and Intel 2115/2125 series

## GENERAL DESCRIPTION

The Am93L415 and Am93L425 are fully decoded 1024 x 1 RAMs built with Schottky diode clamped transistors in conjunction with internal ECL circuitry. They are ideal for use in high-speed control and buffer memory applications. Easy memory expansion is provided by an active LOW chip select input ( $\overline{CS}$ ) and either open-collector (93L415) or three-state (93L425) output. Chip selection for large memory systems can be controlled by active LOW output decoders such as the Am74S138.


An active LOW write line ( $\overline{WE}$ ) controls the writing/reading operation of the memory. When the chip select ( $\overline{CS}$ ) and write lines ( $\overline{WE}$ ) are LOW, the information on the data input

( $D_{IN}$ ) is written into the addressed memory word and the output circuitry preconditioned so that true data is present at the output when the write cycle is complete. This preconditioning operation insures minimum write recovery times by eliminating the "write recovery glitch."

Reading is performed with the chip select line LOW and the write line HIGH. The information stored in the addressed word is read out on the noninverting output ( $D_{OUT}$ ).

During the reading and writing operation or any time the chip select line is HIGH, the output of the memory goes to an inactive high-impedance state.

## BLOCK DIAGRAM



BD000632

## MODE SELECT TABLE



Inputs			Output		Mode
CS	WE	D <sub>IN</sub>	D <sub>OUT</sub>		
H	X	X	*Hi-Z		Not Selected
L	L	L	*Hi-Z		Write "0"
L	L	H	*Hi-Z		Write "1"
L	H	X	Selected Data		Read

H = HIGH    L = LOW    X = Don't Care  
 \*Hi-Z implies outputs are disabled or off. This condition is defined as a high-impedance state for the Am93L425 series and as an output high level for the Am93L415 series.

## PRODUCT SELECTOR GUIDE

Access Time	35 ns	40 ns	45 ns	55 ns	60 ns
Temperature Range	C	M	C	M	C
Open-Collector	Am93L415SA	Am93L415SA	Am93L415A	Am93L415A	Am93L415
Three-State	Am93L425SA	Am93L425SA	Am93L425A	Am93L425A	Am93L425

## CONNECTION DIAGRAMS Top View




## ORDERING INFORMATION (Cont'd.)

### Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:

- A. Device Number**
- B. Speed Option** (if applicable)
- C. Package Type**
- D. Temperature Range**
- E. Optional Processing**



Valid Combinations	
AM93L415SA	PC, PCB, DC, DCB
AM93L425SA	
AM93L415A	
AM93L425A	
AM93L415	
AM93L425	

### Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.




# ORDERING INFORMATION

## CPL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. CPL (Controlled Products List) products are processed in accordance with MIL-STD-883C, but are inherently non-compliant because of package, solderability, or surface treatment exceptions to those specifications. The order number (Valid Combination) for APL products is formed by a combination of:

- A. Device Number**
- B. Speed Option** (if applicable)
- C. Package Type**
- D. Temperature Range**
- E. CPL Status**



Valid Combinations	
AM93L425SA	/DMC,
AM93L415SA	/FMC,
AM93L425A	/LMC
AM93L415A	

### Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.



## ABSOLUTE MAXIMUM RATINGS

Storage Temperature ..... -65 to +150°C  
 Ambient Temperature with  
 Power Applied ..... -55 to +125°C  
 Supply Voltage ..... -0.5 V to +7.0 V  
 DC Voltage Applied to Outputs ..... -0.5 V to +V<sub>CC</sub> Max.  
 DC Input Voltage ..... -0.5 V to +5.5 V  
 DC Input Current ..... -30 mA to +5 mA

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

## OPERATING RANGES (Note 6)

Commercial (C) Devices  
 Temperature ..... 0 to +75°C  
 Supply Voltage ..... +4.75 V to +5.25 V  
 Military (M) Devices  
 Temperature ..... -55 to +125°C  
 Supply Voltage ..... +4.5 V to +5.5 V

Operating ranges define those limits between which the functionality of the device is guaranteed.


## DC CHARACTERISTICS over operating range unless otherwise specified\*

Parameter Symbol	Parameter Description	Test Conditions	Min.	Typ. (Note 1)	Max.	Units	
V <sub>OH</sub> (Note 2)	Output HIGH Voltage	V <sub>CC</sub> = Min. V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OH</sub> = -5.2 mA	2.4	3.4	Volts	
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = Min., V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OL</sub> = 16 mA		0.33	0.45 Volts	
V <sub>IH</sub>	Input HIGH Level (Note 3)	Guaranteed input logical HIGH voltage for all inputs		2.1		Volts	
V <sub>IL</sub>	Input LOW Level (Note 3)	Guaranteed input logical LOW voltage for all inputs				0.8 Volts	
I <sub>IL</sub>	Input LOW Current	V <sub>CC</sub> = Max., V <sub>IN</sub> = 0.40 V			-90	-300 μA	
I <sub>IH</sub>	Input HIGH Current	V <sub>CC</sub> = Max., V <sub>IN</sub> = 4.5 V			1	40 μA	
I <sub>SC</sub> (Note 2)	Output Short Circuit Current	V <sub>CC</sub> = Max., V <sub>OUT</sub> = 0.0 V (Note 5)		-20	-50	-100 mA	
I <sub>CC</sub>	Power Supply Current	All inputs = GND V <sub>CC</sub> = Max.	Commercial Military			65 75 mA	
V <sub>CL</sub>	Input Clamp Voltage	V <sub>CC</sub> = Min., I <sub>IN</sub> = -10 mA			-0.850	-1.5 Volts	
I <sub>CEX</sub>	Output Leakage Current	CS = V <sub>IH</sub> or WE = V <sub>IL</sub> V <sub>OUT</sub> = 2.4 V	Am93L415 Series Only		0	100	μA
			Am93L425 Series Only		0	50	
		CS = V <sub>IH</sub> or WE = V <sub>IL</sub> V <sub>OUT</sub> = 0.5 V, V <sub>CC</sub> = Max.	Am93L425 Series Only	-50	0		
C <sub>IN</sub>	Input Pin Capacitance	See Note 4			8	pF	
C <sub>OUT</sub>	Output Pin Capacitance	See Note 4			10	pF	


- Notes: 1. Typical limits are at V<sub>CC</sub> = 5.0 V and T<sub>A</sub> = 25°C.  
 2. This applies only to devices with three-state output. (Am93L425 series)  
 3. These are absolute voltages with respect to device ground pin and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.  
 4. Input and output capacitance measured on a sample basis using pulse technique.  
 5. Duration of the short circuit should not be more than one second.  
 6. Operating specification with adequate time for temperature stabilization and transverse air flow exceeding 400 linear feet per minute. Conformance testing performed instantaneously where T<sub>A</sub> = T<sub>C</sub> = T<sub>J</sub>.  
 θ<sub>JA</sub> ≈ 60°%/w (with moving air) for Ceramic DIP.  
 θ<sub>JC</sub> ≈ 10 - 17°%/w for Flatpack.

\*See the last page of this spec for Group A Subgroup Testing information.

**SWITCHING TEST  
CIRCUIT**



**SWITCHING TEST  
WAVEFORM**



**KEY TO SWITCHING  
WAVEFORMS**

WAVEFORM	INPUTS	OUTPUTS
	MUST BE STEADY	WILL BE STEADY
	MAY CHANGE FROM H TO L	WILL BE CHANGING FROM H TO L
	MAY CHANGE FROM L TO H	WILL BE CHANGING FROM L TO H
	DON'T CARE: ANY CHANGE PERMITTED	CHANGING: STATE UNKNOWN
	DOES NOT APPLY	CENTER LINE IS HIGH IMPEDANCE "OFF" STATE

KS000010

**SWITCHING CHARACTERISTICS** over operating range unless otherwise specified\*


No.	Parameter Symbol	Parameter Description	Am93L415SA-Am93L425SA				Am93L415A-Am93L425A				Am93L415/Am93L425		Units
			COM'L		MIL		COM'L		MIL		COM'L		
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
1	$t_{PLH}(A)$	Delay from Address to Output (Note 1)		35		40		45		55		60	ns
2	$t_{PHL}(A)$												
3	$t_{PZH}(\overline{CS})$	Delay from Chip Select to Active Output (Notes 2 and 3)		25		40		30		45		40	ns
4	$t_{PZL}(\overline{CS})$												
5	$t_{PZH}(\overline{WE})$	Delay from Write Enable to Active Output (Write Recovery) (Note 2 and 3)		20		30		25		35		45	ns
6	$t_{PZL}(\overline{WE})$												
7	$t_s(A)$	Setup Time Address (Prior to Initiation of Write)	5		5		5		5		5		ns
8	$t_h(A)$	Hold Time Address (After Termination of Write)	5		5		5		5		5		ns
9	$t_s(DI)$	Setup Time Data Input (Prior to Initiation of Write)	0		5		0		5		5		ns
10	$t_h(DI)$	Hold Time Data Input (After Termination of Write)	5		5		5		5		5		ns
11	$t_s(\overline{CS})$	Setup Time Chip Select (Prior to Initiation of Write)	5		5		5		5		5		ns
12	$t_h(\overline{CS})$	Hold Time Chip Select (After Termination of Write)	5		5		5		5		5		ns
13	$t_{pw}(\overline{WE})$	Write Enable Pulse Width to Insure Write	25		30		30		45		45		ns
14	$t_{PHZ}(\overline{CS})$	Delay from Chip Select to Inactive Output (Hi-Z) (Notes 2 and 3)		30		35		35		40		40	ns
15	$t_{PLZ}(\overline{CS})$												
16	$t_{PHZ}(\overline{WE})$	Delay from Write Enable to Inactive Output (Hi-Z) (Notes 2 and 3)		30		35		35		40		45	ns
17	$t_{PLZ}(\overline{WE})$												

- Notes: 1.  $t_{PLH}(A)$  and  $t_{PHL}(A)$  are tested with  $S_1$  closed and  $C_L = 30\text{ pF}$  with both input and output timing referenced to 1.5 V.  
 2. For open-collector devices (93L415 series), delays for  $\overline{WE}$  and  $\overline{CS}$  to either an active or inactive output are measured with  $S_1$  closed and  $C_L = 30\text{ pF}$ ; both input and output timing referenced to 1.5 V.  
 3. For three-state output devices (93L425 series), delays for  $t_{PZH}$  and  $t_{PZL}$  are measured with  $C_L = 30\text{ pF}$ ,  $S_1$  open and  $S_1$  closed, respectively. Both input and output timing are referenced to 1.5 V. Delays for  $t_{PHZ}$  with  $S_1$  open and  $t_{PLZ}$  with  $S_1$  closed and  $C_L \leq 5\text{ pF}$  are measured between the 1.5 V level on the input and the  $V_{OH} - 0.5\text{ V}$  and  $V_{OL} + 0.5\text{ V}$  level on the output, respectively.

\*See the last page of this spec for Group A Subgroup Testing information.


3

## SWITCHING WAVEFORMS



WF001152

### Write Mode



WF001742

### Read Mode

Switching delays from address and chip select inputs to the data output. For the Am93L425 series, a disabled output is OFF, represented by a single center line. For the Am93L415 series, a disabled output is HIGH.

## GROUP A SUBGROUP TESTING

### DC CHARACTERISTICS

Parameter Symbol	Subgroups
V <sub>OH</sub>	1, 2, 3
V <sub>OL</sub>	1, 2, 3
V <sub>IH</sub>	1, 2, 3
V <sub>IL</sub>	1, 2, 3
I <sub>IL</sub>	1, 2, 3
I <sub>IH</sub>	1, 2, 3
I <sub>SC</sub>	1, 2, 3
I <sub>CC</sub>	1, 2, 3
V <sub>CL</sub>	1, 2, 3
I <sub>CEX</sub>	1, 2, 3

### SWITCHING CHARACTERISTICS

No.	Parameter Symbol	Subgroups	No.	Parameter Symbol	Subgroups
1	t <sub>PLH</sub> (A)	9, 10, 11	10	t <sub>h</sub> (DI)	9, 10, 11
2	t <sub>PHL</sub> (A)	9, 10, 11	11	t <sub>s</sub> ( $\overline{CS}$ )	9, 10, 11
3	t <sub>PZH</sub> ( $\overline{CS}$ )	9, 10, 11	12	t <sub>h</sub> ( $\overline{CS}$ )	9, 10, 11
4	t <sub>PZL</sub> ( $\overline{CS}$ )	9, 10, 11	13	t <sub>pw</sub> ( $\overline{WE}$ )	9, 10, 11
5	t <sub>PZH</sub> ( $\overline{WE}$ )	9, 10, 11	14	t <sub>PHZ</sub> ( $\overline{CS}$ )	9, 10, 11
6	t <sub>PZL</sub> ( $\overline{WE}$ )	9, 10, 11	15	t <sub>PLZ</sub> ( $\overline{CS}$ )	9, 10, 11
7	t <sub>s</sub> (A)	9, 10, 11	16	t <sub>PLZ</sub> ( $\overline{WE}$ )	9, 10, 11
8	t <sub>h</sub> (A)	9, 10, 11	17	t <sub>PHZ</sub> ( $\overline{WE}$ )	9, 10, 11
9	t <sub>s</sub> (DI)	9, 10, 11			

### MILITARY BURN-IN

Military burn-in is in accordance with the current revision of MIL-STD-883, Test Method 1015, Conditions A through E. Test conditions are selected at AMD's option.

# Am93415/Am93425

1024 x 1 Bit TTL Bipolar IMOX™ RAM

Am93415/Am93425

## DISTINCTIVE CHARACTERISTICS

- Fully decoded 1024-word x 1-bit RAMs
- Ultra-high speed (SA) version:  
Address Access time 20 ns
- High Speed (A) version:  
Address Access time 30 ns
- Standard version:  
Address Access time 45 ns
- Internal ECL circuitry for optimum speed/power performance over voltage and temperature
- Output preconditioned during write to eliminate write recovery glitch
- Available with three-state outputs (Am93425 series) or with open-collector outputs (Am93415 series)
- Electrically tested and optically inspected die for the assemblers of hybrid products
- Plug in replacement for Fairchild 93415A/415 and 93425A/425, and Intel 2115/2125 series
- I<sub>CC</sub> decreases as temperature increases

## GENERAL DESCRIPTION

The Am93415 and Am93425 are fully decoded 1024 x 1 RAMs built with Schottky diode clamped transistors in conjunction with internal ECL circuitry. They are ideal for use in high-speed control and buffer memory applications. Easy memory expansion is provided by an active LOW chip select input ( $\overline{CS}$ ) and either open-collector or three-state outputs. Chip selection for large memory systems can be controlled by active LOW output decoders such as the Am74S138.


An active LOW write line ( $\overline{WE}$ ) controls the writing/reading operation of the memory. When the chip select and write lines are LOW, the information on the data input ( $D_{IN}$ ) is

written into the addressed memory word and the output circuitry preconditioned so that true data is present at the outputs when the write cycle is complete. This preconditioning operation insures minimum write recovery times by eliminating the "write recovery glitch."

Reading is performed with the chip select line LOW and the write line HIGH. The information stored in the addressed word is read out on the noninverting output ( $D_{OUT}$ ).

During the writing operation or any time the chip select line is HIGH, the output of the memory goes to an inactive high-impedance state.

## BLOCK DIAGRAM



BD000632

## MODE SELECT TABLE


Inputs			Output	Mode
CS	WE	D <sub>IN</sub>	D <sub>OUT</sub>	
H	X	X	*Hi-Z	Not Selected
L	L	L	*Hi-Z	Write "0"
L	L	H	*Hi-Z	Write "1"
L	H	X	Selected Data	Read

H = HIGH      L = LOW      X = Don't Care  
 \*Hi-Z implies outputs are disabled or off.  
 This condition is defined as a high-impedance state for the Am93425 series and as an output high level for the Am93415 series.


## PRODUCT SELECTOR GUIDE

Access Time	20 ns	30 ns		40 ns	45 ns
Temperature Range	C	C	M	M	C
Open-Collector	Am93415SA	Am93415A	Am93415SA	Am93415A	Am93415A
Three-State	Am93425SA	Am93425A	Am93425SA	Am93425A	Am93425

## CONNECTION DIAGRAMS Top View



CD000900



CD000910


Note: Pin 1 is marked for orientation.

## ORDERING INFORMATION (Cont'd.)

### Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:

- A. Device Number**
- B. Speed Option** (if applicable)
- C. Package Type**
- D. Temperature Range**
- E. Optional Processing**



Valid Combinations	
AM93415SA	PC, PCB, DC, DCB
AM93425SA	
AM93415A	
AM93425A	
AM93415	
AM93425	

### Valid Combinations


Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

# ORDERING INFORMATION

## CPL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. CPL (Controlled Products List) products are processed in accordance with MIL-STD-883C, but are inherently non-compliant because of package, solderability, or surface treatment exceptions to those specifications. The order number (Valid Combination) for APL products is formed by a combination of:

- A. Device Number**
- B. Speed Option** (if applicable)
- C. Package Type**
- D. Temperature Range**
- E. CPL Status**



Valid Combinations	
AM93425SA	
AM93415SA	/DMC,
AM93425A	/FMC,
AM93415A	/LMC

### Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.



## ABSOLUTE MAXIMUM RATINGS

Storage Temperature .....	-65 to +150°C
Ambient Temperature with Power Applied .....	-55 to +125°C
Supply Voltage .....	-0.5 V to +7.0 V
DC Voltage Applied to Outputs .....	-0.5 V to +V <sub>CC</sub> Max.
DC Input Voltage .....	-0.5 V to +5.5 V
DC Input Current .....	-30 mA to +5 mA

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

## OPERATING RANGES (Note 6)

Commercial (C) Devices	Temperature .....	0 to +70°C
	Supply Voltage .....	+4.75 V to +5.25 V
Military (M) Devices	Temperature .....	-55 to +125°C
	Supply Voltage .....	+4.5 V to +5.5 V

Operating ranges define those limits between which the functionality of the device is guaranteed.


## DC CHARACTERISTICS over operating range unless otherwise specified\*

Parameter Symbol	Parameter Description	Test Conditions		Min.	Typ. (Note 1)	Max.	Units	
V <sub>OH</sub> (Note 2)	Output HIGH Voltage	V <sub>CC</sub> = Min., V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OH</sub> = -10.3 mA	COM'L	2.4	3.4		
			I <sub>OH</sub> = -5.2 mA	MIL				
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = Min., V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>		I <sub>OL</sub> = 16 mA		0.33	0.45	Volts
V <sub>IH</sub>	Input HIGH Level (Note 3)	Guaranteed input logical HIGH voltage for all inputs			2.1			Volts
V <sub>IL</sub>	Input LOW Level (Note 3)	Guaranteed input logical LOW voltage for all inputs					0.8	Volts
I <sub>IL</sub>	Input LOW Current	V <sub>CC</sub> = Max., V <sub>IN</sub> = 0.40 V				-90	-400	μA
I <sub>IH</sub>	Input HIGH Current	V <sub>CC</sub> = Max., V <sub>IN</sub> = 4.5 V				1	40	μA
I <sub>SC</sub> (Note 2)	Output Short Circuit Current	V <sub>CC</sub> = Max., V <sub>OUT</sub> = 0.0 V (Note 5)			-20	-50	-100	mA
I <sub>CC</sub>	Power Supply Current	All inputs = GND V <sub>CC</sub> = Max.	SA Device				150	mA
			A and STD Devices				125	
V <sub>CL</sub>	Input Clamp Voltage	V <sub>CC</sub> = Min., I <sub>IN</sub> = -10 mA				-0.850	-1.5	Volts
I <sub>CEX</sub>	Output Leakage Current	V <sub>CS</sub> = V <sub>IH</sub> or V <sub>WE</sub> = V <sub>IL</sub> V <sub>OUT</sub> = 2.4 V	Am93415 Series Only			0	100	μA
			Am93425 Series Only			0	50	
		V <sub>CS</sub> = V <sub>IH</sub> or V <sub>WE</sub> = V <sub>IL</sub> V <sub>OUT</sub> = 0.5 V, V <sub>CC</sub> = Max.	Am93425 Series Only		-50	0		
C <sub>IN</sub>	Input Pin Capacitance	See Note 4				8		pF
C <sub>OUT</sub>	Output Pin Capacitance	See Note 4				10		pF


- Notes: 1. Typical limits are at V<sub>CC</sub> = 5.0 V and T<sub>A</sub> = 25°C.  
 2. This applies only to devices with three-state output. (Am93L425 series)  
 3. These are absolute voltages with respect to device ground pin and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.  
 4. Input and output capacitance measured on a sample basis using pulse technique.  
 5. Duration of the short circuit test should not be more than one second.  
 6. Operating specification with adequate time for temperature stabilization and transverse air flow exceeding 400 linear feet per minute. Conformance testing performed instantaneously where T<sub>A</sub> = T<sub>C</sub> = T<sub>J</sub>.  
 θ<sub>JA</sub> ≈ 60°/W (with moving air) for CeramicDIP.  
 θ<sub>JC</sub> ≈ 10 - 17°/W for Flatpack.

\*See the last page of this spec for Group A Subgroup Testing information.

### SWITCHING TEST CIRCUIT



### SWITCHING TEST WAVEFORM



### KEY TO SWITCHING WAVEFORMS

WAVEFORM	INPUTS	OUTPUTS
	MUST BE STEADY	WILL BE STEADY
	MAY CHANGE FROM H TO L	WILL BE CHANGING FROM H TO L
	MAY CHANGE FROM L TO H	WILL BE CHANGING FROM L TO H
	DON'T CARE: ANY CHANGE PERMITTED	CHANGING: STATE UNKNOWN
	DOES NOT APPLY	CENTER LINE IS HIGH IMPEDANCE "OFF" STATE

See notes 1, 2 and 3 of Switching Characteristics.

KS000010

### SWITCHING CHARACTERISTICS over operating range unless otherwise specified\*

No.	Parameter Symbol	Parameter Description	Am93415SA/25SA				Am93415A/25A				Units
			C devices		M devices		C devices		M devices		
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
1	$t_{PLH}(A)$	Delay from Address to Output		20		30		30		40	ns
2	$t_{PHL}(A)$										
3	$t_{PZH}(\overline{CS})$	Delay from Chip Select to Active Output and Correct Data		15		25		20		30	ns
4	$t_{PZL}(\overline{CS})$										
5	$t_{PZH}(\overline{WE})$	Delay from Write Enable to Active Output and Correct Data (Write Recovery)		15		25		25		35	ns
6	$t_{PZL}(\overline{WE})$										
7	$t_s(A)$	Setup Time Address (Prior to Initiation of Write)	5		5		5		5		ns
8	$t_h(A)$	Hold Time Address (After Termination of Write)	0		5		5		5		ns
9	$t_s(DI)$	Setup Time Data Input (Prior to Initiation of Write)	0		5		5		5		ns
10	$t_h(DI)_e$	Hold Time Data Input (After Termination of Write)	0		5		5		5		ns
11	$t_s(\overline{CS})$	Setup Time Chip Select (Prior to Initiation of Write)	5		5		5		5		ns
12	$t_h(\overline{CS})$	Hold Time Chip Select (After Termination of Write)	0		5		5		5		ns
13	$t_{pw}(\overline{WE})$	Min. Write Enable Pulse Width to Insure Write	15		25		20		30		ns
14	$t_{PHZ}(\overline{CS})$	Delay from Chip Select to Inactive Output (Hi-Z)		20		30		20		30	ns
15	$t_{PLZ}(\overline{CS})$										
16	$t_{PHZ}(\overline{WE})$	Delay from Write Enable to Inactive Output (Hi-Z)		15		25		20		30	ns
17	$t_{PLZ}(\overline{WE})$										

\*See the last page of this spec for Group A Subgroup Testing information.

**SWITCHING CHARACTERISTICS** over operating range unless otherwise specified\*


No.	Parameter Symbol	Parameter Description	Am93415/25		Units
			C devices		
			Min.	Max.	
1	$t_{PLH}(A)$	Delay from Address to Output (Address Access Time)		45	ns
2	$t_{PHL}(A)$				
3	$t_{PZH}(\overline{CS})$	Delay from Chip Select to Active Output and Correct Data		35	ns
4	$t_{PZL}(\overline{CS})$				
5	$t_{PZH}(\overline{WE})$	Delay from Write Enable to Active Output and Correct Data (Write Recovery)		40	ns
6	$t_{PZL}(\overline{WE})$				
7	$t_s(A)$	Setup Time Address (Prior to Initiation of Write)	10		ns
8	$t_h(A)$	Hold Time Address (After Termination of Write)	5		ns
9	$t_s(DI)$	Setup Time Data Input (Prior to Initiation of Write)	5		ns
10	$t_h(DI)$	Hold Time Data Input (After Termination of Write)	5		ns
11	$t_s(\overline{CS})$	Setup Time Chip Select (Prior to Initiation of Write)	5		ns
12	$t_h(\overline{CS})$	Hold Time Chip Select (After Termination of Write)	5		ns
13	$t_{pw}(\overline{WE})$	Min. Write Enable Pulse Width to Insure Write	30		ns
14	$t_{PHZ}(\overline{CS})$	Delay from Chip Select to Inactive Output (Hi-Z)		35	ns
15	$t_{PLZ}(\overline{CS})$				
16	$t_{PHZ}(\overline{WE})$	Delay from Write Enable to Inactive Output (Hi-Z)		35	ns
17	$t_{PLZ}(\overline{WE})$				

- Notes: 1.  $t_{PLH}(A)$  and  $t_{PHL}(A)$  are tested with  $S_1$  closed and  $C_L = 30$  pF with both input and output timing referenced to 1.5 V.  
 2. For open-collector devices (Am93415 series), all delays from Write Enable ( $\overline{WE}$ ) or Chip Select ( $\overline{CE}$ ) inputs to the Data Output (DOUT),  $t_{PLZ}(\overline{WE})$ ,  $t_{PLZ}(\overline{CS})$ ,  $t_{PZL}(\overline{WE})$  and  $t_{PZL}(\overline{CS})$  are measured with  $S_1$  closed and  $C_L = 30$  pF; and with both the input and output timing referenced to 1.5 V.  
 3. For three-state output devices (Am93425 series),  $t_{PZH}(\overline{WE})$  and  $t_{PZH}(\overline{CS})$  are measured with  $S_1$  open,  $C_L = 30$  pF and with both the input and output timing referenced to 1.5 V.  $t_{PZL}(\overline{WE})$  and  $t_{PZL}(\overline{CS})$  are measured with  $S_1$  closed,  $C_L = 30$  pF and with both the input and output timing referenced to 1.5 V.  $t_{HZ}(\overline{WE})$  and  $t_{PHZ}(\overline{CS})$  are measured with  $S_1$  open and  $C_L \leq 5$  pF and are measured between the 1.5 V level on the input to the  $V_{OH} - 500$  mV level on the output.  $t_{PLZ}(\overline{WE})$  and  $t_{PLZ}(\overline{CS})$  are measured with  $S_1$  closed and  $C_L \leq 5$  pF and are measured between the 1.5 V level on the input and the  $V_{OL} + 500$  mV level on the output.


\*See the last page of this spec for Group A Subgroup Testing information.

3

## SWITCHING WAVEFORMS



**Write Mode**



Switching delays from address and chip select inputs to the data output. For the Am93425SA/A/425, disabled output is OFF, represented by a single center line. For the Am93415SA/A/415, a disabled output is HIGH.

**Read Mode**

## GROUP A SUBGROUP TESTING

### DC CHARACTERISTICS

Parameter Symbol	Subgroups
V <sub>OH</sub>	1, 2, 3
V <sub>OL</sub>	1, 2, 3
V <sub>IH</sub>	1, 2, 3
V <sub>IL</sub>	1, 2, 3
I <sub>IH</sub>	1, 2, 3
I <sub>IL</sub>	1, 2, 3
I <sub>SC</sub>	1, 2, 3
I <sub>CC</sub>	1, 2, 3
V <sub>CL</sub>	1, 2, 3
I <sub>CEX</sub>	1, 2, 3

### SWITCHING CHARACTERISTICS

No.	Parameter Symbol	Subgroups	No.	Parameter Symbol	Subgroups
1	t <sub>PLH</sub> (A)	9, 10, 11	10	t <sub>h</sub> (DI)	9, 10, 11
2	t <sub>PHL</sub> (A)	9, 10, 11	11	t <sub>s</sub> ( $\overline{CS}$ )	9, 10, 11
3	t <sub>PZH</sub> ( $\overline{CS}$ )	9, 10, 11	12	t <sub>h</sub> ( $\overline{CS}$ )	9, 10, 11
4	t <sub>PZL</sub> ( $\overline{CS}$ )	9, 10, 11	13	t <sub>pw</sub> ( $\overline{WE}$ )	9, 10, 11
5	t <sub>PZH</sub> ( $\overline{WE}$ )	9, 10, 11	14	t <sub>PHZ</sub> ( $\overline{CS}$ )	9, 10, 11
6	t <sub>PZL</sub> ( $\overline{WE}$ )	9, 10, 11	15	t <sub>PLZ</sub> ( $\overline{CS}$ )	9, 10, 11
7	t <sub>s</sub> (A)	9, 10, 11	16	t <sub>PLZ</sub> ( $\overline{WE}$ )	9, 10, 11
8	t <sub>h</sub> (A)	9, 10, 11	17	t <sub>PHZ</sub> ( $\overline{WE}$ )	9, 10, 11
9	t <sub>s</sub> (DI)	9, 10, 11			

### MILITARY BURN-IN

Military burn-in is in accordance with the current revision of MIL-STD-883, Test Method 1015, Conditions A through E. Test conditions are selected at AMD's option.

3

# Am93L469

512 x 9 TTL Low-Power Tag Buffer

## ADVANCE INFORMATION

Am93L469

### DISTINCTIVE CHARACTERISTICS

- 45-ns address to comparator output (MATCH)
- Replaces six or more integrated circuits with a single device
- On-chip parity generator and checker
- One-third power consumption of the Am93469
- Fully TTL compatible
- Integrated reset feature


### GENERAL DESCRIPTION

The Am93L469 Low-Power Tag Buffer combines a 512 x 9 memory with a comparator. An internal parity generator and parity checker guarantee that no misoperation occurs.

The device has three operational modes: Compare, Write, and Reset. In Compare mode, data is compared to the contents of an address location. Write mode is used to store data. Reset mode is used to clear a single 'valid bit' stream.

The Tag Buffer is designed to be used in a cache memory system for the translation of virtual addresses to physical addresses. The device can also be used in the directory and data cache. It offers state-of-the-art technology performance, while combining the functions of six or more integrated circuits into a single device.


### BLOCK DIAGRAM



BD005900


Publication #	Rev.	Amendment
08002	B	/0
Issue Date: June 1986		

### CONNECTION DIAGRAM Top View



CD009152

### LOGIC SYMBOL



LS002201

VCC = Positive Power Supply  
GND = Ground

3

## PIN DESCRIPTION

### $A_0-A_8$ Address (Inputs)

Identifies memory locations.

### $D_0-D_7$ Data (Inputs)

During Compare cycle, eight bits of data are compared with address location given by  $A_0-A_8$  for equality. The result is indicated on the Comparator output pin, MATCH. When  $\overline{W}$  is LOW, data is written into the address location given by  $A_0-A_8$ .

### $\overline{R}$ Reset (Input, Active LOW)

Resets  $D_3$  to zero (all 512 locations).

### $\overline{S}$ Chip Select (Input, Active LOW)

When  $\overline{S}$  is LOW, the device is activated. A HIGH on this

input will disable the chip and force  $\overline{PE}$  and MATCH outputs HIGH, allowing easy vertical expansion.

### $\overline{W}$ Write Enable (Input, Active LOW)

Must be LOW to write Data ( $D_0-D_7$ ) into location given by  $A_0-A_8$ . MATCH is output HIGH during Write cycle.

### MATCH Comparator Match (Output, Active HIGH)

HIGH when Data ( $D_0-D_7$ ) equals content of memory location specified by  $A_0-A_8$ . LOW when mismatch occurs.

### $\overline{PE}$ Parity Error (Input/Output, Active LOW)

LOW when the nine bits of internal data do not constitute even parity. If held LOW during Write Cycle, odd parity will be generated, forcing a parity error for that address upon input.

## FUNCTIONAL DESCRIPTION

The Am93L469 Low-Power Tag Buffer has three modes of operation: Compare, Write, and Reset. These modes are described as follows.

### Compare Mode

The eight bits of Data inputs are compared with the content of a given memory location for equality. The nine address inputs define each memory location. In this mode,  $\overline{W}$  and  $\overline{R}$  inputs are HIGH, and  $\overline{S}$  is LOW. If the eight bits of Data inputs are exactly the same as the eight bits of data in the given memory location, the MATCH output will be HIGH. If not, the MATCH output will be LOW. The parity bit is not compared.

### Write Mode

The eight bits of data inputs and the one bit of parity are written into the RAM array when both  $\overline{S}$  and  $\overline{W}$  are LOW, and  $\overline{R}$  is HIGH. The MATCH output is forced HIGH (the MATCH output is associated with the output enable of the data cache). Holding the Parity Error ( $\overline{PE}$ ) LOW forces a Parity Error to be output during the later compare cycles.

### Reset Mode

When  $\overline{R}$  = LOW,  $\overline{S}$  = LOW, and  $\overline{W}$  = HIGH, a dedicated section of the entire array,  $D_3$ , is reset to LOW. The  $\overline{PE}$  output is forced LOW during reset. The MATCH output is forced HIGH. All 512  $D_3$  data bits are reset to a low state. The other seven bits in each address location may change to an undetermined state (HIGH or LOW).

TABLE 1. FUNCTION TABLE

INPUTS			INPUT/OUTPUT	OUTPUT	DESCRIPTION
$\overline{S}$	$\overline{W}$	$\overline{R}$	$\overline{PE}$ (Note 1)	MATCH (Note 2)	
H	X	X	Input Output Disabled	H (Forced)	Chip Disabled
L	H	H	Output H = No Parity Error L = Parity Error	H = MATCH L = MISS	Compare
L	H	L	Output L	H (Forced)	Reset
L	L	H	Input H = Even Parity L = Odd Parity	H (Forced)	Write
L	L	L	Input Output Disabled	H (Forced)	Illegal

Note: 1.  $\overline{PE}$  is an open-collector output, requiring an external Pull-up Resistor.  
2. Match is an open-collector output, requiring an external Pull-up Resistor.

Key: H = HIGH  
L = LOW  
X = Don't Care

TABLE 2. COMPARE CYCLE OUTPUT DESCRIPTION

MATCH	$\overline{PE}$	DESCRIPTION
L	L	Parity Error or After Reset
L	H	Not Equal
H	L	Undefined Error
H	H	Equal



## ABSOLUTE MAXIMUM RATINGS

Storage Temperature ..... -65 to +150°C  
 Ambient Temperature with  
 Power Applied ..... -55 to +125°C  
 Supply Voltage ..... -0.5 to +7.0 V  
 DC Voltage Applied to Outputs ..... -0.5 to  $V_{CC}$  Max.  
 DC Input Voltage ..... -0.5 to +5.5 V  
 DC Input Current ..... -30 to +5 mA

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

## OPERATING RANGES

Commercial (C) Devices  
 Temperature ( $T_A$ ) ..... 0 to +70°C  
 Supply Voltage ( $V_{CC}$ ) ..... +4.5 to +5.5 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

## DC CHARACTERISTICS over operating range unless otherwise specified


Parameter Symbol	Parameter Description	Test Conditions	Min.	Max.	Units
$V_{OL}$ (MATCH)	Output LOW Voltage	$I_{OL} = 18$ mA		0.45	V
$V_{OL}$ ( $\overline{PE}$ )	Output LOW Voltage	$I_{OL} = 12$ mA		0.45	V
$V_{IH}$	Input HIGH Voltage		2.0		V
$V_{IL}$	Input LOW Voltage			0.8	V
$V_{CL}$	Input Clamp Voltage	$I_{IN} = -10$ mA		-1.5	V
$I_{IL}$	Input LOW Current	$V_{IN} = 0$ to 5.5 V		100	$\mu$ A
$I_{IH}$	Input HIGH Current	$V_{IN} = 4.5$ V		40	$\mu$ A
$I_{CC}$	Supply Current			80	mA

**SWITCHING CHARACTERISTICS** over operating range unless otherwise specified (Note 1)


No.	Parameter Symbol	Parameter Description	Min.	Max.	Units
<b>Compare Mode</b>					
1	$t_{AVMV}$	Address to MATCH		45.0	ns
2	$t_{DVMV}$	Data to MATCH		25.0	ns
3	$t_{AVPV}$	Address to $\overline{PE}$		55.0	ns
4	$t_{SLMV}$	$\overline{S}$ to MATCH		25.0	ns
5	$t_{SLPV}$	$\overline{S}$ to $\overline{PE}$		25.0	ns
6	$t_{SHMH}$	$\overline{S}$ to MATCH Recovery		25.0	ns
7	$t_{SHPH}$	$\overline{S}$ to $\overline{PE}$ Recovery		25.0	ns
<b>Write Mode</b>					
8	$t_{WLWH}$	Write Pulse Width	45.0		ns
9	$t_{AVWL}$	Address Setup	5.0		ns
10	$t_{WHAX}$	Address to $\overline{W}$ Hold	5.0		ns
11	$t_{DVWH}$	Data to $\overline{W}$ Setup	40.0		ns
12	$t_{WHDX}$	Data to $\overline{W}$ Hold	5.0		ns
13	$t_{SLWH}$	$\overline{S}$ to Setup	40.0		ns
14	$t_{WHSH}$	$\overline{S}$ to Select Hold	5.0		ns
15	$t_{WLMH}$	$\overline{W}$ to MATCH		20.0	ns
16	$t_{WHMV}$	Write Recovery (MATCH)		45.0	ns
17	$t_{WLPH}$	$\overline{W}$ to $\overline{PE}$		20.0	ns
18	$t_{WHPV}$	Write Recovery ( $\overline{PE}$ )		45.0	ns
19	$t_{PVWH}$	$\overline{PE}$ Input to $\overline{W}$ Setup		40.0	ns
20	$t_{WHPH}$	$\overline{PE}$ Input to $\overline{W}$ Hold		5.0	ns
<b>Reset Mode</b>					
21	$t_{RLRH}$	$\overline{R}$ Pulse Width	60.0		ns
22	$t_{SLRL}$	$\overline{S}$ to $\overline{R}$ Setup	5.0		ns
23	$t_{RHSH}$	$\overline{S}$ to $\overline{R}$ Hold	5.0		ns
24	$t_{WHRL}$	$\overline{W}$ to $\overline{R}$ Setup	5.0		ns
25	$t_{RHWL}$	$\overline{W}$ to $\overline{R}$ Hold	5.0		ns
26	$t_{RLMH}$	$\overline{R}$ to MATCH HIGH		15.0	ns
27	$t_{RHMX}$	$\overline{R}$ to MATCH Recovery		40.0	ns

Notes: 1. All Switching Characteristics are measured at 50% of input to valid output. Both input and output timings are referenced to 1.5 V.

### SWITCHING WAVEFORMS (Cont'd)




**Compare Mode**



**Write Mode**

# SWITCHING WAVEFORMS



**Reset Mode**

# Am93469

512 x 9 TTL Tag Buffer

## ADVANCE INFORMATION

### DISTINCTIVE CHARACTERISTICS

- Fast address to comparator output (MATCH)
- Replaces six or more integrated circuits with a single device
- On-chip parity generator and checker
- Easy horizontal and vertical expansion
- Fully TTL compatible
- Integrated reset feature
- 24-pin Ceramic DIP (300 Mil) and Flatpack packages


### GENERAL DESCRIPTION

The Am93469 Tag Buffer combines a 512 x 9 memory with a comparator. An internal parity generator and parity checker guarantee that no misoperation occurs.

The device has three operational modes: Compare, Write, and Reset. In Compare mode, data is compared to the contents of an address location. Write mode is used to store data. Reset mode is used to clear a single 'valid bit' stream.

The Tag Buffer is designed to be used in a cache memory system for the translation of virtual addresses to physical addresses. The device can also be used in the directory and data cache. It offers state-of-the-art technology performance, while combining the functions of six or more integrated circuits into a single device.


### BLOCK DIAGRAM



Am93469


3

### CONNECTION DIAGRAM Top View



CD009152

### LOGIC SYMBOL



LS002201

V<sub>CC</sub> = Positive Power Supply  
GND = Ground

## PIN DESCRIPTION

**A<sub>0</sub>–A<sub>8</sub> Address (Inputs)**  
Identifies memory locations.

**D<sub>0</sub>–D<sub>7</sub> Data (Inputs)**  
During Compare cycle, eight bits of data are compared with address location given by A<sub>0</sub>–A<sub>8</sub> for equality. The result is indicated on the Comparator output pin, MATCH. When  $\overline{W}$  is LOW, data is written into the address location given by A<sub>0</sub>–A<sub>8</sub>.

**$\overline{R}$  Reset (Input, Active LOW)**  
Resets D<sub>3</sub> to zero (all 512 locations).

**$\overline{S}$  Chip Select (Input, Active LOW)**  
When  $\overline{S}$  is LOW, the device is activated. A HIGH on this

input will disable the chip and force  $\overline{PE}$  and MATCH outputs HIGH, allowing easy vertical expansion.

**$\overline{W}$  Write Enable (Input, Active LOW)**  
Must be LOW to write Data (D<sub>0</sub>–D<sub>7</sub>) into location given by A<sub>0</sub>–A<sub>8</sub>. MATCH is output HIGH during Write cycle.

**MATCH Comparator Match (Output, Active HIGH)**  
HIGH when Data (D<sub>0</sub>–D<sub>7</sub>) equals content of memory location specified by A<sub>0</sub>–A<sub>8</sub>. LOW when mismatch occurs.

**$\overline{PE}$  Parity Error (Input/Output, Active LOW)**  
LOW when the nine bits of internal data do not constitute even parity. If held LOW during Write Cycle, odd parity will be generated, forcing a parity error for that address upon output.

## FUNCTIONAL DESCRIPTION

The Am93469 Tag Buffer has three modes of operation: Compare, Write, and Reset. These modes are described as follows.

### Compare Mode

The eight bits of Data inputs are compared with the content of a given memory location for equality. The nine address inputs define each memory location. In this mode,  $\overline{W}$  and  $\overline{R}$  inputs are HIGH, and  $\overline{S}$  is LOW. If the eight bits of Data inputs are exactly the same as the eight bits of data in the given memory location, the MATCH output will be HIGH. If not, the MATCH output will be LOW. The parity bit is not compared.

### Write Mode

The eight bits of data inputs and the one bit of parity are written into the RAM array when both  $\overline{S}$  and  $\overline{W}$  are LOW, and  $\overline{R}$  is HIGH. The MATCH output is forced HIGH (the MATCH output is associated with the output enable of the data cache). Holding the Parity Error ( $\overline{PE}$ ) LOW forces a Parity Error to be output during the later compare cycles.

### Reset Mode

When  $\overline{R}$  = LOW,  $\overline{S}$  = LOW, and  $\overline{W}$  = HIGH, a dedicated section of the entire array, D<sub>3</sub>, is reset to LOW. The  $\overline{PE}$  output is forced LOW during reset. The MATCH output is forced HIGH. All 512 D<sub>3</sub> data bits are reset to a low state. The other seven bits in each address location may change to an undetermined state (HIGH or LOW).

3

TABLE 1. FUNCTION TABLE

INPUTS			INPUT/OUTPUT	OUTPUT	DESCRIPTION
$\overline{S}$	$\overline{W}$	$\overline{R}$	$\overline{PE}$ (Note 1)	MATCH (Note 2)	
H	X	X	Input Output Disabled	H (Forced)	Chip Disabled
L	H	H	Output H = No Parity Error L = Parity Error	H = MATCH L = MISS	Compare
L	H	L	Output L	H (Forced)	Reset
L	L	H	Input H = Even Parity L = Odd Parity	H (Forced)	Write
L	L	L	Input Output Disabled	H (Forced)	Illegal

Notes: 1.  $\overline{PE}$  is an open-collector output, requiring an external Pull-up Resistor.  
2. MATCH is an open-collector output, requiring an external Pull-up Resistor.

Key: H = HIGH  
L = LOW  
X = Don't Care

TABLE 2. COMPARE CYCLE OUTPUT DESCRIPTION

MATCH	$\overline{PE}$	DESCRIPTION
L	L	Parity Error or After Reset
L	H	Not Equal
H	L	Undefined Error
H	H	Equal

### ABSOLUTE MAXIMUM RATINGS

Storage Temperature ..... -65 to +150°C  
 Ambient Temperature with  
 Power Applied ..... -55 to +125°C  
 Supply Voltage ..... -0.5 to +7.0 V  
 DC Voltage Applied to Outputs ..... -0.5 to  $V_{CC}$  Max.  
 DC Input Voltage ..... -0.5 to +5.5 V  
 DC Input Current ..... -30 to +5 mA

*Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.*

### OPERATING RANGES

Commercial (C) Devices  
 Temperature ( $T_A$ ) ..... 0 to +70°C  
 Supply Voltage ( $V_{CC}$ ) ..... +4.5 to +5.5 V

*Operating ranges define those limits between which the functionality of the device is guaranteed.*

### DC CHARACTERISTICS over operating range unless otherwise specified

Parameter Symbol	Parameter Description	Test Conditions	Min.	Max.	Units
$V_{OL}$ (MATCH)	Output LOW Voltage	$I_{OL} = 36$ mA		0.45	V
$V_{OL}$ (PE)	Output LOW Voltage	$I_{OL} = 24$ mA		0.45	V
$V_{IH}$	Input HIGH Voltage		2.0		V
$V_{IL}$	Input LOW Voltage			0.8	V
$V_{CL}$	Input Clamp Voltage	$I_{IN} = -10$ mA		-1.5	V
$I_{IL}$	Input LOW Current	$V_{IN} = 0$ to 5.5 V		-220	$\mu$ A
$I_{IH}$	Input HIGH Current	$V_{IN} = 4.5$ V		40	$\mu$ A
$I_{CC}$	Supply Current			195	mA




**SWITCHING CHARACTERISTICS** over operating range unless otherwise specified (Note 1)

No.	Parameter Symbol	Parameter Description	Min.	Max.	Units
<b>Compare Mode</b>					
1	t <sub>AVMV</sub>	Address to MATCH		20.0	ns
2	t <sub>DVMV</sub>	Data to MATCH		10.0	ns
3	t <sub>AVPV</sub>	Address to $\overline{PE}$		25.0	ns
4	t <sub>SLMV</sub>	$\overline{S}$ to MATCH		10.0	ns
5	t <sub>SLPV</sub>	$\overline{S}$ to $\overline{PE}$		10.0	ns
6	t <sub>SHMH</sub>	$\overline{S}$ to MATCH Recovery		10.0	ns
7	t <sub>SHPH</sub>	$\overline{S}$ to $\overline{PE}$ Recovery		10.0	ns
<b>Write Mode</b>					
8	t <sub>WLWH</sub>	Write Pulse Width	20.0		ns
9	t <sub>AVWL</sub>	Address Setup	0.0		ns
10	t <sub>WHAX</sub>	Address to $\overline{W}$ Hold	0.0		ns
11	t <sub>DVWH</sub>	Data to $\overline{W}$ Setup	20.0		ns
12	t <sub>WHDX</sub>	Data to $\overline{W}$ Hold	0.0		ns
13	t <sub>SLWH</sub>	$\overline{S}$ to Setup	20.0		ns
14	t <sub>WHSH</sub>	$\overline{S}$ to Select Hold	0.0		ns
15	t <sub>WLMH</sub>	$\overline{W}$ to MATCH		10.0	ns
16	t <sub>WHMV</sub>	Write Recovery (MATCH)		20.0	ns
17	t <sub>WLPH</sub>	$\overline{W}$ to $\overline{PE}$		10.0	ns
18	t <sub>WHPV</sub>	Write Recovery ( $\overline{PE}$ )		20.0	ns
19	t <sub>PVWH</sub>	$\overline{PE}$ Input to $\overline{W}$ Setup		20.0	ns
20	t <sub>WHPH</sub>	$\overline{PE}$ Input to $\overline{W}$ Hold		0.0	ns
<b>Reset Mode</b>					
21	t <sub>RLRH</sub>	$\overline{R}$ Pulse Width	40.0		ns
22	t <sub>SLRL</sub>	$\overline{S}$ to $\overline{R}$ Setup	0.0		ns
23	t <sub>RHSH</sub>	$\overline{S}$ to $\overline{R}$ Hold	0.0		ns
24	t <sub>WHRL</sub>	$\overline{W}$ to $\overline{R}$ Setup	0.0		ns
25	t <sub>RHWL</sub>	$\overline{W}$ to $\overline{R}$ Hold	0.0		ns
26	t <sub>RLMH</sub>	$\overline{R}$ to MATCH HIGH		10.0	ns
27	t <sub>RHMX</sub>	$\overline{R}$ to MATCH Recovery		20.0	ns

Notes: 1. All Switching Characteristics are measured at 50% of input to valid output. Both input and output timings are referenced to 1.5 V.


3

### SWITCHING WAVEFORMS (Cont'd)



WF021890


### Compare Mode



WF021011

### Write Mode

# SWITCHING WAVEFORMS



WF021021

Reset Mode



**INTRODUCTION  
NUMERICAL DEVICE INDEX  
FUNCTIONAL INDEX AND SELECTION GUIDE**

**1**

**BIPOLAR PROGRAMMABLE  
READ ONLY MEMORY (PROM)**

**2**

**BIPOLAR RANDOM-ACCESS  
MEMORIES (RAM)**

**3**

**MOS RANDOM-ACCESS  
MEMORIES (RAM)**

**4**

**MOS ELECTRICALLY ERASABLE  
PROGRAMMABLE ROM (EEPROM)**

**5**

**MOS UV ERASABLE  
PROGRAMMABLE ROM (EPROM)**

**6**

**PACKAGING: THERMAL CHARACTERIZATION  
PACKAGE OUTLINES  
GENERAL INFORMATION  
SALES OFFICES**

**7**

# MOS Random-Access Memories (RAM) Index

Am21L41	4096 x 1 Static RAM .....	4-1
Am2130	1024 x 8 Dual-Port Static Random-Access Memory .....	4-9
Am2147	4096 x 1 Static RAM .....	4-27
Am2148/2149	1024 x 4 Static RAM .....	4-37
Am2167	16,384 x 1 Static RAM .....	4-47
Am2168/Am2169	4096 x 4 Static R/W Random-Access Memory .....	4-57
Am90CL255	Low-Power 256K x 1 CMOS Nibble Mode DRAM .....	4-83
Am90CL256	Low-Power 256K x 1 CMOS Enhanced Page Mode DRAM .....	4-108
Am90CL257	Low-Power 256K x 1 CMOS Static Column Mode DRAM .....	4-131
Am90C255	256K x 1 CMOS Nibble Mode Dynamic RAM .....	4-68
Am90C256	256K x 1 CMOS Enhanced Page Mode Dynamic RAM .....	4-86
Am90C257	256K x 1 CMOS Static Column Dynamic RAM .....	4-111
Am90C644	64K x 4 CMOS DUAL – ARRAY MEMORY .....	4-143
Am9044/9244	4096 x 1 Static RAM .....	4-134
Am9101 Family	256 x 4 Static RAM .....	4-164
Am9111 Family	256 x 4 Static RAM .....	4-176
Am9112	256 x 4 Static RAM .....	4-188
Am9114/9124	1024 x 4 Static RAM .....	4-198
Am9122	256 x 4 Static RAM .....	4-208
Am9128	2048 x 8 Static RAM .....	4-217
Am9150/Am91L50	1024 x 4 High-Speed Static R/W RAM .....	4-228
Am9151	1024 x 4 Registered Static RAM with SSR™ — On-Chip Diagnostics Capability .....	4-238
Am99C10	256 x 48 Content Addressable Memory (CAM) .....	4-251
Am99C164/Am99C165	16,384 x 4 STATIC R/W RANDOM-ACCESS MEMORY .....	4-253
Am99C19	1024 x 9 First-In/First-Out (FIFO) .....	4-255
Am99C328	32,768 x 8 Static R/W Random-Access Memory .....	4-257
Am99C416	4096 x 16 Static Read/Write Random-Access Memory .....	4-259
Am99C58/Am99C59	4096 x 4 CMOS Static Random-Access Memory .....	4-262
Am99C60	4096 x 4 CMOS Static Random-Access Memory with Reset .....	4-264
Am99C641	65,536 x 1 Static Read/Write Random-Access Memory .....	4-267
Am99C68/Am99CL68	4096 x 4 CMOS Static R/W Random-Access Memory .....	4-279
Am99C88/Am99CL88	8K x 8 CMOS Static Random-Access Memory .....	4-289
Am99C88H	8192 x 8 CMOS Static Random-Access Memory .....	4-300
Am99C89	8192 x 9 Static R/W Random-Access Memory .....	4-302

# Am21L41

4096 x 1 Static RAM

Am21L41

## DISTINCTIVE CHARACTERISTICS

- Fully static storage and interface circuitry
- Automatic power-down when deselected
- Low power dissipation
  - Am21L41; 220 mW active, 27.5 mW power down
- High output drive
- TTL compatible interface levels
- No power-on current surge

## GENERAL DESCRIPTION


The Am21L41 is a high-performance, 4096-bit, static, read/write, random-access memory. It is organized as 4096 words by one bit per word. All interface signal levels are identical to TTL specifications, providing good noise immunity and simplified system design. All inputs are purely capacitive MOS loads. The outputs will drive up to seven standard Schottky TTL loads or up to six standard TTL loads.

Only a single +5-volt power supply is required. When deselected ( $\overline{CS} \geq V_{IH}$ ), the Am21L41 automatically enters

a power-down mode which reduces power dissipation by as much as 85%. When selected, the chip powers up again with no access time penalty.

Data In and Data Out use separate pins on the standard 18-pin package. Data Out is the same polarity as Data In. Data Out is a three-state signal allowing wired-OR operation of several chips. Data In and Data Out may be connected together for operation in a common data bus environment.

## BLOCK DIAGRAM




4

## PRODUCT SELECTOR GUIDE

Part Number	Am21L41-12	Am21L41-15	Am21L41-20	Am21L41-25
Maximum Access Time (ns)	120	150	200	250
Maximum Active Current (mA)	55	40	40	40
Maximum Standby Current (mA)	10	5	5	5

Publication # 03078 Rev. C Amendment /0  
Issue Date: May 1986

## CONNECTION DIAGRAM Top View




CD000161

Note: Pin 1 is marked for orientation.

## METALLIZATION AND PAD LAYOUT

Address Designators	
External	Internal
A <sub>0</sub>	A <sub>2</sub>
A <sub>1</sub>	A <sub>5</sub>
A <sub>2</sub>	A <sub>4</sub>
A <sub>3</sub>	A <sub>3</sub>
A <sub>4</sub>	A <sub>8</sub>
A <sub>5</sub>	A <sub>7</sub>
A <sub>6</sub>	A <sub>1</sub>
A <sub>7</sub>	A <sub>0</sub>
A <sub>8</sub>	A <sub>11</sub>
A <sub>9</sub>	A <sub>9</sub>
A <sub>10</sub>	A <sub>10</sub>
A <sub>11</sub>	A <sub>6</sub>



Die Size: 0.130" x 0.106"




## ORDERING INFORMATION

### Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:

- A. Device Number**
- B. Speed Option** (if applicable)
- C. Package Type**
- D. Temperature Range**
- E. Optional Processing**



#### Valid Combinations

Valid Combinations	
AM21L41-12	PC, PCB, DC, DCB
AM21L41-15	
AM21L41-20	
AM21L41-25	

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

4

## PIN DESCRIPTION

### **A<sub>0</sub> - A<sub>11</sub> Address (Inputs)**

The address input lines select memory location from which to read or write.

### **CS Chip Select (Input, Active LOW)**

The Chip Select line selects the memory device for active operation.

### **WE Write Enable (Input, Active LOW)**

When both CS and WE are LOW, data on the input lines is written to the location presented on the address input lines.

### **D<sub>IN</sub> Data In (Input)**

This pin is used to enter data during write operations.

### **D<sub>OUT</sub> Data Out (Output, Three-State)**

The content of the selected memory location is presented on the Data Output line during read operations (CS LOW, WE HIGH). The line goes three-state during write operations.

### **V<sub>CC</sub> Power Supply**

### **V<sub>SS</sub> Ground**

### ABSOLUTE MAXIMUM RATINGS (Note 1)

Storage Temperature .....	- 65 to +150°C
Ambient Temperature with Power Applied .....	0 to +70°C
Supply Voltage .....	-0.5 V to +7.0 V
All Signal Voltage with Respect to Ground.....	- 1.5 V to +7.0 V
Power Dissipation .....	1.2 W
DC Output Current .....	20 mA

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

### OPERATING RANGES (Note 2)

Commercial (C) Devices Temperature (T <sub>A</sub> ).....	0 to +70°C
Supply Voltage (V <sub>CC</sub> ) .....	+4.5 V to +5.5 V

Operating ranges define those limits between which the functionality of the device is guaranteed.


### DC CHARACTERISTICS over operating range unless otherwise specified

Parameter Symbol	Parameter Description	Test Conditions		Am21L41-12		Am21L41-15, Am21L41-20, Am21L41-25		Units
				Min.	Max.	Min.	Max.	
I <sub>OH</sub>	Output HIGH Current	V <sub>OH</sub> = 2.4 V	V <sub>CC</sub> = 4.5 V	-4		-4		mA
I <sub>OL</sub>	Output LOW Current	V <sub>OL</sub> = 0.4 V	T <sub>A</sub> = 70°C	8		8		mA
V <sub>IH</sub>	Input HIGH Voltage			2.0	6.0	2.0	6.0	Volts
V <sub>IL</sub>	Input LOW Voltage			-2.5	0.8	-2.5	0.8	Volts
I <sub>Ix</sub>	Input Load Current	V <sub>SS</sub> ≤ V <sub>I</sub> ≤ V <sub>CC</sub>			10		10	μA
I <sub>OZ</sub>	Output Leakage Current	V <sub>SS</sub> ≤ V <sub>O</sub> ≤ V <sub>CC</sub> Output Disabled	T <sub>A</sub> = 70°C	-10	10	-10	10	μA
I <sub>OS</sub>	Output Short-Circuit Current	V <sub>SS</sub> ≤ V <sub>O</sub> ≤ V <sub>CC</sub> (Note 3)	0 to +70°C	-120	120	-120	120	mA
I <sub>CC</sub>	V <sub>CC</sub> Operating Supply Current	Max. V <sub>CC</sub> , $\overline{CS} \leq V_{IL}$	T <sub>A</sub> = 0°C		55		40	mA
I <sub>SB</sub>	Automatic $\overline{CS}$ Power Down Current	Max. V <sub>CC</sub> , ( $\overline{CS} \geq V_{IH}$ ) (Note 5)			10		5.0	mA
C <sub>I</sub>	Input Capacitance (Note 13)	Test Frequency = 1.0 MHz T <sub>A</sub> = 25°C, All pins at 0 V			5.0		5.0	pF
C <sub>O</sub>	Output Capacitance (Note 13)				6.0		6.0	


- Notes:
1. Absolute Maximum Ratings are intended for user guidelines and are not tested.
  2. For test and correlation purposes, ambient temperature is defined as the stabilized case temperature.
  3. Short-circuit test duration should not exceed 30 seconds. Actual testing is performed for only 5 ms.
  4. Test conditions assume signal transition times of 10 ns or less, timing reference levels of 1.5 V, input pulse levels of 0 to 3.5 V and output loading of the specified I<sub>OL</sub>/I<sub>OH</sub> and C<sub>L</sub> = 30 pF load capacitance (reference A. under Switching Test Circuit).
  5. The internal write time of the memory is defined by the overlap of  $\overline{CS}$  LOW and  $\overline{WE}$  LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.
  6. A pull-up resistor to V<sub>CC</sub> on the  $\overline{CS}$  input is required to keep the device deselected during V<sub>CC</sub> power up, otherwise I<sub>SB</sub> will exceed values given.
  7. Chip deselected greater than 55 ns prior to selection.
  8. Chip deselected less than 55 ns prior to selection.
  9. Transition is measured at V<sub>OH</sub> - 500 mV and V<sub>OL</sub> + 500 mV levels on the output from 1.5 V level on the input with load shown in Figure 1 using C<sub>L</sub> = 5 pF.
  10.  $\overline{WE}$  is HIGH for read cycle.
  11. Device is continuously selected,  $\overline{CS} = V_{IL}$ .
  12. Address valid prior to or coincident with  $\overline{CS}$  transition LOW.
  13. These parameters are not 100% tested, but are evaluated at initial characterization and at anytime the design is modified where capacitance may be affected.

## TYPICAL DC and AC CHARACTERISTICS


**Supply Current  
Versus Supply Voltage**




**Supply Current  
Versus Ambient Temperature**




**Output Source Current  
Versus Output Voltage**




**Normalized Access Time  
Versus Supply Voltage**




**Normalized Access Time  
Versus Ambient Temperature**




**Output Sink Current  
Versus Output Voltage**




**Typical Power-On Current  
Versus Power Supply**




**Access Time Change  
Versus Input Voltage**



**Access Time Change  
Versus Output Loading**



## SWITCHING TEST CIRCUIT




### A. Output Load

### SWITCHING CHARACTERISTICS over operating range unless otherwise specified (See Notes 4-12)

No.	Parameter Symbol	Parameter Description	Am21L41-12		Am21L41-15		Am21L41-20		Am21L41-25		Units	
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.		
<b>Read Cycle</b>												
1	$t_{RC}$	Address Valid to Address Do Not Care Time (Read Cycle Time)	120		150		200		250		ns	
2	$t_{AA}$	Address Valid to Data Out Valid Delay (Address Access Time)		120		150		200		250	ns	
3	$t_{ASC1}$	Chip Select LOW to Data Out Valid		(Note 7)	120		150		200		250	ns
4	$t_{ASC2}$		(Note 8)		130		160		200		250	ns
5	$t_{LZ}$	Chip Select LOW to Data Out On (Note 9, 13)	10		10		10		10		ns	
6	$t_{HZ}$	Chip Select HIGH to Data Out Off (Note 9, 13)	0	60	0	60	0	60	0	60	ns	
7	$t_{OH}$	Address Unknown to Data Out Unknown Time	10		10		10		10		ns	
8	$t_{PD}$	Chip Select HIGH to Power LOW Delay (Note 13)		60		60		60		60	ns	
9	$t_{PU}$	Chip Select LOW to Power HIGH Delay (Note 13)	0		0		0		0		ns	
<b>Write Cycle</b>												
10	$t_{WC}$	Address Valid to Address Do Not Care Time (Write Cycle Time)	120		150		200		250		ns	
11	$t_{WP}$	Write Enable LOW to Write Enable HIGH Time (Note 5)	60		60		60		75		ns	
12	$t_{WR}$	Write Enable HIGH to Address Do Not Care Time	10		15		20		20		ns	
13	$t_{WZ}$	Write Enable LOW to Data Out Off Delay (Notes 9, 13)	0	70	0	80	0	80	0	80	ns	
14	$t_{DW}$	Data in Valid to Write Enable HIGH Time	50		60		60		75		ns	
15	$t_{DH}$	Write Enable HIGH to Data In Do Not Care Time	10		10		10		10		ns	
16	$t_{AS}$	Address Valid to Write Enable LOW Time	0		0		0		0		ns	
17	$t_{CW}$	Chip Select LOW to Write Enable HIGH Time (Note 5)	110		135		180		230		ns	
18	$t_{OW}$	Write Enable HIGH to Output Turn On (Notes 9, 13)	0		0		0		0		ns	
19	$t_{AW}$	Address Valid to End of Write	110		135		180		230		ns	


Notes: See notes following DC Characteristics table.

SWITCHING WAVEFORMS (Cont'd.)



WF000231


Read Cycle No. 1 (Notes 10 & 11)



WF000241


Read Cycle No. 2 (Notes 10 & 12)

## SWITCHING WAVEFORMS



WF000211

**Write Cycle No. 1 ( $\overline{WE}$  Controlled)**



WF000221

**Write Cycle No. 2 ( $\overline{CS}$  Controlled)**

Note: If  $\overline{CS}$  goes HIGH simultaneously with  $\overline{WE}$  HIGH, the output remains in a high-impedance state.

# Am2130

1024 x 8 Dual-Port Static Random-Access Memory

PRELIMINARY

Am2130

## DISTINCTIVE CHARACTERISTICS

- Fast 70-ns access time
- Fully static operation
- Full TTL compatibility
- Interrupt function ( $\overline{\text{INT}}$ )
  - Open drain for OR-tied operation
- Easy microprocessor interface
- $\overline{\text{BUSY}}$  function to handle contention
  - Open drain for OR-tied operation
- Automatic power down ( $\overline{\text{CE}}$ )
- Output Enable function ( $\overline{\text{OE}}$ )
- Both ports operate independently
- Each port accesses entire memory

## GENERAL DESCRIPTION

The Am2130 is an 8192-Bit Dual-Port Static Random-Access Memory organized 1024 words by 8 bits. It is designed using fully static circuitry requiring no clocks or refresh to operate.

The Am2130 features two separate I/O ports which allow independent access for read or write to any location in the memory. The only situation where contention can occur is when both ports are active and both addresses match. In the event that contention occurs, on-chip control logic arbitrates delaying one port until the other port's operation is completed. A  $\overline{\text{BUSY}}$  flag is sent to the side whose operation is delayed.  $\overline{\text{BUSY}}$  is driven out at speeds that allow the port's processor to preserve its address and data.


An interrupt function ( $\overline{\text{INT}}$ ) is also provided to allow communication between systems. This function acts like a writable

flag. When the flag's location is written from one side, the other side's  $\overline{\text{INT}}$  pin goes LOW until the flag location is read by that side. The  $\overline{\text{INT}}$ s and  $\overline{\text{BUSY}}$ s have open-drain drivers to allow OR-tied operation.

The Am2130 has an automatic power-down feature which is controlled by the Chip Enable inputs. Each Chip Enable controls automatic power-down circuitry that allows its respective side of the device to remain in a standby power mode.

The Am2130 is packaged in 48-pin DIPs (Plastic or Ceramic Sidebraced) and 52-pin Chip Carriers (Plastic Leaded or Ceramic Leadless) for highest possible density. The device is fully TTL-compatible and requires a single +5 V power supply.

## BLOCK DIAGRAM




BD005083


4

## CONNECTION DIAGRAMS Top View

LCC/PLCC\*



CD005812




CD009600

\* Same Pinouts apply for LCC.

Note: Pin 1 is marked for orientation.

## LOGIC SYMBOL



LS002231

V<sub>CC</sub> = +5-V Power Supply  
V<sub>SS</sub> = Ground




## ORDERING INFORMATION

### Standard Products

AMD products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:

- A. Device Number**
- B. Speed Option** (if applicable)
- C. Package Type**
- D. Temperature Range**
- E. Optional Processing**



Valid Combinations	
AM2130-70	PC, PCB, DC, DCB, JC, LC, LCB
AM2130-10	
AM2130-12	

#### Valid Combinations


Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

## ORDERING INFORMATION

### APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. CPL (Controlled Products List) products are processed in accordance with MIL-STD-883C, but are inherently non-compliant because of package, solderability, or surface treatment exceptions to those specifications. The order number (Valid Combination) for APL products is formed by a combination of:

- A. Device Number**
- B. Speed Option** (if applicable)
- C. Device Class**
- D. Package Type**
- E. Lead Finish**



Valid Combinations	
AM2130-10	/BXC, /BUC
AM2130-12	

#### Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

## PIN DESCRIPTION

### $\overline{CE}_L$ Left Port Chip Enable (Input)

When  $\overline{CE}_L$  goes HIGH, the left port of the RAM is deselected and the left-port control circuitry will automatically power down — excluding  $\overline{INT}_L$  — and remain in a standby power mode as long as  $\overline{CE}_L$  remains HIGH.

### $\overline{CE}_R$ Right Port Chip Enable (Input)

When  $\overline{CE}_R$  goes HIGH, the right port of the RAM is deselected and the right-port control circuitry will automatically power down — excluding  $\overline{INT}_R$  — and remain in a standby power mode as long as  $\overline{CE}_R$  remains HIGH.

### $A0_L - A9_L$ Left Port Address (Inputs)

The 10-bit field presented at the Left Port Address Inputs selects one of the 1024 memory locations to be read from — or written into — via the Left Port Data Input/Output Lines.

### $A0_R - A9_R$ Right Port Address (Inputs)

The 10-bit field presented at the Right Port Address Inputs selects one of the 1024 memory locations to be read from — or written into — via the Right Port Data Input/Output Lines.

### $\overline{OE}_L$ Output Enable for Left Port (Input)

When  $\overline{OE}_L$  is HIGH, the left port outputs are disabled — excluding  $\overline{BUSY}_L$  and  $\overline{INT}_L$ . When LOW, the left port outputs are enabled.

### $\overline{OE}_R$ Output Enable for Right Port (Input)

When  $\overline{OE}_R$  is HIGH, the right port outputs are disabled — excluding  $\overline{BUSY}_R$  and  $\overline{INT}_R$ . When LOW, the right port outputs are enabled.

### $I/O_{0L} - I/O_{7L}$ Left Port Data Input/Output Lines (Input/Output)

### $I/O_{0R} - I/O_{7R}$ Right Port Data Input/Output Lines (Input/Output)

### $R/\overline{W}_L$ Left Port Read/Write Enable (Input)

When  $\overline{OE}_L$  is LOW and  $R/\overline{W}_L$  is HIGH, data from the RAM location selected by the left address field is present at the Left Port Data I/O Lines. When  $R/\overline{W}_L$  is LOW, data present

on the Left Port Data I/O Lines is written into the RAM location selected by the left address field regardless of the state of  $\overline{OE}_L$ . These operations can be affected by contention (see Functional Description).

### $R/\overline{W}_R$ Right Port Read/Write Enable (Input)

When  $\overline{OE}_R$  is LOW and  $R/\overline{W}_R$  HIGH, data from the RAM location selected by the right address field is present at the Right Port Data I/O Lines. When  $R/\overline{W}_R$  is LOW, data present on the Right Port Data I/O Lines is written into the RAM location selected by the right address field regardless of the state of  $\overline{OE}_R$ . These operations can be affected by contention (see Functional Description).

### $\overline{BUSY}_L$ Left Port Busy Flag (Output)

$\overline{BUSY}_L$  remains HIGH at all times unless both ports initiate an operation to the same address location and the right port is given priority. When this occurs,  $\overline{BUSY}_L$  will go LOW and remain LOW until the right port operation is completed.

### $\overline{BUSY}_R$ Right Port Busy Flag (Output)

$\overline{BUSY}_R$  remains HIGH at all times unless both ports initiate an operation to the same address location and the left port is given priority. When this occurs  $\overline{BUSY}_R$  will go LOW and remain LOW until the left port operation is completed.

Both  $\overline{BUSY}_R$  and  $\overline{BUSY}_L$  are open drain, allowing OR-tied operation.

### $\overline{INT}_L$ Left Port Interrupt Flag (Output)

If the right port writes to memory location 3FE, then  $\overline{INT}_L$  is latched LOW until the left port reads data from memory location 3FE. These operations can be affected by contention (see Functional Description).

### $\overline{INT}_R$ Right Port Interrupt Flag (Output)

If the left port writes to memory location 3FF, then  $\overline{INT}_R$  is latched LOW until the right port reads data from memory location 3FF. These operations can be affected by contention (see Functional Description).

Both  $\overline{INT}_R$  and  $\overline{INT}_L$  are open drain, allowing OR-tied operation.

## FUNCTIONAL DESCRIPTION

The Am2130 is a 1024-word by 8-bit dual-port RAM that features two separate I/O ports. Each port allows independent access for read or write to any location in the memory.

The Am2130 features separate Left and Right Port Chip Enable controls ( $\overline{CE}_L$  and  $\overline{CE}_R$ ). Each Chip Enable activates its respective port when it goes LOW. When a port is active, it is allowed access to the entire memory array. When each Chip Enable goes HIGH, the automatic power-down circuitry returns its respective port to standby power mode.

Each port has an Output Enable control ( $\overline{OE}_L$  and  $\overline{OE}_R$ ) that keeps its respective outputs — excluding  $\overline{BUSY}$  and  $\overline{INT}$  — in a high-impedance mode when HIGH. When  $\overline{OE}$  is LOW, that port's output drivers are turned on providing its R/W control is HIGH.

Separate Read/Write Enable inputs ( $R/\overline{W}_L$  and  $R/\overline{W}_R$ ) control writing of new data into any location in the RAM from either port. When  $R/\overline{W}_L$  is LOW, new data is written into the location selected by the left address field. Likewise, when  $R/\overline{W}_R$  is LOW, new data is written into the location selected by the right address field. When  $R/\overline{W}$  is HIGH, data can be read from that port if its respective  $\overline{OE}$  is LOW. When  $R/\overline{W}_L$  is HIGH and  $\overline{OE}_L$  LOW, data is read from the location selected by the left address field. When  $R/\overline{W}_R$  is HIGH and  $\overline{OE}_R$  LOW, data is read from the location selected by the right address field.

There is one situation where contention can occur. It is when both left and right ports are active and both addresses match. For this condition, on-chip control logic arbitrates the situation.

Priority is given to the first port whose inputs are valid at the address match.

There are two possible ways a port becomes valid at an address match. One is where Address inputs are valid before the respective Chip Enable goes LOW. The other is where Chip Enable is LOW and an address change follows. Priority, then, is given to the first port that has both its Chip Enable LOW, and Address inputs valid, at the address match. The other port will not be allowed access to the memory core in contention until the first port's operation is complete.

Separate Busy Flags ( $\overline{BUSY}_L$  and  $\overline{BUSY}_R$ ) are provided to signal when a port's access to the memory core has been delayed. When both ports try to access the same memory location, the on-chip arbitration logic causes the Busy Flag to go LOW on the side that is delayed. The Busy Flag goes HIGH when either port is deselected, or either ports' addresses change to a non-matching location. These flags are provided to allow the user to stop the processor if desired.  $\overline{BUSY}$  is driven out fast enough for the processor's address and data to be preserved if needed.

Interrupt logic is included on-chip to provide a means for two processors to communicate to one another. If the left port writes to memory location 3FF, the Right Port Interrupt Flag ( $\overline{INT}_R$ ) is latched LOW until the right port reads data from that same location. If the right port writes to location 3FE, then the Left Port Interrupt Flag ( $\overline{INT}_L$ ) is latched LOW until the left port reads data from that location. If both ports are enabled and contention occurs, only the port with priority may set or clear the Interrupt Flags. The other port may not set or clear the Interrupt Flags until the first port is either deselected or its addresses change to a different location.

**TABLE 1. NON-CONTENTION READ/WRITE CONTROL**

R/W <sub>L</sub>	Left Port Inputs			Right Port Inputs				Left Flags		Right Flags		Function
	CE <sub>L</sub>	OE <sub>L</sub>	A <sub>0L</sub> -A <sub>9L</sub>	R/W <sub>R</sub>	CE <sub>R</sub>	OE <sub>R</sub>	A <sub>0R</sub> -A <sub>9R</sub>	BUSY <sub>L</sub>	INT <sub>L</sub>	BUSY <sub>R</sub>	INT <sub>R</sub>	
X	H	X	X	X	X	X	X	H	X	H	X	Left port in power-down mode
X	X	X	X	X	H	X	X	H	X	H	X	Right port in power-down mode
L	L	X	X	X	X	X	X	H	X	H	X	Data on left port written to memory location A <sub>0L</sub> -A <sub>9L</sub>
H	L	L	X	X	X	X	X	H	X	H	X	Data in memory location A <sub>0L</sub> -A <sub>9L</sub> output on left port
X	X	X	X	L	L	X	X	H	X	H	X	Data on right port written to memory location A <sub>0R</sub> -A <sub>9R</sub>
X	X	X	X	H	L	L	X	H	X	H	X	Data in memory location A <sub>0R</sub> -A <sub>9R</sub> output on right port
L	L	X	3FF	X	X	X	X	H	X	H	L	Left port flags right port to read memory location 3FF
X	X	X	X	L	L	X	3FE	H	L	H	X	Right port flags left port to read memory location 3FE

**TABLE 2. BUSY ARBITRATION OF ADDRESS CONTENTION**

Left Port				Right Port				Flags (Note 1)		Function
R/W <sub>L</sub>	CE <sub>L</sub>	OE <sub>L</sub>	A <sub>0L</sub> -A <sub>9L</sub>	R/W <sub>R</sub>	CE <sub>R</sub>	OE <sub>R</sub>	A <sub>0R</sub> -A <sub>9R</sub>	BUSY <sub>L</sub>	BUSY <sub>R</sub>	
X	L (LIV)	X	Match	X	L	X	Match	L	H	Right-Port operation only is permitted. (Note 3)
X	L	X	Match (LIV)	X	L	X	Match	L	H	
X	L	X	Match	X	L (LIV)	X	Match	H	L	Left-port operation only is permitted. (Note 4)
X	L	X	Match	X	L	X	Match (LIV)	H	L	

**TABLE 3. INTERRUPT FLAG**

Left Port					Right Port					Function
R/W <sub>L</sub>	CE <sub>L</sub>	OE <sub>L</sub>	A <sub>0L</sub> -A <sub>9L</sub>	INT <sub>L</sub>	R/W <sub>R</sub>	CE <sub>R</sub>	OE <sub>R</sub>	A <sub>0R</sub> -A <sub>9R</sub>	INT <sub>R</sub>	
L	L	X	3FF	L	X	X	X	X <sub>1</sub>	L	Set INT <sub>R</sub>
X	X	X	X <sub>1</sub>	H	H	L	L	3FF	H	Reset INT <sub>R</sub>
X	X	X	X <sub>1</sub>	X	L	L	X	3FE	X	Set INT <sub>L</sub>
H	L	L	3FE	X	X	X	X	X <sub>1</sub>	X	Reset INT <sub>L</sub>

Key: H = HIGH  
 L = LOW  
 LIV = Last Input Valid; meets t<sub>APS</sub> spec (Note 2)  
 X = Don't Care  
 X<sub>1</sub> = No Match, or  
 Same port deselected, or  
 Opposite port has priority

Notes: 1. INT Flags = X  
 2. If LIV violates t<sub>APS</sub> spec then one of the two ports receives priority, and the remaining port's BUSY Flag goes LOW. However, there is an extremely rare metastable event which can occur when the arbitration circuitry cannot determine which port was "first" at the matching address. On this rare occurrence, both ports may momentarily receive BUSY = LOW signals until the metastable state is resolved (usually within a few nanoseconds). Thereafter, one port's BUSY remains LOW while the other completes its operation and resumes normal operation.  
 3. A Left-Port Read operation is also permitted if the Right-Port is also reading.  
 4. A Right-Port Read operation is also permitted if the Left-Port is also reading.

4

## ABSOLUTE MAXIMUM RATINGS

Storage Temperature ..... -65 to +150°C  
 Ambient Temperature  
 with Power Applied ..... -55 to +125°C  
 Supply Voltage  
 with Respect to Ground ..... -0.5 to +7.0 V  
 All Signal Voltages ..... -3.5 to +7.0 V  
 Power Dissipation ..... 1.2 W

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

## OPERATING RANGES

Commercial (C) Devices (Note 8)  
 Temperature (T<sub>A</sub>) ..... 0 to +70°C  
 Supply Voltage (V<sub>CC</sub>) ..... +4.5 to +5.5 V  
 Military (M) Devices (Note 8)\*  
 Temperature (T<sub>A</sub>) ..... -55 to +125°C  
 Supply Voltage (V<sub>CC</sub>) ..... +4.5 to +5.5 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

\*Military product 100% tested at T<sub>C</sub> = +25°C, +125°C, and -55°C.

## DC CHARACTERISTICS over operating range unless otherwise specified\*

Parameter Symbol	Parameter Description	Test Conditions	Am2130		Units
			Min.	Max.	
I <sub>I</sub>	Input Load Current (All Input Pins)	V <sub>CC</sub> = Max., V <sub>IN</sub> = GND to V <sub>CC</sub>		10	μA
I <sub>LO</sub>	Output Leakage Current	$\overline{CE} = V_{IH}$ , V <sub>CC</sub> = Max., V <sub>OUT</sub> = GND to 4.5 V		10	μA
I <sub>CC</sub>	Power Supply Current (Both Ports Active)	V <sub>CC</sub> = Max., $\overline{CE} = V_{IL}$ Outputs Open	C Devices	170	mA
			M Devices	185	
I <sub>SB1</sub>	Standby Current (Both Ports Standby)	V <sub>CC</sub> = Min. to Max., $\overline{CE}_L$ and $\overline{CE}_R = V_{IH}$	C Devices	30	mA
			M Devices	40	
I <sub>SB2</sub>	Standby Current (One Port Standby)	V <sub>CC</sub> = Max., $\overline{CE}_L = V_{IL}$ and $\overline{CE}_R = V_{IH}$ or $\overline{CE}_L = V_{IH}$ and $\overline{CE}_R = V_{IL}$	C Devices	110	mA
			M Devices	125	
V <sub>IL1</sub>	Input LOW Voltage (I/O <sub>n</sub> )		-0.5	0.8	V
V <sub>IL2</sub>	Input LOW Voltage (All Addresses & Clocks)		-2.0	0.8	V
V <sub>IH</sub>	Input HIGH Voltage		2.2	6.0	V
V <sub>OL1</sub>	Output LOW Voltage (I/O <sub>0</sub> - I/O <sub>7</sub> )	I <sub>OL</sub> = 3.2 mA (Note 7)		0.4	V
V <sub>OL2</sub>	Open-Drain Output LOW Voltage (BUSY, INT)	I <sub>OL</sub> = 4 mA		0.5	V
V <sub>OH</sub>	Output HIGH Voltage	I <sub>OH</sub> = -1.0 mA (Note 7)	2.4		V






\*See the last page of this spec for Group A Subgroup Testing information.

## CAPACITANCE (Note 9)

Parameter Symbol	Parameter Description	Test Conditions	Min.	Max.	Units
C <sub>OUT</sub>	Output Capacitance			10	pF
C <sub>IN</sub>	Input Capacitance			10	


Notes: See notes following Switching Waveforms.

## KEY TO SWITCHING WAVEFORMS


WAVEFORM	INPUTS	OUTPUTS
	MUST BE STEADY	WILL BE STEADY
	MAY CHANGE FROM H TO L	WILL BE CHANGING FROM H TO L
	MAY CHANGE FROM L TO H	WILL BE CHANGING FROM L TO H
	DON'T CARE; ANY CHANGE PERMITTED	CHANGING; STATE UNKNOWN
	DOES NOT APPLY	CENTER LINE IS HIGH IMPEDANCE "OFF" STATE

KS000010

### SWITCHING TEST CIRCUITS



**Test Loads A and B**



**Test Loads C and D**

TEST OUTPUT LOADS	
Test Load	CAP
A	5 pF (Note 1)
B	100 pF
C	50 pF
D	5 pF (Note 1)

Notes: 1. Includes Scope and Jig Capacitance.

### SWITCHING TEST WAVEFORM

AC Test Conditions	
Input Levels	GND to 3.0 V
Input Rise and Fall Times	5 ns
Input Timing Reference Levels	1.5 V
Output Reference Levels	1.5 V
Test Output Load	See Test Output Loads Table

**SWITCHING CHARACTERISTICS** over operating range unless otherwise specified\*

No.	Parameter Symbol	Parameter Description	Test Conditions	Am2130 - 70		Am2130 - 10		Am2130 - 12		Units
				Min.	Max.	Min.	Max.	Min.	Max.	
<b>READ CYCLE (Note 10)</b>										
1	t <sub>RC</sub>	Read Cycle Time		70		100		120		ns
2	t <sub>AA</sub>	Address Access Time			70		100		120	ns
3	t <sub>ACE</sub>	Chip Enable Access Time			70		100		120	ns
4	t <sub>AOE</sub>	Output Enable Access Time			35		40		60	ns
5	t <sub>OH</sub>	Output Hold from Address Change		5		5		5		ns
6	t <sub>LZ</sub>	Output Low Z Time	(Notes 5 & 9)	5		5		5		ns
7	t <sub>HZ</sub>	Output High Z Time	(Notes 5 & 9)	0	30	0	40	0	40	ns
8	t <sub>PU</sub>	Chip Enable to Power Up Time		0		0		0		ns
9	t <sub>PD</sub>	Chip Disable to Power Down Time			35		50		60	ns
<b>WRITE CYCLE (Note 10)</b>										
10	t <sub>WC</sub>	Write Cycle Time		70		100		120		ns
11	t <sub>EW</sub>	Chip Enable to End of Write		65		90		100		ns
12	t <sub>AW</sub>	Address Valid to End of Write		65		90		100		ns
13	t <sub>AS</sub>	Address Setup Time		0		0		0		ns
14	t <sub>WP</sub>	Write Pulse Width		50		60		70		ns
15	t <sub>WR</sub>	Write Recovery Time		0		0		0		ns
16	t <sub>DW</sub>	Data Valid to End of Write		35		40		40		ns
17	t <sub>DH</sub>	Data Hold Time		0		0		0		ns
18	t <sub>WZ</sub>	Write Enabled to Output in High Z	(Note 9)	0	30	0	40	0	50	ns
19	t <sub>OW</sub>	Output Active from End of Write	(Note 9)	0		0		0		ns
<b>BUSY FLAG TIMING (Note 7)</b>										
20	t <sub>RC</sub>	Read Cycle Time		70		100		120		ns
21	t <sub>WC</sub>	Write Cycle Time		70		100		120		ns
22	t <sub>BAA</sub>	BUSY Access Time to Address			45		50		60	ns
23	t <sub>BDA</sub>	BUSY Disable Time to Address	(Note 9)		45		50		60	ns
24	t <sub>BAC</sub>	BUSY Access Time to Chip Enable or Chip Select			45		50		60	ns
25	t <sub>BDC</sub>	BUSY Disable Time to Chip Enable or Chip Select	(Note 9)		45		50		60	ns
26	t <sub>APS</sub>	Arbitration Priority Setup Time		10		10		10		ns
<b>INTERRUPT TIMING (Note 7)</b>										
27	t <sub>WINS</sub>	WE to Interrupt Set Time			30		35		45	ns
28	t <sub>EINS</sub>	CE to Interrupt Set Time			55		60		70	ns
29	t <sub>INS</sub>	Address to Interrupt Set Time			55		60		70	ns
30	t <sub>OINR</sub>	Output Enable to Interrupt Reset Time	(Note 9)		30		35		45	ns
31	t <sub>INR</sub>	Address to Interrupt Reset Time	(Note 9)		55		60		70	ns
32	t <sub>EinR</sub>	Chip Enable to Interrupt Reset Time	(Note 9)		55		60		70	ns


Notes: See notes following Switching Waveforms.

\*See the last page of this spec for Group A Subgroup Testing information.




## SWITCHING WAVEFORMS

### READ CYCLE (Either Side)



WF009391

### Address Access (Notes 1 & 2)




WF009401

### $\overline{CE}$ and $\overline{OE}$ -Controlled Access (Notes 1 & 3)

4


## SWITCHING WAVEFORMS (Cont.)

### WRITE CYCLE (Either Side — Note 4)



WF009411

### $\overline{OE}$ -Controlled Data Out




WF009421

### $\overline{WE}$ -Controlled Data Out ( $\overline{OE} = V_{IL}$ )


SWITCHING WAVEFORMS (Cont.)

BUSY FLAG TIMING (1 of 2) (Note 12)  
(Chip Enable Arbitration)



WF009431

$\overline{CE}_R$  Valid Last




WF009432

$\overline{CE}_L$  Valid Last

4


# SWITCHING WAVEFORMS (Cont.)

## BUSY FLAG TIMING (2 of 2) (Address Arbitration)



WF009441

**ADDR<sub>R</sub> Valid Last**




WF009442

**ADDR<sub>L</sub> Valid Last**


SWITCHING WAVEFORMS (Cont.)

INTERRUPT TIMING (1 of 2)  
(Set INT Flag — Note 11)



WF009481

Left Side Flags Right Side




WF009482

Right Side Flags Left Side

4


# SWITCHING WAVEFORMS

## INTERRUPT TIMING (2 of 2) (Clear $\overline{INT}$ Flag)



WF009485

Left Side Clears  $\overline{INT}_L$



WF009484

Right Side Clears  $\overline{INT}_R$

### Notes\*

1.  $R/\overline{W}$  is HIGH for Read Cycles.
2. Device is continuously enabled,  $\overline{CE} = V_{IL}$ ,  $\overline{OE} = V_{IL}$ .
3. Addresses valid prior to or coincident with  $\overline{CE}$  transition LOW.
4. If  $\overline{CE}$  and  $R/\overline{W}$  go HIGH simultaneously, the outputs remain in the high-impedance state.
5. Output transition is measured at  $\pm 500$  mV from the low- or high- impedance voltage levels using Load A.
6.  $\overline{CE}_L = \overline{CE}_R = V_{IL}$ .
7. The  $\overline{BUSY}$  and  $\overline{INT}$  outputs are open drain. A pull-up resistor is required for system operation. For measurement purposes, Load C is used for HIGH-to-LOW transitions; output reference level is 1.5 V. Load D is used for LOW-to-HIGH transitions; output reference level is +500 mV from the output LOW voltage level.
8. For test and correlation purposes, temperature is defined as stabilized case temperature.
9. This parameter is guaranteed by design but is not 100% tested.
10. Except where indicated, I/O pins use Load B.
11. For a given port to Set or Clear an Interrupt Flag, 1) that port must have priority if addresses match and both  $\overline{CE}_L = \overline{CE}_R = \text{LOW}$ ; or 2) Addresses do not match; or 3) opposite port's  $\overline{CE}$  is HIGH.
12. If the last input valid transition, which would ordinarily cause a match, occurs at the same time that the opposite port address or  $\overline{CE}$  changes to a no-match condition, then  $\overline{BUSY}$  will remain HIGH (i.e., if there is never a match, then  $\overline{BUSY}$  remains HIGH).

- \* Notes listed correspond to reference made in the following sections:
- Operating Ranges
  - DC Characteristics table
  - Switching Characteristics table
  - Switching Waveforms

## GROUP A SUBGROUP TESTING

### DC CHARACTERISTICS

Parameter Symbol	Subgroups
I <sub>LI</sub>	1, 2, 3
I <sub>LO</sub>	1, 2, 3
I <sub>CC</sub>	1, 2, 3
I <sub>SB1</sub>	1, 2, 3
I <sub>SB2</sub>	1, 2, 3
V <sub>IL1</sub>	1, 2, 3
V <sub>IL2</sub>	1, 2, 3
V <sub>IH</sub>	1, 2, 3
V <sub>OL1</sub>	1, 2, 3
V <sub>OL2</sub>	1, 2, 3
V <sub>OH</sub>	1, 2, 3

### SWITCHING CHARACTERISTICS

No.	Parameter Symbol	Subgroups	No.	Parameter Symbol	Subgroups
1	t <sub>RC</sub>	7, 8, 9, 10, 11	15	t <sub>WR</sub>	7, 8, 9, 10, 11
2	t <sub>AA</sub>	7, 8, 9, 10, 11	16	t <sub>DW</sub>	7, 8, 9, 10, 11
3	t <sub>ACE</sub>	7, 8, 9, 10, 11	17	t <sub>DH</sub>	7, 8, 9, 10, 11
4	t <sub>AOE</sub>	7, 8, 9, 10, 11	20	t <sub>RC</sub>	7, 8, 9, 10, 11
5	t <sub>OH</sub>	7, 8, 9, 10, 11	21	t <sub>WC</sub>	7, 8, 9, 10, 11
8	t <sub>PU</sub>	7, 8, 9, 10, 11	22	t <sub>BAA</sub>	7, 8, 9, 10, 11
9	t <sub>PD</sub>	7, 8, 9, 10, 11	24	t <sub>BAC</sub>	7, 8, 9, 10, 11
10	t <sub>WC</sub>	7, 8, 9, 10, 11	26	t <sub>APS</sub>	7, 8, 9, 10, 11
11	t <sub>EW</sub>	7, 8, 9, 10, 11	27	t <sub>WINS</sub>	7, 8, 9, 10, 11
12	t <sub>AW</sub>	7, 8, 9, 10, 11	28	t <sub>EINS</sub>	7, 8, 9, 10, 11
13	t <sub>AS</sub>	7, 8, 9, 10, 11	29	t <sub>INS</sub>	7, 8, 9, 10, 11
14	t <sub>WP</sub>	7, 8, 9, 10, 11			

### MILITARY BURN-IN

Military burn-in is in accordance with the current revision of MIL-STD-883, Test Method 1015, Conditions A through E. Test conditions are selected at AMD's option.



# Am2147

4096 x 1 Static RAM

Am2147

## DISTINCTIVE CHARACTERISTICS

- High speed — access times down to 35 ns maximum
- Automatic power-down when deselected
- Low power dissipation
- High output drive
- TTL compatible interface levels
- No power-on current surge

## GENERAL DESCRIPTION


The Am2147 is a high-performance, 4096 x 1-bit, static, read/write, random-access memory. It is organized as 4096 words by one bit per word. All interface signal levels are identical to TTL specifications, providing good noise immunity and simplified system design. All inputs are purely capacitive MOS loads. The outputs will drive up to seven standard TTL loads or up to six Schottky TTL loads.

Only a single +5-volt power supply is required. When deselected ( $\overline{CS} \geq V_{IH}$ ), the Am2147 automatically enters a

power-down mode which reduces power dissipation by more than 85%. When selected, the chip powers up again with no access time penalty.

Data In and Data Out use separate pins on the standard 18-pin package. Data Out is the same polarity as Data In. Data Out is a three-state signal allowing wired-or operation of several chips. Data In and Data Out may be connected together for operation in a common data bus environment.

## BLOCK DIAGRAM




BD000051

## PRODUCT SELECTOR GUIDE


Part Number	Am2147-35	Am2147-45	Am21L47-45	Am2147-55	Am21L47-55	Am2147-70	Am21L47-70
Maximum Access time (ns)	35	45	45	55	55	70	70
Maximum Active Current (mA)	180	180	125	180	125	160 (180 mil)	125
Maximum Standby Current (mA)	30	30	15	30	15	20 (30 mil)	15
Full Military Operating Range Version		Yes		Yes		Yes	

4

## CONNECTION DIAGRAMS Top View



CD000091




CD000100

Note: Pin 1 is marked for orientation.

## BIT MAP

Address Designators	
External	Internal
A <sub>0</sub>	A <sub>2</sub>
A <sub>1</sub>	A <sub>5</sub>
A <sub>2</sub>	A <sub>4</sub>
A <sub>3</sub>	A <sub>3</sub>
A <sub>4</sub>	A <sub>8</sub>
A <sub>5</sub>	A <sub>7</sub>
A <sub>6</sub>	A <sub>1</sub>
A <sub>7</sub>	A <sub>0</sub>
A <sub>8</sub>	A <sub>11</sub>
A <sub>9</sub>	A <sub>9</sub>
A <sub>10</sub>	A <sub>10</sub>
A <sub>11</sub>	A <sub>6</sub>



Die Size: 0.130 x 0.106


Figure 2. Bit Mapping Information

## ORDERING INFORMATION

### Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:

- A. Device Number**
- B. Speed Option** (if applicable)
- C. Package Type**
- D. Temperature Range**
- E. Optional Processing**



Valid Combinations	
AM2147-35	DC, DCB, LC, LCB
AM21L47-45	
AM21L47-55	
AM21L47-70	
AM21L47-45	DC, DCB, DE, DEB, LC, LCB, LE, LEB,
AM2147-55	
AM2147-70	

#### Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released valid combinations, and to obtain additional data on AMD's standard military grade products.


- \* Military or Limited Military temperature range products are "NPL" (Non-Compliant Products List) or Non-MIL-STD-883C Compliant products only.

## ORDERING INFORMATION

### APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. CPL (Controlled Products List) products are processed in accordance with MIL-STD-883C, but are inherently non-compliant because of package, solderability, or surface treatment exceptions to those specifications. The order number (Valid Combination) is formed by a combination of:

- A. Device Number**
- B. Speed Option** (if applicable)
- C. Device Class**
- D. Package Type**
- E. Lead Finish**



Valid Combinations	
AM2147-45 AM2147-55 AM2147-70	/BVA
AM2147-45 AM2147-55 AM2147-70	/BUC

#### Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

## PIN DESCRIPTION

#### **A<sub>0</sub> - A<sub>11</sub> Address Inputs**

The address input lines select the RAM location to be read or written.

#### **CS Chip Select (Input, Active LOW)**

The Chip Select selects the memory device.

#### **WE Write Enable (Input, Active LOW)**

When WE is LOW and CS is also LOW, data is written into the location specified on the address pins.

#### **D<sub>IN</sub> Data In (Input)**

This pin is used for entering data during write operations.

#### **D<sub>OUT</sub> Data Out (Output, Three-State)**

This pin is three state during write operations. It becomes active when CS is LOW and WE is HIGH.

#### **V<sub>CC</sub> Power Supply**

#### **V<sub>SS</sub> Ground**

## ABSOLUTE MAXIMUM RATINGS

Storage Temperature .....	-65 to +150°C
Ambient Temperature with Power Applied .....	-55 to +125°C
Supply Voltage .....	-0.5 V to +7.0 V
Signal Voltages with respect to ground .....	-3.5 V to +7.0 V
Power Dissipation .....	1.2 W
DC Output Current .....	20. mA

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

Absolute Maximum Ratings are for system-design reference; parameters given are not 100% tested.

## OPERATING RANGES

Commercial (C) Devices	
Temperature (T <sub>A</sub> ) .....	0 to +70°C
Supply Voltage (V <sub>CC</sub> ) .....	+4.5 V to +5.5 V
Military (M) and Extended Commercial (E) Devices	
Temperature (T <sub>A</sub> )* .....	-55 to +125°C
Supply Voltage V <sub>CC</sub> .....	+4.5 V to +5.5 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

\*T<sub>A</sub> is defined as the instant-on case temperature.

## DC CHARACTERISTICS over operating range unless otherwise specified\*\*

Parameter Symbol	Parameter Description	Test Conditions	Am2147-35 Am2147-45 Am2147-55		Am21L47-45 Am21L47-55 Am21L47-70		Am2147-70		Units	
			Min.	Max.	Min.	Max.	Min.	Max.		
			I <sub>OH</sub>	Output High Current	V <sub>OH</sub> = 2.4 V	V <sub>CC</sub> = 4.5 V	-4	-4		-4
I <sub>OL</sub>	Output Low Current	V <sub>OL</sub> = 0.4 V	T <sub>A</sub> = 70°C	12	12	12			mA	
			T <sub>A</sub> = 125°C	8		N/A	8			
V <sub>IH</sub>	Input High Voltage			2.0	6.0	2.0	6.0	2.0	6.0	Volts
V <sub>IL</sub>	Input Low Voltage			-2.5	0.8	-2.5	0.8	-2.5	0.8	Volts
I <sub>Ix</sub>	Input Load Current	V <sub>SS</sub> ≤ V <sub>I</sub> ≤ V <sub>CC</sub>		-10	10	-10	10	-10	10	μA
I <sub>OZ</sub>	Output Leakage Current	GND ≤ V <sub>O</sub> ≤ V <sub>CC</sub> Output Disables	T <sub>A</sub> = -55 to +125°C	-50	50	-50	50	-50	50	μA
C <sub>I</sub>	Input Capacitance	Test Frequency = 1.0 MHz (Note 4)			5	5	5			pF
C <sub>O</sub>	Output Capacitance	T <sub>A</sub> = 25°C, All pins at 0 V, V <sub>CC</sub> = 5 V			6	6	6			
I <sub>CC</sub>	V <sub>CC</sub> Operating Supply Current	Max. V <sub>CC</sub> CS ≤ V <sub>IL</sub> Output Open	T <sub>A</sub> = 0 to 70°C	180	125	160			mA	
			T <sub>A</sub> = -55 to 125°C	180		N/A	180			
I <sub>SB</sub>	Automatic CS Power Down Current	Max. V <sub>CC</sub> ; (CS ≥ V <sub>IH</sub> ) (Note 3)	T <sub>A</sub> = 0 to 70°C	30	15	20			mA	
			T <sub>A</sub> = -55 to +125°C	30		N/A	30			


- Notes: 1. Test conditions assume signal transition times of 10 ns or less, timing reference levels of 1.5 V, input pulse levels of 0 to 3.0 V and output loading of the specified I<sub>OL</sub>/I<sub>OH</sub> and 30 pF load capacitance. Output timing reference is 1.5 V for 2147-35 and 0.8/2.0 V for -45, -55 and -70 parts.
2. The internal write time of the memory is defined by the overlap of CS LOW and WE LOW. Both signals must be low to initiate a write and either signal can terminate a write by going HIGH. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.
3. A pull-up resistor to V<sub>CC</sub> on the CS input is required to keep the device deselected during V<sub>CC</sub> power up. Otherwise I<sub>SB</sub> will exceed values given.
4. These parameters are not 100% tested, but guaranteed by characterization.
5. Chip deselected greater than 55 ns prior to selection.
6. Chip deselected less than 55 ns prior to selection.
7. Transition is measured ±500 mV from steady state voltage with specified loading in Figure 2.
8. WE is HIGH for read cycle.
9. Device is continuously selected, CS = V<sub>IL</sub>.
10. Address valid prior to or coincident with CS transition LOW.

\*\*See the last page of this spec for Group A Subgroup Testing information.

4


## TYPICAL DC and AC CHARACTERISTICS

**Supply Current  
Versus Supply Voltage**




OP000430

**Supply Current  
Versus Ambient Temperature**




OP000440

**Output Source Current  
Versus Output Voltage**




OP000220

**Normalized Access Time  
Versus Supply Voltage**




OP000760

**Normalized Access Time  
Versus Ambient Temperature**




OP000230

**Output Sink Current  
Versus Output Voltage**




OP000240

**Typical Power-On Current  
Versus Power Supply**




OP000870

**Access Time Change  
Versus Input Voltage**



OP000800

**Access Time Change  
Versus Output Loading**



OP000270

## SWITCHING TEST CIRCUITS




Figure 1. Output Load




Figure 2. Output Load for  $t_{HZ}$ ,  $t_{LZ}$ ,  $t_{OW}$ ,  $t_{WZ}$

### SWITCHING CHARACTERISTICS over operating range unless otherwise specified (Note 1)\*\*


No.	Parameter Symbol	Parameter Description	Am2147-35		Am2147-45 Am21L47-45		Am2147-55 Am21L47-55		Am2147-70 Am21L47-70		Units
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
<b>Read Cycle</b>											
1	$t_{RC}$	Address Valid to Address Do Not Care Time (Read Cycle Time)	35		45		55		70		ns
2	$t_{AA}$	Address Valid to Data Out Valid Delay (Address Access Time)		35		45		55		70	ns
3	$t_{ACS1}$	Chip Select LOW to Data Out Valid		35		45		55		70	ns
4	$t_{ACS2}$	(Note 5) (Note 6)		35		45		65		80	
5	$t_{LZ}$	Chip Select LOW to Data Out On (Notes 4 & 7)	5		5(10*)		10		10		ns
6	$t_{HZ}$	Chip Select HIGH to Data Out Off (Notes 4 & 7)	0	30	0	30	0	30	0	40	ns
7	$t_{OH}$	Address Unknown to Data Out Unknown Time	5		5		5		5		ns
8	$t_{PD}$	Chip Select HIGH Power Down Delay (Note 4)		20		20		20		30	ns
9	$t_{PU}$	Chip Select LOW to Power Up Delay (Note 4)	0		0		0		0		ns
<b>Write Cycle</b>											
10	$t_{WC}$	Address Valid to Address Do Not Care (Write Cycle Time)	35		45		55		70		ns
11	$t_{WP}$	Write Enable LOW to Write Enable High (Note 2)	20		25		25		40		ns
12	$t_{WR}$	Write Enable HIGH to Address	0		0		10		15		ns
13	$t_{WZ}$	Write Enable LOW to Output in Hi Z (Notes 4 & 7)	0	20	0	25	0	25	0	35	ns
14	$t_{DW}$	Data In Valid to Write Enable HIGH	20		25		25		30		ns
15	$t_{DH}$	Data Hold Time	10		10		10		10		ns
16	$t_{AS}$	Address Valid to Write Enable LOW	0		0		0		0		ns
17	$t_{CW}$	Chip Select LOW to Write Enable HIGH (Note 2)	35		45		45		55		ns
18	$t_{OW}$	Write Enable HIGH to Output in Low Z (Notes 4 & 7)	0		0		0		0		ns
19	$t_{AW}$	Address Valid to End of Write	35		45		45		55		ns

\*Military version only.

\*\*Notes: See notes following DC Characteristics table.


\*See the last page of this spec for Group A Subgroup Testing information.

### SWITCHING WAVEFORMS (Cont'd.)



WF000461

**Read Cycle No. 1 (Notes 8, 9)**




WF000471

**Read Cycle No. 2 (Notes 8, 10)**




## SWITCHING WAVEFORMS



WF000211

**Write Cycle No. 1 ( $\overline{WE}$  Controlled)**



WF000221

**Write Cycle No. 2 ( $\overline{CS}$  Controlled)**

Note: If  $\overline{CS}$  goes HIGH simultaneously with  $\overline{WE}$  high, the output remains in a high impedance state.

4

## GROUP A SUBGROUP TESTING

### DC CHARACTERISTICS

Parameter Symbol	Subgroups
V <sub>OH</sub>	1, 2, 3
V <sub>OL</sub>	1, 2, 3
V <sub>IH</sub>	7, 8
V <sub>IL</sub>	7, 8
I <sub>Ix</sub>	1, 2, 3
I <sub>OZ</sub>	1, 2, 3
I <sub>CC</sub>	1, 2, 3
I <sub>SB</sub>	1, 2, 3

### SWITCHING CHARACTERISTICS

Parameter Symbol	Subgroups	Parameter Symbol	Subgroups
t <sub>RC</sub>	7, 8, 9, 10, 11	t <sub>WP</sub>	7, 8, 9, 10, 11
t <sub>AA</sub>	7, 8, 9, 10, 11	t <sub>WR</sub>	7, 8, 9, 10, 11
t <sub>ACS1</sub>	7, 8, 9, 10, 11	t <sub>DW</sub>	7, 8, 9, 10, 11
t <sub>ACS2</sub>	7, 8, 9, 10, 11	t <sub>DH</sub>	7, 8, 9, 10, 11
t <sub>OH</sub>	7, 8, 9, 10, 11	t <sub>AS</sub>	7, 8, 9, 10, 11
t <sub>WC</sub>	7, 8, 9, 10, 11	t <sub>CW</sub>	7, 8, 9, 10, 11
		t <sub>AW</sub>	7, 8, 9, 10, 11

### MILITARY BURN-IN

Military burn-in is in accordance with the current revision of MIL-STD-883, Test Method 1015, Conditions A through E. Test conditions are selected at AMD's option.

# Am2148/2149

1024 x 4 Static RAM

Am2148/2149

## DISTINCTIVE CHARACTERISTICS

- High speed — access times as fast as 35 ns
- Fully static storage and interface circuitry
- Automatic power-down when deselected (Am2148)
- TTL-compatible interface levels
- Low power dissipation
  - Am2148: 990 mW active, 165 mW power down
  - Am21L48: 688 mW active, 110 mW power down
- High output drive
  - Up to seven standard TTL loads

## GENERAL DESCRIPTION


The Am2148 and Am2149 are high-performance, static, N-Channel, read/write, random-access memories, organized as 1024 x 4. Operation is from a single 5-V supply, and all input/output levels are identical to standard TTL specifications. The Am2148 and Am2149 are the same except that the Am2148 offers an automatic  $\overline{CS}$  power-down feature.

The Am2148 remains in a low-power standby mode as long as  $\overline{CS}$  remains HIGH, thus reducing its power requirements.

The Am2148 power decreases from 990 mW to 165 mW in the standby mode. The  $\overline{CS}$  input does not affect the power dissipation of the Am2149.

Data readout is not destructive and has the same polarity as data input.  $\overline{CS}$  provides for easy selection of an individual package when the outputs are OR-tied.

## BLOCK DIAGRAM



4


## PRODUCT SELECTOR GUIDE

Part Number	Am2148/9 -35	Am2148/9 -45	Am21L48/9 -45	Am2148/9 -55	Am21L48/9 -55	Am2148/9 -70	Am21L48/9 -70
Maximum Access Time (ns)	35	45	45	55	55	70	70
$I_{CC}$ Max. (mA)	0 to +70°C		180	180	125	180	125
$I_{SB}^*$ Max. (mA)	0 to +70°C		30	30	20	30	20
$I_{CC}$ Max. (mA)	-55 to +125°C		N/A	180	N/A	180	N/A
$I_{SB}^*$ Max. (mA)	-55 to +125°C		N/A	30	N/A	30	N/A


\*Am2148 and Am21L48 only.

Publication #	Rev.	Amendment
03210	E	70
Issue Date: May 1986		

## CONNECTION DIAGRAMS Top View



CD000171




CD000350

Note: Pin 1 is marked for orientation.

## METALLIZATION AND PAD LAYOUT

Address Designators	
External	Internal
A <sub>0</sub>	A <sub>7</sub>
A <sub>1</sub>	A <sub>8</sub>
A <sub>2</sub>	A <sub>9</sub>
A <sub>3</sub>	A <sub>6</sub>
A <sub>4</sub>	A <sub>5</sub>
A <sub>5</sub>	A <sub>4</sub>
A <sub>6</sub>	A <sub>3</sub>
A <sub>7</sub>	A <sub>2</sub>
A <sub>8</sub>	A <sub>1</sub>
A <sub>9</sub>	A <sub>0</sub>




Die Size: 0.107" x 0.145"

## ORDERING INFORMATION (Cont'd.)

### Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:

- A. Device Number**
- B. Speed Option** (if applicable)
- C. Package Type**
- D. Temperature Range**
- E. Optional Processing**



\*Military or Limited Military temperature range products are "NPL" (Non-Compliant Products List) or Non-MIL-STD-883C Compliant products only.

Valid Combinations	
AM2148-35	DC, DCB, LC, LCB
AM2149-35	
AM21L48-45	
AM21L49-45	
AM21L48-55	
AM21L49-55	
AM21L48-70	
AM21L49-70	DC, DCB, DE, DEB, LC, LCB, LE, LEB,
AM2148-45	
AM2149-45	
AM2148-55	
AM2149-55	
AM2148-70	
AM2149-70	

#### Valid Combinations


Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released valid combinations, and to obtain additional data on AMD's standard military grade products.

## ORDERING INFORMATION

### APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. CPL (Controlled Products List) products are processed in accordance with MIL-STD-883C, but are inherently non-compliant because of package, solderability, or surface treatment exceptions to those specifications. The order number (Valid Combination) is formed by a combination of:

- A. Device Number**
- B. Speed Option** (if applicable)
- C. Device Class**
- D. Package Type**
- E. Lead Finish**



Valid Combinations	
AM2148-45 AM2149-45 AM2148-55 AM2149-55 AM2148-70 AM2149-70	/BVA
AM2148-45 AM2149-45 AM2148-55 AM2149-55 AM2148-70 AM2149-70	/BUC

#### Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

## PIN DESCRIPTION

### **A<sub>0</sub> - A<sub>9</sub> Address Inputs**

The address input lines select the RAM location to be read or written.

### **$\overline{CS}$ Chip Select (Input, Active LOW)**

The Chip Select selects the memory device.

### **$\overline{WE}$ Write Enable (Input, Active LOW)**

When  $\overline{WE}$  is LOW and  $\overline{CS}$  is also LOW, data is written into the location specified on the address pins.

### **I/O<sub>1</sub> - I/O<sub>4</sub> Data In/Out Bus (Bidirectional, Active HIGH)**

These I/O lines provide the path for data to be read from or written to the selected memory location.

### **V<sub>CC</sub> Power Supply**

### **V<sub>SS</sub> Ground**

## ABSOLUTE MAXIMUM RATINGS

Storage Temperature .....	-65 to +150°C
Ambient Temperature with Power Applied .....	-55 to +125°C
Supply Voltage .....	-0.5 V to +7.0 V
Signal Voltages with Respect to Ground .....	-3.5 V to +7.0 V
Power Dissipation .....	1.2 W
DC Output Current .....	20 mA

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

Absolute Maximum Ratings are for system-design reference; parameters given are not 100% tested.

## OPERATING RANGES

Commercial (C) Devices	
Temperature (T <sub>A</sub> ) .....	0 to +70°C
Supply Voltage (V <sub>CC</sub> ) .....	+4.5 V to +5.5 V
Military (M) and Extended Commercial (E) Devices	
Temperature (T <sub>A</sub> *) .....	-55 to +125°C
Supply Voltage (V <sub>CC</sub> ) .....	+4.5 V to +5.5 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

\*T<sub>A</sub> is defined as the "instant-ON" case temperature.

## DC CHARACTERISTICS over operating range unless otherwise specified\*


Parameter Symbol	Parameter Description	Test Conditions	Standard		Low Power		Units
			Min.	Max.	Min.	Max.	
I <sub>OH</sub>	Output HIGH Current	V <sub>OH</sub> = 2.4 V	V <sub>CC</sub> = 4.5 V		-4	-4	mA
I <sub>OL</sub>	Output LOW Current	V <sub>OL</sub> = 0.4 V	T <sub>A</sub> = 70°C		8	8	mA
			T <sub>A</sub> = 125°C		8	N/A	
V <sub>IH</sub>	Input HIGH Voltage		2.0	6.0	2.0	6.0	Volts
V <sub>IL</sub>	Input LOW Voltage		-0.5	0.8	-0.5	0.8	Volts
I <sub>Ix</sub>	Input Load Current	V <sub>SS</sub> ≤ V <sub>I</sub> ≤ V <sub>CC</sub>	-10	10		10	μA
I <sub>OZ</sub>	Output Leakage Current	GND ≤ V <sub>O</sub> ≤ V <sub>CC</sub> Output Disabled	T <sub>A</sub> = -55 to +125°C		-50	50	μA
C <sub>I</sub>	Input Capacitance	Test Frequency = 1.0 MHz		5		5	pF
C <sub>I/O</sub>	Input/Output Capacitance	T <sub>A</sub> = 25°C, All Pins at 0 V, V <sub>CC</sub> = 5 V (Note 12)		7		7	
I <sub>CC</sub>	V <sub>CC</sub> Operating Supply Current	Max. V <sub>CC</sub> , $\overline{CS} \leq V_{IL}$ Output Open	T <sub>A</sub> = 0 to +70°C		180	125	mA
			T <sub>A</sub> = -55 to +125°C		180	N/A	
I <sub>SB</sub>	Automatic $\overline{CS}$ Power Down Current	Max. V <sub>CC</sub> , ( $\overline{CS} \geq V_{IH}$ )	T <sub>A</sub> = 0 to +70°C		30	20	mA
			T <sub>A</sub> = -55 to +125°C		30	N/A	
I <sub>PO</sub>	Peak Power-On Current	Max. V <sub>CC</sub> , ( $\overline{CS} \geq V_{IH}$ ) (Notes 3 & 12)	T <sub>A</sub> = 0 to +70°C		50	30	mA
			T <sub>A</sub> = -55 to +125°C		50	N/A	
I <sub>OS</sub>	Output Short-Circuit Current	GND ≤ V <sub>O</sub> ≤ V <sub>CC</sub> (Notes 11, 12)	T <sub>A</sub> = 0 to +70°C		±275	±275	mA
			T <sub>A</sub> = -55 to +125°C		±350	±350	

- Notes:
- Test conditions assume signal transition times of 10 ns or less, timing reference levels of 1.5 V, input pulse levels of 0 to 3.0 V and output loading of the specified I<sub>OL</sub>/I<sub>OH</sub> and 30 pF load capacitance. Output timing reference is 1.5 V.
  - The internal write time of the memory is defined by the overlap of  $\overline{CS}$  LOW and  $\overline{WE}$  LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.
  - A pullup resistor to V<sub>CC</sub> on the  $\overline{CS}$  input is required to keep the device deselected during V<sub>CC</sub> power up. Otherwise I<sub>PO</sub> will exceed values given (Am2148 only).
  - The operating ambient temperature is defined as the "instant-ON" case temperature.
  - Chip deselected greater than 55 ns prior to selection.
  - Chip deselected less than 55 ns prior to selection.
  - Transition is measured ±500 mV from steady state voltage with specified loading in Figure 2. These parameters are sampled and not 100% tested.
  - $\overline{WE}$  is HIGH for read cycle.
  - Device is continuously selected,  $\overline{CS} = V_{IL}$ .
  - Address valid prior to or coincident with  $\overline{CS}$  transition LOW.
  - For test purposes, not more than one output at a time should be shorted. Short circuit test duration should not exceed 30 seconds.
  - This parameter is sampled and not 100% tested, but guaranteed by characterization.


\*See the last page of this spec for Group A Subgroup Testing information.

# TYPICAL DC and AC CHARACTERISTICS


**Supply Current Versus Supply Voltage**




**Supply Current Versus Ambient Temperature**




**Output Source Current Versus Output Voltage**




**Normalized Access Time Versus Supply Voltage**




**Normalized Access Time Versus Ambient Temperature**




**Output Sink Current Versus Output Voltage**




**Typical Power-On Current Versus Power Supply**



**Access Time Change Versus Input Voltage**



**Access Time Change Versus Output Loading**





## SWITCHING TEST CIRCUITS




Figure 1. Output Load




Figure 2. Output Load for  $t_{HZ}$ ,  $t_{LZ}$ ,  $t_{OW}$ ,  $t_{WZ}$


### SWITCHING CHARACTERISTICS over operating range unless otherwise specified\* (Note 1)\*\*

No.	Parameter Symbol	Parameter Description	Am2148/9-35		Am2148/9-45 Am21L48/9-45		Am2148/9-55 Am21L48/9-55		Am2148/9-70 Am21L48/9-70		Units
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
			Read Cycle								
1	$t_{RC}$	Address Valid to Address Do Not Care Time (Read Cycle Time)	35		45		55		70		ns
2	$t_{AA}$	Address Valid to Data Out Valid Delay (Address Access Time)		35		45		55		70	ns
3	$t_{ACS1}$	Chip Select LOW to Data Out Valid (Am2148 only)		35		45		55		70	ns
4	$t_{ACS2}$			45		55		65		80	
5	$t_{ACS}$	Chip Select LOW to Data Out Valid (Am2149 only)		15		20		25		30	ns
6	$t_{LZ}$	Chip Select LOW to Data Out On (Notes 7 & 12)		Am2148 10		10		10		10	ns
				Am2149 5		5		5		5	
7	$t_{HZ}$	Chip Select HIGH to Data Out Off (Notes 7 & 12)	0	20	0	20	0	20	0	20	ns
8	$t_{OH}$	Address Unknown to Data Out Unknown Time	0		5		5		5		ns
9	$t_{PD}$	Chip Select HIGH to Power Down Delay (Note 12)		30		30		30		30	ns
10	$t_{PU}$	Chip Select LOW to Power Up Delay (Note 12)		Am2148 0		0		0		0	ns
Write Cycle											
11	$t_{WC}$	Address Valid to Address Do Not Care (Write Cycle Time)	35		45		55		70		ns
12	$t_{WP}$	Write Enable LOW to Write Enable HIGH (Note 2)	30		35		40		50		ns
13	$t_{WR}$	Write Enable HIGH to Address	5		5		5		5		ns
14	$t_{WZ}$	Write Enable LOW to Output in High Z (Notes 7 & 12)	0	10	0	15	0	20	0	25	ns
15	$t_{DW}$	Data In Valid to Write Enable HIGH	20		20		20		25		ns
16	$t_{DH}$	Data Hold Time	0		0		0		0		ns
17	$t_{AS}$	Address Valid to Write Enable LOW	0		0		0		0		ns
18	$t_{CW}$	Chip Select LOW to Write Enable HIGH (Note 2)	30		40		50		65		ns
19	$t_{OW}$	Write Enable HIGH to Output in Low Z (Notes 7 & 12)	0		0		0		0		ns
20	$t_{AW}$	Address Valid to End of Write	30		40		50		65		ns

\*\*Notes: See notes following DC Characteristics table.


\*See the last page of this spec for Group A Subgroup Testing information.

### SWITCHING WAVEFORMS (Cont'd.)



WF000461


Read Cycle No. 1 (Notes 8, 9)



WF000241


Read Cycle No. 2 (Notes 8, 10)

## SWITCHING WAVEFORMS



WF000711

**Write Cycle No. 1 ( $\overline{WE}$  Controlled)**



WF000721

**Write Cycle No. 2 ( $\overline{CS}$  Controlled)**

Note: If  $\overline{CS}$  goes HIGH simultaneously with  $\overline{WE}$  HIGH, the output remains in a high-impedance state.

## GROUP A SUBGROUP TESTING

### DC CHARACTERISTICS

Parameter Symbol	Subgroups
V <sub>OH</sub>	1, 2, 3
V <sub>OL</sub>	1, 2, 3
V <sub>IH</sub>	7, 8
V <sub>IL</sub>	7, 8
I <sub>Ix</sub>	1, 2, 3
I <sub>OZ</sub>	1, 2, 3
I <sub>CC</sub>	1, 2, 3
I <sub>SB</sub> (Am2148 only)	1, 2, 3

### SWITCHING CHARACTERISTICS

No.	Parameter Symbol	Subgroups	No.	Parameter Symbol	Subgroups
1	t <sub>RC</sub>	7, 8, 9, 10, 11	12	t <sub>WP</sub>	7, 8, 9, 10, 11
2	t <sub>AA</sub>	7, 8, 9, 10, 11	13	t <sub>WR</sub>	7, 8, 9, 10, 11
3	t <sub>ACS1</sub> (Am2148 only)	7, 8, 9, 10, 11	15	t <sub>DW</sub>	7, 8, 9, 10, 11
4	t <sub>ACS2</sub> (Am2148 only)	7, 8, 9, 10, 11	16	t <sub>DH</sub>	7, 8, 9, 10, 11
5	t <sub>ACS</sub> (Am2149 only)	7, 8, 9, 10, 11	17	t <sub>AS</sub>	7, 8, 9, 10, 11
8	t <sub>OH</sub>	7, 8, 9, 10, 11	18	t <sub>CW</sub>	7, 8, 9, 10, 11
11	t <sub>WC</sub>	7, 8, 9, 10, 11	20	t <sub>AW</sub>	7, 8, 9, 10, 11

### MILITARY BURN-IN

Military burn-in is in accordance with the current revision of MIL-STD-883, Test Method 1015, Conditions A through E. Test conditions are selected at AMD's option.

# Am2167

16,384 x 1 Static RAM

Am2167

## DISTINCTIVE CHARACTERISTICS

- High speed — access times as fast as 35 ns maximum
- Automatic power down when deselected
- Low power dissipation
  - Am2167: 660 mW active, 110 mW power down
- High output drive
  - Up to seven standard TTL loads or six Schottky TTL loads
- TTL-compatible interface levels
- No power-on current surge


## GENERAL DESCRIPTION

The Am2167 is a high-performance, 16,384-bit, static, read/write, random-access memory. It is organized as 16,384 words by one bit per word. All interface signal levels are identical to TTL specifications, providing good noise immunity and simplified system design. All inputs are purely capacitive MOS loads. The outputs will drive up to six standard Schottky TTL loads or up to seven standard TTL loads.

Only a single +5-volt power supply is required. When deselected ( $\overline{CE} \geq V_{IH}$ ), the Am2167 automatically enters a power-down mode which reduces power dissipation by 80%.

Data In and Data Out use separate pins and are the same polarity allowing them to be connected together for operation in a common data bus environment. Data Out is a three-state output allowing similar devices to be wire-OR'd together.

## BLOCK DIAGRAM





BD000170

4

## PRODUCT SELECTOR GUIDE

Part Number	Am2167-35	Am2167-45	Am2167-55	Am2167-70
Maximum Access Time (ns)	35	45	55	70
Maximum Active Current (mA)	120	120 (160 mil)	120 (160 mil)	120 (160 mil)
Maximum Standby Current (mA)	20	20 (30 mil)	20 (30 mil)	20 (30 mil)
Full Military Operating Range Version	No	Yes	Yes	Yes


## CONNECTION DIAGRAMS Top View



Note: Pin 1 is marked for orientation.

## BIT MAP

Address Designators	
External	Internal
A <sub>0</sub>	A <sub>1</sub>
A <sub>1</sub>	A <sub>6</sub>
A <sub>2</sub>	A <sub>2</sub>
A <sub>3</sub>	A <sub>5</sub>
A <sub>4</sub>	A <sub>3</sub>
A <sub>5</sub>	A <sub>0</sub>
A <sub>6</sub>	A <sub>4</sub>
A <sub>7</sub>	A <sub>13</sub>
A <sub>8</sub>	A <sub>10</sub>
A <sub>9</sub>	A <sub>6</sub>
A <sub>10</sub>	A <sub>11</sub>
A <sub>11</sub>	A <sub>9</sub>
A <sub>12</sub>	A <sub>12</sub>
A <sub>13</sub>	A <sub>7</sub>



Die Size: 0.121 x 0.249


**Figure 3. Bit Mapping Information**

## ORDERING INFORMATION

### Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:

- A. Device Number**
- B. Speed Option** (if applicable)
- C. Package Type**
- D. Temperature Range**
- E. Optional Processing**



\* Military or Limited Military temperature range products are "NPL" (Non-Compliant Products List) or Non-MIL-STD-883C Compliant products only.

Valid Combinations	
AM2167-35	PC, PCB, DC, DCB, LC, LCB
AM2167-45	PC, PCB, DC, DCB, DE, DEB,
AM2167-55	
AM2167-70	

#### Valid Combinations


Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

# ORDERING INFORMATION

## APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. CPL (Controlled Products List) products are processed in accordance with MIL-STD-883C, but are inherently non-compliant because of package, solderability, or surface treatment exceptions to those specifications. The order number (Valid Combination) is formed by a combination of:

- A. Device Number**
- B. Speed Option** (if applicable)
- C. Device Class**
- D. Package Type**
- E. Lead Finish**



Valid Combinations	
AM2167-45	/BRA /BUC
AM2167-55	
AM2167-70	
AM2167-45	
AM2167-55	
AM2167-70	

### Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.



## PIN DESCRIPTION

### **A<sub>0</sub> - A<sub>13</sub> Address (Inputs)**

The address input lines select the RAM location to be read or written.

### **$\overline{\text{CE}}$ Chip Enable (Input, Active LOW)**

The Chip Enable selects the memory device.

### **$\overline{\text{WE}}$ Write Enable (Input, Active LOW)**

When Write Enable is LOW and Chip Enable is also LOW, data is written into the location specified on the address pins.

### **D<sub>IN</sub> Data (Input)**

This pin is used for entering data during write operation.

### **D<sub>OUT</sub> Data (Output, Three State)**

This pin is three state during write operation. It becomes active when  $\overline{\text{CE}}$  is LOW and  $\overline{\text{WE}}$  is HIGH.

### **V<sub>CC</sub> Power Supply**

### **V<sub>SS</sub> Ground**

## ABSOLUTE MAXIMUM RATINGS

Storage Temperature .....	-65 to +150°C
Ambient Temperature with Power Applied .....	-55 to +125°C
Supply Voltage .....	-0.5 V to +7.0 V
Signal Voltages with Respect to Ground .....	-3.5 V to +7.0 V
Power Description .....	1.2 W
DC Output Current .....	50 mA

Maximum ratings are to be for system design reference, parameters given may not be 100% tested by AMD.

The products described by this specification include internal circuitry designed to protect input devices from damaging accumulations of static charge. It is suggested nevertheless, that conventional precautions be observed during storage, handling and use in order to avoid exposure to excessive voltages.

## OPERATING RANGES

Commercial (C) Devices	Temperature (T <sub>A</sub> ) .....	0 to +70°C
	Supply Voltage (V <sub>CC</sub> ) .....	+4.5 V to +5.5 V
Military (M) and Extended Commercial (E) Devices	Temperature (T <sub>C</sub> for M—T <sub>A</sub> for E Devices) .....	-55 to +125°C
	Supply Voltage (V <sub>CC</sub> ) .....	+4.5 to +5.5 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

\*T<sub>A</sub>, Ambient temperature is defined to be the "instant on" case temperature

## DC CHARACTERISTICS over operating range unless otherwise specified (Note 4)\*


Parameter Symbol	Parameter Description	Test Conditions	Am2167-35		Am2167-45, Am2167-55, Am2167-70		Units	
			Min.	Max.	Min.	Max.		
I <sub>OH</sub>	Output HIGH Current	V <sub>OH</sub> = 2.4 V	V <sub>CC</sub> = 4.5 V	-4		-4		mA
I <sub>OL</sub>	Output LOW Current	V <sub>OL</sub> = 0.4 V	COM'L	16		16		mA
			MIL	12		12		
V <sub>IH</sub>	Input HIGH Voltage			2.2	6.0	2.2	6.0	Volts
V <sub>IL</sub>	Input LOW Voltage			-2.5	0.8	-2.5	0.8	Volts
I <sub>Ix</sub>	Input Load Current	V <sub>SS</sub> ≤ V <sub>I</sub> ≤ V <sub>CC</sub>		-10	10	-10	10	μA
I <sub>OZ</sub>	Output Leakage Current	GND ≤ V <sub>O</sub> ≤ V <sub>CC</sub> Output Disabled		-50	50	-50	50	μA
C <sub>I</sub>	Input Capacitance	Test Frequency = 1.0 MHz			5		5	pF
C <sub>O</sub>	Output Capacitance	T <sub>A</sub> = 25°C, All pins at 0 V, V <sub>CC</sub> = 5 V (Note 9)			6		6	
I <sub>CC</sub>	V <sub>CC</sub> Operating Supply Current	Max V <sub>CC</sub> , CE ≤ V <sub>IL</sub> Output Open	COM'L		120		120	mA
			MIL		N/A		160	
I <sub>SB</sub>	Automatic $\overline{CE}$ Power Down Current	MAX V <sub>CC</sub> , (CE ≥ V <sub>IH</sub> ) (Note 3)	COM'L		20		20	mA
			MIL		N/A		30	

- Notes: 1. Test conditions assume signal transition times of 10 ns or less, timing reference levels of 1.5 V, input pulse levels of 0 to 3.0 V and output loading of the specified I<sub>OL</sub>/I<sub>OH</sub> and 30 pF load capacitance. Output timing reference is 1.5 V.
2. The internal write time of the memory is defined by the overlap of  $\overline{CE}$  LOW and  $\overline{WE}$  LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.
3. A pull-up resistor to V<sub>CC</sub> on the  $\overline{CE}$  input is required to keep the device deselected during V<sub>CC</sub> power up. Otherwise I<sub>SB</sub> will exceed values given.
4. The operating ambient temperature range is guaranteed at the "instant-on" case temperature.
5. The device must be selected during the previous cycle. Otherwise t<sub>AA</sub> and t<sub>RC</sub> are equivalent to t<sub>ACS</sub>.
6. Transition is measured ±500 mV from steady state voltage with load specified in Figure 2 for t<sub>HZ</sub>, t<sub>LZ</sub>, t<sub>OW</sub> and t<sub>WZ</sub>.
7.  $\overline{WE}$  is HIGH for read cycle.
8. Address valid prior to or coincident with  $\overline{CE}$  transition LOW.
9. Parameter not 100% tested. Guaranteed by characterization.

\*See last page of Spec for Group A Subgroup Testing Information.


# TYPICAL DC and AC OPERATING CHARACTERISTICS

Supply Current versus Supply Voltage




OP000940

Supply Current versus Ambient Temperature




OP000950

Output Source Current versus Output Voltage




OP000960

Normalized Access Time versus Supply Voltage




OP000970

Normalized Access Time versus Ambient Temperature




OP000980

Output Sink Current versus Output Voltage




OP000990

Typical Power-On Current versus Power Supply




OP001000

Access Time Change versus Input Voltage



OP001010

Access Time Change versus Output Loading



OP001020

4

## SWITCHING TEST CIRCUITS




Figure 1. Output Load




Figure 2. Output Load for  $t_{HZ}$ ,  $t_{LZ}$ ,  $t_{OW}$ ,  $t_{WZ}$


### SWITCHING CHARACTERISTICS over operating range unless otherwise specified (Note 1)\*

No.	Parameter Symbol	Parameter Description	Am2167-35		Am2167-45		Am2167-55		Am2167-70		Units
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
<b>Read Cycle</b>											
1	$t_{RC}$	Address Valid to Address Do Not Care Time (Read Cycle Time) (Note 5)	30		40		50		70		ns
2	$t_{AA}$	Address Valid to Data Out Valid Delay (Address Access Time) (Note 5)		30		40		50		70	ns
3	$t_{ACS}$	Chip Enable LOW to Data Out Valid (Chip Enable Access Time)		35		45		55		70	ns
4	$t_{LZ}$	Chip Enable LOW to Data Out On (Notes 6, 9)	5		5		5		5		ns
5	$t_{HZ}$	Chip Enable HIGH to Data Out Off (Notes 6, 9)	0	20	0	25	0	30	0	40	ns
6	$t_{OH}$	Address Unknown to Data Out Unknown Time	COM'L	3		3		3		3	ns
			MIL	1		1		1		1	ns
7	$t_{PD}$	Chip Enable HIGH to Power Down Delay (Note 9)		25		30		30		55	ns
8	$t_{PU}$	Chip Enable LOW to Power Up Delay (Note 9)	0		0		0		0		ns
<b>Write Cycle</b>											
9	$t_{WC}$	Address Valid to Address Do Not Care (Write Cycle Time)	30		40		50		70		ns
10	$t_{WP}$	Write Enable LOW to Write Enable HIGH (Note 2)	20		20		25		40		ns
11	$t_{WR}$	Write Enable HIGH to Address	0		0		0		0		ns
12	$t_{WZ}$	Write Enable LOW to Output in HIGH Z (Notes 6 & 9)	0	20	0	20	0	25	0	35	ns
13	$t_{OW}$	Data In Valid to Write Enable HIGH	15		15		20		30		ns
14	$t_{DH}$	Data Hold Time	5		5		5		5		ns
15	$t_{AS1}$	Address Valid to Write Enable LOW (WE Controlled Write)	5		5		5		5		ns
	$t_{AS2}$	Address Valid to Write Enable LOW (CE Controlled Write)	0		0		0		0		ns
16	$t_{CW}$	Chip Enable LOW to Write Enable HIGH (Note 2)	30		40		50		55		ns
17	$t_{OW}$	Write Enable HIGH to Output in LOW Z (Notes 6 & 9)	0		0		0		0		ns
18	$t_{AW}$	Address Valid to End of Write	30		40		50		70		ns

\*See last page of specification for Group A Subgroup B Testing Information.


## SWITCHING WAVEFORMS

### READ CYCLE NO. 1 (Notes 5, 7)




WF000460


### READ CYCLE NO. 2 (Notes 7, 8)



### WRITE CYCLE NO. 1 ( $\overline{WE}$ CONTROLLED)



### WRITE CYCLE NO. 2 ( $\overline{CE}$ CONTROLLED)



Note: If  $\overline{CE}$  goes high simultaneously with  $\overline{WE}$  high, the output remains in a high impedance state.

## GROUP A SUBGROUP TESTING

### DC CHARACTERISTICS

Parameter Symbols	Subgroups
I <sub>OH</sub>	1, 2, 3
I <sub>OL</sub>	1, 2, 3
V <sub>IH</sub>	7, 8
V <sub>IL</sub>	7, 8
I <sub>Ix</sub>	1, 2, 3
I <sub>OZ</sub>	1, 2, 3
I <sub>CC</sub>	1, 2, 3
I <sub>SB</sub>	1, 2, 3

### SWITCHING CHARACTERISTICS

Parameter Symbols	Subgroups	Parameter Symbols	Subgroups
t <sub>RC</sub>	7, 8, 9, 10, 11	t <sub>DW</sub>	7, 8, 9, 10, 11
t <sub>AA</sub>	7, 8, 9, 10, 11	t <sub>DH</sub>	7, 8, 9, 10, 11
t <sub>ACS</sub>	7, 8, 9, 10, 11	t <sub>CW</sub>	7, 8, 9, 10, 11
t <sub>OH</sub>	7, 8, 9, 10, 11	t <sub>AW</sub>	7, 8, 9, 10, 11
t <sub>WC</sub>	7, 8, 9, 10, 11	t <sub>AS1</sub>	7, 8, 9, 10, 11
t <sub>WP</sub>	7, 8, 9, 10, 11	t <sub>AS2</sub>	7, 8, 9, 10, 11
t <sub>WR</sub>	7, 8, 9, 10, 11		

### MILITARY BURN-IN

Military burn-in is in accordance with the current revisions of MIL-STD-883, Test Method 1015, Conditions A through E. Test Conditions are selected at AMD's option.

# Am2168/Am2169

4096 x 4 Static R/W Random-Access Memory

Am2168/Am2169

## DISTINCTIVE CHARACTERISTICS

- High speed—access times as fast as 40 ns
- Fully static storage and interface circuitry
- No clocks or timing signals required
- Automatic power down when deselected (Am2168)
- Power dissipation
  - Am2168: 660 mW active, 165 mW standby
  - Am2169: 660 mW
- Standard 20-pin, .300 inch dual-in-line package
- Standard 20-pin rectangular ceramic leadless chip carrier
- High output drive
  - Up to seven standard TTL loads or six Schottky TTL loads
- TTL-compatible interface levels


## GENERAL DESCRIPTION

The Am2168 and Am2169 are high-performance, static, N-channel, read/write, random-access memories organized as 4096 words of 4 bits. Operation is from a single 5 V supply, and all input/output levels are identical to standard TTL specifications. The Am2168 and Am2169 are the same except that the Am2168 offers an automatic Chip Enable ( $\overline{CE}$ ) power-down feature.

The Am2168 remains in a low-power standby mode as long as  $\overline{CE}$  remains HIGH, thus reducing its power requirements from 660 mW to 165 mW maximum.

The data read out is not destructive and has the same polarity as the input data. The device is packaged in either a .300 slim DIP or 20-pin leadless chip carrier. The outputs of similar devices can be OR-tied and easy selection obtained by use of the  $\overline{CE}$ .

## BLOCK DIAGRAM




4


## PRODUCT SELECTOR GUIDE

'68-35	Am2168-45	Am2169-40	Am2168-55	Am2169-50	Am2168-70	Am2169-70
5	45	40	55	50	70	70
1	120	120	120	120	120	120
	30	N/A	30	N/A	30	N/A
	160	N/A	160	160	160	160
	30	N/A	30	N/A	30	N/A

## CONNECTION DIAGRAM Top View



CD009450




CD009282

Note: Pin 1 is marked for orientation.

## METALLIZATION AND PAD LAYOUT

Address Designators	
External	Internal
A0	A0
A1	A1
A2	A2
A3	A3
A4	A4
A5	A5
A6	A6
A7	A7
A8	A8
A9	A11
A10	A10
A11	A9



Die Size: 0.12"




## ORDERING INFORMATION (Cont'd)

### Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:

- A. Device Number**
- B. Speed Option (if applicable)**
- C. Package Type**
- D. Temperature Range**
- E. Optional Processing**



\* Military or Limited Military temperature range products are "NPL" (Non-Compliant Products List) or Non-MIL-STD-883C Compliant products only.

#### Valid Combinations

Valid Combinations	
AM2168-35	PC, PCB, DC, DCB, LC, LCB
AM2169-40	
AM2168-45	
AM2168-55	PC, PCB, DC, DCB, DE, DEB, LE, LEB
AM2169-50	
AM2168-70	
AM2169-70	

#### Valid Combinations


Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

## ORDERING INFORMATION

### APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. CPL (Controlled Products List) products are processed in accordance with MIL-STD-883C, but are inherently non-compliant because of package, solderability, or surface treatment exceptions to those specifications. The order number (Valid Combination) is formed by a combination of:

- A. Device Number**
- B. Speed Option** (if applicable)
- C. Device Class**
- D. Package Type**
- E. Lead Finish**



Valid Combinations	
AM2168-45	/BRA
AM2168-55	
AM2169-50	
AM2168-70	
AM2169-70	
AM2168-45	
AM2168-55	
AM2169-50	
AM2168-70	
AM2169-70	

#### Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

## PIN DESCRIPTION

#### **A<sub>0</sub> - A<sub>11</sub> Address Inputs (Inputs)**

The address input lines select the RAM location to be read or written.

#### **CE Chip Enable (Input, Active LOW)**

The Chip Enable selects the memory device.

#### **WE Write Enable (Input, Active LOW)**

When Write Enable is LOW and Chip Enable is also LOW, data is written into the location specified on the address pins.

#### **I/O<sub>1</sub> - I/O<sub>4</sub> Data In/Out Bus (Bidirectional Active HIGH)**

These I/O lines provide the path for data to be read from or written to the selected memory location.

#### **V<sub>CC</sub> Power Supply**

#### **V<sub>SS</sub> Ground**

## ABSOLUTE MAXIMUM RATINGS\*

Supply Voltage .....	-0.5 V to +7.0 V
All Signal Voltages .....	-3.5 V to +7.0 V
DC Output Current .....	20 mA
Power Dissipation	
Cerdip & Leadless Packages .....	1.2 W
Plastic Packages .....	0.7 W
Ambient Temperature with Power Applied	
Cerdip & Leadless Packages .....	-55 to +125°C
Plastic Packages .....	-10 to +85°C
Storage Temperature	
Cerdip & Leadless Packages .....	-65 to +150°C
Plastic Packages .....	-55 to +150°C

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

\*Maximum ratings are for system design reference; parameters given may not be 100% tested.

## OPERATING RANGES

Commercial (C) Devices	
Temperature (T <sub>A</sub> )* .....	0 to +70°C
Supply Voltage (V <sub>CC</sub> ) .....	4.5 V to +5.5 V
Extended Commercial (E) and Military (M) Devices	
Temperature	
(T <sub>A</sub> -E Devices) (T <sub>C</sub> -M Devices) .....	-55 to +125°C
Supply Voltage (V <sub>CC</sub> ) .....	+4.5 to +5.5 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

\*T<sub>A</sub>, ambient temperature, is defined as the "instant-on" case temperature.

## DC CHARACTERISTICS over operating range unless otherwise specified\*


Parameter Symbol	Parameter Description	Test Conditions	Am2168-35, -45, & -40		Am2168-55 & -70 & Am2169-50 & -70		Units		
			Min.	Max.	Min.	Max.			
I <sub>OH</sub>	Output HIGH Current	V <sub>OH</sub> = 2.4 V	V <sub>CC</sub> = 4.5 V		-4	-4		mA	
I <sub>OL</sub>	Output LOW Current	V <sub>OL</sub> = 0.4 V	COM'L		8	8		mA	
			MIL		8	8			
V <sub>IH</sub>	Input HIGH Voltage		2.2	6.0	2.2	6.0		Volts	
V <sub>IL</sub>	Input LOW Voltage	Note 3	-0.5	0.8	-0.5	0.8		Volts	
I <sub>Ix</sub>	Input Load Current	GND ≤ V <sub>I</sub> ≤ V <sub>CC</sub>	-10	10	-10	10		μA	
I <sub>OZ</sub>	Output Leakage Current	GND ≤ V <sub>O</sub> ≤ V <sub>CC</sub> Output Disabled	-50	50	-50	50		μA	
C <sub>1</sub>	Input Capacitance	Test Frequency = 1.0 MHz		5		5		pF	
C <sub>I/O</sub>	Input/Output Capacitance	T <sub>A</sub> = 25°C, All Pins at 0 V, V <sub>CC</sub> = 5 V (Note 5)		7		7			
I <sub>CC</sub>	V <sub>CC</sub> Operating Supply Current	Max. V <sub>CC</sub> , CE ≤ V <sub>IL</sub> Output Open	COM'L			120		120	mA
			MIL			N/A		160	
I <sub>SB</sub>	Automatic $\overline{CE}$ Power Down Current (Am2168 Only)	Max. V <sub>CC</sub> , (CE ≥ V <sub>IH</sub> )	COM'L			30		30	mA
			MIL			N/A		30	

- Notes:
1. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5 V, input pulse levels of 0 to 3.0 V and output loading of the specified I<sub>OL</sub>/I<sub>OH</sub> and 30 pF load capacitance. Output timing reference is 1.5 V.
  2. The internal write time of the memory is defined by the overlap of  $\overline{CE}$  LOW and WE LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.
  3. V<sub>IL</sub> voltages of less than -0.5 V on the I/O pins will cause the output current to exceed the maximum rating and thus should not exceed 30 seconds in duration.
  4. At any given temperature and voltage condition, t<sub>HZ</sub> is less than t<sub>LZ</sub> and t<sub>WZ</sub> is less than t<sub>OW</sub> for all devices. Transition is measured at 1.5 V on the input to V<sub>OH</sub> -500 mV and V<sub>OL</sub> +500 mV on the outputs using the load shown in B. under Switching Test Circuits. C<sub>L</sub> = 5 pF.
  5. Not 100% tested parameter; parameter guaranteed by characterization.


\*See the last page of this spec for Group A Subgroup Testing information.

4

## SWITCHING TEST CIRCUITS



**A. Output Load**




**B. Output Load for  $t_{HZ}$ ,  $t_{LZ}$ ,  $t_{OW}$ ,  $t_{WZ}$**

### SWITCHING CHARACTERISTICS over operating range unless otherwise specified (Note 1)\*

No.	Parameter Symbol	Parameter Description	Am2168-35		Am2168-45, Am2169-40		Am2168-55, Am2169-50		Am2168-70, Am2169-70		Units	
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.		
<b>Read Cycle</b>												
1	$t_{RC}$	Address Valid to Address Do Not Care Time (Read Cycle Time)	35		40		50		70		ns	
2	$t_{AA}$	Address Valid to Data Out Valid Delay (Address Access Time)		35		40		50		70	ns	
3	$t_{ACS}$	Chip Enable LOW to Data Out Valid (Chip Enable Access Time)	Am2168		35		45		55		70	ns
			Am2169		35		20		25		30	
4	$t_{LZ}$	Chip Enable LOW to Data Out On	Am2168	Notes 4, 5	5		5		5		5	
			Am2169		2		2		2		2	
5	$t_{HZ}$	Chip Enable HIGH to Data Out Off	Notes 4, 5	0	20	0	20	0	25	0	30	ns
6	$t_{OH}$	Address Unknown to Data Out Unknown Time	COM'L		3		3		3		3	
			MIL				1		1		1	
7	$t_{PD}$	Chip Enable HIGH to Power-Down Delay	Am2168		35		45		55		70	ns
8	$t_{PU}$	Chip Enable LOW to Power-Up Delay	Am2168		0		0		0		0	ns
<b>Write Cycle</b>												
9	$t_{WC}$	Address Valid to Address Do Not Care (Write Cycle Time)	35		40		50		70		ns	
10	$t_{WP}$	Write Enable LOW to Write Enable HIGH	Note 2	30		35		45		65	ns	
11	$t_{WR}$	Write Enable HIGH to Address Do Not Care		0		0		0		0	ns	
12	$t_{WZ}$	Write Enable LOW to Output in Hi-Z	Notes 4, 5	0	15	0	15	0	20	0	25	ns
13	$t_{DW}$	Data In Valid to Write Enable HIGH		20		20		25		35	ns	
14	$t_{DH}$	Data Hold Time		5		5		5		5	ns	
15	$t_{AS}$	Address Valid to Write Enable LOW		0		0		0		0	ns	
16	$t_{CW}$	Chip Enable LOW to Write Enable HIGH	Note 2	30		35		45		65	ns	
17	$t_{OW}$	Write Enable HIGH to Output in Low-Z	Notes 4, 5	0		0		0		0	ns	
18	$t_{AW}$	Address Valid to End of Write		30		35		45		65	ns	


\*See the last page of this spec for Group A Subgroup Testing information.

### SWITCHING WAVEFORMS (Cont'd.)



WF021270


Read Cycle No. 1 ( $\overline{WE}$  HIGH,  $\overline{CE}$  LOW)



WF021280


Read Cycle No. 2 ( $\overline{WE}$  HIGH, Address Valid Prior to  $\overline{CE}$  Transition to LOW)

## SWITCHING WAVEFORMS



WF021970

**Write Cycle No. 1 ( $\overline{WE}$  Controlled)**




WF021300

**Write Cycle No. 2 ( $\overline{CE}$  Controlled)**

Note: If  $\overline{CE}$  goes HIGH simultaneously with  $\overline{WE}$  HIGH, the output remains in a high-impedance state.


## TYPICAL PERFORMANCE CURVES

**Supply Current  
versus Supply Voltage**




OP001980

**Supply Current  
versus Ambient Temperature**




OP001990

**Output Source Current  
versus Output Voltage**




OP002000

**Normalized Access Time  
versus Supply Voltage**




OP002010

**Normalized Access Time  
versus Ambient Temperature**




OP002020

**Output Sink Current  
versus Output Voltage**




OP002030

**Typical Power-On Current  
versus Power Supply**




OP002040

**Access Time Change  
versus Input Voltage**



OP002050

**Access Time Change  
versus Output Loading**



OP002060

## GROUP A SUBGROUP TESTING

### DC CHARACTERISTICS

Parameter Symbol	Subgroups
I <sub>OH</sub>	1, 2, 3
I <sub>OL</sub>	1, 2, 3
V <sub>IH</sub>	7, 8
V <sub>IL</sub>	7, 8
I <sub>Ix</sub>	1, 2, 3
I <sub>OZ</sub>	1, 2, 3
I <sub>CC</sub>	1, 2, 3
I <sub>SB</sub> (2168 only)	1, 2, 3

### SWITCHING CHARACTERISTICS

No.	Parameter Symbol	Subgroups
1	t <sub>RC</sub>	7, 8, 9, 10, 11
2	t <sub>AA</sub>	7, 8, 9, 10, 11
3	t <sub>ACS</sub>	7, 8, 9, 10, 11
6	t <sub>OH</sub>	7, 8, 9, 10, 11
9	t <sub>WC</sub>	7, 8, 9, 10, 11
10	t <sub>WP</sub>	7, 8, 9, 10, 11
11	t <sub>WR</sub>	7, 8, 9, 10, 11
13	t <sub>DW</sub>	7, 8, 9, 10, 11
14	t <sub>DH</sub>	7, 8, 9, 10, 11
15	t <sub>AS</sub>	7, 8, 9, 10, 11
16	t <sub>CW</sub>	7, 8, 9, 10, 11
18	t <sub>AW</sub>	7, 8, 9, 10, 11

### MILITARY BURN-IN

Military burn-in is in accordance with the current revision of MIL-STD-883, Test Method 1015, Conditions A through E. Test conditions are selected at AMD's option.



## 256K x 1 CMOS Dynamic RAM Family

### Introduction

This document presents preliminary specifications on the 256K x 1 CMOS Dynamic RAM Family of products. The family consists of three device types, each with its own distinct addressing scheme. The Am90C255 features Nibble Mode addressing which allows high-speed serial access of up to 4 bits of data, resulting in significant bandwidth improvement over conventional Page Mode addressing. The Am90C256 supports Enhanced Page Mode which permits random or serial access of up to 512 bits within a row. The Static Column Mode DRAM, the Am90C257, offers a new addressing scheme which significantly reduces access times. In this method, RAS latches the row addresses are read directly from the address bus as in a static RAM.  $\overline{\text{CAS}}$  can either be tied to ground or used as a chip select. Access time of 80 ns, 100 ns and 120 ns are offered on all three device types.

All three devices types have corresponding low-power versions which offer very low CMOS standby power of 0.5 mW (Max.), ideal for battery-operated or battery back-up applications. During standby (Refresh-only cycles), the refresh period can be extended to 32 ms to reduce the total current required for data retention to less than 230  $\mu\text{A}$  (Max.). All three low standby power versions are screened for 100-ns, 120-ns and 150-ns access times. The low-power versions share the same AC and DC characteristics with the standard CMOS versions, except for one addition to the DC characteristics, viz CMOS standby current specified at 100  $\mu\text{A}$  (Max.). These additions are presented in the Low-Power DRAM overview. All other data is supplied in the respective standard DRAM data sheet. The three low-power devices are identified as the Am90CL255 (Nibble Mode DRAM), the Am90CL256 (Enhanced Page Mode DRAM) and the Am90CL257 (Static Column Mode DRAM).

The three addressing schemes, along with the low-power options, support a wide range of applications requiring superior speed-power characteristics, such as mini-computers, professional computers, workstations, CAD/CAM systems, buffer memories, peripheral storage, etc. Besides low standby power, the CMOS process permits significantly improved soft-error immunity (<100 FITS\*), thus significantly improving system reliability.

Both families are available in a 16-Pin Plastic DIP or 18-Pin Plastic Leaded Chip Carrier. Physical dimensions for these packages are provided in Section 7 of this book.

\* 1 FIT (Failure in Time) = 1 Failure in  $10^9$  device-hours.

# Am90C255

256K x 1 CMOS Nibble Mode Dynamic RAM

PRELIMINARY

Am90C255

## DISTINCTIVE CHARACTERISTICS

- High density 256K x 1
- Low-power dissipation — 358 mW active
- High-speed operation — 80-ns access, 130-ns cycle times
- High-speed Nibble Mode
  - 15-ns access, 35-ns cycle times
- Fast Read-Modify-Write Cycle time
- Single 5-V supply
- Fast  $\overline{\text{CAS}}$  output control
- Back biased substrate for high performance
- $\overline{\text{RAS}}$ -only refresh

## GENERAL DESCRIPTION


The Am90C255 is a fully decoded, CMOS Dynamic Random-Access Memory organized as 262,144 one-bit words. The design is optimized for high-speed, high-performance applications such as mainframe memory, graphics, buffer memory and peripheral storage, and battery operated applications.

The Am90C255 features "nibble mode" which allows high-speed serial access of up to four bits of data. This results in significant bandwidth improvement over conventional page mode, while simplifying system design.

The Am90C255 is fabricated using silicon gate CMOS process which permits significant improvements in speed-power characteristics. It has an on-chip fully regulated substrate bias generator which significantly improves transistor performance, and also functions as a power-up clamp which serves to protect the device from latch-ups.


The device operates on a single 5-V supply and is stable over a wide range. All inputs and outputs are TTL-compatible. The Am90C255 is housed in a standard 16-pin, 0.3-inch wide plastic DIP.

## BLOCK DIAGRAM




BD005141

### CONNECTION DIAGRAMS Top View




CD005843




CD007080

### LOGIC SYMBOL



LS001812

### METALLIZATION AND PAD LAYOUT




4

# ORDERING INFORMATION

## Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:

- A. Device Number**
- B. Speed Option** (if applicable)
- C. Package Type**
- D. Temperature Range**
- E. Optional Processing**




Valid Combinations	
AM90C255-08	PC, PCB JC, JCB
AM90C255-10	
AM90C255-12	

### Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.


# COLUMN ADDRESS TOPOLOGICAL BIT MAP



Note: 1. Address A<sub>4</sub> from 256 to 511 is the inverse of address 0 to 255.

AF003960

# ROW ADDRESS TOPOLOGICAL BIT MAP



Note: Quad 2 is a mirror image of AX<sub>2</sub> thru AX<sub>7</sub> in Quad 1. AX<sub>0</sub> and AX<sub>1</sub> are repeated in both quads.

AF003970

## PIN DESCRIPTION

<p><b>A<sub>0</sub> - A<sub>8</sub></b></p>	<p>Nine multiplexed inputs, initially provides nine row address inputs and then nine column address inputs, all within one normal cycle. The nine row address inputs (meeting the set-up and hold times, <math>t_{ASR}</math> and <math>t_{RAH}</math>) are latched in by <math>\overline{RAS}</math> ↓. The nine column address inputs (meeting the set-up and hold times, <math>t_{ASC}</math> and <math>t_{CAH}</math>) are latched in by <math>\overline{CAS}</math> ↓. The combined row and column address inputs (18 total) will select one of 262,144 memory bits for Read, Write or Read-Modify-Write operation. During Nibble Mode operation, A<sub>8</sub> determines the starting point of the circular 4-bit nibble. Row A<sub>8</sub> and Column A<sub>8</sub> provide two binary bits needed to select one of four bits (see Section on Nibble Mode Cycles).</p>	<p><b><math>\overline{CAS}</math></b></p>	<p>The Column Address Strobe control clock. With <math>\overline{RAS}</math> LOW, <math>\overline{CAS}</math> ↓ latches the column address and activates the memory input and output operations. With <math>\overline{WE}</math> LOW, <math>\overline{CAS}</math> controls the input timing; with <math>\overline{WE}</math> HIGH, <math>\overline{CAS}</math> controls the timing of valid output. <math>\overline{CAS}</math> HIGH turns off D<sub>OUT</sub> (D<sub>OUT</sub> = high impedance). In the Nibble Mode, <math>\overline{CAS}</math> is toggled to sequentially access the three nibble bits after the first bit of the nibble is accessed in the usual manner.</p>
<p><b>D<sub>IN</sub></b></p>	<p>The Data Input (meeting set-up and hold times, <math>t_{DS}</math> and <math>t_{DH}</math>) is latched in by either <math>\overline{WE}</math> ↓ or <math>\overline{CAS}</math> ↓, whichever comes later, while <math>\overline{RAS}</math> is LOW.</p>	<p><b><math>\overline{WE}</math></b></p>	<p>The Write Enable control clock. <math>\overline{WE}</math> timing, relative to <math>\overline{CAS}</math> and <math>\overline{RAS}</math>, will define one of three memory cycles. <math>\overline{RAS}</math> and <math>\overline{CAS}</math>, both LOW, and 1) <math>\overline{WE}</math> HIGH, will define a Read Cycle; 2) <math>\overline{WE}</math> LOW (meeting the set-up and hold time <math>t_{WCS}</math>), will define an Early Write Cycle; 3) <math>\overline{WE}</math>, first HIGH and then LOW (meeting the <math>t_{CWD}</math> delay time), will define a Read-Write/Read-Modify-Write Cycle.</p>
<p><b><math>\overline{RAS}</math></b></p>	<p>The Row Address Strobe control clock. <math>\overline{RAS}</math> ↓ latches the row address on A<sub>0</sub> - A<sub>8</sub> and activates a memory cycle and precharges the memory's dynamic circuits. Memory cycle time, as defined by the <math>\overline{RAS}</math> clock, has a very large operating range. However, <math>\overline{RAS}</math> LOW pulse width (<math>t_{RAS}</math>) and <math>\overline{RAS}</math> HIGH pulse width (<math>t_{RP}</math>) must satisfy the specified minimum and maximum values in order to maintain continuous memory operation and data retention. <math>\overline{RAS}</math> alone controls memory refresh function.</p>	<p><b>D<sub>OUT</sub></b></p>	<p>The three-state output. D<sub>OUT</sub> is controlled by <math>\overline{CAS}</math>. Valid output appears on D<sub>OUT</sub> in a Read Cycle after access time has elapsed (<math>t_{CAC}</math> or <math>t_{RAC}</math>, whichever applies). Last valid D<sub>OUT</sub> remains valid as long as <math>\overline{CAS}</math> is LOW. D<sub>OUT</sub> can be turned off only with <math>\overline{CAS}</math>.</p>

## FUNCTIONAL DESCRIPTION

### Device Initialization

Since the Am90C255 dynamic RAM is a single supply 5 V-only device, the need for power supply sequencing is no longer required as was the case in older generation dynamic RAMs. On power-up, an initial pause of 100 microseconds is required for the internal substrate generator pump to establish the correct bias voltage. This is to be followed by a minimum of eight active cycles of the row address strobe (clock) to initialize the various dynamic nodes internal to the device. During an extended inactive state of the device (greater than 4 ms with device powered up), the wake-up sequence (8 active cycles) will be necessary to assure proper device operation.

### Addressing The RAM

The nine address pins on the device are time multiplexed with two separate 9-bit address fields that are strobed at the beginning of the memory cycle by two clocks (active negative), the row address strobe and the column address strobe. A total of eighteen address bits will decode one of the 262,144 cell locations in the device. The column address strobe follows the row address strobe by a specified minimum and maximum time called " $t_{RCD}$ ," which is the row-to-column strobe delay. This time interval is also referred to as the multiplex window which gives flexibility to a system designer to set up his external addresses into the RAM. These conditions have to be met for normal read or write cycles. This initial portion of the cycle accomplishes the normal addressing of the device. There are, however, two other variations in addressing the Am90C255. One is called the  $\overline{RAS}$ -only refresh cycle (described later), where an 8-bit row address field is presented on the input pins and latched by the  $\overline{RAS}$  clock. The most significant bit on row address A<sub>8</sub> (pin 1) is not required for refresh. The other variation, which is called Nibble Mode

allows the user to address 4 bits of data (serially) at a very high data rate.

### Operating Cycles

#### Read Cycle

A Read Cycle is referred to as a Normal Read Cycle to differentiate it from a Nibble Mode Read Cycle, a Read-Write Cycle, and Read-Modify-Write Cycle which are covered in later sections.

The Memory Read Cycle begins with the row addresses valid and the  $\overline{RAS}$  clock transitioning from HIGH to LOW. The  $\overline{CAS}$  clock must also make a transition from HIGH to LOW, at the specified  $t_{RCD}$  timing limits, when the column addresses are latched. These clocks are linked in such a manner that the access time of the device is independent of the address multiplex window. However, the  $\overline{CAS}$  clock must be active before or at the  $t_{RCD}$  maximum for an access (data valid) from the  $\overline{RAS}$  clock edge to be valid ( $t_{RAC}$ ). If the  $t_{RCD}$  maximum condition is not met, the access ( $t_{CAC}$ ) from the  $\overline{CAS}$  clock active transition will determine read access time. The external  $\overline{CAS}$  signal is ignored until an internal  $\overline{RAS}$  signal is available, as shown in the block diagram. This gating feature on the  $\overline{CAS}$  clock allows the external  $\overline{CAS}$  signal to become active as soon as the row address hold time ( $t_{RAH}$ ) specification has been met, and thus defines the  $t_{RCD}$  minimum specification. The time difference between  $t_{RCD}$  minimum and  $t_{RCD}$  maximum can be used to absorb skew delays in switching the address bus from row-to-column addresses to generate the  $\overline{CAS}$  clock.

Once the clocks have become active they must stay active for certain minimums ( $t_{RAS}$  for  $\overline{RAS}$  clock,  $t_{CAS}$  for the  $\overline{CAS}$  clock), and the  $\overline{RAS}$  clock must stay inactive for a minimum time ( $t_{RP}$ ). The former is for the completion of the cycle in progress and the latter allows the device internal circuitry to be precharged for the next active cycle.

$D_{OUT}$  is not latched and is valid as long as the  $\overline{CAS}$  clock is active. The output will switch to the high impedance mode when the  $\overline{CAS}$  clock goes inactive. The  $\overline{CAS}$  clock can remain active before the start of the next cycle. To perform a Read Cycle, the Write Enable ( $\overline{WE}$ ) input must be held HIGH from the time the  $\overline{CAS}$  clock makes its active transition ( $t_{RCS}$ ), to the time when it transitions into the inactive mode ( $t_{RCH}$ ).

### Write Cycle

A Write Cycle is similar to a Read Cycle except that the Write Enable ( $\overline{WE}$ ) clock must go active LOW at or before the time the  $\overline{CAS}$  clock goes active. In this case the cycle in progress is referred to as an early Write Cycle. In an early Write Cycle, the Write Clock and  $D_{IN}$  are referenced to the active transition of the  $\overline{CAS}$  clock edge. There are two important parameters with respect to the Write Cycle: the column-strobe-to-write time ( $t_{CWL}$ ) and the row-strobe-to-write lead time ( $t_{RWL}$ ). These are the minimum times that the  $\overline{RAS}$  and  $\overline{CAS}$  clocks need to be active after the write operation has started ( $\overline{WE}$  clock LOW).

It is also possible to perform a late Write Cycle. For this cycle, the Write Clock is activated after  $\overline{CAS}$  goes LOW, which is beyond  $t_{WCS}$  minimum time so the parameters  $t_{CWL}$  and  $t_{RWL}$  must be satisfied before terminating this cycle. The difference between an early Write Cycle and late Write Cycle is that in a late Write Cycle the Write Enable clock can occur much later in time with respect to the active transition of the  $\overline{CAS}$  clock.

At the start of an Early Write Cycle,  $D_{OUT}$  is in a Hi-Z condition and remains so throughout the cycle. It remains Hi-Z because the active transition of the Write Enable clock prevents the  $\overline{CAS}$  clock from enabling the output buffers, as shown in the Block Diagram. This characteristic can be effectively utilized in a system that has a common input/output bus, with the only stipulation being the system must use only the early write mode.

### Read-Modify-Write And Read-Write Cycles

As the name implies, both a Read and a Write Cycle are accomplished at the same cell location during a single access. The Read-Modify-Write Cycle is similar to the late Write Cycle discussed above.

For the Read-Modify-Write Cycle, a normal Read Cycle is initiated with the  $\overline{WE}$  clock HIGH. After the data is read,  $\overline{WE}$  is transitioned to LOW and  $D_{IN}$  is set up and held with respect to the active edge of  $\overline{WE}$ . This cycle assumes a zero modify time between read and write.

Another variation of the Read-Modify-Write Cycle is the Read-Write Cycle, in which the one parameter ( $t_{CWD}$ ) plays an important role. A Read-Write Cycle starts as a normal Read Cycle with the  $\overline{WE}$  clock being transitioned at minimum  $t_{CWD}$  time, depending upon the application. This results in starting a write operation to the selected cell even before  $D_{OUT}$  occurs. In this case,  $D_{IN}$  is set up with respect to the  $\overline{WE}$  clock active edge.

### Refresh Cycles

The dynamic RAM design is based on capacitor charge storage for each bit in the array. This charge will tend to degrade with time and temperature. Therefore, to retain the correct information, the bits need to be refreshed at least once every 4 ms. This is accomplished by sequentially cycling through the 256 row address locations every 4 ms. A normal read or write operation to the RAM will serve to refresh all the bits (1024) associated with that particular row decoded.

### $\overline{RAS}$ -Only Refresh

One method to ensure data retention is to employ the  $\overline{RAS}$ -only refresh scheme. In this refresh method, the system must perform a  $\overline{RAS}$ -only cycle on all 256 row addresses every 4 ms. The row addresses are latched with the  $\overline{RAS}$  clock, and the associated internal row locations are refreshed. The  $\overline{CAS}$  clock is not required and must be inactive or HIGH to conserve power.

### Nibble Mode Cycles

Nibble Mode operation allows faster successive data operation on 4 bits. The first of 4 bits is accessed in the usual manner with read data coming out at  $t_{CAC}$  time. By keeping  $\overline{RAS}$  LOW,  $\overline{CAS}$  can be cycled up and then down, to read or write the next three bits at a high data rate (faster than  $t_{CAC}$ ). Row and column addresses need only be supplied for the first access of the cycle. From then on, the falling edge of  $\overline{CAS}$  will activate the next bit. After four bits have been accessed, the next bit will be the same as the first bit accessed (wrap-around method).



Pin one ( $A_8$ ) determines the starting point of the circular 4-bit nibble. Row  $A_8$  and Column  $A_8$  provide the two binary bits needed to select one of four bits. The user can start the Nibble Mode at any one of the four bits. From then on, successive bits come out in a binary fashion (i.e., 00-01-10-11) with Row  $A_8$  being the least significant address.

If more than 4 bits are accessed during Nibble Mode, the address will begin to repeat. If any bit is written during Nibble Mode, the new data will be written to the memory cells selected, but the new data will not be read during the same nibble sequence.

In Nibble Mode, the three-state control of  $D_{OUT}$  is determined by the first normal access cycle.

The data output is controlled only by the  $\overline{WE}$  state referenced at the  $\overline{CAS}$  negative transition of the normal cycle [first nibble bit]. That is, when  $t_{WCS} > t_{WCS}$  minimum is met, the data output will remain open circuit throughout the succeeding Nibble Cycle regardless of the  $\overline{WE}$  state. The write operation is done during the period in which the  $\overline{WE}$  and  $\overline{CAS}$  clock are LOW. This is demonstrated in Figures 1, 2 and 3.






Figure 1.




Figure 2. Case One (Nibble Cycle is an Early-Write Cycle)




Figure 3. Case Two (Nibble Cycle is a delayed Write, Read-Write Cycle)

## ABSOLUTE MAXIMUM RATINGS

Storage Temperature ..... -65 to +150°C  
 Ambient Temperature with Power  
 Applied ..... -10 to +80°C  
 Voltage on Any Pin Relative to V<sub>SS</sub>  
 (Except V<sub>CC</sub>) ..... -2 to +7.5 V  
 Voltage on V<sub>CC</sub> Supply  
 Relative to V<sub>SS</sub> ..... -1 to +7.5 V  
 Short Circuit Output Current ..... 50 mA  
 Power Dissipation ..... 1.0 W

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

## OPERATING RANGES

Commercial (C) Devices  
 Temperature (T<sub>A</sub>) ..... 0 to +70°C  
 Supply Voltage (V<sub>CC</sub>) ..... +4.5 V to +5.5 V  
 Input High Voltage (V<sub>IH</sub>) ..... 2.4 V to V<sub>CC</sub> + 1.0 V  
 Input Low Voltage (V<sub>IL</sub>) ..... -1.0 V to 0.8 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

## DC CHARACTERISTICS over operating range unless otherwise specified

Parameter Symbol	Parameter Description	Test Conditions	Part No.	Min.	Max.	Unit
V <sub>OH</sub>	Output Levels	Output HIGH Voltage (I <sub>OH</sub> = -5.0 mA) Output LOW Voltage (I <sub>OL</sub> = 4.2 mA)		2.4		V
V <sub>OL</sub>					0.4	
V <sub>IH</sub>	Input HIGH Voltage	0°C ≤ T <sub>A</sub> ≤ +70°C		2.4	V <sub>CC</sub> + 1.0 V	V
V <sub>IL</sub>	Input LOW Voltage			-1.0	0.8	V
I <sub>I(L)</sub>	Input Leakage Current	0 ≤ V <sub>IN</sub> ≤ 5.5 V, V <sub>CC</sub> = 5.5 V, V <sub>SS</sub> = 0 V All Other Pins Not Under Test = 0 V		-10	10	μA
I <sub>O(L)</sub>	Output Leakage Current	Data-Out Disabled, 0 V < V <sub>OUT</sub> < 5.5 V		-10	10	μA
I <sub>CC1</sub>	Operating Current	FAS, CAS Cycling t <sub>RC</sub> = Min.	Am90C255-08		85	mA
			Am90C255-10		65	
			Am90C255-12		60	
I <sub>CC2</sub>	Standby Current	FAS = CAS = V <sub>IH</sub> (TTL Level)			4	mA
I <sub>CC3</sub>	V <sub>CC</sub> Supply Current FAS-Only Refresh	FAS Cycling, CAS = V <sub>IH</sub> t <sub>RC</sub> = Min.	Am90C255-08		85	mA
			Am90C255-10		60	
			Am90C255-12		55	
I <sub>CC4</sub>	Nibble Mode Operating Current	FAS = V <sub>IL</sub> , CAS Cycling t <sub>NC</sub> = Min.	Am90C255-8		25	mA
			Am90C255-10		20	
			Am90C255-12		18	

- Notes: 1. All voltages referenced to V<sub>SS</sub>.  
 2. Specified I<sub>CC</sub> (Max.) is measured with output open.  
 3. Test Conditions apply for DC Characteristics only.


## CAPACITANCE\*

(T<sub>A</sub> = +25°C, V<sub>CC</sub> = 5 V, f = 1.0 MHz)

Parameter Symbol	Parameter Description	Max.	Units
C <sub>IN1</sub>	Input Capacitance A <sub>0</sub> to A <sub>8</sub> , D <sub>IN</sub>	5	pF
C <sub>IN2</sub>	Input Capacitance FAS, CAS, WE	6	pF
C <sub>OUT</sub>	Output Capacitance D <sub>OUT</sub>	6	pF


\*Measured with a Booton Meter or calculated from the equation C = IΔt/ΔV.

### SWITCHING TEST CIRCUIT



TC002323

### SWITCHING TEST WAVEFORM



WF010380

### KEY TO SWITCHING WAVEFORMS

WAVEFORM	INPUTS	OUTPUTS
	MUST BE STEADY	WILL BE STEADY
	MAY CHANGE FROM H TO L	WILL BE CHANGING FROM H TO L
	MAY CHANGE FROM L TO H	WILL BE CHANGING FROM L TO H
	DON'T CARE; ANY CHANGE PERMITTED	CHANGING; STATE UNKNOWN
	DOES NOT APPLY	CENTER LINE IS HIGH IMPEDANCE "OFF" STATE

KS000010

**SWITCHING CHARACTERISTICS** ( $T_A = 0$  to  $+70^\circ\text{C}$ ,  $V_{CC} = 5\text{ V} \pm 10\%$ ,  $V_{SS} = 0\text{ V}$  unless otherwise noted)

No.	Parameter Symbol	Parameter Description	Am90C255-08		Am90C255-10		Am90C255-12		Unit
			Min.	Max.	Min.	Max.	Min.	Max.	
<b>READ/WRITE/READ-MODIFY-WRITE CYCLE</b>									
1	$t_{RAC}$	Access Time from $\overline{RAS}$ (Note 10)		80		100		120	ns
2	$t_{CAC}$	Access Time from $\overline{CAS}$ (Note 10)		35		40		50	ns
3	$t_{RP}$	$\overline{RAS}$ Precharge Time	40		65		70		ns
4	$t_{RC}$	R/W Cycle Time (Note 3)	130		175		200		ns
5	$t_{RAS}$	$\overline{RAS}$ Pulse Width	80	10,000	100	10,000	120	10,000	ns
6	$t_{CAS}$	$\overline{CAS}$ Pulse Width	35	10,000	40	10,000	50	10,000	ns
7	$t_{CRP}$	$\overline{CAS}$ -to- $\overline{RAS}$ Precharge Time	0		0		0		ns
8	$t_{RCD}$	$\overline{RAS}$ -to- $\overline{CAS}$ Delay Time (Note 4)	20	45	22	60	25	70	ns
9	$t_{RSH}$	$\overline{RAS}$ Hold Time	35		40		50		ns
10	$t_{CSH}$	$\overline{CAS}$ Hold Time	80		100		120		ns
11	$t_{ASR}$	Row Address Setup Time	3		0		0		ns
12	$t_{RAH}$	Row Address Hold Time	10		12		15		ns
13	$t_{ASC}$	Column Address Setup Time	0		0		0		ns
14	$t_{CAH}$	Column Address Hold Time	12		15		20		ns
15	$t_{AR}$	Column Address Hold Time to $\overline{RAS}$ (Note 12)							ns
16	$t_T$	Transition Time	3	50	3	50	3	50	ns
17	$t_{OFF}$	Output Disable Time	0	20	0	20	0	25	ns
18	$t_{REF}$	Time Between Refresh		4		4		4	ms
<b>READ CYCLE</b>									
19	$t_{RCS}$	Read Command Setup Time	0		0		0		ns
20	$t_{RCH}$	Read Command Hold to $\overline{CAS}$	0		0		0		ns
21	$t_{RRH}$	Read Command Hold to $\overline{RAS}$	20		20		20		ns
<b>WRITE CYCLE</b>									
22	$t_{WCS}$	Write Command Setup	0		0		0		ns
23	$t_{WCH}$	Write Command Hold Time	12		15		20		ns
24	$t_{WP}$	Write Command Pulse Width	12		15		20		ns
25	$t_{RWL}$	Write Command to $\overline{RAS}$	15		20		25		ns
26	$t_{CWL}$	Write Command to $\overline{CAS}$ Setup Time	15		20		25		ns
27	$t_{DS}$	Data-In Setup Time	0		0		0		ns
28	$t_{DH}$	Data-In Hold Time	12		15		20		ns
<b>READ-MODIFY-WRITE CYCLE</b>									
29	$t_{RWC}$	RMW Cycle Time (Note 5)	130		175		200		ns
30	$t_{CWD}$	$\overline{CAS}$ -to- $\overline{WE}$ Delay Time	12		15		20		ns
31	$t_{RRW}$	RMW $\overline{RAS}$ Pulse Width (Note 6)	80	10,000	100	10,000	120	10,000	ns
32	$t_{CRW}$	RMW $\overline{CAS}$ Pulse Width (Note 7)	32		40		50		ns
<b>NIBBLE MODE READ CYCLE</b>									
33	$t_{NC}$	Nibble R/W Cycle Time (Note 8)	35		40		50		ns
34	$t_{NCAC}$	Nibble $\overline{CAS}$ Access Time		15		20		25	ns
35	$t_{NCAS}$	Nibble $\overline{CAS}$ Pulse Width	15		20		25		ns
36	$t_{NCP}$	Nibble $\overline{CAS}$ Precharge Time	10		10		15		ns
37	$t_{NRS}$	Nibble $\overline{RAS}$ Hold Time	15		20		25		ns


Notes: See next page for notes.

**SWITCHING CHARACTERISTICS (Cont.)** ( $T_A = 0$  to  $+70^\circ\text{C}$ ,  $V_{CC} = 5\text{ V} \pm 10\%$ ,  $V_{SS} = 0\text{ V}$  unless otherwise noted)

No.	Parameter Symbol	Parameter Description	Am90C255-08		Am90C255-10		Am90C255-12		Unit
			Min.	Max.	Min.	Max.	Min.	Max.	
<b>NIBBLE MODE WRITE CYCLE</b>									
38	$t_{NCWL}$	Nibble Mode Write-to-CAS Lead Time	15		20		25		ns
39	$t_{NCWD}$	Nibble CAS-to-WE Delay Time (Note 11)	0		0		0		ns
40	$t_{NCRW}$	Nibble Mode RMW CAS Pulse Width	15		20		25		ns
41	$t_{NWRH}$	Nibble RAS Hold Time	25		30		35		ns
42	$t_{NRWC}$	Nibble RMW Cycle Time (Note 9)	40		45		55		ns

- Notes: 1. An initial pause of 100  $\mu\text{s}$  is required after power-up, followed by any 8 RAS cycles, before proper device operation is achieved.  
 2. Switching characteristics assume  $t_f = 5\text{ ns}$ .  $t_f$  is measured between  $V_{IH}$  (Min.) and  $V_{IL}$  (Max.).  
 3.  $t_{RC} = t_{RAS} + t_f + t_{RP} + t_f$ .  
 4.  $t_{RCD} = t_{RAH} + t_f + t_{ASC} + t_f$ .  
 5.  $t_{RWC} = t_{RRW} + t_{RP} + t_f + t_f$ .  
 6.  $t_{RRW} = t_{RCD}(\text{Max}) + t_{CWD} + t_f + t_{RWL}$ .  
 7.  $t_{CRW} = t_{CWD} + t_f + t_{CWL}$ .  
 8.  $t_{NC} = t_{NCAS} + t_f + t_{NCP} + t_f$ .  
 9.  $t_{NRWC} = t_{NCWD} + t_f + t_{NCWL} + t_f + t_{NCP} + t_f$ .  
 10. All switching characteristic parameters are measured with a load equivalent of two TTL loads and 100 pF.  
 11. If the first Nibble Cycle is a Read-Modify-Write, the same cycle can be performed on the next three bits if WE stays LOW, or Read Cycle if WE is pulled HIGH prior to start of Nibble Cycle.  
 12. Timing requirements referenced to RAS are non-restrictive and are deleted from the data sheet. These include  $t_{AR}$ ,  $t_{WCR}$ ,  $t_{DHR}$  and  $t_{RWD}$ . The hold times of the Column Address,  $D_{IH}$  and WE, as well as  $t_{CWD}$  (CAS-to-WE delay) are not restricted by  $t_{RCD}$ .

**SWITCHING WAVEFORMS (Cont'd.)**




**Read Cycle**

WF009692


# SWITCHING WAVEFORMS (Cont'd.)

## WRITE CYCLE



WF009702


## READ-MODIFY-WRITE CYCLE




WF009712

### SWITCHING WAVEFORMS (Cont'd.)

#### $\overline{\text{RAS}}$ -ONLY REFRESH




#### NIBBLE MODE READ CYCLE



4


# SWITCHING WAVEFORMS (Cont'd.)

## NIBBLE MODE WRITE CYCLE



WF009742

## NIBBLE MODE READ-MODIFY-WRITE CYCLE



WF009752



# Am90CL255

Low-Power 256K x 1 CMOS Nibble Mode DRAM

Am90CL255

## OVERVIEW

The 256K x 1 CMOS Low-Power ('L') DRAM versions share common functional descriptions, DC and AC characteristics with the corresponding standard CMOS (non-'L') versions. The only additions to these sections are:

### DISTINCTIVE CHARACTERISTICS

- Extended refresh period  
— 32 ms (Max.) during standby
- Low data retention current  
— 230  $\mu$ A (Max.)
- Low-power dissipation  
— 0.55 mW (Max.)

### ORDERING INFORMATION

The Ordering Information for the Low-Power DRAM versions are the same as for the Standard CMOS DRAMs, with the exception of an 'L' inserted within the device number to denote 'Low-Power.' For example, the Am90CL255 is a 256K x 1 CMOS "Low-Power" Nibble Mode DRAM. All temperature ranges, speed and package options remain the same as those listed in Ordering Information sections for the respective Standard CMOS DRAMs.

### DC CHARACTERISTICS

The low-power version DRAMs are screened for one additional parameter, viz, CMOS standby current. All other DC characteristics remain the same for both families.

Parameter Symbol	Parameter Description	Test Conditions	Min.	Max.	Units
I <sub>CC5</sub>	V <sub>CC</sub> Supply Current CMOS Standby	$\overline{RAS} \geq V_{CC} - 0.5$ V and $\overline{CAS}$ at V <sub>IH</sub> , all other inputs and outputs $\geq V_{SS}$	Am90CL255	0.1	mA

The Am90CL255-15 is screened for I<sub>CC1</sub> = 55 mA, I<sub>CC3</sub> = 50 mA, and I<sub>CC4</sub> = 16 mA.

### AC CHARACTERISTICS

AC Characteristics remain unchanged on the low-power 100 ns and 120 ns versions. The AC characteristics corresponding to the 150 ns speed are on the following pages.

### FUNCTIONAL DESCRIPTION

The Functional Descriptions for low-power versions are the same as the corresponding standard versions. The low-power devices, however, support Extended Refresh cycles described below:

#### Extended Refresh Cycle

All low-power versions extend the Refresh Cycle period to 32 ms for  $\overline{RAS}$ -Only Refresh cycles. This feature reduces the total current consumption to a maximum of 230  $\mu$ A for data retention. The low-standby current can significantly extend battery life in battery back-up applications. Current consumption is calculated from the following equation:

$$I = \frac{(t_{RC})(I_{ACTIVE}) + (t_{RI} - t_{RC})(I_{STANDBY})}{t_{RI}}$$

where  $t_{RC}$  = Refresh Cycle Time

and  $t_{RI}$  = Refresh Interval Time or  $t_{REF}/256$

Before entering or leaving an Extended Refresh period, the entire array must be refreshed at the normal interval of 4 ms. This can be accomplished by either a burst or distributed refresh.

4

**SWITCHING CHARACTERISTICS** ( $T_A = 0$  to  $+70^\circ\text{C}$ ,  $V_{CC} = 5\text{ V} \pm 10\%$ ,  $V_{SS} = 0\text{ V}$  unless otherwise noted)

No.	Parameter Symbol	Parameter Description	Am90CL255-15		Units
			Min.	Max.	
<b>READ/WRITE/READ-MODIFY-WRITE CYCLE</b>					
1	$t_{RAC}$	Access Time from $\overline{RAS}$ (Note 10)		150	ns
2	$t_{CAC}$	Access Time from $\overline{CAS}$ (Note 10)		60	ns
3	$t_{RP}$	$\overline{RAS}$ Precharge Time	85		ns
4	$t_{RC}$	R/W Cycle Time (Note 3)	245		ns
5	$t_{RAS}$	$\overline{RAS}$ Pulse Width	150	10,000	ns
6	$t_{CAS}$	$\overline{CAS}$ Pulse Width	60	10,000	ns
7	$t_{CRP}$	$\overline{CAS}$ -to- $\overline{RAS}$ Precharge Time	0		ns
8	$t_{RCD}$	$\overline{RAS}$ -to- $\overline{CAS}$ Delay Time (Note 4)	30	90	ns
9	$t_{RSH}$	$\overline{RAS}$ Hold Time	60		ns
10	$t_{CSH}$	$\overline{CAS}$ Hold Time	150		ns
11	$t_{ASR}$	Row Address Setup Time	0		ns
12	$t_{RAH}$	Row Address Hold Time	20		ns
13	$t_{ASC}$	Column Address Setup Time	0		ns
14	$t_{CAH}$	Column Address Hold Time	25		ns
15	$t_{AR}$	Column Address Hold Time to $\overline{RAS}$ (Note 12)			ns
16	$t_T$	Transition Time	3	50	ns
17	$t_{OFF}$	Output Disable Time	0	30	ns
18	$t_{REF}$	Time Between Refresh		4	ms
<b>READ CYCLE</b>					
19	$t_{RCS}$	Read Command Setup Time	0		ns
20	$t_{RCH}$	Read Command Hold to $\overline{CAS}$	0		ns
21	$t_{RRH}$	Read Command Hold to $\overline{RAS}$	20		ns
<b>WRITE CYCLE</b>					
22	$t_{WCS}$	Write Command Setup	0		ns
23	$t_{WCH}$	Write Command Hold Time	25		ns
24	$t_{WP}$	Write Command Pulse Width	25		ns
25	$t_{RWL}$	Write Command to $\overline{RAS}$	30		ns
26	$t_{CWL}$	Write Command to $\overline{CAS}$ Setup Time	30		ns
27	$t_{DS}$	Data-In Setup Time	0		ns
28	$t_{DH}$	Data-In Hold Time	25		ns
<b>READ-MODIFY-WRITE CYCLE</b>					
29	$t_{RWC}$	RMW Cycle Time (Note 5)	245		ns
30	$t_{CWD}$	$\overline{CAS}$ -to- $\overline{WE}$ Delay Time	25		ns
31	$t_{RRW}$	RMW $\overline{RAS}$ Pulse Width (Note 6)	150	10,000	ns
32	$t_{CRW}$	RMW $\overline{CAS}$ Pulse Width (Note 7)	60		ns
<b>NIBBLE MODE READ CYCLE</b>					
33	$t_{NC}$	Nibble R/W Cycle Time (Note 8)	60		ns
34	$t_{NCAC}$	Nibble $\overline{CAS}$ Access Time	30		ns
35	$t_{NCAS}$	Nibble $\overline{CAS}$ Pulse Width	30		ns
36	$t_{NCP}$	Nibble $\overline{CAS}$ Precharge Time	20		ns
37	$t_{NRS}$	Nibble $\overline{RAS}$ Hold Time	30		ns

Notes: See next page for notes.

**SWITCHING CHARACTERISTICS** ( $T_A = 0$  to  $+70^\circ\text{C}$ ,  $V_{CC} = 5\text{ V} \pm 10\%$ ,  $V_{SS} = 0\text{ V}$  unless otherwise noted)

No.	Parameter Symbol	Parameter Description	Am90CL255-15		Units
			Min.	Max.	
<b>NIBBLE MODE WRITE CYCLE</b>					
38	$t_{NCWL}$	Nibble Mode Write-to- $\overline{\text{CAS}}$ Lead Time	30		ns
39	$t_{NCWD}$	Nibble $\overline{\text{CAS}}$ -to- $\overline{\text{WE}}$ Delay Time (Note 11)	0		ns
40	$t_{NCRW}$	Nibble Mode RMW $\overline{\text{CAS}}$ Pulse Width	30		ns
41	$t_{NWRH}$	Nibble $\overline{\text{RAS}}$ Hold Time	40		ns
42	$t_{NRWC}$	Nibble RMW Cycle Time (Note 9)	65		ns

Notes: 1. An initial pause of 100  $\mu\text{s}$  is required after power-up, followed by any 8  $\overline{\text{RAS}}$  cycles, before proper device operation is achieved.

2. Switching characteristics assume  $t_T = 5\text{ ns}$ .  $t_T$  is measured between  $V_{IH}$  (Min.) and  $V_{IL}$  (Max.).
3.  $t_{RC} = t_{RAS} + t_T + t_{RP} + t_T$ .
4.  $t_{RCD} = t_{RAH} + t_T + t_{ASC} + t_T$ .
5.  $t_{RWC} = t_{RRW} + t_{RP} + t_T + t_T$ .
6.  $t_{RW} = t_{RCD}(\text{Max}) + t_{CWD} + t_T + t_{RWL}$ .
7.  $t_{CRW} = t_{CWD} + t_T + t_{CWL}$ .
8.  $t_{NC} = t_{NCAS} + t_T + t_{NCP} + t_T$ .
9.  $t_{NRWC} = t_{NCWD} + t_T + t_{NCWL} + t_T + t_{NCP} + t_T$ .
10. All switching characteristic parameters are measured with a load equivalent of two TTL loads and 100 pF.
11. If the first Nibble Cycle is a Read-Modify-Write, the same cycle can be performed on the next three bits if  $\overline{\text{WE}}$  stays LOW, or Read Cycle if  $\overline{\text{WE}}$  is pulled HIGH prior to start of Nibble Cycle.
12. Timing requirements referenced to  $\overline{\text{RAS}}$  are non-restrictive and are deleted from the data sheet. These include  $t_{AR}$ ,  $t_{WCR}$ ,  $t_{DHR}$  and  $t_{RWD}$ . The hold times of the Column Address,  $D_{IN}$  and  $\overline{\text{WE}}$ , as well as  $t_{CWD}$  ( $\overline{\text{CAS}}$ -to- $\overline{\text{WE}}$  delay) are not restricted by  $t_{RCD}$ .

# Am90C256

256K x 1 CMOS Enhanced Page Mode Dynamic RAM

PRELIMINARY

Am90C256

## DISTINCTIVE CHARACTERISTICS

- Continuous data rate over 25 MHz
- Random access within a row
- Flow-through column latch for pipelining
- Low operating current - 70 mA
- High-speed operation - 80-ns  $\overline{\text{RAS}}$  access, 130-ns  $\overline{\text{RAS}}$  cycle time - 20-ns  $\overline{\text{CAS}}$  access
- Fully TTL compatible

## GENERAL DESCRIPTION

The Am90C256 is a fully decoded, CMOS Dynamic Random-Access Memory organized as 262,144 one-bit words. The device offers an Enhanced Page Mode Feature which permits very high-speed accesses ideal for graphics, digital signal processing and cache applications.


The Enhanced Page Mode allows random or sequential access of up to 512 bits within a row, with cycle times as fast as 45 ns. Because of static column circuitry, the  $\overline{\text{CAS}}$  clock is no longer in the critical timing path. The flow-

through column latch allows address pipelining while relaxing many critical system requirements.

The Am90C256 is fabricated using silicon gate CMOS process which permits significant improvements in speed-power characteristics.

The device operates on a single 5-V supply and is stable over a wide range. All inputs and outputs are TTL-compatible. The Am90C256 is housed in a standard 16-pin, 0.3-inch wide plastic DIP.

## BLOCK DIAGRAM




BD005142

## PRODUCT SELECTOR GUIDE


Part Number	Am90C256-08	Am90C256-10	Am90C256-12
$\overline{\text{RAS}}$ Access Time	80 ns	100 ns	120 ns
Temperature Range	Commercial	Commercial	Commercial

Publication # 06954  
 Rev. B  
 Issue Date: May 1986  
 Amendment /0

### CONNECTION DIAGRAMS Top View




CD005843




CD007080

### LOGIC SYMBOL



LS001812

### METALLIZATION AND PAD LAYOUT




# ORDERING INFORMATION

## Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:

- A. Device Number**
- B. Speed Option** (if applicable)
- C. Package Type**
- D. Temperature Range**
- E. Optional Processing**




### Valid Combinations

Valid Combinations	
AM90C256-08	PC, PCB, JC, JCB
AM90C256-10	
AM90C256-12	

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.


# COLUMN ADDRESS TOPOLOGICAL BIT MAP



Note: 1. Address  $A_4$  from 256 to 511 is the inverse of address 0 to 255.

AF003960

# ROW ADDRESS TOPOLOGICAL BIT MAP



Note: Quad 2 is a mirror image of AX<sub>2</sub> thru AX<sub>7</sub> in Quad 1. AX<sub>0</sub> and AX<sub>1</sub> are repeated in both quads.

AF003970



## PIN DESCRIPTION

<b>A<sub>0</sub> - A<sub>8</sub></b>	Nine multiplexed address inputs, initially provides nine row address inputs and then nine column address inputs, all within one normal cycle. The nine row address inputs (meeting the set-up and hold times, $t_{ASR}$ and $t_{RAH}$ ) are latched in by $\overline{RAS}$ ↓. The nine column address inputs (meeting the set-up and hold times, $t_{ASC}$ , $t_{CAH}$ and $t_{AR}$ ) are latched in by $\overline{CAS}$ ↓. The combined row and column address inputs (18 total) will select one of 262,144 memory bits for Read, Write or Read-Modify-Write operation.	<b><math>\overline{CAS}</math></b>	The Column Address Strobe control clock. With $\overline{RAS}$ LOW, $\overline{CAS}$ ↓ latches the column address and activates the memory input and output operations. With $\overline{WE}$ LOW, $\overline{CAS}$ controls the input timing; with $\overline{WE}$ HIGH, $\overline{CAS}$ controls the timing of valid output. $\overline{CAS}$ HIGH turns off $D_{OUT}$ ( $D_{OUT}$ = high impedance). In Page Mode, $\overline{CAS}$ and $t_{CAA}$ define the Page Mode Cycle time. In Enhanced Page Mode operation, $\overline{CAS}$ is cycled while maintaining $\overline{RAS}$ LOW. The column address buffer acts as a flow-through latch while $\overline{CAS}$ is HIGH.
<b>D<sub>IN</sub></b>	The Data Input (meeting set-up and hold times, $t_{DS}$ and $t_{DH}$ ) is latched in by either $\overline{WE}$ ↓ or $\overline{CAS}$ ↓, whichever comes later, while $\overline{RAS}$ is LOW.	<b><math>\overline{WE}</math></b>	The Write Enable control clock. $\overline{WE}$ timing, relative to $\overline{CAS}$ and $\overline{RAS}$ , will define one of three memory cycles. $\overline{RAS}$ and $\overline{CAS}$ , both LOW, and 1) $\overline{WE}$ HIGH, will define a Read Cycle; 2) $\overline{WE}$ LOW (meeting the set-up and hold time $t_{WCS}$ ), will define an Early Write Cycle; 3) $\overline{WE}$ , first HIGH and then LOW (meeting the $t_{CWD}$ delay time), will define a Read-Write/Read-Modify-Write Cycle.
<b><math>\overline{RAS}</math></b>	The Row Address Strobe control clock. $\overline{RAS}$ ↓ latches the row address on A <sub>0</sub> - A <sub>8</sub> and activates a memory cycle and precharges the memory's dynamic circuits. Memory cycle time, as defined by the $\overline{RAS}$ clock, has a very large operating range. However, $\overline{RAS}$ LOW pulse width ( $t_{RAS}$ ) and $\overline{RAS}$ HIGH pulse width ( $t_{RP}$ ) must satisfy the specified minimum and maximum values in order to maintain continuous memory operation and data retention. $\overline{RAS}$ alone controls memory refresh function.	<b>D<sub>OUT</sub></b>	The three-state output. $D_{OUT}$ is controlled by $\overline{CAS}$ . Valid output appears on $D_{OUT}$ in a Read Cycle after access time has elapsed ( $t_{CAC}$ or $t_{RAC}$ , whichever applies). Last valid $D_{OUT}$ remains valid as long as $\overline{CAS}$ is LOW. $D_{OUT}$ can be turned off only with $\overline{CAS}$ .

## FUNCTIONAL DESCRIPTION

### Device Initialization

An initial pause of 100  $\mu$ s is required after  $V_{CC}$  power-up. This time delay is needed for the on-chip substrate-bias generator to pump enough negative charge into the substrate to establish the operating back-bias voltage. This is followed by a wake-up sequence of eight  $\overline{RAS}$  cycles to initialize the internal dynamic circuits. If the device remains in standby mode for more than 4 ms while  $V_{CC}$  is on, the wake-up sequence of any eight  $\overline{RAS}$  cycles will be necessary prior to normal operation. On-chip circuits prevent current surges during initial system power-up.

### Operating Cycles

#### Memory Cycle

The Memory Cycle begins with  $\overline{RAS}$  being pulled LOW. Once started, the Memory Cycle must not be aborted prior to fulfilling the minimum  $t_{RAS}$  timing specification to ensure data integrity. Furthermore, a new cycle cannot be initiated until the minimum precharge time,  $t_{PP}$  and  $t_{CP}$ , has elapsed.

#### Read Cycle

A Read Cycle is performed by maintaining the Write Enable ( $\overline{WE}$ ) signal HIGH during the  $\overline{RAS}/\overline{CAS}$  operation. The column address must be held for a minimum time specified by  $t_{AR}$ . Data-out becomes valid only when  $t_{RAC}$ ,  $t_{CAA}$  and  $t_{CAC}$  are all satisfied. Consequently, the access time is dependent upon the timing relationship among  $t_{RAC}$ ,  $t_{CAA}$  and  $t_{CAC}$ . For example, the access time is limited by  $t_{CAA}$  when  $t_{RAC}$  and  $t_{CAC}$  are both satisfied.

#### Write Cycle

A Write Cycle is performed by taking  $\overline{WE}$  and  $\overline{CAS}$  LOW during a  $\overline{RAS}$  operation. The column address is latched in by  $\overline{CAS}$ . The Write Cycle can be  $\overline{WE}$ -controlled or  $\overline{CAS}$ -controlled depending upon the later of  $\overline{WE}$  or  $\overline{CAS}$  LOW transition. Consequently, the input data must be valid at or before the falling edge of  $\overline{WE}$  or  $\overline{CAS}$ , whichever occurs last. In a  $\overline{CAS}$ -

Controlled Write Cycle (the leading edge of  $\overline{WE}$  occurs prior to, or coincident with, the  $\overline{CAS}$  LOW transition), the output ( $D_{OUT}$ ) pin will be in the high impedance state at the beginning of the write function. Terminating the write action with  $\overline{CAS}$  will maintain the output in the high impedance state.

The write function is internally timed on a write command which allows for a fast write pulse width and a fast write precharge time, thus eliminating the need for critical placement of transitions during the Write Cycle.

#### Refresh Cycle

To retain data, a refresh operation is performed by clocking each of the 256 row addresses (A<sub>0</sub> - A<sub>7</sub>) with  $\overline{RAS}$  at least every 4 milliseconds. Any Read, Write, Read-Modify-Write, or  $\overline{RAS}$ -Only Cycle will perform refresh.

#### Data Output

The Am90C256 Data Output ( $D_{OUT}$ ), which has three-state capability, is controlled by  $\overline{CAS}$ . During  $\overline{CAS}$  HIGH state ( $\overline{CAS}$  at  $V_{IH}$ ), the output is in the high impedance state. Table 1 summarizes the  $D_{OUT}$  state for various types of cycles.

#### Enhanced Page Mode Operation

Enhanced Page Mode operation permits all 512 columns within a selected row of the device to be randomly accessed at a high data rate. Maintaining  $\overline{RAS}$  LOW while successive  $\overline{CAS}$  cycles are performed, retains the row address internally, eliminating the need to reapply it. The column address buffer acts as a transparent or flow-through latch while  $\overline{CAS}$  is HIGH. Access begins from the valid column address rather than from  $\overline{CAS}$ , eliminating  $t_{ASC}$  and  $t_r$  from the critical timing path.  $\overline{CAS}$  latches the addresses into the column address buffer and acts as an output enable.

During this operation, Read, Write, Read-Modify-Write, or Read-Write-Read Cycles are possible at random or sequential addresses within a row. Following the entry cycle into Enhanced Page Mode operation, access time is  $t_{CAA}$  or  $t_{CAP}$  dependent. If the column address is valid prior to, or coincident with, the rising edge of  $\overline{CAS}$ , then the access time is



determined by the rising edge of  $\overline{\text{CAS}}$  specified by  $t_{\text{CAP}}$ , as shown in Figure 1. If the column address is valid after the rising edge of  $\overline{\text{CAS}}$ , then the access time is determined by the valid column address specified by  $t_{\text{CAA}}$ . For both cases, the falling edge of  $\overline{\text{CAS}}$  latches the address and enables the output.

Enhanced Page Mode operation provides a sustained data rate over 18 MHz for applications that require high data rate such as bit-mapped graphics or high-speed signal processing. The following equation can be used to calculate the data rate:

$$\text{Data Rate} = \frac{512}{t_{\text{RC}} + 511 t_{\text{PC}}}$$

### Read-Modify-Write And Read-Write Cycles

As the name implies, both a Read and a Write Cycle are accomplished at the same cell location during a single access.


The Read-Modify-Write Cycle is similar to the late Write Cycle discussed above.

For the Read-Modify-Write Cycle, a normal Read Cycle is initiated with the  $\overline{\text{WE}}$  clock HIGH. After the data is read,  $\overline{\text{WE}}$  is transitioned to LOW and  $\text{D}_{\text{IN}}$  is set up and held with respect to the active edge of  $\overline{\text{WE}}$ . This cycle assumes a zero modify time between read and write.

Another variation of the Read-Modify-Write Cycle is the Read-Write Cycle, in which the two parameters ( $t_{\text{RWD}}$  and  $t_{\text{CWD}}$ ) play an important role. A Read-Write Cycle starts as a normal Read Cycle with the  $\overline{\text{WE}}$  clock being transitioned at minimum  $t_{\text{RWD}}$  or minimum  $t_{\text{CWD}}$  time, depending upon the application. This results in starting a write operation to the selected cell even before  $\text{D}_{\text{OUT}}$  occurs. In this case,  $\text{D}_{\text{IN}}$  is set up with respect to the  $\overline{\text{WE}}$  clock active edge.

**TABLE 1. Am90C256 DATA OUTPUT OPERATION FOR VARIOUS TYPES OF CYCLES**

Cycle	Data Out of State
Read Cycle	Data from Addressed Memory Cell
$\overline{\text{CAS}}$ -Controlled Write Cycle (Early Write)	High Impedance
$\overline{\text{WE}}$ -Controlled Write Cycle (Late Write)	Active, Not Valid
Read-Modify-Write Cycle	Data from Addressed Memory Cell
Read-Write-Read Cycle ( $\overline{\text{CAS}}$ Controlled)	Data from Addressed Memory Cell
Read-Write-Read Cycle ( $\overline{\text{WE}}$ Controlled)	Data from Addressed Memory Cell and Active, Not Valid
$\overline{\text{RAS}}$ -Only Refresh Cycle	High Impedance
$\overline{\text{CAS}}$ -Only Cycle	High Impedance



WF010510

**Figure 1. Enhanced Page Mode Access Time Determination**

## APPLICATIONS

### Device Description

The Am90C256 is a state-of-the-art, high-performance CMOS 256K DRAM which combines the fastest DRAM speed available (80 ns access time) with low power (standby current < 4 mA). It is designed to operate with a single +5-V power supply, and all input/output voltage levels are TTL-compatible, making the Am90C256 easy to integrate into a wide range of systems. The Am90C256 features the static column access method which is ideal for high data bandwidth applications. Eighteen binary input address bits are required to decode any 1 of 262,144 cell locations within the Am90C256. Nine row address bits are established on the input pins ( $\text{A}_0 - \text{A}_8$ ) and latched with  $\overline{\text{RAS}}$ . After a minimum  $t_{\text{RAH}}$  timing specification

has been fulfilled, the column address flows through the internal address buffer and is latched by a column address strobe.

The Am90C256 improves system reliability by means of the following on-chip features:

- Allows  $V_{\text{CC}}$  power-up with floating input levels without causing excess  $I_{\text{CC}}$  surges (see Device Initialization).
- Tolerates real-time  $V_{\text{CC}}$  fluctuation between 4.5 V and 5.5 V while memory chip is in operation.
- Accepts input voltage transition overshoot ( $V_{\text{CC}} + 1 \text{ V}$ ) and undershoot ( $-1 \text{ V}$ ).
- Fabricated with a CMOS technology that is optimized to provide very high device latch-up voltage in excess of 10 volts.

## ABSOLUTE MAXIMUM RATINGS

Storage Temperature .....	-65 to +150°C
Ambient Temperature with Power Applied .....	-10 to +80°C
Voltage on Any Pin Relative to V <sub>SS</sub> (Except V <sub>CC</sub> ) .....	-2 to +7.5 V
Voltage on V <sub>CC</sub> Supply Relative to V <sub>SS</sub> .....	-1 to +7.5 V
Short Circuit Output Current .....	50 mA
Power Dissipation .....	1.0 W

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

## OPERATING RANGES

Commercial (C) Devices	
Temperature (T <sub>A</sub> ) .....	0 to +70°C
Supply Voltage (V <sub>CC</sub> ) .....	+4.5 V to +5.5 V
Input High Voltage (V <sub>IH</sub> ) .....	2.4 V to V <sub>CC</sub> + 1.0 V
Input Low Voltage (V <sub>IL</sub> ) .....	-1.0 V to 0.8 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

## DC CHARACTERISTICS over operating range unless otherwise specified

Parameter Symbol	Parameter Description	Test Conditions	Part No.	Min.	Max.	Unit
V <sub>OH</sub>	Output Levels	Output HIGH Voltage (I <sub>OH</sub> = -5.0 mA) Output LOW Voltage (I <sub>OL</sub> = 4.2 mA)		2.4		V
V <sub>OL</sub>					0.4	
V <sub>IH</sub>	Input HIGH Voltage	0°C ≤ T <sub>A</sub> ≤ +70°C		2.4	V <sub>CC</sub> + 1.0 V	V
V <sub>IL</sub>	Input LOW Voltage			-1.0	0.8	
I <sub>I(L)</sub>	Input Leakage Current	0 ≤ V <sub>IN</sub> ≤ 5.5 V, V <sub>CC</sub> = 5.0 V, V <sub>SS</sub> = 0 V All Other Pins Not Under Test = 0 V		-10	10	μA
I <sub>O(L)</sub>	Output Leakage Current	Data-Out Disabled, 0 V < V <sub>OUT</sub> < 5.5 V		-10	10	μA
I <sub>CC1</sub>	Operating Current Average Power Supply Current	RAS, CAS Cycling t <sub>RC</sub> = Min.	Am90C256-08		85	mA
			Am90C256-10		70	
			Am90C256-12		65	
I <sub>CC2</sub>	Standby Current	RAS = CAS = V <sub>IH</sub> (TTL Level)			4	mA
I <sub>CC3</sub>	V <sub>CC</sub> Supply Current RAS-Only Refresh	t <sub>RC</sub> = Min.	Am90C256-08		85	mA
			Am90C256-10		70	
			Am90C256-12		65	
I <sub>CC4</sub>	V <sub>CC</sub> Supply Current Enhanced Page Mode	t <sub>PC</sub> = Min.	Am90C256-08		85	mA
			Am90C256-10		70	
			Am90C256-12		65	
I <sub>CC5</sub>	V <sub>CC</sub> Supply Current Standby, Output Enabled	RAS = V <sub>IH</sub> , CAS = V <sub>IL</sub>			6	mA

- Notes: 1. All voltages referenced to V<sub>SS</sub>.  
 2. Specified I<sub>CC</sub> (Max.) is measured with output open.  
 3. Test conditions apply for DC Characteristics only.


## CAPACITANCE\*

(T<sub>A</sub> = +25°C, V<sub>CC</sub> = 5 V, f = 1.0 MHz)

Symbol	Parameter	Max.	Units
C <sub>IN1</sub>	Input Capacitance A <sub>0</sub> to A <sub>6</sub> , D <sub>IN</sub>	5	pF
C <sub>IN2</sub>	Input Capacitance RAS, CAS, WE	6	pF
C <sub>OUT</sub>	Output Capacitance D <sub>OUT</sub>	6	pF


\*Measured with a Booton Meter or calculated from the equation C = IΔt/ΔV.

### SWITCHING TEST CIRCUIT



TC002323

### SWITCHING TEST WAVEFORM



WF010380

### KEY TO SWITCHING WAVEFORMS

WAVEFORM	INPUTS	OUTPUTS
	MUST BE STEADY	WILL BE STEADY
	MAY CHANGE FROM H TO L	WILL BE CHANGING FROM H TO L
	MAY CHANGE FROM L TO H	WILL BE CHANGING FROM L TO H
	DON'T CARE: ANY CHANGE PERMITTED	CHANGING: STATE UNKNOWN
	DOES NOT APPLY	CENTER LINE IS HIGH IMPEDANCE "OFF" STATE

KS000010

**SWITCHING CHARACTERISTICS** ( $T_A = 0$  to  $+70^\circ\text{C}$ ,  $V_{CC} = 5\text{ V} \pm 10\%$ ,  $V_{SS} = 0\text{ V}$  unless otherwise noted)

No.	Parameter Symbol	Parameter Description	Am90C256-08		Am90C256-10		Am90C256-12		Unit
			Min.	Max.	Min.	Max.	Min.	Max.	
<b>READ/WRITE/READ-MODIFY-WRITE AND REFRESH CYCLES</b>									
1	$t_{RAS}$	$\overline{RAS}$ Pulse Width	80	75,000	100	75,000	120	75,000	ns
2	$t_{RC}$	Random R/W Cycle Time	130		170		200		ns
3	$t_{RP}$	$\overline{RAS}$ Precharge Time	40		60		70		ns
4	$t_{CSH}$	$\overline{CAS}$ Hold Time	80		100		120		ns
5	$t_{CAS}$	$\overline{CAS}$ Pulse Width	20	75,000	25	75,000	30	75,000	ns
6	$t_{WRP}$	Write-to- $\overline{RAS}$ Precharge Time (Note 10)	-		-		-		ns
7	$t_{RWH}$	$\overline{RAS}$ -to-Write Hold Time (Note 10)	-		-		-		ns
8	$t_{ASR}$	Row Address Setup Time	3		0		0		ns
9	$t_{RAH}$	Row Address Hold Time	10		20		20		ns
10	$t_{CP}$	$\overline{CAS}$ Precharge Time	10		10		10		ns
11	$t_{CRP}$	$\overline{CAS}$ -to- $\overline{RAS}$ Precharge Time	0		10		10		ns
12	$t_{RCD}$	$\overline{RAS}$ -to- $\overline{CAS}$ Delay Time (Note 1)	20	60	30	75	30	90	ns
13	$t_{ASC}$	Column Address Setup Time	0		0		0		ns
14	$t_{CAH}$	Column Address Hold Time	12		15		20		ns
15	$t_{AR}$	Column Address Hold Time from $\overline{RAS}$	32		45		60		ns
16	$t_{REF}$	Time Between Refresh		4		4		4	ms
17	$t_T$	Transition Time (Rise and Fall) (Note 2)	3	25	3	25	3	25	ns
18	$t_{ON}$	Output Buffer Turn-On Delay	0		0		0		ns
19	$t_{OFF}$	Output Buffer Turn-Off Delay		20		20		25	ns
<b>READ CYCLE</b>									
20	$t_{RAC}$	Access Time From $\overline{RAS}$ (Notes 3 & 5)		80		100		120	ns
21	$t_{CAC}$	Access Time From $\overline{CAS}$ (Notes 4 & 5)		20		25		25	ns
22	$t_{CAA}$	Access Time from Column Address (Note 5)		35		40		55	ns
23	$t_{RSH} (R)$	$\overline{RAS}$ Hold Time (Read Cycle)	20		25		30		ns
24	$t_{RCS}$	Read Command Setup Time	0		0		0		ns
25	$t_{CAR}$	Column Address-to- $\overline{RAS}$ Setup Time	35		40		55		ns
26	$t_{RCH}$	Read Command Hold Time Reference to $\overline{CAS}$ (Note 6)	5		5		5		ns
27	$t_{RRH}$	Read Command Hold Time Reference to $\overline{RAS}$ (Note 6)	10		10		10		ns
<b>WRITE CYCLE</b>									
28	$t_{RSH} (W)$	$\overline{RAS}$ Hold Time (Write Cycle)	20		25		30		ns
29	$t_{RWL}$	Write Command to $\overline{RAS}$ Setup Time	20		25		30		ns
30	$t_{CWL}$	Write Command to $\overline{CAS}$ Setup Time	20		25		30		ns
31	$t_{WP}$	Write Command Pulse Width	12		15		20		ns
32	$t_{WCS}$	Write Command Setup Time (Note 7)	0		0		0		ns
33	$t_{WCH}$	Write Command Hold Time	15		20		25		ns
34	$t_{DS}$	Data-In Setup Time	0		0		0		ns
35	$t_{DH}$	Data-In Hold Time	12		20		25		ns


Notes: See next page for notes.

## SWITCHING CHARACTERISTICS (Cont'd.)

( $T_A = 0$  to  $+70^\circ\text{C}$ ,  $V_{CC} = 5\text{ V} \pm 10\%$ ,  $V_{SS} = 0\text{ V}$  unless otherwise noted)


No.	Parameter Symbol	Parameter Description	Am90C256-08		Am90C256-10		Am90C256-12		Unit
			Min.	Max.	Min.	Max.	Min.	Max.	
<b>READ-MODIFY-WRITE (RMW) CYCLE</b>									
36	$t_{RWC}$	RMW Cycle Time	155		200		235		ns
37	$t_{RRW}$	RMW $\overline{\text{RAS}}$ Pulse Width	105	75,000	130	75,000	155	75,000	ns
38	$t_{CRW}$	RMW Cycle $\overline{\text{CAS}}$ Pulse Width	45	75,000	55	75,000	65	75,000	ns
39	$t_{RWD}$	$\overline{\text{RAS}}$ -to- $\overline{\text{WE}}$ Delay Time (Note 7)	80		100		120		ns
40	$t_{CWD}$	$\overline{\text{CAS}}$ -to- $\overline{\text{WE}}$ Delay Time (Note 7)	20		25		30		ns
41	$t_{AWD}$	Column Address-to- $\overline{\text{WE}}$ Delay Time (Note 7)	35		40		50		ns
<b>ENHANCED PAGE MODE CYCLE</b>									
42	$t_{CAP}$	Access Time from Column Precharge Time (Note 8)		40		45		55	ns
43	$t_{PC}$	Enhanced Page Mode Read/Write Cycle Time (Note 8)	45		50		60		ns
44	$t_{PCM}$	Enhanced Page Mode RMW Cycle Time	65		75		95		ns

- Notes:
- $t_{RCD}$  (Max.) is specified for reference only.
  - $t_T$  is measured between  $V_{IH}$  (Min.) and  $V_{IL}$  (Max.).
  - Assumes that  $t_{RCD} \leq t_{RCD}$  (Max.). If  $t_{RCD} > t_{RCD}$  (Max.), then  $t_{FAC}$  will increase by an amount that  $t_{RCD}$  exceeds  $t_{RCD}$  (Max.).
  - Assumes  $t_{RCD} \geq t_{RCD}$  (Max.).
  - If  $t_{ASC} < (t_{CAA} \text{ (Max.)} - t_{CAC} \text{ (Max.)} - t_T)$ , then access time is defined by  $t_{CAA}$  rather than by  $t_{CAC}$ .
  - Either  $t_{RCH}$  or  $t_{RRH}$  must be satisfied.
  - $t_{WCS}$ ,  $t_{RWD}$ ,  $t_{CWD}$  and  $t_{AWD}$  are specified as reference points only. If  $t_{WCS} \geq t_{WCS}$  (Min.), the cycle is a  $\overline{\text{CAS}}$ -controlled write cycle (early write cycle) and  $\text{DOUT}$  pin will remain in high impedance throughout the entire cycle. If  $t_{CWD} \geq t_{CWD}$  (Min.) and  $t_{RWD} \geq t_{RWD}$  (Min.) and  $t_{AWD} \geq t_{AWD}$  (Min.), then the cycle is a RMW cycle and the data-out will contain the data read from the selected address. If any of these conditions are not satisfied, the condition of data-out is indeterminate.
  - Access time and cycle time are determined by the longer of  $t_{CAA}$  or  $t_{CAC}$  or  $t_{CAP}$ .
  - All AC parameters are measured with a load equivalent to two TTL loads and 100-pF capacitive load.
  - Timing parameters  $t_{WRP}$  and  $t_{WRH}$  (see below), referenced to  $\overline{\text{RAS}}$ , are redundant on the Am90C256, and hence, not specified in the data sheet.



WF010790

## SWITCHING WAVEFORMS READ CYCLE




WF010391

Notes: a,b.  $V_{IH}$  (min) and  $V_{IL}$  (max) are reference levels for measuring timing of input signals.  
 c,d.  $V_{OH}$  (min) and  $V_{OL}$  (max) are reference levels for measuring timing of D<sub>OUT</sub>.  
 e. Either  $t_{RCH}$  or  $t_{RRH}$  must be satisfied.  
 f.  $t_{OFF}$  is measured to  $|I_{OUT}| \leq |I_{O(L)}|$ .

### SWITCHING WAVEFORMS (Cont'd.)

#### WRITE CYCLE ( $\overline{\text{CAS}}$ Controlled)




- Notes: a,b.  $V_{IH}$  (min) and  $V_{IL}$  (max) are reference levels for measuring timing of input signals.  
 c,d.  $V_{OH}$  (min) and  $V_{OL}$  (max) are reference levels for measuring timing of  $D_{OUT}$ .  
 e. WE is low prior to or simultaneously with CAS low transition, CAS latches column address and data-in.

WF010401



# SWITCHING WAVEFORMS (Cont'd.)

## WRITE CYCLE ( $\overline{WE}$ Controlled)



Notes: a,b.  $V_{IH}$  (min) and  $V_{IL}$  (max) are reference levels for measuring timing of input signals.

c,d.  $V_{OH}$  (min) and  $V_{OL}$  (max) are reference levels for measuring timing of  $D_{OUT}$ .


e.  $t_{OEF}$  is measured to  $|I_{OUT}| \leq |I_{OL}|$ .

f.  $\overline{CAS}$  is low prior to the  $\overline{WE}$  low transition.  $\overline{CAS}$  latches the column address while  $\overline{WE}$  latches the data-in.

WF010411

# SWITCHING WAVEFORMS (Cont'd.)

## READ/MODIFY/WRITE CYCLE




4-100

WF010421

- Notes: a,b.  $V_{IH}$  (min) and  $V_{IL}$  (max) are reference levels for measuring timing of input signals.  
 c,d.  $V_{OH}$  (min) and  $V_{OL}$  (max) are reference levels for measuring timing of  $D_{OUT}$ .  
 e.  $t_{OFF}$  is measured to  $|I_{OUT}| \leq 10 \mu A$ .  
 f.  $t_{DS}$  and  $t_{DH}$  are referenced to CAS or WE, whichever occurs last.

# SWITCHING WAVEFORMS (Cont'd.)

## RAS-ONLY REFRESH CYCLE




WF010431

Notes: a,b.  $V_{IH}$  (min) and  $V_{IL}$  (max) are reference levels for measuring timing of input signals.  
 c,d.  $V_{OH}$  (min) and  $V_{OL}$  (max) are reference levels for measuring timing of D<sub>OUT</sub>.

### SWITCHING WAVEFORMS (Cont'd.)


#### ENHANCED PAGE MODE READ CYCLE



Notes: a,b.  $V_{IH}$  (min) and  $V_{IL}$  (max) are reference levels for measuring timing of input signals.  
 c,d.  $V_{OH}$  (min) and  $V_{OL}$  (max) are reference levels for measuring timing of  $D_{OUT}$ .  
 e. either  $t_{RCH}$  or  $t_{RRH}$  must be satisfied.  
 f.  $t_{OFF}$  is measured to  $I_{OUT} \leq I_{O(L)}$ .

WF010441

**SWITCHING WAVEFORMS (Cont'd.)**  
**ENHANCED PAGE MODE WRITE CYCLE ( $\overline{\text{CAS}}$  Controlled)**




WF010461

- Notes: a,b.  $V_{IH}$  (min) and  $V_{IL}$  (max) are reference levels for measuring timing of input signals.  
 c,d.  $V_{OH}$  (min) and  $V_{OL}$  (max) are reference levels for measuring timing of  $D_{OUT}$ .  
 e.  $\overline{\text{WE}}$  is low prior to or simultaneously with  $\overline{\text{CAS}}$  low transition.  $\overline{\text{CAS}}$  latches column addresses and data-in.

4-103

**SWITCHING WAVEFORMS (Cont'd.)**  
**ENHANCED PAGE MODE WRITE CYCLE ( $\overline{WE}$  CONTROLLED)**




4-104

WF010471

- Notes: a,b.  $V_{IH}$  (min) and  $V_{IL}$  (max) are reference levels for measuring timing of input signals.  
 c,d.  $V_{OH}$  (min) and  $V_{OL}$  (max) are reference levels for measuring timing of  $D_{OUT}$ .  
 e.  $t_{OFF}$  is measured to  $I_{OUT} \leq I_{OL}$ .  
 f. CAS is low prior to the  $\overline{WE}$  low transition. CAS latches the column address while  $\overline{WE}$  latches the data-in.

**SWITCHING WAVEFORMS (Cont'd.)**  
**ENHANCED PAGE MODE READ-MODIFY-WRITE CYCLE**




4-105

WF010481

- Notes: a,b. V<sub>IH</sub> (min) and V<sub>IL</sub> (max) are reference levels for measuring timing of input signals.  
 c,d. V<sub>OH</sub> (min) and V<sub>OL</sub> (max) are reference levels for measuring timing of D<sub>OUT</sub>.  
 e. t<sub>OFF</sub> is measured to I<sub>OUT</sub> ≤ 10(L).  
 f. CAS is low prior to the WE low transition. CAS latches the column address while WE latches the data-in.

### SWITCHING WAVEFORMS (Cont'd.)

#### ENHANCED PAGE MODE READ-WRITE-READ ... CYCLE ( $\overline{\text{CAS}}$ CONTROLLED)



Notes: a,b.  $V_{IH}$  (min) and  $V_{IL}$  (max) are reference levels for measuring timing of input signals.

c,d.  $V_{OH}$  (min) and  $V_{OL}$  (max) are reference levels for measuring timing of  $D_{OUT}$ .

e.  $t_{OFF}$  is measured to  $|I_{OUT}| < |I_{OL}|$ .


f. WE is low prior to or simultaneously with  $\overline{\text{CAS}}$  low transition.  $\overline{\text{CAS}}$  latches column address and data-in.

g. The cycle can be terminated either by a read or a write operation followed by a RAS high transition.



### SWITCHING WAVEFORMS (Cont'd.)

#### ENHANCED PAGE MODE READ-WRITE-READ ... CYCLE ( $\overline{WE}$ CONTROLLED)



Notes: a,b.  $V_{IH}$  (min) and  $V_{IL}$  (max) are reference levels for measuring timing of input signals.

c,d.  $V_{OH}$  (min) and  $V_{OL}$  (max) are reference levels for measuring timing of  $D_{OUT}$ .

e.  $t_{OFF}$  is measured to  $I_{OUT} \leq I_{O(L)}$ .

f.  $\overline{CAS}$  is low prior to  $\overline{WE}$  low transition.  $\overline{CAS}$  latches the column address while  $\overline{WE}$  latches data-in.

g. The cycle can be terminated either by a read or a write operation followed by a  $\overline{RAS}$  high transition.

WF010501

# Am90CL256

Low-Power 256K x 1 CMOS Enhanced Page Mode DRAM

Am90CL256

## OVERVIEW

The 256K x 1 CMOS Low-Power ('L') DRAM versions share common functional descriptions, DC and AC characteristics with the corresponding standard CMOS (non-'L') versions. The only additions to these sections are:

## DISTINCTIVE CHARACTERISTICS

- Extended refresh period  
— 32 ms (Max.) during standby
- Low data retention current  
— 230  $\mu$ A (Max.)
- Low-power dissipation  
— 0.55 mW (Max.)

## ORDERING INFORMATION

The Ordering Information for the Low-Power DRAM versions are the same as for the Standard CMOS DRAMs, with the exception of an 'L' inserted within the device number to denote 'Low-Power.' For example, the Am90CL256 is a 256K x 1 CMOS "Low-Power" Nibble Mode DRAM. All temperature ranges, speed and package options remain the same as those listed in Ordering Information sections for the respective Standard CMOS DRAMs.

## DC CHARACTERISTICS

The low-power version DRAMs are screened for one additional parameter, viz, CMOS standby current. All other DC characteristics remain the same for both families.

Parameter Symbol	Parameter Description	Test Conditions	Min.	Max.	Units
I <sub>CC6</sub>	V <sub>CC</sub> Supply Current CMOS Standby	RAS $\geq$ V <sub>CC</sub> - 0.5 V and CAS at V <sub>IH</sub> , all other inputs and outputs $\geq$ V <sub>SS</sub>		0.1	mA

The Am90CL256-15 is screened for I<sub>CC1</sub> = 60 mA, I<sub>CC3</sub> = 60 mA, and I<sub>CC4</sub> = 60 mA

## AC CHARACTERISTICS

AC Characteristics remain unchanged on the low-power 100 ns and 120 ns versions. The AC characteristics corresponding to the 150 ns speed are on the following page.

## FUNCTIONAL DESCRIPTION

The Functional Descriptions for low-power versions are the same as the corresponding standard versions. The low-power devices, however, support Extended Refresh cycles described below:

### Extended Refresh Cycle

All low-power versions extend the Refresh Cycle period to 32 ms for  $\overline{\text{RAS}}$ -Only Refresh cycles. This feature reduces the total current consumption to a maximum of 230  $\mu$ A for data retention. The low-standby current can significantly extend battery life in battery back-up applications. Current consumption is calculated from the following equation:

$$I = \frac{(t_{RC}) (I_{ACTIVE}) + (t_{RI} - t_{RC}) (I_{STANDBY})}{T_{RI}}$$

where  $t_{RC}$  = Refresh Cycle Time

and  $t_{RI}$  = Refresh Interval Time or  $t_{REF}/256$

Before entering or leaving an Extended Refresh period, the entire array must be refreshed at the normal interval of 4 ms. This can be accomplished by either a burst or distributed refresh.

Publication # 07412 Rev. A Amendment /0  
Issue Date: May 1986

**SWITCHING CHARACTERISTICS** ( $T_A = 0$  to  $+70^\circ\text{C}$ ,  $V_{CC} = 5\text{ V} \pm 10\%$ ,  $V_{SS} = 0\text{ V}$  unless otherwise noted)

No.	Parameter Symbol	Parameter Description	Am90CL256-15		Units
			Min.	Max.	
<b>READ/WRITE/READ-MODIFY-WRITE AND REFRESH CYCLES</b>					
1	$t_{RAS}$	$\overline{RAS}$ Pulse Width	150	75,000	ns
2	$t_{RC}$	Random R/W Cycle Time	245		ns
3	$t_{RP}$	$\overline{RAS}$ Precharge Time	85		ns
4	$t_{CSH}$	$\overline{CAS}$ Hold Time	150		ns
5	$t_{CAS}$	$\overline{CAS}$ Pulse Width	35	75,000	ns
6	$t_{WRP}$	Write-to- $\overline{RAS}$ Precharge Time (Note 10)	–		ns
7	$t_{RWH}$	$\overline{RAS}$ -to-Write Hold Time (Note 10)	–		ns
8	$t_{ASR}$	Row Address Setup Time	0		ns
9	$t_{RAH}$	Row Address Hold Time	20		ns
10	$t_{CP}$	$\overline{CAS}$ Precharge Time	10		ns
11	$t_{CRP}$	$\overline{CAS}$ -to- $\overline{RAS}$ Precharge Time	10		ns
12	$t_{RCD}$	$\overline{RAS}$ -to- $\overline{CAS}$ Delay Time (Note 1)	30	120	ns
13	$t_{ASC}$	Column Address Setup Time	0		ns
14	$t_{CAH}$	Column Address Hold Time	20		ns
15	$t_{AR}$	Column Address Hold Time from $\overline{RAS}$	65		ns
16	$t_{REF}$	Time Between Refresh		4	ms
17	$t_T$	Transition Time (Rise and Fall) (Note 2)	1	25	ns
18	$t_{ON}$	Output Buffer Turn-On Delay	0		ns
19	$t_{OFF}$	Output Buffer Turn-Off Delay		25	ns
<b>READ CYCLE</b>					
20	$t_{RAC}$	Access Time From $\overline{RAS}$ (Notes 3 & 5)		150	ns
21	$t_{CAC}$	Access Time From $\overline{CAS}$ (Notes 4 & 5)		30	ns
22	$t_{CAA}$	Access Time from Column Address (Note 5)		70	ns
23	$t_{RSH} (R)$	$\overline{RAS}$ Hold Time (Read Cycle)	30		ns
24	$t_{RCS}$	Read Command Setup Time	0		ns
25	$t_{CAR}$	Column Address-to- $\overline{RAS}$ Setup Time	70		ns
26	$t_{RCH}$	Read Command Hold Time Reference to $\overline{CAS}$ (Note 6)	5		ns
27	$t_{RRH}$	Read Command Hold Time Reference to $\overline{RAS}$ (Note 6)	10		ns
<b>WRITE CYCLE</b>					
28	$t_{RSH} (W)$	$\overline{RAS}$ Hold Time (Write Cycle)	30		ns
29	$t_{RWL}$	Write Command to $\overline{RAS}$ Setup Time	30		ns
30	$t_{CWL}$	Write Command to $\overline{CAS}$ Setup Time	30		ns
31	$t_{WP}$	Write Command Pulse Width	25		ns
32	$t_{WCS}$	Write Command Setup Time (Note 7)	0		ns
33	$t_{WCH}$	Write Command Hold Time	30		ns
34	$t_{DS}$	Data-In Setup Time	0		ns
35	$t_{DH}$	Data-In Hold Time	25		ns
<b>READ-MODIFY-WRITE (RMW) CYCLE</b>					
36	$t_{RWC}$	RMW Cycle Time	280		ns
37	$t_{RRW}$	RMW $\overline{RAS}$ Pulse Width	185	75,000	ns
38	$t_{CRW}$	RMW Cycle $\overline{CAS}$ Pulse Width	65	75,000	ns
39	$t_{RWD}$	$\overline{RAS}$ -to- $\overline{WE}$ Delay Time (Note 7)	150		ns
40	$t_{CWD}$	$\overline{CAS}$ -to- $\overline{WE}$ Delay Time (Note 7)	30		ns
41	$t_{AWD}$	Column Address-to- $\overline{WE}$ Delay Time (Note 7)	65		ns


Notes: See next page for notes.

## SWITCHING CHARACTERISTICS

( $T_A = 0$  to  $+70^\circ\text{C}$ ,  $V_{CC} = 5\text{ V} \pm 10\%$ ,  $V_{SS} = 0\text{ V}$  unless otherwise noted)

No.	Parameter Symbol	Parameter Description	Am90CL256-15		Units
			Min.	Max.	
<b>ENHANCED PAGE MODE CYCLE</b>					
42	$t_{CAP}$	Access Time from Column Precharge Time (Note 8)		70	ns
43	$t_{PC}$	Enhanced Page Mode Read/Write Cycle Time (Note 8)	75		ns
44	$t_{PCM}$	Enhanced Page Mode RMW Cycle Time	110		ns

- Notes:
- $t_{RCD}$  (Max.) is specified for reference only.
  - $t_t$  is measured between  $V_{IH}$  (Min.) and  $V_{IL}$  (Max.).
  - Assumes that  $t_{RCD} \leq t_{RCD}$  (Max.). If  $t_{RCD} > t_{RCD}$  (Max.), then  $t_{RAC}$  will increase by an amount that  $t_{RCD}$  exceeds  $t_{RCD}$  (Max.).
  - Assumes  $t_{RCD} \geq t_{RCD}$  (Max.).
  - If  $t_{ASC} < (t_{CAA} \text{ (Max.)} - t_{CAC} \text{ (Max.)} - t_t)$ , then access time is defined by  $t_{CAA}$  rather than by  $t_{CAC}$ .
  - Either  $t_{RCH}$  or  $t_{RRH}$  must be satisfied.
  - $t_{WCS}$ ,  $t_{RWD}$ ,  $t_{CWD}$  and  $t_{AWD}$  are specified as reference points only. If  $t_{WCS} \geq t_{WCS}$  (Min.), the cycle is a  $\overline{\text{CAS}}$ -controlled write cycle (early write cycle) and  $\text{D}_{OUT}$  pin will remain in high impedance throughout the entire cycle. If  $t_{CWD} \geq t_{CWD}$  (Min.) and  $t_{RWD} \geq t_{RWD}$  (Min.) and  $t_{AWD} \geq t_{AWD}$  (Min.), then the cycle is a RMW cycle and the data-out will contain the data read from the selected address. If any of these conditions are not satisfied, the condition of data-out is indeterminate.
  - Access time and cycle time are determined by the longer of  $t_{CAA}$  or  $t_{CAC}$  or  $t_{CAP}$ .
  - All AC parameters are measured with a load equivalent to two TTL loads and 100-pF capacitive load.
  - Timing parameters  $t_{WRP}$  and  $t_{WRH}$  (see below), referenced to  $\overline{\text{RAS}}$ , are redundant on the Am90CL256, and hence, not specified in the data sheet.



WF010790

# Am90C257

256K x 1 CMOS Static Column Dynamic RAM

## ADVANCE INFORMATION

### DISTINCTIVE CHARACTERISTICS

- Continuous data rate over 25 MHz
- Lower power dissipation via CMOS process—20-mW standby mode  
–300-mW operating mode
- High-speed operation—80-ns  $\overline{\text{RAS}}$  access times  
130-ns  $\overline{\text{RAS}}$  cycle times  
–35-ns  $\overline{\text{CAS}}$  access times
- Fully TTL compatible
- Fast  $\overline{\text{CS}}$  output control

### GENERAL DESCRIPTION

The Am90C257 is a fully decoded, CMOS static column random-access memory organized as 262,144 one-bit words. The design is optimized for high-speed, high-performance applications such as main frame memory, graphics, buffer memory and peripheral storage digital signal processing, and battery-operated applications.


The device offers a new addressing technique—static column addressing which significantly reduces access times. In the static column technique, the  $\overline{\text{RAS}}$  latches the row address, and column addresses are read directly from the address bus. By changing the column address, all 512

bits in a row can be randomly or sequentially accessed. A continuous data rate of over 18 million bits per second can be achieved by this method, which is ideal for high-data bandwidth applications.

The Am90C257 is fabricated using silicon gate CMOS process which permits significant improvements in speed-power characteristics.

The device operates on a single 5-V supply and is stable over a wide range. All inputs and outputs are TTL-compatible. The Am90C257 is housed in a standard 16-pin, 0.3-inch wide DIP.

### BLOCK DIAGRAM




### PRODUCT SELECTOR GUIDE


Part Number	Am90C257-08	Am90C257-10	Am90C257-12
$\overline{\text{RAS}}$ Access Time	80 ns	100 ns	120 ns
Temperature Range	Commercial	Commercial	Commercial

Publication # 07086  
Rev. B  
Amendment /0  
Issue Date: May 1986

### CONNECTION DIAGRAMS Top View




CD005844



CD007081

### LOGIC SYMBOL




LS001813

## ORDERING INFORMATION

### Standard Products

AMD products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:

- A. Device Number**
- B. Speed Option** (if applicable)
- C. Package Type**
- D. Temperature Range**
- E. Optional Processing**




Valid Combinations	
AM90C257-08 AM90C257-10 AM90C257-12	PC, PCB, JC, JCB

#### Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released valid combinations, and to obtain additional data on AMD's standard military grade products.


# COLUMN ADDRESS TOPOLOGICAL BIT MAP



Note: 1. Address A<sub>4</sub> from 256 to 511 is the inverse of address 0 to 255.



# ROW ADDRESS TOPOLOGICAL BIT MAP



AF003970

Note: 1. Quad 2 is a mirror image of AX<sub>2</sub> thru AX<sub>7</sub> in Quad 1. AX<sub>0</sub> and AX<sub>1</sub> are repeated in both quads.

## PIN DESCRIPTION

<b>A<sub>0</sub> – A<sub>8</sub></b>	Nine multiplexed address inputs, initially provides the nine row address inputs and then the nine column address inputs, all within one normal cycle. The nine row address inputs (meeting the set-up and hold times, $t_{ASR}$ and $t_{RAH}$ ) are latched in by $\overline{RAS}$ ↓. The nine column address inputs flow through the column address buffer during a Read cycle. In a Write cycle the column addresses are latched by the latter of $\overline{WE}$ and $\overline{CS}$ . The combined row and column address inputs (18 total) will select one of 262,144 memory bits for Read, Write or Read-Modify-Write operation.	<b><math>\overline{CS}</math></b>	The $\overline{Chip\ Select}$ signal. With $\overline{RAS}$ LOW, $\overline{CS}$ ↓ enables the column address and activates the memory input and output operations. With $\overline{WE}$ LOW, $\overline{CS}$ controls the input timing; with $\overline{WE}$ HIGH, $\overline{CS}$ controls the timing of valid output. $\overline{CS}$ HIGH turns off $D_{OUT}$ ( $D_{OUT}$ = high impedance). $\overline{CS}$ may be held LOW or pulsed.
<b>D<sub>IN</sub></b>	The Data Input (meeting set-up and hold times, $t_{DS}$ and $t_{DH}$ ) is latched in by either $\overline{WE}$ ↓ or $\overline{CS}$ ↓, whichever comes later, while $\overline{RAS}$ is LOW.	<b><math>\overline{WE}</math></b>	The $\overline{Write\ Enable}$ control clock. $\overline{WE}$ timing, relative to $\overline{CS}$ and $\overline{RAS}$ , will define one of three memory cycles. $\overline{RAS}$ and $\overline{CS}$ , both LOW, and 1) $\overline{WE}$ HIGH, will define a Read Cycle; 2) $\overline{WE}$ LOW (meeting the set-up and hold time $t_{WCS}$ ), will define an Early Write Cycle; 3) $\overline{WE}$ , first HIGH and then LOW (meeting the $t_{CWD}$ delay time), will define a Read-Write/Read-Modify-Write Cycle. During a Write Cycle, $\overline{WE}$ ↓ strobes $D_{IN}$ and nine column addresses.
<b><math>\overline{RAS}</math></b>	The $\overline{Row\ Address\ Strobe}$ control clock. $\overline{RAS}$ ↓ latches the row address on $A_0 - A_8$ and activates a memory cycle and precharges the memory's dynamic circuits. Memory cycle time, as defined by the $\overline{RAS}$ clock, has a very large operating range. However, $\overline{RAS}$ LOW pulse width ( $t_{RAS}$ ) and $\overline{RAS}$ HIGH pulse width ( $t_{RP}$ ) must satisfy the specified minimum and maximum values in order to maintain continuous memory operation and data retention. $\overline{RAS}$ alone controls memory refresh function.	<b>D<sub>OUT</sub></b>	The three-state output. $D_{OUT}$ is controlled primarily by $\overline{CS}$ . Valid output appears on $D_{OUT}$ in a Read Cycle after access time has elapsed ( $t_{CAC}$ or $t_{RAC}$ , whichever applies). Last valid $D_{OUT}$ remains valid as long as $\overline{CS}$ is LOW. $D_{OUT}$ can be turned off with $\overline{CS}$ . $D_{OUT}$ is not controlled by $\overline{CS}$ during a memory cycle initialization.

## FUNCTIONAL DESCRIPTION

### Device Initialization

An initial pause of 100  $\mu$ s is required after  $V_{CC}$  power-up. This time delay is needed for the on-chip substrate-bias generator to pump enough negative charge into the substrate to establish the operating back-bias voltage. This is followed by a wake-up sequence of eight  $\overline{RAS}$  cycles to initialize the internal dynamic circuits. If the device remains in standby mode for more than 4 ms while  $V_{CC}$  is on, the wake-up sequence of any eight  $\overline{RAS}$  cycles will be necessary prior to normal operation. On-chip circuits prevent current surges during initial system power-up.

### Operating Cycles

#### Memory Cycle

The Memory Cycle begins with  $\overline{RAS}$  being pulled LOW. Once started, the Memory Cycle must not be aborted prior to meeting the minimum  $t_{RAS}$  timing specification to ensure data integrity. Furthermore, a new cycle cannot be initiated until the minimum precharge time,  $t_{RP}$ , has elapsed.  $D_{OUT}$  will always switch into the high impedance state when a memory cycle is initiated and remain in that state for a minimum period specified by  $t_{RLZ}$ , after which the output can change impedance states.

#### Read Cycle

The  $\overline{WE}$  control input is used to select read and write modes. A logic HIGH initiates a Read Cycle. The row address must be held for a minimum time, specified by  $t_{RAH}$ , while the column address must meet the  $t_{AR}$  specification.  $\overline{CS}$  may be held LOW or pulsed.

In applications where  $\overline{CS}$  is held LOW,  $D_{OUT}$  is in a low impedance state except when the cycle is initiated.  $D_{OUT}$  becomes valid when  $t_{RAC}$  and  $t_{CAA}$  are both satisfied.

In applications where  $\overline{CS}$  is pulsed,  $D_{OUT}$  will remain in a high impedance state until both  $t_{RLZ}$  and  $t_{LZ}$  are satisfied.  $D_{OUT}$

becomes valid only when  $t_{CAC}$ ,  $t_{CAA}$  and  $t_{RAC}$  are satisfied. Consequently, the access time is dependent upon the timing relationship between  $t_{CAC}$ ,  $t_{CAA}$  and  $t_{RAC}$ . For example, when  $t_{RAC}$  and  $t_{CAC}$  are satisfied, access time is limited to  $t_{CAA}$ .

#### Write Cycle

A Write Cycle is performed by taking  $\overline{WE}$  LOW during an  $\overline{RAS}$  operation. It begins with the last falling edge of  $\overline{CS}$  or  $\overline{WE}$ . As in the read cycle,  $\overline{CS}$  may be either held LOW or pulsed.

In applications where  $\overline{CS}$  is held LOW,  $D_{IN}$  must be valid at or before the falling edge of  $\overline{WE}$ .  $D_{OUT}$  is in a low impedance state except when the cycle is initiated.

In applications where  $\overline{CS}$  is pulsed,  $D_{IN}$  must be valid at or before the falling edge of  $\overline{WE}$  or  $\overline{CS}$ , whichever occurs last. In an Early Write Cycle (the leading edge of  $\overline{WE}$  occurs prior to or coincident with  $\overline{CS}$  LOW transition),  $D_{OUT}$  will be in a high impedance state at the beginning of the Write Cycle. Terminating the Write Cycle with  $\overline{CS}$  will maintain  $D_{OUT}$  in the high impedance state, while terminating with  $\overline{WE}$  allows  $D_{OUT}$  to go active.

#### Refresh Cycle

To retain data, a refresh operation is performed by clocking each of the 256 row addresses ( $A_0 - A_7$ ) with  $\overline{RAS}$  at least every 4 milliseconds. Any Read, Write, Read-Modify-Write, or  $\overline{RAS}$ -Only Cycle will perform refresh.  $\overline{CS}$  is not required.

#### Data Output

The Am90C257 Data Output ( $D_{OUT}$ ), is controlled by  $\overline{CS}$  and secondarily by  $\overline{RAS}$  and  $\overline{WE}$ .  $\overline{CS}$  acts only as an output enable. By bringing  $\overline{CS}$  HIGH,  $D_{OUT}$  switches to the high impedance state within the time specified by  $t_{HZ}$ . By taking  $\overline{CS}$  LOW,  $D_{OUT}$  switches to a low impedance state after the time specified by  $t_{LZ}$ .

$D_{OUT}$  is not controlled by  $\overline{CS}$  during memory cycle initialization. By bringing  $\overline{RAS}$  LOW to initiate a memory cycle,  $D_{OUT}$  automatically switches to the high impedance state within the

time specified by  $t_{RHZ}$  and will remain in that state for at least the period specified by  $t_{RLZ}$ . In an Early Write Cycle, when  $\overline{WE}$  is asserted before  $\overline{CS}$ ,  $D_{OUT}$  will remain in the high impedance state until the end of write.

### Static Column Mode Operation

Static Column Mode Operation permits all 512 columns within a selected row to be randomly accessed at a high data rate. Read, Write and Read-Modify-Write Cycles can be performed during Static Column Mode Operation. The row address is latched by  $\overline{RAS}$ . Following the entry cycle into Static Column Mode Operation, the data is accessed simply by changing the column address. The column address buffer acts as a transparent or flow-through buffer. Therefore, access begins from a valid column address. Thus, the Am90C257 behaves

like a static RAM permitting multiple accesses within the same row.

In a Static Column Read Cycle,  $\overline{CS}$  serves only as an output enable. Once  $\overline{RAS}$  has been strobed to latch in the row address, and  $\overline{CS}$  is pulled LOW to enable the outputs, the column addresses can simply be cycled, with data appearing  $t_{CAA}$  after each new column address.  $\overline{CS}$  can remain LOW during this entire cycle, simplifying the circuitry needed to implement the Static Column Mode.  $\overline{CS}$  can also be tied to ground as long as active data outputs do not cause bus contention.

In Static Column Mode Write Cycles, the addresses are latched internally to avoid disrupting valid data. The latter of  $\overline{WE}$  and  $\overline{CS}$  will latch in both addresses and data.

## APPLICATIONS

### Device Description

The Am90C257 is a state-of-the-art, high-performance CMOS 256K DRAM which combines the fastest DRAM speed available (100-ns access time) with low power (standby current < 4 mA). It is designed to operate with a single +5-V power supply, and all input/output voltage levels are TTL-compatible, making the Am90C257 easy to integrate into a wide range of systems. The Am90C257 features the static column access method which is ideal for high-data bandwidth applications. Eighteen binary input address bits are required to decode any 1 of 262,144 cell locations within the Am90C257. Nine row address bits are established on the input pins ( $A_0 - A_8$ ) and latched with  $\overline{RAS}$ . After a minimum  $t_{RAH}$  timing specification

has been met, the column address flows through the internal address buffer and is not latched by a column address strobe.

The Am90C257 improves system reliability by means of the following on-chip features:

- Allows  $V_{CC}$  power-up with floating input levels without causing excess  $I_{CC}$  surges (see Device Initialization).
- Tolerates real-time  $V_{CC}$  fluctuation between 4.5 V and 5.5 V while memory chip is in operation.
- Accepts input voltage transition overshoot ( $V_{CC} + 1$  V) and undershoot ( $-1$  V).
- Fabricated with a CMOS technology that is optimized to provide very high device latch-up voltage in excess of 10 volts.

## ABSOLUTE MAXIMUM RATINGS

Storage Temperature .....	-65 to +150°C
Ambient Temperature with Power Applied .....	-10 to +80°C
Voltage on Any Pin Relative to V <sub>SS</sub> (Except V <sub>CC</sub> ) .....	-2 to +7.5 V
Voltage on V <sub>CC</sub> Supply Relative to V <sub>SS</sub> .....	-1 to +7.5 V
Short Circuit Output Current .....	50 mA
Power Dissipation .....	1.0 W

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

## OPERATING RANGES

Commercial (C) Devices	
Temperature (T <sub>A</sub> ) .....	0 to +70°C
Supply Voltage (V <sub>CC</sub> ) .....	+4.5 V to +5.5 V
Input High Voltage (V <sub>IH</sub> ) .....	2.4 V to V <sub>CC</sub> + 1.0 V
Input Low Voltage (V <sub>IL</sub> ) .....	-1.0 V to 0.8 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

## DC CHARACTERISTICS over operating range unless otherwise specified

Parameter Symbol	Parameter Description	Test Conditions	Part No.	Min.	Max.	Unit
V <sub>OH</sub>	Output Levels	Output HIGH Voltage (I <sub>OH</sub> = 5.0 mA)		2.4		V
V <sub>OL</sub>		Output LOW Voltage (I <sub>OL</sub> = 4.2 mA)			0.4	
V <sub>IH</sub>	Input HIGH Voltage	0°C ≤ T <sub>A</sub> ≤ +70°C		2.4	V <sub>CC</sub> + 1.0 V	V
V <sub>IL</sub>	Input LOW Voltage			-1.0	0.8	V
I <sub>I(L)</sub>	Input Leakage Current	0 ≤ V <sub>IN</sub> ≤ 5.5 V, V <sub>CC</sub> = 5.0 V, V <sub>SS</sub> = 0 V All Other Pins Not Under Test = 0 V		-10	10	μA
I <sub>O(L)</sub>	Output Leakage Current	Data-Out Disabled, 0 V < V <sub>OUT</sub> < 5.5 V		-10	10	μA
I <sub>CC1</sub>	Operating Current	R <sub>AS</sub> , C <sub>S</sub> Cycling t <sub>RC</sub> = Min.	Am90C257-08		85	mA
			Am90C257-10		65	
			Am90C257-12		60	
I <sub>CC2</sub>	Standby Current	R <sub>AS</sub> = C <sub>S</sub> = V <sub>IH</sub> (TTL Level)			4	mA
I <sub>CC3</sub>	V <sub>CC</sub> Supply Current R <sub>AS</sub> -Only Refresh	R <sub>AS</sub> Cycling, C <sub>S</sub> = V <sub>IH</sub> t <sub>RC</sub> = Min.	Am90C257-08		85	mA
			Am90C257-10		65	
			Am90C257-12		60	
I <sub>CC4</sub>	Static Column Mode Operating Current	R <sub>AS</sub> = V <sub>IL</sub> t <sub>RC</sub> = Min.	Am90C257-08		85	mA
			Am90C257-10		65	
			Am90C257-12		60	
I <sub>CC5</sub>	V <sub>CC</sub> Supply Current Standby Output Enabled	R <sub>AS</sub> = V <sub>IH</sub> , C <sub>S</sub> = V <sub>IL</sub>			6	mA

- Notes: 1. All voltages referenced to V<sub>SS</sub>.  
 2. Specified I<sub>CC</sub> (Max.) is measured with output open.  
 3. Test conditions apply for DC Characteristics only.


## CAPACITANCE\*

(T<sub>A</sub> = +25°C, V<sub>CC</sub> = 5 V, f = 1.0 MHz)

Symbol	Parameter	Max.	Units
C <sub>IN1</sub>	Input Capacitance A <sub>0</sub> to A <sub>8</sub> , D <sub>IN</sub>	5	pF
C <sub>IN2</sub>	Input Capacitance R <sub>AS</sub> , C <sub>S</sub> , W <sub>E</sub>	6	pF
C <sub>OUT</sub>	Output Capacitance D <sub>OUT</sub>	6	pF


\*Measured with a Boonton Meter or calculated from the equation C = IΔt/ΔV.

### SWITCHING TEST CIRCUIT



TC002323

### SWITCHING TEST WAVEFORM



WF010380

### KEY TO SWITCHING WAVEFORMS

WAVEFORM	INPUTS	OUTPUTS
	MUST BE STEADY	WILL BE STEADY
	MAY CHANGE FROM H TO L	WILL BE CHANGING FROM H TO L
	MAY CHANGE FROM L TO H	WILL BE CHANGING FROM L TO H
	DON'T CARE; ANY CHANGE PERMITTED	CHANGING; STATE UNKNOWN
	DOES NOT APPLY	CENTER LINE IS HIGH IMPEDANCE "OFF" STATE

KS000010

**SWITCHING CHARACTERISTICS** ( $T_A = 0$  to  $+70^\circ\text{C}$ ,  $V_{CC} = 5\text{ V} \pm 10\%$ ,  $V_{SS} = 0\text{ V}$  unless otherwise noted)  
(Table continued on next page)

No.	Parameter Symbol	Parameter Description	Am90C257-08		Am90C257-10		Am90C257-12		Unit
			Min.	Max.	Min.	Max.	Min.	Max.	
<b>READ, REFRESH and WRITE CYCLES</b>									
1	$t_{RAS}$	$\overline{RAS}$ Pulse Width	80	75,000	100	75,000	120	75,000	ns
2	$t_{RC}$	Random R/W Cycle Time	130		170		200		ns
3	$t_{RP}$	$\overline{RAS}$ Precharge Time	40		60		70		ns
4	$t_{CSH}^*$	$\overline{CS}$ Hold Time	80		100		120		ns
5	$t_{WRP}$	Write-to- $\overline{RAS}$ Precharge Time	0		0		0		ns
6	$t_{ASR}$	Row Address Setup Time	3		3		3		ns
7	$t_{RAH}$	Row Address Hold Time	12		15		15		ns
8	$t_{AR}$	Column Address Hold Time from $\overline{RAS}$	80		100		120		ns
9	$t_{RHZ}$	$\overline{RAS}$ -to-Output High Impedance (Note 1)		15		20		20	ns
10	$t_{RLZ}$	$\overline{RAS}$ -to-Output Low Impedance (Note 1)	30		30		30		ns
11	$t_{HZ}^*$	$\overline{CS}$ -to-Output High Impedance (Notes 1 & 2)		15		20		25	ns
12	$t_{LZ}^*$	$\overline{CS}$ -to-Output Low Impedance (Notes 1 & 2)							ns
13	$t_{REF}$	Time Between Refresh		4		4		4	ms
14	$t_T$	Transition Time (Rise and Fall) (Note 3)	3	50	3	50	3	50	ns
<b>READ CYCLE</b>									
15	$t_{RAC}$	Access Time From $\overline{RAS}$ (Notes 4 & 5)		80		100		120	ns
16	$t_{CAC}^*$	Access Time From $\overline{CS}$ (Note 5)		15		20		25	ns
17	$t_{CAA}$	Access Time from Column Address (Note 5)		30		35		40	ns
18	$t_{CS(R)}^*$	$\overline{CS}$ Pulse Width (Read Cycle)	15		20		25		ns
19	$t_{RSH(R)}^*$	$\overline{RAS}$ Hold Time (Read Cycle)	10		10		10		ns
20	$t_{RCS}^*$	Read Command Setup Time	0		0		0		ns
21	$t_{CAR}$	Column Address-to- $\overline{RAS}$ Setup Time	30		35		40		ns
22	$t_{RCH}^*$	Read Command Hold Time Referenced to $\overline{CS}$	0		0		0		ns
23	$t_{RRH}$	Read Command Hold Time Referenced to $\overline{RAS}$	10		10		10		ns
24	$t_{ARH}$	Column Address Hold Time Referenced to $\overline{RAS}$	10		10		10		ns
25	$t_{RAD}$	$\overline{RAS}$ -to-Column Address Delay Time (Note 6)	17	50	20	65	20	80	ns
26	$t_{CS(W)}^*$	$\overline{CS}$ Pulse Width (Write Cycle)	15		20		25		ns
27	$t_{RSH(W)}^*$	$\overline{RAS}$ Hold Time (Write Cycle)	15		20		25		ns
<b>WRITE CYCLE</b>									
28	$t_{WDR}$	$\overline{RAS}$ -to-Write Command Delay Time	20		25		25		ns
29	$t_{RWL}$	Write Command to $\overline{RAS}$ Lead Time	15		20		25		ns
30	$t_{CWL}^*$	Write Command to $\overline{CS}$ Lead Time	15		20		25		ns
31	$t_{WP}$	Write Command Pulse Width	15		20		25		ns
32	$t_{WCP}$	Write Command Precharge Time	10		10		10		ns
33	$t_{WCS}^*$	Write Command Setup Time	0		0		0		ns
34	$t_{WCH}^*$	Write Command Hold Time	15		20		25		ns
35	$t_{WCR}$	Write Command Hold Time from $\overline{RAS}$	80		100		120		ns
36	$t_{AWS}$	Column Address-to-Write Command Setup Time	5		5		5		ns
37	$t_{AWH}$	Column Address-to-Write Command Hold Time	12		15		20		ns
38	$t_{DS}$	Data-In Setup Time	5		5		5		ns
39	$t_{DH}$	Data-In Hold Time	12		15		20		ns
40	$t_{OW}$	Output Active from End of Write	0		0		0		ns

\*This parameter not applicable if operated with  $\overline{CS}$  grounded.  
Notes: See next page for notes.

**SWITCHING CHARACTERISTICS** ( $T_A = 0$  to  $+70^\circ\text{C}$ ,  $V_{CC} = 5\text{ V} \pm 10\%$ ,  $V_{SS} = 0\text{ V}$  unless otherwise noted)

No.	Parameter Symbol	Parameter Description	Am90C257-08		Am90C257-10		Am90C257-12		Unit
			Min.	Max.	Min.	Max.	Min.	Max.	
<b>READ-MODIFY-WRITE (RMW) CYCLE</b>									
41	$t_{RWC}$	RMW Cycle Time	150		195		230		ns
42	$t_{RRW}$	RMW Cycle $\overline{RAS}$ Pulse Width	100	75,000	125	75,000	150	75,000	ns
43	$t_{CRW}^*$	RMW Cycle $\overline{CS}$ Pulse Width	35		45		55		ns
44	$t_{WRH}$	$\overline{WE}$ -to- $\overline{RAS}$ Hold Time	5		5		5		ns
45	$t_{RWD}$	$\overline{RAS}$ -to- $\overline{WE}$ Delay Time (Note 7)	80		100		120		ns
46	$t_{AWD}$	Column Address-to- $\overline{WE}$ Delay Time (Note 7)	30		35		40		ns
47	$t_{CWD}$	$\overline{CS}$ -to- $\overline{WE}$ Delay Time (Note 7)	15		20		25		ns

<b>STATIC COLUMN MODE CYCLE</b>									
48	$t_{OHA}$	Output Hold Time from Address Change	0		0		0		ns
49	$t_{OHW}$	Output Hold Time from End of Write	0		0		0		ns
50	$t_{WPA}$	RMW Write Precharge Access Time		40		45		50	ns
51	$t_{WRA}$	RMW Write-Read Access Time		60		70		80	ns
52	$t_{WPS}$	RMW Write Command Precharge Time	40		45		50		ns

\*This parameter not applicable if operated with  $\overline{CS}$  grounded.

Notes: 1. Assumes three-state test load (5 pF and a 380  $\Omega$  Thevenin equivalent).

2. At any given temperature and voltage combination,  $t_{HZ}$  (Max.) is less than  $t_{LZ}$  (Min.) from device to device.

3.  $t_r$  is measured between  $V_{IH}$  (Min.) and  $V_{IL}$  (Max.).

4. Assumes that  $t_{RAD} \leq t_{RAD}(\text{Max.})$ . If  $t_{RAD} > t_{RAD}(\text{Max.})$ , then  $t_{RAC}$  will increase by the amount that  $t_{RAD}$  exceeds to  $t_{RAD}(\text{Max.})$ .


5. Load = 2 TTL loads and 100 pF.

6.  $t_{RAD}$  specified for reference only.

7.  $t_{WCS}$ ,  $t_{RWD}$ ,  $t_{CWD}$  and  $t_{AWD}$  are specified as reference points only. If  $t_{WCS} \geq t_{WCS}(\text{Min.})$ , the cycle is an Early Write Cycle and the data-out pin will remain in high impedance for the duration of  $\overline{WE}$ . If  $t_{CWD} \geq t_{CWD}(\text{Min.})$  and  $t_{AWD} \geq t_{AWD}(\text{Min.})$ , then the cycle is a Read-Modify-Write Cycle and the data-out will contain the data read from the selected address. If any of the above conditions are not satisfied, data-out is indeterminate.

8. Access time from a write command to a read command is determined by the latter of  $t_{CAA}$  or  $t_{WPA}$  or  $t_{WRA}$ .

## SWITCHING WAVEFORMS



### Read Cycle

WF010800

Notes: a & b.  $V_{IH}$  (Min.) and  $V_{IL}$  (Max.) are reference levels for measuring timing of input signals.

c & d.  $V_{OH}$  (Min.) and  $V_{OL}$  (Max.) are reference levels for measuring timing of  $D_{OUT}$ .

e.  $t_{WRP}$  is referenced to  $\overline{CS}$  or  $\overline{WE}$  high transition, whichever occurs first.


f. Transition is measured  $\pm 500$  mV from steady state voltage with specified three-state load (5 pF and a 380  $\Omega$  Thevenin equivalent).

g. Either  $t_{RCH}$  or  $t_{RRH}$  must be satisfied.

h. If  $t_{ARH} \geq t_{ARH}$  (Min.), then data from the last address will be latched on  $D_{OUT}$ , as long as  $D_{OUT}$  is held in low impedance by  $\overline{CS}$ .



## SWITCHING WAVEFORMS (Cont.)



WF010810

### Write Cycle

Notes: a & b.  $V_{IH}$  (Min.) and  $V_{IL}$  (Max.) are reference levels for measuring timing of input signals.

c & d.  $V_{OH}$  (Min.) and  $V_{OL}$  (Max.) are reference levels for measuring timing of DOUT.

e.  $t_{WRP}$  is referenced to CS or WE high transition, whichever occurs first.


f. Transition is measured  $\pm 500$  mV from steady state voltage with specified three-state load (5 pF and a 380  $\Omega$  Thevenin equivalent).

g.  $t_{AWS}$ ,  $t_{AWH}$ ,  $t_{DS}$ ,  $t_{DH}$  and  $t_{WDR}$  are referenced to CS or WE low transition, whichever occurs last.

h.  $t_{WCP}$  (Min.) is measured from the earlier of CS or WE high transition to the later of CS or WE low transition.

i. If CS and WE simultaneously make a high transition, the output will remain in high impedance.

### SWITCHING WAVEFORMS (Cont.)




WF010820

### Read - Modify - Write Cycle

- Notes: a & b.  $V_{IH}$  (Min.) and  $V_{IL}$  (Max.) are reference levels for measuring timing of input signals.  
 c & d.  $V_{OH}$  (Min.) and  $V_{OL}$  (Max.) are reference levels for measuring timing of  $D_{OUT}$  signals.  
 e.  $t_{WRP}$  is referenced to  $\overline{CS}$  or  $\overline{WE}$  high transition, whichever occurs first.  
 f. Transition is measured  $\pm 500$  MV from steady state voltage with specified three-state load (5 pF and a 380  $\Omega$  Thevenin equivalent).  
 g.  $t_{AWH}$ ,  $t_{DS}$  and  $t_{DH}$  are referenced to  $\overline{CS}$  or  $\overline{WE}$  low transition, whichever occurs last.  
 h.  $D_{OUT}$  is valid after  $\overline{RAS}$  high transition, if and only if  $t_{WRH} \geq t_{WRH}$  (Min.).

SWITCHING WAVEFORMS (Cont.)




WF010830

**RAS - Only Refresh Cycle**

Notes: a & b.  $V_{IH}$  (Min.) and  $V_{IL}$  (Max.) are reference levels for measuring timing of input signals.  
 c & d.  $V_{OH}$  (Min.) and  $V_{OL}$  (Max.) are reference levels for measuring timing of D<sub>OUT</sub>.

### SWITCHING WAVEFORMS (Cont.)



WF010840

### Static Column Mode Read Cycle

Notes: a & b.  $V_{IH}$  (Min.) and  $V_{IL}$  (Max.) are reference levels for measuring timing of input signals.

c & d.  $V_{OH}$  (Min.) and  $V_{OL}$  (Max.) are reference levels for measuring timing of  $D_{OUT}$ .

e.  $t_{WRP}$  is referenced to CS or WE high transition, whichever occurs first.


f. Transition is measured  $\pm 500$  mV from steady state voltage with specified three-state load (5 pF and a 380  $\Omega$  Thevenin equivalent).

g. Either  $t_{RCH}$  or  $t_{RRH}$  must be satisfied.

h.  $D_{OUT}$  is valid as shown if and only if  $t_{ARH} \geq t_{ARH}$  (Min.).

i. CS pulse is shown for reference in this case.  $D_{OUT}$  will go to high impedance.

## SWITCHING WAVEFORMS (Cont.)




WF010850

### Static Column Mode Write Cycle

- Notes: a & b.  $V_{IH}$  (Min.) and  $V_{IL}$  (Max.) are reference levels for measuring timing of input signals.  
 c & d.  $V_{OH}$  (Min.) and  $V_{OL}$  (Max.) are reference levels for measuring timing of  $D_{OUT}$ .  
 e.  $t_{WRP}$  is referenced to CS or WE high transition, whichever occurs first.  
 f. Transition is measured  $\pm 500$  mV from steady state voltage with specified three-state load (5 pF and a 380  $\Omega$  Thevenin equivalent).  
 g.  $t_{AWS}$ ,  $t_{AWH}$ ,  $t_{DS}$ ,  $t_{DH}$  and  $t_{WDR}$  are referenced to CS or WE low transition, whichever occurs last.  
 h.  $t_{WCP}$  (Min.) is measured from the earlier of CS or WE high transition to the later of CS or WE low transition.  
 i. If CS and WE simultaneously make a high transition, the output will remain in high impedance.

### SWITCHING WAVEFORMS (Cont.)



WF010860


### Static Column Mode Write Cycle ( $\overline{CS}$ Low)

Notes: a & b.  $V_{IH}$  (Min.) and  $V_{IL}$  (Max.) are reference levels for measuring timing of input signals.

c & d.  $V_{OH}$  (Min.) and  $V_{OL}$  (Max.) are reference levels for measuring timing of  $D_{OUT}$ .

e. Transition is measured  $\pm 500$  mV from steady state voltage with specified three-state load (5 pF and a 380  $\Omega$  Thevenin equivalent).

### SWITCHING WAVEFORMS (Cont.)




WF010871

### Static Column Mode Read - Modify - Write Cycle

- Notes: a & b.  $V_{IH}$  (Min.) and  $V_{IL}$  (Max.) are reference levels for measuring timing of input signals.  
 c & d.  $V_{OH}$  (Min.) and  $V_{OL}$  (Max.) are reference levels for measuring timing of DOUT.  
 e.  $t_{WRP}$  is referenced to  $\overline{CS}$  or  $\overline{WE}$  high transition, whichever occurs first.  
 f. Transition is measured  $\pm 500$  mV from steady state voltage with specified three-state load (5 pF and a 380  $\Omega$  Thevenin equivalent).  
 g.  $t_{AWH}$ ,  $t_{DS}$  and  $t_{DH}$  are referenced to  $\overline{CS}$  or  $\overline{WE}$  low transition, whichever occurs last.  
 h.  $t_{WPS}$  (Min.) is measured from the earlier of  $\overline{CS}$  or  $\overline{WE}$  high transition to the later of  $\overline{CS}$  or  $\overline{WE}$  low transition.  
 i. DOUT is valid after  $\overline{RAS}$  high transition, if and only if  $t_{WRH} \geq t_{WRH}$  (Min.).

### SWITCHING WAVEFORMS (Cont.)



WF010880

#### Static Column Mode Read - Modify - Write Cycle ( $\overline{CS}$ Low)

Notes: a & b.  $V_{IH}$  (Min.) and  $V_{IL}$  (Max.) are reference levels for measuring timing of input signals.

c & d.  $V_{OH}$  (Min.) and  $V_{OL}$  (Max.) are reference levels for measuring timing of  $D_{OUT}$ .

e. Transition is measured  $\pm 500$  mV from steady state voltage with specified three-state load (5 pF and 380  $\Omega$  Thevenin equivalent).

f.  $D_{OUT}$  is valid after  $\overline{RAS}$  high transition, if and only if  $t_{WRH} \geq t_{WRH}$  (Min.).



# Am90CL257

Low-Power 256K x 1 CMOS Static Column Mode DRAM

Am90CL257

## OVERVIEW

The 256K x 1 CMOS Low-Power ('L') DRAM versions share common functional descriptions, DC and AC characteristics with the corresponding standard CMOS (non-'L') versions. The only additions to these sections are:

## DISTINCTIVE CHARACTERISTICS

- Extended refresh period  
— 32 ms (Max.) during standby
- Low data retention current  
— 230  $\mu$ A (Max.)
- Low-power dissipation  
— 0.55 mW (Max.)

## ORDERING INFORMATION

The Ordering Information for the Low-Power DRAM versions are the same as for the Standard CMOS DRAMs, with the exception of an 'L' inserted within the device number to denote 'Low-Power.' For example, the Am90CL255 is a 256K x 1 CMOS "Low-Power" Nibble Mode DRAM. All temperature ranges, speed and package options remain the same as those listed in Ordering Information sections for the respective Standard CMOS DRAMs.

## DC CHARACTERISTICS

The low-power version DRAMs are screened for one additional parameter, viz, CMOS standby current. All other DC characteristics remain the same for both families.

Parameter Symbol	Parameter Description	Test Conditions	Min.	Max.	Units
I <sub>CC6</sub>	V <sub>CC</sub> Supply Current CMOS Standby	$\overline{\text{RAS}} \geq V_{CC} - 0.5$ V and $\overline{\text{CAS}}$ at V <sub>IH</sub> , all other inputs and outputs $\geq V_{SS}$		0.1	mA

The Am90CL257-15 is screened for I<sub>CC1</sub> = 55 mA, I<sub>CC3</sub> = 55 mA, and I<sub>CC4</sub> = 55 mA.

## AC CHARACTERISTICS

AC Characteristics remain unchanged on the low-power 100 ns and 120 ns versions. The AC characteristics corresponding to the 150 ns speed are on the following page.

## FUNCTIONAL DESCRIPTION

The Functional Descriptions for low-power versions are the same as the corresponding standard versions. The low-power devices, however, support Extended Refresh cycles described below:

### Extended Refresh Cycle

All low-power versions extend the Refresh Cycle period to 32 ms for  $\overline{\text{RAS}}$ -Only Refresh cycles. This feature reduces the total current consumption to a maximum of 230  $\mu$ A for data retention. The low-standby current can significantly extend battery life in battery back-up applications. Current consumption is calculated from the following equation:

$$I = \frac{(t_{RC}) (I_{ACTIVE}) + (t_{RI} - t_{RC}) (I_{STANDBY})}{T_{RI}}$$

where  $t_{RC}$  = Refresh Cycle Time

and  $t_{RI}$  = Refresh Interval Time or  $t_{REF}/256$

Before entering or leaving an Extended Refresh period, the entire array must be refreshed at the normal interval of 4 ms. This can be accomplished by either a burst or distributed refresh.

4

**SWITCHING CHARACTERISTICS** ( $T_A = 0$  to  $+70^\circ\text{C}$ ,  $V_{CC} = 5\text{ V} \pm 10\%$ ,  $V_{SS} = 0\text{ V}$  unless otherwise noted)

No.	Parameter Symbol	Parameter Description	Am90CL257-15		Units
			Min.	Max.	
<b>READ/WRITE/READ-MODIFY-WRITE AND REFRESH CYCLES</b>					
1	$t_{RAS}$	$\overline{RAS}$ Pulse Width	150	75,000	ns
2	$t_{RC}$	Random R/W Cycle Time	245		ns
3	$t_{RP}$	$\overline{RAS}$ Precharge Time	85		ns
4	$t_{CSH}^*$	$\overline{CS}$ Hold Time	150		ns
5	$t_{WRP}$	Write-to- $\overline{RAS}$ Precharge Time	0		ns
6	$t_{ASR}$	Row Address Setup Time	0		ns
7	$t_{RAH}$	Row Address Hold Time	15		ns
8	$t_{AR}$	Column Address Hold Time from $\overline{RAS}$	130		ns
9	$t_{RHZ}$	$\overline{RAS}$ -to-Output High Impedance (Note 1)		20	ns
10	$t_{RLZ}$	$\overline{RAS}$ -to-Output Low Impedance (Note 1)	30		ns
11	$t_{HZ}^*$	$\overline{CS}$ -to-Output High Impedance (Notes 1 & 2)		25	ns
12	$t_{LZ}^*$	$\overline{CS}$ -to-Output Low Impedance (Notes 1 & 2)			
13	$t_{REF}$	Time Between Refresh		4	ms
14	$t_T$	Transition Time (Rise and Fall) (Note 3)	3	50	ns
<b>READ CYCLE</b>					
15	$t_{RAC}$	Access Time From $\overline{RAS}$ (Notes 4 & 5)		150	ns
16	$t_{CAC}^*$	Access Time From $\overline{CS}$ (Note 5)		30	ns
17	$t_{CAA}$	Access Time from Column Address (Note 5)		65	ns
18	$t_{CS(R)}^*$	$\overline{CS}$ Pulse Width (Read Cycle)	30		ns
19	$t_{RSH(R)}^*$	$\overline{RAS}$ Hold Time (Read Cycle)	10		ns
20	$t_{RCS}^*$	Read Command Setup Time	0		ns
21	$t_{CAR}$	Column Address-to- $\overline{RAS}$ Setup Time	65		ns
22	$t_{RCH}^*$	Read Command Hold Time Referenced to $\overline{CS}$	0		ns
23	$t_{RRH}$	Read Command Hold Time Referenced to $\overline{RAS}$	10		ns
24	$t_{ARH}$	Column Address Hold Time Referenced to $\overline{RAS}$	0		ns
25	$t_{RAD}$	$\overline{RAS}$ -to-Column Address Delay Time (Note 6)	20	85	ns
26	$t_{CS(W)}^*$	$\overline{CS}$ Pulse Width (Write Cycle)	30		ns
27	$t_{RSH(W)}^*$	$\overline{RAS}$ Hold Time (Write Cycle)	30		ns
<b>WRITE CYCLE</b>					
28	$t_{WDR}$	$\overline{RAS}$ -to-Write Command Delay Time	20		ns
29	$t_{RWL}$	Write Command to $\overline{RAS}$ Lead Time	30		ns
30	$t_{CWL}^*$	Write Command to $\overline{CS}$ Lead Time	30		ns
31	$t_{WP}$	Write Command Pulse Width	30		ns
32	$t_{WCP}$	Write Command Precharge Time	10		ns
33	$t_{WCS}^*$	Write Command Setup Time	0		ns
34	$t_{WCH}^*$	Write Command Hold Time	30		ns
35	$t_{WCR}$	Write Command Hold Time from $\overline{RAS}$	120		ns
36	$t_{AWS}$	Column Address-to-Write Command Setup Time	0		ns
37	$t_{AWH}$	Column Address-to-Write Command Hold Time	25		ns
38	$t_{DS}$	Data-In Setup Time	0		ns
39	$t_{DH}$	Data-In Hold Time	25		ns
40	$t_{OW}$	Output Active from End of Write	0		ns

\*This parameter not applicable if operated with  $\overline{CS}$  grounded.  
Notes: See next page for notes.

## SWITCHING CHARACTERISTICS

( $T_A = 0$  to  $+70^\circ\text{C}$ ,  $V_{CC} = 5\text{ V} \pm 10\%$ ,  $V_{SS} = 0\text{ V}$  unless otherwise noted)

No.	Parameter Symbol	Parameter Description	Am90CL257-15		Units
			Min.	Max.	
<b>READ-MODIFY-WRITE (RMW) CYCLE</b>					
41	t <sub>RC</sub>	RMW Cycle Time	280		ns
42	t <sub>RRW</sub>	RMW Cycle $\overline{\text{RAS}}$ Pulse Width	185	75,000	ns
43	t <sub>CRW</sub> *	RMW Cycle $\overline{\text{CS}}$ Pulse Width	65		ns
44	t <sub>WRH</sub>	$\overline{\text{WE}}$ -to- $\overline{\text{RAS}}$ Hold Time	5		ns
45	t <sub>RWD</sub>	$\overline{\text{RAS}}$ -to- $\overline{\text{WE}}$ Delay Time (Note 7)	150		ns
46	t <sub>AWD</sub>	Column Address-to- $\overline{\text{WE}}$ Delay Time (Note 7)	75		ns
47	t <sub>CWD</sub>	$\overline{\text{CS}}$ -to- $\overline{\text{WE}}$ Delay Time (Note 7)	30		ns
<b>STATIC COLUMN MODE CYCLE</b>					
48	t <sub>OHA</sub>	Output Hold Time from Address Change	10		ns
49	t <sub>OHW</sub>	Output Hold Time from End of Write	0		ns
50	t <sub>WPA</sub>	RMW Write Precharge Access Time		75	ns
51	t <sub>WRA</sub>	RMW Write-Read Access Time		110	ns
52	t <sub>WPS</sub>	RMW Write Command Precharge Time	75		ns

\*This parameter not applicable if operated with  $\overline{\text{CS}}$  grounded.

Notes: 1. Assumes three-state test load (5 pF and a 380  $\Omega$  Thevenin equivalent).

2. At any given temperature and voltage combination, t<sub>HZ</sub> (Max.) is less than t<sub>LZ</sub> (Min.) from device to device.

3. t<sub>T</sub> is measured between V<sub>IH</sub> (Min.) and V<sub>IL</sub> (Max.).

4. Assumes that t<sub>RAD</sub> ≤ t<sub>RAD</sub> (Max.). If t<sub>RAD</sub> > t<sub>RAD</sub> (Max.), then t<sub>RAC</sub> will increase by the amount that t<sub>RAD</sub> exceeds to t<sub>RAD</sub> (Max.).

5. Load = 2 TTL loads and 100 pF.

6. t<sub>RAD</sub> specified for reference only.

7. t<sub>WCS</sub>, t<sub>RWD</sub>, t<sub>CWD</sub> and t<sub>AWD</sub> are specified as reference points only. If t<sub>WCS</sub> ≥ t<sub>WCS</sub> (Min.), the cycle is an Early Write Cycle and the data-out pin will remain in high impedance for the duration of  $\overline{\text{WE}}$ . If t<sub>WCD</sub> ≥ t<sub>CWD</sub> (Min.) and t<sub>AWD</sub> ≥ t<sub>AWD</sub> (Min.), then the cycle is a Read-Modify-Write Cycle and the data-out will contain the data read from the selected address. If any of the above conditions are not satisfied, data-out is indeterminate.

8. Access time from a write command to a determined by the latter of t<sub>CAA</sub> or t<sub>WPA</sub> or t<sub>WRA</sub>.

# Am9044/9244

4096 x 1 Static RAM

## DISTINCTIVE CHARACTERISTICS

- Low operating and standby power
- Access times down to 200 ns
- Am9044 is a direct plug-in replacement for 4044
- Am9244 pin and function compatible with Am9044 and 4044 plus  $\overline{CS}$  power-down feature
- High output drive—4.0 mA sink current @ 0.4 V
- TTL identical interface logic levels

## GENERAL DESCRIPTION


The Am9044 and Am9244 are high-performance, static, N-Channel, read/write, random-access memories organized as 4096 x 1. Operation is from a single 5 V supply, and all input/output levels are identical to standard TTL specifications. Low-power versions of both devices are available with power savings of about 30%. The Am9044 and Am9244 are the same except that the Am9244 offers an automatic  $\overline{CS}$  power-down feature.

The Am9244 remains in a low-power standby mode as long as  $\overline{CS}$  remains HIGH, thus reducing its power requirements.

The Am9244 power decreases from 385 mW to 165 mW in the standby mode, and the Am92L44 from 275 mW to 110 mW. The  $\overline{CS}$  input does not affect the power dissipation of the Am9044.

Data readout is not destructive and the same polarity as data input.  $\overline{CS}$  provides for easy selection of an individual package when the outputs are OR-tied. The outputs of 4.0 mA for Am9244 and Am9044 provide increased short-circuit current for improved drive.

## BLOCK DIAGRAM




BD000091

## PRODUCT SELECTOR GUIDE

Part Number			Am9044/90L44 and Am9244/92L44			
Speed Indicator			B	C	D	E
Maximum Access Time (ns)			450	300	250	200
0 to +70°C	I <sub>CC</sub> (mA)	Standard	70	70	70	70
		Low-Power	50	50	50	—
	I <sub>PD</sub> (mA) (Note 1)	Standard	30	30	30	30
		Low-Power	20	20	20	—
-55 to +125°C	I <sub>CC</sub> (mA)	Standard	80	80	80	—
		Low-Power	60	60	—	—
	I <sub>PD</sub> (mA) (Note 1)	Standard	33	33	33	—
		Low-Power	22	22	—	—

Notes: 1. Am9244/92L44 only.

### CONNECTION DIAGRAM Top View




CD000141

Note: Pin 1 is marked for orientation.

Address Designators	
External	Internal
A <sub>0</sub>	A <sub>2</sub>
A <sub>1</sub>	A <sub>1</sub>
A <sub>2</sub>	A <sub>0</sub>
A <sub>3</sub>	A <sub>8</sub>
A <sub>4</sub>	A <sub>9</sub>
A <sub>5</sub>	A <sub>10</sub>
A <sub>6</sub>	A <sub>3</sub>
A <sub>7</sub>	A <sub>4</sub>
A <sub>8</sub>	A <sub>5</sub>
A <sub>9</sub>	A <sub>7</sub>
A <sub>10</sub>	A <sub>6</sub>
A <sub>11</sub>	A <sub>11</sub>

### BIT MAP




Die Size 0.137" x 0.167"

## ORDERING INFORMATION (Con'td.)

### Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:

- A. Device Number**
- B. Speed Option** (if applicable)
- C. Package Type**
- D. Temperature Range**
- E. Optional Processing**



Valid Combinations	
AM9044B	PC, PCB, DC, DCB
AM90L44B	
AM9244B	
AM92L44B	
AM9044C	
AM90L44C	
AM9244C	
AM92L44C	
AM9044D	
AM90L44D	
AM9244D	
AM92L44D	
AM9044E	
AM90L44E	
AM9244E	
AM92L44E	

#### Valid Combinations


Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

## ORDERING INFORMATION

### APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. CPL (Controlled Products List) products are processed in accordance with MIL-STD-883C, but are inherently non-compliant because of package, solderability, or surface treatment exceptions to those specifications. The order number (Valid Combination) for APL products is formed by a combination of:

- A. Device Number**
- B. Speed Option** (if applicable)
- C. Device Class**
- D. Package Type**
- E. Lead Finish**



Valid Combinations	
AM9044B	/BVA
AM9244B	
AM92L44B	
AM9044C	
AM9244C	
AM92L44C	
AM9044D	
Am90L44D	
AM9244D	
AM92L44D	

#### Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

4

## PIN DESCRIPTION

#### **A<sub>0</sub> - A<sub>11</sub> Address Inputs (Inputs)**

The address input lines select the memory location from which to read or write.

#### **CS Chip Select (Input, Active LOW)**

The CS line selects the memory device for active operation.

#### **WE Write Enable (Input, Active LOW)**

When both CS and WE are LOW, data on the input lines is written to the location presented on the address input lines.

#### **D<sub>IN</sub> Data In (Input)**

This pin is used to enter data during write operations.

#### **D<sub>OUT</sub> Data Out (Output, Three-State)**

The content of the selected memory location is presented on the Data Output line during read operations (CS LOW, WE HIGH). The line goes three-state during write operations.

#### **V<sub>CC</sub> Power Supply**

#### **V<sub>SS</sub> Ground**

### ABSOLUTE MAXIMUM RATINGS (Note 1)

Storage Temperature .....	-65 to +150°C
Ambient Temperature with Power Applied .....	-55 to +125°C
Supply Voltage .....	-0.5 V to +7.0 V
All Signal Voltage with Respect to Ground .....	-0.5 V to +7.0 V
Power Description .....	1.0 W
DC Output Current .....	10 mA

The products described by this specification include internal circuitry designed to protect input devices from damaging accumulations of static charge. It is suggested nevertheless, that conventional precautions be observed during storage, handling and use in order to avoid exposure to excessive voltages.

### OPERATING RANGES (Note 2)

Commercial (C) Devices	
Temperature .....	0 to +70°C
Supply Voltage .....	+4.5 V to +5.5 V
Military (M) Devices	
Temperature .....	-55 to +125°C
Supply Voltage .....	+4.5 V to +5.5 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

Military products 100% tested at  $T_C = +75^\circ\text{C}$ ,  $+125^\circ\text{C}$  and  $-55^\circ\text{C}$

### DC CHARACTERISTICS over operating range unless otherwise specified\*

Parameter Symbol	Parameter Description	Test Conditions		Min.	Max.	Units
I <sub>OH</sub>	Output HIGH Current	V <sub>OH</sub> = 2.4 V V <sub>CC</sub> = 4.5 V	T <sub>A</sub> = 70°C	-1.0		mA
			T <sub>A</sub> = 125°C	-0.4		
I <sub>OL</sub>	Output LOW Current	V <sub>OL</sub> = 0.4 V	T <sub>A</sub> = 70°C	4.0		mA
			T <sub>A</sub> = 125°C	3.2		
V <sub>IH</sub>	Input HIGH Voltage			2.0	V <sub>CC</sub>	V
V <sub>IL</sub>	Input LOW Voltage			-0.5	0.8	V
I <sub>Ix</sub>	Input Load Current	V <sub>SS</sub> ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>			10	μA
I <sub>OZ</sub>	Output Leakage Current	0.4V ≤ V <sub>O</sub> ≤ V <sub>CC</sub> , Output Disabled	T <sub>A</sub> = +70°C	-50	50	μA
			T <sub>A</sub> = +125°C	-10	10	
I <sub>CC</sub>	Operating Supply Current	V <sub>CC</sub> = Max. CS ≤ V <sub>IL</sub> (9244/92L44 only)	T <sub>A</sub> = 0°C	Standard devices	70	mA
				L devices	50	
			T <sub>A</sub> = -55°C	Standard devices	80	
				L devices	60	
I <sub>PD</sub>	Automatic CS Power-Down Current (9244/92L44 only)	V <sub>CC</sub> = Max. CS ≥ V <sub>IH</sub>	T <sub>A</sub> = 0°C	9244	30	mA
				92L44	20	
			T <sub>A</sub> = -55°C	9244	33	
				92L44	22	
C <sub>I</sub>	Input Capacitance (Note 6)	Test Frequency = 1.0 MHz			7.0	pF
C <sub>O</sub>	Output Capacitance (Note 6)	T <sub>A</sub> = 25°C, All pins at 0 V			7.0	


- Notes: 1. Absolute Maximum Ratings are intended for user guidelines and are not tested.  
 2. For test and correlation purposes, ambient temperature is defined as the stabilized case temperature.  
 3. Test conditions assume signal transition times of 10 ns or less, timing reference levels of 1.5 V and output loading of one standard TTL gate plus 100 pF.  
 4. The internal write time of the memory is defined by the overlap of CS LOW and WE LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.  
 5. Chip Select access time (t<sub>CO</sub>) is longer for the Am9244 than for the Am9044. The specified address access time will be valid only when CS is LOW soon enough for t<sub>CO</sub> to elapse.  
 6. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where these parameters may be affected.

\*See last page of this spec for Group A Subgroup Testing information.




## TYPICAL DC and AC CHARACTERISTICS


**Normalized Supply Current Versus Supply Voltage**




**Normalized Access Time Versus Supply Voltage**




**Normalized Access Time Versus Output Loading**



**Normalized Access Time Versus Ambient Temperature**



**Normalized Supply Current Versus Ambient Temperature**




**SWITCHING CHARACTERISTICS** over operating range unless otherwise specified\* (Notes 3 – 6)

No.	Parameter Symbol	Parameter Description	B devices		C devices		D devices		E devices		Units
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
<b>Read Cycle</b>											
1	t <sub>RC</sub>	Address Valid to Address Do Not Care Time (Read Cycle Time)	450		300		250		200		
2	t <sub>A</sub>	Address Valid to Data Out Valid Delay (Address Access Time)		450		300		250		200	
3	t <sub>CO</sub>	Chip Select LOW to Data Out Valid (Note 5)	Am9044	100		100		70		70	ns
			Am9244	450		300		250		200	
4	t <sub>CX</sub>	Chip Select LOW to Data Out On (Note 6)	10		10		10		10		
5	t <sub>OTD</sub>	Chip Select HIGH to Data Out Off (Note 6)		100		80		60		60	
6	t <sub>OHA</sub>	Address Unknown to Data Out Unknown Time	20		20		20		20		
<b>Write Cycle</b>											
7	t <sub>WC</sub>	Address Valid to Address Do Not Care Time (Write Cycle Time)	450		300		250		200		
8	t <sub>W</sub>	Write Enable LOW to Write Enable HIGH Time (Note 4)	Am9044	200		150		100		100	
			Am9244	250		200		150		150	
9	t <sub>WR</sub>	Write Enable HIGH to Address Do Not Care Time	0		0		0		0		
10	t <sub>OTW</sub>	Write Enable LOW to Data Out Off Delay (Note 6)		100		80		60		60	
11	t <sub>DW</sub>	Data In Valid to Write Enable HIGH Time	200		150		100		100		
12	t <sub>DH</sub>	Write Enable HIGH to Data In Do Not Care Time	0		0		0		0		ns
13	t <sub>AW</sub>	Address Valid to Write Enable LOW Time	0		0		0		0		
14	t <sub>PD</sub>	Chip Select HIGH to Power LOW Delay (Am9244 only Note 6)		200		150		100		100	
15	t <sub>PU</sub>	Chip Select LOW to Power HIGH Delay (Am9244 only Note 6)	0		0		0		0		
16	t <sub>CW</sub>	Chip Select LOW to Write Enable HIGH Time (Note 4)	Am9044	200		150		100		100	
			Am9244	250		200		150		150	
17	t <sub>WO</sub>	Write Enable HIGH To Output Turn On (Note 6)		100		100		70		70	


Notes: See notes following DC Characteristics table.

\*See the last page of this spec for Group A Subgroup Testing information.

# SWITCHING WAVEFORMS



WF000191



WF000181

Power-Down Waveform (Am9244 only)

## GROUP A SUBGROUP TESTING

### DC CHARACTERISTICS

Parameter Symbol	Subgroups
I <sub>OH</sub>	1, 2, 3
I <sub>OL</sub>	1, 2, 3
V <sub>IH</sub>	7, 8
V <sub>IL</sub>	7, 8
I <sub>Ix</sub>	1, 2, 3
I <sub>OZ</sub>	1, 2, 3
I <sub>CC</sub>	1, 2, 3
I <sub>PD</sub>	1, 2, 3

### SWITCHING CHARACTERISTICS

Parameter Symbol	Subgroups	Parameter Symbol	Subgroups
t <sub>RC</sub>	7, 8, 9, 10, 11	t <sub>OTW</sub>	7, 8, 9, 10, 11
t <sub>A</sub>	7, 8, 9, 10, 11	t <sub>DW</sub>	7, 8, 9, 10, 11
t <sub>CO</sub>	7, 8, 9, 10, 11	t <sub>DH</sub>	7, 8, 9, 10, 11
t <sub>CX</sub>	7, 8, 9, 10, 11	t <sub>AW</sub>	7, 8, 9, 10, 11
t <sub>OTD</sub>	7, 8, 9, 10, 11	t <sub>PD</sub>	7, 8, 9, 10, 11
t <sub>OHA</sub>	7, 8, 9, 10, 11	t <sub>PU</sub>	7, 8, 9, 10, 11
t <sub>WC</sub>	7, 8, 9, 10, 11	t <sub>CW</sub>	7, 8, 9, 10, 11
t <sub>W</sub>	7, 8, 9, 10, 11	t <sub>WO</sub>	7, 8, 9, 10, 11
t <sub>WR</sub>	7, 8, 9, 10, 11		

### MILITARY BURN-IN

Military burn-in is in accordance with the current revision of MIL-STD-883, Test Method 1015, Conditions A through E. Test Conditions are selected at AMD's option.

# Am90C644

64K x 4 CMOS DUAL - ARRAY MEMORY

## ADVANCE INFORMATION

### DISTINCTIVE CHARACTERISTICS

- 64K x 4 organization
- High-speed access:  $t_{RAC} - 100$  ns
- Write-per-Bit mask allows separate write controls for each of the four DRAM input bits
- On-chip video shifter with up to 100 Megapixel/sec. bandwidth
- Dual-port access permits shifter operation independent of DRAM
- Bi-directional interface between DRAM and shifter
- Shifter port can serve as a serial input port
- Single cycle reset of shifter on command
- CMOS technology

### GENERAL DESCRIPTION

The Am90C644 is a fully decoded, high-speed, dual access 262,144-bit dynamic random-access memory fabricated on CMOS technology. The random-access port comprises a 64K x 4 DRAM array which operates independently from the sequential access port. The sequential access port has four 256-bit shift registers which can be accessed serially and independently from the DRAM. The interface between the DRAM array and the shifter is bi-directional, permitting transfers between the two.


The 64K x 4 DRAM array has an Enhanced Page Mode feature which permits cycle times as short as 70 ns. The Shifter is organized as a 256 x 4 static RAM with an 8-bit programmable Address Counter. This permits pixel-by-pixel resolution in graphics applications, thereby supporting

smooth panning and windowing. The Shifter has a 25-MHz shift rate (equivalent to 100 Megapixel/second video rate) which is ideal for high-resolution screens.

The Am90C644 reduces device count in graphics applications and improves bus bandwidth while significantly increasing system performance. Although several of its features are well suited for video applications, the Am90C644 can also be used as a general-purpose memory in mainframes and minicomputers, as well as in peripherals such as printers.


All inputs and outputs are TTL-compatible. The device is assembled in a 24-pin, 400-mil wide Plastic DIP and operates from a single +5 V power supply.

### BLOCK DIAGRAM




BD005601

## CONNECTION DIAGRAM Top View



CD008001

## LOGIC SYMBOL



LS001981

## PIN DESCRIPTION

### **A<sub>0</sub>-A<sub>7</sub> Addresses (Inputs, TTL)**

The address pins are used to reference the desired location inside the DRAM. This 64Kx4 array requires sixteen address lines to access 65,536 locations, each of which contains four bits. Thus, the address inputs are time-multiplexed two ways. During the row address interval, as determined by the Row Address Strobe (RAS), the eight address lines are interpreted by the device as a row address which selects one of 256 rows inside the device. The address lines are latched internally and then allowed to change to a column address. They are strobed (latched) into the device by the Column Address Strobe (CAS), selecting one of 256 sets of four columns to be connected to the output circuitry. During a Transfer cycle, when data is transferred from the DRAM to the Shifter, or vice versa, the Shifter start address is loaded from the DRAM address lines into the internal Address Counters at the time of the falling edge of CAS.

### **RAS Row Address Strobe (Input, TTL)**

The Row Address Strobe serves three major functions. First, RAS performs the major chip enable function. On a HIGH-to-LOW transition of RAS, the device changes from the standby power mode to the active mode. RAS must be LOW for at least the minimum specified interval, t<sub>RAS</sub>, and must be HIGH for at least the minimum specified precharge time, t<sub>RP</sub>. The precharge time is required to initialize the dynamic circuitry in the RAM. The second function that RAS performs is the latching of the row address from A<sub>0</sub>-A<sub>7</sub>, the Reset or Write mask from D<sub>0</sub>-D<sub>3</sub>, and the Transfer Control signals W, SG-R and XF-G. RAS is used to initiate all DRAM memory cycles — Read/Write, Read-Modify-Write, Page Mode, Enhanced Page Mode, Transfer and Refresh. Thirdly, RAS terminates those control functions used only during a Transfer cycle on its LOW-to-HIGH transition at the end of the Transfer cycle.

### **CAS Column Address Strobe (Input, TTL)**

The Column Address Strobe serves three major purposes. First, during a regular DRAM cycle, when CAS makes a HIGH-to-LOW transition, the column addresses that are present at the A<sub>0</sub>-A<sub>7</sub> inputs are latched into the chip. Secondly, during a Transfer cycle when data is transferred between the DRAM and the Shifter, CAS serves as the strobe to load the Shifter counter with the address on the A<sub>0</sub>-A<sub>7</sub> inputs. The Shifter Reset command and Read/Write command are also presented to the device on the falling edge of CAS. Thirdly, CAS activates the outputs, serving as an Output Enable. Thus, cycles that are initiated by RAS and do not assert CAS leave the outputs in the high-impedance state. Further, following a specified period of time after CAS goes HIGH, the D<sub>0</sub>-D<sub>3</sub> outputs assume the high-impedance state.

### **XF-G Transfer/Output Enable (Input, TTL)**

The Transfer/Output Enable input is a multifunction pin. When XF-G is LOW prior to the HIGH-to-LOW transition of RAS, the execution of a Transfer cycle commences on that edge. XF-G behaves as an Output Enable except just before and just after the falling edge of RAS. During a Read cycle when the XF-G line is LOW, the D<sub>0</sub>-D<sub>3</sub> output buffers are enabled (assuming CAS is LOW). If the XF-G line is HIGH at this time, then the D<sub>0</sub>-D<sub>3</sub> output buffers will be in their high-impedance state. If XF-G is HIGH at the HIGH-to-LOW transition of RAS, a regular DRAM cycle is performed. In such a case, the XF-G line must go LOW, enabling the D<sub>0</sub>-D<sub>3</sub> outputs to perform a Read cycle.

### **W Write Enable (Input, TTL)**

The Write Enable input is active-LOW. For regular DRAM cycles, W behaves in the same manner as for standard address-multiplexed DRAMs, except at the beginning of a Write cycle when the Write-per-Bit function is desired. W must be LOW prior to RAS going LOW to latch the Write mask on the falling edge of RAS. When W is LOW prior to the HIGH-to-LOW transition of CAS, an Early-Write cycle is performed. When W remains HIGH during that transition, a Read or Read-Modify-Write cycle is performed. W is time-multiplexed during Transfer cycles. When RAS makes a HIGH-to-LOW transition in a Transfer cycle, W determines the direction of data transfer between the DRAM and Shifter. When W is LOW during that transition, the data is transferred from the Shifter to the DRAM. When W is HIGH, data is transferred from the DRAM to the Shifter. When CAS makes a HIGH-to-LOW transition during a Transfer cycle, W is used to provide the Read or Write command for the Shifter. If W is HIGH during that transition, the Shifter will execute Read cycles until the next Transfer cycle where W is LOW during CAS's falling edge. If W is LOW during that transition, the Shifter will execute Write cycles until the next Transfer cycle where W is HIGH during CAS's falling edge.

### **D<sub>0</sub>-D<sub>3</sub> Bi-directional Data Lines (Input/Output, TTL, Three-state)**

D<sub>0</sub>-D<sub>3</sub> are the data lines which data is read from or written to the DRAM. There is no binary significance to the four data lines. During normal DRAM Read cycles, data from the addressed location in the memory is available at the appropriate I/O pin as outputs, after sufficient response time has elapsed from the start of the cycle. Data is written into the DRAM on data lines where the Write mask contains a logic '1.' Writing is inhibited on data lines where the mask contains a logic '0.' During normal DRAM Write cycles, the Write mask is latched from the D<sub>0</sub>-D<sub>3</sub> lines on the falling edge of RAS; the data to be written is then supplied on the D<sub>0</sub>-D<sub>3</sub> lines and is latched by the falling edge of CAS (for Early-Write cycles) or the falling edge of W (for Read/Write or Read-Modify-Write cycles). During Transfer cycles the D<sub>0</sub>-D<sub>3</sub> lines are used to input a data pattern that is to be written into the Shifter in a Reset cycle. This Reset mask is latched by the falling edge of RAC and remains valid until RAC goes HIGH at the end of a Reset cycle. For example, if D<sub>1</sub> is LOW in the Reset mask, all 256 locations of SD<sub>1</sub> in the Shifter will be reset to a LOW level when the Reset operation is performed.

The three-state condition of the D<sub>0</sub>-D<sub>3</sub> lines is controlled by various combinations of RAS, CAS, W and XF-G. For normal DRAM cycles (XF-G is HIGH when RAS goes LOW) the output buffers driving the D<sub>0</sub>-D<sub>3</sub> lines are in the high-impedance state except during a Read or Read-Modify-Write cycle. The output buffers are in the high-impedance state during a Transfer cycle and during an Early-Write cycle.

### **VCLK Video Clock (Input, TTL)**

The Video Clock is a high-speed clock input used to increment the Address Counter and to synchronize the Shifter Write and Read operations. The minimum cycle time is the propagation delay through the Address Counter plus the Shifter SRAM access time. The Address Counter is incremented on the LOW-to-HIGH transition of VCLK. The initiation of a Transfer cycle must not occur at the same time as the rising edge of VCLK.

### **SG-R Shifter Output Enable and Reset Control (Input, TTL)**

The SG-R pin accepts the buffer-enable signal for the Shifter outputs except when CAS goes LOW during a Transfer cycle. When LOW, SG-R causes the buffers to assume a low-impedance state. When SG-R is HIGH, the Shifter outputs are in the high-impedance state. The SG-R line is used as the Shifter select line when Shifters are cascaded in a system.

During a Transfer cycle the signal on the SG-R pin is interpreted as a Shifter Reset (active-HIGH). Thus, when SG-R is HIGH, meeting the specified set-up and hold times, during the falling edge of CAS, the SRAM is reset to a background state. That background state is defined by the Reset mask of four bits which is entered into the Reset mask latch via the D<sub>0</sub>-D<sub>3</sub> lines when RAS goes LOW during a DRAM-to-Shifter Transfer cycle.

### **SD<sub>0</sub>-SD<sub>3</sub> Bi-directional Shifter Data Lines (Input/Output, Three-state)**

These four common I/O data lines are used to write and read data to and from the Shifter. Read or Write cycles are specified by the state of W when CAS makes a HIGH-to-LOW transition during a Transfer cycle. Changing from Read cycles to Write cycles or vice versa requires the execution of a Transfer cycle with W in the appropriate state when CAS makes that transition. The three-state condition of the output buffers is controlled by the SG-R pin except during Transfer cycles when SD<sub>0</sub>-SD<sub>3</sub> are in the high-impedance state.

### **VCC and VSS Positive Power Supply and Ground**

The VCC supply is nominally +5 volts with respect to the VSS pin which is connected to the system ground.

## **FUNCTIONAL DESCRIPTION**

The Am90C644 is a composite read/write memory consisting of two arrays (see Block Diagram). The first is a 262,144-bit Dynamic Random-Access Memory (DRAM) configured as 65,536 four-bit words. The second is a high-speed serial Shifter consisting of a 256 x 4-bit static read/write memory with an on-chip, presettable Address Counter. These two memory arrays can operate independently to perform, screen refresh and display update, the two necessary memory functions of a bit-mapped graphics memory. Information is transferred between the two memory elements on command utilizing a Transfer cycle.

The DRAM element features a standard interface consisting of two control signals (RAS and CAS), four common I/O data lines (D<sub>0</sub>-D<sub>3</sub>), a write enable (W) and eight time-multiplexed address lines (A<sub>0</sub>-A<sub>7</sub>), all of which are TTL-compatible. The DRAM requires periodic refreshing of the data by accessing all 256 rows through the use of any RAS initiated cycle within 4 milliseconds.

The data to be loaded into the DRAM may be masked to select which memory bits are updated in a memory Write cycle. The Write mask is latched from the D<sub>0</sub>-D<sub>3</sub> lines on the falling edge of RAS while W is LOW. The mask is only updated on RAS-initiated non-Transfer cycles.

The serial Shifter outputs four new data bits on each rising edge of the Video Clock (VCLK) except during Transfer cycles. The data rate of the Shifter is 25 MHz which permits a single-bit rate of 100 MHz, consistent with the needs of high-performance bit-mapped graphics and other scanning systems. Higher rates can be achieved by paralleling Shifters. Data is loaded into the Shifter from the DRAM when a Transfer cycle is performed. At the same time, the presettable Address Counter is parallel-loaded from the DRAM address lines at the falling edge of CAS. The address loaded into the Address Counter serves as the start address for the shifting operation. Therefore, shifting can start at any arbitrary Shifter location, which provides support for smooth panning features, such as those in bit-mapped graphics systems. The Shifter can also be reset to a selectable background state to facilitate the clearing of a screen.

Functional descriptions of the key arrays in the Block Diagram are detailed as follows:

### **64K x 4 DRAM**

The DRAM consists of a standard dynamic RAM with time-multiplexed addresses (A<sub>0</sub>-A<sub>7</sub>), two address strokes (RAS and CAS), a Write Enable (W) and four bi-directional data lines (D<sub>0</sub>-D<sub>3</sub>). A Write mask latch is provided that allows selected

bits to be written from the D<sub>0</sub>-D<sub>3</sub> lines by gating the individual Write-Enable inputs to the DRAM via NAND gates. This latch is loaded from the D<sub>0</sub>-D<sub>3</sub> on the falling edge of RAS at the beginning of a Write cycle, while W is LOW. If W is HIGH as RAS falls, the Write mask is ignored and all four data bits are written during the Write cycle. Thus, the D<sub>0</sub>-D<sub>3</sub> lines are time-multiplexed during a Write cycle, carrying the Write mask on the falling edge of RAS and the data to be written on the falling edge of CAS, or on the falling edge of W in a Read-Modify-Write cycle.

The DRAM array consists of 256 rows of 1024 bits per row. Refresh is done on a row-at-a-time basis where all 256 rows are refreshed in a single interval of 4 ms. The output buffers for the data lines are controlled by a combination of RAS, CAS and XF-G. If XF-G is LOW when RAS makes a HIGH-to-LOW transition, a Transfer cycle is initiated and the output buffers are disabled. If the converse is true, the Transfer Control logic allows XF-G to act as the enable signal for the output buffers. The buffers are enabled if XF-G is LOW and CAS is LOW.

### **Transfer Gating Logic**

Each of the DRAM's bit lines is connected to the Transfer Gating logic. Data flows through the Transfer Gating logic between the DRAM and the Shifter when a Transfer cycle occurs. The direction of the data flow is determined by the state of the W line when RAS makes a HIGH-to-LOW transition during a Transfer cycle. When W is HIGH during that transition, the data flows from the DRAM to the Shifter. Data flows from the Shifter to the DRAM when W is LOW. The Transfer Gating logic is only enabled when RAS is LOW during a Transfer cycle.

### **Transfer Control Logic**

The Transfer Control logic in the Am90C644 is used to modify the definitions of some of the pins and operations during a Transfer cycle. The pins that are affected are the W, SG-R, XF-G, D<sub>0</sub>-D<sub>3</sub> and A<sub>0</sub>-A<sub>7</sub> pins. The W pin is time-multiplexed both during a Transfer cycle and a regular DRAM cycle. The W pin indicates the direction of transfer when RAS goes LOW during a Transfer cycle. When CAS goes LOW, the W pin indicates whether Read cycles (W = HIGH) or Write cycles (W = LOW) will be executed by the Shifter after completion of the Transfer cycle. A subsequent Transfer cycle is required to change the type of Shifter cycle to be performed.

The SG-R signal determines whether a Reset cycle is to be executed during the DRAM-to-Shifter Transfer cycle. If SG-R is HIGH when CAS goes LOW during the Transfer cycle, the Shifter will be reset to the background state specified by the data on the D<sub>0</sub>-D<sub>3</sub> lines (the Reset mask) when RAS went



LOW during that same Transfer cycle. The Reset mask is latched into the Transfer Control logic by the falling edge of RAS during a DRAM-to-Shifter Transfer cycle. If  $\overline{SG-R}$  is LOW, a Reset cycle will not be executed. Except during Transfer cycles, the  $\overline{XF-G}$  pin is used as the DRAM Output Enable. When  $\overline{XF-G}$  is LOW during regular cycles, the DRAM output buffers are enabled. When  $\overline{XF-G}$  is HIGH, the buffers are in the high-impedance state.


The Transfer Control logic provides the Video Clock Enable (VCE) signal. During Transfer cycles, the Video Clock (VCLK) is prevented from incrementing the Address Counter. The Transfer Control logic also provides the Address Counter Load command (LD) causing the data on the  $A_0-A_7$  lines to be loaded into the Address Counter in parallel on the falling edge of  $\overline{CAS}$ . Control signals for the transfer direction and transfer enable operations are also provided by the Transfer Control logic.

### Shifter

The Shifter consists of a resettable 256 x 4 SRAM array, a parallel-loadable Address Counter, and four three-state, bi-directional output buffers. The output buffers are enabled when  $\overline{SG-R}$  is LOW during normal Shifter cycles and disabled

(high-impedance state) when  $\overline{SG-R}$  is HIGH. The address inputs for the SRAM are supplied by the Address Counter. The SRAM inputs are connected to the Transfer Gating logic as described in the preceding section. The four data channels in the SRAM array are connected to the DRAM array such that picture elements (pixels), written to  $D_0-D_3$  in the DRAM array, appear at one SRAM address on  $SD_0-SD_3$ . In other words, data written into the DRAM array on  $D_0$ , for example, will appear on  $SD_0$  at the Shifter output (see Figure 1).

The Address Counter is a synchronous binary counter eight bits in length, parallel-loadable from the  $A_0-A_7$  inputs during a Transfer cycle on the falling edge of  $\overline{CAS}$ , and incremented by the rising edge of the Video Clock (VCLK). The data, at the address initially contained in the Address Counter, that is transferred from the DRAM to the Shifter in a Transfer cycle appears on the Shifter outputs,  $SD_0-SD_3$ , prior to the first VCLK rising edge. One new 4-bit output occurs after each subsequent rising edge of VCLK. The Address Counter continues to count in a wraparound manner after reaching the all-1's state. This fall-through read feature allows data to be moved from the Shifter on one device to that on another without external logic.



BD005611

Figure 1. Pixel Address Mapping

## APPLICATIONS

### Operational Modes

The Am90C644 can be used in high-speed bit-mapped graphics systems where the graphics memory has two major functions: 1) screen refresh at nominal video rates and 2) display update where the memory interfaces to the graphics processor. The following description of the operating modes of

the Am90C644 revolves around these two functions. The Transfer function permits communication between these two functions, which otherwise operate separately and independently.

### Display Update

Operating the display update function resembles the normal use of any other dynamic RAM, with the exception of the Write-per-Bit function. The  $\overline{XF-G}$  input is HIGH during the

HIGH-to-LOW transition of  $\overline{RAS}$  to allow display update access to the Video DRAM. In this case, the DRAM is organized with 65,536 4-bit words. Data can be written to the DRAM up to four bits at a time using an Early-Write cycle, a Read/Write or Read-Modify-Write cycle, or a Page-Mode Write or Enhanced-Page-Mode Write cycle. At the beginning of the Write cycle the Write mask is latched from the input lines. The Write mask determines which of the four data inputs,  $D_0 - D_3$ , are written to the DRAM during that cycle. For Write cycles not initiated by the falling edge of  $\overline{RAS}$  (e.g., Page-Mode or Enhanced-Page Mode cycles), the Write mask cannot be changed from the previous value set on the last falling edge of  $\overline{RAS}$  when  $\overline{W}$  was LOW. All DRAM cycles are initiated by the falling edge of  $\overline{RAS}$ . The row addresses are latched at this time. Also, during a Write cycle the Write mask is read from the data input lines if  $\overline{W}$  is LOW at the time  $\overline{RAS}$  goes LOW. Following the row-address-hold interval, the system is permitted to change the addresses to a valid column address which is read from the address inputs and latched by the falling edge of  $\overline{CAS}$ . Following the column-address-hold interval, the addresses are again free to change. This sequence is followed for all DRAM cycles except the chip Refresh cycle (not to be confused with the screen refresh discussed later), which requires no column address or  $\overline{CAS}$  signals. In Page Mode and Enhanced Page Mode cycles, multiple column addresses can be entered and the corresponding data read or written by asserting multiple  $\overline{CAS}$  pulses while  $\overline{RAS}$  is still LOW. An Early-Write cycle occurs when the Write Enable ( $\overline{W}$ ) signal goes LOW prior to the falling edge of  $\overline{CAS}$ . In this mode the DRAM produces an internal Write signal corresponding to the  $\overline{CAS}$  signal. The output buffers remain in the high-impedance state, and the data on the input lines ( $D_0 - D_3$ ) is loaded into the chip on the falling edge (HIGH-to-LOW transition) of  $\overline{CAS}$ .

In a Read/Write cycle, data is read from the currently addressed location in the DRAM after which new data is written into the same location. In a Read-Modify-Write cycle, data is first read from the currently addressed location, modified and rewritten into the same location. Read/Write and Read-Modify-Write take place within a single memory cycle. The data is set up and held with respect to the falling edge of  $\overline{W}$ . The  $\overline{XF-G}$  signal, in its output enable mode, can assist in the timing of the Read/Write cycle by disabling the output buffers at the appropriate time. External latches will be needed to execute a Read-Modify-Write cycle since the Data Lines ( $D_0 - D_3$ ) are used for both inputs and outputs. The various types of Write cycles are terminated in the same fashion as all other cycles when  $\overline{RAS}$  goes HIGH. A minimum specified precharge interval is required before a new cycle can be initiated.

Data is retrieved from the DRAM by using a Read cycle which is initiated by the falling edge of  $\overline{RAS}$ . The same sequence of signals occurs for the Read cycle as for the Write cycles, except that the  $\overline{W}$  signal remains HIGH throughout the cycle and  $\overline{XF-G}$  is used to enable the output. Data appears at the output pins ( $D_0 - D_3$ ) no later than the specified  $\overline{RAS}$  access time or the  $\overline{CAS}$  access time, whichever is later. The Read cycle terminates in the same manner as the Write cycle, (i.e., when  $\overline{RAS}$  goes HIGH). Page-Mode and Enhanced-Page-Mode Read cycles are also permitted, as shown in the Switching Characteristics section.

The data in the DRAM element needs periodic refreshing to prevent data loss. Refreshing is accomplished by using any  $\overline{RAS}$ -initiated cycle, including a  $\overline{RAS}$ -Only Refresh cycle, for each of the 256 rows of cells in the DRAM array within the specified refresh interval (4 ms). If refreshing is the only object of a given cycle, column addresses need not be valid. The refresh operation requires about 3% or less of the display

update bandwidth and is usually controlled by the graphics processor.

### Screen Refresh

The Shifter element is used for the screen refresh function. Data from the DRAM element is transferred to and from the Shifter element during a Transfer cycle as explained in the Transfer function description. The Shifter presents data to the four output buffers and to the off-chip environment on the Shifter Data pins ( $SD_0 - SD_3$ ) during a Shifter Read cycle. Read cycles are specified if the  $\overline{W}$  line is HIGH when  $\overline{CAS}$  goes LOW during a Transfer cycle. Following a Transfer cycle, the data presented during the subsequent Shifter Read cycles is stored in the SRAM at the location pointed to by the Address Counter. A new Shifter Read cycle is initiated when the Address Counter is incremented by a LOW-to-HIGH transition of  $\overline{VCLK}$ . The maximum specified frequency of the  $\overline{VCLK}$  input is 25 MHz. Since four bits are presented in parallel, the pixel rate out is up to 100 MHz for stripe mapping. Stripe mapping is so called because one memory location holds a number of bits each representing one attribute of a number of adjacent pixels which map to a stripe on the screen. External serialization of the data is then required to supply data for refreshing the screen. In point mapping, each of the four bits is an attribute of a single pixel, thus requiring no external serialization. The dot clock in this case would be limited to 25 MHz. The first Read cycle occurs without the need for a  $\overline{VCLK}$  transition. The data stored at the address initially loaded into the Address Counter is passed directly through to the  $SD_0 - SD_3$  as part of the Transfer cycle operation. This feature allows data to be transferred from the Shifter on one device to that on another without external logic.

Data can also be loaded into the Shifter from the outside environment through the use of a Shifter Write cycle. The writing operation is specified if  $\overline{W}$  is LOW when  $\overline{CAS}$  goes LOW during a Transfer cycle. The data on  $SD_0 - SD_3$  is written into the Shifter at the address contained in the Address Counter on the rising edges of  $\overline{VCLK}$  until the Write command is cancelled by a subsequent Transfer cycle. Note that when cascading Shifters and transferring data from one Shifter to another, the source Shifter is in the Read mode, and the destination Shifter is in the Write mode. Two Transfer cycles are required to set up this configuration with only the appropriate  $\overline{RAS}$  active for each. Since data falls directly through to the Shifter outputs for the Read operation and is not written into the destination Shifter until the first  $\overline{VCLK}$  transition, the Shifters can be directly cascaded. Data must meet specified set-up and hold times with respect to the  $\overline{VCLK}$  transition.

A parallel Reset function allows the SRAM to be cleared to a background state to facilitate the rapid resetting of the entire display. If  $\overline{SG-R}$  is HIGH when  $\overline{CAS}$  goes LOW during a DRAM-to-Shifter Transfer cycle, the Shifter is reset according to the Reset mask which is stored in the Reset mask latch. The Reset cycle ends on the rising edge of  $\overline{RAS}$  at the end of the DRAM-to-Shifter Transfer cycle. The screen is then reset by simply executing Shifter Read cycles. Once the Reset mask latch has been loaded, the entire display memory can be rapidly reset by executing a sufficient number of Transfer cycles with  $\overline{W}$  in the LOW state during the falling edge of  $\overline{RAS}$ .

### Transfer Function

Data moves between the DRAM element and the Shifter through the use of a Transfer cycle. A Transfer cycle is initiated when  $\overline{RAS}$  makes a HIGH-to-LOW transition and  $\overline{XF-G}$  is LOW. During a Transfer cycle the Row addresses are interpreted on the falling edge of  $\overline{RAS}$  as the Row address to or from which the data transfers take place. During the Transfer cycle the column addresses are interpreted as the data to be loaded into the Address Counter on the falling edge

of  $\overline{CAS}$ . The  $D_0 - D_3$  lines are used to input data to the Reset mask latch in preparation for resetting the Shifter. This data is loaded on the falling edge of  $\overline{RAS}$ , during a DRAM-to-Shifter Transfer cycle, whether or not a Reset cycle is desired. As discussed above, the Reset command is given by the  $\overline{SG-R}$  input when  $\overline{CAS}$  goes LOW. The output buffers connected to the  $D_0 - D_3$  remain in the high-impedance state during the entire Transfer cycle.

The direction in which the data moves between the DRAM element and the Shifter element is determined by the  $\overline{W}$  line when  $\overline{RAS}$  goes LOW during a Transfer cycle. If the  $\overline{W}$  line is LOW during that transition the data moves from the Shifter to the DRAM. If  $\overline{W}$  is HIGH, the data moves from the DRAM to the Shifter.

When data is written to the DRAM, each of the Data Input lines is connected to a 64K x 1 section (see example in Figure 1). Thus, at a given row and column address, four data bits are written into four sections of the 64K x 4 DRAM element. When data is transferred to the Shifter, only a row address is specified. The 256 bits (one per column) in each section are loaded into the 256 locations in each of the corresponding sections of the SRAM. Thus, for a given SRAM address (contained in the Address Counter), one bit from each of the four DRAM sections is presented at the four Shifter Data lines ( $SD_0 - SD_3$ ) in parallel. In other words, a pixel written into the DRAM on Data Input  $D_1$  will appear on  $SD_1$  of the Shifter at the SRAM address which corresponds to the DRAM column address at which the data was written. This mapping structure allows the video data to be serialized externally and presented to the screen such that adjacent pixels on the graphics-processor data bus are also adjacent pixels on the screen.

### Bit-Map Graphics Application

The following applications discussion centers around the use of the Am90C644 in bit-mapped graphics terminal.


For the following example, assume that the graphics subsystem is controlled by a Graphics Engine. The screen is 1024 x 1024 pixels, the display memory is 2048 x 2048, and the screen display is composed of stripes with a width of 64 pixels and a height of one scan line (linear architecture). In this simplified example, the aspect ratio of the screen is assumed to be square. More realistically, the aspect ratio is four-to-three. Figure 2 is a simplified block diagram of an Am90C644-based graphics display memory architecture. In this example, no hardware windows are supported. The Graphics Engine is used to compute the pertinent addresses for the start of the screen display. This system supports horizontal panning on a pixel-by-pixel basis in point mapping architecture because the Shifter consists of a RAM and an Address Counter rather than a shift register. In stripe mapped applications, a similar structure may also be required for the external serializer to support pixel-by-pixel panning. Generally the Transfer cycles will be timed to occur during the horizontal blanking interval of the display.

The Shifter Read operation will be interrupted to permit the Transfer cycle which loads the configuration of the next screen scan line into the dual-port, Video DRAM. The Graph-

ics Engine selects the nature of the Shifter cycle (whether the Shifter is to be reset to a background pattern) and the type of pattern. The DRAM Controller block shown in Figure 2 performs the address multiplexing, DRAM refresh, DRAM clock driving and timing functions for the Graphics Engine. This interface is a standard DRAM interface, similar to that of the Am9064, 64K x 1 DRAM. The Am90C644 supports an Enhanced Page Mode not found on the 64K DRAM. This access method is similar to Page Mode with considerably higher performance. The Graphics Engine also supplies the data for the display memory and the necessary control functions for the DRAM Controller, such as the latch enable, the mode controls and the cycle start signals (see Figure 3). In our current example, suppose that a Shifter Read function is desired. The screen start address will be loaded into the Address Counter from the Am90C644 Address inputs by the falling edge of  $\overline{CAS}$ . When the VCLK signal resumes the scanning process, the SRAM will present sequential nibbles of the scan line pixels for external serialization on the  $SD_0 - SD_3$  lines starting at the address initially in the Address Counter. The first VCLK rising edge upon resuming the scanning operation will increment the Address Counter to START + 1, and the second nibble will follow. The subsystem of Figure 2 uses sixteen Am90C644s in parallel, supplying 64 pixels at a time. As a result, four scan lines of 1024 pixels each can be transferred in one Transfer cycle. If the required dot rate is 100 MHz, the VCLK signal rate is about 1.56 MHz, well within the specified upper limit of 25 MHz. Since several microseconds are allotted for horizontal blanking, the Graphics Engine has sufficient time to execute one or more Transfer cycles of 190 ns each.

If hardware windows are desired, the Am90C644 can be easily configured to support this feature. If the display needs to start a window at another arbitrary address (refer again to Figure 2), the Graphics Engine merely executes a Transfer cycle at that time to reconfigure the Video DRAM. The mid-line Transfer cycle reloads the Address Counter with an initial value corresponding to the window offset from the start of the scan line. The SRAM is also loaded with the window data at the appropriate address. The external serializer will need to contain some elastic buffering (FIFO) to smooth out the timing anomaly caused by the mid-line Transfer cycle. In multi-bank systems the selection between the banks for the scanning operation is done by using the  $\overline{SG-R}$  signal, which is supplied by the Graphics Engine as a high-order address. More than one hardware window is generally not required since, even in multi-window systems, usually only one is active at any given time.

Display update operations are handled in the same manner as for any other DRAM. After the Am90C644 is initiated, the Graphics Engine may begin loading the display memory for subsequent scanning for screen display. The Dynamic Memory Controller, the Am2968 in this example, controls the refresh address, but the Graphics Engine or a separate Timing Controller is required to handle the timing control along with the Am2971 Programmable Event Generator, used here as a timing reference.



BD005620





Figure 2. Graphics Display Memory Architecture



BD005631

Figure 3. Interface Detail

## ABSOLUTE MAXIMUM RATINGS

Storage Temperature ..... -65 to +150°C  
 Ambient Temperature with Power Applied ... -10 to +80°C  
 Voltage on Any Pin Relative to Ground  
 (except V<sub>CC</sub>) ..... -2 to +7.5 V  
 Voltage on V<sub>CC</sub> Supply Relative to Ground ... -1 to +7.5 V  
 DC Output Short Circuit Current ..... 50 mA

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

## OPERATING RANGES

Commercial (C) Devices  
 Temperature (T<sub>A</sub>) ..... 0 to +70°C  
 Supply Voltage (V<sub>CC</sub>) ..... +4.5 to +5.5 V  
 Input HIGH Voltage (V<sub>IH</sub>) ..... +2.4 to V<sub>CC</sub> + 1 V  
 Input LOW Voltage (V<sub>IL</sub>) ..... -2.0 to +0.8 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

## DC CHARACTERISTICS over operating range unless otherwise specified






Parameter Symbol	Parameter Description	Test Conditions	Min.	Max.	Units
V <sub>OH</sub>	Output HIGH Voltage	I <sub>OH</sub> = -5.0 mA	2.4		V
V <sub>OL</sub>	Output LOW Voltage	I <sub>OL</sub> = 4.2 mA	0.4		V
V <sub>IH</sub>	Input HIGH Voltage	0°C ≤ T <sub>A</sub> ≤ 70°C	2.4	V <sub>CC</sub> + 1	V
V <sub>IL</sub>	Input LOW Voltage		-2.0	+0.8	V
I <sub>CC1</sub>	Average Operating Power Supply Current w/o Shifter (Note 1)	RAS, CAS cycling at Min. cycle time		70	mA
I <sub>CC2</sub>	Average Operating Power Supply Current with Shifter Operating (Note 1)	RAS, CAS, VCLK cycling at Min. cycle time		90	mA
I <sub>CC3</sub>	Standby Power Supply Current w/o Shifter	RAS = CAS = V <sub>IH</sub> VCLK = V <sub>IL</sub>		12	mA
I <sub>CC4</sub>	Standby Power Supply Current with Shifter (Note 1)	RAS = CAS = V <sub>IH</sub> VCLK cycling at Min. cycle time		32	mA
I <sub>CC5</sub>	Average Power Supply Current during Refresh w/o Shifter (Note 1)	RAS cycling, CAS = V <sub>IH</sub>		60	mA
I <sub>CC6</sub>	Average Power Supply Current during Refresh with Shifter (Note 1)	RAS cycling, CAS = V <sub>IH</sub> , VCLK cycling		80	mA
I <sub>CC7</sub>	Average Power Supply Current in Page Mode w/o Shifter (Note 1)	RAS = V <sub>IL</sub> , CAS cycling		50	mA
I <sub>CC8</sub>	Average Power Supply Current in Page Mode with Shifter (Note 1)	RAS = V <sub>IL</sub> , CAS, VCLK cycling		70	mA
I <sub>CC9</sub>	Average Power Supply Current in Enhanced Page Mode with Shifter (Note 1)	RAS = V <sub>IL</sub> , CAS, VCLK cycling		110	mA
I <sub>CC10</sub>	Average Power Supply Current in Enhanced Page Mode w/o Shifter (Note 1)	RAS, VCLK = V <sub>IL</sub> CAS cycling		90	mA
I <sub>CC11</sub>	Average Power Supply Current in Data Transfer cycle w/o Shifter (Note 1)	RAS, CAS cycling at Min. cycle time VCLK = V <sub>IL</sub>		90	mA
I <sub>CC12</sub>	Average Power Supply Current in Data Transfer cycle with Shifter (Note 1)	RAS, CAS, VCLK cycling at Min. cycle time		110	mA
I <sub>I(L)</sub>	Input Leakage Current	All inputs except D <sub>n</sub> , SD <sub>n</sub> , V <sub>SS</sub> ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>	-10	+10	μA
I <sub>BLK</sub>	Data Line Leakage Current	Outputs disabled V <sub>SS</sub> ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>	-10	+10	μA

## CAPACITANCE: (Note 2)

Parameter Symbol	Parameter Description	Max.	Units
C <sub>IN1</sub>	Input Capacitance, Except Clocks, $\bar{W}$	5	pF
C <sub>IN2</sub>	Input Capacitance, RAS, CAS, $\bar{W}$ , VCLK	8	pF
C <sub>D</sub>	Data Line Capacitance (D <sub>n</sub> , SD <sub>n</sub> )	7	pF

Notes: See notes following Switching Characteristics table.

## KEY TO SWITCHING WAVEFORMS

WAVEFORM	INPUTS	OUTPUTS
	MUST BE STEADY	WILL BE STEADY
	MAY CHANGE FROM H TO L	WILL BE CHANGING FROM H TO L
	MAY CHANGE FROM L TO H	WILL BE CHANGING FROM L TO H
	DON'T CARE; ANY CHANGE PERMITTED	CHANGING; STATE UNKNOWN
	DOES NOT APPLY	CENTER LINE IS HIGH IMPEDANCE "OFF" STATE

KS000010

**SWITCHING CHARACTERISTICS** over operating range unless otherwise specified (Notes 3, 4, & 5)

No.	Parameter Symbol	Parameter Description	Min.	Max.	Units
<b>READ OR WRITE CYCLES</b>					
01	t <sub>RAC</sub>	Access Time from $\overline{RAS}$ (Notes 5 & 6)		100	ns
02	t <sub>CAC</sub>	Access Time from $\overline{CAS}$ (Notes 5 & 6)		30	ns
03	t <sub>REF</sub>	Refresh Interval		4	ms
04	t <sub>RP</sub>	$\overline{RAS}$ Precharge Time	80		ns
05	t <sub>CPN</sub>	$\overline{CAS}$ Precharge Time (non-Page Mode)	25		ns
06	t <sub>CRP</sub>	$\overline{CAS}$ - $\overline{RAS}$ Precharge Time	20		ns
07	t <sub>RCD</sub>	$\overline{RAS}$ -to- $\overline{CAS}$ Delay Time (Notes 5, 6 & 7)	25	70	ns
08	t <sub>RSH</sub>	$\overline{RAS}$ Hold Time from $\overline{CAS}$	55		ns
09	t <sub>CSH</sub>	$\overline{CAS}$ Hold Time from $\overline{RAS}$	100		ns
10	t <sub>ASR</sub>	Row Address Setup Time	0		ns
11	t <sub>RAH</sub>	Row Address Hold Time	15		ns
12	t <sub>ASC</sub>	Column Address Setup Time	0		ns
13	t <sub>CAH</sub>	Column Address Hold Time	20		ns
14	t <sub>T</sub>	Rise or Fall Times	3	50	ns
15	t <sub>OFF</sub>	D <sub>n</sub> Buffer Turn-off ( $\overline{CAS}$ ) (Note 8)	0	20	ns
16	t <sub>OEZ</sub>	D <sub>n</sub> Buffer Turn-off ( $\overline{XF-G}$ )	0	15	ns
17	t <sub>OE</sub>	D <sub>n</sub> Buffer Turn-on ( $\overline{XF-G}$ )		30	ns
<b>READ AND REFRESH CYCLES</b>					
18	t <sub>RC</sub>	Random Read or Write Cycle	190		ns
19	t <sub>RAS</sub>	$\overline{RAS}$ Pulse Width	100	75,000	ns
20	t <sub>CAS</sub>	$\overline{CAS}$ Pulse Width	30	75,000	ns
21	t <sub>RCS</sub>	Read Command Setup Time	0		ns
22	t <sub>RCH</sub>	Read Command Hold ( $\overline{CAS}$ ) (Note 9)	0		ns
23	t <sub>RRH</sub>	Read Command Hold ( $\overline{RAS}$ ) (Note 9)	0		ns
24	t <sub>OEP</sub>	$\overline{XF-G}$ Pulse Width	30		ns

4

## SWITCHING CHARACTERISTICS (Cont.)

No.	Parameter Symbol	Parameter Description	Min.	Max.	Units
<b>WRITE CYCLE</b>					
25	t <sub>WCS</sub>	Write Command Setup Time (Note 10)	0		ns
26	t <sub>WCH</sub>	Write Command Hold Time	20		ns
27	t <sub>WP</sub>	Write Pulse Width	20		ns
28	t <sub>DS</sub>	Data Setup Time (Note 11)	0		ns
29	t <sub>DH</sub>	Data Hold Time (Note 11)	20		ns
30	t <sub>QEH</sub>	X <sub>F-G</sub> HIGH Hold from $\bar{W}$ LOW	30		ns
31	t <sub>WBS</sub>	Write-per-Bit Command Setup Time	0		ns
32	t <sub>WBH</sub>	Write-per-Bit Command Hold Time	20		ns
33	t <sub>WMS</sub>	Write Mask Setup Time	0		ns
34	t <sub>WMH</sub>	Write Mask Hold Time	15		ns
<b>READ-MODIFY-WRITE CYCLE</b>					
35	t <sub>RWC</sub>	Read-Modify-Write (RMW) Cycle	240		ns
36	t <sub>RWL</sub>	Write-to- $\bar{R}\bar{A}\bar{S}$ Lead Time	30		ns
37	t <sub>CWL</sub>	Write-to- $\bar{C}\bar{A}\bar{S}$ Lead Time	30		ns
38	t <sub>RWD</sub>	$\bar{R}\bar{A}\bar{S}$ -to-Write Enable Delay (Note 10)	115		ns
39	t <sub>CWD</sub>	$\bar{C}\bar{A}\bar{S}$ -to-Write Enable Delay (Note 10)	45		ns
40	t <sub>XDD</sub>	X <sub>F-G</sub> HIGH-to-Data Setup	15		ns
41	t <sub>XWS</sub>	X <sub>F-G</sub> HIGH-to- $\bar{W}$ Setup	15		ns
42	t <sub>AWD</sub>	Column Address-to- $\bar{W}$ Delay Time (Note 10)	65		ns
<b>ENHANCED PAGE MODE</b>					
43	t <sub>PC</sub>	Enhanced Page Mode Cycle Time	70		ns
44	t <sub>PRWM</sub>	Enhanced Page Mode RMW Cycle	100		ns
45	t <sub>CP</sub>	$\bar{C}\bar{A}\bar{S}$ Precharge Time (Enhanced Page Mode)	10		ns
46	t <sub>CAA</sub>	Address-to-Data-Out Valid		50	ns
47	t <sub>WCS</sub>	$\bar{C}\bar{A}\bar{S}$ -to- $\bar{W}$ Setup Time	0		ns
<b>TRANSFER CYCLE</b>					
48	t <sub>XH</sub>	Transfer Hold Time	20		ns
49	t <sub>XS</sub>	Transfer Setup Time	0		ns
50	t <sub>CS</sub>	Command Setup Time	0		ns
51	t <sub>CH</sub>	Command Hold Time	15		ns
52	t <sub>WS</sub>	Transfer Direction Setup	0		ns
53	t <sub>WH</sub>	Transfer Direction Hold	15		ns
54	t <sub>XC</sub>	Transfer Cycle Time	190		ns
55	t <sub>VCS</sub>	Video Clock Set-up Time to $\bar{R}\bar{A}\bar{S}$	0		ns
56	t <sub>RQZ</sub>	$\bar{R}\bar{A}\bar{S}$ -to-Serial Out High-Z	10	40	ns
57	t <sub>RS</sub>	Reset Setup-to- $\bar{C}\bar{A}\bar{S}$	0		ns
58	t <sub>RH</sub>	Reset Hold-from- $\bar{C}\bar{A}\bar{S}$	15		ns
59	t <sub>RSAC</sub>	$\bar{R}\bar{A}\bar{S}$ -to-Serial Data Access	115	140	ns
60	t <sub>CSAC</sub>	$\bar{C}\bar{A}\bar{S}$ -to-Serial Data Access	70	95	ns
61	t <sub>XR</sub>	Transfer Recovery Time	10	40	ns
62	t <sub>VHR</sub>	Video Clock Hold-from- $\bar{R}\bar{A}\bar{S}$	60		ns




## SWITCHING CHARACTERISTICS (Cont.)

No.	Parameter Symbol	Parameter Description	Min.	Max.	Units
<b>SHIFTER CYCLES</b>					
63	t <sub>VCYC</sub>	Video Clock Cycle Time	40		ns
64	t <sub>VCLKH</sub>	Video Clock HIGH Time	10		ns
65	t <sub>VCLKL</sub>	Video Clock LOW Time	10		ns
66	t <sub>KQ</sub>	Video Clock-to-Data Out Delay	5	35	ns
67	t <sub>SOE</sub>	$\overline{SG}$ LOW-to-Output Low-Z	0	15	ns
68	t <sub>SOZ</sub>	$\overline{SG}$ HIGH-to-Output High-Z		15	ns
69	t <sub>SDS</sub>	Shifter Data Setup Time	10		ns
70	t <sub>SDH</sub>	Shifter Data Hold Time	20		ns
71	t <sub>VOH</sub>	Serial Output Hold after Video Clock High	3		ns
72	t <sub>SEP</sub>	$\overline{SG}$ -R Pulse Width	10		ns
73	t <sub>SOP</sub>	$\overline{SG}$ -R Precharge Time	10		ns

- Notes:
1. I<sub>CC</sub> is dependent on output loading and cycle times. Specified values are with outputs open.
  2. Capacitance is measured with a Boonton Meter or calculated from the equation  $C = 1 (\Delta t) / (\Delta V)$ , at T<sub>A</sub> = +25°C, V<sub>CC</sub> = 5.0 V, f = 1 MHz.
  3. An initial pause of 100 μs is required after power-up, followed by any eight  $\overline{RAS}$  cycles before proper device operation is guaranteed.
  4. V<sub>IH</sub>(Min.) and V<sub>IL</sub>(Max.) are reference levels for measuring the timing of input signals. Also, transition times are measured between these two levels. Timing Parameters assume t<sub>r</sub> = 5 ns.
  5. Maximum t<sub>PCD</sub> is specified as a reference level only. If t<sub>PCD</sub> ≤ Max. allowed, access time is t<sub>RAC</sub>. If t<sub>PCD</sub> > t<sub>PCD</sub>(Max.), either access time is controlled exclusively by t<sub>CAC</sub> or t<sub>RAC</sub> and will increase by the amount that t<sub>PCD</sub> exceeds the specified maximum.
  6. Output load is equivalent to two standard TTL loads and 100 pF.
  7. t<sub>PCD</sub>(Min.) = t<sub>RAH</sub> + t<sub>ASC</sub> + 2t<sub>r</sub>.
  8. t<sub>OFF</sub>(Max.) defines the time at which the outputs assume the open-circuit condition and is not referenced to output voltage levels.
  9. Either t<sub>RRH</sub> or t<sub>RCH</sub> and t<sub>AWD</sub> must be satisfied for a Read cycle.
  10. t<sub>WCS</sub>, t<sub>OWD</sub>, t<sub>RWD</sub>, and t<sub>AWD</sub> are specified as reference points and are not restrictive operating parameters.
  11. These parameters are referenced to the leading edge of CAS in Early-Write cycles and to the leading edge of W in Delayed-Write or Read-Modify-Write cycles.
  12. Positive, non-zero setup time permits a shorter t<sub>RAH</sub>.


### SWITCHING WAVEFORMS (Cont'd.)



WF010892

Read Cycle


# SWITCHING WAVEFORMS



WF010902

Write Cycle


### SWITCHING WAVEFORMS (Cont'd.)



WF022030

Read-Modify-Write Cycle


# SWITCHING WAVEFORMS



Transfer Cycle

WF010922


### SWITCHING WAVEFORMS (Cont'd.)



WF010932

Enhanced Page Mode — Read and CAS-Controlled Write Cycles

# SWITCHING WAVEFORMS




WF022041

Enhanced Page Mode — Read-Modify-Write Cycles


4-161

SWITCHING WAVEFORMS (Cont'd.)



WF010951

Shifter Read Cycle




WF010961

Shifter Write Cycle



# SWITCHING WAVEFORMS



WF000372

## RAS-Only Refresh

# Am9101 Family

256 x 4 Static RAM

Am9101 Family

## DISTINCTIVE CHARACTERISTICS

- Low operating power  
125 mW typ.; 290 mW maximum — standard power  
100 mW typ.; 175 mW maximum — low power
- Logic voltage levels identical to TTL
- High output drive — two full TTL loads
- High noise immunity — full 400 mV
- Two chip enable inputs
- Output disable control

## GENERAL DESCRIPTION

The Am9101/Am91L01 series of devices are high-performance, low-power, 1024-bit, Static, Read/Write Random Access Memories. They offer a wide range of access times including versions as fast as 200 ns. Each memory is implemented as 256 words by 4 bits per word. This organization permits efficient design of small memory systems and allows finer resolution of incremental memory depth.


These memories may be operated in a DC standby mode for reductions of as much as 84% of the normal power dissipation. Data can be retained with a power supply as low as 1.5 volts. The low power Am91L01 series offer

reduced power dissipation during normal operating conditions and even lower dissipation in the standby mode.

The Chip Enable input control signals act as high order address lines and they control the write amplifier and the output buffers. The Output Disable signal provides independent control over the output state of enabled chips.

These devices are fully static and no refresh operations, sense amplifiers or clocks are required. Input and output signal levels are identical to TTL specifications, providing simplified interfacing and high noise immunity. The outputs will drive two full TTL loads for increased fan-out and better bus interfacing capability.


## BLOCK DIAGRAM



BD000100

Publication # 03255 Rev. D Amendment /0  
Issue Date: May 1986


## CONNECTION DIAGRAM Top View



CD000151

Note: Pin 1 is marked for orientation.

## METALLIZATION AND PAD LAYOUT




Die Size 0.132" x 0.131"

## ORDERING INFORMATION (Cont'd.)

### Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:

- A. Device Number**
- B. Speed Option** (if applicable)
- C. Package Type**
- D. Temperature Range**
- E. Optional Processing**



Valid Combinations	
AM9101A	PC, PCB, DC, DCB
AM9101B	
AM9101C	
AM9101D	
AM91L01A	
AM91L01B	
Am91L01C	

#### Valid Combinations


Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

# ORDERING INFORMATION

## CPL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. CPL (Controlled Products List) products are processed in accordance with MIL-STD-883C, but are inherently non-compliant because of package, solderability, or surface treatment exceptions to those specifications. The order number (Valid Combination) for CPL products is formed by a combination of:

- A. Device Number**
- B. Speed Option** (if applicable)
- C. Package Type**
- D. Temperature Range**
- E. CPL Status**



Valid Combinations	
AM9101A	/DMC
AM9101B	
AM9101C	
AM91L01A	
AM91L01B	
AM91L01C	

### Valid Combinations


Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

# ORDERING INFORMATION

## Commodity Products

AMD commodity products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:

- A. Temperature Range**
- B. Package Type**
- C. Device Number**
- D. Speed Option**



Valid Combinations		
P, C	2101	- 1, A- 4, A, A- 2

### Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released valid combinations, and to obtain additional data on AMD's standard military grade products.

## PIN DESCRIPTION

### A<sub>0</sub> - A<sub>7</sub> Addresses (Input)

The 8-bit field presented at the address inputs selects one of the 256 memory locations to be read from — or written into — via the Data Input/Output lines.

### DI<sub>1</sub> - DI<sub>4</sub> Data In Lines (Input)

The inputs whose states represent the data to be stored in memory.

### DO<sub>1</sub> - DO<sub>4</sub> Data In Lines (Output)

The outputs whose states represent the data to be stored in memory.

### $\overline{CE1}$ , CE2 Chip Enable Signals (Input)

Read and Write cycles can be executed only when  $\overline{CE1}$  is LOW and CE2 is HIGH.

### $\overline{WE}$ Write Enable (Input, Active LOW)

Data is written into the memory if  $\overline{WE}$  is LOW and read from the memory if  $\overline{WE}$  is HIGH.


### OD Output Disable (Input)

Read cycles can be executed only when OD is LOW.

## FUNCTIONAL DESCRIPTION

### Applications

Refer to Figure 1 for Memory System information.



AF000090

Figure 1. Memory System 768 Words by 12 Bits Per Word

### ABSOLUTE MAXIMUM RATINGS (Note 1)

Storage Temperature .....	-65 to +150°C
Ambient Temperature with Power Applied .....	-55 to +125°C
Supply Voltage .....	-0.5 V to +7.0 V
DC Voltage Applied to Outputs .....	-0.5 V to +7.0 V
DC Layout Voltage .....	-0.5 V to +7.0 V
Power Description .....	1.0 W
DC Output Current .....	20 mA

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

### OPERATING RANGES (Note 2)

Commercial (C) Devices	
Temperature .....	0 to +70°C
Supply Voltage .....	+4.75 V to +5.25 V
Military (M) Devices*	
Temperature .....	-55 to +125°C
Supply Voltage .....	+4.5 V to +5.5 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

\*Military product 100% tested at  $T_C = +25^\circ\text{C}$ ,  $+125^\circ\text{C}$ , and  $-55^\circ\text{C}$ .

### DC CHARACTERISTICS over operating range unless otherwise specified\*

Parameter Symbol	Parameter Description	Test Conditions	Am9101/Am91L01		Am2101		Units
			Min.	Max.	Min.	Max.	
$V_{OH}$	Output HIGH Voltage	$V_{CC} = \text{Min.}$	$I_{OH} = -200 \mu\text{A}$ $I_{OH} = -150 \mu\text{A}$	2.4		2.2	V
$V_{OL}$	Output LOW Voltage	$V_{CC} = \text{Min.}$	$I_{OL} = 3.2 \text{ mA}$ $I_{OL} = 2.0 \text{ mA}$		0.4		V
$V_{IH}$	Input HIGH Voltage			2.0	$V_{CC}$	2.0	$V_{CC}$
$V_{IL}$	Input LOW Voltage			-0.5	0.8	-0.5	0.65
$I_{LI}$	Input Load Current	$V_{CC} = \text{Max.}, 0 \leq V_{IN} \leq V_{CC}$			10	10	$\mu\text{A}$
$I_{LO}$	Output Leakage Current	$V_{CE} = V_{IH}$	$V_O = V_{CC}$	C devices	5.0	15	$\mu\text{A}$
			$V_O = 0.4 \text{ V}$	M devices	10	-50	
$I_{CC1}$	Power Supply Current	Data Out Open $V_{CC} = \text{Max.}$ $V_{IN} = V_{CC}$	$T_A = 25^\circ\text{C}$ (Note 3)	Am9101A/B	50		mA
				Am9101C/D/E	55		
				Am91L01A/B	31		
				Am91L01C/D/E	34		
				Am2101		60	
				Am9101A/B	55		
			$T_A = 0^\circ\text{C}$ (C devices only)	Am9101C/D/E	60		
				Am91L01A/B	33		
				Am91L01C/D/E	36		
			$T_A = -55^\circ\text{C}$ (M devices only)	Am2101		70	
				Am9101A/B	60		
				Am9101C/D/E	65		
	Am91L01A/B	37					
	Am91L01C/D/E	40					
	Am2101						
$C_{IN}$	Input Capacitance	$T_A = 25^\circ\text{C}, f = 1 \text{ MHz}, V_{IN} = 0 \text{ V}$ (Note 3)			9	9	pF
$C_O$	Output Capacitance	$T_A = 25^\circ\text{C}, f = 1 \text{ MHz}, V_O = 0 \text{ V}$ (Note 3)			12	12	

- Notes: 1. Absolute maximum ratings are intended for user guidelines and are not tested.  
 2. For test and correlation purposes, ambient temperature is defined as the stabilized case temperature.  
 3. Guaranteed by characterization data. Data will be updated upon any process or design change which affects this parameter.  
 4. Test conditions assume signal transition times of 10 ns or less. Output load equals 1 TTL gate + 100 pF. Input signal timing reference level = 1.5 V, with input pulse levels of 0 to 3.0 V. Data output timing reference levels = 0.8 and 2.0 V.  
 5. Both CE1 and CE2 must be true to enable the chip.

\*See the last page of this spec for Group A Subgroup Testing information.



**STANDBY OPERATING CONDITIONS** over temperature range unless otherwise specified

Parameter Symbol	Parameter Description	Test Conditions		Min.	Typ.	Max.	Units
V <sub>PD</sub>	V <sub>CC</sub> in Standby Mode			1.5			
I <sub>PD</sub>	I <sub>CC</sub> in Standby Mode	T <sub>A</sub> = 0°C All Inputs = V <sub>PD</sub>	V <sub>PD</sub> = 1.5 V	Am91L01	11	25	mA
				Am9101	13	31	
			V <sub>PD</sub> = 2.0 V	Am91L01	13	31	
				Am9101	17	41	
		T <sub>A</sub> = -55°C All Inputs = V <sub>PD</sub>	V <sub>PD</sub> = 1.5 V	Am91L01	11	28	mA
				Am9101	13	34	
V <sub>PD</sub> = 2.0 V	Am91L01	13	34				
	Am9101	17	46				
dv/dt	Rate of Change of V <sub>CC</sub>					1.0	V/μs
t <sub>R</sub>	Standby Recovery Time			t <sub>RC</sub>			ns
t <sub>CP</sub>	Chip Deselect Time			0			ns
V <sub>CES</sub>	CE Bias in Standby			V <sub>PD</sub>			Volts

**Power-Down Standby Operation**


The Am9101/AM91L01 Family is designed to maintain storage in a standby mode. The standby mode is entered by lowering V<sub>CC</sub> to around 1.5 – 2.0 volts (see table and graph). When the voltage to the device is reduced, the storage cells are isolated from the data lines, so their contents will not change. The standby mode may be used by a battery operated

backup power supply system, or, in a large system, memory pages not being accessed can be placed in standby to save power. A standby recovery time must elapse following restoration of normal power before the memory may be accessed.

To ensure that the output of the device is in a high-impedance OFF state during standby, the chip select should be held at V<sub>IH</sub> or V<sub>CES</sub> during the entire standby cycle.


# TYPICAL DC AND AC CHARACTERISTICS

Typical Power Supply Current Versus Voltage




OP000460

Typical Output Current Versus Voltage




OP001060




WF000300

Access Time Versus  $V_{CC}$  Normalized to  $V_{CC} = +5.0$  Volts




OP000100

Typical Power Supply Current Versus Ambient Temperature




OP001070

Typical  $V_{IN}$  Limits Versus Ambient Temperature




OP001030

Typical  $t_A$  Versus Ambient Temperature



OP001040

Typical  $t_A$  Versus  $C_L$



OP001050

**SWITCHING CHARACTERISTICS** over operating range unless otherwise specified (Note 4)\*

No.	Parameter Symbol	Parameter Description	Am2101		Am2101-2		Am2101-1		Units
			Min.	Max.	Min.	Max.	Min.	Max.	
1	t <sub>RC</sub>	Read Cycle Time	1000		650		500		ns
2	t <sub>A</sub>	Access Time		1000		650		500	ns
3	t <sub>CO</sub>	Chip Enable to Output ON Delay (Note 5)		800		400		350	ns
4	t <sub>OD</sub>	Output Disable to Output ON Delay		700		350		300	ns
5	t <sub>OH</sub>	Previous Read Data Valid with Respect to Address Change	0		0		0		ns
6	t <sub>DF1</sub>	Output Disable to Output OFF Delay (Note 3)	0	200	0	150	0	150	ns
7	t <sub>DF2</sub>	Chip Enable to Output OFF Delay (Note 3)	0	200	0	150	0	150	ns
8	t <sub>WC</sub>	Write Cycle Time	1000		650		500		ns
9	t <sub>AW</sub>	Address Set-up Time	150		150		100		ns
10	t <sub>WP</sub>	Write Pulse Width	750		400		300		ns
11	t <sub>CW</sub>	Chip Enable Set-up Time (Note 5)	900		550		400		ns
12	t <sub>WR</sub>	Address Hold Time	50		50		50		ns
13	t <sub>DW</sub>	Input Data Set-up Time	700		400		280		ns
14	t <sub>DH</sub>	Input Data Hold Time	100		100		100		ns


No.	Parameter Symbol	Parameter Description	Am9101A Am91L01A		Am9101B Am91L01B		Am9101C Am91L01C		Am9101D		Units
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
			1	t <sub>RC</sub>	Read Cycle Time	500		400		300	
2	t <sub>A</sub>	Access Time		500		400		300		250	ns
3	t <sub>CO</sub>	Chip Enable to Output ON Delay (Note 5)		200		175		150		125	ns
4	t <sub>OD</sub>	Output Disable to Output ON Delay		175		150		125		100	ns
5	t <sub>OH</sub>	Previous Read Data Valid with Respect to Address Change	40		40		40		30		ns
6	t <sub>DF1</sub>	Output Disable to Output OFF Delay	5.0	125	5.0	100	5.0	100	5.0	75	ns
7	t <sub>DF2</sub>	Chip Enable to Output OFF Delay	10	125	10	125	10	100	10	100	ns
8	t <sub>WC</sub>	Write Cycle Time	500		400		300		250		ns
9	t <sub>AW</sub>	Address Set-up Time	20		20		20		20		ns
10	t <sub>WP</sub>	Write Pulse Width	225		200		175		150		ns
11	t <sub>CW</sub>	Chip Enable Set-up Time (Note 5)	175		150		125		100		ns
12	t <sub>WR</sub>	Address Hold Time	0		0		0		0		ns
13	t <sub>DW</sub>	Input Data Set-up Time	150		125		100		85		ns
14	t <sub>DH</sub>	Input Data Hold Time	15		15		15		15		ns

See notes following DC Characteristics table.

\*See the last page of this spec for Group A Subgroup Testing information.

4

# SWITCHING WAVEFORMS



WF000200

## GROUP A SUBGROUP TESTING

### DC CHARACTERISTICS

Parameter Symbol	Subgroups
V <sub>OH</sub>	1, 2, 3
V <sub>OL</sub>	1, 2, 3
V <sub>IH</sub>	1, 2, 3
V <sub>IL</sub>	1, 2, 3
I <sub>LI</sub>	1, 2, 3
I <sub>LO</sub>	1, 2, 3
I <sub>CC1</sub>	1, 2, 3
V <sub>PD</sub>	1, 2, 3
I <sub>PD</sub>	1, 2, 3

### SWITCHING CHARACTERISTICS

No.	Parameter Symbol	Subgroups
1	t <sub>RC</sub>	7, 8, 9, 10, 11
2	t <sub>A</sub>	7, 8, 9, 10, 11
3	t <sub>CO</sub>	7, 8, 9, 10, 11
4	t <sub>OD</sub>	7, 8, 9, 10, 11
5	t <sub>OH</sub>	7, 8, 9, 10, 11
8	t <sub>WC</sub>	7, 8, 9, 10, 11
9	t <sub>AW</sub>	7, 8, 9, 10, 11
10	t <sub>WP</sub>	7, 8, 9, 10, 11
11	t <sub>CW</sub>	7, 8, 9, 10, 11
12	t <sub>WR</sub>	7, 8, 9, 10, 11
13	t <sub>DW</sub>	7, 8, 9, 10, 11
14	t <sub>DH</sub>	7, 8, 9, 10, 11

### MILITARY BURN-IN

Military burn-in is in accordance with the current revision of MIL-STD-883, Test Method 1015, Conditions A through E. Test conditions are selected at AMD's option.

# Am9111 Family

256 x 4 Static RAM

Am9111 Family

## DISTINCTIVE CHARACTERISTICS

- Low operating power dissipation  
125 mW typ.; 290 mW maximum — standard power  
100 mW typ.; 175 mW maximum — low power
- DC standby mode reduces power up to 84%
- High noise immunity — full 400 mV
- Uniform switching characteristics — access times insensitive to supply variations, addressing patterns and data patterns
- Output disable control
- Zero address setup and hold times for simplified timing

## GENERAL DESCRIPTION

The Am9111/Am91L11 series of devices are high-performance, low-power, 1024-bit, Static, Read/Write Random Access Memories. They offer a wide range of access times including versions as fast as 200 ns. Each memory is implemented as 256 words by 4 bits per word. This organization permits efficient design of small memory systems and allows finer resolution of incremental memory depth. The input data and output data signals are bussed together to share common I/O pins. This feature not only decreases the package size, but also helps eliminate external logic in bus-oriented memory systems.


These memories may be operated in a DC standby mode for reductions of as much as 84% of the normal power dissipation. Data can be retained with a power supply as

low as 1.5 volts. The low power Am91L11 series offer reduced power dissipation during normal operating conditions and even lower dissipation in the standby mode.

The Chip Enable input control signals act as high order address lines and they control the write amplifier and the output buffers. The Output Disable signal provides independent control over the output state of enabled chips.

These devices are fully static and no refresh operations, sense amplifiers or clocks are required. Input and output signal levels are identical to TTL specifications, providing simplified interfacing and high noise immunity. The outputs will drive two full TTL loads for increased fan-out and better bus interfacing capability.


## BLOCK DIAGRAM



BD000220


Publication # 03256 Rev. D Amendment /0  
Issue Date: May 1986

## CONNECTION DIAGRAM Top View



CD000320

## METALLIZATION AND PAD LAYOUT




Die Size: 0.132" x 0.131"

## ORDERING INFORMATION (Cont'd.)

### Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:

- A. Device Number**
- B. Speed Option** (if applicable)
- C. Package Type**
- D. Temperature Range**
- E. Optional Processing**



Valid Combinations	
AM9111A	PC, DC
AM9111B	
AM9111C	
AM9111D	
AM91L11A	
AM91L11B	
AM91L11C	

#### Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.




## ORDERING INFORMATION

### APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. CPL (Controlled Products List) products are processed in accordance with MIL-STD-883C, but are inherently non-compliant because of package, solderability, or surface treatment exceptions to those specifications. The order number (Valid Combination) for APL products is formed by a combination of:

- A. Device Number**
- B. Speed Option** (if applicable)
- C. Device Class**
- D. Package Type**
- E. Lead Finish**



Valid Combinations	
AM9111A	/BVA
AM9111B	
AM9111C	
AM91L11A	
AM91L11B	
AM91L11C	

#### Valid Combinations


Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

## ORDERING INFORMATION

### Commodity Products

AMD commodity products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:

- A. Temperature Range**
- B. Package Type**
- C. Device Number**
- D. Speed Option**



Valid Combinations		
P, C	2111	-1, A-4, A, A-2

#### Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released valid combinations, and to obtain additional data on AMD's standard military grade products.

## PIN DESCRIPTION

### **A<sub>0</sub> - A<sub>7</sub> Addresses (Input)**

The 8-bit field presented at the address inputs selects one of the 256 memory locations to be read from — or written into — via the Data Input/Output lines.

### **I/O<sub>1</sub> - I/O<sub>4</sub> Data Input/Output Lines (Input/Output)**

If  $\overline{WE}$  is LOW, the data represented on the Data I/O lines can be written into the selected memory location. If  $\overline{WE}$  is HIGH, the Data I/O lines represent the data read from the selected memory location.

### **$\overline{CE1}$ , $\overline{CE2}$ Chip Enable Signals (Input)**

Read and Write cycles can be executed only when both  $\overline{CE1}$  and  $\overline{CE2}$  are LOW.

### **$\overline{WE}$ Write Enable (Input, Active LOW)**

Data is written into the memory if  $\overline{WE}$  is LOW and read from the memory if  $\overline{WE}$  is HIGH.

### **OD Output Disable (Input)**

Read cycles can be executed only when OD is LOW.

## FUNCTIONAL DESCRIPTION

### Applications

These memory products provide all of the advantages of AMD's other static N-channel memory circuits: +5 only power supply, all TTL interface, no clocks, no sensing, no refreshing, military temperature range available, low-power versions available, high speed, high output drive, etc. In addition, the Am9111 series features a 256 x 4 organization with common pins used for both Data In and Data Out signals.

This bussed I/O approach cuts down the package pin count allowing the design of higher density memory systems. It also provides a direct interface to bus-oriented systems, eliminating bussing logic that could otherwise be required. Most microprocessor systems, for example, transfer information on a bidirectional data bus. The Am9111 memories can connect directly to such a processor since the common I/O pins act as a bidirectional data bus.

The Output Disable control signal is provided to prevent signal contention for the bus lines, and to simplify tri-state bus control in the external circuitry. If the chip is enabled and the output is enabled and the memory is in the Read state, then the output buffers will be impressing data on the bus lines. At that point, if the external system tries to drive the bus with data, in preparation for a write operation, there will be conflict for domination of the bus lines. The Output Disable signal allows the user direct control over the output buffers, independent of the state of the memory. Although there are alternative ways to resolve the conflict, normally Output Disable will be held HIGH during a write operation.

### ABSOLUTE MAXIMUM RATINGS (Note 1)

Storage Temperature .....	-65 to +150°C
Ambient Temperature with Power Applied .....	-55 to +125°C
Supply Voltage .....	-0.5 V to +7.0 V
DC Voltage Applied to Outputs .....	-0.5 V to +7.0 V
DC Layout Voltage .....	-0.5 V to +7.0 V
Power Description .....	1.0 W
DC Output Current .....	20 mA

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

### OPERATING RANGES (Note 2)

Commercial (C) Devices	
Temperature .....	0 to +70°C
Supply Voltage .....	+4.75 V to +5.25 V
Military (M) Devices*	
Temperature .....	-55 to +125°C
Supply Voltage .....	+4.5 V to +5.5 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

\*Military product 100% tested at  $T_C = +25^\circ\text{C}$ ,  $+125^\circ\text{C}$ , and  $-55^\circ\text{C}$ .

### DC CHARACTERISTICS over operating range unless otherwise specified\*

Parameter Symbol	Parameter Description	Test Conditions	Am9111/ Am91L11		Am2111		Units	
			Min.	Max.	Min.	Max.		
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = Min. I <sub>OH</sub> = -200 μA I <sub>OH</sub> = -150 μA	2.4		2.2		V	
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = Min. I <sub>OL</sub> = 3.2 mA I <sub>OL</sub> = 2.0 mA		0.4		0.45	V	
V <sub>IH</sub>	Input HIGH Voltage		2.0	V <sub>CC</sub>	2.0	V <sub>CC</sub>	V	
V <sub>IL</sub>	Input LOW Voltage		-0.5	0.8	-0.5	0.65	V	
I <sub>LI</sub>	Input Load Current	V <sub>CC</sub> = Max., 0 ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>		10		10	μA	
I <sub>LO</sub>	Output Leakage Current	V <sub>CE</sub> = V <sub>IH</sub>	V <sub>O</sub> = V <sub>CC</sub>	C devices	5.0	15	μA	
				M devices	10			
I <sub>CC1</sub>	Power Supply Current	Data Out Open V <sub>CC</sub> = Max. V <sub>IN</sub> = V <sub>CC</sub>	V <sub>O</sub> = 0.4 V		-10		-50	mA
			T <sub>A</sub> = 25°C (Note 3)	Am9111A/B	50			
				Am9111	55			
				Am9111	31			
				Am91L11C/D/E	34			
				Am2111			60	
			T <sub>A</sub> = 0°C (C devices only)	Am9111	55			
				Am9111	60			
				Am91L11A/B	33			
				Am91L11C/D/E	36			
				Am2111			70	
			T <sub>A</sub> = -55°C (M devices only)	Am9111A/B	60			
				Am9111C/D/E	65			
Am9111	37							
Am9111	40							
C <sub>IN</sub>	Input Capacitance	T <sub>A</sub> = 25°C, f = 1 MHz, V <sub>IN</sub> = 0 V (Note 3)		9		9	pF	
C <sub>O</sub>	Output Capacitance	T <sub>A</sub> = 25°C, f = 1 MHz, V <sub>O</sub> = 0 V (Note 3)		12		15		

- Notes: 1. Absolute maximum ratings are intended for user guidelines and are not tested.  
 2. For test and correlation purposes, ambient temperature is defined as the stabilized case temperature.  
 3. Guaranteed by characterization data. Data will be updated upon any process or design change which affects this parameter.  
 4. Test conditions assume signal transition times of 10 ns or less. Output load equals 1 TTL gate + 100 pF. Input signal timing reference level = 1.5 V, with input pulse levels of 0 to 3.0 V. Data output timing reference levels = 0.8 and 2.0 V.  
 5. Both CE1 and CE2 must be true to enable the chip.

\*See the last page of this spec for Group A Subgroup Testing information.

**STANDBY OPERATING CONDITIONS** over temperature range unless otherwise specified

Parameter Symbol	Parameter Description	Test Conditions		Min.	Typ.	Max.	Units
V <sub>PD</sub>	V <sub>CC</sub> in Standby Mode			1.5			
I <sub>PD</sub>	I <sub>CC</sub> in Standby Mode	T <sub>A</sub> = 0°C All Inputs = V <sub>PD</sub>	V <sub>PD</sub> = 1.5 V	Am91L11	11	25	mA
				Am9111	13	31	
			V <sub>PD</sub> = 2.0 V	Am91L11	13	31	
				Am9111	17	41	
		T <sub>A</sub> = -55°C All Inputs = V <sub>PD</sub>	V <sub>PD</sub> = 1.5 V	Am91L11	11	28	mA
				Am9111	13	34	
			V <sub>PD</sub> = 2.0 V	Am91L11	13	34	
				Am9111	17	46	
dv/dt	Rate of Change of V <sub>CC</sub>					1.0	V/μs
t <sub>R</sub>	Standby Recovery Time			t <sub>RC</sub>			ns
t <sub>CP</sub>	Chip Deselect Time			0			ns
V <sub>CES</sub>	$\overline{CE}$ Bias in Standby			V <sub>PD</sub>			Volts

**Power-Down Standby Operation**


The Am9111/Am91L11 Family is designed to maintain storage in a standby mode. The standby mode is entered by lowering V<sub>CC</sub> to around 1.5–2.0 volts (see table and graph below). When the voltage to the device is reduced, the storage cells are isolated from the data lines, so their contents will not change. The standby mode may be used by a battery operated

backup power supply system, or, in a large system, memory pages not being accessed can be placed in standby to save power. A standby recovery time must elapse following restoration of normal power before the memory may be accessed.

To ensure that the output of the device is in a high-impedance OFF state during standby, the chip select should be held at V<sub>IH</sub> or V<sub>CES</sub> during the entire standby cycle.


# TYPICAL DC AND AC CHARACTERISTICS

**Typical Power Supply Current Versus Voltage**




OP000460

**Typical Output Current Versus Voltage**




OP001060




WF000300

**Access Time Versus Vcc Normalized to Vcc = +5.0 Volts**




OP000100

**Typical Power Supply Current Versus Ambient Temperature**




OP001070

**Typical VIN Limits Versus Ambient Temperature**




OP001030

**Typical tA Versus Ambient Temperature**



OP001040

**Typical tA Versus CL**



OP001050

**SWITCHING CHARACTERISTICS** over operating range unless otherwise specified (Note 4)\*


No.	Parameter Symbol	Parameter Description	Am2111		Am2111-2		Am2111-1		Units
			Min.	Max.	Min.	Max.	Min.	Max.	
1	t <sub>RC</sub>	Read Cycle Time	1000		650		500		ns
2	t <sub>A</sub>	Access Time		1000		650		500	ns
3	t <sub>CO</sub>	Chip Enable to Output ON Delay (Note 5)		800		400		350	ns
4	t <sub>OD</sub>	Output Disable to Output ON Delay		700		350		300	ns
5	t <sub>OH</sub>	Previous Read Data Valid with Respect to Address Change	0		0		0		ns
6	t <sub>DF1</sub>	Output Disable to Output OFF Delay (Note 3)	0	200	0	150	0	150	ns
7	t <sub>DF2</sub>	Chip Enable to Output OFF Delay (Note 3)	0	200	0	150	0	150	ns
8	t <sub>WC</sub>	Write Cycle Time	1000		650		500		ns
9	t <sub>AW</sub>	Address Set-up Time	150		150		100		ns
10	t <sub>WP</sub>	Write Pulse Width	750		400		300		ns
11	t <sub>CW</sub>	Chip Enable Set-up Time (Note 1)	900		550		400		ns
12	t <sub>WR</sub>	Address Hold Time	50		50		50		ns
13	t <sub>DW</sub>	Input Data Set-up Time	700		400		280		ns
14	t <sub>DH</sub>	Input Data Hold Time	100		100		100		ns

No.	Parameter Symbol	Parameter Description	Am9111A Am91L11A		Am9111B Am91L11B		Am9111C Am91L11C		Am9111D		Units
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
1	t <sub>RC</sub>	Read Cycle Time	500		400		300		250		ns
2	t <sub>A</sub>	Access Time		500		400		300		250	ns
3	t <sub>CO</sub>	Chip Enable to Output ON Delay (Note 5)		200		175		150		125	ns
4	t <sub>OD</sub>	Output Disable to Output ON Delay		175		150		125		100	ns
5	t <sub>OH</sub>	Previous Read Data Valid with Respect to Address Change	40		40		40		30		ns
6	t <sub>DF1</sub>	Output Disable to Output OFF Delay	5.0	125	5.0	100	5.0	100	5.0	75	ns
7	t <sub>DF2</sub>	Chip Enable to Output OFF Delay	10	150	10	125	10	125	10	100	ns
8	t <sub>WC</sub>	Write Cycle Time	500		400		300		250		ns
9	t <sub>AW</sub>	Address Set-up Time	20		20		20		20		ns
10	t <sub>WP</sub>	Write Pulse Width	225		200		175		150		ns
11	t <sub>CW</sub>	Chip Enable Set-up Time (Note 5)	175		150		125		100		ns
12	t <sub>WR</sub>	Address Hold Time	0		0		0		0		ns
13	t <sub>DW</sub>	Input Data Set-up Time	150		125		100		85		ns
14	t <sub>DH</sub>	Input Data Hold Time	15		15		15		15		ns

See notes following DC Characteristics table.

\*See the last page of this spec for Group A Subgroup Testing information.

# SWITCHING WAVEFORMS



WF000591



## GROUP A SUBGROUP TESTING

### DC CHARACTERISTICS

Parameter Symbol	Subgroups
V <sub>OH</sub>	1, 2, 3
V <sub>OL</sub>	1, 2, 3
V <sub>IH</sub>	1, 2, 3
V <sub>IL</sub>	1, 2, 3
I <sub>LI</sub>	1, 2, 3
I <sub>LO</sub>	1, 2, 3
I <sub>CC1</sub>	1, 2, 3
V <sub>PD</sub>	1, 2, 3
I <sub>PD</sub>	1, 2, 3

### SWITCHING CHARACTERISTICS

No.	Parameter Symbol	Subgroups
1	t <sub>RC</sub>	7, 8, 9, 10, 11
2	t <sub>A</sub>	7, 8, 9, 10, 11
3	t <sub>CO</sub>	7, 8, 9, 10, 11
4	t <sub>OD</sub>	7, 8, 9, 10, 11
5	t <sub>OH</sub>	7, 8, 9, 10, 11
8	t <sub>WC</sub>	7, 8, 9, 10, 11
9	t <sub>AW</sub>	7, 8, 9, 10, 11
10	t <sub>WP</sub>	7, 8, 9, 10, 11
11	t <sub>CW</sub>	7, 8, 9, 10, 11
12	t <sub>WR</sub>	7, 8, 9, 10, 11
13	t <sub>DW</sub>	7, 8, 9, 10, 11
14	t <sub>DH</sub>	7, 8, 9, 10, 11

### MILITARY BURN-IN

Military burn-in is in accordance with the current revision of MIL-STD-883, Test Method 1015, Conditions A through E. Test conditions are selected at AMD's option.

# Am9112

256 x 4 Static RAM

Am9112

## DISTINCTIVE CHARACTERISTICS

- Low operating power dissipation  
125 mW typ.; 290 mW maximum — standard power  
100 mW typ.; 175 mW maximum — low power
- High noise immunity — full 400 mV
- Uniform switching characteristics — access times insensitive to supply variations, address patterns and data patterns
- Bus-oriented I/O data
- Zero address, setup and hold times guaranteed for simpler timing
- Direct plug-in replacement for 2112 type devices

## GENERAL DESCRIPTION

The Am9112/Am91L12 series of products are high-performance, low-power, 1024-bit, static read/write random-access memories. They offer a range of speeds and power dissipations including versions as fast as 200 ns and as low as 100 mW typical.

Each memory is implemented as 256 words by 4 bits per word. This organization allows efficient design of small memory systems and permits finer resolution of incremental memory word size relative to 1024 by 1 devices. The output and input data signals are internally bussed together and share 4 common I/O pins. This feature keeps the package size small and provides a simplified interface to bus-oriented systems.


The Am9112/Am91L12 memories may be operated in a DC standby mode for reductions of as much as 84% of the normal operating power dissipation. Though the memory cannot be operated, data can be retained in the storage cells with a power supply as low as 1.5 volts. The Am91L12 versions offer reduced power during normal operating

conditions as well as even lower dissipation in standby mode.

The eight Address inputs are decoded to select 1 of 256 locations within the memory. The Chip Enable input acts as a high-order address in multiple chip systems. It also controls the write amplifier and the output buffers in conjunction with the Write Enable input. When  $\overline{CE}$  is LOW and  $\overline{WE}$  is HIGH, the write amplifiers are disabled, the output buffers are enabled, and the memory will execute a read cycle. When  $\overline{CE}$  is LOW and  $\overline{WE}$  is LOW, the write amplifiers are enabled, the output buffers are disabled, and the memory will execute a write cycle. When  $\overline{CE}$  is HIGH, both the write amplifiers and the output buffers are disabled.


These memories are fully static and require no refresh operations or sense amplifiers or clocks. All input and output voltage levels are identical to standard TTL specifications, including the power supply.

## BLOCK DIAGRAM



Publication # Rev. Amendment  
03257 D /0  
Issue Date: May 1986


## CONNECTION DIAGRAM Top View



CD000340

Note: Pin 1 is marked for orientation.

## METALLIZATION AND PAD LAYOUT




Die Size 0.132" x 0.131"

## ORDERING INFORMATION (Cont'd.)

### Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:

- A. Device Number**
- B. Speed Option (if applicable)**
- C. Package Type**
- D. Temperature Range**
- E. Optional Processing**



Valid Combinations	
AM9112A	PC, DC
AM9112B	
AM9112C	
AM9112D	
AM91L12A	
AM91L12B	
AM91L12C	

#### Valid Combinations


Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

# ORDERING INFORMATION

## APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. CPL (Controlled Products List) products are processed in accordance with MIL-STD-883C, but are inherently non-compliant because of package, solderability, or surface treatment exceptions to those specifications. The order number (Valid Combination) for APL products is formed by a combination of:

- A. Device Number**
- B. Speed Option** (if applicable)
- C. Device Class**
- D. Package Type**
- E. Lead Finish**



Valid Combinations	
AM9112A	/BVA
AM9112B	
AM9112C	
AM91L12A	
AM91L12B	
AM91L12C	

### Valid Combinations


Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

# ORDERING INFORMATION

## Commodity Products

AMD commodity products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:

- A. Temperature Range**
- B. Package Type**
- C. Device Number**
- D. Speed Option**



Valid Combinations		
P, C	2112	A-4, A, A-2

### Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released valid combinations, and to obtain additional data on AMD's standard military grade products.

## PIN DESCRIPTION

### **A<sub>0</sub> - A<sub>7</sub> Addresses (Input)**

The 8-bit field presented at the address inputs selects one of the 256 memory locations to be read from — or written into — via the Data Input/Output lines.

### **I/O<sub>1</sub> - I/O<sub>4</sub> Data Input/Output Lines (Input/Output)**

If  $\overline{WE}$  is LOW, the data represented on the Data I/O lines can be written into the selected memory location. If  $\overline{WE}$  is

HIGH, the Data I/O lines represent the data read from the selected memory location.

### **$\overline{CE}$ Chip Enable (Input, Active LOW)**

Read and Write cycles can be executed only when  $\overline{CE}$  is LOW.

### **$\overline{WE}$ Write Enable (Input, Active LOW)**

Data is written into the memory if  $\overline{WE}$  is LOW and read from the memory if  $\overline{WE}$  is HIGH.

## FUNCTIONAL DESCRIPTION

### Applications

These memory products provide all of the advantages of AMD's other static N-channel memory circuits: +5 only power supply, all TTL interface, no clocks, no sensing, no refreshing, military temperature range available, low-power versions available, high speed, high output drive, etc. In addition, the Am9112 series features a 256 x 4 organization with common pins used for both Data In and Data Out signals.

This bussed I/O approach keeps the package pin count low, allowing the design of higher density memory systems. It also provides a direct interface to bus-oriented systems, eliminating bussing logic that could otherwise be required. Most microprocessor systems, for example, transfer information on a bidirectional data bus. The Am9112 memories can connect directly to such a processor since the common I/O pins act as a bidirectional data bus.

If the chip is enabled ( $\overline{CE}$  LOW) and the memory is in the Read state ( $\overline{WE}$  HIGH), the output buffers will be turned on and will be driving data on the I/O bus lines. If the external system tries to drive the bus with data, there may be contention for control of the data lines and large current surges can result. Since the condition can occur at the beginning of a write cycle, it is important that incoming data to be written not be entered until the output buffers have been turned off.

These operational suggestions for write cycles may be of some help for memory system designs:

1. For systems where  $\overline{CE}$  is always LOW or is derived directly from addresses and so is LOW for the whole cycle, make sure  $t_{WP}$  is at least  $t_{DQ} + t_{DF}$  and delay the input data until  $t_{DF}$  following the falling edge of  $\overline{WE}$ . With zero address set-up and hold times, it will often be convenient to make  $\overline{WE}$  a cycle-width level ( $t_{WP} = t_{WC}$ ) so that the only subcycle timing required is the delay of the input data.
2. For systems where  $\overline{CE}$  is HIGH for at least  $t_{DF}$  preceding the falling edge of  $\overline{WE}$ ,  $t_{WP}$  may assume the minimum specified value. When  $\overline{CE}$  is HIGH for  $t_{DF}$  before the start of the cycle, then no other subcycle timing is required and  $\overline{WE}$  and data-in may be cycle-width levels.
3. Notice that because both  $\overline{CE}$  and  $\overline{WE}$  must be LOW to cause a write to take place, either signal can be used to determine the effective write pulse. Thus,  $\overline{WE}$  could be a level with  $\overline{CE}$  becoming the write timing signal. In such a case, the data set-up and hold times are specified with respect to the rising edge of  $\overline{CE}$ . The value of the data set-up time remains the same and the value of the data hold time should change to a minimum of 25 ns.

### ABSOLUTE MAXIMUM RATINGS (Note 1)

Storage Temperature .....	-65 to +150°C
Ambient Temperature with Power Applied .....	-55 to +125°C
Supply Voltage .....	-0.5 V to +7.0 V
DC Voltage Applied to Outputs .....	-0.5 V to +7.0 V
DC Layout Voltage .....	-0.5 V to +7.0 V
Power Description .....	1.0 W
DC Output Current .....	20 mA

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

### OPERATING RANGES (Note 2)

Commercial (C) Devices	Temperature .....	0 to +70°C
	Supply Voltage .....	+4.75 V to +5.25 V
Military (M) Devices*	Temperature .....	-55 to +125°C
	Supply Voltage .....	+4.5 V to +5.5 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

\*Military product 100% tested at  $T_C = +25^\circ\text{C}$ ,  $+125^\circ\text{C}$ , and  $-55^\circ\text{C}$ .

### DC CHARACTERISTICS over operating range unless otherwise specified\*

Parameter Symbol	Parameter Description	Test Conditions	C Devices		M Devices		Units		
			Min.	Max.	Min.	Max.			
$V_{OH}$	Output HIGH Voltage	$V_{CC} = \text{Min.}, I_{OH} = -200 \mu\text{A}$	2.4		2.2		V		
$V_{OL}$	Output LOW Voltage	$V_{CC} = \text{Min.}, I_{OL} = 3.2 \text{ mA}$		0.4		0.4	V		
$V_{IH}$	Input HIGH Voltage		2.0	$V_{CC}$	2.0	$V_{CC}$	V		
$V_{IL}$	Input LOW Voltage		-0.5	0.8	-0.5	0.8	V		
$I_{LI}$	Input Load Current	$V_{CC} = \text{Max.}, 0 \text{ V} \leq V_{IN} \leq V_{CC}$		10		10	$\mu\text{A}$		
$I_{IO}$	I/O Leakage Current	$V = CE = V_{IH}$		5		10	$\mu\text{A}$		
		$V_O = V_{CC}$ $V_O = 0.4 \text{ V}$		-10		-10			
$I_{CC}$	Power Supply Current	Data Out Open $V_{CC} = \text{Max.}$ $V_{IN} = V_{CC}$	$T_A = 25^\circ\text{C}$	9112A/B		50	50	mA	
				9112C/D/E		55	55		
				91L12A/B		31	31		
				91L12C/D/E		34	34		
				9112A/B		55			
				9112C/D/E		60			
			$T_A = 0^\circ\text{C}$ (Note 3)	91L12A/B		33			
				91L12C/D/E		36			
				$T_A = -55^\circ\text{C}$	9112A/B				60
					9112C/D/E				65
					91L12A/B				37
					91L12C/D/E				40
$C_{IN}$	Input Capacitance	$V_{IN} = 0 \text{ V}, T_A = 25^\circ\text{C}, f = 1 \text{ MHz}$ (Note 3)		9		9	pF		
$C_O$	Output Capacitance	$V_O = 0 \text{ V}, T_A = 25^\circ\text{C}, f = 1 \text{ MHz}$ (Note 3)		12		11			

Notes: See notes following Switching Characteristics table.

### STANDBY OPERATING CONDITIONS over temperature range unless otherwise specified

Parameter Symbol	Parameter Description	Test Conditions		Min.	Typ.	Max.	Units
$V_{PD}$	$V_{CC}$ in Standby Mode			1.5			
$I_{PD}$	$I_{CC}$ in Standby Mode	$T_A = 0^\circ\text{C}$ All Inputs = $V_{PD}$	$V_{PD} = 1.5 \text{ V}$	Am91L12	11	25	mA
				Am9112	13	31	
			$V_{PD} = 2.0 \text{ V}$	Am91L12	13	31	
				Am9112	17	41	
		$T_A = -55^\circ\text{C}$ All Inputs = $V_{PD}$	$V_{PD} = 1.5 \text{ V}$	Am91L12	11	28	mA
				Am9112	13	34	
			$V_{PD} = 2.0 \text{ V}$	Am91L12	13	34	
				Am9112	17	46	
dv/dt	Rate of Change of $V_{CC}$					1.0	V/ $\mu\text{s}$
$t_R$	Standby Recovery Time			$t_{RC}$			ns
$t_{CP}$	Chip Deselect Time			0			ns
$V_{CES}$	$\overline{CE}$ Bias in Standby			$V_{PD}$			Volts

\*See the last page of this spec for Group A Subgroup Testing information.



## Power-Down Standby Operation


The Am9112/Am91L12 Family is designed to maintain storage in a standby mode. The standby mode is entered by lowering  $V_{CC}$  to around 1.5–2.0 volts (see table and graph). When the voltage to the device is reduced, the storage cells are isolated from the data lines, so their contents will not change. The standby mode may be used by a battery operated

backup power supply system, or, in a large system, memory pages not being accessed can be placed in standby to save power. A standby recovery time must elapse following restoration of normal power before the memory may be accessed.



To ensure that the output of the device is in a high-impedance OFF state during standby, the chip select should be held at  $V_{IH}$  or  $V_{CES}$  during the entire standby cycle.

## TYPICAL DC and AC CHARACTERISTICS

Typical Power Supply Current Versus Voltage




Typical Output Current Versus Voltage



OP000460


OP001060

Access Time Versus  $V_{CC}$  Normalized to  $V_{CC} = +5.0$  Volts




OP000100

Typical Power Supply Current Versus Ambient Temperature




OP001070

Typical  $V_{IH}$  Limits Versus Ambient Temperature




OP001030

Typical  $t_A$  Versus Ambient Temperature



OP001040

Typical  $t_A$  Versus  $C_L$



OP001050

4


**SWITCHING CHARACTERISTICS** over operating range unless otherwise specified (Note 4)\*

No.	Parameter Symbol	Parameter Description	Am9112A Am91L12A		Am9112B Am91L12B		Am9112C Am91L12C		Am9112D		Units
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
1	$t_{RC}$	Read Cycle Time	500		400		300		250		ns
2	$t_A$	Access Time		500		400		300		250	ns
3	$t_{CO}$	Output Enabled to Output ON Delay (Note 5)	5.0	175	5.0	150	5.0	125	5.0	100	ns
4	$t_{OH}$	Previous Read Data Valid with Respect to Address Change	40		40		40		30		ns
5	$t_{DF}$	Output Disabled to Output OFF Delay (Note 6)	5.0	125	5.0	100	5.0	100	5.0	75	ns
6	$t_{WC}$	Write Cycle Time	500		400		300		250		ns
7	$t_{AW}$	Address Setup Time	20		20		20		20		ns
8	$t_{WR}$	Address Hold Time	0		0		0		0		ns
9	$t_{WP}$	Write Pulse Width (Note 7)	225		200		175		150		ns
10	$t_{CW}$	Chip Enable Setup Time	175		150		125		100		ns
11	$t_{DW}$	Input Data Setup Time	150		125		100		85		ns
12	$t_{DH}$	Input Data Hold Time (Note 8)	15		15		15		15		ns

- Notes: 1. Absolute maximum ratings are intended for user guidelines and are not tested.  
 2. For test and correlation purposes, ambient temperature is defined as the stabilized case temperature.  
 3. Guaranteed by characterization data. Data will be updated upon any process or design change which affects this parameter.  
 4. Test conditions assume signal transition times of 10 ns or less. Output load equals 1 TTL gate + 100 pF. Input signal timing reference level = 1.5 V, with input pulse levels of 0 to 3.0 V. Data output timing reference levels = 0.8 and 2.0 V.  
 5. Output is enabled and  $t_{CO}$  commences only with both  $\overline{CE}$  LOW and  $\overline{WE}$  HIGH.  
 6. Output is disabled and  $t_{DF}$  defined from either the rising edge of  $\overline{CE}$  or the falling edge of  $\overline{WE}$ .  
 7. Minimum  $t_{WP}$  is valid when  $\overline{CE}$  has been HIGH at least  $t_{DF}$  before  $\overline{WE}$  goes LOW. Otherwise  $t_{WP}(\text{Min.}) = t_{DW}(\text{Min.}) + t_{DF}(\text{Min.})$ .  
 8. When  $\overline{WE}$  goes HIGH at the end of the write cycle, it will be possible to turn on the output buffers if  $\overline{CE}$  is still LOW. The data out will be the same as the data just written and so will not conflict with input data that may still be on the I/O bus.  
 9. See Functional Description section of this specification.

\*See the last page of this spec for Group A Subgroup Testing information.

**SWITCHING WAVEFORMS** (Note 9)



WF000610

## GROUP A SUBGROUP TESTING

### DC CHARACTERISTICS

Parameter Symbol	Subgroups
V <sub>OH</sub>	1, 2, 3
V <sub>OL</sub>	1, 2, 3
V <sub>IH</sub>	1, 2, 3
V <sub>IL</sub>	1, 2, 3
I <sub>LI</sub>	1, 2, 3
I <sub>LO</sub>	1, 2, 3
I <sub>CC</sub>	1, 2, 3
V <sub>PD</sub>	1, 2, 3
I <sub>PD</sub>	1, 2, 3

### SWITCHING CHARACTERISTICS

No.	Parameter Symbol	Subgroups
1	t <sub>RC</sub>	7, 8, 9, 10, 11
2	t <sub>A</sub>	7, 8, 9, 10, 11
3	t <sub>CO</sub>	7, 8, 9, 10, 11
4	t <sub>OH</sub>	7, 8, 9, 10, 11
5	t <sub>DF</sub>	7, 8, 9, 10, 11
6	t <sub>WC</sub>	7, 8, 9, 10, 11
7	t <sub>AW</sub>	7, 8, 9, 10, 11
8	t <sub>WR</sub>	7, 8, 9, 10, 11
9	t <sub>WP</sub>	7, 8, 9, 10, 11
10	t <sub>CW</sub>	7, 8, 9, 10, 11
11	t <sub>DW</sub>	7, 8, 9, 10, 11
12	t <sub>DH</sub>	7, 8, 9, 10, 11

### MILITARY BURN-IN

Military burn-in is in accordance with the current revision of MIL-STD-883, Test Method 1015, Conditions A through E. Test conditions are selected at AMD's option.

# Am9114/9124

1024 x 4 Static RAM

Am9114/9124

## DISTINCTIVE CHARACTERISTICS

- Low operating and standby power
- Access times down to 200 ns
- Am9114 is a direct plug-in replacement for 2114
- Am9124 pin and function compatible with Am9114 and 2114, plus  $\overline{CS}$  power-down feature
- High output drive — 4.0-mA sink current @ 0.4 V  
— Am9124, 3.2-mA sink current @ 0.4 V—Am9114
- TTL-identical input/output levels

## GENERAL DESCRIPTION


The Am9114 and Am9124 are high-performance, static, N-Channel, read/write, random-access memories organized as 1024 x 4. Operation is from a single 5-V supply, and all input/output levels are identical to standard TTL specifications. Low-power versions of both devices are available with power savings of over 30%. The Am9114 and Am9124 are the same except that the Am9124 offers an automatic  $\overline{CS}$  power-down feature.

The Am9124 remains in a low-power standby mode as long as  $\overline{CS}$  remains HIGH, thus reducing its power requirements.

The Am9124 power decreases from 368 mW to 158 mW in the standby mode, and the Am9124 from 262 mW to 105 mW. The  $\overline{CS}$  input does not affect the power dissipation of the Am9114.

Data readout is not destructive and the same polarity as data input.  $\overline{CS}$  provides for easy selection of an individual package when the outputs are OR-tied. The outputs of 4.0 mA for Am9124 and 3.2 mA for Am9114 provides increased short-circuit current for improved capacitive drive.

## BLOCK DIAGRAM




Publication # Rev. Amendment  
01454 E /0  
Issue Date: May 1986

## PRODUCT SELECTOR GUIDE

Part Number		Am9114/91L14 & Am9124/91L24		Am9114/91L14
Speed Indicator		B	C	E
Maximum Access Time (ns)		450	300	200
0 to +70°C	I <sub>CC</sub> (mA)	Standard	70	70
		Low-Power	50	50
	I <sub>PD</sub> (mA) (Note 1)	Standard	30	30
		Low-Power	20	20
-55 to +125°C	I <sub>CC</sub> (mA)	Standard	80	80
		Low-Power	60	60
	I <sub>PD</sub> (mA) (Note 1)	Standard	33	33
		Low-Power	22	22

Notes: 1. Am9124/91L24 only.

## CONNECTION DIAGRAM Top View




CD000131

Note: Pin 1 is marked for orientation.

4

Address Designators	
External	Internal
A <sub>0</sub>	A <sub>9</sub>
A <sub>1</sub>	A <sub>8</sub>
A <sub>2</sub>	A <sub>7</sub>
A <sub>3</sub>	A <sub>0</sub>
A <sub>4</sub>	A <sub>1</sub>
A <sub>5</sub>	A <sub>2</sub>
A <sub>6</sub>	A <sub>3</sub>
A <sub>7</sub>	A <sub>4</sub>
A <sub>8</sub>	A <sub>5</sub>
A <sub>9</sub>	A <sub>6</sub>

## BIT MAP




## ORDERING INFORMATION (Cont'd.)

### Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:

- A. Device Number**
- B. Speed Option (if applicable)**
- C. Package Type**
- D. Temperature Range**
- E. Optional Processing**



Valid Combinations	
AM9114B	PC, PCB, DC, DCB
AM91L14B	
AM9124B	
AM91L24B	
AM9114C	
AM91L14C	
AM9124C	
AM91L24C	
AM9114E	
AM91L14E	

#### Valid Combinations


Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

## ORDERING INFORMATION

### APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. CPL (Controlled Products List) products are processed in accordance with MIL-STD-883C, but are inherently non-compliant because of package, solderability, or surface treatment exceptions to those specifications. The order number (Valid Combination) for APL products is formed by a combination of:

- A. Device Number**
- B. Speed Option** (if applicable)
- C. Device Class**
- D. Package Type**
- E. Lead Finish**



Valid Combinations	
AM9114B	/BVA
AM91L14B	
AM9124B	
AM91L24B	
AM9114C	
AM91L14C	
AM9124C	
AM91L24C	
AM9114E	
AM91L14E	

#### Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

## PIN DESCRIPTION

**A<sub>0</sub> - A<sub>9</sub> Address Inputs**

The address input lines select the memory location from which to read or write.

**$\overline{\text{CS}}$  Chip Select (Input, Active LOW)**

The  $\overline{\text{CS}}$  line selects the memory device for active operation.

**$\overline{\text{WE}}$  Write Enable (Input, Active LOW)**

When both  $\overline{\text{CS}}$  and  $\overline{\text{WE}}$  are LOW, data on the input lines is written to the location presented on the address input lines.

**I/O<sub>1</sub> - I/O<sub>4</sub> Data In/Out Bus (Bidirectional)**

These lines provide the path for data to be written to or read from the selected memory location.

**V<sub>CC</sub> Power Supply**

**V<sub>SS</sub> Ground**

**TABLE 1. SUPPLY CURRENT ADVANTAGE OF Am9124**

Configuration	Part Number	Worst Case Current (mA at 0°C)	
		100% Duty Cycle	50% Duty Cycle
2K x 8	9114	280	280
	91L14	200	200
	9124	200	160
	91L24	140	110
4K x 12	9114	840	840
	91L14	600	600
	9124	480	420
	91L24	330	285
8K x 16	9114	2240	2240
	91L14	1600	1600
	9124	1120	1040
	91L24	760	700



### ABSOLUTE MAXIMUM RATINGS (Note 1)

Storage Temperature .....	-65 to +150°C
Ambient Temperature with Power Applied .....	-55 to +125°C
Supply Voltage .....	-0.5 V to +7.0 V
Signal Voltages with Respect to Ground .....	-0.5 V to +7.0 V
Power Dissipation .....	1.0 W
DC Output Current .....	10 mA

The products described by this specification include internal circuitry designed to protect input devices from damaging accumulations of static charge. It is suggested nevertheless, that conventional precautions be observed during storage, handling and use in order to avoid exposure to excessive voltages.

### OPERATING RANGES (Note 2)

Commercial (C) Devices	Temperature .....	0°C to +70°C
	Supply Voltage .....	+4.5 V to +5.5 V
Military (M) Devices*	Temperature .....	-55°C to +125°C
	Supply Voltage .....	+4.5 V to +5.5 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

\*Military products 100% tested at  $T_C = +25^\circ\text{C}$ ,  $+125^\circ\text{C}$  and  $-55^\circ\text{C}$

### DC CHARACTERISTICS over operating range unless otherwise specified\*


Parameter Symbol	Parameter Description	Test Conditions		Min.	Max.	Units	
$I_{OH}$	Output HIGH Current	$V_{CC} = +4.5\text{V}$ $V_{OH} = 2.4\text{V}$	91(L)14		-1.0	mA	
			91(L)24		-1.4		
$I_{OL}$	Output LOW Current	$V_{OL} = 0.4\text{V}$	$T_A = 70^\circ\text{C}$	91(L)14	3.2		
				91(L)24	4.0		
			$T_A = +125^\circ\text{C}$	91(L)14	2.4		
				91(L)24	3.2		
$V_{IH}$	Input HIGH Voltage			2.0	$V_{CC}$	V	
$V_{IL}$	Input LOW Voltage			-0.5	0.8		
$I_{IX}$	Input Load Current	$V_{SS} \leq V_{IN} \leq V_{CC}$			10	$\mu\text{A}$	
$I_{OZ}$	Output Leakage Current	$V_{SS} \leq V_O \leq V_{CC}$ , Output Disabled	$T_A = 0$ to $+70^\circ\text{C}$		-10		10
			$T_A = -55$ to $+125^\circ\text{C}$		-50	50	
$I_{OS}$	Output Short Circuit Current	(Note 3)	91(L)14C			75	mA
			91(L)24C			95	
			91(L)14M			75	
			91(L)24M			115	
$I_{CC}$	Operating Supply Current	$V_{CC} = \text{Max.}$ $\overline{CS} \leq V_{IL}$	$T_A = 0^\circ\text{C}$	Standard devices		70	mA
				L devices		50	
$I_{PD}$	Automatic $\overline{CS}$ Power Down Current (9124/L24 only)	$V_{CC} = \text{Max.}$ $\overline{CS} \geq V_{IH}$	$T_A = 0^\circ\text{C}$	9124		30	
				91L24		20	
			$T_A = -55^\circ\text{C}$	9124		33	
				91L24		22	
$C_{IN}$	Input Capacitance	(Note 7)	$f = 1.0\text{ MHz}$ , $T_A = 25^\circ\text{C}$ , All pins at 0 V			7	pF
$C_{I/O}$	I/O Capacitance					7	

- Notes: 1. Absolute Maximum Ratings are intended for user guidelines and are not tested.  
 2. For test and correlation purposes, ambient temperature is defined as the stabilized case temperature.  
 3. For test purposes, not more than one output at a time should be shorted. Short-circuit test duration should not exceed 30 seconds. Actual testing is performed for only 5 ms.  
 4. Test conditions assume signal transition times of 10 ns or less, timing reference levels of 1.5 V and output loading of one standard TTL gate plus 100 pF.  
 5. The internal write time of the memory is defined by the overlap of  $\overline{CS}$  LOW and  $\overline{WE}$  LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.  
 6. Chip Select access time ( $t_{CO}$ ) is longer for the Am9124 than for the Am9114. The specified address access time will be valid only when Chip Select is low soon enough for  $t_{CO}$  to elapse.  
 7. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where these parameters may be affected.


\*See the last page of this spec for Group A Subgroup Testing information.

## TYPICAL DC and AC CHARACTERISTICS


**Normalized Supply Current  
Versus Supply Voltage**




**Normalized Access Time  
Versus Supply Voltage**




**Normalized Access Time  
Versus Output Loading**



**Normalized Access Time  
Versus Ambient Temperature**



**Normalized Supply Current  
Versus Ambient Temperature**




**SWITCHING CHARACTERISTICS** over operating range unless otherwise specified (Notes 4-6)\*

No.	Parameter Symbol	Parameter Description	B Devices		C Devices		E Devices		Units
			Min.	Max.	Min.	Max.	Min.	Max.	
<b>Read Cycle</b>									
1	t <sub>RC</sub>	Address Valid to Address Do Not Care Time (Read Cycle Time)	450		300		200		ns
2	t <sub>A</sub>	Address Valid to Data Out Valid Delay (Address Access Time)		450		300		200	ns
3	t <sub>CO</sub>	Chip Select LOW to Data Out Valid (Note 6)	Am9114	120		100		70	ns
			Am9124	420		280		185	ns
4	t <sub>CX</sub>	Chip Select LOW to Data Out On	10		10		10		ns
5	t <sub>OTD</sub>	Chip Select HIGH to Data Out Off		100		80		60	ns
6	t <sub>OHA</sub>	Address Unknown to Data Out Unknown Time	50		50		50		ns
<b>Write Cycle</b>									
7	t <sub>WC</sub>	Address Valid to Address Do Not Care Time (Write Cycle Time)	450		300		200		ns
8	t <sub>W</sub>	Write Enable LOW to Write Enable HIGH Time (Note 5)	Am9114	200		150		120	ns
			Am9124	250		200		150	ns
9	t <sub>WR</sub>	Write Enable HIGH to Address Do Not Care Time	0		0		0		ns
10	t <sub>OTW</sub>	Write Enable LOW to Data Out Off Delay		100		80		60	ns
11	t <sub>DW</sub>	Data In Valid to Write Enable HIGH Time	200		150		120		ns
12	t <sub>DH</sub>	Write Enable HIGH to Data In Do Not Care Time	0		0		0		ns
13	t <sub>AW</sub>	Address Valid to Write Enable LOW Time	0		0		0		ns
14	t <sub>PD</sub>	Chip Select HIGH to Power LOW Delay (Am9124 only) (Note 7)		200		150		100	ns
15	t <sub>PU</sub>	Chip Select LOW to Power HIGH Delay (Am9124 only) (Note 7)	0		0		0		ns
16	t <sub>CW</sub>	Chip Select LOW to Write Enable HIGH Time (Note 5)	Am9114	200		150		120	90
			Am9124	250		200		150	ns

Notes: See notes following DC Characteristics table


\*See the last page of this spec for Group A Subgroup Testing information.

# SWITCHING WAVEFORMS



WF000171

## Power-Down Waveform (Am9124 Only)



WF000181

## GROUP A SUBGROUP TESTING

### DC CHARACTERISTICS

Parameter Symbol	Subgroups
I <sub>OH</sub>	1, 2, 3
I <sub>OL</sub>	1, 2, 3
V <sub>IH</sub>	7, 8
V <sub>IL</sub>	7, 8
I <sub>Ix</sub>	1, 2, 3
I <sub>OZ</sub>	1, 2, 3
I <sub>OS</sub>	1, 2, 3
I <sub>CC</sub>	1, 2, 3
I <sub>PD</sub>	1, 2, 3

### SWITCHING CHARACTERISTICS

Parameter Symbol	Subgroups	Parameter Symbol	Subgroups
t <sub>RC</sub>	7, 8, 9, 10, 11	t <sub>WR</sub>	7, 8, 9, 10, 11
t <sub>A</sub>	7, 8, 9, 10, 11	t <sub>OTW</sub>	7, 8, 9, 10, 11
t <sub>CO</sub>	7, 8, 9, 10, 11	t <sub>DW</sub>	7, 8, 9, 10, 11
t <sub>CX</sub>	7, 8, 9, 10, 11	t <sub>DH</sub>	7, 8, 9, 10, 11
t <sub>OTD</sub>	7, 8, 9, 10, 11	t <sub>AW</sub>	7, 8, 9, 10, 11
t <sub>OHA</sub>	7, 8, 9, 10, 11	t <sub>PD</sub>	7, 8, 9, 10, 11
t <sub>WC</sub>	7, 8, 9, 10, 11	t <sub>PU</sub>	7, 8, 9, 10, 11
t <sub>W</sub>	7, 8, 9, 10, 11	t <sub>CW</sub>	7, 8, 9, 10, 11

4

### MILITARY BURN-IN

Military burn-in is in accordance with the current revision of MIL-STD-883, Test Method 1015, Conditions A through E. Test Conditions are selected at AMD's option.

# Am9122

256 x 4 Static RAM

Am9122

## DISTINCTIVE CHARACTERISTICS

- High-performance replacement for 93422/93L422
- Fast access times — as low as 25 ns
- Low-power dissipation
  - Low power: 440 mW (Commercial)
  - 495 mW (Military)
- Single 5-volt power supply — ±10% tolerance both Commercial and Military


## GENERAL DESCRIPTION

The Am9122/Am91L22 series is a MOS pin-for-pin and functional replacement for the 93422/93L422 bipolar memories. These devices are high-performance, low-power, 1024-bit, static, read/write random access memories. They offer a wide range of access times including versions as fast as 25 ns. Each memory is implemented as 256 words by 4 bits per word. This organization permits efficient

design of small memory systems and allows finer resolution of incremental memory depth.

The Am9122/91L22 employs an output enable and two chip enable inputs to give the user better data control. High noise immunity, high output drive (4 TTL loads) and TTL logic voltage levels allow easy conversion from bipolar to MOS. 10% power supply tolerances give better margins in the memory system.

## BLOCK DIAGRAM



## MODE SELECT TABLE

Inputs					Outputs	Mode
OE	CS <sub>1</sub>	CS <sub>2</sub>	WE	D <sub>0</sub> -D <sub>3</sub>		
X	H	X	X	X	Hi-Z	Not Selected
X	X	L	X	X	Hi-Z	Not Selected
L	L	H	H	X	O <sub>0</sub> -O <sub>3</sub>	Read Stored Data
X	L	H	L	L	Hi-Z	Write "0"
X	L	H	L	H	Hi-Z	Write "1"
H	L	H	H	X	Hi-Z	Output Disabled
H	L	H	L	L	Hi-Z	Write "0" (Output Disabled)
H	L	H	L	H	Hi-Z	Write "1" (Output Disabled)


H = HIGH Voltage  
 L = LOW Voltage  
 X = Don't Care (HIGH or LOW)  
 Hi-Z = High Impedance

## PRODUCT SELECTOR GUIDE

Part Number	Am9122-25	Am9122-35	Am91L22-35	Am91L22-45
Maximum Access Time (ns)	25	35	35	45
Maximum Operating Current (mA)	0° to +70°C	120	120	80
	-55° to +125°C	N/A	135	N/A

Publication # 01547 Rev. D Amendment /0  
 Issue Date: May 1986

## CONNECTION DIAGRAM Top View




CD000111

Note: Pin 1 is marked for orientation.

## METALLIZATION AND PAD LAYOUT

Address Designators	
External	Internal
A <sub>0</sub>	A <sub>0</sub>
A <sub>1</sub>	A <sub>1</sub>
A <sub>2</sub>	A <sub>2</sub>
A <sub>3</sub>	A <sub>3</sub>
A <sub>4</sub>	A <sub>4</sub>
A <sub>5</sub>	A <sub>5</sub>
A <sub>6</sub>	A <sub>6</sub>
A <sub>7</sub>	A <sub>7</sub>




## ORDERING INFORMATION (Cont'd.)

### Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:

- A. Device Number**
- B. Speed Option** (if applicable)
- C. Package Type**
- D. Temperature Range**
- E. Optional Processing**



Valid Combinations	
AM9122-25	DC, DCB, PC, PCB
AM91L22-35	
AM9122-35	
AM91L22-45	

#### Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released valid combinations, and to obtain additional data on AMD's standard military grade products.




## ORDERING INFORMATION

### CPL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. CPL (Controlled Products List) products are processed in accordance with MIL-STD-883C, but are inherently non-compliant because of packages, solderability, or surface treatment exceptions to those specifications. The order number (Valid Combination) for CPL products is formed by a combination of:

- A. Device Number**
- B. Speed Option** (if applicable)
- C. Package Type**
- D. Temperature Range**
- E. Optional Processing**



Valid Combinations	
AM9122-35	/DMC
AM91L22-45	

#### Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released valid combinations.

4

## PIN DESCRIPTION

### **A<sub>0</sub> - A<sub>7</sub> Address (Input)**

The 8 address inputs select one of the 256 4-bit words in the RAM.

### **CS<sub>1</sub> Chip Select 1 (Input)**

### **CS<sub>2</sub> Chip Select 2 (Input)**

CS<sub>1</sub> is active LOW and CS<sub>2</sub> is active HIGH. The device can be accessed only when both Chip Selects are active. If either Chip Select is not active, the device is deselected and the outputs will be in a high-impedance state.

### **WE Write Enable Input**

WE controls read and write operations. When WE is HIGH and OE is LOW, data will be present at the data outputs. When WE is LOW, data present on the data inputs will be

written into the selected memory location. The data outputs will be in a high-impedance state.

### **OE Output Enable (Input)**

OE controls the state of the data outputs in conjunction with Chip Select and WE.

### **DI<sub>0</sub> - DI<sub>3</sub> Data IN (Input)**

Data inputs to the RAM.

### **DO<sub>0</sub> - DO<sub>3</sub> Data Out (Output)**

Data output from the RAM. The data output will be in a high-impedance state when either Chip Select is not active or OE is HIGH or WE is LOW.

### **VCC Power Supply +5 Volts**

### **VSS Ground**

### ABSOLUTE MAXIMUM RATINGS (Note 1)

Storage Temperature .....	-65 to +150°C
Ambient Temperature with Power Applied .....	-55 to +125°C
Supply Voltage .....	-0.5 V to +7.0 V
DC Voltage Applied to Outputs .....	-0.5 V to +7.0 V
DC Input Voltage .....	-0.5 V to +7.0 V
Power Description .....	1.0 W
DC Output Current .....	20 mA

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

### OPERATING RANGES (Note 2)

Commercial (C) Devices	
Temperature .....	0 to +70°C
Supply Voltage .....	+4.5 V to +5.5 V
Military (M) Devices*	
Temperature .....	-55 to +125°C
Supply Voltage .....	+4.5 V to +5.5 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

Military product 100% tested at  $T_C = +25^\circ\text{C}$ ,  $+125^\circ\text{C}$ , and  $-55^\circ\text{C}$ .

### DC CHARACTERISTICS over operating range unless otherwise specified\*


Parameter Symbol	Parameter Description	Test Conditions	Am91L22-35 Am91L22-45			Am9122-25 Am9122-35			Units
			Min.	Typ.	Max.	Min.	Typ.	Max.	
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = Min.    I <sub>OH</sub> = -5.2 mA	2.4			2.4			Volts
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = Min.    I <sub>OL</sub> = 8.0 mA			0.4			0.4	Volts
V <sub>IH</sub>	Input HIGH Voltage		2.1		V <sub>CC</sub>	2.1		V <sub>CC</sub>	Volts
V <sub>IL</sub>	Input LOW Voltage		-2.5		0.8	-2.5		0.8	Volts
I <sub>IL</sub>	Input LOW Current	V <sub>CC</sub> = Max., V <sub>IN</sub> = GND	-10			-10			μA
I <sub>IH</sub>	Input HIGH Current	V <sub>CC</sub> = Max., V <sub>IN</sub> = V <sub>CC</sub>			10			10	μA
V <sub>CD</sub>	Input Diode Clamp Voltage				Note 3			Note 3	Volts
I <sub>OFF</sub>	Output Current (Hi-Z)	V <sub>OL</sub> ≤ V <sub>OUT</sub> ≤ V <sub>OH</sub> Output Disabled    T <sub>A</sub> = Max.	-10		10	-10		10	μA
I <sub>OS</sub>	Output Short Circuit Current (Note 4)	V <sub>CC</sub> = Max., V <sub>OUT</sub> = GND			-85			-85	mA
I <sub>CC</sub>	Power Supply Current	V <sub>CC</sub> = Max., I <sub>OUT</sub> = 0 mA	T <sub>A</sub> = 0°C		80	120		mA	
			T <sub>A</sub> = -55°C		90	135			
C <sub>IN</sub>	Input Capacitance V <sub>IN</sub> = 0 V	T <sub>A</sub> = 25°C, f = 1 MHz V <sub>CC</sub> = 4.5 V (Note 5)		3	5		3	5	pF
C <sub>OUT</sub>	Output Capacitance V <sub>OUT</sub> = 0 V			5	8		5	8	

- Notes: 1. Absolute Maximum Rating are intended for user guidelines and are not tested.  
 2. For test and correlation purposes, ambient temperature is defined as the "instant-ON" case temperature.  
 3. The NMOS process does not provide a clamp diode. However, the Am9122/91L22 is insensitive to -3 V DC input levels and -5 V undershoot pulses of less than 10 ns (measured at 50% point).  
 4. For test purposes, not more than one output at a time should be shorted. Short circuit test duration should not exceed 30 seconds.  
 5. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.  
 6. Test conditions assume signal transition times of 10 ns or less, timing reference levels of 1.5 V and output loading of the specified I<sub>OL</sub>/I<sub>OH</sub> and 30 pF load capacitance as in A. under Switching Test Circuits.  
 7. Transition is measured at V<sub>OH</sub> - 500 mV or V<sub>OL</sub> + 500 mV levels on the output from 1.5 V level on the input with load shown in B. under Switching Test Circuits.  
 8. T<sub>w</sub> measured at t<sub>wsa</sub> = Min.; t<sub>wsa</sub> measured at t<sub>w</sub> = Min.


\*See the last page of this spec for Group A Subgroup Testing information.

## TYPICAL AND AC CHARACTERISTICS


**Normalized  $I_{CC}$  versus Supply Voltage**




**Normalized  $I_{CC}$  versus Ambient Temperature**




**Output Source Current versus Output Voltage**




**Normalized Access Time versus Supply Voltage**




**Normalized Access Time versus Ambient Temperature**




**Output Sink Current versus Output Voltage**




**Access Time Change versus Input Voltage**




**Access Time Change versus Output Loading**



### SWITCHING TEST CIRCUITS




A.



B.

### SWITCHING TEST WAVEFORM



TW000021


### SWITCHING CHARACTERISTICS over operating range unless otherwise specified (Notes 6, 7, 8)\*

No.	Parameter Symbol	Parameter Description	Am9122-25		Am91L22-35 Am9122-35		Am91L22-45		Units
			Min.	Max.	Min.	Max.	Min.	Max.	
1	tACS	Chip Select Time		15		25		30	ns
2	tZRCS	Chip Select to Hi-Z (Note 7)		20		30		30	ns
3	tAOS	Output Enable Time		15		25		30	ns
4	tZROS	Output Enable to Hi-Z (Note 7)		20		30		30	ns
5	tAA	Address Access Time		25		35		45	ns
6	tZWS	Write Disable to Hi-Z (Note 7)		20		30		35	ns
7	tWR	Write Recovery Time		20		25		40	ns
8	tW	Write Pulse Width (Note 8)	15		25		30		ns
9	tWSD	Data Setup Time Prior to Write	5		5		5		ns
10	tWHD	Data Hold Time After Write	5		5		5		ns
11	tWSA	Address Setup Time (Note 8)	5		5		10		ns
12	tWHA	Address Hold Time	5		5		5		ns
13	tWSCS	Chip Select Setup Time	5		5		5		ns
14	tWHCS	Chip Select Hold Time	5		5		5		ns

Notes: See notes following DC Characteristics table.


\*See the last page of this spec for Group A Subgroup Testing information.

## SWITCHING WAVEFORMS



WF000660

### Read Mode



WF022050

### Write Mode

(All above measurements implemented to 1.5 V unless otherwise stated.)

Note: Timing diagram represents one solution which results in an optimum cycle time. Timing may be changed in various applications as long as the worst-case limits are not violated.

4

## GROUP A SUBGROUP TESTING

### DC CHARACTERISTICS

Parameter Symbol	Subgroups
V <sub>OH</sub>	1, 2, 3
V <sub>OL</sub>	1, 2, 3
V <sub>IH</sub>	7, 8
V <sub>IL</sub>	1, 2, 3
I <sub>IL</sub>	1, 2, 3
I <sub>IH</sub>	1, 2, 3
I <sub>OFF</sub>	1, 2, 3
I <sub>OS</sub>	1, 2, 3
I <sub>CC</sub>	1, 2, 3

### SWITCHING CHARACTERISTICS

No.	Parameter Symbol	Subgroups	No.	Parameter Symbol	Subgroups
1	t <sub>ACS</sub>	7, 8, 9, 10, 11	8	t <sub>w</sub>	7, 8, 9, 10, 11
2	t <sub>ZRCS</sub>	7, 8, 9, 10, 11	9	t <sub>WSD</sub>	7, 8, 9, 10, 11
3	t <sub>AOS</sub>	7, 8, 9, 10, 11	10	t <sub>WHD</sub>	7, 8, 9, 10, 11
4	t <sub>ZROS</sub>	7, 8, 9, 10, 11	11	t <sub>WSA</sub>	7, 8, 9, 10, 11
5	t <sub>AA</sub>	7, 8, 9, 10, 11	12	t <sub>WHA</sub>	7, 8, 9, 10, 11
6	t <sub>ZWS</sub>	7, 8, 9, 10, 11	13	t <sub>WSCS</sub>	7, 8, 9, 10, 11
7	t <sub>WR</sub>	7, 8, 9, 10, 11	14	t <sub>WHCS</sub>	7, 8, 9, 10, 11

### MILITARY BURN-IN

Military burn-in is in accordance with the current revision of MIL-STD-883, Test Method 1015, Conditions A through E. Test conditions are selected at AMD's option.

# Am9128

2048 x 8 Static RAM

Am9128

## DISTINCTIVE CHARACTERISTICS


- Logic voltage levels compatible with TTL
- Three-state output buffers and common I/O
- I<sub>CC</sub> Max., as low as 100 mA
- T<sub>AA</sub>/T<sub>ACS</sub> as low as 70 ns
- Power-Down mode (I<sub>SB</sub> as low as 15 mA)

## GENERAL DESCRIPTION

The Am9128 is a 16,384-bit Static Random Access Read-write Memory organized as 2048 words of 8 bits. It uses fully static circuitry, requiring no clocks or refresh to operate. Directly TTL-compatible inputs and outputs and operation from a single +5 V supply simplify system

designs. Common data I/O pins using three-state outputs are provided. The Am9128 is available in an industry-standard 24-pin DIP package with 0.6-inch pin row spacing. The Am9128 uses the JEDEC standard pinout for byte-wide memories (compatible to 16K EPROMs).

## BLOCK DIAGRAM




## PRODUCT SELECTOR GUIDE

Part Number	Am9128-70	Am9128-90	Am9128-10	Am9128-12	Am9128-15	Am9128-20	
Maximum Access Time (ns)	70	90	100	120	150	200	
Maximum Operating Current (mA)	0 to 70°C	140	N/A	120	N/A	100	140
	-55° to 125°C	N/A	180	N/A	150	150	150
Maximum Standby Current (mA)	0° to 70°C	30	N/A	15	N/A	15	30
	-55° to 125°C	N/A	30	N/A	30	30	30

4

Publication # 02050 Rev. D Amendment /0  
Issue Date: May 1986


## CONNECTION DIAGRAM Top View



Note: Pin 1 is marked for orientation.

## METALLIZATION AND PAD LAYOUT

Address Designators	
External	Internal
A <sub>3</sub>	AX <sub>0</sub>
A <sub>4</sub>	AX <sub>1</sub>
A <sub>5</sub>	AX <sub>2</sub>
A <sub>6</sub>	AX <sub>3</sub>
A <sub>7</sub>	AX <sub>4</sub>
A <sub>8</sub>	AX <sub>5</sub>
A <sub>10</sub>	AX <sub>6</sub>
A <sub>0</sub>	AY <sub>0</sub>
A <sub>1</sub>	AY <sub>1</sub>
A <sub>2</sub>	AY <sub>2</sub>
A <sub>9</sub>	AY <sub>3</sub>






## ORDERING INFORMATION (Cont'd.)

### Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:

- A. Device Number**
- B. Speed Option** (if applicable)
- C. Package Type**
- D. Temperature Range**
- E. Optional Processing**



Valid Combinations	
9128-70	
9128-10	PC, DC, DCB,
9128-15	DE, DEB, LC,
9128-20	LCB

#### Valid Combinations


Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

## ORDERING INFORMATION

### APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. CPL (Controlled Products List) products are processed in accordance with MIL-STD-883C, but are inherently non-compliant because of package, solderability, or surface treatment exceptions to those specifications. The order number (Valid Combination) for APL products is formed by a combination of:

- A. Device Number**
- B. Speed Option** (if applicable)
- C. Device Class**
- D. Package Type**
- E. Lead Finish**



Valid Combinations	
9128-90	/BJA, /BUC
9128-12	
9128-15	
9128-20	

#### Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

## PIN DESCRIPTION

#### **A<sub>0</sub> - A<sub>10</sub> Addresses (Input)**

The 10-bit field presented at the address inputs selects one of the 2048 memory locations to be read from — or written into — via the data lines.

#### **I/O<sub>1</sub> - I/O<sub>8</sub> Data In/Out Port (Input/Output)**

If  $\overline{WE}$  is LOW, the data represented on the I/O lines can be written into the selected memory location. If  $\overline{WE}$  is HIGH, the I/O lines represent the data read from the selected memory location.

#### **$\overline{CE}$ Chip Enable (Input, Active LOW)**

Read and Write cycles can be executed only when  $\overline{CE}$  is LOW.

#### **$\overline{WE}$ Write Enable (Input, Active LOW)**

Data is written into the memory if  $\overline{WE}$  is LOW and read from the memory if  $\overline{WE}$  is HIGH.

#### **$\overline{OE}$ Output Enable (Input, Active LOW)**

Read cycles can be executed only when  $\overline{OE}$  is LOW.

## ABSOLUTE MAXIMUM RATINGS (Note 11)

Storage Temperature .....	-65 to +150°C
Ambient Temperature with Power Applied .....	-55 to +125°C
Supply Voltage .....	-0.5 V to +7.0 V
Signal Voltage with Respect to Ground .....	-3.0 V to +7.0 V
Power Description .....	1.0 W
DC Output Current .....	10 mA

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

## OPERATING RANGES

Commercial (C) Devices	
Temperature .....	0 to +70°C
Supply Voltage .....	+4.5 V to +5.5 V
Military (M) Devices*	
Temperature .....	-55 to +125°C
Supply Voltage .....	+4.5 V to +5.5 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

\*Military product 100% tested at  $T_C = +25^\circ\text{C}$ ,  $+125^\circ\text{C}$ , and  $-55^\circ\text{C}$ .

## DC CHARACTERISTICS over operating range unless otherwise specified (Note 3)\*


Parameter Symbol	Parameter Description	Test Conditions	Am9128-90 Am9128-10		Am9128-15		Am9128-70 Am9128-12 Am9128-20		Units
			Min.	Max.	Min.	Max.	Min.	Max.	
			$I_{OH}$	Output HIGH Current	$V_{OH} = 2.4\text{ V}$	-2		-2	
$I_{OL}$	Output LOW Current	$V_{OL} = 0.4\text{ V}$	4		4		4		
$V_{IH}$	Input HIGH Voltage		2.0	$V_{CC} + 1.0$	2.0	$V_{CC} + 1.0$	2.0	$V_{CC} + 1.0$	Volts
$V_{IL}$	Input LOW Voltage		-0.5	0.8	-0.5	0.8	-0.5	0.8	Volts
$I_{IX}$	Input Load Current	$V_{SS} \leq V_I \leq V_{CC}$		10		10		10	$\mu\text{A}$
$I_{OZ}$	Output Leakage Current	$V_{SS} \leq V_O \leq V_{CC}$ Output Disabled		10		10		10	$\mu\text{A}$
$C_{IN}$	Input Capacitance (Note 12)	Test Frequency = 1.0 MHz, $T_A = 25^\circ\text{C}$ , All pins at 0	$V_{CC} = 5.0\text{ V}$			6		6	pF
$C_{I/O}$	Input/Output Capacitance (Note 12)			7		7		7	
$I_{CC}$	$V_{CC}$ Operating Supply Current	Max. $V_{CC}$ , $\overline{CE} \leq V_{IL}$ Outputs Open	COM'L	120		100		140	mA
			MIL	180		150		150	
$I_{SB}$	Automatic $\overline{CE}$ Power Down Current	Max. $V_{CC}$ , $\overline{CE} \geq V_{IH}$	COM'L	15		15		30	mA
			MIL	30		30		30	
$I_{PO}$	Peak Power On Current (Note 12)	$V_{CC} = \text{GND}$ to $V_{CC}$ Max. $\overline{CE} \geq V_{IH}$ (Note 2)	COM'L	15		15		30	mA
			MIL	30		30		30	

- Notes: 1. The internal write time of the memory is defined by the overlap of  $\overline{CE}$  LOW and  $\overline{WE}$  LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.
2. A pull up resistor to  $V_{CC}$  on the  $\overline{CE}$  input is required during power up to keep the device deselected, otherwise  $I_{PO}$  will exceed values given.
3. Ambient temperature is defined as the case temperature.
4. At any given temperature and voltage condition,  $t_{HZ}$  is less than  $t_{LZ}$ .
5.  $\overline{WE}$  is HIGH for read cycle.
6. Device is continuously selected,  $\overline{CE} = V_{IL}$ .
7. Address valid prior to or coincident with  $\overline{CE}$  transition LOW.
8.  $\overline{CE} = V_{IL}$ .
9.  $C_L = 30\text{ pF}$ .
10. Transition is measured from 1.4 V on the input to 0.9 V and 1.9 V on the output using the load shown under Switching Test Circuit.
11. The products described by this specification include internal circuitry designed to protect input devices from damaging accumulations of static charge. It is suggested, nevertheless, that conventional precautions be observed during storage, handling, and use to avoid exposure to excessive voltages.
12. The parameter is guaranteed by characterization, but is not tested.

\*See the last page of this spec for Group A Subgroup Testing information.


## TYPICAL DC and AC CHARACTERISTICS

**Supply Current Versus Ambient Temperature**




OP000640

**Supply Current Versus Supply Voltage**




OP000650

**Normalized Access Time Versus Supply Voltage**




OP000660

**Normalized Access Time Versus Ambient Temperature**




OP000670

**Access Time Change Versus Output Loading**




OP000680

**Output Source Current Versus Output Voltage**




OP000690

**Output Sink Current Versus Output Voltage**




OP000700

**Typical Power-On Current Versus Power Supply**



OP000710

**Access Time Change Versus Input Voltage**




OP000720

### SWITCHING TEST CONDITIONS

Input Pulse Levels	.4 to 2.4 V
Input Rise and Fall Times	10 ns
Input Timing Reference Levels	1.4 V
Output Timing Reference Levels	1.4 V

### SWITCHING TEST CIRCUIT



### KEY TO SWITCHING WAVEFORMS

WAVEFORM	INPUTS	OUTPUTS
	MUST BE STEADY	WILL BE STEADY
	MAY CHANGE FROM H TO L	WILL BE CHANGING FROM H TO L
	MAY CHANGE FROM L TO H	WILL BE CHANGING FROM L TO H
	DON'T CARE: ANY CHANGE PERMITTED	CHANGING: STATE UNKNOWN
	DONES NOT APPLY	CENTER LINE IS HIGH IMPEDANCE "OFF" STATE

KS000010

### SWITCHING CHARACTERISTICS over operating range unless otherwise specified\* (Cont'd.)

No.	Parameter Symbol	Parameter Description	Am9128-70		Am9128-90		Am9128-10		Units
			Min.	Max.	Min.	Max.	Min.	Max.	
<b>Read Cycle</b>									
1	t <sub>RC</sub>	Read Cycle Time	70		90		100		ns
2	t <sub>ACC</sub>	Address Access Time (Note 9)		70		90		100	ns
3	t <sub>ACS</sub>	Chip Select Access Time (Note 9)		70		90		100	ns
4	t <sub>OE</sub>	Output Enable Time (Note 9)		40		N/A		50	ns
			COM'L						
		MIL		N/A		50		N/A	
5	t <sub>OH</sub>	Output Hold Time from Address Change	5		5		5		ns
6	t <sub>CLZ</sub>	Output in Low-Z from $\overline{CE}$ (Notes 4, 10)	5		5		5		ns
7	t <sub>CHZ</sub>	Output in Hi-Z from $\overline{CE}$ (Notes 4, 10)		35		40		40	ns
8	t <sub>OLZ</sub>	Output in Low-Z from $\overline{OE}$ (Notes 4, 10)	5		5		5		ns
9	t <sub>OHZ</sub>	Output in Hi-Z from $\overline{OE}$ (Notes 4, 10)		30		35		35	ns
10	t <sub>PU</sub>	Chip Selection to Power-Up Time (Note 12)	0		0		0		ns
11	t <sub>PD</sub>	Chip Deselection to Power-Down Time (Note 12)		40		45		50	ns
<b>Write Cycle</b>									
12	t <sub>WC</sub>	Write Cycle Time	70		90		100		ns
13	t <sub>CW</sub>	Chip Selection to End of Write (Note 1)	0 to +70°C	60		N/A		90	ns
			-55 to -125°C	N/A		80		N/A	
14	t <sub>AS</sub>	Address Setup Time	5		10		10		ns
15	t <sub>WP</sub>	Write Pulse Width (Note 1)	40		55		60		ns
16	t <sub>WR</sub>	Write Recovery Time	5		5		5		ns
17	t <sub>DS</sub>	Data Setup Time	30		35		40		ns
18	t <sub>DH</sub>	Data Hold Time	5		5		5		ns
19	t <sub>WLZ</sub>	Output in Low-Z from $\overline{WE}$ (Notes 4, 10)	5		5		5		ns
20	t <sub>WHZ</sub>	Output in Hi-Z from $\overline{WE}$ (Notes 4, 10)		30		35		35	ns
21	t <sub>AW</sub>	Address to End of Write	65		80		80		ns

Notes: See notes following DC Characteristics table.

\*See the last page of this spec for Group A Subgroup Testing information.

## SWITCHING CHARACTERISTICS\*


No.	Parameter Symbol	Parameter Description	Am9128-12		Am9128-15		Am9128-20		Units
			Min.	Max.	Min.	Max.	Min.	Max.	
<b>Read Cycle</b>									
1	t <sub>RC</sub>	Read Cycle Time	120		150		200		ns
2	t <sub>ACC</sub>	Address Access Time (Note 9)		120		150		200	ns
3	t <sub>ACS</sub>	Chip Select Access Time (Note 9)		120		150		200	ns
4	t <sub>OE</sub>	Output Enable Time (Note 9)		N/A		60		70	ns
				MIL		70		70	
5	t <sub>OH</sub>	Output Hold Time from Address Change	5		5		5		ns
6	t <sub>CLZ</sub>	Output in Low-Z from $\overline{CE}$ (Notes 4, 10)	5		5		5		ns
7	t <sub>CHZ</sub>	Output in Hi-Z from $\overline{CE}$ (Notes 4, 10)		50		55		55	ns
8	t <sub>OLZ</sub>	Output in Low-Z from $\overline{OE}$ (Notes 4, 10)	5		5		5		ns
9	t <sub>OHZ</sub>	Output in Hi-Z from $\overline{OE}$ (Notes 4, 10)		45		50		50	ns
10	t <sub>PU</sub>	Chip Selection to Power-Up Time (Note 12)	0		0		0		ns
11	t <sub>PD</sub>	Chip Deselection to Power-Down Time (Note 12)		55		60		60	ns
<b>Write Cycle</b>									
12	t <sub>WC</sub>	Write Cycle Time	120		150		200		ns
13	t <sub>CW</sub>	Chip Selection to End of Write (Note 1)		N/A		120		150	ns
				MIL		105		130	
14	t <sub>AS</sub>	Address Setup Time	10		20		20		ns
15	t <sub>WP</sub>	Write Pulse Width (Note 1)	70		85		100		ns
16	t <sub>WR</sub>	Write Recovery Time	5		5		5		ns
17	t <sub>DS</sub>	Data Setup Time	45		50		60		ns
18	t <sub>DH</sub>	Data Hold Time	5		5		5		ns
19	t <sub>WLZ</sub>	Output in Low-Z from $\overline{WE}$ (Notes 4, 10)	5		5		5		ns
20	t <sub>WHZ</sub>	Output in Hi-Z from $\overline{WE}$ (Notes 4, 10)		50		50		50	ns
21	t <sub>AW</sub>	Address to End of Write	105		120		120		ns

Notes: See notes following DC Characteristics table.

\*See the last page of this spec for Group A Subgroup Testing information.


**SWITCHING WAVEFORMS (Cont'd.)**

**READ CYCLE NO. 1 (Notes 5, 6)**



WF000130

**READ CYCLE 2 (Notes 5, 7, 8)**




WF000140


Notes: See notes following DC Characteristics table.

# SWITCHING WAVEFORMS

## WRITE CYCLE 1



## WRITE CYCLE NO. 2 (Notes 7, 8)





## GROUP A SUBGROUP TESTING

### DC CHARACTERISTICS

Parameter Symbol	Subgroups
I <sub>OH</sub>	1, 2, 3
I <sub>OL</sub>	1, 2, 3
V <sub>IH</sub>	1, 2, 3
V <sub>IL</sub>	1, 2, 3
I <sub>Ix</sub>	1, 2, 3
I <sub>OZ</sub>	1, 2, 3
I <sub>CC</sub>	1, 2, 3
I <sub>SB</sub>	1, 2, 3

### SWITCHING CHARACTERISTICS

No.	Parameter Symbol	Subgroups	No.	Parameter Symbol	Subgroups
1	t <sub>RC</sub>	7, 8, 9, 10, 11	13	t <sub>cw</sub>	7, 8, 9, 10, 11
2	t <sub>ACC</sub>	7, 8, 9, 10, 11	14	t <sub>AS</sub>	7, 8, 9, 10, 11
3	t <sub>ACS</sub>	7, 8, 9, 10, 11	15	t <sub>WP</sub>	7, 8, 9, 10, 11
4	t <sub>OE</sub>	7, 8, 9, 10, 11	16	t <sub>WR</sub>	7, 8, 9, 10, 11
5	t <sub>OH</sub>	7, 8, 9, 10, 11	17	t <sub>DS</sub>	7, 8, 9, 10, 11
6	t <sub>CLZ</sub>	7, 8, 9, 10, 11	18	t <sub>DH</sub>	7, 8, 9, 10, 11
7	t <sub>CHZ</sub>	7, 8, 9, 10, 11	19	t <sub>WLZ</sub>	7, 8, 9, 10, 11
8	t <sub>OLZ</sub>	7, 8, 9, 10, 11	20	t <sub>WHZ</sub>	7, 8, 9, 10, 11
9	t <sub>OHZ</sub>	7, 8, 9, 10, 11	21	t <sub>AW</sub>	7, 8, 9, 10, 11
12	t <sub>WC</sub>	7, 8, 9, 10, 11			

### MILITARY BURN-IN

Military burn-in is in accordance with the current revision of MIL-STD-883, Test Method 1015, Conditions A through E. Test conditions are selected at AMD's option.

# Am9150/Am91L50

1024 x 4 High-Speed Static R/W RAM

Am9150/Am91L50

## DISTINCTIVE CHARACTERISTICS

- 1024 x 4 organization
- High speed - 20 ns Max. access time
- Separate data inputs and-outputs
- Memory reset function
- High density SLIM 24-pin 300-MIL package
- Three-state output buffers
- Single +5 V power supply  $\pm 10\%$
- Low-power version


## GENERAL DESCRIPTION

The Am9150 is a high-performance, static, n-channel, read/write, random-access memory organized as 1024 x 4. It features single 5 V supply operation, TTL-compatible input and output levels, and separate input and output pins for improved system performance and ease of use.

The Am9150 also incorporates a reset feature which will reset the entire contents of the memory to logical LOW in two cycle times by controlling  $\bar{R}$  (RESET) and  $\bar{S}$  ( $\bar{CS}$ ).

The Am9150 has four control signals  $\bar{R}$ ,  $\bar{S}$ ,  $\bar{W}$  and  $\bar{G}$ . The  $\bar{S}$  input controls read, write and reset operations of the device and provides for easy selection of an individual device when the outputs are tied together. The  $\bar{W}$  ( $\bar{WE}$ ) input controls the normal read and write operations, and the  $\bar{G}$  ( $\bar{OE}$ ) controls the state of the outputs.

## BLOCK DIAGRAM



## MODE SELECT TABLE

Inputs				Outputs	Mode
$\bar{S}$	$\bar{W}$	$\bar{G}$	$\bar{R}$		
H	X	X	X	Hi-Z	Not Selected
L	H	X	L	Hi-Z	Reset*
L	L	X	H	Hi-Z	Write
L	H	L	H	Q <sub>0</sub> -Q <sub>3</sub>	Read
L	X	H	H	Hi-Z	Output Disable

H = High  
L = Low  
X = Don't Care



\*See Reset cycle description.

## PRODUCT SELECTOR GUIDE

Part Number	Am9150-20	Am9150-25	Am9150-35	Am9150-45	Am91L50-25	Am91L50-35	Am91L50-45
Maximum Access Time (ns)	20	25	35	45	25	35	45
I <sub>CC</sub> Max. (mA)	0°C to +70°C	180	180	180	130	130	130
	-55°C to +125°C	N/A	180	180	180	N/A	N/A

Publication # 0444 Rev. B Amendment /0  
Issue Date: May 1986

## CONNECTION DIAGRAMS Top View




CD005963

CD005931

Note: Pin 1 is marked for orientation.


### LOGIC SYMBOL (DIP ONLY)



LS001821

Address Designators	
External	Internal
A <sub>0</sub>	AX <sub>0</sub>
A <sub>1</sub>	AX <sub>1</sub>
A <sub>2</sub>	AX <sub>2</sub>
A <sub>3</sub>	AX <sub>3</sub>
A <sub>4</sub>	AX <sub>4</sub>
A <sub>5</sub>	AX <sub>5</sub>
A <sub>6</sub>	AY <sub>0</sub>
A <sub>7</sub>	AY <sub>1</sub>
A <sub>8</sub>	AY <sub>2</sub>
A <sub>9</sub>	AY <sub>3</sub>

### METALLIZATION AND PAD LAYOUT




Die Size: 0.93" x 0.163"

## ORDERING INFORMATION (Cont'd.)

### Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:

- A. Device Number**
- B. Speed Option** (if applicable)
- C. Package Type**
- D. Temperature Range**
- E. Optional Processing**



\*Military or Limited Military temperature range products are "NPL" (Non-Compliant Products List) or Non-MIL-STD-883C Compliant products only.

Valid Combinations	
AM9150-20	DC, DCB, LC, LCB
AM9150-25	
AM9150-35	
AM9150-45	
AM91L50-25	
AM91L50-35	
AM91L50-45	

#### Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.


## ORDERING INFORMATION

### APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. CPL (Controlled Products List) products are processed in accordance with MIL-STD-883C, but are inherently non-compliant because of package, solderability, or surface treatment exceptions to those specifications. The order number (Valid Combination) for APL products is formed by a combination of:

- A. Device Number**
- B. Speed Option** (if applicable)
- C. Device Class**
- D. Package Type**
- E. Lead Finish**

### APL Products



Valid Combinations	
AM9150-25	/BLA
AM9150-35	/BUC
AM9150-45	

#### Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

## PIN DESCRIPTION

### **A<sub>0</sub> - A<sub>9</sub> Address (Inputs)**

The 10 address inputs select one of the 1024 4-bit words in the RAM.

### **$\overline{S}$ Chip Select (Input)**

An active-LOW input which selects the device for operation. When  $\overline{S}$  is HIGH, the device is deselected and the outputs will be in a high-impedance state.

### **$\overline{W}$ Write Enable (Input)**

$\overline{W}$  controls read and write operations. When  $\overline{W}$  is HIGH and  $\overline{G}$  is LOW, data will be present at the data outputs. When  $\overline{W}$  is LOW, data present on the data inputs will be written into the selected memory location. The data outputs will be in a high-impedance state.

### **$\overline{G}$ Output Enable (Input)**

$\overline{G}$  controls the state of the data outputs in conjunction with  $\overline{S}$  and  $\overline{W}$ .

### **D<sub>0</sub> - D<sub>3</sub> Data Input**

Data inputs to the RAM.

### **Q<sub>0</sub> - Q<sub>3</sub> Data Output**

Data outputs from the RAM. The data outputs will be in a high-impedance state when either  $\overline{S}$  or  $\overline{G}$  are HIGH or  $\overline{W}$  is LOW.

### **VCC Power Supply +5 Volts**

### **VSS Ground**

## ABSOLUTE MAXIMUM RATINGS (Note 1)

Storage Temperature .....	-65 to +150°C
Ambient Temperature with Power Applied .....	-55 to +125°C
Supply Voltage with Respect to Ground .....	-0.5 V to +7.0 V
Signal Voltages with Respect to Ground .....	-3.5 V to +7.0 V
Power Dissipation (Package Limitation) .....	1.2 W
DC Output Current .....	20 mA

The products described by this specification include internal circuitry designed to protect input devices from damaging accumulations of static charge. It is suggested nevertheless, that conventional precautions be observed during storage, handling and use in order to avoid exposure to excessive voltages.

## OPERATING RANGES (Note 2)

Commercial (C) Devices	
Temperature (T <sub>A</sub> ) .....	0 to +70°C
Supply Voltage (V <sub>CC</sub> ) .....	+5.0 V ±10%
Military (M) Devices*	
Temperature (T <sub>C</sub> ) .....	-55 to +125°C
Supply Voltage (V <sub>CC</sub> ) .....	+5.0 V ±10%

Operating ranges define those limits between which the functionality of the device is guaranteed.

\*Military product 100% tested at T<sub>C</sub> = +25°C, +125°C, and -55°C.

## DC CHARACTERISTICS over operating range unless otherwise specified\*

Parameter Symbol	Parameter Description	Test Conditions	Am9150		Am91L50		Units
			Min.	Max.	Min.	Max.	
I <sub>OH</sub>	Output HIGH Current	V <sub>OH</sub> = 2.4 V	-4		-4		mA
I <sub>OL</sub>	Output LOW Current	V <sub>OL</sub> = 0.4 V	12		12		mA
V <sub>IH</sub>	Input HIGH Voltage		2.2	6.0	2.2	6.0	V
V <sub>IL</sub>	Input LOW Voltage		-2.5	0.8	-2.5	0.8	V
I <sub>Ix</sub>	Input Load Current	GND ≤ V <sub>I</sub> ≤ V <sub>CC</sub>	-10	10	-10	10	μA
I <sub>OZ</sub>	Output Leakage Current	GND ≤ V <sub>O</sub> ≤ V <sub>CC</sub> Output Disabled	-10	10	-10	10	μA
C <sub>I</sub>	Input Capacitance	Test Frequency = 1.0 MHz T <sub>A</sub> = 25°C, All Pins at 0 V, V <sub>CC</sub> = 5 V (Note 8)		5		5	pF
C <sub>O</sub>	Output Capacitance			7		7	
I <sub>CC</sub>	V <sub>CC</sub> Operating Supply Current	Max V <sub>CC</sub> $\bar{S}$ < V <sub>IL</sub> Output Open	COM'L	180		130	mA
			MIL	180		N/A	
I <sub>OS</sub>	Output Short Circuit Current	GND ≤ V <sub>O</sub> ≤ V <sub>CC</sub> (Notes 7, 8)		±300		±300	mA

- Notes: 1. Absolute Maximum Ratings are intended for user guidelines and are not tested.  
 2. For test and correlation purposes, operating temperature is defined as the "instant-ON" case temperature.  
 3. Test conditions assume signal transition times of 10 ns or less, timing reference levels of 1.5 V, input pulse levels of 0 to 3.0 V and output loading of the specified I<sub>OL</sub>/I<sub>OH</sub> and 30 pF load capacitance. Output timing reference is 1.5 V.  
 4. The internal write time of the memory is defined by the overlap of  $\bar{S}$  LOW and W LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input setup and hold timing is referenced to the rising edge of the signal that terminates the write.  $\bar{R}$  must be HIGH.  
 5. Transition is measured ±500 mV from steady state voltage with specified loading in Figure 1b under Switching Test Circuits.  
 6. W and  $\bar{R}$  are HIGH for read cycle.  
 7. For test purposes, not more than one output at a time should be shorted. Short circuit test duration should not exceed 30 seconds.  
 8. This parameter is not tested, but guaranteed by characterization.

\*See the last page of this spec for Group A Subgroup Testing information.

**SWITCHING CHARACTERISTICS** over operating range unless otherwise specified SWITCHING

CHARACTERISTICS over operating range unless otherwise specified (Note 3)\*


No.	Parameter Symbol		Parameter Description	Am9150-20		Am9150-25 Am91L50-25		Am9150-35 Am91L50-35		Am9150-45 Am91L50-45		Units
	Standard	Alternate		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
<b>READ CYCLE</b>												
1	TAVAV	t <sub>RC</sub>	Read Cycle Time (Note 6)	20		25		35		45		ns
2	TAVQV	t <sub>AA</sub>	Address Access Time		20		25		35		45	ns
3	TSLQV	t <sub>ACS</sub>	Chip Select Access Time		10		15		20		25	ns
4	TGLQV	t <sub>OE</sub>	Output Enable Access Time		10		15		20		25	ns
5	TSLQX	t <sub>CLZ</sub>	Chip Select LOW to Output in Low-Z (Notes 5, 8)	0		0		0		0		ns
6	TSHQZ	t <sub>CHZ</sub>	Chip Select HIGH to Output in Hi-Z (Notes 5, 8)	0	15	0	20	0	25	0	30	ns
7	TGLQX	t <sub>OLZ</sub>	Output Enable LOW to Output in Low-Z (Note 5, 8)	0		0		0		0		ns
8	TGHQZ	t <sub>OHZ</sub>	Output Enable HIGH to Output in Hi-Z (Notes 5, 8)	0	15	0	20	0	25	0	30	ns
9	TAXQX	t <sub>OHA</sub>	Output Hold after Address Change	COM'L.	3		3		3		3	ns
				MIL.	1		1		1		1	
<b>WRITE CYCLE</b>												
10	TAVAV	t <sub>WC</sub>	Write Cycle Time (Note 4)	20		25		35		45		ns
11	TSLWH	t <sub>CW</sub>	Chip Select LOW to Write Enable HIGH	10		15		20		30		ns
12	TAVWH	t <sub>AW</sub>	Address Valid to End of Write	15		20		30		40		ns
13	TAVWL	t <sub>AS</sub>	Address Valid to Beginning of Write	5		5		5		5		ns
14	TWLWH	t <sub>WP</sub>	Write Pulse Width	10		15		20		30		ns
15	TWHAX	t <sub>WR</sub>	Address Hold after End of Write	5		5		5		5		ns
16	TDVWH	t <sub>DW</sub>	Data in Valid to Write Enable HIGH	10		15		20		30		ns
17	TWHDX	t <sub>DH</sub>	Data Hold after End of Write	5		5		5		5		ns
18	TWLQZ	t <sub>WZ</sub>	Write Enable LOW to Output in Hi-Z (Notes 5, 8)	0	15	0	20	0	25	0	30	ns
19	TWHQX	t <sub>OW</sub>	Write Enable HIGH to Output in Low-Z (Notes 5, 8)	0		0		0		0		ns
<b>RESET CYCLE</b>												
20	TAVAV	t <sub>RRC</sub>	Reset Cycle Time	40		50		70		90		ns
21	TAVRL	t <sub>RSA</sub>	Address Valid to Beginning of Reset	0		0		0		0		ns
22	TWHRL	t <sub>RSW</sub>	Write Enable HIGH to Beginning of Reset	0		0		0		0		ns
23	TSLRL	t <sub>RSCS</sub>	Chip Select LOW to Beginning of Reset	0		0		0		0		ns
24	TRLRH	t <sub>RP</sub>	Reset Pulse Width	20		20		30		40		ns
25	TRHSX	t <sub>RHCS</sub>	Chip Select Hold after End of Reset	0		0		0		0		ns
26	TRHWL	t <sub>RHW</sub>	Write Enable Hold after End of Reset	20		30		40		50		ns
27	TRHAX	t <sub>RHA</sub>	Address Hold after End of Reset	20		30		40		50		ns
28	TRLQZ	t <sub>RHZ</sub>	Reset LOW to Output in Hi-Z (Notes 5, 8)	0	15	0	20	0	25	0	35	ns
29	TRHQX	t <sub>RLZ</sub>	Reset HIGH to Output in Low-Z (Notes 5, 8)	0	15	0	20	0	25	0	35	ns

Notes: See notes following DC Characteristics table.

\*See the last page of this spec for Group A Subgroup Testing information.




## SWITCHING WAVEFORMS




WF009890

### READ CYCLE



WF009900

### WRITE CYCLE



WF009910

### RESET CYCLE


## RESET CYCLE

The reset cycle is initiated by  $\bar{R}$  going LOW for a time  $\geq t_{RP}$ , and is terminated by holding  $\bar{R}$  HIGH for a time  $\geq t_{RHA}$ . The addresses to the device must be stable during the RESET cycle time. The entire contents of the RAM will be reset to ZERO regardless of the address chosen during the cycle. The

control  $\bar{S}$  must be  $\leq V_{IL}$  maximum, and  $\bar{W}$  must be  $\geq V_{IH}$  minimum and it is recommended that  $\bar{G}$  be  $\geq V_{IH}$  minimum.

The reset cycle is normally associated with current spikes, both at  $V_{CC}$  and GND as shown in the graph. To attenuate the current spikes, an external bypass capacitor (high frequency, 0.1  $\mu\text{F}$ ) for each Am9150 socket is recommended.

### Typical $I_{CC}$ and $I_{GND}$ During a Reset Cycle



WF009920

## SWITCHING TEST CIRCUITS




Figure 1a.




Figure 1b.

## KEY TO SWITCHING WAVEFORMS

WAVEFORM	INPUTS	OUTPUTS
	MUST BE STEADY	WILL BE STEADY
	MAY CHANGE FROM H TO L	WILL BE CHANGING FROM H TO L
	MAY CHANGE FROM L TO H	WILL BE CHANGING FROM L TO H
	DON'T CARE: ANY CHANGE PERMITTED	CHANGING: STATE UNKNOWN
	DOES NOT APPLY	CENTER LINE IS HIGH IMPEDANCE "OFF" STATE

KS000010

## GROUP A SUBGROUP TESTING

### DC CHARACTERISTICS

Parameter Symbol	Subgroups
I <sub>OH</sub>	1, 2, 3
I <sub>OL</sub>	1, 2, 3
V <sub>IH</sub>	7, 8
V <sub>IL</sub>	7, 8
I <sub>Ix</sub>	1, 2, 3
I <sub>OZ</sub>	1, 2, 3
I <sub>CC</sub>	1, 2, 3

### SWITCHING CHARACTERISTICS

No.	Parameter Symbol	Subgroups	No.	Parameter Symbol	Subgroups
1	TAVAV (t <sub>RC</sub> )	7, 8, 9, 10, 11	16	TDVWH (t <sub>DW</sub> )	7, 8, 9, 10, 11
2	TAVQV (t <sub>AA</sub> )	7, 8, 9, 10, 11	17	TWHDX (t <sub>DH</sub> )	7, 8, 9, 10, 11
3	TSLQV (t <sub>ACS</sub> )	7, 8, 9, 10, 11	20	TAVAV (t <sub>RRC</sub> )	7, 8, 9, 10, 11
4	TGLQV (t <sub>OE</sub> )	7, 8, 9, 10, 11	21	TAVRL (t <sub>RSA</sub> )	7, 8, 9, 10, 11
9	TAXQX (t <sub>OHA</sub> )	7, 8, 9, 10, 11	22	TWHRL (t <sub>RSW</sub> )	7, 8, 9, 10, 11
10	TAVAV (t <sub>WC</sub> )	7, 8, 9, 10, 11	23	TSLRL (t <sub>RSCS</sub> )	7, 8, 9, 10, 11
11	TSLWH (t <sub>CW</sub> )	7, 8, 9, 10, 11	24	TRLRH (t <sub>RP</sub> )	7, 8, 9, 10, 11
12	TAVWH (t <sub>AW</sub> )	7, 8, 9, 10, 11	25	TRHSX (t <sub>RHCS</sub> )	7, 8, 9, 10, 11
13	TAVWL (t <sub>AS</sub> )	7, 8, 9, 10, 11	26	TRHWL (t <sub>RHW</sub> )	7, 8, 9, 10, 11
14	TWLWH (t <sub>WP</sub> )	7, 8, 9, 10, 11	27	TRHAX (t <sub>RHA</sub> )	7, 8, 9, 10, 11
15	TWHAX (t <sub>WR</sub> )	7, 8, 9, 10, 11			

### MILITARY BURN-IN

Military burn-in is in accordance with the current revision of MIL-STD-883, Test Method 1015, Conditions A through E. Test conditions are selected at AMD's option.

4

# Am9151

1024 x 4 Registered Static RAM with SSR™  
— On-Chip Diagnostics Capability

Am9151

## DISTINCTIVE CHARACTERISTICS

- High Speed – 40 ns cycle time (25 ns Max. setup and 15 ns Max. clock-to-output)
- On-chip high-speed parallel register for pipelined systems
- On-chip high-speed "Shadow" register with serial shift mode for Serial Shadow Register (SSR) Diagnostics and for loading writable control stores
- Writable Initialize register for system interrupt or reset
- Synchronous or asynchronous output enable
- 24 mA output drive capability

## GENERAL DESCRIPTION


The Am9151 is a high-performance 1K x 4, n-channel, Registered Static RAM. The on-board registers are used for pipelined microprogrammed systems operation and for performing Serial Shadow Register (SSR) Diagnostics and Writable Control Store (WCS) loading.

The Am9151 contains three high-speed, 4-bit registers. The Pipeline register is a parallel data register in the memory array-to-output path intended for normal registered data operations. The Diagnostics register, also called a Serial Shadow Register (SSR), is used in a systematic way to

control and observe the Pipeline register in order to exercise any desired system function during a diagnostic test mode. WCS loading can be accomplished by serially shifting an instruction word into the Shadow register and then clocking the data in parallel into memory. The Initialize register is used to generate any arbitrary microinstruction for system interrupt or reset.

The Am9151 operates from a single 5-volt supply and is fully TTL-compatible. The device is packaged in a slim 24-pin, 300-mil-wide DIP for the highest possible density.

## BLOCK DIAGRAM




BD006270

## PRODUCT SELECTOR GUIDE

Part Number	Am9151-40	Am9151-50	Am9151-60
Minimum Cycle Time (ns) <sup>1</sup>	40	50	60
I <sub>CC</sub> Max. (mA)	0°C to +70°C	180	180
	-55°C to +125°C	N/A	180


1. Cycle time = Address setup time plus clock to output time, including transition times.

### CONNECTION DIAGRAM Top View



CD009481

### LOGIC SYMBOL




LS002440

# ORDERING INFORMATION

## Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:

- A. Device Number**
- B. Speed Option** (if applicable)
- C. Package Type**
- D. Temperature Range**
- E. Optional Processing**



\*Military or Limited Military temperature range products are "NPL" (Non-Compliant Products List) or Non-MIL-STD-883C Compliant products only.

Valid Combinations	
AM9151-40	DC, DCB
AM9151-50	DC, DCB,
AM9151-60	DMB

### Valid Combinations


Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

## ORDERING INFORMATION

### APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. CPL (Controlled Products List) products are processed in accordance with MIL-STD-883C, but are inherently non-compliant because of package, solderability, or surface treatment exceptions to those specifications. The order number (Valid Combination) for APL products is formed by a combination of:

- A. Device Number**
- B. Speed Option** (if applicable)
- C. Device Class**
- D. Package Type**
- E. Lead Finish**



Valid Combinations	
AM9151-50	/BLA
AM9151-60	

#### Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

## PIN DESCRIPTION

### A<sub>0</sub> - A<sub>9</sub> Address (Inputs)

The 10-bit field presented at the address inputs selects one of the 1024 memory locations to be read from or written into.

### M Mode (Input)

Control input for the pipeline register, multiplexer, shadow register, shadow register multiplexer, and initialize register.

### DK Diagnostic Clock (Input)

The diagnostic clock is used to load or shift data into the shadow register. Also used to load data into the initialize register and the memory array. Transfer occurs on the LOW-to-HIGH transition of DK.

### SD Serial Data Input (Input)

The input to the least significant bit of the shadow register when operating in the shift mode. SD is also a control input when it is not in the shift mode.

### PK Pipeline Clock (Input)

The pipeline clock is used to load data into the pipeline register from the initialize register, shadow register, or the memory array.

### SQ Serial Data Output (Output)

The output from the most significant bit of the shadow register. When mode is LOW SD feeds through to SQ.

### DQ<sub>1</sub> - DQ<sub>4</sub> Data I/O Port (Input/Output)

Parallel data output from the pipeline register or parallel data input to the shadow register.

### $\overline{IS}$ Synchronous Initialize (Input)

Control input for the initialize register. Used to load the pipeline register from the initialize register or load the initialize register from the shadow register. The initialize function can be used to generate any arbitrary microinstruction for system interrupt or reset.

### $\overline{GS}$ Synchronous Output Enable (Input)

Controls the state of the DQ outputs in conjunction with PK.

### $\overline{G}$ Asynchronous Output Enable (Input)

Controls the state of the DQ outputs independent of clock.

## FUNCTIONAL DESCRIPTION

See the following function tables (Tables 1 and 2) for PK and DK operations.

**TABLE 1. FUNCTION TABLE for PK OPERATIONS**

PK transitions LOW-to-HIGH. DK stable at least 65 ns before PK transition, SD = Don't Care.

PK	Inputs				Outputs DQ <sub>1</sub> - DQ <sub>4</sub>	Operation
	$\overline{IS}$	M	$\overline{GS}$	$\overline{G}$		
↑	L	L	L H X	L X H	PR <sub>1</sub> - PR <sub>4</sub> Hi-Z Hi-Z	IREG → PREG
↑	H	L	L H X	L X H	PR <sub>1</sub> - PR <sub>4</sub> Hi-Z Hi-Z	MEM → PREG
↑	X	H	L H X	L X H	PR <sub>1</sub> - PR <sub>4</sub> Hi-Z Hi-Z	DREG → PREG

**TABLE 2. FUNCTION TABLE for DK OPERATIONS**

DK transitions LOW-to-HIGH, PK stable at least 65 ns before DK transition,  $\overline{G}$  controls output impedance, otherwise Don't Care.

DK	Inputs					Outputs DQ <sub>1</sub> - DQ <sub>4</sub>	Operation
	$\overline{IS}$	M	SD	$\overline{GS}^*$	$\overline{G}$		
↑	L	H	H	L H X	L X H	PR <sub>1</sub> - PR <sub>4</sub> Hi-Z Hi-Z	DREG → IREG
↑	X	L	X	L H X	L X H	PR <sub>1</sub> - PR <sub>4</sub> Hi-Z Hi-Z	SHIFT DREG SD = DR <sub>1</sub> , DR <sub>4</sub> = SQ
↑	X	H	L	L H X	L X H	PR <sub>1</sub> - PR <sub>4</sub> Hi-Z Hi-Z	PDREG → DREG
							DQ → DREG DQ <sub>1</sub> = DR <sub>1</sub> , DQ <sub>4</sub> = DR <sub>4</sub>
↑	H	H	H	L H X	L X H	PR <sub>1</sub> = PR <sub>4</sub> Hi-Z Hi-Z	DREG → MEM

\*Set in a previous cycle by PK.

Note: If DK and PK transitions are within 65 ns of each other, the device will assume an unknown state.



## APPLICATIONS

### Applying Serial Shadow Register (SSR) Diagnostics In Sequential Logic Systems

#### Diagnostics

A diagnostics capability provides the necessary functionality as well as a systematic method for detecting and pin-pointing hardware related failures in a system. This capability must be able to both *observe* intermediate test points and *control* intermediate signals — address, data, control, and status — to exercise all portions of the system under test. These two capabilities, observability and controllability, provide the ability to establish a desired set of input conditions and state register values, sample the necessary outputs, and determine whether the system is functioning correctly.

#### Testing Combinational and Sequential Networks

The problem of testing a combinational logic network is well understood. Sets of input signals (test vectors) are applied to the network and the network outputs are compared to the set of computed outputs (result vectors). In some cases sets of test vectors and result vectors can be generated in a computer-aided environment, minimizing engineering effort. Additionally, fault coverage analysis can be automated to provide a measure of how efficient a set of test vectors is at pin-pointing hardware failures. For example, a popular measure of fault coverage computes the percentage of stuck-at-ones (nodes with outputs always HIGH) and stuck-at-zeros (nodes with outputs always LOW) a given set of test vectors will discover.

A sequential network (Figure 1) is much more difficult to test systematically. The outputs of a sequential network depend not only on the present inputs but also on the internal state of the network. Initializing the internal state register to the value necessary to test a given set of inputs is difficult at best, and not easily automated. Additionally, observing the internal state of a sequential network can be very difficult and time consuming if the state information is not directly available. For example, consider the problem of determining the value of an

internal 16-bit counter if only a carry-out signal is available. The counter must be clocked until it reaches the carry-out state and the starting value computed. Up to 65,535 clock cycles may be necessary! An easier method must exist. Serial Shadow Register diagnostics provides this method.


#### Serial Shadow Register Diagnostics

Serial Shadow Register diagnostics provides sufficient observability and controllability to turn any sequential network into a combinational network. This is accomplished by providing the means to both initialize (control) and sample (observe) the state elements of a sequential network. Figure 2 shows the method by which Serial Shadow Register diagnostics accomplishes these two functions.

Serial Shadow Register diagnostics utilizes an extra multiplexer on the input of each state register and a duplicate or shadow of each state flip/flop in an additional register. The shadow register can be loaded serially via the serial data input (thus the name Serial Shadow Register diagnostics) for controllability. Once the desired state information is loaded into the serial register it can be transferred into the internal state register by selecting the multiplexer and clocking the state register with PCLK. This allows any internal state to be set to a desired state in a simple, quick, and systematic manner.


Internal state information can be sampled by loading the serial register from the state register outputs. This state information can then be shifted out via the serial data output to provide observability. Notice that the serial data inputs and outputs can be cascaded to make long chains of state information available on a minimum number of connections.

In effect, Serial Shadow Register diagnostics breaks the normal feedback path of the sequential network and establishes a logical path with which inputs can be defined and outputs sampled. This means that those techniques which have been developed to test combinational networks can be applied to any sequential network in which Serial Shadow Register diagnostics is utilized.



AF004240

Figure 1. Sequential Network



AF004250


Figure 2. Combinational Network

When normal pipeline registers are replaced by SSR diagnostics pipeline registers, system debug and diagnostics are easily implemented. State information which was inaccessible is now both observable and controllable. Figure 3 shows a typical computer system using Am29818's and Am9151's.

Serial paths have been added to all the important state registers (macroinstruction, data, status, address, and microinstruction registers). This extra path will make it easier to diagnose system failures by breaking the feed-back paths and turning sequential state machines into combinatorial logic blocks. For example, the status outputs of the ALU may be checked by loading the microinstruction register with the

necessary microinstruction. The desired ALU function is then executed and the status outputs captured in the status register. The status bits can then be serially shifted out and checked for validity.

A single diagnostic loop was shown in Figure 3 for simplicity, but several loops can be employed in more complicated systems to reduce scan time. Additionally, the Am29818's can be used to sample intermediate test points not associated with normal state information. These additional test points can further ease diagnostics, testability and debug. The Am9151's SSR format and functionality are identical to the Am29818.



BD006280

Figure 3. Typical System Configuration

**ABSOLUTE MAXIMUM RATINGS** (Note 1)

Storage Temperature .....	-65 to +150°C
Ambient Temperature with Power Applied .....	-55 to +125°C
V <sub>CC</sub> with Respect to GND .....	-0.5 to +7.0 V
All Signal Voltages with Respect to GND .....	-3.5 to +7.0 V
Power Dissipation (Package Limitation) .....	1.2 W
DC Output Current .....	20 mA

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

**OPERATING RANGES** (Note 2)

Commercial (C) Devices Temperature .....	0 to +70°C
Supply Voltage .....	+4.5 to +5.5 V
Military (M) Devices* Temperature .....	55 to +125°C
Supply Voltage .....	+4.5 to +5.5 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

\*Military product 100% tested at T<sub>C</sub> = +25°C, +125°C, and -55°C.

**DC CHARACTERISTICS** over operating range unless otherwise specified\*


Parameter Symbol	Parameter Description	Test Conditions	Min.	Max.	Units
I <sub>OH</sub> (DQ)	Parallel Output HIGH Current	V <sub>OH</sub> = 2.4 V	-2		mA
I <sub>OL</sub> (DQ)	Parallel Output LOW Current	V <sub>OL</sub> = 0.4 V	T <sub>A</sub> = +70°C	24	mA
			T <sub>A</sub> = +125°C	18	
I <sub>OH</sub> (SQ)	Serial Output HIGH Current	V <sub>OH</sub> = 2.4 V	-0.5		mA
I <sub>OL</sub> (SQ)	Serial Output LOW Current	V <sub>OL</sub> = 0.5 V	4		mA
V <sub>IH</sub>	Input HIGH Voltage		2.2	6.0	Volts
V <sub>IL</sub>	Input LOW Voltage	(Note 6)	-0.5	0.8	Volts
I <sub>I</sub>	Input Load Current	GND ≤ V <sub>I</sub> ≤ V <sub>CC</sub>	-10	10	μA
I <sub>OZ</sub>	Output Leakage Current	GND ≤ V <sub>O</sub> ≤ V <sub>CC</sub>	-50	50	μA
C <sub>I</sub>	Input Capacitance	Test Frequency = 1.0 MHz T <sub>A</sub> = 25°C, All Pins at 0 V, V <sub>CC</sub> = 5 V (Note 8)		5	pF
C <sub>I/O</sub>	Parallel Input/Output Capacitance			7	pF
C <sub>O</sub>	Serial Output Capacitance			7	pF
I <sub>CC</sub>	V <sub>CC</sub> Operating Supply Current			180	mA
I <sub>OS</sub> (DQ)	Parallel Output Short Circuit Current	V <sub>O</sub> = 0 V (Notes 7, 8)		-225	mA
I <sub>OS</sub> (SQ)	Serial Output Short Circuit Current	V <sub>O</sub> = 0 V (Notes 7, 8)		-85	mA

- Notes: 1. Absolute Maximum Ratings are intended for user guidelines and are not tested.  
2. For test and correlation purposes, operating temperature is defined as the "instant-ON" case temperature.  
3. Test conditions assume signal transition time of 10 ns or less, timing reference levels of 1.5 V, input pulse levels of 0 to 3.0 V and output loading of the specified I<sub>OL</sub>/I<sub>OH</sub> and 50 pF load capacitance for DQ<sub>1</sub> - DQ<sub>4</sub> and 15 pF for SQ output; output timing reference is 1.5 V.  
4. TGHQZ and TPKHQZ are measured to the V<sub>OH</sub> -0.5 V and V<sub>OL</sub> +0.5 V output levels using the load in C. under Switching Test Circuits.  
5. All device test loads should be located within 2" of device outputs.  
6. V<sub>IL</sub> voltages of less than -0.5 V on DQ<sub>1</sub> - DQ<sub>4</sub> pins will cause the output current to exceed the maximum rating and thus should not exceed 30 seconds in duration.  
7. For test purposes, not more than one output at a time should be shorted. Short circuit test duration should not exceed 30 seconds.  
8. This parameter is not tested, but guaranteed by characterization.

\*See the last page of this spec for Group A Subgroup Testing information.


4

## SWITCHING TEST CIRCUITS




TC003521

**A. Output Load for DQ<sub>1</sub> - DQ<sub>4</sub>**



TC003531

**B. Output Load for SQ**



TC003541

**C. Output Load for TGHDQZ and TPKHDQZ (Note 4)**

### SWITCHING CHARACTERISTICS over operating range unless otherwise specified\* (Cont'd.)

No.	Parameter Symbol	Parameter Description	Am9151-40		Am9151-50		Am9151-60		Units
			Min.	Max.	Min.	Max.	Min.	Max.	
<b>PK-Controlled Operations</b>									
1	TAVPKH	Address to PK HIGH Setup Time	25		30		35		ns
2	TPKHAX	Address from PK HIGH Hold Time	0		0		0		ns
3	TPKHDQV1	Delay from PK HIGH to Output Valid, if Outputs Were Not Hi-Z Initially		12		15		20	ns
4	TPKHDQV2	Delay from PK HIGH to Output Valid, if Outputs Were Hi-Z Initially		15		20		25	ns
5	TPKHPKL TPKLPKH	PK Pulse Width (LOW or HIGH)	15		20		25		ns
6	TGLDQV	Asynchronous Output Enable LOW to Output Valid		15		20		25	ns
7	TGHDQZ	Asynchronous Output Enable HIGH to Output Hi-Z (Note 4)		15		20		25	ns
8	TGSVPKH	$\overline{G}_S$ to PK HIGH Setup Time	15		15		20		ns
9	TPKHGSX	$\overline{G}_S$ from PK HIGH Hold Time	0		0		0		ns
10	TPKHDQZ	Delay from PK HIGH to Output in Hi-Z (Note 4)		15		20		25	ns
11	TMVPKH	Mode to PK HIGH Setup Time	35		35		40		ns
12	TPKHMx	Mode from PK HIGH Hold Time	5		5		5		ns
13	TIVPKH	Synchronous $\overline{I}$ to PK HIGH Setup Time	20		25		30		ns
14	TPKHIX	Synchronous $\overline{I}$ from PK HIGH Hold Time	5		5		5		ns
15	TDKSPKH	DK Stable to PK HIGH Setup Time	65		65		65		ns
16	TPKHDKX	DK from PK HIGH Hold Time	65		65		65		ns
		Address Input Rise and Fall Times		1		1		1	ns


**SWITCHING CHARACTERISTICS** over operating range unless otherwise specified\*

No.	Parameter Symbol	Parameter Description	Am9151-40		Am9151-50		Am9151-60		Units
			Min.	Max.	Min.	Max.	Min.	Max.	
<b>DK-Controlled Operations</b>									
17	TPKSDKH	PK Stable to DK HIGH Setup Time	65		65		65		ns
18	TDKHPKX	PK from DK HIGH Hold Time	65		65		65		ns
19	TSDVDKH	Serial Data in to DK HIGH Setup Time	20		25		30		ns
20	TDKHSDX	Serial Data in from DK HIGH Hold Time	5		5		5		ns
21	TMVDKH	Mode to DK HIGH Setup Time	35		35		40		ns
22	TDKHMx	Mode from DK HIGH Hold Time	5		5		5		ns
23	TDQVDKH	Data in to DK HIGH Setup Time	20		25		30		ns
24	TDKHDQX	Data in from DK HIGH Hold Time	5		5		5		ns
25	TIVDKH	I <sub>S</sub> to DK HIGH Setup Time	20		25		30		ns
26	TDKHIX	I <sub>S</sub> from DK HIGH Hold Time	5		5		5		ns
27	TDKHSQV	Delay from DK HIGH to Serial Data Out Valid (Shifting)		35		35		40	ns
28	TDKHDKL TDKLDKH	DK Pulse Width (LOW or HIGH)	25		30		35		ns
29	TAVDKH	Address Valid to DK HIGH Setup Time for Memory Write	0		0		0		ns
30	TDKHAX	Address Hold from DK HIGH (Write)	40		50		60		ns
<b>Non DK- or PK-Controlled Operations (DK = Stable, PK = Stable)</b>									
31	TSDVSQV	Delay from Serial Data in Valid to Serial Data Out Valid (Mode HIGH)		25		30		35	ns
32	TMHSQV	Delay from Mode HIGH to Serial Data Out Valid		35		40		45	ns
33	TSDVMH	Serial Data in Valid to Mode HIGH Setup Time	0		0		0		ns
34	TMLSQV	Delay from Mode LOW to Serial Data Valid (SQ = DR4)		35		40		45	ns


\*See the last page of this spec for Group A Subgroup Testing information.

# SWITCHING WAVEFORMS (Cont'd.)

TIMING SET 1 NOTE ( $\overline{CS}$  LOW - IF  $OK$  HELD STABLE  $PK$  CAN HAVE MINIMUM CYCLE TIME)



TIMING SET 2 ( $\overline{CS}$  LOW)




WF021312

PK-Related

# SWITCHING WAVEFORMS


TIMING SET 3




WF021321

## DK-Related

TIMING SET 4



TIMING SET 5



WF021330

## Non DK- or PK-Related

## GROUP A SUBGROUP TESTING

### DC CHARACTERISTICS

Parameter Symbol	Subgroups
I <sub>OH</sub> (DQ)	1, 2, 3
I <sub>OL</sub> (DQ)	1, 2, 3
I <sub>OH</sub> (SQ)	1, 2, 3
I <sub>OL</sub> (SQ)	1, 2, 3
V <sub>IH</sub>	7, 8
V <sub>IL</sub>	7, 8
I <sub>Ix</sub>	1, 2, 3
I <sub>OZ</sub>	1, 2, 3
I <sub>CC</sub>	1, 2, 3

### SWITCHING CHARACTERISTICS

No.	Parameter Symbol	Subgroups	No.	Parameter Symbol	Subgroups
1	TAVPKH	7, 8, 9, 10, 11	19	TSDVDKH	7, 8, 9, 10, 11
2	TPKHAX	7, 8, 9, 10, 11	20	TDKHSDX	7, 8, 9, 10, 11
3	TPKHDQV1	7, 8, 9, 10, 11	21	TMVDKH	7, 8, 9, 10, 11
4	TPKHDQV2	7, 8, 9, 10, 11	22	TDKHMx	7, 8, 9, 10, 11
5	TPKHPKL TPKHPKH	7, 8, 9, 10, 11	23	TDQVDKH	7, 8, 9, 10, 11
6	TGLDQV	7, 8, 9, 10, 11	24	TDKHDQX	7, 8, 9, 10, 11
8	TGSVPKH	7, 8, 9, 10, 11	25	TIVDKH	7, 8, 9, 10, 11
9	TPKHGSX	7, 8, 9, 10, 11	26	TDKHIX	7, 8, 9, 10, 11
11	TMVPKH	7, 8, 9, 10, 11	27	TDKHSQV	7, 8, 9, 10, 11
12	TPKHMx	7, 8, 9, 10, 11	28	TDKHDKL TDKLDKH	7, 8, 9, 10, 11
13	TIVPKH	7, 8, 9, 10, 11	29	TAVDKH	7, 8, 9, 10, 11
14	TPKHIX	7, 8, 9, 10, 11	30	TDKHAX	7, 8, 9, 10, 11
15	TDKSPKH	7, 8, 9, 10, 11	31	TSDVSQV	7, 8, 9, 10, 11
16	TPKHDKX	7, 8, 9, 10, 11	32	TMHSQV	7, 8, 9, 10, 11
17	TPKSDKH	7, 8, 9, 10, 11	33	TSDVMH	7, 8, 9, 10, 11
18	TDKHPKX	7, 8, 9, 10, 11	34	TMLSQV	7, 8, 9, 10, 11

### MILITARY BURN-IN

Military burn-in is in accordance with the current revision of MIL-STD-883, Test Method 1015, Conditions A through E. Test conditions are selected at AMD's option.



# Am99C10

256 x 48 Content Addressable Memory (CAM)

## ADVANCE INFORMATION

### DISTINCTIVE CHARACTERISTICS

- Fast-compare time—50 ns data to match output
- Maskable-bits and maskable-words
- Word-parallel search
- Multiple-match capabilities
- On-chip address decoder
- Time-multiplexed data input
- TTL-compatible inputs and outputs
- Low power dissipation via CMOS

### GENERAL DESCRIPTION


The Am99C10 is a high-speed Content Addressable Memory (CAM) with a capacity of 256 words of 48 bits each. The 256 x 48 organization is ideal in Ethernet network applications where it can function as an address filter and perform the network address look-up function in bridges. It can also find use in database machines, temporary storage, decoding, and scratch pad memory applications. Unlike standard memories that associate data with an address, the CAM associates an address with data. The data (comparand) is presented to the CAM which performs simultaneous compare operations on all data (256 words). When the comparand and a word in the CAM are matched, the on-chip

priority encoder generates a match word address identifying the location of the data in the CAM. If multiple matches occur, the encoder generates the lowest matched address.

The Am99C10 features a 16-bit bidirectional data bus and three control signals:  $\bar{W}$ ,  $\bar{G}$  and  $\bar{E}$ .  $\bar{W}$  controls the writing of the internal registers, latches, and the CAM.  $\bar{G}$  controls the reading of the output data and status, while  $\bar{E}$  controls the selection/deselection of the device.

The Am99C10 CAM is manufactured with state-of-the-art CMOS processing techniques. It is assembled in a 24-pin, 400-mil wide DIP.

### BLOCK DIAGRAM




BD006451

Am99C10

4

## CONNECTION DIAGRAM Top View



Note: Pin 1 is marked for orientation.

### PIN DESCRIPTION

**D/C Data/Command Mode Selection (Input, TTL, Active HIGH)**

A LOW on this input selects the command mode. A HIGH on this input selects the data mode.

**W Write Enable (Input, TTL, Active LOW)**

This pin controls the writing of the internal registers and latches. New data may be written into a register by forcing the appropriate state of  $\overline{D/C}$ ,  $\overline{E}$  and  $\overline{W}$ .

**$\overline{G}$  Output Enable (Input, TTL, Active LOW)**

This pin controls the reading of the output data and status register. The status register can be accessed by forcing the appropriate state of  $\overline{D/C}$  and pulling  $\overline{G}$  LOW.  $D_0 - D_{15}$  is in the high-impedance state when  $\overline{G}$  is pulled HIGH.

**E Chip Enable (Input, TTL, Active LOW)**

A LOW on this input enables chip operations as specified by the state of  $\overline{D/C}$ ,  $\overline{W}$ ,  $\overline{G}$  and the command word.

**$D_0 - D_{15}$  Data Bus (Bidirectional, Three-State)**

The 16-bit bidirectional data bus performs data transfers. The data bus is in a high-impedance state when  $\overline{G}$  is HIGH and/or  $\overline{E}$  is HIGH.

**FULL Address Full (Output, TTL, Active LOW)**

A LOW on this output indicates that all the words in the 256 address locations in CAM are used. A HIGH on this output indicates that certain locations are still available for storage or that the FULL output is disabled. The FULL output is in the logic HIGH state when  $\overline{E}$  is HIGH.

**MTCH Match (Output, TTL, Active LOW)**

A LOW on this output indicates that the data present in the comparand register and word(s) already stored in the CAM are matched. A HIGH on this output indicates that a mismatch has taken place or the match output is disabled. The match output is in the logic HIGH state when  $\overline{E}$  is HIGH.

**VCC Power Supply (Input) +5 V**

**VSS Power Supply (Input) Ground**

### FUNCTIONAL DESCRIPTION

The following functional description briefly describes the Am99C10 Block Diagram as well as the architecture of the device.

Organized 256 x 48, the Am99C10 has an internal 16-bit bidirectional data bus, while the internal data bus is organized 48 bits wide. The demultiplexer and Comparand Register assemble 48-bit wide data from the external 16-bit data. The Segment Counter controls the multiplexer/demultiplexer operations. The Comparand Register is organized as three 16-bit registers. The source of data to the Comparand Register is selected from the CAM, Mask Register, or I/O. The Segment Counter output is used to select a 16-bit field in the 48-bit bus. The Mask Register is 48 bits wide and is loaded from the Comparand Register by issuing a "move" command. The

command latch holds a 16-bit command word, providing global control of the Am99C10.

The state information memory indicates the state of the 48-bit word in the CAM and is organized 256 words by 2 bits. Each 48-bit word has a skip-bit and an empty-bit associated with it. The skip-bit enables/disables a word in the CAM in situations where there are multiple matches. The priority encoder generates the lowest match address when multiple matches occur. The skip-bit gives the user the ability to detect other matched addresses. The match address is accessed by reading the status register. The empty-bit indicates available or empty addresses in the CAM into which data can be written. If multiple empty addresses exist, the priority encoder generates the lowest empty address. The empty address is accessed by reading the status register.

# Am99C164/Am99C165

16,384 x 4 STATIC R/W RANDOM-ACCESS MEMORY

## ADVANCE INFORMATION

### DISTINCTIVE CHARACTERISTICS

- Fast access time – Am99C164 – 35/45/55/70 ns maximum  
Am99C165 – 35/45/55/70 ns maximum
- 16K x 4 organization
- Output Enable ( $\bar{G}$ ) control to alleviate bus contention conditions (Am99C165)
- Single 5 V  $\pm 10\%$  power supply operation
- Fully static storage and interface circuitry
- Automatic power down when deselected
- Low power dissipation
  - 330 mW average operating power
  - 85 mW maximum standby power for TTL interface levels
- 2 V data retention capability
- 22-pin 0.300-inch DIP (Am99C164)
- 24-pin 0.300-inch DIP (Am99C165)

### GENERAL DESCRIPTION

The Am99C164 and Am99C165 are high-performance 16,384 x 4 bit static read/write random-access memory manufactured with state-of-the-art CMOS processing techniques.

The Am99C164 device features common input/output pins and two control signals ( $\bar{E}$ ) and ( $\bar{W}$ ). While  $\bar{E}$  controls read, write and selection/deselection of the device,  $\bar{W}$  controls the write operation and output buffers only.

The Am99C165 device features three control signals ( $\bar{E}$ ), ( $\bar{W}$ ) and ( $\bar{G}$ ) to facilitate not only memory expansion but also alleviate any bus contention conditions which might limit high performance read/write operation. While  $\bar{W}$  activates only the input buffers during a write cycle,  $\bar{G}$

activates only the output buffers during a read cycle.  $\bar{E}$  controls the selection/deselection of the entire device irrespective of read or write and powers down the device when  $\bar{E}$  is inactive. All input/output interface levels are fully TTL compatible for both the Am99C164 and Am99C165.

The Am99C164 and Am99C165 require a single 5 V power supply while operating but can hold the data when power supply level is maintained at a voltage as low as 2 V.

The Am99C164 is available in a 22-pin 0.300 inch wide dual in-line ceramic or plastic package.

The Am99C165 is available in a 24-pin 0.300 inch wide dual in-line ceramic or plastic package.


### PRODUCT SELECTOR GUIDE

Part Number	99C164-35	99C164-45	99C164-55	99C164-70
	99C165-35	99C165-45	99C165-55	99C165-70
Maximum Access Time (ns)	35	45	55	70
I <sub>CC</sub> Max (mA)	0 to +70°C	110	90	90
I <sub>CC</sub> Max (mA)	-55 to +125°C	NA	110	110


Am99C164/Am99C165

4

## CONNECTION DIAGRAMS Top View




CD009000



CD009010


## BLOCK DIAGRAMS

**Am99C164**



BD005700

**Am99C165**



BD005710

# Am99C19

1024 x 9 First-In/First-Out (FIFO)

## ADVANCE INFORMATION

### DISTINCTIVE CHARACTERISTICS

- First-In/First-Out dual-port memory
- 1024 x 9 organization
- Fast cycle time
  - 45 ns typical
- Fast throughput time > 20 MHz
- Expandable by both word depth and/or bit width
- Empty, half-full, and full warning flags
- Asynchronous and simultaneous read and write
- Auto re-transmit capabilities
- Low-power dissipation
  - 440 mW (0 to +70°C)
  - 550 mW (-55 to +125°C)
- Single 5-volt  $\pm 10\%$  power-supply operation
- 28-pin (0.600-inch) DIP

### GENERAL DESCRIPTION


The Am99C19 is a dual-port FIFO memory that offers parallel loading capability. Full and empty flags are provided to prevent overflow or underflow of data. Expansion logic is incorporated into the device for easy expansion in both word size and depth.

The read and write cycles are internally sequential through the use of ring pointers without address information present to load and unload data. Write and Read signals are used to toggle data in and out of the device. The Am99C19 has a typical read/write cycle time of 45 ns (> 20 MHz).

The AM99C19 FIFO offers a 9-bit wide data array for control and parity bits at the user's choice. This feature is ideally suited for data communications where a parity bit for transmission/reception error checking is necessary. The Am99C19 device offers the user a choice to re-transmit from the beginning of data by incorporating a "re-transmit" capability.

The Am99C19 is available in a 28-pin (0.600-inch) dual-inline package.


### BLOCK DIAGRAM



BD006120

Publication # 08010 Rev. A Amendment /0  
Issue Date: May 1986

**CONNECTION DIAGRAM**  
**Top View**



CD009410

Note: Pin 1 is marked for orientation.

# Am99C328

32,768 x 8 Static R/W Random-Access Memory

## ADVANCE INFORMATION

### DISTINCTIVE CHARACTERISTICS

- Fast access time — 45/55/70/100 ns Maximum
- 32K x 8 organization
- Output Enable  $\overline{G}$  ( $\overline{OE}$ ) control to alleviate bus contention
- Single 5 V  $\pm 10\%$  power supply operation
- Fully static storage and interface circuitry
- Automatic Power-Down when deselected
- Low power dissipation
  - 400 mW typical operating power
  - 125 mW maximum standby power for TTL interface levels
- 2 V data retention capability
- 28-pin, 0.6-inch DIP

### GENERAL DESCRIPTION

The Am99C328 is a high-performance, 32,768 x 8-Bit Static Read/Write Random-Access Memory manufactured with state-of-the-art CMOS processing techniques.


The Am99C328 features three control signals,  $\overline{E}$  ( $\overline{CE}$ ),  $\overline{W}$  ( $\overline{WE}$ ), and  $\overline{G}$  ( $\overline{OE}$ ), to facilitate not only memory expansion, but also alleviate any bus contention conditions which might limit high-performance Read/Write operation. While  $\overline{W}$  ( $\overline{WE}$ ) activates only the input buffers during a write cycle,  $\overline{G}$  ( $\overline{OE}$ ) activates only the output buffers during a read cycle.

$\overline{E}$  ( $\overline{CE}$ ) controls the selection/deselection of the entire device irrespective of read or write and powers down the device when  $\overline{E}$  ( $\overline{CE}$ ) is inactive. All input/output interface levels are fully TTL compatible for the Am99C328.

The Am99C328 requires a single 5 V power supply while operating, but will hold the data when the power-supply level is maintained at voltages as low as 2 V.

The Am99C328 is available in a 28-pin, 0.6-inch wide, dual-in-line, side/brazed package.

### BLOCK DIAGRAM




BD006531

### PRODUCT SELECTOR GUIDE

Part Number	Am99C328-45	Am99C328-55	Am99C328-70	Am99C328-10
Access Time Max. (ns)	45	55	70	100
I <sub>CC</sub> Max. (mA) 0 to +70°C	120	120	120	120
I <sub>CC</sub> Max. (mA) -55 to +125°C	NA	140	140	140

Publication # 08137  
 Rev. A  
 Amendment 70  
 Issue Date: May 1986

## CONNECTION DIAGRAM Top View



CD009700

## ADDRESS DESIGNATORS

External	Internal	Pin Number
A <sub>14</sub>	AY <sub>5</sub>	1
A <sub>12</sub>	AX <sub>6</sub>	2
A <sub>7</sub>	AX <sub>5</sub>	3
A <sub>6</sub>	AX <sub>4</sub>	4
A <sub>5</sub>	AX <sub>3</sub>	5
A <sub>4</sub>	AX <sub>2</sub>	6
A <sub>3</sub>	AY <sub>4</sub>	7
A <sub>2</sub>	AY <sub>3</sub>	8
A <sub>1</sub>	AY <sub>2</sub>	9
A <sub>0</sub>	AY <sub>1</sub>	10
A <sub>10</sub>	AY <sub>0</sub>	21
A <sub>11</sub>	AX <sub>1</sub>	23
A <sub>9</sub>	AX <sub>0</sub>	24
A <sub>8</sub>	AX <sub>8</sub>	25
A <sub>13</sub>	AX <sub>7</sub>	26



# Am99C416

4096 x 16 Static Read/Write Random-Access Memory

## ADVANCE INFORMATION

### DISTINCTIVE CHARACTERISTICS

- High Speed
  - Access time as fast as 45 ns
- Low-power consumption
  - 605 mW Maximum (Active)
  - 140 mW Maximum (Standby)
- Output Enable ( $\bar{G}$ ) control to minimize bus contention
- 2-V data retention for battery back-up operation
- Single 5-V  $\pm 10\%$  power supply operation
- Fully static — no clocks or timing signals required
- 40-pin, 0.600-inch DIP

### GENERAL DESCRIPTION

The Am99C416 is a 65,536-bit, static, high-speed, Read/Write Random-Access Memory organized as 4096 words with 16 bits per word. Manufactured with advanced CMOS processing techniques, the Am99C416 combines fast access time with low-power consumption and increased reliability.


Features include common input/output pins and three control signals to facilitate read/write operations, simplify memory expansion, and minimize any bus contention that may limit device performance.  $\bar{W}$  activates only the input buffers during a write cycle while  $\bar{G}$  activates only the output buffers during a read cycle.  $\bar{E}$  controls the selection/

deselection of the entire device and powers down the device when  $\bar{E}$  goes HIGH. Two memory-array partition signals,  $\bar{U}B$  and  $\bar{L}B$ , allow independent access to either the upper or lower eight bits of the 16-bit word.

The wide word length and 4K depth make the Am99C416 useful as writable control store memory in mini and super-mini computers in addition to applications using 16-bit and 32-bit microprocessors.

The Am99C416 requires a single 5-V power supply while operating, but can retain data with supply voltages as low as 2 V. All input/output levels are TTL-compatible.

### BLOCK DIAGRAM




BD006480

Publication #	Rev.	Amendment
08119	A	/0
Issue Date: May 1986		

## PRODUCT SELECTOR GUIDE

Part Number	Am99C416-45	Am99C416-55	Am99C416-70
Maximum Access Time (ns)	45	55	70
I <sub>CC</sub> Maximum (mA)	110	110	110
I <sub>SB</sub> Maximum (mA)	25	25	25


### CONNECTION DIAGRAM Top View



CD009650

Note: Pin 1 is marked for orientation.

### LOGIC SYMBOL



LS002461

#### Pin Names

DQ<sub>0</sub> - DQ<sub>15</sub> = Data I/O  
 A<sub>0</sub> - A<sub>11</sub> = Address Inputs  
 E = Chip Enable  
 W = Write Enable  
 G = Output Enable  
 UB = Upper Byte Control  
 LB = Lower Byte Control  
 V<sub>CC</sub> = +5-V Power Supply  
 V<sub>SS</sub> = Ground

## FUNCTIONAL DESCRIPTION

Please refer to Table 1 for Mode Selection for the Am99C416.

**TABLE 1. MODE SELECT**

Inputs					Outputs		Mode
$\bar{E}$	$\bar{W}$	$\bar{G}$	$\bar{UB}$	$\bar{LB}$	$DQ_{15} - DQ_8$	$DQ_7 - DQ_0$	
H	X	X	X	X	Hi-Z	Hi-Z	Deselected, Power Down
L	L	X	H	H	Hi-Z	Hi-Z	Deselected
L	L	X	L	H	Data In	Hi-Z	Byte-Write
L	L	X	H	L	Hi-Z	Data In	Byte-Write
L	L	X	L	L	Data In	Data In	Word-Write
L	H	L	H	H	Hi-Z	Hi-Z	Deselected
L	H	L	L	H	Data Out	Hi-Z	Byte-Read
L	H	L	H	L	Hi-Z	Data Out	Byte-Read
L	H	L	L	L	Data Out	Data Out	Word-Read
L	H	H	X	X	Hi-Z	Hi-Z	Output Not Enabled

H = HIGH

L = LOW

X = Don't Care

# Am99C58/Am99C59

4096 x 4 CMOS Static Random-Access Memory

## ADVANCE INFORMATION

### DISTINCTIVE CHARACTERISTICS

- 4096 x 4 organization
- High Speed
  - 25 ns  $t_{AA}$  Maximum
  - 15 ns  $t_{ACS}$  Maximum (Am99C59)
- Separate data inputs and outputs
- Automatic power-down when deselected (Am99C58)
- Maximum power dissipation: 990 mW
- Maximum standby power dissipation: 220 mW (Am99C58)
- TTL-compatible inputs and outputs
- Single +5-V  $\pm 10\%$  power supply
- Slim 24-pin, 300-mil DIP and 28-pin ceramic leadless carrier

### GENERAL DESCRIPTION

The Am99C58 and Am99C59 are high-performance CMOS Static RAMs organized as 4096 words by 4 bits. They are manufactured using an advanced high-performance CMOS process that combines high speed with low-power consumption and increased reliability.


Both devices feature access times as fast as 25 ns and separate data inputs and outputs. The Am99C58 and Am99C59 operate from a single 5-V supply and all inputs and outputs are fully TTL-compatible. The Am99C58 provides a Chip Enable ( $\bar{E}$ ) function that automatically powers down the device when deselected. The Am99C59 provides

a Chip Select ( $\bar{S}$ ) function that offers a chip select access time of 15 ns.

Two inputs,  $\bar{E}/\bar{S}^*$  and  $\bar{W}$ , are used to control the device. Chip Enable/Select ( $\bar{E}/\bar{S}^*$ ) selects the device for operation and provides for easy memory expansion. Write Enable ( $\bar{W}$ ) controls write and read operations. The data outputs will be in a high-impedance state when  $\bar{E}/\bar{S}^*$  is HIGH, or  $\bar{W}$  is LOW.

The Am99C58 and Am99C59 are packaged in a slim 24-pin, 300-mil DIP or 28-pin ceramic leadless chip carrier.

### BLOCK DIAGRAM




BD006491

\* $\bar{E}$ =Am99C58  
 $\bar{S}$ =Am99C59


## PRODUCT SELECTOR GUIDE

Part Number	Am99C58			Am99C59		
	-25	-35	-45	-25	-35	-45
Access Time Max. (ns)	25	35	45	25	35	45
0 to +70°C	I <sub>CC</sub> Max. (mA)	180	180	180	180	180
	I <sub>SB</sub> Max. (mA)	40	40	40	—	—
-55 to +125°C	I <sub>CC</sub> Max. (mA)	—	180	180	180	180
	I <sub>SB</sub> Max. (mA)	—	40	40	—	—

### CONNECTION DIAGRAMS Top View



CD009012




CD005933

\* $\bar{E}$  = Am99C58  
 $\bar{S}$  = Am99C59

Note: Pin 1 is marked for orientation.

### LOGIC SYMBOL



LS009651

\* $\bar{E}$  = Am99C58  
 $\bar{S}$  = Am99C59

# Am99C60

4096 x 4 CMOS Static Random-Access Memory with Reset

## ADVANCE INFORMATION

Am99C60

### DISTINCTIVE CHARACTERISTICS

- 4096 x 4 organization
- High Speed
  - 25 ns  $t_{AA}$  Maximum (Commercial)
  - 35 ns  $t_{AA}$  Maximum (Military)
- Memory reset function per bit
- Common data inputs and outputs
- Automatic power-down when deselected
- Maximum power dissipation: 990 mW
- Maximum standby power dissipation: 220 mW
- TTL-compatible inputs and outputs
- Single +5-V  $\pm 10\%$  power supply
- Slim 24-pin, 300-mil DIP and 28-pin ceramic leadless carrier

### GENERAL DESCRIPTION


The Am99C60 is a high-performance CMOS Static RAM organized as 4096 words by 4 bits. It is manufactured using an advanced high-performance CMOS process that combines high speed with low-power consumption and increased reliability.

The Am99C60 offers access times as fast as 25 ns and features a memory reset function which allows individual, combination of individual, or all sections of the memory array to be reset to a logic LOW.

The Am99C60 operates from a single 5-V supply and all inputs and outputs are fully TTL-compatible. Four inputs,  $\bar{E}$ ,  $\bar{W}$ ,  $\bar{G}$ , and  $\bar{R}$  are used to control the device. Chip Enable ( $\bar{E}$ ) selects the device for operation and automatically powers down the device when deselected. Write Enable ( $\bar{W}$ ) controls write and read operations. Output Enable ( $\bar{G}$ ) controls the three-state output buffers on the four common data inputs and outputs. Reset ( $\bar{R}$ ) controls the reset function.

The Am99C60 is packaged in a slim 24-pin, 300-mil DIP or 28-pin ceramic leadless chip carrier.

### BLOCK DIAGRAM




BD006500


## PRODUCT SELECTOR GUIDE

Part Number		Am99C60		
		-25	-35	-45
Access Time Max. (ns)		25	35	45
0 to +70°C	I <sub>CC</sub> Max. (mA)	180	180	180
	I <sub>SB</sub> Max. (mA)	40	40	40
-55 to +125°C	I <sub>CC</sub> Max. (mA)	—	180	180
	I <sub>SB</sub> Max. (mA)	—	40	40

## CONNECTION DIAGRAMS Top View




CD009011



CD005932

Note: Pin 1 is marked for orientation.

## LOGIC SYMBOL



LS002590

## FUNCTIONAL DESCRIPTION

Please refer to Table 1 for Mode Selection for the Am99C60.

**TABLE 1. MODE SELECT**

Inputs					Data Outputs	Mode
$\bar{E}$	$\bar{W}$	$\bar{G}$	$\bar{R}$	Data Inputs		
H	X	X	X	X	Hi-Z	Not Enabled
L	H	H	L	L	Hi-Z	Reset for any DQ that is LOW
L	H	H	L	H	Hi-Z	No Reset for any DQ that is HIGH
L	L	X	H	Data	Hi-Z	Write
L	H	L	H	N/A	Data Out	Read
L	H	H	H	N/A	Hi-Z	Output Not Enabled

H = HIGH

L = LOW

X = Don't Care

NA = Not Applicable

Z = High Impedance



# Am99C641

65,536 x 1 Static Read/Write Random-Access Memory

PRELIMINARY

## DISTINCTIVE CHARACTERISTICS

- High-performance CMOS circuit design and process
- High Speed – access times as fast as 25 ns
- Single 5-V  $\pm 10\%$  power-supply operation
- Low power – 715 mW active  
110 mW TTL – Standby
- 2 V data retention for battery back up applications
- Fully static — no clocks or timing signals required
- Standard 22-pin slim (0.300 inch) DIP, (plastic and ceramic), and 22-pin rectangular ceramic leadless chip carriers.


## GENERAL DESCRIPTION

The Am99C641 is a high-performance, Static CMOS, read/write random-access memory organized as 65,536 words with 1 bit per word. The Am99C641 features single 5-V operation with automatic power-down capability. All inputs and outputs are fully TTL-compatible. There are separate data input and output pins which, along with the two control

signals  $\overline{CE}$  and  $\overline{WE}$ , provide ease of expansion in large memory-array applications.

In addition to low TTL-level standby power, this device offers a low CMOS-level standby power of 77 mW and a low data retention current of 4 mA with  $V_{CC}$  at 2 V.

## BLOCK DIAGRAM





BD005691

## PRODUCT SELECTOR GUIDE

Part Number	Am99C641-25		Am99C641-35		Am99C641-45		Am99C641-55		Am99C641-70	
Maximum Access Time (ns)	25		35		45		55		70	
Temperature Range (Note 1)	C	M	C	M	C	M	C	M	C	M
Supply Voltage Tolerance (mA):										
$I_{DD1}$ Max.	130	—	110	—	90	90	90	90	90	90
$I_{SB}$ Max.	20	—	20	—	20	20	20	20	20	20
$I_{SB C}$ Max.	14	—	14	—	14	16	14	16	14	16
$I_{DDR}$ Max.	4	—	4	—	4	4	4	4	4	4


Notes: 1. C = Commercial (0 to +70°C)  
2. M = Military (-55 to +125°C)

## CONNECTION DIAGRAMS Top View



Note: Pin 1 is marked for orientation.

### LOGIC SYMBOL




Address Designators	
External	Internal
A <sub>0</sub>	A <sub>2</sub>
A <sub>1</sub>	A <sub>3</sub>
A <sub>2</sub>	A <sub>5</sub>
A <sub>3</sub>	A <sub>6</sub>
A <sub>4</sub>	A <sub>7</sub>
A <sub>5</sub>	A <sub>12</sub>
A <sub>6</sub>	A <sub>10</sub>
A <sub>7</sub>	A <sub>11</sub>
A <sub>8</sub>	A <sub>8</sub>
A <sub>9</sub>	A <sub>8</sub>
A <sub>10</sub>	A <sub>14</sub>
A <sub>11</sub>	A <sub>13</sub>
A <sub>12</sub>	A <sub>0</sub>
A <sub>13</sub>	A <sub>1</sub>
A <sub>14</sub>	A <sub>4</sub>
A <sub>15</sub>	A <sub>15</sub>

## ORDERING INFORMATION Standard Products

AMD products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:

- A. Device Number**
- B. Speed Option** (if applicable)
- C. Package Type**
- D. Temperature Range**
- E. Optional Processing**



\* Military or Limited Military temperature range products are "NPL" (Non-Compliant Products List) or Non-MIL-STD-883C Compliant products only.

Valid Combinations	
AM99C641-25, AM99C641-35	PC, PCB, DC, DCB, LC, LCB
AM99C641-45, AM99C641-55, AM99C641-70	PC, PCB, DC, DCB, DE, DEB, LC, LCB, LE, LEB

\*Preliminary. Subject to Change.

### Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.


## ORDERING INFORMATION APL and CPL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. CPL (Controlled Products List) products are processed in accordance with MIL-STD-883C, but are inherently non-compliant because of package, solderability, or surface treatment exceptions to those specifications. The order number (Valid Combination) is formed by a combination of:


**APL Products:** A. Device Number  
B. Speed Option (if applicable)  
C. Device Class  
D. Package Type  
E. Lead Finish

**CPL Products:** A. Device Number  
B. Speed Option (if applicable)  
C. Package Type  
D. Temperature Range  
E. CPL Status

### APL Products



### CPL Products



\*Preliminary. Subject to Change.

Valid Combinations		
A	AM99C641-45,	/BWA
P	AM99C641-55,	
L	AM99C641-70,	
C	AM99C641-45,	/LMC
P	AM99C641-55,	
L	AM99C641-70	

### Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

## PIN DESCRIPTION

### **A<sub>0</sub>-A<sub>15</sub> Address (Inputs)**

The Address input lines select the RAM location to be read or written.

### **$\overline{\text{CE}}$ Chip Enable (Input, Active LOW)**

The Chip Enable selects the memory device.  $\overline{\text{WE}}$  is ignored when  $\overline{\text{CE}}$  is HIGH.

### **$\overline{\text{WE}}$ Write Enable (Input, Active LOW)**

When  $\overline{\text{WE}}$  is LOW and  $\overline{\text{CE}}$  is LOW, data will be written into the location specified on the Address pins. When  $\overline{\text{WE}}$  is

HIGH and  $\overline{\text{CE}}$  is LOW, data will be read out and placed on the  $\text{D}_{\text{OUT}}$  pin.

### **$\text{D}_{\text{IN}}$ Data Input**

This pin is used for entering data during write operations.

### **$\text{D}_{\text{OUT}}$ Data Output (Three-State)**

This pin is three-state during write operations. It becomes active when  $\overline{\text{CE}}$  is LOW and  $\overline{\text{WE}}$  is HIGH.

### **VCC Power Supply**

### **VSS Ground**

## ABSOLUTE MAXIMUM RATINGS (Note 1\*)

Storage Temperature	
Ceramic Packages.....	-65 to +150°C
Plastic Packages.....	-55 to +125°C
Ambient Temperature with Power Applied	
Ceramic Packages.....	-55 to +125°C
Plastic Packages.....	-10 to +85°C
DC Supply Voltage	
to Ground Potential Continuous.....	-0.5 to +7.0 V
All Signal Voltages.....	-0.5 to +7.0 V
DC Output Current.....	20 mA
Power Dissipation.....	1.0 W

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

\* See notes following Switching Characteristics table.

## OPERATING RANGES (Note 2\*)

Commercial (C) Devices	
Temperature (T <sub>A</sub> ).....	0 to +70°C
Supply Voltage (V <sub>CC</sub> ).....	+4.5 to +5.5 V
Extended Commercial (E) and Military (M) Devices	
Temperature	
(T <sub>A</sub> - E Devices) (T <sub>C</sub> - M Devices).....	-55 to +125°C
Supply Voltage (V <sub>CC</sub> ).....	+4.5 to +5.5 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

## DC CHARACTERISTICS over operating range unless otherwise specified

Parameter Symbol	Parameter Description	Test Conditions	Min.	Max.	Units
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = Min., I <sub>OH</sub> = -4 mA	2.4		V
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = Min., I <sub>OL</sub> = 8 mA		0.4	V
V <sub>IH</sub>	Input HIGH Voltage		2.2	V <sub>DD</sub> + 1.0	V
V <sub>IL</sub>	Input LOW Voltage		-0.3	0.8	V
I <sub>Ix</sub>	Input Load Current	GND < V <sub>IN</sub> < V <sub>CC</sub>		2.0	μA
I <sub>OZ</sub>	Output Leakage Current	GND < V <sub>OUT</sub> < V <sub>CC</sub> , CE > V <sub>IH</sub>		2.0	μA
I <sub>DD</sub>	Static Operating Supply Current	CE < V <sub>IL</sub> ; I/O = 0 mA	T <sub>AA</sub> = 25/35 ns	60.0	mA
			T <sub>AA</sub> = 45 ns	50.0	
			T <sub>AA</sub> = 55/70 ns	50.0	
I <sub>DD1</sub>	Dynamic Operating Supply Current	Cycle = Min.; Duty = 100%; CE < V <sub>IL</sub> ; I/O = 0 mA	T <sub>AA</sub> = 25 ns	130.0	mA
			T <sub>AA</sub> = 35 ns	110.0	
			T <sub>AA</sub> = 45 ns	90.0	
			T <sub>AA</sub> = 55/70 ns	90.0	
I <sub>SB</sub>		CE = V <sub>IH</sub>		20.0	mA
I <sub>SBC</sub>	Standby Power Supply Current	CE > V <sub>CC</sub> - 0.2 V	Com'l.	14.0	mA
		V <sub>IN</sub> > V <sub>CC</sub> - 0.2 V or < 0.2 V	Mil.	16.0	

## CAPACITANCE\*

Parameter Symbol	Parameter Description	Test Conditions	Min.	Max.	Units
C <sub>I</sub>	Input Capacitance	f = 1 MHz, V <sub>IN</sub> = 0 V		6.0	pF
C <sub>O</sub>	Output Capacitance	V <sub>OUT</sub> = 0 V		7.0	


\* These capacitances are not 100% tested, but are evaluated at initial characterization and at any time the product is modified where capacitance may be affected.

## KEY TO SWITCHING WAVEFORMS

WAVEFORM	INPUTS	OUTPUTS
	MUST BE STEADY	WILL BE STEADY
	MAY CHANGE FROM H TO L	WILL BE CHANGING FROM H TO L
	MAY CHANGE FROM L TO H	WILL BE CHANGING FROM L TO H
	DON'T CARE: ANY CHANGE PERMITTED	CHANGING: STATE UNKNOWN
	DOES NOT APPLY	CENTER LINE IS HIGH IMPEDANCE "OFF" STATE


KS000010

## SWITCHING TEST CIRCUITS



TC003161


**Test Load A**



TC003171

**Test Load B**

## SWITCHING TEST WAVEFORM



WF021431

### Low V<sub>CC</sub> Data Retention Characteristics

Parameter Symbol	Parameter Description	Test Conditions	Min.	Max.	Units
V <sub>DR</sub>	V <sub>CC</sub> for Data Retention	CE ≥ V <sub>CC</sub> - 0.2 V	2.0		V
I <sub>DDDR</sub>	Data Retention Current	V <sub>CC</sub> = 2.0 V		4.0	mA
t <sub>CDR</sub>	Chip Deselect to Data Retention Time (Note 1)	See waveform (Note 2)	0		ns
t <sub>R</sub>	Operating Recovery Time (Note 1)		t <sub>RC</sub>		ns

Notes: 1. Parameter not tested, guaranteed by design.  
 2. Waveforms shown are not actual and may vary in use.

### SWITCHING CHARACTERISTICS over operating range unless otherwise specified (Note 1) (Table continued on next page)

No.	Parameter Symbol		Parameter Description	Device Number	Min.	Max.	Units
	STD	ALT					
<b>Read Cycles One and Two</b>							
1	t <sub>ELQV</sub>	t <sub>ACS</sub>	Chip Enable Access Time	Am99C641-25		25	ns
				Am99C641-35		35	
				Am99C641-45		45	
				Am99C641-55		55	
				Am99C641-70		70	
2	t <sub>AVAV</sub>	t <sub>RC</sub>	Read Cycle Time	Am99C641-25	25		ns
				Am99C641-35	35		
				Am99C641-45	45		
				Am99C641-55	55		
				Am99C641-70	70		
3	t <sub>AVQV</sub>	t <sub>AA</sub>	Address Access Time	Am99C641-25		25	ns
				Am99C641-35		35	
				Am99C641-45		45	
				Am99C641-55		55	
				Am99C641-70		70	
4	t <sub>AXQX</sub>	t <sub>OH</sub>	Output Hold After Address	Am99C641-25	3		ns
				All others	5		



**SWITCHING CHARACTERISTICS** over operating range unless otherwise specified (Note 1) (Cont'd.)

No.	Parameter Symbol		Parameter Description	Device Number	Min.	Max.	Units
	STD	ALT					
5	t <sub>ELQX</sub>	t <sub>LZ</sub>	Chip Enable to Output Active (Note 7)	Am99C641-25	3		ns
				All others	5		
6	t <sub>EHQZ</sub>	t <sub>HZ</sub>	Chip Disable to Output Disable (Note 7)	Am99C641-25	0	15	ns
				Am99C641-35	0	15	
				Am99C641-45	0	15	
				Am99C641-55	0	20	
				Am99C641-70	0	20	
7	t <sub>ELICCH</sub>	t <sub>PU</sub>	Chip Enable to Power Up (Note 3)	All versions	0		ns
8	t <sub>EHICCL</sub>	t <sub>PD</sub>	Chip Disable to Power Down (Note 3)	Am99C641-25	0	25	ns
				Am99C641-35	0	35	
				Am99C641-45	0	45	
				Am99C641-55	0	55	
				Am99C641-70	0	70	
<b>Write Cycle 1</b>							
9	t <sub>AVAV</sub>	T <sub>WC</sub>	Write Cycle Time	Am99C641-25	25		ns
				Am99C641-35	35		
				Am99C641-45	45		
				Am99C641-55	55		
				Am99C641-70	70		
10	t <sub>WLWH</sub>	t <sub>WP</sub>	Write Pulse Width (Note 5)	Am99C641-25	20		ns
				Am99C641-35	25		
				Am99C641-45	25		
				Am99C641-55	30		
				Am99C641-70	40		
11	t <sub>ELWH</sub>	t <sub>CW</sub>	Chip Enable to End of Write (Note 5)	Am99C641-25	25		ns
				Am99C641-35	35		
				Am99C641-45	40		
				Am99C641-55	50		
				Am99C641-70	65		
12	t <sub>DVWH</sub>	t <sub>DW</sub>	Data Setup to End of Write	Am99C641-25	20		ns
				Am99C641-35	25		
				Am99C641-45	25		
				Am99C641-55	30		
				Am99C641-70	30		
13	t <sub>WHDX</sub>	t <sub>DH</sub>	Data Hold After End of Write	All Versions	0		ns
14	t <sub>AVWH</sub>	t <sub>AW</sub>	Address Setup to End of Write (Note 5)	Am99C641-25	20		ns
				Am99C641-35	30		
				Am99C641-45	40		
				Am99C641-55	50		
				Am99C641-70	65		
15	t <sub>AVWL</sub>	t <sub>AS</sub>	Address Setup to Beginning of Write	All Versions	0		ns
16	t <sub>WHAX</sub>	t <sub>WR</sub>	Address Hold After End of Write	All Versions	0		ns
17	t <sub>WLQZ</sub>	t <sub>WZ</sub>	Write Enable to Output Disable (Notes 6 & 7)	Am99C641-25	0	10	ns
				Am99C641-35	0	15	
				Am99C641-45	0	20	
				Am99C641-55	0	25	
				Am99C641-70	0	30	

4


**SWITCHING CHARACTERISTICS** over operating range unless otherwise specified (Note 1) (Cont'd.)

No.	Parameter Symbol		Parameter Description	Device Number	Min.	Max.	Units
	STD	ALT					
18	t <sub>WHQX</sub>	t <sub>OW</sub>	Output Active After End of Write (Notes 6 & 7)	Am99C641-25	0	20	ns
				Am99C641-35	0	20	
				Am99C641-45	0	25	
				Am99C641-55	0	30	
				Am99C641-70	0	40	
<b>Write Cycle Two</b>							
19	t <sub>AVAV</sub>	t <sub>WC</sub>	Write Cycle Time	Am99C641-25	25		ns
				Am99C641-35	35		
				Am99C641-45	45		
				Am99C641-55	55		
				Am99C641-70	70		
20	t <sub>WLEH</sub>	t <sub>WP</sub>	Write Pulse Width (Note 5)	Am99C641-25	20		ns
				Am99C641-35	25		
				Am99C641-45	25		
				Am99C641-55	30		
				Am99C641-70	30		
21	t <sub>ELEH</sub>	t <sub>CW</sub>	Chip Enable to End of Write (Note 5)	Am99C641-25	25		ns
				Am99C641-35	35		
				Am99C641-45	40		
				Am99C641-55	50		
				Am99C641-70	65		
22	t <sub>DVEH</sub>	t <sub>DW</sub>	Data Setup to End of Write	Am99C641-25	20		ns
				Am99C641-35	25		
				Am99C641-45	25		
				Am99C641-55	30		
				Am99C641-70	30		
23	t <sub>EHDX</sub>	t <sub>DH</sub>	Data Hold After End of Write	All Versions	0		ns
24	t <sub>AVEH</sub>	t <sub>AW</sub>	Address Setup to End of Write (Note 5)	Am99C641-25	20		ns
				Am99C641-35	30		
				Am99C641-45	40		
				Am99C641-55	50		
				Am99C641-70	60		
25	t <sub>AVEL</sub>	t <sub>AS</sub>	Address Setup to Beginning of Write	All Versions	0		ns
26	t <sub>EHAX</sub>	t <sub>WR</sub>	Address Hold After End of Write	All Versions	0		ns
27	t <sub>WLQZ</sub>	t <sub>WZ</sub>	Write Enable to Output Disable (Notes 6 & 7)	Am99C641-25	0	10	ns
				Am99C641-35	0	15	
				Am99C641-45	0	20	
				Am99C641-55	0	25	
				Am99C641-70	0	30	
28		t <sub>r</sub>	Input Rise and Fall Times	All Versions	3	50	ns

**Notes\*:**


1. Absolute Maximum Ratings are intended for user guidelines and are not tested.
2. For test and correlation purposes, ambient temperature is defined as the stabilized case temperature.
3. Parameter not tested—guaranteed by characterization.
4. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5 V, input-pulse levels of 0 to 3.0 V, and output loading of specified I<sub>OL</sub>/I<sub>OH</sub> and 30-pF load capacitance. Output timing reference is 1.5 V (see Test Load A in Switching Test Circuits section).
5. The internal write time of the memory is defined by the overlap of  $\overline{CE}$  active and  $\overline{WE}$  LOW. Both signals must be active to initiate a write and either signal can terminate a write by going inactive. The data input setup and hold timing should be referenced to the second transition edge of the signal that terminates the write.
6. The minimum limit is not tested and is included for design information only.
7. Parameter not tested, guaranteed by characterization using the load shown in Test Load B—Switching Test Circuits. Transition is measured  $\pm 500$  mV from steady state voltage.

### SWITCHING WAVEFORMS (Cont'd.)



WF021460


Read Cycle One



WF021470


Read Cycle Two

## SWITCHING WAVEFORMS



WF021440

**Write Cycle One**



WF021451

**Write Cycle Two**

# Am99C68/Am99CL68

4096 x 4 CMOS Static R/W Random-Access Memory

Am99C68/Am99CL68

## DISTINCTIVE CHARACTERISTICS

- High speed — access times as fast as 45 ns
- Fully static storage and interface circuitry
- No clocks or timing signals required
- Automatic power down when deselected
- Low power dissipation:
  - Active: 660 mW Max.
  - Standby: 11 mW Max. (Am99C68)  
275  $\mu$ W Max. (Am99CL68)
- Standard 20-pin, .300-inch dual-in-line package
- TTL-compatible interface levels
- 2-V data retention

## GENERAL DESCRIPTION

The Am99C68 and Am99CL68 are high-performance CMOS static random-access memories. Organized as 4096 words of 4 bits, the device operation is from a single +5-volt supply and all input/output levels are TTL compatible.


Both devices enter the standby power mode when  $\overline{CE}$  is taken HIGH. They go into a full standby mode when, in addition to  $\overline{CE}$  being HIGH,  $V_{IN}$  is either greater than ( $V_{CC}$

–0.2 V) or less than 0.2 V. In the full standby power mode, the Am99C68 draws 2 mA and the Am99CL68 draws only 50  $\mu$ A.

Both devices have a data retention mode which allows them to maintain memory when  $V_{CC}$  is as low as 2.0 V.

Data readout is not destructive and has the same polarity as data input.

## BLOCK DIAGRAM




4

## PRODUCT SELECTOR GUIDE

Family Part Number	Am99C68/Am99CL68							
Ordering Part Number	99C68-35	99CL68-35	99C68-45	99CL68-45	99C68-55	99CL68-55	99C68-70	99CL68-70
Maximum Access Time (ns)	TBD*		45		55		70	
I <sub>CC</sub> Max. (mA)	C Devices	TBD	100		100		100	
	M Devices	TBD	120		120		120	
I <sub>SB</sub> Max. (mA)	TBD		20		20		20	
I <sub>SB1</sub> Max. (μA)	TBD	TBD	2000	50	2000	50	2000	50
I <sub>CCDR</sub> Max. (μA)	TBD	TBD	1600	40	1600	40	1600	40

\*TBD = To Be Determined.


**CONNECTION DIAGRAM**  
Top View



CD009350

Note: Pin 1 is marked for orientation.

**LOGIC SYMBOL**



LS002320


V<sub>CC</sub> = +5-V Power Supply  
GND = Ground

## ORDERING INFORMATION (Cont'd.)

### Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:

- A. Device Number**
- B. Speed Option** (if applicable)
- C. Package Type**
- D. Temperature Range**
- E. Optional Processing**



Valid Combinations	
AM99C68-45	
AM99CL68-45	
AM99C68-55	DC, DCB, PC, PCB
AM99CL68-55	
AM99C68-70	
AM99CL68-70	
AM99CL68-70	

#### Valid Combinations


Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

## ORDERING INFORMATION

### APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. CPL (Controlled Products List) products are processed in accordance with MIL-STD-883C, but are inherently non-compliant because of package, solderability, or surface treatment exceptions to those specifications. The order number (Valid Combination) for APL products is formed by a combination of:

- A. Device Number**
- B. Speed Option** (if applicable)
- C. Device Class**
- D. Package Type**
- E. Lead Finish**



Valid Combinations	
AM99C68-45	/BRA
AM99CL68-45	
AM99C68-55	
AM99CL68-55	
AM99C68-70	
AM99CL68-70	

#### Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

## PIN DESCRIPTION

#### **A<sub>0</sub> - A<sub>11</sub> Address Line (Inputs)**

These inputs select the desired location (memory cell) that data is read from or written to.

#### **$\overline{WE}$ Write Enable (Input, Active LOW)**

This input enables data to be written into the memory location selected by the address when  $\overline{CE}$  is active.

#### **$\overline{CE}$ Chip Enable (Input, Active LOW)**

$\overline{CE}$  acts as a general enable for the part. When  $\overline{CE}$  is active LOW and  $\overline{WE}$  is HIGH, data will be read. When  $\overline{CE}$  is active HIGH and  $\overline{WE}$  is LOW, data will be written.

#### **I/O<sub>1</sub> - I/O<sub>4</sub> Data In/Out Bus (Bidirectional, active HIGH)**

These I/O lines provide the path for data to be read from or written to the selected memory cell.

#### **V<sub>CC</sub> +5-Volt Power Supply**

#### **GND 0-Volt Ground**



## ABSOLUTE MAXIMUM RATINGS

Storage Temperature	
Ceramic DIPs .....	-65 to +150°C
Plastic DIPs .....	-55 to +150°C
Ambient Temperature	
with Power Applied	
Ceramic DIPs .....	-55 to +125°C
Plastic DIPs .....	-10 to +85°C
Supply Voltage	
with Respect to Ground .....	-0.5 to +7.0 V
All Signal Voltages	
with Respect to Ground .....	-0.5 to +7.0 V
DC Output Short-Circuit Current, into	
Outputs (Note 1) .....	25 mA

Notes: 1. Not more than one output should be shorted at a time. Duration of the short-circuit test should not exceed one second.

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

## OPERATING RANGES

Commercial (C) Devices	
Temperature (T <sub>A</sub> ) .....	0 to +70°C
Supply Voltage (V <sub>CC</sub> ) .....	+4.75 to +5.25 V
Military (M) Devices	
Temperature (T <sub>A</sub> ) .....	-55 to +125°C
Supply Voltage (V <sub>CC</sub> ) .....	+4.50 to +5.50 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

## DC CHARACTERISTICS over operating range unless otherwise specified (Note 4)

Parameter Symbol	Parameter Description	Test Conditions	Min.	Max.	Units
I <sub>OH</sub>	Output HIGH Current	V <sub>OH</sub> = 2.4 V, V <sub>CC</sub> = 4.5 V	-4.0		mA
I <sub>OL</sub>	Output LOW Current	V <sub>OL</sub> = 0.4 V	C Devices	8.0	mA
			M Devices	8.0	
V <sub>IH</sub>	Input HIGH Voltage		2.2	6.0	V
V <sub>IL</sub>	Input LOW Voltage	(Note 3)	-0.5	0.8	V
I <sub>Ix</sub>	Input Load Current	GND ≤ V <sub>I</sub> ≤ V <sub>CC</sub>	-5.0	5.0	μA
I <sub>OZ</sub>	Output Leakage Current	GND ≤ V <sub>O</sub> ≤ V <sub>CC</sub> , Output Disabled	-5.0	5.0	μA
I <sub>CC</sub>	V <sub>CC</sub> Operating Supply Current	Max. V <sub>CC</sub> , CE ≤ V <sub>IL</sub> , Output Open, Max. Frequency	C Devices	100.0	mA
			M Devices	120.0	
I <sub>SB</sub>	Automatic Power-Down Current	Max. V <sub>CC</sub> , (CE ≥ V <sub>IH</sub> )		20.0	mA
I <sub>SB1</sub>	Full Standby Power Supply Current	CE ≥ V <sub>IH</sub> , V <sub>IN</sub> ≥ (V <sub>CC</sub> - 0.2 V) or ≤ 0.2 V	Am99C68	2,000	μA
			Am99CL68	50.0	






## CAPACITANCE

Parameter Symbol	Parameter Description	Test Conditions	Min.	Max.	Units
$C_I$	Input Capacitance	Test Frequency = 1.0 MHz, $T_A = 25^\circ\text{C}$ , All pins at 0 V, $V_{CC} = 5\text{ V}$ . (Note 7)		6.0	pF
$C_{I/O}$	Input/Output Capacitance			7.0	

- Notes\*:
1. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5 V, input pulse levels of 0 to 3.0 V, and output loading of the specified  $I_{OL}/I_{OH}$  and 30-pF load capacitance. Output timing reference is 1.5 V.
  2. The internal write time of the memory is defined by the overlap of  $\overline{CE}$  LOW and  $\overline{WE}$  LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.
  3.  $V_{IL}$  voltages of less than -0.5 V on the I/O pins will cause the output current to exceed the maximum rating. -0.1-V and -3.0-V pulses can be tolerated for up to 50 ns and 10 ns respectively.
  4. For test and correlation purposes, ambient temperature is defined as the stabilized case temperature.
  5. At any given temperature and voltage condition,  $t_{HZ}$  is less than  $t_{LZ}$  and  $t_{WZ}$  is less than  $t_{OW}$  for all devices. Transition is measured from the inputs at 1.5 V to the outputs at 1.0 V, and 0.9 V using the load shown in Test Circuit B (see Switching Test Circuits).  $C_L = 5\text{ pF}$ .
  6. The minimum limit is not tested and is included as user-guidelines only.
  7. These parameters are not tested, but are guaranteed by characterization.


\*Notes listed also correspond to references made in Switching Characteristics table.

## KEY TO SWITCHING WAVEFORMS

WAVEFORM	INPUTS	OUTPUTS
	MUST BE STEADY	WILL BE STEADY
	MAY CHANGE FROM H TO L	WILL BE CHANGING FROM H TO L
	MAY CHANGE FROM L TO H	WILL BE CHANGING FROM L TO H
	DON'T CARE; ANY CHANGE PERMITTED	CHANGING; STATE UNKNOWN
	DOES NOT APPLY	CENTER LINE IS HIGH IMPEDANCE "OFF" STATE


KS000010

## SWITCHING TEST CIRCUITS



TC003360

A. Output Load




TC003370

B. Output Load for  $t_{HZ}$ ,  $t_{LZ}$ ,  $t_{OW}$ ,  $t_{WZ}$

### Data Retention Characteristics

Parameter Symbol	Parameter Description	Test Conditions		Min.	Max.	Units
$V_{DR}$	$V_{CC}$ for Data Retention			2.0		V
$I_{CCDR}$	Data Retention Current	$CS \geq V_{CC} - 0.2 V$	Am99C68		1600	$\mu A$
			Am99CL68		40	
$t_{CDR}$	Chip Deselect to Data Retention Time (Note 1)	$V_{IN} \geq (V_{CC} - 0.2 V)$ or $\leq 0.2 V$		0		ns
$t_R$	Operation Recovery Time (Note 1)			$t_{RC}$		ns



WF020850

Data Retention Waveform (Note 2)

- Notes: 1. Parameter is not tested, but is guaranteed by design.
- 2. Waveforms shown are not actual and may vary in use.


**SWITCHING CHARACTERISTICS** over operating range unless otherwise specified (Note 1)

Parameter No.	Parameter Symbol	Parameter Description	Am99C68-35 Am99CL68-35		Am99C68-45 Am99CL68-45		Am99C68-55 Am99CL68-55		Am99C68-70 Am99CL68-70		Units
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
			<b>READ CYCLE</b>								
1	t <sub>RC</sub>	Address Valid to Address Do Not Care Time (Read Cycle Time)	TBD*		45		55		70		ns
2	t <sub>AA</sub>	Address Valid to Data-Out Valid Delay (Address Access Time)		TBD		45		55		70	ns
3	t <sub>ACS</sub>	Chip Enable LOW to Data-Out Valid (Chip Enable Access Time)		TBD		45		55		70	ns
4	t <sub>LZ</sub>	Chip Enable LOW to Data-Out On (Note 5)	TBD		5		5		5		ns
5	t <sub>HZ</sub>	Chip Enable HIGH to Data-Out Off (Notes 5 & 6)		TBD	0	20	0	25	0	30	ns
6	t <sub>OH</sub>	Address Unknown to Data-Out Unknown Time	TBD		5		5		5		ns
7	t <sub>PD</sub>	Chip Enable HIGH to Power-Down Delay (Note 7)		TBD		45		55		70	ns
8	t <sub>PU</sub>	Chip Enable LOW to Power-On Delay (Note 7)	TBD		0		0		0		ns
<b>WRITE CYCLE</b>											
9	t <sub>WC</sub>	Address Valid to Address Do Not Care (Write Cycle Time)	TBD		40		50		60		ns
10	t <sub>WP</sub>	Write Enable LOW to Write Enable HIGH (Note 2)	TBD		35		45		60		ns
11	t <sub>WR</sub>	Write Enable HIGH to Address Do Not Care			0		0		0		ns
12	t <sub>WZ</sub>	Write Enable LOW to Output in High Z (Notes 5 & 6)		TBD	0	20	0	25	0	30	ns
13	t <sub>DW</sub>	Data In Valid to Write Enable HIGH	TBD		15		20		30		ns
14	t <sub>DH</sub>	Data Hold Time	TBD		3		3		3		ns
15	t <sub>AS</sub>	Address Valid to Write Enable LOW			0		0		0		ns
16	t <sub>CW</sub>	Chip Enable LOW to Write Enable HIGH (Note 2)	TBD		35		45		60		ns
17	t <sub>OW</sub>	Write Enable HIGH to Output in Low Z (Note 5)	TBD		5		5		5		ns
18	t <sub>AW</sub>	Address Valid to End of Write	TBD		35		45		60		ns

Notes: See notes following DC Characteristics table.


\*TBD = To Be Determined.

SWITCHING WAVEFORMS (Cont'd.)



WF020860


Read Cycle No. 1 —  $\overline{WE}$  HIGH,  $\overline{CE}$  LOW



WF020870


Read Cycle No. 2 —  $\overline{WE}$  HIGH, Address Valid Prior to  $\overline{CE}$  Transition to LOW

## SWITCHING WAVEFORMS



WF020881

**Write Cycle No. 1 —  $\overline{WE}$  Controlled,  $\overline{CE}$  Active Prior to  $\overline{WE}$**



WF020891

**Write Cycle No. 2 —  $\overline{CE}$  Controlled**

Note: If  $\overline{CE}$  goes HIGH simultaneously with  $\overline{WE}$  HIGH, the output remains in a high-impedance state.

# Am99C88/Am99CL88

8K x 8 CMOS Static Random-Access Memory

Am99C88/Am99CL88

## DISTINCTIVE CHARACTERISTICS

- High speed – access times 70/100/120/150 ns
- Low-power requirements:
  - Am99C88
    - Operating: 330 mW Max.
    - Standby: 16.5 mW Max.
  - Am99CL88
    - Operating: 220 mW Max.
    - Standby: 550  $\mu$ W Max.
- Battery backed-up operation (2 V data retention)
- Fully static storage and interface (no clocks or timing signals required)
- TTL compatible interface levels
- Industry standard package (28-pin 0.6 in dual-in-line)
- Two chip enables ( $\overline{E}_1$  and  $E_2$ ) for ease of expansion and automatic power down
- Pin compatible with 2764 type programmable ROM


## GENERAL DESCRIPTION

The Am99C88/Am99CL88 is a high-performance, low power CMOS static RAM organized as 8192 words of 8 bits each. In addition to 13 address inputs and 8 common data inputs and outputs, the device utilizes 4 control pins. Two of them,  $\overline{E}_1$  and  $E_2$ , perform chip enable functions and automatically power down the device when proper polarity of logic levels are applied. The other control pins,  $\overline{G}$  and  $\overline{W}$ , facilitate read and write operations, respectively. These

control inputs, along with three-state data inputs/outputs, allow similar devices to be connected to a common bus.

The data read out is non-destructive and has the same polarity as the data stored. The data is retained by the device even at  $V_{DD}$  as low as 2 V. Am99C88/Am99CL88 requires a single 5 V power supply and dissipates 330 mW/220 mW maximum in operating mode and 16.5 mW/550  $\mu$ W maximum in standby mode. The devices are packaged in industry-standard, 28-pin, 0.6-inch wide dual-in-line packages.

## BLOCK DIAGRAM



BD005871

4


Publication #	Rev.	Amendment
06036	C	/0
Issue Date: May 1986		

## PRODUCT SELECTOR GUIDE


		Am99CS88					Am99C88					Am99CL88			
		-70	-10	-12	-15	-20	-70	-10	-12	-15	-20	-70	-10	-12	-15
Access Time Max (ns)		70	100	120	150	200	70	100	120	150	200	70	100	120	150
0 to 70°C	I <sub>DD1</sub> Max (mA)	-	-	-	-	-	60	60	60	60	-	40	40	40	40
	I <sub>SB</sub> Max (mA)	-	-	-	-	-	5	5	5	5	-	1	1	1	1
	I <sub>SB1,2</sub> Max (μA)	-	-	-	-	-	3000	3000	3000	3000	-	100	100	100	100
	I <sub>DDR</sub> 2 V (μA)	-	-	-	-	-	1000	1000	1000	1000	-	50	50	50	50
-55 to +125°C	I <sub>DD1</sub> Max. (mA)	60	60	60	60	60	60	60	60	60	60	-	-	-	-
	I <sub>SB</sub> Max. (mA)	10	10	10	10	10	5	5	5	5	5	-	-	-	-
	I <sub>SB1,2</sub> Max. (μA)	10000	10000	10000	10000	10000	5000	5000	5000	5000	5000	-	-	-	-
	I <sub>DDR</sub> 2 V (μA)	5000	5000	5000	5000	5000	1000	1000	1000	1000	1000	-	-	-	-

## CONNECTION DIAGRAMS

### Top View




CD009132



CD009124

Note: Pin 1 is marked for orientation.

## LOGIC SYMBOL



LS002181

## ADDRESS DESIGNATORS

External	Internal	Pin Number DIP Package
A <sub>9</sub>	AX <sub>0</sub>	24
A <sub>3</sub>	AX <sub>1</sub>	7
A <sub>4</sub>	AX <sub>2</sub>	6
A <sub>5</sub>	AX <sub>3</sub>	5
A <sub>6</sub>	AX <sub>4</sub>	4
A <sub>7</sub>	AX <sub>5</sub>	3
A <sub>12</sub>	AX <sub>6</sub>	2
A <sub>8</sub>	AX <sub>7</sub>	25
A <sub>11</sub>	AY <sub>0</sub>	23
A <sub>10</sub>	AY <sub>1</sub>	21
A <sub>0</sub>	AY <sub>2</sub>	10
A <sub>1</sub>	AY <sub>3</sub>	9
A <sub>2</sub>	AY <sub>4</sub>	8




## ORDERING INFORMATION (Cont'd.)

### Standard Products

AMD products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:

- A. Device Number**
- B. Speed Option** (if applicable)
- C. Package Type**
- D. Temperature Range**
- E. Optional Processing**



Valid Combinations	
AM99C88-70 AM99C88-10 AM99C88-12 AM99C88-15	DC, DCB, LC, LCB DE, DEB, LE, LEB
AM99C88-20	DE, DEB, LE, LEB
AM99CL88-70 AM99CL88-10 AM99CL88-12 AM99CL88-15	DC, DCB, LC, LCB


#### Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released valid combinations, and to obtain additional data on AMD's standard military grade products.

## ORDERING INFORMATION APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. CPL (Controlled Products List) products are processed in accordance with MIL-STD-883C, but are inherently non-compliant because of package, solderability, or surface treatment exceptions to those specifications. The order number (Valid Combination) for APL products is formed by a combination of:

- A. Device Number**
- B. Speed Option** (if applicable)
- C. Device Class**
- D. Package Type**
- E. Lead Finish**



Valid Combinations	
AM99CS88-70	/BXC, /BUC
AM99CS88-10	
AM99CS88-12	
AM99CS88-15	
AM99CS88-20	
AM99C88-70	/BXC, /BUC
AM99C88-10	
AM99C88-12	
AM99C88-15	
Am99C88-20	

### Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

## PIN DESCRIPTION

### **A<sub>0</sub> - A<sub>12</sub> Address (Inputs)**

The 13 address inputs select one of the 8192 8-bit words in the RAM.

### **E<sub>1</sub> Chip Enable1 (Input)**

### **E<sub>2</sub> Chip Enable2 (Input)**

E<sub>1</sub> is active LOW and E<sub>2</sub> is active HIGH. The device can be accessed only when both Chip Enables are active. If either Chip Enable is not active, the device is deselected and will be in a standby power mode. The DQ port will be in a high-impedance state.

### **W Write Enable (Input)**

W controls read and write operations. When W is HIGH and G is LOW, data will be output at the DQ port. When W is LOW, data present on the DQ port will be written into the selected memory location.

### **G Output Enable (Input)**

G controls the state of the outputs in conjunction with Chip Enable and W.

### **DQ<sub>1</sub> - DQ<sub>8</sub> Data Input/Data Output Ports**

Eight bidirectional ports used to write into or read data from the RAM.

### **V<sub>DD</sub> Power Supply +5 Volts**

### **V<sub>SS</sub> Ground**

## FUNCTIONAL DESCRIPTION

Please refer to Table 1 for summary of Mode Select.

**TABLE 1. MODE SELECT**

E <sub>1</sub>	E <sub>2</sub>	W	G	Output	Supply Current	Mode
H	X	X	X	Hi-Z	I <sub>SB</sub> , I <sub>SB1</sub>	Not Selected
X	L	X	X	Hi-Z	I <sub>SB</sub> , I <sub>SB2</sub>	Not Selected
L	H	H	H	Hi-Z	I <sub>DD</sub> , I <sub>DD1</sub>	Output Disabled
L	H	H	L	D <sub>OUT</sub>	I <sub>DD</sub> , I <sub>DD1</sub>	Read
L	H	L	X	Hi-Z	I <sub>DD</sub> , I <sub>DD1</sub>	Write

H = HIGH  
L = LOW  
X = Don't Care

### ABSOLUTE MAXIMUM RATINGS (Note 1)

Supply Voltage	-0.5 to +7.0 V
All Signal Voltages	-0.5 to +7.0 V
DC Output Current	.20 mA
Power Dissipation	
Cerdip Packages	1.0 W
Plastic Packages	1.0 W
Ambient Temperature with Power Applied	
Cerdip Packages	-55 to +125°C
Plastic Packages	-10 to +85°C
Storage Temperature	
Cerdip Packages	-65 to +150°C
Plastic Packages	-55 to +125°C

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

### OPERATING RANGES (Note 2)

Commercial (C) Devices	
Supply Voltage	+4.5 to +5.5 V
Temperature	0 to +70°C
Military (M) Devices*	
Supply Voltage	+4.5 to +5.5 V
Temperature	-55 to +125°C

Operating ranges define those limits between which the functionality and parameters of the device are guaranteed.

\*Military product 100% tested at  $T_C = +25^\circ\text{C}$ ,  $+125^\circ\text{C}$ , and  $-55^\circ\text{C}$ .

### DC CHARACTERISTICS over operating range unless otherwise specified\*

Parameter Symbol	Parameter Description	Test Conditions	Am99CS88		Am99C88		Am99CL88		Units	
			Min.	Max.	Min.	Max.	Min.	Max.		
$I_{OH}$	Output HIGH Current	$V_{OH} = 2.4 \text{ V}$ $V_{DD} = 4.5 \text{ V}$	-2		-2		-2		mA	
$I_{OL}$	Output LOW Current	$V_{OL} = 0.4 \text{ V}$	4		4		4		mA	
$V_{IH}$	Input HIGH Voltage		2.2	$V_{DD} + 1.0$	2.2	$V_{DD} + 1.0$	2.2	$V_{DD} + 1.0$	V	
$V_{IL}$	Input LOW Voltage		-0.3	0.8	-0.3	0.8	-0.3	0.8	V	
$I_{IX}$	Input Load Current	$GND \leq V_{IN} \leq V_{DD}$		2		2		2	$\mu\text{A}$	
$I_{OZ}$	Output Leakage Current	$GND \leq V_{OUT} \leq V_{DD}$ $E_1 \geq V_{IH}$ or $E_2 \leq V_{IL}$ or $G \geq V_{IH}$		2		2		2	$\mu\text{A}$	
$I_{DD}$	Operating Supply Current	$E_1 \leq V_{IL}$ $E_2 \geq V_{IH}$ $I_{I/O} = 0 \text{ mA}$		60		60		40	mA	
$I_{DD1}$	Average Operating Supply Current	Cycle = Min., Duty = 100% $E_1 \leq V_{IL}$ , $E_2 \geq V_{IH}$ , $I_{I/O} = 0 \text{ mA}$		60		60		40	mA	
$I_{SB}$	Standby Power Supply Current	$E_1 = V_{IH}$ or $E_2 = V_{IL}$		10		5		1	mA	
$I_{SB1}$		$E_1 \geq V_{DD} - 0.2 \text{ V}$ , $E_2 \geq V_{DD} - 0.2 \text{ V}$ or $E_2 \leq 0.2 \text{ V}$	COM'L		-		3000		100	$\mu\text{A}$
			MIL		10000		5000		-	
$I_{SB2}$		$E_2 \leq 0.2 \text{ V}$	COM'L		-		3000		100	$\mu\text{A}$
		MIL		10000		5000		-		


\*See the last page of this spec for Group A Subgroup Testing information.

### CAPACITANCE

Parameter Symbol	Parameter Description	Test Conditions	Am99CS88		Am99C88		Am99CL88		Units
			Min.	Max.	Min.	Max.	Min.	Max.	
$C_I$	Input Capacitance	$f = 1 \text{ MHz}$		$V_{IN} = 0 \text{ V}$		8		8	pF
$C_{I/O}$	Input/Output Capacitance			$V_{I/O} = 0 \text{ V}$		8		8	pF


Notes: These parameters are not 100% tested, but are evaluated at initial characterisation and at any time the design is modified where capacitance may be affected.

## SWITCHING TEST CIRCUITS



TC002971

A.



TC002981

B.

$C_L = 100 \text{ pF}$


## SWITCHING CHARACTERISTICS (Notes 3-7)\*

No.	Parameter Symbols	Parameter Description	Am99CS88/ Am99C88/ Am99CL88-70		Am99CS88/ Am99C88/ Am99CL88-10		Am99CS88/ Am99C88/ Am99CL88-12		Am99CS88/ Am99C88/ Am99CL88-15		Am99CS88/ Am99C88/ Am99CL88-20		Units
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
<b>READ CYCLE</b>													
1	TAVAX	t <sub>RC</sub>	Read Cycle Time (Address Valid to Address Don't Care)		70	100	120	150	200			ns	
2	TAVQV	t <sub>AA</sub>	Address Access Time (Address Valid to Data Out Valid)		70	100	120	150	200			ns	
3	TE <sub>1</sub> LQV	t <sub>CE1</sub>	Chip Enable Access Time (Chip Enable Valid to Data Out Valid)	E <sub>1</sub>	70	100	120	150	200			ns	
4	TE <sub>2</sub> HQV	t <sub>CE2</sub>		E <sub>2</sub>	70	100	120	150	200				
5	TGLQV	t <sub>OE</sub>	Output Enable Valid to Data Out Valid		40	50	60	70	90			ns	
6	TE <sub>1</sub> LQX	t <sub>LZ1</sub>	Chip Enable Valid to Data Out On (Note 7)	E <sub>1</sub>	10	10	10	10	10			ns	
7	TE <sub>2</sub> HQX	t <sub>LZ2</sub>		E <sub>2</sub>	10	10	10	10	10				
8	TGLQX	t <sub>OLZ</sub>	Output Enable Valid to Data Out On (Note 7)		5	5	5	5	5			ns	
9	TE <sub>1</sub> HQZ	t <sub>HZ1</sub>	Chip Enable Not Valid to Data Out Off (Notes 6 & 7)	E <sub>1</sub>	0	35	0	35	0	50	0	60	ns
10	TE <sub>2</sub> LQZ	t <sub>HZ2</sub>		E <sub>2</sub>	0	35	0	35	0	50	0	60	
11	TGHQZ	t <sub>OHZ</sub>	Output Enable Not Valid to Data Out Off (Notes 6 & 7)		0	30	0	35	0	50	0	60	ns
12	TAXQX	t <sub>OH</sub>	Output Hold from Address Change		3	3	3	3	3			ns	
13	t <sub>PD</sub>	Chip Disable to Power-Down Delay (Note 3)		40		50	60	70	90			ns	
14	t <sub>PU</sub>	Chip Enable to Power Up (Note 3)		0		0	0	0	0			ns	
<b>WRITE CYCLE</b>													
15	TAVAX	t <sub>WC</sub>	Write Cycle Time (Address Valid to Address Don't Care)		70	100	120	150	200			ns	
16	TE <sub>1</sub> LWH	t <sub>CW</sub>	Chip Enable to End of Write (Note 5)	E <sub>1</sub>	65	80	85	100	140			ns	
17	TE <sub>2</sub> HWH	t <sub>CW</sub>		E <sub>2</sub>	65	80	85	100	140				
18	TAVWL	t <sub>AS</sub>	Address Setup Time		0	0	0	0	0			ns	
19	TAVWH	t <sub>AW</sub>	Address Valid to End of Write		65	80	85	100	140			ns	
20	TWLWH	t <sub>WP</sub>	Write Pulse Width (Note 5)		60	60	70	90	120			ns	
21	TWHAX	t <sub>WR1</sub>	End of Write to Address Don't Care	E <sub>1</sub> , W	5	5	5	10	15			ns	
22	TE <sub>2</sub> LAX	t <sub>WR2</sub>		E <sub>2</sub>	15	15	15	15	20				
23	TWHQX	t <sub>OW</sub>	Write Enable LOW to Data Out Off (Notes 6,7)		0	30	0	35	0	50	0	60	ns
24	TWLQZ	t <sub>WHz</sub>	Data in Valid to Write Enable HIGH		30	40	50	60	70			ns	
25	TWHDX	t <sub>DH</sub>	Write Enable HIGH to Data Don't Care		0	0	0	0	0			ns	
26	TWHQX	t <sub>OW</sub>	Write Enable HIGH to Data Out Active (Note 7)		10	10	10	10	10	10	10	ns	

- Notes:
1. Absolute Maximum Ratings are intended for user guidelines and are not tested.
  2. For test and correlation purposes, ambient temperature is defined as the stabilized case temperature.
  3. Parameter not tested, guaranteed by characterization.
  4. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5 V, input pulse levels of 0 to 3.0 V and output loading of the specified t<sub>OL</sub>/t<sub>OH</sub> and 100 pF load capacitance. Output timing reference is 1.5 V.
  5. The internal write time of the memory is defined by the overlap of E<sub>1</sub> and E<sub>2</sub> active and W low. All signals must be active to initiate a write and any one signal can terminate a write by going inactive. The data input setup and hold timing should be referenced to the second transition edge of the signal that terminates the write.
  6. The minimum limit is not tested and is included for design information only.
  7. Parameter not tested, guaranteed by characterization using the load shown in B. under Switching Test Circuits.

\*See the last page of this spec for Group A Subgroup Testing information.


### SWITCHING WAVEFORMS (Cont'd.)



WF021790


**Read Cycle ( $\bar{W}$  HIGH)**

# SWITCHING WAVEFORMS



WF021770

Write Cycle 1




WF021780

Write Cycle 2 ( $\bar{G}$  LOW)


**LOW V<sub>DD</sub> DATA RETENTION CHARACTERISTICS** over operating range unless otherwise specified

Parameter Symbol	Parameter Description	Test Conditions	Am99CS88		Am99C88		Am99CL88		Units
			Min.	Max.	Min.	Max.	Min.	Max.	
V <sub>DR1</sub>	V <sub>DD</sub> for Data Retention	$\bar{E}_1 \geq V_{DD} - 0.2$ , $E_2 \geq V_{DD} - 0.2$ V or $E_2 \leq 0.2$ V	2.0		2.0		2.0		V
V <sub>DR2</sub>			$E_2 \leq 0.2$ V						
I <sub>DDR1</sub>	Data Retention Current	$V_{DD} = 0.2$ V, $\bar{E}_1 \geq V_{DD} - 0.2$ V, $E_2 \geq 0.2$ V or $E_2 \leq 0.2$ V $V_{DD} = 2.0$ V, $E_2 \leq 0.2$ V		5000		1000		50	$\mu$ A
I <sub>DDR2</sub>				5000		1000		50	$\mu$ A
t <sub>CDR</sub>	Chip Deselect to Data Retention Time (Note 1)	See Waveform (Note 2)	0		0		0		ns
t <sub>R</sub>	Operating Recovery Time (Note 1)		t <sub>RC</sub>		t <sub>RC</sub>		t <sub>RC</sub>		ns



WF021800

**Low V<sub>DD</sub> Data Retention Waveform 1 ( $E_2$  Controlled)**



WF021811

**Low V<sub>DD</sub> Data Retention Waveform 2 ( $\bar{E}_1$  Controlled,  $E_2 \geq V_{DD} - 0.2$  V or  $E_2 \leq 0.2$  V)**

- Notes: 1. Parameter not tested, guaranteed by design.  
2. Waveforms shown are not actual and may vary in use.



## GROUP A SUBGROUP TESTING

### DC CHARACTERISTICS

Parameter Symbol	Subgroups
I <sub>OH</sub>	1, 2, 3
I <sub>OL</sub>	1, 2, 3
V <sub>IH</sub>	7, 8
V <sub>IL</sub>	7, 8
I <sub>I<sub>X</sub></sub>	1, 2, 3
I <sub>OZ</sub>	1, 2, 3
I <sub>DD</sub>	1, 2, 3
I <sub>DD1</sub>	1, 2, 3
I <sub>SB</sub>	1, 2, 3
I <sub>SB1</sub>	1, 2, 3
I <sub>SB2</sub>	1, 2, 3

### SWITCHING CHARACTERISTICS

No.	Parameter Symbol	Subgroups	No.	Parameter Symbol	Subgroups
1	TAVAX (t <sub>RC</sub> )	7, 8, 9, 10, 11	17	TE <sub>2</sub> HWH (t <sub>CW</sub> )	7, 8, 9, 10, 11
2	TAVQV (t <sub>AA</sub> )	7, 8, 9, 10, 11	18	TAVWL (t <sub>AS</sub> )	7, 8, 9, 10, 11
3	TE <sub>1</sub> LQV (t <sub>CE1</sub> )	7, 8, 9, 10, 11	19	TAVWH (t <sub>AW</sub> )	7, 8, 9, 10, 11
4	TE <sub>2</sub> HQV (t <sub>CE2</sub> )	7, 8, 9, 10, 11	20	TWLWH (t <sub>WP</sub> )	7, 8, 9, 10, 11
5	TGLQV (t <sub>OE</sub> )	7, 8, 9, 10, 11	21	TWHAX (t <sub>WR1</sub> )	7, 8, 9, 10, 11
8	TGLQX (t <sub>OLZ</sub> )	7, 8, 9, 10, 11	22	TE <sub>2</sub> LAX (t <sub>WR2</sub> )	7, 8, 9, 10, 11
12	TAXQX (t <sub>OH</sub> )	7, 8, 9, 10, 11	24	TWLQZ (t <sub>WHZ</sub> )	7, 8, 9, 10, 11
15	TAVAX (t <sub>WC</sub> )	7, 8, 9, 10, 11	25	TWHDX (t <sub>DH</sub> )	7, 8, 9, 10, 11
16	TE <sub>1</sub> LWH (t <sub>CW</sub> )	7, 8, 9, 10, 11			

### MILITARY BURN-IN

Military burn-in is in accordance with the current revision of MIL-STD-883, Test Method 1015, Conditions A through E. Test conditions are selected at AMD's option.

4

# Am99C88H

8192 x 8 CMOS Static Random-Access Memory

## ADVANCE INFORMATION

### DISTINCTIVE CHARACTERISTICS

- High Speed
  - 35 ns Commercial
  - 45 ns Military
- Low active power dissipation
  - 605 mW Maximum
- Low standby power dissipation
  - 138 mW Maximum
- Battery backup operation
  - 2-V data retention
- Single 5-V  $\pm 10\%$  power-supply operation
- Common data inputs and outputs
- Fully static operation and interface
- Automatic power-down when deselected
- TTL-compatible inputs and outputs
- Standard 28-pin, 600-mil DIP, and 32-pin ceramic leadless and plastic leaded chip carriers

### GENERAL DESCRIPTION


The Am99C88H is a high-performance CMOS Static RAM organized as 8192 words by 8 bits. It is manufactured using an advanced high-performance CMOS process that combines high speed with low-power consumption and increased reliability.

The Am99C88H operates from a single 5-V supply and is fully TTL-compatible. Four inputs,  $\bar{E}_1$ ,  $E_2$ ,  $\bar{W}$ , and  $\bar{G}$  are used to control the device. Two Chip Enables ( $\bar{E}_1$  and  $E_2$ ) select the device for operation, control the automatic

power-down feature, and provide for easy memory expansion. Write Enable ( $\bar{W}$ ) controls write and read operations. Output Enable ( $\bar{G}$ ) controls the three-state output buffers on the eight common data inputs and outputs. Data is retained by the device with  $V_{CC}$  as low as 2 V.

The Am99C88H is available in a 28-pin, 600-mil DIP, a 32-pin ceramic leadless chip carrier, and a 32-pin plastic leaded chip carrier.

### BLOCK DIAGRAM




BD006470

Publication # 08118 Rev. A Amendment /0  
Issue Date: May 1986

## PRODUCT SELECTOR GUIDE

Part Number	Am99C88H			
	-35	-45	-55	-70
Access Time Max. (ns)	35	45	55	70
0 to +70°C	I <sub>CC</sub> Max. (mA)	110	110	110
	I <sub>SB</sub> Max. (mA)	25	25	25
	I <sub>SBC</sub> Max. (mA)	5	5	5
-55 to +125°C	I <sub>CC</sub> Max. (mA)	—	125	125
	I <sub>SB</sub> Max. (mA)	—	30	30
	I <sub>SBC</sub> Max. (mA)	—	10	10

## CONNECTION DIAGRAMS Top View




CD009133

CD009125

\*Same pinouts apply for PLCC.

Note: Pin 1 is marked for orientation.

## LOGIC SYMBOL



LS002181

# Am99C89

8192 x 9 Static R/W Random-Access Memory

## ADVANCE INFORMATION

Am99C89

### DISTINCTIVE CHARACTERISTICS

- High Speed
  - Access time as fast as 45 ns
- Low power consumption
  - 660 mW Maximum (Active)
  - 140 mW Maximum (Standby)
- Output Enable ( $\bar{G}$ ) control to minimize bus contention
- Dual Chip Enable for increased design flexibility
- Automatic power-down when deselected
- Single 5-V  $\pm 10\%$  power supply operation
- Fully static—no clocks or timing signals required
- Standard 28-pin, 300-mil DIP

### GENERAL DESCRIPTION

The Am99C89 is a high-performance, 8192 x 9-bit, static, Read/Write, Random-Access Memory. Fabricated with advanced CMOS processing techniques, the Am99C89 combines fast access time with low power consumption and increased reliability.


Features include common input/output pins and four control signals ( $\bar{W}$ ,  $\bar{G}$ ,  $\bar{E}_1$ , and  $E_2$ ) to facilitate read/write operations, simplify memory expansion, and minimize any bus contention that may limit device performance. The

availability of two Chip Enable pins provides further system design flexibility.

The Am99C89 offers enhanced system reliability in writable control store applications by providing an extra bit for parity checks. This device is ideal for use in high-performance EDP equipment, disk controllers, workstations, and automatic test equipment systems.

The Am99C89 features single 5-V operation with automatic power-down capability. All input/output levels are TTL-compatible.

### BLOCK DIAGRAM




BD006461

Publication #	Rev.	Amendment
08110	A	70
Issue Date: May 1986		

## PRODUCT SELECTOR GUIDE


Part Number	Am99C89-45	Am99C89-55	Am99C89-70
Maximum Access Time (ns)	45	55	70
I <sub>CC</sub> Maximum (mA)	120	120	120
I <sub>SB</sub> Maximum (mA)	25	25	25

### CONNECTION DIAGRAMS Top View



Note: Pin 1 is marked for orientation.

### LOGIC SYMBOL



#### Pin Names

- A<sub>0</sub> - A<sub>12</sub> = Address Inputs
- DQ<sub>0</sub> - DQ<sub>8</sub> = Data I/O
- $\bar{G}$  = Output Enable
- $\bar{E}_1$ ,  $\bar{E}_2$  = Chip Enable
- W = Write Enable
- V<sub>CC</sub> = +5-V Power Supply
- V<sub>SS</sub> = Ground

LS002471



**INTRODUCTION  
NUMERICAL DEVICE INDEX  
FUNCTIONAL INDEX AND SELECTION GUIDE**

**1**

**BIPOLAR PROGRAMMABLE  
READ ONLY MEMORY (PROM)**

**2**

**BIPOLAR RANDOM-ACCESS  
MEMORIES (RAM)**

**3**

**MOS RANDOM-ACCESS  
MEMORIES (RAM)**

**4**

**MOS ELECTRICALLY ERASABLE  
PROGRAMMABLE ROM (EEPROM)**

**5**

**MOS UV ERASABLE  
PROGRAMMABLE ROM (EPROM)**

**6**

**PACKAGING: THERMAL CHARACTERIZATION  
PACKAGE OUTLINES  
GENERAL INFORMATION  
SALES OFFICES**

**7**

# MOS Electrically Erasable Programmable ROM (EEPROM) Index

Am28C256	32K x 8 Electrically Erasable PROM.....	5-42
Am2817A	2048 x 8-Bit Electrically Erasable PROM .....	5-1
Am2864A	8192 x 8 Electrically Erasable PROM .....	5-20
Am2864B	8192 x 8 Electrically Erasable PROM .....	5-31
Am9864	8192 x 8-Bit Electrically Erasable PROM .....	5-10



# Am2817A

2048 x 8-Bit Electrically Erasable PROM

Am2817A

## DISTINCTIVE CHARACTERISTICS

- 5-Volt-only operation
- Write-protect circuitry to preserve data on power up and power down
- Ready/Busy pin for end-of-write indication
- Self-timed write cycle with on-chip latches
- Minimum endurance of 10,000 write cycles per byte with a 10-year retention. For detailed information, see the Am9864 Reliability Report (PID #06891A)

## GENERAL DESCRIPTION

The Am2817A is a 16,384-bit Electrically Erasable Programmable Read-Only Memory (EEPROM). It is organized as 2048 words by 8 bits per word and offers a fast 200 ns read access time.

The 2817A has a fully self-timed write cycle with address, data, and control lines latched during the write operation.


The latched inputs and self-timed write cycle free the microprocessor to perform other processes during write. A

transparent automatic erase before write enhances system performance.

To eliminate bus contention in a microprocessor system, this device offers separate Output Enable ( $\overline{OE}$ ) and Chip Enable ( $\overline{CE}$ ) controls.

The Am2817A is fabricated on AMD's highly manufacturable N-Channel silicon gate process and uses AMD's proprietary EEPROM technology to achieve electrically alterable, non-volatile storage.

## BLOCK DIAGRAM



BD003532

## MODE SELECT TABLE

$\overline{CE}$	$\overline{OE}$	WE	Outputs	R/B	Mode
L	L	H	DOUT	Hi-Z	Read
L	H	H	Hi-Z	Hi-Z	Read Inhibit
H	X	X	Hi-Z	Hi-Z	Standby
L	H		DIN		Byte Write
Automatic before each "Write"					Byte Erase
X	L	X	-	-	Write Inhibit


H = HIGH  
L = LOW  
X = Don't Care  
 = Pulse

## PRODUCT SELECTOR GUIDE


Part Number	Am2817A-2	Am2817A-20	Am2817A	Am2817A-25	Am2817A-3	Am2817A-35
Access Time	200 ns		250 ns		350 ns	
Supply Tolerance	±5%	±10%	±5%	±10%	±5%	±10%

5

## CONNECTION DIAGRAMS Top View




CD005372



CD006001

Note: Pin 1 is marked for orientation.

## LOGIC SYMBOL



LS002273


V<sub>CC</sub> = Power Supply  
GND = Ground

# ORDERING INFORMATION

## Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:

- A. Device Number**
- B. Speed Option** (if applicable)
- C. Package Type**
- D. Temperature Range**
- E. Optional Processing**



Valid Combinations	
AM2817A-2	DC, DCB, DI, DIB, DE, DEB, LC, LCB, LI, LIB, LE, LEB
AM2817A-20	
AM2817A	
AM2817A-25	
AM2817A-3	
AM2817A-35	

### Valid Combinations


Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

# ORDERING INFORMATION

## APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. CPL (Controlled Products List) products are processed in accordance with MIL-STD-883C, but are inherently non-compliant because of package, solderability, or surface treatment exceptions to those specifications. The order number (Valid Combination) for APL products is formed by a combination of:

- A. Device Number**
- B. Speed Option** (if applicable)
- C. Device Class**
- D. Package Type**
- E. Lead Finish**



### Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

Valid Combinations	
AM2817A-25	/BXA,
AM2817A-35	/BXC, /BUC

## FUNCTIONAL DESCRIPTION

### Read Mode

The Am2817A has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable ( $\overline{CE}$ ) is the power control and should be used for device selection. Output Enable ( $\overline{OE}$ ) is the output control and should be used to gate data to the output pins independent of device selection. Assuming that addresses are stable, address access time ( $t_{ACC}$ ) is equal to the delay from  $\overline{CE}$  to output ( $t_{CE}$ ). Data is available at the outputs  $t_{OE}$  after the falling edge of  $\overline{OE}$ , assuming that  $\overline{CE}$  has been low and addresses have been stable for at least  $t_{ACC} - t_{OE}$ .

### Standby Mode

The Am2817A has a standby mode which reduces the active power dissipation by 60% from 500 mW to 200 mW (values for 0 to 70°C). The Am2817A is placed in the standby mode by applying a TTL HIGH signal to the  $\overline{CE}$  input. When in the standby mode, the outputs are in a high-impedance state, independent of the  $\overline{OE}$  input.

### Data Protection

The Am2817A incorporates several features that prevent unwanted write cycles during  $V_{CC}$  power-up and power-down. These features protect the integrity of the stored data.

To avoid the initiation of a write cycle during  $V_{CC}$  power-up and power-down, a write cycle is locked out for  $V_{CC}$  less than 3.8 volts. It is the user's responsibility to insure that the control levels are logically correct when  $V_{CC}$  is above 3.8 volts.

There is a  $\overline{WE}$  lockout circuit that prevents  $\overline{WE}$  pulses of less than 10 ns\* duration from initiating a write cycle.

When the  $\overline{OE}$  control is in logic zero condition, a write cycle cannot be initiated.

### Write Mode

The Am2817A has a write cycle that is similar to that of a static RAM. The write cycle is completely self timed, and initiated by a LOW-going pulse on the  $\overline{WE}$  pin. On the falling edge of  $\overline{WE}$  the address information is latched. On the rising edge, the data and the control pins ( $\overline{CE}$  and  $\overline{OE}$ ) are latched. The Ready/Busy ( $R/\overline{B}$ ) pin goes to a logic-LOW level indicating

that the Am2817A is in a write cycle which signals the microprocessor host that the system bus is free for other activity. When  $R/\overline{B}$  goes back to a HIGH, the Am2817A has completed writing and is ready to accept another cycle.

### Output OR-Tieing

To accommodate multiple memory connections, a 2-line control function is provided to allow for:

1. Low memory power dissipation, and
2. Assurance that output bus contention will not occur.

It is recommended that  $\overline{CE}$  be decoded and used as the primary device selecting function, while  $\overline{OE}$  be made a common connection to all devices in the array and connected to the read line from the system control bus. This assures that all deselected memory devices are in their low-power standby mode and that the output pins are only active when data is desired from a particular memory device.

### Ready/Busy Pin

The Ready/Busy ( $R/\overline{B}$ ) pin is an open-drain output which allows two or more  $R/\overline{B}$  signals to be OR-tied together. The value of the pullup resistor required is as follows:

$$R_{pu} = \frac{4.6 \text{ V}}{2.1 \text{ mA} - I_{IL}}$$

$I_{IL}$  = total  $V_{IL}$  input current of devices connected to  $R/\overline{B}$ .

A typical pullup resistor value for  $R/\overline{B}$  is 3 k $\Omega$ , assuming  $I_{IL}$  is less than 0.5 mA.

### APPLICATIONS

During the switch between active and standby conditions, transient current peaks are produced on the rising and falling edges of Chip Enable. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. A 0.1- $\mu$ F ceramic capacitor (high frequency, low inherent inductance) should be used on each device between  $V_{CC}$  and GND to minimize transient effects. In addition, to overcome the voltage droop caused by the inductive effects of the printed circuit board traces on EEPROM arrays, a 4.7- $\mu$ F bulk electrolytic capacitor should be used between  $V_{CC}$  and GND for each eight devices. The location of the capacitor should be close to where the power supply is connected to the array.

\* This parameter is sampled and not 100% tested.

## ABSOLUTE MAXIMUM RATINGS

Storage Temperature ..... -65 to +150°C  
 Ambient Temperature with Power  
 Applied ..... -65 to +135°C  
 Voltage on All Inputs with Respect  
 to GND ..... +6.50 to -0.6 V

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

## OPERATING RANGES

Commercial (C) Devices  
 Temperature (T<sub>C</sub>) ..... 0 to +70°C  
 Supply Voltage (V<sub>CC</sub> ±5%) ..... +4.75 to +5.25 V  
 (V<sub>CC</sub> ±10%) ..... +4.50 to +5.50 V

Industrial (I) Devices  
 Temperature (T<sub>C</sub>) ..... -40 to +85°C  
 Supply Voltage (V<sub>CC</sub> ±5%) ..... +4.75 to +5.25 V  
 (V<sub>CC</sub> ±10%) ..... +4.50 to +5.50 V

Extended Commercial (E) Devices  
 Temperature (T<sub>C</sub>) ..... -55 to +125°C  
 Supply Voltage (V<sub>CC</sub> ±10%) ..... +4.50 to +5.50 V

Military (M) Devices  
 Temperature (T<sub>C</sub>) ..... -55 to +125°C  
 Supply Voltage (V<sub>CC</sub> ±10%) ..... +4.50 to +5.50 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

## DC CHARACTERISTICS over operating range unless otherwise specified

Parameter Symbol	Parameter Description	Test Conditions	Min.	Typ.	Max.	Units
I <sub>IL</sub>	Input Leakage Current	V <sub>IN</sub> = 0 to 5.5 V			10	μA
I <sub>LO</sub>	Output Leakage Current	V <sub>OUT</sub> = 0 to 5.5 V			10	μA
I <sub>CC1</sub>	V <sub>CC</sub> Current (Standby)	$\overline{CE} = V_{IH}, \overline{OE} = V_{IL}$			40	mA
I <sub>CC2</sub>	V <sub>CC</sub> Current (Active)	$\overline{OE} = \overline{CE} = V_{IL}$			100	mA
I <sub>CC</sub>	V <sub>CC</sub> Current (Write)	$\overline{WE} \downarrow, \overline{CE} = V_{IL}, \overline{OE} = V_{IH}$			100	mA
V <sub>IL</sub>	Input LOW Voltage		-0.1		.8	Volts
V <sub>IH</sub>	Input HIGH Voltage		2.0		V <sub>CC</sub> + 1	Volts
V <sub>OL</sub>	Output LOW Voltage	I <sub>OL</sub> = 2.1 mA			.45	Volts
V <sub>OH</sub>	Output HIGH Voltage	I <sub>OH</sub> = -400 μA	2.4			Volts
V <sub>WI</sub>	Write Inhibit Voltage		3.3	3.8		Volts
V <sub>RB</sub>	R/B Output LOW	I <sub>RB</sub> = 2.1 mA			.45	Volts
C <sub>IN</sub>	Input Capacitance (Notes 1, 2 & 3)	V <sub>IN</sub> = 0 V		4	10	pF
C <sub>OUT</sub>	Output Capacitance (Notes 1, 2 & 3)	$\overline{OE} = \overline{CE} = V_{IH}, V_{OUT} = 0 V$		8	12	pF

- Notes 1. This parameter is sampled on a periodic basis and not 100% tested.  
 2. Freq. = 1 MHz @ 25°C.  
 3. Typical values are for nominal supply voltages.

## KEY TO SWITCHING WAVEFORMS

WAVEFORM	INPUTS	OUTPUTS
	MUST BE STEADY	WILL BE STEADY
	MAY CHANGE FROM H TO L	WILL BE CHANGING FROM H TO L
	MAY CHANGE FROM L TO H	WILL BE CHANGING FROM L TO H
	DON'T CARE: ANY CHANGE PERMITTED	CHANGING; STATE UNKNOWN
	DOES NOT APPLY	CENTER LINE IS HIGH IMPEDANCE "OFF" STATE

KS000010


## Switching Test Conditions

Output load: 1 TTL gate and  $C_L = 100$  pF  
 Input pulse levels: 0.45 V to 2.4 V

## Timing Measurements Reference Levels

Input: 0.8 V and 2.0 V  
 Output: 0.8 V and 2.0 V

## SWITCHING TEST CIRCUIT



TC002491


$C_L = 100$  pF, including jig capacitance.

## SWITCHING CHARACTERISTICS over operating range unless otherwise specified

No.	Parameter Symbol	Parameter Description	Test Conditions	Am2817A-2, Am2817A-20		Am2817A, Am2817A-25		Am2817A-3, Am2817A-35		Units	
				Min.	Max.	Min.	Max.	Min.	Max.		
<b>READ</b>											
1	$t_{ACC}$ (Note 3)	Address to Output Delay	$\overline{WE} = V_{IH}$ Output Load: 1 TTL gate and $C_L = 100$ pF Input Rise and Fall Times: $\leq 20$ ns Input Pulse Levels: 0.45 to 2.4 V Timing Measurement Reference Level: Inputs: 0.8 V and 2 V Outputs: 0.8 V and 2 V	$\overline{CE} = \overline{OE} = V_{IL}$		200		250		350	ns
2	$t_{CE}$	$\overline{CE}$ to Output Delay		$\overline{OE} = V_{IL}$		200		250		350	ns
3	$t_{OE}$ (Note 3)	Output Enable to Output Delay		$\overline{CE} = V_{IL}$		75		100		120	ns
4	$t_{DF}$ (Notes 1 & 4)	Output Enable HIGH to Output Float		$\overline{CE} = V_{IL}$	0	60	0	60	0	80	ns
5	$t_{OH}$ (Note 1)	Output Hold from Addresses, $\overline{CE}$ or $\overline{OE}$ Whichever Occurred First		$\overline{CE} = \overline{OE} = V_{IL}$	0		0		0		ns
<b>WRITE</b>											
6	$t_{AS}$	Address to Write Setup Time			20		20		20	ns	
7	$t_{CS}$	$\overline{CE}$ to Write Setup Time			30		30		30	ns	
8	$t_{WP}$	Write Pulse Width			100		100		100	ns	
9	$t_{AH}$	Address Hold Time			50		50		50	ns	
10	$t_{DS}$	Data Setup Time			50		50		50	ns	
11	$t_{DH}$	Data Hold Time			20		20		20	ns	
12	$t_{CH}$	$\overline{CE}$ Hold Time			0		0		0	ns	
13	$t_{OES}$	$\overline{OE}$ Setup Time			20		20		20	ns	
14	$t_{OEH}$	$\overline{OE}$ Hold Time			35		35		35	ns	
15	$t_{DB}$	Time to Device Busy				100		100		100	ns
16	$t_{WR}$	Bytes Write Cycle				10		10		10	ms
17	$t_{WPH}$	Write Control Recovery			50		50		50	ns	
18	$t_{RE}$	Write Recovery Time (Note 6)			0		0		0	ns	
19	$t_{RBO}$	R/ $\overline{B}$ to Output Time (Notes 2 & 6)				50		50		50	ns
20	$t_{WEH}$ (Note 6)	$\overline{WE}$ HIGH Recovery from R/ $\overline{B}$			10		10		10	$\mu$ s	
	(Notes 1 & 5)	Number of Writes per Byte			10		10		10	x1000	


- Notes: 1. This parameter is sampled on a periodic basis to worst-case test conditions and not 100% tested.  
 2. If  $\overline{CE}$  and  $\overline{OE} = V_{IL}$  when R/ $\overline{B}$  is going to  $V_{OH}$ , then  $DQ_{0-7}$  becomes valid after  $t_{RBO} + t_{ACC}$  ns.  
 3.  $\overline{OE}$  may be delayed up to  $t_{ACC} - t_{OE}$  after the falling edge of  $\overline{CE}$  without impact on  $t_{ACC}$ .  
 4.  $t_{DF}$  is specified from  $\overline{OE}$  or  $\overline{CE}$ , whichever ever occurs first.  
 5. See Am9864 Reliability Report (PID #06891A).  
 6. This parameter is for information only. It is not tested nor characterized.

## SWITCHING WAVEFORMS



### Read

- Notes: 1.  $\overline{OE}$  may be delayed up to  $t_{ACC} - t_{OE}$  after the falling edge of  $\overline{CE}$  without impact on  $t_{ACC}$ .  
 2.  $t_{DF}$  is specified from  $\overline{OE}$  or  $\overline{CE}$ , whichever occurs first.



### Write

- Notes: 1. After  $t_{WPH}$  and before the end of the Write cycle ( $R/\overline{B}$  goes HIGH),  $\overline{WE}$ ,  $\overline{CE}$ , and  $\overline{OE}$  are Don't Cares. However, in order to prevent an accidental write when  $R/\overline{B}$  returns HIGH, it is recommended that at least one of the following conditions after  $t_{WPH}$ :  $\overline{WE}$  HIGH,  $\overline{CE}$  HIGH, or  $\overline{OE}$  LOW.  
 2. After the Write cycle is completed ( $R/\overline{B}$  HIGH), the user must meet one of the following conditions:  $\overline{OE}$  LOW,  $\overline{CE}$  HIGH, or  $\overline{WE}$  HIGH.



## GROUP A SUBGROUP TESTING

### DC CHARACTERISTICS

Parameter Symbol	Subgroups
I <sub>IL</sub>	1, 2, 3
I <sub>LO</sub>	1, 2, 3
I <sub>CC1</sub>	1, 2, 3
I <sub>CC2</sub>	1, 2, 3
I <sub>CC</sub>	1, 2, 3
V <sub>IL</sub>	1, 2, 3
V <sub>IH</sub>	1, 2, 3
V <sub>OL</sub>	1, 2, 3
V <sub>OH</sub>	1, 2, 3
V <sub>WI</sub>	7, 8
V <sub>RB</sub>	1, 2, 3
C <sub>IN</sub>	4
C <sub>OUT</sub>	4

### SWITCHING CHARACTERISTICS

No.	Parameter Symbol	Subgroups	No.	Parameter Symbol	Subgroups
1	t <sub>ACC</sub>	9, 10, 11	9	t <sub>AH</sub>	9, 10, 11
2	t <sub>CE</sub>	9, 10, 11	10	t <sub>DS</sub>	9, 10, 11
3	t <sub>OE</sub>	9, 10, 11	11	t <sub>DH</sub>	9, 10, 11
4	t <sub>DF</sub>	9, 10, 11	12	t <sub>CH</sub>	9, 10, 11
5	t <sub>OH</sub>	9, 10, 11	13	t <sub>OES</sub>	9, 10, 11
6	t <sub>AS</sub>	9, 10, 11	14	t <sub>OEH</sub>	9, 10, 11
7	t <sub>CS</sub>	9, 10, 11	15	t <sub>DB</sub>	9, 10, 11
8	t <sub>WP</sub>	9, 10, 11	16	t <sub>WR</sub>	9, 10, 11
			17	t <sub>WPH</sub>	9, 10, 11

### MILITARY BURN-IN

Military burn-in is in accordance with the current revision of MIL-STD-883, Test Method 1015, Conditions A through E. Test conditions are selected at AMD's option.

# Am9864

8192 x 8-Bit Electrically Erasable PROM

Am9864

## DISTINCTIVE CHARACTERISTICS

- 5 V only operation
- Self Timed Write Cycle with on chip latches
- Ready/Busy Pin for end of write indication
- Data Protection Features to prevent writes from occurring during  $V_{CC}$  power up/down
- Fast Read Access Time
  - Am9864-2/-20 : 200 ns
  - Am9864 /-25 : 250 ns
  - Am9864-30 : 300 ns
  - Am9864-3/-35 : 350 ns
- Minimum endurance of 10,000 write cycles per byte with a 10 year data retention (See 9864 Reliability Report Order #06891A for detailed information).


## GENERAL DESCRIPTION

The Am9864 is a 65,536 bit Electrically Erasable Programmable Read Only Memory (EEPROM), organized as 8192 words by 8 bits per word. It operates from a single 5 volt supply and has a fully self timed write cycle with address, data and control lines latched during the write operation. The Am9864 is fabricated on AMD's highly manufacturable N-Channel Silicon gate process, and uses AMD's proprietary EEPROM technology to achieve the Electrically

Alterable Nonvolatile Storage. This technology employs the industry accepted Fowler-Nordheim tunneling across a thin oxide.

The Am9864 provides on chip the logic necessary to interface with most microprocessors. The latched inputs and self timed write cycle free the microprocessor to perform other tasks during a write. A transparent automatic erase before write enhances system performance.

## BLOCK DIAGRAM



## MODE SELECTION

Inputs			Outputs		Mode
CE	OE	WE	R/B	I/O	
L	L	H	H	Data Out	Read
L	H	$\overline{\text{L}}$	$\overline{\text{L}}$	Data In	Write
H	X	X	H	Hi Z	Standby
L	H	H	H	Hi Z	Read Inhibit
X	L	X	-	-	Write Inhibit

H = High  
 L = Low  
 X = Don't Care  
 $\overline{\text{L}}$  = Pulse



## PRODUCT SELECTOR GUIDE

Part Number	Am9864-2	Am9864-20	Am9864	Am9864-25	Am9864-30	Am9864-3	Am9864-35
V <sub>CC</sub> Supply tolerance	±5%	±10%	±5%	±10%	±10%	±5%	±10%
Access Time	200 ns		250 ns		300 ns		350 ns
Chip Select Delay	200 ns		250 ns		300 ns		350 ns
Output Enable Delay		75 ns		100 ns		120 ns	120 ns

Publication # 05003  
 Rev. D  
 Issue Date: May 1986  
 Amendment /0


## CONNECTION DIAGRAMS Top View

LCC\*



Note: Pin 1 is marked for orientation.

## LOGIC SYMBOL




\*Same pinouts apply to PLCC.

## ORDERING INFORMATION

### Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:

- A. Device Number**
- B. Speed Option** (if applicable)
- C. Package Type**
- D. Temperature Range**
- E. Optional Processing**



Valid Combinations	
AM9864-2	PC, PCB, DC, DCB, DI, DIB, LI, LIB
AM9864-20	
AM9864	
AM9864-3	PC, PCB, DC, DCB, DI, DIB, DE, DEB, LC, LCB, LI, LIB, LE, LEB
AM9864-25	
AM9864-35	

#### Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.


\*To be announced.

## ORDERING INFORMATION

### APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. CPL (Controlled Products List) products are processed in accordance with MIL-STD-883C, but are inherently non-compliant because of package, solderability, or surface treatment exceptions to those specifications. The order number (Valid Combination) for APL products is formed by a combination of:

- A. Device Number**
- B. Speed Option** (if applicable)
- C. Device Class**
- D. Package Type**
- E. Lead Finish**



Valid Combinations	
AM9864-25	/BXA, /BXC, /BUC
AM9864-30	
AM9864-35	

#### Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

## FUNCTIONAL DESCRIPTION

### Read Mode

The Am9864 has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable ( $\overline{CE}$ ) is the power control and should be used for device selection. Output Enable ( $\overline{OE}$ ) is the output control and should be used to gate data to the output pins independent of device selection. Assuming that addresses are stable, address access time ( $t_{ACC}$ ) is equal to the delay from  $\overline{CE}$  to output ( $t_{CE}$ ). Data is available at the outputs  $t_{OE}$  after the falling edge of  $\overline{OE}$ , assuming that  $\overline{CE}$  has been low and addresses have been stable for at least  $t_{ACC}+t_{OE}$ .

### Standby Mode

The Am9864 has a standby mode which reduces the active power dissipation by 60%, from 525 mW to 210 mW ( $V_{CC} \pm 5\%$  values for 0 to 70°C). The Am9864 is placed in the standby mode by applying a TTL high signal to the  $\overline{CE}$  input. When in the standby mode, the outputs are in a high-impedance state, independent of the  $\overline{OE}$  input.

### Data Protection

The Am9864 incorporates several features that prevent unwanted write cycles during  $V_{CC}$  power up and power down. These features protect the integrity of the stored data.

To avoid the initiation of a write cycle during  $V_{CC}$  power up and power down, a write cycle is locked out for  $V_{CC}$  less than 3.3 volts (typical 3.8 V). It is the user's responsibility to insure that the control levels are logically correct when  $V_{CC}$  is above 3.3 volts.

There is a  $\overline{WE}$  lockout circuit that prevents  $\overline{WE}$  pulses of less than 10 ns duration from initiating a write cycle.\*

When the  $\overline{OE}$  control is in logic zero condition, a write cycle cannot be initiated.

### Write Mode

The Am9864 has a write cycle that is similar to that of a Static RAM. The write cycle is completely self timed, and initiated by a low going pulse on the  $\overline{WE}$  pin. On the falling edge of  $\overline{WE}$  the address information is latched. On the rising edge, the data and the control pins ( $\overline{CE}$  and  $\overline{OE}$ ) are latched. The Ready/Busy pin goes to a logic low level indicating that the Am9864 is in a write cycle which signals the microprocessor host that the system bus is free for other activity. When Ready/Busy goes back to a high the Am9864 has completed writing, and is ready to accept another cycle.

### Output OR-Tieing

To accommodate multiple memory connections, a 2-line control function is provided to allow for:

1. Low memory power dissipation
2. Assurance that output bus contention will not occur.

It is recommended that  $\overline{CE}$  be decoded and used as the primary device selecting function, while  $\overline{OE}$  be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in their low-power

standby mode and that the output pins are only active when data is desired from a particular memory device.

### Ready/Busy Pin

The Ready/Busy is a totem-pole output. It can be tied to a system interrupt to allow a writing operation to be defined by one microprocessor cycle time. The state of this output is determined by the Am9864 and must not be externally forced. When not used this pin must be kept floating. This output cannot be or-tied.

## APPLICATIONS

During the switch between active and standby conditions, transient current peaks are produced on the rising and falling edges of chip enable. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. A 0.1  $\mu$ F ceramic capacitor (high frequency, low inherent inductance) should be used on each device between  $V_{CC}$  and GND to minimize transient effects. In addition, to overcome the voltage drop caused by the inductive effects of the printed circuit board traces on EEPROM arrays, a 4.7  $\mu$ F bulk electrolytic capacitor should be used between  $V_{CC}$  and GND for each eight devices. The location of the capacitor should be close to where the power supply is connected to the array.

### Endurance

Since endurance testing is a destructive test it is sampled and not 100% tested. To test for endurance, a sample of devices are written 10,000 times and checked for data retention capability.

There is one main failure mechanism associated with endurance failures in EEPROMs. This failure mechanism is due to charge trapping in the thin tunneling dielectric. At a point, when the amount of trapped charge creates an electric field that exceeds the dielectric breakdown of the oxide, the oxide becomes conductive, and reliable storage of charge on the floating gate is no longer possible. This results in the failure of a single bit to properly write and retain data.

There are three different failure rates associated with this failure mechanism, and the failure rates are a function of the number of write cycles. For less than a few hundred write cycles, the failure rate is relatively high. During AMD testing, each part is written hundreds of times to allow those cells that would be infant mortality failures to be screened out. For the next 10,000 write cycles the failure rate is low. It is in this region that AMD EEPROMs are operated. Somewhere above this region, typically well above 12,000 total write cycles, the failure rate again starts increasing.

The endurance failure rate is a function of the number of write cycles that the part has experienced. All parts that pass the AMD test screens will write a minimum of 10,000 times at every byte location with a maximum failure rate of 5%. In other words, 5% of a sample of devices will fail to write 10,000 times. Those devices that fail will have one single bit that fails to retain the correct data after being written. This failure rate is measured from a sample of devices, in the same manner that other reliability failure mechanisms are measured.

For more detailed information on how this data was obtained please refer to the Am9864 reliability report.

\*This parameter is sampled and is not 100% tested.

## ABSOLUTE MAXIMUM RATINGS

Storage Temperature ..... -65 to +150°C  
 Ambient Temperature with Power Applied ..... -65 to +135°C  
 Voltage on All Inputs with Respect to GND ..... +6.25 to -0.6 V

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

## OPERATING RANGES

Supply Voltage\* ( $V_{CC} \pm 5\%$ ) ..... +4.75 to +5.25 V  
 Supply Voltage\*\* ( $V_{CC} \pm 10\%$ ) ..... +4.5 to +5.5 V  
 \*9864-2, 9864, 9864-3  
 \*\*9864-20, 9864-25, 9864-35

Commercial (C) Device  
 Case Temperature ..... 0 to +70°C  
 Industrial (I) Device  
 Case Temperature ..... -40 to +85°C  
 Limited (L) Device  
 Case Temperature ..... -55 to +100°C  
 Extended Commercial (E) Device  
 Case Temperature ..... -55 to +125°C  
 Military (M) Device  
 Case Temperature ..... -55 to +125°C

Operating ranges define those limits between which the functionality of the device is guaranteed.

## DC CHARACTERISTICS over operating range unless otherwise specified \*

Parameter Symbol	Parameter Description	Test Conditions	Min.	Typ.	Max.	Units
$I_{LI}$	Input Leakage Current	$V_{IN} = 0$ to 5.5 V			10	$\mu A$
$I_{LO}$	Output Leakage Current	$V_{OUT} = 0$ to 5.5 V			10	$\mu A$
$I_{CC1}$	$V_{CC}$ Current (Standby)	$\overline{CE} = V_{IH}, \overline{OE} = V_{IL}$			40	mA
$I_{CC2}$	$V_{CC}$ Current (Active)	$\overline{OE} = \overline{CE} = V_{IL}$			100	mA
$I_{CC}$	$V_{CC}$ Current (Write)	$WE = \overline{L}, \overline{CE} = V_{IL}, \overline{OE} = V_{IH}$			120	mA
$V_{IL}$	Input Low Voltage		-0.1		.8	Volts
$V_{IH}$	Input High Voltage		2.0		$V_{CC} + 1$	Volts
$V_{OL}$	Output Low Voltage	$I_{OL} = 2.1$ mA			.45	Volts
$V_{OH}$	Output High Voltage	$I_{OH} = -400$ $\mu A$	2.4			Volts
$C_{IN}$	Input Capacitance (Notes 1, 2)	$V_{IN} = 0$ V		4	10	pF
$C_{OUT}$	Output Capacitance (Notes 1, 2)	$\overline{OE} = \overline{CE} = V_{IH}, V_{OUT} = 0V$		8	12	pF
$V_{WI}$	Write Inhibit Voltage		3.3	3.8		Volts
$V_{RB}$	$R/\overline{B}$ Output Low	$I_{RB} = 2.1$ mA			.45	Volts

Note 1. This parameter is sampled on a periodic basis and not 100% tested.  
 2. freq = 1 MHz @ 25°C.  
 3. Typical values are for nominal supply voltages.

\*See the last page of this spec for Group A Subgroup Testing Information.

## KEY TO SWITCHING WAVEFORMS

WAVEFORM	INPUTS	OUTPUTS
	MUST BE STEADY	WILL BE STEADY
	MAY CHANGE FROM H TO L	WILL BE CHANGING FROM H TO L
	MAY CHANGE FROM L TO H	WILL BE CHANGING FROM L TO H
	DON'T CARE: ANY CHANGE PERMITTED	CHANGING: STATE UNKNOWN
	DOES NOT APPLY	CENTER LINE IS HIGH IMPEDANCE "OFF" STATE

KS000010

# SWITCHING CHARACTERISTICS over operating range unless otherwise specified\*

No.	Parameter Symbol	Parameter Description	Test Conditions	Am9864-2, -20		Am9864, -25		Am9864-30		Am9864-3, -35		Units	
				Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.		
<b>READ</b>													
1	t <sub>ACC</sub>	Address to Output Delay	WE = V <sub>IH</sub> Output Load: 1 TTL gate and C <sub>L</sub> = 100 pF Input Rise and Fall Times: < 20 ns Input Pulse Levels: 0.45 to 2.4 V Timing Measurement Reference Level Inputs: 0.8 V and 2 V Outputs: 0.8 V and 2 V	CE = OE = V <sub>IL</sub>	200		250		300		350	ns	
2	t <sub>CE</sub>	CE to Output Delay		OE = V <sub>IL</sub>		200		250		300		350	ns
3	t <sub>OE</sub>	Output Enable to Output Delay		CE = V <sub>IL</sub>		75		100		120		120	ns
4	t <sub>DF</sub> (Note 1)	Output Enable High to Output Float		CE = V <sub>IL</sub>	0	60	0	60	0	80	0	80	ns
5	t <sub>OH</sub> (Note 1)	Output Hold from Addresses, CE or OE Whichever Occurred First		CE = OE = V <sub>IL</sub>	0		0		0		0		ns
<b>WRITE</b>													
6	t <sub>AS</sub>	Address to Write Setup Time		20		20		20		60		ns	
7	t <sub>CS</sub>	CE to Write Setup Time		20		20		20		20		ns	
8	t <sub>WP</sub>	Write Pulse Width		100		100		100		150		ns	
9	t <sub>AH</sub>	Address Hold Time		80		80		80		100		ns	
10	t <sub>DS</sub>	Data Setup Time		50		50		50		70		ns	
11	t <sub>DH</sub>	Data Hold Time		20		20		20		20		ns	
12	t <sub>CH</sub>	CE Hold Time		50		50		50		50		ns	
13	t <sub>OES</sub>	OE Setup Time		20		20		20		20		ns	
14	t <sub>OEH</sub>	OE Hold Time		35		35		35		35		ns	
15	t <sub>DB</sub>	Time to Device Busy			100		100		100		100	ns	
16	t <sub>WR</sub>	Bytes Write Cycle			10		10		10		20	ms	
17	t <sub>WPH</sub>	Write Control Recovery		50		50		50		50		ns	
18	t <sub>RE</sub> (Note 4)	Write Recovery Time		0		0		0		0		ns	
19	t <sub>RBO</sub> (Notes 2, 4)	R/B to Output Time			50		50		50		50	ns	
20	t <sub>WEH</sub> (Note 4)	WE HIGH Recovery from R/B		10		10		10		10		μs	
		Number of Writes per Byte (Notes 1, 3)		10		10		10		10		x1000	

- Notes: 1. This parameter is sampled on a periodic basis and is not 100% tested.  
 2. If CE and OE = V<sub>IL</sub> when R/B is going to V<sub>OH</sub>, then DQ<sub>0</sub> - DQ<sub>7</sub> becomes valid after t<sub>RBO</sub> + t<sub>ACC</sub>.  
 3. See 9864 reliability report.  
 4. This parameter is for information only. It is not tested or characterized.

\*See the last page of this spec for Group A Subgroup Testing Information.


## SWITCHING TEST CONDITIONS

Output load: 1 TTL gate and C<sub>L</sub> = 100 pF  
 Input pulse levels: 0.45 V to 2.4 V

### Timing Measurement Reference Levels

Input: 0.8 V and 2.0 V  
 Output: 0.8 V and 2.0 V

## SWITCHING TEST CIRCUIT




C<sub>L</sub> = 100pF, including jig capacitance.

TC002491



# SWITCHING WAVEFORMS


## READ



WF010280

- Notes: 1.  $\overline{OE}$  may be delayed up to  $t_{ACC} - t_{OE}$  after the falling edge of  $\overline{CE}$  without impact on  $t_{ACC}$ .  
 2.  $t_{DF}$  is specified from  $\overline{OE}$  or  $\overline{CE}$ , whichever occurs first.

## WRITE



WF022260

- Notes: 1. After  $t_{wph}$  and before the end of write cycle ( $R/\bar{B}$  goes high),  $\overline{WE}$ ,  $\overline{CE}$  and  $\overline{OE}$  are don't cares. However, in order to prevent an accidental write when  $R/\bar{B}$  returns high, it is recommended that at least one of the following conditions are met after  $t_{wph}$ :  $\overline{WE}$  high,  $\overline{CE}$  high or an  $\overline{OE}$  low.
2. After the write cycle is completed ( $R/\bar{B}$  is high) the user must meet one of the following conditions to prevent an accidental write:  $\overline{OE}$  low,  $\overline{CE}$  high or  $\overline{WE}$  high.

## GROUP A SUBGROUP TESTING

### DC CHARACTERISTICS

Parameter Symbol	Subgroups
I <sub>LI</sub>	1, 2, 3
I <sub>LO</sub>	1, 2, 3
I <sub>CC1</sub>	1, 2, 3
I <sub>CC2</sub>	1, 2, 3
I <sub>CC</sub>	1, 2, 3
V <sub>IL</sub>	1, 2, 3
V <sub>IH</sub>	1, 2, 3
V <sub>OL</sub>	1, 2, 3
V <sub>OH</sub>	1, 2, 3
C <sub>IN</sub>	4
C <sub>OUT</sub>	4
V <sub>WI</sub>	7, 8
V <sub>RB</sub>	1, 2, 3

### SWITCHING CHARACTERISTICS

No.	Parameter Symbol	Subgroups	No.	Parameter Symbol	Subgroups
1	t <sub>ACC</sub>	9, 10, 11	9	t <sub>AH</sub>	9, 10, 11
2	t <sub>CE</sub>	9, 10, 11	10	t <sub>DS</sub>	9, 10, 11
3	t <sub>OE</sub>	9, 10, 11	11	t <sub>DH</sub>	9, 10, 11
4	t <sub>DF</sub>	9, 10, 11	12	t <sub>CH</sub>	9, 10, 11
5	t <sub>OH</sub>	9, 10, 11	13	t <sub>OES</sub>	9, 10, 11
6	t <sub>AS</sub>	9, 10, 11	14	t <sub>OEH</sub>	9, 10, 11
7	t <sub>CS</sub>	9, 10, 11	15	t <sub>DB</sub>	9, 10, 11
8	t <sub>WP</sub>	9, 10, 11	16	t <sub>WR</sub>	9, 10, 11
			17	t <sub>wph</sub>	9, 10, 11

### MILITARY BURN-IN

Military burn-in is in accordance with the current revision of MIL-STD-883, Test Method 1015, Conditions A through E. Test conditions are selected at AMD's option.

# Am2864A

8192 x 8 Electrically Erasable PROM

Am2864A

## DISTINCTIVE CHARACTERISTICS

- 5-V only operation
- Military temperature range available
- Self-timed Write Cycle with on-chip latches
- Data Polling for end-of-write indication
- Data protection features to prevent writes from occurring during V<sub>CC</sub> power-up/down
- 32-byte page write mode
- Minimum endurance of 10,000 write cycles per byte with a 10-year retention. For detailed information, see the Am9864 Reliability Report (PID #06891A).


## GENERAL DESCRIPTION

The Am2864A is a 65,536-bit Electrically Erasable Programmable Read-Only Memory (EEPROM), organized as 8192 words by 8 bits per word. It operates from a single 5-volt supply and has a fully self timed write cycle with address, data and control lines latched during the write operation. The 32-byte page write mode allows programming in as little as 2.8 seconds. The Am2864A is fabricated on AMD's highly manufacturable N-Channel Silicon gate process, and uses AMD's proprietary EEPROM technology

to achieve the electrically alterable nonvolatile storage. This technology employs the industry-accepted accepted Fowler-Nordheim tunneling across a thin oxide.

The Am2864A provides on-chip the logic necessary to interface with most microprocessors. The latched inputs and self-timed write cycle free the microprocessor to perform other tasks during a write. A transparent automatic erase before write enhances system performance.

## BLOCK DIAGRAM



## MODE SELECT TABLE

Inputs			Outputs		
CE	OE	WE	I/O	A <sub>9</sub>	Mode
L	L	H	Data Out	X	Read
L	H	$\overline{\text{L}}$	Data In	X	Write
H	X	X	Hi-Z	X	Standby
L	H	H	Hi-Z	X	Read Inhibit
X	L	X	-	X	Write Inhibit
L	L	H	Code	V <sub>H</sub>	Auto Select
L	L	H	$\overline{\text{DIN}}$	X	Data Polling

V<sub>H</sub> = 12.0 V ± .5 V

H = HIGH

L = LOW

X = Don't Care



$\overline{\text{L}}$  = Pulse

## PRODUCT SELECTOR GUIDE

Part Number	Am2864A-2	Am2864A-20	Am2864A	Am2864A-25	Am2864A-3	Am2864A-30	Am2864A-355	Am2864A-35
Maximum Access Time	200 ns		250 ns		300 ns		350 ns	
V <sub>CC</sub> Supply Tolerance	±5%	±10%	±5%	±10%	±5%	±10%	±5%	±10%


Publication # 08085 Rev. A Amendment /0  
Issue Date: May 1986

## CONNECTION DIAGRAMS Top View



Note: Pin 1 is marked for orientation.

## LOGIC SYMBOL



LS002272


V<sub>CC</sub> = Power Supply  
GND = Ground

## ORDERING INFORMATION (Cont'd.)

### Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:

- A. Device Number**
- B. Speed Option** (if applicable)
- C. Package Type**
- D. Temperature Range**
- E. Optional Processing**



Valid Combinations	
AM2864A-2	DC, DCB, DI, DIB, DE, DEB, LC, LCB, LI, LIB, LE, LEB
AM2864A-20	
AM2864A	
AM2864A-25	
AM2864A-3	
AM2864A-30	
AM2864A-355	
AM2864A-35	

#### Valid Combinations


Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released valid combinations, and to obtain additional data on AMD's standard military grade products.

# ORDERING INFORMATION

## APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. CPL (Controlled Products List) products are processed in accordance with MIL-STD-883C, but are inherently non-compliant because of package, solderability, or surface treatment exceptions to those specifications. The order number (Valid Combination) for APL products is formed by a combination of:

- A. Device Number**
- B. Speed Option** (if applicable)
- C. Device Class**
- D. Package Type**
- E. Lead Finish**



Valid Combinations	
AM2864A-25	/BXA, /BXC, /BUC
AM2864A-30	
AM2864A-35	

### Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

## FUNCTIONAL DESCRIPTION

### Read Mode

The Am2864A has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable ( $\overline{CE}$ ) is the power control and should be used for device selection. Output Enable ( $\overline{OE}$ ) is the output control and should be used to gate data to the output pins independent of device selection. Assuming that addresses are stable, address access time ( $t_{ACC}$ ) is equal to the delay from  $\overline{CE}$  to output ( $t_{CE}$ ). Data is available at the outputs  $t_{OE}$  after the falling edge of  $\overline{OE}$ , assuming that  $\overline{CE}$  has been LOW and addresses have been stable for at least  $t_{ACC}-t_{OE}$ .

### Standby Mode

The Am2864A has a standby mode which reduces the active power dissipation by 60%, from 525 mW to 210 mW ( $V_{CC} \pm 5\%$  values for 0 to 70°C). The Am2864A is placed in the standby mode by applying a TTL HIGH signal to the  $\overline{CE}$  input. When in the standby mode, the outputs are in a high-impedance state, independent of the  $\overline{OE}$  input.

### Data Protection

The Am2864A incorporates several features that prevent unwanted write cycles during  $V_{CC}$  power-up and power-down. These features protect the integrity of the stored data.

To avoid the initiation of a write cycle during  $V_{CC}$  power-up and power-down, a write cycle is locked out for  $V_{CC}$  less than 3.3 volts (typical 3.8 V). It is the user's responsibility to insure that the control levels are logically correct when  $V_{CC}$  is above 3.3 volts.

There is a  $\overline{WE}$  lockout circuit that prevents  $\overline{WE}$  pulses of less than 20 ns duration from initiating a write cycle.

When the  $\overline{OE}$  control is in logic zero condition, a write cycle cannot be initiated.

### Page Write Mode

The page write allows from 1 to 32 bytes of data to be written into the EEPROM in a single write cycle. The page write mode consists of a load sequence followed by an automatic write sequence.

During the load portion, sequential  $\overline{WE}$  pulses load the byte address and the byte data into a 32-byte register. The bytes can be loaded into this register in any order. On each  $\overline{WE}$  pulse, the "Y" address is latched on the falling edge of the  $\overline{WE}$ , the data input is latched on the rising edge of  $\overline{WE}$ , and the page address ( $A_5-A_{12}$ ) is latched on the falling edge of the last  $\overline{WE}$ . Note that for a write to occur,  $\overline{CE}$  and  $\overline{WE}$  must be LOW and  $\overline{OE}$  must be HIGH. The load portion of the page write is complete when all the data (up to 32 bytes) is loaded into the register.

The automatic write portion starts  $t_{WW}$  after each transition of  $\overline{WE}$  from LOW-to-HIGH. If  $\overline{WE}$  transitions from HIGH-to-LOW before  $t_{WW}$  minimum (100  $\mu$ s), the timer is reset and the automatic write portion does not start. This is how the bytes are loaded into the register. If  $\overline{WE}$  is held LOW, this  $t_{WW}$  timer never starts and the write cycle is held indefinitely.

If  $\overline{WE}$  transitions from LOW-to-HIGH and stays HIGH for at least  $t_{WW}$  maximum, then the automatic write sequence is initiated. Note that the load sequence can also be terminated if  $\overline{OE}$  goes LOW. Once  $\overline{OE}$  is LOW, further attempts to load will be ignored and the part will time out ( $t_{WW}$ ) and enter the automatic write sequence.

The automatic write sequence consists of an erase cycle, which erases any data that existed in each addressed cell, and a write cycle, which puts data back into the erased cells. Note

that a page write will only write data to the locations being addressed and will not rewrite the entire page.

### Byte Mode Write

When  $\overline{WE}$  is toggled once, the Am2864A operates in the byte mode. A single byte is loaded into the register and after  $\overline{WE}$  goes HIGH and  $t_{WW}$  is satisfied, the automatic write cycle starts. It is in this mode that the Am2864A is identical to the Am2864B and Am9864.

### Auto Select Mode

The auto select mode allows the reading out of a binary code from an EEPROM that will identify its manufacturer and type. This mode is intended for use by programming equipment for the purpose of automatically matching the device to be programmed with its corresponding programming algorithm. This mode is functional at 25°C  $\pm$  5°C ambient temperature.

To activate this mode, programming equipment must force 11.5 V to 12.5 V on address line  $A_9$  of the Am2864A. Two identifier bytes may then be sequenced from the device outputs by toggling address line  $A_0$  from  $V_{IL}$  to  $V_{IH}$ . All other address lines must be held at  $V_{IL}$  during auto select mode.

Byte 0 ( $A_0 = V_{IL}$ ) represents the manufacturer code and byte 1 ( $A_0 = V_{IH}$ ) the device identifier code. For the Am2864A, these two identifier bytes are given in Table 1. All identifiers for manufacturer and device codes will possess odd parity, with the MSB (07) defined as the parity bit. The auto select code for the Am2864A is identical to the Am2864B.

### Output OR-Tieing

To accommodate multiple memory connections, a 2-line control function is provided to allow for:

1. Low memory power dissipation, and
2. Assurance that output bus contention will not occur.

It is recommended that  $\overline{CE}$  be decoded and used as the primary device selecting function, while  $\overline{OE}$  be made a common connection to all devices in the array and connected to the read line from the system control bus. This assures that all deselected memory devices are in their low-power standby mode and that the output pins are only active when data is desired from a particular memory device.

### Data Polling

This feature makes the Am2864A highly flexible. It allows the designer the option of a software polling technique for end of write indication. Data Polling requires a simple software routine that performs a read operation when the chip is in the automatic write mode. The data that becomes valid during this Data Polling read is the inverse of all 8 bits, last written to the outputs. The true data ( $DQ_0 - DQ_7$ ) will become valid when the automatic write has been completed. Note that all 8 bits invert during Data Polling, thereby giving the user more flexibility during design and layout.

### Chip Clear Mode (Military only)

Another feature included on AMD's Am2864A for military applications is a single-pulse chip erase. This optional mode allows the user to program all bits to a logic ONE with a single 10-ms write pulse. Additional information is available from AMD regarding this test mode — consult the local AMD sales office.

### Endurance

Since endurance testing is a destructive test it is sampled and not 100% tested. To test for endurance, a sample of devices are written 10,000 times and checked for data retention capability.



There is one main failure mechanism associated with endurance failures in EEPROMs. This failure mechanism is due to charge trapping in the thin tunneling dielectric. At a point, when the amount of trapped charge creates an electric field that exceeds the dielectric breakdown of the oxide, the oxide becomes conductive, and reliable storage of charge on the floating gate is no longer possible. This results in the failure of a single bit to properly write and retain data.

There are three different failure rates associated with this failure mechanism, and the failure rates are a function of the number of write cycles. For less than a few hundred write cycles, the failure rate is relatively high. During AMD testing, each part is written hundreds of times to allow those cells that would be infant-mortality failures to be screened out. For the next 20,000 to 30,000 write cycles the failure rate is low. It is in this region that AMD EEPROMs are operated. Somewhere above this region, typically well above the guarantee of  $10^4$  total write cycles, the failure rate again starts increasing.

The endurance failure rate is a function of the number of write cycles that the part has experienced. All parts that pass the AMD test screens will write a minimum of 10,000 times at every byte location with a maximum failure rate of 5%. In other

words, 5% of a sample of devices will fail to write or to retain information after write if they are written 10,000 times. Those devices that fail will typically have a single bit that fails to retain the correct data after being written. This failure rate is measured from a sample of devices, in the same manner that other reliability failure mechanisms are measured.

For more detailed information on how this data was obtained please refer to the Am9864 Reliability Report (PID#06891A).

## APPLICATIONS

During the switch between active and standby conditions, transient current peaks are produced on the rising and falling edges of Chip Enable. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. A  $0.1 \mu\text{F}$  ceramic capacitor (high frequency, low inherent inductance) should be used on each device between  $V_{CC}$  and GND to minimize transient effects. In addition, to overcome the voltage drop caused by the inductive effects of the printed circuit board traces on EEPROM arrays, a  $4.7 \mu\text{F}$  bulk electrolytic capacitor should be used between  $V_{CC}$  and GND for each eight devices. The location of the capacitor should be close to where the power supply is connected to the array.

## PROGRAMMING

TABLE 1. IDENTIFIER BYTES (Notes 1, 2 & 3)

Identifier	A <sub>0</sub>	DQ <sub>7</sub>	DQ <sub>6</sub>	DQ <sub>5</sub>	DQ <sub>4</sub>	DQ <sub>3</sub>	DQ <sub>2</sub>	DQ <sub>1</sub>	DQ <sub>0</sub>	Hex
Manufacturer Code	V <sub>IL</sub>	0	0	0	0	0	0	0	1	01
Device Code	V <sub>IH</sub>	1	0	0	0	1	0	1	0	8A

Legend: 1 = HIGH  
0 = LOW

- Notes: 1. A<sub>9</sub> = 12.0 V ± 0.5 V  
2. A<sub>1</sub> - A<sub>8</sub>, A<sub>10</sub> - A<sub>12</sub>,  $\overline{\text{CE}}$ ,  $\overline{\text{OE}}$  = V<sub>IL</sub>  
3. WE = V<sub>IH</sub>

## ABSOLUTE MAXIMUM RATINGS

Storage Temperature ..... -65 to +150°C  
 Ambient Temperature with Power Applied .. -65 to +135°C  
 Voltage on All Inputs with Respect  
 to GND ..... +6.50 to -0.6 V  
 Voltage on A<sub>g</sub> with Respect  
 to GND ..... +13.5 to -0.6 V

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

## OPERATING RANGES

Commercial (C) Devices  
 Temperature (T<sub>C</sub>) ..... 0 to +70°C  
 Supply Voltage (V<sub>CC</sub> ±5%) ..... +4.75 to +5.25 V  
 (V<sub>CC</sub> ±10%) ..... +4.50 to +5.50 V

Industrial (I) Devices  
 Temperature (T<sub>C</sub>) ..... -40 to +85°C  
 Supply Voltage (V<sub>CC</sub> ±5%) ..... +4.75 to +5.25 V  
 (V<sub>CC</sub> ±10%) ..... +4.50 to +5.50 V

Extended Commercial (E) Devices  
 Temperature (T<sub>C</sub>) ..... -55 to +125°C  
 Supply Voltage (V<sub>CC</sub> ±10%) ..... +4.50 to +5.50 V

Military (M) Devices  
 Temperature (T<sub>C</sub>) ..... -55 to +125°C  
 Supply Voltage (V<sub>CC</sub> ±10%) ..... +4.50 to +5.50 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

## DC CHARACTERISTICS over operating range unless otherwise specified\*

Parameter Symbol	Parameter Description	Test Conditions	Min.	Typ.	Max.	Units
I <sub>LI</sub>	Input Leakage Current	V <sub>IN</sub> = 0 to 5.5 V			10	μA
I <sub>LO</sub>	Output Leakage Current	V <sub>OUT</sub> = 0 to 5.5 V			10	μA
I <sub>CC1</sub>	V <sub>CC</sub> Current (Standby)	$\overline{CE} = V_{IH}, \overline{OE} = V_{IL}$			40	mA
I <sub>CC2</sub>	V <sub>CC</sub> Current (Active)	$\overline{OE} = \overline{CE} = V_{IL}$			100	mA
I <sub>CC</sub>	V <sub>CC</sub> Current (Write)	$\overline{WE} = \overline{LE}, \overline{CE} = V_{IL}, \overline{OE} = V_{IH}$			100	mA
V <sub>IL</sub>	Input LOW Voltage		-0.1		.8	Volts
V <sub>IH</sub>	Input HIGH Voltage		2.0		V <sub>CC</sub> +1	Volts
V <sub>OL</sub>	Output LOW Voltage	I <sub>OL</sub> = 2.1 mA			.45	Volts
V <sub>OH</sub>	Output HIGH Voltage	I <sub>OH</sub> = -400 μA	2.4			Volts
C <sub>IN</sub>	Input Capacitance (Note 1, 2)	V <sub>IN</sub> = 0 V		4	10	pF
C <sub>OUT</sub>	Output Capacitance (Note 1, 2)	$\overline{OE} = \overline{CE} = V_{IH}, V_{OUT} = 0 V$		8	12	pF
V <sub>WI</sub>	Write Inhibit Voltage		3.3	3.8		Volts


- Notes: 1. This parameter is sampled on a periodic basis and not 100% tested.  
 2. Freq. = 1 MHz @ 25°C.  
 3. Typical values are for nominal supply voltages.  
 \*See the last page of this spec for Group A Subgroup Testing information.

## KEY TO SWITCHING WAVEFORMS

WAVEFORM	INPUTS	OUTPUTS
	MUST BE STEADY	WILL BE STEADY
	MAY CHANGE FROM H TO L	WILL BE CHANGING FROM H TO L
	MAY CHANGE FROM L TO H	WILL BE CHANGING FROM L TO H
	DON'T CARE; ANY CHANGE PERMITTED	CHANGING; STATE UNKNOWN
	DOES NOT APPLY	CENTER LINE IS HIGH IMPEDANCE "OFF" STATE

KS000010

## SWITCHING TEST WAVEFORM



AC Testing: Input are driven at 3 V for logic "1" and 0 V for logic "0." Timing measurements are made at 1.5 V . Input pulse rise and fall times are 10 ns.


## SWITCHING TEST CIRCUIT

### Switching Test Conditions

Output load: 1 TTL gate and  $C_L = 100$  pF  
 Input pulse levels: 0 V to 3.0 V

### Timing Measurement Reference Levels

Input: 1.5 V  
 Output: 1.5 V



TC002491

$C_L = 100$  pF, including jig capacitance.

## SWITCHING CHARACTERISTICS over operating range unless otherwise specified\*

No.	Parameter Symbol	Parameter Description	Test Conditions	Am2864A-2, Am2864A-20		Am2864A, Am2864A-25		Am2864A-3, Am2864A-30		Am2864A-35, Am2864A-35		Units
				Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
<b>READ</b>												
1	$t_{ACC}$	Address to Output Delay	$\overline{CE} = \overline{OE} = V_{IL}$		200		250		300		350	ns
2	$t_{CE}$	$\overline{CE}$ to Output Delay	$\overline{OE} = V_{IL}$		200		250		300		350	ns
3	$t_{OE}$	Output Enable to Output Delay	$\overline{CE} = V_{IL}$		100		100		110		120	ns
4	$t_{DF}$ (Note 1)	Output Enable HIGH to Output Float	$\overline{CE} = V_{IL}$	0	60	0	60		80	0	80	ns
5	$t_{OH}$ (Note 1)	Output Hold from Addresses, $\overline{CE}$ or $\overline{OE}$ Whichever Occurred First	$\overline{CE} = \overline{OE} = V_{IL}$	0		0		0		0		ns
<b>WRITE</b>												
6	$t_{AS}$	Address to Write Setup Time		20		20		20		60		ns
7	$t_{CS}$	$\overline{CE}$ to Write Setup Time		0		0		0		0		ns
8	$t_{WP}$	Write Pulse Width		100		100		120		150		ns
9	$t_{AH}$	Address Hold Time		80		80		80		100		ns
10	$t_{DS}$	Data Setup Time		50		50		50		70		ns
11	$t_{DH}$	Data Hold Time		30		30		30		30		ns
12	$t_{CH}$	$\overline{CE}$ Hold Time		0		0		0		0		ns
13	$t_{OES}$	$\overline{OE}$ Setup Time		0		0		0		0		ns
14	$t_{OEH}$	$\overline{OE}$ Hold Time		0		0		0		0		ns
15	$t_{WC}$	$\overline{WE}$ Cycle Time		1		1		1		1		$\mu$ s
16	$t_{WW}$	Page Write Window (Note 3)		100	500	100	500	100	500	100	1000	$\mu$ s
17	$t_{WH}$	$\overline{WE}$ Hold Time		250		250		250		300		ns
18	$t_{WB}$	Byte Write Cycle			10		10		10		12	ms
19	$t_{RED}$	Write Recovery from Data Polling Time		20		20		20		20		$\mu$ s
(Notes 1 & 2) Number of Writes per Byte				10		10		10		10		x1000


Notes: 1. This parameter is sampled and is not 100% tested.

2. See Am9864 Reliability Report.

3. A timer of  $t_{WW}$  duration starts at every LOW-to-HIGH transition of  $\overline{WE}$ . If it is allowed to time out, a page load will start. A transition of  $\overline{WE}$  from HIGH-to-LOW will stop the timer.

\*See the last page of this spec for Group A Subgroup Testing information.


## SWITCHING WAVEFORMS (Cont'd.)



WF010287

### Read

- Notes: 1.  $\overline{OE}$  may be delayed up to  $t_{ACC}-t_{OE}$  after the falling edge of  $\overline{CE}$  without impact on  $t_{ACC}$ .  
 2.  $t_{DF}$  is specified from  $\overline{OE}$  or  $\overline{CE}$ , whichever occurs first.




WF020037

### Page Write With Data Polling

- Notes: 1. This is where Data Polling is available (if a write operation is performed).  
 2.  $n \leq 32$ .  
 3. After the write cycle is completed (Data Out True), the user must meet one of the following conditions to prevent an accidental write:  $\overline{OE}$  LOW,  $\overline{CE}$  HIGH, or WE HIGH.

## SWITCHING WAVEFORMS



WF020046

### Byte Write With $\overline{\text{Data}}$ Polling

- Notes: 1. This is where  $\overline{\text{Data}}$  Polling is available (if a read operation is performed).  
 2. After the write cycle is completed (Data Out True), the user must meet one of the following conditions to prevent an accidental write:  $\overline{\text{OE}}$  LOW,  $\overline{\text{CE}}$  HIGH, or  $\overline{\text{WE}}$  HIGH.

## GROUP A SUBGROUP TESTING

### DC CHARACTERISTICS

Parameter Symbol	Subgroups
I <sub>LI</sub>	1, 2, 3
I <sub>LO</sub>	1, 2, 3
I <sub>CC1</sub>	1, 2, 3
I <sub>CC2</sub>	1, 2, 3
I <sub>CC</sub>	1, 2, 3
V <sub>IL</sub>	1, 2, 3
V <sub>IH</sub>	1, 2, 3
V <sub>OL</sub>	1, 2, 3
V <sub>OH</sub>	1, 2, 3
C <sub>IN</sub>	4
C <sub>OUT</sub>	4
V <sub>WI</sub>	7, 8

### SWITCHING CHARACTERISTICS

No.	Parameter Symbol	Subgroups	No.	Parameter Symbol	Subgroups
1	t <sub>ACC</sub>	9, 10, 11	11	t <sub>DH</sub>	9, 10, 11
2	t <sub>CE</sub>	9, 10, 11	12	t <sub>CH</sub>	9, 10, 11
3	t <sub>OE</sub>	9, 10, 11	13	t <sub>OES</sub>	9, 10, 11
4	t <sub>DF</sub>	9, 10, 11	14	t <sub>OEH</sub>	9, 10, 11
5	t <sub>OH</sub>	9, 10, 11	15	t <sub>WC</sub>	9, 10, 11
6	t <sub>AS</sub>	9, 10, 11	16	t <sub>WW</sub>	9, 10, 11
7	t <sub>CS</sub>	9, 10, 11	17	t <sub>WH</sub>	9, 10, 11
8	t <sub>WP</sub>	9, 10, 11	18	t <sub>WB</sub>	9, 10, 11
9	t <sub>AH</sub>	9, 10, 11	19	t <sub>RED</sub>	9, 10, 11
10	t <sub>DS</sub>	9, 10, 11			

### MILITARY BURN-IN

Military burn-in is in accordance with the current revision of MIL-STD-883, Test Method 1015, Conditions A through E. Test conditions are selected at AMD's option.

# Am2864B

8192 x 8 Electrically Erasable PROM

Am2864B

## DISTINCTIVE CHARACTERISTICS

- 5-V only operation
- Military temperature range available
- Self-timed Write Cycle with on-chip latches
- Ready/Busy pin and Data Polling for end-of-write indication
- Data protection features to prevent writes from occurring during V<sub>CC</sub> power-up/down
- 32-byte page write mode
- Minimum endurance of 10,000 write cycles per byte with a 10-year retention. For detailed information, see the Am9864 Reliability Report (PID #06891A).


## GENERAL DESCRIPTION

The Am2864B is a 65,536-bit Electrically Erasable Programmable Read-Only Memory (EEPROM), organized as 8192 words by 8 bits per word. It operates from a single 5-volt supply and has a fully self timed write cycle with address, data and control lines latched during the write operation. The 32-byte page write mode allows programming in as little as 2.8 seconds. The Am2864B is fabricated on AMD's highly manufacturable N-Channel Silicon gate process, and uses AMD's proprietary EEPROM technology

to achieve the electrically alterable nonvolatile storage. This technology employs the industry-accepted Fowler-Nordheim tunneling across a thin oxide.

The Am2864B provides on-chip the logic necessary to interface with most microprocessors. The latched inputs and self-timed write cycle free the microprocessor to perform other tasks during a write. A transparent automatic erase before write enhances system performance.

## BLOCK DIAGRAM



## MODE SELECT TABLE

Inputs			Outputs			
CE	OE	WE	R/B	I/O	A <sub>g</sub>	Mode
L	L	H	Hi Z	Data Out	X	Read
L	H	$\overline{\text{Pulse}}$	$\overline{\text{Pulse}}$	Data In	X	Write
H	X	X	Hi Z	Hi Z	X	Standby
L	H	H	Hi Z	Hi Z	X	Read Inhibit
X	L	X	-	-	X	Write Inhibit
L	L	H	Hi Z	Code	V <sub>H</sub>	Auto Select
L	L	H	L	$\overline{\text{D}}_{\text{in}}$	X	Data Polling



V<sub>H</sub> = 12.0 V ± .5 V  
 H = HIGH  
 L = LOW  
 X = Don't Care  
 $\overline{\text{Pulse}}$  = Pulse

## PRODUCT SELECTOR GUIDE

Part Number	Am2864B-2	Am2864B-20	Am2864B	Am2864B-25	Am2864B-3	Am2864B-30	Am2864B355	Am2864B-35
Maximum Access Time	200 ns		250 ns		300 ns		350 ns	
V <sub>CC</sub> Supply Tolerance	±5%	±10%	±5%	±10%	±5%	±10%	±5%	±10%


5

## CONNECTION DIAGRAMS Top View



Note: Pin 1 is marked for orientation.

## LOGIC SYMBOL



LS002271

V<sub>CC</sub> = Power Supply  
GND = Ground




## ORDERING INFORMATION (Cont'd.)

### Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:

- A. Device Number**
- B. Speed Option (if applicable)**
- C. Package Type**
- D. Temperature Range**
- E. Optional Processing**



Valid Combinations	
AM2864B-2	DC, DCB, DI, DIB, DE, DEB, LC, LCB, LI, LIB, LE, LEB
AM2864B-20	
AM2864B	
AM2864B-25	
AM2864B-3	
AM2864B-30	
AM2864B-355	
AM2864B-35	

#### Valid Combinations


Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released valid combinations, and to obtain additional data on AMD's standard military grade products.

## ORDERING INFORMATION

### APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. CPL (Controlled Products List) products are processed in accordance with MIL-STD-883C, but are inherently non-compliant because of package, solderability, or surface treatment exceptions to those specifications. The order number (Valid Combination) for APL products is formed by a combination of:

- A. Device Number**
- B. Speed Option** (if applicable)
- C. Device Class**
- D. Package Type**
- E. Lead Finish**



Valid Combinations	
AM2864B-25	/BXA, /BXC, /BUC
AM2864B-30	
AM2864B-35	

#### Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

## FUNCTIONAL DESCRIPTION

### Read Mode

The Am2864B has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable ( $\overline{CE}$ ) is the power control and should be used for device selection. Output Enable ( $\overline{OE}$ ) is the output control and should be used to gate data to the output pins independent of device selection. Assuming that addresses are stable, address access time ( $t_{ACC}$ ) is equal to the delay from  $\overline{CE}$  to output ( $\overline{CE}$ ). Data is available at the outputs  $t_{OE}$  after the falling edge of  $\overline{OE}$ , assuming that  $\overline{CE}$  has been LOW and addresses have been stable for at least  $t_{ACC}-t_{OE}$ .

### Standby Mode

The Am2864B has a standby mode which reduces the active power dissipation by 60%, from 525 mW to 210 mW ( $V_{CC} \pm 5\%$  values for 0 to 70°C). The Am2864B is placed in the standby mode by applying a TTL HIGH signal to the  $\overline{CE}$  input. When in the standby mode, the outputs are in a high-impedance state, independent of the  $\overline{OE}$  input.

### Data Protection

The Am2864B incorporates several features that prevent unwanted write cycles during  $V_{CC}$  power-up and power-down. These features protect the integrity of the stored data.

To avoid the initiation of a write cycle during  $V_{CC}$  power-up and power-down, a write cycle is locked out for  $V_{CC}$  less than 3.3 volts (typical 3.8 V). It is the users's responsibility to insure that the control levels are logically correct when  $V_{CC}$  is above 3.3 volts.

There is a  $\overline{WE}$  lockout circuit that prevents  $\overline{WE}$  pulses of less than 20 ns duration from initiating a write cycle.

When the  $\overline{OE}$  control is in logic zero condition, a write cycle cannot be initiated.

### Page Write Mode

The page write allows from 1 to 32 bytes of data to be written into the EEPROM in a single write cycle. The page write mode consists of a load sequence followed by an automatic write sequence.

During the load portion, sequential  $\overline{WE}$  pulses load the byte address and the byte data into a 32-byte register. The bytes can be loaded into this register in any order. On each  $\overline{WE}$  pulse, the "Y" address is latched on the falling edge of the  $\overline{WE}$ , the data input is latched on the rising edge of  $\overline{WE}$ , and the page address ( $A_5-A_{12}$ ) is latched on the falling edge of the last  $\overline{WE}$ . Note that for a write to occur,  $\overline{CE}$  and  $\overline{WE}$  must be LOW and  $\overline{OE}$  must be HIGH. The load portion of the page write is complete when all the data (up to 32 bytes) is loaded into the register.

The automatic write portion starts  $t_{WW}$  after each transition of  $\overline{WE}$  from LOW-to-HIGH. If  $\overline{WE}$  transitions from HIGH-to-LOW before  $t_{WW}$  minimum (100  $\mu$ s), the timer is reset and the automatic write portion does not start. This is how the bytes are loaded into the register. If  $\overline{WE}$  is held LOW, this  $t_{WW}$  timer never starts and the write cycle is held indefinitely.

If  $\overline{WE}$  transitions from LOW-to-HIGH and stays HIGH for at least  $t_{WW}$  maximum, then the automatic write sequence is initiated. Note that the load sequence can also be terminated if  $\overline{OE}$  goes LOW. Once  $\overline{OE}$  is LOW, further attempts to load will be ignored and the part will time out ( $t_{WW}$ ) and enter the automatic write sequence.

The automatic write sequence consists of an erase cycle, which erases any data that existed in each addressed cell, and a write cycle, which puts data back into the erased cells. Note

that a page write will only write data to the locations being addressed and will not rewrite the entire page. The Ready/Busy pin ( $R/\overline{B}$ ) goes to a logic LOW level during the automatic write sequence. This could signal a microprocessor host that the system bus is free for other activity. When  $R/\overline{B}$  transitions to a HIGH state, the Am2864B has completed writing and is ready to accept another cycle.

### Byte Mode Write

When  $\overline{WE}$  is toggled once, the Am2864B operates in the byte mode. A single byte is loaded into the register and after  $\overline{WE}$  goes HIGH and  $t_{WW}$  is satisfied, the automatic write cycle starts. It is in this mode that the Am2864B is similar to the Am9864 and the Am2817A.

### Auto Select Mode

The auto select mode allows the reading out of a binary code from an EEPROM that will identify its manufacturer and type. This mode is intended for use by programming equipment for the purpose of automatically matching the device to be programmed with its corresponding programming algorithm. This mode is functional at 25°C  $\pm$  5°C ambient temperature.

To activate this mode, programming equipment must force 11.5 V to 12.5 V on address line  $A_9$  of the Am2864B. Two identifier bytes may then be sequenced from the device outputs by toggling address line  $A_0$  from  $V_{IL}$  to  $V_{IH}$ . All other address lines must be held at  $V_{IL}$  during auto select mode.

Byte 0 ( $A_0 = V_{IL}$ ) represents the manufacturer code and byte 1 ( $A_0 = V_{IH}$ ) the device identifier code. For the Am2864B, these two identifier bytes are given in Table 1. All identifiers for manufacturer and device codes will possess odd parity, with the MSB (07) defined as the parity bit.

### Output OR-Tieing

To accommodate multiple memory connections, a 2-line control function is provided to allow for:

1. Low memory power dissipation, and
2. Assurance that output bus contention will not occur.

It is recommended that  $\overline{CE}$  be decoded and used as the primary device selecting function, while  $\overline{OE}$  be made a common connection to all devices in the array and connected to the read line from the system control bus. This assures that all deselected memory devices are in their low-power standby mode and that the output pins are only active when data is desired from a particular memory device.

### Ready/Busy Pin

The Ready/Busy ( $R/\overline{B}$ ) pin is an open-drain output which allows two or more  $R/\overline{B}$  signals to be OR-tied together. The value of the pullup resistor required is as follows:

$$R_{pu} = \frac{4.6 \text{ volts}}{2.1 \text{ mA} - I_{IL}}$$

$I_{IL}$  = total  $V_{IL}$  input current of devices connected to  $R/\overline{B}$ .

A typical pullup resistor value for  $R/\overline{B}$  is 3 k $\Omega$ , assuming  $I_{IL}$  is less than 0.5 mA.

### Data Polling

This feature makes the Am2864B highly flexible. It allows the designer the option of a software polling technique as well as the hardware interrupt Ready/Busy technique for end of write indication. Data Polling requires a simple software routine that performs a read operation when the chip is in the automatic write mode. The data that becomes valid during this Data Polling read is the inverse of all 8 bits, last written to the outputs. The true data ( $DQ_0 - DQ_7$ ) will become valid when the automatic write has been completed. Note that all 8 bits

invert during Data Polling, thereby giving the user more flexibility during design and layout.

### Chip Clear Mode (Military only)

Another feature included on AMD's Am2864B for military applications is a single-pulse chip erase. This optional mode allows the user to program all bits to a logic ONE with a single 10-ms write pulse. Additional information is available from AMD regarding this test mode — consult the local AMD sales office.

### Endurance

Since endurance testing is a destructive test it is sampled and not 100% tested. To test for endurance, a sample of devices are written 10,000 times and checked for data retention capability.

There is one main failure mechanism associated with endurance failures in EEPROMs. This failure mechanism is due to charge trapping in the thin tunneling dielectric. At a point, when the amount of trapped charge creates an electric field that exceeds the dielectric breakdown of the oxide, the oxide becomes conductive, and reliable storage of charge on the floating gate is no longer possible. This results in the failure of a single bit to properly write and retain data.

There are three different failure rates associated with this failure mechanism, and the failure rates are a function of the number of write cycles. For less than a few hundred write cycles, the failure rate is relatively high. During AMD testing, each part is written hundreds of times to allow those cells that would be infant-mortality failures to be screened out. For the next 20,000 to 30,000 write cycles the failure rate is low. It is in

this region that AMD EEPROMs are operated. Somewhere above this region, typically well above the guarantee of  $10^4$  total write cycles, the failure rate again starts increasing.

The endurance failure rate is a function of the number of write cycles that the part has experienced. All parts that pass the AMD test screens will write a minimum of 10,000 times at every byte location with a maximum failure rate of 5%. In other words, 5% of a sample of devices will fail to write or to retain information after write if they are written 10,000 times. Those devices that fail will typically have a single bit that fails to retain the correct data after being written. This failure rate is measured from a sample of devices, in the same manner that other reliability failure mechanisms are measured.

For more detailed information on how this data was obtained please refer to the Am9864 Reliability Report (PID # 06891A).

### APPLICATIONS

During the switch between active and standby conditions, transient current peaks are produced on the rising and falling edges of Chip Enable. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. A 0.1- $\mu$ F ceramic capacitor (high frequency, low inherent inductance) should be used on each device between  $V_{CC}$  and GND to minimize transient effects. In addition, to overcome the voltage drop caused by the inductive effects of the printed circuit board traces on EEPROM arrays, a 4.7- $\mu$ F bulk electrolytic capacitor should be used between  $V_{CC}$  and GND for each eight devices. The location of the capacitor should be close to where the power supply is connected to the array.

## PROGRAMMING

TABLE 1. IDENTIFIER BYTES (Notes 1, 2 & 3)

Identifier	A <sub>0</sub>	DQ <sub>7</sub>	DQ <sub>6</sub>	DQ <sub>5</sub>	DQ <sub>4</sub>	DQ <sub>3</sub>	DQ <sub>2</sub>	DQ <sub>1</sub>	DQ <sub>0</sub>	Hex
Manufacturer Code	V <sub>IL</sub>	0	0	0	0	0	0	0	1	01
Device Code	V <sub>IH</sub>	1	0	0	0	1	0	1	0	8A

Legend: 1 = HIGH  
0 = LOW

Notes: 1. A<sub>9</sub> = 12.0 V  $\pm$  0.5 V  
2. A<sub>1</sub> - A<sub>8</sub>, A<sub>10</sub> - A<sub>12</sub>,  $\overline{CE}$ ,  $\overline{OE}$  = V<sub>IL</sub>  
3. WE = V<sub>IH</sub>

## ABSOLUTE MAXIMUM RATINGS

Storage Temperature ..... -65 to +150°C  
 Ambient Temperature with Power Applied .-65 to +135°C  
 Voltage on All Inputs with Respect to GND .....+6.50 to -0.6 V  
 Voltage on A<sub>g</sub> with Respect to GND .....+13.5 to -0.6 V

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

## OPERATING RANGES

Commercial (C) Devices  
 Temperature (T<sub>C</sub>) ..... 0 to +70°C  
 Supply Voltage (V<sub>CC</sub> ±5%) .....+4.75 to +5.25 V  
 (V<sub>CC</sub> ±10%) .....+4.50 to +5.50 V

Industrial (I) Devices  
 Temperature (T<sub>C</sub>) .....-40 to +85°C  
 Supply Voltage (V<sub>CC</sub> ±5%) .....+4.75 to +5.25 V  
 (V<sub>CC</sub> ±10%) .....+4.50 to +5.50 V

Extended Commercial (E) Devices  
 Temperature (T<sub>C</sub>) ..... -55 to +125°C  
 Supply Voltage (V<sub>CC</sub> ±10%) .....+4.50 to +5.50 V

Military (M) Devices  
 Temperature (T<sub>C</sub>) ..... -55 to +125°C  
 Supply Voltage (V<sub>CC</sub> ±10%) .....+4.50 to +5.50 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

## DC CHARACTERISTICS over operating range unless otherwise specified

Parameter Symbol	Parameter Description	Test Conditions	Min.	Typ.	Max.	Units
I <sub>I</sub>	Input Leakage Current	V <sub>IN</sub> = 0 to 5.5 V			10	μA
I <sub>LO</sub>	Output Leakage Current	V <sub>OUT</sub> = 0 to 5.5 V			10	μA
I <sub>CC1</sub>	V <sub>CC</sub> Current (Standby)	$\overline{CE} = V_{IH}, \overline{OE} = V_{IL}$			40	mA
I <sub>CC2</sub>	V <sub>CC</sub> Current (Active)	$\overline{OE} = \overline{CE} = V_{IL}$			100	mA
I <sub>CC</sub>	V <sub>CC</sub> Current (Write)	$\overline{WE} = \overline{LJ}, \overline{CE} = V_{IL}, \overline{OE} = V_{IH}$			100	mA
V <sub>IL</sub>	Input LOW Voltage		-0.1		.8	Volts
V <sub>IH</sub>	Input HIGH Voltage		2.0		V <sub>CC</sub> +1	Volts
V <sub>OL</sub>	Output LOW Voltage	I <sub>OL</sub> = 2.1 mA			.45	Volts
V <sub>OH</sub>	Output HIGH Voltage	I <sub>OH</sub> = -400 μA	2.4			Volts
V <sub>RB</sub>	R/ $\overline{B}$ Output LOW	I <sub>RB</sub> = 2.1 mA			.45	Volts
C <sub>IN</sub>	Input Capacitance (Note 1, 2)	V <sub>IN</sub> = 0 V		4	10	pF
C <sub>OUT</sub>	Output Capacitance (Note 1, 2)	$\overline{OE} = \overline{CE} = V_{IH}, V_{OUT} = 0 V$		8	12	pF
V <sub>WI</sub>	Write Inhibit Voltage		3.3	3.8		Volts

- Notes: 1. This parameter is sampled on a periodic basis and not 100% tested.  
 2. Freq. = 1 MHz @ 25°C.  
 3. Typical values are for nominal supply voltages.

## KEY TO SWITCHING WAVEFORMS

WAVEFORM	INPUTS	OUTPUTS
	MUST BE STEADY	WILL BE STEADY
	MAY CHANGE FROM H TO L	WILL BE CHANGING FROM H TO L
	MAY CHANGE FROM L TO H	WILL BE CHANGING FROM L TO H
	DON'T CARE; ANY CHANGE PERMITTED	CHANGING; STATE UNKNOWN
	DOES NOT APPLY	CENTER LINE IS HIGH IMPEDANCE "OFF" STATE

KS000010


## SWITCHING TEST CIRCUIT

### Switching Test Conditions

Output load: 1 TTL gate and  $C_L = 100$  pF  
 Input pulse levels: 0.45 V to 2.4 V

### Timing Measurement Reference Levels

Input: 0.8 V and 2.0 V  
 Output: 0.8 V and 2.0 V



TC002491


$C_L = 100$  pF, including jig capacitance.

## SWITCHING CHARACTERISTICS over operating ranges

No.	Parameter Symbol	Parameter Description	Test Conditions	Am2864B-2, Am2864B-20		Am2864B, Am2864B-25		Am2864B-3, Am2864B-30		Am2864B355, Am2864B-35		Units
				Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
<b>READ</b>												
1	$t_{ACC}$	Address to Output Delay	$\overline{CE} = \overline{OE} = V_{IL}$		200		250		300		350	ns
2	$t_{CE}$	$\overline{CE}$ to Output Delay	$\overline{OE} = V_{IL}$		200		250		300		350	ns
3	$t_{OE}$	Output Enable to Output Delay	$\overline{CE} = V_{IL}$		75		100		110		120	ns
4	$t_{DF}$ (Note 1)	Output Enable HIGH to Output Float	$\overline{CE} = V_{IL}$	0	60	0	60		70	0	80	ns
5	$t_{OH}$ (Note 1)	Output Hold from Addresses, $\overline{CE}$ or $\overline{OE}$ Whichever Occurred First	$\overline{CE} = \overline{OE} = V_{IL}$	0		0		0		0		ns
<b>WRITE</b>												
6	$t_{AS}$	Address to Write Setup Time		20		20		20		60		ns
7	$t_{CS}$	$\overline{CE}$ to Write Setup Time		0		0		0		0		ns
8	$t_{WP}$	Write Pulse Width		100		100		120		150		ns
9	$t_{AH}$	Address Hold Time		80		80		80		100		ns
10	$t_{DS}$	Data Setup Time		50		50		50		70		ns
11	$t_{DH}$	Data Hold Time		30		30		30		30		ns
12	$t_{CH}$	$\overline{CE}$ Hold Time		0		0		0		0		ns
13	$t_{OES}$	$\overline{OE}$ Setup Time		0		0		0		0		ns
14	$t_{OEH}$	$\overline{OE}$ Hold Time		0		0		0		0		ns
15	$t_{DB}$	Time to Device Busy			100		100		100		100	ns
16	$t_{WC}$	$\overline{WE}$ Cycle Time		1		1		1		1		μs
17	$t_{WW}$	Page Write Window (Note 4)		100	500	100	500	100	500	100	1000	μs
18	$t_{WH}$	$\overline{WE}$ Hold Time		250		250		250		300		ns
19	$t_{WB}$	Byte Write Cycle			10		10		10		12	ms
20	$t_{RED}$	Write Recovery from Data Polling Time		20		20		20		20		μs
21	$t_{RE}$	Write Recovery from $R/\overline{B}$ Time (Note 5)		0		0		0		0		ns
	$t_{RBO}$	$R/\overline{B}$ to Output Time (Notes 2, 5)			50		50		50		50	ns
	(Notes 1 & 3)	Number of Writes per Byte		10		10		10		10		x1000

- Notes: 1. This parameter is sampled on a periodic basis to worst-case test conditions and is not 100% tested.  
 2. If  $\overline{CE}$  and  $\overline{OE} = V_{IL}$  when  $R/\overline{B}$  is going to  $V_{OH}$ , then  $DQ_0 - DQ_7$  becomes valid after  $t_{RBO} + t_{ACC}$ .  
 3. See Am9864 Reliability Report.  
 4. A timer of  $t_{WW}$  duration starts at every LOW-to-HIGH transition of  $\overline{WE}$ . If it is allowed to time out, a page load will start. A transition of  $\overline{WE}$  from HIGH-to-LOW will stop the timer.  
 5. This parameter is for information only. It is not tested or characterized.


## SWITCHING WAVEFORMS (Cont'd.)



WF010282

### Read

- Notes: 1.  $\overline{OE}$  may be delayed up to  $t_{ACC} - t_{OE}$  after the falling edge of  $\overline{CE}$  without impact on  $t_{ACC}$ .  
 2.  $t_{DF}$  is specified from  $\overline{OE}$  or  $\overline{CE}$ , whichever occurs first.




WF020032

### Page Write

- Notes: 1. This is where  $\overline{Data}$  Polling is available. See  $\overline{Data}$  Polling timing for setups.  
 2.  $n \leq 32$ .


## SWITCHING WAVEFORMS



WF020041

### Byte Write

Notes: 1. This is where  $\overline{\text{Data Polling}}$  is available. See  $\overline{\text{Data Polling}}$  timing for setups.



WF020022

### $\overline{\text{Data Polling}}$

- Notes: 1. This is shown for single byte write. In page write,  $\overline{R/B}$  goes LOW on first LOW-to-HIGH transition of  $\overline{WE}$ .
2. After the Write cycle is completed ( $\overline{R/B}$  is HIGH or data out TRUE), the user must meet one of the following conditions to prevent an accidental write:  $\overline{OE}$  LOW,  $\overline{CE}$  HIGH, or  $\overline{WE}$  HIGH.



## GROUP A SUBGROUP TESTING

### DC CHARACTERISTICS

Parameter Symbol	Subgroups
I <sub>LI</sub>	1, 2, 3
I <sub>LO</sub>	1, 2, 3
I <sub>CC1</sub>	1, 2, 3
I <sub>CC2</sub>	1, 2, 3
I <sub>CC</sub>	1, 2, 3
V <sub>IL</sub>	1, 2, 3
V <sub>IH</sub>	1, 2, 3
V <sub>OL</sub>	1, 2, 3
V <sub>OH</sub>	1, 2, 3
V <sub>RB</sub>	1, 2, 3
C <sub>IN</sub>	4
C <sub>OUT</sub>	4
V <sub>WI</sub>	7, 8

### SWITCHING CHARACTERISTICS

No.	Parameter Symbol	Subgroups	No.	Parameter Symbol	Subgroups
1	t <sub>ACC</sub>	9, 10, 11	11	t <sub>DH</sub>	9, 10, 11
2	t <sub>CE</sub>	9, 10, 11	12	t <sub>CH</sub>	9, 10, 11
3	t <sub>OE</sub>	9, 10, 11	13	t <sub>OES</sub>	9, 10, 11
4	t <sub>DF</sub>	9, 10, 11	14	t <sub>OEH</sub>	9, 10, 11
5	t <sub>OH</sub>	9, 10, 11	15	t <sub>DB</sub>	9, 10, 11
6	t <sub>AS</sub>	9, 10, 11	16	t <sub>WC</sub>	9, 10, 11
7	t <sub>CS</sub>	9, 10, 11	17	t <sub>WW</sub>	9, 10, 11
8	t <sub>WP</sub>	9, 10, 11	18	t <sub>WH</sub>	9, 10, 11
9	t <sub>AH</sub>	9, 10, 11	19	t <sub>WB</sub>	9, 10, 11
10	t <sub>DS</sub>	9, 10, 11	20	t <sub>RED</sub>	9, 10, 11

### MILITARY BURN-IN

Military burn-in is in accordance with the current revision of MIL-STD-883, Test Method 1015, Conditions A through E. Test conditions are selected at AMD's option.

# Am28C256

32K x 8 Electrically Erasable PROM

## ADVANCE INFORMATION

Am28C256

### DISTINCTIVE CHARACTERISTICS


- 5-V only operation
- Military temperature range available
- Low-power CMOS
  - 60 mA active current
  - 1 mA standby current
- - 100  $\mu$ A power-down current
- 64-byte page write
- Software-write protection
- Minimum endurance of 10,000 write cycles per byte with a ten year data retention

### GENERAL DESCRIPTION

The Am28C256 is a 32,768 x 8-bit Electrically Erasable Programmable Read-Only Memory (EEPROM). It operates from a single 5-volt supply and has a fully self-timed write cycle with address, data, and control lines latched during the write operation. The 64-byte page-write mode allows full chip programming in as little as five seconds. The

Am28C256, in the JEDEC-approved pinout, also features Status-Bit Polling, and a software-write protect that enhances the hardware-write protect. The Am28C256 is an upward-compatible part from the Am2864A and Am2864B. For convenience, both JEDEC and industry-standard notation is used throughout this document.

### BLOCK DIAGRAM




### PRODUCT SELECTOR GUIDE


Family Part No.				
Ordering Part No.:	28C256-205	28C256	28C256-305	28C256-355
±5% V <sub>CC</sub> Tolerance				
±10% V <sub>CC</sub> Tolerance	28C256-200	28C256-250	28C256-300	28C256-350
t <sub>ACC</sub> (ns)	200	250	300	350
t <sub>CE</sub> (ns)	200	250	300	350
t <sub>OE</sub> (ns)	75	100	110	120

Publication # 08124 Rev. A Amendment /0  
Issue Date: May 1986

## CONNECTION DIAGRAMS Top View




CD009821



CD009831

Note: Pin 1 is marked for orientation.

## LOGIC SYMBOL



LS002570

V<sub>CC</sub> = Power Supply  
GND = Ground

## FUNCTIONAL DESCRIPTION

### Read Mode

The Am28C256 has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable,  $\bar{E}$  ( $\bar{CE}$ ), is the power control and should be used for device selection. Output Enable,  $\bar{G}$  ( $\bar{OE}$ ), is the output control and should be used to gate data to the output pins independent of device selection. Assuming that addresses are stable, address access time ( $t_{ACC}$ ) is equal to the delay from  $\bar{E}$  to output ( $t_{CE}$ ). Data is available at the outputs  $t_{OE}$  after the falling edge of  $\bar{G}$ , assuming that  $\bar{E}$  has been LOW and addresses have been stable for at least  $t_{ACC} - t_{OE}$ .

### Standby Mode

The Am28C256 has a standby mode which reduces the active power dissipation by 98%, from 300 mW to 5 mW (values for 0 to +70°C). The Am28C256 is placed in the standby mode by applying a TTL-HIGH signal to the  $\bar{E}$  ( $\bar{CE}$ ) input. When in the standby mode, the outputs are in a high-impedance state, independent of the  $\bar{G}$  ( $\bar{OE}$ ) input.

### Power-Down Mode

The Am28C256 also has a power-down mode which reduces the power dissipation by 99.8% — from 300 mW to .5 mW (values for 0 to +70°C). The Am28C256 is placed in power down by raising  $\bar{E}$  ( $\bar{CE}$ ) to  $V_{CC} \pm 0.3$  V.

### Data Protection — Hardware

The Am28C256 incorporates several features that prevent unwanted write cycles during  $V_{CC}$  power-up and power-down. These features protect the integrity of the stored data.

To avoid the initiation of a write cycle during  $V_{CC}$  power-up and power-down, a write cycle is locked out for  $V_{CC}$  less than 3.5 volts. It is the user's responsibility to ensure that the control levels are logically correct when  $V_{CC}$  is above 3.5 volts.

There is a  $\bar{W}$  ( $\bar{WE}$ ) lockout circuit that prevents  $\bar{W}$  pulses of less than 20 ns duration from initiating a write cycle.

When the  $\bar{G}$  ( $\bar{OE}$ ) control is LOW (logic ZERO), a write cycle cannot be initiated.

### Data Protection — Software

In addition to the hardware-protected write features provided on the Am28C256, the user may choose to implement software-write protect and minimize the chances of inadvertent writes.

The software-write protection has three modes of operation: set protection, write operation under protection, and disable protection.

#### Set Protection

The default power-up mode of the Am28C256 is with the protection disabled. The software-write protection is set by performing a three-byte write operation (with page-mode timing) using specific addresses and data.

TABLE 1. SET-PROTECTION MODE

Step	Mode	A <sub>14</sub> - A <sub>0</sub>	I/O <sub>7</sub> - I/O <sub>0</sub>	Comment
1	Write	5555 Hex	AA Hex	Dummy Write
2	Write	2AAA Hex	55 Hex	Dummy Write
3	Write	5555 Hex	A0 Hex	Dummy Write

A violation of this sequence or the timeout of a 100- $\mu$ s timer ( $\bar{WE}$  transition LOW-to-HIGH starts the timer) aborts the set-protection operation.

The first time this sequence is applied to the part, a non-volatile bit is set. This reconfigures the part so that both software and hardware-protection are implemented. Once this bit is set, the software algorithm must be used every time a write cycle occurs.

#### Write Operation Under Protection

The write operation uses the same three steps to unlock the write protection for each byte-write, or page-write operation. Note that while under software write protection, a write can only be performed using page mode timing. Thus, a "byte write" is actually a four byte page write. The first three bytes unlock write protection (and are not written), while the fourth byte is the single byte to be written into the device.

TABLE 2. WRITE OPERATION UNDER PROTECTION MODE

Step	Mode	A <sub>14</sub> - A <sub>0</sub>	I/O <sub>7</sub> - I/O <sub>0</sub>	Comment
1	Write	5555 Hex	AA Hex	Dummy Write
2	Write	2AAA Hex	55 Hex	Dummy Write
3	Write	5555 Hex	A0 Hex	Dummy Write
4 - 67	Write	Address	Data	Page-Load Writes

At the conclusion of the write cycle, the write operations to the Am28C256 are disabled. The page addresses (A<sub>6</sub> - A<sub>14</sub>) should be held constant throughout the page-load operation (steps 4 - 67).

#### Disable Protection

The software protection can be disabled, and the part reconfigured to hardware-only protection, by using the operations shown in Table 3. Again, page mode timing must be used for all six bytes.

**TABLE 3. DISABLE-PROTECTION MODE**

Step	Mode	A <sub>14</sub> - A <sub>0</sub>	I/O <sub>7</sub> - I/O <sub>0</sub>	Comment
1	Write	5555 Hex	AA Hex	Dummy Write
2	Write	2AAA Hex	55 Hex	Dummy Write
3	Write	5555 Hex	80 Hex	Dummy Write
4	Write	5555 Hex	AA Hex	Dummy Write
5	Write	2AAA Hex	55 Hex	Dummy Write
6	Write	5555 Hex	20 Hex	Dummy Write

The software-write protection is now disabled and the user has unrestricted write access to the Am28C256 — like on the Am2864B EEPROM.

**Byte-Write Mode**

To write into a particular location, addresses must be valid and a TTL LOW applied to the Write Enable ( $\bar{W}$ ) pin of a selected ( $\bar{E}$  LOW) device. This combined with Output Enable ( $\bar{G}$ ) being HIGH, initiates a write cycle. During a byte-write cycle, all inputs except data are latched on the falling edge of  $\bar{W}$  or  $\bar{E}$ , whichever occurred last. Data is latched on the rising edge of  $\bar{W}$  or  $\bar{E}$ , whichever occurred first. An automatic erase is performed before data is written.

For system-design simplification, the Am28C256 is designed in such a way that either the  $\bar{E}$  or  $\bar{W}$  pin can be used to initiate a write cycle. The device uses the second HIGH-to-LOW transition of either  $\bar{E}$  or  $\bar{W}$  to latch addresses and the first LOW-to-HIGH transition to latch the data. For example, if  $\bar{W}$  is used to initiate and terminate the write cycle, then  $\bar{W}$  must go LOW after  $\bar{E}$  goes LOW, and  $\bar{W}$  must return HIGH before  $\bar{E}$  goes HIGH. It is also permissible to mix control pins. As a second example, if  $\bar{E}$  is used to initiate the write cycle and  $\bar{W}$  is used to end the cycle, then  $\bar{E}$  must go LOW after  $\bar{W}$  goes LOW, and  $\bar{W}$  must return HIGH before  $\bar{E}$  goes HIGH. All address setup and hold times are with respect to the HIGH-to-LOW transition of the lagging control pin, and all data setup and hold times are with respect to the LOW-to-HIGH transition of the leading control pin.

To simplify the following discussion, the  $\bar{W}$  pin is used as the write-cycle control pin throughout the rest of this data sheet.

**Page-Write Mode**

The page write allows from 1 to 64 bytes of data to be written into the EEPROM in a single write cycle. The page-write mode consists of a load sequence, followed by an automatic write sequence.

During the load portion, sequential  $\bar{W}$  ( $\bar{WE}$ ) pulses load the byte address and the byte data into a 64-byte register; the bytes can be loaded into this register in any order. On each  $\bar{W}$  pulse, the "Y" address is latched on the falling edge of  $\bar{W}$ , the data input is latched on the rising edge of  $\bar{W}$ , and the page address (A<sub>6</sub> - A<sub>14</sub>) is latched on the falling edge of the last  $\bar{W}$ . Note that for a write to occur,  $\bar{E}$  ( $\bar{CE}$ ) and  $\bar{W}$  ( $\bar{WE}$ ) must be LOW, and  $\bar{G}$  ( $\bar{OE}$ ) must be HIGH. Although the page address (A<sub>6</sub> - A<sub>14</sub>) is latched on the final  $\bar{W}$  HIGH-to-LOW pulse (before  $t_{WW}$ ), it is recommended that the page address be held steady during the entire page load. This is to ensure that an accidental software write protect sequence is not seen by the device. If the user chooses to change addresses during the page load, it is then the user's responsibility to make sure the three byte software algorithm is not accidentally sent to the device.

The automatic-write portion starts  $t_{WW}$  after the last transition of  $\bar{W}$  from LOW-to-HIGH. If  $\bar{W}$  transitions from HIGH-to-LOW before  $t_{WW}$  minimum (100  $\mu$ s), the timer is reset and the

automatic-write portion does not start. This is how the bytes are loaded into the register. If  $\bar{W}$  is held LOW, this  $t_{WW}$  timer never starts and the write cycle is held indefinitely.

If  $\bar{W}$  transitions from LOW-to-HIGH and stays HIGH for at least  $t_{WW}$  maximum, then the automatic-write sequence is initiated. Note that the load sequence can also be disabled if  $\bar{G}$  ( $\bar{OE}$ ) goes LOW. If  $\bar{G}$  is LOW, attempts to load will be ignored. The part will time out if  $\bar{G}$  ( $\bar{OE}$ ) is held LOW longer than  $t_{WW}$  Max. and enter the automatic-write sequence.

The automatic-write sequence consists of an erase cycle — which erases any data that existed in each addressed cell, and a write cycle — which puts data back into the erased cells. Note that a page write will only write data to the locations selected during the page load and will not rewrite the entire page.

**Auto Select Mode**

The auto select mode allows the reading out of a binary code from an EEPROM that will identify its manufacturer and type. This mode is intended for use by programming equipment for the purpose of automatically matching the device to be programmed with its corresponding programming algorithm. This mode is functional at 25°C  $\pm$ 5% ambient temperature.

To activate this mode, programming equipment must force 11.5 V to 12.5 V on address line A<sub>9</sub> of the Am28C256. Two identifier bytes may then be sequenced from the device outputs by toggling address line A<sub>0</sub> from V<sub>IL</sub> to V<sub>IH</sub>. All other address lines must be held at V<sub>IL</sub> during auto select mode.

Byte 0 (A<sub>0</sub> = V<sub>IL</sub>) represents the manufacturer code and byte 1 (A<sub>0</sub> = V<sub>IH</sub>) the device identifier code. For the Am28C256, these two identifier bytes are given in Table 5. All identifiers for manufacturer and device codes will possess odd parity, with the MSB (0<sub>7</sub>) defined as the parity bit.

**Output OR-Tieing**

To accommodate multiple memory connections, a two-line control function is provided to allow for:

1. Low memory power dissipation.
2. Assurance that output bus contention will not occur.

It is recommended that  $\bar{E}$  ( $\bar{CE}$ ) be decoded and used as the primary device-selecting function, while  $\bar{G}$  ( $\bar{OE}$ ) be made a common connection to all devices in the array and connected to the Read line from the system-control bus. This assures that all deselected memory devices are in their low-power standby mode and that the output pins are only active when data is desired from a particular memory device.

**Write-Operation Status Register**

The Am28C256 features a Status-Bit register which can be used to poll the present state of the part. During a write cycle, a read to the Status register can be performed. Out of this register the toggle bit, the page-load timer, and  $\bar{DATA}$  polling can be read.



### Toggle Bit (DQ<sub>6</sub>)

The toggle bit is used to tell if the Am28C256 is still writing. The toggle bit can eliminate the software housekeeping chore of saving and fetching the last address and data written to a device, as is required when using DATA polling. With each consecutive read, I/O<sub>6</sub> toggles. Therefore, two read operations must be performed to get the status.

### Page-Load Timer (DQ<sub>5</sub>)

The page-load timer tells the user if the page-write window (t<sub>WW</sub>) has timed out, and the write cycle has commenced, or if it's still available to load data into. If I/O<sub>5</sub> is HIGH, the write cycle has begun; if it's LOW, t<sub>WW</sub> has not timed out.

### DATA Polling (DQ<sub>7</sub>)

DATA polling requires a simple software routine that performs a read operation when the chip is in the automatic-write mode. The data that becomes valid during this DATA polling read is the inverse of DQ<sub>7</sub>, last written to DQ<sub>7</sub>. The true data (DQ<sub>7</sub>) will become valid when the automatic write has been completed.

### Endurance

Since endurance testing is a destructive test, it is sampled and not 100% tested. To test for endurance, a sample of devices are written 10,000 times and checked for data-retention capability.

There is one main failure mechanism associated with endurance failures in EEPROMs. This failure mechanism is due to charge trapping in the thin tunneling dielectric. At a point — when the amount of trapped charge creates an electric field that exceeds the dielectric breakdown of the oxide — the oxide becomes conductive, and reliable storage of charge on the floating gate is no longer possible. This results in the failure of a single bit to properly write and retain data.

There are three different failure rates associated with this failure mechanism, and the failure rates are a function of the number of write cycles. For less than a few hundred write cycles, the failure rate is relatively high. During AMD testing, each part is written hundreds of times to allow those cells that would be infant mortality failures to be screened out. For the next 20,000 to 30,000 write cycles, the failure rate is low. It is in this region that AMD EEPROMs are operated. Somewhere above this region, typically well above the guarantee of 10<sup>4</sup> total write cycles, the failure rate again starts increasing.

The endurance failure rate is a function of the number of write cycles that the part has experienced. All parts that pass the AMD-test screens will write a minimum of 10,000 times at every byte location with a maximum failure rate of 5%. In other words, 5% of a sample of devices will fail to write or to retain information after write if they are written 10,000 times. Those devices that fail will typically have a single bit that fails to retain the correct data after being written. This failure rate is measured from a sample of devices, in the same manner that other reliability mechanisms are measured.

TABLE 4. Am28C256 MODE SELECT

MODE \ PINS	$\bar{E}$ ( $\bar{CE}$ )	$\bar{G}$ ( $\bar{OE}$ )	$\bar{W}$ ( $\bar{WE}$ )	A <sub>9</sub>	OUTPUTS
Read	L	L	H	X	D <sub>OUT</sub>
Write	L	H	L	X	D <sub>IN</sub>
Standby/Write Inhibit	H	X	X	X	Hi-Z
Write Inhibit	X	L	X	X	
Write Inhibit	X	X	H	X	
Auto Select	L	L	H	V <sub>H</sub>	CODE
DATA Polling	L	L	H	X	DQ <sub>7</sub> - $\bar{D}_{IN7}$

Key: L = LOW (V<sub>L</sub>)  
H = HIGH (V<sub>H</sub>)  
X = Don't Care  
V<sub>H</sub> = 12.0 V ± 0.5 V

### APPLICATIONS

During the switch between active and standby conditions, transient current peaks are produced on the rising and falling edges of chip enable. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. A 0.1-μF ceramic capacitor (high frequency, low inherent inductance) should be used on each device between

V<sub>CC</sub> and GND to minimize transient effects. In addition, to overcome the voltage drop caused by the inductive effects of the printed-circuit-board traces on EEPROM arrays, a 4.7-μF bulk electrolytic capacitor should be used between V<sub>CC</sub> and GND for each eight devices. The location of the capacitor should be close to where the power supply is connected to the array.

## ABSOLUTE MAXIMUM RATINGS

Storage Temperature ..... -65 to +150°C  
 Ambient Temperature  
 with Power Applied ..... -65 to +135°C  
 Voltage on All Inputs  
 with Respect to Ground, except Ag ..+6.50 V to -0.6 V  
 Voltage on Ag  
 with Respect to Ground ..... +13.50 V to -0.6 V

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

## OPERATING RANGES

Commercial (C) Devices  
 Temperature (T<sub>C</sub>) ..... 0 to +70°C  
 Supply Voltage (V<sub>CC</sub>) ..... (Notes 1 & 2)  
 Industrial (I) Devices  
 Temperature (T<sub>C</sub>) ..... -40 to +85°C  
 Supply Voltage (V<sub>CC</sub>) ..... (Notes 1 & 2)  
 Extended Commercial (E) Devices  
 Temperature (T<sub>C</sub>) ..... -55 to +125°C  
 Supply Voltage (V<sub>CC</sub>) ..... (Notes 1 & 2)  
 Military (M) Devices  
 Temperature (T<sub>C</sub>) ..... -55 to +125°C  
 Supply Voltage (V<sub>CC</sub>) ..... (Notes 1 & 2)

- Notes: 1. For -205, blank, -305, and -355 versions,  
 V<sub>CC</sub> = +4.75 to +5.25 V.  
 2. For -200, -250, -300, and -350 versions,  
 V<sub>CC</sub> = +4.50 to +5.50 V.

Operating ranges define those limits between which the functionality of the device is guaranteed.

## DC CHARACTERISTICS over operating range unless otherwise specified

Parameter Symbol	Parameter Description	Test Conditions	Min.	Max.	Units
I <sub>LI</sub>	Input Leakage Current	V <sub>IN</sub> = 0 to 5.5 V		10	μA
I <sub>LO</sub>	Output Leakage Current	V <sub>OUT</sub> = 0 to 5.5 V, G̅ (OE) = V <sub>IH</sub>		10	μA
I <sub>CC3</sub>	V <sub>CC</sub> Current (Power Down)	E̅ (CE) = V <sub>CC</sub> ±0.3 V		100	μA
I <sub>CC2</sub>	V <sub>CC</sub> Current (Standby)	E̅ (CE) = V <sub>IH</sub> , G̅ (OE) = V <sub>IL</sub>		1	mA
I <sub>CC1</sub>	V <sub>CC</sub> Current (Active)	E̅ (CE) = V <sub>IL</sub> , W̅ (WE) = V <sub>IH</sub> , f = 5 MHz, I <sub>OUT</sub> = 0 mA (Note 3)		60	mA
I <sub>CC</sub>	V <sub>CC</sub> Current (Write)	E̅ (CE) = V <sub>IL</sub> , G̅ (OE) = V <sub>IH</sub> , W̅ (WE) = V <sub>IL</sub>		60	mA
V <sub>IL</sub>	Input LOW Voltage		-0.1	.8	V
V <sub>IH</sub>	Input HIGH Voltage		2.0	V <sub>CC</sub> + 1	V
V <sub>OL</sub>	Output LOW Voltage	I <sub>OL</sub> = 2.1 mA		.45	V
V <sub>OH</sub>	Output HIGH Voltage	I <sub>OH</sub> = 400 μA	2.4		V
V <sub>WI</sub>	Write-Inhibit Voltage		3.5		V

## CAPACITANCE (Notes 1 & 2)

Parameter Symbol	Parameter Description	Test Conditions	Typ.	Max.	Units
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = 0 V	4	10	pF
C <sub>OUT</sub>	Output Capacitance	G̅ (OE) = E̅ (CE) = V <sub>IH</sub> , V <sub>OUT</sub> = 0 V	8	12	pF


- Notes: 1. T<sub>A</sub> = 25°C, f = 1 MHz  
 2. This parameter is sampled and not 100% tested.  
 3. This parameter is tested with G̅ (OE) = V<sub>IH</sub> to simulate open outputs.

## KEY TO SWITCHING WAVEFORMS

WAVEFORM	INPUTS	OUTPUTS
	MUST BE STEADY	WILL BE STEADY
	MAY CHANGE FROM H TO L	WILL BE CHANGING FROM H TO L
	MAY CHANGE FROM L TO H	WILL BE CHANGING FROM L TO H
	DON'T CARE: ANY CHANGE PERMITTED	CHANGING: STATE UNKNOWN
	DOES NOT APPLY	CENTER LINE IS HIGH IMPEDANCE "OFF" STATE

KS000010

## SWITCHING TEST CIRCUITS



TC002491

$C_L = 100\text{pF}$ , including jig capacitance.

### Switching Test Conditions

Output load: 1 TTL gate and  $C_L = 100\text{ pF}$   
 Input pulse levels: 0.45 V to 2.4 V

### Timing Measurement Reference Levels

Input: 0.8 V and 2.0 V  
 Output: 0.8 V and 2.0 V



**SWITCHING CHARACTERISTICS** over operating range unless otherwise specified


No.	Parameter Symbol		Parameter Description	Test Conditions	28C256-205, -200		28C256, -250		28C256-305, -300		28C256-355, -350		Units	
	JEDEC	Std.			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.		
<b>READ</b>														
1	t <sub>AVQV</sub>	t <sub>ACC</sub>	Address to Output Delay	$\bar{E}$ (CE) = $\bar{G}$ (OE) = V <sub>IL</sub>		200		250		300		350	ns	
2	t <sub>ELQV</sub>	t <sub>CE</sub>	$\bar{E}$ to Output Delay	$\bar{G}$ (OE) = V <sub>IL</sub>		200		250		300		350	ns	
3	t <sub>GLOV1</sub>	t <sub>OE</sub>	Output Enable to Output Delay	$\bar{E}$ (CE) = V <sub>IL</sub>		75		100		110		120	ns	
4	t <sub>EHQZ</sub> / t <sub>GHQZ</sub>	t <sub>DF</sub> (Note 1)	Output Enable HIGH to Output Float	$\bar{E}$ (CE) = V <sub>IL</sub>	0	60	0	60		70	0	80	ns	
5	t <sub>AXQX</sub>	t <sub>OH</sub> (Note 1)	Output Hold from Addresses, $\bar{E}$ or $\bar{G}$ Whichever Occurred First	$\bar{E}$ (CE) = $\bar{G}$ (OE) = V <sub>IL</sub>	0		0		0		0		ns	
<b>WRITE</b>														
6		t <sub>AS</sub>	Address to Write Setup Time			10		10		20		40	ns	
7		t <sub>AH</sub>	Address Hold Time			100		100		100		100	ns	
8		t <sub>DS</sub>	Data Setup Time			50		50		50		70	ns	
9		t <sub>DH</sub>	Data Hold Time			20		20		25		40	ns	
10		t <sub>CS</sub>	$\bar{E}$ to Write Setup Time			0		0		0		0	ns	
11		t <sub>CH</sub>	$\bar{E}$ Hold Time			0		0		0		0	ns	
12		t <sub>OES</sub>	$\bar{G}$ Setup Time			0		0		0		0	ns	
13		t <sub>OEH</sub>	$\bar{G}$ Hold Time			0		0		0		0	ns	
14		t <sub>WP</sub>	Write Pulse Width			100		100		120		150	ns	
15		t <sub>WC</sub>	$\bar{W}$ Cycle Time			1		1		1		1	μs	
16		t <sub>WW</sub>	Page Write Window (Note 2)			100	250	100	250	100	250	100	500	μs
17		t <sub>WH</sub>	$\bar{W}$ Hold Time			100		100		120		150	ns	
18		t <sub>WB</sub>	Byte Write Cycle				10		10		10		10	ms
19		t <sub>RED</sub>	Write Recovery from DATA Polling Time (Note 3)			0		0		0		0	μs	
20		t <sub>SB</sub>	$\bar{G}$ (OE) LOW to Status Bit			150		150		150		150	ns	
21		t <sub>OEW</sub>	Write Control Recovery			50		50		50		50	ns	
		(Note 1)	Number of Writes per Byte			10		10		10		10	x 1000	

Notes: 1. This parameter is sampled and not 100% tested.

2. A timer of t<sub>WW</sub> duration starts at every LOW-to-HIGH transition of  $\bar{W}$  ( $\bar{W}E$ ). If it is allowed to time out, a page write will start. A transition of  $\bar{W}$  from HIGH to LOW will stop the timer.

3. This parameter is for information only. It is not tested or characterized.


## SWITCHING WAVEFORMS (Cont'd.)



WF010286

### Read

- Notes: 1.  $\bar{G}$  ( $\bar{OE}$ ) may be delayed up to  $t_{ACC} - t_{OE}$  after the falling edge of  $\bar{E}$  ( $\bar{CE}$ ) without impact on  $t_{ACC}$ .  
 2.  $t_{DF}$  is specified from  $\bar{G}$  ( $\bar{OE}$ ) or  $\bar{E}$  ( $\bar{CE}$ ) whichever occurs first.




WF020045

### Byte — Write Timing

- Notes: 1. To initiate the write cycle, one of the following write controls must be held for at least t<sub>WP</sub> maximum:  $\bar{W}$  ( $\bar{WE}$ ) HIGH,  $\bar{E}$  ( $\bar{CE}$ ) HIGH, or  $\bar{G}$  ( $\bar{OE}$ ) LOW.  
 2. After being held HIGH for a minimum of t<sub>OEW</sub> + t<sub>OEH</sub>,  $\bar{W}$  can be toggled LOW during the write cycle as long as one of the following conditions are met:  $\bar{E}$  HIGH or  $\bar{G}$  LOW.  
 3. This is where STATUS Bits are available. STATUS Bits are only available with  $\bar{W}$  HIGH,  $\bar{E}$  LOW, and  $\bar{G}$  LOW.  
 4. Data is available only with  $\bar{W}$  HIGH,  $\bar{E}$  LOW, and  $\bar{G}$  LOW.


## SWITCHING WAVEFORMS



WF020036

### Page-Write Timing

- Notes:
1. To initiate the page-write cycle, one of the following write controls must be held for at least  $t_{WW}$  maximum:  $\bar{W}$  HIGH,  $\bar{E}$  HIGH, or  $\bar{G}$  LOW.
  2. After being held HIGH for a minimum of  $t_{OE}$ ,  $\bar{W}$  can be toggled LOW during the write cycle as long as one of the following conditions are met:  $\bar{E}$  HIGH or  $\bar{G}$  LOW.
  3. This is where STATUS Bits are available. STATUS Bits are only available with  $\bar{W}$  HIGH,  $\bar{E}$  LOW, and  $\bar{G}$  LOW. (See STATUS Bits Timing for setups.)
  4.  $n \leq 64$
  5. Data is available only with  $\bar{W}$  HIGH,  $\bar{E}$  LOW, and  $\bar{G}$  LOW.



WF022251

### Write Operation STATUS Bit Timing

- Notes:
1.  $\bar{G}$  ( $\bar{OE}$ ) HIGH Minimum 50 ns
  2. Page load ends and internal write cycle starts here.
  3. Internal write cycle ends and a fresh page load may be initiated here.

5

## PROGRAMMING

Please refer to Table 5 for a summary of identifier bytes.

**TABLE 5. IDENTIFIER BYTERS (Notes 1 & 2)**

Identifier	Pins	A <sub>0</sub>	DQ <sub>7</sub>	DQ <sub>6</sub>	DQ <sub>5</sub>	DQ <sub>4</sub>	DQ <sub>3</sub>	DQ <sub>2</sub>	DQ <sub>1</sub>	DQ <sub>0</sub>	Hex Data
	Manufacturer Code	V <sub>IL</sub>	0	0	0	0	0	0	0	0	1
Am28C256 Device Code	V <sub>IH</sub>	0	0	1	0	0	0	0	0	0	20

Key: 1 = Logic HIGH  
0 = Logic LOW

- Notes: 1. A<sub>9</sub> = 12.0 V ± 0.5 V  
2. A<sub>1</sub> - A<sub>8</sub>, A<sub>10</sub> - A<sub>14</sub>,  $\bar{E}$  ( $\bar{CE}$ ),  $\bar{G}$  ( $\bar{OE}$ ) = V<sub>IL</sub>  
3.  $\bar{W}$  ( $\bar{WE}$ ) = V<sub>IH</sub>

**INTRODUCTION  
NUMERICAL DEVICE INDEX  
FUNCTIONAL INDEX AND SELECTION GUIDE**

**1**

**BIPOLAR PROGRAMMABLE  
READ ONLY MEMORY (PROM)**

**2**

**BIPOLAR RANDOM-ACCESS  
MEMORIES (RAM)**

**3**

**MOS RANDOM-ACCESS  
MEMORIES (RAM)**

**4**

**MOS ELECTRICALLY ERASABLE  
PROGRAMMABLE ROM (EEPROM)**

**5**

**MOS UV ERASABLE  
PROGRAMMABLE ROM (EPROM)**

**6**

**PACKAGING: THERMAL CHARACTERIZATION  
PACKAGE OUTLINES  
GENERAL INFORMATION  
SALES OFFICES**

**7**

# MOS UV Erasable Programmable ROM (EPROM) Index

Am27C1024	65,536 x 16-Bit CMOS EPROM .....	6-54
Am27C256	32,768 x 8-Bit CMOS EPROM .....	6-46
Am27C256 OTP	32,768 x 8-Bit CMOS One-Time Programmable ROM .....	6-48
Am27C512	65,536 x 8-Bit CMOS EPROM .....	6-50
Am27C512 OTP	65,536 x 8-Bit CMOS One-Time Programmable ROM (OTPROM) .....	6-52
Am2716B/Am2732B	2048 x 8-Bit/4096 x 8-Bit EPROM .....	6-1
8-BIT EPROM FAMILY	(Am2764A, Am27128A, Am27256, Am27512) .....	6-15
8-BIT OTPROM FAMILY	(Am2764A, Am27128A, Am27256) .....	6-31

# Am2716B/Am2732B

2048 x 8-Bit/4096 x 8-Bit EPROM

## ADVANCE INFORMATION

### DISTINCTIVE CHARACTERISTICS

- Fast access times — as low as 100 ns
- Low-power dissipation
- Programming voltage — 12.5 V
- Single +5-V power supply
- TTL-compatible inputs and outputs
- ±10% power-supply tolerance available


### GENERAL DESCRIPTION

The Am2716B and Am2732B are ultraviolet Erasable Programmable Read-Only Memories (EPROMs) and are organized as 2048 x 8 bits, and 4096 x 8 bits, respectively. All standard EPROMs offer access times of 250 ns, allowing operation with high-speed microprocessors without any Wait states. Some of AMD's EPROMs have access times of as fast as 100 ns.

To eliminate bus contention on a multiple-bus microprocessor system, all AMD EPROMs offer separate output enable ( $\overline{OE}$ ) and chip enable ( $\overline{CE}$ ) controls.

All signals are TTL levels, including programming signals. Bit locations may be programmed singly, in blocks, or at random. To reduce programming time, AMD's EPROMs may be programmed using 1-ms pulses.

### BLOCK DIAGRAM



BD000231

### PRODUCT SELECTOR GUIDE



Family Part No.	Am2716B/Am2732B					
Ordering Part No.:						
±5% V <sub>CC</sub> Tolerance	2716B-105 2732B-105	2716B-155 2732B-155	2716B-205 2732B-205	2716B 2732B	2716B-305 2732B-305	2716B-455 2732B-455
±10% V <sub>CC</sub> Tolerance	2716B-100 2732B-100	2716B-150 2732B-150	2716B-200 2732B-200	2716B-250 2732B-250	2716B-300 2732B-300	2716B-455 2732B-455
t <sub>ACC</sub> (ns)	100	150	200	250	300	450
t <sub>CE</sub> (ns)	100	150	200	250	300	450
t <sub>OE</sub> (ns)	75	75	75	100	110	150

Am2716B/Am2732B

6

Publication # 08160 Rev. A Amendment /0  
Issue Date: May 1986

## CONNECTION DIAGRAMS Top View




CD009781

CD009431

	Am2716B	Am2732B
Notes:	1	$\overline{OE}$
	2	$V_{PP}$
		A11


## LOGIC SYMBOLS

Am2716B



LS002361

Am2764B



LS002371




## ORDERING INFORMATION (Cont'd.)

### Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:

- A. Device Number**
- B. Speed Option** (if applicable)
- C. Package Type**
- D. Temperature Range**
- E. Optional Processing**



Valid Combinations	
<b>±5% V<sub>CC</sub> Tolerance</b>	
AM2716B-105	DC, DI, LC, LI
AM2716B-155	
AM2716B-205	
AM2716B	
AM2716B-305	
AM2716B-455	
AM2732B-105	
AM2732B-155	
AM2732B-205	
AM2732B	
AM2732B-305	
AM2732B-455	
<b>±10% V<sub>CC</sub> Tolerance</b>	
AM2716B-100	DC, DI, LC, LI
AM2716B-150	
AM2732B-100	
AM2732B-150	DC, DI, DE, LC, LI, LE
AM2716B-200	
AM2716B-250	
AM2716B-300	
AM2716B-450	
AM2732B-200	
AM2732B-250	
AM2732B-300	
AM2732B-450	

#### Valid Combinations


Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released valid combinations, and to obtain additional data on AMD's standard military grade products.

# ORDERING INFORMATION

## APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. CPL (Controlled Products List) products are processed in accordance with MIL-STD-883C, but are inherently non-compliant because of package, solderability, or surface treatment exceptions to those specifications. The order number (Valid Combination) for APL products is formed by a combination of:

- A. Device Number**
- B. Speed Option** (if applicable)
- C. Device Class**
- D. Package Type**
- E. Lead Finish**



Valid Combinations	
± 10% V <sub>CC</sub> Tolerance	
AM2716B-150	/BJA
AM2716B-200	
AM2716B-250	
AM2716B-300	
AM2716B-450	
AM2732B-150	
AM2732B-200	
AM2732B-250	
AM2732B-300	
AM2732B-450	

### Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

## FUNCTIONAL DESCRIPTION

### Erasing the EPROMs

In order to clear all locations of their programmed contents, it is necessary to expose the EPROMs to an ultraviolet light source. A dosage of 15 W seconds/cm<sup>2</sup> is required to completely erase an EPROM. This dosage can be obtained by exposure to an ultraviolet lamp — wavelength of 2537 Angstroms (Å) — with intensity of 12,000 μW/cm<sup>2</sup> for fifteen to twenty minutes. The EPROM should be about directly under and about one inch from the source and all filters should be removed from the ultraviolet light source prior to erasure.

It is important to note that the EPROMs will erase with light sources having wavelengths shorter than 4000 Å. Although erasure times will be much longer than with ultraviolet sources at 2537 Å, nevertheless, the exposure to fluorescent light and sunlight will eventually erase the EPROMs and exposure to them should be prevented to realize maximum system reliability. If used in such an environment, the package window should be covered by an opaque label or substance.

### Programming the EPROMs

Upon delivery, or after each erasure, the EPROM has all bits in the "1", or HIGH state. Zeros ("0s") are loaded into the EPROM through the procedure of programming.

The programming mode is entered when a voltage greater than 12.0, but less than 13.3 V is applied to the V<sub>pp</sub> pin ( $\overline{OE}/V_{pp}$  for 32K) and  $\overline{CE}/PGM$  is given a TTL-LOW pulse. The data to be programmed is applied 8 bits in parallel to the Data I/O (DQ<sub>n</sub>) pins.

The flowchart (Figure 1) in the Programming section of this document shows the AMD-preferred interactive programming algorithm. Interactive algorithms requires less programming time than most other algorithms. This does not preclude the use of other algorithms, including the conventional 50-ms pulse, as long as the maximum specifications are not violated.

The AMD-preferred algorithm reduces programming time by using short (1 ms) program pulses and giving each address only as many pulses as is necessary in order to reliably program the data. After each pulse is applied to a given address, data in that address is verified. If the data does not verify, an additional pulse is applied for a maximum of 15 pulses. This process is repeated while sequencing through each address of the EPROM. The interactive section of the algorithm is programmed and verified at V<sub>CC</sub> = 6.0 V, ±5%.

The overprogram section of the algorithm programs the entire array by cycling through each address and applying an additional 2-ms program pulse. This section is done at V<sub>CC</sub> = 5.0 V, ±5%.

After the final address is completed, the entire EPROM is verified to the data-sheet specifications of V<sub>CC</sub> = 5.0 V, ±5%.

### Auto Select Mode

The Auto Select mode allows the reading out of a binary code from an EPROM that will identify its manufacturer and type. This mode is intended for use by programming equipment for the purpose of automatically matching the device to be programmed with its corresponding programming algorithm. This mode is functional in the 25°C ±5°C ambient-temperature range required when programming the EPROMs.

To activate this mode, the programming equipment must force 12.0 V ±0.5 V on address line A<sub>9</sub>. Two identifier bytes may then be sequenced from the device outputs by toggling address line A<sub>0</sub> from V<sub>IL</sub> to V<sub>IH</sub>. All other address lines must be held at V<sub>IL</sub> during Auto Select mode.

Byte 0 (A<sub>0</sub> = V<sub>IL</sub>, DQ<sub>0</sub> – DQ<sub>7</sub>) represents the manufacturer code, and byte 1 (A<sub>0</sub> = V<sub>IH</sub>, DQ<sub>0</sub> – DQ<sub>7</sub>), the device identifier code. These identifier bytes are given in Table 2. All identifiers for manufacturer and device codes will possess odd parity, with the most significant bit (MSB), DQ<sub>7</sub>, defined as the parity bit.

### Read Mode

AMD EPROMs have two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable ( $\overline{CE}$ ) is the power control and should be used for device selection. Output Enable ( $\overline{OE}$ ) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time (t<sub>ACC</sub>) is equal to the delay from  $\overline{CE}$  to output (t<sub>CE</sub>). Data is available at the outputs t<sub>OE</sub> after the falling edge of  $\overline{OE}$ , assuming that  $\overline{CE}$  has been LOW and addresses have been stable for at least t<sub>ACC</sub> – t<sub>OE</sub>.

### Standby Mode

AMD EPROMs have a standby mode which reduces the active power dissipation up to 80%. The EPROM is placed in the standby mode by applying a TTL HIGH signal to the  $\overline{CE}$  input. When in standby mode, the outputs are in a high-impedance state, independent of the  $\overline{OE}$  input.

### Output OR-Tieing

To accommodate multiple memory connections, a two-line control function is provided to allow for: 1) low-memory power dissipation, and 2) assurance that output-bus contention will not occur.

It is recommended that  $\overline{CE}$  be decoded and used as the primary device-selecting function, while  $\overline{OE}$  be made a common connection to all devices in the array, and connected to the Read line from the system control bus. This assures that all deselected memory devices are in their low-power standby mode and that the output pins are only active when data is desired from a particular memory device.

### Program Inhibit

Programming of multiple EPROMs in parallel with different data is also easily accomplished. Except for  $\overline{CE}/PGM$ , all like inputs (including  $\overline{OE}$  and V<sub>pp</sub>) of the parallel EPROMs may be common. For the Am2716B, a LOW-level  $\overline{CE}/PGM$  input inhibits the other EPROMs from being programmed. For the Am2732B, a HIGH-level  $\overline{CE}/PGM$  input inhibits the other EPROMs from being programmed.

### Program Verify

A verify should be performed on the programmed bits to determine that they were correctly programmed.

Data for all the EPROMs should be verified t<sub>OE</sub> after the falling edge of  $\overline{OE}$ , V<sub>pp</sub> may remain at 12.5 V for the 2716B during program verify, but for the 2732B,  $\overline{OE}/V_{pp}$  must be a TTL low level.

### System Applications

During the switch between active and standby conditions, transient current peaks are produced on the rising and falling edges of Chip Enable. The magnitude of these transient current peaks is dependent on the output capaci-

tance loading of the device. A 0.1- $\mu$ F ceramic capacitor (high-frequency, low-inherent inductance) should be used on each device between  $V_{CC}$  and GND to minimize transient effects. In addition, to overcome the voltage drop caused by the inductive effects of the printed circuit-board

traces on EPROM arrays, a 4.7- $\mu$ F bulk electrolytic capacitor should be used between  $V_{CC}$  and GND for each eight devices. The location of the capacitor should be close to where the power supply is connected to the array.

## FUNCTION TABLES

**TABLE 1. Am2716B MODE SELECT**

MODE \ PINS	$\overline{CE}/$ PGM	$\overline{OE}$	$A_9$	$V_{PP}$	OUTPUTS
Read	L	L	X	$V_{CC}$	$D_{OUT}$
Output Disable	L	H	X	$V_{CC}$	Hi-Z
Standby	H	X	X	$V_{CC}$	Hi-Z
Program	L	H	X	$V_{PP}$	$D_{IN}$
Program Verify	L	L	X	$V_{PP}$	$D_{OUT}$
Program Inhibit	L	H	X	$V_{PP}$	Hi-Z
Auto Select	L	L	$V_H$	$V_{CC}$	Code

**TABLE 2. Am2732B MODE SELECT**

MODE \ PINS	$\overline{CE}/$ PGM	$\overline{OE}/$ $V_{PP}$	$A_9$	OUTPUTS
Read	L	L	X	$D_{OUT}$
Output Disable	L	H	X	Hi-Z
Standby	H	X	X	Hi-Z
Program	L	$V_{PP}$	X	$D_{IN}$
Program Verify	L	L	X	$D_{OUT}$
Program Inhibit	H	$V_{PP}$	X	Hi-Z
Auto Select	L	L	$V_H$	Code

Key: L = LOW  
 H = HIGH  
 X = Can be either LOW or HIGH  
 $V_H = 12.0 \text{ V} \pm 0.5 \text{ V}$

## ABSOLUTE MAXIMUM RATINGS

Storage Temperature ..... -65 to +150°C  
 Ambient Temperature with Power Applied . -65 to +135°C  
 Supply Voltage  
 with respect to Ground  
 on all Inputs except  $A_9$  and  $V_{PP}$  ..... +6.25 to -0.6 V  
 on  $A_9$  ..... +13.50 to -0.6 V  
 on  $V_{PP}$  ..... +13.50 to -0.6 V

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

## OPERATING RANGES

Commercial (C) Devices  
 Temperature ( $T_C$ ) ..... 0 to +70°C  
 Supply Voltage ( $V_{CC}$ ) ..... (Notes 1 & 2)  
 Industrial (I) Devices  
 Temperature ( $T_C$ ) ..... -40 to +85°C  
 Supply Voltage ( $V_{CC}$ ) ..... (Notes 1 & 2)  
 Extended Commercial (E) Devices  
 Temperature ( $T_C$ ) ..... -55 to +125°C  
 Supply Voltage ( $V_{CC}$ ) ..... (Notes 1 & 2)  
 Military (M) Devices  
 Temperature ( $T_C$ ) ..... -55 to +125°C  
 Supply Voltage ( $V_{CC}$ ) ..... (Notes 1 & 2)

- Notes: 1. For -105, -155, -205, blank, -305, and -455 versions,  $V_{CC} = +4.75$  to +5.25 V.  
 2. For -100, -150, -200, -250, -300, and -450 versions,  $V_{CC} = +4.50$  to +5.50 V.

Operating ranges define those limits between which the functionality of the device is guaranteed.

## DC CHARACTERISTICS over operating range unless otherwise specified (Notes 1, 2, & 4)\*

Parameter Symbol	Parameter Description	Test Conditions	Min.	Max.	Units
$V_{OH}$	Output HIGH Voltage	$I_{OH} = -400 \mu A$	2.4		V
$V_{OL}$	Output LOW Voltage	$I_{OL} = 2.1 \text{ mA}$		0.45	V
$V_{IH}$	Input HIGH Voltage		2.0	$V_{CC} + 1$	V
$V_{IL}$	Input LOW Voltage		-0.1	+0.8	V
$I_{LI}$	Input Load Current	$V_{IN} = 0$ to +5.5 V		10.0	$\mu A$
$I_{LO}$	Output Leakage Current	$V_{OUT} = 0$ to -5.5 V		10.0	$\mu A$
$I_{CC1}$	$V_{CC}$ Standby Current for Am2716B (Note 6)	$\overline{CE} = V_{IH}$ $\overline{OE} = V_{IL}$	C/I Devices	25	mA
	$V_{CC}$ Standby Current for Am2732B		E/M Devices	40	
			C, I, E, & M Devices	40	
$I_{CC2}$	$V_{CC}$ Active Current for Am2716B and Am2732B	$\overline{OE} = \overline{CE} = V_{IL}$	C, I, E & M Devices	100	mA
$I_{PP1}$	$V_{PP}$ Program Current (Note 5)	$V_{PP} = 5.5 \text{ V}$	C, I, E, & M Devices	30	mA
$I_{PP2}$	$V_{PP}$ Read Current	$V_{PP} = 5.5 \text{ V}$	C, I, E, & M Devices	5	mA

Notes: See notes following the Capacitance table on next page.

\*See the last page of this spec for Group A Subgroup Testing information.

## CAPACITANCE (Notes 2 & 3)

Parameter Symbol	Parameter Description	Test Conditions	Typ.	Max.	Units
$C_{IN}$	Input Capacitance	$V_{IN} = 0\text{ V}$	4	7	pF
$C_{OUT}$	Output Capacitance	$V_{OUT} = 0\text{ V}$	8	12	pF
$C_{IN2}$	$\overline{OE}/V_{PP}$ Input Capacitance	$V_{IN} = 0\text{ V}$	12	20	pF
$C_{IN3}$	$\overline{CE}/PGM$ Input Capacitance		9	12	


- Notes: 1.  $V_{CC}$  must be applied simultaneously or before  $V_{PP}$ , and removed simultaneously or after  $V_{CC}$ .  
 2. Typical values are for nominal supply voltages.  
 3. This parameter is only sampled and not 100% tested.  
 4. Caution: The EPROMs must not be removed from or inserted into a socket or board when  $V_{PP}$  or  $V_{CC}$  is applied.  
 5.  $V_{PP}$  may be connected to  $V_{CC}$  directly except during programming. The supply would then be the sum of  $I_{CC}$  and  $I_{PP}$ .  
 6.  $I_{CC1}$  Max. is 40 mA for -4XX devices.

### KEY TO SWITCHING WAVEFORMS

WAVEFORM	INPUTS	OUTPUTS
	MUST BE STEADY	WILL BE STEADY
	MAY CHANGE FROM H TO L	WILL BE CHANGING FROM H TO L
	MAY CHANGE FROM L TO H	WILL BE CHANGING FROM L TO H
	DON'T CARE; ANY CHANGE PERMITTED	CHANGING; STATE UNKNOWN
	DOES NOT APPLY	CENTER LINE IS HIGH IMPEDANCE "OFF" STATE


KS000010

### SWITCHING TEST CIRCUITS



TC003191

### SWITCHING TEST WAVEFORMS



WF009500

AC Testing: Inputs are driven at 2.4 V for a logic "1" and 0.4 V for a logic "0". Input pulse rise and fall times are 5 ns.

**SWITCHING CHARACTERISTICS** over operating range unless otherwise specified\* (Notes 1 & 3)

(Table 1 of 2)

No.	Parameter Symbol	Parameter Description	Test Conditions (Note 4)	-105, -100		-155, -150		-205, -200		Units
				Min.	Max.	Min.	Max.	Min.	Max.	
1	t <sub>ACC</sub>	Address to Output Delay	$\overline{CE} = \overline{OE} = V_{IL}$		100		150		200	ns
2	t <sub>CE</sub>	Chip Enable to Output Delay			100		150		200	ns
3	t <sub>OE</sub>	Output Enable to Output Delay			75		75		75	ns
4	t <sub>DF</sub> (Note 2)	Output Enable HIGH to Output Float		0	60	0	60	0	60	ns
5	t <sub>OH</sub> (Note 2)	Output Hold from Addresses, $\overline{CE}$ , or $\overline{OE}$ , whichever occurred first		0		0		0		ns


(Table 2 of 2)

No.	Parameter Symbol	Parameter Description	Test Conditions (Note 4)	Blank, -250		-305, -300		-455, -450		Units
				Min.	Max.	Min.	Max.	Min.	Max.	
1	t <sub>ACC</sub>	Address to Output Delay	$\overline{CE} = \overline{OE} = V_{IL}$		250		300		450	ns
2	t <sub>CE</sub>	Chip Enable to Output Delay			250		300		450	ns
3	t <sub>OE</sub>	Output Enable to Output Delay			100		110		150	ns
4	t <sub>DF</sub> (Note 2)	Output Enable HIGH to Output Float		0	60	0	60	0	80	ns
5	t <sub>OH</sub> (Note 2)	Output Hold from Addresses, $\overline{CE}$ , or $\overline{OE}$ , whichever occurred first		0		0		0		ns

- Notes: 1. V<sub>CC</sub> must be applied simultaneously or before V<sub>pp</sub>, and removed simultaneously or after V<sub>pp</sub>.  
 2. This parameter is only sampled and not 100% tested.  
 3. Caution: The EPROMs must not be removed from or inserted into a socket or board when V<sub>pp</sub> or V<sub>CC</sub> is applied.  
 4. Output Load: 1 TTL gate and C<sub>L</sub> = 100 pF,  
 Input Rise and Fall Times: ≤ 20 ns,  
 Input Pulse Levels: 0.45 to 2.4 V,  
 Timing Measurement Reference Level—Inputs: 1 V and 2 V  
 Outputs: 0.8 V and 2 V.

\*See the last page of this spec for Group A Subgroup Testing information.

## SWITCHING WAVEFORMS




WF021981

- Notes: 1.  $\overline{OE}$  may be delayed up to  $t_{ACC} - t_{OE}$  after the falling edge of  $\overline{OE}$  without impact on  $t_{ACC}$ .  
 2.  $t_{DF}$  is specified from  $\overline{OE}$  or  $\overline{CE}$ , whichever occurs first.



# PROGRAMMING

This section covers Identifier bytes, Interactive Flowcharts, and Interactive Programming Algorithms for DC Programming and Switching Programming Characteristics.



PF001723

Figure 1. Interactive Programming Flow Chart

**TABLE 4. IDENTIFIER BYTES**

Identifier	Pins									Hex Data
	A <sub>0</sub>	DQ <sub>7</sub>	DQ <sub>6</sub>	DQ <sub>5</sub>	DQ <sub>4</sub>	DQ <sub>3</sub>	DQ <sub>2</sub>	DQ <sub>1</sub>	DQ <sub>0</sub>	
Manufacturer Code	V <sub>IL</sub>	0	0	0	0	0	0	0	1	01
Am2716B Device Code	V <sub>IH</sub>	1	0	0	0	0	1	1	0	86
Am2732B Device Code	V <sub>IH</sub>	0	0	0	0	0	1	1	1	07

Notes: 1. A<sub>9</sub> = 12.0 V ± 0.5 V  
 2. All other Address Lines =  $\overline{CE} = \overline{OE} = V_{IL}$

**INTERACTIVE PROGRAMMING ALGORITHM DC PROGRAMMING CHARACTERISTICS**

(Notes 1, 2, and 4)

Parameter Symbol	Parameter Description	Test Conditions	Min.	Max.	Units
I <sub>LI</sub>	Input Current (All Inputs)	V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub>		10.0	μA
V <sub>IL</sub>	Input LOW Level (All Inputs)		-0.1	0.8	V
V <sub>IH</sub>	Input HIGH Level		2.0	V <sub>CC</sub> + 1	V
V <sub>OL</sub>	Output LOW Voltage during Verify	I <sub>OL</sub> = 2.1 mA		.45	V
V <sub>OH</sub>	Output LOW Voltage during Verify	I <sub>OH</sub> = -400 μA	2.4		V
I <sub>CC2</sub>	V <sub>CC</sub> Supply Current (Program and Verify) For Am2716B and Am2732B			100	mA
I <sub>PP1</sub>	V <sub>PP</sub> Supply Current (Program)	V <sub>PP</sub> = 5.5 V		30	mA
V <sub>ID</sub>	A <sub>9</sub> Auto-Select Voltage		11.5	12.5	V

Notes: See notes following the Interactive Programming Algorithm Switching Programming Characteristics table.

**INTERACTIVE PROGRAMMING ALGORITHM SWITCHING PROGRAMMING CHARACTERISTICS**

(Notes 1, 2, 3, and 4)


No.	Parameter Symbols	Parameter Description	Min.	Max.	Units
1	t <sub>AS</sub>	Address Setup Time	2		μs
2	t <sub>OES</sub>	$\overline{OE}$ Setup Time	2		μs
3	t <sub>DS</sub>	Data Setup Time	2		μs
4	t <sub>AH</sub>	Address Hold Time	2		μs
5	t <sub>DH</sub>	Data Hold Time	2		μs
6	t <sub>DF</sub>	Chip Enable to Output Float Delay	0	130	μs
7	t <sub>VPS</sub>	V <sub>PP</sub> Setup Time	2.0		μs
8	t <sub>VCS</sub>	V <sub>CC</sub> Setup Time	2		μs
9	t <sub>PW</sub>	PGM Initial Program Pulse Width	.95	1.05	ms
10	t <sub>OPW</sub>	PGM Overprogram Pulse Width (Note 3)	1.9	55	ms
11	t <sub>CES</sub>	$\overline{CE}$ Setup Time	2		μs
12	t <sub>OE</sub>	Data Valid from $\overline{OE}$		150	ns

Notes: 1. T<sub>A</sub> = +25°C ± 5°C; V<sub>CC</sub> = 6.0 V ± 0.25 V; V<sub>PP</sub> = 12.0 to 13.3 V.  
 2. V<sub>CC</sub> must be applied simultaneously or before V<sub>PP</sub> and removed simultaneously or after V<sub>PP</sub>.  
 3. When programming the EPROMs, a 0.1-μF capacitor is required across V<sub>PP</sub> and ground to suppress spurious voltage transients which may damage the device.  
 4. Programming characteristics are guidelines which must be followed. They are not 100% tested to worst-case limits.

## INTERACTIVE PROGRAMMING ALGORITHM WAVEFORMS

### AM2716B


(Notes 1 and 3)



WF000583

### Am2732B

(Notes 1 and 2)



WF001331

- Notes:
1. The input timing reference level is 0.8 V for  $V_{IL}$  and 2 V for  $V_{IH}$ .
  2.  $t_{OE}$  and  $t_{DF}$  are characteristics of the device, but must be accommodated by the programmer.
  3.  $t_{OE}$  and  $t_{DFP}$  are characteristics of the device, but must be accommodated by the programmer.

## GROUP A SUBGROUP TESTING

### DC CHARACTERISTICS

Parameter Symbol	Subgroups*
V <sub>OH</sub>	1, 2, 3
V <sub>OL</sub>	1, 2, 3
V <sub>IH</sub>	1, 2, 3
V <sub>IL</sub>	1, 2, 3
I <sub>LI</sub>	1, 2, 3
I <sub>LO</sub>	1, 2, 3
I <sub>CC1</sub>	1, 2, 3
I <sub>CC2</sub>	1, 2, 3
I <sub>PP1</sub>	1, 2, 3
I <sub>PP2</sub>	1, 2, 3
C <sub>IN</sub>	4
C <sub>OUT</sub>	4
C <sub>IN2</sub>	4
C <sub>IN3</sub>	4

\*For DC Programming Characteristics, only Subgroup 1 applies.

### SWITCHING CHARACTERISTICS

No.	Parameter Symbol	Subgroups
1	t <sub>ACC</sub>	9, 10, 11
2	t <sub>CE</sub>	9, 10, 11
3	t <sub>OE</sub>	9, 10, 11
4	t <sub>DF</sub>	9
5	t <sub>OH</sub>	9

### MILITARY BURN-IN

Military burn-in is in accordance with the current revision of MIL-STD-883, Test Method 1015, Conditions A through E. Test conditions are selected at AMD's option.

# 8-BIT EPROM FAMILY

(Am2764A, Am27128A, Am27256, Am27512)

## DISTINCTIVE CHARACTERISTICS

- Fast access times — as low as 150 ns
- Low-power dissipation
- Programming voltage — 12.5 V
- Single +5-V power supply
- TTL-compatible inputs and outputs
- ±10% power-supply tolerance available


## GENERAL DESCRIPTION

The Am2764A, Am27128A, Am27256, and the Am27512 are ultraviolet Erasable Programmable Read-Only Memories (EPROMs) and are organized as 8 bits per word. All standard EPROMs offer access times of 250 ns, allowing operation with high-speed microprocessors without any Wait states. Some of AMD's EPROMs have access times of as fast as 150 ns.

To eliminate bus contention on a multiple-bus microprocessor system, all AMD EPROMs offer separate output enable ( $\overline{OE}$ ) and chip enable ( $\overline{CE}$ ) controls.

All signals are TTL levels, including programming signals. Bit locations may be programmed singly, in blocks, or at random. To reduce programming time, AMD's EPROMs may be programmed using 1-ms pulses.

## BLOCK DIAGRAM




BD000231

## PRODUCT SELECTOR GUIDE


Family Part No.	Am2764A, Am27128A, Am27256, Am27512					
Ordering Part No.:						
±5% $V_{CC}$ Tolerance	2764A-1 27128A-1 — —	— — 27256-1 —	2764A-2 27128A-2 27256-2 —	2764A 27128A 27256 27512	2764A-3 27128A-3 27256-3 27512-3	2764A-4 27128A-4 27256-4 27512-4
±10% $V_{CC}$ Tolerance	2764A-15 27128A-15 — —	— — 27256-17 —	2764A-20 27128A-20 27256-20 —	2764A-25 27128A-25 27256-25 27512-25	2764A-30 27128A-30 27256-30 27512-30	2764A-45 27128A-45 27256-45 27512-45
$t_{ACC}$ (ns)	150	170	200	250	300	450
$t_{CE}$ (ns)	150	170	200	250	300	450
$t_{OE}$ (ns)	75	75	75	100	110	150

6

## CONNECTION DIAGRAMS Top View



CD009420




CD009710

	AM2764A	AM27128A	AM27256	AM27512
Notes: 1	V <sub>PP</sub>	V <sub>PP</sub>	V <sub>PP</sub>	A <sub>15</sub>
2	$\overline{CE}$	$\overline{CE}$	$\overline{CE}/PGM$	$\overline{CE}/PGM$
3	$\overline{OE}$	$\overline{OE}$	$\overline{OE}$	$\overline{OE}/V_{PP}$
4	NC	A <sub>13</sub>	A <sub>13</sub>	A <sub>13</sub>
5	PGM	PGM	A <sub>14</sub>	A <sub>14</sub>


LOGIC SYMBOL

Am2764A




LS002360

Am27128A




LS002370

Am27256



LS002520

Am27512




LS002530

## ORDERING INFORMATION (Cont'd.) Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:

- A. Device Number**
- B. Speed Option** (if applicable)
- C. Package Type**
- D. Temperature Range**
- E. Optional Processing**



### Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released valid combinations, and to obtain additional data on AMD's standard military grade products.

Valid Combinations	
<b>± 5% V<sub>CC</sub> Tolerance</b>	
AM2764A-1	DC, DCB, DI, DIB, LC, LCB, LE, LEB
AM2764A-2	
AM2764A	
AM2764A-3	
AM2764A-4	
AM27128A-1	
AM27128A-2	
AM27128A	
AM27128A-3	
AM27128A-4	
AM27256-1	
AM27256-2	
AM27256	
AM27256-3	
AM27256-4	
AM27512	
AM27512-3	
AM27512-4	
<b>± 10% V<sub>CC</sub> Tolerance</b>	
AM2764A-15	DC, DCB, DI, DIB, DE, DEB, LC, LCB, LI, LIB, LE, LEB
AM2764A-20	
AM2764A-25	
AM2764A-30	
AM2764A-45	
AM27128A-15	
AM27128A-20	
AM27128A-25	
AM27128A-30	
AM27128A-45	
AM27256-17	
AM27256-20	
AM27256-25	
AM27256-30	
AM27256-45	
AM27512-25	DC, DCB, DI, DIB, DE, DEB, LC, LCB, LI, LIB
AM27512-30	
AM27512-45	




## ORDERING INFORMATION

### APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. CPL (Controlled Products List) products are processed in accordance with MIL-STD-883C, but are inherently non-compliant because of package, solderability, or surface treatment exceptions to those specifications. The order number (Valid Combination) for APL products is formed by a combination of:

- A. Device Number**
- B. Speed Option** (if applicable)
- C. Device Class**
- D. Package Type**
- E. Lead Finish**



#### Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

Valid Combinations	
± 10% V <sub>CC</sub> Tolerance	
AM2764A-20	/BXA, /BUA /BUC
AM2764A-25	
AM2764A-30	
AM2764A-45	
AM27128A-20	
AM27128A-25	
AM27128A-30	
AM27128A-45	
AM27256-20	
AM27256-25	
AM27256-30	
AM27256-45	
AM27512-30	/BXA
AM27512-45	

## FUNCTIONAL DESCRIPTION

### Erasing the 8-Bit EPROMs

In order to clear all locations of their programmed contents, it is necessary to expose the EPROMs to an ultraviolet light source. A dosage of 15 W seconds/cm<sup>2</sup> is required to completely erase an EPROM. This dosage can be obtained by exposure to an ultraviolet lamp — wavelength of 2537 Angstroms (Å) — with intensity of 12,000 μW/cm<sup>2</sup> for fifteen to twenty minutes. The EPROM should be about directly under and about one inch from the source and all filters should be removed from the ultraviolet light source prior to erasure.

It is important to note that the EPROMs will erase with light sources having wavelengths shorter than 4000 Å. Although erasure times will be much longer than with ultraviolet sources at 2537 Å, nevertheless, the exposure to fluorescent light and sunlight will eventually erase the EPROMs and exposure to them should be prevented to realize maximum system reliability. If used in such an environment, the package window should be covered by an opaque label or substance.

### Programming the 8-Bit EPROMs

Upon delivery, or after each erasure, the EPROM has all bits in the "1", or HIGH state. Zeros ("0s") are loaded into the EPROM through the procedure of programming.

The programming mode is entered when a voltage greater than 12.0 V, but less than 13.3 V is applied to the V<sub>pp</sub> pin ( $\overline{OE}/V_{pp}$  for 512K) and  $\overline{PGM}$  ( $\overline{CE}/\overline{PGM}$  for 256K and 512K) is LOW. The data to be programmed is applied 8 bits in parallel to the Data I/O (DQ<sub>n</sub>) pins.

The flowchart (Figure 1) in the Programming section of this document shows the AMD-preferred interactive programming algorithm. Interactive algorithms requires less programming time than most other algorithms. This does not preclude the use of other algorithms, including the conventional 50-ms pulse, as long as the maximum specifications are not violated.

The AMD-preferred algorithm reduces programming time by using short (1 ms) program pulses and giving each address only as many pulses as is necessary in order to reliably program the data. After each pulse is applied to a given address, data in that address is verified. If the data does not verify, an additional pulse is applied for a maximum of 15 pulses. This process is repeated while sequencing through each address of the EPROM. The interactive section of the algorithm is programmed and verified at V<sub>CC</sub> = 6.0 V, ±5%.

The overprogram section of the algorithm programs the entire array by cycling through each address and applying an additional 2-ms program pulse. This section is done at V<sub>CC</sub> = 5.0 V, ±5%.

After the final address is completed, the entire EPROM is verified to the data-sheet specifications of V<sub>CC</sub> = 5.0 V, ±5%.

### Auto Select Mode

The Auto Select mode allows the reading out of a binary code from an EPROM that will identify its manufacturer and type. This mode is intended for use by programming equipment for the purpose of automatically matching the device to be programmed with its corresponding programming algorithm. This mode is functional in the 25°C ±5°C ambient-temperature range required when programming the EPROMs.

To activate this mode, the programming equipment must force 12.0 V ±0.5 V on address line A<sub>9</sub>. Two identifier bytes may then be sequenced from the device outputs by toggling address line A<sub>0</sub> from V<sub>IL</sub> to V<sub>IH</sub>. All other address lines must be held at V<sub>IL</sub> during Auto Select mode.

Byte 0 (A<sub>0</sub> = V<sub>IL</sub>, DQ<sub>0</sub> - DQ<sub>7</sub>) represents the manufacturer code, and byte 1 (A<sub>0</sub> = V<sub>IH</sub>, DQ<sub>0</sub> - DQ<sub>7</sub>), the device identifier code. These identifier bytes are given in Table 2. All identifiers for manufacturer and device codes will possess odd parity, with the most significant bit (MSB), DQ<sub>7</sub>, defined as the parity bit.

### Read Mode

AMD EPROMs have two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable ( $\overline{CE}$ ) is the power control and should be used for device selection. Output Enable ( $\overline{OE}$ ) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time (t<sub>ACC</sub>) is equal to the delay from  $\overline{CE}$  to output (t<sub>CE</sub>). Data is available at the outputs t<sub>OE</sub> after the falling edge of  $\overline{OE}$ , assuming that  $\overline{CE}$  has been LOW and addresses have been stable for at least t<sub>ACC</sub> - t<sub>OE</sub>.

### Standby Mode

AMD EPROMs have a standby mode which reduces the active power dissipation up to 80%. The EPROM is placed in the standby mode by applying a TTL HIGH signal to the  $\overline{CE}$  input. When in standby mode, the outputs are in a high-impedance state, independent of the  $\overline{OE}$  input.

### Output OR-Tieing

To accommodate multiple memory connections, a two-line control function is provided to allow for: 1) low-memory power dissipation, and 2) assurance that output-bus contention will not occur.

It is recommended that  $\overline{CE}$  be decoded and used as the primary device-selecting function, while  $\overline{OE}$  be made a common connection to all devices in the array, and connected to the Read line from the system control bus. This assures that all deselected memory devices are in their low-power standby mode and that the output pins are only active when data is desired from a particular memory device.

### Program Inhibit

Programming of multiple EPROMs in parallel with different data is also easily accomplished. Except for  $\overline{CE}$  or  $\overline{PGM}$ , all like inputs (including  $\overline{OE}$  and V<sub>pp</sub>) of the parallel EPROMs may be common. A TTL LOW-level program pulse applied to the  $\overline{PGM}$  ( $\overline{CE}/\overline{PGM}$  for 256K and 512K) input with V<sub>pp</sub> between 12.0 and 13.3 V and  $\overline{CE}$  LOW, will program that EPROM. A HIGH-level  $\overline{CE}$  or  $\overline{PGM}$  input inhibits the other EPROMs from being programmed.

### Program Verify

A verify should be performed on the programmed bits to determine that they were correctly programmed.

Data for all the EPROMs should be verified t<sub>OE</sub> after the falling edge of  $\overline{OE}$ . V<sub>pp</sub> must be between 12.0 V and 13.3 V for all EPROMs except the Am27512 which requires  $\overline{OE}/V_{pp}$  to be at V<sub>IL</sub>.

### System Applications

During the switch between active and standby conditions, transient current peaks are produced on the rising and falling edges of Chip Enable. The magnitude of these

transient current peaks is dependent on the output capacitance loading of the device. A 0.1- $\mu$ F ceramic capacitor (high-frequency, low-inherent inductance) should be used on each device between  $V_{CC}$  and GND to minimize transient effects. In addition, to overcome the voltage drop

caused by the inductive effects of the printed circuit-board traces on EPROM arrays, a 4.7- $\mu$ F bulk electrolytic capacitor should be used between  $V_{CC}$  and GND for each eight devices. The location of the capacitor should be close to where the power supply is connected to the array.

## FUNCTION TABLES

TABLE 1. Am2764A and 27128A MODE SELECT

MODE	PINS					
	$\overline{CE}$	$\overline{OE}$	$\overline{PGM}$	$A_9$	$V_{PP}$	OUTPUTS
Read	L	L	H	X	$V_{CC}$	DOUT
Output Disable	L	H	H	X	$V_{CC}$	Hi-Z
Standby	H	X	X	X	$V_{CC}$	Hi-Z
Program	L	X	L	X	$V_{PP}$	DIN
Program Verify	L	L	H	X	$V_{PP}$	DOUT
Program Inhibit	H	X	X	X	$V_{PP}$	Hi-Z
Auto Select	L	L	H	$V_H$	$V_{CC}$	Code

TABLE 2. Am27256 MODE SELECT

MODE	PINS				
	$\overline{CE}/\overline{PGM}$	$\overline{OE}$	$A_9$	$V_{PP}$	OUTPUTS
Read	L	L	X	$V_{CC}$	DOUT
Output Disable	L	H	X	$V_{CC}$	Hi-Z
Standby	H	X	X	$V_{CC}$	Hi-Z
Program	L	H	X	$V_{PP}$	DIN
Program Verify	H	L	X	$V_{PP}$	DOUT
Program Inhibit	H	H	X	$V_{PP}$	Hi-Z
Auto Select	L	L	$V_H$	$V_{CC}$	Code

TABLE 3. Am27512 MODE SELECT

MODE	PINS			
	$\overline{CE}/\overline{PGM}$	$\overline{OE}/V_{PP}$	$A_9$	OUTPUTS
Read	L	L	X	DOUT
Output Disable	L	H	X	Hi-Z
Standby	H	X	X	Hi-Z
Program	L	$V_{PP}$	X	DIN
Program Verify	L	L	X	DOUT
Program Inhibit	H	$V_{PP}$	X	Hi-Z
Auto Select	L	L	$V_H$	Code

Key: L = LOW  
 H = HIGH  
 X = Can be either LOW or HIGH  
 $V_H = 12.0 \text{ V} \pm 0.5 \text{ V}$

## ABSOLUTE MAXIMUM RATINGS

Storage Temperature ..... -65 to +150°C  
 Ambient Temperature with Power Applied . -65 to +135°C  
 Supply Voltage  
 with respect to Ground  
 on all Inputs except A<sub>9</sub> and V<sub>pp</sub> ..... +6.25 to -0.6 V  
 on A<sub>9</sub> ..... +13.50 to -0.6 V  
 on V<sub>pp</sub> ..... +13.50 to -0.6 V

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

## OPERATING RANGES

Commercial (C) Devices  
 Temperature (T<sub>C</sub>) ..... 0 to +70°C  
 Supply Voltage (V<sub>CC</sub>) ..... (Notes 1 & 2)

Industrial (I) Devices  
 Temperature (T<sub>C</sub>) ..... -40 to +85°C  
 Supply Voltage (V<sub>CC</sub>) ..... (Notes 1 & 2)

Extended Commercial (E) Devices  
 Temperature (T<sub>C</sub>) ..... -55 to +125°C  
 Supply Voltage (V<sub>CC</sub>) ..... (Notes 1 & 2)

Military (M) Devices  
 Temperature (T<sub>C</sub>) ..... -55 to +125°C  
 Supply Voltage (V<sub>CC</sub>) ..... (Notes 1 & 2)

Notes: 1. For -1, -2, blank, -3, and -4 versions, V<sub>CC</sub> = +4.75 to +5.25 V.  
 2. For -15, -17, -20, -25, -30, and -45 versions, V<sub>CC</sub> = +4.50 to +5.50 V.

Operating ranges define those limits between which the functionality of the device is guaranteed.

## DC CHARACTERISTICS over operating range unless otherwise specified (Notes 1, 2, & 4)\*

Parameter Symbol	Parameter Description	Test Conditions	Min.	Max.	Units
V <sub>OH</sub>	Output HIGH Voltage	I <sub>OH</sub> = -400 μA	2.4		V
V <sub>OL</sub>	Output LOW Voltage	I <sub>OL</sub> = 2.1 mA		0.45	V
V <sub>IH</sub>	Input HIGH Voltage		2.0	V <sub>CC</sub> + 1	V
V <sub>IL</sub>	Input LOW Voltage		-0.1	+0.8	V
I <sub>LI</sub>	Input Load Current	V <sub>IN</sub> = 0 to +5.5 V		10.0	μA
I <sub>LO</sub>	Output Leakage Current	V <sub>OUT</sub> = 0 to -5.5 V		10.0	μA
I <sub>CC1</sub>	V <sub>CC</sub> Standby Current (Note 6)	$\overline{CE} = V_{IH}$ $\overline{OE} = V_{IL}$	C/I Devices	25	mA
			E/M Devices	40	
I <sub>CC2</sub>	V <sub>CC</sub> Active Current for Am2764A	$\overline{OE} = \overline{CE} = V_{IL}$	C/I Devices	75	mA
			E/M Devices	100	
	V <sub>CC</sub> Active Current for Am27128A and Am27256		C, I, E & M Devices	100	
			C/I Devices	100	
	V <sub>CC</sub> Active Current for Am27512		E/M Devices	120	
I <sub>PP1</sub>	V <sub>pp</sub> Read Current (except Am27512) (Notes 1 & 5)	V <sub>pp</sub> = 5.5 V	C, I, E, & M Devices	5	mA
I <sub>PP2</sub>	$\overline{OE}/V_{pp}$ Read Current for Am27512 (Note 5)	$\overline{OE}/V_{pp} = 5.5 V$	C, I, E, & M Devices	10	mA

Notes: See notes following the Capacitance table on next page.

\*See the last page of this spec for Group A Subgroup Testing information.

## CAPACITANCE (Notes 2 & 3)

Parameter Symbol	Parameter Description	Test Conditions	Typ.	Max.	Units
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = 0 V	4	7	pF
C <sub>OUT</sub>	Output Capacitance	V <sub>OUT</sub> = 0 V	8	12	pF
C <sub>IN2</sub>	Am27512 OE/V <sub>PP</sub> Input Capacitance	V <sub>IN</sub> = 0 V	12	20	pF
C <sub>IN3</sub>	Am27512 CE/PGM Input Capacitance		9	12	


- Notes:
- V<sub>CC</sub> must be applied simultaneously or before V<sub>PP</sub>, and removed simultaneously or after V<sub>CC</sub>.
  - Typical values are for nominal supply voltages.
  - This parameter is only sampled and not 100% tested.
  - Caution: The EPROMs must not be removed from or inserted into a socket or board when V<sub>PP</sub> or V<sub>CC</sub> is applied.
  - V<sub>PP</sub> may be connected to V<sub>CC</sub> directly except during programming. The supply would then be the sum of I<sub>CC</sub> and I<sub>PP</sub>.
  - I<sub>CC1</sub> Max. is 40 mA for -4 and -45 devices.

### KEY TO SWITCHING WAVEFORMS

WAVEFORM	INPUTS	OUTPUTS
	MUST BE STEADY	WILL BE STEADY
	MAY CHANGE FROM H TO L	WILL BE CHANGING FROM H TO L
	MAY CHANGE FROM L TO H	WILL BE CHANGING FROM L TO H
	DON'T CARE; ANY CHANGE PERMITTED	CHANGING; STATE UNKNOWN
	DOES NOT APPLY	CENTER LINE IS HIGH IMPEDANCE "OFF" STATE


KS000010

### SWITCHING TEST CIRCUITS



TC003191

### SWITCHING TEST WAVEFORMS



AC Testing: Inputs are driven at 2.4 V for a logic "1" and 0.45 V for a logic "0". Input pulse rise and fall times are  $\leq 20$  ns.

**SWITCHING CHARACTERISTICS** over operating range unless otherwise specified\* (Notes 1 & 3)

(Table 1 of 2)

No.	Parameter Symbol	Parameter Description	Test Conditions (Note 4)	-1, -15		-1, -17**		-2, -20		Units
				Min.	Max.	Min.	Max.	Min.	Max.	
1	t <sub>ACC</sub>	Address to Output Delay	$\overline{CE} = \overline{OE} = V_{IL}$		150		170		200	ns
2	t <sub>CE</sub>	Chip Enable to Output Delay			150		170		200	ns
3	t <sub>OE</sub>	Output Enable to Output Delay			75		75		75	ns
4	t <sub>DF</sub> (Note 2)	Output Enable HIGH to Output Float		0	60	0	60	0	60	ns
5	t <sub>OH</sub> (Note 2)	Output Hold from Addresses, $\overline{CE}$ , or $\overline{OE}$ , whichever occurred first		0		0		0		ns

(Table 2 of 2)


No.	Parameter Symbol	Parameter Description	Test Conditions (Note 4)	Blank, -25		-3, -30		-4, -45		Units
				Min.	Max.	Min.	Max.	Min.	Max.	
1	t <sub>ACC</sub>	Address to Output Delay	$\overline{CE} = \overline{OE} = V_{IL}$		250		300		450	ns
2	t <sub>CE</sub>	Chip Enable to Output Delay			250		300		450	ns
3	t <sub>OE</sub>	Output Enable to Output Delay			100		120		150	ns
4	t <sub>DF</sub> (Note 2)	Output Enable HIGH to Output Float		0	60	0	60	0	80	ns
5	t <sub>OH</sub> (Note 2)	Output Hold from Addresses, $\overline{CE}$ , or $\overline{OE}$ , whichever occurred first		0		0		0		ns

- Notes: 1. V<sub>CC</sub> must be applied simultaneously or before V<sub>pp</sub>, and removed simultaneously or after V<sub>pp</sub>.  
 2. This parameter is only sampled and not 100% tested.  
 3. Caution: The AMD 8-bit EPROM Family must not be removed from or inserted into a socket or board when V<sub>pp</sub> or V<sub>CC</sub> is applied.  
 4. Output Load: 1 TTL gate and C<sub>L</sub> = 100 pF,  
 Input Rise and Fall Times: ≤ 20 ns,  
 Input Pulse Levels: 0.45 to 2.4 V,  
 Timing Measurement Reference Level — Inputs: 1 V and 2 V  
 Outputs: 0.8 V and 2 V.

\*See the last page of this spec for Group A Subgroup Testing information.

\*\*for Am27256 only.

## SWITCHING WAVEFORMS




WF021980

- Notes: 1.  $\overline{OE}$  may be delayed up to  $t_{ACC} - t_{OE}$  after the falling edge of  $\overline{CE}$  without impact on  $t_{ACC}$ .  
 2.  $t_{DF}$  is specified from  $\overline{OE}$  or  $\overline{CE}$ , whichever occurs first.

# PROGRAMMING

This section covers Identifier bytes, Interactive Programming Flowchart, and Interactive Programming DC and AC Switching Programming Characteristics.



PF001726

Figure 1. Interactive Programming Flow Chart



**TABLE 4. IDENTIFIER BYTES**

Identifier	Pins										Hex Data
	A <sub>0</sub>	DQ <sub>7</sub>	DQ <sub>6</sub>	DQ <sub>5</sub>	DQ <sub>4</sub>	DQ <sub>3</sub>	DQ <sub>2</sub>	DQ <sub>1</sub>	DQ <sub>0</sub>		
Manufacturer Code	V <sub>IL</sub>	0	0	0	0	0	0	0	0	1	01
Am2764A Device Code	V <sub>IH</sub>	0	0	0	0	1	0	0	0	0	08
Am27128A Device Code	V <sub>IH</sub>	1	0	0	0	1	0	0	1	1	89
Am27256 Device Code	V <sub>IH</sub>	0	0	0	0	0	1	0	0	0	04
Am27512 Device Code	V <sub>IH</sub>	1	0	0	0	0	1	0	1	1	85

- Notes: 1. A<sub>9</sub> = 12.0 V ±0.5 V  
 2. All other Address Lines =  $\overline{CE} = \overline{OE} = V_{IL}$   
 3. For Am2764A,  $\overline{PGM} = V_{IH}$   
 4. For Am27256 and Am27512, A<sub>14</sub> = Don't Care

**INTERACTIVE PROGRAMMING ALGORITHM DC CHARACTERISTICS**

(Notes 1, 2, and 4)

Parameter Symbol	Parameter Description	Test Conditions	Min.	Max.	Units
I <sub>LI</sub>	Input Current (All Inputs)	V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub>		10.0	μA
V <sub>IL</sub>	Input LOW Level (All Inputs)		-0.1	0.8	V
V <sub>IH</sub>	Input HIGH Level		2.0	V <sub>CC</sub> + 1	V
V <sub>OL</sub>	Output LOW Voltage during Verify	I <sub>OL</sub> = 2.1 mA		.45	V
V <sub>OH</sub>	Output LOW Voltage during Verify	I <sub>OH</sub> = -400 μA	2.4		V
I <sub>CC2</sub>	V <sub>CC</sub> Supply Current (Program and Verify)	For Am2764A		75	mA
		For Am27128A and Am27256		100	
		For Am27512		150	
I <sub>PP3</sub>	V <sub>PP</sub> Supply Current (Program)	$\overline{CE} = V_{IL} = \overline{PGM} = \overline{CE}/\overline{PGM}$		30	mA
V <sub>ID</sub>	A <sub>9</sub> Auto-Select Voltage		11.5	12.5	V

Notes: See notes following the Interactive Programming Algorithm Switching Programming Characteristics table on next page.

# INTERACTIVE PROGRAMMING ALGORITHM AC SWITCHING PROGRAMMING CHARACTERISTICS

(Notes 1, 2, 3, and 4)

No.	Parameter Symbols	Parameter Description	Min.	Max.	Units
1	$t_{AS}$	Address Setup Time	2		$\mu\text{s}$
2	$t_{OES}$	$\overline{OE}$ Setup Time	2		$\mu\text{s}$
3	$t_{DS}$	Data Setup Time	2		$\mu\text{s}$
4	$t_{AH}$	Address Hold Time	2		$\mu\text{s}$
5	$t_{DH}$	Data Hold Time	2		$\mu\text{s}$
6	$t_{DF}$	Chip Enable to Output Float Delay	0	130	$\mu\text{s}$
7	$t_{VPS}$	$V_{pp}$ Setup Time	2.0		$\mu\text{s}$
8	$t_{VCS}$	$V_{CC}$ Setup Time	2		$\mu\text{s}$
9	$t_{PW}$	PGM Initial Program Pulse Width	.95	1.05	ms
10	$t_{OPW}$	PGM Overprogram Pulse Width (Note 3)	1.95	78.75	ms
11	$t_{CES}$	$\overline{CE}$ Setup Time	2		$\mu\text{s}$
12	$t_{OE}$	Data Valid from $\overline{OE}$		150	ns
13	$t_{DV}$	Am27512 Data Valid from $\overline{CE}$		450	ns

Notes: 1.  $T_A = +25^\circ\text{C} \pm 5^\circ\text{C}$ ;  $V_{CC} = 6.0\text{ V} \pm 0.25\text{ V}$ ;  $V_{pp} = 12.0\text{ to }13.3\text{ V}$ .


2.  $V_{CC}$  must be applied simultaneously or before  $V_{pp}$  and removed simultaneously, or after  $V_{pp}$ .

3. When programming the EPROM family, a  $0.1\text{-}\mu\text{F}$  capacitor is required across  $V_{pp}$  and ground to suppress spurious voltage transients which may damage the device.

4. Programming characteristics are guidelines which must be followed. They are not 100% tested to worst-case limits.

## INTERACTIVE PROGRAMMING ALGORITHM WAVEFORMS (Cont'd.)


Am2764A and Am27128A  
(Notes 1 and 2)



WF000552


Notes: See notes following the Am27512 Waveform on next page.

**Am27256**  
(Notes 1 and 3)



WF000582

**Am27512**  
(Notes 1 and 2)



WF021990

- Notes: 1. The input timing reference level is 0.8 V for V<sub>IL</sub> and 2 V for V<sub>IH</sub>.  
 2. t<sub>OE</sub> and t<sub>DF</sub> are characteristics of the device, but must be accommodated by the programmer.  
 3. t<sub>OE</sub> and t<sub>DFP</sub> are characteristics of the device, but must be accommodated by the programmer.

## GROUP A SUBGROUP TESTING

### DC CHARACTERISTICS

Parameter Symbol	Subgroups*
V <sub>OH</sub>	1, 2, 3
V <sub>OL</sub>	1, 2, 3
V <sub>IH</sub>	1, 2, 3
V <sub>IL</sub>	1, 2, 3
I <sub>LI</sub>	1, 2, 3
I <sub>LO</sub>	1, 2, 3
I <sub>CC1</sub>	1, 2, 3
I <sub>CC2</sub>	1, 2, 3
I <sub>PP1</sub>	1, 2, 3
I <sub>PP2</sub>	1, 2, 3
C <sub>IN</sub>	4
C <sub>OUT</sub>	4
C <sub>IN2</sub>	4
C <sub>IN3</sub>	4

\*For DC Programming Characteristics, only Subgroup 1 applies.

### SWITCHING CHARACTERISTICS

No.	Parameter Symbol	Subgroups
1	t <sub>ACC</sub>	9, 10, 11
2	t <sub>CE</sub>	9, 10, 11
3	t <sub>OE</sub>	9, 10, 11
4	t <sub>DF</sub>	9
5	t <sub>OH</sub>	9

### MILITARY BURN-IN

Military burn-in is in accordance with the current revision of MIL-STD-883, Test Method 1015, Conditions A through E. Test conditions are selected at AMD's option.

# 8-BIT OTPROM FAMILY

(Am2764A, Am27128A, Am27256)

## DISTINCTIVE CHARACTERISTICS

- Fast access times — as low as 200 ns
- Low-power dissipation
- Both interactive and new Flashrite\* programming algorithms available.
- Single +5-V power supply
- TTL-compatible inputs and outputs
- ±10% power-supply tolerance available
- Programming voltage—12.5 V


## GENERAL DESCRIPTION

The Am2764A, Am27128A, and the Am27256 are One-Time Programmable Read-Only Memories (OTPROMs) and are organized as 8 bits per word. The plastic OTPROMs are ideal for volume production. First, because they can be inventoried unprogrammed and used with current-level software revisions; second, there is no window to be covered to prevent light from changing data —this could eliminate a manufacturing step and increase the reliability of the system; and third, they are compatible with auto insertion equipment. All standard OTPROMs offer access times of 250 ns, allowing operation with high-speed microprocessors without any Wait states. Some of AMD's OTPROMs have access times of as fast as 200 ns.

To eliminate bus contention on a multiple-bus microprocessor system, all AMD OTPROMs offer separate output enable ( $\overline{OE}$ ) and chip enable ( $\overline{CE}$ ) controls.

All signals are TTL levels, including programming signals. Bit locations may be programmed singly, in blocks, or at random. To reduce programming time, AMD's OTPROMs may be programmed using the Flashrite programming algorithm, which offers several fold improvement in programming time.

## BLOCK DIAGRAM



BD000231


## PRODUCT SELECTOR GUIDE

Family Part No.	Am2764A, Am27128A, Am27256		
Ordering Part No.:			
±5% VCC Tolerance	2764A-2 27128A-2 27256-2	2764A 27128A 27256	2764A-4 27128A-4 27256-4
±10% VCC Tolerance	2764A-20 27128A-20 27256-20	2764A-25 27128A-25 27256-25	— — —
t <sub>ACC</sub> (ns)	200	250	450
t <sub>CE</sub> (ns)	200	250	450
t <sub>OE</sub> (ns)	75	100	150


\*Flashrite is a trademark of Advanced Micro Devices, Inc.

Publication # 08159 Rev. A Issue Date: May 1986  
Amendment /0

## CONNECTION DIAGRAMS Top View



CD009420




CD009770

Notes:

	Am2764A	Am27128A	Am27256
1	V <sub>PP</sub>	V <sub>PP</sub>	V <sub>PP</sub>
2	$\overline{CE}$	$\overline{CE}$	$\overline{CE}/PGM$
3	$\overline{OE}$	$\overline{OE}$	$\overline{OE}$
4	NC	A <sub>13</sub>	A <sub>13</sub>
5	PGM	PGM	A <sub>14</sub>


# LOGIC SYMBOLS

## Am2764A




LS002360

## Am27128A



LS002370

## Am27256




LS002380

# ORDERING INFORMATION

## Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:

- A. Device Number**
- B. Speed Option** (if applicable)
- C. Package Type**
- D. Temperature Range**
- E. Optional Processing**



### Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released valid combinations, and to obtain additional data on AMD's standard military grade products.

\*Preliminary. Subject to Change.

Valid Combinations	
<b>±5% V<sub>CC</sub> Tolerance</b>	
AM2764A-2	PC, JC
AM2764A	
AM2764A-4	
AM27128A-2	
AM27128A	
AM27128A-4	
AM27256-2	
AM27256	
AM27256-4	
<b>±10% V<sub>CC</sub> Tolerance</b>	
AM2764A-20	PC, JC
AM2764A-25	
AM27128A-20	
AM27128A-25	
AM27256-20	
AM27256-25	



## FUNCTIONAL DESCRIPTION

### Programming the 8-Bit OTPROMs

Upon delivery, or after each erasure, the OTPROM has all bits in the "1", or HIGH state. Zeros ("0s") are loaded into the OTPROM through the procedure of programming.

The programming mode is entered when a voltage greater than 12.0, but less than 13.3 V, is applied to the V<sub>PP</sub> pin and PGM ( $\overline{CE}/\overline{PGM}$  for 256K) is low. The data to be programmed is applied 8 bits in parallel to the Data I/O (DQ<sub>n</sub>) pins.

The flowcharts (Figures 1 and 2) show AMD's Flashrite programming and interactive programming algorithms. The Flashrite programming algorithm improves the programming time by several folds as compared to the interactive algorithm.

The AMD Flashrite programming algorithm reduces programming time by using initial 100  $\mu$ s pulses followed by a byte verification to determine whether the byte has been successfully programmed. If the data does not verify, an additional pulse is applied for a maximum of 25 pulses. This process is repeated while sequencing through each address of the OTPROM.

The Flashrite programming algorithm is programmed and verified at V<sub>CC</sub> = 6.25 V and V<sub>PP</sub> = 13.0 V. After the final address is completed, all bytes are compared to the original data with V<sub>CC</sub> = V<sub>PP</sub> = 5.25 V.

In addition to the Flashrite programming algorithm, OTPROMs are also compatible with AMD's interactive programming algorithm (see Figure 1).

The programming mode is entered when a voltage greater than 12.0 V but less than 13.3 V is applied to the V<sub>PP</sub> pin.

The AMD interactive algorithm uses short (1 ms) program pulses by giving each address only as many pulses as necessary to program the data. After each pulse is applied to a given address, data in that address is verified. If the data does not verify, an additional pulse is applied for a maximum of 25 pulses. This process is repeated while sequencing through each address of the OTPROM. Programming and verification are done at V<sub>CC</sub> = 6.0 V  $\pm$  5%.

The overprogram section of the algorithm programs the entire array by cycling through each address and applying an additional 2-ms program pulse. This section is done at V<sub>CC</sub> = 5.0 V  $\pm$  5%.

After the final address is completed, the entire OTPROM is verified at V<sub>CC</sub> = 5.0 V  $\pm$  5%.

### Auto Select Mode

The Auto Select mode allows the reading out of a binary code from an OTPROM that will identify its manufacturer and type. This mode is intended for use by programming equipment for the purpose of automatically matching the device to be programmed with its corresponding programming algorithm. This mode is functional in the 25°C  $\pm$  5°C ambient-temperature range required when programming the OTPROMs.

To activate this mode, the programming equipment must force 12.0 V to  $\pm$  0.5 V on address line A<sub>9</sub>. Two identifier bytes may then be sequenced from the device outputs by toggling address line A<sub>0</sub> from V<sub>IL</sub> to V<sub>IH</sub>. All other address lines must be held at V<sub>IL</sub> during Auto Select mode.

Byte 0 (A<sub>0</sub> = V<sub>IL</sub>, DQ<sub>0</sub> - DQ<sub>7</sub>) represents the manufacturer code, and byte 1 (A<sub>0</sub> = V<sub>IH</sub>, DQ<sub>0</sub> - DQ<sub>7</sub>), the device identifier code. These identifier bytes are given in Table 2. All identifiers for manufacturer and device codes will possess odd parity,

with the most significant bit (MSB), DQ<sub>7</sub>, defined as the parity bit.

### Read Mode

AMD OTPROMs have two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable ( $\overline{CE}$ ) is the power control and should be used for device selection. Output Enable ( $\overline{OE}$ ) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time (t<sub>ACC</sub>) is equal to the delay from  $\overline{CE}$  to output (t<sub>CE</sub>). Data is available at the outputs t<sub>OE</sub> after the falling edge of  $\overline{OE}$ , assuming that  $\overline{CE}$  has been LOW and addresses have been stable for at least t<sub>ACC</sub> - t<sub>OE</sub>.

### Standby Mode

AMD OTPROMs have a standby mode which reduces the active power dissipation up to 80%. The OTPROM is placed in the standby mode by applying a TTL HIGH signal to the  $\overline{CE}$  input. When in standby mode, the outputs are in a high-impedance state, independent of the  $\overline{OE}$  input.

### Output OR-Tieing

To accommodate multiple memory connections, a two-line control function is provided to allow for: 1) low-memory power dissipation, and 2) assurance that output-bus contention will not occur.

It is recommended that  $\overline{CE}$  be decoded and used as the primary device-selecting function, while  $\overline{OE}$  be made a common connection to all devices in the array, and connected to the Read line from the system control bus. This assures that all deselected memory devices are in their low-power standby mode and that the output pins are only active when data is desired from a particular memory device.

### Program Inhibit

Programming of multiple OTPROMs in parallel with different data is also easily accomplished. Except for  $\overline{CE}$  or PGM, all like inputs (including  $\overline{OE}$  and V<sub>PP</sub>) of the parallel OTPROMs may be common. A TTL LOW-level program pulse applied to the PGM ( $\overline{CE}/\overline{PGM}$  for 256K) input with V<sub>PP</sub> between 12.75 V and 13.25 V and  $\overline{CE}$  LOW, will program that OTPROM. A HIGH-level  $\overline{CE}$  or PGM input inhibits the other OTPROMs from being programmed.

### Program Verify

A verify should be performed on the programmed bits to determine that they were correctly programmed.

Data for all the OTPROMs should be verified t<sub>OE</sub> after the falling edge of  $\overline{OE}$ , V<sub>PP</sub> must be between 12.75 V and 13.25 V for all OTPROMs.

### System Applications

During the switch between active and standby conditions, transient current peaks are produced on the rising and falling edges of Chip Enable. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. A 0.1- $\mu$ F ceramic capacitor (high-frequency, low-inherent inductance) should be used on each device between V<sub>CC</sub> and GND to minimize transient effects. In addition, to overcome the voltage drop caused by the inductive effects of the printed circuit-board traces on OTPROM arrays, a 4.7- $\mu$ F bulk electrolytic capacitor should be used between V<sub>CC</sub> and GND for each eight devices. The location of the capacitor should be close to where the power supply is connected to the array.

## FUNCTION TABLES

**TABLE 1. Am2764A and 27128A MODE SELECT**

MODE	PINS					
	$\overline{CE}$	$\overline{OE}$	$\overline{PGM}$	$A_9$	$V_{pp}$	OUTPUTS
Read	L	L	H	X	$V_{CC}$	DOUT
Output Disable	L	H	H	X	$V_{CC}$	Hi-Z
Standby	H	X	X	X	$V_{CC}$	Hi-Z
Program	L	X	L	X	$V_{pp}$	DIN
Program Verify	L	L	H	X	$V_{pp}$	DOUT
Program Inhibit	H	X	X	X	$V_{pp}$	Hi-Z
Auto Select	L	L	H	$V_H$	$V_{CC}$	Code

**TABLE 2. Am27256 MODE SELECT**

MODE	PINS				
	$\overline{CE}/\overline{PGM}$	$\overline{OE}$	$A_9$	$V_{pp}$	OUTPUTS
Read	L	L	X	$V_{CC}$	DOUT
Output Disable	L	H	X	$V_{CC}$	Hi-Z
Standby	H	X	X	$V_{CC}$	Hi-Z
Program	L	H	X	$V_{pp}$	DIN
Program Verify	H	L	X	$V_{pp}$	DOUT
Program Inhibit	H	H	X	$V_{pp}$	Hi-Z
Auto Select	L	L	$V_H$	$V_{CC}$	Code

Key: L = LOW  
 H = HIGH  
 X = Can be either LOW or HIGH  
 $V_H = 12.0 \text{ V} \pm 0.5 \text{ V}$

## ABSOLUTE MAXIMUM RATINGS

Storage Temperature ..... -65 to +150°C  
 Ambient Temperature with Power Applied . -65 to +135°C  
 Supply Voltage  
 with respect to Ground  
 on all inputs except A<sub>9</sub> and V<sub>pp</sub> ..... +6.50 to -0.6 V  
 on A<sub>9</sub> ..... +13.50 to -0.6 V  
 on V<sub>pp</sub> ..... +13.50 to -0.6 V

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

## OPERATING RANGES

Commercial (C) Devices  
 Temperature (T<sub>C</sub>) ..... 0 to +70°C  
 Supply Voltage (V<sub>CC</sub>) ..... (Notes 1 & 2)

- Notes: 1. For -2, blank, and -4 versions, V<sub>CC</sub> = +4.75 to +5.25 V.  
 2. For -20 and -25 versions, V<sub>CC</sub> = +4.50 to +5.50 V.

Operating ranges define those limits between which the functionality of the device is guaranteed.

## DC CHARACTERISTICS over operating range unless otherwise specified (Notes 1, 2, & 4)\*

Parameter Symbol	Parameter Description	Test Conditions	Min.	Max.	Units
V <sub>OH</sub>	Output HIGH Voltage	I <sub>OH</sub> = -400 μA	2.4		V
V <sub>OL</sub>	Output LOW Voltage	I <sub>OL</sub> = 2.1 mA		0.45	V
V <sub>IH</sub>	Input HIGH Voltage		2.0	V <sub>CC</sub> + 1	V
V <sub>IL</sub>	Input LOW Voltage		-0.1	+0.8	V
I <sub>LI</sub>	Input Load Current	V <sub>IN</sub> = 0 to +5.5 V		10.0	μA
I <sub>LO</sub>	Output Leakage Current	V <sub>OUT</sub> = 0 to -5.5 V		10.0	μA
I <sub>CC1</sub>	V <sub>CC</sub> Standby Current (Note 6)	$\overline{OE} = V_{IH}$ , $OE = V_{IL}$		25	mA
I <sub>CC2</sub>	V <sub>CC</sub> Active Current for Am2764A	$\overline{OE} = \overline{CE} = V_{IL}$		75	mA
	V <sub>CC</sub> Active Current for Am27128A and Am27256			100	
I <sub>PP1</sub>	V <sub>pp</sub> Read Current (Notes 1 & 5)	V <sub>PP</sub> = 5.5 V		5	mA

Notes: See notes following the Capacitance table on next page.

\*See the last page of this spec for Group A Subgroup Testing information.

## CAPACITANCE (Notes 2 & 3)

Parameter Symbol	Parameter Description	Test Conditions	Typ.	Max.	Units
$C_{IN}$	Input Capacitance	$V_{IN} = 0\text{ V}$	4	7	pF
$C_{OUT}$	Output Capacitance	$V_{OUT} = 0\text{ V}$	8	12	pF


- Notes:
- $V_{CC}$  must be applied simultaneously or before  $V_{PP}$ , and removed simultaneously or after  $V_{CC}$ .
  - Typical values are for nominal supply voltages.
  - This parameter is only sampled and not 100% tested.
  - Caution: The OTPROMs must not be removed from or inserted into a socket or board when  $V_{PP}$  or  $V_{CC}$  is applied.
  - $V_{PP}$  may be connected to  $V_{CC}$  directly except during programming. The supply would then be the sum of  $I_{CC}$  and  $I_{PP}$ .
  - $I_{CC1}$  Max. is 40 mA for -4 devices.

### KEY TO SWITCHING WAVEFORMS

WAVEFORM	INPUTS	OUTPUTS
	MUST BE STEADY	WILL BE STEADY
	MAY CHANGE FROM H TO L	WILL BE CHANGING FROM H TO L
	MAY CHANGE FROM L TO H	WILL BE CHANGING FROM L TO H
	DON'T CARE: ANY CHANGE PERMITTED	CHANGING: STATE UNKNOWN
	DOES NOT APPLY	CENTER LINE IS HIGH IMPEDANCE "OFF" STATE


KS000010

### SWITCHING TEST CIRCUITS



TC003191

### SWITCHING TEST WAVEFORMS



WF009500

AC Testing: Inputs are driven at 2.4 V for a logic "1" and 0.45 V for a logic "0". Input pulse rise and fall times are  $\leq 20\text{ ns}$ .


**SWITCHING CHARACTERISTICS** over operating range unless otherwise specified\* (Notes 1 & 3)

No.	Parameter Symbol	Parameter Description	Test Conditions (Note 4)	-2, -20		Blank, -25		-4		Units
				Min.	Max.	Min.	Max.	Min.	Max.	
1	t <sub>ACC</sub>	Address to Output Delay	$\overline{CE} = \overline{OE} = V_{IL}$		200		250		450	ns
2	t <sub>CE</sub>	Chip Enable to Output Delay			200		250		450	ns
3	t <sub>OE</sub>	Output Enable to Output Delay			75		100		150	ns
4	t <sub>DF</sub> (Note 2)	Output Enable HIGH to Output Float		0	60	0	60	0	80	ns
5	t <sub>OH</sub> (Note 2)	Output Hold from Addresses, $\overline{CE}$ , or $\overline{OE}$ , whichever occurred first		0		0		0		ns

- Notes: 1. V<sub>CC</sub> must be applied simultaneously or before V<sub>pp</sub>, and removed simultaneously or after V<sub>pp</sub>.  
 2. This parameter is only sampled and not 100% tested.  
 3. Caution: The AMD 8-bit OTPROM Family must not be removed from or inserted into a socket or board when V<sub>pp</sub> or V<sub>CC</sub> is applied.  
 4. Output Load: 1 TTL gate and C<sub>L</sub> = 100 pF,  
 Input Rise and Fall Times: ≤ 20 ns,  
 Input Pulse Levels: 0.45 to 2.4 V,  
 Timing Measurement Reference Level — Inputs: 1 V and 2 V  
 Outputs: 0.8 V and 2 V.

\*See the last page of this spec for Group A Subgroup Testing information.

**SWITCHING WAVEFORMS**




WF001321

- Notes: 1.  $\overline{OE}$  may be delayed up to t<sub>ACC</sub> - t<sub>OE</sub> after the falling edge of  $\overline{OE}$  without impact on t<sub>ACC</sub>.  
 2. t<sub>DF</sub> is specified from  $\overline{OE}$  or  $\overline{CE}$ , whichever occurs first.


# PROGRAMMING

This section covers Identifier bytes, Interactive Programming Flowchart, and Programming DC and AC Switching Programming Characteristics.



PF000251

Figure 1. Interactive Programming Flow Chart



PF001725

Figure 2. Flashrite Programming Flow Chart

**TABLE 3. IDENTIFIER BYTES**

Identifier	Pins										Hex Data
	A <sub>0</sub>	DQ <sub>7</sub>	DQ <sub>6</sub>	DQ <sub>5</sub>	DQ <sub>4</sub>	DQ <sub>3</sub>	DQ <sub>2</sub>	DQ <sub>1</sub>	DQ <sub>0</sub>		
Manufacturer Code	V <sub>IL</sub>	0	0	0	0	0	0	0	0	1	01
Am2764A Device Code	V <sub>IH</sub>	0	0	0	0	1	0	0	0	0	08
Am27128A Device Code	V <sub>IH</sub>	1	0	0	0	1	0	0	1	1	89
Am27256 Device Code	V <sub>IH</sub>	0	0	0	0	0	1	0	0	0	04

- Notes: 1. A<sub>9</sub> = 12.0 V ±0.5 V  
 2. All other Address Lines =  $\overline{CE} = \overline{OE} = V_{IL}$   
 3. For Am2764A, PGM = V<sub>IH</sub>  
 4. For Am27256, A<sub>14</sub> = Don't Care

**INTERACTIVE PROGRAMMING ALGORITHM DC PROGRAMMING CHARACTERISTICS**

Parameter Symbol	Parameter Description		Test Conditions	Min.	Max.	Units
I <sub>LI</sub>	Input Current (All Inputs)		V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub>		10.0	μA
V <sub>IL</sub>	Input LOW Level (All Inputs)			-0.1	0.8	V
V <sub>IH</sub>	Input HIGH Level			2.0	V <sub>CC</sub> + 1	V
V <sub>OL</sub>	Output LOW Voltage during Verify		I <sub>OL</sub> = 2.1 mA		.45	V
V <sub>OH</sub>	Output LOW Voltage during Verify		I <sub>OH</sub> = -400 μA	2.4		V
I <sub>CC2</sub>	V <sub>CC</sub> Supply Current (Program and Verify)	For Am2764A			75	mA
		For Am27128A and Am27256			100	
I <sub>PP3</sub>	V <sub>PP</sub> Supply Current (Program)		$\overline{CE} = V_{IL} =$ PGM = $\overline{CE}/\overline{PGM}$		30	mA
V <sub>ID</sub>	A <sub>9</sub> Auto-Select Voltage			11.5	12.5	V
V <sub>PP</sub>	Interactive Programming Algorithm			12.0	13.3	V
	Flashrite Programming Algorithm			12.75	13.25	V
V <sub>CC</sub>	Interactive Programming Algorithm			5.75	6.25	V
	Flashrite Programming Algorithm			6.0	6.5	V



## PROGRAMMING AC CHARACTERISTICS


(Notes 1, 2, 3, and 4)

No.	Parameter Symbols	Parameter Description	Min.	Max.	Units
1	t <sub>AS</sub>	Address Setup Time	2		μs
2	t <sub>OES</sub>	$\overline{OE}$ Setup Time	2		μs
3	t <sub>DS</sub>	Data Setup Time	2		μs
4	t <sub>AH</sub>	Address Hold Time	2		μs
5	t <sub>DH</sub>	Data Hold Time	2		μs
6	t <sub>DF</sub>	Chip Enable to Output Float Delay	0	130	μs
7	t <sub>VPS</sub>	V <sub>PP</sub> Setup Time	2.0		μs
8	t <sub>VCS</sub>	V <sub>CC</sub> Setup Time	2		μs
9	t <sub>pw</sub>	$\overline{PGM}$ Initial Program Pulse Width (Interactive)	.95	1.05	ms
		$\overline{PGM}$ Initial Program Pulse Width (Flashrite)	95	105	μs
10	t <sub>OPW</sub>	$\overline{PGM}$ Overprogram Pulse Width (Note 3,5)	1.95	2.05	ms
11	t <sub>CES</sub>	$\overline{CE}$ Setup Time	2		μs
12	t <sub>OE</sub>	Data Valid from $\overline{OE}$		150	ns

- Notes:
1. T<sub>A</sub> = +25°C ±5°C; see DC Programming Characteristics for V<sub>CC</sub> and V<sub>PP</sub> voltages.
  2. V<sub>CC</sub> must be applied simultaneously or before V<sub>PP</sub> and removed simultaneously or after V<sub>PP</sub>.
  3. When programming the OTPROM family, a 0.1-μF capacitor is required across V<sub>PP</sub> and ground to suppress spurious voltage transients which may damage the device.
  4. Programming characteristics are guidelines which must be followed. They are not 100% tested to worst-case limits.
  5. Interactive programming algorithm only.


# INTERACTIVE PROGRAMMING ALGORITHM WAVEFORMS

## Am2764A and Am27128A (Notes 1 and 2)



WF000552

## Am27256 (Notes 1 and 3)



WF000582

- Notes: 1. The input timing reference level is 0.8 V for V<sub>IL</sub> and 2 V for V<sub>IH</sub>.  
 2.  $t_{OE}$  and  $t_{DF}$  are characteristics of the device, but must be accommodated by the programmer.  
 3.  $t_{OES}$  and  $t_{DFP}$  are characteristics of the device, but must be accommodated by the programmer.

## GROUP A SUBGROUP TESTING

### DC CHARACTERISTICS

Parameter Symbol	Subgroups*
VOH	1, 2, 3
VOL	1, 2, 3
VIH	1, 2, 3
VIL	1, 2, 3
I <sub>LI</sub>	1, 2, 3
I <sub>LO</sub>	1, 2, 3
I <sub>CC1</sub>	1, 2, 3
I <sub>CC2</sub>	1, 2, 3
I <sub>PP1</sub>	1, 2, 3
I <sub>PP2</sub>	1, 2, 3
C <sub>IN</sub>	4
C <sub>OUT</sub>	4
C <sub>IN2</sub>	4
C <sub>IN3</sub>	4

\*For DC Programming Characteristics, only Subgroup 1 applies.

### SWITCHING CHARACTERISTICS

No.	Parameter Symbol	Subgroups
1	t <sub>ACC</sub>	9, 10, 11
2	t <sub>CE</sub>	9, 10, 11
3	t <sub>OE</sub>	9, 10, 11
4	t <sub>DF</sub>	9
5	t <sub>OH</sub>	9

### MILITARY BURN-IN

Military burn-in is in accordance with the current revision of MIL-STD-883, Test Method 1015, Conditions A through E. Test conditions are selected at AMD's option.

# Am27C256

32,768 x 8-Bit CMOS EPROM

## ADVANCE INFORMATION

### DISTINCTIVE CHARACTERISTICS

- Fast access time — 150 ns
- Low-power dissipation
- Both interactive and new Flashrite\* programming algorithms available
- Single 5-volt power supply
- TTL-compatible inputs and outputs
- $\pm 10\%$  power-supply tolerance available
- Programming voltage—12.5 V


### GENERAL DESCRIPTION

The Am27C256 is a CMOS ultraviolet Erasable Programmable Read-Only Memory (EPROM). It is organized as 32,768 x 8 bits per word. All AMD CMOS EPROMs offer access times of 250 ns, allowing operation with high-speed microprocessors without any wait state. Some of AMD's EPROMs have access times of as fast as 150 ns.

To eliminate bus contention on a multiple-bus microprocessor system, all AMD EPROMs offer separate output enable— $\bar{G}$  (OE)—and chip enable— $\bar{E}$  (CE)—controls.

All signals are TTL levels, including programming signals. Bit locations may be programmed singly, in blocks, or at random. To reduce programming time, AMD's EPROMs may be programmed using the Flashrite programming algorithm, which offers several fold improvement in programming time. For convenience, both JEDEC and industry-standard notation is used throughout this document.

### BLOCK DIAGRAM



BD000211



\*Does not include redundant row and column bits.

### PRODUCT SELECTOR GUIDE

Family Part No.	Am27C256				
Ordering Part No.:					
$\pm 5\% V_{CC}$ Tolerance	27C256-155	27C256-205	27C256-255	27C256-305	27C256-455
$\pm 10\% V_{CC}$ Tolerance	27C256-150	27C256-200	27C256-250	27C256-300	27C256-450
Max. Access Time (ns)	150	200	250	300	450
$\bar{E}$ (CE) Access (ns)	150	200	250	300	450
$\bar{G}$ (OE) Access (ns)	75	75	100	120	150


\*Flashrite is a trademark of Advanced Micro Devices, Inc.

## CONNECTION DIAGRAMS Top View



Note: Pin 1 is marked for orientation.

## LOGIC SYMBOL



LS002292

V<sub>CC</sub> = 5.0-V Power Supply  
V<sub>SS</sub> = 0-V Power Supply  
V<sub>PP</sub> = 12.5-V Power Supply

# Am27C256 OTP

32,768 x 8-Bit CMOS One-Time Programmable ROM

## ADVANCE INFORMATION

Am27C256 OTP

### DISTINCTIVE CHARACTERISTICS

- Fast access time — 200 ns
- Low-power dissipation
- Both interactive and new Flashrite\* programming algorithms available
- Single 5-volt power supply
- TTL-compatible inputs and outputs
- ±10% power-supply tolerance available
- Programming voltage—12.5 V


### GENERAL DESCRIPTION

The Am27C256 is a CMOS One-Time Programmable Read-Only Memory (OTPROM) in a plastic package. It is organized as 32,768 x 8 bits per word. The plastic OTPROMs are ideal for volume production. First, because they can be inventoried unprogrammed and used with current-level software revisions; second, there is no window to be covered to prevent light from changing data—this could eliminate a manufacturing step and increase the reliability of the system; and third, they are compatible with auto insertion equipment. All AMD CMOS OTPROMs offer access times of 250 ns, allowing operation with high-speed microprocessors without any wait state. Some of AMD's OTPROMs have access times of as fast as 200 ns.

To eliminate bus contention on a multiple-bus microprocessor system, all AMD OTPROMs offer separate output enable— $\bar{G}$  ( $\bar{OE}$ )—and chip enable— $\bar{E}$  ( $\bar{CE}$ )—controls.

All signals are TTL levels, including programming signals. Bit locations may be programmed singly, in blocks, or at random. To reduce programming time, AMD's OTPROMs may be programmed using the Flashrite programming algorithm, which offers several fold improvement in programming time. For convenience, both JEDEC and industry-standard notation is used throughout this document.

### BLOCK DIAGRAM



BD000211

\*Does not include redundant row and column bits.


### PRODUCT SELECTOR GUIDE

Family Part No.	Am27C256 OTP	
Ordering Part No.:		
±5% V <sub>CC</sub> Tolerance	27C256-205	27C256
±10% V <sub>CC</sub> Tolerance	27C256-200	27C256-250
Max. Access Time (ns)	200	250
E (CE) Access (ns)	200	250
G (OE) Access (ns)	75	100

\*Flashrite is a trademark of Advanced Micro Devices, Inc.

Publication # 08139 Rev. A Amendment /0  
Issue Date: May 1986


### CONNECTION DIAGRAM Top View



CD005601

Note: Pin 1 is marked for orientation.

### LOGIC SYMBOL



LS002292

$V_{CC}$  = 5.0-V Power Supply  
 $V_{SS}$  = 0-V Power Supply  
 $V_{pp}$  = 12.5-V Power Supply

# Am27C512

65,536 x 8-Bit CMOS EPROM

## ADVANCE INFORMATION

### DISTINCTIVE CHARACTERISTICS

- Fast access time — 150 ns
- Low-power dissipation
- Both interactive and new Flashrite\* programming algorithms available
- Single 5-volt power supply
- TTL-compatible inputs and outputs
- $\pm 10\%$  power-supply tolerance available
- Programming voltage—12.5 V


### GENERAL DESCRIPTION

The Am27C512 is a CMOS ultraviolet erasable, programmable read-only memory. It is organized as 65,536 x 8 bits per word. All AMD CMOS EPROMs offer access times of 250 ns, allowing operation with high-speed microprocessors without any wait state. Some of AMD's EPROMs have access times of as fast as 150 ns.

To eliminate bus contention on a multiple-bus microprocessor system, all AMD EPROMs offer separate output enable— $\bar{G}$  ( $\bar{OE}$ )—and chip enable— $\bar{E}$  ( $\bar{CE}$ )—controls.

All signals are TTL levels, including programming signals. Bit locations may be programmed singly, in blocks, or at random. To reduce programming time, AMD's EPROMs may be programmed using the Flashrite programming algorithm, which offers several fold improvement in programming time. For convenience, both JEDEC and industry-standard notation is used throughout this document.

### BLOCK DIAGRAM



BD000212

\*Does not include redundant row and column bits.


### PRODUCT SELECTOR GUIDE

Family Part No.	Am27C512				
Ordering Part No.:					
$\pm 5\%$ VCC Tolerance	27C512-155	27C512-205	27C512	27C512-305	27C512-455
$\pm 10\%$ VCC Tolerance	27C512-150	27C512-200	27C512-250	27C512-300	27C512-450
Max. Access Time (ns)	150	200	250	300	450
$\bar{E}$ ( $\bar{CE}$ ) Access (ns)	150	200	250	300	450
$\bar{G}$ ( $\bar{OE}$ ) Access (ns)	75	75	100	120	150


\*Flashrite is a trademark of Advanced Micro Devices, Inc.



## CONNECTION DIAGRAMS Top View




CD005602



CD006002

Note: Pin 1 is marked for orientation.

## LOGIC SYMBOL



LS002293

$V_{CC}$  = 5.0-V Power Supply  
 $V_{SS}$  = 0-V Power Supply  
 $V_{pp}$  = 12.5-V Power Supply

# Am27C512 OTP

65,536 x 8-Bit CMOS One-Time Programmable ROM (OTPROM)

## ADVANCE INFORMATION

Am27C512 OTP

### DISTINCTIVE CHARACTERISTICS

- Fast access time — 200 ns
- Low-power dissipation
- Both interactive and new Flashrite\* programming algorithms available
- Single 5-volt power supply
- TTL-compatible inputs and outputs
- ±10% power-supply tolerance available
- Programming voltage—12.5 V


### GENERAL DESCRIPTION

The Am27C512 is a CMOS One-Time Programmable Read-Only Memory (OTPROM). It is organized as 65,536 x 8 bits per word. The plastic OTPROMs are ideal for volume production. First, because they can be inventoried unprogrammed and used with current-level software revisions; second, there is no window to be covered to prevent light from changing data—this could eliminate a manufacturing step and increase the reliability of the system; and third, they are compatible with auto insertion equipment. All AMD CMOS OTPROMs offer access times of 250 ns, allowing operation with high-speed microprocessors without any wait state. Some of AMD's OTPROMs have access times of as fast as 200 ns.

To eliminate bus contention on a multiple-bus microprocessor system, all AMD OTPROMs offer separate output enable— $\bar{G}$  ( $\bar{OE}$ )—and chip enable— $\bar{E}$  ( $\bar{CE}$ )—controls.

All signals are TTL levels, including programming signals. Bit locations may be programmed singly, in blocks, or at random. To reduce programming time, AMD's OTPROMs may be programmed using the Flashrite programming algorithm, which offers several fold improvement in programming time. For convenience, both JEDEC and industry-standard notation is used throughout this document.

### BLOCK DIAGRAM



BD000212


\*Does not include redundant row and column bits.

### PRODUCT SELECTOR GUIDE

Family Part No.	Am27C512 OTP	
Ordering Part No.:		
±5% V <sub>CC</sub> Tolerance	27C512-205	27C512
±10% V <sub>CC</sub> Tolerance	27C512-200	27C512-250
Max. Access Time (ns)	200	250
$\bar{E}$ ( $\bar{CE}$ ) Access (ns)	200	250
$\bar{G}$ ( $\bar{OE}$ ) Access (ns)	75	100

\*Flashrite is a trademark of Advanced Micro Devices, Inc.


### CONNECTION DIAGRAM Top View



CD005602

Note: Pin 1 is marked for orientation.

### LOGIC SYMBOL



LS002293

V<sub>CC</sub> = 5.0-V Power Supply  
V<sub>SS</sub> = 0-V Power Supply  
V<sub>PP</sub> = 12.5-V Power Supply

# Am27C1024

65,536 x 16-Bit CMOS EPROM

PRELIMINARY

Am27C1024

## DISTINCTIVE CHARACTERISTICS


- Fast access time — 200 ns
- Low-power dissipation
  - 250 mW at 5 MHz
  - 1 mW at  $\bar{E}$  ( $\bar{CE}$ ) =  $V_{CC} \pm 0.3$
- Programming voltage—12.5  $\pm$  0.3 V
- First EPROM offering 16-bit inputs and outputs
- TTL-compatible inputs and outputs
- $\pm$ 10% power-supply tolerance available

## GENERAL DESCRIPTION

The Am27C1024 is a 1-megabit, ultraviolet erasable, programmable read-only memory. It is organized as 65,536 words by 16 bits per word, operates from a single +5-volt supply, has a static standby mode, and features fast single address location programming. Because the Am27C1024 operates from a single +5-volt supply, it is ideal for use in 16-bit microprocessor systems. All programming signals are TTL levels, requiring a single pulse. For programming

outside of the system, existing EPROM programmers may be used. Locations may be programmed singly, in blocks, or at random. The Am27C1024 supports a high-speed interactive programming algorithm which can result in programming times of less than two minutes. For convenience, both JEDEC and industry-standard notation is used throughout this document.

## BLOCK DIAGRAM



BD005991


\*Does not include redundant row and column bits.

## PRODUCT SELECTOR GUIDE


Family Part No.	Am27C1024			
	Ordering Part No.:			
$\pm$ 5% $V_{CC}$ Tolerance	27C1024-205	27C1024	27C1024-305	27C1024-455
$\pm$ 10% $V_{CC}$ Tolerance	27C1024-200	27C1024-250	27C1024-300	-
Max. Access Time (ns)	200	250	300	450
$\bar{E}$ ( $\bar{CE}$ ) Access (ns)	200	250	300	450
$\bar{G}$ ( $\bar{OE}$ ) Access (ns)	75	100	120	150

Publication # 06780 Rev. B Amendment /0  
Issue Date: May 1986

## CONNECTION DIAGRAMS Top View




CD009301



CD009310

Note: Pin 1 is marked for orientation.

## LOGIC SYMBOL



LS002291

$V_{CC}$  = 5.0-V Power Supply  
 $V_{SS}$  = 0-V Power Supply  
 $V_{PP}$  = 12.5 V Power Supply

# ORDERING INFORMATION

## Standard Products


AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: **A. Device Number**

**B. Speed Option** (if applicable)

**C. Package Type**

**D. Temperature Range**

**E. Optional Processing**



Valid Combinations	
AM27C1024-200, AM27C1024-205, AM27C1024-455	DC, DCB
AM27C1024, AM27C1024-250 AM27C1024-300 AM27C1024-305	DC, DCB, DI, DIB, DE, DEB, LE, LEB

### Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released valid combinations, and to obtain additional data on AMD's standard military grade products.

## FUNCTIONAL DESCRIPTION

### Erasing the Am27C1024

In order to clear all locations of their programmed contents, it is necessary to expose the Am27C1024 to an ultraviolet light source. A dosage of 15 W seconds/cm<sup>2</sup> is required to completely erase an Am27C1024. This dosage can be obtained by exposure to an ultraviolet lamp—wavelength of 2537 Angstroms (Å)—with intensity of 12,000 μW/cm<sup>2</sup> for fifteen to twenty minutes. The Am27C1024 should be about one inch from the source and all filters should be removed from the ultraviolet light source prior to erasure.

It is important to note that the Am27C1024, and similar devices, will erase with light sources having wavelengths shorter than 4000 Angstroms. Although erasure times will be much longer than with ultraviolet sources at 2537 Å, nevertheless, the exposure to fluorescent light and sunlight will eventually erase the Am27C1024 and exposure to them should be prevented to realize maximum system reliability. If used in such an environment, the package window should be covered by an opaque label or substance.

### Programming the Am27C1024

Upon delivery, or after each erasure, the Am27C1024 has all 1,048,576 bits in the "1," or HIGH state. "0s" (LOW state) are loaded into the Am27C1024 through the procedure of programming.

The programming mode is entered when 12.5 ± 0.3 V is applied to the V<sub>PP</sub> pin,  $\bar{W}$  (PGM) is at V<sub>IL</sub>, and  $\bar{E}$  ( $\bar{CE}$ ) is at V<sub>IL</sub>.

For programming, the data to be programmed is applied 16 bits in parallel to the DQ<sub>n</sub> pins.

The flowchart (Figure 1) in the Programming section of this document shows AMD's interactive algorithm. Interactive algorithms reduce programming time by using short programming pulses and giving each address only as many pulses as is necessary to reliably program the data. After each pulse is applied to a given address, data in that address is verified. If the data does not verify, additional pulses are given until it verifies or the maximum is reached. This process is repeated while sequencing through each address of the Am27C1024. After interactive programming is complete, an overprogram pulse is given to each memory location; this ensures that all bits have sufficient margin. After the final address is completed, the entire EPROM memory is verified at V<sub>CC</sub> = 5 V ± 5%. Conventional (fixed pulse) programming can be performed with a pulse of 10 ms at every address. This method is sampled and not 100% tested.

### Program Inhibit

Programming of multiple Am27C1024s in parallel with different data is also easily accomplished. Except for  $\bar{W}$  (PGM) or  $\bar{E}$  ( $\bar{CE}$ ), all like inputs of the parallel Am27C1024—including  $\bar{G}$  ( $\bar{OE}$ )—may be common. A TTL LOW-level program pulse applied to an Am27C1024  $\bar{W}$  input with V<sub>PP</sub> = 12.5 ± 0.3 V and  $\bar{E}$  LOW will program that Am27C1024. A HIGH-level  $\bar{E}$  or  $\bar{W}$  input inhibits the other Am27C1024s from being programmed.

### Program Verify

A verify should be performed on the programmed bits to determine that they were correctly programmed. The verify should be performed with  $\bar{G}$  ( $\bar{OE}$ ) at V<sub>IL</sub>,  $\bar{E}$  ( $\bar{CE}$ ) at V<sub>IL</sub>,  $\bar{W}$  (PGM) at V<sub>IH</sub>, and V<sub>PP</sub> at 12.5 ± 0.3 V.

### Auto Select Mode

The Auto Select mode allows the reading out of a binary code from an EPROM that will identify its manufacturer and type. This mode is intended for use by programming equipment for the purpose of automatically matching the device to be programmed with its

corresponding programming algorithm. This mode is functional in the 25°C ± 5°C ambient-temperature range required when programming the Am27C1024.

To activate this mode, the programming equipment must force 12.0 ± 0.5 V on address line A<sub>9</sub> of the Am27C1024. Two identifier bytes may then be sequenced from the device outputs by toggling address line A<sub>0</sub> from V<sub>IL</sub> to V<sub>IH</sub>. All other address lines must be held at V<sub>IL</sub> during Auto Select mode.

Byte 0 (A<sub>0</sub> = V<sub>IL</sub>, DQ<sub>0</sub>-DQ<sub>7</sub>) represents the manufacturer code, and byte 1 (A<sub>0</sub> = V<sub>IH</sub>, DQ<sub>0</sub>-DQ<sub>7</sub>), the device identifier code. For the Am27C1024, these two identifier bytes are given in Table 2. All identifiers for manufacturer and device codes will possess odd parity, with the most significant bit (MSB), DQ<sub>7</sub>, defined as the parity bit. The state of the higher order outputs (DQ<sub>8</sub>-DQ<sub>15</sub>) is undefined during Auto Select.

### Read Mode

The Am27C1024 has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable ( $\bar{E}$  ( $\bar{CE}$ )) is the power control and should be used for device selection. Output Enable ( $\bar{G}$  ( $\bar{OE}$ )) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time (t<sub>ACC</sub>) is equal to the delay from  $\bar{E}$  to output (t<sub>CE</sub>). Data is available at the outputs t<sub>OE</sub> after the falling edge of  $\bar{G}$ , assuming that  $\bar{E}$  has been LOW and addresses have been stable for at least t<sub>ACC</sub>-t<sub>OE</sub>.

### Standby Mode

The Am27C1024 has a standby mode which reduces the active power dissipation by 98% from 250 mW to 5 mW (values for 0 to +70°C). The Am27C1024 is placed in the standby mode by applying a TTL HIGH signal to the  $\bar{E}$  ( $\bar{CE}$ ) input. When in the standby mode, the outputs are in a high-impedance state, independent of the  $\bar{G}$  ( $\bar{OE}$ ) input.

### Power-down Mode

The Am27C1024 also has a power-down mode which reduces the power dissipation by 99.8%—from 250 mW to 1 mW (values for 0 to +70°C). The Am27C1024 is placed in power down by raising  $\bar{E}$  to V<sub>CC</sub> ± 0.3 V.

### Output Or-Tieing

To accommodate multiple memory connections, a two-line control function is provided to allow for:

- 1) low-memory power dissipation and
- 2) assurance that output-bus contention will not occur.

It is recommended that  $\bar{E}$  ( $\bar{CE}$ ) be decoded and used as the primary device selecting function, while  $\bar{G}$  ( $\bar{OE}$ ) be made a common connection to all devices in the array, and connected to the Read line from the system control bus. This assures that all deselected memory devices are in their low-power standby mode and that the output pins are only active when data is desired from a particular memory device.

### System Applications

During the switch between active and standby conditions, transient current peaks are produced on the rising and falling edges of Chip Enable. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. A 0.1-μF ceramic capacitor (high-frequency, low-inherent inductance) should be used on each device between V<sub>CC</sub> and GND to minimize transient effects. In addition, to overcome the voltage drop caused by the inductive effects of the printed circuit-board traces on EPROM arrays, a 4.7-μF bulk electrolytic capacitor should be used between V<sub>CC</sub> and GND for each eight devices. The location of the capacitor should be close to where the power supply is connected to the array.

**TABLE 1. FUNCTION TABLE**

<b>MODE</b> \ <b>PINS</b>	<b>E (<math>\overline{CE}</math>)</b>	<b><math>\overline{G}</math> (<math>\overline{OE}</math>)</b>	<b><math>\overline{W}</math> (<math>\overline{PGM}</math>)</b>	<b>A<sub>9</sub></b>	<b>V<sub>PP</sub></b>	<b>OUTPUTS</b>
Read	L	L	H	X	V <sub>CC</sub>	D <sub>OUT</sub>
Output Disable	L	H	H	X	V <sub>CC</sub>	High Z
Standby	H	X	X	X	V <sub>CC</sub>	High Z
Program	L	X	L	X	V <sub>PP</sub>	D <sub>IN</sub>
Program Verify	L	L	H	X	V <sub>PP</sub>	D <sub>OUT</sub>
Program Inhibit	H	X	X	X	V <sub>PP</sub>	High Z
Auto Select	L	L	H	V <sub>H</sub>	V <sub>CC</sub>	Code

Notes: H = HIGH  
L = LOW  
X = Don't Care  
V<sub>H</sub> = 12.0 ± 0.5 V



## ABSOLUTE MAXIMUM RATINGS

Storage Temperature .....	-65 to +150°C
Case Temperature	
with Power Applied .....	-55 to +125°C
Supply Voltage	
with Respect to Ground	
on All Inputs Except A <sub>9</sub> and V <sub>pp</sub> .....	+6.25 to -0.6 V
on A <sub>9</sub> .....	+13.00 to -0.6 V
on V <sub>pp</sub> .....	+13.00 to -0.6 V

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

## OPERATING RANGES

Commercial (C) Devices	
Temperature (T <sub>C</sub> ) .....	0 to +70°C
Supply Voltage (V <sub>CC</sub> ) .....	(Notes 1 & 2)
(V <sub>pp</sub> ) .....	+12.20 to +12.80 V
Industrial (I) Devices	
Temperature (T <sub>C</sub> ) .....	-40 to +85°C
Supply Voltage (V <sub>CC</sub> ) .....	(Notes 1 & 2)
(V <sub>pp</sub> ) .....	+12.20 to +12.80 V
Extended Commercial (E) Devices	
Temperature (T <sub>C</sub> ) .....	-55 to +125°C
Supply Voltage (V <sub>CC</sub> ) .....	(Notes 1 & 2)
(V <sub>pp</sub> ) .....	+12.20 to +12.80 V

- Notes: 1. For the Am27C1024, 27C1024-205, 27C1024-305, and 27C1024-455, V<sub>CC</sub> = +4.75 to +5.25 V.  
 2. For the Am27C1024-200, 27C1024-250, and 27C1024-300, V<sub>CC</sub> = +4.50 to +5.50 V.

Operating ranges define those limits between which the functionality of the device is guaranteed.

## DC CHARACTERISTICS over operating range unless otherwise specified (Notes 1, 4)

Parameter Symbol	Parameter Description	Test Conditions	Min.	Max.	Units
V <sub>OH</sub>	Output HIGH Voltage	I <sub>OH</sub> = -400 μA	2.4		V
V <sub>OL</sub>	Output LOW Voltage	I <sub>OL</sub> = 2.1 mA		0.45	V
V <sub>IH</sub>	Input HIGH Voltage		2.0	V <sub>CC</sub> + 1	V
V <sub>IL</sub>	Input LOW Voltage		-0.1	+0.8	V
I <sub>LI</sub>	Input Load Current	V <sub>IN</sub> = 0 to +5.5 V		10.0	μA
I <sub>LO</sub>	Output Leakage Current	V <sub>OUT</sub> = 0 to +5.5 V		10.0	μA
I <sub>CC3</sub>	V <sub>CC</sub> Power-down Current (Note 7)	$\bar{E}$ ( $\bar{CE}$ ) = V <sub>CC</sub> ±0.3 V			μA
		C/I Devices:		200.0	
		E Devices:		240.0	
I <sub>CC2</sub>	V <sub>CC</sub> Standby Current (Note 7)	$\bar{E}$ = V <sub>IH</sub> , $\bar{G}$ ( $\bar{OE}$ ) = V <sub>IL</sub>			mA
		C/I Devices:		1.0	
		E Devices:		1.5	
I <sub>CC1</sub>	V <sub>CC</sub> Active Current (Notes 5 & 7)	$\bar{E}$ = V <sub>IL</sub> , f = 5 MHz; I <sub>OUT</sub> = 0 mA (open outputs)			mA
		C/I Devices:		50.0	
		E Devices:		60.0	
I <sub>pp</sub>	V <sub>pp</sub> Supply Current (Read) (Notes 6 & 7)	$\bar{E}$ = V <sub>IL</sub> = $\bar{G}$ V <sub>pp</sub> = 5.5 V		5.0	mA

## CAPACITANCE (Notes 2, 3 & 8)

Parameter Symbol	Parameter Description	Test Conditions	Typ.	Max.	Units
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = 0 V	18.0	25.0	pF
C <sub>OUT</sub>	Output Capacitance	V <sub>OUT</sub> = 0 V	18.0	25.0	pF


- Notes: 1. V<sub>CC</sub> must be applied simultaneously or before V<sub>pp</sub>, and removed simultaneously or after V<sub>CC</sub>.  
 2. Typical values are for nominal supply voltages.  
 3. This parameter is only sampled and not 100% tested.  
 4. Caution: The Am27C1024 must not be removed from or inserted into a socket or board when V<sub>pp</sub> or V<sub>CC</sub> is applied.  
 5. I<sub>CC1</sub> is tested with  $\bar{G}$  = V<sub>IH</sub> to simulate open outputs.  
 6. Maximum active power usage is the sum of I<sub>CC</sub> and I<sub>pp</sub>.  
 7. For Am27C1024-455, I<sub>pp</sub> = 10 mA, I<sub>CC1</sub> = 5 mA, and I<sub>CC3</sub> = 1 mA maximum.  
 8. T<sub>A</sub> = +25°C, f = 1 MHz.

## KEY TO SWITCHING WAVEFORMS

WAVEFORM	INPUTS	OUTPUTS
	MUST BE STEADY	WILL BE STEADY
	MAY CHANGE FROM H TO L	WILL BE CHANGING FROM H TO L
	MAY CHANGE FROM L TO H	WILL BE CHANGING FROM L TO H
	DON'T CARE: ANY CHANGE PERMITTED	CHANGING: STATE UNKNOWN
	DOES NOT APPLY	CENTER LINE IS HIGH IMPEDANCE "OFF" STATE

KS000010


## SWITCHING TEST CIRCUITS



TC003191

$C_L = 100 \text{ pF}$  including jig capacitance.

## SWITCHING TEST WAVEFORMS




WF009540

**SWITCHING CHARACTERISTICS** over operating range unless otherwise specified (Notes 1, 2, 4, 5)

No.	Parameter Symbols		Parameter Description	Test Conditions	27C1024-200, 27C1024-205		27C1024 27C1024-250		27C1024-300, 27C1024-305		27C1024-455		Units
	JEDEC	Standard			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
1	tAVQV	tACC	Address to Output Delay	$\bar{E} (\text{CE}) = \bar{G} (\text{OE}) = V_{IL}$		200		250		300		450	ns
2	tELQV	tCE	Chip Enable to Output Delay	$\bar{G} = V_{IL}$		200		250		300		450	ns
3	tGLQV1	tOE	Output Enable to Output Delay	$\bar{E} = V_{IL}$		75		100		120		150	ns
4	tEHQZ, tGHQZ	tDF (Note 3)	Chip Enable HIGH or Output Enable HIGH, whichever comes first, to Output Float			60		60		60		80	ns
5	tAXQX	tOH	Output Hold from Addresses, E, or whichever occurred first			0		0		0		0	ns

- Notes: 1. V<sub>CC</sub> must be applied simultaneously or before V<sub>PP</sub>, and removed simultaneously or after V<sub>CC</sub>.  
 2. Typical values are for nominal supply voltages.  
 3. This parameter is only sampled and not 100% tested.  
 4. Caution: The Am27C1024 must not be removed from or inserted into a socket or board when V<sub>PP</sub> or V<sub>CC</sub> is applied.  
 5. Output Load: 1 TTL gate and C<sub>L</sub> = 100 pF  
 Input Rise & Fall Times: ≤ 20 ns  
 Input Pulse Levels: 0.45 to 2.4 V  
 Timing Measurement  
 Reference Level—Inputs: 0.8 V and 2 V  
 —Outputs: 0.8 V and 2 V


## SWITCHING WAVEFORMS



WF001291

### Read Cycle

- Notes: 1.  $\bar{O}$  ( $\bar{OE}$ ) may be delayed up to  $t_{ACC} - t_{OE}$  after the falling edge of  $\bar{E}$  ( $\bar{CE}$ ) without impact on  $t_{ACC}$ .  
 2.  $t_{DF}$  is specified from  $\bar{O}$  or  $\bar{E}$ , whichever occurs first.




WF000551

### Interactive Programming Algorithm Waveforms (Notes 1 and 2)

- Notes: 1. The input timing reference level is 0.8 V for a  $V_{IL}$  and 2 V for a  $V_{IH}$ .  
 2.  $t_{OE}$  and  $t_{DF}$  are characteristics of the device but must be accommodated by the programmer.

# PROGRAMMING

This section covers identifier bytes, Interactive Programming Flowchart, and Interactive Programming DC and AC Switching Programming Characteristics.



PF001721

Figure 1. Interactive Programming Flowchart

**TABLE 2. IDENTIFIER BYTES**

Identifier	Pins									Hex Data
	A <sub>0</sub>	DQ <sub>7</sub>	DQ <sub>6</sub>	DQ <sub>5</sub>	DQ <sub>4</sub>	DQ <sub>3</sub>	DQ <sub>2</sub>	DQ <sub>1</sub>	DQ <sub>0</sub>	
Manufacturer Code	V <sub>IL</sub>	0	0	0	0	0	0	0	1	01
Device Code	V <sub>IH</sub>	1	0	0	0	1	1	0	0	8C

- Notes: 1. A<sub>9</sub> = 12.0 V ±0.5 V  
 2. A<sub>1</sub>-A<sub>8</sub> = A<sub>10</sub>-A<sub>15</sub> =  $\bar{E}$  ( $\bar{CE}$ ) =  $\bar{G}$  ( $\bar{OE}$ ) = V<sub>IL</sub>  
 3.  $\bar{W}$  (PGM) = V<sub>IH</sub>

**INTERACTIVE PROGRAMMING ALGORITHM DC CHARACTERISTICS**

(Notes 1-4)

Parameter Symbol	Parameter Description	Test Conditions	Min.	Max.	Units
I <sub>LI</sub>	Input Current (All Inputs)	V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub>		10.0	μA
V <sub>IL</sub>	Input LOW Level (All Inputs)		-0.1	0.8	V
V <sub>IH</sub>	Input HIGH Level		2.0	V <sub>CC</sub> + 1	V
V <sub>OL</sub>	Output LOW Voltage during Verify	I <sub>OL</sub> = 2.1 mA		.45	V
V <sub>OH</sub>	Output HIGH Voltage during Verify	I <sub>OH</sub> = -400 μA	2.4		V
V <sub>A9</sub>	A <sub>9</sub> Auto-Select Voltage		11.5	12.5	V
I <sub>CC2</sub>	V <sub>CC</sub> Supply Current (Program and Verify)			50.0	mA
I <sub>PP2</sub>	V <sub>PP</sub> Supply Current (Program)	$\bar{E}$ ( $\bar{CE}$ ) = V <sub>IL</sub> = $\bar{W}$ (PGM)		30.0	mA

**INTERACTIVE PROGRAMMING ALGORITHM AC SWITCHING PROGRAMMING CHARACTERISTICS**

(Notes 1-4)

No.	Parameter Symbols		Parameter Description	Min.	Max.	Units
	JEDEC	Standard				
1	t <sub>AVWL</sub>	t <sub>AS</sub>	Address Setup Time	2.0		μs
2	t <sub>DZGL</sub>	t <sub>OES</sub>	$\bar{G}$ ( $\bar{OE}$ ) Setup Time	2.0		μs
3	t <sub>DVWL</sub>	t <sub>DS</sub>	Data Setup Time	2.0		μs
4	t <sub>GHAX</sub>	t <sub>AH</sub>	Address Hold Time	2.0		μs
5	t <sub>WHDX</sub>	t <sub>DH</sub>	Data Hold Time	2.0		μs
6	t <sub>EHQZ</sub>	t <sub>DF</sub>	Chip Enable to Output Float Delay	0	130.0	μs
7	t <sub>VPS</sub>	t <sub>VPS</sub>	V <sub>PP</sub> Setup Time	2.0		μs
8	t <sub>WLWH1</sub>	t <sub>PW</sub>	$\bar{W}$ (PGM) Initial Program Pulse Width	.45	.55	ms
9	t <sub>WLWH2</sub>	t <sub>OPW</sub>	$\bar{W}$ Overprogram Pulse	0.95	1.05	ms
10	t <sub>ELWL</sub>	t <sub>CES</sub>	$\bar{E}$ ( $\bar{CE}$ ) Setup Time	2.0		μs
11	t <sub>GLQV2</sub>	t <sub>OE</sub>	Data Valid from $\bar{G}$		150.0	ns

- Notes: 1. T<sub>A</sub> = +25°C ±5°C; V<sub>CC</sub> = 5.0 V ±0.25 V; V<sub>PP</sub> = 12.5 ±0.3 V.  
 2. V<sub>CC</sub> must be applied simultaneously or before V<sub>PP</sub> and removed simultaneously or after V<sub>PP</sub>.  
 3. When programming the Am27C1024, a 9.1-μF capacitor is required between V<sub>PP</sub> and ground to suppress spurious voltage transients which may damage the device.  
 4. Programming characteristics are sampled but not 100% tested to worst-case conditions.  
 5. Conventional (fixed pulse) programming can be performed with a 10-ms pulse at every address. This method is sampled and is not 100% tested.

**INTRODUCTION  
NUMERICAL DEVICE INDEX  
FUNCTIONAL INDEX AND SELECTION GUIDE**

**1**

**BIPOLAR PROGRAMMABLE  
READ ONLY MEMORY (PROM)**

**2**

**BIPOLAR RANDOM-ACCESS  
MEMORIES (RAM)**

**3**

**MOS RANDOM-ACCESS  
MEMORIES (RAM)**

**4**

**MOS ELECTRICALLY ERASABLE  
PROGRAMMABLE ROM (EEPROM)**

**5**

**MOS UV ERASABLE  
PROGRAMMABLE ROM (EPROM)**

**6**

**PACKAGING: THERMAL CHARACTERIZATION  
PACKAGE OUTLINES  
GENERAL INFORMATION  
SALES OFFICES**

**7**

# Packaging

<b>Thermal Characterization</b> .....	7-1
<b>Package Outlines</b> .....	7-5
<b>General Information</b> .....	7-13
<b>Testing High-Performance Bipolar Memory</b> .....	7-13
<b>Bipolar Generic PROM Series</b> .....	7-21
<b>Bipolar PROMs as Programmable Logic Products</b> .....	7-30
<b>Generic Programming Information</b> .....	7-31
<b>Guide to the Analysis of Programming Problems</b> .....	7-40
<b>Sales Offices</b> .....	7-42



# TECHNICAL REPORT

No. TR202

## THERMAL CHARACTERIZATION OF PACKAGE DEVICES BY James. D. Hayward

©1986 Advanced Micro Devices

All information herein is company private and the property of Advanced Micro Devices, Inc. ("AMD") and shall not be reproduced or copied or used in whole or in part as the basis of manufacture or sale of product(s) except as expressly permitted or directed by AMD.

Publication #	Rev.	Amendment
08127	A	/0
Issue Date: May 1986		

## ABSTRACT

Determination of the Thermal Resistance of Packaged Devices is of concern to the designer of new devices and to AMD customers. The Advanced Package and Material Development group has undertaken the task of characterizing current AMD products and quantifying package-related influences on Thermal Resistance. This report describes some of these effects and the technique used to measure Thermal Resistance.

## 1.0 DEFINITION OF THERMAL RESISTANCE

The reliability of an integrated circuit is largely dependent on the maximum temperature which the device will attain during operation. Because the stability of a semiconductor junction declines with increasing temperature, knowledge of the thermal properties of the packaged device becomes an important factor during device design. In order to increase the operating lifetime of a given device, the junction temperatures must be minimized. This demands knowledge of the thermal resistance of the completed assembly and specification of the conditions in which the device will function properly. As devices become both smaller and more complex and the requirement for high speed operation becomes more important, heat dissipation will become an ever more critical parameter.

Thermal resistance is defined as the temperature rise per unit power dissipation above some referenced condition. The unit of measure is typically °C/watt. The relationship between junction temperature and thermal resistance is given by:

$$T_j = T_x + P_d \theta_x \quad (1)$$

where:  $T_j$  = junction temperature  
 $T_x$  = reference temperature  
 $P_d$  = power dissipation  
 $\theta_x$  = thermal resistance  
 $X$  = some defined test condition

In general, one of three conditions is defined for measurement of thermal resistance:

$\theta_{jc}$  - thermal resistance measured with reference to the temperature at some specified point on the package surface.  
 $\theta_{ja}$  (still air) - thermal resistance measured with respect to the temperature of a specified volume of still air.  
 $\theta_{ja}$  (moving air) - thermal resistance measured with respect to the temperature of air moving at a specified velocity.

The relationship between  $\theta_{jc}$  and  $\theta_{ja}$  is

$$\theta_{ja} = \theta_{jc} + \theta_{ca}$$

where  $\theta_{ca}$  is a measure of the heat dissipation due to natural convection (still air) or forced convection (moving air) and the effect of heat radiation and mounting techniques.  $\theta_{jc}$  is dependent solely on material properties and package geometry;  $\theta_{ja}$  includes the influence of the surface area of the package and environmental conditions. Each of these definitions of thermal resistance is an attempt to simulate some manner in which the package device may be used.

The thermal resistance of a packaged device, however measured, is a summation of the thermal resistances of the individual components of the assembly. These in turn are functions of the thermal conductivity of the component materials and the geometry of the heat flow paths. Like other

material properties, thermal conductivity is usually temperature dependent. For alumina and silicon, two common package materials, this dependence can amount to a 30% variation in thermal conductivity over the operating temperature range of the device. The thermal resistance of a component is given by

$$\theta = \frac{L}{K(T)A} \quad (2)$$

where:  $L$  = length of the heat flow path  
 $A$  = cross sectional area of the heat flow path  
 $K(T)$  = thermal conductivity as a function of temperature

and the overall thermal resistance of the assembly (discounting convective effects) will be:

$$\theta = \sum \theta_n = \sum \frac{L_n}{K_n A_n}$$

But since the heat flow path through a component is influenced by the materials surrounding it, determination of  $L$  and  $A$  is not always straightforward.

A second factor that affects the thermal resistance of a packaged device is the power dissipation level and, more particularly, the relationship between power level and die geometry, i.e., power distribution and power density. By rearrangement of equation 1 to

$$P_d = \frac{1}{\theta_x} (T_j - T_x) = \frac{1}{\sum \theta_n} (T_j - T_x) \quad (3)$$

the relationship between  $P_d$  and  $T_j$  can be more clearly seen. Thus, to dissipate a greater quantity of heat for a given geometry,  $T_j$  must increase and, since the individual  $\theta_n$  will also increase with temperature, the increase in  $T_j$  will not be a linear function of increasing power levels.

A third factor of concern is the quality of the material interfaces. In terms of package construction, this relates specifically to the die attach bond, and for those packages having a heatsink, the heatsink attach bond. The quality of the die attach bond will most severely influence the package thermal resistance as this is the area which first impedes the transfer of heat out of the silicon die. Indeed, it seems likely that the initial thermal response of a powered device can be directly related to the quality of the die attach bond.

## 2.0 EXPERIMENTAL METHOD

The technique for measurement of thermal resistance involves the identification of a temperature-sensitive parameter on the device and monitoring this parameter while the device is powered. For bipolar integrated circuits the forward voltage of the substrate isolation diode provides a convenient parameter to measure and has the advantage of a linear dependence on temperature. MOS devices which do not have an accessible substrate diode present greater measurement difficulties and may require simulation through use of a specially designed thermal test die. Choice of the parameter to be measured must be made with some care to insure that the results of the measurement are truly representative of the thermal state of the device being investigated. Thus measurement of the substrate isolation diode which is generally diffused across the area of the die yields a weighted average of the condition of

the individual junctions across the die surface. Measurement of a more local source would yield a less generalized result.

For MOS devices, simulation is accomplished using the thermal test die. The basis for this test die is a 25 mil square cell containing an isolated diode and a 1KΩ resistor. The resistors are interconnected from cell to cell on the wafer before it is cut into multiple arrays of the basic unit cell. In use the device is powered via the resistors with voltage or current adjusted for the proper level and the voltage drop of the individual diodes is monitored as in the case of actual devices.

Prior to the thermal resistance test, the diode voltage/temperature calibration must be determined. This is done by measuring the forward voltage at 1mA current level at two different temperatures. The diode calibration factor is then:

$$K_1 = \frac{T_2 - T_1}{V_2 - V_1} = \frac{\Delta T}{\Delta V} \quad (4)$$

in units of °C/mV. For most diodes used for this test the voltage/temperature relationship is linear and these two measurement points are sufficient to determine the calibration.

The actual thermal resistance measurement has two alternating phases: measurement and power on. The device under test is pulse powered with an ON duty cycle of 99% and a repetition rate of < 100Hz. During the brief OFF states the device is reverse-biased with a 1mA current and the voltage

drop is measured. The series of voltage readings are averaged over short periods and compared to the voltage reading obtained before the device was first powered ON. The thermal resistance is then computed as:


$$\theta_{jx} = \frac{K_1(V_f - V_i)}{V_H I_H} = \frac{K_1 \Delta V}{P_d} \quad (5)$$

- where:  $K_1$  = calibration factor  
 $V_i$  = initial forward voltage value  
 $V_f$  = current forward voltage value  
 $V_H$  = heating voltage  
 $I_H$  = heating current


The pulsing measurement is continued until the device has reached thermal equilibrium and the final value measured is the equilibrium thermal resistance of the device under test.

When the end result desired is  $\theta_{ja}$  (still air), the device and the test fixture (typically a standard burn-in socket) are enclosed in a box containing approximately 1 cubic foot of air. For  $\theta_{jc}$  measurements the device is attached to a large metal heatsink. This insures that the reference point on the device surface is maintained at a constant temperature. The requirements for measurement of  $\theta_{ja}$  (moving air) are rather more complex and involve the use of a small wind tunnel with capability for monitoring air pressure, temperature and velocity in the area immediately surrounding the device tested. Standardization of this last test requires much careful attention.

### WAVEFORMS FOR PULSED THERMAL RESISTANCE TEST



WF009091



WF009080

### 3.0 Experimental Results

The thermal resistance data included in Table 1 is representative of the output of tests on representative samples of AMD products. This data has resulted from an on-going program

undertaken by members of the Advanced Package and Material Development group.

The data represents what can be expected from a device in the specified package. Specific device types may differ; these numbers are for example only.

**TABLE 1. THERMAL RESISTANCE OF AMD PRODUCTS**  
(Notes 1 & 2)


Pin Count	Package Type (Note 3)	$\theta_{ja}$	$\theta_{jc}$
16	Ceramic DIP	80	20
	Plastic DIP	110	35
	Ceramic Flatpack	120	10
18	Ceramic DIP	65	15
20	Ceramic DIP	65	15
	Plastic DIP	90	35
	Ceramic Flatpack	120	10
	Ceramic LCC	70	12
	Plastic LCC*	75	35
22	Plastic DIP	90	20
24	Ceramic DIP	50	15
	Plastic DIP	70	30
	Ceramic Flatpack	100	10
28	Ceramic DIP	40	12
	Plastic DIP	85	25
	Ceramic Flatpack	70	
	Ceramic LCC	70	15
	Plastic LCC*	55	30

- Notes: 1. Representative values for each package type — for information only.  
2. Any given device may differ from these values. Consult your local AMD sales office for specific-device information.  
3. DIP = Dual-In-Line Package  
LCC = Leadless Chip Carrier  
LCC\* = Leaded Chip Carrier

# Package Outlines


Plastic Dual-In-Line Packages (PD) (Cont'd.)

PD 016




PID # 06957A

PD 018




PID # 07602B

PD 020




PID # 07552A

PD 022




PID # 08220A

PD3022\*



PID # 07813A


PD 024




PID # 06847B

\*Preliminary. Subject to Change


**PD3024**



**PD 028**




**PD 052**




**Ceramic Hermetic Dual-In-Line Packages (CD) (Cont'd.)**

**CD 016**




**CD 018**



CD 020

CD 020


IN DEVELOPMENT




PID # 07553A

CD3022\*

CD4022



PID # 07814A




PID # 0824A


\*Preliminary. Subject to Change

CD 024

CDV024




PID # 0719A




PID # 0821A

**CD3024**




PID # 06850B

**CD4024**




PID # 06791A

**CD 028**




PID # 06877A

**CDV028**




PID # 06878A

**CD 040**



PID # 06884A

**CDV040**




PID # 06799B




Sidebrazed Hermetic Dual-In-Line Packages (SD)

SD 028




SD 048




Ceramic Flatpacks (CF)


CF 016




CF 018



CF 020



CFM024




# Plastic Ledged Chip Carriers (PL)


PLE018

IN DEVELOPMENT

PL 032\*




PL 052\*




\*Preliminary. Subject to Change.

# Ceramic Leadless Chip Carriers (CL)

CLR018



CL 020






CLX032

IN DEVELOPMENT


CL 044



CLV044

IN DEVELOPMENT

CL 052



# Testing High-Performance Bipolar Memory

## INTRODUCTION

During the last several years, the state-of-the art of TTL compatible bipolar memory integrated circuits has advanced very rapidly. Device complexity has increased dramatically not only in terms of the memory storage capacity but also by the addition of new on-chip functions such as the inclusion of output data registers. Simultaneously, advances in bipolar LSI design and manufacturing technology have generated significant improvements in the performance levels of bipolar memory. Similarly, the complexity and performance levels of systems which employ these devices have grown. The concomitant growth of system complexity has placed additional demands on both the device manufacturer and the user's incoming inspection area to assure the performance capabilities of each component before it is assembled into the system.

Several test equipment manufacturers now supply sophisticated, computer controlled testers for these inspection tasks. Most of this equipment is inherently capable of the millivolt and nanosecond accuracies which are required; most memory testers can generate the complex waveforms and test patterns needed. However, the details of applying this equipment to a specific test problem, including the problem of interfacing the tester to the device-under-test, are usually left to the user. The purpose of this application note is to discuss several problems which are frequently encountered when testing high performance bipolar memory devices, and to acquaint the user with how such problems may be identified, measured and corrected.

## WHAT MAKES A MEMORY GOOD?

Before discussing the specifics of bipolar memory testing problems, it is important to understand the basic characteristics which these devices should exhibit. Clearly each device must meet all product specification parameters but, first and foremost, a bipolar memory should be fast! Address access time (delay from address input to data output), enable access time and enable recovery time should be as small as possible. High performance is often the primary reason for using bipolar memory. Similarly, the performance of the ideal bipolar memory should remain relatively constant with changes in supply voltage, ambient temperature and output load capacitance. Fast devices, offering stable performance over a broad range of conditions, permit the user to qualify a smaller number of part types; one fast device can accommodate many standard as well as high performance applications. Such devices provide added safety margin for the system design, permit simplification of system test and debug and assure trouble-free system performance in the field. Hence the "best" memory is a fast, stable device which not only meets a given user specification, but also offers the extra performance needed for a broad range of applications.

Advanced Micro Devices offers a family of bipolar Random Access Memories (RAMs) and Programmable Read Only Memories (PROMs) which are designed to meet this idealized definition as closely as possible. First, each AMD device is designed to meet a "military design goal." This means AMD bipolar memories are designed to provide the extra margins and higher output drive capabilities needed to assure proper performance over the extended military supply voltage and

operating temperature ranges. This often necessitates the use of more advanced design techniques such as on-chip regulators, temperature and voltages compensation networks and feedback circuits. Second, AMD has conceived and developed an advanced, oxide separated, ion implanted manufacturing process called IMOX™. Developed specifically for the production of high density bipolar memories, this technology provides both high density and excellent performance in a truly reliable and manufacturable process. This combination of advanced design and fabrication technologies assures the military user of receiving components which are intended for his application while providing the commercial user with the extra margins, performance advantages and procurement benefits mentioned above.

## THE SYSTEM ENVIRONMENT


To understand the problems of high-performance memory testing, it is helpful to understand the electrical environment in which the memory devices will actually operate, i.e., the typical system environment. The system designer must address and resolve several critically important questions if the system is to consistently perform to its design specifications. These questions include:

1. What noise voltages can the system's logic and memory devices tolerate?
2. What are the sources of system noise?
3. What can be done to control and minimize this noise?


The first question is answered relatively easily. The magnitude of noise which can be tolerated relates directly to the worst case noise immunity specified for the logic family. Noise immunity is simply the difference between the worst case output levels ( $V_{OH}$  and  $V_{OL}$ ) of the driving circuit and the worst case input voltage requirements ( $V_{IH}$  and  $V_{IL}$ , respectively) of the receiving circuit. For TTL devices the worst case noise immunity is typically 400mV for both the high and low logic levels.

If "system noise" is defined as the sum of things which subtract from this noise immunity, several sources can be identified. A few of the most important sources found in a digital, TTL system are listed below:

- **Cross-Talk:** The desire to pack system components as tightly as possible inevitably causes signal wires or PC board traces to be placed in close proximity. The lead-to-lead capacitance and mutual inductance thus created (see Figure 1) causes "noise" voltages to appear when adjacent signal paths switch.
- **Transmission Line Reflections:** Like it or not, every signal path in the system has transmission line characteristics. TTL signal paths are usually not designed as transmission lines, with predictable and uniform characteristic impedances. This is partly because of the higher costs implied for multilayer PC boards with internal ground planes, termination resistors, etc. It is also the result of TTL logic's limited ability to drive the low impedance lines provided by current PC board technologies. Hence, TTL signal paths do exhibit the ringing and reflection problems associated with improperly terminated transmission lines. These reflections subtract from the available noise immunity as shown in Figure 2.




As  $V_1$  switches,  $i_1$  flows to charge the input capacitance  $C_j$ .  $i_2$  flows as a result of mutual inductance. The  $V_1$  voltage change is also coupled directly to  $V_2$  through the parasitic line-to-line capacitances,  $C_p$ .




DG000010

Figure 1. An Example of Cross-Talk




The unit length capacitance and inductance ( $C_u$  and  $L_u$ ) give each system connection transmission line characteristics. Without a matched termination, switching at  $V_1$  causes reflection voltages to appear at  $V_2$ , reducing noise immunity.




DG000020

Figure 2. Line Reflections



$$V_1 = V_O - (n \cdot I_{CC}) R_{GND}$$

a) DC Ground "Noise"



DG000030

When  $V_1$  goes HIGH,  $V_O$  goes LOW discharging  $C_L$ . The discharge current  $I_d$  flows through the ground inductance  $L_{GND}$ , creating a transient voltage  $V_t$ . The input voltage seen by gate B is actually  $V_1 - V_t$ .

b) Transient Ground Noise

Figure 3.


● **Ground Network Noise:** Most high-performance systems employ large numbers of high-performance ICs. These devices typically draw large  $I_{CC}$  currents from the power supply. Cumulatively, these currents can reach several amperes per board. Such currents, flowing in the ground network, cause non-negligible DC voltage drops to occur; not all device ground pins are at zero volts. Since the output

levels and the input thresholds of each TTL device reference the local ground (Figure 3a), these drops also subtract from the available noise immunity. Additional noise margin losses occur each time the device outputs switch. This occurs because large currents must flow to rapidly charge and discharge the interconnect and input capacitances which load each output. These charging currents flow in a loop

(Figure 3b) through the ground network which is normally a simple interconnection of wires, each with some value of resistance and inductance per unit length. Some additional resistive drops occur. But, the rapid changes in these currents (large  $di/dt$ ), occurring as charging starts and stops, mean a transient ground noise voltage is also generated. This voltage obeys the law of  $v = L(di/dt)$  where  $L$  is the ground circuit inductance and  $di/dt$  is the rate of change of the charging currents. Notice that adding local bypass capacitors can only reduce this voltage by paralleling the

ground inductance with the  $V_{CC}$  network inductance. Bypassing cannot eliminate this problem because these capacitors shunt the devices and not the ground and  $V_{CC}$  network inductances where the noise is generated.

Controlling and minimizing noise in a digital system becomes more challenging as the system performance requirements increase. These requirements demand devices capable of short propagation delays, e.g., ultra-fast memories with excellent drive characteristics to minimize fully loaded access times.



DG000040

Note: Transient ground current flow in four directions from each device ground: right and left on the ground bus; up and down the  $V_{CC}$  bus after passing through the local bypass capacitor, C. Equivalent ground inductance is very low.

Figure 4. Example of an AC Ground Mesh

Since noise margin violations result in system malfunctions, the system designer must define a set of rules governing the physical construction techniques to be used within the system. These rules address a host of considerations including power distribution, AC grounding, lead placement, line termination requirements, logic loading (fan in and fan out) and interconnect delays. Specifying these rules is a complex process of making appropriate cost-performance tradeoffs.

For a medium to high performance system, these rules might specify arranging devices in an array with  $V_{CC}$  power traces running vertically up the columns while ground metal running horizontally between the rows. Inserting bypass capacitors at each grid intersection forms an AC ground mesh (Figure 4), limiting the amount of ground inductance at each array site. If limits are also placed on the total capacitance each device may drive (cumulative interconnect and input capacitance on

all outputs), the total charging currents may be controlled thus limiting the noise immunity eroded by ground circuit noise. Similarly, the distance between adjacent traces and the maximum length of unterminated lines may be specified to control noise immunity losses caused by cross-talk and termination mismatches. Ultra-high performance systems may require additional measures; e.g., multilayer boards with true

### THE MEMORY TEST ENVIRONMENT

Ideally the test system hardware and fixtures would be designed to even more stringent rules than those used for the system. This is reasonable as the tester is the standard employed for accepting or rejecting components used in the system. Because a collection of additional objectives constrain the test environment, designing test hardware to equally or more stringent rules is usually impractical.

Memory testers must test many types of components under a variety of conditions. Tests performed include DC parametric tests, functional and AC tests with complex test patterns and margin tests to assure device operation at the extremes of applied conditions and supply voltage. To accomplish this, connections to sets of programmable input drivers and output receivers (comparators), multiple device bias and power supplies, relays to permit connection of the DC parametric test unit, and special load circuits must all converge at the test site.

To provide flexibility and facilitate repair, test hardware must be modular. This requirement dictates placing the hardware (drivers, receivers, etc.) on many small PC boards which then must talk to the DUT (device under test) through additional wiring and connectors.

Frequently the quantity of parts tested necessitates mating an automatic device handler to the tester. Handlers also provide capabilities for testing at temperature extremes when needed. The DUT must be tested inside this equipment, requiring still more wiring between the test head and the actual test site.

ground planes or increased usage of line drivers and receivers. Though the preceding descriptions have been simplified, it should be clear that distances between driving and receiving devices, the quantity and distribution of load capacitance, as well as the AC ground network integrity are all essential elements of the system design.

Ideally, all test hardware would be located immediately adjacent to the test site to minimize cross-talk, reflections and ground noise. However, this objective must be compromised to address the other objectives and constraints outlined above. Techniques commonly employed in making this compromise are illustrated in Figure 5. Notice that DUT drivers are remote from the test site, driving signal to the DUT through "series terminated" transmission lines. Similarly the receivers are some distance from the test site, receiving signals from the DUT through a series of connectors and wires which can degrade the signal. Most annoying of all, the test site ground connection has been compromised. This signal path must carry heavy transient and DC currents during test and should provide a very solid, low impedance reference against which all AC and DC tests are made. Accumulating resistance and inductance in this path jeopardizes the integrity of all test results.

Hence, the electrical environment provided at the test site is generally inferior to the actual system environment where the memory component will be used.

### TEST RELATED PROBLEMS AND SOLUTIONS

Accurately measuring or verifying memory performance in the test system environment requires a recognition of its inherent limitations. Outlined below are five problem areas commonly encountered when testing high-performance bipolar memories. Methods of identifying and alleviating these problems are indicated.




Figure 5. The Test System Environment

DG000050

● **Contending with Ground Noise:** Ground noise is one of the most common and troublesome test problems. As defined above, ground noise is caused by switching currents flowing through the ground network impedance. Whereas the sys-


tem environment (Figure 4) may provide multiple low inductance ground paths into a ground mesh or plane, the tester provides one long, higher inductance path back to the test system ground (Figure 5). This path includes handler con-



tacts, connectors and the DUT load board, all of which increase ground inductance and resistance. Transient currents which result when the DUT switches can be enormous. Consider the case of a byte wide (8 output) memory functional test. At some point in the test sequence, all memory outputs will switch from high to low ( $V_{OH}$  to  $V_{OL}$ ) at the same instant, discharging all eight load capacitances simultaneously. If the input capacitance of the receiver is 40pF and the interconnect capacitance of the test fixture is 10pF, the total load capacitance driven by all device outputs would be 400pF. A fast memory device could discharge this load at a 1V/ns rate. The relationship  $i = C(dv/dt)$  implies peak charging currents of 400mA must flow through ground. As Figure 6 illustrates, this charging current does not build to its full value instantaneously. For a fast device the time required to go from zero to full charging current would approximate 2ns. A resultant ground current  $di/dt$  of 200mA/ns is implied. If the ground inductance is 1 nanohen-


ry (approximate inductance of 1 inch of straight, small gauge wire), then  $v = L(di/dt)$  predicts AC ground noise of 200mV. As you have probably guessed, the typical test site ground inductance exceeds 1nh. The path is longer and it is usually not a straight line connection. Actual tester ground noise of up to 800mV is common when testing high-performance byte wide memories. This noise can be measured easily with a high bandwidth oscilloscope by attaching the scope ground to the actual test system ground and monitoring the DUT ground pin with one channel.

Excessive ground noise creates several problems: First, this noise is capacitively coupled to the input drive signals through the DUT input capacitances; if large enough, DC coupling through the DUT input clamp diodes can occur (Figure 7). The DUT output levels are, of course, referenced to the DUT ground potential whereas the receiver board is referenced to test system ground, introducing inaccuracy in access time measurements, etc.



DG000060

Figure 6. Byte Wide Memory Ground Transients



DG000070

For small magnitudes of noise,  $V_T$  noise is AC coupled to the inputs through the input capacitance,  $C_I$ . If  $V_I$  is low, large

positive values of  $V_T$  may momentarily forward bias the input clamp diode, creating a DC coupling.

Figure 7. Ground Noise Coupling to the Inputs

Worst of all, severe ground noise can make functional testing at or near the guaranteed input levels ( $V_{IH}$  and  $V_{IL}$ ) impossible. To demonstrate, assume the device ground noise reaches a positive 0.8V with respect to test system ground during output switching. Assume the input driver high level is programmed to 2.0V, minimum  $V_{IH}$  for most TTL devices. The actual voltage between a "high" DUT input and its ground is only 1.2V. The typical room temperature threshold voltage of a TTL device is 1.5V, and the device interprets 1.2V as a logic "low." This causes the memory to access a new memory location momentarily. The resultant momentary change in output data interferes with access time measurements. In severe cases, this momentary switching of output data creates additional ground noise which also feeds back to the inputs resulting in sustained oscillations. This noise interaction can also be viewed with a dual trace oscilloscope as shown in Figure 8. Channel A of the scope is connected to the address input while channel B monitors the DUT ground pin. The input voltage, as seen by the DUT, can be viewed directly by putting the scope in "A-B," algebraic subtract mode. Note the scope ground is connected to test system ground as before. Attaching scope ground to the DUT pin ground should be avoided as this creates a "ground loop." If connected this way, large noise currents flow in the alternate ground path provided by the scope back to earth ground; this interferes with the scope's ability to measure high-speed events and modifies the condition which is to be observed.

Several techniques can be employed to reduce ground noise problems:

- Keep the ground path as short as possible; use large diameter wire and "straight line" wiring techniques.
- Minimize the number of series connections in the DUT ground path; provide as many parallel ground connections as possible through each remaining connector.

- If the system uses a Kelvin (force - sense) ground system, terminate the system by shorting force to sense on the DUT load board. Kelvin systems provide DC accuracy, but their response times are much too slow to aid in the suppression of ground noise at the test site. Terminating Kelvin early sacrifices a little DC accuracy, but the ability to use the previous sense line as second, low impedance ground path usually improves the overall test accuracy.

- Provide multiple high frequency bypass capacitors as close as possible to the DUT, and again on the DUT load board. This allows the  $V_{CC}$  wiring to serve as an extra AC ground path for high frequency ground noise.

- Reduce the DUT load capacitance (receiver and interconnect capacitance) as much as possible; avoid using low values of load resistors. Both techniques reduce the transient currents, thus improving test accuracy. When necessary, DUT output drive capability can usually be verified with DC tests.

- If  $V_{IL}$  and  $V_{IH}$  tests are necessary, measure the maximum amount of ground noise that the specific device type to be tested generates in the actual test site. Set the input drive levels no tighter than " $V_{IH}$  plus the maximum noise" and " $V_{IL}$  minus the maximum noise." Using tighter limits over tests the device!

- Alternatively, use DC bench tests on a sample basis to verify that input margins are acceptable. This is a sound practice as the input thresholds of bipolar devices are extremely insensitive to fabrication process variations. Virtually any process variation or defect which would result in a threshold failure would also result in the catastrophic failure of other tests.




Figure 8. Monitoring Ground Noise

DG000080

- DC verification of  $V_{IL}$  and  $V_{IH}$  can also be performed on the test system, but care must be exercised to insure that input voltages NEVER cross through the 0.8V to 2.0V window; voltages residing in this window can cause the DUT to switch, triggering sustained oscillations.

● The Output "Tank Circuit": A second common problem encountered is resonance in the circuitry which connects the DUT outputs to the output comparators or receivers. This resonance occurs because the wire connecting the DUT outputs to the receivers is actually an inductor connected in series with the comparator input capacitance, forming a series resonant tank circuit (Figure 9). This load circuit is quite different from the typical loading situation found in a system environment. Notice that the capacitance in the tester tends to be a single large value of capacitance, lumped at the end of the DUT output drive line. The load capacitance in the system is generally smaller and it is distributed along the drive line; this configuration looks much more like a transmission line, with per unit length values of inductance and capacitance, than it does a resonant tank. The resonant frequencies found at the test site vary with wire length and capacitive load, but tend to be in the 100 - 500MHz range. The input voltage sensed by the receiver is actually the voltage at the center connection within the tank circuit, which can ring violently when the outputs switch; measurement errors of 5ns or more can occur. A good evaluation technique for this problem is to compare the waveforms observed at the output of the device with a "shmoo plot" of the output. Assuming a simple pattern is used, differences in these results may indicate a resonance problem.

Corrective action for this problem includes:

- Use short, low inductance connections from the DUT output to the receiver; minimize comparator and intercon-

nect capacitance. Both techniques raise the resonant frequency of the tank circuit which limits the time measurement error and reduces the DUT's ability to stimulate ringing in the tank.

- Use twisted pair wiring techniques to connect DUT outputs to the receivers. Though this raises the capacitance slightly, it reduces the purely inductive character of the interconnect, usually tending to reduce ringing.

● Minimizing Cross-Talk: Cross-talk between the input and output lines of the DUT is also a common problem. Obviously, the greater the number of paths which must be packed into a given area, the greater the problem. The signal coupling that occurs adds noise to both the input lines, making  $V_{IH}$  and  $V_{IL}$  testing difficult, and output lines, reducing the accuracy of timing measurements. Techniques which tend to reduce cross-talk include the following:


- Keep wires as short as possible and avoid laying wires on top of each other.

- Reduce output loading to minimize the magnitude of current transients which could be coupled into adjacent lines.

- Use twisted pair or coaxial cable wherever possible; take care to tie all grounds from these transmission lines together at both ends.

- Use ground plane or ground mesh techniques in the load board and the handler interface if possible. A true ground plane permits the use "strip" transmission lines which not only minimize cross-talk, but also reduce ground noise.

Though expensive, ground plane techniques offer the test engineer a consistent reference voltage which can be used to identify and segregate the various components and sources of noise.



$L_L$ , the interconnect inductance and  $C_{COMPARATOR}$  form a series resonant tank circuit which can cause time measurement errors.

Figure 9. Resonance of the Outputs

## Conclusion

Advanced Micro Devices has invested significantly in the development of advanced, high-performance bipolar memory technologies and products. As the preceding discussion demonstrates, the memory tester presents a very different environment to the memory device than does the system. The

additional constraints placed on the tester virtually guarantee that devices which function in this "worst case" environment will perform satisfactorily in the system. However, this worst case environment may also selectively reject the best performing devices; i.e., those with the fastest access times and best drive characteristics. This occurs because high-per-

mance devices magnify the problems found in the tester environment. The information presented here should aid the component engineer in recognizing and resolving these special test environment problems. Attention to these details will

reward the bipolar memory user by assuring acceptance of the best and broadest range of bipolar memories currently available.



## ADVANCED MICRO DEVICES BIPOLAR PROMS

This report describes the technology used to manufacture AMD's family of Bipolar PROMs. This includes Standard PROMs from the 256 bit through the 128K level, Registered PROMs, and AMD's newest family — Diagnostic PROMs with Serial Shadow Register. Included is a discussion of the wafer fabrication in which an advanced, highly reliable platinum silicide fuse is utilized. A description of the major circuit elements and their testing is discussed as well as reliability testing and results.


AMD's families of Bipolar PROMs are manufactured in two highly advanced wafer fabrication areas located in San Antonio, Texas. One area manufactures PROMs on 5 inch diameter wafers which is very advanced for the industry. The other area is the world's first 6 inch bipolar wafer line. These two wafer fabrication areas will provide for the growing demand for Bipolar PROMs at very competitive costs for many years. In fact, AMD's commitment is to continue to be the leading supplier of Bipolar PROMs in both technology and service. Two distinct wafer fabrication processes are used — IMOX II and IMOX III. IMOX II is an advanced junction isolated process utilizing walled emitter transistors for very high speed circuits. Most circuits currently in production use the IMOX II process and it provides extremely high performance circuits with good yields. The IMOX III or "Slot" process utilizes a very narrow and deep silicon etch to create a slot in the silicon to isolate active component areas. This is the most advanced bipolar process available and will provide density and performance advantages unmatched by any other semiconductor technology available today or in the near future. Depending on density and performance requirements, most new Bipolar PROM products will be designed using the IMOX III process. The circuit design concepts are similar on each of the PROM products with the result that the products can be programmed using the same hardware. Only the socket adaptor required for

the PROM configuration and pin count is different. The same programming algorithm is used for all devices. The programming algorithm is also chosen to minimize programming time. The PROMs utilize a platinum Schottky diode structure with barrier metal. Dual layer metal is employed to maximize speed and minimize chip area. This applies to both the IMOX II and IMOX III process. All Advanced Micro Devices' circuits are screened to MIL-STD-883, Method 5004 class B or better, with burn-in as an option. Nearly all PROM products are on AMD's APL (approved product list) which means they meet all standard military requirements including package dimensions. AMD has also announced a new quality program called INTERNATIONAL STANDARD 500. While it is the objective to build quality into all PROM products toward an objective of zero defects, INT-STD-500 guarantees that lots shipped will not exceed a defect level of 500 parts per million.

### The Process Technology

#### The IMOX™ II Process

THE IMOX II process is the next evolutionary step beyond the conventional bipolar Schottky process. This process utilizes platinum silicide fuses, ion implanted bases and emitters, oxide walled emitter structures, and dual layer metal. Platinum silicide continues to be the fuse material for several reasons. First, it has been demonstrated to be an extremely reliable fuse material. It does not exhibit the growback phenomenon common to nichrome technologies; it is not moisture sensitive in freeze-out tests; it is less fragile than nichrome and it does not have mass transport problems associated with moderate current densities. Second, the manufacturing process is easily controlled with regard to reliability factors and fusing currents. Third, the fuses are quite easy to form during the manufacturing process without a substantial number of additional processing steps.



DF006080

Figure 1  
IMOX-II TECHNOLOGY


\*IMOX is a trademark of Advanced Micro Devices, Inc.

Figure 1 is a cross section of an IMOX II transistor. A heavily doped buried layer diffusion is first performed to allow for the fabrication of NPN transistors with low saturation resistances. A thin epitaxial layer is grown. The isolation and base regions are effectively self-aligned using a composite masking approach. The combined use of localized oxidations and ion implanting result in a transistor structure where the vertical side of the emitter is walled by oxide and does not come in contact with the base. This feature greatly reduces the emitter base capacitance and significantly improves the switching speed of the transistor. A short series of steps results in the definition of polycrystalline silicon in the shape of the fuse.

Following the formation of the emitter, platinum is sputtered over the entire wafer. Since all contacts, Schottkies, and fuses are exposed at this point, an alloying operation allows platinum silicide to form. The residual platinum is etched off the wafer leaving the silicide contacts, Schottkies, and fuses. After this step, the semiconductor elements of the circuit have been completely formed, and all that remains is the interconnect metalization. To form the interconnects, aluminum is used as

the primary conducting element. Aluminum has a very strong affinity for silicon, including that in platinum silicide. To retain the advantages of the very stable platinum silicide Schottky devices, it is necessary to sputter an inactive metal — tungsten — with a small amount of titanium as a bonding agent over the surface of the wafers to serve as a barrier to the diffusion or microalloying of the aluminum. Aluminum is now evaporated over the surface of the wafers and the aluminum interconnections are defined. Figure 3 shows the structure of the metal layer.

To complete the dual layer metalization structure, silicon dioxide is deposited on the wafer and etched with interlayer metal connect openings (vias). A second layer of aluminum is then placed on top of the dielectric. This layer has a thickness greater than the first one and is especially suited for power busses and output lines. To complete the circuit, a layer of nitride is deposited over the top of the wafers and etched at the appropriate locations to allow for bonding pads (see figure 2).



RF000090

**Figure 2**  
**2-Layer Metallization Structure**

### The IMOX™ III (Slot) Process

Figure 3 shows a cross section of the IMOX III process. This process will be used on most new and advanced bipolar PROM products. It will provide performance and manufacturing advantages unmatched by any other semiconductor technology. The method of isolating active component areas is what makes this process different from the IMOX II process previously discussed. A reactive ion etch creates deep vertical slots in the silicon surface. These slots extend through the epi region into the substrate. A P+ channel stopping implant is placed at the bottom of the slot. An oxide is thermally grown

and the slot is filled with insulating polysilicon. The surface is then planarized to provide superior metal step coverage. The remaining processing steps are very similar to the IMOX II process. This technique of isolation reduces substantially the collector to isolation spacing compared to conventional junction isolation techniques. The result is a much smaller chip size for a given memory size and greatly improved switching speeds. The lateral platinum silicide fuse design is retained because of its proven reliability and ease of manufacturing.




Figure 3  
IMOX™ III (SLOT) TECHNOLOGY

DF006070

### PROGRAMMABLE READ-ONLY MEMORY CIRCUITRY

Advanced Micro Devices' bipolar PROM designs have the general configuration shown in Figure 4. Although the figure is

for that of the Am27S20, the circuit techniques are the same for the entire generic family of PROMs.




Figure 4. PROM Circuitry Block Diagram

RF000011



## Input, Memory & Output Circuitry

Two groups of input buffers and decoders called "X" and "Y" are used to drive word lines and columns respectively. The X-decode addresses ( $A_3 - A_7$ ) have Schottky clamp diode protected, PNP inputs for minimum loading. (Figure 5). The X-input buffers ( $A_3 - A_7$ ) provide A and  $\bar{A}$  outputs to a Schottky decode matrix which selects one of 64 word drivers. The word line drivers are very fast high current, high voltage, non-saturating buffers providing voltage pull down to the selected word line.

The Y-decode address buffers ( $A_0 - A_2$ ) are also Schottky diode clamped, PNP inputs driving a Schottky diode matrix. However, this diode matrix selects one of eight columns on each of the four output bits. The selected column line drives the sense amplifier input to a high level in the case of a blown fuse, or current is shunted through an unblown fuse through the selected word driver to ground resulting in a "low" input to the sense amplifier.

The sense amplifier is a proprietary fast level shifter-inverter with temperature and voltage threshold sensitivities compensated for the driving circuitry. Each of the four sense amplifiers in this circuit provides active drive to an output buffer.

Each output buffer also contains a disable input, which is driven from the chip-enable buffer. The chip-enable buffer input is a Schottky diode clamped PNP buffered design with an active pull up and pull down to drive the output buffer. Additionally, the chip-enable gate contains circuitry to provide fuse control as described below.

## Fusing Circuitry

Platinum silicide fuses as implemented in Advanced Micro Devices' PROMs have extremely high fuse current to sense current ratios. Sensing normally requires that only a few hundred microamps flow through the fuse, whereas absolute minimum requirements for opening the fuse are approximately 100 times that amount. This provides a significant safety margin for transient protection and long-term reliability.




Figure 5. Input Buffer Schematic

High-yield fusing of platinum silicide fuses requires that a substantial current be delivered to each fuse. This current is sourced from the output terminals through darlington's which can drive the column lines when enabled. These darlington's are driven directly from the output and are selected by the Y-decode column select circuitry. Current during fusing flows from the output through the darlington directly to the fuse through the selected array Schottky and finally through the row-driver output transistor to ground. This path is designed for a very large fusing current safety margin.

The control circuitry works as follows: After  $V_{CC}$  is applied, the appropriate address is selected and the  $\bar{G}$  input is taken to a logic high, the programmer applies 20 volts to the bit output to be programmed. The application of the 20 volts simultaneously deselected the output buffer to prevent destructive current flow, and powers down internal circuitry unneeded during fusing to minimize chip heating.

It also enables the darlington base drive circuitry, makes power available to the darlington from the output and enables the fusing control circuitry. At this point, the PROM is ready for the control line at the chip-enable pin to release the selected row driver to allow current flow through the fuse. This technique is particularly advantageous because the control signal does not supply the large fusing currents. They are supplied through the darlington from the output power supply. Some care must be taken to avoid excessive line inductance on the output line. Reasonable and normal amounts of care will reward the user with high-programming yields.

### Special Test Circuitry

All Advanced Micro Devices PROMs include high-threshold voltage gates paralleling several address lines to allow the selection of special test words and the deselection of the columns to allow for more complete testing of the devices. Additionally, special test pads accessible prior to assembly allow for testing of some key attributes of the devices. The function of these special circuits will be described in more detail in the section, "Testing", later in this report.

There are several advantages to this technique. First, the two high current power sources,  $V_{CC}$  and the voltage applied to the output do not have critical timing requirements. The low current chip select pin gates the fusing current into the circuit. Since it is generally desirable to gate the fusing current into the chip at relatively fast rates, the use of the chip select for this purpose avoids the speed trade-off which would exist


using the output voltage as the control. The output voltage must not be raised too quickly to avoid breakdown and latchback conditions which might occur with sub-microsecond rise times on the output.

The second major advantage of this technique is that in the event that the fuse does not open during the first attempt to blow it, a near DC condition may be safely applied to it with no danger of developing a reliability problem such as that which occurs with nichrome fuses. This will be discussed in more detail later. The algorithm can therefore be designed first to minimize the time required to program the PROM, i.e. with a fast first pulse, and second, to maximize the probability that any circuit will program. Most PROMs do, of course, fuse satisfactorily with all short pulses. However, it is impossible for any manufacturer to guarantee absolutely that all fuses in all circuits receive 100 percent of the rated fusing current during programming.


Circuit defects which may be resistant to pre-programming testing prevent such a guarantee. It is, therefore, quite important to have a fuse material insensitive to marginal conditions. Even the application of single, short pulses does not guarantee that no fuse received marginal amounts of current during fusing. The silicide fuse provides this safety margin and allows the programmer to maximize the possibility of fusing by applying near DC condition to the fuses.

### Fuse Characteristics

When a fast (less than 500ns rise time) current pulse is applied to a fuse, the fuse voltage rises abruptly to a value approaching the level anticipated from calculations of the room temperature resistance. However, it quickly falls to a value of approximately two volts. This value is nearly independent of the applied current. During this period of time, typically, the fuse is molten. Very abruptly, the fuse current drops to zero indicating the separation of the platinum silicide into two distinct sections. Scanning Electron Microscope photographs of the resulting fuses (see Figure 6) indicate that the typical case is a sharp, clean separation in excess of a micron. This separation occurs in the center of the fuse because the bow-tie structure (see Figure 7) concentrates the energy density in the center away from the aluminum lines. The energy density in the center of the fuse is capable of creating temperatures substantially greater than required to melt the silicide. The very abrupt, high power applied to the fuse melts the fuse center and results in a wicking of material on either side due to surface tension.



Unprogrammed Fuse



Programmed Fuse

Figure 6.

## FINAL TESTING OF ADVANCED MICRO DEVICES' MEMORIES

### Wafer Level Tests

In addition to all the standard DC tests, Advanced Micro Devices performs a series of special tests to conform to the screening of criteria of MIL-STD-883, Method 5004 3.3 and the 0.05% AQL INT-STD-500. Also, AMD performs special tests to increase the confidence level of unique address selection and to demonstrate fusing capability on all columns and word drivers. To accomplish this, diodes are connected from the column lines and the word lines to special test pads which are accessible only during wafer probing. (See Figure 4). Using these diodes, Advanced Micro Devices confirms that each word driver is capable of sinking sufficient current to blow fuses, has appropriate saturation characteristics for AC performance, and has sufficient voltage breakdown to withstand fusing voltages. In addition, using special software, a sequence of tests dramatically increases the confidence of unique address selection on the address decoding. All darlington's are checked to confirm that sufficient current drive is available to blow fuses from any column. Schottky diode array leakage is also checked to affirm that it is sufficiently low so as not to overload the pull down circuitry during the high-voltage application of fusing. Finally, high voltages are applied to the inputs and outputs to remove potentially weak devices before the PROM's are assembled.

### Test Fusing

Each PROM has two additional word drivers connected to special test fuses. These test words are valuable in demonstrating beyond reasonable doubt that the device is capable of opening fuses in all columns. They also increase the confidence level in unique addressing. Furthermore, the test words

serve as correlatable measures of the access times that the user can expect from his devices after he has placed his own program in the memory. These test words are not visible to the user unless he applies special voltages to certain address pins. Figure 8 is a diagram of this input circuit. One hundred percent of the PROM devices shipped from Advanced Micro Devices have had AC testing for access and enable times at high-and low-power supply voltages to affirm their AC characteristics.

The result of this extensive testing at both the wafer and finished device level is a product with very high-programming yields and virtually guaranteed AC performance after the user places his program in the parts. Additionally, the high voltage tests provide an additional level of confidence that the oxide and junction integrity is excellent in each circuit and that the devices will be relatively insensitive to small transients common to programming equipment.




Figure 8. Special Input Circuit Used for Array Deselection and Test Word Check.

## Reliability Testing

All new AMD products must pass strict reliability requirements prior to production release. Following qualification, the long term reliability of AMD's products is routinely assessed in AMD's Reliability Monitor Program (AMD 15-015). The monitor program in effect ensures monthly requalification of product to

AMD's reliability standards & goals. Product is tested by generic groupings, all key elements of the qualification test matrix are repeated monthly, and performance to standards is reviewed by the Executive Quality Board For Bipolar PROMs, over fifty billion fuse hours have been completed with no fuse related failures.

### RELIABILITY MONITOR PROGRAM FOR DEVICES IN MOLDED PACKAGES

TEST	CONDITIONS	TEST METHOD	SAMPLE SIZE	TARGET MAX FAIL RATE	ALERT LEVEL FAIL RATE
1. Infant Mortality	160 hours at 125°C or 85°C ambient (Tj < 150°C nominal) Initial and end-point electrical-QA tape	06-108	300	0.15% @ 85°C 0.20% @ 125°C	0.4% @ 85°C 0.6% @ 125°C
2. Operating Life	1000 hrs (1160 total) @ 125°C or 85°C ambient (Tj < 150°C, nominal) Initial & end-point Electrical - QA tape	06-108	120	0.2%/1k hr at 85°C 0.3%/1k hr at 125°C	1.0%/1k hr at 85°C 1.0%/1k hr at 125°C
3. Long Term Life	5,000 hrs cum @ 125°C or 85°C (Tj < 150°C, nominal) Selected from Test 2 above. Test Tape Interim point at 2k hours	06-108	120	0.2%/1k hr at 85°C 0.3%/1k hr at 125°C	1.0%/1k hr at 85°C 1.0%/1k hr at 125°C
4. Temperature and Humidity	85°C/85% RH/low power bias, 500 hours and  1000 hrs  Initial, Intermin and end-point electrical QA tape	06-119	50	0.5% at 500 hrs 1.0% at 1000 hrs	2% at 500 hrs 4.0% at 1000 hrs
5. Temperature Cycle	A. 1000 cycles: -65°C to 150°C, 30 minutes/ cycle. High temperature (75°C min) Functional End-point Electrical Test	06-109	50	1.3%	4.0%
6. Pressure Cooker	121°C 15psi, 160 hours, unbiased. Initial end-point electrical	06-120	50	1.0	4.0%

**RELIABILITY MONITOR PROGRAM FOR DEVICES IN HERMETIC PACKAGES**

TEST	CONDITIONS	TEST METHOD	SAMPLE SIZE	TARGET MAX FAIL RATE	ALERT LEVEL FAIL RATE
1. Infant Mortality	160 hours at 125°C ambient Initial and end-point electrical test - QA tape	06 - 108	300	0.2%	0.4%
2. Operating Life	1000 hrs (1160 total) at 125°C ambient Initial and end-point electrical test - QA tape	06 - 108	120	0.2%/1k hr	1.0%/1k hr
3. Long Term Life	5,000 hrs cum, Selected Test 2 groups, same conditions and test tapes Interim point at 2k hours	06 - 108	120	0.2%/1k hr	1.0%/1k hr
4. Temperature Cycle	1000 cycles, (-65° to 150°C), 30 min/cycle end-point-hermeticity and electrical test QA tape	06 - 109	50	0.7%	2%
5. 150°C Operating Life	1000 hours at 150°C ambient Initial and end-point electrical - QA tape	06 - 108	50	0.6%/1k hr	3.0%/1k hr

# Bipolar PROMs as Programmable Logic Products

## Selection Guide

PART NUMBER	INPUTS	OUTPUTS	PRODUCT TERMS	REGISTERED OUTPUTS	$t_{PD}/I_{CC}$ $t_{SU}/t_{CP-Q}/I_{CC}$ COM'L (MAX)
Am27S19A	5	8	32		25ns/115mA
Am27S19SA	5	8	32		15ns/115mA
Am27S21A	8	4	256		30ns/130mA
Am27S13A	9	4	512		30ns/130mA
Am27S29A	9	8	512		35ns/160mA
Am27S25A	9	8	512	8	30ns/20ns/185mA
Am27S25SA	9	8	512	8	25ns/12ns/185mA
Am27S33A	10	4	1024		35ns/140mA
Am27S65*	10	4	1024	4	30ns/15ns/165mA
Am27S65A*	10	4	1024	4	23ns/10ns/165mA
Am27S281A	10	8	1024		35ns/185mA
Am27S35A	10	8	1024	8	35ns/20ns/185mA
Am27S37A	10	8	1024	8	35ns/20ns/185mA
Am27S185A	11	4	2048		35ns/150mA
Am27S75*	11	4	2048	4	30ns/15ns/175mA
Am27S75A*	11	4	2048	4	25ns/12ns/175mA
Am27S291A	11	8	2048		35ns/185mA
Am27LS291	11	8	2048		30ns/90mA
Am27S291SA	11	8	2048		20ns/185mA
Am27S45A	11	8	1024	8	40ns/20ns/185mA
Am27S45SA	11	8	1024	8	25ns/10ns/185mA
Am27S47A	11	8	1024	8	40ns/20ns/185mA
Am27S47SA	11	8	1024	8	25ns/10ns/185mA
Am27S41A	12	4	4096		35ns/185mA
Am27S85*	12	4	4096	4	35ns/15ns/185mA
Am27S85A*	12	4	4096	4	27ns/12ns/185mA

\*These devices contain SSR™ on chip diagnostics

## GENERIC PROGRAMMING INFORMATION

Advanced Micro Devices Bipolar PROMs are members of a generic series incorporating common programming procedures. All parts in this series are produced with a fusible link at each memory location storing a logic LOW and can be selectively programmed to a logic HIGH by applying appropriate voltages to the circuit.

All parts are fabricated with AMD's fast programming highly reliable platinum-silicide fuse technology. Utilizing an easily implemented programming algorithm, these products can be rapidly programmed to any customized pattern. Extra test words are pre-programmed during manufacturing to insure extremely high field programming yields and produce excellent parametric correlation.

Platinum-silicide was selected as the fuse link material to achieve a well-controlled melt rate resulting in large non-conductive gaps that ensure very stable long term high reliability. Extensive operating testing has proven that this low-field, large gap technology offers the best reliability for fusible link PROMs.

High-yield fusing of the platinum-silicide fuses require that a substantial current be delivered to the decoded and selected fuse. The fusing current path has been designed to provide a large fusing current safety margin. This, however, generates large current transients at the time the fuse enable input goes to  $V_{IH}$ , and a proportional current decrease at the time the fuse opens. The magnitude of this current change may be between 50 and 150 mA with rise and fall times of 2 - 10 ns. Some care must be taken to avoid excessive line inductance in the output lines of the device ( $V_{CCO}$  for ECL devices) as well as the ground line to the device in order to maximize fusing yields.

The PROMs may become hot during programming due to the large currents being passed. Programming cycles should not be continuously applied to one device for more than 5 seconds to avoid heat damage. If this programming time is exceeded, all power to the chip, including  $V_{CC}$ , should be removed for a period of 5 seconds after which programming may be resumed.

### PROM Programming Equipment Guide\*

Advanced Micro Devices has an ongoing program of evaluation and qualification of PROM programming equipment from various hardware manufacturers. Qualification by AMD implies that the equipment has been evaluated for proper implementation of the programming algorithm presented at the device socket pins. Programming yield analysis on a limited sample size is also evaluated to meet expected, results of AMD.

Manufacturers listed below have been qualified on the particular equipment listed only. Not all manufacturers have implemented AMD's complete product line. Please contact your local AMD sales representative for up-to-date information regarding manufacturers implementation status.

<p>DATA I/O 10525 Willows Road N.E. Redmond, Wa. 98052 (206) 881-6444</p>	<p>Systems 19, 29, &amp; 100 Model 22</p>	<p>UniPak II UniPak II UniPak IIB</p>
<p>Digilec, Inc. 1602 Lawrence Avenue Ocean, N.J. 07712 (201) 493-2420</p>	<p>Model UPP-803</p>	<p>FAM-12</p>
<p>Kontron Electronics 630 Price Avenue Redwood City, Ca. 94063 (415) 361-1012</p>	<p>Model EPP-80 Model MPP-80S</p>	<p>MOD 14</p>
<p>Oliver Advanced Engineering 320 W. Arden, Suite 220. Glendale, Ca. 91203 (818) 240-0080</p>	<p>OMNI 64</p>	
<p>Stag Systems, Inc. 528-5 Weddell Drive Sunnyvale, Ca. 94086 (408) 745-1991</p>	<p>Model PPX Model PP17</p>	<p>PM 2000</p>
<p>Valley Data Sciences, Inc. 2426 Charleston Road Mt. View, Ca. 94043 (415) 968-2900</p>	<p>Series 160</p>	

Software support for PROMs as programmable logic products is available from the following companies, please contact the indicated company for the status of their particular product:

Assisted Technology, Inc. (CUPL)  
2381 Zanker Road, Suite 150  
San Jose, Ca. 9513  
(408) 942-8787

DATA I/O (ABEL) (PROMLINK)  
10525 Willows Road N.E.  
Redmond, Wa. 98052  
(206) 881-6444

Publication #	Rev.	Amendment
05065	B	/0
Issue Date: May 1986		

## TTL PROM Programming Procedure

### Fusing Technique

Advanced Micro Devices' PROM circuits have been designed to use a programming algorithm which minimizes the requirements on the programmer yet allows the circuit to fuse the platinum silicide links quickly and reliably. Specifically, the following sequence of events must take place:

1.  $V_{CC}$  power is applied to the chip;
2. The appropriate address is selected;
3. The chip is deselected;
4. The programming voltage is applied to one output;
5. The fuse enable voltage is raised to enable a high-threshold voltage gate. This action gates the current flow through the proper fuse resulting in an open fuse in a few microseconds;
6. The output voltage is lowered (the programming voltage removed);
7. The device is enabled and the bit sensed to verify that the fuse has blown. In the unusual event that the fuse does not verify as blown, a sequence of much longer pulses is applied to the fuse at a high duty cycle until the fuse verifies as open;

8. The sequence of 2 through 7 must be repeated for each fuse which must be opened.
9. At the conclusion of programming, the device should be verified for correct data at all addresses with two (2)  $V_{CC}$  supply voltages ( $V_{CC} = 5.7\text{ V}$  &  $V_{CC} = 4.4\text{ V}$ ).

### NOTES ON PROGRAMMING


1. All delays between edges are specified from the completion of the first edge to the beginning of the second edge, not the midpoints.
2. Delays  $t_1$  through  $t_6$  must be greater than 100 ns; maximum delays of  $1.5\ \mu\text{S}$  are recommended to minimize heating during programming.
3. During  $t_v$ , the output being programmed is switched to the load R and read to determine if additional programming pulses are required.
4. Outputs not being programmed are connected to  $V_{ONP}$  through resistor R which provides output current limiting.
5. All output enable pins, except the output enable used as the Fusing Enable Input, should be held at  $V_{ILP}$  for  $\overline{G}_n$  inputs and  $V_{IHP}$  for  $G_n$  inputs.

### PROGRAMMING PARAMETERS $T_A = 25^\circ\text{C}$

Parameter Symbol	Parameter Description	Min.	Typ.	Max.	Units
$V_{IHH}$	Control Pin Extra High Level @ 10–40 mA	14.5	15	15.5	Volts
$V_{FE}$	Fusing Enable Voltage @ 10–40 mA	14.5	15	15.5	Volts
$V_{OP}$	Program Voltage @ 15–200 mA	19.5	20	20.5	Volts
$V_{IHP}$	Input High Level During Programming and Verify	2.4	5	5.5	Volts
$V_{ILP}$	Input Low Level During Programming and Verify	0.0	0.3	0.5	Volts
$V_{CCP}$	$V_{CC}$ During Programming @ $I_{CC} = 50\text{--}200\text{ mA}$	5	5.2	5.5	Volts
$dV_{OP}/dt$	Rate of Output Voltage Change	20		250	$\text{V}/\mu\text{s}$
$dV_{FE}/dt$	Rate of Fusing Enable Voltage Change	20		1000	$\text{V}/\mu\text{s}$
$t_p$	Fusing Time First Attempt	10	50	100	$\mu\text{s}$
	Fusing Time Subsequent Attempts	1	5	10	ms
$t_1 - t_6$	Delays Between Various Level Changes	100		1500	ns
$t_v$	Period During which Output is Sensed for $V_{Blown}$ Level		500		ns
$V_{ONP}$	Pull-Up Voltage On Outputs Not Being Programmed	$V_{CCP} - 0.3$	$V_{CCP}$	$V_{CCP} + 0.3$	Volts
R	Pull-Up Resistor On Outputs Not Being Programmed	0.2	2	5.1	$\text{K}\Omega$




## PROGRAMMING WAVEFORMS



WF022020

## PROGRAMMING 4 Bit WIDE TTL PROMs




TC003780

**SIMPLIFIED PROGRAMMING DIAGRAM**

Part Number	Fuse Enable Pin
Am27S20/21	$\overline{G_1}$
Am27S12/13	$\overline{G}$
Am27S32/33	$\overline{G_1}$
Am27S184/185	$\overline{G}$
Am27S40/41	$\overline{G_1}$

## PROGRAMMING 8 Bit WIDE TTL PROMs



TC003790

**SIMPLIFIED PROGRAMMING DIAGRAM**

Part Number	Fuse Enable Pin
Am27S15	$\overline{G_1}$
Am27S18/19	$\overline{G}$
Am27S28/29	$\overline{G}$
Am27S280/281	$\overline{G_1}$
Am27S290/291	$\overline{G_1}$
Am27S31	$\overline{G_1}$
Am27S180/181	$\overline{G_1}$
Am27S190/191	$\overline{G_1}$
Am27S43	$\overline{G_1}$
Am27S49	$\overline{G_1}$
Am27S51	$\overline{G_1}$

## PROGRAMMING 4 - WIDE REGISTERED PROMS

The 4-bit wide Registered PROMs are programmed according to the generic TTL programming algorithm. This algorithm specifies a clock at the beginning of the programming cycle to establish output data states & enable register state. A second clock occurs prior to verification to bring programmed data to the outputs. The fuse enable input is the MODE (M) input. The DK input and all enable inputs ( $\bar{G}$  &  $\bar{G}/\bar{G}\bar{S}$ ) should be held at a logic LOW throughout programming and verification. On the Am27S95 the  $G_2$  input should be held at a logic HIGH.

In addition to the programmable fusible link array these devices contain two (2) architecture fuses to program the Enable and the Initialize input functionality. Special verification circuitry within the device will permit the architecture word to be presented at the outputs for programming verification. This verification circuitry is enabled by holding the SD input at  $V_{IH}$  throughout programming and verification. The two-bit architecture word will then program the functionality of the respective inputs according to Table 1.

**Table 1**

Architecture Data Word (Hex)	Am27S65, Am27S75, and Am27S95 Input Function		Am27S85 Input Function
	$\bar{G}/\bar{G}\bar{S}$ Input	$\bar{I}/\bar{I}\bar{S}$ Input	$\bar{G}/\bar{G}\bar{S}/\bar{I}/\bar{I}\bar{S}$ Input
0	Asynchronous Enable ( $\bar{G}$ )	Asynchronous Initialize ( $\bar{I}$ )	Asynchronous Enable ( $\bar{G}$ )
4	Asynchronous Enable ( $\bar{G}$ )	Synchronous Initialize ( $\bar{I}\bar{S}$ )	Asynchronous Initialize ( $\bar{I}$ )
8	Synchronous Enable ( $\bar{G}\bar{S}$ )	Asynchronous Initialize ( $\bar{I}$ )	Synchronous Enable ( $\bar{G}\bar{S}$ )
C	Synchronous Enable ( $\bar{G}\bar{S}$ )	Synchronous Initialize ( $\bar{I}\bar{S}$ )	Synchronous Initialize ( $\bar{I}\bar{S}$ )

These Registered PROMs all have an additional 4-bit word which may be programmed to provide any arbitrary microinstruction for system initialization. The unprogrammed state of this word will initialize the data registers with all outputs LOW.

These parts use the initialize ( $\bar{I}/\bar{I}\bar{S}$ ) pin as a select control between the array and the architecture & initialize words. Initialize ( $\bar{I}/\bar{I}\bar{S}$ ) HIGH enables the array for programming and disables the architecture & initialize words. Initialize ( $\bar{I}/\bar{I}\bar{S}$ )


LOW enables the architecture & initialize words for programming and disables the array.

An easy implementation for programming the architecture & initialize words would be to invert the next higher address input ( $A_n + 1$ ) from the PROM programmer and apply this signal to the initialize ( $\bar{I}/\bar{I}\bar{S}$ ) input pin. The array, architecture, and initialize words could then be programmed over a continuous address field according to Table 2.

**Table 2**

Device	$\bar{I}/\bar{I}\bar{S}$ Pin	Array Programming Address Field (Hex)	Architecture Word Address (Hex)	Initialize Word Address (Hex)
Am27S65	$\bar{A}_{10}$	000 thru 3FF	400	401
Am27S75	$\bar{A}_{11}$	000 thru 7FF	800	801
Am27S85	$\bar{A}_{12}$	0000 thru 0FFF	1000	1001
Am27S95	$\bar{A}_{13}$	0000 thru 1FFF	2000	2001

## PROGRAMMING 4 Bit WIDE Registered PROMs



TC003740

**SIMPLIFIED PROGRAMMING DIAGRAM**

Part Number	Fuse Enable Pin
Am27S65	(M) MODE
Am27S75	(M) MODE
Am27S85	(M) MODE
Am27S95	(M) MODE

## PROGRAMMING 8 - WIDE REGISTERED PROMs

The 8-bit wide registered PROMs, with the exception of the Am27S55, are programmed according to the generic TTL programming algorithm. This algorithm specifies a clock at the beginning of the programming cycle to establish output data states & enable register state. A second clock occurs prior to verification to bring programmed data to the outputs. The fuse enable input is the asynchronous enable ( $\bar{G}$ ) input. The synchronous enable input ( $\bar{G}\bar{S}$ ) on all parts is held at a logic LOW.

The Am27S35, Am27S37, Am27S45, & Am27S47 all have an additional 8-bit word which may be programmed to provide any arbitrary microinstruction for system initialization. The

unprogrammed state of this word will initialize the data registers with all outputs LOW.


These parts use the initialize ( $\bar{I}/\bar{I}\bar{S}$ ) pin as a select control between the array and the initialize word. Initialize ( $\bar{I}/\bar{I}\bar{S}$ ) HIGH enables the array for programming and disables the initialize word. Initialize ( $\bar{I}/\bar{I}\bar{S}$ ) LOW enables the initialize word for programming and disables the array.

An easy implementation for programming the initialize word would be to invert the next higher address input, ( $A_n + 1$ ) from the PROM programmer and apply this signal to the initialize ( $\bar{I}/\bar{I}\bar{S}$ ) input. The array and initialize word could then be programmed over a continuous address field according to Table 1.

**TABLE 1**

Device	$\bar{I}/\bar{I}\bar{S}$	Array Programming Address Field (Hex)	Initialize Word Address (Hex)	$\bar{G}/\bar{G}\bar{S}$ Word Address (Hex)
Am27S35- Am27S37	$\bar{A}_{10}$	000 thru 3FF	400	N/A
Am27S45- Am27S47	$\bar{A}_{11}$	000 thru 7FF	800	801

## PROGRAMMING 8 Bit WIDE Registered PROMs



TC003770

**SIMPLIFIED PROGRAMMING DIAGRAM**

Part Number	Fuse Enable Pin
Am27S27	$\overline{G}$
Am27S25	$\overline{G}$
Am27S35	$\overline{G}$
Am27S45	$\overline{G}/\overline{GS}$

### PROGRAMMING the Am27S55 8 - WIDE REGISTERED PROM

The Am27S55 is programmed according to a modified TTL programming algorithm. This algorithm specifies a clock at the beginning of the programming cycle which transitions between a TTL LOW level and  $V_{IH}$  to establish output data states & enable register state. A second clock, at normal TTL levels, occurs prior to verification to bring programmed data to the outputs. The fuse enable input is the multifunctional ( $\overline{G}/\overline{GS}/\overline{I}/\overline{IS}$ ) input.

In addition to the programmable fusible link array this device contains two (2) architecture fuses to program the  $\overline{Enable}$  or the  $\overline{Initialize}$  input functionality. Special verification circuitry within the device will permit the architecture word to be presented at the outputs for programming verification. This verification circuitry is enabled by holding the  $A_1$  input at  $V_{IH}$  throughout programming and verification of the architecture & initialize fuses. The two-bit architecture word will then program the functionality of the  $\overline{G}/\overline{GS}/\overline{I}/\overline{IS}$  pin to one of the input functions according to Table 1.

Table 1

Architecture Data Word (Hex)	Input Function
	$\overline{G}/\overline{GS}/\overline{I}/\overline{IS}$ Input
00	Asynchronous $\overline{Enable}$ ( $\overline{G}$ )
01	Synchronous $\overline{Enable}$ ( $\overline{GS}$ )
02	Asynchronous $\overline{Initialize}$ ( $\overline{I}$ )
03	Synchronous $\overline{Initialize}$ ( $\overline{IS}$ )

This product has an additional 8-bit word which may be programmed to provide any arbitrary microinstruction for system initialization. The unprogrammed state of this word will initialize the data registers with all outputs LOW.

This part uses the address input ( $A_1$ ) as a select control between the array and the architecture & initialize words.  $A_1$  at either a TTL LOW or HIGH enables the array for programming and disables the architecture & initialize words.  $A_1$  when taken


to a  $V_{IH}$  level enables the architecture & initialize words for programming and disables the array.

An easy implementation for programming the architecture & initialize words would be to have the next higher address input ( $A_n + 1$ ).  $A_{12}$  in this case, from the PROM programmer used to enable a  $V_{IH}$  HIGH level for the  $A_1$  input pin. The array, architecture, and initialize words could then be programmed over a continuous address field according to Table 2.

Table 2

Device	$A_1$ ( $V_{IH}$ ) Enable Control Pin	Array Programming Address Field (Hex)	Architecture Word Address (Hex)	Initialize Word Address (Hex)
Am27S55	$A_{12}$	0000 thru 0FFF	1000	1001


## PROGRAMMING the Am27S55



Part Number	Fuse Enable Pin
Am27S55	$\bar{G}/\bar{GS}/I/\bar{IS}$

**SIMPLIFIED PROGRAMMING DIAGRAM**

## Am27S55 PROGRAMMING WAVEFORMS



## ECL PROM Programming Procedure

### Fusing Technique

Advanced Micro Devices' PROM circuits have been designed to use a programming algorithm which minimizes the requirements on the programmer yet allows the circuit to fuse the platinum silicide links quickly and reliably. Specifically, the following sequence of events must take place:

1.  $V_{CC}$  power is applied to the chip;
2. The appropriate address is selected;
3. The chip is deselected;
4. The programming voltage is applied to  $V_{CC0}$ ;
5. The output to be programmed is raised to  $V_{FE}$ . This action gates the current flow through the proper fuse resulting in an open fuse in a few microseconds;
6. The programming voltage ( $V_{CP}$ ) is lowered and the fuse enable voltage ( $V_{FE}$ ) is removed from the output.
7. The device is enabled and the bit sensed to verify that the fuse has blown. In the unusual event that the fuse does not

- verify as blown, a sequence of much longer pulses is applied to the fuse at a high duty cycle until the fuse verifies as open;
8. The sequence of 2 through 7 must be repeated for each fuse which must be opened.
9. At the conclusion of programming, the device should be verified for correct data at all addresses with two (2)  $V_{EE}$  supply voltages ( $V_{EE} = -4.2$  V, &  $V_{EE} = -5.7$  V.).


### NOTES ON PROGRAMMING

1. All delays between edges are specified from the completion of the first edge to the beginning of the second edge, i.e., not the midpoints.
2. Delays  $t_1$  through  $t_5$  must be greater than 100 ns; maximum delays of 1.5  $\mu$ s are recommended to minimize heating during programming.
3. During  $t_v$ , the output being programmed is switched to the load R and read to determine if additional programming pulses are required.
4. Outputs not being programmed are connected to  $V_{ONP}$  through resistor R which provides output current limiting.

### PROGRAMMING PARAMETERS $T_A = 25^\circ\text{C}$

Parameter Symbol	Parameter Description	Min.	Typ.	Max.	Units
$V_{FE}$	Fusing Enable Voltage (Applied to Outputs) @ 10 mA	1.60	1.80	2.00	Volts
$V_{CP}$	Program Voltage @ 15 – 200 mA	14.5	15	15.5	Volts
$V_{IHP}$	Input High Level During Programming and Verify	-1.2	-1.0	-0.8	Volts
$V_{ILP}$	Input Low Level During Programming and Verify	-1.85	-1.65	-1.45	Volts
$V_{EEP}$	$V_{EE}$ During Programming @ $I_{EE} = 50 - 400$ mA	-5.4	-5.2	-5.0	Volts
$dV_{OP}/dt$	Rate of Program Voltage Change	20		250	V/ $\mu$ s
$dV_{FE}/dt$	Rate of Fusing Enable Voltage Change	20		1000	V/ $\mu$ s
$t_p$	Fusing Time First Attempt	40	50	100	$\mu$ s
	Fusing Time Subsequent Attempts	4	5	10	ms
$t_1 - t_5$	Delays Between Various Level Changes	100		1500	ns
$t_v$	Period During Which Output is Sensed for $V_{Blown}$ Level		500		ns
$V_{ONP}$	Pull-Down Voltage for Outputs (During Programming)	0.0	0.0	0.0	Volts
	Pull-Down Voltage for Outputs (During Verification)	-2.1	-2.0	-1.8	Volts
R	Pull-Down Resistor On Outputs Not Being Programmed	1.8	2.0	2.2	K $\Omega$

### PROGRAMMING WAVEFORMS



WF022000



# Guide to the Analysis of Programming Problems

Application Note

by

AMD Bipolar Memory Product Engineering

## INTRODUCTION

Advanced Micro Devices' Generic Series of Programmable Read Only Memory (PROM) circuits have been designed to provide extremely high programming yields. Available programming currents are over designed by a factor of four and special circuitry accessible only during testing is incorporated into each product to eliminate ordinarily difficult to detect shorts and opens in the array and decoders. As a result, unique decoding and very large fusing currents are virtually assured to the user. AMD PROMs have test fuses programmed prior to shipment as a further guarantee. The results of such extensive testing and design considerations are programming yields consistently in the 98% to 99.5% range.

Key to the achievement of such yields is a programmer properly calibrated to the AMD specification with good contactors, "clean" electrical wave forms and properly functioning subcircuits. In the event that your programming yields fall below 98%, you should investigate the characteristics of the failed devices to find a prominent failure mode, then use the attached information as a guide to resolving the problem. Simple problems can be very costly if not detected and corrected.

Should you continue to have trouble optimizing your programming yield, contact your AMD representative or local programmer manufacturer representative.

## Guide to the Analysis of Programming Problems

Primary Symptom	Secondary Symptom	Possible Causes
I) Units fail to program all desired bits	A) Binary blocks of missing data	<ol style="list-style-type: none"><li>1) Address driver output which remains continuously low or continuously high.</li><li>2) Address driver with a "low" voltage greater than 0.5V or a "high" voltage less than 2.4V.</li><li>3) Poor, intermittent or no electrical contact to one or more address input pins.</li></ol> <p>Any of the above may result in over programming half the array and not programming the other half.</p>
	B) Random bits of missing data	<ol style="list-style-type: none"><li>1) Address driver with a "low" voltage greater than 0.5V or a "high" voltage less than 2.4V.</li><li>2) Poor electrical contact to address, chip enable and output pins.</li><li>3) Excessive transient noise on V<sub>CC</sub>, output pin (&gt; 20.5V), or ground pins. Check with a high speed storage oscilloscope for peak values during programming. Use transient suppression networks where appropriate.</li><li>4) Programmer does not comply with AMD Programming Specification. (See Programming Parameters.) Examples:<ul style="list-style-type: none"><li>— Output voltage during programming less than 19.5V</li><li>— V<sub>CC</sub> during programming less than 5.0V</li><li>— <math>\bar{G}</math> voltage during programming less than 14.5V</li></ul></li></ol>
C) All data associated with a single output missing	D) No data change	<ol style="list-style-type: none"><li>1) Poor or no electrical contact to that output pin.</li><li>2) Defective current switch in programmer.</li></ol>
		<ol style="list-style-type: none"><li>1) Wrong device or programming socket.</li><li>2) Programmer does not comply with AMD's Programming Specifications. (See Programming Parameters.) Examples:<ul style="list-style-type: none"><li>— Output voltage during programming less than 19.5V</li><li>— V<sub>CC</sub> during programming less than 5.0V</li><li>— <math>\bar{G}</math> voltage during programming less than 14.5V</li></ul></li></ol>



**Primary Symptom****Secondary Symptom****Possible Causes**

II) Over-Programmed Devices

A) One output continuously at a Logic "1"

1) Programmer does not comply with AMD's Programming Specifications. (See Programming Parameters.)

**Examples:**

- Output voltage during programming greater than 20.5V
  - Programmer timing incorrect
- 2) Open outputs can appear to be programmed to Logic "1" with the presence of a pullup resistor even though the device has not actually been programmed.

3) Excessive voltage transients on output lines during programming. Be sure appropriate transient suppression networks are placed on the outputs.

B) All outputs continuously at a Logic "1"

- 1) No  $V_{CC}$  applied to device.
- 2) No ground applied to device.
- 3) Incorrect device type.
- 4) Incorrect programming socket.
- 5) Excessive voltage transients on output lines. Use transient suppression network shown in Figure 1.

**DEFINITIONS****Fuse**

— Conductive Platinum-Silicide link used as a memory element in Advanced Micro Devices' PROM circuits.

**Unprogrammed Bit**

— A conductive fuse.

**Programmed Bit**

— A nonconductive fuse, that is one which has been opened.

**Output Low (Logic "0")**

— An output condition created by an unprogrammed bit.

**Output High (Logic "1")**

— An output condition created by a programmed bit.

**Failure to Program**

— A device failure in which a fuse selected to be opened failed to open during the fusing operation.

**Over Programmed**


— A device failure in which a fuse which was not selected to open nevertheless opened during the fusing operation.

**Address Driver**

— The voltage source which drives an individual address pin in the PROM. This source is part of the programmer and drives the address pin with "0"s (0V to .45V) and "1"s (2.4V to 5.5V) depending on instructions from the programmer control circuitry. There is a separate address driver for every PROM address pin.

**Programmer**

— A system capable of providing the appropriate array of signals to a PROM circuit to cause certain user controlled bits to be programmed (i.e., fuses opened) in the device. As a minimum it consists of a memory containing the pattern to be programmed, control circuitry to sequence the addressing and fusing control pulses, power supplies, and address drivers.

**TRANSIENT SUPPRESSION NETWORK**

AF000250

Notes: 1. Clamp diodes should be connected to each output as close as physically possible to the device pin.

2.  $V_{CC}$  should be decoupled at the device pin using .01 $\mu$ F//.1 $\mu$ F capacitors.

3. AMD recommends that all address pins be decoupled using .001 $\mu$ F capacitors.

## ADVANCED MICRO DEVICES DOMESTIC SALES OFFICES

ALABAMA .....	(205) 882-9122	MASSACHUSETTS .....	(617) 273-3970
ARIZONA,		MINNESOTA .....	(612) 938-0001
Tempe .....	(602) 242-4400	NEW JERSEY .....	(201) 299-0002
Tucson .....	(602) 792-1200	NEW YORK,	
CALIFORNIA,		Liverpool .....	(315) 457-5400
El Segundo .....	(213) 640-3210	Poughkeepsie (IBM only) .....	(914) 471-8180
Newport Beach .....	(714) 752-6262	Woodbury .....	(516) 364-8020
San Diego .....	(619) 560-7030	NORTH CAROLINA .....	(919) 847-8471
Sunnyvale .....	(408) 720-8811	OREGON .....	(503) 245-0080
Woodland Hills .....	(818) 992-4155	OHIO,	
COLORADO .....	(303) 741-2900	Columbus .....	(614) 891-6455
CONNECTICUT .....	(203) 264-7800	PENNSYLVANIA,	
FLORIDA,		Allentown (AT&T only) .....	(215) 398-8006
Altamonte Springs .....	(305) 339-5022	Willow Grove .....	(215) 657-3101
Clearwater .....	(813) 530-9971	PUERTO RICO .....	(809) 764-4524
Ft Lauderdale .....	(305) 484-8600	TEXAS,	
Melbourne .....	(305) 729-0496	Austin .....	(512) 346-7830
GEORGIA .....	(404) 449-7920	Dallas .....	(214) 934-9099
ILLINOIS .....	(312) 773-4422	Houston .....	(713) 785-9001
INDIANA .....	(317) 244-7207	WASHINGTON .....	(206) 455-3600
KANSAS .....	(913) 451-3115	WISCONSIN .....	(414) 782-7748
MARYLAND .....	(301) 796-9310		

## INTERNATIONAL SALES OFFICES

BELGIUM,		HONG KONG,	
Bruxelles .....	TEL: .. (02) 771 99 93	Kowloon .....	TEL: .....
	FAX: .. (02) 762-3716		3-695377
	TLX: .....		1234276
	61028		50426
CANADA, Ontario,		ITALY, Milano .....	TEL: .. (02) 3390541
Kanata .....	TEL: .. (613) 592-0090		FAX: .. (02) 3498000
Willowdale .....	TEL: (416) 224-5193		TLX: .....
	FAX: (416) 224-0056		315286
FRANCE,		JAPAN, Tokyo .....	TEL: .. (03) 345-8241
Paris .....	TEL: (01) 45 60 00 55		FAX: .....
	FAX: (01) 46 86 21 85		3425196
	TLX: .....		J24064AMDTKJO
	202053F	LATIN AMERICA,	
GERMANY,		Ft. Lauderdale .....	TEL: .....
Hannover area .....	TEL: .. (05143) 50 55		(305) 484-8600
	FAX: .. (05143) 55 53		FAX: .. (305) 485-9736
	TLX: .....		5109554261 AMDFTL
	925287	SWEDEN, Stockholm .....	TEL: .. (08) 733 03 50
München .....	TEL: .. (089) 41 14-0		FAX: .. (08) 733 22 85
	FAX: .. (089) 406490		TLX: .....
	TLX: .....		11602
	523883	UNITED KINGDOM,	
Stuttgart .....	TEL: ..	Manchester area .....	TEL: .....
	(0711) 62 33 77		(0925) 828008
	FAX: .. (0711) 625187		FAX: .. (0925) 827693
	TLX: .....	London area .....	TLX: .....
	721882		628524
			(04862) 22121
			FAX: .. (04862) 22179
			TLX: .....
			859103

## NORTH AMERICAN REPRESENTATIVES

CALIFORNIA		NEW MEXICO	
I <sup>2</sup> INC .....	OEM (408) 988-3400	THORSON DESERT STATES .....	(505) 293-8555
	DISTI (408) 496-6868	NEW YORK	
IDAHO		NYCOM, INC .....	(315) 437-8343
INTERMOUNTAIN TECH MKGT .....	(208) 888-6071	OHIO	
INDIANA		Dayton	
SAI MARKETING CORP .....	(317) 241-9276	DOLFUSS ROOT & CO .....	(513) 433-6776
IOWA		Strongsville	
LORENZ SALES .....	(319) 377-4666	DOLFUSS ROOT & CO .....	(216) 238-0300
MICHIGAN		PENNSYLVANIA	
SAI MARKETING CORP .....	(313) 227-1786	DOLFUSS ROOT & CO .....	(412) 221-4420
NEBRASKA		UTAH	
LORENZ SALES .....	(402) 475-4660	R <sup>2</sup> MARKETING .....	(801) 595-0631

Advanced Micro Devices reserves the right to make changes in its product without notice in order to improve design or performance characteristics. The performance characteristics listed in this document are guaranteed by specific tests, guard banding, design and other practices common to the industry. For specific testing details, contact your local AMD sales representative. The company assumes no responsibility for the use of any circuits described herein.



# ADVANCED MICRO DEVICES



To keep you informed of new product developments, we would like to add you to our mailing list. If you are already on our list, please pass this card along to a colleague.

I am interested in receiving Advanced Micro Devices information on a regular basis.

Last Name	Initials	Title
_____	_____	_____
Company	Division	
_____	_____	
Street Address	Mail Stop	
_____	_____	
City	State	Zip
_____	_____	_____

**1. The principle end products manufactured at this location are aimed at the following markets:**

(Check one only)

- 1.1  Industrial/Commercial
- 1.2  Computer/Business Machine
- 1.3  Data Communications
- 1.4  Government/Military/Aerospace
- 1.5  Consumer
- 1.6  Telephony
- 1.7  Other or N/A

**2. My principle job function is:**

(Check one only)

- 2.1  General Management (Non-Engineering)
- 2.2  Engineering Management
- 2.3  Design Engineering
- 2.4  Reliability/Quality Assurance
- 2.5  Manufacturing/Production
- 2.6  Purchasing/Procurement
- 2.7  University
- 2.8  Other \_\_\_\_\_

**Products of interest to me:**

(Check all that apply)

- DD  ISDN
- MM  Modem
- NN  Bipolar RAMs
- OO  Bipolar PROMs
- PP  EPROMs/EEPROMs
- QQ  CMOS/MOS RAMs (Static and Dynamic)
- RR  Bipolar Gate Arrays
- SS  CMOS Gate Arrays/Standard Cells
- II  Bipolar/CMOS PAL® Products
- CC  MOS Microprocessors and Peripherals
- AA  Bipolar Microprocessors and Controllers
- BB  Digital Signal Processing
- EE  Office Automation/Networking
- GG  Interface/Logic/Transceivers
- JJ  Mass Storage
- LL  Display and Graphics

PAL® is a registered trademark of and is used under license from Monolithic Memories, Inc.

**For AMD use only**

Sales Code \_\_\_\_\_

Salesman \_\_\_\_\_



NO POSTAGE  
NECESSARY  
IF MAILED  
IN THE  
UNITED STATES



**BUSINESS REPLY MAIL**  
FIRST CLASS      PERMIT NO. 465      SUNNYVALE, CA

POSTAGE WILL BE PAID BY ADDRESSEE

**ADVANCED MICRO DEVICES, INC.**



P.O. Box 3453  
901 Thompson Place  
Sunnyvale, California 94088





**ADVANCED  
MICRO  
DEVICES, INC.**

901 Thompson Place  
P.O. Box 3453  
Sunnyvale,  
California 94088

(408) 732-2400

TWX: 910-339-9280

TELEX: 34-6306

TOLL FREE

(800) 538-8450