



ExpressROM™ Memory

1989 Data Book

Advanced
Micro
Devices

ExpressROM
ExpressROM
ExpressROM
ExpressROM
ExpressROM
ExpressROM

Advanced Micro Devices



ExpressROM™ Memory

1989 Databook

© 1989 Advanced Micro Devices

Advanced Micro Devices reserves the right to make changes in its products without notice in order to improve design or performance characteristics.

This publication neither states nor implies any warranty of any kind, including but not limited to implied warranties of merchantability or fitness for a particular application. AMD assumes no responsibility for the use of any circuitry other than the circuitry embodied in an AMD product.

The information in this publication is believed to be accurate in all respects at the time of publication, but is subject to change without notice. AMD assumes no responsibility for any errors or omissions, and disclaims responsibility for any consequences resulting from the use of the information included herein. Additionally, AMD assumes no responsibility for the functioning of undescribed features or parameters.

901 Thompson Place, P.O. Box 3453, Sunnyvale, California 94088
(408) 732-2400 TWX: 910-339-9280 TELEX: 34-6306

ExpressROM is a trademark of Advanced Micro Devices, Inc.

For over ten years Advanced Micro Devices has been an industry leader in EPROM technology. We were the first to introduce the 512K EPROM and the 1 Megabit EPROM, we offer the most complete selection of high speed (<100ns) CMOS EPROMs, and we are the first company to convert our entire commercial product line to advanced CMOS technology. Now, in order to help our customers get more bytes-for-the-buck, AMD has created a new concept — ExpressROM memories. These wafer-programmed EPROMs offer users a low cost alternative for EPROMs without the long time-to-market associated with ROMs.

If you're looking for EPROM cost savings and your codes aren't changing, consider ExpressROM devices, the ROMs without the wait.



Walid Magribi
Product Line Director
Non-Volatile Memory Division



Rich Forte
Division Vice President
Non-Volatile Memory Division

TABLE OF CONTENTS


Introduction to ExpressROM Memory	1-1
Am27X64	2-1
Am27X128	3-1
Am27X256	4-1
Am27X512	5-1
Am27X010	6-1
Am27X1024	7-1



Introduction to ExpressROM Memory

ExpressROM memories are an exciting new product family created by Advanced Micro Devices to offer the system manufacturer a cost savings over standard EPROMs while eliminating many of the disadvantages associated with traditional ROMs. These new memory products provide a lower cost alternative for volume production with stable codes.

ExpressROM devices are delivered pre-programmed in a low cost plastic package and are 100% compatible with the EPROMs they replace. They address two critical needs of system manufacturers which are vital in today's marketplace: reduced cost and time-to-market. Typically ExpressROM devices become cost-effective at volumes of 5000 units and offer leadtimes as short as 3-4 weeks.



Pricing Relationships Between
ExpressROM Device/EPROM/OTP

ExpressROM wafers are manufactured with the same process as standard AMD EPROMs with one important exception. Since the devices will be pre-programmed with a single code they do not need the transparent top-side passivation used on OTP (One Time Programmable) EPROMs. Instead the wafers are coated with a cost-effective nitride topside. This passivation is acknowledged industry-wide as the highest quality protection for plastic encapsulated CMOS devices not requiring UV erasure. Since a standard EPROM die is used, you are assured that the ExpressROM family is identical in architecture, density, and pinout to both AMD's current and future generations of high performance CMOS EPROMs.


Prior to receipt of a custom code ExpressROM wafers are inventoried untested and unprogrammed. Upon verification of your code the wafers are sorted, packaged and tested. Since your ExpressROM devices are programmed at wafer sort, every device can be rigorously tested with your code under both AC and DC operating conditions prior to shipment. Also, because ExpressROM memories are shipped board-ready with factory guaranteed quality your ship-to-stock or Just-In-Time programs can be easily implemented. At Advanced Micro Devices, we ship them the way you want them — ready for your system. And, there are none of the delays, costs or risks normally associated with custom ROM masks and wafer production.

Non-Volatile Memory Alternatives

	UV EPROM	OTP	ExpressROM Device	ROM
Leadtime	Manufactures Leadtime	Manufactures Leadtime	4 Weeks	8 - 12 Weeks
Set-up Charge	No	No	No	Yes
Minimum Quantity	0	0	5K to 10K	25K
Fully Tested Custom Pattern	No	No	Yes	Yes
User Programming Required	Yes	Yes	No	No
Auto Insertion	No	Yes	Yes	Yes
Flexibility	Total	Can Not Reprogram	Fixed 4 Weeks Prior To Use	Fixed 8 - 12 Weeks Prior to Use

Plastic packaging inherently provides a cost savings over standard EPROMs packaged in expensive windowed ceramic DIPs. Due to simplified test requirements, ExpressROM devices can even cost less than unprogrammed OTP EPROMs. However component price is only a small part of your true in-system cost. ExpressROM devices allow you to eliminate or reduce costs in several other areas: programming, testing and production. Since ExpressROM memories are delivered with your code, you will reap savings by eliminating programming costs and associated yield losses. Incoming inspection may often be eliminated since your ExpressROM devices have been thoroughly tested and are guaranteed to operate to full specifications with your code! Additional in-house cost savings can be attained by using automatic insertion equipment in lieu of manual placement into sockets.

ExpressROM devices were designed to provide a low cost alternative for EPROM users without the liabilities of other non-volatile memory alternatives. Although ROMs have a lower component cost, they are economically feasible only at high volume and have the risks of long leadtimes and limited manufacturing flexibility. While OTP EPROMs offer the systems manufacturer the ability to respond to varying codes during production, they force the user to incur additional and sometimes hidden costs.



Our mission at AMD is to deliver you the service and products you demand to build the cost competitive systems that are needed to win in your markets. The ExpressROM memory provides this opportunity. As one of the world's five largest IC manufacturers and the first to market with a 1 megabit EPROM, we appreciate the value of efficient manufacturing. Compressing time-to-market cycles, improving yields and providing high levels of quality are invaluable strategies for today's manufacturer. At Advanced Micro Devices we are proud to offer another tool to give our customers this strategic advantage, the ExpressROM memory: the ROM without the wait!

ORDERING ExpressROM DEVICES


The following are guidelines for ordering an ExpressROM device. For more information, contact your local AMD sales representative.

1) SEND IN THE CODE

Please send your sales representative two EPROMs containing identical copies of the code. To minimize the verification turnaround process, use EPROMs with JEDEC-approved pinouts identical in architecture and density as the ExpressROM device being ordered.

2) AMD CHECKS THE CODE

We check that both EPROMs contain the same code to make certain there was not a mix-up in shipping your codes to the factory as well as ensuring that the integrity of your code has been preserved. After confirming this, a unique 5-digit code designation is assigned. The ordering part number is formed by adding the 5-digit code designation as a suffix to the ExpressROM device number. See below:



3) AMD GENERATES A VERIFICATION EPROM

After the check is completed, we duplicate the code and return it to you for verification.

4) CONFIRM THE CODE


The verification EPROM and the code approval form should be back in your hands for final approval before production within 3 days. Sign the approval form and return it to AMD.

5) THE ORDER IS ENTERED

Upon receipt of the authorized code approval form and a purchase order, the order is entered and production is initiated. Delivery is scheduled per the negotiated leadtime.

THE CUSTOMER

AMD



TERMS AND CONDITIONS

You should be aware of the following guidelines when order ExpressROM devices. Please note that the exact terms and conditions can be found on the code approval form available from your local sales representative.

- 1) AMD will maintain customer code confidentiality.
- 2) AMD will absorb all initial set-up cost.
- 3) All orders are subject to minimum quantities.

- 4) AMD requires 8 weeks notification for code changes. The customer is liable for all work-in-process.
- 5) No schedule changes may be made within 30 days of current schedule date. Otherwise any line item may be rescheduled ± 30 days from the original schedule date.
- 6) The customer will accept shipments of line items ± 5 .



Am27X64

8,192 x 8-Bit CMOS ExpressROM™ Device

DISTINCTIVE CHARACTERISTICS

- **OTP EPROM alternative:**
 - Factory programmed
 - Fully tested and guaranteed
 - Low cost
- **Mask ROM alternative**
 - Shorter leadtime
 - Lower volume per code
- **Compatible with JEDEC-approved EPROM pinout**
- **High performance CMOS technology**
 - Fast access time — 100 ns
 - Low power dissipation
100 μ A maximum standby current
- **Available in plastic DIP and plastic leaded chip carrier**


GENERAL DESCRIPTION

The Am27X64 is a wafer-level programmed EPROM with a standard topside for plastic packaging. It is organized as 8,192 by 8 bits and is available in plastic DIP as well as plastic leaded chip carrier (PLCC) packages. ExpressROM™ devices provide a board-ready memory solution for medium to high volume codes with short leadtimes. This offers manufacturers a cost-effective and flexible alternative to OTP EPROMs and mask programmed ROMs.

Access times as fast as 100 ns allow operation with high-performance microprocessors with reduced WAIT states. The Am27X64 offers separate Output Enable (\overline{OE}) and Chip Enable (\overline{CE}) controls, thus eliminating bus contention in a multiple bus microprocessor system.

AMD's CMOS process technology provides high speed, low power, and high noise immunity. Typical power consumption is only 100 mW in active mode, and 250 μ W in standby mode.

BLOCK DIAGRAM




12081B-001

PRODUCT SELECTOR GUIDE


Family Part No.	Am27X64					
Ordering part No: ±5% VCC Tolerance ±10% VCC Tolerance	-105	-125	-155	-205	-255	-305
	—	-120	150	-200	-250	-300
Max Access Time (ns)	100	120	150	200	250	300
\overline{CE} (\overline{E}) Access (ns)	100	120	150	200	250	300
\overline{OE} (\overline{G}) Access (ns)	40	50	65	75	100	120

CONNECTION DIAGRAMS

Top View




12081B-002



12084-009A

Note: JEDEC nomenclature is in parentheses.

LOGIC SYMBOL



12081B-004

PIN DESCRIPTION


- $A_0 - A_{12}$ = Address Inputs
- \overline{CE} (\overline{E}) = Chip Enable Input
- $DQ_0 - DQ_7$ = Data Outputs
- \overline{OE} (\overline{G}) = Output Enable Input
- PGM (P) = Enable Input
- V_{PP} = V_{PP} Supply Voltage
- V_{CC} = V_{CC} Supply Voltage
- GND = Ground
- NC = No Internal Connection
- DU = No External Connection (Do Not Use)

ORDERING INFORMATION

Standard Products

AMD standard products are available in several packages and operating ranges. The ordering number (Valid Combination) is formed by a combination of:

- a. Device Number
- b. Speed Option
- c. Package Type
- d. Temperature Range
- e. Code Designation



Valid Combinations	
27X64-105	JC, PC
27X64-120	
27X64-125	
27X64-150	
27X64-155	
27X64-200	
27X64-205	
27X64-250	
27X64-255	
27X64-300	
27X64-305	

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

FUNCTIONAL DESCRIPTION

Read Mode

The Am27X64 has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable (\overline{CE}) is the power control and should be used for device selection. Output Enable (\overline{OE}) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time (t_{ACC}) is equal to the delay from \overline{CE} to output (t_{CE}). Data is available at the outputs t_{OE} after the falling edge of \overline{OE} , assuming that \overline{CE} has been LOW and addresses have been stable for at least $t_{ACC} - t_{OE}$.

Standby Mode

The Am27X64 has a CMOS standby mode which reduces the maximum V_{CC} current to 100 μ A. It is placed in CMOS-standby when \overline{CE} is at $V_{CC} \pm 0.3$ V. The Am27X64 also has a TTL-standby mode which reduces the maximum V_{CC} current to 1.0 mA. It is placed in TTL-standby when \overline{CE} is at V_{IH} . When in standby mode, the outputs are in a high-impedance state, independent of the \overline{OE} input.

Output OR-Tieing

To accommodate multiple memory connections, a two-line control function is provided to allow for:

1. Low memory power dissipation, and
2. Assurance that output bus contention will not occur.

It is recommended that \overline{CE} be decoded and used as the primary device-selecting function, while \overline{OE} be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in their low-power standby mode and that the output pins

are only active when data is desired from a particular memory device.

System Applications

During the switch between active and standby conditions, transient current peaks are produced on the rising and falling edges of Chip Enable. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. At a minimum, a 0.1 μ F ceramic capacitor (high frequency, low inherent inductance) should be used on each device between V_{CC} and GND to minimize transient effects. In addition, to overcome the voltage drop caused by the inductive effects of the printed circuit board traces on ExpressROM™ device arrays, a 4.7- μ F bulk electrolytic capacitor should be used between V_{CC} and GND for each eight devices. The location of the capacitor should be close to where the power supply is connected to the array.

Mode \ Pins	\overline{CE}	\overline{OE}	PGM	V_{PP}	Outputs
Read	V_{IL}	V_{IL}	X	V_{CC}	DOUT
Output Disable	V_{IL}	V_{IH}	X	V_{CC}	High Z
Standby (TTL)	V_{IH}	X	X	V_{CC}	High Z
Standby (CMOS)	$V_{CC} \pm 0.3$ V	X	X	V_{CC}	High Z

Note: X can be either V_{IL} or V_{IH}

ABSOLUTE MAXIMUM RATINGS

Storage Temperature	-65 to 125°C
Ambient Temperature with Power Applied	-55 to +125°C
Voltage with Respect to Ground: All pins except V _{CC} and V _{PP}	-0.6 to V _{CC} +0.5 V
V _{CC} and V _{PP}	-0.6 to 7.0 V

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure of the device to absolute maximum rating conditions for extended periods may affect device reliability.

Note:

Minimum DC voltage on input or output is -0.5 V. During transitions, the inputs may undershoot GND to -2.0 V for periods of up to 20 ns. Maximum DC voltage on input and output is V_{CC} +0.5 V which may overshoot to V_{CC} +2.0 V for periods up to 20 ns.

OPERATING RANGES

Commercial (C) Devices

Case Temperature (T) 0 to +70°C

Supply Read Voltages:

V _{CC} /V _{PP} for Am27X64-XX5	+4.75 to +5.25 V
V _{CC} /V _{PP} for Am27X64-XX0	+4.50 to +5.50 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over operating range unless otherwise specified
(Notes 3, 4, 6 and 8)

TTL and NMOS Inputs					
Parameter Symbol	Parameter Description	Test Conditions	Min.	Max.	Unit
V _{OH}	Output HIGH Voltage	I _{OH} = - 400 μA	2.4		V
V _{OL}	Output LOW Voltage	I _{OL} = 2.1 mA		0.45	V
V _{IH}	Input HIGH Voltage		2.0	V _{CC} + 0.5	V
V _{IL}	Input LOW Voltage		- 0.3	+0.8	V
I _{LI}	Input Load Current	V _{IN} = 0 V to V _{CC}		1.0	μA
I _{LO}	Output Leakage Current	V _{OUT} = 0 V to V _{CCPP}		10	μA
I _{CC1}	V _{CC} Active Current (Note 4)	$\overline{CE} = V_{IL}$, f = 5 MHz, I _{OUT} = 0 mA (Open Outputs)		30	mA
I _{CC2}	V _{CC} Standby Current	$\overline{CE} = V_{IH}$		1	mA
I _{PP}	V _{CC} Supply Current (Note 7)	$\overline{CE} = \overline{OE} = V_{IL}$, V _{PP} = V _{CC}		100	μA
CMOS Inputs					
Parameter Symbol	Parameter Description	Test Conditions	Min.	Max.	Unit
V _{OH}	Output HIGH Voltage	I _{OH} = - 400 μA	2.4		V
V _{OL}	Output LOW Voltage	I _{OL} = 2.1 mA		0.45	V
V _{IH}	Input HIGH Voltage		V _{CC} - 0.3	V _{CC} + 0.3	V
V _{IL}	Input LOW Voltage		- 0.3	+0.8	V
I _{LI}	Input Load Current	V _{IN} = 0 V to V _{CC}		1.0	μA
I _{LO}	Output Leakage Current	V _{OUT} = 0 V to V _{CC}		10	μA
I _{CC1}	V _{CC} Active Current (Note 4)	$\overline{CE} = V_{IL}$, f = 5 MHz, I _{OUT} = 0 mA (Open Outputs)		30	mA
I _{CC2}	V _{CC} Standby Current	$\overline{CE} = V_{CC} \pm 0.3$		100	μA
I _{PP}	V _{CC} Supply Current (Note 7)	$\overline{CE} = \overline{OE} = V_{IL}$, V _{PP} = V _{CC}		100	μA

CAPACITANCE (Notes 1, 2 and 5)

Parameter Symbol	Parameter Description	Test Conditions	Typ.	Max.	Unit
C _{IN1}	Input Capacitance	V _{IN} = 0 V	8	12	pF
C _{IN2}	\overline{OE} Input Capacitance	V _{IN} = 0 V	12	20	pF
C _{IN3}	\overline{CE} Input Capacitance	V _{IN} = 0 V	9	12	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0 V	8	12	pF

Notes:

1. Typical values are for nominal supply voltages.
2. This parameter is only sampled and not 100% tested.
3. **Caution:** The Am27X64 must not be removed from, or inserted into, a socket or board when V_{PP} or V_{CC} is applied.
4. I_{CC1} is tested with $\overline{OE} = V_{IH}$ to simulate open outputs.
5. T_A = 25°C, f = 1 MHz.
6. Minimum DC input voltage is -0.5 V. During transitions, the inputs may undershoot to -2.0 V for periods less than 20 ns. Maximum DC voltage on output pins is V_{CC} + 0.5 V which may overshoot to V_{CC} + 2.0 V for periods less than 20 ns.
7. Maximum active power usage is the sum of I_{CC} and I_{PP}.
8. V_{CC} must be applied simultaneously or before V_{PP}, and removed simultaneously or after V_{PP}.


SWITCHING CHARACTERISTICS over operating ranges unless otherwise specified (Notes 1, 3 and 4)

Parameter Symbol		Parameter Description	Test Conditions							Unit	
JEDEC	Standard			-105	-120 -125	-150 -155	-200 -205	-250 -255	-300 -305		
t _{AVQV}	t _{ACC}	Address to Output Delay	$\overline{CE} = \overline{OE} = V_{IL}$	Min.							ns
				Max.	100	120	150	200	250	300	ns
t _{ELQV}	t _{CE}	Chip Enable to Output Delay	$\overline{OE} = V_{IL}$	Min.							ns
				Max.	100	120	150	200	250	300	ns
t _{GLQV}	t _{OE}	Output Enable to Output Delay	$\overline{CE} = V_{IL}$	Min.							ns
				Max.	40	50	65	75	100	120	ns
t _{EHQZ}	t _{DF}	Output Enable HIGH to Output Float (Note 1)		Min.							ns
t _{GHQZ}				Max.	30	35	50	55	60	75	ns
t _{AXQX}	t _{OH}	Output Hold from Addresses, \overline{CE} or \overline{OE} whichever occurred first		Min.	0	0	0	0	0	0	ns
				Max.							ns

Notes:

1. V_{CC} must be applied simultaneously or before V_{PP}, and removed simultaneously or after V_{PP}.
2. This parameter is only sampled and not 100% tested.
3. **Caution:** The Am27X64 must not be removed from, or inserted into, a socket or board when V_{PP} or V_{CC} is applied.
4. Output Load: 1 TTL gate and C_L = 100 pF, Input Rise and Fall Times: 20 ns, Input Pulse Levels: 0.45 to 2.4 V, Timing Measurement Reference Level — Inputs: 0.8 V and 2 V
Outputs: 0.8 V and 2 V


SWITCHING TEST CIRCUIT



12081B-005

$C_L = 100 \text{ pF}$ including jig capacitance






SWITCHING TEST WAVEFORM



12081B-006


AC Testing: Inputs are driven at 2.4 V for a logic "1" and 0.45 V for a logic "0". Input pulse rise and fall times are $\leq 20\text{ns}$.

KEY TO SWITCHING WAVEFORMS

WAVEFORM	INPUTS	OUTPUTS
	MUST BE STEADY	WILL BE STEADY
	MAY CHANGE FROM H TO L	WILL BE CHANGING FROM H TO L
	MAY CHANGE FROM L TO H	WILL BE CHANGING FROM L TO H
	DON'T CARE ANY CHANGE PERMITTED	CHANGING, STATE UNKNOWN
	DOES NOT APPLY	CENTER LINE IS HIGH IMPEDENCE "OFF" STATE

KS000010

SWITCHING WAVEFORMS




12081B-008

Note:


1. \overline{OE} may be delayed up to $t_{ACC} - t_{OE}$ after the falling edge of \overline{CE} without impact on t_{ACC} .
2. t_{DF} is specified from \overline{OE} or \overline{CE} , whichever occurs first.

PHYSICAL DIMENSIONS

PD 028



PL 032





Am27X128

16,384 x 8-Bit ExpressROM™ Device

DISTINCTIVE CHARACTERISTICS

- **OTP EPROM alternative:**
 - Factory programmed
 - Fully tested and guaranteed
 - Low cost
- **Mask ROM alternative**
 - Shorter leadtime
 - Lower volume per code
- **Compatible with JEDEC-approved EPROM pinout**
- **High performance CMOS technology**
 - Fast access time — 100 ns
 - Low power dissipation
100 μ A maximum standby current
- **Available in plastic DIP and plastic leaded chip carrier**


GENERAL DESCRIPTION

The Am27X128 is a wafer-level programmed EPROM with a standard topside for plastic packaging. It is organized as 16,384 by 8 bits and is available in plastic DIP as well as plastic leaded chip carrier (PLCC) packages. ExpressROM™ devices provide a board-ready memory solution for medium to high volume codes with short leadtimes. This offers manufacturers a cost-effective and flexible alternative to OTP EPROMs and mask programmed ROMs.

Access times as fast as 100 ns allow operation with high-performance microprocessors with reduced WAIT states. The Am27X128 offers separate Output Enable (\overline{OE}) and Chip Enable (\overline{CE}) controls, thus eliminating bus contention in a multiple bus microprocessor system.

AMD's CMOS process technology provides high speed, low power, and high noise immunity. Typical power consumption is only 100 mW in active mode, and 250 μ W in standby mode.

BLOCK DIAGRAM





12081B-001

PRODUCT SELECTOR GUIDE

Family Part No.	Am27X128					
Ordering part No: ±5% VCC Tolerance ±10% VCC Tolerance	-105	-125	-155	-205	-255	-305
	—	-120	-150	-200	-250	-300
Max Access Time (ns)	100	120	150	200	250	300
\overline{CE} (\overline{E}) Access (ns)	100	120	150	200	250	300
\overline{OE} (\overline{G}) Access (ns)	40	50	65	75	100	120


CONNECTION DIAGRAMS

Top View



Note: JEDEC nomenclature is in parentheses.

LOGIC SYMBOL



PIN DESCRIPTION


- A₀ – A₁₃ = Address Inputs
- \overline{CE} (\overline{E}) = Chip Enable Input
- DQ₀ – DQ₇ = Data Outputs
- \overline{OE} (\overline{G}) = Output Enable Input
- PGM (P) = Enable Input
- V_{PP} = V_{PP} Supply Voltage
- V_{CC} = V_{CC} Supply Voltage
- GND = Ground
- NC = No Internal Connection
- DU = No External Connection (Do Not Use)

ORDERING INFORMATION

Standard Products

AMD standard products are available in several packages and operating ranges. The ordering number (Valid Combination) is formed by a combination of:

- a. Device Number
- b. Speed Option
- c. Package Type
- d. Temperature Range
- e. Code Designation



Valid Combinations	
27X128-105	JC, PC
27X128-120	
27X128-125	
27X128-150	
27X128-155	
27X128-200	
27X128-205	
27X128-250	
27X128-255	
27X128-300	
27X128-305	

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

FUNCTIONAL DESCRIPTION

Read Mode

The Am27X128 has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable (\overline{CE}) is the power control and should be used for device selection. Output Enable (\overline{OE}) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time (t_{ACC}) is equal to the delay from \overline{CE} to output (t_{CE}). Data is available at the outputs t_{OE} after the falling edge of \overline{OE} , assuming that \overline{CE} has been LOW and addresses have been stable for at least $t_{ACC} - t_{OE}$.

Standby Mode

The Am27X128 has a CMOS standby mode which reduces the maximum V_{CC} current to 100 μ A. It is placed in CMOS-standby when \overline{CE} is at $V_{CC} \pm 0.3$ V. The Am27X128 also has a TTL-standby mode which reduces the maximum V_{CC} current to 1.0 mA. It is placed in TTL-standby when \overline{CE} is at V_{IH} . When in standby mode, the outputs are in a high-impedance state, independent of the \overline{OE} input.

Output OR-Tieing

To accommodate multiple memory connections, a two-line control function is provided to allow for:

1. Low memory power dissipation, and
2. Assurance that output bus contention will not occur.

It is recommended that \overline{CE} be decoded and used as the primary device-selecting function, while \overline{OE} be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in their low-power standby mode and that the output pins

are only active when data is desired from a particular memory device.

System Applications

During the switch between active and standby conditions, transient current peaks are produced on the rising and falling edges of Chip Enable. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. At a minimum, a 0.1 μ F ceramic capacitor (high frequency, low inherent inductance) should be used on each device between V_{CC} and GND to minimize transient effects. In addition, to overcome the voltage drop caused by the inductive effects of the printed circuit board traces on ExpressROM™ device arrays, a 4.7- μ F bulk electrolytic capacitor should be used between V_{CC} and GND for each eight devices. The location of the capacitor should be close to where the power supply is connected to the array.

Mode \ Pins	\overline{CE}	\overline{OE}	PGM	V_{PP}	Outputs
Read	V_{IL}	V_{IL}	X	V_{CC}	DOUT
Output Disable	V_{IL}	V_{IH}	X	V_{CC}	High Z
Standby (TTL)	V_{IH}	X	X	V_{CC}	High Z
Standby (CMOS)	$V_{CC} \pm 0.3$ V	X	X	V_{CC}	High Z

Note: X can be either V_{IL} or V_{IH}

ABSOLUTE MAXIMUM RATINGS

Storage Temperature	-65 to 125°C
Ambient Temperature with Power Applied	-55 to +125°C
Voltage with Respect to Ground:	
All pins except V _{CC} and V _{PP}	-0.6 to V _{CC} +0.5 V
V _{CC} and V _{PP}	-0.6 to 7.0 V

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure of the device to absolute maximum rating conditions for extended periods may affect device reliability.

Note:

Minimum DC voltage on input or output is -0.5 V. During transitions, the inputs may undershoot GND to -2.0 V for periods of up to 20 ns. Maximum DC voltage on input and output is V_{CC}+0.5 V which may overshoot to V_{CC}+2.0 V for periods up to 20 ns.

OPERATING RANGES

Commercial (C) Devices

Case Temperature (T)	0 to +70°C
----------------------	------------

Supply Read Voltages:

V _{CC} /V _{PP} for Am27X128-XX5	+4.75 to +5.25 V
V _{CC} /V _{PP} for Am27X128-XX0	+4.50 to +5.50 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over operating range unless otherwise specified
(Notes 3, 4, 6 and 8)

TTL and NMOS Inputs					
Parameter Symbol	Parameter Description	Test Conditions	Min.	Max.	Unit
V_{OH}	Output HIGH Voltage	$I_{OH} = -400 \mu A$	2.4		V
V_{OL}	Output LOW Voltage	$I_{OL} = 2.1 \text{ mA}$		0.45	V
V_{IH}	Input HIGH Voltage		2.0	$V_{CC} + 0.5$	V
V_{IL}	Input LOW Voltage		-0.3	+0.8	V
I_{LI}	Input Load Current	$V_{IN} = 0 \text{ V to } V_{CC}$		1.0	μA
I_{LO}	Output Leakage Current	$V_{OUT} = 0 \text{ V to } V_{CCPP}$		10	μA
I_{CC1}	V_{CC} Active Current (Note 4)	$\overline{CE} = V_{IL}$, $f = 5 \text{ MHz}$, $I_{OUT} = 0 \text{ mA}$ (Open Outputs)		30	mA
I_{CC2}	V_{CC} Standby Current	$\overline{CE} = V_{IH}$		1	mA
I_{PP}	V_{CC} Supply Current (Note 7)	$\overline{CE} = \overline{OE} = V_{IL}$, $V_{PP} = V_{CC}$		100	μA
CMOS Inputs					
Parameter Symbol	Parameter Description	Test Conditions	Min.	Max.	Unit
V_{OH}	Output HIGH Voltage	$I_{OH} = -400 \mu A$	2.4		V
V_{OL}	Output LOW Voltage	$I_{OL} = 2.1 \text{ mA}$		0.45	V
V_{IH}	Input HIGH Voltage		$V_{CC} - 0.3$	$V_{CC} + 0.3$	V
V_{IL}	Input LOW Voltage		-0.3	+0.8	V
I_{LI}	Input Load Current	$V_{IN} = 0 \text{ V to } V_{CC}$		1.0	μA
I_{LO}	Output Leakage Current	$V_{OUT} = 0 \text{ V to } V_{CC}$		10	μA
I_{CC1}	V_{CC} Active Current (Note 4)	$\overline{CE} = V_{IL}$, $f = 5 \text{ MHz}$, $I_{OUT} = 0 \text{ mA}$ (Open Outputs)		30	mA
I_{CC2}	V_{CC} Standby Current	$\overline{CE} = V_{CC} \pm 0.3$		100	μA
I_{PP}	V_{CC} Supply Current (Note 7)	$\overline{CE} = \overline{OE} = V_{IL}$, $V_{PP} = V_{CC}$		100	μA

CAPACITANCE (Notes 1, 2 and 5)

Parameter Symbol	Parameter Description	Test Conditions	Typ.	Max.	Unit
C _{IN1}	Input Capacitance	V _{IN} = 0 V	8	12	pF
C _{IN2}	\overline{OE} Input Capacitance	V _{IN} = 0 V	12	20	pF
C _{IN3}	\overline{CE} Input Capacitance	V _{IN} = 0 V	9	12	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0 V	8	12	pF

Notes:

1. Typical values are for nominal supply voltages.
2. This parameter is only sampled and not 100% tested.
3. **Caution:** The Am27X128 must not be removed from, or inserted into, a socket or board when V_{PP} or V_{CC} is applied.
4. I_{CC1} is tested with $\overline{OE} = V_{IH}$ to simulate open outputs.
5. T_A = 25°C, f = 1 MHz.
6. Minimum DC input voltage is -0.5 V. During transitions, the inputs may undershoot to -2.0 V for periods less than 20 ns. Maximum DC voltage on output pins is V_{CC} + 0.5 V which may overshoot to V_{CC} + 2.0 V for periods less than 20 ns.
7. Maximum active power usage is the sum of I_{CC} and I_{PP}.
8. V_{CC} must be applied simultaneously or before V_{PP}, and removed simultaneously or after V_{PP}.


SWITCHING CHARACTERISTICS over operating ranges unless otherwise specified (Notes 1, 3 and 4)

Parameter Symbol		Parameter Description	Test Conditions							Unit	
JEDEC	Standard			-105	-120	-150	-200	-250	-300		
				-105	-125	-155	-205	-255	-305		
t _{AVQV}	t _{ACC}	Address to Output Delay	$\overline{CE} = \overline{OE} = V_{IL}$	Min.							ns
				Max.	100	120	150	200	250	300	ns
t _{ELQV}	t _{CE}	Chip Enable to Output Delay	$\overline{OE} = V_{IL}$	Min.							ns
				Max.	100	120	150	200	250	300	ns
t _{GLQV}	t _{OE}	Output Enable to Output Delay	$\overline{CE} = V_{IL}$	Min.							ns
				Max.	40	50	65	75	100	120	ns
t _{EHQZ}	t _{DF}	Output Enable HIGH to Output Float (Note 1)		Min.							ns
t _{GHQZ}				Max.	30	35	50	55	60	75	ns
t _{AXQX}	t _{OH}	Output Hold from Addresses, \overline{CE} or \overline{OE} whichever occurred first		Min.	0	0	0	0	0	0	ns
				Max.							ns

Notes:

1. V_{CC} must be applied simultaneously or before V_{PP}, and removed simultaneously or after V_{PP}.
2. This parameter is only sampled and not 100% tested.
3. **Caution:** The Am27X128 must not be removed from, or inserted into, a socket or board when V_{PP} or V_{CC} is applied.
4. Output Load: 1 TTL gate and C_L = 100 pF, Input Rise and Fall Times: 20 ns, Input Pulse Levels: 0.45 to 2.4 V, Timing Measurement Reference Level — Inputs: 0.8 V and 2 V
Outputs: 0.8 V and 2 V


SWITCHING TEST CIRCUIT



12081B-005

$C_L = 100 \text{ pF}$ including jig capacitance






SWITCHING TEST WAVEFORM



12081B-006


AC Testing: Inputs are driven at 2.4 V for a logic "1" and 0.45 V for a logic "0". Input pulse rise and fall times are $\leq 20\text{ns}$.

KEY TO SWITCHING WAVEFORMS

WAVEFORM	INPUTS	OUTPUTS
	MUST BE STEADY	WILL BE STEADY
	MAY CHANGE FROM H TO L	WILL BE CHANGING FROM H TO L
	MAY CHANGE FROM L TO H	WILL BE CHANGING FROM L TO H
	DON'T CARE ANY CHANGE PERMITTED	CHANGING, STATE UNKNOWN
	DOES NOT APPLY	CENTER LINE IS HIGH IMPEDENCE "OFF" STATE

KS000010

SWITCHING WAVEFORMS




12081B-008

Note:

1. \overline{OE} may be delayed up to $t_{ACC} - t_{OE}$ after the falling edge of \overline{CE} without impact on t_{ACC} .
2. t_{DF} is specified from \overline{OE} or \overline{CE} , whichever occurs first.


PHYSICAL DIMENSIONS

PD 028



06842B

PL 032



06971C



Am27X256

32,768 x 8-Bit CMOS ExpressROM™ Device

Advanced
Micro
Devices

DISTINCTIVE CHARACTERISTICS

- **OTP EPROM alternative:**
 - Factory programmed
 - Fully tested and guaranteed
 - Low cost
- **Mask ROM alternative**
 - Shorter leadtime
 - Lower volume per code
- **Compatible with JEDEC-approved EPROM pinout**
- **High performance CMOS technology**
 - Fast access time — 100 ns
 - Low power dissipation
100 μ A maximum standby current
- **Available in plastic DIP and plastic leaded chip carrier**


GENERAL DESCRIPTION

The Am27X256 is a wafer-level programmed EPROM with a standard topside for plastic packaging. It is organized as 32,768 by 8 bits and is available in plastic DIP as well as plastic leaded chip carrier (PLCC) packages. ExpressROM™ devices provide a board-ready memory solution for medium to high volume codes with short leadtimes. This offers manufacturers a cost-effective and flexible alternative to OTP EPROMs and mask programmed ROMs.

Access times as fast as 100 ns allow operation with high-performance microprocessors with reduced WAIT states. The Am27X256 offers separate Output Enable (\overline{OE}) and Chip Enable (\overline{CE}) controls, thus eliminating bus contention in a multiple bus microprocessor system.

AMD's CMOS process technology provides high speed, low power, and high noise immunity. Typical power consumption is only 100 mW in active mode, and 250 μ W in standby mode.

BLOCK DIAGRAM




12081B-001

PRODUCT SELECTOR GUIDE

Family Part No.	Am27X256						
Ordering part No: ±5% VCC Tolerance	-105	-125	-155	-175	-205	-255	-305
	—	-120	-150	-170	-200	-250	-300
±10% VCC Tolerance							
Max Access Time (ns)	100	120	150	170	200	250	300
\overline{CE} (\overline{E}) Access (ns)	100	120	150	170	200	250	300
\overline{OE} (\overline{G}) Access (ns)	40	50	65	70	75	100	120

CONNECTION DIAGRAMS

Top View




12081B-002

12082-009A

Note: JEDEC nomenclature is in parentheses.

LOGIC SYMBOL



12081B-004

PIN DESCRIPTION


- $A_0 - A_{14}$ = Address Inputs
- \overline{CE} (\overline{E}) = Chip Enable Input
- $DQ_0 - DQ_7$ = Data Outputs
- \overline{OE} (\overline{G}) = Output Enable Input
- V_{CC} = VCC Supply Voltage
- V_{PP} = VPP Supply Voltage
- GND = Ground
- NC = No Internal Connection
- DU = No External Connection (Do Not Use)

ORDERING INFORMATION

Standard Products

AMD standard products are available in several packages and operating ranges. The ordering number (Valid Combination) is formed by a combination of:

- a. Device Number
- b. Speed Option
- c. Package Type
- d. Temperature Range
- e. Code Designation



Valid Combinations	
27X256-105	JC, PC
27X256-120	
27X256-125	
27X256-150	
27X256-155	
27X256-170	
27X256-175	
27X256-200	
27X256-205	
27X256-250	
27X256-255	
27X256-300	
27X256-305	

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

FUNCTIONAL DESCRIPTION

Read Mode

The Am27X256 has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable (\overline{CE}) is the power control and should be used for device selection. Output Enable (\overline{OE}) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time (t_{ACC}) is equal to the delay from \overline{CE} to output (t_{CE}). Data is available at the outputs t_{OE} after the falling edge of \overline{OE} , assuming that \overline{CE} has been LOW and addresses have been stable for at least $t_{ACC} - t_{OE}$.

Standby Mode

The Am27X256 has a CMOS standby mode which reduces the maximum V_{CC} current to 100 μ A. It is placed in CMOS-standby when \overline{CE} is at $V_{CC} \pm 0.3$ V. The Am27X256 also has a TTL-standby mode which reduces the maximum V_{CC} current to 1.0 mA. It is placed in TTL-standby when \overline{CE} is at V_{IH} . When in standby mode, the outputs are in a high-impedance state, independent of the \overline{OE} input.

Output OR-Tieing

To accommodate multiple memory connections, a two-line control function is provided to allow for:

1. Low memory power dissipation, and
2. Assurance that output bus contention will not occur.

It is recommended that \overline{CE} be decoded and used as the primary device-selecting function, while \overline{OE} be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in their low-power standby mode and that the output pins

are only active when data is desired from a particular memory device.

System Applications

During the switch between active and standby conditions, transient current peaks are produced on the rising and falling edges of Chip Enable. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. At a minimum, a 0.1 μ F ceramic capacitor (high frequency, low inherent inductance) should be used on each device between V_{CC} and GND to minimize transient effects. In addition, to overcome the voltage drop caused by the inductive effects of the printed circuit board traces on ExpressROM™ device arrays, a 4.7- μ F bulk electrolytic capacitor should be used between V_{CC} and GND for each eight devices. The location of the capacitor should be close to where the power supply is connected to the array.

Pins		\overline{CE}	\overline{OE}	V_{PP}	Outputs
Read		V_{IL}	V_{IL}	V_{CC}	Dout
Output Disable		V_{IL}	V_{IH}	V_{CC}	High Z
Standby (TTL)		V_{IH}	X	V_{CC}	High Z
Standby (CMOS)		$V_{CC} \pm 0.3$ V	X	V_{CC}	High Z

Note: X can be either V_{IL} or V_{IH}

ABSOLUTE MAXIMUM RATINGS

Storage Temperature	-65 to 125°C
Ambient Temperature with Power Applied	-55 to +125°C
Voltage with Respect to Ground: All pins except V _{CC} and V _{PP}	-0.6 to V _{CC} +0.5 V
V _{CC} and V _{PP}	-0.6 to 7.0 V

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure of the device to absolute maximum rating conditions for extended periods may affect device reliability.

Note:

Minimum DC voltage on input or output is -0.5 V. During transitions, the inputs may undershoot GND to -2.0 V for periods of up to 20 ns. Maximum DC voltage on input and output is V_{CC} +0.5 V which may overshoot to V_{CC} +2.0 V for periods up to 20 ns.

OPERATING RANGES

Commercial (C) Devices

Case Temperature (T) 0 to +70°C

Supply Read Voltages:

V _{CC} /V _{PP} for Am27X256-XX5	+4.75 to +5.25 V
V _{CC} /V _{PP} for Am27X256-XX0	+4.50 to +5.50 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over operating range unless otherwise specified
(Notes 3, 4, 6 and 8)

TTL and NMOS Inputs					
Parameter Symbol	Parameter Description	Test Conditions	Min.	Max.	Unit
V _{OH}	Output HIGH Voltage	I _{OH} = - 400 μA	2.4		V
V _{OL}	Output LOW Voltage	I _{OL} = 2.1 mA		0.45	V
V _{IH}	Input HIGH Voltage		2.0	V _{CC} + 0.5	V
V _{IL}	Input LOW Voltage		- 0.3	+0.8	V
I _{LI}	Input Load Current	V _{IN} = 0 V to V _{CC}		1.0	μA
I _{LO}	Output Leakage Current	V _{OUT} = 0 V to V _{CC}		10	μA
I _{CC1}	V _{CC} Active Current (Note 4)	$\overline{CE} = V_{IL}$, f = 5 MHz, I _{OUT} = 0 mA (Open Outputs)		30	mA
I _{CC2}	V _{CC} Standby Current	$\overline{CE} = V_{IH}$		1	mA
I _{PP}	V _{PP} Supply Current (Note 7)	$\overline{CE} = \overline{OE} = V_{IL}$, V _{PP} = V _{CC}		100	μA
CMOS Inputs					
Parameter Symbol	Parameter Description	Test Conditions	Min.	Max.	Unit
V _{OH}	Output HIGH Voltage	I _{OH} = - 400 μA	2.4		V
V _{OL}	Output LOW Voltage	I _{OL} = 2.1 mA		0.45	V
V _{IH}	Input HIGH Voltage		V _{CC} - 0.3	V _{CC} + 0.3	V
V _{IL}	Input LOW Voltage		- 0.3	+0.8	V
I _{LI}	Input Load Current	V _{IN} = 0 V to V _{CC}		1.0	μA
I _{LO}	Output Leakage Current	V _{OUT} = 0 V to V _{CC}		10	μA
I _{CC1}	V _{CC} Active Current (Note 4)	$\overline{CE} = V_{IL}$, f = 5 MHz, I _{OUT} = 0 mA (Open Outputs)		25	mA
I _{CC2}	V _{CC} Standby Current	$\overline{CE} = V_{CC} \pm 0.3$		100	μA
I _{PP}	V _{PP} Supply Current (Note 7)	$\overline{CE} = \overline{OE} = V_{IL}$, V _{PP} = V _{CC}		100	μA

CAPACITANCE (Notes 1, 2 and 5)

Parameter Symbol	Parameter Description	Test Conditions	Typ.	Max.	Unit
C _{IN1}	Input Capacitance	V _{IN} = 0 V	8	12	pF
C _{IN2}	$\overline{\text{OE}}$ Input Capacitance	V _{IN} = 0 V	12	20	pF
C _{IN3}	$\overline{\text{CE}}$ Input Capacitance	V _{IN} = 0 V	9	12	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0 V	8	12	pF

Notes:

1. Typical values are for nominal supply voltages.
2. This parameter is only sampled and not 100% tested.
3. **Caution:** The Am27X256 must not be removed from, or inserted into, a socket or board when V_{PP} or V_{CC} is applied.
4. I_{CC1} is tested with $\overline{\text{OE}} = V_{IH}$ to simulate open outputs.
5. T_A = 25°C, f = 1 MHz.
6. Minimum DC input voltage is -0.5 V. During transitions, the inputs may undershoot to -2.0 V for periods less than 20 ns. Maximum DC voltage on output pins is V_{CC} + 0.5 V which may overshoot to V_{CC} + 2.0 V for periods less than 20 ns.
7. Maximum active power usage is the sum of I_{CC} and I_{PP}.
8. V_{CC} must be applied simultaneously or before V_{PP}, and removed simultaneously or after V_{PP}.






SWITCHING CHARACTERISTICS over operating ranges unless otherwise specified (Notes 1, 3 and 4)

Parameter Symbol		Parameter Description	Test Conditions			-105	-120	-150	-170	-200	-250	-300	Unit
JEDEC	Standard												
t _{AVQV}	t _{ACC}	Address to Output Delay	$\overline{\text{CE}} = \overline{\text{OE}} = V_{IL}$	Min.									ns
					Max.	100	120	150	170	200	250	300	ns
t _{ELQV}	t _{CE}	Chip Enable to Output Delay	$\overline{\text{OE}} = V_{IL}$	Min.									ns
					Max.	100	120	150	170	200	250	300	ns
t _{GLQV}	t _{OE}	Output Enable to Output Delay	$\overline{\text{CE}} = V_{IL}$	Min.									ns
					Max.	40	50	65	70	75	100	120	ns
t _{EHQZ} , t _{GHQZ}	t _{DF}	Output Enable HIGH to Output Float (Note 1)		Min.									ns
					Max.	30	35	50	50	55	60	75	ns
t _{AXQX}	t _{OH}	Output Hold from Addresses, $\overline{\text{CE}}$ or $\overline{\text{OE}}$ whichever occurred first		Min.	0	0	0	0	0	0	0	0	ns
					Max.								

Notes:


1. V_{CC} must be applied simultaneously or before V_{PP}, and removed simultaneously or after V_{PP}.
2. This parameter is only sampled and not 100% tested.
3. **Caution:** The Am27X256 must not be removed from, or inserted into, a socket or board when V_{PP} or V_{CC} is applied.
4. Output Load: 1 TTL gate and C_L = 100 pF, Input Rise and Fall Times: 20 ns, Input Pulse Levels: 0.45 to 2.4 V, Timing Measurement Reference Level — Inputs: 0.8 V and 2 V
Outputs: 0.8 V and 2 V

KEY TO SWITCHING WAVEFORMS

WAVEFORM	INPUTS	OUTPUTS
	MUST BE STEADY	WILL BE STEADY
	MAY CHANGE FROM H TO L	WILL BE CHANGING FROM H TO L
	MAY CHANGE FROM L TO H	WILL BE CHANGING FROM L TO H
	DON'T CARE ANY CHANGE PERMITTED	CHANGING, STATE UNKNOWN
	DOES NOT APPLY	CENTER LINE IS HIGH IMPEDENCE "OFF" STATE

KS000010

SWITCHING WAVEFORMS




12081B-008

Note:

1. \overline{OE} may be delayed up to $t_{ACC} - t_{OE}$ after the falling edge of \overline{CE} without impact on t_{ACC} .
2. t_{DF} is specified from \overline{OE} or \overline{CE} , whichever occurs first.


SWITCHING TEST CIRCUIT



12081B-005

$C_L = 100 \text{ pF}$ including jig capacitance

SWITCHING TEST WAVEFORM




12081B-006


AC Testing: Inputs are driven at 2.4 V for a logic "1" and 0.45 V for a logic "0". Input pulse rise and fall times are $\leq 20\text{ns}$.

PHYSICAL DIMENSIONS

PD 028



PL 032



06971C



Am27X512

65,536 x 8-Bit CMOS ExpressROM™ Device

DISTINCTIVE CHARACTERISTICS

- **OTP EPROM alternative:**
 - Factory programmed
 - Fully tested and guaranteed
 - Low cost
- **Mask ROM alternative**
 - Shorter leadtime
 - Lower volume per code
- **Compatible with JEDEC-approved EPROM pinout**
- **High performance CMOS technology**
 - Fast access time — 150 ns
 - Low power dissipation
100 μ A maximum standby current
- **Available in plastic DIP and plastic leaded chip carrier**

GENERAL DESCRIPTION


The Am27X512 is a wafer-level programmed EPROM with a standard topside for plastic packaging. It is organized as 65,536 by 8 bits and is available in plastic DIP as well as plastic leaded chip carrier (PLCC) packages. ExpressROM™ devices provide a board-ready memory solution for medium to high volume codes with short leadtimes. This offers manufacturers a cost-effective and flexible alternative to OTP EPROMs and mask programmed ROMs.

Access times as fast as 150 ns allow operation with

high-performance microprocessors with reduced WAIT states. The Am27X512 offers separate Output Enable (\overline{OE}) and Chip Enable (\overline{CE}) controls, thus eliminating bus contention in a multiple bus microprocessor system.

AMD's CMOS process technology provides high speed, low power, and high noise immunity. Typical power consumption is only 100 mW in active mode, and 250 μ W in standby mode.

BLOCK DIAGRAM





12081B-001

PRODUCT SELECTOR GUIDE

Family Part No.	Am27X512				
Ordering part No:					
±5% VCC Tolerance	-155	-175	-205	-255	-305
±10% VCC Tolerance	-	-170	-200	-250	-300
Max Access Time (ns)	150	170	200	250	300
\overline{CE} (\overline{E}) Access (ns)	150	170	200	250	300
\overline{OE} (\overline{G}) Access (ns)	50	50	75	100	100

CONNECTION DIAGRAMS

Top View




12081B-002

11557-003A

Note: JEDEC nomenclature is in parentheses.

LOGIC SYMBOL



12081B-004

PIN DESCRIPTION


- A₀ - A₁₅ = Address Inputs
- \overline{CE} (\overline{E}) = Chip Enable Input
- DQ₀ - DQ₇ = Data Outputs
- \overline{OE} (\overline{G}) = Output Enable Input
- V_{CC} = V_{CC} Supply Voltage
- GND = Ground
- NC = No Internal Connection
- DU = No External Connection (Do Not Use)

ORDERING INFORMATION

Standard Products

AMD standard products are available in several packages and operating ranges. The ordering number (Valid Combination) is formed by a combination of:

- a. Device Number
- b. Speed Option (if applicable)
- c. Package Type
- d. Temperature Range
- e. Code Designation



Valid Combinations	
27X512-155	JC, PC
27X512-170	
27X512-175	
27X512-200	
27X512-205	
27X512-250	
27X512-255	
27X512-300	
27X512-305	

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

FUNCTIONAL DESCRIPTION

Read Mode

The Am27X512 has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable (\overline{CE}) is the power control and should be used for device selection. Output Enable (\overline{OE}) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time (t_{ACC}) is equal to the delay from \overline{CE} to output (t_{CE}). Data is available at the outputs t_{OE} after the falling edge of \overline{OE} , assuming that \overline{CE} has been LOW and addresses have been stable for at least $t_{ACC} - t_{OE}$.

Standby Mode

The Am27X512 has a CMOS standby mode which reduces the maximum V_{CC} current to 100 μ A. It is placed in CMOS-standby when \overline{CE} is at $V_{CC} \pm 0.3$ V. The Am27X512 also has a TTL-standby mode which reduces the maximum V_{CC} current to 1.0 mA. It is placed in TTL-standby when \overline{CE} is at V_{IH} . When in standby mode, the outputs are in a high-impedance state, independent of the \overline{OE} input.

Output OR-Tieing

To accommodate multiple memory connections, a two-line control function is provided to allow for:

1. Low memory power dissipation, and
2. Assurance that output bus contention will not occur.

It is recommended that \overline{CE} be decoded and used as the primary device-selecting function, while \overline{OE} be made a common connection to all devices in the array and connected to the READ line from the system control bus.

This assures that all deselected memory devices are in their low-power standby mode and that the output pins are only active when data is desired from a particular memory device.

System Applications

During the switch between active and standby conditions, transient current peaks are produced on the rising and falling edges of Chip Enable. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. At a minimum, a 0.1 μ F ceramic capacitor (high frequency, low inherent inductance) should be used on each device between V_{CC} and GND to minimize transient effects. In addition, to overcome the voltage drop caused by the inductive effects of the printed circuit board traces on ExpressROM™ device arrays, a 4.7- μ F bulk electrolytic capacitor should be used between V_{CC} and GND for each eight devices. The location of the capacitor should be close to where the power supply is connected to the array.

Mode Select Table			
Pins			
Mode	\overline{CE}	\overline{OE}	Outputs
Read	V_{IL}	V_{IL}	DOUT
Output Disable	V_{IL}	V_{IH}	High Z
Standby (TTL)	V_{IH}	X	High Z
Standby (CMOS)	$V_{CC} \pm 0.3$ V	X	High Z

Note: X can be either V_{IL} or V_{IH}

ABSOLUTE MAXIMUM RATINGS

Storage Temperature	-65 to 125°C
Ambient Temperature with Power Applied	-55 to +125°C
Voltage with Respect to Ground: All pins except V _{CC}	-0.6 to V _{CC} +0.5 V
V _{CC}	-0.6 to 7.0 V

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure of the device to absolute maximum rating conditions for extended periods may affect device reliability.

Note: Minimum DC voltage on input or output is -0.5 V. During transitions, the inputs may undershoot GND to -2.0 V for periods of up to 20 ns. Maximum DC voltage on input and output is V_{CC}+0.5 V which may overshoot to V_{CC}+2.0 V for periods up to 20 ns.

OPERATING RANGES

Commercial (C) Devices Case Temperature (T)	0 to +70°C
--	------------

Supply Read Voltages:	
V _{CC} for Am27X512-XX5	+4.75 to +5.25 V
V _{CC} for Am27X512-XX0	+4.50 to +5.50 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

**DC CHARACTERISTICS over operating range unless otherwise specified
(Notes 3, 4, and 6)**

TTL and NMOS Inputs					
Parameter Symbol	Parameter Description	Test Conditions	Min.	Max.	Unit
V_{OH}	Output HIGH Voltage	$I_{OH} = -400 \mu A$	2.4		V
V_{OL}	Output LOW Voltage	$I_{OL} = 2.1 \text{ mA}$		0.45	V
V_{IH}	Input HIGH Voltage		2.0	$V_{CC} + 0.5$	V
V_{IL}	Input LOW Voltage		-0.3	+0.8	V
I_{LI}	Input Load Current	$V_{IN} = 0 \text{ V to } V_{CC}$		1.0	μA
I_{LO}	Output Leakage Current	$V_{OUT} = 0 \text{ V to } V_{CC}$		10	μA
I_{CC1}	V_{CC} Active Current (Note 4)	$\overline{CE} = V_{IL}$, $f = 10 \text{ MHz}$, $I_{OUT} = 0 \text{ mA}$ (Open Outputs)		40	mA
I_{CC2}	V_{CC} Standby Current	$\overline{CE} = V_{IH}$, $OE = V_{IL}$		1	mA
CMOS Inputs					
Parameter Symbol	Parameter Description	Test Conditions	Min.	Max.	Unit
V_{OH}	Output HIGH Voltage	$I_{OH} = -400 \mu A$	2.4		V
V_{OL}	Output LOW Voltage	$I_{OL} = 2.1 \text{ mA}$		0.45	V
V_{IH}	Input HIGH Voltage		$V_{CC} - 0.3$	$V_{CC} + 0.3$	V
V_{IL}	Input LOW Voltage		-0.3	+0.8	V
I_{LI}	Input Load Current	$V_{IN} = 0 \text{ V to } V_{CC}$		1.0	μA
I_{LO}	Output Leakage Current	$V_{OUT} = 0 \text{ V to } V_{CC}$		10	μA
I_{CC1}	V_{CC} Active Current (Note 4)	$\overline{CE} = V_{IL}$, $f = 10 \text{ MHz}$, $I_{OUT} = 0 \text{ mA}$ (Open Outputs)		40	mA
I_{CC2}	V_{CC} Standby Current	$\overline{CE} = V_{CC} \pm 0.3$		100	μA

CAPACITANCE (Notes 1, 2 and 5)

Parameter Symbol	Parameter Description	Test Conditions	Typ.	Max.	Unit
C _{IN1}	Input Capacitance	V _{IN} = 0 V	8	12	pF
C _{IN2}	\overline{OE} Input Capacitance	V _{IN} = 0 V	12	20	pF
C _{IN3}	\overline{CE} Input Capacitance	V _{IN} = 0 V	9	12	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0 V	8	12	pF

Notes:

1. Typical values are for nominal supply voltages.
2. This parameter is only sampled and not 100% tested.
3. **Caution:** The Am27X512 must not be removed from, or inserted into, a socket or board when V_{CC} is applied.
4. I_{CC1} is tested with $\overline{OE} = V_{IH}$ to simulate open outputs.
5. T_A = 25°C, f = 1 MHz.
6. Minimum DC input voltage is -0.5 V. During transitions, the inputs may undershoot to -2.0 V for periods less than 20 ns. Maximum DC voltage on output pins is V_{CC} + 0.5 V which may overshoot to V_{CC} + 2.0 V for periods less than 20 ns.


SWITCHING CHARACTERISTICS over operating ranges unless otherwise specified (Notes 2 and 3)

Parameter Symbol		Parameter Description	Test Conditions						Unit	
JEDEC	Standard			-155	-170 -175	-200 -205	-250 -255	-300 -305		
t _{AVQV}	t _{ACC}	Address to Output Delay	$\overline{CE} = \overline{OE} = V_{IL}$	Min.						ns
				Max.	150	170	200	250	300	ns
t _{ELQV}	t _{CE}	Chip Enable to Output Delay	$\overline{OE} = V_{IL}$	Min.						ns
				Max.	150	170	200	250	300	ns
t _{GLQV}	t _{OE}	Output Enable to Output Delay	$\overline{CE} = V_{IL}$	Min.						ns
				Max.	50	50	75	100	100	ns
t _{EHQZ} t _{GHQZ}	t _{DF}	Output Enable HIGH to Output Float (Note 1)		Min.						ns
				Max.	30	30	60	60	60	ns
t _{AXQX}	t _{OH}	Output Hold from Addresses, \overline{CE} or \overline{OE} whichever occurred first		Min.	0	0	0	0	0	ns
				Max.						ns

Notes:

1. This parameter is only sampled and not 100% tested.
2. **Caution:** The Am27X512 must not be removed from, or inserted into, a socket or board when V_{CC} is applied.
3. Output Load: 1 TTL gate and C_L = 100 pF, Input Rise and Fall Times: 20 ns, Input Pulse Levels: 0.45 to 2.4 V, Timing Measurement Reference Level — Inputs: 0.8 V and 2 V
Outputs: 0.8 V and 2 V


SWITCHING TEST CIRCUIT



12081B-005

$C_L = 100 \text{ pF}$ including jig capacitance

SWITCHING TEST WAVEFORM



12081B-006


AC Testing: Inputs are driven at 2.4 V for a logic "1" and 0.45 V for a logic "0". Input pulse rise and fall times are $\leq 20\text{ns}$.

KEY TO SWITCHING WAVEFORMS

WAVEFORM	INPUTS	OUTPUTS
	MUST BE STEADY	WILL BE STEADY
	MAY CHANGE FROM H TO L	WILL BE CHANGING FROM H TO L
	MAY CHANGE FROM L TO H	WILL BE CHANGING FROM L TO H
	DON'T CARE ANY CHANGE PERMITTED	CHANGING, STATE UNKNOWN
	DOES NOT APPLY	CENTER LINE IS HIGH IMPEDENCE "OFF" STATE

KS000010

SWITCHING WAVEFORMS




12081B-008

Note:

- \overline{OE} may be delayed up to $t_{ACC} - t_{OE}$ after the falling edge of \overline{CE} without impact on t_{ACC} .
- t_{DF} is specified from \overline{OE} or \overline{CE} , whichever occurs first.


PHYSICAL DIMENSIONS

PD 028



06842B

PL 032



06971C



Am27X010

Advanced
Micro
Devices

1 Megabit (131,072 x 8-Bit) CMOS ExpressROM™ Device

DISTINCTIVE CHARACTERISTICS

- **OTP EPROM alternative:**
 - Factory programmed
 - Fully tested and guaranteed
 - Low cost
- **Mask ROM alternative**
 - Shorter leadtime
 - Lower volume per code
- **Compatible with JEDEC-approved EPROM pinout**
- **High performance CMOS technology**
 - Fast access time — 200 ns
 - Low power dissipation
100 μ A maximum standby current
- **Available in plastic DIP and plastic leaded chip carrier**


GENERAL DESCRIPTION

The Am27X010 is a wafer-level programmed EPROM with a standard topside for plastic packaging. It is organized as 131,072 by 8 bits and is available in plastic DIP as well as plastic leaded chip carrier (PLCC) packages. ExpressROM™ devices provide a board-ready memory solution for medium to high volume codes with short leadtimes. This offers manufacturers a cost-effective and flexible alternative to OTP EPROMs and mask programmed ROMs.

Access times as fast as 200 ns allow operation with high-performance microprocessors with reduced WAIT states. The Am27X010 offers separate Output Enable (\overline{OE}) and Chip Enable (\overline{CE}) controls, thus eliminating bus contention in a multiple bus microprocessor system.

AMD's CMOS process technology provides high speed, low power, and high noise immunity. Typical power consumption is only 100 mW in active mode, and 250 μ W in standby mode.

BLOCK DIAGRAM




12081B-001

PRODUCT SELECTOR GUIDE

Family Part No.	Am27X010		
Ordering part No:			
±5% VCC Tolerance	-205	-255	-305
±10% VCC Tolerance	-200	-250	-300
Max Access Time (ns)	200	250	300
\overline{CE} (\overline{E}) Access (ns)	200	250	300
\overline{OE} (\overline{G}) Access (ns)	75	100	120


CONNECTION DIAGRAMS

Top View



- Note: 1. JEDEC nomenclature is in parentheses.
 2. The 32-Pin DIP to 32-Pin PLCC configuration varies from the JEDEC 28-Pin DIP to 32-Pin PLCC configuration.

LOGIC SYMBOL



PIN DESCRIPTION


- A₀ - A₁₆ = Address Inputs
- \overline{CE} (\overline{E}) = Chip Enable Input
- DQ₀ - DQ₇ = Data Outputs
- \overline{OE} (\overline{G}) = Output Enable Input
- PGM (P) = Enable Input
- V_{PP} = V_{PP} Supply Voltage
- V_{CC} = V_{CC} Supply Voltage
- GND = Ground
- NC = No Internal Connection
- DU = No External Connection (Do Not Use)

ORDERING INFORMATION

Standard Products

AMD standard products are available in several packages and operating ranges. The ordering number (Valid Combination) is formed by a combination of:

- a. Device Number
- b. Speed Option
- c. Package Type
- d. Temperature Range
- e. Code Designation



Valid Combinations	
27X010-200	JC, PC
27X010-205	
27X010-250	
27X010-255	
27X010-300	
27X010-305	

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

FUNCTIONAL DESCRIPTION

Read Mode

The Am27X010 has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable (\overline{CE}) is the power control and should be used for device selection. Output Enable (\overline{OE}) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time (t_{ACC}) is equal to the delay from \overline{CE} to output (t_{CE}). Data is available at the outputs t_{OE} after the falling edge of \overline{OE} , assuming that \overline{CE} has been LOW and addresses have been stable for at least $t_{ACC} - t_{OE}$.

Standby Mode

The Am27X010 has a CMOS standby mode which reduces the maximum V_{CC} current to 100 μ A. It is placed in CMOS-standby when \overline{CE} is at $V_{CC} \pm 0.3$ V. The Am27X010 also has a TTL-standby mode which reduces the maximum V_{CC} current to 1.0 mA. It is placed in TTL-standby when \overline{CE} is at V_{IH} . When in standby mode, the outputs are in a high-impedance state, independent of the \overline{OE} input.

Output OR-Tieing

To accommodate multiple memory connections, a two-line control function is provided to allow for:

1. Low memory power dissipation, and
2. Assurance that output bus contention will not occur.

It is recommended that \overline{CE} be decoded and used as the primary device-selecting function, while \overline{OE} be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in

their low-power standby mode and that the output pins are only active when data is desired from a particular memory device.

System Applications

During the switch between active and standby conditions, transient current peaks are produced on the rising and falling edges of Chip Enable. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. At a minimum, a 0.1 μ F ceramic capacitor (high frequency, low inherent inductance) should be used on each device between V_{CC} and GND to minimize transient effects. In addition, to overcome the voltage drop caused by the inductive effects of the printed circuit board traces on ExpressROM™ device arrays, a 4.7- μ F bulk electrolytic capacitor should be used between V_{CC} and GND for each eight devices. The location of the capacitor should be close to where the power supply is connected to the array.

Mode Select Table					
Pins					
Mode	\overline{CE}	\overline{OE}	PGM	V_{PP}	Outputs
Read	V_{IL}	V_{IL}	X	X	D_{OUT}
Output Disable	V_{IL}	V_{IH}	X	X	High Z
Standby (TTL)	V_{IH}	X	X	X	High Z
Standby (CMOS)	$V_{CC} \pm 0.3$ V	X	X	X	High Z

Note: X can be either V_{IL} or V_{IH}

ABSOLUTE MAXIMUM RATINGS

Storage Temperature	-65 to 125°C
Ambient Temperature with Power Applied	-55 to +125°C
Voltage with Respect to Ground: All pins except V _{CC} and V _{PP}	-0.6 to V _{CC} +0.5 V
V _{CC} and V _{PP}	-0.6 to 7.0 V

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure of the device to absolute maximum rating conditions for extended periods may affect device reliability.

Note:

Minimum DC voltage on input or output is -0.5 V. During transitions, the inputs may undershoot GND to -2.0 V for periods of up to 20 ns. Maximum DC voltage on input and output is V_{CC} +0.5 V which may overshoot to V_{CC} +2.0 V for periods up to 20 ns.

OPERATING RANGES

Commercial (C) Devices

Case Temperature (T) 0 to +70°C

Supply Read Voltages:

V _{CC} for Am27X010-XX5	+4.75 to +5.25 V
V _{CC} for Am27X010-XX0	+4.50 to +5.50 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

**DC CHARACTERISTICS over operating range unless otherwise specified
(Notes 3, 4, 6 and 8)**

TTL and NMOS Inputs					
Parameter Symbol	Parameter Description	Test Conditions	Min.	Max.	Unit
V _{OH}	Output HIGH Voltage	I _{OH} = - 400 μA	2.4		V
V _{OL}	Output LOW Voltage	I _{OL} = 2.1 mA		0.45	V
V _{IH}	Input HIGH Voltage		2.0	V _{CC} + 0.5	V
V _{IL}	Input LOW Voltage		- 0.3	+0.8	V
I _{LI}	Input Load Current	V _{IN} = 0 V to V _{CC}		1.0	μA
I _{LO}	Output Leakage Current	V _{OUT} = 0 V to V _{CCPP}		10	μA
I _{CC1}	V _{CC} Active Current (Note 4)	$\overline{CE} = V_{IL}$, f = 5 MHz, I _{OUT} = 0 mA (Open Outputs)		30	mA
I _{CC2}	V _{CC} Standby Current	$\overline{CE} = V_{IH}$		1	mA
I _{PP}	V _{CC} Supply Current (Note 7)	$\overline{CE} = \overline{OE} = V_{IL}$, V _{PP} = V _{CC}		100	μA
CMOS Inputs					
Parameter Symbol	Parameter Description	Test Conditions	Min.	Max.	Unit
V _{OH}	Output HIGH Voltage	I _{OH} = - 400 μA	2.4		V
V _{OL}	Output LOW Voltage	I _{OL} = 2.1 mA		0.45	V
V _{IH}	Input HIGH Voltage		V _{CC} - 0.3	V _{CC} + 0.3	V
V _{IL}	Input LOW Voltage		- 0.3	+0.8	V
I _{LI}	Input Load Current	V _{IN} = 0 V to V _{CC}		1.0	μA
I _{LO}	Output Leakage Current	V _{OUT} = 0 V to V _{CC}		10	μA
I _{CC1}	V _{CC} Active Current (Note 4)	$\overline{CE} = V_{IL}$, f = 5 MHz, I _{OUT} = 0 mA (Open Outputs)		30	mA
I _{CC2}	V _{CC} Standby Current	$\overline{CE} = V_{CC} \pm 0.3$		100	μA
I _{PP}	V _{CC} Supply Current (Note 7)	$\overline{CE} = \overline{OE} = V_{IL}$, V _{PP} = V _{CC}		100	μA

CAPACITANCE (Notes 1, 2 and 5)

Parameter Symbol	Parameter Description	Test Conditions	PD 032		PL 032		Unit
			Typ.	Max.	Typ.	Max.	
C _{IN1}	Input Capacitance	V _{IN} = 0 V	8	12	6	9	pF
C _{IN2}	$\overline{\text{OE}}$ Input Capacitance	V _{IN} = 0 V	12	20	9	15	pF
C _{IN3}	$\overline{\text{CE}}$ Input Capacitance	V _{IN} = 0 V	9	12	7	9	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0 V	8	12	6	9	pF

Notes:

1. Typical values are for nominal supply voltages.
2. This parameter is only sampled and not 100% tested.
3. **Caution:** The Am27X010 must not be removed from, or inserted into, a socket or board when V_{PP} or V_{CC} is applied.
4. I_{CC1} is tested with $\overline{\text{OE}} = V_{IH}$ to simulate open outputs.
5. T_A = 25°C, f = 1 MHz.
6. Minimum DC input voltage is -0.5 V. During transitions, the inputs may undershoot to -2.0 V for periods less than 20 ns. Maximum DC voltage on output pins is V_{CC} + 0.5 V which may overshoot to V_{CC} + 2.0 V for periods less than 20 ns.
7. Maximum active power usage is the sum of I_{CC} and I_{PP}.
8. V_{CC} must be applied simultaneously or before V_{PP}, and removed simultaneously or after V_{PP}.


SWITCHING CHARACTERISTICS over operating ranges unless otherwise specified (Notes 1, 3 and 4)

Parameter Symbol		Parameter Description	Test Conditions		-200	-250	-300	Unit
JEDEC	Standard				-205	-255	-305	
t _{AVQV}	t _{ACC}	Address to Output Delay	$\overline{\text{CE}} = \overline{\text{OE}} = V_{IL}$	Min.				ns
				Max.	200	250	300	ns
t _{ELQV}	t _{CE}	Chip Enable to Output Delay	$\overline{\text{OE}} = V_{IL}$	Min.				ns
				Max.	200	250	300	ns
t _{GLQV}	t _{OE}	Output Enable to Output Delay	$\overline{\text{CE}} = V_{IL}$	Min.				ns
				Max.	75	100	100	ns
t _{EHQZ} , t _{GHQZ}	t _{DF}	Output Enable HIGH to Output Float (Note 1)		Min.				ns
				Max.	60	60	60	ns
t _{AXQX}	t _{OH}	Output Hold from Addresses, $\overline{\text{CE}}$ or $\overline{\text{OE}}$ whichever occurred first		Min.	0	0	0	ns
				Max.				ns

Notes:

1. V_{CC} must be applied simultaneously or before V_{PP}, and removed simultaneously or after V_{PP}.
2. This parameter is only sampled and not 100% tested.
3. **Caution:** The Am27X010 must not be removed from, or inserted into, a socket or board when V_{PP} or V_{CC} is applied.
4. Output Load: 1 TTL gate and C_L = 100 pF, Input Rise and Fall Times: 20 ns, Input Pulse Levels: 0.45 to 2.4 V, Timing Measurement Reference Level — Inputs: 0.8 V and 2 V
Outputs: 0.8 V and 2 V


SWITCHING TEST CIRCUIT



12081B-005

$C_L = 100 \text{ pF}$ including jig capacitance

SWITCHING TEST WAVEFORM



12081B-006


AC Testing: Inputs are driven at 2.4 V for a logic "1" and 0.45 V for a logic "0". Input pulse rise and fall times are $\leq 20\text{ns}$.

KEY TO SWITCHING WAVEFORMS

WAVEFORM	INPUTS	OUTPUTS
	MUST BE STEADY	WILL BE STEADY
	MAY CHANGE FROM H TO L	WILL BE CHANGING FROM H TO L
	MAY CHANGE FROM L TO H	WILL BE CHANGING FROM L TO H
	DON'T CARE ANY CHANGE PERMITTED	CHANGING, STATE UNKNOWN
	DOES NOT APPLY	CENTER LINE IS HIGH IMPEDENCE "OFF" STATE

KS000010

SWITCHING WAVEFORMS




12081B-008

Note:

- \overline{OE} may be delayed up to $t_{ACC} - t_{OE}$ after the falling edge of \overline{CE} without impact on t_{ACC} .
- t_{DF} is specified from \overline{OE} or \overline{CE} , whichever occurs first.


PHYSICAL DIMENSIONS

PD 032



12416A

PL 032



06971C



Am27X1024

Advanced
Micro
Devices

1 Megabit (65,536 x 16-Bit) CMOS ExpressROM™ Device

DISTINCTIVE CHARACTERISTICS

- **OTP EPROM alternative:**
 - Factory programmed
 - Fully tested and guaranteed
 - Low cost
- **Mask ROM alternative**
 - Shorter leadtime
 - Lower volume per code
- **Compatible with JEDEC-approved EPROM pinout**
- **High performance CMOS technology**
 - Fast access time — 170 ns
 - Low power dissipation
200 μ A maximum standby current
- **Available in plastic DIP and plastic leaded chip carrier**


GENERAL DESCRIPTION

The Am27X1024 is a wafer-level programmed EPROM with a standard topside for plastic packaging. It is organized as 65,536 by 16 bits and is available in plastic DIP as well as plastic leaded chip carrier (PLCC) packages. ExpressROM™ devices provide a board-ready memory solution for medium to high volume codes with short leadtimes. This offers manufacturers a cost-effective and flexible alternative to OTP EPROMs and mask programmed ROMs.

Access times as fast as 170 ns allow operation with high-performance microprocessors with reduced WAIT states. The Am27X1024 offers separate Output Enable (\overline{OE}) and Chip Enable (\overline{CE}) controls, thus eliminating bus contention in a multiple bus microprocessor system.

AMD's CMOS process technology provides high speed, low power, and high noise immunity. Typical power consumption is only 125 mW in active mode, and 350 μ W in standby mode.

BLOCK DIAGRAM





12081B-001

PRODUCT SELECTOR GUIDE

Family Part No.	Am27X1024			
Ordering part No: ±5% VCC Tolerance	-175	-205	-255	-305
±10% VCC Tolerance	—	-200	-250	-300
Max Access Time (ns)	170	200	250	300
\overline{CE} (\overline{E}) Access (ns)	170	200	250	300
\overline{OE} (\overline{G}) Access (ns)	65	75	100	120


CONNECTION DIAGRAMS

Top View



Note: JEDEC nomenclature is in parentheses.

LOGIC SYMBOL



PIN DESCRIPTION


- A₀ - A₁₅ = Address Inputs
- \overline{CE} (\overline{E}) = Chip Enable Input
- DQ₀ - DQ₁₆ = Data Outputs
- \overline{OE} (\overline{G}) = Output Enable Input
- PGM = Enable Input
- V_{PP} = V_{PP} Supply Voltage
- V_{CC} = V_{CC} Supply Voltage
- GND = Ground
- NC = No Internal Connection
- DU = No External Connection (Do Not Use)

ORDERING INFORMATION

Standard Products

AMD standard products are available in several packages and operating ranges. The ordering number (Valid Combination) is formed by a combination of:

- a. Device Number
- b. Speed Option
- c. Package Type
- d. Temperature Range
- e. Code Designation



Valid Combinations	
27X1024-175	JC, PC
27X1024-200	
27X1024-205	
27X1024-250	
27X1024-255	
27X1024-300	
27X1024-305	

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

FUNCTIONAL DESCRIPTION

Read Mode

The Am27X1024 has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable (\overline{CE}) is the power control and should be used for device selection. Output Enable (\overline{OE}) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time (t_{ACC}) is equal to the delay from \overline{CE} to output (t_{CE}). Data is available at the outputs t_{OE} after the falling edge of \overline{OE} , assuming that \overline{CE} has been LOW and addresses have been stable for at least $t_{ACC} - t_{OE}$.

Standby Mode

The Am27X1024 has a CMOS standby mode which reduces the maximum V_{CC} current to 200 μ A. It is placed in CMOS-standby when \overline{CE} is at $V_{CC} \pm 0.3$ V. The Am27X1024 also has a TTL-standby mode which reduces the maximum V_{CC} current to 1.0 mA. It is placed in TTL-standby when \overline{CE} is at V_{IH} . When in standby mode, the outputs are in a high-impedance state, independent of the \overline{OE} input.

Output OR-Tieing

To accommodate multiple memory connections, a two-line control function is provided to allow for:

1. Low memory power dissipation, and
2. Assurance that output bus contention will not occur.

It is recommended that \overline{CE} be decoded and used as the primary device-selecting function, while \overline{OE} be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in their low-power standby mode and that the output pins

are only active when data is desired from a particular memory device.

System Applications

During the switch between active and standby conditions, transient current peaks are produced on the rising and falling edges of Chip Enable. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. At a minimum, a 0.1 μ F ceramic capacitor (high frequency, low inherent inductance) should be used on each device between V_{CC} and GND to minimize transient effects. In addition, to overcome the voltage drop caused by the inductive effects of the printed circuit board traces on ExpressROM™ device arrays, a 4.7- μ F bulk electrolytic capacitor should be used between V_{CC} and GND for each eight devices. The location of the capacitor should be close to where the power supply is connected to the array.

Mode	\overline{CE}	\overline{OE}	PGM	V_{PP}	Outputs
Read	V_{IL}	V_{IL}	V_{IH}	V_{CC}	DOUT
Output Disable	V_{IL}	V_{IH}	V_{IH}	V_{CC}	High Z
Standby (TTL)	V_{IH}	X	X	V_{CC}	High Z
Standby (CMOS)	$V_{CC} \pm 0.3$ V	X	X	X	High Z

Note: X can be either V_{IL} or V_{IH}

ABSOLUTE MAXIMUM RATINGS

Storage Temperature	-65 to 125°C
Ambient Temperature with Power Applied	-55 to +125°C
Voltage with Respect to Ground: All pins except V _{CC} and V _{PP}	-0.6 to V _{CC} +0.5 V
V _{CC} and V _{PP}	-0.6 to 7.0 V

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure of the device to absolute maximum rating conditions for extended periods may affect device reliability.

Note:

Minimum DC voltage on input or output is -0.5 V. During transitions, the inputs may undershoot GND to -2.0 V for periods of up to 20 ns. Maximum DC voltage on input and output is V_{CC} +0.5 V which may overshoot to V_{CC} +2.0 V for periods up to 20 ns.

OPERATING RANGES

Commercial (C) Devices

Case Temperature (T)	0 to +70°C
----------------------	------------

Supply Read Voltages:

V _{CC} /V _{PP} for Am27X1024-XX5	+4.75 to +5.25 V
V _{CC} /V _{PP} for Am27X1024-XX0	+4.50 to +5.50 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over operating range unless otherwise specified
(Notes 3, 4, 6 and 8)

TTL and NMOS Inputs					
Parameter Symbol	Parameter Description	Test Conditions	Min.	Max.	Unit
V _{OH}	Output HIGH Voltage	I _{OH} = - 400 μA	2.4		V
V _{OL}	Output LOW Voltage	I _{OL} = 2.1 mA		0.45	V
V _{IH}	Input HIGH Voltage		2.0	V _{CC} + 0.5	V
V _{IL}	Input LOW Voltage		- 0.3	+0.8	V
I _{LI}	Input Load Current	V _{IN} = 0 V to V _{CC}		1.0	μA
I _{LO}	Output Leakage Current	V _{OUT} = 0 V to V _{CC}		10	μA
I _{CC1}	V _{CC} Active Current (Note 4)	$\overline{CE} = V_{IL}$, f = 5 MHz, I _{OUT} = 0 mA (Open Outputs)		50	mA
I _{CC2}	V _{CC} Standby Current	$\overline{CE} = V_{IH}$, $\overline{OE} = V_{IL}$		1	mA
I _{PP}	V _{CC} Supply Current (Note 7)	$\overline{CE} = \overline{OE} = V_{IL}$, V _{PP} = V _{CC}		100	μA
CMOS Inputs					
Parameter Symbol	Parameter Description	Test Conditions	Min.	Max.	Unit
V _{OH}	Output HIGH Voltage	I _{OH} = - 400 μA	2.4		V
V _{OL}	Output LOW Voltage	I _{OL} = 2.1 mA		0.45	V
V _{IH}	Input HIGH Voltage		V _{CC} - 0.3	V _{CC} + 0.3	V
V _{IL}	Input LOW Voltage		- 0.3	+0.8	V
I _{LI}	Input Load Current	V _{IN} = 0 V to V _{CC}		1.0	μA
I _{LO}	Output Leakage Current	V _{OUT} = 0 V to V _{CC}		10	μA
I _{CC1}	V _{CC} Active Current (Note 4)	$\overline{CE} = V_{IL}$, f = 5 MHz, I _{OUT} = 0 mA (Open Outputs)		50	mA
I _{CC2}	V _{CC} Standby Current	$\overline{CE} = V_{CC} \pm 0.3$		200	μA
I _{PP}	V _{CC} Supply Current (Note 7)	$\overline{CE} = \overline{OE} = V_{IL}$, V _{PP} = V _{CC}		100	μA

CAPACITANCE (Notes 1, 2 and 5)

Parameter Symbol	Parameter Description	Test Conditions	PD 040		PL 044		Unit
			Typ.	Max.	Typ.	Max.	
C _{IN1}	Input Capacitance	V _{IN} = 0 V	8	12	6	9	pF
C _{IN2}	\overline{OE} Input Capacitance	V _{IN} = 0 V	12	20	9	15	pF
C _{IN3}	\overline{CE} Input Capacitance	V _{IN} = 0 V	9	12	7	9	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0 V	8	12	6	9	pF

Notes:

1. Typical values are for nominal supply voltages.
2. This parameter is only sampled and not 100% tested.
3. **Caution:** The Am27X1024 must not be removed from, or inserted into, a socket or board when V_{PP} or V_{CC} is applied.
4. I_{CC1} is tested with $\overline{OE} = V_{IH}$ to simulate open outputs.
5. T_A = 25°C, f = 1 MHz.
6. Minimum DC input voltage is -0.5 V. During transitions, the inputs may undershoot to -2.0 V for periods less than 20 ns. Maximum DC voltage on output pins is V_{CC} + 0.5 V which may overshoot to V_{CC} + 2.0 V for periods less than 20 ns.
7. Maximum active power usage is the sum of I_{CC} and I_{PP}.
8. V_{CC} must be applied simultaneously or before V_{PP}, and removed simultaneously or after V_{PP}.


SWITCHING CHARACTERISTICS over operating ranges unless otherwise specified (Notes 1, 3 and 4)

Parameter Symbol		Parameter Description	Test Conditions		-175	-200	-250	-300	Unit
JEDEC	Standard			Min.	-205	-255	-305		
t _{AVQV}	t _{ACC}	Address to Output Delay	$\overline{CE} = \overline{OE} = V_{IL}$	Min.					ns
				Max.	170	200	250	300	ns
t _{ELQV}	t _{CE}	Chip Enable to Output Delay	$\overline{OE} = V_{IL}$	Min.					ns
				Max.	170	200	250	300	ns
t _{GLQV}	t _{OE}	Output Enable to Output Delay	$\overline{CE} = V_{IL}$	Min.					ns
				Max.	65	75	100	120	ns
t _{EHQZ} t _{GHQZ}	t _{DF}	Output Enable HIGH to Output Float (Note 1)		Min.					ns
				Max.	50	60	60	60	ns
t _{AXQX}	t _{OH}	Output Hold from Addresses, \overline{CE} or \overline{OE} whichever occurred first		Min.	0	0	0	0	ns
				Max.					ns

Notes:

1. V_{CC} must be applied simultaneously or before V_{PP}, and removed simultaneously or after V_{PP}.
2. This parameter is only sampled and not 100% tested.
3. **Caution:** The Am27X1024 must not be removed from, or inserted into, a socket or board when V_{PP} or V_{CC} is applied.
4. Output Load: 1 TTL gate and C_L = 100 pF, Input Rise and Fall Times: 20 ns, Input Pulse Levels: 0.45 to 2.4 V, Timing Measurement Reference Level — Inputs: 0.8 V and 2 V
Outputs: 0.8 V and 2 V


SWITCHING TEST CIRCUIT



12081B-005

$C_L = 100\text{ pF}$ including jig capacitance






SWITCHING TEST WAVEFORM



12081B-006


AC Testing: Inputs are driven at 2.4 V for a logic "1" and 0.45 V for a logic "0". Input pulse rise and fall times are $\leq 20\text{ ns}$.

KEY TO SWITCHING WAVEFORMS

WAVEFORM	INPUTS	OUTPUTS
	MUST BE STEADY	WILL BE STEADY
	MAY CHANGE FROM H TO L	WILL BE CHANGING FROM H TO L
	MAY CHANGE FROM L TO H	WILL BE CHANGING FROM L TO H
	DON'T CARE ANY CHANGE PERMITTED	CHANGING, STATE UNKNOWN
	DOES NOT APPLY	CENTER LINE IS HIGH IMPEDENCE "OFF" STATE

KS000010

SWITCHING WAVEFORMS




12081B-008

Note:


1. \overline{OE} may be delayed up to $t_{ACC} - t_{OE}$ after the falling edge of \overline{CE} without impact on t_{ACC} .
2. t_{DF} is specified from \overline{OE} or \overline{CE} , whichever occurs first.

PHYSICAL DIMENSIONS

PD 040



PL 044



NOTES

Sales Offices

North American

ALABAMA	(205) 882-9122
ARIZONA	(602) 242-4400
CALIFORNIA,	
Culver City	(213) 645-1524
Newport Beach	(714) 752-6262
Roseville	(916) 786-6700
San Diego	(619) 560-7030
San Jose	(408) 452-0500
Woodland Hills	(818) 992-4155
CANADA, Ontario,	
Kanata	(613) 592-0060
Willowdale	(416) 224-5193
COLORADO	(303) 741-2900
CONNECTICUT	(203) 264-7800
FLORIDA,	
Clearwater	(813) 530-9971
Ft. Lauderdale	(305) 776-2001
Orlando	(407) 830-8100
GEORGIA	(404) 449-7920
ILLINOIS,	
Chicago	(312) 773-4422
Naperville	(312) 505-9517
KANSAS	(913) 451-3115
MARYLAND	(301) 796-9310
MASSACHUSETTS	(617) 273-3970
MICHIGAN	(313) 347-1522
MINNESOTA	(612) 938-0001
NEW JERSEY,	
Cherry Hill	(609) 662-2900
Parsippany	(201) 299-0002
NEW YORK,	
Liverpool	(315) 457-5400
Poughkeepsie	(914) 471-8180
Rochester	(716) 272-9020
NORTH CAROLINA	(919) 878-8111
OHIO,	
Columbus	(614) 891-6455
Dayton	(513) 439-0470
OREGON	(503) 245-0080
PENNSYLVANIA	(215) 398-8006
SOUTH CAROLINA	(803) 772-6760
TEXAS,	
Austin	(512) 346-7830
Dallas	(214) 934-9099
Houston	(713) 785-9001

International

BELGIUM, Bruxelles	TEL	(02) 771-91-42
	FAX	(02) 762-37-12
	TLX	846-61028
FRANCE, Paris	TEL	(1) 49-75-10-10
	FAX	(1) 49-75-10-13
	TLX	263282
WEST GERMANY,		
Hannover area	TEL	(0511) 736085
	FAX	(0511) 721254
	TLX	922850
München	TEL	(089) 4114-0
	FAX	(089) 406490
	TLX	523883
Stuttgart	TEL	(0711) 62 33 77
	FAX	(0711) 625187
	TLX	721882
HONG KONG	TEL	852-5-8654525
	FAX	852-5-8654335
	TLX	67955AMDAPHX
ITALY, Milan	TEL	(02) 3390541
	TEL	(02) 3533241
	FAX	(02) 3498000
	TLX	843-315286
JAPAN,		
Kanagawa	TEL	462-47-2911
	FAX	462-47-1729
Tokyo	TEL	(03) 345-8241
	FAX	(03) 342-5196
	TLX	J24064AMDTKOJ
Osaka	TEL	06-243-3250
	FAX	06-243-3253

International (Continued)

KOREA, Seoul	TEL	822-784-0030
	FAX	822-784-8014
LATIN AMERICA,		
Ft. Lauderdale	TEL	(305) 484-8600
	FAX	(305) 485-9736
	TEL	5109554261 AMDFTL
NORWAY, Hovik	TEL	(03) 010156
	FAX	(02) 591959
	TLX	79079
SINGAPORE	TEL	65-3481188
	FAX	65-3480161
	TLX	55650 AMDMMI
SWEDEN,		
Stockholm	TEL	(08) 733 03 50
	FAX	(08) 733 22 85
	TLX	11602
TAIWAN	TEL	886-2-7213393
	TLX	886-2-7122066
	FAX	886-2-7723422
UNITED KINGDOM,		
Manchester area	TEL	(0925) 828008
	FAX	(0925) 827693
	TLX	851-628524
London area	TEL	(0483) 740440
	FAX	(0483) 756196
	TLX	851-859103

North American Representatives

CANADA		
Burnaby, B.C.		
DAVETEK MARKETING	(604) 430-3680	
Calgary, Alberta		
DAVETEK MARKETING	(403) 291-4984	
Kanata, Ontario		
VITEL ELECTRONICS	(613) 592-0060	
Mississauga, Ontario		
VITEL ELECTRONICS	(416) 676-9720	
Lachine, Quebec		
VITEL ELECTRONICS	(514) 636-5951	
IDAHO		
INTERMOUNTAIN TECH MKTG	(208) 888-6071	
ILLINOIS		
HEARTLAND TECHNICAL MARKETING	(312) 577-9222	
INDIANA		
Huntington - INDIANAPOLIS ELECTRONIC		
MARKETING CONSULTANTS, INC.	(317) 921-3450	
IOWA		
LORENZ SALES	(319) 377-4666	
KANSAS		
Merriam - LORENZ SALES	(913) 384-6556	
Wichita - LORENZ SALES	(316) 721-0500	
KENTUCKY		
ELECTRONIC MARKETING		
CONSULTANTS, INC	(317) 921-3452	
MICHIGAN		
Birmingham - MIKE RAICK ASSOCIATES ..	(313) 644-5040	
Holland - COM-TEK SALES, INC	(616) 399-7273	
Novi - COM-TEK SALES, INC	(313) 344-1409	
MISSOURI		
LORENZ SALES	(314) 997-4558	
NEBRASKA		
LORENZ SALES	(402) 475-4660	
NEW MEXICO,		
THORSON DESERT STATES	(505) 293-8555	
NEW YORK		
East Syracuse - NYCOM, INC	(315) 437-8343	
Woodbury - COMPONENT		
CONSULTANTS, INC	(516) 364-8020	
OHIO		
Centerville - DOLFUSS ROOT & CO	(513) 433-6776	
Columbus - DOLFUSS ROOT & CO	(614) 885-4844	
Strongsville - DOLFUSS ROOT & CO	(216) 238-0300	
PENNSYLVANIA		
DOLFUSS ROOT & CO	(412) 221-4420	
PUERTO RICO		
COMP. REP. ASSOCIATES	(809) 746-6550	
UTAH, R ² MARKETING	(801) 595-0631	
WASHINGTON		
ELECTRA TECHNICAL SALES	(206) 821-7442	
WISCONSIN		
HEARTLAND TECHNICAL MARKETING	(414) 792-0920	

Advanced Micro Devices reserves the right to make changes in its product without notice in order to improve design or performance characteristics. The performance characteristics listed in this document are guaranteed by specific tests, guard banding, design and other practices common to the industry. For specific testing details, contact your local AMD sales representative. The company assumes no responsibility for the use of any circuits described herein.



Advanced Micro Devices, Inc. 901 Thompson Place, P.O. Box 3453, Sunnyvale, CA 94088, USA
 Tel: (408) 732-2400 • TWX: 910-339-9280 • TELEX: 34-6306 • TOLL FREE: (800) 538-8450
 APPLICATIONS HOTLINE TOLL FREE: (800) 222-9323 • (408) 749-5703

© 1989 Advanced Micro Devices, Inc.
 5/16/89
 CP-25M-6/89-0 Printed in USA



**ADVANCED
MICRO
DEVICES, INC.**

**901 Thompson Place
P.O. Box 3453
Sunnyvale,
California 94088-3453**

(408) 732-2400

TWX: 910-339-9230

TELEX: 34-6306

TOLL-FREE

(800) 538-8450

**APPLICATIONS
HOTLINE**

(800) 222-9323

(408) 749-5703

Printed in USA

12100A