

DISTINCTIVE CHARACTERISTICS

- Single VLSI device performs high-speed floating-point arithmetic
 - Floating-point addition, subtraction and multiplication in a single clock cycle
 - Internal architecture supports sum-of-products, Newton-Raphson division
- 32-bit, 3-bus flow-through architecture
 - Programmable I/O allows interface to 32- and 16-bit systems
- IEEE and DEC formats
 - Performs conversions between formats
 - Performs integer ↔ floating point conversions
- Six flags indicate operation status
- Register enables eliminate clock skew
- Input and output registers can be made transparent independently

GENERAL DESCRIPTION


The Am29325 is a high-speed floating-point processor unit. It performs 32-bit single-precision floating-point addition, subtraction, and multiplication operations in a single LSI integrated circuit, using the format specified by the proposed IEEE floating-point standard P754. The DEC single-precision floating-point format is also supported. Operations for conversion between 32-bit integer format and floating-point format are available, as are operations for converting between the IEEE and DEC floating-point formats. Any operation can be performed in a single clock cycle. Six flags – invalid operation, inexact result, zero, not-a-number, overflow, and underflow – monitor the status of operations.

The Am29325 has a 3-bus, 32-bit architecture, with two input buses and one output bus. This configuration provides

high I/O bandwidth, allows access to all buses and affords a high degree of flexibility when connecting this device in a system. All buses are registered, with each register having a clock enable. Input and output registers may be made transparent independently. Two other I/O configurations, a 32-bit, 2-bus architecture and a 16-bit, 3-bus architecture, are user-selectable, easing interface with a wide variety of systems. Thirty-two-bit internal feedforward data paths support accumulation operations, including sum-of-products and Newton-Raphson division.

Fabricated with the high-speed IMOX™ bipolar process, the Am29325 is powered by a single 5-volt supply. The device is housed in a 144-pin pin-grid-array package.

Am29300 FAMILY HIGH PERFORMANCE SYSTEM BLOCK DIAGRAM




05621A-1

RELATED PRODUCTS

- Am29323 – 32 x 32 Parallel Multiplier
- Am29332 – 32-Bit ALU
- Am29331 – 16-Bit Sequencer
- Am29334 – 64 x 18 Four-Port Dual-Access Register File


BLOCK DIAGRAM
Am29325




05621B-2

PACKAGE INFORMATION


PACKAGE PHOTOGRAPHS




Top View



Lateral View



Bottom View



Isometric View

Am29325 PINOUT

SORTED BY PIN NUMBER

SORTED BY FUNCTIONAL NAME

Line #	Pin #	Functional Name
1	A1	Inexact
2	A2	Invalid
3	A3	F ₂₉
4	A4	F ₃₀
5	A5	F ₂₃
6	A6	F ₂₆
7	A7	F ₂₁
8	A8	F ₂₂
9	A9	F ₁₇
10	A10	F ₁₈
11	A11	F ₁₃
12	A12	F ₁₂
13	A13	F ₇
14	A14	F ₈
15	A15	F ₅
16	B1	I ₂
17	B2	NAN
18	B3	Zero
19	B4	F ₃₁
20	B5	Overflow
21	B6	F ₂₇
22	B7	F ₂₄
23	B8	F ₁₉
24	B9	F ₂₀
25	B10	F ₁₅
26	B11	F ₁₄
27	B12	F ₉
28	B13	F ₆
29	B14	F ₃
30	B15	F ₄
31	C1	I ₁
32	C2	I ₀
33	C3	GND, TTL
34	C4	GND, TTL
35	C5	Underflow
36	C6	F ₂₈
37	C7	F ₂₅
38	C8	V _{CC} , TTL
39	C9	V _{CC} , TTL
40	C10	F ₁₆
41	C11	F ₁₁
42	C12	F ₁₀
43	C13	GND, TTL
44	C14	F ₂
45	C15	F ₁
46	D1	$\overline{\text{ENF}}$
47	D2	$\overline{\text{IEEE/DEC}}$
48	D3	$\overline{\text{ENR}}$
49	D13	GND, TTL
50	D14	GND, TTL
51	D15	GND, TTL
52	E1	I ₄
53	E2	FT ₀
54	E3	$\overline{\text{ENS}}$
55	E13	GND, TTL
56	E14	F ₀
57	E15	PROJ/ $\overline{\text{AFF}}$
58	F1	ONEBUS
59	F2	FT ₁
60	F3	S16/ $\overline{\text{32}}$

Functional Name	Pin #
CLK	J1
$\overline{\text{ENF}}$	D1
$\overline{\text{ENR}}$	D3
$\overline{\text{ENS}}$	E3
F ₀	E14
F ₁	C15
F ₂	C14
F ₃	B14
F ₄	B15
F ₅	A15
F ₆	B13
F ₇	A13
F ₈	A14
F ₉	B12
F ₁₀	C12
F ₁₁	C11
F ₁₂	A12
F ₁₃	A11
F ₁₄	B11
F ₁₅	B10
F ₁₆	C10
F ₁₇	A9
F ₁₈	A10
F ₁₉	B8
F ₂₀	B9
F ₂₁	A7
F ₂₂	A8
F ₂₃	A5
F ₂₄	B7
F ₂₅	C7
F ₂₆	A6
F ₂₇	B6
F ₂₈	C6
F ₂₉	A3
F ₃₀	A4
F ₃₁	B4
FT ₀	E2
FT ₁	F2
GND, ECL	N3
GND, ECL	H14
GND, ECL	G13
GND, ECL	M3
GND, ECL	H13
GND, ECL	J13
GND, TTL	D15
GND, TTL	D14
GND, TTL	E13
GND, TTL	F13
GND, TTL	C4
GND, TTL	C3
GND, TTL	D13
GND, TTL	C13
I ₀	C2
I ₁	C1
I ₂	B1
I ₃	P9
I ₄	E1
$\overline{\text{IEEE/DEC}}$	D2
Inexact	A1
Invalid	A2

Am29325 PINOUT (Cont)

SORTED BY PIN NUMBER

Line #	Pin #	Functional Name
61	F13	GND, TTL
62	F14	S ₁
63	F15	S ₀
64	G1	OE
65	G2	V _{CC} , ECL
66	G3	V _{CC} , ECL
67	G13	GND, ECL
68	G14	S ₂
69	G15	S ₃
70	H1	V _{CC} , ECL
71	H2	V _{CC} , ECL
72	H3	V _{CC} , ECL
73	H13	GND, ECL
74	H14	GND, ECL
75	H15	S ₅
76	J1	CLK
77	J2	RND ₀
78	J3	V _{CC} , ECL
79	J13	GND, ECL
80	J14	S ₄
81	J15	S ₇
82	K1	R ₃₁
83	K2	RND ₁
84	K3	R ₂₉
85	K13	S ₈
86	K14	S ₉
87	K15	S ₆
88	L1	R ₃₀
89	L2	R ₂₇
90	L3	R ₂₆
91	L13	S ₁₃
92	L14	S ₁₀
93	L15	S ₁₁
94	M1	R ₂₅
95	M2	R ₂₈
96	M3	GND, ECL
97	M13	S ₁₄
98	M14	S ₁₅
99	M15	S ₁₂
100	N1	R ₂₄
101	N2	R ₂₃
102	N3	GND, ECL
103	N4	R ₁₅
104	N5	R ₁₄
105	N6	R ₉
106	N7	R ₈
107	N8	R ₃
108	N9	R ₀
109	N10	S ₂₈
110	N11	S ₂₇
111	N12	V _{CC} , ECL
112	N13	V _{CC} , ECL
113	N14	S ₁₈
114	N15	S ₁₇
115	P1	R ₂₁
116	P2	R ₂₂
117	P3	R ₁₉
118	P4	R ₁₆
119	P5	R ₁₁
120	P6	R ₁₀

SORTED BY FUNCTIONAL NAME

Functional Name	Pin #
NAN	B2
OE	G1
ONEBUS	F1
Overflow	B5
PROJ/AFF	E15
R ₀	N9
R ₁	R8
R ₂	R9
R ₃	N8
R ₄	P8
R ₅	P7
R ₆	R7
R ₇	R6
R ₈	N7
R ₉	N6
R ₁₀	P6
R ₁₁	P5
R ₁₂	R5
R ₁₃	R4
R ₁₄	N5
R ₁₅	N4
R ₁₆	P4
R ₁₇	R2
R ₁₈	R3
R ₁₉	P3
R ₂₀	R1
R ₂₁	P1
R ₂₂	P2
R ₂₃	N2
R ₂₄	N1
R ₂₅	M1
R ₂₆	L3
R ₂₇	L2
R ₂₈	M2
R ₂₉	K3
R ₃₀	L1
R ₃₁	K1
RND ₀	J2
RND ₁	K2
S ₀	F15
S ₁	F14
S ₂	G14
S ₃	G15
S ₄	J14
S ₅	H15
S ₆	K15
S ₇	J15
S ₈	K13
S ₉	K14
S ₁₀	L14
S ₁₁	L15
S ₁₂	M15
S ₁₃	L13
S ₁₄	M13
S ₁₅	M14
S ₁₆	P15
S _{16/32}	F3
S ₁₇	N15
S ₁₈	N14
S ₁₉	R15

Am29325 PINOUT (Cont)


SORTED BY PIN NUMBER

Line #	Pin #	Functional Name
121	P7	R5
122	P8	R4
123	P9	I ₃
124	P10	S ₃₁
125	P11	S ₂₆
126	P12	S ₂₅
127	P13	S ₂₂
128	P14	S ₂₁
129	P15	S ₁₆
130	R1	R ₂₀
131	R2	R ₁₇
132	R3	R ₁₈
133	R4	R ₁₃
134	R5	R ₁₂
135	R6	R ₇
136	R7	R ₆
137	R8	R ₁
138	R9	R ₂
139	R10	S ₃₀
140	R11	S ₂₉
141	R12	S ₂₄
142	R13	S ₂₃
143	R14	S ₂₀
144	R15	S ₁₉

SORTED BY FUNCTIONAL NAME


Functional Name	Pin #
S ₂₀	R14
S ₂₁	P14
S ₂₂	P13
S ₂₃	R13
S ₂₄	R12
S ₂₅	P12
S ₂₆	P11
S ₂₇	N11
S ₂₈	N10
S ₂₉	R11
S ₃₀	R10
S ₃₁	P10
Underflow	C5
V _{CC} , ECL	J3
V _{CC} , ECL	G2
V _{CC} , ECL	G3
V _{CC} , ECL	H2
V _{CC} , ECL	N13
V _{CC} , ECL	N12
V _{CC} , ECL	H3
V _{CC} , ECL	H1
V _{CC} , TTL	C8
V _{CC} , TTL	C9
Zero	B3

GRID ARRAY PIN CONFIGURATION



Am29325

LOGIC SYMBOL




ORDERING INFORMATION

Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:

- A. Device Number**
- B. Speed Option** (if applicable)
- C. Package Type**
- D. Temperature Range**
- E. Optional Processing**



Valid Combinations

Am29325	GC/15
---------	-------

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations.

DEFINITION OF TERMS

AFFINE MODE

One of two modes affecting the handling of operations on infinities – see the **Operations with Infinities** section under **Operation in IEEE Mode** below.

BIASED EXPONENT

The true exponent of a floating-point number, plus a constant. For IEEE floating-point numbers, the constant is 127; for DEC floating-point numbers, the constant is 128. See also **True Exponent**.

BUS

Data input or output channel for the floating-point processor.

DEC RESERVED OPERAND

A DEC floating-point number that is interpreted as a symbol and has no numeric value. A DEC reserved operand has a sign of 1 and a biased exponent of 0.

DESTINATION FORMAT

The format of the final result produced by the floating-point ALU. The destination format can be IEEE floating-point, DEC floating-point or integer.

FINAL RESULT

The result produced by the floating-point ALU.

FRACTION

The twenty-three least-significant bits of the mantissa.

INFINITELY PRECISE RESULT

The result that would be obtained from an operation if both exponent range and precision were unbounded.

INPUT OPERANDS

The value or values on which an operation is performed. For example, the addition $2 + 3 = 5$ has input operands 2 and 3.

MANTISSA

The portion of a floating-point number containing the number's significant bits. For the floating-point number 1.101×2^{-3} , the mantissa is 1.101.

NAN (Not-a-Number)

An IEEE floating-point number that is interpreted as a symbol, and has no numeric value. A NAN has a biased exponent of 255_{10} and a non-zero fraction.

PORT

Data input or output channel for the floating-point ALU.

PROJECTIVE MODE

One of two modes affecting the handling of operations on infinities – see the **Operations with Infinities** section under **Operation in IEEE Mode** below.

ROUNDED RESULT

The result produced by rounding the infinitely precise result to fit the destination format.

TRUE EXPONENT (or Exponent)

Number representing the power of two by which a floating-point number's mantissa is to be multiplied. For the floating-point number 1.101×2^{-3} , the true exponent is -3 .

PIN DESCRIPTION

R_0 – R_{31}	R operand bus, input. R_0 is the least-significant bit.	INVALID	Invalid operation flag, output. Active High—A HIGH indicates that the last operation performed was invalid, e.g., ∞ times 0.
S_0 – S_{31}	S operand bus, input. S_0 is the least-significant bit.	NAN	Not-a-number flag, output. Active High—A HIGH indicates that the final result produced by the last operation is not to be interpreted as a number. The output in such cases is either an IEEE Not-a-Number (NAN) or a DEC reserved operand.
F_0 – F_{31}	F operand bus, output. F_0 is the least-significant bit.	\overline{OE}	Output enable, input. Active Low—When \overline{OE} is LOW, the contents of register F are placed on F_0 – F_{31} . When \overline{OE} is HIGH, F_0 – F_{31} assume a high-impedance state.
CLK	Clock input for the internal registers.	ONEBUS	Input bus configuration control, input. A LOW on ONEBUS configures the input bus circuitry for two-input bus operation. A HIGH on ONEBUS configures the input bus circuitry for single-input bus operation.
\overline{ENR}	Register R clock enable, input. Active Low—When \overline{ENR} is LOW, register R is clocked on the LOW-to-HIGH transition of CLK. When \overline{ENR} is HIGH, register R retains the previous contents.	OVERFLOW	Overflow flag, output. Active High—A HIGH indicates that the last operation produced a final result that overflowed the floating-point format.
\overline{ENS}	Register S clock enable, input. Active Low—When \overline{ENS} is LOW, register S is clocked on the LOW-to-HIGH transition of CLK. When \overline{ENS} is HIGH, register S retains the previous contents.	PROJ/AFF	Projective/affine mode select, input. Choice of projective or affine mode determines the way in which infinities are handled in IEEE mode. A LOW on PROJ/AFF selects affine mode; a HIGH selects projective mode.
\overline{ENF}	Register F clock enable, input. Active Low—When \overline{ENF} is LOW, register F is clocked on the LOW-to-HIGH transition of CLK. When \overline{ENF} is HIGH, register F retains the previous contents.	RND₀, RND₁	Rounding mode selects, inputs. RND ₀ and RND ₁ select one of four rounding modes. See the Rounding Mode Select Table for a list of rounding modes and the corresponding control codes.
FT₀	Input register feedthrough control, input. Active High—When FT ₀ is HIGH, registers R and S are transparent.	S16/32	Sixteen- or thirty-two bit I/O mode select, input. A LOW on S16/32 selects the thirty-two-bit I/O mode; a HIGH selects the sixteen-bit I/O mode. In thirty-two-bit mode, inputs and output buses are 32 bits wide. In sixteen-bit mode, input and output buses are sixteen bits wide, with the least and most significant portions of the thirty-two bit input and output words being placed on the buses during the HIGH and LOW portions of CLK, respectively.
FT₁	Output register feedthrough control, input. Active High—When FT ₁ is HIGH, register F and the status flag register are transparent.	UNDERFLOW	Underflow flag, output. Active High—A HIGH indicates that the last operation produced a rounded result that underflowed the floating-point format.
I_0 – I_2	Operation select lines, inputs. Used to select the operation to be performed by the ALU. See the ALU Operation Select Table for a list of operations and the corresponding codes.	ZERO	Zero flag, output. Active High—A HIGH indicates that the last operation produced a final result of zero.
I_3	ALU S port input select, input. A LOW on I_3 selects register S as the input to the ALU S port. A HIGH on I_3 selects register F as the input to the ALU S port.		
I_4	Register R input select, input. A LOW on I_4 selects R_0 – R_{31} as the input to register R. A HIGH selects the ALU F port as the input to register R.		
IEEE/DEC	IEEE/DEC mode select, input. When IEEE/DEC is HIGH, IEEE mode is selected. When IEEE/DEC is LOW, DEC mode is selected.		
INEXACT	Inexact result flag, output. Active High—A HIGH indicates that the final result of the last operation was not infinitely precise, due to rounding.		

ARCHITECTURE

The Am29325 comprises a high-speed, floating-point ALU, a status flag generator, and a 32-bit data path.

Floating-Point ALU

The floating-point ALU performs 32-bit floating-point operations. It also performs floating-point-to-integer conversions, integer-to-floating-point conversions, and conversions between the IEEE and DEC floating-point formats. The ALU has two 32-bit input ports, R and S, and a 32-bit output port, F.

Conceptually, the process performed by the ALU can be divided into three stages – see Figure 1. The operation stage performs the arithmetic operation selected by the user; the output of this section is referred to as the infinitely precise result of the operation. The rounding stage rounds the infinitely precise result to fit in the destination format; the output of this stage is called the rounded result. The last stage checks for exceptional conditions. If no exceptional condition is found, the rounded result is passed through this stage. If some exceptional condition is found, e.g., overflow, underflow, or an invalid operation, this section may replace the rounded result with another output, such as $+\infty$, $-\infty$, a NAN, or a DEC reserved operand. The output of this last stage appears on port F, and is called the final result.


The ALU performs one of eight operations; the operation to be performed is selected by placing the appropriate control code on lines $I_0 - I_2$. The **ALU Operation Select Table** gives the control codes corresponding to each of the eight operations.

The floating-point addition operation (R PLUS S) adds the floating-point numbers on ports R and S, and places the floating-point result on port F. In IEEE mode ($IEEE/\overline{DEC} = \text{HIGH}$) the addition is performed in IEEE floating-point format; in DEC mode ($IEEE/\overline{DEC} = \text{LOW}$) the addition is performed in DEC format.

The floating-point subtraction operation (R MINUS S) subtracts the floating-point number on port S from the floating-point number on port R and places the floating-point result on port F. In IEEE mode ($IEEE/\overline{DEC} = \text{HIGH}$) the subtraction is performed in IEEE floating-point format; in DEC mode ($IEEE/\overline{DEC} = \text{LOW}$) the subtraction is performed in DEC format.

The floating-point multiplication operation (R TIMES S) multiplies the floating-point numbers on ports R and S, and places the floating-point result on port F. In IEEE mode ($IEEE/\overline{DEC} = \text{HIGH}$)

Figure 1. Conceptual Model of the Process Performed by the Floating-Point ALU



05621A-3

the multiplication is performed in IEEE floating-point format; in DEC mode ($IEEE/\overline{DEC} = \text{LOW}$) the multiplication is performed in DEC format.

The floating-point constant subtraction (2 MINUS S) operation subtracts the floating-point value on port S from 2, and places the result on port F. The operand on port R is not used in this operation; its value will not affect the operation in any way. In IEEE mode ($IEEE/\overline{DEC} = \text{HIGH}$) the operation is performed in IEEE floating-point format; in DEC mode ($IEEE/\overline{DEC} = \text{LOW}$) the operation is performed in DEC format. This operation is used to support Newton-Raphson floating-point division; a description of its use appears in **Appendix C**.

The integer-to-floating-point conversion (INT-TO-FP) operation takes a 32-bit, two's complement integer on port R and places the equivalent floating-point value on port F. The operand on port S is not used in this operation; its value will not affect the operation in any way. In IEEE mode ($IEEE/\overline{DEC} = \text{HIGH}$) the result is delivered in IEEE format; in DEC mode ($IEEE/\overline{DEC} = \text{LOW}$) the result is delivered in DEC format.

ALU OPERATION SELECT TABLE

I_2	I_1	I_0	Operation	Output Equation
0	0	0	Floating-point addition (R PLUS S)	$F = R + S$
0	0	1	Floating-point subtraction (R MINUS S)	$F = R - S$
0	1	0	Floating-point multiplication (R TIMES S)	$F = R * S$
0	1	1	Floating-point constant subtraction (2 MINUS S)	$F = 2 - S$
1	0	0	Integer-to-floating-point conversion (INT-TO-FP)	F (floating-point) = R (integer)
1	0	1	Floating-point-to-integer conversion (FP-TO-INT)	F (integer) = R (floating-point)
1	1	0	IEEE-TO-DEC format conversion (IEEE-TO-DEC)	F (DEC format) = R (IEEE format)
1	1	1	DEC-TO-IEEE format conversion (DEC-TO-IEEE)	F (IEEE format) = R (DEC format)

The floating-point-to integer conversion (FP-TO-INT) operation takes a floating-point number on port R and places the equivalent 32-bit, two's complement integer value on port F. The operand on port S is not used in this operation; its value will not affect the operation in any way. In IEEE mode ($\overline{\text{IEEE/DEC}} = \text{HIGH}$) the operand on port R is interpreted using the IEEE floating-point format; in DEC mode ($\overline{\text{IEEE/DEC}} = \text{LOW}$) it is interpreted using the DEC floating-point format.

The IEEE-to-DEC conversion operation (IEEE-TO-DEC) takes an IEEE-format floating-point number on port R and places the equivalent DEC-format floating-point number on port F. The operand on port S is not used in this operation; its value will not affect the operation in any way. The operation can be performed in either IEEE mode ($\overline{\text{IEEE/DEC}} = \text{HIGH}$) or DEC mode ($\overline{\text{IEEE/DEC}} = \text{LOW}$).

The DEC-to-IEEE conversion operation (DEC-TO-IEEE) takes a DEC-format floating-point number on port R and places the equivalent IEEE-format floating-point number on port F. The operand on port S is not used in this operation; its value will not affect the operation in any way. The operation can be performed in either IEEE mode ($\overline{\text{IEEE/DEC}} = \text{HIGH}$) or DEC mode ($\overline{\text{IEEE/DEC}} = \text{LOW}$).

Status Flag Generator

The status flag generator controls the state of six flags that report the status of floating-point ALU operations. The flags indicate when an operation is invalid (e.g., infinity times zero) or when an operation has produced an overflow, an underflow, a non-numerical result (e.g., a NAN or DEC reserved operand), an inexact result, or a result of zero. The flags represent the status of the most-recently-performed operation. Flag status is stored in the flag status register on the LOW-to-HIGH transition of CLK. When the output register feedthrough control FT_1 is HIGH, the flag status register is made transparent.

Data Path

The 32-bit data path consists of the R and S input buses, the F output bus, data registers R, S, and F, the register R input multiplexer, and the ALU port S input multiplexer.

Input operands enter the floating-point processor through the 32-bit R and S input buses, R_0-R_{31} and S_0-S_{31} . Results of operations appear on the 32-bit F bus, F_0-F_{31} . The F bus assumes a high-impedance state when output enable \overline{OE} is HIGH.

The R and S registers store input operands; the F register stores the final result of the floating-point ALU operation. Each register has an independent clock enable (ENR, ENS and ENF). When a register's clock enable is LOW, the register stores the data on its input at the LOW-to-HIGH transition of CLK; when the clock enable is HIGH, the register retains its current data. All data registers are fully edge-triggered – both the input data and the register enable need only meet modest setup and hold time requirements. Registers R and S can be made transparent by setting FT_0 , the input register feedthrough control, HIGH. Register F can be made transparent by setting FT_1 , the output register feedthrough control, HIGH.

The register R input multiplexer selects either the R input bus or the floating-point ALU's F port as the input to register R. Selection is controlled by I_4 – a LOW selects the R input bus; a HIGH selects the ALU F port. The ALU port S input multiplexer selects either register S or register F as the input to the floating-point ALU's S port. Selection is controlled by I_3 – a LOW selects register S; a HIGH selects register F.

Data selected by I_3 and I_4 is described in the **Mux Select Tables**. When registers R and S are transparent ($FT_0 = \text{HIGH}$) multiplexer select I_4 must be kept LOW, so that the register R input multiplexer selects R_0-R_{31} . When register F is transparent ($FT_1 = \text{HIGH}$) multiplexer select I_3 must be kept LOW, so that the ALU port S input multiplexer selects register S.

MUX SELECT TABLES

I_3	Data selected for floating-point ALU S port
0	Register S
1	Register F

I_4	Data selected for register R input
0	R bus
1	Floating-point ALU port F

I/O MODES

The Am29325 data path can be configured in one of three I/O modes: a 32-bit, two-input-bus mode; a 32-bit, single-input-bus mode; and a 16-bit, two-input-bus mode. These modes affect only the manner in which data is delivered to and taken from the Am29325; operation of the floating-point ALU is not altered. The I/O mode is selected with the ONEBUS and S16/32 controls. The **I/O Mode Selection Table** lists the control codes needed to invoke each I/O mode.

I/O MODE SELECTION TABLE

S16/32	ONEBUS	I/O Mode
0	0	32-bit, two-input-bus mode
0	1	32-bit, single-input-bus mode(*)
1	0	16-bit, two-input-bus mode(*)
1	1	Illegal I/O mode selection value

(*)FT₀ must be held LOW in this mode (see text).

32-Bit, Two-Input-Bus Mode

In this I/O mode, the R and S buses are configured as independent 32-bit input buses, and the F bus is configured as a 32-bit output bus. Figure 2 is a functional block diagram of the Am29325 in this I/O mode.

R and S operands are taken from their respective input buses and clocked into the R and S registers on the LOW-to-HIGH transition of CLK. Register F is also clocked on the LOW-to-HIGH transition of CLK. Figure 5(a.) depicts typical I/O timing in this mode.

32-Bit, Single-Input-Bus Mode

In this I/O mode, the R and S buses are connected to a single 32-bit multiplexed input data bus; the F bus is configured as an independent 32-bit output bus. Figure 3 is a functional block diagram of the Am29325 in this I/O mode. Note that both the R and S bus lines must be wired to the input bus.

R and S operands are multiplexed onto the input bus by the host system. The S operand is clocked from the input bus into a temporary holding register on the HIGH-to-LOW transition of CLK and is transferred to register S on the LOW-to-HIGH transition of CLK. The R operand is clocked from the input bus into register R on the LOW-to-HIGH transition of CLK. Register F is clocked on the LOW-to-HIGH transition of CLK. Figure 5(b.) depicts typical I/O timing in this mode.

When placed in this I/O mode, the data path will not function properly if the R and S registers are made transparent. Therefore input register feedthrough control FT₀ must be held LOW in this mode.

Figure 2. Functional Block Diagram for the 32-Bit, Two-Input-Bus Mode





Figure 3. Functional Block Diagram for the 32-Bit, Single-Input-Bus Mode



05621A-5

16-Bit, Two-Input-Bus Mode

In this I/O mode, the R and S buses are configured as independent 16-bit input buses, and the F bus is configured as a 16-bit output bus. Figure 4 is a functional block diagram of the Am29325 in this I/O mode. Note that the 16 LSBs and 16 MSBs of the R, S and F buses must be wired to their respective system buses in parallel.

Thirty-two-bit operands are passed along the 16-bit data buses by time-multiplexing the 16 LSBs and 16 MSBs of each 32-bit word. For the R input bus, the host system multiplexes the 16 LSBs and 16 MSBs of the R operand onto the 16-bit R bus. The 16 LSBs of the R operand are stored in a temporary holding register on the HIGH-to-LOW transition of CLK. The 16 MSBs are clocked into register R on the LOW-to-HIGH transition of CLK; at the same time, the 16 LSBs are transferred from the temporary holding register to register R. Transfer of data from the S input bus to the S register takes place in a similar fashion. Register F is clocked on the LOW-to-HIGH transition of CLK. Circuitry internal to the Am29325 multiplexes data from register F onto the 16-bit output bus by enabling the 16 LSBs of the F output bus when CLK is HIGH, and enabling the 16 MSBs of the F output bus when CLK is LOW. Figure 5(c.) depicts typical I/O timing in this mode.

When placed in this I/O mode, the data path will not function properly if the R and S registers are made transparent. Therefore input register feedthrough control FT_0 must be held LOW in this mode. Caution must also be taken in controlling the register R input multiplexer control line, I_4 , in this I/O mode. I_4 should be changed only when CLK is HIGH, in addition to meeting the setup and hold time requirements given in the **Switching Characteristics** section.

OPERATION IN IEEE MODE

When input signal $\overline{IEEE/DEC}$ is HIGH, the IEEE mode of operation is selected. In this mode the Am29325 uses the floating-point format set forth in the IEEE Proposed Standard for Binary Floating-Point Arithmetic, P754. In addition, the IEEE mode complies with most other aspects of single-precision floating-point operation outlined in the proposed standard – differences are discussed in **Appendix A**.

IEEE Floating-Point Format


The IEEE single-precision floating-point word is thirty-two bits wide, and is arranged in the format shown in Figure 6. The floating-point word is divided into three fields: a single-bit sign, an eight-bit biased exponent, and a 23-bit fraction.

The sign bit indicates the sign of the floating-point number's value. Non-negative values have a sign of 0; negative values, a sign of 1. The value zero may have either sign.

The biased exponent is an eight-bit unsigned integer field representing a multiplicative factor of some power of two. The bias value is 127. If, for example, the multiplicative factor for a floating-point number is to be 2^3 , the value of the biased exponent would be $+127$; a is called the true exponent.

The fraction is a 23-bit unsigned fractional field containing the 23 least-significant bits of the floating-point number's 24-bit mantissa. The weight of fraction's most significant bit is 2^{-1} ; the weight of the least-significant bit is 2^{-23} .

Figure 4. Functional Block Diagram for the 16-Bit, Two-Input-Bus Mode



05621B-6

A floating-point number is evaluated or interpreted per the following conventions:

- let s = sign bit
- e = biased exponent
- f = fraction

- if e = 0 and f = 0 ... value = $(-1)^s * (0)$ (+0, -0)
- if e = 0 and f ≠ 0 ... value = denormalized number
- if 0 < e < 255 ... value = $(-1)^s * (2^{e-127}) * (1.f)$
(normalized number)
- if e = 255 and f = 0 ... value = $(-1)^s * (\infty)$ (+∞, -∞)
- if e = 255 and f ≠ 0 ... value = not-a-number (NaN)

Zero – The value zero can have either a positive or negative sign. Rules for determining the sign of a zero produced by an operation are given in the **Sign Bit** section on page 12.


Denormalized Number – A denormalized number represents a quantity with magnitude less than 2^{-126} but greater than zero.

Normalized Number – A normalized number represents a quantity with magnitude greater than or equal to 2^{-126} but less than 2^{128} .


Example 1:

- The number +3.5 can be represented in floating-point format as follows:
- $+3.5 = 11.1_2 \times 2^0$
 $= 1.11_2 \times 2^1$
- sign = 0
- biased exponent = $1_{10} + 127_{10} = 128_{10}$
 $= 10000000_2$
- fraction = 11000000000000000000000000000000_2
(the leading 1 is implied in the format)


Concatenating these fields produces the floating-point word 40600000₁₆.

Figure 5. Typical Bus Timing for the I/O Modes, with $FT_0 = \text{LOW}$, $FT_1 = \text{LOW}$ 

a) 32-Bit, Two-Input-Bus Mode




b) 32-Bit, Single-Input-Bus Mode



c) 16-Bit, Two-Input-Bus Mode

05621A-7

Figure 6. IEEE Mode Single-Precision Floating-Point Format



05621A-8

Example 2:

The number -11.375 can be represented in floating-point format as follows:

$$-11.375 = -1011.011_2 \times 2^0$$

$$= -1.011011_2 \times 2^3$$

sign = 1

$$\text{biased exponent} = 3_{10} + 127_{10} = 130_{10}$$

$$= 10000010_2$$

fraction = 011011000000000000000000₂
(the leading 1 is implied in the format)


Concatenating these fields produces the floating-point word C1360000₁₆.

Not-a-Number – A not-a-number, or NAN, does not represent a numeric value, but is interpreted as a signal or symbol. NANs are used to indicate invalid operations, and as a means of passing process status information through a series of calculations. NANs arise in two ways: they can be generated by the Am29325 to indicate that an invalid operation has taken place (e.g., infinity times zero), or they can be provided by the user as an input operand. There are two types of NANs: signalling and quiet. These NANs have the formats shown in Figure 7.

IEEE Mode Integer Format


Integer numbers are represented as 32-bit, two's complement words; Figure 8 depicts the integer format. The integer word can represent a range of integer values from -2^{31} to $2^{31}-1$.

Figure 7. Signalling and Quiet NAN Formats



05621A-9

Figure 8. Thirty-Two-Bit Integer Format



05621A-10

OPERATIONS

All eight floating-point ALU operations discussed in the Functional Description section above can be performed in IEEE mode. Various exceptional aspects of the R PLUS S, R MINUS S, R TIMES S, 2 MINUS S, INT-TO-FP, and FP-TO-INT operations for this mode are described below. The IEEE-TO-DEC and DEC-TO-IEEE operations are discussed separately in the **IEEE-TO-DEC and DEC-TO-IEEE Operations** section on page 23.

Operations with NaNs – NaNs arise in two ways: they can be generated by the Am29325 to indicate that an invalid operation has taken place (e.g., infinity times zero), or they can be provided by the user as an input operand. There are two types of NaNs: signalling and quiet. These NaNs have the formats shown in Figure 7.

Signalling NaNs set the invalid operation flag when they appear as an input operand to an operation. They are useful for indicating uninitialized variables, or for implementing user-designed extensions to the operations provided. The ALU never produces a signalling NaN as the final result of an operation.

Quiet NaNs are generated for invalid operations. When they appear as an input operand, they are passed through most operations without setting the invalid flag, the floating-point-to-integer conversion operation being the exception.

The sign of any input operand NaN is ignored. All quiet NaNs produced as the final result of an operation have a sign of 0.

When a NaN appears as an input operand, the final result of the operation is a quiet NaN that is created by taking the input NaN and forcing bit 22 LOW and bit 21 HIGH. If an operation has two NaNs as input operands, the resulting quiet NaN is created using the NaN on the R port.

When a quiet NaN is produced as the final result of an invalid operation whose input operand or operands are not NaNs, the resulting NaN will always have the value 7FA00000₁₆.

The NaN flag will be HIGH whenever an operation produces a NaN as a final result.

Example 1:

Suppose the floating-point addition operation is performed with the following input operands:

R port: 3F800000₁₆ (1.0×2^0)

S port: 7FC12345₁₆ (signalling NaN)

Result: The signalling NaN on the S port is converted to a quiet NaN by forcing bit 22 LOW and bit 21 HIGH. The operation's final result will be 7FA12345₁₆. Since one of the two input operands is a signalling NaN, the invalid flag will be HIGH; the NaN flag will also be HIGH.

Example 2:

Suppose the floating-point multiplication operation is performed with the following input operands:

R port: FFF11111₁₆ (signalling NaN)

S port: 7FC22222₁₆ (quiet NaN)

Result: Since both input operands are NaNs, the NaN on the R port is chosen for output. In addition to forcing bit 22 LOW, the sign bit (bit 31) is set LOW (bit 21 is already HIGH, and need not be changed). The operation's final result will be 7FB11111₁₆. Since one of the two input operands is a signalling NaN, the invalid flag is HIGH; the NaN flag will also be HIGH.

Example 3:

Suppose the floating-point subtraction operation is performed with the following input operands:

R port: FF800001₁₆ (quiet NaN)

S port: 7F800000₁₆ ($\pm \infty$)

Result: To create the final result, the quiet NaNs sign bit (bit 31) is forced LOW and bit 21 is forced HIGH (bit 22 is already LOW, and need not be changed). The final result will be 7FA00001₁₆. The NaN flag will be HIGH.

Operations with Denormalized Numbers – The proposed IEEE standard incorporates denormalized numbers to allow a means of gradual underflow for operations that produce non-zero results too small to be expressed as a normalized floating-point number. The Am29325 does not support gradual underflow. If a floating-point operation produces a non-zero rounded result that is not large enough to be expressed as a normalized floating-point number, the final result will be a zero of the same sign; the inexact, underflow, and zero flags will be HIGH. If an input operand is a denormalized number, the floating-point ALU will assume that operand to be a zero of the same sign.

Operations Producing Overflows – If an operation has a finite input operand or operands, and if the operation produces a rounded result that is too large to fit in the destination format, that operation is said to have overflowed.

A floating-point overflow occurs if an R PLUS S, R MINUS S, R TIMES S, or 2 MINUS S operation with finite input operand(s) produces a result which, after rounding, has a magnitude greater than or equal to 2^{128} . Positive or negative infinity will appear as the final result if the rounded result is positive or negative, respectively, and the overflow and inexact flags will be HIGH.

Integer overflow occurs when the floating-point-to-integer conversion operation attempts to convert a number which, after rounding, is greater than $2^{31} - 1$ or less than -2^{31} . The final result will be quiet NaN 7FA00000₁₆, and the invalid operation and NaN flags will be HIGH. Note that the overflow and inexact flags remain LOW for integer overflow.

Operations Producing Underflows – If an operation produces a floating-point rounded result having a magnitude too small to be expressed as a normalized floating-point number, but greater than zero, that operation is said to have underflowed. Underflow occurs when an R PLUS S, R MINUS S, or R TIMES S operation produces a result which, after rounding, has a magnitude in the range:

$$0 < \text{magnitude} < 2^{-126}$$

In such cases, the final result will be +0 (00000000₁₆) if the rounded result is non-negative, and -0 (80000000₁₆) if the rounded result is negative. The underflow, inexact, and zero flags will be HIGH.

Underflow does not occur if the destination format is integer. If the infinitely precise result of a floating-point-to-integer conversion has a magnitude greater than 0 and less than 1 but the rounded result is 0, the underflow flag remains LOW.

Operations with Infinities – In most cases, positive and negative infinity are valid input arguments for the R PLUS S, R MINUS S, R TIMES S, and 2 MINUS S operations. Those cases for which infinities are not valid inputs for these operations are listed in the **IEEE Mode Invalid Operations Table** (see next page).

Infinities in IEEE mode can be handled either as projective or affine. The projective mode is selected when PROJ/AFF is HIGH;

the affine mode is selected when PROJ/AF̄F is LOW. The only differences between the modes that are relevant to Am29325 operation occur during the addition and subtraction of infinities:

Operation	Affine Mode	Projective Mode
$(+\infty)+(+\infty)$	Output $+\infty$	Output 7FA0000 ₁₆ (quiet NAN), set invalid and NAN flags
$(-\infty)+(-\infty)$	Output $-\infty$	Output 7FA0000 ₁₆ (quiet NAN), set invalid and NAN flags
$(+\infty)-(-\infty)$	Output $+\infty$	Output 7FA0000 ₁₆ (quiet NAN), set invalid and NAN flags
$(-\infty)-(+\infty)$	Output $-\infty$	Output 7FA0000 ₁₆ (quiet NAN), set invalid and NAN flags

If an R PLUS S, R MINUS S, R TIMES S, or 2 MINUS S operation has infinity as an input operand or operands, the final result, if valid, is presumed to be exact. For example, adding $+\infty$ and 2.0 will produce a final result of $+\infty$; since the result is considered exact, the inexact flag remains LOW.

Invalid Operations – If an input operand is invalid for the operation to be performed, that operation is considered invalid. When an invalid operation is performed, the floating-point ALU produces a quiet NAN as the final result, and the invalid operation flag goes HIGH. **The IEEE Mode Invalid Operations Table** lists the cases for which the invalid flag is HIGH in IEEE mode, and the final results produced for these operations.

IEEE MODE INVALID OPERATIONS TABLE

Operation	Input Operand	Final Result
R PLUS S	$(+\infty) + (-\infty)$ or $(-\infty) + (+\infty)$	7FA0000 ₁₆ (quiet NAN)
R PLUS S	$(+\infty) + (+\infty)$ or $(-\infty) + (-\infty)$ (Note 1)	7FA0000 ₁₆ (quiet NAN)
R MINUS S	$(+\infty) - (+\infty)$ or $(-\infty) - (-\infty)$	7FA0000 ₁₆ (quiet NAN)
R MINUS S	$(+\infty) - (-\infty)$ or $(-\infty) - (+\infty)$ (Note 1)	7FA0000 ₁₆ (quiet NAN)
R TIMES S	$(+0) \cdot (+\infty)$ or $(+0) \cdot (-\infty)$ or $(-0) \cdot (+\infty)$ or $(-0) \cdot (-\infty)$	7FA0000 ₁₆ (quiet NAN)
R PLUS S R MINUS S R TIMES S	R or S is a signalling NAN	(Note 2)
2 MINUS S	S is a signalling NAN	(Note 2)
FP-TO-INT	R is a signalling or quiet NAN	(Note 2)
FP-TO-INT	$R > 2^{31} - 1$ or $R < -(2^{31})$	7FA0000 ₁₆ (quiet NAN)

Notes: 1. These cases are invalid in projective mode only.

2. Results for these operations are described in the **Operations with NANs** section.

The Sign Bit

For most floating-point operations, the sign bit of the final result is unambiguous, i.e., there is only one sign bit value that yields a numerically correct result. Operations that produce an infinitely

precise result of zero, however, present a problem, as the IEEE floating-point format allows for representation of both +0 and -0. The following rules can be used to determine the signs of zero produced in such cases:

R PLUS S – The operations $+x + (-x)$ and $-x + (+x)$ produce a final result of zero; the sign of the zero is dependent on the rounding mode:

Rounding Mode	Sign of Final Result
Round to nearest	0
Round toward $-\infty$	1
Round toward $+\infty$	0
Round toward 0	0

The operation $+0 + (+0)$ produces a final result of +0; the operation $-0 + (-0)$ produces a final result of -0.

R MINUS S – The operations $+x - (+x)$ and $-x - (-x)$ produce a final result of zero; the sign of the zero is dependent on the rounding mode:

Rounding Mode	Sign of Result
Round to nearest	0
Round toward $-\infty$	1
Round toward $+\infty$	0
Round toward 0	0

The operation $+0 - (-0)$ produces a final result of +0; the operation $-0 - (+0)$ produces a final result of -0.

R TIMES S – The sign of any multiplication result other than a NAN is the exclusive-OR of the signs of the input operands. Therefore, if x is non-negative,

- +0 times +x produces a final result of +0,
- +0 times -x produces a final result of -0,
- 0 times +x produces a final result of -0,
- 0 times -x produces a final result of +0.

2 MINUS S – If S equals 2, the final result is -0 for the round toward $-\infty$ mode, and +0 for all other rounding modes.

Rounding

Rounding is performed whenever an operation produces an infinitely precise result that cannot be represented exactly in the destination format. For example, suppose a floating-point operation produces the infinitely precise result

$$1.10101010101010101010101010101 \times 2^3.$$

In this example, the fraction portion of the mantissa has twenty-five bits; the IEEE floating-point format can accommodate only twenty-three. The backslash (\) in the mantissa represents the boundary between the first twenty-three bits of the fraction and any remaining bits. Rounding is the process by which this result is approximated by a representation that fits the destination format.

There are four rounding modes in IEEE mode: round to nearest, round toward $+\infty$, round toward $-\infty$, and round toward 0. The rounding mode is chosen using the rounding mode select lines, RND₀ and RND₁. The Rounding Mode Select Table lists the select states needed to obtain the desired rounding mode.

ROUNDING MODE SELECT TABLE

RND ₁	RND ₀	Rounding Mode
0	0	Round to nearest
0	1	Round toward $-\infty$
1	0	Round toward $+\infty$
1	1	Round toward 0

Round to Nearest – In this rounding mode the infinitely precise result of an operation is rounded to the closest representation that fits in the destination format. If the infinitely precise result is exactly halfway between two representations, it is rounded to the representation having an LSB of zero. Rounding is performed both for floating-point and integer destination formats.

Figure 9 illustrates four examples of the round to nearest process for operations having a floating-point destination format. The infinitely precise result of an operation is represented by an X on the number line; the black dots on the number line indicate those values that can be represented exactly in the floating-point format.

Example 1:

In Figure 9(a), the infinitely precise result of an operation is:
 $2^{20} + 2^{-4} + 2^{-5} = 1.0000000000000000000000000000000011 \times 2^{20}$.

The result is rounded to the closest representable floating-point value,

$$2^{20} + 2^{-3} = 1.0000000000000000000000001 \times 2^{20}.$$

Example 2:

In Figure 9(b), the infinitely precise result of an operation is:
 $2^{20} - 2^{-4} + 2^{-8} = 1.111111111111111111111111111111110001 \times 2^{19}$.

This result is rounded to the closest representable floating-point value,

$$2^{20} - 2^{-4} = 1.11111111111111111111111111 \times 2^{19}.$$

Example 3:

In Figure 9(c), the infinitely precise result of an operation is:
 $-(2^{20} + 2^{-3} + 2^{-4}) = -1.000000000000000000000000000000011 \times 2^{20}$.

This result is exactly halfway between two representable floating-point values. Accordingly, it is rounded to the closest representation with an LSB of zero, or

$$-(2^{20} + 2^{-3}) = -1.0000000000000000000000000010 \times 2^{20}.$$

Example 4:

In Figure 9(d), the infinitely precise result of an operation is:
 $2^{20} + 3 \cdot 2^{-3} = 1.00000000000000000000000000000011 \times 2^{20}$.

This result can be represented exactly in the floating-point format, and is left unaltered by the rounding process.

Figure 9. Floating-Point Rounding Examples for Round to Nearest Mode




Figure 10 illustrates four examples of the round to nearest process for operations having an integer destination format. The infinitely precise result of an operation is represented by an X on the number line; the black dots on the number line indicate those values that can be represented exactly in the integer format.

Example 1:

In Figure 10(a), the infinitely precise result of an operation is:

$$2^{10} - 2^{-2} = 00...001111111111.11.$$

The result is rounded to the closest representable integer value, $2^{10} = 00...010000000000$.

Example 2:

In Figure 10(b), the infinitely precise result of an operation is:

$$2^{10} + 2^0 + 2^{-3} = 00...010000000001.001.$$

This result is rounded to the closest representable integer value,

$$2^{10} + 2^0 = 00...010000000001.$$

Example 3:

In Figure 10(c), the infinitely precise result of an operation is:

$$-(2^{10} + 2^0 + 2^{-1}) = 11...101111111110.1.$$

This result is exactly halfway between two representable integer values. Accordingly, it is rounded to the closest representation with an LSB of zero, or

$$-(2^{10} + 2 \cdot 2^0) = 11...101111111110.$$


Example 4:

In Figure 10(d), the infinitely precise result of an operation is:

$$2^{10} + 3 \cdot 2^0 = 00...0100000000011.$$

This result can be represented exactly in the integer format, and is left unaltered by the rounding process.

Figure 10. Integer Rounding Examples for Round to Nearest Mode



05621A-12

Round Toward $-\infty$ – In this rounding mode the result of an operation is rounded to the closest representation that is less than or equal to the infinitely precise result, and which fits the destination format. Rounding is performed both for floating-point and integer destination formats.

Figure 11 illustrates four examples of the round toward $-\infty$ process for operations having a floating-point destination format. The infinitely precise result of an operation is represented by an X on the number line; the black dots on the number line indicate those values that can be represented exactly in the floating-point format.

Example 1:

In Figure 11(a), the infinitely precise result of an operation is: $2^{20} + 2^{-4} + 2^{-5} = 1.000000000000000000000000000011 \times 2^{20}$.

This result cannot be represented exactly in floating-point format, and is rounded to the next-smaller floating-point representation:

$$2^{20} = 1.000000000000000000000000000000 \times 2^{20}.$$

Example 2:

In Figure 11(b), the infinitely precise result of an operation is: $2^{20} - 2^{-4} + 2^{-8} = 1.111111111111111111111111110001 \times 2^{19}$.

This result cannot be represented exactly in floating-point format, and is rounded to the next-smaller floating-point representation:

$$2^{20} - 2^{-4} = 1.111111111111111111111111111111 \times 2^{19}.$$

Example 3:

In Figure 11(c), the infinitely precise result of an operation is:

$$-(2^{20} + 2^{-3} + 2^{-4}) = -1.000000000000000000000000000011 \times 2^{20}.$$

This result cannot be represented exactly in floating-point format, and is rounded to the next-smaller floating-point representation:


$$-(2^{20} + 2^{-3}) = -1.000000000000000000000000000010 \times 2^{20}.$$

Example 4:

In Figure 11(d), the infinitely precise result of an operation is: $2^{20} + 3 \cdot 2^{-3} = 1.000000000000000000000000000011 \times 2^{20}$.

This result can be represented exactly in the floating-point format, and is left unaltered by the rounding process.

Figure 11. Floating-Point Rounding Examples for Round Toward $-\infty$ Mode



05621A-13

Figure 12 illustrates four examples of the round toward $-\infty$ process for operations having an integer destination format. The infinitely precise result of an operation is represented by an X on the number line; the black dots on the number line indicate those values that can be exactly represented in the integer format.

Example 1:

In Figure 12(a), the infinitely precise result of an operation is:
 $2^{10} - 2^{-2} = 00...001111111111.11$.

The result is rounded to the next-smaller representable integer value,

$$2^{10} - 2^0 = 00...001111111111.$$

Example 2:

In Figure 12(b), the infinitely precise result of an operation is:
 $2^{10} + 2^0 + 2^{-3} = 00...01000000001.001$.

This result is rounded to the next-smaller representable integer value,

$$2^{10} + 2^0 = 00...01000000001.$$

Example 3:

In Figure 12(c), the infinitely precise result of an operation is:
 $-(2^{10} + 2^0 + 2^{-1}) = 11...1011111111110.1$.

This result is rounded to the next-smaller representable integer value:


$$-(2^{10} + 2 \cdot 2^0) = 11...1011111111110.$$

Example 4:

In Figure 12(d), the infinitely precise result of an operation is:
 $2^{10} + 3 \cdot 2^0 = 00...01000000011$.

This result can be represented exactly in the integer format, and is unaltered by the rounding process.

Figure 12. Integer Rounding Examples for Round Toward $-\infty$ Mode



05621A-14

Round Toward +∞ – In this rounding mode the result of an operation is rounded to the closest representation that is greater than or equal to the infinitely precise result, and which fits the destination format. Rounding is performed both for floating-point and integer destination formats.

Figure 13 illustrates four examples of the round toward +∞ process for operations having a floating-point destination format. The infinitely precise result of an operation is represented by an X on the number line; the black dots on the number line indicate those values that can be represented exactly in the floating-point format.

Example 1:

In Figure 13(a), the infinitely precise result of an operation is:
 $2^{20} + 2^{-4} + 2^{-5} = 1.0000000000000000000000000000000011 \times 2^{20}$.

This result cannot be represented exactly in floating-point format, and is rounded to the next-larger floating-point representation:

$$2^{20} + 2^{-3} = 1.00000000000000000000000000000001 \times 2^{20}$$

Example 2:

In Figure 13(b), the infinitely precise result of an operation is:
 $2^{20} - 2^{-4} + 2^{-8} = 1.111111111111111111111111111111110001 \times 2^{19}$.

This result cannot be represented exactly in floating-point format, and is rounded to the next-larger floating-point representation:

$$2^{20} = 1.00000000000000000000000000000000 \times 2^{20}$$

Example 3:

In Figure 13(c), the infinitely precise result of an operation is:

$$\begin{aligned} &-(2^{20} + 2^{-3} + 2^{-4}) \\ &= -1.000000000000000000000000000000011 \times 2^{20} \end{aligned}$$

This result cannot be represented exactly in floating-point format, and is rounded to the next-larger floating-point representation:

$$-(2^{20} + 2^{-3}) = -1.00000000000000000000000000000001 \times 2^{20}$$


Example 4:

In Figure 13(d), the infinitely precise result of an operation is:

$$2^{20} + 3 \cdot 2^{-3} = 1.00000000000000000000000000000011 \times 2^{20}$$

This result can be represented exactly in the floating-point format – no rounding takes place.

Figure 13. Floating-Point Rounding Examples for Round Toward + ∞ Mode



05621A-15

Figure 14 illustrates four examples of the round toward $+\infty$ process for operations having an integer destination format. The infinitely precise result of an operation is represented by an X on the number line; the black dots on the number line indicate those values that can be exactly represented in the integer format.

Example 1:

In Figure 14(a), the infinitely precise result of an operation is:
 $2^{10} - 2^{-2} = 00...001111111111.11$.

The result is rounded to the next-larger representable integer value,

$$2^{10} = 00...010000000000.$$

Example 2:

In Figure 14(b), the infinitely precise result of an operation is:
 $2^{10} + 2^0 + 2^{-3} = 00...010000000001.001$.

This result is rounded to the next-larger representable integer value,

$$2^{10} + 2^0 = 00...010000000010.$$

Example 3:

In Figure 14(c), the infinitely precise result of an operation is:
 $-(2^{10} + 2^0 + 2^{-1}) = 11...1011111111110.1$

This result is rounded to the next-larger representable integer value:


$$-(2^{10} + 2^0) = 11...1011111111110.$$

Example 4:

In Figure 14(d), the infinitely precise result of an operation is:
 $2^{10} + 3 \cdot 2^0 = 00...010000000011$.

This result can be represented exactly in the integer format – no rounding takes place.

Figure 14. Integer Rounding Examples for Round Toward $+\infty$ Mode



05621A-16

Round Toward 0 – In this rounding mode the result of an operation is rounded to the closest representation whose magnitude is less than or equal to the infinitely precise result, and which fits the destination format. Rounding is performed both for floating-point and integer destination formats.

Figure 15 illustrates four examples of the round toward 0 process for operations having a floating-point destination format. The infinitely precise result of an operation is represented by an X on the number line; the black dots on the number line indicate those values that can be represented exactly in the floating-point format.

Example 1:

In Figure 15(a), the infinitely precise result of an operation is:
 $2^{20} + 2^{-4} + 2^{-5} = 1.00000000000000000000000011 \times 2^{20}$.

This result cannot be represented exactly in floating-point format, and is rounded to:
 $2^{20} = 1.000000000000000000000000 \times 2^{20}$.

Example 2:

In Figure 15(b), the infinitely precise result of an operation is:
 $2^{20} - 2^{-4} + 2^{-8} = 1.1111111111111111111111111001 \times 2^{19}$.
 This result cannot be represented exactly in floating-point format, and is rounded to:

$$2^{20} - 2^{-4} = 1.11111111111111111111111 \times 2^{19}.$$

Example 3:

In Figure 15(c), the infinitely precise result of an operation is:
 $-(2^{20} + 2^{-3} + 2^{-4}) = -1.00000000000000000000000011 \times 2^{20}$.

This result cannot be represented exactly in floating-point format, and is rounded to:

$$-(2^{20} + 2^{-3}) = -1.0000000000000000000000001 \times 2^{20}.$$

Example 4:

In Figure 15(d), the infinitely precise result of an operation is:
 $2^{20} + 3 \cdot 2^{-3} = 1.0000000000000000000000011 \times 2^{20}$.

This result can be represented exactly in the floating-point format, and is unaffected by the rounding process.

Figure 15. Floating-Point Rounding Examples for Round Toward 0 Mode




Figure 16 illustrates four examples of the round toward 0 process for operations having an integer destination format. The infinitely precise result of an operation is represented by an X on the number line; the black dots on the number line indicate those values that can be exactly represented in the integer format.

Example 1:

In Figure 16(a), the infinitely precise result of an operation is:
 $2^{10} - 2^{-2} = 00...001111111111.11$.

The result is rounded to:

$$2^{10} - 2^0 = 00...001111111111.$$

Example 2:

In Figure 16(b), the infinitely precise result of an operation is:
 $2^{10} + 2^0 + 2^{-3} = 00...010000000001.001$.

The result is rounded to:

$$2^{10} + 2^0 = 00...010000000001.$$

Example 3:

In Figure 16(c), the infinitely precise result of an operation is:
 $-(2^{10} + 2^0 + 2^{-1}) = 11...101111111110.1$.

This result is rounded to:

$$-(2^{10} + 2^0) = 11...101111111111.$$

Example 4:

In Figure 16(d), the infinitely precise result of an operation is:
 $2^{10} + 3 \cdot 2^0 = 00...010000000011$.

This result can be represented exactly in the integer format, and is unaffected by the rounding process.

Flag Operation

The Am29325 generates six status flags to monitor floating-point processor operation. The following is a summary of flag conventions in IEEE mode:

Invalid Operation Flag – The invalid operation flag is HIGH when an input operand is invalid for the operation to be performed. The IEEE Mode Invalid Operations Table lists the cases for which the invalid operation flag is HIGH in IEEE mode, and the corresponding final result. In cases where the invalid operation flag is HIGH, the overflow, underflow, zero, and inexact flags are LOW; the NAN flag will be HIGH.

Overflow Flag – The overflow flag is HIGH if an R PLUS S, R MINUS S, R TIMES S, or 2 MINUS S operation with finite input operand(s) produces a result which, after rounding, has a magnitude greater than or equal to 2^{128} . The final result will be $+\infty$ or $-\infty$.


Underflow Flag – The underflow flag is HIGH if an R PLUS S, R MINUS S, or R TIMES S operation produces a result which, after rounding, has a magnitude in the range:

$$0 < \text{magnitude} < 2^{-126}.$$

The final result will be $+0$ (00000000₁₆) if the rounded result is non-negative, and -0 (80000000₁₆) if the rounded result is negative.

Inexact Flag – The inexact flag is HIGH if the final result of an R PLUS S, R MINUS S, R TIMES S, 2 MINUS S, INT-TO-FP, or FP-TO-INT operation is not equal to the infinitely precise result. Note that if the underflow or overflow flag is HIGH, the inexact flag will also be HIGH.

Figure 16. Integer Rounding Examples for Round Toward 0 Mode



Zero Flag – The zero flag is HIGH if the final result of an operation is zero. For operations producing an IEEE floating-point number, the flag accompanies outputs +0 (00000000₁₆) and -0 (80000000₁₆). For operations producing an integer, the flag accompanies the output 0 (00000000₁₆).

NAN Flag – The NAN flag is HIGH if an R PLUS S, R MINUS S, R TIMES S, 2 MINUS S, or FP-TO-INT operation produces a NAN as a final result.

OPERATION IN DEC MODE

When input signal $\overline{IEEE/DEC}$ is LOW, the DEC mode of operation is selected. In this mode the Am29325 uses the single-precision floating-point format (floating F) set forth in Digital Equipment Corporation's VAX Architecture Manual. In addition, the DEC mode complies with most other aspects of single-precision floating-point operation outlined in the manual – differences are discussed in **Appendix B**.

DEC Floating-Point Format

The DEC single-precision floating-point word is thirty-two bits wide, and is arranged in the format shown in Figure 17. The floating-point word is divided into three fields: a single-bit sign, an eight-bit biased exponent, and a 23-bit fraction.

The sign bit indicates the sign of the floating-point number's value. Non-negative values have a sign of 0, negative values a sign of 1.

The biased exponent is an eight-bit unsigned integer field representing a multiplicative factor of some power of two. The bias value is 128. If, for example, the multiplicative factor for a floating-point number is to be 2^a, the value of the biased exponent would be a + 128; a is called the true exponent.

The fraction is a 23-bit unsigned fractional field containing the 23 least-significant bits of the floating-point number's 24-bit mantissa. The weight of this field's most significant bit is 2⁻²; the weight of the least-significant bit is 2⁻²⁴.

A floating-point number is evaluated or interpreted per the following conventions:

let s = sign bit
 e = biased exponent
 f = fraction

if e = 0 and s = 0 . . . value = 0

if e = 0 and s = 1 . . . value = DEC reserved operand

if 0 < e ≤ 255 . . value = (-1)^s * (2^{e-128}) * (.1f)
 (normalized number)

Zero – The value zero always has a sign of zero.

DEC Reserved Operand – A DEC reserved operand does not represent a numeric value, but is interpreted as a signal or symbol. DEC reserved operands are used to indicate invalid operations and operations whose results have overflowed the destination format. They may also be used to pass symbolic information from one calculation to another.

Normalized Number – A normalized number represents a quantity with magnitude greater than or equal to 2⁻¹²⁸ but less than 2¹²⁷.

Example 1:

The number +3.5 can be represented in floating-point format as follows:

$$+3.5 = 11.1_2 \times 2^0$$

$$= .111_2 \times 2^2$$

sign = 0

$$\text{biased exponent} = 2_{10} + 128_{10} = 130_{10}$$

$$= 10000010_2$$

$$\text{fraction} = 110000000000000000000_2$$

(the leading 1 is implied in the format)

Concatenating these fields produces the floating-point word 41600000₁₆.

Example 2:

The number -11.375 can be represented in floating-point format as follows:

$$-11.375 = -1011.011_2 \times 2^0$$

$$= -.1011011_2 \times 2^4$$

sign = 1

$$\text{biased exponent} = 4_{10} + 128_{10} = 132_{10}$$

$$= 10000100_2$$

$$\text{fraction} = 011011000000000000000_2$$

(the leading 1 is implied in the format)

Concatenating these fields produces the floating-point word C2360000₁₆.


DEC Mode Integer Format

DEC mode integer format is identical to that of the IEEE mode. Integer numbers are represented as 32-bit, two's complement words; Figure 8 depicts the integer format. The integer word can represent a range of integer values from -2³¹ to 2³¹ - 1.

Operations

All eight floating-point ALU operations discussed in the General Description section can be performed in DEC mode.

Figure 17. DEC-Mode Floating-Point Format



Various exceptional aspects of the R PLUS S, R MINUS S, R TIMES S, 2 MINUS S, INT-TO-FP, and FP-TO-INT operations for this mode are described below. The IEEE-TO-DEC and DEC-TO-IEEE operations are discussed separately in the **IEEE-TO-DEC and DEC-TO-IEEE Operations** section.

Operations with DEC Reserved Operands – DEC reserved operands arise in two ways: they can be generated by the Am29325 to indicate that an invalid operation or floating-point overflow has taken place, or they can be provided by the user as an input operand.

When a DEC reserved operand appears as an input operand, the final result of the operation is the same DEC reserved operand. If an operation has two DEC reserved operands as inputs, the DEC reserved operand on the R port becomes the final result.

The NAN flag will be HIGH whenever an operation produces a DEC reserved operand as a final result.

Example 1:

Suppose the floating-point addition operation is performed with the following input operands:

R port: 40800000_{16} (0.1×2^1)

S port: 80012345_{16} (DEC reserved operand)

Result: This operation produces the DEC reserved operand on the S port, 80012345_{16} , as the final result. The NAN flag will be HIGH.

Example 2:

Suppose the floating-point multiplication operation is performed with the following input operands:

R port: 80765432_{16} (DEC reserved operand)

S port: 80000001_{16} (DEC reserved operand)

Result: Since both input operands are DEC reserved operands, the operand on the R port, 80765432_{16} , is the final result of the operation. The NAN flag will be HIGH.

Operations Producing Overflows – If an operation produces a rounded result that is too large to fit in the destination format, that operation is said to have overflowed.

A floating-point overflow occurs if a R PLUS S, R MINUS S, R TIMES S, or 2 MINUS S operation with finite input operand(s) produces a result which, after rounding, has a magnitude greater than or equal to 2^{127} . The final result in such cases will be DEC reserved operand 80000000_{16} ; the overflow, inexact, and NAN flags will be HIGH.

Integer overflow occurs when the “floating-point-to-integer” conversion operation attempts to convert to integer a floating-point number which, after rounding, is greater than $2^{31} - 1$ or less than -2^{31} . The final result in such cases will be DEC reserved operand 80000000_{16} ; the invalid operation flag will be HIGH. Note that the overflow and inexact flags remain LOW for integer overflow.

Operations Producing Underflows – If an operation produces a floating-point result which, after rounding, has a magnitude too small to be expressed as a normalized floating-point number, but greater than zero, that operation is said to have underflowed. Underflow occurs when an R PLUS S, R MINUS S, or R TIMES S operation produces a result which, after rounding, has magnitude:

$$0 < \text{magnitude} < 2^{-128}.$$

The final result in such cases will be 0 (00000000_{16}). The underflow, inexact, and zero flags will be HIGH.

Underflow does not occur if the destination format is integer. If the infinitely precise result of a floating-point-to-integer conversion has a magnitude greater than 0 and less than 1, but the rounded result is 0, the underflow flag remains LOW.

Invalid Operations – If an input operand is invalid for the operation to be performed, that operation is considered invalid. In DEC mode, there are only two invalid operations:

- Performing a floating-point-to-integer conversion on a value too large to be expressed as a 32-bit integer. In this case the final result will be DEC reserved operand 80000000_{16} , and the invalid operation and NAN flags will be HIGH.
- Performing a floating-point-to-integer conversion on a DEC reserved operand. In this case the final result will be the input DEC reserved operand, and the invalid operation and NAN flags will be HIGH.

Sign Bit

For all operations producing a DEC floating-point result, the sign bit of the final result is unambiguous, i.e., there is only one sign bit value that yields a numerically correct result.

Rounding

There are four rounding modes for DEC operation: round to nearest, round toward $+\infty$, round toward $-\infty$, and round toward 0. The round toward $+\infty$, round toward $-\infty$, and round toward 0 modes are performed in a manner identical to that for IEEE operation; refer to the **Rounding** section under **Operation in IEEE Mode** on page 12. The round to nearest mode is similar to that for IEEE operation, but differs in one respect: for the case in which the infinitely-precise result of an operation is exactly halfway between two representable values, DEC round to nearest mode rounds to the value with the larger magnitude, rather than to the value whose LSB is 0.

Flag Operation

The Am29325 generates six status flags to monitor floating-point processor operation. The following is a summary of flag operation in DEC mode:

Invalid Operation Flag – The invalid operation flag is HIGH if the FP-TO-INT operation is performed on a floating-point number too large to be converted to an integer, or on a DEC reserved operand. If the FP-TO-INT operation is performed on a floating-point number too large to be converted to integer, the final result is the DEC reserved operand 80000000_{16} . If the FP-TO-INT operation is performed on a DEC reserved operand, that operand becomes the final result.

Overflow Flag – The overflow flag is HIGH if an R PLUS S, R MINUS S, R TIMES S, or 2 MINUS S operation produces a result which, after rounding, has a magnitude greater than or equal to 2^{127} . The final result will be the DEC reserved operand 80000000_{16} .

Underflow Flag – The underflow flag is HIGH if an R PLUS S, R MINUS S, or R TIMES S operation produces a result which, after rounding, has a magnitude in the range:

$$0 < \text{magnitude} < 2^{-128}$$

The final result will be 0 (00000000₁₆) in such cases.

Inexact Flag – The inexact flag is HIGH if the final result of an R PLUS S, R MINUS S, R TIMES S, 2 MINUS S, INT-TO-FP, or FP-TO-INT operation is not equal to the infinitely precise result. Note that if the underflow or overflow flag is HIGH, the inexact flag will also be HIGH.

Zero Flag – The zero flag is HIGH if the final result of an operation is zero. For operations producing an integer or a DEC floating-point number, the flag accompanies the output 0 (00000000₁₆). (It should be noted that any operation producing a floating-point 0 in DEC mode will output 00000000₁₆.)

NAN Flag – The NAN flag is HIGH if an R PLUS S, R MINUS S, R TIMES S, 2 MINUS S, or FP-TO-INT operation produces a DEC reserved operand as the final result.

IEEE-TO-DEC AND DEC-TO-IEEE OPERATIONS

The IEEE-TO-DEC and DEC-TO-IEEE operations are used to convert floating-point numbers between the IEEE and DEC formats. Both operations work in a manner independent of the IEEE/DEC mode control.

IEEE-TO-DEC Conversion

This operation converts an IEEE floating-point number to DEC floating-point format. Most conversions are exact; in no case

does the round mode have any effect on the final result. There are, however, a few exceptional cases:

- a.) If the IEEE floating-point input has a magnitude greater than or equal to 2^{127} , it is too large to be represented by a DEC floating-point number. The final result will be the DEC reserved operand 80000000₁₆; the overflow, inexact, and NAN flags will be HIGH.
- b.) If the IEEE floating-point input is a NAN, the final result will be the DEC reserved operand 80000000₁₆; the invalid and NAN flags will be HIGH.
- c.) If the IEEE floating-point input is a denormalized number, the final result will be a DEC 0 (00000000₁₆); the zero flag will be HIGH.
- d.) If the IEEE floating-point input is +0 or -0, the final result will be a DEC 0 (00000000₁₆); the zero flag will be HIGH.

DEC-TO-IEEE Conversion

This operation converts a DEC floating-point number to IEEE floating-point format. Most conversions are exact; in no case does the round mode have any effect on the final result. There are, however, a few exceptional cases:

- a.) If the DEC floating-point input is not 0, but has a magnitude less than 2^{-126} , it is too small to be expressed as a normalized IEEE floating-point number. The final result will be an IEEE floating-point 0 having the same sign as the input (00000000₁₆ for positive inputs and 80000000₁₆ for negative inputs); the underflow, inexact, and zero flags will be HIGH.
- b.) If the DEC floating-point input is a DEC reserved operand, the final result will be quiet NAN 7FA00000₁₆; the invalid operation and NAN flags will be HIGH.
- c.) If the DEC floating-point input is 0, the final result will be IEEE floating-point +0 (00000000₁₆); the zero flag will be HIGH.

APPENDIX A:**Differences Between the IEEE Proposed Standard for Binary Floating-Point Arithmetic and the Am29325's IEEE Mode**

When operated in IEEE mode, the Am29325 High-speed Floating-Point Processor complies with the single-precision portion of the IEEE Proposed Standard for Binary Floating-Point Arithmetic (P754, draft 10.0) in most respects. There are, however, several differences:

Denormalized Numbers

The Am29325 does not handle denormalized numbers. A denormalized input will be converted to a zero of the same sign before the specified operation takes place. The operation proceeds in exactly the same manner as if the input were +0 or -0, producing the same numerical result and flags.

If the result of an operation, after rounding, has a magnitude smaller than 2^{-126} , the result is replaced by a zero of the same sign.

Representation of Overflows

In some rounding modes, the proposed IEEE standard requires that overflows be represented as the format's most positive or most negative finite number. In particular:

- When rounding toward 0, all overflows should produce a result of the largest representable finite number with the sign of the intermediate result.
- When rounding toward $-\infty$, all positive overflows should produce a result of the largest representable positive finite number.
- When rounding toward $+\infty$, all negative overflows should produce a result of the largest representable negative finite number.

The Am29325, however, always represents positive overflows as $+\infty$ and negative overflows as $-\infty$, regardless of rounding mode.

Projective Mode

The proposed IEEE standard provides only for an affine mode to control the handling of infinities. The Am29325 provides both affine and projective modes; the desired mode can be selected by the user.

Traps

The proposed IEEE standard stipulates that the user be able to request a trap on any exception. The Am2935 does not support trapped operation, and behaves as if traps are disabled.

Resetting of Flags

The proposed IEEE standard states that once an exception flag has been set, it is reset only at the user's request. The Am29325's flags, however, reflect the status of the most recent operation.

Generation of the Underflow Flag

The proposed IEEE standard suggests several possible criteria for determining if underflow occurs. These criteria generate underflow flags that differ in subtle ways. The underflow criteria chosen for the Am29325 stipulate that underflow occurs if:

- a) the rounded result of an operation has a magnitude in the range:

$$0 < \text{magnitude} < 2^{-126},$$

and

- b) the final result is not equal to the infinitely precise result.

Since the Am29325 never produces a denormalized number as the final result of a calculation, condition (b) is true whenever (a) is true. Note, then, that the operation of the Am29325's underflow flag is somewhat different than that of an "IEEE standard" system using the same underflow criteria. For example, if an operation should produce an infinitely precise result that is exactly 2^{-127} , an "IEEE standard" system would produce that value as the final result, expressed as a denormalized number. Since that system's final result is exact, the underflow flag would remain LOW. The Am29325, on the other hand, would output zero; since its final result is not exact, the underflow flag would be HIGH.

APPENDIX B:**Differences Between DEC VAX and Am29325 DEC Mode**

Operation in DEC mode complies with most aspects of single-precision floating-point operation outlined in the Digital Equipment Corporation's VAX Architecture Manual. However, there are some differences that should be noted:

Format

The Am29325's DEC format is:

sign – bit 31
 exponent – bits 30–23
 mantissa – 22–0

The VAX format is:

sign – bit 15
 exponent – 14–7
 mantissa – bits 6–0, bits 31–16.

In both cases, fields are listed from MSB to LSB, with bit 31 the MSB of the 32-bit word. The Am29325's DEC format can be converted to VAX format by swapping the 16 LSBs and 16 MSBs of the 32-bit word.

Flags vs. Exceptions

In DEC VAX operation, certain unusual conditions arising during system operation may incur an exception, or an indication to the operating system that special handling is needed.

The VAX recognizes a number of arithmetic exceptions. The following exceptions are relevant to the operations supported by the Am29325:

Integer overflow trap – indicates that the last operation produced an integer overflow. The LSBs of the correct result are stored in the destination operand.

Floating-point overflow trap/fault – indicates that the last operation produced, after normalization and rounding, a floating-point number with magnitude greater than or equal to 2^{127} . A trap replaces the destination operand with the DEC reserved operand 80000000_{16} ; a fault leaves the destination operand unchanged.

Floating-point underflow trap/fault – indicates that the last operation produced, after normalization and rounding, a floating-point number with magnitude less than 2^{-128} . A trap replaces the destination operand with zero; a fault leaves the destination operand unchanged.

Reserved operand fault – indicates that the last operation had a reserved operand as an input. The destination operand is unchanged.

The Am29325 does not directly support DEC traps and faults. Rather, it indicates unusual conditions by setting one or more of the six status flags HIGH. Table d2 describes flag operation in DEC mode.

Integer Overflow

In cases of integer overflow, the VAX signals the integer overflow trap and stores the LSBs of the correct result. The Am29325 sets the invalid operation flag and outputs the DEC reserved operand 80000000_{16} .

Floating-Point Underflow/Overflow Operation

The VAX Architecture Manual specifies the action to be taken on the destination operand when floating-point underflow or overflow is encountered. The Am29325 has no immediate control over this destination operand, as it resides somewhere off-chip, either in a register or memory location. This isn't so much a difference between the VAX specification and Am29325 operation as it is a difference in scope.

The Am29325 responds to floating-point underflow by producing a final result of 0 (00000000_{16}); the underflow, inexact, and zero flags will be HIGH. It responds to floating-point overflow by producing the DEC reserved operand 80000000_{16} as the final result; the overflow, inexact, and NAN flags will be HIGH.

Handling of DEC Reserved Operands

If an operation has a DEC reserved operand as an input, the Am29325 will produce that operand as the final result. If an operation has two input arguments and both are DEC reserved operands, the operand on port R becomes the final result. For the VAX, operations with a DEC reserved operand input or inputs do not modify the destination operand. As mentioned above, control of the destination operand is beyond the scope of the Am29325's operation.

Inexact Flag

The Am29325 provides an inexact flag to indicate that the final result produced by an operation is not equal to the infinitely precise result. The VAX does not provide this flag.

APPENDIX C:

Performing Floating-Point Division on the Am29325

While the Am29325 does not have a floating-point division instruction, it can be used to evaluate reciprocals. The division:

$$C = A/B$$

can then be performed by evaluating:

$$C = A \cdot (1/B).$$

Only a modest amount of external hardware is needed to implement the reciprocal function.

The technique for calculating reciprocals is based on the Newton-Raphson method for obtaining the roots of an equation. The roots of equation:

$$F(x) = 0$$

can be found by iteratively evaluating the equation

$$x_{i+1} = x_i - F(x_i)/F'(x_i).$$

The process begins by making a guess as to the value of x_i , and using this guess or "seed" value to perform the first iteration. Iterations are continued until the root is evaluated to the desired accuracy. The number of iterations needed to achieve a given accuracy depends both on the accuracy of the seed value and the nature of $F(x)$.

Now consider the equation

$$F(x) = (1/x) - B.$$

The root of $F(x)$ is $1/B$. The reciprocal of B , then, can be found by using the Newton-Raphson method to find the root of $F(x)$. The iterative equation for finding the root is

$$\begin{aligned} x_{i+1} &= x_i - F(x_i)/F'(x_i) \\ &= x_i - (1/x_i - B)/-(x_i)^{-2} \\ &= x_i (2 - B \cdot x_i). \end{aligned}$$

It can be shown that, in order for this iterative equation to converge, the seed value x_0 must fall in the range

$$0 < x_0 < 2/B \quad \text{if } B > 0$$

$$\text{or } 2/B < x_0 < 0 \quad \text{if } B < 0.$$

For example, if the reciprocal of 3 is to be evaluated, the seed value must be between 0 and $2/3$.

The error of x_i reduces quadratically; that is, if the error of x_i is e , the error is reduced to order e^2 by the next iteration. The number of bits of accuracy in the result, then, roughly doubles after every iteration. While this is only an approximation of the actual error produced, it is a handy rule-of-thumb for determining the number of iterations needed to produce a result of a certain accuracy, given the accuracy of the seed.

Example 1:

Find the reciprocal of 7.25.

Solution:

The seed value must fall in the range

$$0 < x_0 < 2/7.25$$

$$\text{or } 0 < x_0 < .275862.$$

Suppose x_0 is chosen to be .1

$$\begin{aligned} \text{Iteration 1: } x_1 &= x_0 (2 - B \cdot x_0) \\ &= .1(2 - (7.25) (.1)) \\ &= .1275 \end{aligned}$$

$$\begin{aligned} \text{Iteration 2: } x_2 &= x_1 (2 - B \cdot x_1) \\ &= .1275(2 - (7.25) (.1275)) \\ &= .1371421875 \end{aligned}$$

$$\begin{aligned} \text{Iteration 3: } x_3 &= x_2(2 - B \cdot x_2) \\ &= .1371421875 \cdot \\ &\quad (2 - (7.25) (.1371421875)) \\ &= .1379265230 \end{aligned}$$

The actual value of $1/7.25$, to ten decimal places, is .1379310345.

The error after each iteration is:

Iteration	x_i	Error to Ten Places
0	.1	-0.0379310345
1	.1275	-0.0104310345
2	.1371421875	-0.0007888470
3	.1379265230	-0.000045115

Example 2:

Find the reciprocal of $-.3$.

Solution:

The seed value must fall in the range

$$2/(-.3) < x_0 < 0$$

$$\text{or } -6.66 < x_0 < 0.$$

Suppose x_0 is chosen to be -2.0 .

$$\begin{aligned} \text{Iteration 1: } x_1 &= x_0(2 - B \cdot x_0) \\ &= -2.0(2 - (-.3) (-2.0)) \\ &= -2.8 \end{aligned}$$

$$\begin{aligned} \text{Iteration 2: } x_2 &= x_1 (2 - B \cdot x_1) \\ &= -2.8(2 - (-.3) (-2.8)) \\ &= -3.248 \end{aligned}$$

$$\begin{aligned} \text{Iteration 3: } x_3 &= x_2(2 - B \cdot x_2) \\ &= -3.248(2 - (-.3) (-3.248)) \\ &= -3.3311488 \end{aligned}$$

$$\begin{aligned} \text{Iteration 4: } x_4 &= x_3(2 - B \cdot x_3) \\ &= -3.3311488 \cdot \\ &\quad (2 - (-.3) (-3.3311488)) \\ &= -3.333331902 \end{aligned}$$

The actual value of $1/(-.3)$, to ten decimal places, is -3.333333333 .

The error after each iteration is:

i	x_i	Error to Ten Places
0	-2.0	1.333333333
1	-2.8	0.533333333
2	-3.248	0.085333333
3	-3.3311488	0.002184533
4	-3.333331902	0.00001431


In order to implement the Newton-Raphson method on the Am29325, some means is needed to generate the seed used in the first iteration. One approach is to place a hardware seed look-up table between the R bus and the Am29325; see Table c1. A more detailed diagram of the look-up table appears in Figure c2.

TABLE c1. CONTENTS OF THE SEED EXPONENT PROM

DEC		IEEE	
Address (16)	Data (16)	Address (16)	Data (16)
000	(Note 1)	100	FD
001	(Note 1)	101	FC
002	FF	102	FB
003	FE	103	FA
004	FD	104	F9
005	FC	105	F8
006	FB	106	F7
007	FA	107	F6
008	F9	108	F5
009	F8	109	F4
00A	F7	10A	F3
00B	F6	10B	F2
00C	F5	10C	F1
00D	F4	10D	F0
00E	F3	10E	EF
00F	F2	10F	EE
010	F1	110	ED
011	F0	111	EC
012	EF	112	EB
.	.	.	.
.	.	.	.
.	.	.	.
0EE	13	1EE	0F
0EF	12	1EF	0E
0F0	11	1F0	0D
0F1	10	1F1	0C
0F2	0F	1F2	0B
0F3	0E	1F3	0A
0F4	0D	1F4	09
0F5	0C	1F5	08
0F6	0B	1F6	07
0F7	0A	1F7	06
0F8	09	1F8	05
0F9	08	1F9	04
0FA	07	1FA	03
0FB	06	1FB	02
0FC	05	1FC	01
0FD	04	1FD	(Note 2)
0FE	03	1FE	(Note 2)
0FF	02	1FF	(Note 2)

Notes: 1. The reciprocals of these numbers are too large to be represented in DEC format.
 2. The reciprocals of these numbers are too small to be represented in normalized IEEE format.

Figure c1. Adding a Hardware Look-Up Table to the Am29325



The look-up table has two sections: a biased exponent look-up PROM and a fraction look-up PROM. The seed biased exponent look-up table is stored in a 512-by-8-bit PROM. This table consists of two sections – the DEC format section, which occupies addresses 000–0FF₁₆, and the IEEE section, which occupies addresses 100–1FF₁₆. The appropriate table will be selected automatically if address line A₈ is wired to the Am29325's IEEE/DEC pin. The equations implemented by these table sections are:

DEC table: seed biased exponent
 = 257₁₀ – input biased exponent

IEEE table: seed biased exponent
 = 253₁₀ – input biased exponent

Table c1 lists the contents of this PROM.

The seed fraction look-up table is stored in one or more PROMs, the number of PROMs depending on the desired accuracy of the seed value. The hardware depicted in Figure c2 uses two 4K-by-8-bit PROMs to implement a fraction look-up table whose

inputs are the 12 MSBs of the input argument's fraction. These PROMs output the 16 MSBs of the seed's fraction field – the remaining 7 bits of fraction are set to 0. The equation implemented in this table is:

$$\text{seed fraction} = \frac{2}{1 + \text{input fraction}} - 1,$$

where the value of the input fraction falls in the range

$$0 \leq \text{input fraction} < 1.$$

Note that the seed fraction must also be constrained to fall in the range


$$0 \leq \text{seed fraction} < 1.$$

Therefore, if the input fraction is 0, the corresponding seed fraction stored in the table must be .1111...111₂, not 1.0₂. The same seed fraction look-up table may be used for both IEEE and DEC formats. Table c2 contains a partial listing for the seed fraction look-up table shown in Figure c2.

TABLE c2. CONTENTS OF THE SEED FRACTION PROMS

Address (16)	Value of Input Fraction (10)	Value of Seed Fraction (10)	PROM Outputs (16)	
			R ₂₂ –R ₁₅	R ₁₄ –R ₇
000	0.0	0.9999999999 (see text)	FF	FF
001	0.0002441406	0.9995118370	FF	E0
002	0.0004882812	0.9990239150	FF	C0
003	0.0007324219	0.9985362280	FF	A0
004	0.0009765625	0.9980487790	FF	80
005	0.0012207031	0.9975615710	FF	60
006	0.0014648438	0.9970745970	FF	40
007	0.0017089844	0.9965878630	FF	20
008	0.0019531250	0.9961013650	FF	00
009	0.0021972656	0.9956151030	FE	E1
00A	0.0024414063	0.9951290800	FE	C0
00B	0.0026855469	0.9946432920	FE	A1
00C	0.0029296875	0.9941577400	FE	81
.
.
FF6	0.9975585938	0.0012221950	00	50
FF7	0.9978027344	0.0010998410	00	48
FF8	0.9980468750	0.0009775170	00	40
FF9	0.9982910156	0.0008552230	00	38
FFA	0.9985351563	0.0007329590	00	30
FFB	0.9987792969	0.0006107240	00	28
FFC	0.9990234375	0.0004885200	00	20
FFD	0.9992675781	0.0003663450	00	18
FFE	0.9995117188	0.0002442000	00	10
FFF	0.9997558594	0.0001220850	00	08

Figure c2. The Hardware Lookup-Up Table



With the hardware look-up table in place, the reciprocal of value B can be calculated with the following series of operations:

- 1.) Place B on both the R and S buses. The 2 : 1 multiplexer at the output of the hardware look-up table should select the output of the look-up table. (see Figure c3-a)
- 2.) Load the seed value x_0 into register R and load B into register S. Select the R TIMES S operation. (see Figure c3-b)
- 3.) Load product $B \cdot x_0$ into register F. Select the 2 MINUS S operation, and select register F as the input to the ALU S port. (see Figure c3-c)
- 4.) Load $2 - B \cdot x_0$ into register F. Select the R TIMES S operation and select register F as the input to the ALU S port. (see Figure c3-d)
- 5.) Load the value x_1 ($x_1 = x_0(2 - B \cdot x_0)$) into registers R and F. Select the R TIMES S operation. (see Figure c3-e)
- 6.) Repeat steps 3 through 5 until the result has the accuracy desired.

Figure c3-a. Data Flow for Step 1 of the Reciprocal Procedure




Figure c3-b. Data Flow for Step 2 of the Reciprocal Procedure




Figure c3-c. Data Flow for Step 3 of the Reciprocal Procedure






Figure c3-d. Data Flow for Step 4 of the Reciprocal Procedure



Am29325

Figure c3-e. Data Flow for Step 5 of the Reciprocal Procedure



A tabular description of the operations above is given in Table c3. The following examples, performed in IEEE format, illustrate the process.

Example 1:

Find the reciprocal of 25.3.

Solution: The IEEE floating-point representation for 25.3 is 41CA6666₁₆. The reciprocal process is begun by feeding this value to both the seed look-up table and

port S. The look-up table produces the value .03952789₁₀ (3D21E800₁₆). The reciprocal is evaluated using the procedure described above; register values for each step are given in Table c4. The expected result, to the precision of the floating-point word, is .03952569₁₀ (3D21E5B1₁₆). In this case the expected result is produced after the first iteration. All subsequent iterations produce the same result, and are therefore unnecessary.

TABLE c3. SEQUENCE OF EVENTS FOR EVALUATING RECIPROCALLS

Clock Cycle	I ₀ -I ₂	I ₃	I ₄	ENR	ENS	ENF	Register R	Register S	Register F
1	Y	X	0	0	0	X	-	-	-
2	R TIMES S	0	X	1	1	0	X ₀	B	-
3	2 MINUS S	1	X	1	1	0	X ₀	B	B·X ₀
4	R TIMES S	1	1	0	1	0	X ₀	B	2-B·X ₀
5	R TIMES S	0	X	1	1	0	X ₁ (= X ₀ (2-B·X ₀))	B	X ₁ (= X ₀ (2-B·X ₀))
6	2 MINUS S	1	X	1	1	0	X ₁	B	B·X ₁
7	R TIMES S	1	1	0	1	0	X ₁	B	2-B·X ₁
8	R TIMES S	0	X	1	1	0	X ₂ (= X ₁ (2-B·X ₁))	B	X ₂ (= X ₁ (2-B·X ₁))

} First iteration
 } Second iteration

X = DON'T CARE

TABLE c4. INPUT BUS AND REGISTER VALUES FOR EXAMPLE 1

Clock Cycle	R Input	S Input	Register R	Register S	Register F
1	3D21E800 (.03952789)	41CA6666 ₁₆ (25.3)	-	-	-
2	-	-	3D21E800 ₁₆ (.03952789)	41CA6666 ₁₆ (25.3)	-
3	-	-	3D21E800 ₁₆ (.03952789)	41CA6666 ₁₆ (25.3)	3F8001D3 ₁₆ (1.0000556)
4	-	-	3D21E800 ₁₆ (.03952789)	41CA6666 ₁₆ (25.3)	3F7FFC5A ₁₆ (.99984419)
5	-	-	3D21E5B1 ₁₆ (.03952569)	41CA6666 ₁₆ (25.3)	3D21E5B1 ₁₆ (.03952569) ← Result of first iteration
6	-	-	3D21E5B1 ₁₆ (.03952569)	41CA6666 ₁₆ (25.3)	3F7FFFFF ₁₆ (.99999994)
7	-	-	3D21E5B1 ₁₆ (.03952569)	41CA6666 ₁₆ (25.3)	3F800000 ₁₆ (1.0)
8	-	-	3D21E5B1 ₁₆ (.03952569)	41CA6666 ₁₆ (25.3)	3D21E5B1 ₁₆ (.03952569) ← Result of second iteration

Example 2:

Find the reciprocal of -0.4725 .

Solution: The IEEE floating-point representation for -0.4725 is BEF1EB85₁₆. The reciprocal process is begun by feeding this value to both the seed look-up table and port S. The look-up table produces the value -2.11621094_{10} (C0077000₁₆). The reciprocal is

evaluated using the procedure described above; register values for each step are given in Table c5. The expected result, to the precision of the floating-point word, is -2.116402_{10} (C0077322₁₆). In this case the expected result is produced after the first iteration. All subsequent iterations produce the same result, and are therefore unnecessary.

TABLE c5. INPUT BUS AND REGISTER VALUES FOR EXAMPLE 2

Clock Cycle	R Input	S Input	Register R	Register S	Register F
1	C0077000 ₁₆ (-2.1162109)	BEF1EB85 ₁₆ (-0.4725)	-	-	-
2	-	-	C0077000 ₁₆ (-2.1162109)	BEF1EB85 ₁₆ (-0.4725)	-
3	-	-	C0077000 ₁₆ (-2.1162109)	BEF1EB85 ₁₆ (-0.4725)	3F7FFA14 ₁₆ (0.99990963)
4	-	-	C0077000 ₁₆ (-2.1162109)	BEF1EB85 ₁₆ (-0.4725)	3F8002F6 ₁₆ (1.0000904)
5	-	-	C0077322 ₁₆ (-2.116402)	BEF1EB85 ₁₆ (-0.4725)	C0077322 ₁₆ (-2.116402)
6	-	-	C0077322 ₁₆ (-2.116402)	BEF1EB85 ₁₆ (-0.4725)	3F800000 ₁₆ (1.0)
7	-	-	C0077322 ₁₆ (-2.116402)	BEF1EB85 ₁₆ (-0.4725)	3F800000 ₁₆ (1.0)
8	-	-	C0077322 ₁₆ (-2.116402)	BEF1EB85 ₁₆ (-0.4725)	C0077322 ₁₆ (-2.116402)

← Result of first iteration

← Result of second iteration

APPENDIX D:**Summary of Flag Operation**

Tables d1, d2, and d3 summarize flag operation for the IEEE mode, the DEC mode, and for the IEEE-TO-DEC and DEC-TO-IEEE operations.

TABLE d1. FLAG SUMMARY FOR IEEE MODE

Operation	Condition(s)	INV	OVF	UNF	INE	ZER	NAN
Any operation listed in the IEEE Invalid Operations Table		H	L	L	L	L	H
R PLUS S R MINUS S R TIMES S 2 MINUS S	Input operands are finite, $ \text{rounded result} \geq 2^{128}$	L	H	L	H	L	L
R PLUS S R MINUS S R TIMES S	$0 < \text{rounded result} < 2^{-126}$	L	L	H	H	H	L
R PLUS S R MINUS S R TIMES S 2 MINUS S INT-TO-FP FP-TO-INT	Final result does not equal infinitely precise result	L	*	*	H	*	L
R PLUS S R MINUS S R TIMES S 2 MINUS S INT-TO-FP FP-TO-INT	Final result is zero	L	L	*	*	H	L
R PLUS S R MINUS S R TIMES S 2 MINUS S FP-TO-INT	Final result is a NAN	*	L	L	L	L	H

Notes: INV = Invalid operation flag
 OVF = Overflow flag
 UNF = Underflow flag
 INE = Inexact flag
 ZER = Zero flag
 NAN = NAN flag
 L = LOW
 H = HIGH
 * = State of flag depends on the input operands and the operation performed

TABLE d2. FLAG SUMMARY FOR DEC MODE

Operation	Condition(s)	INV	OVF	UNF	INE	ZER	NAN
FP-TO-INT	Rounded result $> 2^{31}-1$ or rounded result $< -2^{31}$	H	L	L	L	L	H
FP-TO-INT	Input is a DEC reserved operand	H	L	L	L	L	H
R PLUS S R MINUS S R TIMES S 2 MINUS S	$ \text{Rounded result} \geq 2^{127}$	L	H	L	H	L	H
R PLUS S R MINUS S R TIMES S	$0 < \text{rounded result} < 2^{-128}$	L	L	H	H	H	L
R PLUS S R MINUS S R TIMES S 2 MINUS S INT-TO-FP FP-TO-INT	Final result does not equal infinitely precise result	L	*	*	H	*	*
R PLUS S R MINUS S R TIMES S 2 MINUS S INT-TO-FP FP-TO-INT	Final result is zero	L	L	*	*	H	L
R PLUS S R MINUS S R TIMES S 2 MINUS S FP-TO-INT	Final result is a DEC reserved operand	*	*	L	L	L	H

Notes: INV = Invalid operation flag H = HIGH
 OVF = Overflow flag * = State of flag
 UNF = Underflow flag depends on the
 INE = Inexact flag input operands
 ZER = Zero flag and the operation
 NAN = NAN flag performed
 L = LOW

TABLE d3. FLAG SUMMARY FOR IEEE-TO-DEC AND DEC-TO-IEEE CONVERSIONS

Operation	Condition(s)	INV	OVF	UNF	INE	ZER	NAN
IEEE-TO-DEC	Input is a NAN	H	L	L	L	L	H
IEEE-TO-DEC	$ \text{Input} \geq 2^{127}$	L	H	L	H	L	H
DEC-TO-IEEE	Input is a DEC reserved operand	H	L	L	L	L	H
DEC-TO-IEEE	$0 < \text{rounded result} < 2^{-126}$	L	L	H	H	H	L
DEC-TO-IEEE IEEE-TO-DEC	Final result is zero	L	L	*	*	H	L

Notes: INV = Invalid operation flag H = HIGH
 OVF = Overflow flag * = State of flag
 UNF = Underflow flag depends on the
 INE = Inexact flag input operands
 ZER = Zero flag and the operation
 NAN = NAN flag performed
 L = LOW

ABSOLUTE MAXIMUM RATINGS

Storage Temperature	-65 to +150°C
Temperature Under Bias - T_C	-55 to +125°C
Supply Voltage to Ground Potential	
Continuous	-0.5 to +7.0V
DC Voltage Applied to Outputs	
for High State	-0.5V to V_{CC} Max
DC Input Voltage	-0.5 to +5.5V
DC Output Current, into Outputs	30mA
DC Input Current	-30 to +5.0mA

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

OPERATING RANGES

Commercial (C) Devices	
Temperature (T_A)	0 to +70°C
Supply Voltage	+4.75 to +5.25V
Air Velocity	200 linear feet per minute

Operating ranges define those limits over which the functionality of the device is guaranteed.

OPERATING RESTRICTIONS

The Am29325 is temporarily restricted to the feedthrough mode only (FT_0 , $FT_1 = \text{HIGH}$). Parts designated and marked Am29325GC/15 are not tested or guaranteed in the clocked (FT_0 and FT_1 LOW separately or together) mode.

Contact your local AMD sales representative for further information.

DC CHARACTERISTICS OVER OPERATING RANGE unless otherwise specified
Am29325/15

Parameter	Description	Test Conditions (Note 1)		Min	Typ (Note 2)		Max	Units	
V_{OH}	Output HIGH Voltage	$V_{CC} = \text{Min}$ $V_{IN} = V_{IL}$ or V_{IH} $I_{OH} = -1.0\text{mA}$		2.4	2.7			Volts	
V_{OL}	Output LOW Voltage	$V_{CC} = \text{Min}$ $V_{IN} = V_{IL}$ or V_{IH} $I_{OL} = 4.0\text{mA}$			0.3	0.5		Volts	
V_{IH}	Input HIGH Level	Guaranteed Input Logical HIGH Voltage for All Inputs		2.0				Volts	
V_{IL}	Input LOW Level	Guaranteed Input Logical LOW Voltage for All Inputs				0.8		Volts	
V_I	Input Clamp Voltage	$V_{CC} = \text{Min}$ $I_{IN} = -18\text{mA}$					-1.5	Volts	
I_{IL}	Input LOW Current	$V_{CC} = \text{Max}$ $V_{IN} = 0.5\text{V}$	CLK, S16/32, $\overline{\text{OE}}$ OTHERS				-1.0 -0.5	mA	
I_{IH}	Input HIGH Current	$V_{CC} = \text{Max}$ $V_{IN} = 2.4\text{V}$	CLK, S16/32, $\overline{\text{OE}}$ OTHERS				100 50	μA	
I_I	Input HIGH Current	$V_{CC} = \text{Max}$ $V_{IN} = 5.5\text{V}$					1	mA	
I_{OZH} I_{OZL}	F_0 - F_{31} Off State (High Impedance) Output Current	$V_{CC} = \text{Max}$	$V_O = 2.4\text{V}$				50	μA	
			$V_O = 0.5\text{V}$				-50		
I_{SC}	Output Short Circuit Current (Note 3)	$V_{CC} = \text{Max} + 0.5\text{V}$ $V_O = 0.5\text{V}$	F_0 - F_{31} Outputs	-15			-50	mA	
			Flag Outputs	-15			-50		
I_{CC}	Power Supply Current (Notes 4, 5)	$V_{CC} = \text{Max}$	COM'L, $T_A = +25^\circ\text{C}$			1743		mA	
			COM'L Only	$T_A = 0$ to $+70^\circ\text{C}$			2114		
				$T_A = +70^\circ\text{C}$			1806		


- Notes: 1. For conditions shown as Min or Max, use the appropriate value specified under Operating Ranges for the applicable device type.
2. Typical values are for $V_{CC} = +25^\circ\text{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.
4. Measured with OE LOW, and with all output bits (F_0 - F_{31} and flag outputs) LOW.
5. Worst-case I_{CC} applies to cold start at lowest operating temperature.

Am29325/15
SWITCHING CHARACTERISTICS
OVER OPERATING RANGE

Parameters		Description	Test Conditions	COM'L (Note 2)		Units
				T _A = 0 to +70°C V _{CC} = +5V ±5%		
				Min	Max	
1	t _{ASC}	Clocked Add, Subtract Time (R PLUS S, R MINUS S, 2 MINUS S)				ns
2	t _{MC}	Clocked Multiply Time (R TIMES S)				ns
3	t _{CC}	Clocked Conversion Time (INT-TO-FP, FP-TO-INT, IEEE-TO-DEC, DEC-TO-IEEE)				ns
4	t _{ASUC}	Unclocked Add, Subtract Time (R, S to F, Flags) for R PLUS S, R MINUS S, and 2 MINUS S Instructions	FT ₀ = HIGH FT ₁ = HIGH		150	ns
5	t _{MUC}	Unclocked Multiply Time (R, S to F, Flags) for R TIMES S Instruction			150	ns
6	t _{CUC}	Unclocked Conversion Time (R, S to F, Flags) for INT-TO-FP, FP-TO-INT, IEEE-TO-DEC and DEC-TO-IEEE Instructions			150	ns
7	t _{PWH}	Clock Pulse Width HIGH				ns
8	t _{PWL}	Clock Pulse Width LOW				ns
9	t _{PDOF1}	Clock to F ₀ -F ₃₁ and Flag Outputs	FT ₀ = LOW FT ₁ = HIGH			ns
10	t _{PDOF2}		FT ₁ = LOW			ns
11	t _{PZL}	OE Enable Time	Z to LOW		35	ns
12	t _{PZH}		Z to HIGH		35	ns
13	t _{PLZ}	OE Disable Time	LOW to Z		35	ns
14	t _{PHZ}		HIGH to Z		35	ns
15	t _{PZL16}	Clock ↑ to F ₀ -F ₁₅ Enable, 16-Bit I/O Mode	Z to LOW	S16/32 = HIGH ONEBUS = LOW		ns
16	t _{PZH16}		Z to HIGH			ns
17	t _{PLZ16}	Clock ↓ to F ₀ -F ₁₅ Disable, 16-Bit I/O Mode	LOW to Z			ns
18	t _{PHZ16}		HIGH to Z			ns
19	t _{PZL16}	Clock ↓ to F ₁₆ -F ₃₁ Enable, 16-Bit I/O Mode	Z to LOW	S16/32 = HIGH ONEBUS = LOW		ns
20	t _{PZH16}		Z to HIGH			ns
21	t _{PLZ16}	Clock ↑ to F ₁₆ -F ₃₁ Disable, 16-Bit I/O Mode	LOW to Z			ns
22	t _{PHZ16}		HIGH to Z			ns
23	t _{SCE}	Register Clock Enable Setup Time	FT ₀ = LOW FT ₁ = LOW			ns
24	t _{HCE}	Register Clock Enable Hold Time	FT ₀ = LOW FT ₁ = LOW			ns
25	t _{SD1}	R ₀ -R ₃₁ , S ₀ -S ₃₁ Setup Time (Note 1)	FT ₀ = LOW			ns
26	t _{HD1}	R ₀ -R ₃₁ , S ₀ -S ₃₁ Hold Time (Note 1)				ns
27	t _{SD2}	R ₀ -R ₃₁ , S ₀ -S ₃₁ Setup Time (Note 1)	FT ₀ = HIGH			ns
28	t _{HD2}	R ₀ -R ₃₁ , S ₀ -S ₃₁ Hold Time (Note 1)	FT ₁ = LOW			ns
29	t _{SI02}	I ₀ -I ₂ Instruction Select Setup Time	FT for Destination Register = LOW			ns
30	t _{HI02}	I ₀ -I ₂ Instruction Select Hold Time				ns
31	t _{PD102}	I ₀ -I ₂ Instruction Select to F ₀ -F ₃₁ , Flags	FT ₁ = HIGH		145	ns
32	t _{SI3}	I ₃ Port S Input Select Setup Time	FT ₁ = LOW			ns
33	t _{HI3}	I ₃ Port S Input Select Hold Time				ns
34	t _{SI4}	I ₄ Register R Input Select Setup Time (Note 1)	FT ₀ = LOW			ns
35	t _{HI4}	I ₄ Register R Input Select Hold Time (Note 1)				ns
36	t _{SRM}	Round Mode Select Setup Time	FT for Destination Register = LOW			ns
37	t _{HRM}	Round Mode Select Hold Time				ns
38	t _{PRF}	Round Mode Select to F ₀ -F ₃₁ , Flags	FT ₁ = HIGH		40	ns


Notes: 1. See timing diagram for desired mode of operation to determine clock edge to which these setup and hold times apply.
2. At air velocity of 200 linear feet per minute.

**CLOCKED OPERATION: FT₀ = LOW
FT₁ = LOW**




05621A-31

**CLOCKED OPERATION: FT₀ = HIGH
FT₁ = LOW**




05621A-32

CLOCKED OPERATION: FT₀ = LOW
FT₁ = HIGH




05621A-33

FLOW-THROUGH OPERATION (FT₀ = HIGH, FT₁ = HIGH)




05621A-27

32-BIT, SINGLE-INPUT-BUS MODE



05621A-28

16-BIT, TWO-INPUT-BUS MODE




Note 1. I₄ has special setup and hold time requirements in this mode. All other control signals have timing requirements as shown in the diagram "Clocked operation, FT₀ = LOW, FT₁ = LOW."


05621B-29

SWITCHING TEST CIRCUIT

A. THREE-STATE OUTPUTS




B. NORMAL OUTPUTS




- Notes: 1. C_L = 50pF includes scope probe, wiring and stray capacitances without device in test fixture.
- 2. S₁, S₂, S₃ are closed during function tests and all AC tests except output enable tests.
- 3. S₁ and S₃ are closed while S₂ is open for t_{PZH} test.
S₁ and S₂ are closed while S₃ is open for t_{PZL} test.
- 4. C_L = 5.0pF for output disable tests.

SET-UP, HOLD, AND RELEASE TIMES



WFR02970


PROPAGATION DELAY



WFR02980


- Notes: 1. Diagram shown for HIGH data only. Output transition may be opposite sense.
2. Cross hatched area is don't care condition.

OUTPUT ENABLE/DISABLE TIMING




05621A-30

OUTPUT ENABLE/DISABLE TIMING



ICR00530



ICR00520

CLK, 16/32, OE
R = 8K Ω
ALL OTHER INPUTS
R = 16K Ω

$C_1 \cong 5.0\text{pF}$, all inputs

$C_O \cong 5.0\text{pF}$, all outputs

Note: Actual current flow direction shown.

The Am29325 operates in an environment of fast signal rise times, and substantial switching currents. While the part has been designed to minimize both noise generation and sensitivity, care must be exercised in circuit board design and layout, just as in any other high performance system. Since systems vary widely in electrical configuration, AMD cannot be responsible for specific layout suggestions, and an empirical evaluation of the intended layout is recommended.

The TTL V_{CC} /Gnd pins tend to generate noise since the external switching currents are sourced by these pins. The ECL V_{CC} /Gnd pins tend not to produce noise, but may be influenced by fast spikes. For this reason, it is best to provide isolation and independent decoupling between these pins.

1) A multilayer PC board with separate V_{CC} , Gnd, and signal planes is recommended. It is not necessary to provide distinct

planes for ECL and TTL pins, but physically separate tie-points are suggested.

2) TTL V_{CC} may be isolated by means of an isolation cut in the V_{CC} plane (see fig 18). TTL Gnd may be brought out via a signal-plane path, where it may be decoupled with TTL V_{CC} , and tied thru to the Gnd plane (see fig 19).

3) ECL Gnd pins may be tied directly to the ground plane (see fig 20). ECL V_{CC} should be brought out via a signal-plane path, to the opposite side of the device from the TTL V_{CC} lead. Here it should be decoupled to Gnd, and tied thru to the V_{CC} plane (see fig 21).

4) Decoupling should be by means of a 1.0 uf electrolytic, or larger, and a high frequency ceramic 0.1 uf.

5) An under-package decoupling capacitor may be used to provide low inductance decoupling local to the device. It is suggested that this device be used to decouple the ECL V_{CC} , and that TTL V_{CC} be physically isolated as in 2) above.

SUGGESTED PRINTED CIRCUIT BOARD LAYOUT

Fig 18. TTL V_{CC} Connections




Fig 19. TTL GND Connections




Fig 20. ECL GND Connections






Fig 21. ECL V_{CC} Connections



SUGGESTED PRINTED CIRCUIT BOARD LAYOUT


Bottom View



Note: 1. D4 (alignment pin) is not connected internally—may be wired to TTL ground or left unconnected.


05621B-35

Am29325
THERMAL CHARACTERISTICS



05621B-36

PHYSICAL DIMENSIONS



07321A

The International Standard of
Quality guarantees a 0.05% AQL on all
electrical parameters, AC and DC,
over the entire operating range.

INT·STD·500

ADVANCED MICRO DEVICES

DOMESTIC SALES OFFICES

ALABAMA	(205) 882-9122	MASSACHUSETTS	(617) 273-3970
ARIZONA,		MINNESOTA	(612) 938-0001
Tempe	(602) 242-4400	NEW JERSEY	(201) 299-0002
Tucson	(602) 792-1200	NEW YORK,	
CALIFORNIA,		Liverpool	(315) 457-5400
El Segundo	(213) 640-3210	Poughkeepsie (IBM only)	(914) 471-8180
Newport Beach	(714) 752-6262	Woodbury	(516) 364-8020
San Diego	(619) 560-7030	NORTH CAROLINA,	
Sunnyvale	(408) 720-8811	Charlotte	(704) 525-1875
Woodland Hills	(818) 992-4155	Raleigh	(919) 847-8471
COLORADO	(303) 691-5100	OREGON	(503) 245-0080
CONNECTICUT,		OHIO,	
Southbury	(203) 264-7800	Columbus	(614) 891-6455
FLORIDA,		PENNSYLVANIA,	
Altamonte Springs	(305) 339-5022	Allentown (AT&T only)	(215) 398-8006
Clearwater	(813) 530-9971	Willow Grove	(215) 657-3101
Ft. Lauderdale	(305) 484-8600	TEXAS,	
Melbourne	(305) 254-2915	Austin	(512) 346-7830
GEORGIA	(404) 449-7920	Dallas	(214) 934-9099
ILLINOIS	(312) 773-4422	Houston	(713) 785-9001
INDIANA	(317) 244-7207	WASHINGTON	(206) 455-3600
KANSAS	(913) 451-3115	WISCONSIN	(414) 782-7748
MARYLAND	(301) 796-9310		

INTERNATIONAL SALES OFFICES

BELGIUM,		HONG KONG,	
Bruxelles	TEL:	Kowloon	TEL:
	FAX:		FAX:
	TLX:		TLX:
CANADA, Ontario,		ITALY, Milano	
Kanata	TEL:		TEL:
Willowdale	TEL:		FAX:
	FAX:		TLX:
FRANCE,		JAPAN, Tokyo	
Paris	TEL:		TEL:
	FAX:		FAX:
	TLX:		TLX:
GERMANY,		LATIN AMERICA,	
Hannover area	TEL:	Ft. Lauderdale	TEL:
	FAX:		FAX:
	TLX:		TEL:
München	TEL:	SWEDEN, Stockholm	FAX:
	FAX:		TEL:
	TLX:		FAX:
Stuttgart	TEL:		TLX:
	FAX:	UNITED KINGDOM,	
	TLX:	Manchester area	TEL:
			FAX:
		London area	TEL:
			FAX:
			TLX:

NORTH AMERICAN REPRESENTATIVES

CALIFORNIA		NEW JERSEY	
I ² INC	OEM (408) 988-3400	TAI CORPORATION	(609) 933-2600
	DISTI (408) 498-6868	NEW MEXICO	
CONNECTICUT		THORSON DESERT STATES	(505) 293-8555
SCIENTIFIC COMPONENTS	(203) 272-2963	NEW YORK	
IDAHO		NYCOM, INC	(315) 437-8343
INTERMOUNTAIN TECH MKGT	(208) 322-5022	OHIO	
INDIANA		Dayton	
SAI MARKETING CORP	(317) 241-9276	DOLFUSS ROOT & CO	(513) 433-6776
IOWA		Strongsville	
LORENZ SALES	(319) 377-4666	DOLFUSS ROOT & CO	(216) 238-0300
MICHIGAN		PENNSYLVANIA	
SAI MARKETING CORP	(313) 227-1786	DOLFUSS ROOT & CO	(412) 221-4420
NEBRASKA		UTAH	
LORENZ SALES	(402) 475-4660	R ² MARKETING	(801) 595-0631

Advanced Micro Devices reserves the right to make changes in its product without notice in order to improve design or performance characteristics. The performance characteristics listed in this document are guaranteed by specific tests, guard banding, design and other practices common to the industry. For specific testing details, contact your local AMD sales representative. The company assumes no responsibility for the use of any circuits described herein.