

1985 MOS Products Catalog



Schweber Electronics Corporation
90 East Tasman Drive
San Jose, California 95134
408-946-7171

 **GOULD**

AMI Semiconductors



Copyright © 1985
Gould AMI
(All rights reserved) Trade Marks Registered®

Information furnished by Gould AMI in this publication is believed to be accurate. Devices sold by Gould AMI are covered by the warranty and patent indemnification provisions appearing in its Terms of Sale only. Gould AMI makes no warranty, express, statutory, implied, or by description regarding the information set forth herein or regarding the freedom of the described devices from patent infringement. Gould AMI makes no warranty of merchantability or fitness for any purposes. Gould AMI reserves the right to discontinue production and change specifications and prices at any time and without notice.

Advanced Product Description means that this product has not been produced in volume, the specifications are preliminary and subject to change, and device characterization has not been done. Therefore, prior to programming or designing this product into a system, it is necessary to check with Gould AMI for current information.

Preliminary means that this product is in limited production, the specifications are preliminary and subject to change. Therefore, prior to programming or designing this product into a system, it is necessary to check with Gould AMI for current information.

These products are intended for use in normal commercial applications. Applications requiring extended temperature range, unusual environmental requirements, or high reliability applications, such as military, medical life-support or life-sustaining equipment are specifically **not** recommended without additional processing by Gould AMI for such application.

 **GOULD**


AMI Semiconductors

**MOS Products
Guide
1985 Edition**



GOULD

AMI Semiconductors



Introduction

Gould AMI, headquartered in Santa Clara, California, is the semiconductor industry leader in the design and manufacture of custom MOS/VLSI (metal-oxide-silicon very-large-scale-integrated) circuits. It manufactures special circuits for leading computer manufacturers, telecommunications companies, automobile manufacturers and consumer product companies worldwide.

Along with being the leading designer of custom VLSI, Gould AMI is a major alternate source for the S6800 8-bit microprocessor family and the S80 family of microprocessors, which are integrated systems in silicon based on the popular Z80[®] microprocessor. This microprocessor family combines advanced microprocessor, memory, and custom VLSI technologies on a single chip.

The company provides the market with selected low power CMOS Static RAMs, and 16K, 32K, 64K, 128K and 256K ROMs for all JEDEC pinouts or as EPROM replacements.

The most experienced designer of systems-oriented MOS/VLSI communication circuits, Gould AMI provides components for station equipment, PABX and Central Office Switching systems, data communications and advanced signal processing applications.

Gould AMI is a leading innovator in combining digital and analog circuitry on a single silicon chip, and is a recognized leader in switched capacitor filter technology.

Processing technologies range from the advanced, small geometry, high performance silicon gate CMOS to mature silicon gate N-Channel. Over 27 variations are available.


Gould AMI has design centers in Santa Clara; Pocatello, Idaho; and Swindon, England. Wafer fabrication plants are in Santa Clara and Pocatello, and assembly facilities are in Seoul, Korea and the Phillipines. A joint venture company in Graz, Austria, Austria Microsystems Int'l. GmbH, includes complete design and manufacturing facilities, as will the facility in Tokyo, Japan, Asahi Microsystems, Inc.

Z80 is a registered trademark of Zilog, Inc.



GOULD

AMI Semiconductors



Indices

Indices

Functional Index

Device	Page	Device	Page	Device	Page
Communications Products					
Station Products					
S2550A	4.3				
S2559E	4.10				
S2559F	4.10				
S2560A	4.19				
S2560G	4.26				
S2560G/I	4.26				
S2561	4.28				
S2561C	4.28				
S2569	4.34				
S2569A	4.34				
S25089	4.41				
S25610	4.47				
S2579	4.55				
S25910	4.63				
S25912	4.63				
PCM Products					
S3506	4.70				
S3507	4.70				
S3507A	4.70				
S44230	4.86				
S44231	4.86				
S44232	4.86				
S44233	4.86				
S44234	4.86				
S44235	4.98				
S44236	4.98				
S44237	4.98				
S44238	4.98				
S7720	4.106				
S8970	4.111				
S8975	4.122				
S8978	4.137				
S8980	4.156				
S8981	4.169				
Modems and Filters					
S35212	4.185				
S35212A	4.185				
S35213	4.189				
S3524	4.201				
S3525	4.204				
S3525A	4.204				
S3526B	4.211				
S3528	4.218				
S3529	4.228				
S3530	4.237				
Consumer Products					
Display Driver Circuits					
S4520	5.3				
S4521	5.11				
S4534	5.14				
S4535	5.17				
Gate Arrays 1.2					
Memory Products					
RAMs					
S6810	6.3				
S68A10	6.3				
S68B10	6.3				
S6514	6.7				
S6516	6.11				
ROMs					
S68A316	6.20				
S68A332	6.23				
S2333	6.26				
S68A364	6.29				
S68B364	6.29				
S2364A	6.32				
S2364B	6.32				
S6364	6.36				
S23128A	6.39				
S23128B	6.39				
S23256B	6.43				
S23256C	6.43				
Microprocessors/					
Microcomputers					
S6800 Family					
S6800	7.3				
S68A00	7.3				
S68B00	7.3				
S6801	7.9				
S6803	7.9				
S6803NR	7.9				
S6802	7.44				
S68A02	7.44				
S68B02	7.44				
S6808	7.44				
S68A08	7.44				
S68B08	7.44				
S6805	7.52				
S6809	7.70				
S68A09	7.70				
S68B09	7.70				
S6809(E)	7.99				
S68A09(E)	7.99				
S68B09(E)	7.99				
S1602	7.103				
S2350	7.111				
S6551	7.114				
S6551A	7.114				
S6821	7.122				
S68A21	7.122				
S68B21	7.122				
S6840	7.128				
S68A40	7.128				
S68B40	7.128				
S68045	7.132				
S68A45	7.132				
S68B45	7.132				
S6846	7.146				
S6850	7.150				
S68A50	7.150				
S68B50	7.150				
S6852	7.158				
S68A52	7.158				
S68B52	7.158				
S6854	7.161				
S68A54	7.161				
S68B54	7.161				
S6810	6.3				
S68A10	6.3				
S68B10	6.3				
S80 Family					
S83	8.2				
S8970	4.111				
S8975	4.122				
S8978	4.137				
S8980	4.156				
S8981	4.169				
9900 Family					
S9900	9.3				
S9980	9.10				
S9980A	9.10				
S9901	9.15				
S9901-4	9.15				
S9902	9.26				
S9902-4	9.26				
Gate Array Circuits					
Gate Array	1.2				
Standard Cell Circuits					
Standard Cells	2.2				
Custom Continuum ...	3.2				

Cross Reference Guide

Communication Products

Cross Reference by Manufacturer

Manufacturer	Part Number	AMI Functional Equivalent Part
AMD	7910	S3530
Cherry	820X	S2561
ERSO	CIC 9187	2559
ERSO	CIC 9110E	S25610
EXAR	XR2120	S35212
G.I.	ACF 7310,12,7410	3526B
G.I.	ACF 7323C	3525A
G.I.	ACF 7363C	3525A
G.I.	ACF 7383C	3525A
G.I.	AY5-9100	2560A
G.I.	AY5-9151	2560A
G.I.	AY5-9152	2560A
G.I.	AY5-9153	2560A
G.I.	AY5-9154	2560A
G.I.	AY5-9158	2560A
G.I.	AY5-9200	2563A
G.I.	AY3-9400	2559
G.I.	AY3-9401	2559
G.I.	AY3-9410	2559
G.I.	AY5-9800	3525A
Hitachi	HD 44211	3507
Hitachi	HD 44231	3506
Intel	2913	3507
Intel	2914	3507
Intersil	ICM 7206	2559
Mitel	MT 4320	3525A
Mitel	ML 8204	2561A
Mitel	ML 8205	2561A
Mitel	MT 8865	3525A
Mitel	8204	S2561
Mostek	MK 5087	2559E

Manufacturer	Part Number	AMI Functional Equivalent Part
Mostek	MK 5089	25089
Mostek	MK 50981	2560A
Mostek	MK 50982	2560A
Mostek	MK 50991	2560A
Mostek	MK 50992	2560A
Mostek	MK 5116	3507
Mostek	MK 5151	3507
Mostek	MK 5170	2562/2563
Mostek	MK 5175	25610
Mostek	MK 5387	2559
Mostek	MK 5389	25089
Mostek	5091	2559
Mostek	5092	2559
Mostek	5094	2559
Mostek	5382	2569
Mostek	5170	2563A
Mostek	5175	S25610
Mostek	5380	2559
Motorola	MC 14400	3507
Motorola	MC 14401	3507
Motorola	MC 14402	3507
Motorola	MC 14408	2560A
Motorola	MC 14409	2560A
Motorola	MC14412	S3530
Motorola	MC6170	S35212
Motorola	MC145433	S3526
Motorola	MC14413	S3526
National	TP53130	S2579
National	TP5088	S2579
National	MF10	S3528/S3529

Cross Reference Guide

Communication Products

Cross Reference by Manufacturer

Manufacturer	Part Number	AMI Functional Equivalent Part
National	MF6	S3528/S3529
National	MM74HC942	S3530
National	MM74HC943	S3530
National	MM 5393	2560A
National	MM 5395	2559
National	TP5700	S2550
NEC	μ PD 7720	2811
Nitron	NC 320	2560A
Phillips	TDA 1077	2559
RCA	CD 22859	2559
Reticon	R5632	S35212*
Reticon	R5612	S3526/S3526M
Reticon	R5604	S3528/S3529
Reticon	R5605	S3528/S3529
Reticon	R5606	S3528/S3529
Reticon	R5609	S3528/S3529
Reticon	R5611	S3529
Reticon	R5612	S3528/S3529
Reticon	R5614	S3528/S3529
Reticon	R5615	S3528/S3529
Reticon	R5616	S3528/S3529
Reticon	R5620	S3528/S3529
Reticon	R5621	S3528/S3529
Reticon	R5622	S3528/S3529
Sanyo	7350	S2560A
Sanyo	7351	S2560A
Seiko	S7220A	S2560A
Seiko	STC2560	S2560A
Seiko	S7210A	S25610
Sharp	408X	2559
Siliconix	DF 320	2560A
Siliconix	DF 321	2560A

Manufacturer	Part Number	AMI Functional Equivalent Part
Siliconix	DF 322	2560A
T.I.	TCM 170X	S2550
T.I.	TCM 5089	S25089*
T.I.	TCM 509X	2559
T.I.	TCM 508X	2559
T.I.	TCM 150X	S2561
T.I.	TMS 99532	S3530
SSI	201	S3525A
SSI	202	S3525A
SSI	203	S3525A
Telton	M-980	S3524
Telton	M-900	S3525A
Telton	M-907	S3525A
Telton	M-917	S3525A
Telton	M-927	S3525A
Telton	M-947	S3525B*
Telton	M-948	S3525A
Telton	M-056	S3525A
Telton	M-957	S3525A
Telton	M-967	S3525A

* For Direct Replacement

Note: X Denotes any number

Cross Reference Guide

Memory Products

CMOS RAMs				
Vendor	256 × 4	1K × 1	1K × 4	4K × 1
AMI	S5101		S6514	
FUJITSU	—	—	6514/8414	8404
HARRIS	6561	6508	6514	6504
HITACHI	435101	—	4334	4315
INTERSIL	6551	6508	6514	6504
MOTOROLA	145101	146508	—	146504
NATIONAL	74C920	74C929	6514	6504
NEC	5101	6508	444/6514	—
OKI	573	574	5115	—
RCA	5101	1821	1825	5104
SSS	5101	5102	—	—
TOSHIBA	5101	5508	5514	5504

BYTE WIDE NMOS ROMs							
Vendor	2K × 8	4K × 8	4K × 8*	8K × 8-24 Pin	8K × 8-28 Pin	16K × 8	32K × 8
AMI	S68A316	S68A332	S2333	S68A364	S2364A	S23128A	S23256B
AMD	AM9218	9232	9233	AM9264	AM9265	AM92128	
NEC/EA	μPD2316	μPD2332A	μPD2332B	μPD8364	μPD2364	μPD23128	μPD23256
FAIRCHILD	F68316	F3532	F3533	F3564			
FUJITSU							
GI	R03-9316		R03-9333	R03-9364	R03-9365	SPR-128	
GTE	2316	2332		2364			
MOS				MPS2364			
MOSTEK	MK34000			MK36000	MK37000		MK38000
MOTOROLA	MCM68A316	MCM68A332		MCM68365			MCM65256
SIGNETICS	2616	2632		2664A	2664AM	23128	23256
SYNERTEK	SY2316	SY2332	SY2333	SY2364	SY2365	SY23128	SY23256
OKI	MSM2916						
ROCKWELL	R2316	R2332		R2364A	R2364B		
SGS	M2316						
TOSHIBA	TSU2316		TSU333-2				
NATIONAL		MM52132		MM52164			
VTI		VT2332	VT2333		VT2365A	VT23129	VT23256

*Pin compatible with 2732 EPROM

Microprocessor Family

DEVICE	DESCRIPTION					REPLACES
		1.5MHz Version "A" Version	2.0MHz Version "B" Version	0-70°C	-40/+85°C	
S1602	UART (UNIVERSAL ASYNCHRONOUS RECEIVER/TRANSMITTER)			P C D	P C D	S1883, MB8868A, AY-5-1013, AY-3-1015, TR1863, □ □ TR1602, TMS6011, NATIONAL 5303, SMC2502
S2350	USRT (UNIVERSAL SYNCHRONOUS RECEIVER/TRANSMITTER)			P C D	P C D	
S6800	MPU (MICROPROCESSOR)	X	X	P C D	P C D	MC6800, HD46800D, F6800
S6801	8-BIT MICROCOMPUTER 2K ROM, 128 BYTES RAM, UART, TIMER, I/O			P C D	C D	X MC6801, HD6801X
S6802	8-BIT MICROPROCESSOR WITH CLOCK AND 128 BYTES RAM	X	X	P C	P C	MC6802, HD46802, F6802
S6803	S6801 WITHOUT ROM			P C D	C	MC6803
S6803NR	S6803 WITHOUT RAM			P C D	C	MC6803NR
S6805	8-BIT MICROCOMPUTER WITH 1.1K BYTES ROM, 64 BYTES RAM, TIMER, I/O			P C D	P C D	X MC6805P2, HD6805S
S6808	MICROPROCESSOR AND CLOCK	X	X	P C	P C	MC6808, HD46808, F6808
S6809	ENHANCED 8-BIT MPU	X	X	P C D	P C D	MC6809, HD6809, F6809E
S6809E	ENHANCED 8-BIT MPU EXTERNAL CLOCK INPUT			P C D	P C D	MC6809E, HD6809E, F6809E
S6810	RAM (128x8)	X	X	P C D	P C D	MC6810, HD46810, F6810
S6810-1	RAM LOW COST (575ns)			P C D	P C D	
S6821	PIA	X	X	P C D	P C D	MC6821, HD46821, F6821, SY6520 □ □
S6840	TIMER	X	X	P C D	P C D	MC6840, HD46840, F6840
S6846	ROM, I/O, TIMER	X	X	P C D	P C D	X MC6846, HD46846, F6846
S6850	ACIA	X	X	P C D	P C D	MC6850, HD46850, F6850
S6852	SSDA	X	X	P C D	P C D	MC6852, HD46852, F6852
S6854	ADLC	X	X	P C D	P C D	MC6854, HD46854, F6854
S68045	CRT CONTROLLER	X	X	P C D	P C D	X MC6845, HD46505, SY6545 □ □
S6551/6551A	ACIA/BAUD RATE GENERATOR		X	P C D	P C D	SY6551, ROCKWELL 6551
S9900	16-BIT MICROPROCESSOR			P C		TMS9900
S9980A	16-BIT μPROCESSOR-8-BIT DATA BUS			P C D		TMS9980A
S9901	PCI			P C D		TMS9901
S9902	ACC			P C D		TMS9902

PART NUMBER CONVENTIONS

S = AMI PRODUCT PREFIX
 68 = FAMILY DESIGNATION
 A = BUS SPEED (OPTIONAL)
 NONE - 1MHz
 A = 1.5MHz
 B = 2.0MHz

00 = PART DESIGNATION
 I = QUALIFIER (OPTIONAL)
 NONE 0-70°C
 I -40/+85°C

P = PACKAGE TYPE
 P = PLASTIC
 C = CERAMIC
 D = CERDIP

□ □ FUNCTIONAL REPLACEMENT

ⓧ = AVAILABLE □ = NOT AVAILABLE OR NOT APPLICABLE




GOULD

AMI

Semiconductors



Gate Arrays




Gate Arrays

I. Introduction

As the semiconductor industry has marched into the new era of VLSI, a new market has appeared—fast turn custom or, as it is now called, semicustom. Gould AMI, a leader in custom MOS since 1966, is also a leader in this new semicustom market. Gould AMI has introduced CAD software and hardware tools to allow customers to design, sim-

ulate, and layout circuits using Gould AMI gate array families. Figure 1 shows the economic tradeoffs between gate array, standard cell, and full custom, all of which are offered by Gould AMI. The best solution for your needs will depend upon your volume requirements and circuitry complexity.

Figure 1. Cost vs. Volume Alternatives



The simplest semicustom ICs are gate arrays. A gate array consists of uncommitted component matrices of transistors (usually P- and N-type for CMOS) that allow user-defined interconnections through a single or double layer of metal. Since arrays employ fixed component locations and geometries, Gould AMI can process the wafers up to the metallization stage and inventory the wafers for future customization. Thus gate arrays look like late mask programmable ROMs and benefit from this large-volume production because they appear to be a standard product. Gould AMI can offer them at an economical price and with fast prototyping and production turn on spans.

The key to success in this new market is flexibility. Flexibility to the user entails: low risk circuit implementation, short development span, lower development cost, lower piece part cost (over discrete implementations), easy to change or modify, enhanced product features, etc. For the manufacturer, flexibility means: ease of manufacture, economies of scale, and easy interface with customers. One last point:

Gould AMI offers the user the opportunity to migrate at a low cost, from a gate array to a standard cell (or possibly full custom) to further enhance his/her product. By using analog cells, significant advances in chip function integration are at the user's disposal.

In addition, Gould AMI offers a wide selection of packages to meet specific user needs. Gould AMI offers the CAD tools needed to work in the new market. Gould AMI also offers the training required to move customers quickly and easily into this new technology. See the "Custom Solutions" section in this catalog for more details.

2 Micron Products

Gould AMI is developing 2 micron CMOS technology to support the next generation of gate arrays and standard cells. These products will offer size and performance improvements of up to 50% from their 3 micron counterparts.

Introduction of the first 2 micron gate array family is planned for early 1985 and is expected to offer capabilities of up to 10,000 gates.

Gate Arrays

Three-Micron Gate Array Family

As part of Gould AMI's long range semicustom strategy in MOS/VLSI, Gould AMI will continue to introduce new gate array products. These new products will offer performance and cost advantages not currently realizable. In conjunction with these new array products, Gould AMI has introduced computer-aided design tools to automate the entire gate array design process.

Table 1. Gould AMI Gate Array Configurations
3 μ Double Metal Family

Part No.	Eg. 2- Input Gates	Total Pads	General I/O	Power Only
GA-1000D	1152	68	64	4
GA-2000D	2070	88	84	4
GA-3000D	3080	106	102	4
GA-4000D	4012	124	120	4

3 μ Single Metal Family

Part No.	Eg. 2- Input Gates	Total Pads	General I/O
GA-500	540	40	40
GA-1000	1040	54	52
GA-1500	1500	64	64
GA-2000	2025	74	74
GA-2500	2500	84	84

5 μ Single Metal Family

Part No.	Eg. 2- Input Gates	Total Pads	Low Power I/O	High Power I/O	Input Only
UA-1	300	40	17	20	3
UA-2	400	46	23	20	3
UA-3	540	52	25	24	3
UA-4	770	62	31	28	3
UA-5	1000	70	35	32	3
UA-6	1260	78	39	36	3

The newest gate array family is the high-performance GA and GA-D series which is based on Gould AMI's 3-micron CMOS silicon gate process technology.

The Gould AMI GA and GA-D series are designed for 5V operation over military temperature range (-55 to 125°C). Besides high speed (2 to 3ns typical delay) and high density (up to 4K gates), it features total I/O flexibility.

Total Flexibility of I/O Options

Peripheral cell design offers total flexibility in determining pin-out configurations and maximizes the number of options associated with each pad. Each pin in the 3-micron gate array can serve any of the following functions:

- TTL Output Driver
- LSTTL Output Driver
- CMOS Output Driver
- Open Drain Output
- Tristate Output
- Analog Switch
- CMOS Input
- V_{DD} Supply
- V_{SS} Supply

Furthermore, the peripheral cell also contains high impedance transistors that can be used as pull-ups or pull-downs if required.

The single metal version provides up to 2500 gates and the double metal GA-D version 4000 gates. See Table 3 for configurations.

In conjunction with these new array products, Gould AMI offers a complete powerful set of design automation software to allow users complete design flexibility. Using a terminal tied to a central Gould AMI owned or customer owned minicomputer or mainframe, the user has access to a complete set of design automation tools including:

- Schematic capture
- Logic simulation
- Circuit simulation
- Interactive or autoplacement and route
- Automated placement and routing

Gate Arrays

Five-Micron Gate Array Family

The family of 5-micron CMOS products is offered in six configurations with circuit complexities equivalent to 300, 400, 540, 770, 1000, and 1260 two-input gates, respectively. All pads can be individually configured as inputs, outputs, or I/O's. Input switching characteristics can be programmed for either CMOS or TTL compatibility. LS buffer output drivers will support CMOS levels of two low power schottky TTL loads. TTL buffer outputs will also provide CMOS levels and are capable of driving up to six LS TTL loads. All output drivers can be programmed for tri-state or open drain (open collector) operation as required.

General Description

Gould AMI's gate array products consist of arrays of CMOS devices whose interconnections are initially unspecified. By "programming" interconnect at the metal layer mask level, virtually arbitrary configurations of digital logic can be realized in an LSI implementation.

Gould AMI gate array designs are based on topological cells—i.e., groups of uncommitted silicon-gate N-Channel and P-Channel transistors—that are placed at regular intervals along the X and Y axes of the chip with intervening polysilicon underpasses. Pads, input protection circuitry, and uncommitted output drivers are placed around the periphery.

Compared to SSI/MSI logic implementations, Gould AMI's gate array approach offers lower system cost and, in addition, all the benefits of CMOS LSI. The lower system cost is due to significant reductions in component count, board area and power consumption. Product reliability, a strong

function of component count, is thereby greatly enhanced. And compared to fully custom LSI circuits, the gate array offers several advantages: low development cost; shorter development time; shorter production turn-on time; and low unit costs for small to moderate production volumes.

Gould AMI's CMOS gate arrays are offered in three families: the 5-micron UA series, the 3-micron single metal GA series, and the 3-micron double metal GA-D series. The 5-micron UA series has been in production since 1980 and well over one hundred circuits have been produced in that technology. The 3-micron GA and GA-D series are the high-speed high-density devices fabricated in Gould AMI's state-of-the-art 3-micron CMOS processes.

The CMOS technology used for these products is Gould AMI's 5-micron, oxide-isolated, silicon gate CMOS process. This process offers all the conventional advantages of CMOS—i.e., very low power consumption, broad power supply voltage range (3V to 12V \pm 10%), and high noise immunity—as well as dense circuits with high performance. Gate propagation delays are in the five to ten ns range for 5 volt operation at room temperature. Gould AMI gate array products can be supplied in versions intended for operation over the standard commercial temperature range (0°C to +70°C), the industrial range (-40°C to +85°C), or the full military range (-55°C to +125°C). MIL-STD-883 Class B screening, including internal visual inspection and high temperature burn-in, is offered. Similarly, customer-specified high reliability screening is available for commercial and industrial applications.

II. Gate Array Families

- Arrays of Uncommitted CMOS Transistors Programmed by Metal Layer Interconnect to Implement Arbitrary Digital Logic Functions
- Multiple Developmental Interfaces: Gould AMI or Customer Designed
- Three Array Families—5-Micron Single Metal CMOS, 3-Micron Single Metal CMOS, and 3-Micron Double Metal Versions
- Multiple Array Configurations—From 300 to 1260 Gates for 5-Micron Devices, and 500 to 4000 Gates for 3-Micron Devices
- Quick Turn Prototypes and Short Production Turn-On Time
- Economical Semicustom Approach for Low-to-Medium Production Volume Requirements
- Advanced Oxide-Isolated Silicon Gate CMOS Technology
- High Performance—2 to 3ns Typical Gate Delay for 3-Micron Devices
- Broad Power Supply Range
- TTL or CMOS Compatible I/O
- Up to 124 I/O Connections
- Numerous Package Options
- Full Military Temperature Range (-55°C to 125°C) and MIL-STD-883 Class B Screening Available

Gate Arrays

Table 2. Gate Array SSI Functional Macros

DESCRIPTION	TTL FUNCTIONAL EQUIVALENCE	GATE COUNT
INVERTER	1/6 LS04	1
DUAL-INVERTER DRIVER	1/6 LS04	1
TRIPLE-INVERTER DRIVER	1/6 LS04	2
QUADRUPLE-INVERTER DRIVER	1/6 LS04	2
QUINTUPLE-INVERTER DRIVER	1/6 LS04	3
2-INPUT NAND	1/4 LS00	1
3-INPUT NAND	1/3 LS10	1.5
4-INPUT NAND	1/2 LS20	2
5-INPUT NAND	—	2.5
2-INPUT AND	1/4 LS08	1.5
3-INPUT AND	1/3 LS11	2
4-INPUT AND	1/2 LS21	2.5
2-INPUT NOR	1/4 LS02	1
3-INPUT NOR	1/3 LS27	1.5
4-INPUT NOR	—	2
5-INPUT NOR	1/2 S260	2.5
2-INPUT OR	1/4 LS32	1.5
3-INPUT OR	—	2
4-INPUT OR	—	2.5
EXCLUSIVE OR	1/4 LS86	2.5
EXCLUSIVE NOR	—	2.5
2-IN AND/2-IN NOR	—	1.5
2-WIDE AND-OR-INVERT	1/2 S51	2
2-IN OR/2-IN NAND	—	1.5
2-WIDE OR-AND-INVERT	—	2
INTERNAL TRI-STATE DRIVER	—	2
2 TO 1 MULTIPLEXER	—	1
SET-RESET LATCH	1/4 LS279	2
CLOCKED LATCH	1/4 LS75*	2.5
CLOCKED LATCH WITH SET	—	3
D FLIP-FLOP WITH RESET	1/4 LS175**	5
D FLIP-FLOP WITH SET	—	5
D FLIP-FLOP SET AND RESET	—	6
TTL LEVEL TRANSLATOR	—	2

* Both polarities of the enable signal are required for CMOS CLK

** CLK and CLK are required for CMOS. The 74LS175 is reset on a positive going transition of the control signal whereas the CMOS implementation resets on a negative going transition of the same signal.

In conjunction with these arrays, Gould AMI has developed a set of "functional overlays." These are basic logic element building blocks—e.g. two input and larger gates of various types, flip-flops, and so forth—from which complete logic designs can be developed. Ease functional overlay corresponds to a metal interconnect pattern that is superimposed on a set of uncommitted transistors (and polysilicon underpasses) in the array to implement the logic element. Typical functional overlay logic elements and the number of equivalent two-input gates are shown in Table 3.

Currently over 100 functional cells exist for this family. D.C. characteristics for the 3 micron gate array family are summarized in Table 4.

Table 3. Gate Array MSI/LSI Functional Macros

DESCRIPTION	TTL FUNCTIONAL EQUIVALENCE	GATE COUNT
3 TO 8 DECODER	LS138	23
4 TO 16 DECODER	LS154	56
8 TO 1 MULTIPLEXER	LS151	28
4-BIT FULL ADDER	LS283	60
8-BIT FULL ADDER	—	120
12-BIT FULL ADDER	—	180
16-BIT FULL ADDER	—	240
LOOK-AHEAD CARRY GENERATOR	LS182	34
4-BIT PRESETTABLE AND EXPANDABLE BINARY COUNTER	LS163	52
4-BIT EXPANDABLE BINARY COUNTER	LS163*	39
4-BIT PRESETTABLE BINARY COUNTER	LS163*	47
4-BIT BINARY COUNTER	LS163*	34
8-BIT PRESETTABLE BINARY COUNTER	—	104
12-BIT PRESETTABLE BINARY COUNTER	—	156
16-BIT PRESETTABLE BINARY COUNTER	—	208
4-BIT EXPANDABLE & PRESETTABLE BINARY UP/DOWN COUNTER	LS169	62
4-BIT EXPANDABLE BINARY UP/DOWN COUNTER	LS169*	49
4-BIT PRESETTABLE BINARY UP/DOWN COUNTER	LS169*	58
4-BIT BINARY UP/DOWN COUNTER	LS169*	44
4-BIT EXPANDABLE & PRESETTABLE DECADE COUNTER	LS162	56
4-BIT EXPANDABLE DECADE COUNTER	LS162*	43
4-BIT PRESETTABLE DECADE COUNTER	LS162*	51
4-BIT DECADE COUNTER	LS162*	38
4-BIT EXPANDABLE & PRESETTABLE DECADE UP/DOWN COUNTER	LS168	66
4-BIT EXPANDABLE DECADE UP/DOWN COUNTER	LS168*	53
4-BIT PRESETTABLE DECADE UP/DOWN COUNTER	LS168*	62
4-BIT BIDIRECTIONAL SHIFT REGISTER	LS194	62
4-BIT PARALLEL-ACCESS SHIFT REGISTER	LS195	42
8-BIT PARALLEL LOAD SHIFT REGISTER	LS165	88
8-BIT SHIFT/STORAGE SHIFT REGISTER	LS299	137
8-BIT SERIAL-IN/PARALLEL-OUT SHIFT REGISTER	LS164	49
8-BIT PARALLEL IN/SERIAL-OUT SHIFT REGISTER	LS166	78
8-BIT SYNCHRONOUS-LOAD SHIFT REGISTER	LS166	78
8-BIT SERIAL-IN/SERIAL-OUT SHIFT REGISTER	LS 91	48

* Simplified version of the TTL function

Gould AMI Service Makes It Simple

Gould AMI is committed to providing service which makes getting your gate arrays nearly as simple as buying off-the-shelf, standard circuits. From your logic description, net list, database tape, or whatever format in which you choose to supply us the design information, Gould AMI has proven procedures designed to assure that you'll get circuits on time and that they work the first time.

- You supply **logic and specifications** and we'll complete the VLSI implementation for you.
- You supply **logic using Gould AMI macros** and we'll complete schematic capture, logic simulation, placement and routing, and the fabrication process.
- You do your own **schematic capture** on any of several Gould AMI approved workstations and give us a **net list** and we'll complete the process.
- You supply the **database tape** and we'll fabricate, package and test your gate array circuits.

Regardless of how or at what stage you supply your design data, you can be confident that your completed ICs are only a short time away. Why? Because Gould AMI's entire manufacturing cycle, including planning and tracking procedures, has been developed during 18 years of experience in delivering customized solutions for our customers. Producing small volumes of a large number of different designs is our standard way of doing business.

Our commitment to you won't get lost in the shuffle as is often the case with large producers of commodity circuits. Best yet, you get **service** and Gould AMI's **total MOS/VLSI capability**.

You Get State-of-the-Art CMOS Technology

The advanced CMOS process technology used for Gould AMI gate array products offers all of the conventional advantages of CMOS—very low power consumption, broad power supply voltage range, high noise immunity—as well as dense circuits with high performance. Arrays are currently available in 3-micron single and double metal, and in 1985, 2-micron double metal processes.


You Get Leading Edge Design Support

Gould AMI's CAD Technology is the most advanced integrated software system for MOS/VLSI circuit design available in the industry. It uses a common database for logic simulation, mask layout and test program generation. The common database approach eliminates errors due to data file transcription steps and allows a gate array design to be converted into a standard cell or a full custom circuit without entering the same logic description again.

The heart of the system is **BOLT™** (Block Oriented Logic Translator) which is a hardware description language and a compiler for the language. It allows the system designer to describe the logic network in a hierarchical fashion due to an unlimited macro nesting capability.

The logic description database is created by compiling a BOLT description of the logic network into the **HOLD™** (see below) database format. Figure 2 shows a simple logic network and the corresponding BOLT syntax.

Figure 2. Logic Network and Bolt Syntax



6 • NAND
5 • OR
7 • EXOR

1 2;
3 4;
5 6;

HOLD™ (Hierarchically Organized Logic Database) is created by the BOLT compiler using the Gould AMI macro library and the BOLT description of the circuit. HOLD contains the description of the circuit for Gould AMI CAD programs and is updated after mask layout to include key performance information, e.g. net capacitance after routing.

SIMAD™ is an event and table driven, MOS logic simulator that creates a logic model of the circuit to be validated from the HOLD database. Nodes may assume any one of six logic states 0, 1, X, L, H, and Z, thus allowing accurate simulation of transmission gates.

Since each logic device in the model can be assigned propagation delays, SIMAD also allows timing verification, including race detection.

GAPAR™ is the software package that does automatic placement and routing of arrays. GAPAR will complete at least 98% of the wiring connections on a 100% utilized array. The GAPAR system's correct-by-construction interactive editor can be used to manually connect any unrouted connections or to manually route critical delay paths.

DELAY™ updates the HOLD database after routing with propagation delay parameters based on actual capacitance data.

TESTFORM™ generates compressed functional test patterns from the SIMAD logic simulation results.


TESTPRO™ allows off-line generation of D.C. parametric tests in the Factor™ test language used in Fairchild test systems. Its output is merged with the compressed functional patterns from TESTFORM, and the result is a test program that can be tailored for use in any Sentry™ tester.

Gould AMI's software makes it reasonably simple to convert a gate array to a standard cell or full custom circuit, resulting in lower circuit costs when your volume warrants it. Plus you get even more.

- We offer design training classes with full-time instructors.
- Gould AMI has design centers to allow you to do your design with our engineers available to assist you.
- Gould AMI's software is available on a variety of computer systems and workstations.
- Through volume purchase agreements we can help you get discounts on the hardware/software configuration that best fits your needs.

Gate Arrays

Figure 3. Semicustom Development Flow



Packages

Pinout or lead count varies with die size and array complexity. The arrays are offered in standard plastic and ceramic dual-in-line packages with pin counts ranging from

8 to 64, JEDEC-Standard leadless and leaded chip carriers, miniflat packs to 84 pins, and pin grid arrays to 144 pins. Gould AMI gate array products are also available in wafer or unpackaged die form.

Table 4. D.C. Electrical Characteristics, 3-Micron Gate Arrays
Specified @ $V_{DD} = 5V \pm 10\%$ or $10V \pm 10\%$, $V_{SS} = 0V$, $T_A = -55^\circ$ to $+125^\circ C$

Symbol	Parameter	V_{DD}	Min.	Typ.	Max.	Units	Conditions
V_{OL}	Low Level Output Voltage				0.05	V	$I_{OL} = 1.0\mu A$
	High Power Output	5			0.4	V	$I_{OL} = 2.4mA$
	High Power Output	10			0.5	V	$I_{OL} = 4.8mA$
	Low Power Output	5			0.4	V	$I_{OL} = 0.8mA$
	Low Power Output	10			0.5	V	$I_{OL} = 1.6mA$
V_{OH}	High Level Output Voltage		$V_{DD} - .05$			V	$I_{OH} = -1.0\mu A$
	High Power Output	5	2.4			V	$I_{OH} = -1.6mA$
	High Power Output	10	9.5			V	$I_{OH} = -1.0mA$
	Low Power Output	5	2.4			V	$I_{OH} = -0.8mA$
	Low Power Output	10	9.5			V	$I_{OH} = -0.4mA$
V_{IL}	Input Low Voltage	5	0.0		0.8	V	TTL Input
		5	0.0		1.5	V	CMOS Input
		10	0.0		3.0	V	CMOS Input
V_{IH}	Input High Voltage	5	2.0		V_{DD}	V	TTL Input
		5	3.5		V_{DD}	V	CMOS Input
		10	7.0		V_{DD}	V	CMOS Input
I_{IN}	Input Leakage Current	5	-1		1	μA	$V_{IN} = V_{DD}$ or V_{SS}
I_{OZ}	High Impedance Output Leakage Current	5	-10	0.001	10	μA	$V_{OH} = V_{DD}$ or V_{SS}
C_{IN}	Input Capacitance			5		pF	Any Input

Gate Arrays

Table 5. 3-Micron Gate Arrays Typical Performance Data

$V_{DD} = 5.0$ VOLTS, $T_A = 25^\circ\text{C}$



INTERNAL LOGIC	FANOUT					UNITS
	.25pF*	.5pF	.75pF	1pF	1.25pF	
INVERTER	1.1	1.6	2.1	2.7	3.2	NS
2-INPUT NAND	1.5	2.1	2.6	3.2	3.8	NS
4-INPUT NAND	2.5	3.5	4.4	5.1	5.9	NS
2-INPUT NOR	1.9	2.6	3.4	4.1	4.9	NS
4-INPUT NOR	4.8	6.2	7.5	8.9	10.3	NS
D TYPE FLIP-FLOP						
CLOCK TO Q	3.7	4.2	4.7	5.1	5.6	NS
SET UP TIME	2.6	2.6	2.6	2.6	2.6	NS

*Equivalent to one gate-pair load plus 500 μm of metal interconnect

$V_{DD} = 5.0$ VOLTS, $T_A = 25^\circ\text{C}$

INTERFACE LOGIC	CAPACITIVE LOAD			UNITS
	15pF	30pF	50pF	
CMOS DRIVER	4	6	9	NS
TTL DRIVER with 2 TTL Loads	5	7	10	NS
TRI-STATE DRIVER with 2 TTL Loads				
ACCESS TIME	6	8	11	NS
DISABLE TIME	5	7	10	NS

NOTE: — All propagation delays are the average of high-to-low and low-to-high transitions.





GOULD

AMI Semiconductors




Standard Cells

STANDARD
CELLS



Standard Cells Summary

- Introduction
 - Benefits
 - Standard Cells at Gould AMI
 - Analog Design
 - Macro Cells
 - Standard Cell Design
 - Development Flexibility
 - Development Cost
 - Development Schedule
 - 3 μ Single-Metal (CCB) HCMOS Standard Cells
 - 3 μ Single-Metal, Double-Poly (CCF) HCMOS Analog Standard Cells
 - 3 μ Double-Metal (CCD) HCMOS Standard Cells
 - 2 μ Double-Metal (CBD) HCMOS Standard Cells
-



Standard Cells

Introduction

For more than 19 years, Gould AMI Semiconductors has been a leader in the design and manufacture of custom MOS (metal-oxide-silicon) integrated circuits. Today, Gould AMI supports the entire spectrum of custom solutions — gate arrays, standard cell circuits, interactive full custom circuits and circuits fabricated from customer-owned tooling — with a goal of continually reducing the risk, development span and cost of application-specific circuits. In many cases, standard cell circuits represent the optimum solution for a particular application.

What are Standard Cells?

Standard cells are circuit “building blocks” which have been previously designed, characterized and stored in a computer data base. These building block cells can range from simple digital circuit elements such as logic gates (AND, NAND, NOR, OR) to more complex digital subsystems such as ALU, UART, CPU, PLA and RAM and ROM memory cells. The cells can also include basic analog circuit elements (operational amplifiers, comparators, etc.), as well as complicated analog subsystems (analog-to-digital converters, switched-capacitor filters, etc.). Both the digital and analog cells are available in a standard cell library to be integrated into various application-specific circuits.

How are Standard Cells Used?

Two basic types of circuits can be constructed from a standard cell library. The first type, **automatic standard cell circuits**, utilizes only those cells which exist in the standard cell library. The designer selects the necessary cells from the library and the circuit design is completed by automatically “placing” the cells and “routing” the interconnections between cells.

The second type of standard cell circuit, **interactive custom standard cell circuits**, is distinguished by either or both of two characteristics: 1) interactive placement and routing, and/or 2) integration of custom circuitry. Interactive layout is used to minimize the die size and/or to optimize overall circuit performance. With this technique, an experienced circuit designer uses an interactive computer-aided design (CAD) system to place the cells and manually route the necessary interconnections. If specialized functions cannot be efficiently implemented with the available cells or if rigorous performance criteria must be met, custom cir-

cuitry can be used in conjunction with the standard cells to meet the requirements of a given circuit. This integration of custom circuitry with standard cells can be placed and routed interactively or automatically.

Benefits

The Custom Advantage

A custom MOS/VLSI circuit offers many advantages over an SSI/MSI implementation of the same function. Because a single custom chip can replace a large number of discrete TTL or CMOS logic components, your total system cost can be dramatically lowered due to reductions in the physical size, power requirements and assembly steps needed. The reduced component count also improves product reliability and production yields because a custom circuit eliminates many sources of potential electrical or mechanical failure. Because it is tailored to meet your exact requirements, a custom chip offers performance advantages and specialized functions that cannot be duplicated by discrete logic. This gives you an edge over your competition because it is difficult for them to match the advantages of your proprietary chip.

Choosing a Custom Solution

Compared with optimized full custom circuits, standard cell circuits offer substantial savings in both development cost and time span. Also, because the cells have been individually simulated, it is more likely that a standard cell circuit will work properly the first time. In exchange for these benefits, the production unit prices of a standard cell circuit are slightly higher than the prices of a comparable optimized custom circuit. At the other end of the custom spectrum, standard cell circuits compare favorably with gate arrays. Because each standard cell circuit requires a unique mask set, the development cost and time span are not as low as those of gate arrays, which share common base mask layers. However, standard cell circuits can offer significant advantages in unit pricing, design flexibility, functional capabilities, and circuit performance. By combining the advantages of optimized full custom circuits and gate arrays, standard cell circuits provide a cost-effective custom solution for medium production volumes of ten to fifty thousand units per year. In addition to their relative advantages, standard cell circuits offer all of the expected benefits of any custom or semicustom design: low cost, high reliability, reduced space and power requirements, superior performance and proprietary protection. (See Custom Continuum.)

Standard Cells

Standard Cells At Gould AMI

Gould AMI is an established standard cell vendor, starting in early 1981 with a 5-micron CMOS standard cell family and followed by 4-micron NMOS cells that same year. Since 1983, Gould AMI's standard cells have been designed for use in a 3-micron, silicon-gate HCMOS process, with an effective channel length of 2.1 microns. Both single-metal and double-metal 3-micron standard cells are available. In 1985, we introduced our fourth generation standard cell families in 2-micron, double-metal HCMOS, with an effective channel length of 1.5 microns.

Standard Cell Architecture

In Gould AMI's present 2- and 3-micron cell families there are three broad categories of standard cells—macro cells, which will be discussed later, core cells and pad cells. Core cells, which are used in the core logic area of a chip, are characterized by their fixed cell heights and variable cell widths. These core cells have been designed with horizontal power and ground buses running through each cell. This eliminates the need for separate power supply connections to each cell. Also, the need for inefficient route-through cells is minimized, by providing all signal inputs and outputs at both the top and bottom edges of each cell. Automatic placement and routing of a standard cell circuit is simplified through the use of a coarse grid for interconnection between cells.

Pad cells, which surround the logic core and act as its interface to the outside world, are available in several

sizes. When the die size is determined by the amount of logic on the chip, it is said to be a core-limited die size, and wide, low-profile pad cells are used to minimize the total die area. For a pad-limited chip (where the die size is determined by the circuit's input/output requirements) narrower, taller pad cells are used to minimize the spacing between the I/O pads on the die.


Electro Static Discharge (ESD) protection is designed into every Gould AMI pad cell. Protection devices are tested by discharging a 100 pF capacitor through a 1.5K Ω resistor and into the circuit lead to be tested (MIL-STD-883C test method 3015.2). This test is performed on all new input and output cells. Protection on these cells typically exceeds 3000V (minimum).

Also included in all pad cells are SCR protection circuits which have been designed to protect the circuit under reasonable operating and handling conditions.

Three-Micron Standard Cell Families

Gould AMI's established standard cell families utilize two basic 3-micron HCMOS processes, one with single-metal interconnect and another with double-level metal. Both the single-metal and double-metal cell families are best suited for high-performance, high-density digital circuits that may also contain analog functions. Variations of the 3-micron single-metal HCMOS process allow extensive analog design flexibility, higher operating voltages, high-voltage output buffers and speech synthesis capability.

Figure 1. Basic Standard Cell Architecture




Core cells are equal in height, with a variable width. Horizontal power and ground buses simplify power supply connections to each cell.

Standard Cells

STANDARD
CELLS

Figure 2. Core Cells Have Dual I/O




Each core cell has all signal I/O connections at both the top and bottom of the cell. Placing these I/O connections on a coarse grid simplifies automatic routing.

The two digital 3-micron standard cell families, single-metal and double-metal, both have an operating voltage range of 2.5 volts to 6.0 volts, with cell level operating speeds of up to 35 MHz. However, the resistivity of the polysilicon interconnect used in single-metal circuits limits their overall circuit performance to around 20 MHz. In a double-metal circuit, a second layer of metal is available for cell interconnection, so circuit density can be improved and 35 MHz operation can be achieved at the circuit level. This difference in circuit operating speed allows the user to choose between the lower price of a single-metal standard cell circuit and the improved performance of a double-metal circuit.

Two-Micron Standard Cell Family

Gould AMI's newest standard cell family features 2-micron drawn geometries and is designed for use in a state-of-the-art, twin-tub, double-metal HCMOS process with a 2.5 volt to 5.5 volt operating range. The improved density of the 2-micron fabrication process makes it possible to build circuits of up to 10,000 gates and beyond. Circuits designed with a 2-micron standard cells can operate at speeds in excess of 60 MHz, which makes them ideal for high-speed digital applications.

Figure 3. Variable Height Pad Cells



In order to minimize the total die size (and therefore, the unit price), several sizes of pad cells can be used. (3-micron pad cell heights are shown.)

Standard Cells

Standard Cell Operating Speeds

Gould AMI standard cells are offered in a wide range of operating speeds to allow maximum circuit design efficiency. Because high-speed cells occupy more die area and consume more power than slower cells, it is desirable to use low- or medium-speed cells except where critical speed paths exist. Each of Gould AMI's cells is assigned a speed index value from 1 to 9, which corresponds to a 3-micron flip-flop toggle rate of 100 KHz to 35 MHz.

Table 1. 3-Micron Standard Cells Speed Index vs. Performance

Speed Index	Logic t_{pd} (Driving 1pF)		Flip Flop Toggle Rate	
	NOM	COM	NOM	COM
1	64.0ns	160.0ns	0.25MHz	0.1MHz
2	32.0	80.0	2.5	1.0
3	16.0	40.0	12.5	5.0
4	8.0	20.0	25.0	10.0
5	4.0	10.0	37.5	15.0
6	3.3	8.5	50.0	20.0
7	2.8	7.0	62.5	25.0
8	2.4	6.0	75.0	30.0(Dynamic F/F)
9	2.0	5.0	87.5	35.0(Dynamic F/F)

Notes: NOM = Nominal Process, 25°C, 5.0V
COM = Worst Case Speed Process, 0°C-70°C, 5V ± 10%

Table 2. 2-Micron Standard Cells Typical Performance

Logic t_{pd} (Driving 1pF)		Flip Flop Toggle Rate	
NOM	COM	NOM	COM
2.0ns	5.0ns	75.0MHz	30.0MHz

Notes: NOM = Nominal Process, 25°C, 5.0V
COM = Worst Case Speed Process, 0°C-70°C, 5V ± 10%
Values shown are estimated.

Table 3. Standard Cell Naming Convention

Five Character Field* (AAHHD)
2 Alphanumeric = Type of Cell
2 Hexidecimal = Variation of Type
1 Decimal (1-9) = Speed Index

Note: *A 6th character is added to designate pad cell heights.
(C = 230μ, P = 430μ, T = 630μ, U = 830μ)

Easy to Understand Cell Names

The names of Gould AMI's standard cells, which are shared with the functionally equivalent Gould AMI gate array macros, can easily be translated to the function performed. The first two characters of the cell name are an abbreviation of the function type (e.g., NAXXX represents a NAND gate cell). The second two characters distinguish the variation of the particular function type. For simple logic gates this is a number which represents the number of inputs to the gate. The speed index (1-9) is included as the last character of the cell name.


AC Performance Analysis

If a cell's intrinsic speed performance and the range of expected operating conditions are known, a model can be created to estimate the cell's worst case operating speed. As the accompanying graphs indicate, speed performance is affected by the operating voltage, operating temperature, and variations in the fabrication process. The remaining elements of the performance model are the capacitive and resistive loading of the cell. The Standard Cell Design Manual fully explains the resultant equation, which is shown in Table 4.

Table 4. Cell Level Performance Model


$t_p = (K_V)(K_{PT}) [t_{dx} + (k_{t_{dx}} \times C_L)]ns$	
Symbol	Description
K_V	= Voltage Derating Factor
K_{PT}	= Process/Temperature Derating Factor
t_{dx}	= Intrinsic Delay of Cell (in ns)
$k_{t_{dx}}$	= Load Factor of Cell (in ns/pF)
C_L	= Capacitive Load (in pF)

Figure 4. 3-Micron Delay Sensitivity To Operating Voltage



With the cell propagation delay at five volts as the reference point, the speed performance effects of different power supply voltages are shown.

Figure 5. 3-Micron Delay Sensitivity To Process And Temperature



Process and temperature variations affect the cells' speed performance.




Standard Cells

Analog Design From The Leader

Gould AMI is the industry leader in the development and fabrication of precision analog MOS circuitry. In the field of single-chip integration of both digital and analog circuitry, no one else can match our experience. Over fifty percent of all Gould AMI-designed custom circuits have included some analog circuitry. One chip with a combination of analog and digital functions can replace electronic subsystems and even


entire systems. Gould AMI has demonstrated this capability in a variety of applications in the communications, consumer and industrial markets. Some single-chip examples include: speech synthesizers, modems, codecs, echo cancellers, tone receivers, audio multiplexers, spectrum analyzers, thermostat controllers, programmable filters and sensor interfaces.

Figure 6a. Universal Single-Pole Filter Schematic



Standard cells can be used to perform analog functions such as this single pole filter. For example, this filter can be built using only three cells: an operational amplifier (LO02), capacitor cell (LK01) and a filter switch array (LF04).

Figure 6b. Standard Cell Layout Of A Universal Single-Pole Filter



Three analog standard cells were used to build this single-pole filter. Although these analog cells share a common height, their architecture is quite different from a typical digital core cell.

Standard Cells

Analog Standard Cells

We have applied our analog expertise to offer these same capabilities in standard cell circuits. Our family of 3-micron analog standard cells includes basic analog building blocks such as:

- Operational amplifiers
- Filter Switch arrays
- Comparators
- Voltage references
- Bias generators
- Analog multiplexers
- Capacitors
- Level shifters

These basic analog standard cells can be combined to perform desired analog functions. Other functions may be implemented by choosing from more complex macro cells including:

- Analog-to-digital converters
- Digital-to-analog converters
- Switched-capacitor filters
- Phase-locked loops

Depending on your requirements, two types of analog standard cells (5-volt or 10-volt) can be used. In a typical high-performance analog/digital circuit, the five-volt digital logic will be interfaced to the analog circuitry, which runs from a dual (+5V and -5V) power supply. However, in less demanding applications, both the digital and analog portions of the chip can operate from a single five-volt power supply.

Macro Cells—An Extra Edge


Macro cells are one of three broad categories of standard cells. They are recognized by their high degree of cell complexity, variable cell heights and variable cell widths. Macro cells are digital or analog circuit subsystems which have been designed as relatively large, internally customized cells. Possible macro cells include ALU, CPU, UART, PLA, memory, high-speed multiplier, D/A converter, A/D converter, switched-capacitor filter, speech synthesis, and display driver cells.

Macro Cells Offer More For Less

Compared to a circuit which only uses core cells, a macro cell design approach can offer higher performance and greater design flexibility, while reducing the circuit's die size, development cost and development span.

In an internally customized macro cell, each of the MOS devices can be "hand-tailored" for optimum performance and device size. Alternatively, a macro cell can be constructed from existing core cells, which have been carefully selected for the desired function. In either case, the interconnections within the cell can be interactively routed for minimum cell area. This design flexibility produces a high-performance circuit subsystem, which can be inexpensively and quickly added to any Gould AMI standard cell circuit.

Figure 7. Custom Smart Display Driver Block Diagram



An entire display subsystem, from an input signal to a display readout, can be built on one chip by using CSDD macro cells.

Standard Cells

Macro Cell Applications

Gould AMI's Custom Smart Display Driver (CSDD™) macro cells allow the integration of an entire display system onto a single chip. Various CSDD cells: 1) accept a data or sensor input; 2) process this input into a usable form; 3) format the processed input to match the display configuration; and 4) provide an output signal to the display.

ROM (read-only memory) and RAM (random-access memory) blocks consist of individual address, bit and end cells. These three types of cells allow the construction of variable word-length memory macro cells of 2x words (i.e. 32, 64, 128, . . .) with an access time around 50ns.

A programmable logic array (PLA) macro cell, with latched inputs and outputs, allows easily modified random logic to be included on-chip. Because a PLA can be programmed, the function of one standard cell circuit can be changed to work in several applications.


Standard Cell Design

From a design point of view, all types of standard cells are treated in the same manner. Each cell is initially designed on a color graphics terminal with the help of Gould AMI's SIDS™ program (Symbolic Interactive Design System), which has been proven in the design of over 100 custom circuits. Once the cell's SIDS layout has been completed and satisfactory electrical performance has been verified (using ASPEC and Gould AMI's proprietary circuit models), a data sheet is created and the cell is stored in a standard cell library database. This design capability allows new cells or modifications of existing cells to be quickly designed and added to the standard cell library. In addition, the SIDS program can be used to design optimized full custom macro cells, which can be incorporated into any standard cell circuit.

Circuit Design Considerations

Before beginning the actual circuit design, several factors that can affect the die size must be reviewed. These include critical timing requirements and circuit testability.

Figure 8. Estimating 3-Micron Standard Cell Die Sizes



When the circuit's gate count and I/O requirements are known, the approximate die size can be determined.

Standard Cells

All logic paths should be checked to ensure that the system's timing requirements can be met under worst-case speed performance conditions. Particular attention must be paid to long logic paths which must be traversed between clock pulses. If any potential timing problems are discovered, slow- or medium-speed cells can be upgraded to high-speed cells and special care can be taken in the layout of these critical timing paths.

Testability is another crucial design consideration because an untestable part cannot be delivered in production with any assurance that it will function properly. In order to be testable, the circuit design must include the capability to predict or set the state of all logic elements upon power-up. Potential problem areas are long counter chains, sequentially activated logic and blocks of slow-speed logic. In most cases, a minimal amount of additional logic can alleviate testing problems by: 1) tapping into the middle of counter chains; 2) allowing buried logic to be externally reset; or 3) bypassing a slow clock in order to speed up testing. The key to testing a VLSI circuit is verifying the logic functionality without duplicating the environment of the intended application.

With the timing and testability under control, an estimate can be made of the anticipated die size. For a rough die size estimate, the number of 2-input NAND gate equivalents in the circuit can be counted. The accompanying graph will provide an estimated die size range for 3-micron circuits. Die sizes of less than 250 mils on a side are typically most economical.

Standard Cell Chip Design

A standard cell chip is designed by selecting cells from the standard cell library. A combination of low-, medium- and high-speed cells are selected in order to meet the circuit's speed requirements, while minimizing the die size and power consumption of the chip. Then CAD tools, such as our CIPART™ program (Cell Interactive Place And Route) are used to arrange the desired cells and perform the necessary interconnections. If the circuit requires any unique cells or custom circuitry, the SIDS-based design approach facilitates the integration of the special circuitry with the standard cells. With 19 years of experience in the design of over 3000 circuits, Gould AMI is uniquely qualified to offer the best solution to your standard cell circuit needs.


Development Flexibility

Gould AMI offers a variety of design interface points so that you can choose the development starting point that is most convenient for you.

Gould AMI Development

If you would like us to design your circuit, you need to provide a functional description, logic schematic and complete electrical specification. We will use this input to perform all of the other design activities, including standard cell/MOS logic design, development of any special cells, logic simulation, critical path analysis, layout, mask generation, wafer fabrication, assembly and test development. This development option allows you to draw upon our vast MOS circuit design experience, during the entire design process.

Figure 9. Standard Cell Development Starting Points



A variety of development input choices allow you to enter the design process at the most convenient starting point for you.


Standard Cells

Figure 10. Standard Cell Circuit Design Responsibilities

Design Interface Point Development Task	Logic Drawing	Unvalidated Netlist	Semi-Validated Netlist	Validated Netlist	Database
Development P.O. & Production Commitment	Customer	Customer	Customer	Customer	Customer
Functional Specification	↓	↓	↓	↓	↓
Logic Drawing or Circuit Schematic	↓	↓	↓	↓	↓
Timing Diagrams	↓	↓	↓	↓	↓
Electrical Specification (AC/DC)	↓	↓	↓	↓	↓
Logic Simulation Stimulus/ Response Patterns	↓	↓	↓	↓	↓
Standard Cell Libraries	N/A	Gould AMI	Gould AMI	Gould AMI	Gould AMI
Schematic Capture	Gould AMI	Customer	Customer	Customer	Customer
Functional Logic Simulation	↓	↓	↓	↓	↓
Parametric Logic Simulation (with estimated timing; pre-layout)	↓	Gould AMI	↓	↓	↓
Simulation Approval	Customer	Customer	↓	↓	↓
Placement and Routing (i.e., physical layout)	Gould AMI	Gould AMI	Gould AMI	Gould AMI	↓
Back Annotation of Layout Timing Data	↓	↓	↓	↓	↓
Post-Layout Re-Simulation	↓	↓	↓	Customer	↓
Test Program Development	Optional	Optional	Optional	Optional	↓
PG Tape Generation	Gould AMI	Gould AMI	Gould AMI	Gould AMI	Gould AMI
Photolithographic Masks	↓	↓	↓	↓	↓
Wafer Fabrication, Assembly and Testing	↓	↓	↓	↓	↓
Primary Input Medium	Logic Schematic	Floppy Disc	Floppy Disc	Floppy Disc	Database Tape

The division of development between Gould AMI and the customer depends on the interface point.

Figure 11. Interaction of a Standard Cell Development Team



In the typical development shown, many people are involved throughout the program to ensure that your development goes smoothly. Each participant's level of involvement at a given point is indicated by the height of the corresponding horizontal bar.

Standard Cells

Table 6. 3 μ Single-Metal (CCB) HCMOS Standard Cells

Cell	Description	Area/Width (Mils)	Gate Equiv.	*Speed (nS)
AA025	2-Input AND	11.6	1.5	5.9
AA027	2-Input AND	14.0	1.5	3.7
AA035	3-Input AND	14.0	2.0	6.8
AA045	4-Input AND	16.3	2.5	6.7
AO015	2-Input AND into 2-Input OR	18.6	2.5	4.6
AO025	2 \times 2-Input AND Gates into 2-Input OR	20.9	3.0	3.8
AO035	3 \times 2-Input AND Gates into 3-Input OR	27.9	4.5	5.3
AO045	2 \times 3-Input AND Gates into 2-Input OR	25.6	4.0	4.3
AO055	1 \times 3-, 1 \times 2-Input AND Gates into 2-Input OR	20.9	3.5	4.4
AO065	1 \times 3, 1 \times 2-Input AND Gates into 3-Input OR	27.9	4.5	5.1
AO075	1 \times 2-Input AND Gates into 3-Input OR	23.3	3.0	4.9
AO085	1 \times 3-Input AND Gates into 2-Input OR	18.6	3.0	4.8
AO095	1 \times 3-Input AND Gates into 3-Input OR	25.6	4.0	4.9
DF0F5	D-Type F/F w/o Set or Reset	32.6	6.0	9.8
DF0F7	D-Type F/F w/o Set or Reset	32.6	6.0	7.8
DF105	D-Type F/F w/Set Only	34.9	7.0	15.6
DF115	D-Type F/F w/Reset Only	34.9	7.0	15.6
DF125	D-Type F/F w/Set and Reset	37.2	8.0	15.6
DF127	D-Type F/F w/Async. Set	48.8	9.5	8.4
DF3F5	D-Type F/F w/Sync. Parallel Load	39.5	8.5	10.7
DL115	Data Latch w/Reset	23.3	4.5	12.9
EN015	Exclusive NOR	18.6	2.5	6.6
EO015	Exclusive OR	18.6	2.5	6.6
IB01C5	Input Pad, CMOS, Core Ltd	89.1/10.8	1.0	8.3
IB01P5	Input Pad, CMOS, Pad Ltd	133.3/8.0	1.0	8.3
IB09C5	Input Pad, TTL w/pu, Core Ltd	117.6	1.25	8.1
IB09P5	Input Pad, TTL w/pu, Pad Ltd	133.3	1.25	8.1
IB0DC5	Input Pad, Schmitt, Core Ltd	96.3	2.0	9.8
IB0DP5	Input Pad, Schmitt, Pad Ltd	133.3	2.0	9.8
IN015	Inverter	7.0	0.5	3.9
IN017	Inverter	9.3	0.5	2.4
IN019	Inverter	11.6	0.5	1.4
IO03C5	I/O Pad, CMOS, Core Ltd	185/20.8	4.5	9.9/24.1
IO03P5	I/O Pad, CMOS, Pad Ltd	200.0/12.0	4.5	9.9/24.1
IT117	Internal Tri-State Buffer, Non-Inv	23.2	2.0	4.4
IT127	Internal Tri-State Buffer, Inv	25.5	3.25	6.4
IT215	Internal Tri-State Buffer, Non-Inv	16.3	2.0	7.6
IT225	Internal Tri-State Buffer, Inv	11.6	1.5	5.6

Standard Cells

Table 6. 3 μ Single-Metal (CCB) HCMOS Standard Cells (Continued)

Cell	Description	Area/Width (Mils)	Gate Equiv.	*Speed (nS)
LB01	Analog Bias Cell	20.9	1.0	n/a
LC01	Static Comparator	72.1	2.0	n/a
MU215	2:1 Digital Multiplexer	16.3	3.0	7.7
NA025	2-Input NAND	9.3	1.0	4.6
NA027	2-Input NAND	16.3	1.0	2.6
NA035	3-Input NAND	11.6	1.5	4.8
NA037	3-Input NAND	20.9	1.5	2.9
NA045	4-Input NAND	14.0	2.0	5.6
NA055	5-Input NAND	20.9	2.5	6.1
NO025	2-Input NOR	9.3	1.0	5.0
NO027	2-Input NOR	18.6	1.0	2.9
NO035	3-Input NOR	16.3	1.5	6.4
NO045	4-Input NOR	25.6	2.0	7.6
OB03C5	Output Pad, CMOS, Core Ltd	135.5/15.2	1.0	15.9
OB03P5	Output Pad, CMOS, Pad Ltd	133.3/8.0	1.0	15.9
OB09C5	Output Pad, Tri-State, Core Ltd	160.4/18.0	3.5	23.1
OB09P5	Output Pad, Tri-State, Pad Ltd	146.6/8.8	3.5	23.1
OR025	2-Input OR	11.6	1.5	6.4
OR035	3-Input OR	14.0	2.0	8.3
OR045	4-Input OR	16.3	2.5	9.7
PP01C	V _{SS} Power Pad, Core Ltd	71.3/8.0	n/a	n/a
PP01P	V _{SS} Power Pad, Pad Ltd	133.3/8.0	n/a	n/a
PP02C	V _{DD} Power Pad, Core Ltd	71.3/8.0	n/a	n/a
PP02P	V _{DD} Power Pad, Pad Ltd	133.3/8.0	n/a	n/a
PP03C	V _{DD} Power Pad	71.3	n/a	n/a
PP03P	V _{DD} Power Pad	133.3	n/a	n/a
PP03T	V _{DD} Power Pad	195.3	n/a	n/a
PP03U	V _{DD} Power Pad	257.4	n/a	n/a
SC125	Sync Cntr, Ripple Carry, Set, Reset	62.7	11.5	15.0
SC925	Sync U/D Ctr, RC, w/Load, Set, Reset	90.6	17.5	13.3
TF105	Ripple Counter Bit w/Set	39.5	7.0	15.6
TF115	Ripple Counter Bit w/Reset	39.5	7.0	15.6
TF125	Ripple Counter Bit w/Set, Reset	41.9	8.0	15.6
TF127	Ripple Counter Bit w/Set, Reset	48.8	9.5	8.6
ZZ01	Vertical Route Through	2.3	n/a	n/a
ZZ02	Right P-Well End Cell	3.5	n/a	n/a
ZZ03	Left P-Well End Cell	3.5	n/a	n/a

*Speed has been computed under the following conditions: T_J = 25°C, V_{DD} = 5.0V, nominal process, CL = 1pF. In the case of the flip-flops, the characteristic which has been used is maximum °C to Q Delay.

Standard Cells

Table 8. 3 μ Double-Metal (CCD) HCMOS Standard Cells

Cell	Description	Area/Width (Mils)	Gate Equiv.	*Speed (nS)
AA025	2-Input AND	13.2	1.5	5.0
AA027	2-Input AND	15.8	1.5	3.5
AA035	3-Input AND	15.8	2.0	5.9
AA045	4-Input AND	18.4	2.5	6.1
AO015	2-Input AND into 2-Input OR	18.4	2.5	5.1
AO025	2 \times 2-Input AND Gates into 2-Input OR	21.1	3.0	4.5
AO035	3 \times 2-Input AND Gates into 3-Input OR	31.6	4.5	5.0
AO045	2 \times 3-Input AND Gates into 2-Input OR	31.6	4.0	4.4
AO055	1 \times 3, 1 \times 2-Input AND Gates into 2-Input OR	31.6	3.5	5.0
AO065	1 \times 3, 1 \times 2-Input AND Gates into 3-Input OR	31.6	4.5	5.3
AO075	1 \times 2-Input AND Gates into 3-Input OR	26.4	3.5	5.5
AO085	1 \times 3-Input AND Gates into 2-Input OR	23.7	3.0	4.8
AO095	1 \times 3-Input AND Gates into 3-Input OR	31.6	4.0	5.3
AU015	Four-Bit Magnitude Comparator	152.8	28.5	26.1
AU025	One-Bit Full Adder	60.6	9.5	10.7
DF0F5	D-Type F/F w/o Set or Reset	42.2	6.0	11.2
DF0F7	D-Type F/F w/o Set or Reset	44.8	6.0	9.9
DF105	D-Type F/F w/ Set Only	47.4	7.0	11.6
DF115	D-Type F/F w/ Reset Only	47.4	7.0	11.6
DF125	D-Type F/F w/ Set and Reset	47.4	8.0	14.2
DF205	D-Type F/F	39.5	5.5	11.8
DF209	D-Type F/F	52.7	5.5	5.5
DF3E5	D-Type F/F w/Sync. Set Reset	55.3	8.0	10.0
DF3F5	D-Type F/F w/Sync. Parallel Load	39.5	8.5	9.9
DL115	Data Latch w/ Reset	36.9	4.5	11.5
DL205	Data Latch w/o Set or Reset	26.4	3.5	8.1
EN015	Exclusive NOR	21.1	2.5	6.2
EO015	Exclusive OR	21.1	2.5	6.1
IB01C5	Input Pad, CMOS, Core Ltd	89.1/10.0	1.0	6.4
IB01P5	Input Pad, CMOS, Pad Ltd	133.3/8.0	1.0	6.4
IB05C5	CMOS Input Buffer Pad w/pd	110.5	1.25	6.2
IN05P5	CMOS Input Buffer Pad w/pd	133.3	1.25	6.2
IB09C5	Input Pad, TTL w/pu, Core Ltd	117.6/13.2	1.25	8.1
IB09P5	Input Pad, TTL w/pu, Pad Ltd	133.3/8.0	1.25	8.1
IB0BC5	TTL-Input Buffer Pad w/pd	156.9	2.25	14.2
IB0BP5	TTL-Input Buffer Pad w/pd	1.33.3	2.25	14.2
IB0DC5	Input Pad, Schmitt, Core Ltd	96.3/10.8	2.0	9.8
IB0DP5	Input Pad, Schmitt, Pad Ltd	133.3/8.0	2.0	9.8

Standard Cells

Table 8. 3 μ Double-Metal (CCD) HCMOS Standard Cells (Continued)

Cell	Description	Area/Width (Mils)	Gate Equiv.	*Speed (nS)
IN015	Inverter	7.9	0.5	3.4
IN017	Inverter	10.5	0.5	1.7
IN019	Inverter	13.2	0.5	0.94
IO01P8	TTL-Bidirect. I/O Buffer Pad	393.2	7.0	14.2/6.9
IO01T8	TTL-Bidirect. I/O Buffer Pad	419.9	7.0	14.2/6.9
IO03C5	I/O Pad, CMOS, Core Ltd	185/20.8	4.5	6.0/19.0
IO03P5	I/O Pad, CMOS, Pad Ltd	200.0/12.0	4.5	6.0/19.4
IO03P8	CMOS Bidirect. I/O Buffer Pad	366.6	6.0	4.3/7.5
IO03T8	CMOS Bidirect. I/O Buffer Pad	429.7	6.0	4.3/7.5
IO03U9	CMOS Bidirect. I/O Buffer Pad	643.3	6.0	3.8/6.2
IT117	Internal Tri-State Buffer, Non-Inv	23.7	2.75	4.0
IT127	Internal Tri-State Buffer, Inv	26.4	3.25	5.7
IT215	Internal Tri-State Buffer, Non-Inv	18.4	2.0	6.5
IT225	Internal Tri-State Buffer, Inv	15.8	1.5	4.7
JK115	JK F/F with Asynchronous RESET	68.5	9.5	11.6
LB01	Analog Bias Cell	15.8	9.5	11.6
LC01	Static Comparator	73.8	2.0	n/a
MU215	2:1 Digital Multiplexer	18.4	3.0	6.8
MU245	2:4 Line Decoder-act. low en.	58.0	8.5	10.0
MU415	4-Input:1-Input Multiplexer	36.9	6.5	10.4
NA025	2-Input NAND	10.5	1.0	3.6
NA027	2-Input NAND	18.4	1.0	2.4
NA035	3-Input NAND	13.2	1.5	4.2
NA037	3-Input NAND	23.7	1.5	2.8
NA045	4-Input NAND	18.4	2.0	4.7
NA055	5-Input NAND	23.7	2.5	5.0
NO025	2-Input NOR	10.5	1.0	4.3
NO027	2-Input NOR	18.4	1.0	2.8
NO035	3-Input NOR	18.4	1.5	6.0
NO045	4-Input NOR	23.7	2.0	7.6
OB01P9	Output Pad, TTL, Pad Ltd	313.3	1.0	4.3
OB03C5	Output Pad, TTL/CMOS, Core Ltd	135.5/15.2	1.0	13.2
OB03P5	Output Pad, TTL/CMOS, Pad Ltd	133.3/8.0	1.0	13.0
OB07P5	Output Buffer Pad, Open Drain	266.6	0.75	4.6
OB09C5	Output Pad, Tri-State, Core Ltd	160.4/18.0	3.5	18.0
OB09P5	Output Pad, Tri-State, Pad Ltd	146.6/8.8	3.5	21.0
OB09P8	Output Buffer Pad, Tri-State, CMOS	346.6	5.0	7.5
OB09T8	Output Buffer Pad, Tri-State, CMOS	400.4	5.0	7.5
OB09U9	Output Buffer Pad, Tri-State, CMOS	617.5	5.0	6.2
OR025	2-Input OR	13.2	1.5	5.5
OR027	2-Input OR	13.2	1.5	4.1
OR035	3-Input OR	15.8	2.0	7.4
OR045	4-Input OR	18.4	2.5	9.2

Standard Cells

Table 8. 3 μ Double-Metal (CCD) HCMOS Standard Cells (Continued)

Cell	Description	Area/Width (Mils)	Gate Equiv.	*Speed (nS)
PP01C	V _{SS} Power Pad, Core Ltd	71.3/8.0	n/a	n/a
PP01P	V _{SS} Power Pad, Pad Ltd	133.3/8.0	n/a	n/a
PP02C	V _{DD} Power Pad, Core Ltd	71.3/8.0	n/a	n/a
PP02P	V _{DD} Power Pad, Pad Ltd	133.3/8.0	n/a	n/a
PP03C	V _{DD} Power Pad w/V _{SS} Bus	71.3	n/a	n/a
PP03P	V _{DD} Power Pad w/V _{SS} Bus	133.3	n/a	n/a
PP03T	V _{DD} Power Pad w/V _{SS} Bus	195.3	n/a	n/a
PP03U	V _{DD} Power Pad w/V _{SS} Bus	257.3	n/a	n/a
SC105	Sync Cntr, Ripple Carry, w/Set	58.0	10.5	14.4
SC115	Sync Cntr, Ripple Carry, w/Reset	58.0	10.5	14.4
SC125	Sync Cntr, Ripple Carry, Set, Reset	58.0	11.5	14.4
SC515	Sync Up Cntr, Sync Load, Reset, RC	87.0	12.75	12.4
SC925	Sync U/D Ctr, RC, w/Load, Set, Reset	89.6	17.5	12.4
TF105	Toggle F/F, w/Set Only	39.5	7.0	13.0
TF115	Toggle F/F, w/Reset Only	39.5	7.0	13.0
TF125	Toggle F/F, w/Set and Reset	39.5	8.0	13.0
ZZ01	Vertical Route Through	2.6	n/a	n/a
ZZ02	Right P-Well End Cell	4.0	n/a	n/a
ZZ03	Left P-Well End Cell	4.0	n/a	n/a

*Speed has been computed under the following conditions: T_i = 25°C, V_{DD} = 5.0V, nominal process, CL = 1pF. In the case of the flip-flops, the characteristic which has been used is maximum C to Q Delay.

Standard Cells

Table 9. 2 μ Double-Metal (CBD) HCMOS Standard Cells

Cell	Description	Area/Width (Mils)	Gate Equiv.	**Speed (nS)
AA025	2-Input AND	7.4	1.5	2.3
AA027	2-Input AND	8.9	1.5	1.7
AA035	3-Input AND	8.9	2.0	2.7
AA045	4-Input AND	10.4	2.5	3.1
*AO015	2-Input AND into 2-Input OR	10.4	2.5	2.6
AO025	2 \times 2-Input AND Gates into 2-Input OR	11.9	3.0	2.5
*AO035	3 \times 2-Input AND Gates into 3-Input OR	17.8	4.5	2.5
AO045	2 \times 3-Input AND Gates into 2-Input OR	16.3	4.0	2.7
*AO055	1 \times 3, 1 \times 2-Input AND Gates into 2-Input OR	17.8	3.5	2.5
AO065	1 \times 3, 1 \times 2-Input AND Gates into 3-Input OR	16.3	4.5	3.3
*AO075	1 \times 2-Input AND Gates into 3-Input OR	—	3.5	2.8
AO085	1 \times 3-Input AND Gates into 2-Input OR	13.3	3.0	2.7
*AO095	1 \times 3-Input AND Gates into 3-Input OR	17.8	4.0	3.0
*AU015	Four-Bit Magnitude Comparator	86.0	28.5	13.1
*AU025	One-Bit Full Adder	—	9.5	5.4
*DF0F5	D-Type F/F w/o Set or Reset	23.7	6.0	5.6
*DF0F7	D-Type F/F w/o Set or Reset	—	6.0	5.0
*DF105	D-Type F/F w/ Set Only	26.7	7.0	5.8
*DF115	D-Type F/F w/ Reset Only	26.7	7.0	5.8
*DF125	D-Type F/F w/ Set and Reset	26.7	8.0	7.1
*DF127	Data Latch w/ Set and Reset	53.4	8.0	6.3
*DF205	D-Type F/F	—	5.5	6.9
*DF209	D-Type F/F	29.6	5.5	2.8
*DF3E5	D-Type F/F w/Sync. Set Reset	—	8.0	5.5
*DF3F5	D-Type F/F w/Sync. Parallel Load	—	8.5	5.0
*DL115	Data Latch w/ Reset	20.8	4.5	5.8
DL117	Data Latch w/ Reset	41.5	4.5	5.1
*DL205	Data Latch w/o Set or Reset	14.8	3.5	4.1
EN015	Exclusive NOR	11.9	2.5	2.4
EO015	Exclusive OR	11.9	2.5	2.1
*IB01C5	Input Pad, CMOS, Core Ltd	50.1	1.0	6.4
*IB01P5	Input Pad, CMOS, Pad Ltd	75.0	1.0	6.4
*IB05C5	CMOS Input Buffer Pad w/pd	—	1.25	6.2
*IB05P5	CMOS Input Buffer Pad w/pd	75.0	1.25	6.2
*IB07C5	Input Pad, TTL, Core Ltd	100.3	2.0	4.0
*IB07P5	Input Pad, TTL, Pad Ltd	150.0	2.0	4.0
*IB09C5	Input Pad, TTL w/pu, Core Ltd	—	1.25	8.1
*IB09P5	Input Pad, TTL w/pu, Pad Ltd	75.0	1.25	8.1

*These cells are included as Advanced Product Information, which means that the specifications are preliminary and subject to change. Please contact Gould AMI for current information.

**Speed has been computed under the following conditions: $T_j = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, nominal process, $CL = 1\text{pF}$. In the case of the flip-flops, the characteristic which has been used is maximum C to Q Delay.

Standard Cells

Table 9. 2 μ Double-Metal (CBD) HCMOS Standard Cells (Continued)

Cell	Description	Area/Width (Mils)	Gate Equiv.	**Speed (nS)
*IB0BC5	TTL-Input Buffer Pad w/pd	—	2.25	14.2
*IB0BP5	TTL-Input Buffer Pad w/pd	75.0	2.25	14.2
*IB0DC5	Input Pad, Schmitt, Core Ltd	54.1	2.0	9.8
*IB0DP5	Input Pad, Schmitt, Pad Ltd	75.0	2.0	9.8
IN015	Inverter	4.4	0.5	1.8
IN017	Inverter	5.9	0.5	0.9
*IN019	Inverter	7.4	0.5	0.6
*IO01C5	I/O Pad, TTL, Core Ltd	208.6	4.5	3.8/12.4
*IO01P5	I/O Pad, TTL, Pad Ltd	224.9	4.5	3.8/12.4
*IO01P8	TTL-Bidirect. I/O Buffer Pad	—	7.0	14.2/6.9
*IO01T8	TTL-Bidirect. I/O Buffer Pad	—	7.0	14.2/6.9
*IO03C5	I/O Pad, CMOS, Core Ltd	104.3	4.5	6.0/19.0
*IO03P5	I/O Pad, CMOS, Pad Ltd	112.5	4.5	6.0/19.4
*IO03P8	CMOS Bidirect. I/O Buffer Pad	206.2	6.0	3.8/6.8
*IO03T8	CMOS Bidirect. I/O Buffer Pad	241.7	6.0	3.8/6.8
*IO03U9	CMOS Bidirect. I/O Buffer Pad	—	6.0	3.8/6.2
*IT117	Internal Tri-State Buffer, Non-Inv	13.3	2.75	2.0
*IT127	Internal Tri-State Buffer, Inv	14.8	3.25	2.9
*IT215	Internal Tri-State Buffer, Non-Inv	10.4	2.0	3.2
*IT225	Internal Tri-State Buffer, Inv	8.9	1.5	2.1
*JK115	JK F/F with Asynchronous RESET	38.5	9.5	5.8
*MU215	2:1 Digital Multiplexer	10.4	3.0	4.3
*MU245	2:4 Line Decoder-act. low en.	32.6	8.5	5.3
MU415	4-Input:1-Input Multiplexer	22.2	6.5	4.4
NA025	2-Input NAND	5.9	1.0	1.9
NA027	2-Input NAND	10.4	1.0	1.2
NA035	3-Input NAND	7.4	1.5	2.2
NA037	3-Input NAND	13.3	1.5	1.3
NA045	4-Input NAND	10.4	2.0	2.5
NA055	5-Input NAND	13.3	2.5	3.1
NO025	2-Input NOR	5.9	1.0	1.9
NO027	2-Input NOR	10.4	1.0	1.2
NO035	3-Input NOR	8.9	1.5	2.4
NO045	4-Input NOR	11.9	2.0	3.1
*OB01C5	Output Pad, TTL, Core Ltd	152.4	1.0	11.2
*OB01P5	Output Pad, TTL, Pad Ltd	150.0	1.0	11.2
*OB01P9	Output Pad, TTL, Pad Ltd	—	1.0	4.3
*OB03C5	Output Pad, TTL/CMOS, Core Ltd	76.2	1.0	13.2

*These cells are included as Advanced Product Information, which means that the specifications are preliminary and subject to change. Please contact Gould AMI for current information.

**Speed has been computed under the following conditions: $T_j = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, nominal process, $CL = 1\text{pF}$. In the case of the flip-flops, the characteristic which has been used is maximum C^1 to Q Delay.

STANDARD
CELLS

Standard Cells

Table 9. 2 μ Double-Metal (CBD) HCMOS Standard Cells (Continued)


Cell	Description	Area/Width (Mils)	Gate Equiv.	**Speed (nS)
*OB03P5	Output Pad, TTL/CMOS, Pad Ltd	75.0	1.0	13.0
*OB07P5	Output Buffer Pad, Open Drain	150.0	0.75	4.6
*OB09C5	Output Pad, Tri-State, Core Ltd	90.2	3.5	—
*OB09P5	Output Pad, Tri-State, Pad Ltd	82.5	3.5	15.9
*OB09P8	Output Buffer Pad, Tri-State, CMOS	195.0	5.0	6.7
*OB09P9	Output Buffer Pad, Tri-State, CMOS	350.0	5.0	5.8
*OB09T8	Output Buffer Pad, Tri-State, CMOS	—	5.0	6.7
*OB09U9	Output Buffer Pad, Tri-State, CMOS	—	5.0	5.8
*OB0BC5	Output Pad, TTL/TS Core Ltd	180.5	3.5	13.1
*OB0BP5	Output Pad, TTL/TS Pad Ltd	165.0	3.5	13.1
OR025	2-Input OR	7.4	1.5	2.5
OR027	2-Input OR	7.4	1.5	1.7
OR035	3-Input OR	8.9	2.0	3.0
OR045	4-Input OR	10.4	2.5	3.7
PP01C	V _{SS} Power Pad, Core Ltd	40.0	n/a	n/a
PP01P	V _{SS} Power Pad, Pad Ltd	75.0	n/a	n/a
PP02C	V _{DD} Power Pad, Core Ltd	40.0	n/a	n/a
PP02P	V _{DD} Power Pad, Pad Ltd	75.0	n/a	n/a
PP03C	V _{DD} Power Pad w/V _{SS} Bus	40.0	n/a	n/a
PP03P	V _{DD} Power Pad w/V _{SS} Bus	75.0	n/a	n/a
*SC105	Sync Cntr, Ripple Carry, w/Set	—	10.5	7.2
*SC115	Sync Cntr, Ripple Carry, w/Reset	32.6	10.5	7.2
*SC125	Sync Cntr, Ripple Carry, Set, Reset	32.6	11.5	7.2
*SC515	Sync Up Cntr, Sync Load, Reset, RC	48.9	12.75	4.5
*SC925	Sync U/D Ctr, RC, w/Load, Set, Reset	—	17.5	6.2
*TF105	Toggle F/F, w/Set Only	—	7.0	6.5
*TF115	Toggle F/F, w/Reset Only	—	7.0	6.5
*TF125	Toggle F/F, w/Set and Reset	22.2	8.0	6.5
ZZ01	Vertical Route Through	1.5	n/a	n/a
ZZ02	Right P-Well End Cell	2.2	n/a	n/a
ZZ03	Left P-Well End Cell	2.2	n/a	n/a

*These cells are included as Advanced Product Information, which means that the specifications are preliminary and subject to change. Please contact Gould AMI for current information.

**Speed has been computed under the following conditions: T_i = 25°C, V_{DD} = 5.0V, nominal process, CL = 1pF. In the case of the flip-flops, the characteristic which has been used is maximum C to Q Delay.

 **GOULD**


AMI Semiconductors



Custom Continuum

CUSTOM
CONTINUUM


Figure 1. Choosing a Custom Solution Based on Cost



Although many factors (such as functional capability) play a part in the selection process, cost can be one of the criteria for choosing a custom or semicustom design technique.

These three zones identify the most cost-effective design solution at a given volume and gate count. Within each zone, the solution indicated will produce the lowest unit price (including amortization of the development cost).

Figure 2. Comparing System Design Options



Customized circuits offer many advantages over SSI and MSI solutions.

Compared to optimized full custom circuits, standard cell circuits offer substantial savings in both development cost and time span. However, the production unit prices of a standard cell circuit are slightly higher than the prices of a comparable optimized custom circuit. At the other end of the custom spectrum, standard cell circuits compare favorably with gate arrays. Because each standard cell circuit requires a unique mask set, the development cost and time span are not as low as those of gate arrays, which share common base mask layers. However, standard cell circuits can offer significant advantages in unit pricing, design flexibility, functional capabilities, and circuit performance. By combining the advantages of optimized full custom circuits and gate arrays, standard cell circuits provide a cost-

effective custom solution for medium production volumes of ten to fifty thousand units per year.

For more details on Gould AMI standard cells refer to the "Standard Cell" section of this catalog.

Optimized Full Custom Design

Where end product volume is high—beyond 50,000 units per year—or where special requirements for lowest power, minimal space or highest performance exist, the solution is likely to be conventional custom design. By optimizing circuit elements and layout for a specific part, die size is substantially smaller than using semicustom design methods. In high volume applications, a smaller die size results in lower unit cost to the customer.

In addition, custom designs allow you to combine logic elements, memory, and analog circuits in a single device. This design flexibility is not available in gate arrays and only available to a limited extent in standard cells.

Digital and Analog Combinations

Gould AMI is a leading innovator in combining digital and analog functions on a single chip. We can combine any of the functions below into an optimum circuit configuration to meet your needs. Unique combinations of these functions are already used in many applications in the communications, consumer, and industrial marketplace.

DIGITAL	ANALOG
PLA	OP AMP
ALU	Oscillator
Inverter	Comparator
RAM and ROM	Voltage Reference
Shift Register	A/D and D/A Converters
Interface Driver	Switched Capacitor Filters
Automatic Power Down	Programmable Power Down
	Phase Locked Loops

Instrumental in the design of custom circuits is our Symbolic Interactive Design System (SIDS)TM. The design is done primarily with the SIDS program, where a layout designer works with symbols directly at a large screen alphanumeric color CRT. After the SIDS circuit design has been completed and verified, the symbols are converted to polygons and a 10X reticle tape is prepared.

With the SIDS program, error correction, circuit modification and area relocations take only minutes. That significantly reduces design cycle time and development costs.

Computer-aided hand-drawn layouts are used to reduce extremely complex circuits to the absolute smallest size. Development time and costs are higher, but in certain cases, size or complexity requirements may require the hand-drawn approach.

Customer Owned Tooling (Silicon Foundry)

For customers who require the support of Gould AMI's silicon foundry, we offer vast production capacity and a large engineering staff. Over the past decade, Gould AMI has produced over 1200 circuits from customer designs—everything from standard products to gate arrays, standard cells, and full (interactive) custom circuits. When you use Gould AMI's foundry services, you'll receive experienced support and a broad line of processes to choose from. Gould AMI has full in-house manufacturing capability so none of our work is subcontracted. In addition, since Gould AMI produces no systems, we won't be competing with you in your markets.

- Gould AMI offers flexible design input options:
 - Referral to qualified Gould AMI-subcontracted design houses
 - Customer generated workstation designs
 - Pattern generator tapes
 - Database tapes
 - Working plates
- World's broadest process capability—over 27 processes
 - PMOS
 - CMOS: 7.5 μ to 3.0 μ
 - NMOS: 6.0 μ to 3.0 μ
- Packaging Flexibility
 - Wafers
 - Dice
 - Broad range of IC packages
- Additional resources for the customer in design/development/production
- Advanced technology
- Low cost
- Short design-to-production cycle—4-5 weeks
- Best quality (currently 0.04%)
- Multiple source security for critical customer devices
- Design security with non-disclosure agreements
- Control of design/development/production

Custom Continuum

Semicustom Group

One of the most innovative approaches to Gould AMI's IC business has been the organization of specialized departments for marketing, training, technology interfaces and applications support. Because of Gould AMI's experience in the semicustom business, many customers depend upon Gould AMI to provide the leadership in these areas.

The Corporate Training Department provides several different training courses which are the best in our industry. Training courses which cover Gate Array and Standard Cell Design, CAD Software, Workstation Interface Training, and the usage of Gould AMI cell libraries are offered on a monthly basis. As a result of this training, the customer's design productivity is enhanced which maximizes the probability of first time circuit successes.

CAD Marketing is responsible for the licensing of Gould AMI's CAD Technology. The CAD System is composed of many software packages which cover the applications of schematic entry, logic simulation, test development and layout of standard cell circuits, gate arrays and full custom circuits.

Gould AMI CAD Technology


Gould AMI provides advanced computer-aided design tools for MOS/VLSI circuit design in an integrated system that supports the full continuum of design styles: semicustom gate arrays, standard cell circuits, and interactively designed full custom circuits.

The complete system includes programs for schematic capture, design verification, (logic simulation and back annotation), and mask design using automatic and interactive placement, routing, and editing techniques, symbolic mask design, and test program development.

All of Gould AMI's design tools operate from a common hierarchical database, HOLD. This logic database is accessed by all Gould AMI CAD tools requiring a logic description of the circuit being designed. Since the circuit description is entered into the computer only once, time is saved and the possibility of transcription errors is eliminated.

Customers using major workstations can interface with Gould AMI's CAD system at several points during the design cycle. You can perform schematic capture on your workstation, then turn the netlist over to Gould AMI and we'll complete the design process for you. Or you can go a step further and do the logic simulation and timing verification on your workstation and then let Gould AMI take it from there. If your workstation has the capability you can also do the physical layout yourself and provide Gould AMI with a database tape.

CUSTOM
CONTINUUM



 **GOULD**

AMI Semiconductors



Communication Products

For more information on those data sheets which are not included in their entirety refer to AMI's Telecom Design Manual or contact Telecom Marketing at (408) 554-2070

COMMUNI-
CATION
PRODUCTS

Communication Products Selection Guide

STATION PRODUCTS

Part No.	Description	Process	Power Supplies	Packages
S2550A	Speech Network with Tone Ringer	CMOS	Line Powered	18 Pin
S2559E/F	DTMF Generator	CMOS	2.5V to 10V	16 Pin
S2579	BCD Input DTMF Dialer	CMOS	3.0V to 10V	16 Pin
S2560A	Pulse Dialer	CMOS	1.5V to 3.5V	18 Pin
S2560G/I	Pulse Dialer	CMOS	2.0V to 3.5V	18 Pin
S2561, S2561C	Tone Ringer	CMOS	4.0V to 12.0V	18 Pin
S2569/A	DTMF Generator with Redial	CMOS	2.0V to 3.5V	16 Pin
S25089	DTMF Generator	CMOS	2.5V to 10V	16 Pin
S25610	Repertory Pulse Dialer	CMOS	1.5V to 3.5V	18 Pin
S25910/S25912	DTMF Repertory Dialer	CMOS	Line Powered	16 Pin

PCM PRODUCTS


S3506	A-Law Combo Codec with Filters	CMOS	±5V	22 Pin
S3507/A	m-Law Combo Codec with Filters	CMOS	±5V	22/28 Pin
S44230/31/32/ 33/34	Combo Codecs with Filters	CMOS	±5V	16 Pin
S44235/36/37/38	Combo Codecs with Filters and PLL	CMOS	±5V	16 Pin
S8970	Digital Line Interface Circuit	CMOS	5V	40 Pin
S8975	DSI/TI Digital Trunk Interface Circuit	CMOS	5V	20 Pin
S8978	CEPT Digital Trunk Interface Circuit	CMOS	5V	20 Pin
S8980	Digital Time/Space Crosspoint Switch-8×32	CMOS	5V	40 Pin
S8981	Digital Time/Space Crosspoint Switch-4×32	CMOS	5V	40 Pin

SIGNAL PROCESSORS

S7720	Digital Signal Processor	NMOS	5V	28 Pin
-------	--------------------------	------	----	--------

MODEM AND FILTER PRODUCTS

S35212/A	Bell 212/V.22 Modem Filter with I/O Filtering	CMOS	±5V	28 Pin
S35213	1200/300 bps Modem	CMOS	±5V	28 Pin
S3524	Digital Frequency Detector	CMOS	±5V	8 Pin
S3525A	DTMF Bandsplit Filter	CMOS	10.0V to 13.5V	18 Pin
S3526B	2600Hz Band-Pass/Notch Filter	CMOS	9V to 13.5V	14 Pin
S3528	Programmable Low Pass Filter	CMOS	9V to 13.5V	18 Pin
S3529	Programmable High Pass Filter	CMOS	9.0V to 13.5V	18 Pin
S3530	Single Chip Bell 103/V.21 Modem	CMOS	9.5V to 10.5V	28 Pin



TWO TO FOUR WIRE TELEPHONE HYBRID WITH TONE RINGER

Features


- Monolithic IC Consisting of the Speech Network and Tone Ringer
- Interfaces With Inexpensive Condenser Electret Microphone, Electromagnetic Receiver and a Piezoelectric Ringer Transducer
- Automatic Gain Adjustment for Loop Loss Compensation
- Low Voltage CMOS Process for Operation Over Varying Loop Lengths and Currents

- Uses Inexpensive and Non-Critical External Components

General Description

The S2550A is a monolithic CMOS IC consisting of a hybrid circuit for telephone speech functions and a tone ringer circuit. The hybrid circuit performs the 2/4 wire conversion for transmission and reception of speech in a telephone handset. The tone ringer circuit generates an audible tone coincident with the incoming ringing signal through a piezoelectric transducer or a high impedance speaker.

COMMUNICATION PRODUCTS



Circuit Description

The S2550A consists of the following functional blocks.

1. Transmitting transconductance amplifier with AGC. The transconductance is programmed by an external resistor to R-set.
 2. Receiving transconductance amplifier with AGC. The output current level is adjusted on pin "DC".
 3. Hybrid circuit. An external RC circuit must be added to compensate the phase shift for different line length and line impedance.
 4. Line current sensing circuit for automatic gain control.
 5. Tone ringer with output stage capable of driving a piezoelectric transducer or a high impedance speaker.
- Voltage gain of the first stage of transmitting amplifier

can be adjusted by the ratio of the negative feedback resistors R11, R12. Current gain and current level is programmed by R13.

The Inhibit Input 1 turns off the speech part of the circuit and activates the tone ringer if it is set to logical "1". Setting it to logical "0" activates the speech circuit and puts the tone ringer output to a high impedance state. AGC input is active when connected to pin AGC_T via capacitor. The side tone cancelling current is connected to the receiver input pin R_{IN}.

The automatic gain control of the receiver amplifier is provided by connection of input R_{IN} to AGC_R via a capacitor.

Tone ringer frequency is set by RC time constant on pins R1, R2 and C. The Inhibit Input 2 is provided to inhibit the oscillator by setting the necessary delay to avoid false ringing.

Absolute Maximum Ratings

Line Voltage V _L	15V
Line Current I _L	120mA
Operating Temperature	0°C to +70°C
Storage Temperature	-65°C to +140°C

S2550A Electrical Characteristics (@ 25°C. Measured Using Circuits of Figures 1 and 2.)

Parameter	Min.	Typ.	Max.	Test Conditions
Sending Gain $G_S = 20 \text{ Log } \frac{V_L}{V_T}$	28dB 27dB	40dB 33dB	43dB 37dB	f = 1000Hz V _T = 10mV P-P I _L = 20mA I _L = 60mA
Sending Gain Flatness		± 0.5dB		I _L = 20 to 80mA f = 300 to 3400Hz
Sending Distortion @ 20mA I _L		2.5%	5%	f = 1000Hz V _T = 10mV P-P
Receiving Gain $G_R = 20 \text{ Log } \frac{V_R}{V_L}$	-7dB -13dB	-1dB -6dB	+3dB -2dB	f = 1000Hz V _L = 100mV P-P I _L = 20mA I _L = 60mA
Receiving Gain Flatness		± 0.5dB		I _L = 20 to 80mA f = 300 to 3400Hz
Receiving Distortion @ 20mA I _L		2%	5%	f = 1000Hz V _R = 100mV P-P
Side Tone $G_L = 20 \text{ Log } \frac{V_R}{V_T}$	18dB 12dB	29dB 21dB	36dB 28dB	f = 1000Hz V _T = 10mV P-P I _L = 20mA I _L = 60mA

S2550A Electrical Characteristics (continued)

Parameter	Min.	Typ.	Max.	Test Conditions
Sending Noise		20dBmCO		$I_L = 60\text{mA}$ $V_T = 0\text{V}$
V_{IL} Logic "0" Input Voltage			.3V Max.	
V_{IH} Logic "1" Input Voltage		V_{DD}		
I_L (Operating Current)	20mA	10mA Min.		Note 1
V_{DD} (Operating Voltage)	2.0V		12V	Note 2

Note 1. Although the S2550 is tested to a 20mA minimum loop current, it will normally work down to a 10mA loop current.

Note 2. This is a voltage guideline, not a tested specification. The S2550A is tested at specific loop currents, not voltages.

Table 1. S2550A Pin/Function Descriptions

Pin #	Name	Function
1	TR _{OUT}	Tone ringer output.
2	INH ₁	This input selects the tone ringer or the speech network depending on the input level. A high level inhibits speech network but enables the tone ringer. A low level enables the speech network but inhibits the tone ringer.
3	INH ₂	For normal operation this pin can be left open. It has an internal pull-up resistor. To avoid false ringing, a capacitor can be connected to V_{SS} from this pin to create a delay in response time to ringing signal.
4	AGC _R	A capacitor (C4) connected between this pin and R_{IN} allows loop loss compensation for receiving gain. This input looks like a variable resistor varying with loop current.
5	AGC _S	This input also looks like a variable resistor varying with loop current; can be used to modify the artificial line consisting of R7, R8, and C5.
6	AGC _T	This input is used to adjust sending gain.
7	DC	This input controls DC current through receiver by ratio of two resistors, R_9 and R_{10} .
8	R _{OUT}	Receiver output, capable of driving low impedance receivers (300 Ω value suggested).
9	V_{SS}	Negative power terminal.
10	LINE	Line Input. AC input impedance seen by the phone line is primarily a function of resistor R3 and Cap C2 connected between LINE, V_{DD} and V_{SS} . This pin modulates the line current.
11	C	This pin is to connect external capacitor to form R-C oscillator for tone ringer.
12	R ₂	External resistor to form R-C oscillator for tone ringer.
13	R ₁	Tone ringer input to modulate ringing frequency.
14	T _{IN}	Microphone input to sending amplifier.
15	R _{IN}	Input of receiving amplifier.
16	AGC	AGC input for sending amplifier.
17	R _{SET}	Input to second stage sending amplifier. (22K for R13 gives approximately 50mA line current at 4.5V. R _{SET} is inversely proportional to line current.)
18	V_{DD}	Positive power terminal.

Figure 1. Test Set-Up Using Loop Simulator Shown in Figure 2 to Test Hybrid Functions




Figure 2. Loop Simulator





Figure 3. Typical Application Circuit for a Rotary Dial Telephone




NOTES: CIRCUIT SHOWN WITH CONTACT POSITIONS IN THE ON-HOOK STATE. S1, S2 and S3 ARE HOOKSWITCH CONTACTS. S4 AND S5 ARE ROTARY DIAL CONTACTS.

Parts List for Application Circuit of Figures 1, 3, 4, 5

R1 = 2K Ω	R23 = 5K Ω	C15 = 100 μ F
R2 = 20 Ω	R24 = 5K Ω	C16 = 1 μ F
R3 = 510 Ω	R25 = 1K Ω	Q1 = 2N5401
R4 = 5.6M Ω	R26 = 100K Ω	Q2 = 2N5550
R5 = 1M Ω	R27 = 20K Ω	Q3 = 2N5550
R6 = 500K Ω	R28 = 10K Ω	Q4 = 2N5550
R7 = 180K Ω	R29 = 7.5K Ω	Z1 = 110V ZENER
R8 = 39K Ω	C1 = 1 μ F	Z2 = 12V ZENER
R9 = 220K Ω	C2 = 100 μ F	Z3 = 3.9V ZENER
R10 = 1M Ω	C3 = .001 μ F	D1-D4 = 1N4004
R11 = 20K Ω	C4 = .1 μ F	D5-D6 = 1N914
R12 = 3.9K Ω	C5 = 220pF	MIC = EM-60 (PRIMO ELECTRO DYNAMIC)
R13 = 22K Ω	C6 = .1 μ F	RES = PIEZOELECTRIC TRANSDUCER OR SPEAKER
R14 = 20M Ω	C7 = 1 μ F	REC = ELECTROMAGNETIC RECEIVER (300 Ω IMPEDANCE)
R15 = 1K Ω	C8 = 1 μ F	X = 3.58 MHz Crystal
R16 = 5K Ω	C9 = .1 μ F	
R17 = 150K Ω	C10 = .01 μ F	
R18 = 10K Ω	C11 = .1 μ F	
R19 = 750K Ω	C12 = 15 μ F	
R20 = 750K Ω	C13 = 270pF	
R21 = 750K Ω	C14 = 1 μ F	
R22 = 900 Ω		

Figure 4. A Typical Application Circuit for an Electronic Telephone
 (Circuit Shown With Hookswitch Contact Position S1-S5 in the On-Hook State.)





April 1985


DTMF TONE GENERATOR

Features

- Wide Operating Supply Voltage Range: 2.5 to 10 Volts
- Low Power CMOS Circuitry Allows Device Power to be Derived Directly from the Telephone Lines or from Small Batteries, e.g., 9V
- Uses TV Crystal Standard (3.58MHz) to Derive all Frequencies thus Providing Very High Accuracy and Stability
- Mute Drivers On-Chip
- Interfaces Directly to a Standard Telephone Push-Button or Calculator Type X-Y Keyboard
- The Total Harmonic Distortion is Below Industry Specification
- Oscillator Resistor On Chip
- On-Chip Generation of a Reference Voltage to Assure Amplitude Stability of the Dual Tones Over the Operating Voltage and Temperature Range
- Single Tone as Well as Double Tone Capability
- Two Options Available:
 - E:2.5 to 10V Mode Select
 - F:2.5 to 10V Chip Disable

General Description

The S2559 DTMF Generator is specifically designed to implement a dual tone telephone dialing system. The device can interface directly to a standard pushbutton



General Description (Continued)

telephone keyboard or calculator type X-Y keyboard and operates directly from the telephone lines. All necessary dual-tone frequencies are derived from the widely used TV crystal standard providing very high accuracy and stability. The required sinusoidal waveform for the individual tones is digitally synthesized on the chip. The waveform so generated has very low total harmonic distortion. A voltage reference is generated on the chip which is stable over the operating voltage

and temperature range and regulates the signal levels of the dual tones to meet the recommended telephone industry specifications. These features permit the S2559 to be incorporated with a slight modification of the standard 500 type telephone basic circuitry to form a pushbutton dual-tone telephone. Other applications of the device include radio and mobile telephones, remote control, Point-of-Sale, and Credit Card Verification Terminals and process control.

Absolute Maximum Ratings

DC Supply Voltage ($V_{DD} - V_{SS}$)	+ 10.5V
Operating Temperature	- 0°C to + 70°C
Storage Temperature	- 30°C to + 125°C
Power Dissipation at 25°C	1000mW
Digital Input	$V_{SS} - 0.3 \leq V_{IN} \leq V_{DD} + 0.3$
Analog Input	$V_{SS} - 0.3 \leq V_{IN} \leq V_{DD} + 0.3$

S2559E/F Electrical Characteristics:

(Specifications apply over the operating temperature range of 0°C to + 70°C unless otherwise noted. Absolute values of measured parameters are specified.)

Symbol	Parameter/Conditions	($V_{DD} - V_{SS}$) Volts	Min.	Typ.	Max.	Units	
Supply Voltage							
V_{DD}	Tone Out Mode (Valid Key Depressed)		2.5		10.0	V	
	Non Tone Out Mode (No Key Depressed)		1.6		10.0	V	
Supply Current							
I_{DD}	Standby (No Key Selected, Tone, XMIT and MUTE Outputs Unloaded)	3.0		0.3	30	μA	
		10.0		1.0	100	μA	
	Operating (One Key Selected, Tone, XMIT and MUTE Outputs Unloaded)	3.0		1.0	2.0	mA	
		10.0		8	16.0	mA	
Tone Output							
$S_{2559E/F}$	Single Tone Mode Output	Row Tone, $R_L = 390\Omega$	3.5	335	465	565	mVrms
			5.0	380	540	710	mVrms
V_{OR}	Output Voltage	Row Tone, $R_L = 240\Omega$	10.0	380	550	735	mVrms
dB_{CR}	Ratio of Column to Row Tone (Dual Tone Mode) S2559E/F		3.5 - 10.0	1.0	2.0	3.0	dB
%DIS	Distortion* S2559E/F		3.5 - 10.0			7	%

COMMUNICATION PRODUCTS

S2559E/F Electrical Characteristics: (continued)

Symbol	Parameter/Conditions	(V _{DD} -V _{SS}) Volts	Min.	Typ.	Max.	Units
XMIT, MUTE Outputs						
V _{OH}	XMIT, Output Voltage, High (No Key Depressed)(Pin 2)	(I _{OH} = 15mA)	3.0	1.5	1.8	V
		(I _{OH} = 50mA)	10.0	8.5	8.8	V
I _{OF}	XMIT, Output Source Leakage Current, V _{OF} = 0V				100	μA
V _{OL}	MUTE (Pin 10) Output Voltage, Low, (No Key Depressed), No Load		2.75	0	0.5	V
			10.0	0	0.5	V
V _{OH}	MUTE, Output Voltage, High, (One Key Depressed) No Load		2.75	2.5	2.75	V
			10.0	9.5	10.0	V
I _{OL}	MUTE, Output Sink Current	V _{OL} = 0.5V	3.0	0.53	1.3	mA
			10.0	2.0	5.3	mA
I _{OH}	MUTE, Output Source Current	V _{OH} = 2.5V	3.0	0.17	0.41	mA
		V _{OH} = 9.5V	10.0	0.57	1.5	mA

*Distortion is defined as "the ratio of the total power of all extraneous frequencies, in the VOICE band above 500Hz, to the total power of the DTMF frequency pair".

Table 1. Comparisons of Specified vs Actual Tone Frequencies Generated by S2559


ACTIVE INPUT	OUTPUT FREQUENCY Hz		% ERROR SEE NOTE
	SPECIFIED	ACTUAL	
R1	697	699.1	+0.30
R2	770	766.2	-0.49
R3	852	847.4	-0.54
R4	941	948.0	+0.74
C1	1,209	1,215.9	+0.57
C2	1,336	1,331.7	-0.32
C3	1,477	1,417.9	-0.35
C4	1,633	1,645.0	+0.73

NOTE: % Error does not include oscillator drift.

Table 2. XMIT and MUTE Output Functional Relationship

OUTPUT RELEASED	'DIGIT' KEY DEPRESSED	'DIGIT' KEY	COMMENT
XMIT	V _{DD}	High Impedance	Can source at least 50mA at 10V with 1.5V max. drop
MUTE	V _{SS}	V _{DD}	Can source or sink current

Figure 1. Standard Telephone Push Button Keyboard



Circuit Description

The S2559 is designed so that it can be interfaced easily to the dual tone signaling telephone system and that it will more than adequately meet the recommended telephone industry specifications regarding the dual tone signaling scheme.

Design Objectives

The specifications that are important to the design of the DTMF Generator are summarized below: the dual tone signal consists of linear addition of two voice frequency signals. One of the two signals is selected from a group of frequencies called the "Low Group" and the other is selected from a group of frequencies called the "High Group". The low group consists of four frequencies 697, 770, 852 and 941 Hz. The high group consists of four frequencies 1209, 1336, 1477 and 1633 Hz. A keyboard arranged in a row, column format (4 rows x 3 or 4 columns) is used for number entry. When a push button corresponding to a digit (0 thru 9) is pushed, one appropriate row (R1 thru R4) and one appropriate column (C1 thru C4) is selected. The active row input selects one of the low group frequencies and the active column input selects one of the high group frequencies. In standard dual tone telephone systems, the

highest high group frequency of 1633Hz (Col. 4) is not used. The frequency tolerance must be $\pm 1.0\%$. However, the S2559 provides a better than .75% accuracy. The total harmonic and intermodulation distortion of the dual tone must be less than 10% as seen at the telephone terminals. (Ref. 1.) The high group to low group signal amplitude ratio should be $2.0 \pm 2\text{dB}$ and the absolute amplitude of the low group and high group tones must be within the allowed range. (Ref. 1.) These requirements apply when the telephone is used over a short loop or long loop and over the operating temperature range. The design of the S2559 takes into account these considerations.

Oscillator

The device contains an oscillator circuit with the necessary parasitic capacitances and feedback resistor on chip so that it is only necessary to connect a standard 3.58MHz TV crystal across the OSC_1 and OSC_0 terminals to implement the oscillator function. The oscillator functions whenever a row input is activated. The reference frequency is divided by 2 and then drives two sets of programmable dividers, the high group and the low group.

Keyboard Interface


The S2559 employs a calculator type scanning circuitry to determine key closures. When no key is depressed, active pull-down resistors are "on" on the row inputs and active pull-up resistors are "on" on the column inputs. When a key is pushed a high level is seen on one of the row inputs, the oscillator starts and the keyboard scan logic turns on. The active pull-up or pull-down resistors are selectively switched on and off as the keyboard scan logic determines the row and the column inputs that are selected. The advantage of the scanning technique is that a keyboard arrangement of SPST switches are shown in Figure 2 without the need

for a common line, can be used. Conventional telephone push button keyboards as shown in Figure 1 or X-Y keyboards with common can also be used. The common line of these keyboards can be left unconnected or wired "high".

Logic Interface

The S2559 can also interface with CMOS logic outputs directly. The S2559 requires active "High" logic levels. Since the active pull-up resistors present in the S2559 are fairly low value (500Ω typ), diodes can be used as shown in Figure 3 to eliminate excessive sink current flowing into the logic outputs in their "Low" state.

Figure 2. SPST Matrix Keyboard Arranged in the 2 of 8 Row, Column Format




Tone Generation

When a valid key closure is detected, the keyboard logic programs the high and low group dividers with appropriate divider ratios so that the output of these dividers cycle at 16 times the desired high group and low group frequencies. The outputs of the programmable dividers drive two 8-stage Johnson counters. The symmetry of the clock input to the two divide by 16 Johnson counters allows 32 equal time segments to be generated within each output cycle. The 32 segments


are used to digitally synthesize a stair-step waveform to approximate the sine wave function (see Figure 3). This is done by connecting a weighted resistor ladder network between the outputs of the Johnson counter, V_{DD} and V_{REF} . V_{REF} closely tracks V_{DD} over the operating voltage and temperature range and therefore the peak-to-peak amplitude $V_P (V_{DD} - V_{REF})$ of the stair-step function is fairly constant. V_{REF} is so chosen that V_P falls within the allowed range of the high group and low group tones.

Figure 3. Logic Interface for Keyboard Inputs of the S2559



COMMUNI-
CATION
PRODUCTS

Figure 4. Stairstep Waveform of the Digitally Synthesized Sinewave



The individual tones generated by the sinewave synthesizer are then linearly added and drive a bipolar NPN transistor connected as emitter follower to allow proper impedance transformation, at the same time preserving signal level.

Dual Tone Mode

When one row and one column is selected dual tone output consisting of an appropriate low group and high group tone is generated. If two digit keys, that are not either in the same row or in the same column, are depressed, the dual tone mode is disabled and no output is provided.

Single Tone Mode

Single tones either in the low group or the high group can be generated as follows. A low group tone can be generated by activating the appropriate row input or by depressing two digit keys in the appropriate row. A high group tone can be generated by depressing two digit keys in the appropriate column, i.e., selecting the appropriate column input and two row inputs in that column.

Mode Select

The S2559E has a Mode Select (MDSL) input (Pin 15). When MDSL is left floating (unconnected) or connected to V_{DD} , both the dual tone and single tone modes are available. If MDSL is connected to V_{SS} , the single tone mode is disabled and no output tone is produced if an attempt for single tone is made. The S2559F does not have the Mode Select option.

Chip Disable

The S2559F has a Chip Disable input at Pin 15 instead of the Mode Select input. The chip disable for the S2559F is active "high." When the chip disable is active, the tone output goes to V_{SS} , the row, column inputs go into a high impedance state, the oscillator is inhibited and the MUTE and XMIT outputs go into active

states. The effect is the device essentially disconnects from the keyboard. This allows one keyboard to be shared among several devices.

MUTE, XMIT Outputs

The S2559E, F have a CMOS buffer for the MUTE output and a bipolar NPN transistor for the XMIT output. With no keys depressed, the MUTE output is "low" and the XMIT output is in the active state so that substantial current can be sourced to a load. When a key is depressed, the MUTE output goes high, while the XMIT output goes into a high impedance state. When Chip Disable is "high" the MUTE output is forced "low" and the XMIT output is in active state regardless of the state of the keyboard inputs.

Amplitude/Distortion Measurements

Amplitude and distortion are two important parameters in all applications of the Digital Tone Generator. Amplitude depends upon the operating supply voltage as well as the load resistance connected on the Tone Output pin. The on-chip reference circuit is fully operational when the supply voltage equals or exceeds 5 volts and as a consequence the tone amplitude is regulated in the supply voltage range above 5 volts. The load resistor value also controls the amplitude. If R_L is low the reflected impedance into the base of the output transistor is low and the tone output amplitude is lower. For R_L greater than $5k\Omega$ the reflected impedance is sufficiently large and highest amplitude is produced. Individual tone amplitudes can be measured by applying the dual tone signal to a wave analyzer (H-P type 3581A) and amplitudes at the selected frequencies can be noted. This measurement also permits verification of the preemphasis between the individual frequency tones.

Distortion is defined as "the ratio of the **total** power of all extraneous frequencies in the **voiceband** above 500Hz accompanying the signal to the power of the frequency **pair**." This ratio must be less than 10% or when expressed in dB must be lower than $-20dB$.

(Ref. 1.) Voiceband is conventionally the frequency band of 300Hz to 3400Hz. Mathematically distortion can be expressed as:

$$\text{Dist.} = \frac{\sqrt{(V_1)^2 + (V_2)^2 + \dots + (V_N)^2}}{\sqrt{(V_L)^2 + (V_H)^2}}$$

where $(V_1) \dots (V_N)$ are extraneous frequency (i.e., intermodulation and harmonic) components in the 500Hz to

Quartz Crystal Specification (25° C ± 2°C)

Operating Temperature Range:	0°C to +70°C
Frequency	3.579545MHz
Frequency Calibration Tolerance	02 ± %
Load Capacitance	18pF
Effective Series Resistance	180 Ohms, max.
Drive Level-Correlation/Operating	2mW
Shunt Capacitance	7pF, max.
Oscillation Mode	Fundamental

3400Hz band and V_L and V_H are the individual frequency components of the DTMF signal. The expression can be expressed in dB as:

$$DIST_{dB} = 20 \log \frac{\sqrt{(V_1)^2 + (V_2)^2 + \dots + (V_N)^2}}{\sqrt{(V_L)^2 + (V_H)^2}}$$

$$= 10 \{ \log[(V_1)^2 + \dots + (V_N)^2] - \log[(V_L)^2 + (V_H)^2] \} \dots (1)$$

An accurate way of measuring distortion is to plot a spectrum of the signal by using a spectrum analyzer (H-P type 3580A) and an X-Y plotter (H-P type 7046A). Individual extraneous and signal frequency components are then noted and distortion is calculated by using the expression (1) above. Figure 6 shows a spectrum plot of a typical signal obtained from a S2559 device operating from a fixed supply of 4Vdc and $R_L = 10k\Omega$ in the test circuit of Figure 5. Mathematical analysis of the spectrum shows distortion to be $-30dB$ (3.2%). For quick estimate of distortion, a rule of thumb as outlined below can be used.

“As a first approximation distortion in dB equals the difference between the amplitude (dB) of the extraneous component that has the highest amplitude and the amplitude (dB) of the low frequency signal.” This rule of thumb would give an estimate of $-28dB$ as distortion for the spectrum plot of Figure 6 which is close to the computed result of $-30dB$.

In a telephone application amplitude and distortion are affected by several factors that are interdependent. For detailed discussion of the telephone application and other applications of the 2559 Tone Generator, refer to the applications note “Applications of Digital Tone Generator.”

Ref. 1: Bell System Communications Technical Reference, PUB 47001, “Electrical Characteristics of Bell System Network Facilities at the Interface with Voice-band Ancillary and Data Equipment,” August 1976.

COMMUNICATION PRODUCTS

Figure 5. Test Circuit for Distortion Measurement






Figure 6. A Typical Spectrum Plot





PULSE DIALER

Features

- Low Voltage CMOS Process for Direct Operation from Telephone Lines
- Inexpensive R-C Oscillator Design Provides Better than $\pm 5\%$ Accuracy Over Temperature and Unit to Unit Variations
- Dialing Rate Can be Varied by Changing the Dial Rate Oscillator Frequency
- Dial Rate Select Input Allows Changing of the Dialing Rate by a 2:1 Factor Without Changing Oscillator Components
- Two Selections of Mark/Space Ratios (33 $\frac{1}{3}$ /66 $\frac{2}{3}$ or 40/60)
- Twenty Digit Memory for Input Buffering and for Redial with Access Pause Capability
- Mute and Dial Pulse Drivers on Chip


- Accepts DPCT Keypad with Common Arranged in a 2 of 7 Format; Also Capable of Interface to SPST Switch Matrix

General Description


The S2560A Pulse Dialer is a CMOS integrated circuit that converts pushbutton inputs to a series of pulses suitable for telephone dialing. It is intended as a replacement for the mechanical telephone dial and can operate directly from the telephone lines with minimum interface. Storage is provided for 20 digits, therefore, the last dialed number is available for redial until a new number is entered. IDP is scaled to the dialing rate such as to produce smaller IDP at higher dialing rates. Additionally, the IDP can be changed by a 2:1 factor at a given dialing rate by means of the IDP select input.

COMMUNICATION PRODUCTS

Block Diagram



Pin Configuration



Absolute Maximum Ratings:

Supply Voltage	+ 5.5V
Operating Temperature	0°C to + 70°C
Storage Temperature Range	- 65°C to + 150°C
Voltage at any Pin	$V_{SS} - 0.3V$ to $V_{DD} + 0.3V$
Lead Temperature (Soldering, 10sec)	300°C

Electrical Characteristics:

Specifications apply over the operating temperature and $1.5V \leq V_{DD} - V_{SS} \leq 3.5V$ unless otherwise specified.

Symbol	Parameter	$V_{DD} - V_{SS}$ (Volts)	Min.	Max.	Units	Conditions
Output Current Levels						
I_{OLDP}	DP Output Low Current (Sink)	3.5	125		μA	$V_{OUT} = 0.4V$
I_{OHDP}	DP Output High Current (Source)	1.5	20		μA	$V_{OUT} = 1V$
		3.5	125		μA	$V_{OUT} = 2.5V$
I_{OLM}	MUTE Output Low Current (Sink)	3.5	125		μA	$V_{OUT} = 0.4V$
I_{OHM}	MUTE Output High Current (Source)	1.5	20		μA	$V_{OUT} = 1V$
		3.5	125		μA	$V_{OUT} = 2.5V$
I_{OLT}	Tone Output Low Current (Sink)	1.5	20		μA	$V_{OUT} = 0.4V$
I_{OHT}	Tone Output High Current (Source)	1.5	20		μA	$V_{OUT} = 1V$
V_{DR}	Data Retention Voltage		1.0		V	"On Hook" $\overline{HS} = V_{DD}$. Keyboard open, all other input pins to V_{DD} or V_{SS}
I_{DD}	Quiescent Current	1.0		750	nA	
I_{DD}	Operating Current	1.5		100	μA	DP, MUTE open, $\overline{HS} = V_{SS}$ ("Off Hook") Keyboard processing and dial pulsing at 10 pps at conditions as above
		3.5		500	μA	
f_o	Oscillator Frequency	1.5		10	kHz	
$\Delta f_o / f_o$	Frequency Deviation	1.5 to 2.5	-3	+3	%	Fixed R-C oscillator components $50K\Omega \leq R_D \leq 750K\Omega$; $100pF \leq C_D^* \leq 1000pF$; $750K\Omega \leq R_E \leq 5M\Omega$ *300pF most desirable value for C_D
		2.5 to 3.5	-3	+3	%	
Input Voltage Levels						
V_{IH}	Logical "1"		80% of $(V_{DD} - V_{SS})$	$V_{DD} + 0.3$	V	
V_{IL}	Logical "0"		$V_{SS} - 0.3$	20% of $(V_{DD} - V_{SS})$	V	
C_{IN}	Input Capacitance Any Pin			7.5	pF	

The device power supply should always be turned on before the input signal sources, and the input signals should be turned off before the power supply is turned off ($V_{SS} \leq V_i \leq V_{DD}$ as a maximum limit). This rule will prevent over-dissipation and possible damage of the input-protection diode when the device power supply is grounded. When power is first applied to the device, the device should be in "On Hook" condition ($\overline{HS} = 1$). This is necessary because there is no internal power or reset on chip and for proper operation all internal latches must come up in a known state. In applications where the device is hard wired in "Off Hook" ($\overline{HS} = 0$) condition, a momentary "On Hook" condition can be presented to the device during power up by use of a capacitor resistor network as shown in Figure 6.

Functional Description

The pin function designations are outlined in Table 1.

Oscillator

The device contains an oscillator circuit that requires three external components: two resistors (R_D and R_E) and one capacitor (C_D). All internal timing is derived from this master time base. To eliminate clock interference in the talk state, the oscillator is only enabled during key closures and during the dialing state. It is disabled at all other times including the "on hook" condition. For a dialing rate of 10pps the oscillator should be adjusted to 2400Hz. Typical values of external components for this are R_D and $R_E = 750k\Omega$ and $C_D = 270pF$. It is recommended that the tolerance of resistors to be 5% and capacitor to be 1% to insure a 10% tolerance of the dialing rate in the system.

Keyboard Interface (S2560A)

The S2560A employs a scanning technique to determine a key closure. This permits interface to a DPCT keyboard with common connected to V_{DD} (Figure 1), logic interface (Figure 2) and interface to a SPST switch matrix (Figure 7). A high level on the appropriate row and column inputs constitutes a key closure for logic interface. When using a SPST switch matrix, it is necessary to add small capacitors (30pF) from the column inputs to V_{SS} to insure that the oscillator is shut off after a key is released or after the dialing is complete.

OFF Hook Operation: The device is continuously powered through a 150k Ω resistor during Off hook operation. The DP output is normally high and sources base drive to transistor Q_1 to turn ON transistor Q_2 . Transistor Q_2 replaces the mechanical dial contact used in the rotary dial phones. Dial pulsing begins when the user enters a number through the keyboard. The DP output goes low shutting the base drive to Q_1 OFF causing Q_2 to open during the pulse break. The MUTE output also goes low during dial pulsing allowing muting of the receiver through transistors Q_3 and Q_4 . The relationship of dial pulse and mute outputs are shown in Figure 3.

ON Hook Operation: The device is continuously powered through a 10–20M Ω resistor during the ON hook operation. This resistor allows enough current from the tip and ring lines to the device to allow the internal memory to hold and thereby providing storage of the last number dialed.

The dialing rate is derived by dividing down the dial rate oscillator frequency. Table 2 shows the relationship of the dialing rate with the oscillator frequency and the dial rate select input. Different dialing rates can be derived

by simply changing the external resistor value. The dial rate select input allows changing of the dialing rate by a factor of 2 without the necessity of changing the external component values. Thus, with the oscillator adjusted to 2400Hz, dialing rates of 10 or 20pps can be achieved. Dialing rates of 7 and 14pps similarly can be achieved by changing the oscillator frequency to 1680Hz.

The Inter-Digit Pause (IDP) time is also derived from the oscillator frequency and can be changed by a factor of 2 by the IDP select input. With IDP select pin wired to V_{SS} , an IDP of 800ms is obtained for dial rates of 10 and 20pps. IDP can be reduced to 400ms by wiring the IDP select pin to V_{DD} . At dialing rates of 7 and 14pps, IDP's of 1143ms and 572ms can be similarly obtained. If the IDP select is connected to the dial rate select pin, the IDP is scaled to the dial rate such that at 10pps an IDP of 800ms is obtained and at 20pps an IDP of 400ms is obtained.

The user can enter a number up to 20 digits long from a standard 3x4 double contact keypad with common (Figure 1). It is also possible to use a logic interface as shown in Figure 2 for number entry. Antibounce protection circuitry is provided on chip (min. 20ms) to prevent false entry.

Any key depressions during the on-hook condition are ignored and the oscillator is inhibited. This insures that the current drain in the on-hook condition is very low and used to retain the memory.

Normal Dialing

The user enters the desired numbers through the keyboard after going off hook. Dial pulsing starts as soon as the first digit is entered. The entered digits are stored sequentially in the internal memory. Since the device is designed in a FIFO arrangement, digits can be entered at a rate considerably faster than the output rate. Digits can be entered approximately once every 50ms while the dialing rate may vary from 7 to 20pps. The number entered is retained in the memory for future redial. Pauses may be entered when required in the dial sequence by pressing the "#" key, which provides access pauses for future redial. Any number of access pauses may be entered as long as the total entries do not exceed twenty.

Auto Dialing

The last number dialed is retained in the memory and therefore can be redialed out by going off hook and pressing the "#" key. Dial pulsing will start when the key is depressed and finish after the entire number is dialed out unless an access pause is detected. In such a case, the dial pulsing will stop and will resume again only after the user pushes the "#" key.

Table 1. S2560A/S2560B Pin/Function Descriptions

Pin	Number	Function
Keyboard ($R_1, R_2, R_3, R_4, C_1, C_2, C_3$)	2, 3, 4, 1, 16, 17, 18	These are 4 row and 3 column inputs from the keyboard contacts. These inputs are open when the keyboard is inactive. When a key is pushed, an appropriate row and column input must go to V_{DD} or connect with each other. A logic interface is also possible as shown in Figure 2. Active pull up and pull down networks are present on these inputs when the device begins keyboard scan. The keyboard scan begins when a key is pressed and starts the oscillator. Debouncing is provided to avoid false entry (typ. 20ms).
Inter-Digit Pause Select (IDP)	15	One programmable line is available that allows selection of the pause duration that exists between dialed digits. It is programmed according to the truth table shown in Table 3. Note that preceding the first dialed pulse is an inter-digit time equal to the selected IDP. Two pauses either 400ms or 800ms are available for dialing rates of 10 and 20 pps. IDP's corresponding to other dialing rates can be determined from Tables 2 and 3.
Dial Rate Select (DRS)	14	A programmable line allows selection of two different output rates such as 7 or 14 pps, 10 or 20 pps, etc. See Tables 2 and 3.
Mark/Space (M/S)	12	This input allows selection of the mark/space ratio, as per Table 3.
Mute Out (\overline{MUTE})	11	A pulse is available that can provide a drive to turn on an external transistor to mute the receiver during the dial pulsing.
Dial Pulse Out (\overline{DP})	9	Output drive is provided to turn on a transistor at the dial pulse rate. The normal output will be "low" during "space" and "high" otherwise.
Dial Rate Oscillator (R_E, C_D, R_D)	6, 7, 8	These pins are provided to connect external resistors R_D, R_E and capacitor C_D to form an R-C oscillator that generates the time base for the Key Pulser. The output dialing rate and IDP are derived from this time base.
Hook Switch (\overline{HS})	5	This input detects the state of the hook switch contact; "off hook" corresponds to V_{SS} condition.
Power (V_{DD}, V_{SS})	13, 10	These are the power supply inputs. The device is designed to operate from 1.5V-3.5V.

Figure 1. Standard Telephone Pushbutton Keyboard




Figure 2. Logic Interface for the S2560




Figure 3. Timing




Table 2. Table for Selecting Oscillator Component Values for Desired Dialing Rates and Inter-Digit Pauses

Dial Rate Desired	Osc. Freq. (Hz)	R_D (k Ω)	R_E (k Ω)	C_D (pF)	Dial Rate (pps)		IDP (ms)	
					DRS = V_{SS}	DRS = V_{DD}	IPS = V_{SS}	IPS = V_{DD}
5.5/11	1320	Select components in the ranges indicated in table of electrical specifications			5.5	11	1454	727
6/12	1440				6	12	1334	667
6.5/13	1560				6.5	13	1230	615
7/14	1680				7	14	1142	571
7.5/15	1800				7.5	15	1066	533
8/16	1920				8	16	1000	500
8.5/17	2040				8.5	17	942	471
9/18	2160				9	18	888	444
9.5/19	2280				9.5	19	842	421
10/20	2400				750	750	270	10
$(f_d/240)/(f_d/120)$	f_d				$(f_d/240)$	$(f_d/120)$	$\frac{1920}{f_i} \times 10^3$	$\frac{960}{f_i} \times 10^3$


NOTE: IDP is dependent on the dialing rate selected. For example, for a dialing rate of 10pps, an IDP of either 800ms or 400ms can be selected. For a dialing rate of 14pps, and IDP of either 1142ms or 571ms can be selected.

Table 3.

Function	Pin Designation	Input Logic Level	Selection
Dial Pulse Rate Selection	DRS (14)	V_{SS} V_{DD}	$(f/240)$ pps $(f/120)$ pps
Inter-Digit Pause Selection	IDP (15)	V_{DD}	$\frac{960}{f_i}$ s
		V_{SS}	$\frac{1920}{f_i}$ s
Mark/Space Ratio	M/S (12)	V_{SS} V_{DD}	$33\frac{1}{3}/66\frac{2}{3}$ 40/60
On Hook/Off Hook	HS (5)	V_{DD} V_{SS}	On Hook Off Hook

NOTE: f is the oscillator frequency and is determined as shown in Figure 5.


Figure 4. Pulse Dialer Circuit with Redial



$R_0 = 10\text{-}20\text{M}\Omega$, $R_1 = 150\text{k}\Omega$, $R_2 = 2\text{k}\Omega$
 $R_3 = 470\text{k}\Omega$, $R_4, R_5 = 10\text{k}\Omega$, $R_{10} = 47\text{k}\Omega$
 $R_6, R_8 = 2\text{k}\Omega$, $R_7, R_9 = 30\text{k}\Omega$, $R_{11} = 20\Omega$, 2W
 $Z_1 = 3.9\text{V}$, $D_1\text{--}D_4 = \text{IN}4004$, $D_5, D_6, D_7 = \text{IN}914$, $C_1 = 15\mu\text{F}$
 $R_E = R_D = 750\text{k}\Omega$, $C_D = 270\text{pF}$, $C_2 = 0.01\mu\text{F}$
 $Q_1, Q_4 = 2\text{N}5550$ TYPE $Q_2, Q_3 = 2\text{N}5401$ TYPE
 $Z_2 = \text{IN}5379$ 110V ZENER OR 2XIN4758

NOTE: PARTS REQUIRE COMMON OF THE KEYBOARD CONNECTED TO V_{DD}

Figure 5. Pulse Dialer Circuit with Redial (Single Hook Switch Contact Application for PABX)



$R_1 = 10\text{-}20\text{M}\Omega$, $R_2 = 2\text{k}\Omega$
 $R_3 = 470\text{k}\Omega$, $R_4, R_5 = 10\text{k}\Omega$
 $R_6, R_8 = 2\text{k}\Omega$, $R_7, R_9 = 30\text{k}\Omega$
 $R_{10} = 47\text{k}\Omega$, $R_{11} = 20\Omega$, 2W
 $Z_1 = 3.9\text{V}$, $D_1\text{--}D_4 = \text{IN}4004$
 $D_5, D_6, D_7 = \text{IN}914$, $C_1 = 15\mu\text{F}$
 $R_E, R_D = 750\text{k}\Omega$, $C_D = 270\text{pF}$
 $C_2 = 0.01\mu\text{F}$, $Q_1, Q_4 = 2\text{N}5550$
 $Q_2, Q_3 = 2\text{N}5401$
 $Z_2 = 150\text{V}$ ZENER OR VARISTOR TYPE GE MOV150

NOTE: PARTS REQUIRE COMMON OF THE KEYBOARD CONNECTED TO V_{DD}

Figure 6. Circuit for Applying Momentary "ON Hook" Condition During Power Up





Figure 7. SPST Switch Matrix Interface




Advanced Product Description
S2560G/S2560G1
PULSE DIALER
General Description

The S2560G is a modified version of the S2560A Pulse Dialer with complete pin/function compatibility. It is recommended to be used in all new and existing designs. Most electrical specifications for both devices are identical. Please refer to S2560A data sheet for details. S2560G1 is low voltage version of S2560G.

Differences between the two devices are summarized below:


	2560G	2560G1	2560A
Operating Voltage, Dialing:	2.0V to 3.5V	1.5V to 3.5V	1.5V to 3.5V
Operating Voltage, Voice Mode:	1.5V to 3.5V	1.5V to 3.5V	1.5V to 3.5V
Data Retention Voltage (Minimum):	1.0V	1.0V	1.0V
I_{DD} Operating Current:	200 μ A @ 2.0V	100 μ A @ 1.5V	100 μ A @ 1.5V
	1000 μ A @ 3.5V	500 μ A @ 3.5V	500 μ A @ 3.5V
I_{DD} Standby Current:	2 μ A @ 1V	750 μ A @ 1V	750nA @ 1V
Keyboard Debounce Time:		10msec	16msec
X-Y Keyboard Interface:		Does not need capacitors	Capacitors required between column inputs and V_{SS}
Redial Buffer:		22 digits	20 digits
Dialing Characteristics:		Can dial more than 22 digits. Redial disabled if more than 22 digits are entered.	Accepts a maximum of 20 digits. Will not dial additional digits.
Inter-digit pause timing		Follows dial pulses.	Precedes dial pulses

Application Suggestions

1) In most existing designs, the S2560G will work in place of S2560A without any modifications. Problems may arise however, if the keyboard bounce time exceeds 10ms. In such a case, the device may interpret a single key entry as a double key. To avoid this false detection, the keyboard debounce time can be easily increased from 10ms to 20ms by changing the Oscillator Frequency from 2400Hz down to 1200Hz. This is done by changing the value of the capacitor connected to pin 7 from 270pF to 470pF. To preserve the dialing rate at 10pps and IDP at 800ms the DRS and IDP pins now must be connected to V_{DD} instead of V_{SS} . Figure 1 shows the implementation details. Note, that interfacing with X-Y keyboard no longer requires capacitors to V_{SS} from column pins.

2) The hookswitch input pin (pin 5) must be protected from spikes that can occur when the phone goes from off-hook condition to on-hook. Voltage exceeding V_{DD} on this pin can cause the device to draw excessive current. This will discharge the capacitor across V_{DD} and V_{SS} causing the supply voltage to drop. If the voltage drops below 1 volt (data retention voltage) the device could lose redial memory. To prevent the voltage on the hookswitch pin from exceeding V_{DD} , an external diode must be added on the hookswitch pin as shown in Figure 1.

Figure 1. Transient Protection Technique Using Diode Between V_{DD} and \overline{HS}



COMMUNI-
CATION
PRODUCTS



April 1985

TONE RINGER


Features

- CMOS Process for Low Power Operation
- Operates Directly from Telephone Lines with Simple Interface
- Provides a Tone Signal that Shifts Between Two Predetermined Frequencies at Approximately 16Hz to Closely Simulate the Effects of the Telephone Bell
- Push-Pull Output Stage Allows Direct Drive, Eliminating Capacitive Coupling and Provides Increased Power Output
- 50mW Output Drive Capability at 10V Operating Voltage

- Auto Mode Allows Amplitude Sequencing such that the Tone Amplitude Increases in Each of the First Three Rings and Thereafter Continues at the Maximum Level
- Single Frequency Tone Capability

General Description

The S2561 Tone Ringer is a CMOS integrated circuit that is intended as a replacement for the mechanical telephone bell. It can be powered directly from the telephone lines with minimum interface and can drive a speaker to produce sound effects closely simulating the telephone bell.



Absolute Maximum Ratings:

Supply Voltage	+ 12.0V*
Operating Temperature Range	0°C to +70°C
Storage Temperature Range	-40°C to +125°C
Voltage at any Pin	$V_{SS} - 0.3V$ to $V_{DD} + 0.3V$
Lead Temperature (Soldering, 10sec)	300°C

*This device incorporates a 12V internal zener diode across the V_{DD} to V_{SS} pins. Do NOT connect a low impedance power supply directly across the device unless the supply voltage can be maintained below 12V or current limited to <25mA.

Electrical Characteristics:

Specifications apply over the operating temperature and $3.5V \leq V_{DD}$ to $V_{SS} < 12.0V$ unless otherwise specified.

Symbol	Parameter	Min.	Max.	Units	Conditions
V_{DS}	Operating Voltage (V_{DD} to V_{SS})	8.0	12.0	V	Ringing, THC pin open
V_{DS}	Operating Voltage	4.0		V	''Auto'' mode, non-ringing
I_{DS}	Operating Current		500	μA	Non-ringing, $V_{DD} = 10V$, THC pin open, DI pin open or V_{SS}
I_{OHC}	Output Drive Output Source Current (OUT_H , OUT_C outputs)	5		mA	$V_{DD} = 10V$, $V_{OUT} = 8.75V$
I_{OLC}	Output Sink Current (OUT_H , OUT_C outputs)	5		mA	$V_{DD} = 10V$, $V_{OUT} = 0.75V$
I_{OHM}	Output Source Current (OUT_M output)	2		mA	$V_{DD} = 10V$, $V_{OUT} = 8.75V$
I_{OLM}	Output Sink Current (OUT_M output)	2		mA	$V_{DD} = 10V$, $V_{OUT} = 0.75V$
I_{OHL}	Output Source Current (OUT_L output)	1		mA	$V_{DD} = 10V$, $V_{OUT} = 8.75V$
I_{OLL}	Output Sink Current (OUT_L output)	1		mA	$V_{DD} = 10V$, $V_{OUT} = 0.75V$

CMOS to CMOS

V_{IH}	Input Logic ''1'' Level	$0.7 V_{DD}$	$V_{DD} + 0.3$	V	All inputs
V_{IL}	Input Logic ''0'' Level	$V_{SS} - 0.3$	$0.3 V_{DD}$	V	All inputs
V_{OHR}	Output Logic ''1'' Level (Rate output)	$0.9 V_{DD}$		V	$I_O = 10\mu A$ (Source)
V_{OLR}	Output Logic ''0'' Level (Rate output)		0.5	V	$I_O = 10\mu A$ (Sink)
V_{OZ}	Output Leakage Current (OUT_H , OUT_M outputs in high impedance state)		1	μA	$V_{DD} = 10V$, $V_{OUT} = 0V$
			1	μA	$V_{DD} = 10V$, $V_{OUT} = 10V$
C_{IN}	Input Capacitance		7.5	pF	Any pin
$\Delta f_o/f_o$	Oscillator Frequency Deviation	-5	+5	%	Fixed RC component values $1M\Omega \leq R_{r1}$, $R_{t1} \leq 5M\Omega$; $100k\Omega \leq R_{rM}$, $R_{tM} \leq 750k\Omega$; $150pF \leq C_{rO}$, $C_{tO} \leq 3000pF$; 330pF recommended value of C_{rO} and C_{tO} , supply voltage varied from $9V \pm 2V$ (over temperature and unit-unit variations)
R_{LOAD}	Output Load Impedance Connected Across OUT_H and OUT_C	600		Ω	Tone Frequency Range = 300Hz to 3400Hz
I_{IH}, I_L	Leakage Current, $V_{IN} = V_{DD}$ or V_{SS}		100	nA	Any input, except DI pin $V_{DD} = 10V$
V_{TH}	POE Threshold Voltage	6.5	8	V	
V_Z	Internal Zener Voltage	11	13	V	$I_Z = 5mA$

The device power supply should always be turned on before the input signal sources, and the input signals should be turned off before the power supply is turned off ($V_{SS} \leq V_I \leq V_{DD}$ as a maximum limit). This rule will prevent over-dissipation and possible damage of the input-protection diode when the device power supply is grounded.

Functional Description

The S2561 is a CMOS device capable of simulating the effects of the telephone bell. This is achieved by producing a tone that shifts between two predetermined frequencies (512 and 640Hz) with a frequency ratio of 5:4 at a 16Hz rate.

Tone Generation: The output tone is derived from a tone oscillator that uses a 3 pin R-C oscillator design consisting of one capacitor and two resistors. The oscillator frequency is divided alternately by 4 or 5 at the shift rate. Thus, with the oscillator adjusted for 5120Hz, a tone signal is produced that alternates between 512Hz and 640Hz at the shift rate. The shift rate is derived from another 3 pin R-C oscillator which is adjusted for a nominal frequency of 5120Hz. It is divided down to 16Hz which is used to produce the shift in the tone frequency. It should be noted that in the special case where both oscillators are adjusted for 5120Hz, it is only necessary to have one external R-C network for one oscillator with the other oscillator driven from it. The oscillators are designed such that for fixed R-C component values an accuracy of $\pm 5\%$ can be obtained over the operating supply voltage, temperature and unit-unit variations. See Table 2 for component and frequency selections. In the single frequency mode, activated by connecting the $\overline{\text{SFS}}$ input to V_{SS} only the higher frequency continuous tone is produced by using a fixed divider ratio of 4 and by disabling the shift operation.

Ring Signal Detection: In the following description it is assumed that both the tone and rate oscillators are adjusted for a frequency of 5120Hz. Ringing signal (nominally 42 to 105 VAC, 20Hz, 2 sec on/4 sec off duty cycle) applied by the central office between the telephone line pair is capacitively coupled to the tone ringer circuitry as shown in Figure 2. Power for the device is derived from the ringing signal itself by rectification (diodes D1 thru D4) and zener diode clamping (Z_2). The signal is also applied to the EN input after limiting and clamping by a resistor (R_2) and internal diodes to V_{DD} and V_{SS} supplies. Internally the signal is first squared up and then processed thru a 2ms filter followed by a dial pulse reject filter. The 2ns filter is a two-stage register clocked by a 512Hz signal derived from the rate oscillator by a divide by 10 circuit. The squared ring signal (typically a square wave) is applied to the D input of the first stage and also to reset inputs of both stages. This provides for rejection of spurious noise spikes. Signals exceeding a duration of 2ms only can pass through the filter.

The dial pulse reject filter is clocked at 8Hz derived from the rate oscillator by divide by 640 circuit. This circuit is designed to pass any signal that has at least two transitions in a given 125ms time period. This insures that signals below 8Hz will be rejected with certainty. Signals over 16Hz will be passed with certainty and between 8Hz and 16Hz there is a region of uncertainty. By adjusting the rate oscillator to a different frequency the break points of 10Hz and 20Hz the rate oscillator can be adjusted to 6400Hz. Of course this also increases the tone shift rate to 20Hz. The action of the dial pulse reject filter minimizes the dial pulse interference during dialing although it does not completely eliminate it due to the rather large region of uncertainty associated with this type of discrimination circuitry. The dial pulse filter also has the characteristic that an input signal is not detected unless its duration exceeds 125ms. This insures that the tone ringer will not respond to momentary bursts of ringing less than 125 milliseconds in duration (Ref. 1).

In logic interface applications, the 2ms filter and the dial pulse reject filter can be inhibited by wiring the Det. INHIBIT pin to V_{DD} . This allows the tone ringer to be enabled by a logic '1' level applied at the "ENABLE" input without the necessity of a 20Hz ring signal.

Voltage Sensing: The S2561 contains a voltage sensing circuit that enables the output stage and the rate and tone oscillators, only when the supply voltage exceeds a predetermined value. Typical value of this threshold is 7.3 volts. This produces two benefits. First, it insures that the audible intensity of the output tone is fairly constant throughout the ringing period; and secondly, it insures proper circuit operation during the "auto" mode operation by reducing the power consumption to a minimum when the supply voltage drops below 7.3 volts. This extends the supply voltage decay time beyond 4 seconds (off period of the ring signal) with an adequate filter capacitor and insures the proper functioning of the "amplitude sequencing" counter. It is important to note that the operating supply voltage should be well above the threshold value during the ringing period and that the filter capacitor should be large enough so that the ripple on the supply voltage does not fall below the threshold value. A supply voltage of 10 to 12 volts is recommended.

In applications where the tone ringer is continuously powered and below the threshold level, the internal threshold can be bypassed by connecting the THC pin to V_{DD} . The internal threshold can also be reduced by

connecting an external zener diode between the THC and V_{DD} pins.

Auto Mode: In the "auto" mode, activated by wiring the "auto/manual" input to V_{SS} , an amplitude sequencing of the output tone can be achieved. Resistors R_L and R_M are inserted in series with the Out_L and Out_M outputs, respectively, and paralleled with the Out_H output (Figure 1). Load is connected across Out_H and Out_C pins. R_L is chosen to be higher than R_M . In this manner the first ring is of the lowest amplitude, second ring is of medium amplitude and the third and consecutive

rings thereafter are at maximum amplitude. For the proper functioning of the "amplitude sequencing" counter the device must have at least 4.0 volts across it throughout the ring sequence. The filter capacitor is so chosen that the supply voltage will not drop below 4.0 volts during the off period. At the end of a ring sequence when the off period substantially exceeds the 4 second duration, the counter will be reset. This will insure that the amplitude sequencing will start correctly beginning a new ring sequence. The counter is held in reset during the "manual" mode operation. This produces a maximum ring amplitude at all times.

COMMUNICATION PRODUCTS

Figure 1-A. Output Stage Connected for Auto Mode Operation




Figure 1-B. Output Stage Connected for Manual Mode Operation






Figure 2-A. Typical Telephone Application of the S2561



C_1	47 μ F/200V	R_1	2K Ω	R_2	1M Ω	R_3	18K Ω	SP	8 Ω SPEAKER
C_2	47 μ F/25V	R_4	51K Ω	R_5	200K Ω	R_6	3.3K Ω	T_1	2000 Ω 8 Ω XFMR
D_1 - D_4	1N4004	R_3	10M Ω	C_0	300pF	R_4	100K Ω	Z_1	9 TO 27V ZENER
Z_2	1N4742								

Figure 2-B. Typical Telephone Application of the S2561A



Output Stage: The output stage is of push-pull type consisting of buffers L, M, H and C. The load is connected across pins Out_H and Out_C (Figure 2). During ringing, the Out_H and Out_C outputs are out of phase with each other and pulse at the tone rate. During a non-ringing state, all outputs are forced to a known level such as ground which insures that there is no DC component in the load. Thus, direct coupling can be used for driving the load. The major benefit of the push-pull arrangement is increased power output. Four times as much power can be delivered to the load for the same operating voltage. Buffers M and H are three-state. In the "auto" mode buffer M is active only during the second

ring and in the "high impedance" state at all other times. Buffer H is active beginning the third ring. In the "manual" mode buffers H, L and C are active at all times while buffer M is in a high impedance state. The output buffers are so designed that they can source or sink 5mA at a V_{DD} of 10 volts without appreciable voltage drop. Care has been taken to make them symmetrical in both source and sink configurations. Diode clamping is provided on all outputs to limit the voltage spikes associated with transformer drive in both directions V_{DD} and V_{SS}.

Normal protection circuits are present on all inputs.

Table 1. S2561 (S2561A) Pin/Function Descriptions

Pin	Number	Function
Power (V _{DD} *, V _{SS} *)	18, 9 (8, 4)	These are the power supply pins. The device is designed to operate over the range of 3.5 to 12.0 volts. A range of 10 to 12 volts is recommended for the telephone application.
Ring Enable (EN*, EN̄)	10, 11, (5)	These pins are for the 20Hz ring enable input. They can also be used for DC level enabling by wiring the DI pin to V _{DD} . EN̄ is available for the S2561 only.
Auto/Manual (A/M)	8	"Auto" mode for amplitude sequencing is implemented by wiring this pin to V _{SS} . "Manual" mode results when connected to V _{DD} . The amplitude sequencing counter is held in reset during the "manual" mode.
Outputs (Out _L , Out _M , Out _H *, Out _C *)	13, 14, 15, (7, 6)	These are the push-pull outputs. Load is directly connected across Out _H and Out _C outputs. In the "auto" mode, resistors R _L and R _M can be inserted in series with the Out _L and Out _M outputs for amplitude sequencing (see Figure 1).
Oscillators Rate Oscillator (OSCR _I *, OSCR _M *, OSCR _O *)	2, 3, 4, (1, 2, 3)	These pins are provided to connect external resistors RR _I , RR _M and capacitor CR _O to form an R-C oscillator with a nominal frequency of 5120Hz. See Table 2 for components selection.
Tone Oscillator (OSCT _I , OSCT _M , OSCT _O)	5, 6, 7	These pins are provided to connect external resistors RT _I , RT _M and capacitor CT _O to form an R-C oscillator from which the tone signal is derived. With the oscillator adjusted to 512Hz and 640Hz results. See Table 2 for components selection.
Threshold Control (THC)	17	The internal threshold voltage is brought out to this pin for modification in non-telephone applications. It should be left open for telephone applications. For power supplies less than 9V connect to V _{DD} .

Table 1. (Continued)

Pin	Number	Function
Detector Inhibit (DI)	16	When this pin is connected to V_{DD} , the dial pulse reject filter is disabled to allow DC level enabling of the tone ringer. This pin should be hard-wired to V_{SS} in normal telephone-type applications.
Single Frequency Select (SFS)	1	When this pin is connected to V_{SS} , only a single frequency continuous tone is produced as long as the tone ringer is enabled. In normal applications this pin should be hardwired to V_{DD} .

*Pinouts of 8 pin S2561A package.

Table 2. Selection Chart for Oscillator Components and Output Frequencies

Tone/Rate Oscillator Frequency (Hz)	Oscillator Components			Rate (Hz)	Tone (Hz)
	R_1 (k Ω)	R_M (k Ω)	C_0 (pF)		
5120	1000	200	330	16	512/640
6400	Select components in the ranges indicated in the table of electrical characteristics			20	640/800
3200				10	320/400
8000				25	800/1000
f_0				$\frac{f_0}{320}$	$\frac{f_0}{10} \frac{f_0}{8}$

Applications

Typical Telephone Application: Figure 2 shows the schematic diagram of a typical telephone application for the S2561 tone ringer. Circuit power is derived from the telephone lines by the network formed by capacitor C_1 , resistor R_1 , diode bridge D_1 through D_4 , and filter capacitor C_2 . C_2 is chosen to be large enough so as to insure that the power supply ripple during ringing does not fall below the internal threshold level (typ. 7.3 volts) and to provide large enough decay time during the off period. A typical value of C_2 may be .47 μ F. C_1 and R_1 are chosen to satisfy the Ringer Equivalence Number (REN) specification (Ref. 1). For REN = 1 the resistor should be a minimum of 8.2k Ω . It must be noted that the amount of power that can be delivered to the load depends upon the selection of C_1 and R_1 .

The device is enabled by limiting the incoming ring signal through resistors R_2 , R_3 and diodes d_5 and d_6 . Zener diode Z_1 (typ. 9–27 volts) may be required in certain applications where large voltage transients may occur on the line during dial pulsing. The internal 2ms filter and the dial pulse reject filter will suppress any undesirable components of the signal and will only respond to the normal 20Hz ring signal. Ring signals with frequencies above 16Hz will be detected.

The configuration shown will produce a tone with frequency components of 512Hz and 540 Hz with a shift rate of approximately 16 Hz and deliver at least 25mW to an 8 Ω speaker through a 2000 Ω :8 Ω transformer. If "manual" mode is used, a potentiometer may be inserted in series with the transformer primary to provide volume control. If "automatic" mode is used, resistors R_L and R_M can be chosen to provide desired amplitude sequencing. Typically, signal power

will be down $20 \log \frac{R_{LOAD}}{R_L + R_{LOAD}}$ dB during the

first ring, and down $20 \log \frac{R_{LOAD}}{R_M + R_{LOAD}}$ dB during the

second ring with maximum power delivered to the load beginning the third and consecutive rings.

In applications where dial pulse rejection is not necessary, such as in DTMF telephone systems, the ENABLE pin may be connected directly to V_{DD} . Det. Inh pin must be connected to V_{DD} to allow DC level enabling of the ringer.

Reference 1. Bell system communications technical reference: PUB 47001 of August 1978. "Electrical Characteristics of Bell System Network Facilities at the Interface with Voiceband Ancillary and Data Equipment"—2.6.1. and 2.6.3



April 1985

DTMF TONE GENERATOR WITH REDIAL


Features

- Wide Operating Supply Voltage Range (2.50-10V)
- Low Power CMOS Circuitry Allows Device Power to be Derived Directly from the Telephone Lines
- 21 Digit Memory for Redial
- Uses Standard 3x4 (S2569A) or 4x4 (S2569) SPST or X-Y Matrix Keyboard
- The Total Harmonic Distortion is Below Industry Specification (Max. 7% Over Typical Loop Current Range)
- Separate Control Keys (S2569) for Disconnect, Pause, Redial and Flash in Column Four
- Allows Dialing of * and # Keys on S2569. For S2569A Redial Initiated by * or # Key as First Key Offhook, * or # can be Dialed After First Key Offhook.

General Description

The S2569/S2569A are members of the S2559 Tone Generator family with the added features of Redial, Disconnect, Pause and Flash. They produce the 12 dual tones corresponding to the 12 keys located on the conventional Touch-Tone® telephone keypad. The S2569 has separate keys, located in column four, which initiate the Disconnect(D), Pause(P), Redial(R), and Flash(F) functions. (Note: column four keys do not generate tones.) Only the redial feature is available on the S2569A. Redial on the S2569A is initiated by pressing * or # as the first key offhook.

A voltage reference generated on the chip regulates the signal levels of the dual tones to meet the recommended telephone industry specifications.



Absolute Maximum Rating:

DC Supply Voltage ($V_{DD}-V_{SS}$)	+ 13.5V
Operating Temperature	0°C to + 70°C
Storage Temperature	- 65°C to + 140°C
Power Dissipation at 25°C	500mW
Input Voltage	$V_{SS} - 0.6 < V_{IN} < V_{DD} + 0.6V$

S2569A Electrical Characteristics: Specifications apply over the operating temperature range of 0°C to + 70°C unless otherwise noted. Absolute values of measured parameters are specified.

Symbol	Parameter/Conditions	($V_{DD}-V_{SS}$) Volts	Min.	Max.	Unit
Supply Voltage					
V_{DD}	Tone Out Mode (Valid Key Depressed)		2.50	10.0	V
	Non Tone Out Mode (No Key Depressed)		1.50	10.0	V
V_{DR}	Data Retention Voltage		1.0		V
Supply Current					
I_{DD}	STANDBY (NO Key Depressed, Tone, Mute and Flash Outputs Unloaded, CE = low)	2.00		1	μ A
		5.00		20	μ A
	Operating (One Key Selected, Tone, Mute and Flash Outputs Unloaded). Operating During Flash	3.00		2.5	mA
		3.0		300	μ A
Tone Output					
V_{OR}	Low Group Frequency Voltage ($R_L = 390k\Omega$)	5.0	330	690	mVrms
dBcr	Ratio Of Column To Row Tone	2.5-5.0	1.0	3.0	dB
% DIS	Distortion*	2.5-10.0		7	%
Mute and Flash Outputs					
I_{OH}	Output Source Current	$V_{OH} = 2.7V$	3.0	1.0	mA
I_{OL}	Output Sink Current	$V_{OL} = 0.3V$	3.0	1.0	mA

* Distortion measured in accordance with the specifications described as "ratio of total power of all extraneous frequencies in the voiceband above 500Hz accompanying the signal to the total power of the frequency pair".

NOTE: R_L = load resistor connected from output to V_{SS} .

COMMUNICATION PRODUCTS

Basic Chip Operation

The dual tone signal consists of linear addition of two voice frequency signals. One of four signals is selected from a group of frequencies called "low group" and the other is selected from a group of frequencies called "high group". The low group consists of four frequencies; 697, 770, 852 and 941 Hz. The high group consists of three frequencies; 1209, 1336 and 1477 Hz.

When a push button corresponding to a digit (0 thru 9, *, #) is pushed, one appropriate row (R_1 thru R_4) and one appropriate column (C_1 thru C_3) is selected. The active row input selects one of the low group frequencies and active column input selects one of the high group frequencies.

Tone Generation

When a valid key closure is detected, the keyboard logic programs the high and low group dividers with appropriate divider ratios so that the output of these dividers cycle at 16 times the desired high group and low group frequencies. The outputs of the programmable dividers drive two 8-stage Johnson counters. The symmetry of the clock input to the two divide-by-16 Johnson counters allows 32 equal time segments to be generated within each output cycle. The 32 segments are used to digitally synthesize a stair-step waveform to approximate the sine wave function. This is done by connecting a weighted resistor ladder network between the outputs of the Johnson counter, V_{DD} and V_{REF} . V_{REF} closely tracks V_{DD} over the operating voltage and temperature range and therefore the peak-to-peak amplitude V_p ($V_{DD} - V_{REF}$) of the stair-step function is fairly constant. V_{REF} is chosen so that V_p falls within the allowed range of the high group and low group tones.

Normal Dialing

Tone dialing starts as soon as the first digit is entered and debounced. The entered digits are stored sequentially in the internal memory. Pauses may be entered when required in the dial sequence by pressing the "P" key, which provides access pause for future redial. Any number of access pauses may be entered as long as the total entries do not exceed the total number of available digits. Numbers up to 21 digits can be redialed. Numbers exceeding 21 digits will clear redial buffer. Note that only the S2569 has "Pause" capability and the access pause is included in the 21 digit maximum number.

Redial

The last number dialed is retained in the memory and therefore can be redialed by going off hook and pressing the "R" key on the S2569 (located at column 4 and row 3). The S2569A does not use column four and Redial is initiated by "*" or "#" key as the first key off-hook. Tone dialing will start when the key is depressed and finish after the entire number is dialed out unless an access pause is detected. In such a case, the tone dialing output will stop and will resume only after the user pushes any key except Flash and Disconnect keys. During redial all keys are ignored until 70ms after the last digit is dialed (except Disconnect). (Note that the "Pause" function is not available on the S2569A.)

Disconnect/Flash Functions

The S2569 has a push-pull buffer for Disconnect output. With no keys depressed the Disconnect output is high. When the Disconnect key is depressed the Disconnect output goes low until the key is released. Disconnect output can also be used to implement a "Flash" function. When the Flash key is depressed the Disconnect output goes low for 608ms.

Figure 1

1	2	3	D
4	5	6	P
7	8	9	R
*	0	#	F

S2569 Keypad

1	2	3
4	5	6
7	8	9
*	0	#

S2569A Keypad

Keyboard Interface

The S2569/A employs a scanning circuitry to determine key closures. When no key is depressed active pull down resistors are on on the row inputs and active pull up resistors are on on the column inputs. When a key is pushed a high level is seen on one of the row inputs, the oscillator starts and the keyboard scan logic turns on. The active pull up or pull down resistors are selectively switched on and off as the keyboard scan logic determines the row and the column inputs that are selected. The value of pull down and pull up resistors will vary with supply voltage. Typical values of pull up and pull down resistors are shown in Table 1.

Table 1. Typical Resistance Values

V _{DD}	PULL UP RESISTANCE (TYP.)
2.0V	3.3 K ohm
5.0V	1.5 K ohm
10.0V	1.3 K ohm
V _{DD}	PULL DOWN RESISTANCE (TYP.)
2.0V	340 K ohm
5.0V	36.6 K ohm
10.0V	16.6 K ohm

Table 2. Comparisons of Specified Vs. Actual Tone Frequencies Generated by S2569/A


ACTIVE INPUT	OUTPUT FREQUENCY HZ		% ERROR
	SPECIFIED	ACTUAL	
R1	697	699.1	+0.30
R2	770	766.2	-0.49
R3	852	847.4	-0.54
R4	941	948.0	+0.74
C1	1209	1215.9	+0.57
C2	1339	1331.7	-0.32
C3	1477	1471.9	-0.35

NOTE: % error does not include oscillator drift.


COMMUNICATION PRODUCTS

Figure 2. Typical Timing


Normal Dialing



Redial



Disconnect



- t₀ : OFF HOOK TO KEYBOARD INPUT DELAY TIME:0ms
- t₁ : DEBOUNCE TIME:18ms
- t₂ : KEY RELEASE TIME:6ms
- t₃ : MIN. MUTE PULSE WIDTH:73ms
- t₄ : MIN. MUTE PULSE WIDTH:73ms
- t₅ : OSC START UP:3ms
- t₆ : OSC MIN. ON TIME:142ms
- t₇ : TONE OUTPUT DELAY TIME:21ms
- t₈ : MIN. TONE OUT TIME:70ms
- t₉ : MIN. OFF TIME:70ms
- t₁₀ : DISC DELAY TIME:4ms
- t₁₁ : MAX. OUTPUT PULSE:608ms
- t₁₂ : MIN. DISC OFF TIME:50ms
- t₁₃ : TONE ON TIME:70ms

Logic Interface

The S2569/A can also interface with CMOS logic outputs directly. The S2569/A requires active high logic levels. Since the pull up resistors present in the S2569/A are fairly low values, diodes can be used to eliminate excessive sink current flowing into the logic outputs in their low logic state.

Figure 3a. Typical Application Circuit for Line Powered DTMF Dialer With Redial S2569





Figure 3b. Typical Application Circuit for Line Powered DTMF Dialer With Redial S2569A



Chip Enable

The S2569/A has a Chip Enable input at pin 2. The Chip Enable for the S2569/A is an active “high”. When the Chip Enable is “low”, the Tone output goes to V_{SS} , the oscillator is inhibited and the Mute and Disconnect outputs will go into a low state.

Mute Output

The S2569/A has a push-pull buffer for Mute output. With no keys depressed the Mute output is low, when a key is depressed the Mute output goes high until the key is released. Note that minimum mute pulse width is 70ms.

Oscillator


The device contains an oscillator circuit with the necessary parasitic capacitances and feedback resistor (1M Ω) on chip so that it is only necessary to connect a standard 3.58MHz TV crystal across the OSC_i and OSC_o terminals to implement the oscillator function.

Oscillator Crystal Specifications

Quartz Crystal Specification (25°C \pm 2°C)	
Operating Temperature Range	0°C to +70°C
Frequency	3.579545MHz
Frequency Calibration Tolerance02 \pm %
Load Capacitance	18pF
Effective Series Resistance	180 Ohms, max.
Drive Level-Correlation/Operating	2mW
Shunt Capacitance	7pF, max.
Oscillation Mode	Fundamental

Test Mode

The S2569/A will enter the test mode if all rows are pulled high momentarily. 16 times the low group frequency will appear at mute output depending on which row is selected. Also, 16 times the high group frequency will appear at disconnect output depending upon which column is selected.



April 1984

DTMF TONE GENERATOR

Features


- Wide Operating Voltage Range: 2.5 to 10 Volts
- Optimized for Constant Operating Supply Voltages, Typically 3.5V
- Tone Amplitude Stability is Within $\pm 1.5\text{dB}$ of Nominal Over Operating Temperature Range
- Low Power CMOS Circuitry Allows Device Power to be Derived Directly From the Telephone Lines or From Small Batteries
- Uses TV Crystal Standard (3.58MHz) to Derive All Frequencies Thus Providing Very High Accuracy and Stability
- Specifically Designed for Electronic Telephone Applications
- Interfaces Directly to a Standard Telephone Push-Button Keyboard With Common Terminal
- Low Total Harmonic Distortion
- Single Tone as Well as Dual Tone Capability
- Direct Replacement for Mostek MK5089 Tone Generator

General Description


The S25089 DTMF Generator is specifically designed to implement a dual tone telephone dialing system in applications requiring fixed supply operation and high stability tone output level, making it well suited for electronic telephone applications. The device can interface directly to a standard pushbutton telephone keyboard with common terminal connected to V_{SS} and operates directly from the telephone lines. All necessary dual-tone frequencies are derived from the widely used TV crystal standard providing very high accuracy and stability. The required sinusoidal waveform for the individual tones is digitally synthesized on the chip. The waveform so generated has very low total harmonic distortion. A voltage reference is generated on the chip which is very stable over the operating temperature range and regulates the signal levels of the dual tones to meet the recommended telephone industry specifications.

COMMUNICATION PRODUCTS

Block Diagram



Pin Configuration



Electrical Characteristics: (Continued)

Symbol	Parameter/Conditions	(V _{DD} -V _{SS}) Volts	Min.	Typ.	Max.	Units	
Row, Column and Chip Enable Inputs							
V _{IL}	Input Voltage, Low	—	V _{SS}		.2(V _{DD} - V _{SS})	V	
V _{IH}	Input Voltage, High	—	.8(V _{DD} - V _{SS})	—	V _{DD}	V	
I _{IH}	Input Current (Pull up)	V _{IH} = 0.0V	3.0	30	90	150	μA
		V _{IH} = 0.0V	10.0	100	300	500	μA

Oscillator

The S25089 contains an oscillator circuit with the necessary parasitic capacitances and feedback resistor on chip so that it is only necessary to connect a standard 3.58MHz TV crystal across the OSC_i and OSC_o terminals to implement the oscillator function. The oscillator functions whenever a row input is activated. The reference frequency is divided by 4 and then drives two sets of programmable dividers, the high group and the low group.

Crystal Specification

A standard television color burst crystal is specified to have much tighter tolerance than necessary for tone generation application. By relaxing the tolerance specification the cost of the crystal can be reduced. The recommended crystal specification is as follows:

- Frequency: 3.579545MHz ± 0.02%
- R_S 100Ω, L_M = 96mH
- C_M = 0.02pF C_H = 5pF C_L = 12pF


Keyboard Interface

The S25089 can interface with the standard telephone pushbutton keyboard (see Figure 1) with common. The common of the keyboard must be connected to V_{SS}.

Logic Interface

The S25089 can also interface with CMOS logic outputs directly (see Figure 2). The S25089 requires active "Low" logic levels. Low levels on a row and a column input corresponds to a key closure. The pull-up resistors present on the row and column inputs are in the range of 20kΩ-100kΩ.

Figure 1. Standard Telephone Push Button Keyboard



Tone Generation

When a valid key closure is detected, the keyboard logic programs the high and low group dividers with appropriate divider ratios so that the output of these dividers cycle at 16 times the desired high group and low group frequencies. The outputs of the programmable dividers drive two 8-stage Johnson counters. The symmetry of the clock input to the two divided by 16 Johnson counters allows 32 equal time segments to be generated within each output cycle. The 32 segments are used to digitally synthesize a stair-step waveform to approximate the sinewave function (see Figure 3). This is done by connecting a weighted resistor ladder network between the outputs of the Johnson

counter, V_{DD} and V_{REF} . V_{REF} closely tracks V_{DD} over the operating voltage and temperature range and therefore the peak-to-peak amplitude $VP (V_{DD}-V_{REF})$ of the staircase function is fairly constant. V_{REF} is so chosen that VP falls within the allowed range of the high group and low group tones.

The individual tones generated by the sinewave synthesizer are then linearly added and drive an NPN transistor connected as an emitter follower to allow proper impedance transformation at the same time preserving signal level. This allows the device to drive varying resistive loads without significant variation in tone amplitude. For example, a load resistor change from $10k\Omega$ to $1k\Omega$ causes a decrease in tone amplitude of less than 1dB.

Dual Tone Mode

When one row and one column is selected, dual tone output consisting of an appropriate low group and high group tone is generated. If two digit keys that are not either in the same row or in the same column are depressed, the dual tone mode is disabled and no output is provided.

Single Tone Mode

Single tones either in the low group or the high group can be generated as follows. A low group tone can be generated by depressing two digit keys in the appropriate row. A high group tone can be generated by depressing two digit keys in the appropriate column, i.e., selecting the appropriate column input and two row inputs in that column. This is slightly different from the MK5089 which requires a low to a single column pin to get a column tone.

Inhibiting Single Tones

The \overline{STI} input (pin 15) is used to inhibit the generation of other than dual tones. It has an internal pull down to V_{SS} supply. When this input is left unconnected or connected to V_{SS} , single tone generation as described in the preceding paragraph (Single Tone Mode) is suppressed with all other functions operating normally. When this input is connected to V_{DD} supply, single or dual tones may be generated as previously described (Single Tone Mode, Dual Tone Mode).

Chip Enable Input (CE, Pin 2)

The chip enable input has an internal pull-up to V_{DD} supply. When this pin is left unconnected or connected to V_{DD} supply the chip operates normally. When connected to V_{SS} supply, tone generation is inhibited. All other chip functions operate normally.

Table 1. Comparison of Specified Vs. Actual Tone Frequencies Generated by S25089

ACTIVE INPUT	OUTPUT FREQUENCY Hz		%ERROR SEE NOTE
	SPECIFIED	ACTUAL	
R1	697	699.1	+ 0.30
R2	770	766.2	- 0.49
R3	852	847.4	- 0.54
R4	941	948.0	+ 0.74
C1	1209	1215.9	+ 0.57
C2	1336	1331.7	- 0.32
C3	1477	1471.9	- 0.35
C4	1633	1645.0	+ 0.73

NOTE: %ERROR DOES NOT INCLUDE OSCILLATOR DRIFT

Figure 2. Logic Interface for Keyboard Inputs of the S25089





Figure 3. Stairstep Waveform of the Digitally Synthesized Sinewave



Reference Voltage

The structure of the reference voltage employed in the S25089 is shown in Figure 4. It has the following characteristics:

- V_{REF} is proportional to the supply voltage. Output tone amplitude, which is a function of $(V_{DD} - V_{REF})$, increases with supply voltage (Figure 5).
- The temperature coefficient of V_{REF} is low due to a single V_{BE} drop. Use of a resistive divider also provides an accuracy of better than 1%. As a result, tone amplitude variations over temperature and unit to unit are held to less than $\pm 1.0\text{dB}$ over nominal.
- Resistor values in the divider network are so chosen that V_{REF} is above the V_{BE} drop of the tone output transistor even at the low end of the supply voltage range. The tone output clipping at low supply voltages is thus eliminated, which improves distortion performance.

AKD (Any Key Down or Mute) Output

The AKD output (pin 10) consists of an open drain N channel device (see Figure 6.) When no key is depressed the AKD output is open. When a key is depressed

the AKD output goes to V_{SS} . The device is large enough to sink a minimum of $500\mu\text{A}$ with voltage drop of 0.2V at a supply voltage of 3.5V.

Figure 4. Structure of the Reference Voltage




Figure 5. Typical Single Tone Output Amplitude Vs Supply Voltage ($R_L = 10k$)





Figure 6. AKD output Structure



Absolute Maximum Ratings:


DC Supply Voltage ($V_{DD}-V_{SS}$)	+ 10.5V
Operating Temperature: S25089	- 25°C to + 70°C
Operating Temperature: S25089-2	0°C to + 70°C
Storage Temperature	- 65°C to + 150°C
Power Dissipation at 25°C	500mW
Input Voltage	$V_{SS} - 0.6 \leq V_{IN} \leq V_{DD} + 0.6$
Input/Output Current (except tone output)	15mA
Tone Output Current	50mA

Electrical Characteristics: (Specifications apply over the operating temperature range of 0°C to + 70°C unless otherwise noted. Absolute values of measured parameters are specified.)

Symbol	Parameter/Conditions	($V_{DD}-V_{SS}$) Volts	Min.	Typ.	Max.	Units	
Supply Voltage							
V_{DD}	Tone Out Mode (Valid Key Depressed)		2.5	—	10.0	V	
	Non Tone Out Mode (AKD Outputs toggle with key depressed)		1.6	—	10.0	V	
Supply Current							
I_{DD}	Standby (No Key Selected, Tone and AKD Outputs Unloaded)	$R_L = 10k\Omega$	3.0	—	1	20	μA
		$R_L = 100k\Omega$	10.0	—	5	100	μA
	Operating (One Key Selected, Tone and AKD Outputs Unloaded)	$R_L = 10k\Omega$	3.0	—	.9	1.25	mA
		$R_L = 100k\Omega$	10.0	—	4.5	10.0	mA
Tone Output							
V_{OR}	Dual Tone	Row Tone	$R_L = 10k\Omega$	3.0	-11.0	-8.0	dBm
	Mode Output	Amplitude					
dB_{CR}	Ratio of Column to Row Tone**		2.5-10.0	2.4	2.7	3.0	dB
%DIS	Distortion*		2.5-10.0	—	—	10	%
NKD	Tone Output—No Key Down					-80	dBm
AKD Output							
I_{OL}	Output On Sink Current	$V_{OL} = 0.5V$	3.0	0.5	1.0	—	mA
I_{OH}	Output Off Leakage Current		10.00		1	10	μA
Oscillator Input/Output							
I_{OL}	One Key Selected Output Sink Current	$V_{OL} = 0.5V$	3.0	0.21	0.52	—	mA
		$V_{OL} = 0.5V$	10.0	0.80	2.1	—	mA
I_{OH}	Output Source Current One Key Selected	$V_{OH} = 2.5V$	3.0	0.13	0.31	—	mA
		$V_{OH} = 9.5V$	10.0	0.42	1.1	—	mA
t_{START}	Oscillator Startup Time with Crystal as Specified		3.0-10.0	—	2	5	ms
$C_{I/O}$	Input/Output Capacitance		3.0	—	12	16	pF
			10.00	—	10	14	pF

*Distortion measured in accordance with the specifications described in REF. 1 as the "ratio of the total power of all extraneous frequencies in the voiceband above 500Hz accompanying the signal to the total power of the frequency pair"

**S25089-2 available with range of 1.0dB to 3.0dB.
S25088 available with 0dB ratio (column and row amplitude equal).




10 MEMORY PULSE DIALER

Features


- Complete Pin Compatibility With S2560A and S2560G Pulse Dialer Allowing Easy Upgrading of Existing Designs.
- Ten 18-Digit Number Memories Plus Last Number Redial (22 Digit) Memory On Chip.
- Low Voltage CMOS Process for Direct Operation From Telephone Lines.
- Inexpensive R-C Oscillator Design With Accuracy Better Than $\pm 5\%$ Over Temperature and Unit-Unit Variations.
- Independent Select Inputs for Variation of Dialing Rates (10pps/20pps), Mark/Space Ratio ($33\frac{1}{3}$ - $66\frac{2}{3}$ /40-60), Interdigit Pause (400ms/800ms).
- Can Interface With Inexpensive XY Matrix or Standard 2 of 7 Keyboard With Common. Also Capable of Logic Interface (Active High).
- Mute and Pulse Drivers On Chip.
- Call Disconnect by Pushing * and # Keys Simultaneously.

COMMUNICATION PRODUCTS

Block Diagram



Pin Configuration



Absolute Maximum Ratings:

Supply Voltage	+ 5.5V
Operating Temperature Range	0°C to + 70°C
Storage Temperature Range	- 40°C to + 125°C
Voltage at any Pin	$V_{SS} - 0.3V$ to $V_{DD} + 0.3V$
Lead Temperature (Soldering, 10sec)	300°C

Electrical Characteristics:

Specifications apply over the operating temperature and $1.5V \leq V_{DD} - V_{SS} \leq 3.5V$ unless otherwise specified.

Symbol	Parameter	$V_{DD}-V_{SS}$ (Volts)	Min.	Max.	Units	Conditions
Operating Voltage						
V_{DD}	Data Retention		1.0		V	On Hook, (HS = V_{DD})
V_{DD}	Non Dialing State		1.5	3.5	V	Off Hook, Oscillator Not Running
V_{DD}	Dialing State		2.0	3.5	V	Off Hook, Oscillator Running
Operating Current						
I_{DD}	Data Retention	1.0		2.0	μA	On Hook, (HS = V_{DD}) (Note 1)
I_{DD}	Non Dialing	1.5		10	μA	Off Hook (HS = V_{SS}), Oscillator Not Running, Outputs Not Loaded
I_{DD}	Dialing	2.0 3.5		100 500	μA	Off Hook, Oscillator Running, Outputs Not Loaded
Output Current Levels						
I_{OLDP}	DP Output Low Current (Sink)	3.5	125		μA	$V_{OUT} = 0.4V$
I_{OHDP}	DP Output High Current (Source)	1.5 3.5	20 125		μA	$V_{OUT} = 1V$ $V_{OUT} = 2.5V$
I_{OLM}	MUTE Output Low Current (Sink)	3.5	125		μA	$V_{OUT} = 0.4V$
I_{OHM}	MUTE Output High Current (Source)	1.5 3.5	20 125		μA	$V_{OUT} = 1V$ $V_{OUT} = 2.5V$
f_o	Oscillator Frequency	2.0		10	kHz	
$\Delta f_o/f_o$	Frequency Deviation	2.0 to 2.75 2.75 to 3.5	-3	+3	%	Fixed R-C oscillator components, $50k\Omega \leq R_D \leq 750k\Omega$; $100pF \leq C_D^* \leq 1000pF$; $750k\Omega \leq R_E \leq 5M\Omega$ *300pF most desirable value for C_D
			-3	+3	%	
Input Voltage Levels						
V_{IH}	Logical "1"		80% of ($V_{DD} - V_{SS}$)	V_{DD} + 0.3	V	
V_{IL}	Logical "0"		V_{SS} - 0.3	20% of ($V_{DD} - V_{SS}$)	V	
C_{IN}	Input Capacitance Any Pin			7.5	pF	

Note 1: 750nA max. data retention part available. $V_{DD} = 1.0$ Volt

Functional Description

The pin function designations are outlined in Table 1.

Oscillator

The device contains an oscillator circuit that re-


quires three external components; two resistors (R_D and R_E) and one capacitor (C_D). All internal timing is derived from this master time base. To eliminate clock interference in the talk state, the oscillator is only enabled during key closures and during the dialing state. It is disabled at all other times including

the "on hook" condition. For a dialing rate of 10pps the oscillator should be adjusted to 2400Hz. Typical values of external components for this are R_D , $R_E = 750k\Omega$ and $C_D = 270pF$. It is recommended that the tolerance of resistors to be 1% and capacitor to be 5% to insure a $\pm 10\%$ tolerance of the dialing rate in the system.


Keyboard Interface

The S25610 employs a scanning technique to determine a key closure. This permits interface to a DPCT (Double Pole Common Terminal) keyboard with common connected to V_{DD} (Figure 1), or a XY matrix. A high level on the appropriate row and column inputs constitutes a key closure for logic interface.

Figure 1. SPST Matrix Keyboard Arranged In a Row, Column Format




SPST MATRIX KEYSORTED:



On Hook Operation: The device is continuously powered through a 10-20M Ω resistor during the on hook operation. This resistor allows enough current from the tip and ring lines to the device to allow the internal memory to hold and thereby providing storage of the last number dialed. DP and mute outputs are low in the on hook state.

Any key depressions during the on-hook condition are ignored and the oscillator is inhibited. This insures that the current drain in the on-hook condition is very low and used to retain the memory.


Figure 2. Standard Telephone Pushbutton Keyboard



Off Hook Operations: The device is continuously powered through a 150k Ω resistor during off hook operation. The DP output is normally high and sources base drive to transistor Q_1 to turn ON transistor Q_2 . Transistor Q_2 replaces the mechanical dial contact used in the rotary dial phones. Dial pulsing begins when the user enters a number through the keyboard. The DP output goes low shutting the base drive to Q_1 OFF causing Q_2 to open during this pulse break. The MUTE output also goes low during dial pulsing allowing muting of the receiver through transistors Q_3 and Q_4 . The relationship of dial pulse and mute outputs are shown in Figure 3.

The dialing rate is derived by dividing down the dial rate oscillator frequency. Table 2 shows the relationship of the dialing rate with the oscillator frequency and the dial rate select input. Different dialing rates can be derived by simply changing the external resistor value. The dial rate select input allows changing of the dialing rate by a factor of 2 without the necessity of changing the external component values. Thus, with the oscillator adjusted to 2400Hz, dialing rates of 10 or 20pps can be achieved. Dialing rates of 7 and 14pps similarly can be achieved by changing the oscillator frequency to 1680Hz.

Figure 3. Timing (Off Hook)



The Inter-Digit Pause (IDP) time is also derived from the oscillator frequency and can be changed by a factor of 2 by the IDP select input. With IDP select pin wired to V_{SS} , an IDP of 800ms is obtained for dial rates of 10 and 20pps. IDP can be reduced to 400ms by wiring the IDP select pin to V_{DD} . At dialing rates of 7 and 14pps, IDP's of 1143ms and 572ms can be similarly obtained. If the IDP select pin is connected to the dial rate select pin, the IDP is scaled to the dial rate such that at 10pps an IDP of 800ms is obtained and at 20pps an IDP of 400ms is obtained.

The user can enter a number up to 22 digits long from a standard 3×4 XY matrix keypad (Figure 1). It is also possible to use a logic interface or a keyboard with common (Figure 2) for number entry. Antibounce protection circuitry is provided on chip (min. 9ms) to prevent false entry.

Normal Dialing

The user enters the desired numbers through the keyboard after going off hook. Dial pulsing starts as soon as the first digit is entered. The entered digits are stored sequentially in the internal memory. Digits can

be entered at a rate considerably faster than the output rate. Digits can be entered approximately once every 50ms while the dialing rate may vary from 7 to 20pps. The number entered is retained in the memory for future redial. Pauses may be entered when required in the dial sequence by pressing the “#” key, which provides access pauses for future redial. Any number of access pauses may be entered as long as the total entries do not exceed 22.

Redialing

The last number dialed is retained in the memory and therefore can be redialed out by going off hook and pressing the “#” key twice. Dial pulsing will start when the key is depressed and finish after the entire number is dialed out unless an access pause is detected. In such a case, the dial pulsing will stop and will resume again only after the user pushes the “#” key.

Memory Dialing

Dialing of a number stored in memory is initiated by going OFF hook and pushing the “#” key followed by the single digit address. Numbers can be cascaded after dialing of the first number is completed.

Table 1. S25610 Pin/Function Descriptions

Pin Functions	Pin Number	Function
Keyboard (R ₁ , R ₂ , R ₃ , R ₄ , C ₁ , C ₂ , C ₃)	7 2, 3, 4, 1, 16, 17, 18	These are 4 row and 3 column inputs from the keyboard contacts. These inputs are open when the keyboard is inactive. When a key is pushed, an appropriate row and column input must go to V _{DD} or connect with each other. A logic interface is also possible as shown in Figure 2. Active pull up and pull down networks are present on these inputs when the device begins keyboard scan. The keyboard scan begins when a key is pressed and starts the oscillator. Debouncing is provided to avoid false entry (typ. 10ms).
Inter-Digit Pause Select (IPS)	15	One programmable line is available that allows selection of the pause duration that exists between dialed digits. It is programmed according to the truth table shown in Table 4. Two pauses either 400ms or 800ms are available for dialing rates of 10 and 20 pps. IDP's corresponding to other dialing rates can be determined from Tables 2 and 4.
Dial Rate Select (DRS)	14	A programmable line allows selection of two different output rates such as 7 or 14pps, 10 or 20pps, etc. See Tables 2 and 4.
Mark/Space (M/S)	12	This input allows selection of the mark/space ratio, as per Table 4.
Mute Out ($\overline{\text{MUTE}}$)	11	A pulse is available that can provide a drive to turn on an external transistor to mute the receiver during the dial pulsing.
Dial Pulse Out ($\overline{\text{DP}}$)	9	Output drive is provided to turn on a transistor at the dial pulse rate. The normal output will be "low" during "space" and "high" otherwise.
Dial Rate Oscillator (R_E, C_D, R_D)	6, 7, 8	These pins are provided to connect external resistors R _D , R _E and capacitor C _D to form an R-C oscillator that generates the time base for the Key Pulser. The output dialing rate and IDP are derived from this time base.
Hook Switch ($\overline{\text{HS}}$)	5	This input detects the state of the hook switch contact; "off hook" corresponds to V _{SS} condition.
Power (V_{DD}, V_{SS})	13, 10	These are the power supply inputs. The device is designed to operate from 1.5V to 3.5V.

Table 2. Table for Selecting Oscillator Component Values for Desired Dialing Rates and Inter-Digit Pauses

Dial Rate Desired	Osc. Freq. (Hz)	R _D (k Ω)	R _E (k Ω)	C _D (pF)	Dial Rate (pps)		IDP (ms)	
					DRS = V _{SS}	DRS = V _{DD}	IPS = V _{SS}	IPS = V _{DD}
5.5/11	1320	Select components in the ranges indicated in table of electrical specifications			5.5	11	1454	727
6/12	1440				6	12	1334	667
6.5/13	1560				6.5	13	1230	615
7/14	1680				7	14	1142	571
7.5/15	1800				7.5	15	1066	533
8/16	1920				8	16	1000	500
8.5/17	2040				8.5	17	942	471
9/18	2160				9	18	888	444
9.5/19	2280				9.5	19	842	421
10/20	2400				750	750	270	10
(f _d /240)/ (f _d /120)	f _d				(f _d /240)	(f _d /120)	$\frac{1920}{f_i} \times 10^3$	$\frac{960}{f_i} \times 10^3$

Notes:

1. IDP is dependent on the dialing rate selected. For example, for a dialing rate of 10pps, an IDP of either 800ms or 400ms can be selected. For a dialing rate of 14pps, an IDP of either 1142ms or 571ms can be selected.

Operating Characteristics

Normal Dialing

Off Hook, D1, ----- Dn

Dial pulsing to start as soon as first digit is entered (debounced and detected on chip). Pause may be entered in the dialing sequence by pressing the “#” key. Total number of digits entered not to exceed 22. Numbers exceeding 22 digits can be dialed but only after the first 22 digits have been completely dialed out. In this case redialing function is inhibited.

Storing of a Telephone Number(s)

Numbers can be stored as follows:

Off Hook, *, D1, ---- Dn, *, LOC
*, D1, ---- Dn, *, LOC

etc.

Earpiece is muted in this operation to alert the user that a store operation is underway.

Memory Dialing

Off Hook, #, LOC

Numbers can be cascaded repeating #, LOC

sequence after completion of dialing of present sequence. If an access pause has been stored in “LOC”, dialing will halt until the “#” key is pushed again.

Redialing

Last number dialed can be redialed as follows:

Off Hook, #, #

Last number for this purpose is defined as the last number remaining in the buffer. Access pause is terminated by pushing the “#” key as usual.

Special Sequences

There are some special sequences that provide for

mixed dialing or other features such as call disconnect, redial inhibit or memory clear as follows:

a. Normal dialing followed by repertory dialing

Off Hook, D1, --- Dn ----- *, #, LOC
(wait for dialing to complete before pressing star key)

b. Normal dialing after memory dialing or redialing

Off hook, #, # ----- D1 --- Dn
 or
LOC
(wait for dialing to complete before pressing D1 key)

c. Disconnecting call

Off hook, -----, * #

Pushing * and # keys simultaneously causes DP and mute outputs to go low and remain low until the keys are released. This causes a break in the line. If the keys are held down for a sufficiently long time (approx. 400ms), the call will be disconnected and new dial tone will be heard upon release of the keys. This feature is convenient when disconnecting calls by the normal method, i.e., hanging up the phone or depressing hookswitch is cumbersome.

d. Inhibiting future redialing of a normally dialed number

Off hook, D1 --- Dn ----- *, *
(wait for dialing to complete before pressing star key)

Pushing * key twice after normal dialing is completed instructs the device to clear the redial buffer.

e. To clear a memory location(s)

Off hook, *, #, * LOC1, --- *, #, * LOCn

Essentially this operation is equivalent to storing a pause in the memory location.


The various operating characteristics are summarized in Table 3.

Table 3. Summary of Operating Characteristics

1) Normal Dialing:	off hook ,	D1 - - - - -	Dn
2) Inhibit Redialing:	off hook ,	D1 - - - - -	Dn - - - - - * , *
		(wait for dialing to complete before pressing star key)	
3) Redialing:	off hook ,	# , #	
4) Storing of Number(s):	off hook ,	* , D1 , - - - - -	Dn , * , LOC1 - - - - -
	- -	* , D1 , - - - - -	Dn , * , LOCn
5) Memory Dialing:	off hook ,	# , LOC1 - - - - -	# , LOCn
		(wait for dialing to complete before pressing # key)	
6) Normal Dialing + Memory Dialing:	off hook ,	D1 - - - - -	Dn - - - - - * , # , LOCn
		(wait for dialing to complete before pressing star key)	
7) Recall + Normal Dialing:	off hook ,	# , # or LOCn , - - - - -	D1 - - - - - Dn
		(wait for dialing to complete before pressing D1 key)	
8) Call Disconnect:	off hook ,	- - - - - , * , #	
9) Clear Memory Location(s):	off hook ,	* , # , * , LOCn - - - - -	* , # , * , LOCn

COMMUNICATION PRODUCTS

Figure 4. Memory Dialer Circuit with Redial



$R_0 = 10\text{-}20\text{M}\Omega$, $R_1 = 150\text{k}\Omega$, $R_2 = 2\text{k}\Omega$
 $R_3 = 470\text{k}\Omega$, $R_4, R_5 = 10\text{k}\Omega$, $R_{10} = 47\text{k}\Omega$
 $R_6, R_8 = 2\text{k}\Omega$, $R_7, R_9 = 30\text{k}\Omega$, $R_{11} = 20\Omega$, 2W
 $Z_1 = 3.9\text{V}$, $D_1\text{-}D_4 = \text{IN}4004$, $D_5, D_6, D_7 = \text{IN}914$, $C_1 = 15\mu\text{F}$


$R_E = R_0 = 750\text{k}\Omega$, $C_0 = 270\text{pF}$, $C_2 = 0.01\mu\text{F}$
 $Q_1, Q_4 = 2\text{N}5550$ TYPE $Q_2, Q_3 = 2\text{N}5401$ TYPE
 $Z_2 = \text{IN}5379$ 110V ZENER OR 2XIN4758

Table 4.


Function	Pin Designation	Input Logic Level	Selection
Dial Pulse Rate Selection	DRS (14)	V_{SS} V_{DD}	$(f/240)$ pps $(f/120)$ pps
Inter-Digit Pause Selection	IPS (15)	V_{DD} V_{SS}	$\frac{960}{f}$ s $\frac{1920}{f}$ s
Mark/Space Ratio	M/S (12)	V_{SS} V_{DD}	$33\frac{1}{3}/66\frac{2}{3}$ 40/60
On Hook/Off Hook	HS (5)	V_{DD} V_{SS}	On Hook Off Hook

NOTE: f is the oscillator frequency and is determined as shown in Figure 5.

Figure 5. Memory Dialer Circuit with Redial (Single Hook Switch Contact Application for PABX)



- R₁ = 10-20MΩ, R₂ = 2kΩ
- R₃ = 470kΩ, R₄, R₅ = 10kΩ
- R₆, R₈ = 2kΩ, R₇, R₉ = 30kΩ
- R₁₀ = 47kΩ, R₁₁ = 20Ω, 2W
- Z₁ = 3.9V, D₁-D₄ = IN4004
- D₅, D₆, D₇ = IN914, C₁ = 15μF
- R_E, R_D = 750kΩ, C_D = 270pF
- C₂ = 0.01μF, Q₁, Q₄ = 2N5550
- Q₂, Q₃ = 2N5401
- Z₂ = 150V ZENER OR VARISTOR TYPE GE MOV150



April 1985

DTMF Tone Generator With Binary Input

Features


- Wide Operating Supply Voltage Range
3.0 to 10.0 Volts
- Direct Interface to TTL 4-Bit Logic for Binary Inputs or Standard X-Y Keyboard with Common Terminal
- Uses Low Cost 3.58MHz TV Crystal to Derive 16 Standard Dual Tone Frequencies
- Reference Voltage Generated On-Chip Eliminates External Circuitry
- Dual Tone and Single Tone Capabilities
- Low Power CMOS Circuitry Allows Telephone Line Power Operation

General Description


The S2579 binary input DTMF generator is a CMOS integrated circuit specially designed to accept external logic or microprocessor inputs. The S2579 can also be programmed to interface to 3x4 or 4x4 keyboard with common. The 16 standard dual tone frequencies are derived from a 3.58MHz crystal providing high accuracy and stability. A voltage reference is generated on the chip which is stable over the operating voltage and temperature range and regulates the signal levels of the dual tones to meet the recommended telephone industry specification. Other applications for the S2579 include radio and mobile telephones, remote control, point-of-sale, and credit card verification terminals and process control.

COMMUNI-
 CATION
 PRODUCTS

Block Diagram



Pin Configuration



Absolute Maximum Ratings:

DC Supply Voltage ($V_{DD} - V_{SS}$)	+ 10.5V
Operating Temperature	0°C to + 70°C
Storage Temperature	- 55°C to + 125°C
Power Dissipation at 25°C	500mW
Input Voltage	$V_{SS} - 0.6 \leq V_{IN} \leq V_{DD} + 0.6$
Input/Output Current (except tone output)	15mA
Tone Output Current	50mA

Electrical Characteristics:

Specifications apply over the operating temperature range of 0°C to + 70°C unless otherwise noted. Absolute values of measured parameters are specified.

Symbol	Parameter/Conditions	($V_{DD} - V_{SS}$) Volts	Min.	Typ.	Max.	Units
	Supply Voltage					
V_{DD}	Tone Output Mode (With Valid Data)		3.0	5.0	10.0	V
	Supply Current					
I_{DD}	Standby (No Key Selected, No Data, Tone and \overline{MUTE} Unloaded)	5.0		1.6	2.0	mA
		10.0		2.8	3.2	mA
I_{DD}	Operating (Tone and \overline{MUTE} , Unloaded)	5.0		4.0	5.0	mA
		10.0		9.0	18.0	mA
R_p	Pullup Resistor (Column, Row and CE Inputs)	5.0		32		K Ω
		10.0		15		
R_p	Key/ \overline{BIN} Select (Unloaded)	5.0		32		K Ω
		10.0		15		
OSC	Operating Frequency	5.0-10.0		3.58		MHz
	Tone Output					
V_{OR}	Low Band Alone $R_L = 150\Omega$	5.0	393	481	598	mVrms
d_{BCR}	Ratio of Column to Row Tone	5.0 10.0	1.0	2.0	3.0	dB
%DIS	Distortion*	5.0-10.0		7	10	%
I_{OL}	Output Sink Current (Pin_2 , \overline{MUTE})	5.0	1.6	4.8		mA
D_{ST}	Data Setup Time	5.0	100			ns
D_{HT}	Data Hold Time	5.0	50			ns
	Logic Inputs					
V_{IL}	Input Voltage, Low	5.0			0.8	V
V_{IH}	Input Voltage, High	5.0	2.0			V

*Distortion measured in accordance with the specifications described in Ref. 1 as the "ratio of the total power of all extraneous frequencies in the voice-band above 500Hz accompanying the signal to the total power of the frequency pair".

Pin/Function Descriptions

Pin #	Name	Function
1	V_{DD}	The positive supply voltage pin.
2	\overline{MUTE}	This is an open drain output that turns on, to mute the microphone and speaker when a key is pressed.
3	$\overline{C1}$	<p>When pin 10 is high these are the 4 column inputs and must be pulled low true. When pin 10 is low, a low on $\overline{C1}$ provides a single low group tone when CE is valid. If $\overline{C2}$ is low a single high group tone will be generated. Pull-up resistors are present on each pin in the 50KΩ range. These are not latching inputs like the row inputs. These pins ($\overline{C1}$ $\overline{C2}$) must be held low for the duration of the single tone.</p>
4	$\overline{C2}$	
5	$\overline{C3}$	
9	$\overline{C4}$	
6	V_{SS}	The negative supply voltage pin.
7	OSC _i	A standard 3.58 MHz TV crystal is connected across these pins in parallel with a 10M Ω resistor.
8	OSC _o	
10	KEY/ \overline{BIN}	Keyboard/ \overline{Binary} : This pin selects whether the S2579 will be interfaced with a X-Y keyboard or 4 bit data bus from a microprocessor.
11	D ₀ ($\overline{R4}$)	<p>When pin 10 is high these are the 4 row inputs and must be pulled low true. When pin 10 is low these are the binary data inputs for the 16 DTMF tones (See table 1). Pull-up resistors are on each pin in the 50KΩ range. The data is latched into the S2579 on the rising edge of CE.</p>
12	D ₁ ($\overline{R3}$)	
13	D ₂ ($\overline{R2}$)	
14	D ₃ ($\overline{R1}$)	
15	CE	CHIP ENABLE: When this pin is low, all outputs are disabled. When CE and KEY/ \overline{BIN} are high, any single key depression will output a valid DTMF tone. If KEY/ \overline{BIN} is low, each time CE is brought high a tone will be output, the value will depend on the levels present at the D ₀ , D ₁ , D ₂ , D ₃ , $\overline{C1}$, and $\overline{C2}$ input pins during the positive transition of CE. The tone will continue until CE is brought low. (In the case of single tones $\overline{C1}$ or $\overline{C2}$ must be kept low for the duration of the tone).
16	TONE	TONE OUT. This output is an emitter follower DC coupled for impedance transformation. Typically drives a 100 Ω or 150 Ω resistor.

Functional Description

Basic Chip Operation

The dual tone multifrequency (DTMF) signal consists of linear addition of two voice frequency signals. One of four signals is selected from a group of frequencies called "low group" and the other is selected from a group of frequencies called "high group". The low group consists of four frequencies; 697, 770, 852 and 941Hz. The high group consists of four frequencies; 1209, 1336, 1477 and 1633Hz.

Tone Generation

When a valid address is detected, the S2579 programs the high and low group dividers with appropriate divider ratios so that the output of these dividers cycle at 16 times the desired high group and low group frequencies. The outputs of the programmable dividers drive two 8-stage Johnson counters. The symmetry of the clock input to the two divide by 16 Johnson counters allows 32 equal time segments to be generated within each output cycle. The 32 segments are used to digitally synthesize a stair-step waveform to approximate the sinewave function (see Figure 2). This is done by connecting a weighted resistor ladder network between the outputs of the Johnson counter, V_{DD} and V_{REF} . V_{REF} closely tracks V_{DD} over the operating voltage and temperature range and therefore the peak-to-peak amplitude V_P ($V_{DD} - V_{REF}$) of the stair-step function is fairly constant. V_{REF} is so chosen that V_P falls within the allowed range of the high group and low group tones (see Table 3).

The individual tones generated by the sinewave synthesizer are then linearly added and drive an emitter follower to allow proper impedance transformation while preserving signal level.

Logic Interface

The S2579 will directly interface with TTL and CMOS logic outputs. When programmed for logic inputs, the S2579 requires active "high" logic levels. Pull-up resistors are present on the row and column inputs in the 50K Ω range.

Keyboard Interface

The S2579 can interface with either the standard telephone pushbutton keyboard (see Figure 1) or an X-Y keyboard with common. The common of the keyboard must be connected to V_{SS} .

When programmed for keyboard interface, the S2579 requires active "low inputs".

Single Tone Mode

Single tones in either the low group frequencies or the high group frequencies can be generated using the S2579. With pin 10 low, (Binary input) and valid data on the row inputs, a low input on the \overline{C}_1 or \overline{C}_2 pin will generate the appropriate single row or column frequency tone (Table 3). When pin 10 is high, a low group tone can be generated by depressing two digit keys in the appropriate column, i.e., selecting the appropriate column input and two row inputs in that column.

Key/ \overline{BIN}

This input is used for programming the S2579 to accept either logic or keyboard inputs. If the Key/ \overline{BIN} pin is tied "low", the S2579 will be programmed to accept logic or binary input levels. Left floating or tied "high" the S2579 will accept keyboard inputs.

\overline{MUTE} Output

The S2579 has a N-Channel transistor for the \overline{MUTE} output. With no keys depressed, the \overline{MUTE} output is open. When a valid address is enabled, the \overline{MUTE} output goes low.

Oscillator

The device contains an oscillator circuit with the required parasitic capacitances on chip so that it is only necessary to connect a 10M Ω feedback resistor and the standard 3.58MHz TV crystal across the OSC_1 and OSC_0 terminals to implement the oscillator function

Figure 1. Standard Telephone Push Button Keyboard




Table 1. Functional Truth Table for Logic Interface

Keyboard Inputs	C1	C2	Binary Inputs				Frequencies Generated	
			D3	D2	D1	D0	F _L	F _H
1	*	*	0	0	0	1	697	1209
2	*	*	0	0	1	0	697	1336
3	*	*	0	0	1	1	697	1477
4	*	*	0	1	0	0	770	1209
5	*	*	0	1	0	1	770	1336
6	*	*	0	1	1	0	770	1477
7	*	*	0	1	1	1	852	1209
8	*	*	1	0	0	0	852	1336
9	*	*	1	0	0	1	852	1477
0	*	*	1	0	1	0	941	1336
*	*	*	1	0	1	1	941	1209
#	*	*	1	1	0	0	941	1477
A	*	*	1	1	0	1	697	1633
B	*	*	1	1	1	0	770	1633
C	*	*	1	1	1	1	852	1633
D	*	*	0	0	0	0	941	1633
SINGLE TONE	0	*	VALID DATA				F _H	
SINGLE TONE	*	0	VALID DATA				F _L	

* Indicates Normally Open, Internal Pullups Make This a "1" State.

Table 2. Functional Truth Table for Keyboard Interface

Inputs	Output				
Keys Depressed	Number of Columns Low	Number of Rows Low	Chip Enable	Tone	MUTE
X	X	X	0	0	1(OOPEN)
None	0	0	1	0	1(OOPEN)
One	1	1	1	F _L + F _H	0
Two or more keys in column	1	2 or 3 or 4	1	F _H	0
Two or more keys in row	2 or 3 or 4	1	1	F _L	0

Table 3. Comparisons of Specified Vs. Actual Tone Frequencies Generated by S2579

ACTIVE INPUT	OUTPUT FREQUENCY Hz		%ERROR SEE NOTE
	SPECIFIED	ACTUAL	
R1	697	699.1	+0.30
R2	770	766.2	-0.49
R3	852	847.4	-0.54
R4	941	948.0	+0.74
C1	1209	1215.9	+0.57
C2	1336	1331.7	-0.32
C3	1477	1471.9	-0.35
C4	1633	1645.0	+0.73

NOTE: %ERROR DOES NOT INCLUDE OSCILLATOR DRIFT

The oscillator functions whenever a row input is activated. The reference frequency is divided by 2 and

then drives two sets of programmable dividers, the high group and the low group.

Chip Enable

The S2579 has a chip enable input at pin 15. The chip enable for the S2579 is active "High". When the chip enable is "Low", the tone output goes to V_{SS}, the oscillator is inhibited and the MUTE output goes open.

Quartz Crystal Specification (25° C ± 2°C)

Operating Temperature Range:	0°C to +70°C
Frequency	3.579545MHz
Frequency Calibration Tolerance	0.02 ± %
Load Capacitance	18pF
Effective Series Resistance	180 Ohms, max.
Drive Level-Correlation/Operating	2mW
Shunt Capacitance	7pF, max.
Oscillation Mode	Fundamental

Figure 2. Stairstep Waveform of the Digitally Synthesized Sinewave





FIGURE 6. STAIRSTEP WAVEFORM OF THE DIGITALLY SYNTHESIZED SINEWAVE

Figure 3. S2579 Timing Diagram



Amplitude/Distortion Measurements

Amplitude and distortion are two important parameters in all applications of the digital tone generator. Amplitude depends upon the operating supply voltage as well as the load resistance connected on the tone output pin. The on-chip reference circuit is fully operational when the supply voltage equals or exceeds 4 volts and as a consequence the tone amplitude is regulated in the supply voltage range above 4 volts. The load resistor value also controls the amplitude. If R_L is low, the reflected impedance into the base of the output transistor is low and the tone output amplitude is lower. For R_L greater than $1K\Omega$ the reflected impedance is sufficiently large and highest amplitude is produced. Individual tone amplitudes can be measured by applying the dual tone signal to a wave analyzer (H-P type 3580A) and amplitudes at the selected frequencies can be noted. This measurement also permits verification of the pre-emphasis between the individual frequency tones.

Distortion is defined as "the ratio of the total power of all extraneous frequencies in the voiceband above


500Hz accompanying the signal to the power of the frequency pair". This ratio must be less than 10% or when expressed in dB must be lower than -20dB . (Ref. 1.) Voiceband is conventionally the frequency band of 300Hz to 3400Hz. Mathematically distortion can be expressed as:

$$\text{Dist.} = \frac{\sqrt{(V_1)^2 + (V_2)^2 + \dots + (V_N)^2}}{\sqrt{(V_L)^2 + (V_H)^2}}$$

where $(V_1) \dots (V_N)$ are extraneous frequency (i.e., intermodulation and harmonic) components in the 500 Hz to 3400Hz band and V_L and V_H are the individual frequency components of the DTMF signal. The expression can be expressed in dB as:

$$\begin{aligned} \text{DIST}_{\text{dB}} &= 20 \log \frac{\sqrt{(V_1)^2 + (V_2)^2 + \dots + (V_N)^2}}{\sqrt{(V_L)^2 + (V_H)^2}} \\ &= 10 \{ \log [(V_1^2 + \dots + (V_N)^2)] - \log [(V_L)^2 + (V_H)^2] \} \dots (1) \end{aligned}$$

Figure 4. Test Circuit for Distortion Measurement




An accurate way of measuring distortion is to plot a spectrum of the signal by using a spectrum analyzer (H-P type 3580A) and an X-Y plotter (H-P type 7046A). Individual extraneous and signal frequency components are then noted and distortion is calculated by using the expression (1) above. Figure 5 shows a spectrum plot of a typical signal obtained from S2579 device operating from a fixed supply of $5V_{DC}$ and $R_L = 390\Omega$ in the test circuit of Figure 4. Mathematical analysis of the spectrum shows distortion to be $-30dB$ (3.2%). For quick estimate of distortion, a rule of thumb as outlined below can be used.

"As a first approximation distortion in dB equals the difference between the amplitude (dB) of the extraneous component that has the highest amplitude and the amplitude (dB) of the low frequency signal." This rule of thumb would give an estimate of $-28dB$ as distortion for the spectrum plot of Figure 5 which is close to the computed result of $-30dB$.


In a telephone application amplitude and distortion are affected by several factors that are interdependent. For detailed discussion of the telephone application and other applications of the S2579 Tone Generator, refer to the applications note "Applications of Digital Tone Generator."

Ref. 1: Bell System Communications Technical Reference, PUB 47001, "Electrical Characteristics of Bell System Network Facilities at the Interface with Voiceband Ancillary and Data Equipment," August 1976.

Figure 5. A Typical Spectrum Plot



DEVICE: S2579
 TEMP: ROOM
 $(V_{DD} - V_{SS})$: 5V DC FIXED
 $R_L = 390\Omega$
 TEST CKT: FIGURE 4
 DUAL TONE: R_4, C_1
 HORIZONTAL SCALE = 0.5KHz/DIV
 VERTICAL SCALE = 10dB/DIV



April 1985

10 MEMORY DTMF DIALER

Features

- Ten 16-Digit Numbers Stored on Chip Plus 16 Digit Redial Buffer
- Operates with 4x4 Keyboard (S25910) or 3x4 Keyboard (S25912)
- S25910 Has Separate Keys for Store, Redial, Memory Dial and Hold Functions
- S25912 uses # and * Keys for Storage and Retrieval of Numbers in Memory
- Low Data Retention Current: 1 μ A Max.
- S25912 Pin Compatible with AMI's S2559 Tone Generator Family
- Telephone Line Powered Operation


General Description

The S25910/S25912 are monolithic CMOS integrated circuits intended for DTMF memory dialer applications. They provide normal DTMF dialing functions and the capability to store and retrieve ten 16-digit numbers, plus last number dialed, from on-chip memory.


The S25910 has separate key inputs to activate store, redial, memory dial, and hold functions. The S25912 interfaces to a 3x4 keyboard and uses the # and * keys for memory storage and retrieval. The low data retention current of 1 μ A maximum for both the S25910/S25912 eliminate battery backup requirements and allow operation from telephone line power.

COMMUNICATION PRODUCTS


Block Diagram



S25910 Pin Configuration



S25912 Pin Configuration



Absolute Maximum Rating:

DC Supply Voltage ($V_{DD}-V_{SS}$)	+ 13.5V
Operating Temperature	0°C to + 70°C
Storage Temperature	- 65°C to + 140°C
Power Dissipation at 25°C	500mW
Input Voltage	- 0.6 < V_{IN} < V_{DD} + 0.6V

Electrical Characteristics: Specifications apply over the operating temperature range of 0°C to 70°C unless otherwise noted. Absolute values of measured parameters are specified.

Symbol	Parameter/Conditions	($V_{DD}-V_{SS}$) Volts	Min.	Typ.	Max.	Unit
Supply Voltage						
V_{DD}	Tone Out Mode (Valid Key Depressed)		2.50		10.0	V
	Non Tone Out Mode (No Key Depressed)		1.50		10.0	V
Supply Current						
I_{DD}	STANDBY (NO Key Depressed, Tone, Mute and Flash Outputs Unloaded, HS HIGH)	1.0			1	μ A
	Operating (One Key Selected, Tone, Mute Unloaded)	10.0			100	μ A
	Operating (One Key Selected, Tone, Mute Unloaded)	2.5			2.5	mA
	Data Retention	1.0			1	μ A
Tone Output						
V_{OR}	Low Group Frequency Amplitude ($R_L = 1k\Omega$)	3.0		278		mVrms
dBcr	Ratio Of Column To Row Tone	2.5-10.0	1.0		3.0	dB
% DIS	Distortion*	2.5-10.0			7	%
Mute Output						
I_{OH}	Output Source Current	$V_{OH} = 2.25V$	2.5	0.5		mA
I_{OL}	Output Sink Current	$V_{OL} = 0.25V$	2.5	0.5		mA

* Distortion measured in accordance with the specifications described as "ratio of total power of all extraneous frequencies in the voiceband above 500Hz accompanying the signal to the total power of the frequency pair".

NOTE: R_L = load resistor connected from output to V_{SS} .

Functional Description**Basic Chip Operation**

The dual tone signal consists of linear addition of two voice frequency signals. One of four signals is selected from a group of frequencies called "low group" and the other is selected from a group of frequencies called "high group". The low group consists of four frequencies; 697, 770, 852 and 941 Hz. The high group consists of three frequencies; 1209, 1336 and 1477 Hz.

When a push button corresponding to a digit (0 thru 9, *, #) is pushed, one appropriate row (R_1 thru R_4) and one appropriate column (C_1 thru C_4) is selected. The active row input selects one of the low group frequencies and active column input selects one of the high group frequencies. In addition to generating DTMF tones, the S25910 has special function push buttons in column 4 which do not generate tones.

Tone Generation

When a valid key closure is detected, the keyboard logic programs the high and low group dividers with appropriate divider ratios so that the output of these dividers cycle at 16 times the desired high group and low group frequencies. The outputs of the programmable dividers drive two 8-stage Johnson counters. The symmetry of the clock input to the two divide-by-16 Johnson counters allows 32 equal time segments to be generated within each output cycle. The 32 segments are used to digitally synthesize a stair-step waveform to approximate the sinewave function. This is done by connecting a weighted resistor ladder network between the outputs of the Johnson counter, V_{DD} and V_{REF} . V_{REF} closely tracks V_{DD} over the operating voltage and temperature range and therefore the peak-to-peak amplitude V_P ($V_{DD} - V_{REF}$) of the stair-step function is fairly constant. V_{REF} is chosen so that V_P falls within the allowed range of the high group and low group tones.

Normal Dialing

Tone dialing starts as soon as the first digit is entered and 10ms debounce is complete. Entered digits are stored sequentially in the internal buffer. Numbers up to 16 digits can be redialed. Numbers exceeding 16 digits will clear the redial buffer and inhibit the memory dialing of these numbers.

Memory Dialing

Dialing a number stored in memory on the S25910 is initiated by going off hook and pushing the "M" button followed by the single digit address. Tone dialing will start after the address key is depressed and debounced by 10ms. Memory dialing sequence is complete after the entire number stored in memory has been dialed. Cascading of numbers is possible with the S25910. Memory dialing with the S25912 is initiated by going off hook and pressing the "*" key followed by the address location. Cascading of numbers on the S25912 is not possible.

Keyboard Interface

The S25910/S25912 employ a scanning circuitry to determine key closures. When no key is depressed, active pull down resistors are on on the row inputs and active pull up resistors are on on the column inputs. When a key is pushed a high level is seen on one of the row inputs, the oscillator starts and the keyboard scan logic turns on. The active pull up or pull down resistors

are selectively switched on and off as the keyboard scan logic determines the row and the column inputs that are selected. The values of pull down and pull up resistors will vary with supply voltage. Typical values of pull up and pull down resistors are shown in Table 1.

Chip Enable (\overline{HS})

The S25910/S25912 have a \overline{HS} input (chip enable) at pin 15. The \overline{HS} pin is an active "low". When the \overline{HS} pin is "high," the tone output goes to V_{SS} , the oscillator is inhibited, keyboard scanning is disconnected, and the mute and hold outputs will go to a low state.

Mute Output

The S25910/S25912 have a push-pull buffer for Mute output. With no keys depressed the Mute output is low, when a key is depressed the Mute output goes high and stays high until the key is released.

Table 1. Typical Resistance Values

V_{DD}	PULL UP RESISTANCE (TYP.)
2.0V	3.3 K ohm
5.0V	1.5 K ohm
10.0V	1.3 K ohm
V_{DD}	PULL DOWN RESISTANCE (TYP.)
2.0V	340 K ohm
5.0V	36.6 K ohm
10.0V	16.6 K ohm

Table 2. Comparisons of Specified Vs. Actual Tone Frequencies Generated by S25910/S25912

ACTIVE INPUT	OUTPUT FREQUENCY Hz		% ERROR
	SPECIFIED	ACTUAL	
R1	697	699.1	+0.30
R2	770	766.2	-0.49
R3	852	847.4	-0.54
R4	941	948.0	+0.74
C1	1209	1215.9	+0.57
C2	1339	1331.7	-0.32
C3	1477	1471.9	-0.35

NOTE: % error does not include oscillator drift.

Operating Characteristic Symbol Definition

- X — Indicates pressing digit or feature button to initiate function.
- D1 - - - Dn — Digits of stored number.
- R — Redial button.
- S — Memory store button.
- Ln — Memory location storage number (0 through 9).
- M — Memory recall button.
- H — Hold button.

Summary of Operations (S25910)

Normal Dialing

Off Hook D1 - - - - Dn

Number length can exceed 16 digits. In such a case redial will be inhibited.

Redial

Off Hook R

Store

Off Hook S Ln D1 - - - Dn S Ln D1 - - Dn

Cascading is permitted during store sequence.

Memory Dial

Off Hook M Ln - - - - - M Ln - - - - -
(wait for dialing to complete)

Cascading of numbers is permitted as indicated above.

Mixed Dialing

Off Hook Normal dialing, memory dialing.

Off Hook Redial, memory dial.

Off Hook Memory dial, memory dial

Off Hook - - Voice mode - - - H - - - - - H
Initiate Terminate

- a. On the first depression of hold key both hold and mute outputs go high. These outputs stay high until the hold mode is cleared by a second depression of hold key.
- b. An alternating alerting single tone appears on the tone out pin (pin 16) during hold mode with a repetition rate of approximately 800ms on/off.

Table 4. Summary of Operating Characteristics (S25912)


Normal DialingOff Hook - - - -

Number length can exceed 16 digits. In such a case redial will be inhibited.

First key cannot be or **Redial**Off Hook **Memory Store**Off Hook - - - - **Memory Dial**Off Hook **Hold**Off Hook - - Voice mode - - - - - - - - - - - -
Initiate Terminate

NOTE: Cascading or mixing of operations is not possible.

Figure 1. Block Diagram of Hold Input Circuitry (S25912)

**Oscillator Details****Quartz Crystal Specification (25°C ± 2°C)**

Operating Temperature Range	0°C to +70°C
Frequency	3.579545MHz
Frequency Calibration Tolerance	.02 ± %
Load Capacitance	18pF
Effective Series Resistance	180 Ohms, max.
Drive Level-Correlation/Operating	2mW
Shunt Capacitance	7pF, max.
Oscillation Mode	Fundamental

Description of Hold (Mute) Operation (S25912)

When "hold" key is first depressed, a flip-flop is set internally. Mute and hold outputs go "high". Tone output goes into a single tone mode with a repetition rate of 800ms on/off. Hold input will have a repetition rate of 100ms on/off to facilitate flashing of the "hold" indicator. "Hold" key must be debounced for 10ms. Second depression of the "hold" key resets the flip-flop and clears out the hold mode. Mute and hold outputs return to V_{SS} . Tone output returns to V_{SS} and hold input returns to open drain condition. See waveform details (Figure 5). This "hold" operation does **not** allow a parallel phone to pickup the call, automatically switching off the phone with the S25912. The "hold" function only works at the one phone set, and the handset must not be hung up or the call will be disconnected. It actually just mutes the transmit audio and puts a tone on the line so each party knows their call is still connected.

Figure 2. S25910 Memory Dialer Applications Circuit




Figure 3. S25910 Timing Diagram Hold Waveform Details






Figure 4. S25912 Memory Dialer Applications Circuit




COMMUNICATION PRODUCTS

Figure 5. S25912 Timing Diagram Hold Operation



t_1 : 10ms MIN t_2 : 100ms TYP t_3 : 800ms TYP



March 1985

CMOS SINGLE CHIP μ -LAW/A-LAW SYNCHRONOUS COMBO CODECS WITH FILTERS


Features

- Independent Transmit and Receive Sections With 75dB Isolation
- Low Power CMOS 80mW (Operating) 10mW (Standby)
- Stable Voltage Reference On-Chip
- Meets or Exceeds AT&T D3, and CCITT G.711, G.712 and G.733 Specifications
- Input Analog Filter Eliminates Need for External Anti-Aliasing Prefilter
- Input/Output Op Amps for Programming Gain
- Output Op Amp Provides $\pm 3.1V$ into a 600Ω Load or Can Be Switched Off for Reduced Power(70mW)
- Special Idle Channel Noise Reduction Circuitry for Crosstalk Suppression

- Encoder has Dual-Speed Auto-Zero Loop for Fast Acquisition on Power-up
- Low Absolute Group Delay = $450\mu sec @ 1kHz$

General Description

The S3506 and S3507 are monolithic silicon gate CMOS Companding Encoder/Decoder chips designed to implement the per channel voice frequency Codecs used in PCM systems. The chips contain the band-limiting filters and the analog \leftrightarrow digital conversion circuits that conform to the desired transfer characteristic. The S3506 provides the European A-Law companding and the S3507 provides the North American μ -Law companding characteristic.



S3506/S3507/S3507A

General Description (Continued)

These circuits provide the interface between the analog signals of the subscriber loop and the digital signals of the PCM highway in a digital telephone switching system. The devices operate from dual power supplies of $\pm 5V$.

For a sampling rate of 8kHz, PCM input/output data rate can vary from 64kb/s to 2.1Mb/s. Separate transmit/receive timing allows synchronous or time-slot asynchronous operation.

In 22-pin cerdip or ceramic packages (.400" centers) the S3506/S3507 are ideally suited for PCM applications: Exchange, PABX, Channel bank or Digital Telephone as well as fiber optic and other non-telephone uses. A 28-pin version, the S3507A, provides standard μ -Law A/B signaling capability. These devices are also available in a 28-pin chip carrier. Extended temperature range versions can be supplied.

Absolute Maximum Ratings

DC Supply Voltage V_{DD}	+ 6.0V
DC Supply Voltage V_{SS}	- 6.0V
Operating Temperature	0°C to +70°C
Storage Temperature	- 65°C to +150°C
Power Dissipation at 25°C	1000mW
Digital Input	$V_{SS} - 0.3 \leq V_{IN} \leq V_{DD} + 0.3$
Analog Input	$V_{SS} - 0.3 \leq V_{IN} \leq V_{DD} + 0.3$

Electrical Operating Characteristics ($T_A = 0^\circ$ to $70^\circ C$)

Power Supply Requirements

Symbol	Parameter	Min.	Typ.	Max.	Units	Conditions
V_{DD}	Positive Supply	4.75	5.0	5.25	V	
V_{SS}	Negative Supply	-4.75	-5.0	-5.25	V	
P_{OPR}	Power Dissipation (Operating)		80	110	mW	
P_{OPR}	Power Dissipation (Operating w/o Output Op Amp)		70		mW	$V_{DD} = 5.0V$
P_{STBY}	Power Dissipation (Standby)		10	15	mW	$V_{DD} = -5.0V$

AC Characteristics (Refer to Figures 3A and 4A)

Symbol	Parameter	Min.	Typ.	Max.	Units	Conditions
D_{SYS}	System Clock Duty Cycle	40	50	60	%	
f_{SC}	Shift Clock Frequency	0.064		2.048	MHz	
D_{SC}	Shift Clock Duty Cycle	40	50	60	%	
t_{rc}	Shift Clock Rise Time			100	ns	
t_{fc}	Shift Clock Fall Time			100	ns	
t_{rs}	Strobe Rise Time			100	ns	
t_{fs}	Strobe Fall Time			100	ns	
t_{sc}	Shift Clock to Strobe (On) Delay	-100	0	200	ns	
t_{sw}	Strobe Width	600ns		124.3 μ s	@2.048 MHz	700ns min @1.544MHz

AC Characteristics (continued) (Refer to Figures 3A and 4A)

Symbol	Parameter	Min.	Typ.	Max.	Units	Conditions
t _{cd}	T-Shift Clock to PCM OUT Delay		100	150	ns	100pF, 510Ω Load
t _{dc}	R-Shift Clock to PCM IN Set-Up Time	60			ns	
t _{rd}	PCM Output Rise Time C _L = 100pF		50	100	ns	to 3V; 510Ω to V _{DD}
t _{fd}	PCM Output Fall Time C _L = 100pF		50	100	ns	to .4V; 510Ω to V _{DD}
t _{dss}	A/B Select to Strobe Trailing Edge Set-up Time	100			ns	

DC Characteristics (V_{DD} = +5V, V_{SS} = -5V)

Symbol	Parameter	Min.	Typ.	Max.	Units	Conditions
R _{INA}	Analog Input Resistance IN + , IN -	100			KΩ	
C _{IN}	Input Capacitance to Ground		7	15	pF	All Logic and Analog Inputs
I _{INL} I _{INH}	R-Shift Clock, T-Shift Clock, PCM IN, System Clock, Strobe, P _{DN} Logic Input Low Current Logic Input High Current			1 1	μA μA	V _{IL} = 0.8V V _{IH} = 2.0V
I _{INL} I _{INH}	T-A/B SEL, A IN, B IN, R-A/B SEL Logic Input Low Current Logic Input High Current			600 600	μA μA	V _{IL} = 0.8V V _{IH} = 2.0V
V _{IL}	Logic Input "Low" Voltage			0.8	V	
V _{IH}	Logic Input "High" Voltage	2.0			V	
V _{OL}	Logic Output "Low" Voltage (PCM Out)			0.4	V	510Ω Pull-up to V _{DD} + 2 LSTTL
V _{OL}	Logic Output "Low" Voltage (A/B OUT)			0.4	V	I _{OL} = 1.6mA
V _{OH}	Logic Output "High" Voltage	2.4			V	I _{OH} = 40μA
R _L	Output Load Resistance V _{OUT}	600			Ω	

Transmission Delays

Symbol	Parameter	Min.	Typ.	Max.	Units	Conditions
	Encoder		125		μs	From T _{STROBE} to the Start of Digital Transmitting
	Decoder	30	8T + 25		μs	T = Period in μs of R _{SHIFT} CLOCK
	Transmit Section Filter			182	μs	@1kHz
	Receive Section Filter			110	μs	@1kHz

S3506 Single-Chip A-Law Filter/Codec Performance

Symbol	Parameter	Min.	Typ.	Max.	Units	Conditions
ICN _W	Idle Channel Noise (Weighted Noise)		-85	-69	dBmOp	CCITT G.712 4.1
ICN _{SF}	Idle Channel Noise (Single Frequency Noise)			-60	dBmO	CCITT G.712 4.2
ICN _R	Idle Channel Noise (Receive Section)			-78	dBmOp	CCITT G.712 4.3
	Spurious Out-of-Band Signals at Channel Output			-28	dBmO	CCITT G.712 6.1
IMD _{2F} IMD _{PF}	Intermodulation (2 Tone method)			-35	dBm	CCITT G.712 7.1
	Intermodulation (1 Tone + Power Frequency)			-49	dBm	CCITT G.712 7.2
	Spurious In-Band Signals at the Channel Output Port			-40	dBmO	CCITT G.712 9
	Interchannel Crosstalk V _{IN} - V _{OUT}	75	80		dB	CCITT G.712 11
V _{IN(Max)}	Max Coding Analog Input Level		±3.1		V _{Opk}	R _L = 600Ω
V _{OUT(Max)}	Max Coding Analog Output Level		±3.1		V _{Opk}	
AD	Absolute Delay End-to-End @ 1KHz		450	500	μsec	@ 0dBmO
ED	Envelope	500 to 600Hz	200	750	μsec	Relative to Minimum Delay Frequency
	Delay	600 to 1000Hz	120	375	μsec	
	Distortion	1000Hz to 2600Hz	110	125	μsec	
		2600Hz to 2800Hz	160	750	μsec	
SD	Signal to	0 to -30dBmO	34.5	39	dB	Method 2 - Sine-wave Signal Used
	Total	-40dBmO	28.5	31	dB	
	Distortion	-45dBmO	23.5	26	dB	
GT	Gain Tracking with Input Level Variations (End-to-End. Each half channel is one half this value.)		±0.2 ±0.4 ±1.0	±0.5 ±1.0 ±3.0	dB	+3 to -40 dBmO -45 to -50 dBmO -55dBmO
AG	Gain Variation with Temperature and Power Supply Variation		±0.25		dB	
	Transmit Gain Repeatability		±0.1	±0.2	dB	
	Receive Gain Repeatability		±0.1	±0.2	dB	
OTLP _R	Zero Transmission Level Point (Decoder See Figure 1)		1.51		VRMS	V _{OUT} Digital Milli-watt Response
OTLP _T	Zero Transmission Level Point (Encoder See Figure 1)		1.51		VRMS	V _{IN} to Yield Same as Digital Milli-watt Response at Decoder

S3507/S3507A Single-Chip μ -Law Filter/Codec Performance

Symbol	Parameter	Min.	Typ.	Max.	Units	Conditions
ICN _W ICN _{SF} ICN _R	Idle Channel Noise (Weighted Noise) Idle Channel Noise (Single Frequency Noise) Idle Channel Noise (Receive Section) Spurious Out-of-Band Signals at the Channel Output		5	17 -60 15 -28	dBrnc0 dBm0 dBrnc0 dBm0	
OTLP _T	Zero Transmission Level Point (Encoder See Figure 1)		1.51		VRMS	V _{IN} to Yield Same as Digital Milliwatt Response at Decoder
OTLP _R	Zero Transmission Level Point (Decoder See Figure 1)		1.44		VRMS	V _{OUT} Digital Milliwatt Response
AD	Absolute Delay End-to-End @ 1KHz		450	500	μ SEC	@ 0dBm0
ED	Envelope	500 to 600Hz	200	750	μ SEC	Relative to Minimum
	Delay	600 to 1000Hz	120	375	μ SEC	
	Distortion	1000Hz to 2600Hz	110	125	μ SEC	Delay Frequency
		2600Hz to 2800Hz	160	750	μ SEC	
SD	Signal to	0 to -30dBm0	34.5	39	dB	
	Total	-40dBm0	28.5	31	dB	
	Distortion	-45dBm0	23.5	26	dB	
IMD _{2F} IMD _{PF}	Intermodulation (2 Tone method)			-35	dBm	
	Intermodulation (1 Tone + Power Frequency)			-49	dBm	
	Spurious In-Band Signals at the Channel Output Port			-40	dBm0	
	Interchannel Crosstalk V _{IN} -V _{OUT}	75	80		dB	
V _{IN(Max)} V _{OUT(Max)}	Max Coding Analog Input Level		± 3.1		V _{Opk}	R _L = 600 Ω
	Max Coding Analog Output Level		± 3.1		V _{Opk}	
GT	Gain Tracking with Input Level Variations (End-to-End. Each Half Channel is One Half of this Value.)		± 0.2	± 0.5	dB	+3 to -40 dBm0 -45 to -50 dBm0 -55 dBm0
			± 0.4	± 1.0	dB	
			± 1.0	± 3.0	dB	
Δ G	Gain Variation with Temperature and Power Supply Variation Transmit Gain Repeatability Receive Gain Repeatability		± 0.25		dB	
			± 0.1	± 0.2	dB	
			± 0.1	± 0.2	dB	

Pin/Function Descriptions

Pin	S3506/S3507	S3507A	Description
SYS CLK	4	5	System Clock —This pin is a TTL compatible input for a 256kHz, 1.544MHz, 2048MHz, or 1.536MHz clock that is divided down to provide the filter clocks. The status of CLK SEL pin must correspond to the provided clock frequency.
T-SHIFT	3	4	Transmit Shift Clock —This TTL compatible input shifts PCM data out of the coder on the positive going edges after receiving a positive edge on the T-STROBE input. The clocking rate can vary from 64kHz to 2.048MHz.
R-SHIFT	9	13	Receive Shift Clock —This TTL compatible input shifts PCM data into the decoder on the negative going edges after receiving a positive edge on the R-STROBE input. The clocking rate can vary from 64kHz to 2.048MHz.
T-STROBE	5	6	Transmit Strobe —This TTL compatible pulse input (8kHz) is used for analog sampling and for initiating the PCM output from the coder. It must be synchronized with the T-SHIFT clock with its positive going edges occurring with the positive edge of the shift clock. The width of this signal is not critical. An internal bit counter generates the necessary timing for PCM output.
R-STROBE	10	14	Receive Strobe —This TTL compatible pulse input (8kHz) initiates clocking of PCM input data into the decoder. It must be synchronized with the R-SHIFT clock with its positive going edges occurring with the positive edge of the shift clock. The width of the signal is not critical. An internal bit counter generates necessary timing for PCM input.
CLK SEL	2	3	Clock Select —This pin selects the proper divide ratios to utilize either 256kHz, 1.544MHz, 2.048MHz, or 1.536MHz as the system clock. The pin is tied to V_{DD} (+5V) for 2.048MHz, to V_{SS} (-5V) for 1.544MHz or 1.536MHz operation, or to D GND for 256kHz operation.
PCM OUT	6	7	PCM Output —This is a LS-TTL compatible open-drain output. It is active only during transmission of PCM output for 8 bit periods of T-SHIFT clock signal following a positive edge of the T-STROBE input. Data is clocked out by the positive edge of the T-SHIFT clock into one 510 Ω pull-up per system plus 2 LS-TTL inputs.
PCM IN	11	15	PCM Input —This is a TTL compatible input for supplying PCM input data to the decoder. Data is clocked in by the negative edge of T-SHIFT clock.
C _{AZ}	8	11	Auto Zero —A capacitor of 0.1 μ F \pm 20% should be connected between these pins for coder auto zero operation. Sign bit of the PCM data is integrated and fed back to the comparator for DC offset cancellation.
C _{AZ} GND	14	18	
V _{REF}	1	28	Voltage Reference —Output of the internal band-gap reference voltage (\approx -3.075V) generator is brought out to V _{REF} pin. Do not load this pin.
IN +	15	19	These pins are for analog input signals in the range of $-V_{REF}$ to $+V_{REF}$. IN - and IN + are the inputs of a high input impedance op amp and V _{IN} is the output of this op amp. These three pins allow the user complete control over the input stage so that it can be connected as a unity gain amplifier, amplifier with gain, amplifier with adjustable gain or as a differential input amplifier. The adjustable gain configuration will facilitate calibration of the transmit channel. V _{IN} should not be loaded by less than 47K ohms.
IN -	16	20	
V _{IN}	17	21	
FLT OUT	19	23	Filter Out —This is the output of the low pass filter which represents the recreated analog signal from the received PCM data words. The filter sample frequency of 256kHz is down 37dB at this point. This is a high impedance output which can be used by itself or connected to the output amplifier stage which has a low output impedance. It should not be loaded by less than 47K ohms, or the Digital MilliWatt response will fall off slightly.

Pin/Function Descriptions (Continued)

Pin	S3506/S3507	S3507A	Description
OUT -	20	24	These two pins are the output and input of the uncommitted output amplifier stage. Signal at the FLT OUT pin can be connected to this amplifier to realize a low output impedance with unity gain, increased gain or reduced gain. This allows easier calibration of the receive channel. The V _{OUT} pin has the capability of driving 0dBm into a 600Ω load. (See Figure 1). If OUT - is connected directly to V _{SS} the op amp will be powered down, reducing power consumption by 10mW, typically.
V _{OUT}	21	25	
V _{DD}	22	27	These are power supply pins. V _{DD} and V _{SS} are positive and negative supply pins, respectively (typ. +5V, -5V). The voltages should be applied simultaneously or V _{SS} should be applied first.
V _{SS}	12	16	
A GND	13	17	Analog and digital ground pins are separate for minimizing crosstalk.
D GND	7	8	
PDN	18	22	Power Down —This TTL compatible input when held low puts the chip into the powered down mode regardless of strobes. The chip will also power down if the strobes stop. The strobes can be high or low, but as long as they are static, the powered down mode is in effect.
A IN		2	The transmit A/B select input selects the A signal input on a positive transition and the B signal input on the negative transition. These inputs are TTL compatible. The A/B signaling bits are sent in bit 8 of the PCM word in the frame following the frame in which T-A/B SEL input makes a transition. A common A/B select input can be used for all channels in a multiplex operation, since it is synchronized to the T-STROBE input in each device.
B IN		1	
T-A/B SEL		26	
A OUT		10	In the decoder the A/B signaling bits received in the PCM input word are latched to the respective outputs in the same frame in which the R-AB SEL input makes a transition. A bit is latched on a positive transition and B bit is latched on a negative transition. A common A/B select input can be used for all channels in a multiplex operation.
B OUT		9	
R-A/B SEL		12	

Functional Description

The simplified block diagram of the S3506/S3507 appears on page one. The device contains independent circuitry for processing transmit and receive signals. Switched capacitor filters provide the necessary bandwidth limiting of voice signals in both directions. Circuitry for coding and decoding operates on the principle of successive approximation, using charge redistribution in a binary weighted capacitor array to define segments and a resistor chain to define steps. A band-gap voltage generator supplies the reference level for the conversion process.

Transmit Section

Input analog signals first enter the chip at the uncommitted op amp terminals. This op amp allows gain trim to be used to set OTLP in the system. From the V_{IN} pin the signal enters the 2nd order analog anti-aliasing filter. This filter eliminates the need for any off-chip filtering as it provides attenuation of 34dB (typ.) at 256kHz and 46dB (typ.) at 512Hz. From the Cosine Filter the signal enters a 5th Order Low-Pass Filter clocked at

256kHz, followed by a 3rd Order High-Pass Filter clocked at 64kHz. The resulting band-pass characteristics meet the CCITT G.711, G.712 and G.733 specifications. Some representative attenuations are >26dB (typ) from 0 to 60Hz and >35dB (typ) from 4.6kHz to 100kHz. The output of the high pass filter is sampled by a capacitor array at the sampling rate of 8kHz. The polarity of the incoming signal selects the appropriate polarity of the reference voltage. The successive approximation analog-to-digital conversion process requires 9½ clock cycles, or about 72μs. A switched capacitor dual-speed, auto-zero loop using a small non-critical external capacitor (0.1μF) provides DC offset cancellation by integrating the sign bit of the PCM data and feeding it back to the non-inverting input of the comparator.

The PCM data word is formatted according to the μ-law companding curve for the S3507 with the sign bit and the ones complement of the 7 magnitude bits according to the AT&T D3 specification. In the S3506 the PCM data word is formatted according to the A-Law companding curve with alternate mark inversion (AMI), meaning that the even bits are inverted per CCITT specifications.

Included in the circuitry of the S3507/S3507A is "All Zero" code suppression so that negative input signal values between decision value numbers 127 and 128 are encoded as 00000010. This prevents loss of repeater synchronization by T1 line clock recovery circuitry as there are never more than 15 consecutive zeros. The 8-bit PCM data is clocked out by the transmit shift clock which can vary from 64kHz to 2.048MHz.


Idle Channel Noise Suppression

An additional feature of the CODEC is a special circuit to eliminate any transmitted idle channel noise during quiet periods. When the input of the chip is such that for 250msec. the only code words generated were +0, -0, +1, or -1, the output word will be a +0. The steady +0 state prevents alternating sign bits or LSB from toggling and thus results in a quieter signal at the decoder. Upon detection of a different value, the output resumes normal operation, resetting the 250msec. timer. This feature is a form of Idle Channel Noise or Crosstalk Suppression. It is of particular importance in the S3506 A-Law version because the A-Law transfer characteristic has "mid-riser" bias which enhances low level signals from crosstalk.

Receive Section

A receive shift clock, variable between the frequencies of 64kHz to 2.048MHz, clocks the PCM data into the input buffer register once every sampling period. A charge proportional to the received PCM data word appears on the decoder capacitor array. A sample and hold initialized to zero by a narrow pulse at the beginning of each sampling period integrates the charge and holds for the rest of the sampling period. A switched-capacitor 5th Order Low-Pass Filter clocked at 256kHz smooths the sampled and held signal. It also performs the loss equalization to compensate for the $\sin x/x$ distortion due to the sample and hold operation. The filter output is available for driving electronic hybrids directly as long as the impedance is greater than 47k Ω . When used in this fashion the low impedance output amp can be switched off for a savings in power consumption. When it is required to drive a 600 Ω load the output is configured as shown in Figure 1 allowing gain trimming as well as impedance matching. With this configuration a transmission level of 0dBm can be delivered into the load with the +3.14dB or +3.17dB overload level being the maximum expected level.

Figure 1. S3507 Input/Output Reference Signal Levels



The resistors are illustrated for a 0dBm IN/0dBm OUT system. Point A bridges a 600 Ω termination and Point D drives a 600 Ω load (illustrated). The 0dBm level produces the equivalent digital milliwatt code at Point E as defined in the AT&T and CCITT specifications for PCM. This is often called the zero transmission level point or OTLP and 3.17dB of overload capability remains before saturation occurs.

	A	B	C	D	E
Voltage for OTLP	.775VRMS 1.10Vpk	1.51VRMS 2.13Vpk	1.44VRMS 2.04Vpk	.775VRMS 1.10Vpk	Digital Milliwatt Code per AT&T/CCITT
Voltage for Saturation	1.12VRMS 1.58Vpk	2.17VRMS 3.075Vpk	2.07VRMS 2.93Vpk	1.12VRMS 1.58Vpk	Saturation Codes

Power Down Logic

Powering down the CODEC can be done in several ways. The most direct is to drive the PDN pin to a low level. Stopping both the transmit strobe and the receive strobe will also put the chip into the stand-by mode. The strobes can be held high or low.

Voltage Reference Circuitry

A temperature compensated band-gap voltage generator ($-3.075V$) provides a stable reference for the coder and decoder. Two amplifiers buffer the reference and supply the coder and decoder independently to minimize crosstalk. This reference voltage is trimmed during assembly to ensure a minimum gain error of $\pm 0.2dB$ due to all causes. The V_{REF} pin should not be connected to any load.

Power Supply and Clock Application

For proper operation V_{DD} and V_{SS} should be applied simultaneously. If not possible, then V_{SS} should be applied first. To avoid forward-biasing the device the clock voltages should not be applied before the power supply voltages are stable. When cards must be plugged into a "hot" system it may be necessary to install 1000Ω current-limiting resistors in series with the clock lines to prevent latch-up.

Timing Requirements

The internal design of the Single-Chip CODEC paid careful attention to the timing requirements of various systems. In North America, central office and channel-bank designs follow the American Telephone and Telegraph Company's T1 Carrier PCM format to multiplex 24 voice channels at a data rate of 1.544Mb/s. PABX designs, on the other hand, may use their own multiplexing formats with different data rates. Yet, in digital telephone designs, CODEC's may be used in a non-multiplexed form with a data rate as low as 64kb/s. The S3507 and S3507A fill these requirements.

In Europe, telephone exchange and channelbank designs follow the CCITT carrier PCM format to multiplex 30 voice channels at a data rate of 2.048Mb/s. The S3506 is designed for this market and will also handle PABX and digital telephone applications requiring the A-Law transfer characteristics.

The timing format chosen for the AMI Codec allows operation in both multiplexed or non-multiplexed form with data rates variable from 64kb/s to 2.048Mb/s. Use of separate internal clocks for filters and for shifting of PCM input/output data allows the variable data rate capability. Additionally, the S3506/S3507 does not require that the 8kHz transmit and receive sampling strobes be exactly 8 bit periods wide. The device has an internal bit counter that counts the number of data bits

shifted. It is reset on the leading (+) edges of the strobe, forcing the PCM output in a high impedance state after the 8th bit is shifted out. This allows the strobe signal to have any duty cycle as long as its repetition rate is 8kHz and transmit/receive shift clocks are synchronized to it. Figure 2 shows the waveforms in typical multiplexed uses of the CODEC.

System Clock

The basic timing of the Codec is provided by the system clock. This 2.048MHz, 1.544MHz, or 256kHz clock is divided down internally to provide the various filter clocks and the timing for the conversions. In most systems this clock will also be used as the shift clock to clock in and out the data. However, the shift clock can actually be any frequency between 64kHz and 2.048MHz as long as one of the two system clock frequencies is provided. Independent strobes and shift clocks allow asynchronous time slot operation of transmit and receive. The 3507 will also operate with a 1.536MHz system clock, as used in some PABX systems, with the CLK SEL pin in the 1.544MHz Mode.

Signaling in μ -Law Systems

The S3506 and S3507 are compact 22-pin devices to meet the two worldwide PCM standards. In μ -Law systems there can be a requirement for signaling information to be carried in the bit stream with the coded analog data. This coding scheme is sometimes called 7-5/6 bit rather than 8 bit because the LSB of every 6th frame is replaced by a signaling bit. This is referred to as A/B Signaling and if a signaling frame carries the "A" bit, then 6 frames later the LSB will carry the "B" bit. To meet this requirement, the S3507A is available in a 28-pin dip package, or in a 28-pin dip carrier, as 6 more pins are required for the inputs and outputs of the A/B signaling.

Pin Configuration—S3507A 28-Lead Chip Carrier




Figure 2A. Waveforms in a 24 Channel PCM System






Figure 2B. Waveforms in 30 Channel PCM System



COMMUNICATION PRODUCTS

Figure 2C. Waveform Details



* In this example, the shift clock is the system clock (1.544 or 2.048MHz). In systems where the data shift rate is not the same, the relationship of each to the strobe remains the same. The system clock and shift clock need not have coincident edges, but must relate to the strobe within the t_{sc} , t_{ss} timing requirements.

The effect of the strobe occurring after the shift clock is to shorten the first (sign) bit at the data output.

The length of the strobe is not critical. It must be at a logic state longer than one system clock cycle. Therefore, the minimum would be $>488\text{ns}$ at 2.048 and the maximum $<124.3\mu\text{sec}$ at 1.544MHz.

	MIN	MAX
t_{cw}	195nsec.	9.38 μsec .
t_{rs}		100ns
t_{fs}		100ns
$t_{sc}(t_{ss})$	-100nsec.	200ns
t_{rc}		100ns
t_{fc}		100ns
t_{sw}	600ns*	124.3 μsec .
t_{cd}	100nsec.	150ns
$t_{dc}(\text{setup time, hold time})$	60nsec.	
t_{rdi}		100ns
t_{fdi}		100ns

† That is, the strobe can precede the shift clock by 200nsec, or follow it by as much as 100nsec.

* @2.048MHz 700ns @1.544MHz

Signaling Interface

In the AT&T T1 carrier PCM format an A/B signaling method conveys channel information. It might include the on-or-off hook status of the channel, dial pulsing (10 or 20 pulses per second), loop closure, ring ground, etc., depending on the application. Two signaling conditions (A and B) per channel, giving four possible signaling states per channel are repeated every 12 frames (1.5 milliseconds). The A signaling condition is sent in bit 8 of all 24 channels in frame 6. The B signaling conditions is sent in frame 12. In each frame, bit 193 (the S bit) performs the terminal framing function and serves to identify frames 6 and 12.

The S3507A in a 28-pin package is designed to simplify the signaling interface. For example, the A/B select input pins are transition sensitive. The transmit A/B select pin selects the A signal input on a positive transition and the B signal input on the negative transition. Internally, the device synchronizes the A/B select input with the strobe signal. As a result, a common A/B select signal can be used for all 24 transmit channels in the channelbank. The A and B signaling bits are sent in the frame following the frame in which the A/B select input makes the transition. Therefore, A/B select input must go positive in the beginning of frame 5 and the negative in the beginning of frame 11 (see Figure 3).

Figure 3. Signaling Waveforms in a T1 Carrier System




Figure 3A. Signaling Waveform Details





Figure 4. A Subscriber Line Interface Circuit



The decoder uses a similar scheme for receiving the A and B signaling bits, with one difference. They are latched to the respective outputs in the same frame in which the A/B select input makes a transition. Therefore, the receive A/B select input must go high at the beginning of frame 6 and go low at the beginning of frame 12.

Applications Examples

There are two major categories of Codec applications. Central office, channel bank and PABX applications using a multiplex scheme, and digital telephone type dedicated applications. Minor applications are various A/D or D/A needs where the 8 bit word size is desirable for μ P interface and fiber optic multiplex systems where non-standard data rates may be used.

A Subscriber Line Interface Circuit

Figure 4 shows a typical diagram of a subscriber line interface circuit using the S3507A. The major elements

of such a circuit used in the central office or PABX are a two-to-four wire converter, PCM Codec with filters (S3507A) and circuitry for line supervision and control. The two-to-four wire converter—generally implemented by a transformer-resistor hybrid—provides the interface between the two-wire analog subscriber loop and the digital signals of the time-division-multiplexed PCM highways. It also supplies battery feed to the subscriber telephone. The line supervision and control circuitry provides off-hook and disconnect supervision, generates ringing and decodes rotary dial pulses. It supplies the A/B signaling bits to the coder for transmission within the PCM voice words. It receives A/B signaling outputs from the decoder and operates the A/B signaling relays.

In the T1 carrier system, 24 voice channels are multiplexed to form the transmit and receive highways, 8 data bits from each channel plus a framing bit called the S bit form a 193 bit frame. Since each channel is sampled 8000 times per second, the resultant data rate is 1.544Mb/s.

Within the channelbank the transmit and receive channels of a Codec can occupy the same time slot for a synchronous operation or they can be independent of each other for time slot asynchronous operation. Asynchronous operation helps minimize switching delays through the system. Since the strobe or sync pulse for the coder and decoder sections is independent of each other in the S3507A, it can be operated in either manner.

In the CCITT carrier system, 30 voice channels and 2 framing and signaling channels are multiplexed to form the transmit and receive PCM highways, 8 data bits from each channel. Since each channel is sampled 8000 times per second, the resultant data rate is 2.048Mb/s.

The line supervision and control circuitry within each subscriber line interface can generate all the timing

signals for the associated Codec under control of a central processor. Alternatively, a common circuitry within the channelbank can generate the timing signals for all channels. Generation of the timing signals for the S3506 and S3507 is straightforward because of the simplified timing requirements (see Timing Requirements for details). Figures 5 and 5A show design schemes for generating these timing signals in a common circuitry. Note that only three signals: a shift clock, a frame reset pulse (coincident with the S bit) and a superframe reset pulse (coincident with the S bit in Frame 1) are needed. These signals are generated by clock recovery circuitry in the channelbank. Since the AMI Codec does not need channel strobes to be exactly 8-bit periods wide, extra decoding circuitry is not needed.

COMMUNICATION PRODUCTS

Figure 5. Generating Timing Signals in a T1 Carrier System






Figure 5A. Generating Timing Signals in a CCITT Carrier System (30 + 2 Channels)





Advanced Product Description

S44231-4B Family

December 1984

Single Chip Coders With Filters

S44231 A-Law Synchronous Codec
S44233 A-Law Asynchronous Codec


S44232 μ -Law Synchronous Codec
S44234 μ -Law Asynchronous Codec

Features

- Exceeds AT&T D3, CCITT G.711, G.712 and G.733 Specifications
- Available with either A-Law or μ -Law Signal Companders
- Input Op Amp for Gain Adjustment and Anti-aliasing Filtering
- Asynchronous or Synchronous Operation for 2048/1544/1536 KHz PCM Data Rates
- Auto-Zero Circuitry Requires No External Components
- Energy Saving Power Down Mode
- Licensed Second Source for Hitachi

General Description

The S44231/2/3 and S44234 are high quality monolithic CMOS Coders suitable for use in telephone central offices and PBX's. These coders provide the interface between the analog signals of the subscriber loop and the digital signals of the PCM highways in telephone switching systems. All coders contain band-limiting filters, the A/D and D/A conversion circuits, and the PCM encoder/decoder. The S44231/3 conform to European A-Law signal companding characteristic and the S44232/4 conform to the North American μ -Law signal companding characteristics.



S44231-4B Family

Pin Function Description

Pin Name	Number	Function
A _{IN}	1	These three pins make up the basic analog input section. A _{IN} is the Analog Input pin and GA1/GA2 are the Gain adjustment and gain adjustment feedback pins. The maximum input to the analog section is +V _{REF} and the minimum input is -V _{REF} where V _{REF} is approximately 2 to 3 volts. The operational amplifier may be tied directly to provide a unity gain input or it may be configured for negative feedback to facilitate system calibration. When configured for negative feedback the load on the op amp should be less than 100pf with approximately 10K to 20K ohms of resistance.
GA1	2	
GA2	3	
A _{GND}	4	Analog Ground should be separate from digital ground in order to minimize crosstalk and noise.
A _{OUT}	5	Analog Out is the smoothed output from the low pass filter after it has been decoded from the PCM input. For minimum distortion pin 5 should be loaded with at least 3K ohms and no more than 100pf.
NC	6	No connect.
V _{DD}	7	Positive supply voltage. Normally +5 volts.
D _{GND}	13	Digital Ground reference point for digital input signals. Normally connected to ground.
P _D	14	Power Down Mode. The power down mode will be activated when this TTL compatible input is held low even if the SYNC lines continue to strobe. The chip will also power down if the SYNCs stop strobing. The strobes can be either high, low or floating, but as long as they are static the power down mode is in effect.
PCM _{OUT}	15	PCM out is the output of the PCM encoder filtering and the A-D conversion. This is a LS-TTL compatible open-drain output. It is active only during transmission of digital PCM output for 8 bit periods of the transmit clock signal following a positive edge on the transmit SYNC input. Data is clocked out by the positive edge of the transmit clock. This pin should have a pull up to V _{DD} of approximately 500 ohms, although only one 500 ohm resistor is required for eight codecs.
V _{SS}	16	Negative supply voltage. Normally -5 volts.
S44231/2		
NC	8	No connect.
PCM _{IN}	9	This is a TTL compatible input for supplying digital PCM data to the codec decoder for conversion into analog form. The PCM data is clocked in by the negative edge of the clock.
CLK	10	Any one of three different clock frequencies (1.536 MHz, 1.544 MHz and 2.048 MHz) will be accepted by this pin. The input clock frequency will automatically be divided down to provide all the necessary internal clocks. This TTL compatible input shifts PCM data out of the coder on the positive going clock edge and shifts the PCM data into the decoder on the negative going clock edge after receiving a positive edge on the SYNC input.
SYNC	11	This TTL compatible pulse input (typ. 8KHz) is used for analog sampling and for initiating the PCM output from the coder and initiate clocking of PCM input data into the decoder. The width of this signal is not critical. An internal bit counter generates the necessary timing for PCM output and input.
NC	12	No Connect.
S44233/4		
PCM _{IN}	8	This is a TTL compatible input for supplying digital PCM data to the codec decoder for conversion into analog form. The PCM data is clocked in by the negative edge of the receive (RCV) clock.
TX.CLK	9	TX.CLK/Transmit clock, RCV.CLK/Receive Clock
RCV.CLK	10	Any one of three different clock frequencies (1.536 MHz, 1.544 MHz and 2.048 MHz) will be accepted by this pin. The input clock frequency will automatically be divided down to provide all the necessary internal clocks. The TX.CLK shifts PCM data out of the coder on the positive going edge and the RCV.CLK shifts PCM data into the decoder on the negative going edges after receiving a positive edge on the TX.SYNC or RCV.SYNC input respectively.
RCV.SYNC	11	RCV.SYNC/Receive Sync, TX.SYNC/Transmit Sync
TX.SYNC	12	These TTL compatible pulse inputs (typ. 8KHz) are used for analog sampling and for initiating the clocking of PCM output from the coder and initiating the clocking of PCM input data into the decoder. The width of these signals is not critical. An internal bit counter generates the necessary timing for PCM output and input.

S44231-4B Family

Absolute Maximum Rating

Item	Rating
V _{DD}	-0.3 to +6V
V _{SS}	+0.3 to -6V
Storage Temperature	-55°C to 125°C
Power Dissipation	0.5W
Digital Input Voltage	-0.3V < V _{IN} < V _{DD} + 0.3V
Analog Input Voltage	V _{SS} - 0.3V < V _{IN} < V _{DD} + 0.3V

Electrical Characteristics

1) Static Characteristics (V_{DD} = 5 ± 0.25V, V_{SS} = -5 ± 0.25V, V_{CC} = 5 ± 0.25V, T_A = 0 - 70°C)

Symbol	S44231/2 Pin	S44233/4 Pin	Descriptions	Specification				Note/Conditions
				Min.	Typ.	Max.	Unit	
I _{DD}	7	7	V _{DD} Current (Open)		5.5	10	mA	
I _{SS}	16	16	V _{SS} Current (Open)	-10	-4.5		mA	
I _{DDST}	7	7	V _{DD} Current (Standby)		0.3	1.0	mA	
I _{SSST}	16	16	V _{SS} Current (Standby)	-0.2			mA	
I _L	1,2,9, 10,14	1,2,8, 9,10	Leak Current	-10.0 -10.0		10.0 10.0 10.0	μA μA μA	VM = 0.8V VM = 2.0V V _{DD} = VM = 5.25V
I _{PL}	11	11,12	Pull Up Current	-100		0.0	μA	
I _{DL}	15	15	Leak Current			10.0	μA	V _{DD} = VM = 5.25V
C _{AIN2}	1,2	1,2	Analog Input Capacitance			10	pF	at 1 MHz V _{bias} = 0V
C _{DIN}	9,10 11,14	8,9,10 11,12,14	Input Capacitance			10	pF	at 1MHz V _{bias} = 0V
R _{OUTA}	5	5	A _{OUT} Resistance		1	10	Ω	
R _{OUTG}	3	3	GA2 Resistance		1	10	Ω	
V _{GSW}			GA2 Output Swing	-3.0		3.0	V	RL = 10kΩ
V _{OFFIN}			Analog Offset Input	-500		-500	mV	Note 1
V _{OFFG}			GA2 Offset Output	-50		50	mV	Note 1
V _{OFFA}			A _{OUT} Offset Output	-50		50	mV	PCM _{IN} = +0-Code
C _{DOUT}	15	15	PCM _{OUT} Capacitance			15.0	pF	at 1MHz V _{bias} = 0V
V _{OL}	15	15	PCM _{OUT} Low Voltage			0.4	V	RL = 500Ω + I _{OL} = 0.8mA
V _{OH}	15	15	PCM _{OUT} High Voltage	V _{CC} - 0.3			V	I _{OH} = -150μA
V _{IH}	10,11 14	10,11 9,12,14	Digital Input High Voltage	2.0			V	
V _{IL}	10,11 14	10,11 9,12,14	Digital Input Low Voltage			0.8	V	

NOTE: 1. Analog Input Amplifier Gain = 0dB (GA1 is connected to GA2)

S44231-4B Family

2) Dynamic Characteristics ($V_{DD} = 5 \pm 0.25V$, $V_{SS} = -5 \pm 0.25V$, $V_{CC} = 5 \pm 0.25V$, $T_A = 0 - 70^\circ C$)

Symbol	Descriptions	Specification				Notes
		Min.	Typ.	Max.	Unit	
FS	Synchronization Rate		8		kHz	
FC	PCM Bit Clock Rate		1536/1544/2048		kHz	
t_{WC}	Clock Pulse Width	200			ns	
t_{WSH}	SYNC Pulse High Width	200			ns	
t_{WSL}	SYNC Pulse Low Width	8			μs	
t_r	Logic Input Rise Time			50	ns	
t_f	Logic Input Fall Time			50	ns	
t_{BCS}	Previous Clock to SYNC Delay	40		100	ns	NOTE 1
t_{CS}	Clock to SYNC Delay			100	ns	NOTE 1,3
t_{cdl}	Clock to PCM _{MSB} Delay			170	ns	NOTE 1,2,4
t_{cd}	Clock to PCM _{OUT} Delay			180	ns	NOTE 1, 2, 5
t_{su}	PCM _{IN} Setup Time	65			ns	NOTE 1
t_{hd}	PCM _{IN} Hold Time	120			ns	NOTE 1
t_{sd}	Sync to PCM _{MSB} Delay			170	ns	NOTE 1,2,4


NOTES:

- t_r , t_f of digital input or clock is assumed 5ns for timing measurement.
- PCM_{OUT} LOAD CONDITION: 500 Ω 165pF + two LS-TTL Equivalent ($I_{IL} = 0.8mA$, $I_{IH} = -150\mu A$) Threshold Level ($V_{OH} = 2.4V$, $V_{OL} = 0.4$)
- Positive value shows SYNC delay from Clock.
- t_{cdl} , t_{sd} are specified by Clock or SYNC which has slower rise time.
- t_{cd} specification is valid for the data except MSB.


3) System Related Characteristics — S44231/3 A-Law Codecs ($V_{DD} = 5 \pm 0.25V$, $V_{SS} = -5 \pm 0.25V$, $V_{CC} = 5 \pm 0.25V$, $T_A = 0 - 70^\circ C$, Input Amplifier Gain = 0dB, GA2 Load = 10K Ω , A_{OUT} Load = 600 Ω)

Symbol	Descriptions	Test Conditions	Specifications				Notes	
			Min.	Typ.	Max.	Unit		
SDA	Signal to Dist. (A to A)	820Hz tone	-45 dBm0	24			dB	p-wgt NOTE 1
			-40	30			dB	
			-30 to +3	35			dB	
SNA	Signal to Dist. (A to A)	Noise	-55 dBm0	14			dB	
			-40	29			dB	
			-34	34			dB	
			-27 to -6	36			dB	
			-3	28			dB	
SDX	Signal to Dist. (A to D)	820Hz tone	-45 dBm0	26			dB	p-wgt NOTE 1
			-40	31			dB	
			-30 to +3	36			dB	
SNX	Signal to Dist. (A to D)	Noise	-55 dBm0	15			dB	
			-40	30			dB	
			-34	35			dB	
			-27 to -6	37			dB	
SDR	Signal to Dist. (D to A)	820Hz tone	-45 dBm0	25			dB	p-wgt NOTE 1
			-40	30			dB	
			-30 to +3	35			dB	
SNR	Signal to Dist. (D to A)	Noise	-55 dBm0	15			dB	
			-40	30			dB	
			-34	35			dB	
			-27 to -6	37			dB	

S44231/2 Timing Chart



S44233/4 Timing Chart



S44231-4B Family

3) System Related Characteristics — S44231/3 A-Law Codecs (Continued)

Symbol	Descriptions	Test Conditions		Specifications				Notes	
				Min.	Typ.	Max.	Unit		
GTA	Gain Track. (A to A)	820Hz tone	-55 to -50 dBm0	-1.0		1.0	dB	NOTE 1	
			-50 to -40	-0.5		0.5	dB		
			-40 to +3	-0.4		0.3	dB		
GNA	Gain Track. (A to A)	Noise	-60 to -55 dBm0 -55 to -10	-0.8 -0.4		0.8 0.4	dB dB		
GTX	Gain Track. (A to D)	820Hz tone	-55 to -50 dBm0	-0.8		0.8	dB	NOTE 1	
			-50 to -40	-0.4		0.4	dB		
			-40 to +3	-0.2		0.2	dB		
GNX	Gain Track. (A to D)	Noise	-60 to -55 dBm0	-0.6		0.6	dB		
			-55 to -40	-0.4		0.4	dB		
			-40 to -10	-0.2		0.2	dB		
GTR	Gain Track. (D to A)	820Hz tone	-55 to -50 dBm0	-0.8		0.8	dB	NOTE 1	
			-50 to -40	-0.4		0.4	dB		
			-40 to +3	-0.2		0.2	dB		
GNR	Gain Track. (D to A)	Noise	-60 to -55 dBm0 -55 to -40	-0.4 -0.2		0.4 0.2	dB dB		
FRX	Freq. Response (A to D) (Loss)	Relative to 820Hz 0dBm0	0.06kHz	24				dB	NOTE 1
			0.2	0.0		2.0			
			0.3 to 3	-0.15		0.15			
			3.18	-0.15		0.65			
			3.4	0.0		0.8			
FRR	Freq. Response (D to A) (Loss)	Relative to 820Hz 0dBm0	0 to 3kHz	-0.15		0.15		dB	NOTE 1
			3.18	-0.15		0.65			
			3.4	0.0		0.8			
			3.78	6.5					
AIL	Analog Input Level	820Hz 0dBm0	25°C nom. P.S.	1.217	1.231	1.246	Vrms	NOTE 1	
AOL	Analog Output Level	1020Hz 0dBm0	25°C nom. P.S.	1.217	1.231	1.246	Vrms	NOTE 1	
AT	AIL, AOL Variation with temp.	Relative to 25°C nominal P.S.			±20		ppm/°C		
AP	AIL, AOL Variation with P.S.	25°C, Supplies ±5%			±0.01		dB		
ALS	GAIN Variation over Temp. P.S.	A to D D to A	INITIAL	-0.2		0.2	dB		
AIP	Peak Analog Input			3.0			V		
AOP	Peak Analog Output			2.5			V		
PDL	Propagation Delay	A to A	0dBm0		450	480	μs		
DD	Delay Distortion	A to A 0dBm0	0.5 to 0.6kHz			1.4		rel. to min. delay	
			0.6 to 1.0			0.7			
			1.0 to 2.6			0.2			
			2.6 to 2.8			1.4			
PSRR	PSRR	A to A $A_{IN}=A_{GND}$ 0.3 - 50kHz	+5V + 100mV op	30			dB		
			-5V + 100mV op	30					

NOTE 1: Total variation of GAIN including the initial fluctuation temperature variation and power supply dependence (0-70°C, $V_{DD}/V_{SS} = \pm 5V \pm 5\%$).

S44231-4B Family

3) System Related Characteristics — S44231/3 A-Law Codecs (Continued)

Symbol	Descriptions	Test Conditions		Specifications				Notes
				Min.	Typ.	Max.	Unit	
ICNA	Idle Ch. Noise	A to A	$A_{IN}=A_{GND}$			-70	dBmOP	A-Law
ICNX	Idle Ch. Noise	A to D	$A_{IN}=A_{GND}$			-72	dBmOP	A-Law
ICNR	Idle Ch. Noise	D to A	$PCM_{IN}=+0\text{-CODE}$			-78	dBmOP	A-Law
IM1	Intermodulation	A to A (2a-b)	a;0.47kHz, -4 dBmO b;0.32, -4			-38	dBmO	
IM2	Intermodulation	A to A (a-b)	a;1.02kHz, -4 dBmO b;0.05, -23			-52	dBmO	
ICS	Single Freq. Noise	A to A	8, 16, 24, $A_{IN}=A_{GND}$ 32, 40kHz			-50	dBmO	
DIS	Discrimination	A to A	4.6 to 200kHz	30			dB	
XTKA	A_{IN} to A_{OUT} Crosstalk		1020Hz 0dBmO			-65	dB	
XTKD	PCM_{IN} to PCM_{OUT}		1020Hz 0dBmO			-65	dB	

3) System Related Characteristics — S44232/4 μ -Law Codecs ($V_{DD} = 5 \pm 0.25V$, $V_{SS} = -5 \pm 0.25V$, $V_{CC} = 5 \pm 0.25V$, $T_A = 0 - 70^\circ C$, Input Amplifier Gain = 0dB, V_{REF} -pin remains open, GA2 Load = 10K Ω , A_{OUT} Load = 600 Ω).

Symbol	Descriptions	Test Conditions		Specifications				Notes
				Min.	Typ.	Max.	Unit	
SDA	Signal to Dist. (A to A)	1020Hz tone	-45 dBmO	25			dB	c-wgt
			-40	30			dB	
			-30 to +3	35			dB	
SDX	Signal to Dist. (A to D)	1020Hz tone	-45 dBmO	76			dB	c-wgt
			-40	31			dB	
			-30 to +3	36			dB	
SDR	Signal to Dist. (D to A)	1020Hz tone	-45 dBmO	26			dB	c-wgt
			-40	31			dB	
			-30 to +3	36			dB	
GTA	Gain Track. (A to A)	1020Hz tone	-55 to -50 dBmO	-1.0		1.0	dB	
			-50 to -40	-0.5		0.5	dB	
			-40 to +3	-0.3		0.3	dB	
GTX	Gain Track. (A to D)	1020Hz tone	-55 to -50 dBmO	-0.8		0.8	dB	
			-50 to -40	-0.4		0.4	dB	
			-40 to +3	-0.2		0.2	dB	
GTR	Gain Track. (D to A)	1020Hz tone	-55 to -50 dBmO	-0.8		0.8	dB	
			-50 to -40	-0.4		0.4	dB	
			-40 to +3	-0.2		0.2	dB	
FRX	Freq. Response (A to D) (Loss)	Relative to 820Hz 0dBmO	0.06kHz	24				dB
			0.2	-0.15		2.5		
			0.3 to 3	-0.15		0.2		
			3.18	-0.15		0.65		
			3.4	0.0		0.8		
			3.78	6.5				

S44231-4B Family

3) System Related Characteristics — S44236/8 μ -Law Codecs ($V_{DD} = 5 \pm 0.25V$, $V_{SS} = -5 \pm 0.25V$, $V_{CC} = 5 \pm 0.25V$, $T_A = 0 - 70^\circ C$, Input Amplifier Gain = 0dB, V_{REF} -pin remains open, GA2 Load = 10K Ω , A_{OUT} Load = 600 Ω).

Symbol	Descriptions	Test Conditions		Specifications				Notes
				Min.	Typ.	Max.	Unit	
FRR	Freq. Response (D to A) (Loss)	Relative to 820Hz 0dBm0	0 to 3kHz 3.18 3.4 3.78	-0.15 -0.15 0.0 6.5		0.2 0.65 0.8	dB	
AIL	Analog Input Level	1020Hz 0dBm0	25°C nom. P.S.	1.213	1.227	1.241	Vrms	
AOL	Analog Output Level	1020Hz 0dBm0	25°C nom. P.S.	1.213	1.227	1.241	Vrms	
AT	AIL, AOL Variation with temp.	Relative to 25°C nominal P.S.			± 20		ppm/°C	
AP	AIL, AOL Variation with P.S.	25°C, Supplies $\pm 5\%$			± 0.01		dB	
ALS	GAIN Variation over Temp. P.S.	A to D D to A	INITIAL	-0.2		0.2	dB	
AIP	Peak Analog Input			3.0			V	
AOP	Peak Analog Output			2.5			V	
PDL	Propagation Delay	A to A	0dBm0		450	480	μs	
DD	Delay Distortion	A to A 0dBm0	0.5 to 0.6kHz 0.6 to 1.0 1.0 to 2.6 2.6 to 2.8			1.4 0.7 0.2 1.4	ms	rel. to min. delay
PSRR	PSRR	A to A $A_{IN} = A_{GND}$ 0.3 - 50kHz	+5V + 100mV op -5V + 100mV op	30			dB	
ICNA	Idle Ch. Noise	A to A	$A_{IN} = A_{GND}$			15	dBrnc0	
ICNX	Idle Ch. Noise	A to D	$A_{IN} = A_{GND}$			14	dBrnc0	
ICNR	Idle Ch. Noise	D to A	$PCM_{IN} = +0$ -CODE			9	dBrnc0	
IM1	Intermodulation	A to A (2a-b) a; 0.47kHz, -4 dBm0 b; 0.32, -4				-38	dBm0	
IM2	Intermodulation	A to A (a-b) a; 1.02kHz, -4 dBm0 b; 0.05, -23				-52	dBm0	
ICS	Single Freq. Noise	A to A $A_{IN} = A_{GND}$	8, 16, 24, 32, 40kHz			-50	dBm0	
DIS	Discrimination	A to A 0dBm0	4.6 to 200kHz	30			dB	
XTKA	A_{IN} to A_{OUT} Crosstalk	1020Hz	0dBm0			-65	dB	
XTKD	PCM_{IN} to PCM_{OUT}	1020Hz	0dBm0			-65	dB	

Codecs Bridge the Analog/Digital Worlds

Single chip CMOS Codec Combo's, with their A/D and D/A converters and all the necessary analog filtering, are a powerful tool for the systems designer. Typically codecs have three major uses. The traditional use of a codec is as a gateway between the analog subscriber loop and the digital pathways of a central telephone office. In the newer digital PBX's the single chip codec is found in the telephone handset itself and thus is the key in bringing out the power of voice/data integration to the latest PBX generation. The third major application of codecs is in smart instrumentation where digital signal processing is required, and the codec replaces separate A/D and D/A converters and associated filters.

Operation

PCM to Analog (Receive Section) — The PCM data is shifted into the decoder's input buffer register once every sampling period. Once the PCM data has been shifted into the decoder register a charge proportional to the received PCM data word value appears on the decoder's capacitor array. A sample and hold circuit integrates to the charge value and holds that value for the rest of the sampling period. Then a low-pass switched capacitor filter smooths the signal and performs loss equalization to compensate for the $\sin x/x$ distortion due to the sample and hold operation. The low pass filter's output is then buffered and available for driving electronic hybrids directly.

Analog to PCM (Transmit Section) — The analog input signal is placed on the uncommitted op amps terminals. The op amp allows for input gain adjustment if necessary to either 0 dB or the system's 0 level. The op amp also acts as a 2nd order analog anti-aliasing filter by bandlimiting the input to less than half of the sampling frequency per the Nyquist Rate Theorem. To meet CCITT G.712 specifications the analog signal is filtered by a cosine filter, a 6th order low-pass filter, and the high-pass filter before being sampled. The sampling is performed by a capacitor array at a rate of 8KHz and the value fed into the encoder. From the encoder the 8-bit PCM data is clocked out by the shift clock.

Lastly, an auto-zero loop (without any external capacitor) provides cancellation of any DC offset by integrating the sign bit of the PCM data and feeding it

back to the non-inverting input of the comparator, and a sign bit fixation circuitry reduces idle channel noise during quiet periods.

Timing Requirements — The 8KHz transmit and receive sampling strobes need not be exactly 8 bit periods wide. The codec has an internal bit counter that counts the number of data bits shifted and forces the PCM output into a high impedance state after the 8th bit has been shifted out. This allows the strobe signal to have any duty cycle as long as its repetition rate is 8KHz and the shift clock is synchronized to it and the clock rate is either 1.536MHz, 1.544MHz, or 2.048MHz. Note that all internal clocks for the switched capacitor filters and timing conversions are automatically derived, no external control signal for clock selection is required.

Power Down Circuitry — The Codec can be powered down in two ways. The most direct power down command is to force the \overline{PD} (pin 14) mode select low. This will shut down the chip regardless of the strobes. The second way is to stop strobing with the SYNC (pin 11) input. The SYNC can be held high, low or floating just so long as its state is not changed. After the chip has been shut down the PCM_{OUT} is locked into a high impedance state and the A_{OUT} is connected to A_{GND} to avoid output noise to the system.

A/ μ Law Characteristics — Compression (refer to Figure 1) allows more channels to be multiplexed on a given transmission media by reducing the bandwidth of each individual channel. Figures 2 and 3 show the A-Law and μ -Law companding transfer functions used in telephony to convert the speaker's analog voice signal into PCM. Figures 4 and 5 show the expansion transfer functions used to convert the digital PCM signal back into an analog signal for the end telephone user to hear.

Response Characteristics — Figure 6 shows the very flat (less than $\pm .25$ dB) response of a typical S4423X receiver filter, while Figure 7 shows the very flat response a typical S4423X transmit filter. Figure 8 shows the gain tracking curve a typical S4423X codec and Figure 9 shows the signal to distortion ratio of a typical S4423X codec. Together the flat filter response, excellent gain tracking, and low distortion make the S4423X family an excellent choice for telephony's demanding quality needs.





Figure 1.



COMMUNICATION PRODUCTS

Figure 2. The A-Law A/D Companding Transfer Function.




Figure 3. The μ -Law A/D Companding Transfer Function.




Figure 4. The A-Law D/A Companding Transfer Function




Figure 5. The μ -Law D/A Companding Transfer Function.




Figure 6.




Figure 7.




Figure 8.





Figure 9.



COMMUNICATION
PRODUCTS



Advanced Product Description

S44235-8B Family

December 1984

Single Chip Codecs With Filters And PLL

S44235 A-Law Synchronous Codec
S44237 A-Law Asynchronous Codec

S44236 μ -Law Synchronous Codec
S44238 μ -Law Asynchronous Codec

Features


- Exceeds AT&T D3, CCITT G.711, G.712 and G.733 Specifications
- Available with either A-Law or μ -Law Signal Companders
- Input Op Amp for Gain Adjustment and Anti-aliasing Filtering
- Internal Clock Generator for 64 KHz to 2048 KHz PCM Rate as PLL Circuit
- Synchronous Operation all Devices/ Asynchronous (S44237/8)
- Auto-Zero Circuitry Requires No External Components

- Energy Saving Power Down Mode
- Licensed Second Source for Hitachi



General Description

The S44235/6/7 and S44238 are high quality monolithic CMOS Codecs suitable for use in telephone central offices and PBX's. These codecs provide the interface between the analog signals of the subscriber loop and the digital signals of the PCM highways in telephone switching systems. All codecs contain band-limiting filters, the A/D and D/A conversion circuits, and the PCM encoder/decoder. The S44235/7 conform to European A-Law signal companding characteristic and the S44236/8 conform to the North American μ -Law signal companding characteristics.

Functional Block Diagram



Pin Configuration



S44235-8B Family

Pin Function Description

Pin Name	Number	Function
A _{IN}	1	These three pins make up the basic analog input section. A _{IN} is the Analog Input pin and GA1/GA2 are the Gain adjustment and gain adjustment feedback pins. The maximum input to the analog section is +V _{REF} and the minimum input is -V _{REF} where V _{REF} is approximately 2 to 3 volts. The operational amplifier may be tied directly to provide a unity gain input or it may be configured for negative feedback to facilitate system calibration. When configured for negative feedback the load on the op amp should be less than 100pf with approximately 10K to 20K ohms of resistance.
GA1	2	
GA2	3	
A _{GND}	4	Analog Ground should be separate from digital ground in order to minimize crosstalk and noise.
A _{OUT}	5	Analog Out is the smoothed output from the low pass filter after it has been decoded from the PCM input. For minimum distortion pin 5 should be loaded with at least 3K ohms and no more than 100pf.
V _{REF}	6	External voltage reference input. To activate the internal voltage reference, this pin should be either connected to V _{SS} or left open.
V _{DD}	7	Positive supply voltage. Normally +5 volts.
D _{GND}	13	Digital Ground reference point for digital input signals. Normally connected to ground.
PD	14	Power Down Mode. The power down mode will be activated when this TTL compatible input is held low even if the SYNC lines continue to strobe. The chip will also power down if the SYNCs stop strobing. The strobes can be either high, low or floating, but as long as they are static the power down mode is in effect.
PCM _{OUT}	15	PCM out is the output of the PCM encoder filtering and the A-D conversion. This is a LS-TTL compatible open-drain output. It is active only during transmission of digital PCM output for 8 bit periods of the transmit clock signal following a positive edge on the transmit SYNC input. Data is clocked out by the positive edge of the transmit clock. This pin should have a pull up to V _{DD} of approximately 500 ohms, although only one 500 ohm resistor is required for eight codecs.
V _{SS}	16	Negative supply voltage. Normally -5 volts.
S44235/6		
NC	8	No connect.
PCM _{IN}	9	This is a TTL compatible input for supplying digital PCM data to the codec decoder for conversion into analog form. The PCM data is clocked in by the negative edge of the clock.
CLK	10	Any one of three different clock frequencies (1.536 MHz, 1.544 MHz and 2.048 MHz) will be accepted by this pin. The input clock frequency will automatically be divided down to provide all the necessary internal clocks. This TTL compatible input shifts PCM data out of the coder on the positive going clock edge and shifts the PCM data into the decoder on the negative going clock edge after receiving a positive edge on the SYNC input.
SYNC	11	This TTL compatible pulse input (typ. 8KHz) is used for analog sampling and for initiating the PCM output from the coder and initiate clocking of PCM input data into the decoder. The width of this signal is not critical. An internal bit counter generates the necessary timing for PCM output and input.
NC	12	No Connect.
S44237/8		
PCM _{IN}	8	This is a TTL compatible input for supplying digital PCM data to the codec decoder for conversion into analog form. The PCM data is clocked in by the negative edge of the receive (RCV) clock.
TX.CLK	9	TX.CLK/Transmit clock, RCV.CLK/Receive Clock
RCV.CLK	10	Any one of three different clock frequencies (1.536 MHz, 1.544 MHz and 2.048 MHz) will be accepted by this pin. The input clock frequency will automatically be divided down to provide all the necessary internal clocks. The TX.CLK shifts PCM data out of the coder on the positive going edge and the RCV.CLK shifts PCM data into the decoder on the negative going edges after receiving a positive edge on the TX.SYNC or RCV.SYNC input respectively.
RCV.SYNC	11	RCV.SYNC/Receive Sync, TX.SYNC/Transmit Sync
TX.SYNC	12	These TTL compatible pulse inputs (typ. 8KHz) are used for analog sampling and for initiating the clocking of PCM output from the coder and initiating the clocking of PCM input data into the decoder. The width of these signals is not critical. An internal bit counter generates the necessary timing for PCM output and input.

S44235-8B Family

Absolute Maximum Rating

Item	Rating
V _{DD}	-0.3 to +7V
V _{SS}	+0.3 to -7V
Storage Temperature	-55°C to 125°C
Power Dissipation	0.5W
Digital Input Voltage	-0.3V < V _{IN} < V _{DD} + 0.3V
Analog Input Voltage	V _{SS} - 0.3V < V _{IN} < V _{DD} + 0.3V

Electrical Characteristics

1) Static Characteristics (V_{DD} = 5 ± 0.25V, V_{SS} = -5 ± 0.25V, V_{CC} = 5 ± 0.25V, T_A = 0 - 70°C)

Symbol	S44235/6 Pin	S44237/8 Pin	Descriptions	Specification				Note/Conditions
				Min.	Typ.	Max.	Unit	
I _{DD}	7	7	V _{DD} Current (Open)		5.5	10	mA	
I _{SS}	16	16	V _{SS} Current (Open)	-10	-4.5		mA	
I _{DDST}	7	7	V _{DD} Current (Standby)		0.3	1.0	mA	
I _{SSST}	16	16	V _{SS} Current (Standby)	-0.2			mA	
I _L	1,2,9, 10,14	1,2,8, 9,10,14	Leak Current	-10.0		10.0	μA	V _M = 0.8V V _M = 2.0V V _{DD} = V _M = 5.25V
				-10.0		10.0	μA	
						10.0	μA	
I _{PL}	6,11	6,11,12	Pull Up Current	-100		0.0	μA	
I _{DL}	15	15	Leak Current			10.0	μA	V _{DD} = V _M = 5.25V
C _{AIN1}	1,2	1,2	Analog Input Capacitance		100	200	pF	at 1 kHz V _{bias} = 0V
C _{AIN2}	1,2	1,2	Analog Input Capacitance			10	pF	at 1 MHz V _{bias} = 0V
CD _{IN}	6,9,10 11,14	6,8,9,10 11,12,14	Input Capacitance			10	pF	at 1MHz V _{bias} = 0V
R _{OUTA}	5	5	A _{OUT} Resistance		1	10	Ω	
R _{OUTG}	3	3	GA2 Resistance		1	10	Ω	
V _{GSW}			GA2 Output Swing	-3.0		3.0	V	RL = 10kΩ
V _{OFFIN}			Analog Offset Input	-500		-500	mV	Note 1
V _{OFFG}			GA2 Offset Output	-50		50	mV	Note 1
V _{OFFA}			A _{OUT} Offset Output	-50		50	mV	PCM _{IN} = +0-Code
CD _{OUT}	15	15	PCM _{OUT} Capacitance			15.0	pF	at 1MHz V _{bias} = 0
V _{OL}	15	15	PCM _{OUT} Low Voltage			0.4	V	RL = 500Ω + I _{OL} = 0.8mA
V _{OH}	15	15	PCM _{OUT} High Voltage	V _{CC} -0.3			V	I _{OH} = -150μA
V _{IH}	10,11 2,14	2,10,11 9,12,14	Digital Input High Voltage	2.0			V	
V _{IL}	10,11 2,14	2,10,11 9,12,14	Digital Input Low Voltage			0.8	V	
R _{AIN}	1	1	Analog Input Resistance	50	200		kΩ	at 1MHz

NOTE: 1. Analog Input Amplifier Gain = 0dB (GA1 is connected to GA2)

S44235-8B Family

2) Dynamic Characteristics ($V_{DD} = 5 \pm 0.25V$, $V_{SS} = -5 \pm 0.25V$, $V_{CC} = 5 \pm 0.25V$, $T_A = 0 - 70^\circ C$)

Symbol	Descriptions	Specification				Notes
		Min.	Typ.	Max.	Unit	
FS	Synchronization Rate		8		kHz	
FC	PCM Bit Clock Rate		1536/1544/2048		kHz	
t_{WC}	Clock Pulse Width	200			ns	
t_{WSH}	SYNC Pulse High Width	200			ns	
t_{WSL}	SYNC Pulse Low Width	8			μs	
t_r	Logic Input Rise Time			50	ns	
t_f	Logic Input Fall Time			50	ns	
t_{BCS}	Previous Clock to SYNC Delay	40		100	ns	NOTE 1
t_{CS}	Clock to SYNC Delay			100	ns	NOTE 1,3
t_{cdl}	Clock to PCM _{MSB} Delay			170	ns	NOTE 1,2,4
t_{bs}	Bit Steal Set Up Time	200			ns	NOTE 1,6
t_{cd}	Clock to PCM _{OUT} Delay			180	ns	NOTE 1, 2, 5
t_{su}	PCM _{IN} Setup Time	65			ns	NOTE 1
t_{hd}	PCM _{IN} Hold Time	120			ns	NOTE 1
t_{bh}	Bit Steal Hold Time	200			ns	NOTE 1,6
t_{sd}	Sync to PCM _{MSB} Delay			170	ns	NOTE 1,2, 4

NOTES:

- t_r , t_f of digital input or clock is assumed 5ns for timing measurement.
- PCM_{OUT} LOAD CONDITION: 500 Ω 165pF + two LS-TTL Equivalent ($I_{IL} = 0.8mA$, $I_{IH} = -150\mu A$) Threshold Level ($V_{OH} = 2.4V$, $V_{OL} = 0.4$)
- Positive value shows SYNC delay from Clock.
- t_{cdl} , t_{sd} are specified by Clock or SYNC which has slower rise time.
- t_{cd} specification is valid for the data except MSB.
- Applicable S44236/S44238.

3) System Related Characteristics — S44235/7 A-Law Codecs ($V_{DD} = 5 \pm 0.25V$, $V_{SS} = -5 \pm 0.25V$, $V_{CC} = 5 \pm 0.25V$, $T_A = 0 - 70^\circ C$, Input Amplifier Gain = 0dB, GA2 Load = 10K Ω , A_{OUT} Load = 600 Ω), Synchronous/Nosignaling operation. FC (PCM BIT CLOCK) = 2048 kHz)

Symbol	Descriptions	Test Conditions	Specifications				Notes	
			Min.	Typ.	Max.	Unit		
SDA	Signal to Dist. (A to A)	820Hz tone	-45 dBm0 -40 -30 to +3	24 30 35			dB dB dB	p-wgt
SNA	Signal to Dist. (A to A)	Noise	-55 dBm0 -40 -34 -27 to -6 -3	14 29 34 36 28			dB dB dB dB dB	p-wgt
SDX	Signal to Dist. (A to D)	820Hz tone	-45 dBm0 -40 -30 to +3	26 31 36			dB dB dB	p-wgt
SNX	Signal to Dist. (A to D)	Noise	-55 dBm0 -40 -34 -27 to -6	15 30 35 37			dB dB dB dB	

S44235-8B Family

3) System Related Characteristics — S44235/7 A-Law Codecs (Continued)

Symbol	Descriptions	Test Conditions		Specifications			Unit	Notes
				Min.	Typ.	Max.		
SDR	Signal to Dist. (D to A)	820Hz tone	-45 dBm0	26			dB	p-wgt
			-40	31			dB	
			-30 to +3	36			dB	
SNR	Signal to Dist. (D to A)	Noise	-55 dBm0	15			dB	
			-40	30			dB	
			-34	35			dB	
			-27 to -6	37			dB	
GTA	Gain Track. (A to A)	820Hz tone	-55 to -50 dBm0	-1.0		1.0	dB	
			-50 to -40	-0.5		0.5	dB	
			-40 to +3	-0.4		0.3	dB	
GNA	Gain Track. (A to A)	Noise	-60 to -55 dBm0	-0.8		0.8	dB	
			-55 to -10	-0.4		0.4	dB	
GTX	Gain Track. (A to D)	820Hz tone	-55 to -50 dBm0	-0.8		0.8	dB	
			-50 to -40	-0.4		0.4	dB	
			-40 to +3	-0.2		0.2	dB	
GNX	Gain Track. (A to D)	Noise	-60 to -55 dBm0	-0.6		0.6	dB	
			-55 to -40	-0.4		0.4	dB	
			-40 to -10	-0.2		0.2	dB	
GTR	Gain Track. (D to A)	820Hz tone	-55 to -50 dBm0	-0.8		0.8	dB	
			-50 to -40	-0.4		0.4	dB	
			-40 to +3	-0.2		0.2	dB	
GNR	Gain Track. (D to A)	Noise	-60 to -55 dBm0	-0.4		0.4	dB	
			-55 to -10	-0.2		0.2	dB	
			-40 to +3	-0.2		0.2	dB	
FRX	Freq. Response (A to D) (Loss)	Relative to 820Hz 0dBm0	0.06kHz	24			dB	
			0.2	-0.15		2.0		
			0.3 to 3	-0.15		0.15		
			3.18	-0.15		0.65		
			3.4	0.0		0.8		
			3.78	6.5				
FRR	Freq. Response (D to A) (Loss)	Relative to 820Hz 0dBm0	0 to 3kHz	-0.15		0.15	dB	
			3.18	-0.15		0.65		
			3.4	0.0		0.8		
			3.78	6.5				
AIL	Analog Input Level	820Hz 0dBm0	25°C nom. P.S.	1.217	1.231	1.246	Vrms	
AOL	Analog Output Level	1020Hz 0dBm0	25°C nom. P.S.	1.217	1.231	1.246	Vrms	
ICNA	Idle Ch. Noise	A to A	$A_{IN} = A_{GND}$			-78	dBm0P	
ICNX	Idle Ch. Noise	A to D	$A_{IN} = A_{GND}$			-80	dBm0P	
ICNR	Idle Ch. Noise	D to A	$PCM_{IN} = +0\text{-CODE}$			-80	dBm0P	
XTKA	A_{IN} to A_{OUT} Crosstalk	820Hz 0dBm0				-65	dB	
XTKD	PCM_{IN} to PCM_{OUT}	820Hz 0dBm0				-65	dB	

S44235-8B Family

3) System Related Characteristics — S44236/8 μ -Law Codecs ($V_{DD} = 5 \pm 0.25V$, $V_{SS} = -5 \pm 0.25V$, $V_{CC} = 5 \pm 0.25V$, $T_A = 0 - 70^\circ C$, Input Amplifier Gain = 0dB, V_{REF} -pin remains open, GA2 Load = 10K Ω , A_{OUT} Load = 600 Ω), Synchronous/Nosignaling operation. FC (PCM BIT CLOCK) = 2048 kHz.

Symbol	Descriptions	Test Conditions		Specifications				Notes
				Min.	Typ.	Max.	Unit	
SDA	Signal to Dist. (A to A)	1020Hz tone	-45 dBm0 -40 -30 to +3	25 30 35			dB dB dB	c-wgt
SDX	Signal to Dist. (A to D)	1020Hz tone	-45 dBm0 -40 -30 to +3	76 31 36			dB dB dB	c-wgt
SDR	Signal to Dist. (D to A)	1020Hz tone	-45 dBm0 -40 -30 to +3	26 31 36			dB dB dB	c-wgt
GTA	Gain Track. (A to A)	1020Hz tone	-55 to -50 dBm0 -50 to -40 -40 to +3	-1.0 -0.5 -0.3		1.0 0.5 0.3	dB dB dB	
GTX	Gain Track. (A to D)	1020Hz tone	-55 to -50 dBm0 -50 to -40 -40 to +3	-0.8 -0.4 -0.2		0.8 0.4 0.2	dB dB dB	
GTR	Gain Track. (D to A)	1020Hz tone	-55 to -50 dBm0 -50 to -40 -40 to +3	-0.8 -0.4 -0.2		0.8 0.4 0.2	dB dB dB	
FRX	Freq. Response (A to D) (Loss)	Relative to 820Hz 0dBm0	0.06kHz 0.2 0.3 to 3 3.18 3.4 3.78	24 -0.15 -0.15 -0.15 0.0 6.5		2.5 0.2 0.65 0.8	dB	
FRR	Freq. Response (D to A) (Loss)	Relative to 820Hz 0dBm0	0 to 3kHz 3.18 3.4 3.78	-0.15 -0.15 0.0 6.5		0.2 0.65 0.8	dB	
AIL	Analog Input Level	1020Hz 0dBm0	25°C nom. P.S.	1.213	1.227	1.241	Vrms	
AOL	Analog Output Level	1020Hz 0dBm0	25°C nom. P.S.	1.213	1.227	1.241	Vrms	
ICNA	Idle Ch. Noise	A to A	A _{IN} =A _{GND}			17	dBrnc0	
ICNX	Idle Ch. Noise	A to D	A _{IN} =A _{GND}			16	dBrnc0	
ICNR	Idle Ch. Noise	D to A	PCM _{IN} = +0-CODE			10	dBrnc0	
XTKA	A _{IN} to A _{OUT} Crosstalk	1020Hz	0dBm0			-65	dB	
XTKD	PCM _{IN} to PCM _{OUT}	1020Hz	0dBm0			-65	dB	

COMMUNICATION PRODUCTS

S44235-8B Family

3) System Related Characteristics — S44235/6/7/8 μ -Law Codecs ($V_{DD} = 5 \pm 0.25V$, $V_{SS} = -5 \pm 0.25V$, $V_{CC} = 5 \pm 0.25V$, $T_A = 0 - 70^\circ C$, Input Amplifier Gain = 0dB, V_{REF} -pin remains open, GA2 Load = 10K Ω , A_{OUT} Load = 600 Ω), Synchronous/Nosignaling operation FC (PCM BIT CLOCK) = 2048 KHz)

Symbol	Descriptions	Test Conditions		Specifications				Notes
				Min.	Typ.	Max.	Unit	
AT	AIL, AOL Variation with temp.	Relative to 25°C nominal P.S.			± 20		ppm/°C	
AP	AIL, AOL Variation with P.S.	25°C, Supplies ± 5%			± 0.01		dB	
ALS	GAIN Variation over Temp. P.S.	A to D D to A	INITIAL	-0.2		0.2	dB	
AIP	Peak Analog Input			3.0			V	
AOP	Peak Analog Output			2.5			V	
PDL	Propagation Delay	A to A	0dBm0		450	480	μ s	
DD	Delay Distortion	A to A 0dBm0	0.5 to 0.6kHz 0.6 to 1.0 1.0 to 2.6 2.6 to 2.8			1.4 0.7 1.2 1.4	ms	rel. to min. delay
PSRR	PSRR	A to A $A_{IN} = A_{GND}$ 0.3 - 50kHz	+5V + 100mV op	30			dB	
			-5V + 100mV op	30				
IM1	Intermodulation	A to A (2a-b) a; 0.47kHz, -4 dBm0 b; 0.32, -4				-38	dBm0	
IM2	Intermodulation	A to A (a-b) a; 1.02kHz, -4 dBm0 b; 0.05, -23				-52	dBm0	
ICS	Single Freq. Noise	A to A $A_{IN} = A_{GND}$	8, 16, 24, 32, 40kHz			-50	dBm0	
DIS	Discrimination	A to A 0dBm0	4.6 to 200kHz	30			dB	

Codecs Bridge the Analog/Digital Worlds

Single chip CMOS Codec Combo's, with their A/D and D/A converters and all the necessary analog filtering, are a powerful tool for the systems designer. Typically codecs have three major uses. The traditional use of a codec is as a gateway between the analog subscriber loop and the digital pathways of a central telephone office. In the newer digital PBX's the single chip codec is found in the telephone handset itself and thus is the key in bringing out the power of voice integration to the latest PBX generation. The third major application of codecs is in smart instrumentation where digital signal processing is required, and the codec replaces separate A/D and D/A converters and associated filters.


Operation

PCM TO Analog (Receive Section) — The PCM data is

shifted into the decoder's input buffer register once every sampling period. Once the PCM data has been shifted into the decoder register a charge proportional to the received PCM data word value appears on the decoder's capacitor array. A sample and hold circuit integrates to the charge value and holds that value for the rest of the sampling period. Then a low-pass switched capacitor filter smooths the signal and performs loss equalization to compensate for the sine x/x distortion due to the sample and hold operation. The low pass filter's output is then buffered and available for driving electronic hybrids directly.

Analog to PCM (Transmit Section) — The analog input signal is placed on the uncommitted op amps terminals. The op amp allows for input gain adjustment if necessary to either 0 dB or the system's 0 level. The op

Timing Diagram — S44237 and S44328



amp also acts as a 2nd order analog anti-aliasing filter by bandlimiting the input to less than half of the sampling frequency per the Nyquist Rate Theorem. To meet CCITT G.712 specifications the analog signal is filtered by a cosine filter, a 6th order low-pass filter, and the high-pass filter before being sampled. The sampling is performed by a capacitor array at a rate of 8KHz and the value fed into the encoder. From the encoder the 8-bit PCM data is clocked out by the shift clock.

Lastly, an auto-zero loop (without any external capacitor) provides cancellation of any DC offset by integrating the sign bit of the PCM data and feeding it back to the non-inverting input of the comparator, and a sign bit fixation circuitry reduces idle channel noise during quiet periods.

System Clock — The basic timing of the Codecs is provided by the internally generated clock from synchronization. (The internal) PLL (Phase Locked Loop) circuits generate 128kHz clocks. These features make it possible that the clock rate of PCM bit shifting may be free in the range from 64kHz to 2.048MHz.

Bit Steal Control (HD44236, HD44238 only) — For the bit steal period, the decoder output of μ -law CODEC should be shifted as half-bit of steps. For the HD44236 and HD44238, the power down control pin provides this function too. If the low state of PD is less than 6 frames (7.5 msec), the device is not deactivated and the decoder output corresponding to the frame of the rising and falling edge of the pin is shifted as half-bit. And, if the low state is longer than 1.0 msec, the device is deactivated.

Timing Requirements — The 8KHz transmit and receive sampling strobes need not be exactly 8 bit periods wide. The codec has an internal bit counter that counts the number of data bits shifted and forces the PCM output into a high impedance state after the 8th bit has been shifted out. This allows the strobe signal to have any duty cycle as long as its repetition rate is 8KHz and the shift clock is synchronized to it and the clock rate is either 1.536MHz, 1.544MHz, or 2.048MHz. Note that all internal clocks for the switched capacitor filters and timing conversions are automatically derived, no external control signal for clock selection is required.

Power Down Circuitry — The Codec can be powered down in two ways. The most direct power down command is to force the \overline{PD} (pin 14) mode select low. This will shut down the chip regardless of what may be going on. The second way is to stop strobing with the SYNC (pin 11) input. The SYNC can be held high, low or floating just so long as its state is not changed. After the chip has been shut down the PCM_{OUT} is locked into a high impedance state and the A_{OUT} is connected to A_{GND} to avoid output noise to the system.



Advanced Product Description

S7720

April 1985

DIGITAL SIGNAL PROCESSOR

Features

- Fast Instruction Execution — 250 ns
- 16-Bit Data Word
- Multi-Operation Instructions for Optimizing Program Execution
- Large Memory Capacities
 - Program ROM 512 × 23 Bits
 - Coefficient ROM 510 × 13 Bits
 - Data RAM 128 × 16 Bits
- Fast (250 ns) 16 × 16-31 Bit Multiplier
- Dual Accumulators
- Four Level Subroutine Stack for Program Efficiency
- Multiple I/O Capabilities: Serial, Parallel, DMA
- Compatible with Most Microprocessors, Including: 8080, 8085, 8086, Z80™*
- Power Supply +5V
- NMOS
- Package — 28 Pin Dip

General Description

The S7720 Digital Signal Processor (DSP) is an advanced architecture microcomputer optimized for signal processing algorithms. Its speed and flexibility allow the DSP to efficiently implement signal processing functions in a wide range of environments and applications.


The DSP is the state of the art in signal processing today, and for the future.

Performance Benchmarks


- Second Order Digital Filter (BiQuad) 2.25 μs
- SINE/COS of Angles 5.25 μs
- μA LAW to Linear Conversion 0.50 μs
- FFT: 32 Point Complex 0.7 ms
- 64 Point Complex 1.6 ms

*Trademark of Zilog Corp.

Functional Block Diagram



Pin Configuration



Functional Description

Fabricated in high speed NMOS, the S7720 DSP is a complete 16-bit microcomputer on a single chip. ROM space is provided for coefficient storage, while the on-chip RAM may be used for temporary data, coefficients and results. Computational power is provided by a 16-bit Arithmetic/Logic Unit (ALU) and a separate 16×16 -bit fully parallel multiplier. This combination allows the implementation of a "sum of products" operation in a single 250 nsec instruction

cycle. In addition, each arithmetic instruction provides for a number of data movement operations to further increase throughput. Two serial I/O ports are provided for interfacing to codecs and other serially-oriented devices while a parallel port provides both data and status information to conventional μP for more sophisticated applications. Handshaking signals, including DMA controls, allow the DSP to act as a sophisticated programmable peripheral as well as a stand alone microcomputer.

Absolute Maximum Ratings*

Voltage (V_{CC} Pin)	- 0.5 to + 7.0 Volts ¹
Voltage, Any Input (V_I)	- 0.5 to + 7.0 Volts ¹
Voltage, Any Output (V_O)	- 0.5 to + 7.0 Volts ¹
Operating Temperature (T_{OPT})	- 40°C to + 85°C
Storage Temperature (T_{STG})	- 65°C to + 150°C

NOTE 1: With respect to GND.

*COMMENT: Exposing the device to stresses above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational sections of this specification. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Capacitance

Symbol	Parameter	Min.	Typ.	Max.	Unit	Condition
C_{ϕ}	CLK, SCK Input Capacitance			20*	pF	$f_C = 1\text{MHz}$
C_{IN}	Input Pin Capacitance			10*	pF	$f_C = 1\text{MHz}$
C_{OUT}	Output Pin Capacitance			20*	pF	$f_C = 1\text{MHz}$

*These values are not 100% tested in production.

Electrical Specifications: ($T_A = 0^\circ \sim +70^\circ\text{C}$, $V_{CC} = +5V \pm 5\%$)

D.C. Characteristics


Symbol	Parameter	Min.	Typ.	Max.	Unit	Condition
V_{IL}	Input Low Voltage	- 0.5		0.8	V	
V_{IH}	Input High Voltage	2.0		$V_{CC} + 0.5$	V	
$V_{\phi L}$	CLK Low Voltage	- 0.5		0.45	V	
$V_{\phi H}$	CLK High Voltage	3.5		$V_{CC} + 0.5$	V	
V_{OL}	Output Low Voltage			0.45	V	$I_{OL} = 2.0\text{mA}$
V_{OH}	Output High Voltage	2.4			V	$I_{OH} = 400\mu\text{A}$
I_{LIL}	Input Load Current			- 10	μA	$V_{IN} = 0\text{V}$
I_{LIH}	Input Load Current			10	μA	$V_{IN} = V_{CC}$
I_{LOL}	Output Float Leakage			- 10	μA	$V_{OUT} = 0.47\text{V}$
I_{LOH}	Output Float Leakage			10	μA	$V_{OUT} = V_{CC}$
I_{CC}	Power Supply Current (0 to 70°C)		180	280	mA	
I_{CC}	Power Supply Current (- 40 to 85°C)			330	mA	

A.C. Characteristics: ($T_A = -10^\circ \sim +70^\circ\text{C}$, $V_{CC} = +5\text{V} \pm 5\%$)

Symbol	Parameter	Min.	Typ.	Max.	Unit	Condition
ϕ_{CY}	CLK Cycle Time	122		2000	ns	See Note 1
ϕ_D	CLK Pulse Width	60			ns	
ϕ_R	CLK Rise Time			10	ns	See Note 1
ϕ_F	CLK Fall Time			10	ns	See Note 1
t_{AR}	Address Setup Time for \overline{RD}	0			ns	
t_{RA}	Address Hold Time for \overline{RD}	0			ns	
t_{RR}	\overline{RD} Pulse Width	250			ns	
t_{RD}	Data Delay from \overline{RD}			150	ns	$C_L = 100\text{pF}$
t_{DF}	Read to Data Floating	10		100	ns	$C_L = 100\text{pF}$
t_{AW}	Address Setup Time for \overline{WR}	0			ns	
t_{WA}	Address Hold Time for \overline{WR}	0			ns	
t_{WW}	\overline{WR} Pulse Width	250			ns	
t_{DW}	Data Setup Time for \overline{WR}	150			ns	
t_{WD}	Data Hold Time for \overline{WR}	0			ns	
t_{RV}	\overline{RD} , \overline{WR} , Recovery Time	250			ns	See Note 2
t_{AM}	DRQ Delay			150	ns	
t_{DACK}	\overline{DACK} Delay Time	1*			ϕ_D	See Note 2
t_{SCY}	SCK Cycle Time	480		DC	ns	
t_{SCK}	SCK Pulse Width	230			ns	
t_{RSC}	SCK Rise/Fall Time			20	ns	See Note 1
t_{DRQ}	SORQ Delay	30		150	ns	$C_L = 100\text{pF}$
t_{SOC}	\overline{SOEN} Setup Time	50			ns	
t_{CSO}	\overline{SOEN} Hold Time	30			ns	
t_{DCK}	SO Delay from SCK = LOW			150	ns	
t_{DZRQ}	SO Delay from SCK with SORQ \uparrow	20		300	ns	See Note 2
t_{DZSC}	SO Delay from SCK	20		300	ns	See Note 2
t_{DZE}	SO Delay from \overline{SOEN}	20		180	ns	See Note 2
t_{HZE}	\overline{SOEN} to SO Floating	20		200	ns	See Note 2
t_{HZSC}	SCK TO SO Floating	20		300	ns	See Note 2
t_{HZRQ}	SO Delay from SCK with SORQ \uparrow	70*		300	ns	See Note 2
t_{DC}	\overline{SIEN} , SI Setup Time	80			ns	See Note 2
t_{CD}	\overline{SIEN} , SI Hold Time	160			ns	
t_{DP}	P_0 , P_1 Delay			$\phi_{CY} + 150^*$	ns	
t_{RST}	RST Pulse Width	4*			ϕ_{CY}	
t_{INT}	INT Pulse Width	8*			ϕ_{CY}	

*These values are guaranteed by design and not by 100% testing.

NOTE 1: Voltage at measuring point of timing 1.0V and 3.0V

NOTE 2: Voltage at measuring point of AC Timing: $V_{IL} = V_{OL} = 0.8\text{V}$, $V_{IH} = V_{OH} = 2.0\text{V}$ Input Waveform of AC Test
(except CLK, SCK)

Clock




Figure 1. Clock

Read




Figure 2. Read Operation

Write









Figure 3. Write Operation

COMMUNICATION PRODUCTS

S7720





March 1985

DIGITAL LINE INTERFACE CIRCUIT

Features

- MITEL-BUS™ compatible
- Full Duplex Transmission over 2 Telephone Pairs
- Selectable 256 or 128 kbit/s Line Rate
- Interface for Both Ends of Line
- 3 Port Device:
 - 2 or 4 x 64 kbit/s Channel Line Port
 - 4 x 64 kbit/s Channel ST-BUS™ Port
 - 3 Channel Asynchronous Microprocessor Port
- Frame Synchronisation and Clock Extraction
- Modified AMI Coded Line Transmission
- 6800/68000 Bus Compatible
- Single 4.096 MHz Clock Input

Applications


The S8970 can be used as the digital line interface within telephone sets, PBX's, computers, computer peripherals ect.

General Description


The S8970 is a digital line interface which is capable of transmitting and receiving data on a twisted pair line at speeds up to 256 kbit/s formatted in 4 x 64 kbit/s channels. Data may be switched between any channels on its 3 ports. It is a general interface between an ST-BUS™ port, a microprocessor port and a 128 or 256 kbit/s line. The S8970 is fabricated in CMOS technology.

COMMUNICATION PRODUCTS

Functional Block Diagram



Pin Configuration



Absolute Maximum Ratings¹ Voltages are with respect to ground (V_{SS}) unless otherwise stated.

Symbol	Parameter	Min.	Max.	Units
V_{DD}	Supply Voltage	-0.3	7	V
V_I	Voltage at Digital Inputs	-0.3	$V_{DD} + 0.3$	V
I_I	Current at Digital Inputs		20	mA
V_O	Voltage at Digital Outputs	-0.3	$V_{DD} + 0.3$	V
I_O	Current at Digital Outputs		20	mA
T_{ST}	Storage Temperature	-65	150	°C
P	Power Dissipation		2	W

Recommended Operating Conditions Voltages are with respect to ground (V_{SS}) unless otherwise stated.

Symbol	Characteristics	Min.	Typ. ²	Max.	Units	Test Conditions
T_{OP}	Operating Temperature	-40		85	°C	
V_{DD}	Supply Voltage	4.5	5	5.5	V	
V_I	Input Voltage	0		V_{DD}	V	

DC Electrical Characteristics³ Voltages are with respect to ground (V_{SS}) unless otherwise stated.

Symbol	Characteristics	Min.	Typ. ²	Max.	Units	Test Conditions
P	Power Dissipation		5	11	mW	Outputs unloaded
I_{DD}	Supply Current		1	2	mA	Outputs unloaded
V_{IHR}	Input High at RESET Pin	4.0		V_{DD}	V	At least 0.5V Hysteresis
V_{ILR}	Input Low at RESET Pin	0		1	V	At least 0.5V Hysteresis
V_{IH}	Input High at Other Inputs	2.0		V_{DD}	V	
V_{IL}	Input Low at Other Inputs	0		0.8	V	
I_{IL}	Input Leakage		0.1	1	μA	
V_{OH}	Output High Voltage	2.4		V_{DD}	V	$I_{OH} = 1.6\text{mA}$
I_{OH}	Output High Current	1.6	15		mA	Source. $V_{OH} = 2.4\text{V}$
I_{OH}	Output High Current	1.3			mA	Source. $V_{OH} = 3.0\text{V}$
V_{OL}	Output Low Voltage	V_{SS}		0.4	V	$I_{OL} = 6.4\text{mA}$
I_{OL}	Output Low Current	6.4	15		mA	Sink. $V_{OL} = 0.4\text{V}$
I_{OL}	Output Low Current	15			mA	Sink. $V_{OL} = 2.0\text{V}$
I_{OZ}	High Impedance Leakage			10	μA	

AC Electrical Characteristics — Capacitances

Symbol	Characteristics	Min.	Typ. ²	Max.	Units	Test Conditions
C_I	Input Pin Capacitance		10		pF	
C_O	Output Pin Capacitance		10		pF	

NOTE 1: Exceeding these values may cause permanent damage. Functional operation under these conditions is not implied.

NOTE 2: Typical figures are at 25°C and are for design aid only; not guaranteed and not subject to production testing.

NOTE 3: Characteristics are for clocked operation over the ranges of recommended operating temperature and supply voltage.

AC Electrical Characteristics¹ — Clock Timing (Figures 2 and 3)

Symbol	Characteristics	Min.	Typ. ²	Max.	Units	Test Conditions
t_{CLK}	Clock Period ³		244		ns	
t_{CHL}	Clock Width High or Low		102		ns	
t_{CTT}	Clock Transition Time		20		ns	
t_{C2D}	C2o Delay		40	80	ns	30pF Load
t_{E2D}	E2o Delay		50	100	ns	30pF Load

NOTE 1: Characteristics are for clocked operation over the ranges of recommended operating temperature and supply voltage.

NOTE 2: Typical figures are at 25°C and are for design aid only; not guaranteed and not subject to production testing.

NOTE 3: To ensure system synchronization a tolerance of 0.05% on the C4I inputs of the devices at either end of the line is required.

Figure 2. C2o Timing






Figure 3. E2o Timing and Definition of Basic Timing Cells



NOTE: THE AC CHARACTERISTICS FOR THE ST-BUS AND LINE PORTS ARE SPECIFIED IN TERMS OF THE BASIC TIMING CELLS. THIS ALLOWS THE SAME SPECIFICATION TO BE USED IN BOTH THE MASTER AND THE SLAVE MODE.

Figure 4. Alignment of Basic Timing Cells in Master Mode



NOTE: IN MASTER MODE E2o IS NOT CORRECTED AND BASIC TIMING CELL 255 DOES NOT CHANGE.

Figure 5. Correction of E2o and Basic Timing Cell 255 in Slave Mode





Figure 6. Network Channel Alignment



NOTE: IN MASTER MODE THE FRAME SYNCHRONIZATION IS CONTROLLED BY THE $\overline{F2i}$ INPUT (FIGURE 4). IN SLAVE MODE THE FRAME SYNCHRONIZATION IS DETERMINED BY THE ARRIVAL OF THE SYNC BYTES ON THE L3 CHANNEL (SEE USERS' GUIDE) AND IS INDICATED ON THE F3o AND F1o0 TO F1o3 OUTPUTS (FIGURES 13 AND 14). IN SLAVE MODE BASIC TIMING CELL 255 IS CORRECTED BY THE INTERNAL PHASE-LOCKED LOOP.


AC Electrical Characteristics¹ — ST-BUS™ Streams (Figures 4, 5, 6 and 7)

Symbol	Characteristics	Min.	Typ. ²	Max.	Units	Test Conditions
t _{STD}	DSTo Delay	0	20	100	ns	200pF Load
t _{STS}	DSTi Set-Up Time	50			ns	
t _{STH}	DSTi Hold Time	50			ns	

NOTE 1: Characteristics are for clocked operation over the ranges of recommended operating temperature and supply voltage.


NOTE 2: Typical figures are at 25°C and are for design aid only; not guaranteed and not subject to production testing.

Figure 7. ST-BUS™ Streams



COMMUNICATION PRODUCTS

Figure 8. Line Channel Alignment for Transmission at 128 (256) kbit/s





AC Electrical Characteristics' — Line Data (Figures 4, 5, 8, 9 and 10)

Symbol	Characteristics	Min.	Typ. ²	Max.	Units	Test Conditions
t_{LTD}	Line Transmit Delay	0		150	ns	200pF Load
t_{LRP}	Line Receive Period	3.2			μ S	
t_{RAD}	Line Receive Active Delay	1.6			μ S	
t_{RDD}	Line Receive Data Delay	1.6			μ S	
t_{RDS}	Line Receive Data Set-Up Time			400	ns	

NOTE 1: Characteristics are for clocked operation over the ranges of recommended operating temperature and supply voltage.

NOTE 2: Typical figures are at 25°C and are for design aid only; not guaranteed and not subject to production testing.

NOTE: Data transmitted on the line should be at the same rate received from the line to within 0.1% averaged over 125 μ s. This may be ensured by having a tolerance of 0.05% or better on the C4I inputs of the devices at either end of the line.



AC Electrical Characteristics¹ — ST-BUS™ Synchronization (Figures 4, 5, 6, 11, 12, 13 and 14)

Symbol	Characteristics	Min.	Typ. ²	Max.	Units	Test Conditions
t_{F2S}	F2i Set-Up Time	10		200	ns	
t_{F3D}	F3o Delay	0	70	90	ns	200pF Load
t_{F1D}	F1o0 to F1o3 Delay	0	70	90	ns	50pF Load

NOTE 1: Characteristics are for clocked operation over the ranges of recommended operating temperature and supply voltage.
 NOTE 2: Typical figures are at 25°C and are for design aid only; not guaranteed and not subject to production testing.

Figure 11. $\overline{F2i}$ Alignment




Figure 12. $\overline{F2i}$ Timing




Figure 13. $\overline{F3o}$ and $\overline{F1o0}$ to $\overline{F1o3}$ Alignment





Figure 14. $\overline{F3o}$ and $\overline{F1o0}$ to $\overline{F1o3}$ Timing




AC Electrical Characteristics¹ - Bus Interface Timing (Figure 15)

Symbol	Characteristics	Min.	Typ. ²	Max.	Units	Test Conditions
t_{CSR}	Chip Select Set-Up Time -Read	-25			ns	
t_{CSW}	Chip Select Set-Up Time -Write	40			ns	
t_{RWS}	Read/Write Set-Up Time	80			ns	
t_{ADS}	Address Set-Up Time	30			ns	
t_{DSW}	Data Strobe Width	150			ns	
t_{MRD}	Memory Ready Delay	0	25	90	ns	50pF Load.
t_{RDD}	Read Data Delay ³		70	125	ns	200pF Load.
t_{WDS}	Write Data Set Up Time	145			ns	
t_{DHR}	Data Hold Time -Read	20	25		ns	200pF Load
t_{DHW}	Data Hold Time -Write	18			ns	
t_{CSH}	Chip Select Hold Time	20			ns	
t_{RWH}	Read/Write Hold Time	0			ns	
t_{ADH}	Address Hold Time	0			ns	

NOTE 1: Characteristics are for clocked operation over the ranges of recommended operating temperature and supply voltage.

NOTE 2: Typical figures are at 25°C and are for design aid only; not guaranteed and not subject to production testing.

NOTE 3: Taken from the later of DS high and CS low.



Pin Function Description

Pin Name	Label	Function
1-3	A2-A0	Address 2 to 0 (Inputs) —These are inputs for the address lines on the microprocessor interface.
4	$\overline{\text{LRA}}$	Line Receive Active (Input) —A low on this input is the signal that the level detector has sensed that the AMI coded line is non-zero. This signal may be triggered at line voltages different from those for LRP and $\overline{\text{LRN}}$. It is used to synchronize the phase locked loop.
5	$\overline{\text{REM}}$	Remote Reset (Open Drain Pulldown Output) —This pin is high-impedance during normal operation. It is pulled low if an all 1s signal is received on the line for more than 2 superframes (4mS). The pin goes to its high impedance state during a device reset. This feature can be used for simple signaling or to generate a reset.
6	$\overline{\text{LTN}}$	Line Transmit Negative (Complementary Output) —A low on this pin indicates that the line driver should pull the line low for AMI coded transmission.
7	LTP	Line Transmit Positive (Complementary Output) —A high on this pin indicates that the line driver should pull the line high for AMI coded transmission.
8	$\overline{\text{LRP}}$	Line Receive Positive (Input) —A low on this pin is the signal to the device that the line detector has sensed that the AMI coded line is high.
9	$\overline{\text{LRN}}$	Line Receive Negative (Input) —A low on this pin is the signal to the device that the line detector has sensed that the AMI coded line is low.
10	C4i	Clock — 4.096MHz (Input) —This is the input for the 4.096MHz clock.
11	E2o	Extracted Clock — 2.048MHz (Complementary Output) —This pin provides a 2.048MHz clock which is corrected by the line data rate when the MODE pin is high (Slave Mode). The clock is corrected once every 256 cycles. If the MODE pin is low (Master Mode) then this output is equivalent to C2o.
12	C2o	Clock - 2.048MHz (Complementary Output) —This pin provides a 2.048MHz clock which is obtained by dividing the 4.098MHz input clock on C4i by two.
13	MODE	Mode (Input) —A high on this pin puts the chip in set mode and a low puts it in system mode. In Master Mode the C4i clock and the $\overline{\text{F2I}}$ pulse control the timing and synchronization. In Slave Mode the device is synchronized to the incoming line data rate and the E2o output may be corrected. In either mode the E2o output clock is synchronized to the ST-BUS™ and to the transmitted line bit streams.
14	$\overline{\text{F3o}}$	Framing Signal Type 3 (Complementary Output) —A low on this output signals that some ST-BUS™ channel is active.
15	$\overline{\text{F2I}}$	Framing Signal Type 2 (Input) —This pin should be pulled low once every frame to select channels on the ST-BUS™ port when the chip is in Master Mode (MODE pin low). In Slave Mode frame synchronization is obtained from the line and is indicated on the $\overline{\text{F3o}}$ and $\overline{\text{F1o0}}$ to $\overline{\text{F1o3}}$ pins. Any logical signal may be applied to this pin when the chip is in Slave Mode but the pin should not be allowed to float.
16-19	$\overline{\text{F1o0}}$ - $\overline{\text{F1o3}}$	Framing Signal Type 1 for NO-N3 (Complementary Outputs) —A low on one of these outputs indicates that the corresponding NO to N3 ST-BUS™ channel is active.
20	V _{SS}	Ground (Power Input).
21	DSTi	Data ST-BUS™ (Input) —This is the input pin for channels on the ST-BUS™ port.
22	DSTo	Data ST-BUS™ (Three-State Output) —This is the output pin for channels on the ST-BUS™ port.
23	$\overline{\text{RESET}}$	Reset (Input) —A low on this input causes the device to reset the three ports and sets the RESET bit in Control Register 1. The device will not come out of reset until this bit is cleared through the microprocessor interface. During reset frame synchronization is lost, RFIFO, TFIFO1 and TFIFO2 are cleared, LTP is pulled low, $\overline{\text{LTN}}$ is pulled high, and DSTo, $\overline{\text{REM}}$ and $\overline{\text{IRQ}}$ are put into their high impedance state. If the MODE pin is high (Slave Mode) E2o is pulled low.

Pin Function Description (Continued)

Pin Name	Label	Function
24	IRQ	Interrupt Request (Open Drain Pulldown Output) —This output is pulled low to signal an interrupt request on the microprocessor interface.
25	NC	No Connect —Leave this pin unconnected.
26-33	D0-D7	Data 0 to 7 (Three-State I/O Pins) —These are the bidirectional data pins on the microprocessor interface.
34	R/W	Read / Write (Input) —This is the input for the read/write signal on the microprocessor interface — high for read, low for write.
35	CS	Chip Select (Input) —This is the input for the active low chip select signal on the microprocessor interface.
36	MRDY	Memory Ready (Open Drain Pulldown Output) —This is the memory ready output on the microprocessor interface. It is held low until the chip has completed a read or write.
37	DS	Data Strobe (Input) —This is the input for the data strobe on the microprocessor interface.
38-39	A4-A3	Address 4 to 3 (Inputs) —These are inputs for the address lines on the microprocessor interface.
40	VDD	+ 5V (Power Input).

Functional Description

The S8970 switches data between channels on 3 ports which operate at different speeds. The data is in the form of 8 bit bytes which may be PCM coded speech. At the line and ST-BUS™ ports the bytes are part of serial data streams, while at the microprocessor port the bytes arrive and depart on the parallel data bus. The microprocessor port also allows access to the Path Connection Store which defines the paths between the channels and to the Control and Status Registers through which the S8970 is monitored and controlled.

Data arrives at the ST-BUS™ port as a 2048 kbit/s serial ST-BUS™ stream on the DSTi pin. This stream contains 32 channels, each having the bandwidth of digitized speech (64 kbit/s). The S8970 may use up to four consecutive channels which are referred to as the N0 to N3 channels.

On the microprocessor port data for transmission should be written to hex addresses 19 (TFIFO1) or 1A (TFIFO2).

Data arriving at the line port is AMI (Alternate Mark Inversion) coded with zero bytes replaced with a special zero code. The AMI coding is supplied to the chip on the LRA, LRP and LRN pins. This data should arrive at 128 kbit/s or 256 kbit/s (2 or 4 channels). The line channels are L0, L1, L2 and L3 at 256 kbit/s or L0 and L3 at 128 kbit/s. Two bytes out of every 16 on the L3 channel are used for synchronization.

The data is routed to destinations according to the contents of the Path Connection Store. There are two types of Service Circuit, Idle-fill or Control-detect, which may be used on connections. Idle-fill Service

Circuits allow asynchronous data written to the TFIFOs to be matched to the 64 kbit/s ST-BUS™ and line channels by injecting additional bytes Control Detect Service Circuits allow the additional bytes to be stripped.

Data routed to the ST-BUS™ channels is output as a ST-BUS™ stream on the DSTo pin.

Data routed to the microprocessor port is placed in the RFIFO buffer (hex address 18).

Data routed to the line port is AMI coded with zero bytes replaced by zero code and the coding is output on the LTP and LTN pins at either 128 kbit/s or 256 kbit/s. Synchronization on the line is achieved by transmitting two "SYNC" bytes once every 16 bytes on the L3 channel.


The microprocessor interface also gives access to the three Control Registers and the three Status Registers allowing the microprocessor to control and monitor the S8970.

The S8970 has the capability to concatenate connections between the microprocessor channels and the ST-BUS™ line channels, creating an effective data channel of up to 256 kbit/s.


The S8970 also allows a special control channel with limited capacity from TFIFO2 to be submultiplexed onto the L3 line channel.

The S8970 has been designed as a general interface between a PCM voice or data network, a digital line and a microprocessor. It is an extremely flexible device. A more complete description is contained in the Users' Guide.

Figure 16. Physical Dimensions of 40-Pin Dual-In-Line Ceramic Package



Dim.	Millimeters		Inches	
	Min.	Max.	Min.	Max.
A	50.29	51.31	1.980	2.020
B	14.73	15.24	0.580	0.600
C	2.92	3.94	0.115	0.155
D	0.41	0.51	0.016	0.020
F	1.02	1.52	0.040	0.060
G	2.54 BSC		0.100 BSC	
H	1.14	40	0.045	0.055
J	0.23	0.30	0.009	0.012
K	2.54	3.81	0.100	0.150
L	15.24 BSC		0.600 BSC	
M	1.02	52	0.040	0.060
N	—	10°	—	10°



March 1985

DS1/T1 DIGITAL TRUNK INTERFACE CIRCUIT

Features

- MITEL-BUS™ compatible
- Interface to bidirectional DS1 link
- Jitter and Wander Buffering
- Insertion of A,B and S signalling and alignment bits
- Selectable zero code replacement
- Per channel control
- Programable digital attenuation of PCM signals
- Gould AMI encoding and decoding
- Bipolar steering outputs
- Debounce of received A & B bits
- External control and status pins
- Low power CMOS construction
- Single 5V power supply
- TTL compatible inputs and outputs


Applications

- High speed data links using DS1 transmission link
- PBX or computer to DS1 carrier interface
- Channel banks



General Description

The S8975 is an interface circuit for use between serial 2048 kbit/s ST-BUS™ time division multiplexed streams and a bidirectional 1544 kbit/s DS1 link. All functions except clock extraction, line driving and line sensing are provided. The S8975 is fabricated in CMOS technology

Functional Block Diagram



Pin Configuration



Absolute Maximum Ratings¹ Voltages are with respect to ground (V_{SS}) unless otherwise stated.

Symbol	Parameter	Min.	Max.	Units
V_{DD}	Supply Voltage	-0.3	7	V
V_I	Voltage at Digital Inputs	-0.3	$V_{DD} + 0.3$	V
I_I	Current at Digital Inputs		20	mA
V_O	Voltage at Digital Outputs	-0.3	$V_{DD} + 0.3$	V
I_O	Current at Digital Outputs		20	mA
T_{ST}	Storage Temperature	-65	150	°C
P	Power Dissipation		800	mW

Recommended Operating Conditions Voltages are with respect to ground (V_{SS}) unless otherwise stated.

Symbol	Characteristics	Min.	Typ. ²	Max.	Units	Test Conditions
T_{OP}	Operating Temperature	-40		85	°C	
V_{DD}	Supply Voltage	4.5	5	5.5	V	
V_I	Input Voltage	0		V_{DD}	V	

DC Electrical Characteristics³ Voltages are with respect to ground (V_{SS}) unless otherwise stated.

Symbol	Characteristics	Min.	Typ. ²	Max.	Units	Test Conditions
P	Power Dissipation		31.5	82.5	mW	Outputs unloaded
I_{DD}	Supply Current		6.3	15	mA	Outputs unloaded
V_{IH}	Input High Voltage	2.0		V_{DD}	V	
V_{IL}	Input Low Voltage	0		0.8	V	
I_{IL}	Input Leakage		1	10	μA	
V_{OH}	Output High Voltage	2.4		V_{DD}	V	$I_{OH} = 10\text{mA}$
I_{OH}	Output High Current	10	20		mA	Source. $V_{OH} = 2.4\text{V}$
I_{OH}	Output High Current	8	16		mA	Source. $V_{OH} = 3.0\text{V}$
V_{OL}	Output Low Voltage	V_{SS}		0.4	V	$I_{OL} = 2\text{mA}$
I_{OL}	Output Low Current	2	10		mA	Sink. $V_{OL} = 0.4\text{V}$
I_{OL}	Output Low Current	6	30		mA	Sink. $V_{OL} = 2.0\text{V}$
I_{OZ}	High Impedance Leakage		1	10	μA	

AC Electrical Characteristics — Capacitances

Symbol	Characteristics	Min.	Typ. ²	Max.	Units	Test Conditions
C_I	Input Pin Capacitance		8		pF	
C_O	Output Pin Capacitance		8		pF	

NOTE 1: Exceeding these values may cause permanent damage. Functional operation under these conditions is not implied.

NOTE 2: Typical figures are at 25°C and are for design aid only; not guaranteed and not subject to production testing.

NOTE 3: Characteristics are for clocked operation over the ranges of recommended operating temperature and supply voltage.

AC Electrical Characteristics¹ — Clock Timing (Figures 2 and 3)

Symbol	Characteristics	Min.	Typ. ²	Max.	Units	Test Conditions
t_{P20}	C2i Period	400	488	600	ns	
t_{W20}	C2i Width High or Low	200	244	300	ns	
t_{T20}	C2i Transition Time		20		ns	
t_{FPS}	Frame Pulse Set-Up Time ³	50			ns	
t_{FPH}	Frame Pulse Hold Time ³	50			ns	
t_{FPW}	Frame Pulse Width ³		244		ns	

NOTE 1: Characteristics are for clocked operation over the ranges of recommended operating temperature and supply voltage.

NOTE 2: Typical figures are at 25°C and are for design aid only; not guaranteed and not subject to production testing.

NOTE 3: Frame pulse is repeated every 125µs in synchronization with the clock.

Figure 2. Clock and Frame Alignment for 2048 kbit/s ST-BUS™ Streams





Figure 3. Clock and Frame Timing for 2048 kbit/s ST-BUS™ Streams



AC Electrical Characteristics¹ — Clock Timing (Figures 4 and 5)

Symbol	Characteristics	Min.	Typ. ²	Max.	Units	Test Conditions
t_{P15}	C1.5i Period		648		ns	
t_{W15}	C1.5i Width High or Low		324		ns	
t_{T15}	C1.5i Transition Time		20		ns	
t_{S15}	C1.5i Set-Up Time	20			ns	
t_{H15}	C1.5i Hold Time	100			ns	

NOTE 1: Characteristics are for clocked operation over the ranges of recommended operating temperature and supply voltage.

NOTE 2: Typical figures are at 25°C and are for design aid only; not guaranteed and not subject to production testing.

NOTE: C1.5i must be locked to C2i so that the 193 periods correspond to 256 periods of C2i.

Figure 4. Timing of DS1 Transmit Clock





Figure 5. Synchronization of DS1 Transmit Clock to C2i





AC Electrical Characteristics¹ — Timing for Receive DS1 Clock (Figure 6)

Symbol	Characteristics	Min.	Typ. ²	Max.	Units	Test Conditions
t_{PEC}	E1.5i Period		648		ns	
t_{WEC}	E1.5i Width High or Low		324		ns	
t_{TEC}	E1.5i Transition Time		20		ns	

AC Electrical Characteristics¹ — 2048 kbit/s ST-BUS™ Streams (Figure 7)

Symbol	Characteristics	Min.	Typ. ²	Max.	Units	Test Conditions
t_{SOD}	Serial Output Delay	0	100		ns	50 pF load
t_{SIS}	Serial Input Set-Up Time		100		ns	
t_{SIH}	Serial Input Hold Time		100		ns	

NOTE 1: Characteristics are for clocked operation over the ranges of recommended operating temperature and supply voltage.
 NOTE 2: Typical figures are at 25°C and are for design aid only; not guaranteed and not subject to production testing.



AC Electrical Characteristics¹ — Clock Timing (Figures 8, 9 and 10)

Symbol	Characteristics	Min.	Typ.	Max.	Units	Test Conditions
t_{XCD}	External Control Delay	0	100		ns	50 pF Load
t_{XSS}	External Status Set-Up Time		100		ns	
t_{XSH}	Extern Status Hold Time		100		ns	
t_{8OD}	E8Ko Output Delay	0	100		ns	50 pF Load
t_{8OL}	E8Ko Output Low Width		77.7		ns	50 pF Load
t_{8OH}	E8Ko Output High Width		27.3		ns	50 pF Load
t_{8OT}	E8Ko Output Transision Time		20		ns	50 pF Load

NOTE 1: Characteristics are for clocked operation over the ranges of recommended operating temperature and supply voltage.
 NOTE 2: Typical figures are at 25°C and are for design aid only; not guaranteed and not subject to production testing.

COMMUNI-
CATION
PRODUCTS

Figure 8. XCTL Timing




Figure 9. XS1 and XS2 Timing





Figure 10. E8Ko Timing





AC Electrical Characteristics¹ — Clock Timing (Figures 11 and 12)

Symbol	Characteristics	Min.	Typ. ²	Max.	Units	Test Conditions
t_{TSD}	Transmit Steering Delay ³	0	150		ns	200pF Load.
t_{RDS}	Receive Data Set-Up Time		100		ns	
t_{RDH}	Receive Data Hold Time		100		ns	
t_{RSS}	Receive Steering Set-Up Time		100		ns	
t_{RSH}	Receive Steering Hold Time		100		ns	

NOTE 1: Characteristics are for clocked operation over the ranges of recommended operating temperature and supply voltage

NOTE 2: Typical figures are at 25°C and are for design aid only; not guaranteed and not subject to production testing

NOTE 3: The difference between T_{TSD} for TXA and TXB is typically 20ns.



Pin Function Descriptions

DIL Pin	LCC Pin ¹	Name	Function
1	1	DSTo	Data ST-BUS™ Out (Complementary Output) —This pin outputs a 2048 kbit/s ST-BUS™ stream. The data received on the DS1 link is stripped of S alignment bits and is presented on 24 of the 32 channels output on this pin.
2	2	TEST	Test (Input) —Test pin. Tie to V _{SS} for normal operation.
3	3	RXD	Receive Data (Input) —This is the input for the data received on the DS1 link. It should be high if the received link signal is sensed to be non-zero.
4-5	6-7	RXA-RXB	Receive A and B (Inputs) —These 2 inputs are used to sense bipolar violation and zero code on the AMI-coded DS1 link.
6	8	DSTi	Data ST-BUS™ In (Input) —This is the input for the 2048 kbit/s ST-BUS™ stream which contains the 24 PCM or data channels for transmission on the DS1 link.
7	10	CSTi	Control ST-BUS™ In (Input) —This is the input for the 2048 kbit/s ST-BUS™ stream which controls the chip and contains the per channel control information.
8	11	E1.5i	Extracted 1.544MHz (Input) —1.544MHz clock input extracted from the data received on the DS1 link. This clock controls the sampling of data received on the DS1 link interface.
9	12	XCTL	External Control (Complementary Output) —This output provides the data received on one of the bits on channel 15 on CSTi.
10	13	V _{SS}	Power Input —Negative supply (ground).
11	14	E8Ko	Extracted 8kHz (Three-State Output) —This output optionally provides an 8kHz clock derived from the E1.5i extracted clock input. A bit on the CSTi ST-BUS™ input stream determines whether this output gives the clock or is high impedance.
12	15	CSTo	Control ST-BUS™ Out (Complementary Output) —This pin outputs a 2048 kbit/s ST-BUS™ stream which contains the signaling and status information.
13	16	C2i	2.048MHz Clock (Input) —2.048MHz clock input. This is the input to the counter for the 2048 kbit/s ST-BUS™ streams.
14-15	17-18	XS2-XS1	External Status 2-1 (Inputs) —Data presented on these inputs is transmitted as bits on channel 15 on CSTo.
16	19	F0i	Framing Signal Type 0 (Input) —This is the input for the frame synchronization pulse for the 2048 kbit/s ST-BUS™ streams. A low on this input indicates the start of a frame.
17	20	C1.5i	1.544MHz Clock (Input) —1.544MHz clock input phase locked to C2i. This clock controls the transmission rate at the DS1 link interface.
18-19	21,23	TXB-TXA	Transmit A & B (Complementary Outputs) —These two outputs can be used to control the line driver for the balanced DS1 link.
20	24	V _{DD}	Power Input —Positive supply.

NOTE 1: Unlisted pins are No Connects.

Functional Description

The S8975 provides an interface between a bidirectional DS1 link and 2048 kbit/s ST-BUS™ streams used for PCM/Data and control.

The serial PCM voice or data arriving at the DSTi input is converted to 8 bit bytes at the Serial PCM/Data Interface. Each channel can be digitally attenuated before signaling and synchronization bits are inserted according to the DS1 format. The data is AMI (Alternate Mark Inversion) coded with selectable replacement of sequences of 8 zero bits with a zero suppression code. The bipolar steering for the line driver is output on TXA and TXB at 1544 kbit/s.



Data arriving on the DS1 link is examined for bipolar violations and zero suppression code. The A & B signaling bits are tapped off and the data is buffered in the 1544 kbit/s to 2048 kbit/s converter RAM. The output of

this RAM may be digitally attenuated before it emerges on the DSTo pin.

The tapped A & B signaling bits are buffered and de-bounced before they are merged with status information. The combined signaling and Status data emerges on the CSTo ST-BUS™ output. The status part of this bus contains bits representing the state of the XS1 and XS2 pins.

The CSTi ST-BUS™ input is used to provide the A & B bits for transmission on the DS1 link. It also controls independent PCM/Data channels and the XCTL pin.

The E8Ko pin provides a clock with a period corresponding to 193 cycles of the extracted E1.5i clock. This period is equivalent to the time taken for a frame of 24 channels plus the S-bit to arrive on the DS1 link. The pin can be used to synchronize the DS1 and ST-BUS™ systems.



Frame Formats

The ST-BUS™ streams consist of frames of 32 channels, numbered from 0 to 31, each containing 8 bits numbered from 7 to 0. The first bit in each frame is bit 7 of channel 0 and frames are 125 μ s long (see Figure 13). Frames on the DS1 link are also 125 μ s long but are formatted differently (see Figure 14) and sequences of 12 frames are grouped together to form multiframes (see Figure 15). The first bit in each frame is the S-bit which

carries a signal defining the position of the frame in the multiframe. Following the S-bit there are 24 channels, numbered 1 to 24, which contain 8 bits, numbered 1 to 8. The second bit in each frame is bit 1 of channel 1.

In frames 6 and 12 of each multiframe on the DS1 link bit 8 of every channel is used for signaling (see Table 1). In frame 6 these bits are the A-bits and in frame 12 these are the B-bits. Each channel has an A-bit and B-bit which are each transmitted once every 1.5ms.




Table 1. Assignment of Alignment and Signaling Bits on DS1 Link Multiframe

FRAME NUMBER	S BIT		BIT NUMBERS IN CHANNELS		SIGNALING CHANNEL
	Frame Alignment Signal	Multiframe Alignment Signal	Character Bits	Signaling Bits	
1	1		1-8		
2		0	1-8		
3	0		1-8		
4		0	1-8		
5	1		1-8		
6		1	1-7	8	A
7	0		1-8		
8		1	1-8		
9	1		1-8		
10		1	1-8		
11	0		1-8		
12		0	1-7	8	B

Table 2. Relationship Between Input DSTi Channels and Transmitted DS1 Channels.

DSTi	X				X				X				X				X				X				X				X				X			
	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31				
DS1		1	2	3		4	5	6		7	8	9		10	11	12		13	14	15		16	17	18		19	20	21		22	23	24				

X Denotes Unused DSTi Channels.

Table 3. Relationship Between Input Received DS1 Channels and Output DSTo Channels.

DS1		1	2	3		4	5	6		7	8	9		10	11	12		13	14	15		16	17	18		19	20	21		22	23	24
DSTo	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
	X				X				X			X				X					X			X				X				

X Denotes Unused DSTo Channels.

Table 4. Relationship Between Input CSTi Channels and Controlled DS1 Channels.

CSTi				N				N						C					N						N					N				N
	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31		
DS1	1	2	3		4	5	6		7	8	9		10	11	12		13	14	15		16	17	18		19	20	21		22	23	24			

N Denotes Null CSTi Channels (Must Contain Hex 00)

C Denotes Master Control Channel.

Table 5. Relationship Between Received DS1 Channels and Output CSTo Channels.

DS1	1	2	3		4	5	6		7	8	9		10	11	12		13	14	15		16	17	18		19	20	21		22	23	24	
CSTo	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
				X				X			X			S					X				X				X					X

X Denotes Unused CSTo Channels.

S Denotes Master Status Channel.

Table 6. Data Format on CSTi Channel 15 — Master Control

Bit	Label	Function
7	(unused)	
6	B8ZS	If 0 then Bit 7 of the DS1 carrier (the second last bit transmitted, corresponding to bit 1 in the DSTi ST-BUS™) is jammed to 1 if all other bits of the channel on the DS1 carrier are 0. If 1 then all sequences of 8 zeros on data routed to the DS1 carrier are replaced by B8ZS code irrespective of channel boundaries or the presence of the S-bit in the 8 zeros. B8ZS code received from the DS1 carrier is always replaced by 8 zeros.
5	(unused)	
4	8KHZSEL	If 1 then the E8Ko pin is low for received DS1 channels 1 to 15 and high for channel 16 to the S-bit. If 0 then the E8Ko pin is high impedance.
3	XCTL	The information at this location is output directly onto the XCTL pin once per frame.
2	TEST	Test bit. Keep at 0 for normal operation.
1	CCS	If 1 then bit stealing by A & B signaling bits is prevented. Valid PCM or data is transmitted on every channel of the DS1 carrier for all frames. If 0 then the A and B signaling bits which are input on PCM bits 1 and 0 of the appropriate CSTi channels are sampled during frames 6 and 12 replace PCM bit 0 of the DSTi channels for these frames.
0	ALARM	If 1 then bit 2 of every channel transmitted on the DS1 carrier is jammed to zero. If 0 then bit 2 of the DS1 carrier behaves normally.

Table 7. Data Format on CSTi Channels Used for Controlling Channels on the DS1 Link

Bit	Label	Function																																				
7,6	RXPAD2,1	Per channel receive attenuation control bits <table border="1"> <thead> <tr> <th>RXPAD2</th> <th>RXPAD1</th> <th>Gain(dB)</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>0</td> </tr> <tr> <td>0</td> <td>1</td> <td>-5</td> </tr> <tr> <td>1</td> <td>0</td> <td>-3</td> </tr> <tr> <td>1</td> <td>1</td> <td>-6</td> </tr> </tbody> </table>	RXPAD2	RXPAD1	Gain(dB)	0	0	0	0	1	-5	1	0	-3	1	1	-6																					
RXPAD2	RXPAD1	Gain(dB)																																				
0	0	0																																				
0	1	-5																																				
1	0	-3																																				
1	1	-6																																				
5,4,3	TXPAD4,2,1	Per channel transmit attenuation control bits <table border="1"> <thead> <tr> <th>TXPAD4</th> <th>TXPAD2</th> <th>TXPAD1</th> <th>Gain(dB)</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>0</td> <td>0</td> </tr> <tr> <td>0</td> <td>0</td> <td>1</td> <td>-4</td> </tr> <tr> <td>0</td> <td>1</td> <td>0</td> <td>-5</td> </tr> <tr> <td>0</td> <td>1</td> <td>1</td> <td>-1</td> </tr> <tr> <td>1</td> <td>0</td> <td>0</td> <td>-3</td> </tr> <tr> <td>1</td> <td>0</td> <td>1</td> <td>-2</td> </tr> <tr> <td>1</td> <td>1</td> <td>0</td> <td>-6</td> </tr> <tr> <td>1</td> <td>1</td> <td>1</td> <td>1</td> </tr> </tbody> </table>	TXPAD4	TXPAD2	TXPAD1	Gain(dB)	0	0	0	0	0	0	1	-4	0	1	0	-5	0	1	1	-1	1	0	0	-3	1	0	1	-2	1	1	0	-6	1	1	1	1
TXPAD4	TXPAD2	TXPAD1	Gain(dB)																																			
0	0	0	0																																			
0	0	1	-4																																			
0	1	0	-5																																			
0	1	1	-1																																			
1	0	0	-3																																			
1	0	1	-2																																			
1	1	0	-6																																			
1	1	1	1																																			
2	LOOP	When this bit is 1 the transmitted DS1 channel is looped internally to replace the corresponding received DS1 channel. Only a single DS1 channel may be looped at any one time.																																				
1	TX A-BIT	This bit is sampled and output instead of bit 0 of the corresponding DSTi channel during frame 6 unless the CCS bit (bit 1 on CSTi channel 15) is 1.																																				
0	TX B-BIT	This bit is sampled and output instead of bit 0 of the corresponding DSTi channel during frame 12 unless the CCS bit (bit 1 on CSTi channel 15) is 1.																																				

Monitoring and Control

Only 24 of the 32 channels on the 2048 kbit/s ST-BUS™ stream which is input on the DSTi pin are transmitted on the DS1 link. Table 17 shows the correspondence between the channels on DSTi and on the DS1 link.

The 24 channels received on the DS1 link are output on 24 of the 32 channels of the 2048 kbit/s ST-BUS™ stream at DSTo. The correspondence between these channels is shown in Table 3.

The 2048 kbit/s ST-BUS™ stream which is input on the CSTi pin controls both the general features of the chip and the specific features for individual channels. Status information for both the chip and for individual channels is output on the 2048 kbit/s ST-BUS™ stream at CSTo.

Table 4 shows the way channels on CSTi are assigned. Channel 15 on CSTi is used to control the general

features of the chip. The way in which the individual bits on this channel are used is shown in Table 6. The remaining channels on CSTi are used to control the specific features for individual channels are shown in Table 7. This control information is always input to the chip one channel before the corresponding channel on DSTi or DSTo.

Channels on CSTo are assigned in a similar way to channels on CSTi (see Table 5). Channel 15 of CSTo gives the general status of the chip. The information presented on individual bits in this channel is given in Table 8. The A-bit and the B-bit signaling information is output on 24 of the remaining channels as shown in Table 9. Like the control information, the status information is one channel ahead of the corresponding channel on DSTo.


Table 8. Data Format on CSTo Channel 15 - Master Status

Bit	Label	Function
7-6	(unused)	
5	XS2	This bit contains the data sampled at the XS2 pin once per frame.
4	XS1	This bit contains the data sampled at the XS1 pin once per frame.
3	RX0	This bit goes to 1 when the alarm condition is detected on the received DS1 link (i.e. bit 2 of every received channel is zero) and returns to 0 after the alarm condition is removed.
2	BPV	This bit changes state after 256 bipolar violations other than B8ZS code have been detected on the received DS1 link.
1	SLIP	This bit changes state after a slip between the received DS1 link and the DSTo ST-BUS™ stream has been detected.
0	SYN	This bit goes to 1 when synchronization to the received DS1 link is lost and returns to 0 once synchronization is regained.

Table 9. Data Format on CSTo Channels used for Monitoring Channels on the DS1 Link


Pin	Label	Function
7-2	(unused)	
1	RX A-BIT	This bit is the A signaling bit from the DS1 carrier after it has been debounced for 7.5ms to 9ms.
0	RX B-BIT	This bit is the B signaling bit from the DS1 carrier after it has been debounced for 7.5ms to 9ms.

Figure 16. Physical Dimensions of 24-Pad Leadless Chip Carrier




Dim.	Millimeters		Inches	
	Min.	Max.	Min.	Max.
A	10.03	10.41	0.395	0.410
B	10.03	10.41	0.395	0.410
C	1.27	3.33	0.050	0.131
D	0.020 R (TYP)		0.008 R (TYP)	
F	0.38	0.64	0.015	0.025
G	1.27 BSC		0.050 BSC	
H	0.75	1.02	0.030	0.040
J	0.030 R (TYP)		0.012 R (TYP)	

Figure 17. Physical Dimensions of 20-Pin Dual-In-Line Cerdip Package



Dim.	Millimeters		Inches	
	Min.	Max.	Min.	Max.
A	23.93	25.35	0.942	0.998
B	6.91	7.39	0.272	0.291
C	4.17	5.82	0.164	0.229
D	0.41	0.51	0.016	0.020
F	1.14	1.78	0.045	0.070
G	2.54 BSC		0.100 BSC	
H	0.38	2.16	0.015	0.085
J	0.020	0.30	0.008	0.012
K	2.54	3.81	0.100	0.150
L	7.62 BSC		0.300 BSC	
M	0.64	1.60	0.025	0.063
N	0° 15°		0° 15°	



April 1985

CEPT DIGITAL TRUNK INTERFACE CIRCUIT

Features

- Compatible with CCITT Recommendation G732
- ST-BUS™ Compatible
- Interface to Bidirectional 2048 kbit/s CEPT link
- Jitter and Wander Buffering
- Insertion of Signalling and Alignment
- Optional ADI encoding and decoding
- Per-channel Control
- Programmable Digital Attenuation of PCM Signals
- HDB3 Encoding and Decoding
- Optional Debounce of Received Signalling
- External Control and Status Pins
- Single 5V Power Supply
- TTL-Compatible Inputs and Outputs

Applications


- High Speed Links Using CEPT 2048 kbit/s Link
- PBX or Computer to CEPT 2048 kbit/s Link
- Channel Banks

General Description


The S8978 is an interface circuit for use between serial 2048 kbit/s ST-BUS™ time-division multiplexed streams and a bidirectional 2048 kbit/s CEPT primary TDM transmission link. All functions, except clock extraction and line driving and sensing, are provided. The S8978 is fabricated using Gould AMI CMOS technology.

COMMUNICATION PRODUCTS

Block Diagram



Pin Configuration



Absolute Maximum Ratings* — Voltages are with respect to ground (V_{SS}) unless otherwise stated.

Symbol	Parameter	Min.	Max.	Units
V_{DD}	Supply Voltage	-0.3	7	V
V_I	Voltage at Digital Inputs	-0.3	$V_{DD} + 0.3$	V
I_I	Current at Digital Inputs		30	mA
V_O	Voltage at Digital Outputs	-0.3	$V_{DD} + 0.3$	V
I_O	Current at Digital Outputs		30	mA
T_{ST}	Storage Temperature	-65	150	°C
P	Power Dissipation		800	mW

* Exceeding these values may cause permanent damage. Functional operation under these conditions is not implied.

Recommended Operating Conditions - Voltages are with respect to ground (V_{SS}) unless otherwise stated.

Symbol	Characteristics	Min.	Typ.	Max.	Units	Test Conditions
T_{OP}	Operating Temperature	-40		85	°C	
V_{DD}	Supply Voltage	4.5	5	5.5	V	
V_I	Input Voltage	0		V_{DD}	V	

Typical figures are at 25°C and are for design aid only; not guaranteed and not subject to production testing.

DC Electrical Characteristics - Voltages are with respect to ground (V_{SS}) unless otherwise stated.

Symbol	Characteristics	Min.	Typ.	Max.	Units	Test Conditions
P	Power Dissipation		31.5	82.5	mW	Outputs unloaded
I_{DD}	Supply Current		6.3	15	mA	Outputs unloaded
V_{IH}	Input High Voltage	2.0		V_{DD}	V	
V_{IL}	Input Low Voltage	0		0.8	V	
I_{IL}	Input Leakage		1	10	µA	
V_{OH}	Output High Voltage	2.4		V_{DD}	V	$I_{OH} = 10$ mA
I_{OH}	Output High Current	10	20		mA	Source. $V_{OH} = 2.4$ V
I_{OH}	Output High Current	8	16		mA	Source. $V_{OH} = 3.0$ V
V_{OL}	Output Low Voltage	V_{SS}		0.4	V	$I_{OL} = 2$ mA
I_{OL}	Output Low Current	2	10		mA	Sink. $V_{OL} = 0.4$ V
I_{OL}	Output Low Current	6	30		mA	Sink. $V_{OL} = 2.0$ V
I_{OZ}	High Impedance Leakage		1	10	µA	

Characteristics are for clocked operation over the ranges of recommended operating temperature and supply voltage
Typical figures are at 25°C and are for design aid only; not guaranteed and not subject to production testing

AC Electrical Characteristics - Capacitances

Symbol	Characteristics	Min.	Typ.	Max.	Units	Test Conditions
C_I	Input Pin Capacitance		8		pF	
C_O	Output Pin Capacitance		8		pF	

Typical figures are at 25°C and are for design aid only; not guaranteed and not subject to production testing.

AC Electrical Characteristics—Clock Timing (Figures 2 and 3)

Symbol	Characteristics	Min.	Typ.	Max.	Units	Test Conditions
t_{p20}	C2i Period	400	488	600	ns	
t_{w20}	C2i Width High or Low	200	244	300	ns	
t_{T20}	C2i Clock Transition Time		20		ns	
t_{FPS}	Frame Pulse Set Up Time*	50			ns	
t_{FPH}	Frame Pulse Hold Time*	50			ns	
t_{FPW}	Frame Pulse Width*		244		ns	

Characteristics are for clocked operation over the ranges of recommended operating temperature and supply voltage

Typical figures are at 25°C and are for design aid only; not guaranteed and not subject to production testing

Frame pulse is repeated every 125µs in synchronization with the clock.

Figure 2. Clock & Frame Alignment for 2048 kbit/s ST-BUS™ Streams





Figure 3. Clock & Frame Timing for 2048 kbit/s ST-BUS™ Streams




AC Electrical Characteristics—Timing for CEPT Link Bit Cells (Figures 4)

Symbol	Characteristics	Min.	Typ.	Max.	Units	Test Conditions
t_{PEC}	E2i Clock Period		488		ns	
t_{WEC}	E2i Clock Width High or Low		244		ns	
t_{TEC}	E2i Clock Transition Time		20		ns	

Characteristics are for clocked operation over the ranges of recommended operating temperature and supply voltage. Typical figures are at 25°C and are for design aid only; not guaranteed and not subject to production testing.

Figure 4. Timing of CEPT Link Bit Cells for Transmission and Reception




AC Electrical Characteristics—2048 kbit/s ST-BUS™ Streams (Figure 5)

Symbol	Characteristics	Min.	Typ.	Max.	Units	Test Conditions
t_{SOD}	Serial Output Delay	0			ns	50pF Load
t_{SOH}	Serial Output Hold Time	0	100		ns	50pF Load
t_{SIS}	Serial Input Set-up Time		100		ns	
t_{SIH}	Serial Input Hold Time		100		ns	

Characteristics are for clocked operation over the ranges of recommended operating temperature and supply voltage. Typical figures are at 25°C and are for design aid only; not guaranteed and not subject to production testing.

Figure 5. 2048 kbit/s ST-BUS™ Streams



AC Electrical Characteristics—XCTL, XS AND E8Ko (Figures 6, 7 & 8)

Symbol	Characteristics	Min.	Typ.	Max.	Units	Test Conditions
t_{XCD}	External Control Delay	0	100		ns	50 pF Load
t_{XSS}	External Status Set-Up Time		100		ns	
t_{XSH}	External Status Hold Time		100		ns	
t_{8OD}	E8Ko Output Delay	0	100		ns	50 pF Load
t_{8OL}	E8Ko Output Low Width		62.5		ns	50 pF Load
t_{8OH}	E8Ko Output High Width		62.5		ns	50 pF Load
t_{8OT}	E8Ko Output Transition Time		20		ns	50 pF Load

Characteristics are for clocked operation over the ranges of recommended operating temperature and supply voltage
 Typical figures are at 25°C and are for design aid only; not guaranteed and not subject to production testing

COMMUNICATION PRODUCTS

Figure 6. XCTL Timing




Figure 7. XS Timing





Figure 8. E8Ko Timing



AC Electrical Characteristics—CEPT Link Timing (Figures 9 & 10)

Symbol	Characteristics	Min.	Typ.	Max.	Units	Test Conditions
t_{TSD}	Transmit Steering Delay*	0	150		ns	200 pF Load.
t_{RDS}	Receive Data Set-Up Time		100		ns	
t_{RDH}	Receive Data Hold Time		100		ns	
t_{RSS}	Receive Steering Set-Up Time		100		ns	
t_{RSH}	Receive Steering Hold Time		100		ns	

Characteristics are for clocked operation over the ranges of recommended operating temperature and supply voltage
 Typical figures are at 25°C and are for design aid only; not guaranteed and not subject to production testing
 The difference between T_{TSD} for TXA and TXB is typically 20 ns.

Figure 9. Transmit Timing for CEPT Link





Figure 10. Receive Timing for CEPT Link



Pin	Pin Label	Description
1/2	TXA/TXB	Transmit A & B (Complementary Output) —These two outputs can be used to control the line driver for the CEPT link.
3	DSTo	Data ST-BUS™ Out (Complementary Outputs) . This ST-BUS™ stream output contains the 30 PCM or data channels received on 30 of the 32 time slots of the CEPT link.
4/5	RXA/RXB	Receive A & B (Inputs) . These two inputs are used to sense bipolar violation and zero code on the HDB3-encoded CEPT link.
6	RXD	Receive Data (Input) . This is the input for the data received on the CEPT link. It should be high if the received link signal is sensed to be non-zero.
7	CSTi1	Control ST-BUS™ In 1 (Input) . This is the input for the ST-BUS™ stream which contains the signalling and alignment information.
8	CSTi0	Control ST-BUS™ In 0 (Input) . This is the input for the ST-BUS™ stream which controls the chip and contains the information for the digital attenuation of each channel.
9	E8Ko	Extracted 8 kHz (Three-state Output) . This output provides an optional 8 kHz clock synchronized to the extracted clock input, E2i. A control bit in the CSTi0 stream determines whether this output is active or is high impedance.
10	V _{CC}	Power Input . Negative supply (ground).
11	XCTL	External Control (Complementary Output) . This output provides the data received on one of the bits on a channel on CSTi0.
12	XS	External Status (Input) . Data presented on this input is transmitted as a bit on one of the channels on CSTo.
13	CSTo	Control ST-BUS™ Out (Complementary Output) . This output gives an ST-BUS™ stream which contains signalling and status information.
14	ADI	Alternate Digit Inversion (Input) . If this input is high, then CEPT time slots which are specified on CSTi0 to be speech are ADI [Alternate Digit Inversion] coded and decoded. This feature allows either ADI or non-ADI codecs to be used on DSTi and DSTo.
15	DSTi	Data ST-BUS™ In (Input) . This is the input for the ST-BUS™ stream which contains the 30 PCM or data channels for transmission on 30 of the 32 time slots of the CEPT link.
16	C2i	2.048 MHz Clock (Input) . 2048 kHz clock input. This is the input to the counter for the ST-BUS™ streams.
17	E2i	Extracted 2048 kHz Clock (Input) . This is the input for the 2048 kHz clock extracted from the data received on the CEPT link. This clock controls the sampling of received data at the CEPT link interface.
18	F0i	Framing Signal Type 0 (Input) . This is the input for the frame synchronization pulse for the ST-BUS™ streams. A low on this input caused the serial counter to reset on the next positive transition of the C2i clock input.
19	TEST	Test (Input) . Test pin. Tie to V _{SS} for normal operation.
20	V _{DD}	Power Input . Positive supply.

Unlisted Pins are No Connects

Functional Description

The S8978 provides an interface between a bidirectional 2048 kbit/s CEPT primary TDM transmission link and 2048 kbit/s ST-BUS™ PCM/Data and control streams.



The serial PCM voice or data arriving at the DSTi is converted to 8 bit bytes at the Serial PCM/Data Interface. These bytes can be ADI [Alternate Digit Inversion] coded if required. Each channel can be digitally attenuated before being merged with the signalling and alignment channels in the CEPT format multiplexer. The data is HDB3 [High Density Bipolar No. 3] coded and the bipolar steering for the line driver is output on TXA and TXB.

Data arriving on the CEPT link is HDB3-decoded, then separated into PCM/Data channels and signalling channels. The PCM/Data stream is passed through an elastic buffer to allow for fluctuations in the data rates. It may be digitally attenuated or ADI decoded before emerging on the DSTo pin.

The signalling information from the CEPT link is debounced before being merged with the status information for the chip which contains the data representing the state of the XS pin. The multiplexed status and signalling information emerges as the ST-BUS™ stream on CSTo.

The CSTi1 ST-BUS™ stream is used to provide signalling and alignment information for the CEPT link, while the CSTi0 stream is used to control independent PCM/Data time slots and the XCTL pin.

Synchronization of the system using the interface may be simplified by the E8Ko pin. This provides a clock with a period corresponding to 256 cycles of the extracted clock, E2i. This period is equivalent to the time taken for a frame of 32 time slots to arrive on the CEPT link.



Frame Format

Frames on the ST-BUS™ streams consist of 32 channels, numbered from 0 to 31, and each channel contains 8 bits numbered from 7 to 0. Bit 7 of channel 0 is the first bit transmitted in each frame and frames are 125µs long (see Figure 11).

Frames on the CEPT link are similar to frames on the ST-BUS™, but consist of 32 time slots numbered 0 to 31 and the individual bits within each time slot are numbered from 1 to 8 (see Figure 12). Within each frame, time slots 0 and 16 are reserved for alignment and signalling. This leaves time slots 1 to 15 and 17 to 31 transparent for voice or data. These form telephone channels 1 to 30.

Frame-alignment frames and non-frame-alignment frames occur alternatively on the CEPT link. Frame-

alignment frames contain the frame alignment signal (0011011) on bits 2 to 8 of time slot 0, whereas in non-frame-alignment frames bit 2 of time slot 0 is 1 and bits 3 to 8 are used to give an alarm and for national signalling. Bit 1 of both types of frame is used for international signalling (see Figure 13).

Frames are numbered from 0 to 15 and are grouped together to form multiframes as shown in Figure 14. Frame 0 of the 16-frame multiframe can be identified by the presence of 4 zeros on bits 1 to 4 of time slot 16. The remaining bits carry multiframe signalling. Time slot 16 of frames 1 to 15 of the multiframe carry the A, B, C and D signalling bits associated with the 30 telephone channels (time slots 1 to 15 and 17 to 31), as shown in Figure 15

COMMUNICATION PRODUCTS

Figure 13. Allocation of Bits in Time Slot 0 of the CEPT Link

	Bit Number							
	1	2	3	4	5	6	7	8
Time slot 0 containing the frame alignment signal	Reserved for international use	0	0	1	1	0	1	1
Time slot 0 not containing the frame alignment signal	Reserved for international use	1	Alarm indication to the remote PCM multiplex equipment	Reserved for national use				

Figure 14. CEPT Link Multiframe Format




Figure 15. Allocation of Bits in Time Slot 16 of the CEPT Link

Time slot 16 of frame 0		Time slot 16 of frame 1		• • •	Time slot 16 of frame 15	
0000	XYXX	ABCD bits for telephone channel 1 (time slot 1)	ABCD bits for telephone channel 16 (time slot 17)		ABCD bits for telephone channel 15 (time slot 15)	ABCD bits for telephone channel 30 (time slot 31)

Table 1. Data Format on CSTi0 Channels Used for Controlling Time Slots on the CEPT Link

Pin	Label	Description																																				
7	DATA	If 1, then the controlled time slot on the CEPT 2048 kbit/s link is treated as a data channel; i.e. no ADI encoding or decoding is performed on transmission or reception and the data is not attenuated. If 0, then the ADI pin determines whether or not ADI encoding and decoding is performed and bits 0-5 determine the transmit and receive attenuation.																																				
6	LOOP	If 1, then the controlled time slot on the transmitted CEPT 2048 kbit/s link is looped internally to replace the data on the corresponding received time slot. If 0, then this function is disabled. This function only operates if frame synchronization is received from the CEPT link and only a single time slot can be looped within the frame.																																				
5,4,3	RXPAD4,2,1	Per time slot receive attenuation control bits. <table border="1"> <thead> <tr> <th>RXPAD4</th> <th>RXPAD2</th> <th>RXPAD1</th> <th>Gain(dB)</th> </tr> </thead> <tbody> <tr><td>0</td><td>0</td><td>0</td><td>0</td></tr> <tr><td>0</td><td>0</td><td>1</td><td>-1</td></tr> <tr><td>0</td><td>1</td><td>0</td><td>-2</td></tr> <tr><td>0</td><td>1</td><td>1</td><td>-3</td></tr> <tr><td>1</td><td>0</td><td>0</td><td>-4</td></tr> <tr><td>1</td><td>0</td><td>1</td><td>-5</td></tr> <tr><td>1</td><td>1</td><td>0</td><td>-6</td></tr> <tr><td>1</td><td>1</td><td>1</td><td>1</td></tr> </tbody> </table>	RXPAD4	RXPAD2	RXPAD1	Gain(dB)	0	0	0	0	0	0	1	-1	0	1	0	-2	0	1	1	-3	1	0	0	-4	1	0	1	-5	1	1	0	-6	1	1	1	1
RXPAD4	RXPAD2	RXPAD1	Gain(dB)																																			
0	0	0	0																																			
0	0	1	-1																																			
0	1	0	-2																																			
0	1	1	-3																																			
1	0	0	-4																																			
1	0	1	-5																																			
1	1	0	-6																																			
1	1	1	1																																			
2,1,0	TXPAD4,2,1	Per time slot transmit attenuation control bits. <table border="1"> <thead> <tr> <th>TXPAD4</th> <th>TXPAD2</th> <th>TXPAD1</th> <th>Gain(dB)</th> </tr> </thead> <tbody> <tr><td>0</td><td>0</td><td>0</td><td>0</td></tr> <tr><td>0</td><td>0</td><td>1</td><td>-1</td></tr> <tr><td>0</td><td>1</td><td>0</td><td>-2</td></tr> <tr><td>0</td><td>1</td><td>1</td><td>-3</td></tr> <tr><td>1</td><td>0</td><td>0</td><td>-4</td></tr> <tr><td>1</td><td>0</td><td>1</td><td>-5</td></tr> <tr><td>1</td><td>1</td><td>0</td><td>-6</td></tr> <tr><td>1</td><td>1</td><td>1</td><td>1</td></tr> </tbody> </table>	TXPAD4	TXPAD2	TXPAD1	Gain(dB)	0	0	0	0	0	0	1	-1	0	1	0	-2	0	1	1	-3	1	0	0	-4	1	0	1	-5	1	1	0	-6	1	1	1	1
TXPAD4	TXPAD2	TXPAD1	Gain(dB)																																			
0	0	0	0																																			
0	0	1	-1																																			
0	1	0	-2																																			
0	1	1	-3																																			
1	0	0	-4																																			
1	0	1	-5																																			
1	1	0	-6																																			
1	1	1	1																																			

Table 2. Data Format on CSTi0 Channel 15 — Master Control 1

Pin	Label	Description
7	Test Bit	Keep at 1 for normal operation.
6	LOOP	If 1, then time slot 16 on the transmitted CEPT 2048 kbit/s link is looped internally to place the data received on time slot 16. If 0, then this function is disabled. This function only operates if frame synchronization is received from the CEPT link and only a single time slot can be looped within the frame.
5-4	Test Bits	Keep at 1 for normal operation.
3,2,1 & 0	NDBD, NDBC NDBB & NDBA	If 1, then no debouncing is applied to the received D, C, B or A signalling bits. If 0, then the received D, C, B or A signalling bits are debounced for between 6 and 8 ms.

Monitoring and Control

30 of the 32 channels on the ST-BUS™ stream which is input at the DSTi pin, are transmitted on the CEPT link. Figure 16 shows the correspondence between the channels at DSTi and the time slots on the CEPT link.

The 30 telephone channels received on the CEPT link on time slots 1 to 15 and 17 to 31 are output on channels on the DSTo pin as shown in Figure 17.

The ST-BUS™ stream which is input at the CSTi0 pin, contains information which controls the CEPT time slots and for master control (see Figure 18). The information which controls the CEPT time slots is input on channels 0 to 14 and 16 to 31 (see Table 1), one channel ahead of the corresponding telephone channel. Master control information is input on channels 15 and 31 (see Table 2 and 3).

The ST-BUS™ stream which is input at the CSTi1 pin, contains the CEPT alignment and signalling information (see Figure 19). Channels 0 to 15 contain the information output on time slot 16 of frames 0 to 15 of the CEPT link's multiframes (see Table 4 and 5). Channels 16 and 17 contain the information transmitted on time slot 0 of the frame-alignment and non-frame-alignment frames of the CEPT link, respectively (see Table 6 and 7).

Channels on CSTo are assigned in a similar way to channels on CSTi1 (see Figure 20). Channels 0 to 15 contain the data received on time slot 16 of frames 0 to 15 of the multiframes (see Table 8 and 9). Channels 16 and 17 contain the data received from the CEPT link on time slot 0 of frame-alignment and non-frame-alignment frames, respectively (see Table 10 and 11). Channel 18 contains the master status information for the chip (see Table 12).

Table 3. Data Format on CSTi0 Channel 31—Master Control 2

Pin	Label	Description
7	Test Bit	Keep at 1 for normal operation.
6	Test Bit	Keep at 0 for normal operation.
5	CCS	If 1, then the S8978 operates in its common channel signalling mode. Channel 16 on the DSTi pin is transmitted on the time slot 16 of the CEPT link, and time slot 16 from the received CEPT link is output on channel 16 on the DSTo pin. Channel 15 on the CSTi0 pin contains the information for the control of time slot 16. Channels 0 to 15 on CSTi1 and CSTo are unused. If 0, then this mode is disabled.
4	8KHZSEL	If 1, then an 8 kHz signal synchronized to the received CEPT 2048 kbit/s link is output on the E8Ko pin. This feature only operates when frame synchronization is received from the CEPT link. If 0, then the E8Ko pin goes into its high impedance state.
3	TXAIS	If 1, then an all 1's alarm signal is transmitted on all time slots. If 0, then the time slots function normally.
2	TXTS16AIS	If 1, then an all 1's alarm signal is transmitted on time slot 16. If 0, then time slot 16 functions normally.
1	XCTL	If 1, then the XCTL pin is driven high. If 0, then the XCTL pin is driven low.
0	(N/A)	(unused)

Table 4. Data Format on CSTi1 Channel 0 Used for Multiframe Alignment (Frame 0) on the Transmitted CEPT Link - See Figure 15

Pin	Label	Description
7-4	MA1-4	These bits are transmitted on the CEPT 2048 kbit/s link in bit positions 1 to 4 of time slot 16 of frame 0 of the multiframe. They should be kept at 0 to allow multiframe alignment to be detected.
3	X1	This bit is transmitted on the CEPT 2048 kbit/s link in bit position 5 of time slot 16 of frame 0 of the multiframe. It is a spare signalling bit which should be kept at 1 if unused.
2	Y	This bit is transmitted on the CEPT 2048 kbit/s link in bit position 6 of time slot 16 of frame 0 of the multiframe. It is used to indicate the loss of multiframe alignment to the remote end of the link. A 1 on this bit is the signal that multiframe alignment on the received link has been lost. A 0 indicates that multiframe alignment is detected.
1,0	X2,X3	These bits are transmitted on the CEPT 2048 kbit/s link in bit positions 7 and 8 respectively, of time slot 16 of frame 0 of the multiframe. They are spare signalling bits which should be kept at 1 if unused.

Table 5. Data Format on CSTi1 Channels Used for Channels Used for Channel Associated Signalling (Frames 1 to 15) on the Transmitted CEPT Link - See Figure 15

Pin	Label	Description
7 6, 5 & 4	A(N) B(N) C(N) & D(N)	<p>These bits are transmitted on the CEPT 2048 kbit/s link in bit positions 1 to 4 of time slot 16 in frame N, and are the A, B, C and D signalling bits associated with telephone channel N. The value of N lies in the range 1 to 15 and refers to the channel on the CSTi1 pin where the bits are supplied, the telephone channel with which the bits are associated, and the frame on the CEPT link on which the bits are transmitted.</p> <p>For example, the bits input on the CSTi1 pin on channel 3 are associated with telephone channel 3, which is time slot 3 of the CEPT link, and are transmitted on bit positions 1 to 4 of time slot 16 in frame 3 of each multiframe on the CEPT link (see Figure 15).</p> <p>If bits B, C or D are not used they should be given the values 1, 0 and 1 respectively. The combination 0000 for ABCD bits should not be used for telephone channels 1 to 15, as this would interfere with multiframe alignment.</p>
3, 2, 1 & 0	A(N+15) B(N+15), C(N+15) & D)(N+15)	<p>These bits are transmitted on the CEPT 2048 kbit/s link in bit positions 5 to 8 of time slot 16 in frame N, and are the A, B, C and D signalling bits associated with telephone channel N+15. The value of N lies in the range 1 to 15 and refers to both channel on the CSTi1 pin where the bits are supplied and the frame on the CEPT link on which the bits are transmitted, and indirectly indicates the telephone channel with which the bits are associated.</p> <p>For example, the bits input on the CSTi1 pin on channel 3 are associated with telephone channel 18, which is time slot 19 of the CEPT link, and are transmitted on bit positions 5 to 8 of time slot 16 in frame 3 of each multiframe on the CEPT link (see Figure 15).</p>

Table 6. Data Format on CST11 Channel 16 Used for Frame-Alignment Frames on the Transmitted CEPT Link - See Figure 13

Pin	Label	Description
7	IU0	This bit is transmitted on the CEPT 2048 kbit/s link in bit position 1 of time slot 0 of frame-alignment frames (see Figure 13). It is reserved for international signalling and should be kept at 1 when not in use.
6-0	FAF2-8	These bits are transmitted on the CEPT 2048 kbit/s link in bit positions 2 to 8 of time slot 0 of frame-alignment frames (see Figure 13). These bits form the frame alignment pattern and should be set to 0011011.

Table 7. Data Format on CST11 Channel 17 Used for Non-Frame-Alignment Frames on the Transmitted CEPT Link - See Figure 13

Pin	Label	Description
7	IU1	This bit is transmitted on the CEPT 2048 kbit/s link in bit position 1 of time slot 0 of non-frame-alignment frames (see Figure 13). It is reserved for international signalling and should be kept at 1 when not in use.
6	NFAF	This bit is transmitted on the CEPT 2048 kbit/s link in bit position 2 of time slot 0 of non-frame-alignment frames (see Figure 13). In order to differentiate between frame-alignment frames and non-frame-alignment frames, this bit should be kept at 1.
5	ALM	This bit is transmitted on the CEPT 2048 kbit/s link in bit position 3 of time slot 0 of non-frame-alignment frames (see Figure 13). It is used to signal an alarm to the remote end of the CEPT link. The bit should be set to 1 to signal an alarm and should be kept at 0 under normal operation.
4-0	NU1-5	These bits are transmitted on the CEPT 2048 kbit/s link in bit positions 4 to 8 of time slot 0 of non-frame-alignment frames (see Figure 13). These bits are reserved for national signalling, and on crossing national borders they should be set to 1.

Table 8. Data Format on CSto Channel 0 Used for Multiframe Alignment (Frame 0) on the Received CEPT Link - See Figure 15

Pin	Label	Description
7-4	MA1-4	These bits are received from the CEPT 2048 kbit/s link in bit positions 1 to 4 of time slot 16 of frame 0 of the multiframe. They should all be 0 .
3	X1	This is the bit which is received on the CEPT 2048 kbit/s link in bit position 5 of time slot 16 of frame 0 of the multiframe. It is a spare signalling bit which should be 1 if unused. It is not debounced.
2	Y	This is the bit which is received on the CEPT 2048 kbit/s link in bit position 6 of time slot 16 of frame 0 of the multiframe. It is used to indicate the loss of multiframe alignment at the remote end of the link. A 1 on this bit is the signal that multiframe alignment on the remote end of the link has been lost. A 0 indicates that multiframe alignment is detected. It is not debounced.
1,0	X2,X3	These are the bits which are received on the CEPT 2048 kbit/s link in bit positions 7 and 8 respectively, of time slot 16 of frame 0 of the multiframe. They are spare signalling bits which should be kept at 1 if unused. They are not debounced.

Table 9. Data Format on CSto Channels Used for Channels Used for Channel Associated Signalling (Frames 1 to 15) on the Received CEPT Link - See Figure 15

Pin	Label	Description
7 6, 5 & 4	A(N) B(N) C(N) & D(N)	<p>These are the bits which are received from the CEPT 2048 kbit/s link in bit positions 1 to 4 of time slot 16 in frame N, and are the A, B, C and D signalling bits associated with telephone channel N. The value of N lies in the range 1 to 15 and refers to the channel on the CSto pin on which the bits are output, the telephone channel with which the bits are associated and the frame on the CEPT link on which the bits are received.</p> <p>For example, the bits output on the CSto pin on channel 3 are associated with telephone channel 3, which is time slot 3 of the CEPT link, and are received on bits positions 1 to 4 of time slot 16 in frame 3 of each multiframe on the CEPT Link (see Figure 15).</p> <p>If bits B, C or D are not used they should have the values 1, 0 and 1 respectively. The combination 0000 for ABCD bits should not be found for telephone channels 1 to 15 as this implies interference with multiframe alignment.</p>
3, 2, 1 & 0	A(N + 15), B(N + 15) C(N + 15) & D(N + 15)	<p>These are the bits which are received from the CEPT 2048 kbit/s link in bit positions 5 to 8 of time slot 16 in frame N, and are the A, B, C and D signalling bits associated with telephone channel N + 15. The value of N lies in the range 1 to 15 and refers to both the channel on the CSto pin where the bits are output and the frame on the CEPT link on which the bits are received, and indirectly indicates the telephone channel with which the bits are associated.</p> <p>For example, the bits output on the CSto pin on channel 3 are associated with telephone channel 18, which is time slot 19 of the CEPT Link, and are received on bits positions 5 to 8 of time slot 16 in frame 3 of each multiframe on the CEPT link (see Figure 15).</p>

Table 10. Data Format on CSto Channel 16 Used for Frame-Alignment Frames on the Received CEPT Link - See Figure 13

Pin	Label	Description
7	IU0	This bit which is received from the CEPT 2048 kbit/s link in bit position 1 of time slot 0 of frame-alignment frames (see Figure 13). It is reserved for international signalling and should have the value 1 when not in use.
6-0	FAF2-8	These are bits which are received from the CEPT 2048 kbit/s link in bit positions 2 to 8 of time slot 0 of frame-alignment frames (see Figure 13). These bits form the frame alignment pattern and should have the values to 0011011.


Table 11. Data Format on CSto Channel 17 Used for Non-Frame-Alignment Frames on the Received CEPT Link - See Figure 13


Pin	Label	Description
7	IU1	This is the bit which is received from the CEPT 2048 kbit/s link in bit position 1 of time slot 0 of non-frame-alignment frames (see Figure 13). It is reserved for international signalling and should have the value 1 when not in use.
6	NFAF	This is the bit which is received from the CEPT 2048 kbit/s link in bit position 2 of time slot 0 of non-frame-alignment frames (see Figure 13). This bit should be 1 in order to differentiate between frame-alignment frames and non-frame-alignment frames.
5	ALM	This is the bit which is received from the CEPT 2048 kbit/s link in bit position 3 of time slot 0 of non-frame-alignment frames (see Figure 13). It is used to signal an alarm from the remote end of the CEPT link. This bit should have the value 0 under normal operation and should go to 1 to signal an alarm.
4-0	NU1-5	These are the bits which are received on the CEPT 2048 kbit/s link in bit positions 4 to 8 of time slot 0 of non-frame-alignment frames (see Figure 13). These bits are reserved for national signalling, and on crossing national borders they should have the value 1.

Table 12. Data Format on CSTo Channel 18 - Master Status

Pin	Label	Description
7	$\overline{\text{TFSYN}}$	This bit goes to 1 to signal a loss of frame synchronization on the received CEPT 2048 kbit/s link. It goes to 0 when frame synchronization is detected.
6	$\overline{\text{MFSYN}}$	This bit goes to 1 to signal a loss of multiframe synchronization on the received CEPT 2048 kbit/s link. It goes to 0 when multiframe synchronization is detected.
5	ERR	This bit toggles after 16 errors on the frame-alignment bits have accumulated. This is only reported at the end of a 128 ms sample period.
4	SLIP	This bit changes state when a slip occurs between the received CEPT 2048 kbit/s link and the 2048 kbit/s TDM busses.
3	RXA1S	This bit goes to 1 to signal that an all-ones alarm signal has been detected on the received CEPT 2048 kbit/s link. It goes to 0 when the all-ones alarm signal is removed.
2	RXTS16A1S	This bit goes to 1 to signal that an all-ones alarm signal has been detected on channel 16 of the received CEPT 2048 kbit/s link. It goes to 0 when the all-ones alarm signal is removed.
1	XS	This bit contains the data sampled once per frame at the XS pin.
0	(N/A)	(unused)

Figure 21. Physical Dimensions of 20 Pin Dual-in-Line Ceramic Package





January 1985

DIGITAL TIME/SPACE CROSSPOINT SWITCH

Features


- MITEL ST-BUS™ (Serial Telecom Bus) Compatible
- 8-Line x 32-Channel Inputs
- 8-Line x 32-Channel Outputs
- 256 Ports Non-Blocking Switch
- Single Power (+5 V)
- Low Power Consumption: 150 mW Typ
- Microprocessor-Control Interface
- Three-state Serial Outputs

General Description


This VLSI ISO-CMOS device is designed for switching PCM-encoded voice or data, under microprocessor control, in a modern digital exchange, PBX or Central Office. It provides simultaneous connections for up to 256 64 kbit/sec channels. Each of the eight serial inputs and outputs consist of 32 64 kbits/sec channels multiplexed to form a 2048 kbit/sec Serial Data Stream.

COMMUNICATION PRODUCTS

Functional Block Diagram



Pin Configuration



Absolute Maximum Ratings†

Supply Voltage $V_{DD} - V_{SS}$	+7V
Voltage on Digital Inputs (V_I).....	+0.3V
Current at Digital Inputs.....	40mA
Voltage on Digital Outputs (V_O).....	$V_{DD} + 0.3V$
Current at Digital Outputs.....	40mA
Storage Temperature.....	-55°C to +150°C
Power Dissipation.....	2W

†Exceeding these values may cause permanent damage. Functional operation under these conditions is not implied.

Recommended Operating Conditions: Voltages are with respect to ground (V_{SS}), unless otherwise stated.


Symbol	Parameter	Min.	Typ.‡	Max.	Units
T_{OP}	Operating Temperature	0		70	°C
V_{DD}	Positive Supply	4.75	5.0	5.25	V
V_I	Input Voltage	0		V_{DD}	V

‡Typical figures are at 25°C and are for design aid only; not guaranteed and not subject to production testing.

DC Electrical Characteristics: Clocked operation over recommended temperature and voltage ranges.

Symbol	Parameter	Conditions	Min.	Typ.‡	Max.	Units
I_{DD}	Supply Current	Outputs Unloaded		30	50	mA
V_{IH}	Input High Voltage		2.0			V
V_{IL}	Input Low Voltage			0.8	V	
I_{IL}	Input Leakage	V_I between V_{SS} and V_{DD}			10	μA
V_{OH}	Output High Voltage	$I_{OH} = 10$ mA	2.4			V
I_{OH}	Output High Current	Source Current $V_{OH} = 2.4$ V	10	15		mA
		Source Current $V_{OH} = 3.0$ V	8	12		mA
V_{OL}	Output Low Voltage	$I_{OL} = 5$ mA			0.4	V
I_{OL}	Output Low Current	Sink Current $V_{OL} = 0.4$ V	5	7.5		mA
		Sink Current $V_{OL} = 2.0$ V	20	30		mA
I_{OZ}	High Impedance Leakage	V_{OS} between V_{SS} and V_{DD}			10	μA

‡Typical figures are at 25°C and are for design aid only; not guaranteed and not subject to production testing.



AC Electrical Characteristics: Capacitances

Symbol	Parameter	Min.	Typ.†	Max.	Units
C_I	Input Pin Capacitance		8		pF
C_O	Output Pin Capacitance		8		pF

Clock Timing (Figures 3 and 4)

Symbol	Parameters	Min.	Typ.†	Max.	Units
t_{CLK}	Clock Period*	200	244	300	ns
t_{CHL}	Clock Width High or Low	100	122	150	ns
t_{CTT}	Clock Transition Time		20		ns
t_{FPS}	Frame Pulse Set up Time	50			ns
t_{FPH}	Frame Pulse Hold Time	50			ns
t_{FPW}	Frame Pulse Width		244		ns

*Contents of Connection Memory are not lost if the clock stops.

NOTE: Frame pulse is repeated every 125 μ s in synchronization with the clock.

†Timing is over recommended temperature and voltage ranges.

‡Typical figures are at 25°C and are for design aid only; not guaranteed and not subject to production testing.

Figure 3. Frame Alignment





Figure 4. Clock Timing



Serial Streams (Figures 2, 5, 6, and 7)

Symbol	Parameter	Conditions	Min.	Typ.†	Max.	Units
t_{SAZ}	STo0/7 Delay - Active to High Z	$R_L = 1\text{ k}\Omega^*$, $C_L = 40\text{ pF}$			80	ns
t_{SZA}	STo0/7 Delay - High Z to active	$R_L = 1\text{ k}\Omega^*$, $C_L = 40\text{ pF}$			100	ns
		$R_L = 1\text{ k}\Omega^*$, $C_L = 200\text{ pF}$			125	ns
t_{SAA}	STo0/7 Delay - Active to Active	$C_L = 40\text{ pF}$			100	ns
		$C_L = 200\text{ pF}$			125	ns
t_{SOH}	STo0/7 Hold Time	$C_L = 40\text{ pF}$	0			
		$C_L = 200\text{ pF}$	0			
t_{OED}	Output Driver Enable Delay	$R_L = 1\text{ k}\Omega^*$, $C_L = 40\text{ pF}$			100	ns
		$R_L = 1\text{ k}\Omega^*$, $C_L = 200\text{ pF}$			125	ns
t_{SID}	Serial Input Delay				20	ns
t_{SIH}	Serial Input Hold Time		90			ns
t_{XCH}	External Control Hold Time	$C_L = 50\text{ pF}$	0			ns
t_{XCD}	External Control Delay	$C_L = 50\text{ pF}$			75	ns

†Timing is over recommended temperature and voltage ranges.

‡Typical figures are at 25°C and are for design aid only; not guaranteed and not subject to production testing.

*High Impedance is measured by pulling to the appropriate rail with R_L , with timing corrected to cancel time taken to discharge C_L .

Figure 5. Serial Outputs and External Control




Figure 6. Output Driver Enable





Figure 7. Serial Inputs



Processor Bus (Figures 2, and 8)


Symbol	Parameter	Conditions	Min.	Typ.†	Max.	Units
t_{CSS}	Chip Select Set-up Time		20			ns
t_{RWS}	Read/Write Set-up Time		40			ns
t_{ADS}	Address Set-up Time		40			ns
t_{AKD}	Acknowledgement Delay	Fast $R_L = 1\text{ k}\Omega^*$, $C_L = 130\text{ pF}$		60	100	ns
		Slow $R_L = 1\text{ k}\Omega^*$, $C_L = 130\text{ pF}$		1.2	1.8	μs
t_{FWS}	Fast Write Data Set-up Time		30			ns
t_{SWD}	Slow Write Data Delay			250	ns	
t_{RDS}	Read Data Set-up Time	$R_L = 1\text{ k}\Omega^*$, $C_L = 130\text{ pF}$	0			ns
t_{DHT}	Data Hold Time	Read $R_L = 1\text{ k}\Omega^*$, $C_L = 130\text{ pF}$	20			ns
		Write	20			ns
t_{RDZ}	Read Data to High Impedance	$R_L = 1\text{ k}\Omega^*$, $C_L = 130\text{ pF}$		40	90	ns
t_{CSH}	Chip Select Hold Time		20			ns
t_{RWH}	Read/Write Hold Time		15			ns
t_{ADH}	Address Hold Time		15			ns
t_{AKH}	Acknowledgement Hold Time	$R_L = 1\text{ k}\Omega^*$, $C_L = 130\text{ pF}$	0	60	100	ns

†Timing is over recommended temperature and voltage ranges.

‡Typical figures are at 25°C and are for design aid only; not guaranteed and not subject to production testing.

*High Impedance is measured by pulling to the appropriate rail with R_L , with timing corrected to cancel time taken to discharge C_L .

Figure 8. Processor Bus



Pin Function Description

Pin Name	Number	Function
DTA	1	Data Acknowledgement (Open Drain Pulldown Output). This is the data acknowledgement on the microprocessor interface. This pin is pulled low to signal that the chip has processed the data.
STi0-STi7	2-9	ST-BUS™ Input 0 to 7 (Inputs). These are the inputs for the 2048 kbit/sec ST-BUS™ input streams.
V _{DD}	10	Power Input. Positive Supply.
F0i	11	Framing 0-Type (Input). This is the input for the frame synchronization pulse for the 2048 kbit/sec ST-BUS™ streams. A low on this input causes the internal counter to reset on the next negative transition of C4i.
C4i	12	4.096 MHz Clock (Input). ST-BUS™ bit cell boundaries lie on the alternate falling edges of this clock.
A0-A5	13-18	Address 0 to 5 (Inputs). These are the inputs for the address lines on the microprocessor interface.
DS	19	Data Strobe (Input). This is the input for the active high data strobe on the microprocessor interface.
R/W	20	Read or Write (Input). This is the input for the read/write signal on the microprocessor interface — high for read, low for write.
CS	21	Chip Select (Input). This is the input for the active low chip select on the microprocessor interface.
D7-D0	22-29	Data 7 to 0 (Three-state I/O Pins). These are the bidirectional data pins on the microprocessor interface.
V _{SS}	30	Power Input. Negative Supply (Ground).
STo7-STo0	31-38	ST-BUS™ Output 7 to 0 (Three-state Outputs). These are the pins for the eight 2048 kbit/sec ST-BUS™ output streams.
ODE	39	Output Drive Enable (Input). If this input is held high, the STo0-STo7 output drivers function normally. If this input is low, the STo0-STo7 output drivers go into their high impedance state. NOTE: Even when ODE is high, channels on the STo0-STo7 outputs can go high impedance under software control.
CSTo	40	Control ST-BUS™ Output (Complementary Output). Each frame of 256 bits on this ST-BUS™ output contains the values of bit 1 in the 256 locations of the Connection Memory High.

Figure 9. Address Memory Map

	A5	A4	A3	A2	A1	A0	Hex Address	Location
	0	X	X	X	X	X	00-1F	Control Register*
	1	0	0	0	0	0	20	Channel 0†
	1	0	0	0	0	1	21	Channel 1†
	•	•	•	•	•	•	•	•
	•	•	•	•	•	•	•	•
	•	•	•	•	•	•	•	•
	1	1	1	1	1	1	3F	Channel 31†

*Writing to the Control Register is the only fast transaction.

†Memory and stream are specified by the contents of the Control Register.

Functional Description

In recent years, there has been a trend in telephony towards digital switching, particularly in association with software control. Simultaneously, there has been a trend in system architectures towards distributed processing or multi-processor systems.

In accordance with these trends, Mitel has devised the ST-BUS™ (Serial Telecom Bus). This bus architecture can be used both in software-controlled digital voice and data switching, and for interprocessor communications. The uses in switching and in interprocessor communications are completely integrated to allow for a simple general purpose architecture appropriate for the systems of the future.

The serial streams of the ST-BUS™ operate continuously at 2048 kbit/sec and are arranged in 125 μ s wide frames which contain 32 8-bit channels. Gould AMI manufactures a number of devices which interface to the ST-BUS™; a key device being the S8980 chip.

The S8980 can switch data from channels on ST-BUS™ inputs to channels on ST-BUS™ outputs, and simultaneously allows its controlling microprocessor to read channels on ST-BUS™ inputs or write to channels on ST-BUS™ outputs (Message Mode). To the microprocessor, the S8980 looks like a memory peripheral. The microprocessor can write to the S8980 to establish switched connections between input ST-BUS™ channels and output ST-BUS™ channels, or to transmit messages on the output ST-BUS™ channels. By reading from the S8980, the microprocessor can receive messages from ST-BUS™ input channels or check which switched connections have already been established.

By integrating both switching and interprocessor communications, the S8980 allows systems to use distributed processing and to switch voice or data in an ST-BUS™ architecture.

Hardware Description

Serial data at 2048 kbit/sec is received at the eight ST-BUS™ inputs (STi0 to STi7), and serial data is transmitted at the eight ST-BUS™ outputs (STo0 to STo7). Each serial input accepts 32 channels of digital data, each channel containing an 8-bit word which may represent a PCM-encoded analog/voice sample as provided by a codec (e.g. Gould AMI's S3507, S3507A, S3506, S44231-8).

This serial input word is converted into parallel data and stored in the 256x8 Data Memory. Locations in the Data Memory are associated with particular channels

on particular ST-BUS™ input streams. These locations can be read by the microprocessor which controls the chip.

Locations in the Connection Memory, which is split into high and low parts, are associated with particular ST-BUS™ output streams. When a channel is due to be transmitted on an ST-BUS™ output, the data for the channel can either be switched from an ST-BUS™ input or it can originate from the microprocessor. If the data is switched from an input, then the contents of the Connection Memory Low location associated with the output channel is used to address the Data Memory. This Data Memory address corresponds to the channel on the input ST-BUS™ stream on which the data for switching arrived. If the data for the output channel originates from the microprocessor (Message Mode), then the contents of the Connection Memory Low location associated with the output channel are output directly, and this data is output repetitively on the channel once every frame until the microprocessor intervenes.

The Connection Memory data is received, via the Control Interface, at D7 to D0. The Control Interface also receives address information at A5 to A0 and handles the microprocessor control signals \overline{CS} , DTA, R/W and DS. There are two parts to any address in the Data Memory or Connection Memory. The higher order bits come from the Control Register, which may be written to or read from via the Control Interface. The lower order bits come from the address lines directly.

The Control Register also allows the chip to broadcast messages on all ST-BUS™ outputs (i.e., to put every channel into Message Mode), or to split the memory so that reads are from the Data Memory and writes are to the Connection Memory Low. The Connection Memory High determines whether individual output channels are in Message Mode, and allows individual output channels to go into a high-impedance state, which enables arrays of S8980s to be constructed. It also controls the CSto pin. All ST-BUS™ timing is derived from the two signals $\overline{C4i}$ and $\overline{F0i}$.

Software Control

The address lines on the Control Interface give access to the Control Register directly or, depending on the contents of the Control Register, to the High or Low sections of the Connection Memory or to the Data Memory.

If address line A5 is low, then the Control Register is addressed regardless of the other address lines (See Figure 9). If A5 is high, then the address lines A4-A0

select the memory location corresponding to channel 0-31 for the memory and stream selected in the Control Register.

The data in the Control Register consists of mode control bits, memory select bits, and stream address bits (see Figure 10). The memory select bits allow the Connection Memory High or Low or the Data Memory to be chosen, and the stream address bits define one of the ST-BUS™ input or output streams.

Figures 11a and 11b show the effect of the control register on subsequent operations.

Bit 7 of the Control Register allows split memory operation — reads are from the Data Memory and writes are to the Connection Memory Low.

The other mode control bit, bit 6, puts every output channel on every output stream into active Message Mode, i.e., the contents of the Connection Memory Low are output on the ST-BUS™ output streams once every frame unless the ODE pin is low. In this mode the chip behaves as if bits 2 and 0 of every Connection Memory High location were 1, regardless of the actual values.


If bit 7 of the Control Register is 0, then bits 2 and 0 of each Connection Memory High location function nor-

mally (see Figure 12). If bit 2 is 1, the associated ST-BUS™ output channel is in Message Mode; i.e., the byte in the corresponding Connection Memory Low location is transmitted on the stream at that channel. Otherwise, one of the bytes received on the serial inputs is transmitted and the contents of the Connection Memory Low define the ST-BUS™ input stream and channel where the byte is to be found (see Figure 13).

If the ODE pin is low, then all serial outputs are high-impedance. If it is high and bit 6 in the Control Register is 1, then all outputs are active. If the ODE pin is high and bit 6 in the Control Register is 0, then the bit 0 in the Connection Memory High location enables the output drivers for the corresponding individual ST-BUS™ output stream and channel — bit 0 = 1 enables the driver and bit 0 = 0 disables it (see Figure 12).

Bit 1 of each Connection Memory High location (see Figure 12) is output on the CSto pin once every frame. To allow for delay in any external control circuitry the bit is output one channel before the corresponding channel on the ST-BUS™ streams, and the bit for stream 0 is output first in the channel; e.g., bit 1s for channel 9 of streams 0-7 are output synchronously with ST-BUS™ channel 8 bits 7-0.

Figure 10. Control Register Bits



Bit Name	Number	Function
Split Memory	7	When 1, on subsequent operations all reads are from the Data Memory and all writes are to the Connection Memory, except when the Control Register is accessed. When 0, the Memory Select Bits specify the memory for subsequent operations. In either case, the Stream Address Bits select the subsection of the memory which is made available.
Message Mode	6	When 1, the contents of the Connection Memory Low are output on the Serial Output streams except when the ODE pin is low. When 0, the Connection Memory bits for each channel determine what is output.
(unused)	5	
Memory Select Bits	4-3	0-0 — Reserved for testing 0-1 — Data Memory 1-0 — Connection Memory Low 1-1 — Connection Memory High
Stream Address Bits	2-0	The number expressed in binary notation on these bits refers to the input or output BUS™ stream which corresponds to the subsection of memory made accessible for subsequent operations.

Figure 11a Control Register: Memory and Mode to Contents

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2*	Bit 1*	Bit 0*	Hex Value*	Memory	Mode
0	0	X	0	1	X	X	X	08-0F & 28-2F	Data	Normal
0	1	0	1	X	X	X	48-4F & 68-6F	Message		
0	0	X	1	0	X	X	X	10-17 & 30-37	Connection Low	Normal
0	1	X	1	0	X	X	X	50-57 & 70-77		Message
0	0	X	1	1	X	X	X	18-1F & 38-3F	Connection High	Normal
0	1	X	1	1	X	X	X	58-5F & 78-7F		
1	0	X	0	1	X	X	X	88-8F, A8-AF, 90-97, B0-B7, 98-9F & B8-BF	Split	Normal
			1	0						
1	1	X	0	1	X	X	X	C8-CF, E8-EF, D0-D7, F0-F7, D8-DF & F8-FF		Message


Figure 11b. Control Register: Contents to Memory and Mode

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2*	Bit 1*	Bit 0*	Hex Value*	Memory	Mode
0	0	0	0	1	X	X	X	08-0F	Data	Normal
0	0	0	1	0	X	X	X	10-17	Connection Low	Normal
0	0	0	1	1	X	X	X	18-1F	Connection High	Normal
0	0	1	0	1	X	X	X	28-2F	Data	Normal
0	0	1	1	0	X	X	X	30-37	Connection Low	Normal
0	0	1	1	1	X	X	X	38-3F	Connection High	Normal
0	1	0	0	1	X	X	X	48-4F	Data	Message
0	1	0	1	0	X	X	X	50-57	Connection Low	Message
0	1	0	1	1	X	X	X	58-5F	Connection High	Message
0	1	1	0	1	X	X	X	68-6F	Data	Message
0	1	1	1	0	X	X	X	70-77	Connection Low	Message
0	1	1	1	1	X	X	X	78-7F	Connection High	Message
1	0	0	0	1	X	X	X	88-8F	Split	Normal
1	0	0	1	0	X	X	X	90-97	Split	Normal
1	0	0	1	1	X	X	X	98-9F	Split	Normal
1	0	1	0	1	X	X	X	A8-AF	Split	Normal
1	0	1	1	0	X	X	X	B0-B7	Split	Normal
1	0	1	1	1	X	X	X	B8-BF	Split	Normal
1	1	0	0	1	X	X	X	C8-CF	Split	Message
1	1	0	1	0	X	X	X	D0-D7	Split	Message
1	1	0	1	1	X	X	X	D8-DF	Split	Message
1	1	1	0	1	X	X	X	E8-EF	Split	Message
1	1	1	1	0	X	X	X	F0-F7	Split	Message
1	1	1	1	1	X	X	X	F8-FF	Split	Message

*The range of values for bits 0 to 2 corresponds to the ST-BUS™ streams 0 to 7.


NOTE: All other combinations of values for the 8 bits are reserved for testing.

Figure 12. Connection Memory High Bits



Bit Name	Number	Function
Message Channel	2	When 1, the contents of the corresponding location in Connection Memory Low are output on the location's channel and stream. When 0, the content of the corresponding location in Connection Memory Low act as an address for the Data Memory and so determine the source of the connection to the location's channel and stream.
CSTo Bit	1	This bit is output on the CSTo pin one channel early. The CSTo bit for stream 0 is output first.
Output Enable	0	If the ODE pin is high and bit 6 of the Control Register is 0, then this bit enables the output driver for the location's channel and stream. This allows individual channels on individual streams to be made high-impedance, allowing switching matrices to be constructed. A 1 enables the driver and a 0 disables it.

Figure 13. Connection Memory Low Bits



Bit Name	Number	Function
Stream Address Bits*	7-5*	The number expressed in binary notation on these 3 bits is the number of the BUS™ stream for the source of the connection. Bit 7 is the most significant bit. E.g., if bit 7 is 1, bit 6 is 0 and bit 5 is 0, then the source of the connection is a channel on STi4.
Channel Address Bits*	4-0*	The number expressed in binary notation on these 5 bits is the number of the channel which is the source of the connection. (The BUS™ stream where the channel lies is defined by bits 6 and 5.) Bit 4 is the most significant bit. E.g., if bit 4 is 1, bit 3 is 0, bit 2 is 0, bit 1 is 1 and bit 0 is 1, then the source of the connection is channel 19.

*If bit 2 of the corresponding Connection High location is 1 or if bit 6 of the Control Register is 1, then these entire 8 bits are output on the channel and stream associated with this location. Otherwise the bits are used as indicated to define the source of the connection which is output on the channel and stream associated with this location.

Applications

Use in a Simple Digital Switching System

Figure 14 and 15 show how S8980s can be used with S3507As to form a simple digital switching system. Figure 14 shows the interface between the S8980s and the filter/codecs. Figure 15 shows the position of these components in an example architecture.

The S3507A filter/codec in Figure 14 receives and transmits digitized voice signals on the ST-BUS™ input D_R , and the ST-BUS™ output D_X , respectively. These signals are routed to the ST-BUS™ inputs and outputs on the top S8980, which is used as a digital speech switch.

The S3507A is controlled by the ST-BUS™ input D_C originating from the bottom S8980, which generates

the appropriate signals from an output channel in Message Mode. This architecture optimizes the messaging capability of the line circuit by building signaling logic, e.g., for on-off hook detection, which communicates on an ST-BUS™ output. This signaling ST-BUS™ output is monitored by a microprocessor (not shown) through an ST-BUS™ input on the bottom S8980.

Figure 15 shows how a simple digital switching system may be designed using the ST-BUS™ architecture. This is a private telephone network with 256 extensions which uses a single S8980 as a speech switch and a second S8980 for communication with the line interface circuits.

Figure 14. Example of Typical Interface between S8980s and S8964s for Simple Digital Switching System





Figure 15. Example Architecture of a Simple Digital Switching System



A larger digital switching system may be designed by cascading a number of S8980s. Figure 16 shows how four S8980s may be arranged in a non-blocking configuration which can switch any channel on any of the ST-BUS™ inputs to any channel on the ST-BUS™ outputs.

Application Circuit with 6802 Processor

Figure 17 shows an example of a complete circuit which may be used to evaluate the chip.

For convenience, a 4 MHz crystal oscillator has been used rather than a 4.096 MHz clock, as both are within

the limits of the chip's specifications. The RC delay used with the 393 counters ensures a sufficient hold time for the FP signal, but the values used may have to be changed if faster 393 counters become available.

The chip is shown as memory mapped into the S6802 system. Chip addresses 00-3F correspond to processor addresses 2000-203F. Delay through the address decoder requires the VMA signal to be used twice to remove glitches. The S6802 board uses a 10K Ω pullup on the MR pin, which would have to be incorporated into the circuit if the board was replaced by a processor.

Figure 16. Four S8980s Arranged in a Non-Blocking 16 × 16 Configuration






Figure 17. Application Circuit with 6802





April 1985

DIGITAL TIME/ SPACE CROSSPOINT SWITCH


Features

- MITEL-BUS™ compatible
- 4-Line x 32-Channel Inputs
- 4-Line x 32-Channel Outputs
- 128 Ports Non-Blocking Switch
- Single Power Supply (+ 5V)
- Low Power Consumption: 150 mW Typ
- Microprocessor-Control Interface
- Three-state Serial Outputs

General Description

This VLSI ISO-CMOS device is designed for switching PCM-encoded voice or data, under microprocessor control, in a modern digital exchange, PBX or Central Office. It provides simultaneous connections for up to 128 64 kbit/s channels. Each of the four serial inputs and outputs consist of 32 64 kbit/s channels multiplexed to form a 2048 kbit/s ST-BUS™ stream.

COMMUNICATION PRODUCTS



Absolute Maximum Ratings

Symbol	Parameter	Min.	Max.	Units
V_{DD}	Supply Voltage	-0.3	7	V
V_I	Voltage at Digital Inputs	$V_{SS} - 0.3$	$V_{DD} + 0.3$	V
I_I	Current at Digital Inputs		40	mA
V_O	Voltage on Digital Outputs	$V_{SS} - 0.3$	$V_{DD} + 0.3$	V
I_O	Current at Digital Outputs		40	mA
T_{ST}	Storage Temperature	-65	150	°C
P	Power Dissipation		2	W

Note: Exceeding these values may cause permanent damage. Functional operation under these conditions is not implied.

Recommended Operating Conditions— Voltages are with respect to ground (V_{SS}) unless otherwise stated.

Symbol	Characteristics	Min.	Typ.	Max.	Units	Test Conditions
T_{OP}	Operating Temperature	0		70	°C	
V_{DD}	Positive Supply	4.75	5.0	5.25	V	
V_I	Input Voltage	0		V_{DD}	V	


Typical figures are at 25°C and are for design aid only; not guaranteed and not subject to production testing.

DC Electrical Characteristics— Clocked operation over recommended temperature and voltage ranges.

Symbol	Characteristics	Min.	Typ.	Max.	Units	Test Conditions
I_{DD}	Supply Current		30	50	mA	Outputs unloaded
V_{IH}	Input High Voltage	2.0			V	
V_{IL}	Input Low Voltage			0.8	V	
I_{IL}	Input Leakage			10	μA	V_I between V_{SS} and V_{DD}
V_{OH}	Output High Voltage	2.4			V	$I_{OH} = \text{mA}$
I_{OH}	Output High Current	10	15		mA	Source Current. $V_{OH} = 2.4\text{V}$
		8	12		mA	Source Current. $V_{OH} = 3.0\text{V}$
V_{OL}	Output Low Voltage			0.4	V	$I_{OL} = 5\text{mA}$
I_{OL}	Output Low Current	5	7.5		mA	Sink current. $V_{OL} = 0.4\text{V}$
		20	30		mA	Sink Current. $V_{OL} = 2.0\text{V}$
I_{OZ}	High Impedance Leakage			10	μA	V_O between V_{SS} and V_{DD}

Typical figures are at 25°C and are for design aid only; not guaranteed and not subject to production testing.

Figure 2. Output Test Load



S1 is open circuit except when testing output levels or high impedance states.
S2 is switched to V_{DD} or V_{SS} when testing output levels or high impedance states.

AC Electrical Characteristics—Capacitances

Symbol	Characteristics	Min.	Typ.	Max.	Units	Test Conditions
C_I	Input Pin Capacitance		8		pF	
C_O	Output Pin Capacitance		8		pF	

AC Electrical Characteristics—Clock timing (Figure 3 and 4).

Symbol	Characteristics	Min.	Typ.	Max.	Units	Test Conditions
t_{CLK}	Clock Period*	200	244	300	ns	
t_{CHL}	Clock Width High or Low	100	122	150	ns	
t_{CTT}	Clock Transition Time		20		ns	
t_{FPS}	Frame Pulse Set Up Time	50			ns	
t_{FPH}	Frame Pulse Set Up Time	50			ns	
t_{FPW}	Frame Pulse Width		244	ns		

Typical figures are at 25°C and are for design aid only; not guaranteed and not subject to production testing.

* Contents of Connection Memory are not lost if the clock stops.

Frame pulse is repeated every 125 ms in synchronisation with the clock.

Timing is over recommended temperature and voltage ranges.

COMMUNICATOR PRODUCTS

Figure 3. Frame Alignment





Figure 4. Clock Timing





AC Electrical Characteristics—Serial streams (Figure 2, 5, 6 and 7).

Symbol	Characteristics	Min.	Typ.	Max.	Units	Test Conditions
t_{SAZ}	STo0/3 Delay—Active to High Z			80	ns	$R_L = 1k\Omega^*$, $C_L = 40$ pF
t_{SZA}	STo0/3 Delay—High Z to Active			100	ns	$R_L = 1k\Omega^*$, $C_L = 40$ pF
				125	ns	$R_L = 1k\Omega^*$, $C_L = 200$ pF
t_{SAA}	STo0/3 Delay—Active to Active			100	ns	$C_L = 40$ pF
				125	ns	$C_L = 200$ pF
t_{SOH}	STo0/3 Hold Time	0				$C_L = 40$ pF
		0				$C_{LD} = 200$ pF
t_{OED}	Output Driver Enable Delay			100	ns	$R_L = 1k\Omega^*$, $C_L = 40$ pF
				125	ns	$R_L = 1k\Omega^*$, $C_L = 200$ pF
t_{SID}	Serial Input Delay			20	ns	
t_{SIH}	Serial Input Hold Time	90			ns	

Note: Timing is over recommended temperature and voltage ranges.

Note 2: Typical figures are at 25°C and are for design aid only; not guaranteed and not subject to production testing.

*High impedance is measured by pulling to the appropriate rail with C_L , with timing corrected to cancel time taken to discharge C_L .



AC Electrical Characteristics¹ — Processor Bus (Figure 2 and 8)


Symbol	Characteristics	Min.	Typ.	Max.	Units	Test Conditions
t_{CSS}	Chip Select Set-Up Time	20			ns	
t_{RWS}	Read/Write Set-Up time	40			ns	
t_{ADS}	Address Set Up Time	40			ns	
t_{AKD}	Acknowledgement Delay	Fast	60	100	ns	$R_L = 1k\Omega^*$, $C_L = 130$ pF
		Slow		1.2	1.8	μs
t_{FWS}	Fast Write Data Set-Up Time	30			ns	
t_{SWD}	Slow Write Data Delay			250	ns	
t_{RDS}	Read Data Set Up Time	0			ns	$R_L = 1k\Omega^*$, $C_L = 130$ pF
t_{DHT}	Data Hold Time	Read	20		ns	$R_L = 1k\Omega^*$, $C_L = 130$ pF
		Write	20		ns	
t_{RDZ}	Read Data to High Impedance		40	90	ns	$R_L = 1k\Omega^*$, $C_L = 130$ pF
t_{CSH}	Chip Select Hold Time	20			ns	
t_{RWH}	Read/Write Hold Time	15			ns	
t_{ADH}	Address Hold Time	15			ns	
t_{AKH}	Acknowledgement Hold Time	0	60	100	ns	$R_L = 1k\Omega^*$, $C_L = 130$ pF

Note 1: Timing is over recommended temperature and voltage ranges.

Note 2: Typical figures are at 25°C and are for design aid only; not guaranteed and not subject to production testing.

* High impedance is measured by pulling to the appropriate rail with R_L , with timing corrected to cancel time taken to discharge C_L .

Figure 8. Processor Bus



Pin Description

Pin	Label	Description
1	\overline{DTA}	Data Acknowledgement (Open Drain Pulldown Output) —This is the data acknowledgement on the microprocessor interface. This pin is pulled low to signal that the chip has processed the data.
2-5	STi0- STi3	ST-BUS Input 0 to 3 (Inputs) —These are the inputs for the 2048 kbit/s ST-BUS™ input streams.
6-9	IC	Internal Connections —Must be connected to V_{DD} .
10	VDD	Power Input —Positive Supply.
11	\overline{FOi}	Framing 0-Type (Input) —This is the input for the frame synchronization pulse for the 2048 kbit/s ST-BUS™ streams. A low on this input causes the internal counter to reset on the next negative transition of $\overline{C4i}$.
12	$\overline{C4i}$	4.096 MHz Clock (Input) —ST-BUS™ bit cell boundaries lie on the alternate falling edges of this clock.
13-18	A0-A5	Address 0 to 5 (Inputs) —These are the inputs for the address lines on the microprocessor interface.
19	DS	Data Strobe (Input) —This is the input for the active high data strobe on the microprocessor interface.
20	R/ \overline{W}	Read or Write (Input) —This is the input for the read/write signal on the microprocessor interface—high for read, low for write.
21	\overline{CS}	Chip Select (Input) —This is the input for the active low chip select on the microprocessor interface.
22-29	D7-D0	Data 7 to 0 (Three-state I/O Pins) —These are the bidirectional data pins on the microprocessor interface.
30	VSS	Power Input —Negative Supply (Ground).
31-34	IC	Internal Connections —Leave pins disconnected.
35-38	STo3- STo0	ST-BUS™ Output 3 to 0 (Three-state Outputs) —These are the pins for the four 2048 kbit/s ST-BUS™ output streams.
39	ODE	Output Drive Enable (Input) —If this input is held high, the STo0-STo3 output drivers function normally. If this input is low, the STo0-STo3 output drivers go into their high impedance state. NB: Even when ODE is high, channels on the STo0-STo3 outputs can go high impedance under software control.
40	IC	Internal Connection —Leave pin disconnected.

Functional Description

In recent years, there has been a trend in telephony towards digital switching, particularly in association with software control. Simultaneously, there has been a trend in system architectures towards distributed processing or multi-processor systems.

In accordance with these trends, MITEL has devised the ST-BUS™ (Serial Telecom Bus). This bus architecture can be used both in software-controlled digital voice and data switching, and for inter-processor communications. The uses in switching and in interprocessor communications are completely integrated to allow for a simple general pur-

pose architecture appropriate for the systems of the future.

The serial streams of the ST-BUS™ operate continuously at 2048 kbit/s and are arranged in 125 μ s wide frames which contain 32 8-bit channels. Gould AMI manufactures a number of devices which interface to the ST-BUS™; a key device being the S8981 chip.

The S8981 can switch data from channels on ST-BUS™ inputs to channels on ST-BUS™ outputs, and simultaneously allows its controlling microprocessor to read channels on ST-BUS™

inputs or write to channels on ST-BUS™ outputs (Message Mode.) To the microprocessor, the S8981 looks like a memory peripheral. The microprocessor can write to the S8981 to establish switched connections between input ST-BUS™ channels and output ST-BUS™ channels, or to transmit message on output ST-BUS™ channels. By reading from the S8981, the microprocessor can receive messages from ST-BUS™ input channels or check which switched connections have already been established.

By integrating both switching and interprocessor communications, the S8981 allows systems to use distributed processing and to switch voice or data in an ST-BUS™ architecture.

Hardware Description

Serial data at 2048 kbit/s is received at the four ST-BUS™ inputs (STi0 to STi3), and serial data is transmitted at the four ST-BUS™ outputs (STo0 to STo3). Each serial input accepts 32 channels of digital data, each channel containing an 8-bit word which may represent a PCM-encoded analog/voice sample as provided by a codec (such as the S3507).

This serial input word is converted into parallel data and stored in the 128x8 static Data Memory. Locations in the Data Memory are associated with particular channels on particular ST-BUS™ input streams. These locations can be read by the microprocessor which controls the chip.

Locations in the Connection Memory, which is split into high and low parts, are associated with particular ST-BUS™ output streams. When a channel is due to be transmitted on an ST-BUS™ output, the data for the channel can either be switched from an ST-BUS™ input or it can originate from the microprocessor. If the data is switched from an input, then the contents of the Connection Memory Low location

associated with the output channel is used to address the Data Memory. This Data Memory address corresponds to the channel on the input ST-BUS™ stream on which the data for switching arrived. If the data for the output channel originates from the microprocessor (Message Mode), then the contents of the Connection Memory Low location associated with the output channel are output directly, and this data is output repetitively on the channel once every frame until the microprocessor intervenes.

The Connection Memory data is received, via the Control Interface, at D7 to D0. The Control Interface also receives address information at A5 to A0 and handles the microprocessor control signals \overline{CS} , DTA, R/W and DS. There are two parts to any address in the Data Memory or Connection Memory. The higher order bits come from the Control Register, which may be written to or read from via the Control Interface. The lower order bits come from the address lines directly.

The Control Register also allows the chip to broadcast message on all ST-BUS™ outputs (i.e., to put every channel into Message Mode), or to split the memory so that reads are from the Data Memory and writes are to the Connection Memory Low. The Connection Memory High determines whether individual output channels are in Message Mode, and allows individual output channels to go into a high-impedance state which enables arrays of S8981s to be constructed.

All ST-BUS™ timing is derived from the two signals $\overline{C4i}$ and $\overline{F0i}$.

Software Control

The Address Lines on the Control Interface give access to the Control Register directly or, depending on the contents of the Control Register to the High or

A5	A4	A3	A2	A1	A0	HEX ADDRESS	LOCATION
0	X	X	X	X	X	00-1F	Control Register*
1	0	0	0	0	0	20	Channel 0†
1	0	0	0	0	1	21	Channel 1†
•	•	•	•	•	•	•	•
•	•	•	•	•	•	•	•
•	•	•	•	•	•	•	•
1	1	1	1	1	1	3F	Channel 31†

*Writing to the Control Register is the only fast transaction.

†Memory and stream are specified by the contents of the Control Register.

Low sections of the Connection Memory or to the Data Memory.


If address line A5 is low, then the Control Register is addressed regardless of the other address lines (see Figure 9). If A5 is high, then the address lines A4-A0 select the memory location corresponding to channel 0-31 for the memory and stream selected in the Control Register.

The data in the Control Register consists of mode control bits, memory select bits, stream address bits, and a test bit which should be kept at 0 for normal operation (see Figure 10). The memory select bits allow the Connection Memory High or Low or the Data Memory to be chosen, and the stream address bits define one of the ST-BUS™ input or output streams

Figure 11a and 11b show the effect of the control register on subsequent operations.

Bit 7 of the Control Register allows split memory operation—reads are from the Data Memory and writes are to the Connection Memory Low.

The other mode control bit, bit 6, puts every output channel on every output stream into active Message Mode; i.e., the contents of the Connection Memory Low are output on the ST-BUS™ output streams once every frame unless the ODE pin is low. In this mode the chip behaves as if bits 2 and 0 of every Connection Memory High location were 1, regardless of the actual values.



Pin	Label	Function
7	Split Memory	When 1, on subsequent operations all reads are from the Data Memory and all writes are to the Connection Memory, except when the Control Register is accessed. When 0, the Memory Select Bits specify the memory for subsequent operations. In either case, the Stream Address Bits select the subsection of the memory which is made available.
6	Message Mode	When 1, the contents of the Connection Memory Low are output on the Serial Output streams except when the ODE pin is low. When 0, the Connection Memory bits for each channel determine what is output.
5	(unused)	
4-3	Memory Select Bits	0-0 - Reserved for testing. 0-1 - Data Memory. 1-0 - Connection Memory Low. 1-1 - Connection Memory High.
2	Test Bit	This bit is used during probe testing. It should be kept at 0 for normal operations.
1-0	Stream Address Bits	The number expressed in binary notation on these bits refers to the input or output ST-BUS™ stream which corresponds to the subsection of memory made accessible for subsequent operations

Figure 11A. Control Register: Memory and Mode to Contents

MEMORY	MODE	HEX VALUE*	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1*	BIT 0*
DATA	NORMAL	08-0B & 28-2B	0	0	X	0	1	0	X	X
	MESSAGE	48-4B & 68-6B	0	1	X	0	1	0	X	X
CONNECTION LOW	NORMAL	10-13 & 30-33	0	0	X	1	0	0	X	X
	MESSAGE	50-53 & 70-73	0	1	X	1	0	0	X	X
CONNECTION HIGH	NORMAL	18-1B & 38-3B	0	0	X	1	1	0	X	X
	MESSAGE	58-5B & 78-7B	0	1	X	1	1	0	X	X
SPLIT	NORMAL	88-8B, A8-AB, 90-93, B0-B3, 98-9B & B8-BB	1	0	X	0	1	0	X	X
	MESSAGE	C8-CB, E8-EB, D0-D3, F0-F3 D8-DB & F8-FB	1	1	X	0	1	0	X	X

*The range of values for bits 0 and 1 corresponds to the TDM streams 0 to 3.

Figure 11B. Control Register: Contents to Memory and Mode.


BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1*	BIT 0*	HEX VALUE*	MEMORY	MODE
0	0	0	0	1	0	X	X	08-0B	DATA	NORMAL
0	0	0	1	0	0	X	X	10-13	CONNECTION LOW	NORMAL
0	0	0	1	1	0	X	X	18-1B	CONNECTION HIGH	NORMAL
0	0	1	0	1	0	X	X	28-2B	DATA	NORMAL
0	0	1	1	0	0	X	X	30-33	CONNECTION LOW	NORMAL
0	0	1	1	1	0	X	X	38-3B	CONNECTION HIGH	NORMAL
0	1	0	0	1	0	X	X	48-4B	DATA	MESSAGE
0	1	0	1	0	0	X	X	50-53	CONNECTION LOW	MESSAGE
0	1	0	1	1	0	X	X	58-5B	CONNECTION HIGH	MESSAGE
0	1	1	0	1	0	X	X	68-6B	DATA	MESSAGE
0	1	1	1	0	0	X	X	70-73	CONNECTION LOW	MESSAGE
0	1	1	1	1	0	X	X	78-7B	CONNECTION HIGH	MESSAGE
1	0	0	0	1	0	X	X	88-8B	SPLIT	NORMAL
1	0	0	1	0	0	X	X	90-93	SPLIT	NORMAL
1	0	0	1	1	0	X	X	98-9B	SPLIT	NORMAL
1	0	1	0	1	0	X	X	A8-AB	SPLIT	NORMAL
1	0	1	1	0	0	X	X	B0-B3	SPLIT	NORMAL
1	0	1	1	1	0	X	X	B8-BB	SPLIT	NORMAL
1	1	0	0	1	0	X	X	C8-CB	SPLIT	MESSAGE
1	1	0	1	0	0	X	X	D0-D3	SPLIT	MESSAGE
1	1	0	1	1	0	X	X	D8-DB	SPLIT	MESSAGE
1	1	1	0	1	0	X	X	E8-EB	SPLIT	MESSAGE
1	1	1	1	0	0	X	X	F0-F3	SPLIT	MESSAGE
1	1	1	1	1	0	X	X	F8-FB	SPLIT	MESSAGE

*The range of values for bits 0 and 1 corresponds to the TDM streams 0 to 3.
All other combinations of values for the 8 bits are reserved for testing.

If bit 7 of the Control Register is 0, then bits 2 and 0 of each Connection Memory High location function normally. If bit 2 is 1, the associated ST-BUS™ output channel is in Message Mode; i.e., the byte in the corresponding Connection Memory Low location is transmitted on the stream at that channel. Otherwise, one of the bytes received on the serial inputs is transmitted and the contents of the Connection Memory Low define the ST-BUS™ input stream and channel where the byte is to be found (see Figure 13).


If the ODE pin is low, then all serial outputs are high-impedance. If it is high and bit 6 in the Control Register is 1, then all outputs are active. If the ODE pin is high and bit 6 in the Control Register is 0, then the bit 0 in the Connection Memory High location enables the output drivers for the corresponding individual ST-BUS™ output stream and channel—bit 0 = 1 enables the driver and bit 0 = 0 disables it (see Figure 12).

Figure 12. Connection Memory High Bits



Pin	Label	Description
2	Message Channel	When 1, the contents of the corresponding location in Connection Memory Low are output on the location's channel and stream. When 0, the contents of the corresponding location in Connection Memory Low act as an address for the Data Memory and so determine the source of the connection to the location's channel and stream.
1	(unused)	
0	Output Enable	If the ODE pin is high and bit 6 of the Control Register is 0, then this bit enables the output driver for the location's channel and stream. This allows individual channels on individual streams to be made high-impedance, allowing switching matrices to be constructed. A 1 enables the driver and a 0 disables it.

Figure 13. Connection Memory Low Bits



Pin	Label	Description
7*	Test Bit*	Used during probe test. Keep at 0 unless channel is in the message mode (bit 2 of the corresponding Connection Memory High location or bit 6 of the Control Register).
6-5*	Stream Address Bits*	The number expressed in binary notation on these 2 bits is the number of the ST-BUS™ stream for the source of the connection. Bit 6 is the most significant bit. E.g., if bit 6 is 1 and bit 5 is 0, then the source of the connection is a channel on STI2.
4-0*	Channel Address Bits*	The number expressed in binary notation on these 5 bits is the number of the channel which is the source of the connection (the ST-BUS™ stream where the channel lies is defined by bits 6 and 5). Bit 4 is the most significant bit. E.g., if bit 4 is 1, bit 3 is 0, bit 2 is 0, bit 1 is 1 and bit 0 is 1, then the source of the connection is channel 19.

*If bit 2 of the corresponding Connection High location is 1 or if bit 6 of the Control Register is 1, then these entire 8 bits are output on the channel and stream associated with this location. Otherwise the bits are used as indicated to define the source of the connection which is output on the channel and stream associated with this location.

Applications

Use in a Simple Digital Switching System

Figure 14 and 15 show how S8981s can be used with MT8964s to form a simple digital switching system. Figure 14 shows the interface between the S8981s and the filter/codecs. Figure 15 shows the position of these components in an example architecture.

The MT8964 filter/codec in Figure 14 receives and transmits digitised voice signals on the ST-BUS™ input D_R , and ST-BUS™ output D_{XD} , respectively. These signals are routed to the ST-BUS™ inputs and outputs on the top S8981, which is used as a digital speech switch.

The MT8964 is controlled by the ST-BUS™ input D_C

and originates the appropriate signals from an output channel in Message Mode. This architecture optimizes the messaging capability of the line circuit by building signalling logic, e.g. for on-off hook detection, which communicates on an ST-BUS™ output. This signalling ST-BUS™ output is monitored by a microprocessor (not shown) through an ST-BUS™ input on the bottom S8981.

Figure 15 shows how a simple digital switching system may be designed using the ST-BUS™ architecture. This is a private telephone network with 128 extensions which uses a single S8981 as a speech switch and a second S8981 for communication with the line interface circuits.

Figure 14. Example of Typical Interface between S8981s and S8964s for Simple Digital Switching System






Figure 15. Example Architecture of a Simple Digital Switching System



A larger digital switching system may be designed by cascading a number of S8981s. Figure 16 shows how four S8981s may be arranged in a non-blocking con-

figuration which can switch any channel on any of the ST-BUS™ inputs to any channel on the ST-BUS™ outputs.

Figure 16. Four S8981s Arranged in a Non-Blocking 8 x 8 Configuration




Application Circuit with S6802 Processor

Figure 17 shows an example of a complete circuit which may be used to evaluate the chip.


For convenience, a 4 MHz crystal oscillator has been used rather than a 4.096 MHz clock, as both are within the limits of the chips specifications. The RC delay used with the 393 counters ensures a sufficient hold time for the FP signal, but the values used may have to be changed if faster 393 counters become available.

The chip is shown as memory mapped into the MEK6802D3 system. Chip addresses 00-3F correspond to processor addresses 2000-203F. Delay through the address decoder requires the VMA signal to be used twice to remove glitches. The MEK6802D3 board uses a 10KΩ pullup on the MR pin, which would have to be incorporated into the circuit if the board was replaced by a processor.


Figure 17. Application Circuit with S6802



COMMUNICACION PRODUCTS



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	50.29	51.31	1.980	2.020
B	14.73	15.24	0.580	0.600
C	2.92	3.94	0.115	0.155
D	0.41	0.51	0.016	0.020
F	1.02	1.52	0.040	0.060
G	2.54 BSC		0.100 BSC	
H	1.14	1.40	0.045	0.055
J	0.23	0.30	0.009	0.012
K	2.54	3.81	0.100	0.150
L	15.24 BSC		0.600 BSC	
M	1.02	1.52	0.040	0.060
N	—	10°	—	10°



April 1985

212A/V.22 MODEM FILTER WITH EQUALIZERS

Features


- Bell 212A/V.22/V.22BIS Compatible
- Usable for Bell 103/113 Applications
- High and Low Band Filters With Compromise Group Delay Equalizers and Smoothing Filters
- Guard Tone Notch Filters for CCITT V.22 Applications
- Originate/Answer Operating Modes
- Low Power CMOS: 75 mW Typ.
- Two Uncommitted Operational Amps.
- Choice of Clocking Frequencies: 2.4576MHz, 1.2288MHz, or 153.6KHz
- Call Progress Tone Filter Capability
- Analog Loopback Test Capability

General Description


The S35212A Modem Filter is a monolithic CMOS integrated circuit designed to implement both the filtering and equalizing functions required in Bell 212A and CCITT V.22 modems. The S35212A includes both the transmit signal shaping filter and the receive signal separation filter and features on-chip originate/answer mode selection. In addition, half-channel compromise amplitude and group delay equalizers are included giving full compromise equalization through the transmit and receive filter pair. For CCITT V.22 applications a notch filter is included. It can be programmed to provide rejection at 1800Hz or 550Hz. Two uncommitted operational amplifiers are provided which can be used

COMMUNICATION PRODUCTS

Block Diagram



Pin Configuration



General Description (continued)

for gain control or anti-aliasing filters. A continuous low pass filter is also included on the RX(OUT) which acts as a smoothing filter. Provision is made (via SEL2) to switch the filter between the Call Progress Tone mode and the normal Data Transmission mode. For max-

imum flexibility the S35212 may be operated from a 2.4576MHz, 1.2288MHz, or 153.6KHz clock.

The S35212A has Analog Loopback Capability to switch the transmit carrier output back through the receive smoothing filter for testing.

Pin/Function Description

Pin Name	Pin Number	Function
SEL2	1	Logic '0' for normal operation. Logic '1' scales down the frequency response by a factor of 6 for Call Progress Tone Detection through the high group filter.
V _{SS}	2	Negative Supply Voltage (– 5 Volts).
RX (IN)	3	Receive Signal Input.
CLK1	4	2.4576MHz or 1.2288MHz Clock Input. This input is TTL and CMOS compatible. Leave open when using CLK2.
R (OUT)	5	Receive Uncommitted Op Amp Output. (10K Ω load maximum)
R –	6	Receive Uncommitted Op Amp Negative Input.
R +	7	Receive Uncommitted Op Amp Positive Input.
V _{DD}	8	Positive Supply Voltage (+ 5 Volts).
SEL1	9	Logic '0' selects 1.2288MHz. Logic '1' selects 2.4576MHz clock into Pin 4.
AGND	10	Analog Ground.
MODE	11	Originate/Answer Mode Control Input. A logic '0' sets the device in originate mode with the transmit signal in the low-band and receive signal in the high-band. A logic '1' reverses the connections.
NC	12	No Connection.
NC	13	No Connection.
$\overline{\text{AL}}$	14	Analog Loopback Control Input. A logic '0' sets the device in Loopback Mode. A logic '1' sets the device in Normal Mode.
TX (OUT)	15	Transmit Signal Output. This output will drive a 20k load.
NFO	16	Notch Filter Output. This output will drive a 20k load.
NSEL	17	A logic '0' on this input programs the notch filter to reject 550Hz. A logic '1' programs it to reject 1800Hz.
TX (IN)	18	Transmit Signal Input.
T (OUT)	19	Transmit Uncommitted Op Amp Output. (10K Ω load maximum)
T +	20	Transmit Uncommitted Op Amp Positive Input.
T –	21	Transmit Uncommitted Op Amp Negative Input.
CLK2	22	153.6KHz Clock Input. This input is TTL and CMOS compatible. Leave open when using CLK1.
DGND	23	Digital Ground.
RX (OUT)	24	Receive Signal Output. This output will drive a 20k load.

Absolute Maximum Ratings

DC Supply Voltage ($V_{DD} - V_{SS}$)	+ 13.5V
Operating Temperature	0°C to + 70°C
Storage Temperature	- 55°C to + 125°C
Analog Input	$V_{SS} - 0.3V \leq V_{IN} \leq V_{DD} + 0.3V$

D.C. Electrical Operating Characteristics: $T_A = 0^\circ\text{C}$ to $+70^\circ\text{C}$; $V_{DD} = +5V \pm 5\%$; $V_{SS} = -5V \pm 5\%$ unless otherwise specified


Symbol	Parameter/Conditions	Min.	Typ.	Max.	Units
V_{IH}	High Level Logic Input (Pins 1, 9, 11, 17, 14) SEL2, SEL1, MODE, NSEL, AL	4		V_{DD}	V
V_{IH}	High Level Logic Input (Pins 4 and 22) CLK1, CLK2	2.0		V_{DD}	V
V_{IL}	Low Level Logic Input (Pins 1, 4, 9, 11, 17, 22, 14)	V_{SS}		0.8	V
R_{IN}	Input Resistance (Pins 3 and 18) RX(IN), TX(IN)		5		M Ω
C_{IN}	Input Capacitance (Pins 3 and 18) RX(IN), TX(IN)		10		pF
P_D	Power Dissipation @ $\pm 5.25V$		75	150	mW

A.C. System Specifications: $T_A = 25^\circ\text{C}$; $V_{DD} = +5V \pm 5\%$; $V_{SS} = -5V \pm 5\%$ unless otherwise specified

Symbol	Parameter/Conditions	Min.	Typ.	Max.	Units
V_0	Reference Signal Level Input		1		VRMS
V_{MAX}	Maximum Signal Level Input		1.4		VRMS
BW	Bandwidth (both bands; - 3dB)		960		Hz
A_{F0}	Gain at Center Frequencies	- 1	0	+ 1	dB
ICN_L	Idle Channel Noise-Low Band Filter		22	33	dBrnC0
ICN_H	Idle Channel Noise-High Band Filter		23	33	dBrnC0
N_{FT}	Clock Feedthrough with Respect to Signal Level	TX RX	- 23 - 60		dB dB

Frequency (Hz)	Relative Gain (dB)	
	Min.	Max.
Low Band	400	- 35
	800	- 1
	1200	- 1
	1600	- 1.5
	1800	- 18
	2000	- 48
	2400	- 55
2800	- 50	
High Band	800	- 50
	1200	- 53
	1600	- 50
	2000	- 2.5
	2400	- 1
	2800	0
	3200	+ 2.5
	3500	- 10
		- 20

Figure 1. Typical Amplitude vs. Frequency Plot



Call Progress Mode Operation

By switching Pin 1 (SEL2) the center frequencies of the filters will shift down to one-sixth of their original values. This is done by dividing the clock frequency by 6. As a result, the 1200Hz filter will be centered around 200Hz and the 2400Hz filter will be centered around 400Hz when Pin 1 is switched high.

With the high group filter centered at 400Hz, its pass-band will be approximately 300Hz to 480Hz. This allows

the precision dial tone of 350/440Hz to pass, as well as audible ringing at 440/480Hz. Half of the busy or reorder tone of 480/620Hz will also pass through the high group filter in this mode.

By using a suitable detector circuit combined with a method of timing determination it is possible to build a more intelligent modem that can communicate back to its terminal or computer the status of the phone call.

Figure 2. Typical Low-Band Amplitude vs. Frequency Plot




Figure 4. Typical High-Band Amplitude vs. Frequency Plot




Figure 3. Typical Low-Band Group Delay vs. Frequency Plot





Figure 5. Typical High-Band Group Delay vs. Frequency Plot





April 1985

BELL 212A SINGLE CHIP 1200/300 BPS MODEM

Features



- Bell 212A compatible
- Single-chip 1200 bps Full Duplex PSK Modem with 300 bps FSK Fallback Mode
- On-Chip Scrambler-Descrambler
- On-Chip Async/Sync and Sync/Async Conversion
- Full Analog and Digital Loopback Test Capability
- Carrier Detect and Automatic Gain Control
- 1200Hz Clock Output for Receive and Transmit Data
- Selectable for Operation with Internal or External Clock
- 2.4576MHz Crystal Controlled with Filter Clock (153.6kHz) Output Available
- 48dB (0 to -48dBm) Dynamic Input Range
- Selectable Character Length (8, 9, 10 or 11 Bits)
- Microprocessor Bus Interface
- CMOS with TTL Compatible Input/Outputs
- 28-Pin Package

General Description

The S35213 is a single-chip Modulator/Demodulator circuit fully compatible with the Bell 212A standard. It contains a 1200 bps PSK Mod/Demod and a fallback 300 bps FSK Mod/Demod. When used with the S35212A modem filter, all the modulation-demodulation and filtering functions to realize a Bell 212A modem are in place.

The S35213 has on-chip Scrambler and Descrambler, asynchronous-to-synchronous and synchronous-to-asynchronous conversion circuitry. It can accept internally generated clock or external clock. It features a 1200Hz output to optionally clock receive or transmit digital data to or from the data terminal. Full digital and analog loopback test capability are also provided.

COMMUNICATION PRODUCTS

Block Diagram

Pin Configuration


General Description (Continued)

The S35212A/S35213 chip set is designed for stand-alone as well as integrated modem applications. Both chips are implemented using Gould AMI's proprietary double-poly CMOS technology which guarantees low power operation. This makes the chip set ideal for portable or battery operated systems. It runs from ± 5 volt supplies with inputs and outputs being TTL level compatible.

Applications

- Stand-Alone RS-232C Interface Modems
- Modem in a Telephone Set with RS-232C Jack
- Board Level μ P bus Interface Modems
- "Smart Modems"
- Data Telemetry Systems

Pin Functions

Pin #	Description	I/O	Levels	Function
1	\overline{RD}	I	TTL	Read Enable
2	\overline{WR}	I	TTL	Write Enable
3	$D_{\#}$	I/O	TTL	Data I/O — Is high impedance when not selected.
4	V_{DD}	Supply	+ 5V	+ 5V supply pin
5	\overline{AL}	0	CMOS	Analog loopback signal to filter chip S35212A.
6	R_C	I	Analog	Receive carrier input signal
7	A_{GND}	—	—	Analog ground pin.
8	C_1			External .1 μ F capacitor for offset compensation connected across these pins.
9	C_2			
10	A/\overline{O}	0	CMOS	Answer or originate mode signal to filter chip S35212A.
11	T_C	0	Analog	Transmit carrier output signal drives 20k Ω load at -10dBm. (.245VRMS)
12	V_{SS}	Supply	- 5V	- 5V supply pin.
13	SRC/SP1	0	TTL	Synchronous Receive Clock. Received 1200Hz clock (recovered)—The data bit transitions are synchronous with positive edge of SRC. Alternatively, under asynchronous mode, this pin can be used as a spare line, SP1 (addresses 18, 19).
14	RXD	0	TTL	Received digital data to terminal—will be synchronous with SRC in the sync. mode.
15	$\overline{RCV SYNC}$	0	TTL	Provides a negative pulse 3 μ sec or 6 μ sec wide on the leading edge of each received data bit.
16	STC/SP2	0	TTL	Synchronous Transmit Clock. Transmitted 1200Hz clock. It's rising edge indicates time to change T_D data. Alternatively, SP2 (addresses 20, 21).
17	SXC/SP3	I/O	TTL	Synchronous External Clock. External transmit clock from data terminal for sync. in the external synchronous mode. Alternatively, SP3 output (addresses 22, 23)
18	OSC_0	0	CMOS	Crystal oscillator output pin-capacitor to V_{SS} .
19	OSC_1	I	CMOS	Crystal oscillator input pin-capacitor to V_{SS} . Uses 2.4576 MHz crystal across these pins. The capacitors should be 20pF each.
20	FCO	0	TTL	153.6kHz clock signal to S35212A filter chip.
21	D_{GND}	—	—	Digital ground pin.
22	TXD	I	TTL	Digital data input from terminal must be synchronized to STC or SXC when in sync. mode.
23	A_0	I	TTL	Address Line.
24	A_1	I	TTL	Address Line.
25	A_2	I	TTL	Address Line
26	A_3	I	TTL	Address Line
27	A_4	I	TTL	Address Line
28	\overline{CE}	I	TTL	Chip Enable

Absolute Maximum Ratings

DC Supply Voltage ($V_{DD} - V_{SS}$)	+ 13.5V
Operating Temperature	0°C to + 70°C
Storage Temperature	- 55°C to + 125°C
Analog Input/Digital Input	$V_{SS} - 0.3V \leq V_{IN} \leq V_{DD} + 0.3V$


D.C. Electrical Operating Characteristics: $T_A = 0^\circ\text{C}$ to $+70^\circ\text{C}$; $V_{DD} = +5V$ ($\pm 10\%$); $V_{SS} = -5V$ ($\pm 10\%$) unless otherwise specified

Symbol	Parameter/Conditions	Min.	Typ.	Max.	Units
V_{IH}	High Level Logic Input (Pins 1-3, 17, 22-28)	2.0		V_{DD}	V
V_{IL}	Low Level Logic Input (Pins 1-3, 17, 22-28)	V_{SS}		+ 0.8	V
V_{OH}	High Level Logic Outputs (Pins 3, 13-17, 20) $I_{OH} = 100\mu\text{A}$	2.4		V_{DD}	V
V_{OL}	Low Level Logic Outputs (Pins 3, 13-17, 20) $I_{OL} = 1.6\text{mA}$	0		+ 0.4	V
V_{OH}	High Level Logic Outputs (Pins 5, 10)	$V_{DD} - .3(V_{DD} - V_{SS})$		V_{DD}	V
V_{OL}	Low Level Logic Outputs (Pins 5, 10)	V_{SS}		$V_{DD} + .3(V_{DD} - V_{SS})$	V
P_D	Power Dissipation @ $\pm 5.5V$		90		mW

A.C. System Specifications: $T_A = 25^\circ\text{C}$; $V_{DD} = +5V$; $V_{SS} = -5V$ unless otherwise specified


Symbol	Parameter/Conditions	Min.	Typ.	Max.	Units
f_{OSC}	Oscillator Frequency		2.4576		MHz
f_{CO}	Clock Signal Output to Drive S35212A Filter		153.6		KHz
T_{OUT}	Transmit Carrier Output Level into 20K Ω Load		245		mVRMS
R_{SENS}	Receive Carrier Input Level	.003		.775	VRMS

Figure 1. Preliminary Signal Relationships, Serial Data Path, High Speed Mode



μ P or μ C Interface Timing

Figure 2. Read Timing Characteristics


* ADDRESS MAY BE COINCIDENT OR PRIOR TO \overline{CE} GOING LOW.

Read Cycle

Symbol	Parameter	Min.	Max.	Unit
① t_{ESR}	Enable Setup - Read	70		ns
② t_{PWR}	Pulse Width - Read	250		ns
③ t_{EHR}	Enable Hold - Read	0		ns
④ t_{DAR}	Data Access - Read		120	ns
⑤ t_{DHR}	Data Hold - Read	20	TBD	ns

μ P or μ C Interface Timing (Continued)

Figure 3. Write Timing Characteristics



* ADDRESS MAY BE COINCIDENT OR PRIOR TO \overline{CE} GOING LOW.
 † DATA WILL LATCH ON THE RISING EDGE OF \overline{CE} OR \overline{WR} , WHICHEVER COMES FIRST.

Write Cycle

Symbol	Parameter	Min.	Max.	Unit
① t_{ESW}	Enable Setup - Write	70		ns
② t_{PWW}	Pulse Width - Write	250		ns
③ t_{EHW}	Enable Hold - Write	0		ns
④ t_{DSW}	Data Setup - Write	60		ns
⑤ t_{DHW}	Data Hold - Write	20		ns

S35213 Command Locations [X]

Location	Address					Write Commands (All positive true unless otherwise stated)
	A ₄	A ₃	A ₂	A ₁	A ₀	
0	0	0	0	0	0	Transmit Squelch Control
1	0	0	0	0	1	Scrambler Disable (for Remote Digital Loopback)
2	0	0	0	1	0	Force RXD to a Mark
3	0	0	0	1	1	Receive Sync Disable (sets pin 15 to a 1)
4	0	0	1	0	0	Signal Quality Detector Enable
5	0	0	1	0	1	PLL Control; High Speed/Low Speed
6	0	0	1	1	0	WL1 Data Word Length Control 1
7	0	0	1	1	1	WL0 Data Word Length Control 0
8	0	1	0	0	0	Async Mode/Sync Mode
9	0	1	0	0	1	High Speed/Low Speed
10	0	1	0	1	0	Slave Mode/External Mode (DTE Clock)[Sync Mode Only]
11	0	1	0	1	1	Local Clock/External Timing (Local if Async)
12	0	1	1	0	0	Answer/Originate
13	0	1	1	0	1	Analog Loopback/Normal
14	0	1	1	1	0	Digital Loopback/Normal
15	0	1	1	1	1	Connect Modulator to Dotting Pattern Generator
16	1	0	0	0	0	Connect Modulator to Mark Generator
17	1	0	0	0	1	Connect Modulator to Space Generator
18	1	0	0	1	0	SRC/SP1 Selection of Pin 13 Function
19	1	0	0	1	1	SP1 High/Low
20	1	0	1	0	0	STC/SP2 Selection of Pin 16 Function
21	1	0	1	0	1	SP2 High/Low
22	1	0	1	1	0	SXC/SP3 Selection of Pin 17 Function
23	1	0	1	1	1	SP3 High/Low
24	1	1	0	0	0	Enter Test Mode 0
25	1	1	0	0	1	Enter Test Mode 1
26	1	1	0	1	0	Enter Test Mode 2
27	1	1	0	1	1	Enter Test Mode 3
28	1	1	1	0	0	Force RXD Open (This is higher priority than location 2 command to force a mark out)
29	1	1	1	0	1	Carrier Valid — Sets Energy Detect Threshold from -43dBm to -48dBm
30	1	1	1	1	0	Reserved
31	1	1	1	1	1	Reserved

Bits Per Word	8	9	10	11
WL 1	0	0	1	1
WL 0	0	1	0	1

Note 1: There is no power-on reset. The controller must perform an initialization routine.

COMMUNI-
CATION
PRODUCTS

S35213 Read Locations (Y)

Location	Address					Read Information
	A ₄	A ₃	A ₂	A ₁	A ₀	
0	0	0	0	0	0	Energy Detect (1 = True, 0 = False) 5mSec Time Constant
1	0	0	0	0	1	PSK Demodulator Output*
2	0	0	0	1	0	PSK Unscrambled Output
3	0	0	0	1	1	FSK Demodulator Output*
4	0	0	1	0	0	Signal Quality Indicator (1 = Good, 0 = Bad)

* Note: When operating in one speed (mode) the opposite output will have random data.

Operation of S35213

The S35213 modem chip is designed to be used with the S35212A filter, a controller chip, and a dialer chip to be either an RS-232 standalone modem or a bus-interfaced modem card for direct plug-in to personal computers.

The chip will do 1200bps asynchronous or synchronous data transmission in a duplex mode over the switched telephone network by using differential phase-shift keying (DPSK) signal. Each phase shift represents two bits of data (called "di-bit" encoding). For a 1200bps data stream this results in a 600 baud symbol rate. In order to provide a relatively uniform energy level and to maintain synchronization the data signals are scrambled before modulation and descrambled after demodulation.

The S35213 contains the PSK modulator/demodulators, the scrambler/descrambler and the synchronous/asynchronous converters mentioned above. Included is a "fallback" mode in case a slow modem or a bad telephone line is encountered. The S35213 can indicate reception of FSK signals and can be operated in the 0 to 300bps FSK mode as a Bell 103 type modem.

Private line protocols as well as the common Bell 212A protocol are available through a flexible command structure. Timing and procedures can be programmed and tailored for specific applications in the controller.

An example of that would be the initialization routine

performed each time the modem is powered on. When the reset command initiated the controller, it had to write into locations 0,2,6,7,8,9,10,etc. to set all the proper functions.

When the $\bar{R}i$ line indicated ringing the DTE would decide whether to answer immediately or after so many rings. After causing $\bar{O}H$ to go low the controller had to turn on the answer tone (a high band FSK mark) by changing locations 0, 9, 12, 16, and others to accomplish the goal of answering. Then location 0 is polled to see if there is carrier detect. As soon as carrier detect is determined the controller will sample locations 2 and 3 to see if the incoming signal is FSK or PSK.

Comprehensive diagnosis functions including Analog Loopback (AL), Digital Loopback (DL) and Remote Digital Loopback (RDL) are incorporated.

Frequency Assignment Table

Standard conventions such as Bell 212A are established to guarantee compatible communications. For Full Duplex operation modems must be able to transmit and receive simultaneously in the voice frequency channel. For both 300 and 1200bps operation the voice band was separated into high and low band segments. The answering modem transmits in the high band and the originating modem transmits in the low band. The use of high performance filters such as the Gould AMI S35212A allows the receive signals to be separated from the transmit signals and demodulated accurately.


Mode		Transmit Frequency (Hz)		Receive Frequency (Hz)	
		Mark	Space	Mark	Space
Bell 103 Originate	0-300bps	1270	1070	2225	2025
Bell 103 Answer	0-300bps	2225	2025	1270	1070
Bell 212 Originate	1200bps	1200		2400	
Bell 212 Answer	1200bps	2400		1200	

Applications Information

With any off-the-shelf 8-bit μC , such as the S6805, a compact and cost-effective 212A modem can be realized. Figure 4 shows how such a modem might be arranged to provide 1200/300bps asynchronous operations with auto-answer and auto-dialing (DTMF & Pulse) with a minimum number of chips. Note that this

modem would be able to communicate over the RS-232C link to the DTE (computer) for control functions such as dialing, on-hook/off-hook, speed control (perhaps eliminating CH and CI in the cable) and ring indicate (eliminating CE). Since the functions are all available it becomes an exercise in software to implement the desired features for a particular application.

Figure 4. RS-232 Serial Modem for 1200/300bps Asynchronous Operation/Auto-Answer/Auto-Dial Capability



COMMUNI-
CATION
PRODUCTS

Figure 5 shows an implementation of an intelligent 212A modem with auto-dial, auto-answer, and call progress tone detection capability. The S2579 does the tone dialing function and the controller does the tone dialing function and the controller does the pulse dialing through the control circuitry, switching the \overline{OH} (Off Hook) relay line. When RI is received from the ring detector circuit in the DAA (Data Access Arrangement) the logic sends an interrupt to the controller to initiate the auto-answer sequence.

During auto-dial or origination sequence the call progress tones (dial tone, busy, ringing, etc.) can be monitored. The S35212A filter will change center frequencies when SEL2 is switched. The high group filter will shift from 2400Hz to 400Hz center frequency, thus passing the 350, 440, 480Hz tones. By using an appropriate detector circuit, the microcontroller will be able to examine the candence of the tones to determine status or progress of the call.

The microcomputer (controller) is programmed to handle the modem protocol, perform loopback testing and monitor call progress. It can convert specific terminal controls to appropriate control signals.

This figure illustrates how a parallel interface modem designed to plug directly into an option slot in a personal computer might be arranged.

To convert serial data to parallel data for μP bus interface the controller must be able to perform the UART/USRT functions as well as control dual port register files for bus I/O. A variety of controllers such as the MC68121 is available to perform these functions.

Figure 5. 212A Modem System Diagram Auto-Answer/Auto-Dial with μP Bus Interface






Figure 6. Apple IIe Parallel Interface Example for 1200/300 BPS Asynchronous Operation





2600Hz Digital Frequency Detector

Features

- 2600Hz Center Frequency With 70Hz Bandwidth.
- Small 8-Pin Minidip Package
- Operation From a Low Cost 3.58MHz TV Colorburst Crystal or External Clock
- Input Comparator for Squaring and Sensitivity Adjustment
- Low Power CMOS Technology


Description

The S3524 is a digital Frequency Detector used to accurately determine if an incoming tone is within a set of predefined limit frequencies. It checks every period of the incoming signal, giving a true output for each period falling within the desired bandwidth.


The S3524A, using a 3.58MHz clock, will detect a 2600Hz frequency within 70Hz bandwidth. It is primarily designed to follow the S3526B 2600Hz bandpass filter as shown in Figure 2.

COMMUNICATION PRODUCTS

Block Diagram



Pin Configuration



Absolute Maximum Ratings

Supply Voltage ($V_{DD}-V_{SS}$)	$\pm 15V$
Operating Temperature	$0^{\circ}C$ to $70^{\circ}C$
Storage Temperature	$-65^{\circ}C$ to $+150^{\circ}C$
Analog Input	$V_{SS} - 0.3V \leq V_{IN} \leq V_{DD} + 0.3V$

DC Electrical Operating Characteristics: $T_A = 0^{\circ}C$ to $+70^{\circ}C$

Symbol	Parameter Conditions	Min.	Typ.	Max.	Units
V_{DD}	Positive Supply (Ref. to GND)	4.75	5	5.25	V
V_{SS}	Negative Supply (Ref. to GND)	-4.75	-5	-5.25	V
PD	Power Dissipation			100	mW
V_{IN}	Input Signal Level	43			mV (RMS)
R_0	Load Resistance	6			k Ω

Pin Description

Name	Number	Description
V_{DD}	8	Positive Power Supply. Typically +5V.
V_{SS}	4	Negative Power Supply. Typically -5V.
IN -	1	Input comparator for setting sensitivity and squaring of analog signals. Signal sensitivity is controlled by selecting external resistors.
IN +	2	
FB	3	
DET OUT	5	The detector output. Open drain type output for ease of interface. DET OUT will be high after one full cycle of valid signal is detected, and will remain high until an out of frequency cycle is detected.
OSC IN	6	Oscillator terminals for 3.58MHz reference crystal or clock. Uses standard TV crystal or a rail-to-rail CMOS clock may be used.
OSC OUT	7	

Operation and Applications Information







Figure 3. Effective Response of S3526 Bandpass Filter Followed by S3524A Digital Detector




IN SINGLE SUPPLY SITUATION THE GROUND FOR THE SENSITIVITY ADJUSTMENT WOULD BE 1/2 ($V_{DD} - V_{SS}$) AS DETERMINED BY A REGULATOR OR RESISTIVE VOLTAGE DIVIDER. OFFSET COMPENSATION WOULD BE DONE BY VARYING THE HALF VOLTAGE POINT SLIGHTLY IF DESIRED.

Figure 5. A Typical Detection Bandwidth 2600 for Application Circuit in Figure 4 at 10V



COMMUNICATION PRODUCTS

Figure 4. Circuit Example Showing S3526B and S3524A Combined to Provide Narrow Detection Bandwidth





April 1985


DTMF BANDSPLIT FILTER

Features

- CMOS Technology for Wide Operating Single Supply Voltage Range (7.0V to 13.5V). Dual Supplies ($\pm 3.5V$ to $\pm 6.75V$) Can Also Be Used.
- Uses Standard 3.58MHz Crystal as Time Base. Provides Buffered Clock to External Decoder Circuit.
- Ground Reference Internally Derived and Brought Out.
- Uncommitted Differential Input Amplifier Stage for Gain Adjustment
- Filter and Limiter Outputs Separately Available Providing Analog or Digital Outputs of Adjustable Sensitivity.
- Can be Used with Variety of Available Decoders to Build 2-Chip DTMF Receivers.

General Description

The S3525 DTMF (Touch Tone®) Bandsplit Filter is an 18-pin monolithic CMOS integrated circuit designed to implement a high quality DTMF tone receiver system when used with a suitable decoder circuit. The device includes a dial tone filter, high group and low group separation filters and limiters for squaring of the filtered signals. An uncommitted input amplifier allows a programmable gain stage or anti-aliasing filter. The dial tone filter is designed to provide a rejection of at least 52dB in the frequency band of 300Hz to 500Hz. The S3525A can be used with digital DTMF decoder chips that need the TV crystal time base allowing use of only one crystal between the filter and decoder chips.



® Registered trademark of AT&T

Absolute Maximum Ratings:

DC Supply Voltage ($V_{DD} - V_{SS}$)	+ 15.0V
Operating Temperature	0°C to + 70°C
Storage Temperature	- 55°C to + 125°C
Analog Input	$V_{SS} - 0.3V \leq V_{IN} \leq V_{DD} + 0.3V$

DC Electrical Operating Characteristics: $T_A = 0^\circ\text{C}$ to $+70^\circ\text{C}$

Symbol	Parameter/Conditions	Min.	Typ.	Max.	Units
V_{DD}	Positive Supply (Ref to V_{SS})	9.6	12.0	13.5	V
$V_{OL(CKOUT)}$	Logic Output "Low" Voltage $I_{OL} = 160\mu\text{A}$		$V_{SS} + 0.4$		V
$V_{OH(CKOUT)}$	Logic Output "High" Voltage $I_{OH} = 4\mu\text{A}$		$V_{DD} - 1.0$		V
$V_{OL(FH, FL)}$	Comparator Output Voltage Low	500pF Load 10k Ω Load		$V_{SS} + 0.5$ $V_{SS} + 2.0$	V V
	Comparator Output Voltage High	500pF Load 10k Ω Load	$V_{DD} - 0.5$ $V_{DD} - 2.0$		V V
$R_{INA} (IN -, IN +)$	Analog Input Resistance	8			M Ω
$C_{INA} (INA -, IN +)$	Analog Input Capacitance			15	pF
V_{REF}	Reference Voltage Out	0.49 ($V_{DD} - V_{SS}$)	0.50 ($V_{DD} - V_{SS}$)	0.51 ($V_{DD} - V_{SS}$)	V
$V_{OR} = [BV_{REF} - V_{REF}]$	Offset Reference Voltage			50	mV
P_D	Power Dissipation	$V_{DD} = 10V$	170		mW
		$V_{DD} = 12.5V$	400		mW
		$V_{DD} = 13.5V$		650	mW

AC System Specifications:


Symbol	Parameter/Conditions	Min.	Typ.	Max.	Units
A_F	Pass Band Gain	5.5	6	6.5	dB
DTR_L	Dial Tone Rejection Dial Tone Rejection is measured at the output of each filter with respect to the passband Low Group Rejection	350Hz	55	59	dB wrt 700Hz
		440Hz	50	53	dB wrt 700Hz
DTR_H	High Group Rejection	55	68		dB wrt 1200Hz

AC System Specifications (Continued)

Symbol	Parameter/Conditions	Min.	Typ.	Max.	Units
	Attenuation Between Groups				
GA _L	Attenuation of the nearest frequency of the opposite group is measured at the output of each filter with respect to the passband Attenuation of 1209Hz	50	>60		dB wrt 700Hz
GA _H	Attenuation of 941Hz	40	42		dB wrt 1200Hz
	Total Harmonic Distortion				
THD	Total Harmonic Distortion (dB). Dual tone of 770Hz and 1336Hz sine-wave applied at the input of the filter at a level of 3dBm each. Distortion measured at the output of each filter over the band of 300 Hz to 10kHz (V _{DD} = 12V)			-40	dB
	Idle Channel Noise				
ICN	Idle Channel Noise measured at the output of each filter with C-message weighting. Input of the filter terminated to BV _{REF}			1	mV _{rms}
	Group Delay (Absolute)				
GD _L	Low Group Filter Delay over the band of 50Hz to 3kHz		4.5	6.0	ms
GD _H	High Group Filter Delay over the band of 50Hz to 3kHz		4.5	6.0	ms

Pin #	Function	Descriptions
16,17	OSC _{IN} , OSC _{OUT}	These pins are for connection of a standard 3.579545MHz TV crystal and a 10MΩ ± 10% resistor for the oscillator from which all clocking is derived. Necessary capacitances are on-chip, eliminating the need for external capacitors.
18	CKOUT	Oscillator output of 3.58MHz is buffered and brought out at this pin. This output drives the oscillator input of a decoder chip that uses the TV crystal as time base. (Only one crystal between the filter and decoder chips is required.)
11,12,13	IN -, IN +, Feedback	These three pins provide access to the differential input operational amplifier on chip. The feedback pin in conjunction with the IN - and IN + pins allows a programmable gain stage and implementation of an anti-aliasing filter if required.
15,14	FH OUT, FL OUT	These are outputs from the high group and low group filters. These can be used as inputs to analog receiver circuits or to the on-chip limiters.
9,10,5,6	HI IN -, HI IN + LO IN -, LO IN +	These are inputs of the high group and low group limiters. These are used for squaring of the respective filter outputs. (See Figure 2.)
8,7	FHSQ, FLSQ	These are respectively the high group and low group square wave outputs from the limiters. These are connected to the respective inputs of digital decoder circuits.
1,4	V _{DD} , V _{SS}	These are the power supply voltage pins. The device can operate over a range of 7V ≤ (V _{DD} - V _{SS}) ≤ 13.5V.
2	V _{REF}	An internal ground reference is derived from the V _{DD} and V _{SS} supply pins and brought out to this pin. V _{REF} is 1/2(V _{DD} - V _{SS}) above V _{SS} .
3	BV _{REF}	Buffered V _{REF} is brought out to this pin for use with the input and limiter stages.

Figure 1. Typical S3525 DTMF Bandsplit Filter Loss/Delay Characteristics



Input Configurations

The applications circuits show some of the possible input configurations, including balanced differential and single ended inputs. Transformer coupling can be used if desired. The basic input circuit is a CMOS op amp which can be used for impedance matching, gain adjustment, and even filtering if desired. In the differential mode, the common mode rejection is used to reject power line-induced noise, but layout care must be taken to minimize capacitive feedback from pin 13 to pin 12 to maintain stability.


Since the filters have approximately 6dB gain, the in-

puts should be kept low to minimize clipping at the analog outputs (FL_{OUT} and FH_{OUT}).

Output Considerations

The S3525 has both analog and digital outputs available. Most integrated decoder circuits require digital inputs so the on-chip comparators are used with hysteresis to square the analog outputs. The sensitivity of the receiver system can be set by the ratio of R1 and R2, shown in Figure 2. The amount of hysteresis will set the basic sensitivity and eliminate noise response below that level.

Figure 2. Typical Squaring Circuit



Crystal Oscillator

The S3525 crystal oscillator circuit requires a 10 Meg ohm resistor in parallel with a standard 3.58MHz television colorburst crystal. For this application, however, crystals with relaxed tolerances can be used. Specifications can be as follows:

Quartz Crystal Specification (25°C ± 2°C)	
Operating Temperature Range	0°C to +70°C
Frequency	3.579545MHz
Frequency Calibration Tolerance	.02 ± %
Load Capacitance	18pF
Effective Series Resistance	180 Ohms, max.
Drive Level-Correlation/Operating	2mW
Shunt Capacitance	7pF, max.
Oscillation Mode	Fundamental

Alternate Clock Configurations

If 3.58MHz is already available in the system it can be applied directly as a logic level to the OSC_{IN} (pin 16). [Max. zero ~ 30% V_{DD}, min. one ~ 70% V_{DD}]. Waveforms not satisfying these logic levels can be capacitively coupled to OSC_{IN} as long as the 10 Meg ohm feedback resistor is installed.

The S3525A provides a buffered 3.58MHz signal from the on-chip oscillator to external decoders or other devices requiring 3.58MHz.

Applications


The circuits shown are not necessarily optimal but are intended to be good starting points from which an optimal design can be developed for each individual application.

Companion decoders to be used with the S3525 vary in performance and features. Nitron's NC2030 and MOSTEK's MK5102/03 are available units that can be used with the S3525.

Typical Applications

- Wireline DTMF Signal Receivers
- Radio DTMF Signal Receivers
- Dial Tone Detectors
- Offsite Data Collectors/Test Instruments
- Security Alarms
- Remote Command Receivers
- Phone Message Playback
- Camera Controllers
- Robot Arm Controllers

Figure 6. DTMF End-to-end Signaling Using the Telephone Network



Remote Control

In some systems, a telephone set is used to do remote controlling. A remote device to be signalled is interconnected to the telephone network with its own number (see Figure 6). When that number is dialed, the connection is established. The calling party continues to push the buttons on his telephone, sending command codes.* The DTMF Receiver at the central office is disconnected once the line connection is established, so no problem arises in the telephone network. Now the DTMF Receiver in the answering device is detecting and responding to the dialed digits, performing the control functions.

* Need "Polarity Guard" or non-reversing central office so encoder stays enabled.

Dial Tone Detector

Since the frequency response of switched capacitor filters can be varied directly by varying the clock frequency, the S3525A can be used for other Telecommunications applications.

One application is a dial tone detector for telephone accessory equipment to determine the presence or absence of dial tone. Precision dial tone is a combination of 350 and 440Hz. By using a crystal of 1.758MHz the 3dB points of the low group filter output will be 334 to 496Hz. Thus, all the energy from precision dial tone will be available at the low group output.

Figure 3. DTMF Keyboard




Figure 4. AMI/Mostek 2 Chip DTMF Receiver






Figure 5. AMI/Nitron 2 Chip DTMF Receiver



Additional information can be obtained from the S3525 Applications Note # AN-301 available on request from AMI, and from the suppliers of the decoder circuits.



April 1985

SINGLE FREQUENCY TUNEABLE BANDPASS/NOTCH FILTER/TONE GENERATOR


Features

- Center Frequency of Filters Match and Track Frequency of Generated Tone
- Tone Frequency Adjustable Over a 100Hz to 5kHz Range
- Unfiltered Input, Input with Notched Tone, Input Tone and Tone Generator Outputs
- Operation from a Crystal or External CMOS/TTL Clock
- Operation at 2600Hz from a Low Cost 3.58MHz TV Color Burst Crystal or 256kHz Ext. Clock
- Buffered Output Drives 600Ω Loads
- Single or Split Supply Operation
- Low Power CMOS Technology

General Description

The S3526B is a low power CMOS Circuit which may be used in a variety of single frequency (SF) communication applications such as SF-Tone Receivers, Tone Remote Control in Mobile systems, Loopback Diagnostics in Modems, control of Echo Cancellers, dialing and privacy functions in Common Carrier Radio Telephone, etc. The main functional blocks of the S3526B include a low distortion tone (sinewave) generator whose frequency may be programmed using a crystal (i.e. 2600Hz using a low cost TV color burst crystal) or external clock time base; a bandpass filter used to extract tone information from the input signal; a band reject filter which is used to "Notch" out tone information from the input signal; and a buffer amplifier with selectable input (unfiltered input signal, or input signal with tone notched) capable of driving a 600Ω load.

COMMUNICATION
 PRODUCTS



Absolute Maximum Ratings

Supply Voltage ($V_{DD} - V_{SS}$)	+ 15.0V
Operating Temperature	0°C to + 70°C
Storage Temperature	- 65°C to + 150°C
Input Voltage, All Pins	$V_{SS} - 0.3V < V_{IN} < V_{DD} + 0.3V$

D.C. Electrical Operating Characteristics: $T_A = 0^\circ\text{C}$ to + 70°C, ($V_{DD} - V_{SS}$) = 10V unless otherwise specified

Symbol	Parameter/Conditions	Min.	Typ.	Max.	Units
V_{DD}	Positive Supply (Ref. to V_{SS})	9.0	10	13.5	V
P_D	Power Dissipation (Maximum @ 13.5V)		100	275	mW
R_{IN}	Input Resistances (Except Input)	8			M Ω
C_{IN}	Input Capacitances			15.0	pF

General Analog Signal Parameters: $T_A = 0^\circ\text{C}$ to + 70°C, ($V_{DD} - V_{SS}$) = 10V

Symbol	Parameter/Conditions	Min.	Typ.	Max.	Units
A_F	Straight Through Gain (Measured at -10dBm0)	- 0.5	0	0.5	dB
Z_{IN}	Input Impedance (Input, Pin 1)		2.5		M Ω
TLP	Transmission Level Point (0dBm0)		1.5		VRMS
V_{FS}	Maximum Input Signal Level (+ 3dBm0)		2.1		VRMS
R_L	Load Resistance (BPF, NOTCH)	10			k Ω
R_L	Load Resistance (BUFF)	600			ohms
V_{OSB}	Buffer Output Offset Voltage		± 50	± 150	mV
ICN_p	Idle Channel Noise in Pass Condition		2		dBrnC0
V_{OUT}	Output Signal Level into R_L for NOTCH, BPF, BUFF	2.0	2.1		VRMS
V_{OT}	Sine Wave (Tone) Output (Load = 10K Ω)		$0.6(V_{DD} - V_{SS}) \pm 0.5\text{dB}$		Vpk-pk
V_{TD}	Sine Wave Distortion ($f_{OSC} = 3.58\text{MHz}$) (See Figure 4)		- 35		dB

Filter Performance Specifications**Band Pass Filter Characteristics $T_A = 0^\circ\text{C}$ to + 70°C, ($V_{DD} - V_{SS}$) = 10V, $f_{OSC} = 3.58\text{MHz}$**

Symbol	Parameter/Conditions	Min.	Typ.	Max.	Units
V_{FS}	Maximum Input Voltage (+ 3dBm0)		2.1		VRMS
A_{BP}	Passband Gain @ -10dBm0	- 0.8	0	+ 0.8	dB
ICN	Idle Channel Noise		24		dBrnC0
V_{OS}	Output Offset		± 50	± 150	mV
	* 2600Hz Bandpass Filter Response (referenced from 2600Hz, + 3dBm0) (See Figures 1 and 2)				
	DC to 1600Hz		- 80		dB
	2100Hz		- 63	- 50	dB
	2400Hz		- 37	- 30	dB
	2540Hz		- 7.0	- 3	dB
	2560Hz	- 3	- 1.8		dB
	2640Hz	- 3	- 1.0		dB
	2660Hz		- 5.4	- 3	dB
	2800Hz		- 35	- 30	dB
	3100Hz		- 58	- 50	dB
	3600Hz		- 74		dB
DR	Dynamic Range (V_{FS} to ICN)		70		dB

*Delay from input to output is approximately 8mseconds.

Notch Filter Characteristics $T_A = 0^\circ\text{C}$ to $+70^\circ\text{C}$, $(V_{DD} - V_{SS}) = 10\text{V}$ (Symmetrical Supplies), $f_{OSC} = 3.58\text{MHz}$

Symbol	Parameter/Conditions	Min.	Typ.	Max.	Units
V_{FS}	Maximum Input Voltage (+3dBm0)		2.1		VRMS
A_{BR}	Passband Gain @ -10dBm0	-0.5	0	+0.5	dB
ICN	Idle Channel Noise		18		dBrnCO
V_{OS}	Output Offset		± 100	± 225	mV
DR	Dynamic Range (V_{FS} to ICN)		75		dB
	2600Hz Notch Filter Response (referenced from 1000Hz, (+3dBm0) (See Figures 1 and 3)				
	250Hz to 2200Hz	-0.5	± 0.1	0.5	dB
	2200Hz to 2400Hz	-5.0		0.5	dB
	2585Hz to 2615Hz		-70	-53	dB
	2800Hz to 3000Hz	-5.0		0.5	dB
	3000Hz to 3400Hz	-0.5	± 0.1	0.5	dB

Digital Electrical Parameters $T_A = 0^\circ\text{C}$ to $+70^\circ\text{C}$, $(V_{DD} - V_{SS}) = 10\text{V}$

Symbol	Mode Control Logic Levels	Min.	Typ.	Max.	Units
V_{IH}	C/T CMOS Operation (Pin 14)	$V_{DD} - 0.5$		V_{DD}	V
V_{IL}	C/T TTL Operation (Pin 14)	V_{SS}		$V_{DD} - 4$	V
V_{IH}	CS for Low Speed Clock Input	$V_{DD} - 0.5$		V_{DD}	V
V_{IL}	CS for Crystal or High Speed Clock	V_{SS}		V_{AG}	V

CMOS Logic Levels

V_{IH}	Input Voltage "1" Level	$V_{AG} + 2$		V_{DD}	V
V_{IL}	Input Voltage "0" Level	V_{SS}		$V_{AG} - 2$	V

Control Pin Definitions

Pin#	Name	Connection	Operation	Note
14	C/T	V_{DD} to $(V_{DD} - 0.5\text{V})$	CMOS Logic Levels	1
		$(V_{DD} - 4\text{V})$ to V_{SS}	TTL Logic Levels	
4	CS	V_{DD}	Ext. Low Speed Sq. Wave Clock @ Pin 3	2
		V_{SS} or V_{AG}	Crystal Connected Between Pins 2 and 3 or High Speed Clock to Pin 2	
10	\overline{NE}	V_{DD} to $.7 (V_{DD} - V_{SS})$	Buffer Out = Input Signal	
		V_{SS} to $.3 (V_{DD} - V_{SS})$	Buffer Out = Notch Filter Out	

- NOTES:** 1) CMOS logic levels are same as V_{DD} and V_{SS} supply voltage levels. For TTL interface ground of TTL logic must be connected to V_{SS} supply pin.
 2) For ext. low speed clock operation pin 2 is open. For ext. high speed clock, drive pin 2, leave pin 3 open.
 3) The performance specifications are guaranteed with $\pm 5\%$ power supplies for normal operation.

Pin Function Description

Pin	No.	Function
Input	1	This pin is the analog input to the filters and the buffer. It is a high impedance input ($Z \approx 2.5M\Omega$).
OSC ₁	2	These pins are the timing control for the entire chip. A crystal may be connected across these two pins in parallel with a $10M\Omega$ resistor. Another option is to provide an ext clock at pin 3 and leave pin 2 to open. TTL or CMOS may be used. As a third choice, a CMOS level external clock may be applied to pin 2 directly leaving pin 3 open.
OSC ₀	3	
CS	4	Clock Select-This pin when tied to V_{DD} configures the chip to operate from a low speed clock. When tied to V_{AG} or V_{SS} the chip operates from external crystal or high speed clock.
TONE	5	This is an output pin providing a sine wave with a frequency of $f_{osc} \div 1376$ if CS is low or $f_{osc} \div 98$ if CS is high.
V_{SS}	6	Negative supply voltage pin. Typically $-5V \pm 5\%$
V_{DD}	7	Positive supply voltage pin. Typically $+5V \pm 5\%$.
NOTCH	8	Band Reject (Notch) Filter-This is the output of the filter that notches the tone information from the input signal. It is capable of driving a load $\geq 10k\Omega$.
BUFF	9	Buffer Output-The buffer is capable of driving a 600Ω load and provides from its output either the signal input without filtering, or the signal input with the tone frequency notched out.
NE	10	Notch Enable-This pin controls which signal is presented to the buffer input. A logic high (V_{DD}) connects the input signal. A logic low (V_{SS}) connects the output of the band reject (notch)filter.
INV	11	Inverting-This is the inverting input of the buffer.
BPF	12	Band Pass Filter-This is the output of the band pass filter which will pass any energy at the tone frequency present in the input signal. It is capable of driving a load $\geq 10k\Omega$.
V_{AG}	13	Analog Ground-This is the analog ground pin. When used with a single supply, this pin is $\frac{1}{2}(V_{DD} - V_{SS}) \pm 100mV$. When used with $\pm 5V$ supplies, this point is at ground. The S3526 has internal voltage divider resistors to V_{DD} and V_{SS} of $\approx 20k\Omega$.
C/T	14	CMOS/TTL-This pin determines whether CMOS or TTL levels will be accepted at pin 3 for a clock input. When tied to V_{DD} , the chip accepts CMOS logic levels. When tied to a point $\leq (V_{DD} - 4V)$, the chip accepts TTL levels referenced to V_{SS} . For crystal operation pin 14 should be at V_{DD} .

Application Information

The S3526B device is a very versatile filter chip. Although it was designed for the telephone market SF signaling application when used with the commonly available TV colorburst crystal, it will work over a wide range of frequencies. Typically, it will cover from 100Hz to 5kHz providing coverage of the entire voice band for in-band signaling.

Because it is a very high Q filter the transient response time must be considered when determining the maximum data rate for a particular frequency. This response is illustrated in Figure 5 and shows that it is quite adequate for 10 pulse-per-second (50% duty cycle) data rate at 2600Hz. But the same data rate could not be used at 500Hz, for example, as a detector could not differentiate between tone on and tone off conditions.

Figure 1. Typical Filter Performance Curves at 2600Hz




Figure 2. Typical Bandpass Response




Figure 3. Typical Notch Response






Figure 4. Typical Sine Wave Output Spectrum from Pin 5



COMMUNICATION PRODUCTS

Figure 5. Typical Delay Characteristics at +3dBmO with 2600Hz Pulsed at 10pps with 50% Duty Cycle



The combination of tone generator, notch filter, and bandpass filter allows one to generate a signaling tone at the sending end and notch it out at the receiving end, as well as detect it through the bandpass filter. For reliable detection the output of the bandpass filter can be compared with the output of the bandreject filter. If the output of the BR filter is within a fixed ratio of the BP filter (such as 10dB) then the signal present may be considered voice rather than signaling and ignored.


In situations where the entire voice band is desired except during signaling the buffer output can be switched straight through to the input. When the output of the filters indicates that a signaling tone is present, the NE pin can be switched low, switching the notch filter into the signal path to prevent the tone from reaching the listener or from being passed further down the system to another signaling receiver.

By using the notch filter with telephone accessories it can be guaranteed that the accessory will not violate the telephone company specifications about transmitting 2600Hz into the lines, causing disconnected calls.

Power Supplies

The S3526B will work with either single or dual power supplies. When used with dual power supplies ($\pm 5V$) the analog inputs and outputs will be referenced to ground. If an external clock signal is provided, rather

Figure 6. Typical Filter Performance Curves at 1000Hz



than using a crystal, it must be swinging from V_{SS} to V_{AG} for TTL swings or from V_{SS} to V_{DD} for CMOS swings. If this is not convenient the signal can be capacitively coupled into pin 3 as illustrated in Figure 7. In the dual supply mode, the power supplies should track or maintain close tolerances for maximum accuracy. If the supplies should skew, the filter characteristics will change very slightly and in most applications, will have no effect at all but can be seen if the curves are plotted on high accuracy equipment.

When using the S3526B on a single power supply the analog inputs and outputs will be referenced to V_{AG} which is $\frac{1}{2}(V_{DD} - V_{SS})$. This means that the analog signals may need to be capacitively coupled in and out if they are normally ground referenced. For example, the input may appear as in Figure 8. But when an external clock is used in the single supply situation it can be direct coupled TTL levels referenced to ground.

Selecting Clocking Sources

The switched capacitor filter design allows the S3526B to be easily tuned by varying the clock frequency. This makes it useful for many applications in telephone signaling, data communications, medical telemetry, test equipment, automatic slide projectors, etc. The necessary clock frequency can be determined by multiplying the desired center frequency by 1376. This frequency

can then be provided from a crystal, an external clock, or a rate multiplier chip. With Clock Select (CS), pin 4 tied low the TONE, pin 5, will provide the desired frequency and the filters will be centered around that frequency. There are many common, low cost microprocessor frequency crystals available that might be very close to a desired frequency. Table 1 illustrates some possible application frequencies. For example, by using a standard 3.00MHz crystal the 2175Hz tone would be 2180Hz or .23% high.

If it is desired to use a lower frequency clock and precision tone generation is not required the external clock can be determined by multiplying the center frequency by 98.4, and tying Clock Select (CS) pin 4 high. Note that the TONE, pin, 5, is not accurate in this situation, being .41% higher than the filter center frequency, although it will fall well within the passband of both filters and be perfectly usable.

Figure 7. External Clock Drive




Figure 8.





Table 1. Tone and Clock Frequencies for Various Applications

Tone In Hertz	Application	XTAL or HIGH Freq. Clock (MHz)	Ext. Clock Input (Hz)
550	Pilot Tone—Data Comm	.756800	54,120
1000	Test Tone	1.376000	98,400
1020	Test Tone	1.403520	100,368
1400	Medical Telemetry	1.926400	137,760
1600	SF Signaling—Military	2.201600	157,440
1800	Pilot Tone-Data Comm	2.476800	177,120
1850	Pilot Tone-Radio	2.545600	182,040
1950	Pilot Tone-Radio	2.683200	191,880
2125	Echo Suppressor Disable	2.924000	209,100
2150	Echo Suppressor Disable	2.958400	211,560
2175	Guard Tone-Radio	2.992800	214,020
2280	SF Signaling-Telephone	3.137280	224,352
2400	SF Signaling-Telephone	3.302400	236,160
2600	SF Signaling-Telephone	3.579545	256,000
2713	Loopback Tone-Datcom	3.733088	266,959
2800	SF Signaling-Telephone	3.852800	275,520
2805	Signaling Tone-Radio	3.859680	276,012
3825	SF Signaling-European	5.263200	376,380



April 1985

PROGRAMMABLE LOW PASS FILTER

Features

- Cutoff Frequency Selectable in 64 Steps Via Six Bit Control Word
- Continuously Tuneable Cutoff Frequency Variable Via External Clock (Crystal, Resonator, or TTL/CMOS Clock)
- Cutoff Frequency (f_c) Range of 10Hz to 20kHz, 40Hz to 20kHz Via Popular 3.58MHz TV Crystal
- Seventh Order Elliptical Ladder Filter with Cosine Prefiltering Stage
- Passband Ripple: $<0.1\text{dB}$
- Stopband Attenuation: $>51\text{dB}$ for $f > 1.3f_c$
- Uncommitted Input and Output Op Amps for Anti-Aliasing and Smoothing Functions
- Steps May Be Custom Programmed from a Set of 2,048 Discrete Points Via Internal ROM
- Low Power CMOS Technology

Typical Applications for the S3528 and S3529 Programmable Filters

Telecommunications


- PBX and Trunk Line Status Monitoring
- Automatic Answering/Forwarding/Billing Systems
- Anti-Alias Filtering
- Adaptive Filtering

Remote Control

- Alarm Systems
- Heating Systems
- Acoustic Controllers

Test Equipment/Instrumentation

- Spectrum Analyzers
- Computer Controlled Analog Circuit Testers
- Medical Telemetry/Filtering
- ECG Signal Filtering
- Automotive Command Selection and Filtering



Typical Applications for the S3528 and S3529 Programmable Filters (continued)

Audio

- Electronic Organs
- Speech Analysis and Synthesis
- Speaker Crossovers
- Sonabuys
- Spectrum Selection
- Low Distortion Digitally Tuned Audio Oscillators

General Description

The S3528's CMOS design using switched-capacitor techniques allows easy programming of the filter's cut-off frequency (f_c) in 64 steps via a six-bit control word. For dynamic control of cutoff frequencies, the S3528 can operate as a peripheral to a microprocessor system with the code for the cutoff frequency being latched in from the data bus. When used with the companion high pass filter, the S3529, a bandpass or a bandreject filter with a variable center frequency is obtained. For special applications the S3528's internal ROM can be customized to accommodate a specific set of cutoff frequencies from a choice of 2,048 possibilities.

Absolute Maximum Ratings

Supply Voltage ($V_{DD} - V_{SS}$)	+ 15.0V
Operating Temperature	0°C to +70°C
Storage Temperature	-65°C to +150°C
Input Voltage, All Pins	$V_{SS} - 0.3V \leq V_{IN} \leq V_{DD} + 0.3V$

D.C. Electrical Operating Characteristics: $T_A = 0^\circ\text{C}$ to $+70^\circ\text{C}$, ($V_{DD} - V_{SS}$) = 10V unless otherwise specified

Symbol	Parameter/Conditions	Min.	Typ.	Max.	Units
V_{DD}	Positive Supply (Ref. to V_{SS})	9.0	10	13.5	V
P_D	Power Dissipation @10V @13.5V		60 135	110 225	mW mW
R_{IN}	Input Resistance (Pins 1-4, 8, 12, 13, 16-18)	8			M Ω
C_{IN}	Input Capacitance (Pins 1-4, 8, 12, 13, 16-18)			15.0	pF

General Analog Signal Parameters: ($V_{DD} - V_{SS}$) = 10V, $T_A = 0^\circ\text{C}$ to $+70^\circ\text{C}$, $f_{\text{clock}} = 3.58\text{MHz}$

Symbol	Parameter/Conditions	Min.	Typ.	Max.	Units
A_F	Pass Band Gain at $0.6 f_c$	-0.5	0	0.5	dB
V_0	Reference Level Point (0dBm0)		1.5		VRMS
V_{FS}	Maximum Input Signal Level (+3dBm0)		2.1		VRMS
R_L	Load Resistance FLT OUT, Pin 9	10			k Ω
R_L	Load Resistance BUFF OUT, Pin 7	600			ohms
V_{OUT}	Output Signal Level into R_L for FLT OUT, BUFF OUT, $V_{IN} = 2.1V$	2.0	2.1		VRMS
THD	Total Harmonic Distortion at $.3f_c$.3		%
WBN	Wideband Noise (to 30kHz) $f_c = 3.2\text{kHz}$.15		mVRMS
WBN	Wideband Noise (to 80kHz) $f_c = 15\text{kHz}$.13		mvRMS
ICN	Idle Channel Noise $f_c = 3200\text{Hz}$		8	23	dBrnC0
V_{OS}	Buffer Output (Pin 7) Offset Voltage		± 10	± 30	mV
V_{OFS}	Filter Output (Pin 9) Offset Voltage		± 80	± 200	mV

Filter Performance SpecificationsLow Pass Filter Characteristics: $f_{\text{clock}} = 3.58\text{MHz}$, $(V_{\text{DD}} - V_{\text{SS}}) = 10\text{V}$, $T_A = 0^\circ\text{C}$ to $+70^\circ\text{C}$

Symbol	Parameter/Conditions	Min.	Typ.	Max.	Units
	Pass Band Ripple (Ref. 0.6 f_c)	-0.5	± 0.05	0.5	dB

Filter Response(1): $f_c = 3200\text{Hz}$ (Pin 9)

Symbol	Parameter/Conditions	Min.	Typ.	Max.	Units
	(See Figure 5)				
	(fc) 3200Hz	-0.5	± 0.1	0.5	dB
	(1.06fc) 3372Hz	-5.5	-3.0	-0.5	dB
	(1.27fc) 4060		-42		dB
	(1.3fc) 4155		-51	-48	dB
	(1.32fc) 4235		-65	-48	dB
	(1.62fc) 5175		-75	-48	dB
	(1.3fc Upward) 4155 to 100,000Hz		< -51		dB
DR	Dynamic Range (V_{FS} to ICN)		82		dB

Digital Electrical Parameters: $V_{\text{DD}} = +5\text{V}$, $V_{\text{SS}} = -5\text{V}$, $T_A = 0^\circ\text{C}$ to $+70^\circ\text{C}$ unless otherwise specified

Symbol	Parameter/Conditions	Min.	Typ.	Max.	Units
V_{IH}	Input High Voltage	2.0		V_{DD}	Volts
V_{IL}	Input Low Voltage	V_{SS}		0.8	Volts
I_{N}	Input Leakage Current ($V_{\text{IN}} = 0$ to 4VDC)			10	μADC
C_{IN}	Input Capacitance			15	pF

Digital Timing Characteristics

Symbol	Parameter/Conditions	Min.	Typ.	Max.	Units
t_{CE}	Chip Enable Pulse Width	200	300		nsec
t_{AS}	Address Setup Time		300		nsec
t_{AH}	Address Hold Time		20		nsec
f_{osc}	Crystal Oscillator Frequency(2)		3.58		MHz
t_{SET}	Settling Time from $\overline{\text{CE}}$ to Stable f_c ($f_c = 3200$)(3)		6		msec

1.) Filter Response Referenced to $f = 1,920\text{Hz}$

2.) The tables are based on common TV crystal. See paragraph on "Clock Frequencies" for more detail.

$$3.) t_{\text{SET}} = \frac{10}{f_c} + 3\text{msec}$$

Pin Function Description

Pin Name	Number	Function
V_{DD}	6	Positive supply voltage pin. Normally $+5\text{V} \pm 10\%$.
V_{SS}	5	Negative supply voltage pin. Normally $-5\text{V} \pm 10\%$.
A_{GND}	11	Analog ground reference point for analog input and output signals. Normally connected to ground.
D_{GND}	15	Digital ground reference point for digital input signals. Normally connected to ground.
D_0	3	Control word Inputs: The set of six bits allows selection of one of sixty-four cutoff frequencies. The 6 bit control word is latched on the rising edge of $\overline{\text{CE}}$. The high-impedance inputs may be bridged directly across a microprocessor data bus. These inputs are TTL or CMOS compatible. A '1' is 2.0V to V_{DD} , and a '0' is 0.8V to V_{SS} .
D_1	2	
D_2	1	
D_3	18	
D_4	17	
D_5	16	
$\overline{\text{CE}}$	4	Chip Enable: This pin has 3 states. When $\overline{\text{CE}}$ is at V_{DD} the data in the latch is presented to the ROM and the inputs have no effect. When $\overline{\text{CE}}$ is at ground the data presented on the inputs is read into the latch but the previous data is still in the ROM. Returning $\overline{\text{CE}}$ to V_{DD} presents the new data to the ROM and f_c changes. When $\overline{\text{CE}}$ is at V_{SS} the inputs go directly to the ROM, changing f_c immediately. This is the configuration for a fixed filter; $\overline{\text{CE}}$ is at V_{SS} and the D_0 through D_5 are tied to V_{DD} or $V_{\text{SS}}/D_{\text{GRND}}$ depending on the desired f_c .

Pin Function Description (continued)

Pin Name	Number	Function
OSC _I	13	Oscillator In and Oscillator Out: Placing a crystal and a 10MΩ resistor across these pins creates the time base oscillator. An inexpensive choice is to use the 3.58MHz TV colorburst crystal.
OSC _O	14	
SIG IN	12	Signal Input: This is the inverting input of the input op amp. The non-inverting input is internally connected to Analog Ground.
FB	10	Feedback: This is the feedback point for the input op amp. The feedback resistor should be $\geq 10k\Omega$ for proper operation.
FLT OUT	9	Filter Out: This is the high impedance output of the programmable low pass filter. Loads must be $\geq 10k\Omega$.
BUFF IN	8	Buffer Input: The inverting input of the buffer amplifier.
BUFF OUT	7	Buffer Out: The buffer amplifier output to drive low impedance loads. This pin may drive as low as 600Ω loads.

Example of Circuit Connection for S3528

Figure 1. Stand Alone Operation





Figure 2. Microprocessor Interface



Operation

S3528 Filter is a CMOS Switched Capacitor Filter device designed to provide a very accurate, very flat, programmable filter that can be used in fixed applications where only one cutoff frequency is used, or in dynamic applications where logic or a microprocessor can select any one of 64 different cutoff frequencies. It is normally clocked by an inexpensive TV color burst crystal and provides the cutoff frequencies seen in Table 1 when the Data Bus pins are programmed.

All that is required for fixed operation is a 10MΩ resistor, the 3.58MHz TV crystal, and some resistors and capacitors around the input and output amplifiers to set the gain, anti-aliasing, and smoothing. The Data Bus pins are programmed from the table to either a "1" (+5V) or a "0" (ground or -5V) for the desired cutoff frequency. The CE pin is tied low, to V_{SS}.

Operation (continued)

The ROM is addressed by the contents of the latch and presents an 11-bit word to the programmable divider which divides f_{CLK} .

The FILTER OUT pin is capable of driving a 10kΩ load directly or, for smoothing and driving a 600Ω load, the output buffer amplifier can be used for impedance matching.

As illustrated in the curves of Figures 3, and 5 through 7, the passband ripple (for $f_c < 18\text{kHz}$) is less than $\pm 0.1\text{dB}$ and the stop band rejection is better than 50dB, as measured on a network analyzer.

For microprocessor controlled operation, the Data Bus can be bridged across a regular TTL bus and when \overline{CE} is strobed, the data present will be latched in and the filter will settle down to its new cutoff frequency. In CMOS systems, the Data Bus and \overline{CE} can be swung rail-to-rail. A_{GND} and D_{GND} must be at $\frac{1}{2}$ the supply voltage.

The following table illustrates the available cutoff frequencies based on using a 3.58MHz TV crystal for a time base, by approximately 100Hz steps through the voice band from 100Hz to 3900Hz. Note that the hex input code for each frequency in the voice band is one-hundredth of the cutoff frequency. For 3200Hz, the hex code is 32, for 900Hz it is 09. Additional frequencies are listed with their codes on the right side of the Table 1.0.

Table 1.0—Standard Frequency Table: Programmable Filter S3528. $f_{CLOCK} = 3.58\text{MHz}$

Voice Band		
Input Code (HEX) D_5-D_0	Divider Ratio	f_c Actual (Hz)
00	2048	44
01	895	100
02	447	200
03	298	300
04	224	399
05	179	500
06	149	601
07	128	699
08	112	799
09	99	904
10	89	1005
11	81	1105
12	74	1209
13	69	1297
14	64	1398
15	60	1491
16	56	1598
17	53	1688
18	50	1790
19	47	1904
20	45	1989
21	43	2081
22	41	2183
23	39	2295
24	37	2418
25	36	2486
26	34	2632
27	33	2711
28	32	2797
29	31	2887
30	30	2983
31	29	3086
32	28	3196
33	27	3314
34	26	3442
36	25	3579
37	24	3728
39	23	3891

Additional Points Available		
Input Code (HEX) D_5-D_0	Divider Ratio	f_c Actual (Hz)
0A	188	476
0B	358	250
0C	90	994
0D	87	1028
0E	85	1053
0F	78	1147
1A	61	1467
1B	58	1542
1C	52	1721
1D	46	1945
1E	44	2034
1F	40	2237
2A	38	2350
2B	35	2557
2C	22	4067
2D	20	4474
2E	18	4971
2F	16	5593
35	15	5965
38	14	6392
3A	12	7457
3B	10	8949
3C	9	9943
3D	6	14915
3E	5	17897
3F	4	22372

$$f_{\text{cutoff}} = \frac{f_{\text{CLOCK}}}{40 \text{ (Divider Ratio)}}$$

$$f_{\text{sampling}} = \frac{f_{\text{CLOCK}}}{\text{Divider Ratio}}$$

Figure 3. Family off Loss Curves for 4 Different Control Codes




Figure 6. Passband Control Detail, Control = 110010, $f_c = 3200\text{Hz}$




Figure 4. Address and Chip Enable Timing




Figure 5. Loss Curve, Control = 110010, $f_c = 3200\text{Hz}$







Figure 7. Family of Loss Curves for 4 Different Control Codes



COMMUNICATION PRODUCTS



Applications Information

Many filter applications can benefit from the S3528, particularly if extremely flat passband response with precise, repeatable cutoff frequencies are required. Or, if the same performance is required at different frequencies it can be switched or microprocessor controlled. The circuits (Figures 1 and 2) illustrate how the S3528 might be connected for two different uses. The "stand alone" drawing (Figure 1) shows how it would be programmed as a fixed, 3200Hz low pass filter. The other drawing (Figure 2) shows a microprocessor driven application that lets the cutoff frequency be varied on command.

Some fields that can use such a filter are speech analysis and scrambling, geo-physical instrumentation, under water accoustical instrumentation, two-way radio, telecommunications, electronic music, remotely programmable test equipment, tracking filter, etc.

Anti-Aliasing

In planning an application the basic fundamentals of sampling devices must be considered. For example, aliasing must be taken into consideration. If a frequency close to the sampling frequency is presented to the input it can be aliased or folded back into the pass-

band. Because the S3528 has an input cosine filter the effective sample frequency is twice the filter clock frequency of 40 times the cutoff frequency. If $f_c = 1000\text{Hz}$ and a signal of 79,200Hz is put into the filter, it will alias the 80kHz effective sampling frequency of the input cosine filter and appear as an 800Hz signal at the output. This means that for some applications the input op amp must be used to construct a simple one or two pole RC anti-aliasing filter to insure performance. In many situations, however, this will not be necessary since the input signal will already be band-limited.

Smoothing

In addition, all sampling devices will have aliased components near the clock frequency in the output. For example, there will be small components at $f_{clk} \pm f_{in}$ in the output waveform. This can be reduced by constructing a simple smoothing filter around the output buffer amplifier. Because of the sinc/x characteristics of a sample and hold stage the aliasing components are already better than 30dB down. The clock feed through is approximately -50dBV . This means that a simple one pole filter can provide another 20dB of rejection to keep the aliasing below 50dB down. In the case of a 3kHz f_{CUTOFF} and the smoothing filter designed for a 3dB point at $4f_{\text{CUTOFF}}$ the smoothing filter will affect

Smoothing (continued)

the 3kHz point by .25dB. If this is not desirable then the smoothing filter might be constructed as a second order filter.

For a fixed application, anti-aliasing and smoothing are straight forward. For a dynamic operation, the desired operating range of frequencies must be considered carefully. It may be necessary to switch in or out additional components in the RC filters to move cutoff frequencies. The S3528 has a ratio of cutoff frequencies of 550:1 and to use the full range would require some switching.

Notch Rejection

The filter is designed to have 51dB of rejection at $1.3f_{CUTOFF}$ and greater. If greater rejection of a specific tone or signal frequency is desired, the cutoff frequency can be selected to position the undesired tone at $1.325f_{CUTOFF}$ or $1.62f_{CUTOFF}$. This will place it in a notch as illustrated in Figure 5.

The S3529 (High Pass Filter) and the S3528 (Low Pass Filter) can be used together to make either Band Pass or Band Reject/Notch filters. The control code selection determines the bandwidth of the resulting filter.

It should be noted that with the S3528 and S3529 data pins connected in parallel and their analog inputs and outputs in series a bandpass filter of approximately 10% bandwidth is created.

Figure 10. S3528 and S3529 in Parallel Notch Configuration—Narrow Bandwidth




Figure 11. Cascaded S3528 and S3529 Control = 100001 Bandpass Configuration—10% Bandwidth





Figure 12. S3528 and S3529 in Parallel Notch Configuration—Wide Bandwidth




Crystal Oscillator

The S3528 crystal oscillator circuit requires a 10 Meg ohm resistor in parallel with a standard 3.58MHz television colorburst crystal. For this application, however, crystals with relaxed tolerances can be used. Specifications can be as follows:

COMMUNICATION PRODUCTS

Figure 13. Bandpass Application: General Case Configuration



Note:

- Anti-aliasing and smoothing filters on both chips A1, A2, S1, S2
- Lowpass after highpass to remove higher harmonics, unless cosine input filter of lowpass needed to clean noisy input signal
- For wider band width two different oscillators can be used.
- If filter clock (f_{clock}) for lowpass is an integer multiple of the f_{clock} for highpass, then S1 and A2 may be removed without causing beat frequencies.

- For same digital logic code
 $N = \text{multiple of clock\#1 to clock\#2}$
 $f_{cL} = \frac{.9f_{cu}}{N}$




Figure 14. Notch Applications: General Case Configuration





Figure 15. Low Distortion Digitally Tuned Audio Oscillator Application Circuit



Frequency 3.579545 ± .02%
 $R_S \leq 180\Omega$ $L_M \sim 96MH$
 $C_L = 18pF$ $C_H = 7pF$

Alternate Clock Configurations

If 3.58MHz is already available in the system it can be applied directly as a logic level to the OSC_{IN} (pin 13). [Max. zero ~30% (V_{DD}-V_{SS}), min. one ~70% (V_{DD}-V_{SS})]. Waveforms not satisfying these logic levels can be capacitively coupled to OSC_{IN} as long as the 10 Meg ohm feedback resistor is installed as shown in Figure 16.

Although the tables are constructed around the TV colorburst crystal, other clock frequencies can be used from crystals or external clocks to achieve any cutoff frequency in the operating range. For example, by using a rate multiplier and duty-cycle restorer circuit between the system clock and the S3528, and switching the inputs to the S3528, almost any cutoff frequency between 40Hz and 35kHz can be selected. The clock input frequency can be anywhere between 500kHz and 5MHz.

In addition to crystals or external clocks the S3528 can be used with ceramic resonators such as the Murata CSA series "Ceralock" devices. All that is required is the resonator and 2 capacitors to V_{SS}. Although the resonators are not quite as accurate as crystals they can be less expensive.

Figure 16. S3538 Driving Additional S3528 or S3529 Devices






Figure 17. External Driving S3528 Pin OSC_i





PROGRAMMABLE HIGHPASS FILTER

Features

- Cutoff Frequency Selectable in 64 Steps Via Six-Bit Control Word
- Cutoff Frequency (f_c) Range of 10Hz to 20kHz, 40Hz to 20kHz Via 3.58MHz TV Crystal
- Seventh Order Elliptical Filter
- Passband Ripple: 0.1dB
- Stopband Attenuation: 51dB for $f < .77 f_c$
- Clock Tunable Cutoff Frequency Continuously Variable Via External Clock (Crystal, Resonator, or TTL/CMOS Clock)
- Uncommitted Input and Output Op Amps for Anti-Aliasing and Smoothing Functions
- Low Power CMOS Technology

Typical Applications for the S3528 and S3529 Programmable Filters

Telecommunications


- PBX & Trunk Line Status Monitoring
- Automatic Answering/Forwarding/Billing Systems
- Adaptive Filtering

Remote Control

- Alarm Systems
- Heating Systems
- Acoustic Controllers

Test Equipment/Instrumentation

- Spectrum Analyzers
- Computer Controlled Analog Circuit Testers
- Medical Telemetry Filtering
- ECG Signal Filtering
- Automotive Command Selection and Filtering



General Description

The S3529's CMOS design using switched-capacitor techniques allows easy programming of the filter's cut-off frequency (f_c) in 64 steps via a six-bit control word. For dynamic control of cutoff frequencies, the S3529 can operate as a peripheral to a microprocessor system with the code for the cutoff frequency being latched in

from the data bus. When used with the companion low pass filter, the S3528, a bandpass filter with a variable center frequency is obtained. For special applications the S3529's internal ROM can be customized to accommodate a specific set of cutoff frequencies from a choice of 2,048 possibilities.

Absolute Maximum Ratings

Supply Voltage ($V_{DD} - V_{SS}$).....	+ 15.0V
Operating Temperature.....	0°C to + 70°C
Storage Temperature.....	- 65°C to + 150°C
Input Voltage, All Pins.....	$V_{SS} - 0.3V \leq V_{IN} \leq + 0.3V$

D.C. Electrical Operating Characteristics: $T_A = 0^\circ\text{C}$ to $+ 70^\circ\text{C}$, ($V_{DD} - V_{SS}$) = 10V unless otherwise specified

Symbol	Parameter/Conditions	Min.	Typ.	Max.	Units
V_{DD}	Positive Supply (Ref. to V_{SS})	9.0	10	13.5	V
P_D	Power Dissipation @ 10V @ 13.5V		60 135	110 225	mW mW
R_{IN}	Input Resistance (Pins 1-4, 7, 12, 14, 16-18)	8			M Ω
C_{IN}	Input Capacitance (Pins 1-4, 7, 12, 14, 16-18)			15.0	pF

Digital Electrical Parameters: $V_{DD} = +5V$, $V_{SS} = -5V$, $T_A = 0^\circ\text{C}$ to $+ 70^\circ\text{C}$ unless otherwise specified

Symbol	Parameter/Conditions	Min.	Typ.	Max.	Units
V_{IH}	Input High Voltage	2.0		V_{DD}	V
V_{IL}	Input Low Voltage	V_{SS}		0.8	V
I_N	Input Leakage Current ($V_{IN} = 0$ to 4VDC)			10	μADC
C_{IN}	Input Capacitance			15	pF

Digital Timing Characteristics

Symbol	Parameter/Conditions	Min.	Typ.	Max.	Units
t_{CE}	Chip Enable Pulse Width	200	300		ns
t_{AS}	Address Setup Time		300		ns
t_{AH}	Address Hold Time		20		ns
f_{OSC}	Crystal Oscillator Frequency ⁽¹⁾		3.58		MHz
t_{SET}	Settling Time From CE to Stable f_c ($f_c = 3200$) ⁽²⁾		6		ms

Notes:

1. The tables are based on the common 3.58MHz color burst TV crystal.

2. $t_{SET} = \frac{10}{f_c} + 3\text{msec}$

General Analog Signal Parameters: ($V_{DD} - V_{SS}$) = 10V, $T_A = 0^\circ\text{C}$ to $+70^\circ\text{C}$, $f_{OSC} = 3.58\text{MHz}$

Symbol	Parameter/Conditions	Min.	Typ.	Max.	Units
A_F	Pass Band Gain at $2.2 f_c$	-0.5	0	0.5	dB
V_{MAX}	Reference Level Point (0dBm0)		1.5		VRMS
V_{FS}	Maximum Input Signal Level (+3dBm0)		2.1		VRMS
R_L	Load Resistance (FLT _{OUT} , Pin 9)	10			k Ω
R_L	Load Resistance (BUF _{OUT} , Pin 6)	600			Ω
V_{OUT}	Output Signal Level into R_L for FLT _{OUT} , BUF _{OUT}	2.0	2.1		VRMS
T_{HD}	Total Harmonic Distortion: Input code 22, Frequency = 2kHz; Bandlimited to $f_{CLK}/2$.15		%
WBN	Wideband Noise: Input code 22, Bandlimited to 15kHz		.25		mVRMS
V_{OS}	Buffer Output (Pin 6) Offset Voltage		± 10		mV
V_{OES}	Filter Output (Pin 9) Offset Voltage		± 80		mV

Filter Performance Specifications: High Pass Filter Characteristics ($f_{OSC} = 3.58\text{MHz}$) ($V_{DD} - V_{SS}$) = 10V,
 $T_A = 0^\circ\text{C}$ to $+70^\circ\text{C}$

Symbol	Parameter/Conditions	Min.	Typ.	Max.	Units
	Passband ripple (Ref. $2.2 f_c$) $f_c \leq f < 7f_c$	-0.5	± 0.05	0.5	dB
Filter Response: $f_c = 1005\text{Hz}$					
	(f_c) 1005Hz	-0.5	± 0.1	0.5	dB
	($0.96 f_c$) 960	-5	-3.0	-1	db
	($0.768 f_c$) 772		-53	-43	db
	($.754 f_c$) 758		-85	-43	db
	($.614 f_c$) 617		-70	-43	db
	Stopband $f < .768 f_c$		< -53		db
DR	Dynamic Range (V_{FS} to WBN)		78		dB

Pin Description

Pin Name	Pin#	Function
V_{DD}	8	Positive supply voltage pin. Normally +5 volts.
V_{SS}	5	Negative supply voltage pin. Normally -5 volts.
A_{GND}	11	Analog ground reference point for analog input signals. Normally connected to ground.
D_{GND}	13	Digital ground reference point for digital input signals. Normally connected to ground.
D_0	3	The input bus to allow selection of the desired cutoff frequency. The value of the word presented to these pins selects the cutoff frequency. It is latched in on the rising edge of \overline{CE} . These are high impedance CMOS inputs and can be bridged directly across a microprocessor data bus.
D_1	2	
D_2	1	
D_3	18	
D_4	17	
D_5	16	

Pin Description (Continued)

Pin Name	Pin#	Function
\overline{CE}	4	Chip Enable: This pin has 3 states. When \overline{CE} is at V_{DD} the data in the latch is presented to the ROM and the inputs have no effect. When \overline{CE} is at ground the data presented on the inputs is read into the latch but the previous data is still in the ROM. Returning \overline{CE} to V_{DD} presents the new data to the ROM and f_{cutoff} changes. When \overline{CE} is at V_{SS} the inputs go directly to the ROM, changing f_{cutoff} immediately. The configuration for a fixed filter is: \overline{CE} at V_{SS} and the D_0 through D_5 are tied to V_{DD} or V_{SS}/D_{GND} depending on the desired f_{cutoff} .
OSC_i	14	Oscillator In and Oscillator Out. Placing a crystal and a $10M\Omega$ resistor across these pins creates the time base oscillator. An inexpensive choice is to use the 3.58MHz TV crystal.
SIG_{IN}	12	Signal Input. This is the inverting input of the input op amp. The non-inverting input is internally connected to Analog Ground.
FB	10	Feedback. This is the feedback point for the input op amp. The feedback resistor should be $\geq 10k\Omega$ for proper operation.
FLT_{OUT}	9	The high impedance output of the high pass filter. Load should be $10K\Omega$.
BUF_{IN}	7	The inverting input of the buffer amplifier.
BUF_{OUT}	6	The buffer amplifier output to drive low impedance loads. Load should be $\geq 600\Omega$.

COMMUNICATION PRODUCTS

Example of Circuit Connection for S3529

Figure 1. Stand Alone Operation

Figure 2. Microprocessor Interface





Table 1. Standard Frequency Table: Programmable Filter S3529, $f_{\text{clock}} = 3.58\text{MHz}$

Voice Band Input D_5-D_0 (HEX)	Divider Ratio	f_c Actual (Hz)	Additional Points Input Code D_5-D_0 (HEX)	Divider Ratio	f_c Actual (Hz)
00	2048	40	0A	188	433
01	895	91	0B	358	227
02	447	182	0C	90	904
03	298	273	0D	87	935
04	224	363	0E	85	957
05	179	455	0F	78	1043
06	149	546	1A	61	1334
07	128	635	1B	58	1402
08	112	726	1C	52	1565
09	99	822	1D	46	1768
10	89	914	1E	44	1849
11	81	1005	1F	40	2034
12	74	1099	2A	38	2136
13	69	1179	2B	35	2325
14	64	1271	2C	22	3697
15	60	1355	2D	20	4067
16	56	1453	2E	18	4519
17	53	1535	2F	16	5085
18	50	1627	35	15	5423
19	47	1731	38	14	5811
20	45	1808	3A	12	6779
21	43	1892	3B	10	8135
22	41	1985	3C	9	9039
23	39	2086	3D	6	13559
24	37	2198	3E	5	16270
25	36	2260	3F	4	20338
26	34	2392			
27	33	2465			
28	32	2543			
29	31	2625			
30	30	2712			
31	29	2805			
32	28	2905			
33	27	3013			
34	26	3129			
36	25	3254			
37	24	3389			
39	23	3537			

$$f_{\text{CUTOFF}} = \frac{f_{\text{clock}}}{44 \text{ (Divider Ratio)}}$$

Alternate Clock Configurations

If 3.58MHz is already available in the system it can be applied directly as a logic level to the OSC_{IN} (pin 14). (Max. zero $\sim 30\% V_{\text{DD}}$, min. one $\sim 70\% V_{\text{SS}}$). Waveforms not satisfying these logic levels can be capacitively coupled to OSC_{IN} as long as the $10\text{M}\Omega$ feedback resistor is installed as shown in Figure 3.


Figure 3. External Driving S3529 Pin OSC_1 

Figure 4. Passband Detail, Control = 110010,
 $f_c = 1005\text{Hz}$




Figure 5. Loss Curve, Control = 110010,
 $f_c = 1005\text{Hz}$




Figure 6. Loss Response, DC to Clock Detail,
 Control = 110010, $f_c = 1005\text{Hz}$




Figure 7. Cascaded S3528 and S3529,
 Control = 100001
 Bandpass Configuration—10% Bandwidth




Figure 8. S3528 and S3529 in Parallel,
Notch Configuration—Narrow Bandwidth





Figure 9. S3528 and S3529 in Parallel,
Notch Configuration—Wide Bandwidth




Applications Information

The S3529 High Pass Filter has a very sharp 50dB drop off at f_c . The Passband Ripple is less than 0.5dB. Note that unlike passive element filter, attenuation increases for sampled-data filters at the higher frequencies due to the sample and hold effect. ($f_{CLOCK} = 44xf_{CUTOFF}$).

The S3529 High Pass Filter and the S3528 Low Pass Filter can be used together to make either Band Pass or Band Reject filters. The control code selection determines the bandwidth of the resulting filter.

Figure 10. Bandpass Application: General Case Configuration



Note:

- Anti-aliasing and smoothing filters on both chips A1, A2, S1, S2
- Lowpass after highpass to remove higher harmonics, unless cosine input filter of lowpass needed to clean noisy input signal
- For wider band width two different oscillators can be used.
- If filter clock (f_{clock}) for lowpass is an integer multiple of the f_{clock} for highpass, then S1 and A2 may be removed without causing beat frequencies.

- For same digital logic code
 $N = \text{multiple of clock\#1 to clock\#2}$

$$f_{CL} = \frac{.9f_{CU}}{N}$$




Figure 11. Notch Applications: General Case Configuration




Figure 12. Sampling Theory






Figure 13. Avoiding Aliasing



Note that critical sampling avoids aliasing, but in the above example no real life filter can separate the message from the image. One must oversample in real life.

Figure 14. Implementation




Applications Information

Anti-Aliasing

f_s = sampling frequency
 f_m = frequency bandwidth of message

In planning an application the fundamentals of sampling devices must be considered.

- Make certain the harmonic image does not fold into the desired pass band. i.e, Oversample.
- Bandlimit the input so that the input frequencies, noise, and tails will not come too close to the clock and be folded back into the pass band.
- Bandlimit the output so that the image is sufficiently attenuated and the switched capacitor output is smoothed. i.e., kill the higher order terms in the Fourier Series.
- For dynamic operation check for aliasing at each cutoff frequency.



April 1985

BELL 103/V.21 SINGLE CHIP MODEM


Features

- Single-Chip 300 bps, Full Duplex, FSK Modem
- Bell 103/113 and CCITT V.21 Operation (Pin Selectable)
- Auto Answer/Originate Operating Modes
- Manual Answer/Originate Modes
- No External Filtering Required
- Phase Continuous Transmit Carrier Frequency Switching
- RS-232 Control Interface
- Passthrough Mode for Protocol Independence
- Low Cost 3.58MHz (TV Crystal) Time Base
- Digital and Analog Loopback Modes
- UART Clock Output (4.8KHz)
- V.25 Tone Generation

Typical Applications

- Stand Alone Modems for Home Computers
- Smart Modems for Personal Computers
- Board Modems for Office Automation Equipment
- Portable Lap Computers
- Encrypted Data Stream Modem
- Password Secure Modem
- Test Instrument Communications
- Phone and Modem Combination

COMMUNICATION PRODUCTS



General Description

The S3530 is a Full Duplex FSK Modem integrated circuit which may be operated in Bell 103/113 or CCITT V.21 applications. The S3530 features transmit and receive filtering; answer/originate mode selections;

RS-232 control interface; digital and analog loopback test modes; and generation of both the 4.8KHz UART clock and V.25 Answer Tone. The S3530 is designed for use in stand-alone modem applications and in applications in which the modem function is designed directly into the DTE.

Pin/Function Descriptions

Pin #	Name	Function
1	DL (Digital Loopback)	A high level on this input causes the device to enter the digital loopback mode. In this mode the received data from the remote end is internally looped back to TD and \overline{DSR} is forced high to signal to the DTE that the modem is not ready for transmission. The received data is not available on \overline{RD} during the DL mode.
2	TP (Test Point)	Test Pin. Must be connected to either V_{SS} or V_{DD} for normal operations.
3	EP (Eye Pattern)	Output (analog) of the demodulator prior to slicing. Do not load.
4, 15	V_{DD} , V_{SS}	Positive and negative Power Pins, respectively ($\pm 5V$).
5	RC (Receive Carrier)	This analog input is the data carrier received by the data access arrangement from the line. The modem demodulates this signal to generate the receive data bits.
6	Test 1	These are test inputs and must be tied to V_{SS} for normal applications. See table under Passthru Mode.
7	Test 0	
8	GP	Ground this pin. (Analog GND).
9	AGND	Analog ground (0 Volts).
10	TC (Transmit Carrier)	This analog output is the modulated transmit data carrier. Its frequency depends upon whether the modem is in the answer or originate mode and if a mark or space condition is being sent (Table 1). Typically the output level is at $-9dBm$. (275mVRMS into 10K Ω .)
11	SL (Select)	A high level on this input selects the CCITT V.21 data transmission format. Applying a low level selects the Bell 103 data transmission format.
12	OSC _I	These are terminals for connecting an external 3.579545MHz TV crystal. All internal clock signals are derived from this time base. Feedback resistor and capacitors are integrated on the chip but additional 20pF caps to V_{SS} from each pin are required.
13	OSC _O	
14	\overline{DSR} (Data Set Ready)	This output, when low, indicates to the data terminal that the modem is ready to transmit data.
16	CDT (Carrier Detect Threshold)	Applying a variable voltage level between 0 and $-5V$ at this pin allows control of the receive carrier detection threshold. This will override the internally determined threshold. If CDT is set to a voltage between $+1.5V$ and $+2.0V$ the AGC will be disabled during the test modes of pins 6 & 7.
17	DGND	Digital ground (0 Volts).
18	\overline{SH} (Switch Hook)	This input is used to manually place the device in the originate mode. The device will make the \overline{OH} output low and start the originate sequence if \overline{SH} input is low ($-5V$) and DTR is on. This can be a level or a momentary low-going pulse input (min. 54msec). A pulse duration of less than 27 msec will not be detected. \overline{RI} should be high if \overline{SH} is to be exercised. Once \overline{RI} has been activated RTS has no effect.

Pin/Function Descriptions (Continued)

Pin #	Name	Function
19	\overline{RI} (Ring Indicator)	This input, when high, permits auto answer capability. The data access arrangements should apply a low level ($-5V$) to \overline{RI} when a ringing signal is detected. The level should be low for at least 107msec. The input may remain low during data transmission, but must be reset before DTR. Similarly, in manual mode, the answer mode is entered by applying a low level to this input (unless RTS is high).
20	RTS (Request to Send)	A high level on this input with the DTR input in the on condition causes the device to enter the originate mode. \overline{OH} will go low to seize the phone line. Auto dialing can be performed by turning the RTS input on and off to effect dial pulsing. This input must remain high for the duration of data transmission. (Auto answer will not function if RTS is high). RTS should follow DTR by no less than 1msec.
21	\overline{CD} (Carrier Detect)	This output goes to a low level to indicate that the receive data carrier has been received at a level of $-43dBm$. It turns off if the received data carrier falls below the carrier detection threshold of $-48dBm$.
22	\overline{RD} (Received Data)	The device presents data bits demodulated from the received data carrier at this output. This output is forced high if the DTR input or the carrier detect output is off.
23	\overline{CTS} (Clear to Send)	This output goes to a low level at the completion of the handshaking sequence and turns off when the modem disconnects. It is always turned off if the device is in the digital loopback mode. Data to be transmitted should not be applied at the TD input until this output turns on.
24	\overline{OH} (Off Hook)	This output goes to a low level when either the \overline{SH} or the RTS input is on in the originate mode and when a valid ring signal is detected on the \overline{RI} input in the answer mode. This output is off if DTR is off or if the disconnect sequence has been completed.
25	DTR (Data Terminal Ready)	A high level on this input enables all the other inputs and outputs and must be present before the device will enter the data mode either manually or automatically. The device will enter an irreversible disconnect sequence if the input is turned off (low level) for more than 14msec during a data call. A pulse duration of less than 6msec will not be detected. To reset the chip before each call, this pin should be held low for greater than 14msec.
26	AL (Analog Loopback)	This input allows the data terminal to make the telephone line busy (off hook) and implement the analog loopback mode. A high level on this input while DTR is high causes the device to make the \overline{OH} output low and to enter the analog loopback mode. The receive filter center frequency is switched to correspond to the transmit filter center frequency and the transmit data carrier output is internally connected to the receive data carrier input as well as being available at TC.
27	TD (Transmit Data)	Data bits to be transmitted are presented to this input serially by the data terminal. A high level is considered a binary '1' or MARK and a low level is considered a binary '0' or SPACE. The data terminal should hold this input in the MARK state when data is not being transmitted. During handshaking this input is ignored.
28	CLK (Clock)	A 4.8KHz LSTTL compatible square wave output is provided for supplying the 16X clock signal required by a UART for 300 bits/sec. data rate. This output facilitates the integration of the modem function in the data terminal.

Absolute Maximum Ratings

Supply Voltage ($V_{DD} - V_{SS}$)	+12.0V
Operating Temperature	0°C to +70°C
Storage Temperature	-65°C to +150°C
Power Dissipation	$V_{SS} - 0.3V \leq V_{IN} \leq V_{DD} + 0.3V$

D.C. Electrical Operating Characteristics: $T_A = 0^\circ\text{C}$ to $+70^\circ\text{C}$; $(V_{DD} - V_{SS}) = 10\text{V}$; $(\pm 5.0\text{V})$

Symbol	Parameter/Conditions	Min.	Typ.	Max.	Units
V_{DD}	Positive Supply Voltage (ref. to DGND, AGND; both at 0V)	+4.75	+5.0	+5.25	VDC
V_{SS}	Negative Supply Voltage (ref. to DGND, AGND)	-4.75	-5.0	-5.25	VDC
P_D	Power Dissipation, Operating (@ $\pm 5\text{V}$)		110	200	mW
R_{IN}	Input Resistance	8			M Ω
C_{IN}	Input Capacitance			15	pF

Analog Signal Parameters: $T_A = 0^\circ\text{C}$ to 70°C ; $\pm 5\text{VDC}$. $f_{osc} = 3.58\text{MHz}$

Symbol	Parameter/Conditions	Min.	Typ.	Max.	Units
f_{osc}	Oscillator Frequency		3.579545 \pm 0.02%		MHz
f_t	Transmit Frequency Tolerance		± 1.2		Hz
t_D	Transmit 2nd Harmonic Attenuation with respect to Carrier Level		50		dB
T_{OUT}	Transmit Output Level into 10K Ω min., 25pF max.	245	275 (-9dBm)	308	mVRMS
	Carrier Input Range (CDT open)	-48		0	dBm
DNR	Dynamic Range (CDT open)		48		dB
	Bit Jitter (Input = -30dBm)		100		μSec
	Bit Bias		1		%
	Bias Distortion		3		%

Signal Input and Output Compatibility Table

Pin Name	No.	Input	Output	Voltage Level		Logic Family Compatibility	I_{OL} Milliamps	I_{OH} Milliamps
				Low (Max.)	High (Min.)			
SH	18	X		-3	+3	CMOS		
$\bar{R}I$	19	X		-3	+3	CMOS		
TEST ₀	7	X		-3	+3	CMOS		
TEST ₁	6	X		-3	+3	CMOS		
$\bar{O}H$	24		X	+0.4	+2.4	LSTTL	0.4	0.02
CLK	28		X	+0.4	+2.4	LSTTL	0.4	0.02
CD	21		X	+0.4	+2.4	LSTTL	0.4	0.02
$\bar{R}D$	22		X	+0.4	+2.4	TTL	1.6	0.4
$\bar{C}T\bar{S}$	23		X	+0.4	+2.4	TTL	1.6	0.4
$\bar{D}S\bar{R}$	14		X	+0.4	+2.4	LSTTL	0.4	0.02
RTS	20	X		+0.8	+2.0	TTL*		
TD	27	X		+0.8	+2.0	TTL*		
DTR	25	X		+0.8	+2.0	TTL*		
AL	26	X		+0.8	+2.0	TTL*		
DL	1	X		+0.8	+2.0	TTL*		
SL	11	X		+0.8	+2.0	TTL*		

*These inputs are high impedance CMOS inputs that respond to TTL voltage levels.

What is a 300 Baud Modem and What Does It Do?

A modem acts like a translator between a computer and the telephone system. Computers work with data in the form of binary pulses but telephones were designed to transmit analog audio waveforms. The modem converts binary data from the computer into analog signals that the phone lines can carry. In the receive mode the modem demodulates the analog signals from the phone line, converting them back to binary form for the computer.

300 Baud modems are among the most common data communications devices in use today. Modems are used for exchanging information between home computers, personal computers, banks, offices and mainframes to name just a few possible applications. 300 Baud modems are used anywhere that a normal telephone line exists. Modems based on the S3530 have the advantages of full duplex operation using either BELL 103 or CCITT V.21 Protocols, a built-in interface to the industry standard RS232 serial data port, very low system part count, and low power CMOS single chip construction.

Both BELL 103 and CCITT V.21 modems use FSK modulation for data transmission over standard phone lines. FSK modulation simply means Frequency Shift Keying or the transmission of frequency "A" for binary "1" and frequency "B" for binary "0". Full duplex FSK occurs when two-way transmission happens simultaneously between two modems.

A simple protocol exists to prohibit both the originating modem and the answering modem from transmitting simultaneously on the same frequency. The protocol breaks the telephone frequency spectrum into two bands; a high band, and a low band. Each band has its own mark frequency corresponding to a binary 1 and its own space frequency corresponding to a binary 0, for a total of four transmitting frequencies. The protocol states that the originating modem must transmit on the low band and receive on the high band while the answering modem must transmit on the high band and receive on the low band.

Obviously the ability of a modem to separate the high band from the low band is important for correct decoding of the transmitted data. Figures 4, 5, 6, and 7 of the S3530 transmit and receive filters shows a sharp 20 db cutoff within just a few hundred Hertz of the edges of the high and low bands.

Figure 1. Frequency Modulation (FSK)





Figure 2. Full Duplex, 300 bps, Bell 103



Data: Serial, binary, asynchronous, full duplex
Data Transfer Rate: 0 to 300 bps
Modulation: Frequency shift-keyed (FSK) FM

Figure 3. Full Duplex, 300 bps, CCITT V.21




Figure 4. Transmit Filter Bell 103




Figure 5. Transmit Filter V.21




Figure 6. Receive Filter Bell 103





Figure 7. Receive Filter V.21



Block Description

The block diagram of the FSK Modem is shown on page 1. The input to the modulator is the TD (Transmit Data) signal, which is the digital data to be converted to analog form. This input would typically be provided by the RS-232 interface or a UART. The modulator generates a square wave whose frequency is shifted in response to the Transmit Data input.

The transmit filter outputs a Frequency Shift Keying signal at the TC (Transmit Carrier) output. The frequency of the FSK signal corresponds to the fundamental frequency of the square wave at the input of the filter.

On the receive side, the receive filter whose input is the Receive Carrier, rejects the adjacent channel energy and improves the Signal to Noise Ratio of the received signal.

The output of the receive filter is fed into the demodulator where the data is converted back into digital form.

The next block is the energy detect circuit. It detects energy levels at which reception and demodulation of data is considered reliable, controlling the \overline{CD} signal.

The last block is the timing control and handshake logic, which besides controlling all the other blocks, also implements the RS-232 interface protocol and controls the BELL 103 and CCITT V.21 operations.

Transmit Filter

The function of the transmit filter is to produce an FSK signal from the phase continuous, frequency shifted, square wave input.

The prime objective of the transmit filter is to pass the square wave fundamental component while attenuating its harmonics. These harmonics could be located in the receive band. Unless attenuated by the transmit filter, they would be coupled back through the hybrid, unattenuated by the receive filter, thus causing degradation of bit error rate.

The transmit filter was designed to have a zero at the third harmonic of the square wave, to alleviate the above problem.

The second objective of the transmit filter is to attenuate the out of band energy. This is necessary since the modulation process produces energy over a broad spectrum and not just at the mark/space frequencies. The fundamental component is attenuated by 24 dB to

produce a signal at -9 dBm at the TC (Transmit Carrier) output.

Receive Filter

The measured frequency response of the receive filter is shown in Figures 6 and 7. The receive filter rejects out-of-band noise so that the filtered signal can be demodulated with a resultant low bit error rate.

The filter was designed to reject the adjacent channel energy by 60dB. This is essential since that channel is used for carrier transmission which is coupled back, through the hybrid and into the receive section. Unless attenuated by the receive filter, this component would corrupt the demodulated data and result in excessive bit error rate. The filter was also designed to minimize group delay distortion between the mark and space frequencies. The band width of the filter is 500Hz and is centered around the center frequency of the received carrier.

The dynamic range of the receive signal is 50dB due to the automatic gain control circuit employed.

Timing Control

The chip also incorporates a 14 second abort timer. This is necessary for automatic operation. When a call is automatically originated, and the remote device is busy, then the originating device waits for 14 seconds and hangs up. On the other hand, if the modem is called by mistake it will hang up in 14 seconds, unless the appropriate carrier is received.

Clock Crystal


The S3530 uses the popular low-cost 3.58MHz crystal. This crystal is very popular because it is used in all NTSC color TVs and in many low cost personal computers (which require the 3.58MHz to interface with TV monitors). The S3530 can therefore use the same system clock as the display interface to reduce system costs.

Operation


A. Answer Mode

In the answer mode the S3530 stands idle waiting for an incoming call. With DTR high, a low from the ring detector to \overline{RI} causes the S3530 to set \overline{OH} and \overline{DSR} low enabling the hookswitch relay and connecting the modem to the phone line. After 2.1 seconds the S3530 sends a carrier at 2225Hz (mark) to the Originate Modem. If 1270Hz (mark) is returned the S3530 carrier

S3530 Modem Timing Chart for 103 Operating Mode



S3530 Modem Timing Chart for V.21 Operating Mode



COMMUNICATION PRODUCTS

detect circuit turns on within 106msec, setting \overline{CD} and CTS low indicating completion of the handshaking sequence. Data can then be sent and received.

Originate Mode

In the originate mode with DTR high, a call is initiated by applying a high to the RTS input in auto mode or a negative or low pulse to \overline{SH} in manual mode. This will cause OH to go low, enabling the hookswitch relay and connecting the phone line. When dial tone is detected, RTS can be pulsed off to provide dial pulses*. The OH will follow the RTS pulses, sending the desired digits over the line. When the answering modem comes on line it will wait 2.1 seconds ("billing delay") and then send the 2225Hz answer tone. 106msec later the \overline{CD} pin will go low indicating carrier received. 190msec later the S3530 will respond with 640msec of 1270Hz. At the end of that time \overline{CTS} will go low indicating to the terminal side that the communications link has been established.

Abort Mode

There is an automatic abort feature in the S3530 to avoid tying up a system when there is difficulty establishing a link. If no carrier is detected within 14 seconds of being put into the answer or originate mode it will abort the call by turning off \overline{OH} and disconnecting the phone line. DSR will also go off (high). This abort time can be extended by pulsing RTS low for 1msec before the 14 seconds have elapsed. This will reset the abort timer. If time does run out DTR should be pulsed off to reset the S3530.

Shutdown Mode

Should the received carrier fall below -48 dBm during data exchange for more than 213msec the S3530 will terminate the call and go on-hook, disconnecting the phone line.

Table 1. 103/V.21 Mark and Space Frequencies

Mode	Transmit Frequency (Hz)		Receive Frequency (Hz)	
	Mark	Space	Mark	Space
Bell 103 Originate	1270	1070	2225	2025
Bell 103 Answer	2225	2025	1270	1070
CCITT V.21 Originate	980	1180	1650	1850
CCITT V.21 Answer	1650	1850	980	1180
CCITT V.25 Answer Tone	2100		N/A	

* (Note that OH only follows RTS. The proper timing for dialing must come from the terminal on the RTS line.)

Reset Protocol

By insuring that all control inputs are in their inactive states a minimum of 2msec before the rising edge of DTR, the S3530 will be properly reset.

Manual Operation

The S3530 can be operated manually as well as automatically. With DTR enabled (high) a negative pulse (-5V) of >107msec on \overline{RI} will put the device in the Answer Mode. Similarly (with DTR high) \overline{SH} can be pulled low for >54msec to put the S3530 into the Originate Mode.

Passthru Mode

With the "Test 0" and "Test 1" lines the S3530 can be put into the Passthru Mode disabling the handshake protocol. The transmit and receive functions are enabled but become independent of timing and control. \overline{CD} works as usual and the Answer and Originate Modes are selected manually with \overline{RI} and \overline{SH} .

Test 0 PIN 7	Test 1 PIN 6	S3530 STATUS	
0	0	NORMAL	1 = +5V (V_{DD})
1	0	PASSTHRU	0 = -5V (V_{SS})

V.21 Mode, CCITT Operation

With the SL pin tied high the S3530 functions in the CCITT V.21 Mode but performs the same operations described above. The basic principle is the same but the frequencies and the timings are switched to V.21 specifications. When in V.21 Mode the V.25 answer tone of 2100Hz will be generated upon answering. See the timing charts and Table 1 for additional details.

Diagnostic Modes

The S3530 has two diagnostic modes for either local or remote testing. By putting the AL pin high while DTR is high, the device enters the Analog Loopback Mode. \overline{OH} goes low to busy out the phone line. The receive filter center frequency is switched to the transmit

center frequency and the TC signal is internally connected to the RC input. The transmit signal also remains available on the TC pin. Thus any digital data input at TD is coded and sent out via TC, and at the same time back through the analog input, decoded, and out on the RD pin.

By putting the DL pin high the S3530 enters the Digital Loopback mode. In this mode any data received from the remote end of the phone line is retransmitted back to its source and DSR is forced high. The digital or decoded data is not available at the RD output in this mode. See Table 2.

Table 2. Control Logic During Diagnostic Modes

Test Mode	Status Lines					
	DTR	RTS	DSR	OH	CTS	CD
AL	On	On	On	On	On	On
DL	On	On	Off	On	Off	Off

To establish diagnostic modes in either originate or answer, establish handshaking in the preferred mode (originate or answer), then enter diagnostic modes.

Oscillator Details

Quartz Crystal Specification (25°C ± 2°C)	
Operating Temperature Range	0°C to +70°C
Frequency	3.579545MHz
Frequency Calibration Tolerance	.02 ± %
Load Capacitance	18pF
Effective Series Resistance	180 Ohms, max.
Drive Level-Correlation/Operating	2mW
Shunt Capacitance	7pF, max.
Oscillation Mode	Fundamental

External Drive Requirements

To use an external 3.58MHz clock a TTL level, 50% duty cycle, square wave can be applied to pin 12, OSC_O through a .1μF capacitor. It must have a 2V P-P amplitude and be AC coupled through the .1μF capacitor.

Applications Circuits

Three applications circuits are illustrated. The first circuit is for a stand-alone RS-232 interface modem to be used as a peripheral accessory to a terminal or computer. Plugging into an RS-232 serial port on one side and into a standard modular phone jack on the other

side it is a stand-alone direct connect modem for operation at rates up to 300bps.

The second circuit is an add-on modem for building into a computer and connecting to the internal parallel buss structure. The ACIA or UART does the parallel-to-serial and serial-to-parallel conversion required. The edge connector is numbered for an Apple II application but the same interface applies to most μP systems.

Both circuits are intended for direct connection to the phone lines. This requires meeting FCC Part 68 requirements for network protection as well as protection of the modem. No suppression components are illustrated on these examples as the design of the interface will vary depending on the needs of the designer. After a design is completed it must be subjected to Part 68 certification before sale to the public.

If one wants to avoid the protection/certification details a certified DAA (Data Access Arrangement) such as the Cermetek CH1810 can be used instead. The DAA is designed to handle the phone line interface including the 4-wire to 2-wire function and is already registered with the FCC. See the third circuit. Whether using a DAA or not, the S3530 requires very few external components.

Hybrid Function


In the stand-alone circuit the hybrid 4-wire to 2-wire converter utilizing the dual op amp was configured to provide 1:1 conversion in each direction. A -9dBm voltage level from the Transmit Carrier pin on the S3530 is amplified by the op amp to compensate for the losses in the 300Ω matching resistor and the coupling transformer. The transmit carrier is delivered to the line at -9dBm. (For CCITT applications this should be reduced to -13dBm.)

In the receive direction the loss in the coupling transformer is compensated for by the other half of the op amp. If there is a -20dBm signal across Tip and Ring then a -20dBm signal is delivered to the Receive Carrier pin on the S3530.


The 300Ω resistor is to provide the proper termination so that Tip and Ring look like a 600Ω AC impedance to the line. The 16KΩ resistor from the Transmit Carrier pin to the inverting input of the receive op amp is to provide sidetone suppression. The transmit carrier is provided through the 16KΩ resistor 180° out of phase from the transmit carrier presented to the line. Thus, the transmit carrier is cancelled and presented to the Receive Carrier pin on the S3530 at a reduced level.

Suggested Serial Interface Schematic for S3530


NOTE: THIS IS NOT FCC PART 68 APPROVED AND WILL REQUIRE MORE THAN 5000 TESTS TO BE SUBMITTED FOR FCC APPROVAL. THIS SCHEMATIC IS INTENDED AS A SUGGESTION FOR TESTING PURPOSES ONLY, AND SHOULD BE ADAPTED TO FIT EACH PARTICULAR APPLICATION.



MODIFICATION TO MAKE THE RECEIVE DATA CLAMP TO MARK IN ABSENCE OF CARRIER.



**Suggested Application Schematic
Using Part 68 Certified DAA**



Modem Glossary

Analog Loopback — A diagnostic test for the entire internal signal path of the modem chip. The transmitted analog output is internally connected to the analog input.

Asynchronous — A scheme for transmitting data on a character-by-character basis without a synchronizing clock signal. In general the asynchronous protocol includes a start bit to identify the beginning of a character, the data bits, and stop bit(s).

Bandwidth — The frequency range of a communication channel. Normal phone lines have a bandwidth of 3000Hz for voice, from 300Hz to 3300Hz.

BPS — The speed at which a modem can transmit or receive data, measured in bits per second. 300 bps is roughly equal to 300 words per minute.

Bias Distortion — Distortion such that the actual mark and space bits are not of equal time duration, thus causing a deviation from the expected 50% duty cycle.

CCITT — International Telegraph and Telephone Consultative Committee. An organization for developing communication system standards. The European equivalent of BELL standards.

Data Distortion — Bit bias distortion occurs when the width of bits received are not equivalent for both a logic one and a logic zero. Bit bias is easily measured as it shows up as a deviation in average voltage. In a normal data stream of alternating ones and zeros the average voltage is zero. However when bit bias distortion is present the duty cycle is not exactly 50% and hence the average voltage is not zero. Excessive bit bias will lead to quality degradation as system UARTs deserialize data correctly only when bit bias distortion is low.

Bit jitter distortion is also important for proper operation of all modems. Bit jitter occurs when the actual center of the data bit drifts around the theoretical center. Again, this is important to the proper operation of a modem because UARTs only deserialize data correctly when bit jitter distortion is low. Jitter distortion

is important in all asynchronous serial data systems because the edges of the data bits are used to reconstruct all timing information.

DAA — Data Access Arrangement. An FCC registered device necessary for correctly connecting a device to the switched telephone network. Refer to Part 68 of the FCC's regulations.

DCE — Data Communication Equipment. Modem or any other equipment necessary for the transmission and reception of data between computers and terminals.

Digital Loopback — A diagnostic test for the entire phone line and remote modem. The remote modem's digital output to the DTE is connected to the digital input from the DTE and fed back to the transmitting modem.

Direct Connect Modems — Modems that contain a DAA rather than requiring an acoustic coupler or a tie-in to a phone handset mouthpiece.

DTE — Data Terminal Equipment. The digital equipment that attaches to a modem as the end of the data path. Usually a terminal or a computer.

FSK — Frequency Shift Keying. A modulation method which varies the carrier frequency to correspond with the binary signals to be transmitted.

Full Duplex — Simultaneous two-way communication (transmission and reception) between two computers or modems.

Off-Hook — Connected to the telephone line.

RS232C — A serial communications interface defined by the Electronic Industries Association. Frequently used to connect stand-alone modems to personal computers.

 **GOULD**

AMI Semiconductors



Consumer Products

Contact factory for complete data sheets

CONSUMER
PRODUCTS

Consumer Products Selection Guide

DISPLAY DRIVERS

Part No.	Description	Temp Range	Process	Power Supply	Outputs	Packages
S4520	30-Volt Dichroic LCD Driver	-55°C to 85°C	CMOS -29V to -5V	+3V to +16V	38 30/32 Available	48 Pin
S4521	32 Bit LCD Driver	-40°C to 85°C	CMOS	+3V to +13V	32	40 Pin
S4534	10 Bit, High Voltage, High Current Driver High Current Driver	0°C to 70°C Avail in -40°C to 85°C	CMOS	+5V to +12V +20V to +60V	10	18 Pin
S4535	32 Bit, High Voltage, Driver	-40°C to 85°C	CMOS	+5V/+20V to +60V	32	40 Pin

Cross Reference Guide

Consumer Products Display Drivers

Cross Reference by Manufacturer

Manufacturer	Part#	AMI Functional Equivalent Part# Number
Holt	HI-8010*	S4520
Hughes	HLCD-0438A	S4521
National	MM58438	S4521
TI	UCN4810A	S4534
TI	TL4810A	S4534
Sprague	UCN4810A	S4534
Sprague	UCN5810A	S4534
TI	SN75518	S4535
Sprague	UCN5818A	S4535

*NOT PIN-FOR-PIN EQUIVALENT — CALL FACTORY FOR INFORMATION



April 1985

30-Volt Dichroic LCD Driver

Features

- High Voltage Outputs Capable of a 32-Volt Swing
- Drives Up to 38 Devices
- Cascadable
- On-Chip Oscillator
- Requires Only 4 Control Lines
- CMOS Construction For:
 - Wide Supply Range
 - Low Power Consumption
 - High Noise Immunity
 - Wide Temperature Range


Applications

- Liquid Crystal Displays
- Flat Panel Displays
- Print Head Drives

General Description

The S4520 is a CMOS/LSI circuit that drives high-voltage dichroic liquid crystal displays, usually under microprocessor control. The S4520 requires only four control inputs (CLOCK, DATA IN, LOAD and CHIP SELECT) due to its serial input construction. It can latch the data to be output, relieving the microprocessor from the task of generating the required waveforms, or it may be used to bring data directly to the drivers. The A.C. frequency of the backplane output can be generated by the internal oscillator or, the user has the option of supplying this signal from an external source. If the internal oscillator is used to generate the backplane signal, the frequency will be determined by an external resistor and capacitor. One S4520 circuit can drive 38 segments. Other packaging options can provide 30 or 32 segment drivers.

CONSUMER PRODUCTS



Absolute Maximum Ratings

V_{DD}	- 0.3V to + 17V
V_{BB}	$V_{SS} + 0.3V$ to $V_{DD} - 32V$
Inputs (CLK, DATA IN, LOAD)	$V_{SS} - 0.3V$ to $V_{DD} + 0.3V$
Inputs (LCD ϕ)	$V_{BB} - 0.3V$ to $V_{DD} + 0.3V$
Power Dissipation	250mW
Storage Temperature	- 65°C to + 125°C
Operating Temperature	- 55°C to + 85°C


Electrical Characteristics: $3V \leq V_{DD} \leq 16V$, $-55^\circ C \leq T_A \leq +85^\circ C$, unless otherwise noted

Symbol	Parameter	Min.	Max.	Units	Test Condition
Power Supply					
V_{DD}	Logic Supply Voltage	3	16	V	
V_{BB}	Display Supply Voltage	$V_{DD} - 32$	$V_{DD} - 5$	V	$V_{BB} \leq V_{SS}$
I_{DD}	Supply Current (external oscillator) Supply Current (internal oscillator)		200	μA	CMOS input levels. No loads. $V_{DD} \leq 5V$ $V_{DD} = 16V$; CMOS input levels. No loads.
			200	μA	
			750	μA	
I_{BB}	Display Driver Current		- 200	μA	$f_{BP} = 100Hz$. No loads.
Inputs (CLK, DATA IN, LOAD, \overline{CS})					
V_{IH}	Input High Level	$0.5V_{DD}$	V_{DD}	V	$V_{DD} \geq 5V$
V_{IL}	Input Low Level	V_{SS}	$0.2V_{DD}$	V	
I_L	Input Leakage Current		5	μA	
C_I	Input Capacitance		5	pF	
V_{OAVG}	DC Bias (Average) Any Segment Output to Backplane		± 25	mV	$f_{BP} \leq 100Hz$
V_{IH}	LCD ϕ Input High Level	$0.9V_{DD}$	V_{DD}	V	Externally Driven
V_{IL}	LCD ϕ Input Low Level	V_{BB}	$0.1V_{DD}$	V	Externally Driven
Capacitance Loads (typical)					
C_{LSEG}	Segment Output		1000	pF	$f_{BP} \leq 100Hz$
C_{LBP}	Backplane Output		40000	pF	$f_{BP} \leq 100Hz$
R_{SEG}	Segment Output Impedance		10	K Ω	$I_L = 10 \mu A$
R_{BP}	Backplane Output Impedance		312	Ω	$I_L = 10 \mu A$
R_{DO}	Data Out Output Impedance		3	K Ω	$I_L = 10 \mu A$

Timing Characteristics:

Symbol	Parameter	Min.	Max.	Units	V _{DD}
t _{CYC}	Cycle time (noncascaded)	1000		ns	3.0V
		500		ns	5.0V
		320		ns	≥7.5V
t _{CYC}	Cycle time (cascaded)	1300		ns	3.0V
		600		ns	5.0V
		350		ns	≥7.5V
t _{OL} , t _{OH}	Clock pulse width low/high	450		ns	3.0V
		220		ns	5.0V
		140		ns	≥7.5V
t _{OH}	Clock pulse width high (cascaded)	750		ns	3.0V
		320		ns	5.0V
		180		ns	≥7.5V
t _r , t _f	Clock rise, fall (Note 12)		1	μs	
t _{DS}	Data In setup	300		ns	3.0V
		150		ns	5.0V
		120		ns	≥7.5V
t _{CSC}	\overline{CS} setup to Clock	200		ns	3.0V
		100		ns	5.0V
		50		ns	≥7.5V
t _{DH}	Data hold	10		ns	
t _{CCS}	\overline{CS} hold	450		ns	3.0V
		220		ns	5.0V
		140		ns	≥7.5V
t _{CL}	Load pulse setup (Note 5)	500		ns	3.0V
		280		ns	5.0V
		180		ns	≥7.5V
t _{LCS}	\overline{CS} hold (rising LOAD to rising \overline{CS})	300		ns	3.0V
		200		ns	5.0V
		150		ns	≥7.5V
t _{LW}	Load pulse width (Note 5)	500		ns	3.0V
		220		ns	5.0V
		140		ns	≥7.5V
t _{LC}	Load pulse delay (Falling load to falling clock)	0		ns	
t _{CDO}	Data Out valid from Clock		550	ns	3.0V
			220	ns	5.0V
			110	ns	≥7.5V
t _{CSL}	\overline{CS} setup to LOAD	0		ns	

Figure 1. Signal Timing Diagram



Logic Truth Table

DATA IN	CLOCK	CHIP SELECT	LOAD	$Q_1(SR)$	$Q_2(SR)$	BP	$Q_n(QN/YES)$
X	X	1	0	NC	NC	0	QN(L)
X	X	1	1	NC	NC	1	QN(L)
0	⌋	0	0	NC	NC	1	QN(L)
0	⌋	0	1	NC	NC	1	QN(L)
0	⌋	0	0	0	QN-1 → QN	1	QN(L)
0	⌋	0	1	0	QN-1 → QN	1	QN(SR)
1	⌋	0	0	NC	NC	1	QN(L)
1	⌋	0	1	NC	NC	1	QN(L)
1	⌋	0	0	1	QN-1 → QN	1	QN(L)
1	⌋	0	1	1	QN-1 → QN	1	QN(SR)

Notes: NC = No Change SR = Shift Register L = Latch

Operating Notes

1. The shift register loads and shifts on the falling edge of CLK. DATA OUT changes on the rising edge of CLK.
2. The buffer number corresponds to how many clock pulses have occurred since its data was present at the input (e.g., the data on Q₁₀ was input 10 clock pulses earlier). DATA is shifted into Segment 1 and shifted out from Segments 30, 32 or 38, depending on bonding option used.
3. A logic 1, shifted into the shift register (through DATA IN), causes the corresponding segment's output to be out of phase with the backplane.
4. A logic 1 on LOAD causes a parallel load of the data in the shift register, into the latches that control the output drivers.
5. LOAD may also be held high while clocking. In this case, the latch is transparent and, the falling edge of LOAD will latch the data.
6. To cascade units, (a) connect the DATA OUT of one chip to the DATA IN of the next chip, and (b) either connect the backplane of one chip to LCD ϕ of all other chips (thus one RC provides frequency control for all chips) or connect LCD ϕ of all chips to a common driving signal. If the former is chosen, the backplane that is tied to the LCD ϕ of the other chips should **not** also be connected to the backplanes of those chips.
7. The LCD ϕ pin can be used in two modes, driven or self-oscillating. If LCD ϕ is driven, the circuit will sense this condition. If the LCD ϕ pin is allowed to oscillate, its frequency is determined by an external capacitor. The Backplane frequency is a divide by 256 of the LCD ϕ frequency, in the self-oscillating mode.
8. If LCD ϕ is driven externally, it is in phase with the backplane output.
9. Backplanes can be tied together, if they have the same signal applied to their LDC ϕ inputs.
10. In the self-oscillating mode, the backplane frequency is approximately defined by the relationship $f_{BP}(\text{Hz}) = 10 \div R(C + .0002)$ at $V_{DD} = 5V$, R in K Ω , C in μF .
 examples: R = 56K Ω , C = .0015 μF : $f_{BP} \approx 100\text{Hz}$
 R = 110K Ω , C = .00068 μF : $f_{BP} \approx 100\text{Hz}$
11. Minimum value of R for RC oscillator is 50K Ω .
12. Power consumption increases for clock rise or fall times greater than 100ns.

Ordering Information

1. All orders must specify a package type (i.e. S4520A, 48-pin plastic DIP)
2. All orders must specify whether an internal oscillator or external oscillator will be used (i.e. S4520B, external oscillator).
3. A set-up charge or minimum order quantity may apply for packaging options not shown.
4. Standard products available (refer to pages 1 and 8 for pin out descriptions):

Version	Package	Segments	Oscillator	Data Out
S4520A	48 DIP	38	Internal	38
S4520B	48 DIP	38	External	38
S4520C	48 CLCC	38	Internal	38
S4520D	48 CLCC	38	External	38
S4520F	48 DIP	38	External	32
S4520G	44 PLCC	32	Int or Ext	32

Chip Select Inverse Input

The \overline{CS} input is used to enable clocking of the shift register. When \overline{CS} is low, the chip will be selected and the shift register will be enabled. When \overline{CS} is high, the shift register will be disabled and the output buffers will be driven by the data in the latches.

Clock Input

The CLOCK input is used to clock data serially, into the shift register. A clock signal may be continuously present, because the shift register is enabled only when \overline{CS} is low.

Load Input

The LOAD input controls the operation of the data latches and allows new data to be loaded into the shift register, without changing the appearance of the display. When LOAD is high, the values in the shift register will be loaded into the data latches. If desired, LOAD can be held high and the data latches will be transparent. The LOAD input is disabled when \overline{CS} is high.

LCD Oscillator Input

When used with an external oscillator, the LCD oscillator is driven by the input voltage level. In this configuration, the backplane output will be in phase with the input waveform. In the self-oscillating mode, an external resistor and capacitor are connected to the oscillator input pin, and the backplane frequency will be a divide by 256 of the internal oscillator frequency.

LCD Oscillator Options

Internal Oscillator — The LCD oscillator option (LCD ϕ OPT) is internally (or externally) connected to the LCD oscillator input (LCD ϕ) and, it provides the oscillator feedback.

External Oscillator — The LCD oscillator option is not connected.

Data Input

Data present at DATA IN will be clocked into the shift register, when \overline{CS} is low. Data is loaded into the shift register on the falling edge of the clock and shifts to the output on the rising clock edge.

Data Output

Depending on the packaging option selected, DO30, DO32 and DO38 are buffered outputs driven by the corresponding element of the shift register. The value of DOxx will be the same as the value of the matching shift register bit (i.e. the value at DO32 will be the same as bit 32 of the shift register). The data output is typically used to drive the data input of another S4520. By cascading S4520 circuits in this manner, additional display elements can be driven.

Backplane Output

The backplane output provides the voltage waveform for the LCD backplane. When used with the internal oscillator, the backplane frequency will be equal to the oscillator frequency divided by 256:


$$f_{BP} = f_{OSC} (\text{int}) \div 256.$$

With an external oscillator, the backplane frequency will be in phase with and equal in magnitude to the input signal.

Segment Drive Outputs


The segment drive outputs provide the segment drive voltage to the LCD. With a logic level "1" in the latch associated with the segment drive output, the output voltage will be out of phase with the backplane (i.e. the segment will be ON). A logic level "0" will cause the segment drive to be in phase with the backplane output voltage.

Figure 2. Typical Application




CONSUMER
PRODUCTS


48-Lead Plastic Dual In Line Package




44-Pin Plastic Leaded Chip Carrier (PLCC)



48-Ceramic Leadless Chip Carrier (CLCC)



NOTE: Viewed From Top Side of Package



S4521

32 BIT DRIVER

Features

- Drives Up to 32 Devices
- Cascadable
- On Chip Oscillator
- Requires Only 3 Control Lines
- CMOS Construction For:
 - Wide Supply Range
 - High Noise Immunity
 - Wide Temperature Range


Applications:

- Liquid Crystal Displays
- LED and Incandescent Displays
- Solenoids
- Print Head Drives
- DC and Stepping Motors
- Relays

General Description

The S4521 is an MOS/LSI circuit that drives a variety of output devices, usually under microprocessor control. This device requires only three control lines due to its serial input construction. It latches the data to be output, relieving the microprocessor from the task of generating the required waveform, or it may be used to bring data directly to the drivers. The part acts as a versatile peripheral to drive displays, motors, relays and solenoids within its output limitations. It is especially well suited to driving liquid crystal displays, with a backplane A.C. signal option that is provided. The A.C. frequency of the backplane output that can be user supplied or generated by attaching a capacitor to the LCD, input, which controls the frequency of the internal oscillator. One circuit will drive up to 32 devices and more can be driven by cascading several drivers together. The S4521F version is available in a surface-mountable plastic mini-flat pack.

CONSUMER PRODUCTS



Absolute Maximum Ratings

V_{DD}	- 0.3 to + 17V
Inputs (CLK, DATA IN, LOAD, LCD ϕ)	$V_{SS} - 0.3$ to $V_{DD} + 0.3V$
Power Dissipation	250mW
Storage Temperature	- 65°C to + 125°C
Operating Temperature	- 40°C to + 85°C

Electrical Characteristics: $3V \leq V_{DD} \leq 13V$, unless otherwise noted

Symbol	Parameter	Min.	Max.	Units	Test Condition
V_{DD}	Supply Voltage	3	13	V	
	Supply Current				
I_{DD1}	Operating		200	μA	$f_{BP} = 120\text{Hz}$, No Load, $V_{DD} = 5V$ LCD ϕ High or Low, $f_{BP} = 0$ Load @ Logic 0, $V_{DD} = 5V$
I_{DD2}	Quiescent		200	μA	
	Inputs (CLK, DATA IN, LOAD)				
V_{IH}	High Level	$0.6 V_{DD}$	V_{DD}	V	$3V \leq V_{DD} < 5V$ $5V \leq V_{DD} \leq 13V$
V_{IL}	Low Level	$0.5 V_{DD}$	V_{DD}	V	
I_L	Input Current	V_{SS}	$0.2 V_{DD}$	μA	
C_I	Input Capacitance		5	pF	
f_{CLK}	CLK Rate	DC	2	MHz	50% Duty Cycle
t_{DS}	Data Set-Up Time	100		ns	Data Change to CLK Falling Edge
t_{DH}	Data Hold Time	10		ns	Falling CLK Edge to Data Change
t_{PW}	Load Pulse Width	200		ns	
t_{PD}	Data Out Prop. Delay		220	ns	$C_L = 30\text{pF}$, From Rising CLK Edge
t_{LC}	Load Pulse Set-Up	300		ns	Falling CLK Edge to Rising Load Pulse
t_{LCD}	Load Pulse Delay	0		ns	Falling Load Pulse to Falling CLK Edge
V_{OAVG}	DC Bias (Average) Any Q Output to Backplane		± 25	mV	$f_{BP} = 120\text{Hz}$
V_{IH}	LCD ϕ Input High Level	$.9 V_{DD}$	V_{DD}	V	Externally Driven
V_{IL}	LCD ϕ Input Low Level	V_{SS}	$.1 V_{DD}$	V	Externally Driven
	Capacitance Loads				
C_{LQ}	Q Output		50,000	pF	$f_{BP} = 120\text{Hz}$ $f_{BP} = 120\text{Hz}$, See Note 8
C_{LBP}	Backplane		1.5	μF	
R_{ON}	Q Output Impedance		3.0	$K\Omega$	$I_L = 10\mu A$, $V_{DD} = 5V$
R_{ON}	Backplane Output Impedance		100	Ω	$I_L = 10\mu A$, $V_{DD} = 5V$
R_{ON}	Data Out Output Impedance		3.0	$K\Omega$	$I_L = 10\mu A$, $V_{DD} = 5V$

Operating Notes

1. The shift register shifts on the falling edge of CLK. It outputs on the rising edge of the CLK.
2. The buffer number corresponds to how many clock pulses have occurred since its data was present at the input (e.g., the data on Q10 was input 10 clock pulses earlier).
3. A logic 1 on Data In causes a Q output to be out of phase with the Backplane.
4. A logic 1 on Load causes a parallel load of the data in the shift register, into the latches that control the Q output drivers.
5. To cascade units, (a) connect the Data Out of one chip to Data In of next chip, and (b) either connect Backplane of one chip to LCD ϕ of all other chips (thus one RC provides frequency control for all chips) or connect LCD ϕ of all chips to a common driving signal. If the former is chosen, the Backplane that is tied to the LCD ϕ inputs of the other chips should **not** also be connected to the Backplanes of those chips.
6. If LCD ϕ is driven, it is in phase with the Backplane output.
7. The LCD ϕ pin can be used in two modes, driven or self-oscillating. If LCD ϕ is driven, the circuit will


sense this condition. If the LCD ϕ pin is allowed to oscillate, its frequency is determined by an external capacitor. The Backplane frequency is a divide by 32 of the LCD ϕ frequency, in the self-oscillating mode.


8. In the self-oscillating mode, the backplane frequency is approximately defined by the relationship $f_{BP}(\text{Hz}) = 0.2 + C(\text{in } \mu\text{F})$ at $V_{DD} = 5\text{V}$.
9. If the total display capacitance is greater than 100,000 pF, a decoupling capacitor of $1\mu\text{F}$ is required across the power supply (pins 1 and 36).

Pin Description

Pin #	Name	Description
1	V _{DD}	Logic and Q Output Supply Voltage
2	LOAD	Signal to Latch Data from Registers
30	BP	Backplane Drive Output
31	LCD ϕ	Backplane Drive Input
34	DATA IN	Data Input to Shift Register
35	DATA OUT	Data Output from Shift Register- primarily used in cascading
36	V _{SS}	Ground Connection
40	CLOCK	System Clock Input
3-29,		
32-33,	Q ₁ -Q ₃₂	Direct Drive Outputs
37-39		

Signal Timing Diagrams





10 BIT, HIGH VOLTAGE, HIGH CURRENT DRIVER

Features:


- Outputs Capable of 60 Volt Swings at 25mA
- Drives Up to 10 Devices
- Cascadable
- Requires Only 4 Control Lines

Applications:

- Vacuum Fluorescent Displays
- LED and Incandescent Displays
- Solenoids
- Print Head Drives
- DC and Stepping Motors
- Relays

General Description

The AMI S4534 is a high voltage, high current MOS/LSI circuit that drives a variety of output devices, usually under microprocessor control, by converting low level signals such as TTL, and CMOS to high voltage, high current drive signals. This device requires only four control lines due to its serial input construction. It latches the data to be output, or it may be used to bring data directly to the driver. The part acts as a versatile peripheral to drive displays, motors, relays and solenoids within its output limitations of a 60 volt swing and up to 50mA per drive. It is especially well suited to drive vacuum fluorescent displays due to its high voltage output capability. One circuit will drive up to 10 devices and more can be driven by cascading several drivers together.



Absolute Maximum Ratings at 25°C

V _{BB}	65V
V _{DD}	4.5 to 15V
V _{IN}	V _{SS} - .3V to V _{DD} + .3V
V _{OUT} (Logic)	V _{SS} - .3V to V _{DD} + .3V
V _{OUT} (Display)	V _{SS} - .3V to V _{BB} + .3V
Power Dissipation	1.2W
Operating Temperature	0°C to +70°C*
Storage Temperature	-65°C to +125°C

* S4534H = -40°C to +85°C

Operational Specification: 0°C ≤ T_A ≤ 70°C (unless otherwise noted)

Symbol	Parameter	Min.	Max.	Units	Test Condition
V _{IL}	Input Zero Level	-0.3	1.1	V	
V _{IH}	Input One Level	3.4 3.6	V _{DD} +0.3 V _{DD} +0.3	V V	4.75V ≤ V _{DD} < 5.25V 5.25V ≤ V _{DD} ≤ 12.0V
I _{IN}	Input Leakage Current		1.0	μA	V _{DD} =5V
V _{SL}	Signal Out Zero Level	V _{SS}	0.7	V	I _{SO} = -20μA
V _{SH}	Signal Out One Level	V _{DD} - .95 4.3	V _{DD} V _{DD}	V V	I _{SO} = 20μA, 4.75V ≤ V _{DD} < 5.25V I _{SO} = 20μA, 5.25V ≤ V _{DD} ≤ 12.0V
V _{DD}	Logic Voltage Supply	4.75	12	V	
V _{BB}	Display Voltage Supply	20	60	V	
I _{DD}	Logic Supply Current		20 30	mA mA	No Loads, V _{DD} =5V No Loads, V _{DD} =10V
I _{BB}	Display Supply Current		6	mA	No Loads, T=25°C
V _{OL}	Output Zero Level	V _{SS}	1.0	V	I _O = -20μA
V _{OH}	Output One Level	V _{BB} - 2.5	V _{BB}	V	I _O = 25mA
t _{SD}	Serial Out Prop. Delay	60	375	ns	C _L = 50pF
t _{PD}	Parallel Out Prop. Delay		5	μs	C _L = 50pF
t _W	Input Pulse Width	375		ns	
t _{SU}	Data Set-Up Time	150		ns	
t _H	Data Hold Time	40		ns	

Functional Description

Serial data present at the input is transferred to the shift register on the Logic "0" to Logic "1" transition of the clock input signal. On succeeding clock pulses, the registers shift data information towards the serial data output. The input serial data must be presented prior to the rising edge of the clock input waveform.

Information present at any register is transferred to its respective latch when the strobe signal is high (serial-to-parallel conversion). The latches will continue to accept new data as long as the strobe signal is held high.

When the output disable input is high, all of the high voltage buffers are disabled without affecting the information stored in the latches or shift register. With the output disable signal low, the high voltage outputs are controlled by the state of the latches.

At low logic supply voltages, it is possible that the serial data output (DO) may be unstable for up to 2μs, after the rising edge of the strobe (STR) or output disable (OD) inputs.

Table 1.


NUMBER OF OUTPUTS ON ($I_{OUT} = 25mA$)	MAX. ALLOWABLE DUTY CYCLE AT AMBIENT TEMPERATURE OF				
	25°C	40°C	50°C	60°C	70°C
10	100%	97%	85%	73%	62%
9	↑	100%	94%	82%	69%
8	↑	↑	100%	92%	78%
7	↑	↑	↑	100%	89%
6	↑	↑	↑	↑	100%
1	100%	100%	100%	100%	100%

Pin Description


Pin #	Name	Description
5	V _{SS}	Ground Connection
16	DO	Output of Shift Register— primarily used in cascading
13	OD	Output Disable
15	V _{BB}	Q Output Drive Voltage
4	CLK	System Clock Input
6	V _{DD}	Logic Supply Voltage
7	STR	Strobe to Latch Data from Registers
14	DI	Data Input to Shift Register
1-3,		
8-12,	Q ₁ -Q ₁₀	Direct Drive Outputs
17-18		

Signal Timing Diagrams


Data Write




Data Read



Output Inhibit





32 BIT, HIGH VOLTAGE DRIVER

Features

- High Voltage Outputs Capable of 60 Volt Swing
- Drives Up to 32 Devices
- Cascadable
- Requires Only 4 Control Lines


Applications:

- Vacuum Fluorescent Displays
- LED and Incandescent Displays
- Solenoids
- Print Head Drives
- DC and Stepping Motors
- Relays

General Description

The S4535 is a high voltage MOS/LSI circuit that drives a variety of output devices, usually under micro-processor control, by converting low level signals such as TTL, and CMOS to high voltage, high current drive signals. This device requires only four control lines due to its serial input construction. It latches the data to be output, or it may be used to bring data directly to the driver. The part acts as a versatile peripheral to drive displays, motors, relays and solenoids within its output limitations of a 60 volt swing and up to 25mA per drive. It is especially well suited to drive vacuum fluorescent displays due to its high voltage output capability. One circuit will drive up to 32 devices and more can be driven by cascading several drivers together.

CONSUMER PRODUCTS



Absolute Maximum Ratings at 25°C

V_{BB}	65V
V_{DD}	12V
V_{IN}	$V_{SS} - .3V$ to $V_{DD} + .3V$
V_{OUT} (Logic)	$V_{SS} - .3V$ to $V_{DD} + .3V$
V_{OUT} (Display)	$V_{SS} - .3V$ to $V_{BB} + .3V$
Power Dissipation	1.6W
Operating Temperature	-40°C to +85°C*
Storage Temperature	-65°C to +125°C

* Extended temperature range available. Please contact AMI for price and delivery information.

Operational Specification: 0°C ≤ T_A ≤ 70°C (unless otherwise noted)

Symbol	Parameter	Min.	Max.	Units	Test Condition
V_{IL}	Input Zero Level	-0.3	0.8	V	
V_{IH}	Input One Level	3.5	$V_{DD} + 0.3$	V	
V_{SL}	Signal Out Zero Level	V_{SS}	0.5	V	$I_{SO} = -20\mu A$
V_{SH}	Signal Out One Level	$V_{DD} - 0.5$	V_{DD}	V	$I_{SO} = 20\mu A$
V_{DD}	Logic Voltage Supply	4.5	5.5	V	
V_{BB}	Display Voltage Supply	20	60	V	
I_{DD}	Logic Supply Current		35	mA	No Loads, T = 25°C
I_{BB}	Display Supply Current		10	mA	No Loads, T = 25°C
V_{OL}	Output Zero Level	V_{SS}	1.0	V	$I_O = -20\mu A$
V_{OH}	Output One Level	$V_{BB} - 2.5$ $V_{BB} - 3.2$	V_{BB} V_{BB}	V V	$I_O = 5mA$ $I_O = 25mA$, One Output
t_{SD}	Serial Out Prop. Delay		500	ns	$C_L = 50pF$
t_{PD}	Parallel Out Prop. Delay		5	μs	$C_L = 50pF$
t_W	Input Pulse Width	500		ns	
t_{SU}	Data Set-Up Time	150		ns	
t_H	Data Hold Time	50		ns	

Functional Description

Serial data present at the input is transferred to the shift register on the Logic "0" to Logic "1" transition of the clock input signal. On succeeding clock pulses, the registers shift data information towards the serial data output. The input serial data must be presented prior to the rising edge of the clock input waveform.

Information present at any register is transferred to its respective latch when the strobe signal is high (serial-

to-parallel conversion). The latches will continue to accept new data as long as the strobe signal is held high.


When the output disable input is high, all of the high voltage buffers are disabled without affecting the information stored in the latches or shift register. With the output disable signal low, the high voltage outputs are controlled by the state of the latches.

Pin Description


Pin #	Name	Description
20	V _{SS}	Ground Connection
2	DO	Output of Shift Register—primarily used for cascading
19	OD	Output Disable
1	V _{BB}	Q Output Drive Voltage
21	CLK	System Clock Input
40	V _{DD}	Logic Supply Voltage
22	STR	Strobe to Latch Data from Registers
39	DI	Data Input to Shift Register
3-18 and 23-38	Q ₁ -Q ₃₂	Direct Drive Outputs

Signal Timing Diagrams


Data Write



Data Read



Output Inhibit





 **GOULD**

AMI Semiconductors



Memories

MEMORIES


Memory Products Selection Guide

STATIC CMOS RANDOM ACCESS MEMORIES

Part No.	Organization	Max. Access Time(ns)	Max. Active Power(mW)	Max. Standby Power(mW)	Power Supplies	Package
S6514	1024 × 4	300	39	0.14 to 1.9	+ 5V	18 Pin
S6514B	1024 × 4	200	39	0.14 to 1.9	+ 5V	18 Pin
S6514S	1024 × 4	140	39	0.14 to 1.9	+ 5V	18 Pin
S6516	2048 × 8	200	55	5.5	+ 5V	24 Pin
S6516B	2048 × 8	120	55	0.14 to 0.28	+ 5V	24 Pin

MOS READ ONLY MEMORIES

Part No.	Description	Organization	Process	Max. Access Time(ns)	Max. Active Power(mW)	Power Supplies	Package
S68A316	16,384 Bit Static ROM	2048 × 8	NMOS	350	420	+ 5V	24 Pin
S68A332	32,768 Bit Static ROM	4096 × 8	NMOS	350	368	+ 5V	24 Pin
S68B332	32,768 Bit Static ROM	4096 × 8	NMOS	250	368	+ 5V	24 Pin
S2333	32,768 Bit Static ROM	4096 × 8	NMOS	350	368	+ 5V	24 Pin
S68A364	65,536 Bit Static ROM	8192 × 8	NMOS	350	495	+ 5V	24 Pin
S68B364	65,536 Bit Static ROM	8192 × 8	NMOS	250	495	+ 5V	24 Pin
S68C364	65,536 Bit Static ROM	8192 × 8	NMOS	200	495	+ 5V	24 Pin
S2364A	65,536 Bit Static ROM	8192 × 8	NMOS	350	495	+ 5V	28 Pin
S2364B	65,536 Bit Static ROM	8192 × 8	NMOS	250	495	+ 5V	28 in
S2364C	65,536 Bit Static ROM	8192 × 8	NMOS	200	495	+ 5V	28 Pin
S6364	65,536 Bit Static ROM	8192 × 8	CMOS	250	110	- 5V	28 Pin
S23128A	131,072 Bit Static ROM	16384 × 8	NMOS	350	275	+ 5V	28 Pin
S23128B	131,072 Bit Static ROM	16384 × 8	NMOS	250	275	+ 5V	28 Pin
S23128C	131,072 Bit Static ROM	16284	NMOS	200	275	+ 5V	28 Pin
S23131	OR-Gate ROM	1634 × 8	NMOS	350	220	+ 5V	28 Pin
S23256A	262,144 Bit Static ROM	32768 × 8	NMOS	350	275	+ 5V	28 Pin
S23256B	262,144 Bit Static ROM	32768 × 8	NMOS	250	275	+ 5V	28 Pin
S23256C	262,144 Bit Static ROM	32768 × 8	NMOS	200	275	+ 5V	28 Pin
S38256A	MK38000 Compatible ROM	32768 × 8	NMOS	350	275	+ 5V	28 Pin
S38256B	MK38000 Compatible ROM	32768 × 8	NMOS	250	275	+ 5V	28 Pin
S38256C	MK38000 Compatible ROM	32768 × 8	NMOS	200	275	+ 5V	28 Pin



S6810/S68A10/S68B10

**128x8 STATIC
 READ/WRITE MEMORY**

Features


- Organized as 128 Bytes of 8 Bits
- Static Operation
- Bidirectional Three-State Data Input/Output
- Six Chip Enable Inputs (Four Active Low, Two Active High)
- Single 5 Volt Power Supply
- TTL Compatible
- Maximum Access Time
 450ns for S6810
 360ns for S68A10
 250ns for S68B10

General Description

The S6810/S68A10 and S68B10 are static 128x8 Read/Write Memories designed and organized to be compatible with the S6800/S68A00 and S68B00 Microprocessors. Interfacing to the S6810/S68A10 and S68B10 consists of an 8-bit bidirectional data bus, seven address lines, a single Read/Write control line and six chip enable lines, four negative and two positive.

For ease of use, the S6810/S68A10 and S68B10 are a totally static memory requiring no clocks or cell refresh. The S6810/S68A10 and S68B10 are fabricated with N-Channel silicon gate depletion load technology to be fully DTL/TTL compatible with only a single +5 volt power supply required.

MEMORIES



S6810/S68A10/S68B10

Absolute Maximum Ratings

Supply Voltage	- 0.3V to + 7.0V
Input Voltage	- 0.3V to + 7.0V
Operating Temperature Range	0°C to + 70°C
Storage Temperature Range	- 55°C to + 150°C

D.C. Characteristics:

($V_{CC} = +5.0V \pm 5\%$, $V_{SS} = 0$, $T_A = 0^\circ C$ to $+70^\circ C$ unless otherwise noted.)

Symbol	Parameter	Min.	Typ.	Max.	Units	Conditions
I_{IN}	Input Current (A_n , R/W, CS_n , $\overline{CS_n}$)			2.5	μA_{dc}	$V_{IN} = 0V$ to 5.25V
V_{OH}	Output High Voltage	2.4			Vdc	$I_{OH} = -205\mu A$
V_{OL}	Output Low Voltage			0.4	Vdc	$I_{OL} = 1.0mA$
I_{LO}	Output Leakage Current			10	μA_{dc}	$CS = 0.8V$ or $CS = 2.0V$, (Three State) $V_{OUT} = 0.4V$ to 2.4V
I_{CC}	Supply Current S6810 S68A10/S68B10			80 100	mAdc mAdc	$V_{CC} = 5.25V$, all other pins grounded, $T_A = 0^\circ C$

A.C. Characteristics:

Read Cycle

($V_{CC} = +5.0V \pm 5\%$, $V_{SS} = 0$, $T_A = 0^\circ C$ to $+70^\circ C$ unless otherwise noted.)


Symbol	Parameter	S6810		S68A10		S68B10		Units
		Min.	Max.	Min.	Max.	Min.	Max.	
$t_{CYC(R)}$	Read Cycle Time	450		360		250		ns
t_{acc}	Access Time		450		360		250	ns
t_{AS}	Address Setup Time	20		20		20		ns
t_{AH}	Address Hold Time	0		0		0		ns
t_{DDR}	Data Delay Time (Read)		230		220		180	ns
t_{RCS}	Read to Select Delay Time	0		0		0		ns
t_{DHA}	Data Hold from Address	10		10		10		ns
t_H	Output Hold Time	10		10		10		ns
t_{DHR}	Data Hold from Read	10	60	10	60	10	60	ns
t_{RH}	Read Hold from Chip Select	0		0		0		ns

Write Cycle

($V_{CC} = +5.0V \pm 5\%$, $V_{SS} = 0$, $T_A = 0^\circ C$ to $+70^\circ C$ unless otherwise noted.)

Symbol	Parameter	S6810		S68A10		S68B10		Units
		Min.	Max.	Min.	Max.	Min.	Max.	
$t_{cyc(W)}$	Write Cycle Time	450		360		250		ns
t_{AS}	Address Setup Time	20		20		20		ns
t_{AH}	Address Hold Time	0		0		0		ns
t_{CS}	Chip Select Pulse Width	300		250		210		ns
t_{WCS}	Write to Chip Select Delay Time	0		0		0		ns
t_{DSW}	Data Setup Time (Write)	190		80		60		ns
t_H	Input Hold Time	10		10		10		ns
t_{WH}	Write Hold Time from Chip Select	0		0		0		ns


Read Cycle Timing



▨ DON'T CARE

NOTE: CS AND CS-bar CAN BE ENABLED FOR CONSECUTIVE READ CYCLES PROVIDED R/W REMAINS AT V_{IH}.

Write Cycle Timing




▨ DON'T CARE

NOTE: CS AND CS-bar CAN BE ENABLED FOR CONSECUTIVE WRITE CYCLES PROVIDED R/W IS STROBED TO V_{IH} BEFORE OR COINCIDENT WITH THE ADDRESS CHANGE, AND REMAINS HIGH FOR TIME t_{AS}.


▨ DON'T CARE

MEMORIES

AC Test Load



*Includes Jig Capacitance



September 1984

4096 BIT (1024x4) STATIC CMOS RAM

Features

- Address Access Time—300ns Maximum
- Read and Write Cycle Time—420ns Maximum
- Low Power Operation—39mW Maximum @ 1MHz
- Low Power Standby—28_uW Maximum
- On-Chip Address Registers
- Low Voltage Data Retention—2 Volts
- TTL Compatible Inputs and Outputs
- Three-State Outputs


The S6514 is fabricated using CMOS Technology. This permits the manufacture of very high density, high performance CMOS RAMs.

General Description


The S6514 is a 4096 bit static CMOS RAM organized as 1024 words by 4 bits per word. The device offers low power and static operation from a single +5 Volt supply. All inputs and three-state outputs are TTL compatible. The common data I/O pins allow direct interface with common bus systems.

Data is latched into the on-chip Address Registers on the negative going edge of the Chip Enable signal. The data is then written into the cells on the negative going edge of Write Enable signal. The device is disabled and goes into a low power standby mode when the Chip Enable is High. Data in the memory will be maintained in this mode when V_{CC} is reduced to 2.0 Volts.

Block Diagram



Pin Configuration



Pin Names

A_0 - A_9	Address Inputs
D/Q_0 - D/Q_3	Data Inputs/Outputs
\overline{CE}	Chip Enable
WE	Write Enable

Truth Table

Mode	\overline{CE}	WE	Data Out
Read	L	H	Read Data
Write	L	L	HI-Z
Disable	H	X	HI-Z

Absolute Maximum Ratings*

Ambient Temperature Under Bias	-55°C to +125°C
Supply Voltage - V_{CC}	-0.3V to +7.0V
Input/Output Voltage Applied	-0.3V to $V_{CC} + 0.3V$
Storage Temperature - T_{stg}	-65°C to +150°C

*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device.

Electrical Characteristics: $V_{CC} = +5V \pm 10\%$, $T_A = -55^\circ\text{C}$ to $+125^\circ\text{C}$ Military (-2)
 -40°C to +85°C Industrial (-9)
 0°C to +70°C Commercial (-5)

Symbol	Parameter	S6514S-2 S6514B-2 S6514-2		S6514S-9 S6514B-9 S6514-9		S6514S-5 S6514B-5 S6514-5		Units	Conditions
		Min.	Max.	Min.	Max.	Min.	Max.		
ICCSB	Standby Supply Current		50		25		350	μA	$\overline{CE} = V_{CC} \pm 0.3V, I_O = 0$
ICCOF	Operating Supply Current		7		7		7	mA	$\overline{CE} = 1\text{MHz}, I_O = 0,$ $V_I = \text{GND or } V_{CC}$
ICCDR	Data Retention Supply Current		25		15		200	μA	$V_{CC} = 2.0V, I_O = 0,$ $\overline{CE} = V_{CC}$
VCCDR	Data Retention Supply Voltage	2		2		2		V	
II	Input Leakage Current	-1.0	1.0	-1.0	1.0	-10	10	μA	$V_I = \text{GND to } V_{CC}$
IIOZ	Input/Output Leakage Current	-1.0	1.0	-1.0	1.0	-10	10	μA	$V_{IO} = \text{GND to } V_{CC}$
VIL	Input Low Voltage	-0.3	0.8	-0.3	0.8	-0.3	0.8	V	
VIH	Input High Voltage	V_{CC} -2.0	V_{CC} +0.3	V_{CC} -2.0	V_{CC} +0.3	V_{CC} -2.0	V_{CC} +0.3	V	
VOL	Output Low Voltage		0.4		0.4		0.4	V	$I_O = 2.0\text{mA}$
VOH	Output High Voltage	2.4		2.4		2.4		V	$I_O = -1.0\text{mA}$

Capacitance: $T_A = 25^\circ\text{C}$, $f = 1\text{MHz}$. Capacitance is sampled and guaranteed.

Symbol	Parameter	Min.	Max.	Units	Conditions
C_{IN}	Input Capacitance		8	pF	GND to V_{CC}
C_{OUT}	Output Capacitance		10	pF	GND to V_{CC}

Low V_{CC} Data Retention Characteristics:


Symbol	Parameter	Min.	Max.	Units	Conditions
TEHSL	Chip Deselect to Data Retention Time	0		ns	See Low V_{CC} Data Retention Waveforms
TSHEL	Operation Recovery Time	TEHEL		ns	

Switching Characteristics: $V_{CC} = +5V \pm 10\%$, $T_A = -55^\circ\text{C}$ to $+125^\circ\text{C}$ Military (– 2)
 -40°C to $+85^\circ\text{C}$ Industrial (– 9)
 0°C to $+70^\circ\text{C}$ Commercial (– 5)

Symbol	Parameter	S6514S		S6514B		S6514		Units	Conditions
		Min.	Max.	Min.	Max.	Min.	Max.		
TELQV	Chip Enable Access Time		140		200		300	ns	See Waveforms and Test Load; Input rise and fall times $\leq 10\text{ns}$ (5ns for S6514S); Input pulse levels 0.8V to $V_{CC} - 2.0\text{V}$; All timing measured at 1.5V reference level.
TAVQV	Address Access Time		150		220		320	ns	
TWLQZ	Write Enable Output Disable Time		60		80		100	ns	
TEHQZ	Chip Enable Output Disable Time		60		80		100	ns	
TELEH	Chip Enable Pulse Negative Width	140		200		300		ns	
TEHEL	Chip Enable Pulse Positive Width	60		90		120		ns	
TAVEL	Address Setup Time	10		20		20		ns	
TELAX	Address Hold Time	30		50		50		ns	
TWLWH	Write Enable Pulse Width	140		200		300		ns	
TWLEH	Write Enable Pulse Setup Time	140		200		300		ns	
TELWH	Write Enable Pulse Hold Time	140		200		300		ns	
TDVWH	Data Setup Time	80		120		200		ns	
TWHDX	Data Hold Time	0		0		0		ns	
TWLDV	Write Data Delay Time	60		80		100		ns	
TWLEL	Early Output High-Z Time	0		0		0		ns	
TEHWH	Late Output High-Z Time	0		0		0		ns	
TELEL	Read or Write Cycle Time	200		290		420		ns	


MEMORIES

Low V_{CC} Data Retention Waveforms




1. 4.50V
2. V_{CCDR} (2V MIN)
3. VIL
4. $V_{CC} - 0.2\text{V}$

Read Cycle: $\overline{WE} = \text{HIGH}$




Write Cycle




Note: As shown in the block diagram, a write operation requires both CE and WE to be low (active). If CE rises before WE rises, all data setup and hold times must be referred to CE instead of WE.

Read Modify Write Cycle




NOTE 1: TELEL & TELEH ARE LONGER THAN THE MINIMUM GIVEN FOR READ OR WRITE CYCLE.

Test Load




Package Outlines

18-Pin Plastic



18-Pin Ceramic





February 1985



16,384 BIT (2048x8) STATIC CMOS RAM

Features

- Fast Access Time
- Low Power Standby
- Low Power Operation
- On-Chip Address Registers
- Low Voltage Data Retention - 2V
- Fully TTL Compatible Inputs
- Three-State TTL Outputs
- Standard 24 Pin Package
- EPROM and ROM Compatible Pinouts
- Military Temperature Range
- Industrial Temperature Range

General Description

The S6516 is a 16,384 bit static CMOS RAM organized as 2048 words by 8 bits. It offers low standby and operating power dissipation from a single +5V power supply. All inputs and outputs are TTL compatible. The common data I/O pins allow direct interface with common bus systems. The Output Enable function simplifies system design and facilitates memory expansion by allowing the outputs to be OR-tied to other devices. The device operates synchronously with address registers provided on-chip to allow simple interfacing to microprocessors which use a multiplexed address/data bus. The address data is latched into the registers during the high to low transition of the Chip Enable pulse.

Block Diagram

Pin Configuration

Pin Names

- A₀—A₁₀ Address Inputs
- D/Q₀—D/Q₇ Data Inputs/Outputs
- CE Chip Enable
- WE Write Enable
- OE Output Enable

Truth Table

Mode	CE	WE	OE	Data Out
Read	L	H	L	Read Data
Write	L	L	X	High-Z
Chip Disable	H	X	X	High-Z
Output Disable	L	X	H	High-Z

Absolute Maximum Ratings*

Ambient Temperature Under Bias	-55°C to +125°C
Supply Voltage— V_{CC}	-0.3V to +7.0V
Input/Output Voltage Applied	-0.3V to V_{CC} + 0.3V
Storage Temperature — T_{stg}	-65°C to +150°C

*COMMENT: Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device.

Electrical Characteristics: $V_{CC} = +5V \pm 10\%$, $T_A = -55^\circ\text{C}$ to $+125^\circ\text{C}$ Military (-2)
 -40°C to $+85^\circ\text{C}$ Industrial (-9)

Symbol	Parameter	S6516B-2 S6516-2		S6516B-9 S6516-9		Units	Conditions
		Min.	Max.	Min.	Max.		
ICCSB	Standby Supply Current		50		25	μA	$I_O = 0, V_I = \text{GND}$ or V_{CC}
ICCOP	Operating Supply Current		10		10		$\overline{CE} = 1\text{MHz}, I_O = 0, OE = V_{CC},$ $V_I = \text{GND}$ or V_{CC}
ICCDR	Data Retention Supply Current		25		15	μA	$V_{CC} = 2.0\text{V}, I_O = 0,$ $\overline{CE} = V_{CC},$ $V_I = \text{GND}$ or V_{CC}
VCCDR	Data Retention Supply Voltage	2		2		V	
II	Input Leakage Current	-1.0	1.0	-1.0	1.0	μA	$V_I = \text{GND}$ to V_{CC}
IIOZ	Input/Output Leakage Current	-1.0	1.0	-1.0	1.0	μA	$V_{IO} = \text{GND}$ to V_{CC}
VIL	Input Low Voltage	-0.3	0.8	-0.3	0.8	V	
VIH	Input High Voltage	2.4	V_{CC} +0.3	2.4	V_{CC} +0.3	V	
VOL	Output Low Voltage		0.4		0.4	V	$I_O = 3.2\text{mA}$
VOH	Output High Voltage	2.4		2.4		V	$I_O = -1.0\text{mA}$

Capacitance: $T_A = 25^\circ\text{C}$, $f = 1\text{MHz}$. Capacitance is sampled and guaranteed.

Symbol	Parameter	Min.	Max.	Units	Conditions
C_{IN}	Input Capacitance		8	pF	GND to V_{CC}
C_{OUT}	Output Capacitance		10	pF	GND to V_{CC}


Low V_{CC} Data Retention Characteristics:

Symbol	Parameter	Min.	Max.	Units	Conditions
TEHSL	Chip Deselect to Data Retention Time	0		ns	See Low V_{CC} Data Retention Waveforms
TSHEL	Operation Recovery Time	TEHEL		ns	

Switching Characteristics: $V_{CC} = +5V \pm 10\%$, $T_A = -55^\circ\text{C}$ to $+125^\circ\text{C}$ Military (-2)
 -40°C to $+85^\circ\text{C}$ Industrial (-9)


Symbol	Parameter	S6516B		S6516		Units	Conditions
		Min.	Max.	Min.	Max.		
TELQV	Chip Enable Access Time		120		200	ns	See Waveforms and Test Load; Input rise and full times $\leq 10\text{ns}$ (5ns for S6516B); Input pulse levels 0V to 3V; All timing measured at 1.5V reference level
TAVQV	Address Access Time		120		200	ns	
TWLQZ	Write Enable Output Disable Time		50		80	ns	
TEHQZ	Chip Enable Output Disable Time		50		80	ns	
TGLQV	Output Enable Output Valid Time		80		80	ns	
TGHQZ	Output Enable Output Disable Time		50		80	ns	
TELEH	Chip Enable Pulse Negative Width	120		200		ns	
TEHEL	Chip Enable Pulse Positive Width	50		80		ns	
TAVEL	Address Setup Time	0		0		ns	
TELAX	Address Hold Time	30		50		ns	
TWLWH	Write Enable Pulse Width	120		200		ns	
TWLEH	Write Enable Pulse Setup Time	120		200		ns	
TELWH	Write Enable Pulse Hold Time	120		200		ns	
TDVWH	Data Setup Time	50		80		ns	
TWHDX	Data Hold Time	10		10		ns	
TWLDV	Write Data Delay Time	50		80		ns	
TELEL	Read or Write Cycle Time	170		280		ns	

Low V_{CC} Data Retention Waveform



1. 4.50V
2. VCCDR (2V MIN)
3. VIL
4. $V_{CC} - 0.2V$

Read Cycle




Write Cycle


NOTES:

1. If OE is high during the entire write cycle, no data bus conflict can occur. If OE is low during the write cycle, TWLDV must also be met (see Read Modify Write Cycle) to avoid data bus conflict.


2. As shown in the block diagram, a write operation requires both CE and WE to be low (active). If CE rises before WE rises, all data setup and hold times must be referenced to CE instead of WE.




Read Modify Write Cycle



Test Load





ROM Application Information

ROM Application Information

All of the ROMs offered by Gould AMI are fully static, asynchronous, non-multiplexed devices. No matter what microprocessor you're using in your system, careful planning will give you the greatest flexibility in using our ever-expanding family of ROMs.

No Clocks Are Required

First, you can supply a clock to our ROMs, or not; it's your choice. A clock is **not** required by our ROMs to latch addresses, precharge internal circuitry, or perform any other function. All control lines (CE, CS, or OE) may remain in a valid read state for an indefinite period of time, during which the address inputs may be changed as desired to access various stored data.

The Address Inputs Must Be Valid for the Entire Cycle

The addresses must be held constant to a Gould AMI ROM until the output data has been placed onto the system data bus and read by the microprocessor or a peripheral device. If the microprocessor is one of several common types using a multiplexed address/data bus, the system design must incorporate latches to extract address information from this bus and supply the latched addresses to our ROM.

Flexibility on Control Line Programming

You can use the programmable control functions to your best advantage. Let's take the S6364 as an exam-


ple. If four S6364s are used in a system, pin 22 on each device could be a common OE signal for a master tristate control; pin 20 on each device could be a master powerdown control; and pins 26 and 27 could serve as 1-of-4 addressing to select which of four ROMs is active.

Another possibility would be to use all four control lines on the S6364 as higher order addresses. While the data sheet may show different labels on these pins to conform with common industry practice, all control lines on the S6364 can in reality be programmed with equal flexibility. Taking advantage of this, sixteen S6364 devices can be addressed from four control lines. These control lines can be all powerdown, all non-powerdown, or any combination. With this approach, a later system evolution to higher density ROMs means that the correct signals are already in place for both addressing and bus control.

Powerdown or Not: It's Up to You


Finally, you have the option on most of our ROMs to choose whether or not to incorporate powerdown or standby capability. The key is in the control line programming that you specify when the order is placed. Any pin specified as a Chip Enable, either high or low, can place the device into a powerdown mode as well as place all outputs in a tristate condition. In powerdown, or standby, the device draws much less current than in the active mode.

Figure 1. Example of minimum configuration for a Gould AMI ROM and a microprocessor using a non-multiplexed address bus.



ROM Application Information

Figure 2. Example of a minimum configuration for a system using a multiplexed address/data bus.



If, instead, a pin is programmed as Chip Select, that pin controls only the output mode (active or tristate); device current is relatively constant. In general, programming a control pin as Output Enable has the same results as Chip Select. All Gould AMI ROMs which provide powerdown capability allow you to choose your own combination of CE, CS, and OE. For example, the S23128 can be programmed with three CE functions, or one CE and two CS, etc.

When you are making a decision between CE and CS (or OE) programming, note that standby current is not the only difference in the two options. Because of the differences in internal circuitry being controlled, a CE pin has relatively long access time, perhaps 250ns, compared to a CS (or OE) pin, perhaps 80ns. Therefore, system timing requirements must be evaluated when weighing the relative merits of programming for powerdown.

Another item to consider is printed circuit (PC) board layout. A powerdown device has a noticeable change in power supply current when it is switched into the active mode. Careful PC board layout and power supply decoupling will prevent the introduction of noise into your system. This noise is due to the interaction of the change in current and the inherent inductance of PC board wiring traces.

Note that a device which is switched to the active region by a CS pin will not exhibit this change in power supply current. A device which is simply in an output

tristate mode and not in powerdown shows little difference in current compared to the active mode.

Control Line Options

Gould AMI ROMs offer you the choice of active level on the control lines. Most of our ROMs offer a choice of control line functions as well. The possible functions and active level for each pin are shown below (a "bar" above the function name means active low).

CE Function = power down

CS Function = non power down, tristate output control only

OE Function = tristate output control only

DC = don't care (Control pins programmed as DC have no effect on either the powerdown mode or tristate control but are still connected to input protection diodes.)

16K-24 Pin S68A316

Pins 21-CS3, $\overline{CS3}$, DC
20-CS1, $\overline{CS1}$, DC
18-CS2, $\overline{CS2}$, DC

32K-24 Pin S68A332/S68B332

Pins 21-CS3, $\overline{CS2}$, DC
20-CS1, $\overline{CS1}$, DC

32K-24 Pin S2333

Pins 20-CS1, $\overline{CS1}$, DC
18-CS2, $\overline{CS2}$, DC

ROM Application Information

64K-24 Pin S68A364/S68B364/S68C364

Pin 20-CS, \overline{CS} , CE, \overline{CE} , DC

64K-28 Pin S2364A/S2364B/S2364C

Pins 27-CS2, $\overline{CS2}$, CE2, $\overline{CE2}$, DC

26-CS3, $\overline{CS3}$, CE3, $\overline{CE3}$, DC

22-OE, \overline{OE} , DC

20-CS1, $\overline{CS1}$, CE1, $\overline{CE1}$, DC

64K-28 Pin S6364 CMOS

Pins 27-CS2, $\overline{CS2}$, CE2, $\overline{CE2}$, DC

26-CS3, $\overline{CS3}$, CE3, $\overline{CE3}$, DC

22-OE, \overline{OE} , CE, \overline{CE} , DC

20-CS1, $\overline{CS1}$, CE1, $\overline{CE1}$, DC

128K-28 Pin S23128A/S23128B/S23128C

Pins 27-CS2, $\overline{CS2}$, CE2, $\overline{CE2}$, DC

22-OE, \overline{OE} , CE, \overline{CE} , DC

20-CS1, $\overline{CS1}$, CE1, $\overline{CE1}$, DC

256K-28 Pin S23256A/S23256B/S23256C

Pins 22-OE, \overline{OE} , CE, \overline{CE} , DC

20-CS, \overline{CS} , CE, \overline{CE} , DC

ROM Ordering Simplified

The following information should be included in the purchase order when ROM devices are being ordered:

- Part number
- Number of ROM patterns
- Quantity of prototypes for each pattern (if any)
- Total quantity of each pattern
- Pricing and delivery (quotes can be obtained from any Gould AMI sales office)
- Package type (plastic or ceramic)
- Special marking (if required)

Customer Requirements

Upon your approval of the returned EPROM and receipt of your purchase order by Gould AMI, masks are generated for production. Prototypes can be furnished to you upon request. Depending upon the volume required, production shipments are made within four to six weeks after code approval and receipt of the purchase order. Under the Gould AMI corporate policy, if at any time you wish to cancel your code, you are liable for all work in process (WIP). For additional information on cancellation charges, please contact your local Gould AMI sales office.

ROM Minimum Order Quantity


Capacity	Part No.	Architecture	Units/Pattern
16K	S68A316	2Kx8	1000
32K	S68A332/S68B332	4Kx8	1000
32K	S2333	4Kx8	1000
64K	S68A364/S68B364/S68C364	8Kx8	1000
64K	S2364A/B/C	8Kx8	1000
64K	S6364	8Kx8	1000
128K	S23128A/B/C	16Kx8	1000
128K	S36128	16Kx8	1000
256K	S23256A/B/C	32Kx8	500

ROM Application Information

ROM Package Marking

Unless otherwise specified, Gould AMI ROMs are marked with a C number (the letter C followed by a 5 digit number) and a date code. This C number identifies both the device type and the specific pattern. This C number will be used on all Gould AMI documents concerning the ROM.

A ROM can also be marked with a number supplied by the customer. A single number of up to 10 alpha numeric characters can be marked on the device without extra charge. Other customer markings are possible, but must be approved before the order is entered.



ROM Code Data

Gould AMI's preferred method of receiving ROM CODE DATA is in EPROM. Two EPROMs should be submitted. One is programmed to the desired code and the other is blank. Gould AMI will read the programmed EPROM, transfer this data to diskette and then program the blank EPROM from the stored information. This procedure guarantees that the EPROM has been properly entered into the Gould AMI computer system. The Gould AMI programmed EPROM is returned to the customer for verification of the ROM program. Unless otherwise requested, Gould AMI will not proceed until the customer verifies the program in the returned EPROM.

EPROM Requirements

The following EPROMs should be used for submitting ROM Code Data:

ROM		EPROM	
		PREFERRED	OPTIONAL
S68A316	2K × 8	2716/2516	2-2708
S68332	4K × 8	2532	2-2716/2516
S2333	4K × 8	2732	2-2716/2516
S68364	8K × 8	68764	2-2532
S2364	8K × 8	2764	2-2732
S6364	8K × 8	2764	2-2732
S23128	16K × 8	27128	2-2764
S36128	16K × 8	27128	2-2764
S23256	32K × 8	27256	2-27128

If two EPROM's are used to specify one ROM pattern, (i.e., 2 16K EPROMs for one 32K ROM), two blank EPROMs must be submitted. In this instance, the programmed EPROMs must clearly state which of the two EPROMs is for lower and upper address locations in the ROM. The preferred method is to mark each EPROM with the ROM address (in Hex) where the EPROM data is to be located.

Example: Two 2716 EPROMs for S68332 ROM

Marking: EPROM # 1 000-7FF
EPROM # 2 800-FFF

Pattern Data From ROMs

If a customer has ROMs produced by another supplier, these ROMs can be submitted for ROM pattern data instead of EPROMs. Obviously, these ROMs must be pin compatible with the Gould AMI device. The programmable chip selects must be defined. (NOTE: In some cases a competitor's ROM may have a chip select or enable that is not customer defined. However, if this pin is customer defined for the Gould AMI ROM, the required active logic level for this input must be specified.)

Optional Method of Supplying ROM Code Data

If an EPROM or ROM cannot be supplied, the following other methods are acceptable.

- 9 Track NRZ Magnetic Tape (2 each) odd parity, 800 BP1
- Paper Tape (Gould AMI Hex format)
- Card Deck (Gould AMI Hex format)

ROM Application Information

The Gould AMI Hex format is described below. With its built-in address space mapping and error checking, this format is produced by the Gould AMI Assembler.

Position	Description
1	Start of record (Letter S)
2	Type of record 0—Header record (comments) 1—Data record 9—End of file record
3, 4	Byte Count Since each data byte is represented as two hex characters, the byte count must be multiplied by two to get the number of characters to the end of the record. (This includes checksum and address data.) Records may be of any length defined in each record by the byte count.
5, 6, 7, 8	Address Value The memory location where the first data byte of this record is to be stored. Addresses should be in ascending order.
9, ..., N	Data Each data byte is represented by two hex characters. Most significant character first.
N + 1, N + 2	Checksum The one's complement of the additive summation (without carry) of the data bytes, the address, and the byte count.

Example:

S 1 1 3 0 0 0 0 4 9 E 9 F 1 0 3 2 0 F 0 4 9 3 1 3 9 F 7 2 0 0 0 F 5 E 0 F 0 0 1 2 6
S 9 0 3 0 0 0 0 F C

START OF RECORD	TYPE OF RECORD	BYTE COUNT (HEX)	START ADDRESS	DATA	CHECK SUM
S	1	3	0000	49E9F10320F0493139F72000F5E0F00126	26

Paper tape format is the same as the card format above except:

- The record should be a maximum of 80 characters.
- Carriage return and line feed after each record followed by another record.
- There should NOT be any extra line feed between records at all.
- After the last record, four (4) \$\$\$ (dollar) signs should be punched with carriage return and line feed indicating end of file.

Other Programming Requirements

Depending upon the ROM required, the customer must define the correct pinout options. Programmable pins are either chip enable (CE) high or low, chip select (CS) high or low, don't care (DC), or output enable (OE) high or low. If a device pin is designated with a CE function, that pin can put the device into a powerdown condition. If a CS or OE function is used for a pin, that pin cannot control powerdown for the device. If a device has all control pins designated with CS or OE functions, it is a non-powerdown device.


If a drawing of the customer's pin configuration is available, it should be provided at the time of EPROM conversion along with any special package marking requirements.

Customer Access Time Requirements

As a further guarantee that the correct Gould AMI device type has been specified, the following switching characteristics need to be defined by the customer when the order is placed.

- TAA (Address Access Time)
- TACE (Chip Enable Access Time)
- TACS (Chip Select Access Time)

Information on TACE and TACS for Gould AMI ROMs can be obtained from the MOS Products catalog, individual product data sheets, or any Gould AMI sales office.



16,384 BIT (2048 X 8) STATIC NMOS ROM

Features


- Fast Address Access Time:
S68A316 - 350ns Max.
- EPROM Pin Compatible
- Fully Static Operation
- Three Programmable Chip Selects
- TTL Compatible Inputs
- Three-State TTL Compatible Outputs
- Late Mask Programmable

General Description

The Gould AMI S68316 family of 16,384 bit mask programmable Read-Only-Memories organized as 2048 words by 8 bits offers fully static operation with a single +5V power supply. The device is fully TTL compatible on all inputs and three-state outputs. The three chip selects are mask programmable, the active level is specified by the user. The three-state outputs facilitate memory expansion by allowing the outputs to be OR-tied to other devices.

The devices are fabricated using Gould AMI's N-Channel MOS technology. This permits the manufacture of very high density, high performance mask programmable ROMs.

MEMORIES



Absolute Maximum Ratings*

Ambient Temperature Under Bias	-10°C to 80°C
Storage Temperature	65°C to 150°C
Output or Supply Voltage	0.5V to 7V
Input Voltage	0.5V to 5.5V
Power Dissipation	1W

*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may effect device reliability.

D.C. Characteristics: $V_{CC} = +5V \pm 5\%$; $T_A = 0^\circ\text{C}$ to 70°C

Symbol	Parameter	Min.	Typ.	Max.	Units	Conditions
V_{OL}	Output LOW Voltage			0.4	V	$I_{OL} = 3.2\text{mA}$
V_{OH}	Output HIGH Voltage	2.4			V	$I_{OH} = -220\mu\text{A}$
V_{IL}	Input LOW Voltage	-0.5		0.8	V	
V_{IH}	Input HIGH Voltage	2.0		V_{CC}	V	
I_{LI}	Input Leakage Current			10	μA	$V_{IN} = 0$ to V_{CC}
I_{LO}	Output Leakage Current			10	μA	$V_{OUT} = 0.4\text{V}$ to V_{CC} Chip Deselected
I_{CC}	Power Supply Current	S68A316		80	mA	

Capacitance: $f = 1.0\text{MHz}$; $T_A = 25^\circ\text{C}$

Symbol	Parameter	Min.	Typ.	Max.	Units	Conditions
C_{IN}	Input Capacitance			7.5	pF	$V_{IN} = 0\text{V}$
C_{OUT}	Output Capacitance			10	pF	$V_{OUT} = 0\text{V}$

A.C. Characteristics: $V_{CC} = +5V \pm 5\%$; $T_A = 0^\circ\text{C}$ to $+70^\circ\text{C}$

Symbol	Parameter	Min.	Typ.	Max.	Units	Conditions
t_{AA}	Address Access Time	S68A316		350	ns	See A.C. Test Conditions and Waveforms
t_{ACS}	Chip Select Access Time	S68A316		120	ns	
t_{OFF}	Chip Deselect Time	S68A316		120	ns	


NOTES:

1. Only positive logic formats for CS_1 — CS_3 are accepted. 1 = V_{HIGH} ; 0 = V_{LOW}
2. A "0" indicates the chip is enabled by a logic 0.
A "1" indicates the chip is enabled by a logic 1.

A.C. Test Conditions

Input Pulse Levels	0.8V to 2.0V
Input Timing Level	0.8V and 2.0V
Output Timing Levels	0.4V and 2.4V
Output Load	1 TTL Load and 100pF

Waveforms



ROM Code Data

Gould AMI's preferred method of receiving ROM CODE DATA is in EPROM. Two EPROMs should be submitted. One is programmed to the desired code and the other is blank. Gould AMI will read the programmed EPROM, transfer this data to disk and then program the blank EPROM from the stored information. This procedure guarantees that the EPROM has been properly entered into the Gould AMI computer system. The Gould AMI programmed EPROM is returned to the customer for verification of the ROM program. Unless otherwise requested Gould AMI will not proceed until the customer verifies the program in the returned EPROM.

EPROM Requirements

The following EPROMs should be used for submitted ROM Code Data:

PREFERRED 2716; Optional (2) 2708

If two EPROMs are used to specify one ROM pattern, two blank EPROMs must be submitted. In this instance, the programmed EPROMs must clearly state which of the two EPROMs is for lower and upper

address locations in the ROW. The preferred method is to mark the EPROM with the ROM address (in Hex) where the EPROM data is to be located.

Pattern Data from ROMS

If a customer has ROMs produced by another supplier, these ROMs can be submitted for ROM pattern data instead of EPROMs. Obviously, these ROMs must be pin compatible with the Gould AMI device. The programmable chip selects must be defined. (NOTE: In some cases a competitors ROM may have a chip select or enable that is not customer defined. However, if this pin is customer defined for the Gould AMI ROM, the required active logic level for this input must be specified.)

Optional Method of Supply ROM Data*

If an EPROM or ROM cannot be supplied the following, other methods are acceptable.

- 9 Track NRZ Magnetic Tape
- Paper Tape
- Card Deck

* Consult Gould AMI sales office for format.



March 1984

**32,768 BIT (4096X8)
STATIC NMOS ROM**

Features


- Fast Access Time:
S68A332: 350ns Maximum
- Fully Static Operation
- Single +5V ±5% Power Supply
- Directly TTL Compatible Inputs
- Three-State TTL Compatible Outputs
- Two Programmable Chip Selects
- EPROM Pin Compatible—2532
- Extended Temperature Range Available

General Description

The Gould AMI S68332 is a 32,768 bit static mask programmable NMOS ROM organized as 4096 words by 8 bits. The device is fully TTL compatible on all inputs and outputs and has a single +5V power supply. The three state outputs facilitate memory expansion by allowing the outputs to be OR-tied to other devices.

The S68332 is pin compatible with UV EPROMs making system development much easier and more cost effective. It is fully static, requiring no clocks for operation. The two chip selects are mask programmable, the active level for each being specified by the user.

The S68332 is fabricated using Gould AMI's N-Channel MOS technology. This permits the manufacture of very high density, high performance mask programmable ROMs.



Absolute Maximum Ratings*

Ambient Temperature Under Bias— T_A (Standard Part)	0°C to +70°C
(Industrial temp part)	-40°C to +85°C
Storage Temperature	-65°C to 150°C
Output or Supply Voltages	-0.5V to 7V
Input Voltages	-0.5V to 7V
Power Dissipation	1W

COMMENT: Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may effect device reliability.

D.C. Characteristics: $V_{CC} = +5V \pm 5\%$, $T_A = 0^\circ\text{C}$ to 70°C (Standard part);
 -40°C to +85°C (Industrial temp part)


Symbol	Parameter	Min.	Typ.	Max.	Units	Conditions
V_{OL}	Output LOW Voltage			0.4	V	$I_{OL} = 3.2\text{mA}$
V_{OH}	Output HIGH Voltage	2.4			V	$I_{OH} = -220\mu\text{A}$
V_{IL}	Input LOW Voltage	-0.5		0.8	V	
V_{IH}	Input HIGH Voltage	2.0		V_{CC}	V	
I_{LI}	Input Leakage Current			10	μA	$V_{IN} = 0\text{V}$ to V_{CC}
I_{LO}	Output Leakage Current			10	μA	$V_O = 0.4\text{V}$ to V_{CC} Chip Deselected
I_{CC}	Power Supply Current			70	mA	

Capacitance: $T_A = 25^\circ\text{C}$, $f = 1.0\text{MHz}$


Symbol	Parameter	Min.	Typ.	Max.	Units	Conditions
C_{IN}	Input Capacitance			7	pF	$V_{IN} = 0\text{V}$
C_{OUT}	Output Capacitance			10	pF	$V_{OUT} = 0\text{V}$

A.C. Characteristics: $V_{CC} = +5V \pm 5\%$, $T_A = 0^\circ\text{C}$ to 70°C (Standard part);
 -40°C to +85°C (Industrial temp part)

Symbol	Parameter	Min.	Typ.	Max.	Units	Conditions
t_{AA}	Address Access Time	S68A332		350	ns	See A. C. Test Conditions
t_{ACS}	Chip Select Access Time	S68A332		150	ns	Waveforms
t_{OFF}	Chip Deselect Time	S68A332		150	ns	

Waveforms

Propagation From Chip Select



Propagation From Address

A.C. Test Conditions

Input Pulse Levels	0.8V and 2.0V
Input Rise and Fall Times	≤20ns
Input Timing Level	1.5V
Output Timing Levels	0.4V and 2.4V
Output Load	1 TTL Load and 100pF


Custom Programming

The preferred method of pattern submission is the Gould AMI Hex format as described below, with its built-in address space mapping and error checking. This is the format produced by the Gould AMI Assembler. The format is as follows and may be on paper tape, punched cards or other media readable by Gould AMI.

Position	Description
1	Start of record (Letter S)
2	Type of record 0 — Header record (comments) 1 — Data record 9 — End of file record
3, 4	Byte Count Since each data byte is represented as two hex characters, the byte count must be multiplied by two to get the number of characters to the end of the record. (This includes checksum and address data.) Records may be of any length defined in each record by the byte count.
5, 6, 7, 8	Address Value The memory location where the first data byte of this record is to be stored. Addresses should be in ascending order.
9, . . . , N	Data Each data byte is represented by two hex characters. Most significant character first.
N + 1, N + 2	Checksum The one's complement of the additive summation (without carry) of the data bytes, the address, and the byte count.

Example:

```
S 1 1 3 0 0 0 0 4 9 E 9 F 1 0 3 2 0 F 0 4 9 3 3 9 F 7 2 0 0 0 F 5 E 0 F 0 0 1 2 6
S 9 0 3 0 0 0 0 F C
```



NOTES:

1. Only positive logic formats for CS₁ and CS₂ are accepted. 1 = V_{HIGH}; 0 = V_{LOW}
2. A "0" indicates the chip is enabled by a logic 0.
A "1" indicates the chip is enabled by a logic 1.
3. Paper tape format is the same as the card format above except:
 - a. The record should be a maximum of 80 characters.
 - b. Carriage return and line feed after each record followed by another record.
 - c. There should NOT be any extra line feed between records at all.
 - d. After the last record, four (4) \$\$\$ (dollar) signs should be punched with carriage return and line feed indicating end of file.



32,768 BIT (4096x8) STATIC NMOS ROM

Features


- Fast Access Time: 350ns Maximum
- Fully Static Operation
- Single +5V ±5% Power Supply
- Directly TTL Compatible Inputs
- Three-State TTL Compatible Outputs
- Two Programmable Chip Selects
- EPROM Pin Compatible (2732)
- Extended Temperature Range Available

General Description

The Gould AMI S2333 is a 32,768 bit static mask programmable NMOS ROM organized as 4096 words by 8 bits. The device is fully TTL compatible on all inputs and outputs and has a single +5V power supply. The three state outputs facilitate memory expansion by allowing the outputs to be OR-tied to other devices.

The S2333 is pin compatible with UV EPROMs making system development much easier and more cost effective. The fully static S2333 requires no clocks for operation. The two chip selects are mask programmable with the active level for each being specified by the user.

The S2333 is fabricated using Gould AMI's N-Channel MOS technology. This permits the manufacture of very high density, high performance mask programmable ROMs.



MEMORIES

Absolute Maximum Ratings*

Ambient Temperature Under Bias— T_A (Standard Part)	0°C to +70°C
(Industrial temp part)	-40°C to +85°C
Storage Temperature	-65°C to 150°C
Output or Supply Voltages	-0.5V to 7V
Input Voltages	-0.5V to 7V
Power Dissipation	1W

*COMMENT: Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may effect device reliability.

D.C. Characteristics: $V_{CC} = +5V \pm 5\%$, $T_A = 0^\circ C$ to $70^\circ C$ (Standard part); $-40^\circ C$ to $+85^\circ C$ (Industrial temp part)


Symbol	Parameter	Min.	Typ.	Max.	Units	Conditions
V_{OL}	Output LOW Voltage			0.4	V	$I_{OL} = 3.2mA$
V_{OH}	Output HIGH Voltage	2.4			V	$I_{OH} = -220\mu A$
V_{IL}	Input LOW Voltage	-0.5		0.8	V	
V_{IH}	Input HIGH Voltage	2.0		V_{CC}	V	
I_{LI}	Input Leakage Current			10	μA	$V_{IN} = 0V$ to V_{CC}
I_{LO}	Output Leakage Current			10	μA	$V_O = 0.4V$ to V_{CC} Chip Deselected
I_{CC}	Power Supply Current			70	mA	

Capacitance: $T_A = 25^\circ C$, $f = 1.0MHz$

Symbol	Parameter	Min.	Typ.	Max.	Units	Conditions
C_{IN}	Input Capacitance			7	pF	$V_{IN} = 0V$
C_{OUT}	Output Capacitance			10	pF	$V_{OUT} = 0V$

A.C. Characteristics: $V_{CC} = +5V \pm 5\%$, $T_A = 0^\circ C$ to $70^\circ C$ (Standard part); $-40^\circ C$ to $+85^\circ C$ (Industrial temp part)

Symbol	Parameter	Min.	Typ.	Max.	Units	Conditions
t_{AA}	Address Access Time			350	ns	See A.C. Test Conditions and Waveform
t_{ACS}	Chip Select Access Time			120	ns	
t_{OFF}	Chip Deselect Time			120	ns	



A.C. Test Conditions

Input Pulse Levels	0.8V and 2.0V
Input Rise and Fall Times	≤20ns
Input Timing Level	1.5V
Output Timing Levels	0.4V and 2.4V
Output Load	1 TTL Load and 100pF

ROM Code Data

Gould AMI's preferred method of receiving ROM CODE DATA is in EPROM. Two EPROMs should be submitted. One is programmed to the desired code and the other is blank. Gould AMI will read the programmed EPROM, transfer this data to disk and then program the blank EPROM from the stored information. This procedure guarantees that the EPROM has been properly entered into the Gould AMI computer system. The Gould AMI programmed EPROM is returned to the customer for verification of the ROM program. Unless otherwise requested Gould AMI will not proceed until the customer verifies the program in the returned EPROM.

EPROM Requirements

The following EPROMs should be used for submitted ROM Code Data:

PREFERRED 1-2732; Optional 2-2716

If two EPROMs are used to specify one ROM pattern, two blank EPROMs must be submitted. In this instance, the programmed EPROMs must clearly state which of the two EPROMs is for lower and upper

address locations in the ROW. The preferred method is to mark the EPROM with the ROM address (in Hex) where the EPROM data is to be located.

Pattern Data from ROMS


If a customer has ROMs produced by another supplier, these ROMs can be submitted for ROM pattern data instead of EPROMs. Obviously, these ROMs must be pin compatible with the Gould AMI device. The programmable chip selects must be defined. (NOTE: In some cases a competitors ROM may have a chip select or enable that is not customer defined. However, if this pin is customer defined for the Gould AMI ROM, the required active logic level for this input must be specified.)

Optional Method of Supply ROM Data*

If an EPROM or ROM cannot be supplied the following, other methods are acceptable.

- 9 Track NRZ Magnetic Tape
- Paper Tape
- Card Deck

* Consult Gould AMI sales office for format.



S68A364/S68B364

65,536 BIT (8192x8) STATIC NMOS ROM

Features


- Fast Access Time: S68A364-350ns Maximum
S58B364-250ns Maximum
- Low Standby Power: 85mW Maximum
- Late Mask Programmable
- Fully Static Operation
- Single +5V ± 10% Power Supply
- Directly TTL Compatible Inputs
- Three-State TTL Compatible Outputs
- Programmable Chip Enable

General Description

The Gould AMI S68364 family are 65,536 bit static mask programmable NMOS ROMs organized as 8192 words by 8 bits. The devices are fully TTL compatible on all inputs and outputs and have a single +5V power supply. The three-state outputs facilitate memory expansion by allowing the outputs to be OR-tied to other devices.

The devices are fully static, requiring no clocks for operation. The chip enable is mask programmable, the active level being specified by the user. When not enabled, power supply current is reduced to a maximum of 15mA.

The S68364 family of devices are fabricated using Gould AMI's NMOS ROM technology. This permits the mask programmable ROMs.



S68A364/S68B364

Absolute Maximum Ratings*

Ambient Temperature Under Bias	- 10°C to + 80°C
Storage Temperature	- 65°C to + 150°C
Output or Supply Voltages	- 0.5V to 7V
Input Voltages	- 0.5V to 7V
Power Dissipation	1W

*COMMENT: Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may effect device reliability.

Electrical Characteristics: $V_{CC} = +5V \pm 10\%$, $T_A = 0^\circ C$ to $+70^\circ C$

Symbol	Parameter	Min.	Typ.	Max.	Units	Conditions
V_{OL}	Output LOW Voltage			0.4	V	$I_{OL} = 3.2mA$
V_{OH}	Output HIGH Voltage	2.4			V	$I_{OH} = -220\mu A$
V_{IL}	Input LOW Voltage	-0.5		0.8	V	
V_{IH}	Input HIGH Voltage	2.0		V_{CC}	V	
$ I_{LI} $	Input Leakage Current			10	mA	$V_{IN} = 0V$ to V_{CC}
$ I_{LO} $	Output Leakage Current			10	mA	$V_O = 0.4V$ to V_{CC} Chip Deselected
I_{CC}	Power Supply Current S68A364 S68B364			90	mA	See Note #3
				90	mA	
I_{SB}	Power Supply Current			15	mA	Chip Deselected (See Note#4)

Capacitance: $T_A = 25^\circ C$, $f = 1.0MHz$ (See Note #4)

Symbol	Parameter	Min.	Typ.	Max.	Units	Conditions
C_{IN}	Input Capacitance			7	pF	$V_{IN} = 0V$
C_{OUT}	Output Capacitance			10	pF	$V_{OUT} = 0V$



Switching Characteristics: $V_{CC} = +5V \pm 10\%$, $T_A = 0^\circ C$ to $+70^\circ C$

Symbol	Parameter		Min.	Typ.	Max.	Units	Conditions
t_{AA}	Address Access Time	S68A364			350	ns	See Waveforms and Test Load
		S68B364			250	ns	
t_{ACE}	Chip Enable Access Time	S68A364			350	ns	
		S68B364			250	ns	
t_{ACS}	Chip Select Access Time	S68A364			150	ns	
		S68B364			120	ns	
t_{OFF}	Chip Deselect Time	S68A364			200	ns	See Note #5
		S68B364			100	ns	

NOTES:

1. Only positive logic formats for CE/CE are accepted. 1 = V_{HIGH} ; 0 = V_{LOW}
2. A "0" indicates the chip is enabled by a logic 0; A "1" indicates the chip is enabled by a logic 1.
3. Power Test: $V_{CC} = V_{CC}$ Max; CS/CE = active Output loads disconnected; Address pin inputs all held at V_{IL}
4. Standby Power Conditions: Same as active except CE = Deselect Level at V_i
5. Guaranteed by design.

MEMORIES

Test Load**Waveforms****ROM Code Data**

Gould AMI's preferred method of receiving ROM CODE DATA is in EPROM. Two EPROMs should be submitted. One is programmed to the desired code and the other is blank. Gould AMI will read the programmed EPROM, transfer this data to disk and then program the blank EPROM from the stored information. This procedure guarantees that the EPROM has been properly entered into the Gould AMI computer system. The Gould AMI programmed EPROM is returned to the customer for verification of the ROM program. Unless otherwise requested Gould AMI will not proceed until the customer verifies the program in the returned EPROM.

EPROM Requirements

The following EPROMs should be used for submitted ROM Code Data:

PREFERRED 68A764

If two EPROMs are used to specify one ROM pattern, two blank EPROMs must be submitted. In this instance, the programmed EPROMs must clearly state which of the two EPROMs is for lower and upper

address locations in the ROM. The preferred method is to mark the EPROM with the ROM address (in Hex) where the EPROM data is to be located.

Pattern Data from ROMS

If a customer has ROMs produced by another supplier, these ROMs can be submitted for ROM pattern data instead of EPROMs. Obviously, these ROMs must be pin compatible with the Gould AMI device. The programmable chip selects must be defined. (NOTE: In some cases a competitor's ROM may have a chip select or enable that is not customer defined. However, if this pin is customer defined for the Gould AMI ROM, the required active logic level for this input must be specified.)

Optional Method of Supply ROM Data*

If an EPROM or ROM cannot be supplied the following, other methods are acceptable.

- 9 Track NRZ Magnetic Tape
- Paper Tape
- Card Deck

* Consult Gould AMI sales office for format.

Absolute Maximum Ratings*

Ambient Temperature Under Bias	-0°C to +70°C
Storage Temperature	-65°C to +150°C
Voltage on Any Pin With Respect to Ground	-0.5V to 7V
Input Voltages	-0.5V to 7V
Power Dissipation	1W

*COMMENT: Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may effect device reliability.

Electrical Characteristics: $V_{CC} = +5V \pm 10\%$, $T_A = 0^\circ\text{C}$ to 70°C

Symbol	Parameter	Min.	Typ.	Max.	Units	Conditions
V_{OL}	Output LOW Voltage			0.4	V	$I_{OL} = 3.2\text{mA}$
V_{OH}	Output HIGH Voltage	2.4			V	$I_{OH} = -220\mu\text{A}$
V_{IL}	Input LOW Voltage	-0.5		0.8	V	
V_{IH}	Input HIGH Voltage	2.0		V_{CC}	V	
$ I_{LI} $	Input Leakage Current			10	μA	$V_{IN} = 0\text{V}$ to 5.5V
$ I_{LO} $	Output Leakage Current			10	μA	$V_O = 0.4\text{V}$ to V_{CC} Chip Deselected
I_{CC}	Power Supply Current—Active			90	mA	See Note #1
I_{SB}	Power Supply Current—Standby			15	mA	See Note #2


Capacitance: $T_A = 25^\circ\text{C}$, $f = 1.0\text{MHz}$ (See Note #3)

Symbol	Parameter	Min.	Typ.	Max.	Units	Conditions
C_{IN}	Input Capacitance			7	pF	$V_{IN} = 0\text{V}$
C_{OUT}	Output Capacitance			10	pF	$V_{OUT} = 0\text{V}$


Switching Characteristics: $V_{CC} = +5V \pm 10\%$, $T_A = 0^\circ\text{C}$ to 70°C

Symbol	Parameter	Min.	Typ.	Max.	Units	Conditions
t_{AA}	Address Access Time	S2364A S2364B		350 250	ns	See Waveforms and Testload
t_{ACE}	Chip Enable Access Time	S2364A S2364B		350 250	ns	
t_{ACS}	Chip Select Access Time	S2364A S2364B		120 120	ns	
t_{OEA}	Output Enable Access Time	S2364A S2364B		100 100	ns	
t_{CE0}	Disable Time From Chip Enable	S2364A S2364B		200 80	ns	See Note #3
t_{OE0}	Disable Time From Output Enable	S2364A S2364B		100 80	ns	
t_{OFF}	Chip Deselect Time	S2364A S2364B		120 80	ns	See Note #3
t_{OH}	Output Hold Time	S2364A S2364B	10 0		ns	

Test Load



Waveforms



ROM Code Data

Gould AMI's preferred method of receiving ROM CODE DATA is in EPROM. Two EPROMs should be submitted. One is programmed to the desired code and the other is blank. Gould AMI will read the programmed EPROM, transfer this data to disk and then program the blank EPROM from the stored information. This procedure guarantees that the EPROM has been properly entered into the Gould AMI computer system. The Gould AMI programmed EPROM is returned to the customer for verification of the ROM program. Unless otherwise requested Gould AMI will not proceed until the customer verifies the program in the returned EPROM.

EPROM Requirements

The following EPROMs should be used for submitted ROM Code Data:

PREFERRED 1-2764; Optional 2-2732

If two EPROMs are used to specify one ROM pattern, two blank EPROMs must be submitted. In this instance, the programmed EPROMs must clearly state which of the two EPROMs is for lower and upper

Notes:

- Active Power Conditions: $V_{CC} = V_{CC}$ Max, CE/CS = Active Level @ V_i , Address Pins = V_{IL} , Output Load Disconnected

address locations in the ROM. The preferred method is to mark the EPROM with the ROM address (in Hex) where the EPROM data is to be located.

Pattern Data from ROMS

If a customer has ROMs produced by another supplier, these ROMs can be submitted for ROM pattern data instead of EPROMs. Obviously, these ROMs must be pin compatible with the Gould AMI device. The programmable chip selects must be defined. (NOTE: In some cases a competitors ROM may have a chip select or enable that is not customer defined. However, if this pin is customer defined for the Gould AMI ROM, the required active logic level for this input must be specified.)

Optional Method of Supply ROM Data*

If an EPROM or ROM cannot be supplied the following, other methods are acceptable.


- 9 Track NRZ Magnetic Tape
- Paper Tape
- Card Deck

* Consult Gould AMI sales office for format.


- Standby Power Conditions: Same as active except CE = Deselect Level @ V_i
- Guaranteed by Design

Package Outlines

28-Pin Plastic



28-Pin Ceramic




Truth Table: (For simplicity, all control functions in the Truth Table are defined as active high.)

CS/CE1	CS/CE2	CS/CE3	OE/OE	OUTPUTS	POWER
CE1	X	X	X	HI-Z	STANDBY
X	CE2	X	X	HI-Z	STANDBY
X	X	CE3	X	HI-Z	STANDBY
CS1	CS/CE2	CS/CE3	X	HI-Z	ACTIVE
CS/CE1	CS2	CS/CE3	X	HI-Z	ACTIVE
CS/CE1	CS/CE2	CS3	X	HI-Z	ACTIVE
CS/CE1	CS/CE2	CS/CE3	OE/OE	HI-Z	ACTIVE
CS/CE1	CS/CE2	CS/CE3	OE/OE	DATA OUT	ACTIVE

Pins	Control Functions Available
27	CS2, CS2, CE2, CE2, DC
26	CS3, CS3, CE3, CE3, DC
22	OE, OE, DC
20	CS1, CS1, CE1, CE1, DC

The user decides between a CS or CE function and then defines the active level. The functions may also be defined as Don't Care (DC). The chip is enabled when the inputs match the user defined states. Don't Care pins are still connected to input protection diodes and are subject to the "Absolute Maximum Ratings".



April 1985

65,536 BIT (8192x8) STATIC CMOS ROM

Features

- Fast Access Time:
250ns Maximum
- Low Standby Power
0.05mW Maximum
- Fully Static Operation
- Single +5V ±10% Power Supply
- Directly TTL Compatible Inputs
- Three-State TTL Compatible Outputs
- EPROM Pin Compatible (2764)
- Late Mask Programmable
- Three Programmable Chip Enables/Selects
- Programmable Output/Chip Enable


General Description

The Gould AMI S6364 device is a 65,536 bit static mask programmable CMOS ROM organized as 8192 words by 8 bits. The device is fully TTL compatible on all inputs and outputs and uses a single +5V power supply. The three state outputs facilitate memory expansion by allowing the outputs to be OR-tied to other devices.

The S6364 is pin compatible with the 2764 UV EPROM making system development much easier and more cost effective. It is fully static, requiring no clocks for operation. The four control pins are mask programmable, the active level and function for each being specified by the user. When not enabled, the power supply current is reduced to a 50µA maximum.

The S6364 is fabricated using Gould AMI's CMOS technology. This permits the manufacture of very high density, high performance mask programmable ROMs.

MEMORIES



Absolute Maximum Ratings*

Ambient Temperature Under Bias	0°C to +70°C
Storage Temperature	-65°C to +150°C
Power Supply Voltage	-0.3V to +7V
Input or Output Voltages	-0.3V to $V_{CC} + 0.3V$
Power Dissipation	1W

*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Electrical Characteristics: $V_{CC} = +5V \pm 10\%$, $T_A = 0^\circ C$ to $+70^\circ C$

Symbol	Parameter	Min.	Max.	Units	Conditions
V_{OL}	Output LOW Voltage		0.4	V	$I_{OL} = 3.2mA$
V_{OH}	Output HIGH Voltage	2.4		V	$I_{OH} = 1.0mA$
V_{IL}	Input LOW Voltage	-0.3	0.8	V	
V_{IH}	Input HIGH Voltage	2.2	$V_{CC} + 0.3$	V	
I_{LI}	Input Leakage Current	-1	1	μA	$V_{IN} = 0V$ to V_{CC}
I_{LO}	Output Leakage Current	-1	1	μA	$V_O = 0V$ to V_{CC} , Chip Deselected
I_{CC1}	Power Supply Current—Active		20	mA	Outputs Open
I_{CC2}	Power Supply Current—CMOS Active		15	mA	Outputs Open $V_I = GND$ or V_{CC}
I_{SB1}	Power Supply Current—Deselect		5	mA	Chip in Standby Mode, $V_I = V_{IL}$ or V_{IH}
I_{SB2}	Power Supply Current—Standby		10	μA	Chip in Standby Mode, $V_I(\text{control pins}) = GND$ or V_{CC}

Capacitance: $T_A = 25^\circ C$, $f = 1.0MHz$

Symbol	Parameter	Min.	Max.	Units	Conditions
C_{IN}	Input Capacitance		7	pF	$V_{IN} = 0V$
C_{OUT}	Output Capacitance		10	pF	$V_{OUT} = 0V$

Switching Characteristics: $V_{CC} = +5V \pm 10\%$, $T_A = 0^\circ C$ to $+70^\circ C$



Symbol	Parameter	Min.	Max.	Units	Conditions
t_{AA}	Address Access Time		250	ns	See Waveforms and Test Load Guaranteed by Design
t_{ACE}	Chip Enable Access Time		250	ns	
t_{OE}	Output Enable Access Time	0	80	ns	
t_{ACS}	Chip Select Access Time	0	80	ns	
t_{CEO}	Disable Time From Chip Enable	0	80	ns	
t_{OFF}	Chip Deselect Time	0	80	ns	
t_{DEO}	Disable Time From Output Enable	0	80	ns	
t_{OH}	Output Hold Time	0		ns	

TRUTH TABLE


CS/CE1	CS/CE2	CS/CE3	OE/CE	OUTPUTS	POWER	PINS	CONTROL FUNCTIONS AVAILABLE
$\overline{CE1}$	X	X	X	HI-Z	STANDBY	27	CS2, $\overline{CS2}$, CE2, $\overline{CE2}$, DC
X	$\overline{CE2}$	X	X	HI-Z	STANDBY	26	CS3, $\overline{CS3}$, CE3, $\overline{CE3}$, DC
X	X	$\overline{CE3}$	X	HI-Z	STANDBY	22	OE, \overline{OE} , CE, \overline{CE} , DC
X	X	X	\overline{OE}	HI-Z	STANDBY	20	CS1, $\overline{CS1}$, CE1, $\overline{CE1}$, DC
$\overline{CS1}$	CS/CE2	CS/CE3	OE/CE	HI-Z	ACTIVE		
CS/CE1	$\overline{CS2}$	CS/CE3	OE/CE	HI-Z	ACTIVE		
CS/CE1	CS/CE2	$\overline{CS3}$	OE/CE	HI-Z	ACTIVE		
CS/CE1	CS/CE2	CS/CE3	\overline{OE}	HI-Z	ACTIVE		
CS/CE1	CS/CE2	CS/CE3	OE/CE	DATA OUT	ACTIVE		

The user decides between a CS/CE and OE/CE function and then defines the active level. The function may also be defined as a Don't Care (DC). The chip is enabled when the inputs match the user defined states. Don't Care pins are still connected to input protection diodes and are subject to "Absolute Maximum Ratings".

Waveforms



Test Load



ROM Code Data

Gould AMI's preferred method of receiving ROM CODE DATA is in EPROM. Two EPROMs should be submitted. One is programmed to the desired code and the other is blank. Gould AMI will read the programmed EPROM, transfer this data to disk and then program the blank EPROM from the stored information. This procedure guarantees that the EPROM has been properly entered into the Gould AMI computer system. The Gould AMI programmed EPROM is returned to the customer for verification of the ROM program. Unless otherwise requested Gould AMI will not proceed until the customer verifies the program in the returned EPROM.

EPROM Requirements

The following EPROMs should be used for submitted ROM Code Data:

PREFERRED 2764

If two EPROMs are used to specify one ROM pattern, two blank EPROMs must be submitted. In this instance, the programmed EPROMs must clearly state which of the two EPROMs is for lower and upper

address locations in the ROM. The preferred method is to mark each EPROM with the ROM address (in Hex) where the EPROM data is to be located.

Pattern Data from ROMs

If a customer has ROMs produced by another supplier, these ROMs can be submitted for ROM pattern data instead of EPROMs. Obviously, these ROMs must be pin compatible with the Gould AMI device. The programmable chip selects must be defined. (NOTE: In some cases a competitor's ROM may have a chip select or enable that is not customer defined. However, if this pin is customer defined for the Gould AMI ROM, the required active logic level for this input must be specified.)

Optional Method of Supplying ROM Data*

If an EPROM or ROM cannot be supplied, the following other methods are acceptable.

- 9 Track NRZ Magnetic Tape
- Paper Tape
- Card Deck

* Consult Gould AMI sales office for format.


Preliminary Data Sheet
S23128A/S23128B
**131,072 BIT (16384x8)
STATIC NMOS ROM**
Features

- Fast Access Time: S23128A-350ns Maximum
S23128B-250ns Maximum
- Low Standby Power: 110mW Max.
- Fully Static Operation
- Single +5V ± 10% Power Supply
- Directly TTL Compatible Outputs
- Three-State TTL Compatible Outputs
- Two Programmable Chip Enables/Selects
- EPROM Pin Compatible (27128)
- Late Mask Programmable
- Programmable Output/Chip Enable


General Description

The Gould AMI S23128 is a 131,072 bit static mask programmable NMOS ROM organized as 16,384 words by 8 bits.

The device is fully TTL compatible on all inputs and outputs and has a single +5V power supply. The three state outputs facilitate memory expansion by allowing the outputs to be OR-tied to other devices.

The S23128 is pin compatible with the 27128 EPROM making system development easier and more cost effective. The fully static S23128 requires no clocks for operation. The three control pins are mask programmable with the active level and function being specified by the user. The pins can also be programmed as no connections. If CE functions are selected, automatic powerdown is available. The power supply current is reduced to 20mA when the chip is disabled.

The S23128 is fabricated using Gould AMI's NMOS technology. This permits the manufacture of high density, high performance ROMs.



Absolute Maximum Ratings*

Ambient Temperature Under Bias	0°C to 70°C
Storage Temperature	-65°C to 150°C
Voltage on Any Pin With Respect to Ground	-0.5V to 7V
Input Voltages	-0.5V to 7V
Power Dissipation	1W

*COMMENT: Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may effect device reliability.

Electrical Characteristics: $V_{CC} = +5V \pm 10\%$, $T_A = 0^\circ C$ to $70^\circ C$


Symbol	Parameter	Min.	Typ.	Max.	Units	Conditions
V_{OL}	Output LOW Voltage			0.4	V	$I_{OL} = 3.2mA$
V_{OH}	Output HIGH Voltage	2.4			V	$I_{OH} = -400\mu A$
V_{IL}	Input LOW Voltage	-0.5		0.8	V	
V_{IH}	Input HIGH Voltage	2.0		V_{CC}	V	
I_{LI}	Input Leakage Current	-10		10	μA	$V_{IN} = 0V$ to V_{CC}
I_{LO}	Output Leakage Current	-10		10	μA	$V_O = 0.4V$ to V_{CC} Chip Deselected
I_{CC}	Power Supply Current—Active			40	mA	See Note #1
I_{SB}	Power Supply Current—Standby			20	mA	See Note #2

Capacitance: $T_A = 25^\circ C$, $f = 1.0MHz$ (See Note #3)

Symbol	Parameter	Min.	Typ.	Max.	Units	Conditions
C_{IN}	Input Capacitance			7	pF	$V_{IN} = 0V$
C_{OUT}	Output Capacitance			10	pF	$V_{OUT} = 0V$

Switching Characteristics: $V_{CC} = +5V \pm 10\%$, $T_A = 0^\circ C$ to $70^\circ C$

Symbol	Parameter	Min.	Typ.	Max.	Units	Conditions
t_{AA}	Address Access Time S23128A S23128B			350 250	ns	See Waveforms and Test Load
t_{ACE}	Chip Enable Access Time S23128A S23128B			350 250	ns	
t_{ACS}	Chip Select Access Time S23128B S23128B			120 80	ns	
t_{OEA}	Output Enable Access Time S23128A S23128B			120 80	ns	
t_{OFF}	Chip Deselect Time S23128A S23128B			120 80	ns	See Note #3
t_{CEO}	Disable Time From Chip Enable S23128A S23128B			120 80	ns	
t_{OEO}	Disable Time From Output Enable S23128A S23128B			120 80	ns	See Note #3
t_{OH}	Output Hold Time S23128A S23128B	0 0			ns	



ROM Code Data

Gould AMI's preferred method of receiving ROM CODE DATA is in EPROM. Two EPROMs should be submitted. One is programmed to the desired code and the other is blank. Gould AMI will read the programmed EPROM, transfer this data to disk and then program the blank EPROM from the stored information. This procedure guarantees that the EPROM has been properly entered into the Gould AMI computer system. The Gould AMI programmed EPROM is returned to the customer for verification of the ROM program. Unless otherwise requested Gould AMI will not proceed until the customer verifies the program in the returned EPROM.

EPROM Requirements

The following EPROMs should be used for submitted ROM Code Data:

PREFERRED 1-27128; Optional 2-2764

Notes:

1. Power Test Active Conditions: $V_{CC} = V_{CC} \text{ Max}$, CE/CS = Active Level @ V_i , Address Pins = V_{iL} , Output Load Disconnected



If two EPROMs are used to specify one ROM pattern, two blank EPROMs must be submitted. In this instance, the programmed EPROMs must clearly state which of the two EPROMs is for lower and upper address locations in the ROM. The preferred method is to mark the EPROM with the ROM address (in Hex) where the EPROM data is to be located.

Pattern Data from ROMS

If a customer has ROMs produced by another supplier, these ROMs can be submitted for ROM pattern data instead of EPROMs. Obviously, these ROMs must be pin compatible with the Gould AMI device. The programmable chip selects must be defined. (NOTE: In some cases a competitor's ROM may have a chip select or enable that is not customer defined. However, if this pin is customer defined for the Gould AMI ROM, the required active logic level for this input must be specified.)

2. Power Test Standby Conditions: Same as active except CE Deselected
3. Guaranteed by Design

Package Outlines



Truth Table: (For simplicity, all control functions in the Truth Table are defined as active high).

CS/CE1	CS/CE2	OE/CE	Outputs	Power
CE1	X	X	Hi-Z	Standby
X	CE2	X	Hi-Z	Standby
X	X	CE	Hi-Z	Standby
CS1	CS/CE2	OE/CE	Hi-Z	Active
CS/CE1	CS2	OE/CE	Hi-Z	Active
CS/CE1	CS/CE2	OE	Hi-Z	Active
CS/CE1	CS/CE2	OE/CE	Data Out	Active

Pins	Control Functions Available
27	CS2, CS2, CE2, CE2, DC
22	OE, OE, CE, CE, DC
20	CS1, CS1, CE1, CE1, DC

The user decides between a CS/CE and OE/CE function and then defines the active level. The functions may also be defined as Don't Care (DC). The chip is enabled when the inputs match the user defined states. Don't Care pins are still connected to input protection diodes and are subject to the "Absolute Maximum Ratings".

MEMORIES



April 1985

262,144 BIT (32,768x8) STATIC NMOS ROM

Features


- Fast Access Time: S23256B: 250ns Maximum
S23256C: 200ns Maximum
- Low Power Dissipation
Active Current: 60mA Maximum
Standby Current: 15mA Maximum
- Fully Static Operation
- Two User-Defined and Programmable
Control Lines: CE/CS, OE/CE
- EPROM Pin Compatible
- Late Mask Programmable
- Three-State TTL Compatible Outputs

General Description

The Gould AMI S23256 is a 262,144 bit static mask programmable NMOS ROM organized as 32,768 words by 8 bits. The devices are fully TTL compatible on all inputs and outputs and operate from a single +5V $\pm 10\%$ power supply. The three state outputs facilitate memory expansion by allowing the outputs to be OR'ed to other devices.

The S23256 is pin compatible with the 27256 UV EPROM making system development much easier and more cost effective. It is fully static, requiring no clocks for operation.

The S23256 is fabricated using Gould AMI's N-Channel MOS ROM technology. This permits the manufacture of very high density, high performance mask programmable ROMs.



Absolute Maximum Ratings*

Ambient Temperature Under Bias	0°C to +70°C
Storage Temperature	-65°C to +150°C
Output or Supply Voltages	-0.5V to 7V
Input Voltages	-0.5V to 7V
Power Dissipation	1W

*COMMENT: Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may effect device reliability.

Electrical Characteristics: $V_{CC} = +5V \pm 10\%$, $T_A = 0^\circ\text{C}$ to $+70^\circ\text{C}$

Symbol	Parameter	Min.	Typ.	Max.	Units	Conditions
V_{OL}	Output LOW Voltage			0.4	V	$I_{OL} = 3.2\text{mA}$
V_{OH}	Output HIGH Voltage	2.4			V	$I_{OH} = -220\mu\text{A}$
V_{IL}	Input LOW Voltage	-0.5		0.8	V	
V_{IH}	Input HIGH Voltage	2.0		V_{CC}	V	
$ I_{LI} $	Input Leakage Current			10	μA	$V_{IN} = 0\text{V}$ to V_{CC}
$ I_{LO} $	Output Leakage Current			10	μA	$V_O = 0.4\text{V}$ to V_{CC} Chip Deselected
I_{CC}	Power Supply Current—Active			60	mA	$V_{CC} = V_{CC}$ Max. CE/CS and OE/CE = Active Levels @ V_{IL} or V_{IH} . Address Pins = V_{IL} . Output Load Disconnected
I_{SB}	Power Supply Current—Standby			15	mA	Same as Power Supply Current—Active Except CE Deselected

Capacitance: $T_A = 25^\circ\text{C}$, $f = 1.0\text{MHz}$


Symbol	Parameter	Min.	Typ.	Max.	Units	Conditions
C_{IN}	Input Capacitance			7	pF	$V_{IN} = 0\text{V}$
C_{OUT}	Output Capacitance			10	pF	$V_{OUT} = 0\text{V}$

Switching Characteristics: $V_{CC} = +5V \pm 10\%$, $T_A = 0^\circ\text{C}$ to $+70^\circ\text{C}$


Symbol	Parameter	Min.	Typ.	Max.	Units	Conditions
t_{AVQV}	Address Access Time			250 200	ns	See Waveforms and Test Load
t_{EVQV}	Chip Enable Access Time			250 200	ns	
t_{SVQV}	Chip Select Access Time			120 100	ns	
t_{GVQV}	Output Enable Access Time			120 100	ns	
t_{AXQX}	Output Hold/Address Change	10 10			ns	Guaranteed By Design
t_{EXQZ}	Deselect Times			120	ns	
t_{SXQZ}				70		
t_{GXQZ}				70		

Waveforms


Propagation From Address (Chip Selected)




Propagation From Chip Enables (Address Valid)



Propagation From Chip Selects (Address Valid)



Propagation From Output Enable (Address Valid)



ROM Code Data

Gould AMI's preferred method of receiving ROM CODE DATA is in EPROM. Two EPROMs should be submitted. One is programmed to the desired code and the other is blank. Gould AMI will read the programmed EPROM, transfer this data to disk and then program the blank EPROM from the stored information. This procedure guarantees that the EPROM has been properly entered into the Gould AMI computer system. The Gould AMI programmed EPROM is returned to the customer for verification of the ROM program. Unless otherwise requested Gould AMI will not proceed until the customer verifies the program in the returned EPROM.

EPROM Requirements

The following EPROMs should be used for submitted ROM Code Data:


PREFERRED 27256 OPTIONAL 2-27128

If two EPROMs are used to specify one ROM pattern, two blank EPROMs must be submitted. In this instance, the programmed EPROMs must clearly state which of the two EPROMs is for lower and upper address locations in the ROM. The preferred method is to mark the EPROM with the ROM address (in Hex) where the EPROM data is to be located.

Pattern Data from ROMS

If a customer has ROMs produced by another supplier, these ROMs can be submitted for ROM pattern data in-

Test Load



stead of EPROMs. Obviously, these ROMs must be pin compatible with the Gould AMI device. The programmable chip selects must be defined. (NOTE: In some cases a competitor's ROM may have a chip select or enable that is not customer defined. However, if this pin is customer defined for the Gould AMI ROM, the required active logic level for this input must be specified.)

Optional Method of Supply ROM Data*


If an EPROM or ROM cannot be supplied the following, other methods are acceptable.

- 9 Track NRZ Magnetic Tape
- Paper Tape
- Card Deck


* Consult Gould AMI sales office for format.

Package Outlines

28-Pin Plastic



28-Pin Ceramic



Truth Table

CE/CS	OE/CE	OUTPUTS	POWER	PINS	CONTROL FUNCTIONS AVAILABLE
CE/CS	OE/CE	DATA OUT	ACTIVE	22	OE, \overline{OE} , CE, \overline{CE} , DC
\overline{CE}	X	HIGH Z	STANDBY	20	CE, \overline{CE} , CS, \overline{CS} , DC
\overline{CS}	X	HIGH Z	ACTIVE		
X	\overline{OE}	HIGH Z	ACTIVE		
X	CE	HIGH Z	STANDBY		

THE USER DECIDES BETWEEN A CE OR CS FUNCTION AND BETWEEN AN OE OR CE FUNCTION AND THEN DEFINES THE ACTIVE LEVEL. THE FUNCTION MAY ALSO BE DEFINED AS A DON'T CARE (DC). THE CHIP IS ENABLED WHEN THE INPUTS MATCH THE USER DEFINED STATES. DON'T CARE PINS ARE STILL CONNECTED TO INPUT PROTECTION DIODES AND ARE SUBJECT TO "ABSOLUTE MAXIMUM RATINGS".

MEMORIES



GOULD

AMI Semiconductors



S6800

**MICROPROCESSOR
COMPONENT FAMILY**

Contact factory for complete data sheet

S6800
FAMILY

S6800 Family Selection Guide

MICROPROCESSORS

S6800/S68A00/S68B00	8-Bit Microprocessor (1.0/1.5/2.0MHz Clock)
S6801/S6803	Single Chip Microcomputer 2K ROM, 128 x 8 RAM, 31 I/O Lines, Enhanced Instruction. S6803 is a S6801 Without ROM (N/R Model—No ROM and RAM)
S6802/A/B/S6808/A/B	Microprocessor with Clock and RAM (1.0/1.5/2.0MHz Clock (S6808 Models—No RAM)
S6805	Single Chip Microcomputer 1.1K x 8 ROM, 64 x 8 RAM, Timer, Pre-scaler, Bit Level Instructions.
S6809(E)/S68A09(E)/S68B09(E)	Pseudo 16-Bit Microprocessor (1.0/1.5/2.0MHz Clock) (E Models—External Clock Mode)

PERIPHERALS

S1602	Universal Asynchronous Receiver/Transmitter (UART)
S2350	Universal Synchronous Receiver/Transmitter (USRT)
S6551/S6551A	UART With Baud Rate Generator
S6810/S68A10/S68B10	128 x 8 Static RAM (450/360/250ns Access Time)
S6821/S68A21/S68B21	Peripheral Interface Adapter (PIA) (1.0/1.5/2.0MHz Clock)
S6840/S68A40/S68B40	Programmable Timer (1.0/1.5/2.0MHz)
S68045	CRT Controller (CRTC)
S6846	2K ROM, Parallel I/O, Programmable Timer
S6850/S68A50/S68B50	Asynchronous Communication Interface Adapter (ACIA)
S6852/S68A52/S68B52	Synchronous Serial Data Adapter (SSDA) (1.0/1.5/2.0MHz Clock)
S6854/S68A54/S68B54	Advanced Data Link Controller (ADLC) (1.0/1.5/2.0MHz Clock)




S6800/S68A00/S68B00

8-BIT MICROPROCESSOR


Features

- Eight-Bit Parallel Processing
- Bi-Directional Data Bus
- Sixteen-Bit Address Bus — 65536 Bytes of Addressing
- 72 Instructions — Variable Length
- Seven Addressing Modes — Direct, Relative Immediate, Indexed, Extended, Implied and Accumulator
- Variable Length Stack
- Vectored Restart
- 2 Microsecond Instruction Execution
- Maskable Interrupt Vector
- Separate Non-Maskable Interrupt — Internal Registers Saved in Stack
- Six Internal Registers — Two Accumulators, Index Register, Program Counter, Stack Pointer and Condition Code Register
- Direct Memory Access (DMA) and Multiple Processor Capability
- Clock Rates — S6800 — 1.0MHz
— S68A00 — 1.5MHz
— S68B00 — 2.0MHz
- Simple Bus Interface Without TTL
- Halt and Single Instruction Execution Capability

Block Diagram



Pin Configuration



S6800 FAMILY

Absolute Maximum Ratings

Supply Voltage V_{CC}	-0.3 to +7.0V
Input Voltage V_{IN}	-0.3V to +7.0V
Operating Temperature Range T_A	0°C to +70°C
Storage Temperature Range T_{stg}	-55°C to +150°C

Electrical Characteristics

($V_{CC} = 5.0V, \pm 5\%, V_{SS} = 0, T_A = 0$ to +70°C unless otherwise noted.)

Symbol	Characteristics	Min.	Typ.	Max.	Unit
V_{IH} V_{IHC}	Input High Voltage (Normal Operating Levels) Logic $\phi 1, \phi 2$	$V_{SS} + 2.0$ $V_{CC} - 0.6$	— —	V_{CC} $V_{CC} + 0.3$	Vdc
V_{IL} V_{ILC}	Input Low Voltage (Normal Operating Levels) Logic $\phi 1, \phi 2$	$V_{SS} - 0.3$ $V_{SS} - 0.3$	— —	$V_{SS} + 0.8$ $V_{SS} + 0.4$	Vdc
I_{IN}	Input Leakage Current ($V_{IN} = 0$ to 5.25V, $V_{CC} = \text{Max}$) ($V_{IN} = 0$ to 5.25V, $V_{CC} = 0.0V$) Logic* $\phi 1, \phi 2$	— —	1.0 —	2.5 100	μAdc
I_{TSI}	Three-State (Off State) Input Current $V_{IN} = 0.4$ to 2.4V, $V_{CC} = \text{Max}$ D0 — D7 A0 — A15, R/W	— —	2.0 —	10 100	μAdc
V_{OH}	Output High Voltage ($I_{LOAD} = 205\mu\text{Adc}$, $V_{CC} = \text{Min}$) ($I_{LOAD} = 145\mu\text{Adc}$, $V_{CC} = \text{Min}$) ($I_{LOAD} = -100\mu\text{Adc}$, $V_{CC} = \text{Min}$) D0 — D7 A0 — A15, R/W, VMA BA	$V_{SS} + 2.4$ $V_{SS} + 2.4$ $V_{SS} + 2.4$	— — —	— — —	Vdc
V_{OL}	Output Low Voltage ($I_{LOAD} = 1.6\text{mAdc}$, $V_{CC} = \text{Min}$)	—	—	$V_{SS} + 0.4$	Vdc
P_D	Power Dissipation	—	0.5	1.0	W
C_{IN}	Capacitance# ($V_{IN} = 0, T_A = 25^\circ\text{C}, f = 1.0\text{MHz}$) $\phi 1$ $\phi 2$ D0 — D7 Logic Inputs	— — — —	— — 10 6.5	35 70 12.5 10	pF
C_{OUT}	A0 — A15, R/W, VMA	—	—	12	pF
f	Frequency of Operation S6800 S68A00 S68B00	0.1 0.1 0.1	— — —	1.0 1.5 2.0	MHz
t_{CYC}	Clock Timing (Figure 1) Cycle Time S6800 S68A00 S68B00	1.000 0.666 0.50	— — —	10 10 10	μs
$PW_{\phi H}$	Clock Pulse Width Measured at $V_{CC} - 0.6V$ $\phi 1, \phi 2$ — S6800 $\phi 1, \phi 2$ — S68A00 $\phi 1, \phi 2$ — S68B00	400 230 180	— — —	9500 9500 9500	ns
t_{UT}	Total $\phi 1$ and $\phi 2$ Up Time S6800 S68A00 S68B00	900 600 440	— — —	— — —	ns
$t_{\phi r}, t_{\phi f}$	Rise and Fall Times Measured between $V_{SS} + 0.4$ and $V_{CC} - 0.6$	—	—	100	ns
t_d	Delay Time or Clock Separation Measured at $V_{OV} = V_{SS} + 0.6V$	0	—	9100	ns

* Except IRQ and NMI, Which require k Ω pullup load resistor for wire-OR capability at optimum operation.

#Capacitances are periodically sampled rather than 100% tested.

Read/Write Timing

Symbol	Characteristics	S6800			S68A00			S68B00			Unit
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
t_{AD}	Address Delay $C = 90\text{pF}$ $C = 30\text{pF}$	—	—	270	—	—	180	—	—	150	ns
t_{ACC}	Periph. Read Access Time $t_{AC} = t_{UT} - (t_{AD} + t_{DSR})$	530	—	—	360	—	—	250	—	—	ns
t_{DSR}	Data Setup Time (Read)	100	—	—	60	—	—	40	—	—	ns
t_H	Input Data Hold Time	10	—	—	10	—	—	10	—	—	ns
t_{OH}	Output Data Hold Time	10	25	—	10	25	—	10	25	—	ns
t_{AH}	Address Hold Time (Address, R/W, VMA)	30	50	—	30	50	—	30	50	—	ns
t_{EH}	Enable High Time for DBE Input	450	—	—	280	—	—	220	—	—	ns
t_{DDW}	Date Delay Time (Write)	—	—	225	—	165	200	—	—	160	ns
t_{PCS}	Processor Controls Proc. Control Setup Time	200	—	—	140	—	—	110	—	—	ns
t_{PCr}, t_{PCf}	Processor Control Rise and Fall Time	—	—	100	—	—	100	—	—	100	ns
t_{BA}	Bus Available Delay	—	—	250	—	—	165	—	—	135	ns
t_{TSE}	Three-State Enable	—	—	40	—	—	40	—	—	40	ns
t_{TSD}	Three-State Delay	—	—	270	—	—	270	—	—	270	ns
t_{DBE}	Data Bus Enable Down Time During $\phi 1$ Up Time	150	—	—	120	—	—	75	—	—	ns
t_{DBEr}, t_{DBEf}	Data Bus Enable Rise and Fall Times	—	—	25	—	—	25	—	—	25	ns

Figure 1. Clock Timing Waveform





Figure 2. Read/Write Timing Waveform



Measurement point for $\phi 1$ and $\phi 2$ are shown above. Other measurements are the same as for MC6800.

Figure 3. Read Data from Memory or Peripherals




Figure 4. Write Data in Memory or Peripherals






Figure 5. Initialization of MPU After Restart



Interface Description

Label	Pin	Function
$\phi 1$	(3)	Clocks Phase One and Phase Two — Two pins are used for a two-phase non-overlapping clock that runs at the V_{CC} voltage level.
$\phi 2$	(37)	
$\overline{\text{RESET}}$	(40)	Reset — this input is used to reset and start the MPU from a power down condition, resulting from a power failure or an initial start-up of the processor. If a positive edge is detected on the input, this will signal the MPU to begin the restart sequence. This will start execution of a routine to initialize the processor from its reset condition. All the higher order address lines will be forced high. For the restart, the last two (FFFE, FFFF) locations in memory will be used to load the program that is addressed by the program counter. During the restart routine, the interrupt mask bit is set and must be reset before the MPU can be interrupted by $\overline{\text{IRQ}}$. $\overline{\text{RESET}}$ must be held low for at least eight clock periods after V_{CC} reaches 4.75 volts (Figure 4). If $\overline{\text{RESET}}$ goes high prior to the leading edge of $\phi 2$, on the next $\phi 1$ the first restart memory vector address (FFFE) will appear on the address lines. This location should contain the higher order eight bits to be stored into the program counter. Following, the next address FFFF should contain the lower order eight bits to be stored into the program counter.
VMA	(5)	Valid Memory Address — This output indicates to peripheral devices that there is a valid address on the address bus. In normal operation, this signal should be utilized for enabling peripheral interfaces such as the PIA and ACIA. This signal is not three-state. One standard TTL load and 30pF may be directly driven by this active high signal.
A0 • • •	(9)	Address Bus — Sixteen pins are used for the address bus. The outputs are three-state bus drivers capable of driving one standard TTL load and 130pF. When the output is turned off, it is essentially an open circuit. This permits the MPU to be used in DMA applications.
A15	(25)	Three-State Control — This input causes all of the address lines and the Read/Write line to go into the off or high impedance state. This state will occur 500ns after $\text{TSC} = 2.4\text{V}$. The Valid Memory Address and Bus Available signals will be forced low. The data bus is not affected by TSC and has its own enable (Data Bus Enable). In DMA applications, the Three-State Control line should be brought high on the leading edge of the Phase One Clock. The $\phi 1$ clock must be held in the high state and the $\phi 2$ in the low state for this function to operate properly. The address bus will then be available for other devices to directly address memory. Since the MPU is a dynamic device, it can be held in this state for only 50 μs or destruction of data will occur in the MPU.
TSC	(39)	
D0 • •	(33)	Data Bus — Eight pins are used for the data bus. It is bi-directional, transferring data to and from the memory and peripheral devices. It also has three-state output buffers capable of driving one standard TTL load at 130pF.
D7	(26)	
DBE	(36)	Data Bus Enable — This input is the three-state control signal for the MPU data bus and will enable the bus drivers when in the high state. This input is TTL compatible; however in normal operation, it can be driven by the phase two clock. During an MPU read cycle, the data bus drivers will be disabled internally. When it is desired that another device control the data bus such as in Direct Memory Access (DMA) applications, DBE should be held low.
R/W	(34)	Read/Write — This TTL compatible output signals the peripherals and memory devices whether the MPU is in a Read (high) or Write (low) state. The normal standby state of this signal is Read (high). Three-State Control going high will Read/Write to the off (high-impedance) state. Also, when the processor is halted, it will be in the off state. This output is capable of driving one standard TTL load and 130pF.
$\overline{\text{HALT}}$	(2)	Halt — When this input is in the low state, all activity in the machine will be halted. This input is level sensitive. In the halt mode, the machine will stop at the end of an instruction. Bus Available will be at a one level, Valid Memory Address will be at a zero, and all other three-state lines will be in the three-state mode.

Label	Pin	Function
		Transition of the $\overline{\text{Halt}}$ line must not occur during the last 250ns of phase one. To insure single instruction operation, the $\overline{\text{Halt}}$ line must go high for one Phase One Clock cycle.
BA	(7)	Bus Available — The Bus Available signal will normally be in the low state; when activated, it will go to the high state indicating that the microprocessor has stopped and that the address bus is available. This will occur if the $\overline{\text{Halt}}$ line is in the low state or the processor is in the WAIT state as a result of the execution of a WAIT instruction. At such time, all three-state output drivers will go to their off state and other outputs to their normally inactive level. The processor is removed from the WAIT state by the occurrence of a maskable (mask bit I = 0) or non-maskable interrupt. This output is capable of driving one standard TTL load and 30pF.
$\overline{\text{IRQ}}$	(4)	Interrupt Request — This level sensitive input requests that an interrupt sequence be generated within the machine. The processor will wait until it completes the current instruction that is being executed before it recognizes the request. At that time, if the interrupt mask bit in the Condition Code Register is not set, the machine will begin an interrupt sequence. The Index Register, Program Counter, Accumulators, and Condition Code Register are stored away on the stack. Next the MPU will respond to the interrupt request by setting the interrupt mask bit high so that no further interrupts may occur. At the end of the cycle, a 16-bit address will be loaded that points to a vectoring address which is located in memory locations FFF8 and FFF9. An address loaded at these locations causes the MPU to branch to an interrupt routine in memory. The $\overline{\text{Halt}}$ line must be in the high state for interrupts to be recognized. The $\overline{\text{IRQ}}$ has a high impedance pullup device internal to the chip; however a 3k Ω external resistor to Vcc should be used for wire-OR and optimum control of interrupts.
$\overline{\text{NMI}}$	(6)	Non-Maskable Interrupt — A low-going edge on this input requests that a non-mask interrupt sequence be generated within the processor. As with the $\overline{\text{Interrupt Request}}$ signal, the processor will complete the current instruction that is being executed before it recognizes the $\overline{\text{NMI}}$ signal. The interrupt mask bit in the Condition Code Register has no effect on $\overline{\text{NMI}}$. The Index Register, Program Counter, Accumulators, and Condition Code Register are stored away in the stack. At the end-of the cycle, a 16-bit address will be loaded that points to a vectoring address which is located in memory locations FFFC and FFFD. An address loaded at these locations causes the MPU to branch to a non-maskable interrupt routine in memory. $\overline{\text{NMI}}$ has a high impedance pullup resistor internal to the chip; however a 3k Ω external resistor to Vcc should be used for wire-OR and optimum control of interrupts. Inputs $\overline{\text{IRQ}}$ and $\overline{\text{NMI}}$ are hardware interrupt lines that are acknowledged during $\phi 2$ and will start the interrupt routine on the $\phi 1$ following the completion of an instruction. INTERRUPTS — As outlined in the interface description the S6800 requires a 16-bit vector address to indicate the location of routines for Restart, Non-maskable Interrupt, and Maskable Interrupt. Additionally an address is required for the Software Interrupt Instruction (SWI). The processor assumes the uppermost eight memory locations, FFF8 — FFFF, are assigned as interrupt vector addresses as defined in Figure 6. After completing the current instruction execution the processor checks for an allowable interrupt request via the $\overline{\text{IRQ}}$ or $\overline{\text{NMI}}$ inputs as shown by the simplified flow chart in Figure 7. Recognition of either external interrupt request or a Wait for Interrupt (WAI) or Software Interrupt (SWI) instruction causes the contents of the Index Register, Program Counter, Accumulators and Condition Code Register to be transferred to the stack as shown in Figure 8.




April 1984

**SINGLE CHIP
MICROCOMPUTER**

Features

- Instruction and Addressing Compatible
- Object Code Compatible
- 16-Bit Programmable Timer
- Single Chip or Expandable to 65K Words
- On-Chip Serial Communications Interface (SCI)
 - Simplex
 - Half Duplex Mark/Space (NRZ)
 - Biphase (FM)
 - Port Expansion Full/Half Duplex
- Four Internal Baud Rates Available
 - $\phi 2 \div 16, 128, 1024, 4096$
- 2K Bytes of ROM
- 128 Bytes of RAM (64 Bytes Power Down Retainable)
- 31 Parallel I/O Lines
- Divide-by-Four Internal Clock
- Hardware 8×8 Multiply
- Three Operating Modes
 - Single Chip
 - Expanded Multiplex (up to 65K Addressing)
 - Expanded Non-Multiplex
- Expanded Instruction Set
- Interrupt Capability
- Low Cost Versions
 - S6803—No ROM Version
 - S6803NR—No ROM or RAM
- TTL-Compatible with Single 5 Volt Supply



**S6800
FAMILY**

General Description

The S6801 MCU is an 8-bit single-chip microcomputer system which is compatible with the S6800 family of parts. The S6801 is object code compatible with the S6800 instruction set.

The S6801 features improved execution times of key S6800 instructions including Jump to Subroutine (JSR) and all Conditioned Branches (BRA, etc.). In addition, several new 16-bit and 8-bit instructions have been added including Push/Pull to/from Stack, Hardware 8 x 8 Multiply, and store concatenated A and B accumulators (D accumulator).

The S6801 MCU can be operated in three modes: Single-Chip, Expanded Multiplex (up to 65K Byte Addressing), and Expanded Non-Multiplex.

The S6801 Serial Communications Interface (SC) permits full serial communication using no external components in several operating modes — Full and/or Half Duplex operation — and two formats — Standard Mark/Space for typical Terminal/Modem interfaces and

the Bi-Phase (FM, F2F, and Manchester) Format primarily for use between processors. Four software addressable registers are provided to configure the Serial Port; to provide status information, and as transmit/receive data buffers.

The S6801 includes a 16-bit timer with three effectively independent timing functions: (1) Variable pulse width measurement, (2) Variable pulse width generation, and (3) A Timer Overflow—Find Time Flag. This makes the S6801 ideal for applications such as Industrial Controls, Automotive Systems, A/D or D/A Converters, Modems, Real-Time Clocks, and Digital Voltage Controlled Oscillators (VCO).

The S6801 is fully TTL-compatible and requires only a single +5 volt supply.

The S6803 can be thought of as an S6801 operating in expanded multiplexed mode with no ROM. The S6803NR is comparable to the S6801 operating in expanded multiplexed mode with no RAM and no ROM.

Absolute Maximum Ratings

Supply Voltage, V_{CC}	-0.3V to +7.0V
Input Voltage, V_{IN}	-0.3V to +7.0V
Operating Temperature Range, T_A	0°C to +70°C
Storage Temperature Range, T_{stg}	-55°C to +150°C
Thermal Resistance, θ_{JA}	
Plastic	100°C/W
Ceramic	50°C/W

This device contains circuitry to protect the inputs against damage due to high static voltage or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit. For proper operation it is recommended that V_{IN} and V_{OUT} be constrained to the range $V_{SS} (V_{IN} \text{ or } V_{OUT}) V_{DD}$.

Control Timing ($V_{CC} = 5.0V \pm 5\%$, $V_{SS} = 0$, $T_A = 0^\circ C$ to $70^\circ C$)

Symbol	Characteristic	S6801		S6801-1		S68A01		S68B01		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
f_o	Frequency of Operation	0.5	1.0	0.5	1.25	0.5	1.5	0.5	2.0	MHz
f_{XTAL}	Crystal Frequency	3.579	4.0	3.579	5.0	3.579	6.0	3.579	8.0	MHz
$4f_o$	External Oscillator Frequency	2.0	4.0	2.0	5.0	2.0	6.0	2.0	8.0	MHz
t_{rc}	Crystal Oscillator Start-Up Time	—	100	—	100	—	100	—	100	ms
t_{PCS}	Processor Control Set-Up Time	200	—	170	—	140	—	110	—	ns

S6801/S6803/6803NR

Electrical Operating Characteristics ($V_{CC} = 5.0V \pm 5\%$, $V_{SS} = 0$, $T_A = 0^\circ C$ to $+70^\circ C$, unless otherwise noted)

Symbol	Characteristic	Min.	Typ.	Max.	Unit
V_{IH}	Input High Voltage* Reset	$V_{SS} + 2.0$ $V_{SS} + 4.0$		V_{CC} V_{CC}	Vdc
V_{IL}	Input Low Voltage	$V_{SS} - 0.3$		$V_{SS} + 0.8$	Vdc
I_{TSI} I_{TSI}	Three-State (Off State) Input Current P10-P17, P30-P37 ($V_{IN} = 0.5Vdc$ to $2.4Vdc$) P20-P24		2.0 10.0	10 100	μA μA
V_{OH}	Output High Voltage $I_{LOAD} = -65\mu A$ P40-P47, E, SC1, SC2 $I_{LOAD} = -100\mu A$ all others	$V_{SS} + 2.4$			Vdc
V_{OL}	Output Low Voltage $I_{LOAD} = 2.0mA$, $V_{CC} = \text{Min.}$			$V_{SS} + 0.5$	Vdc
P_{INT}	Power Dissipation (See Power Consideration Below)			1200	mW
C_{IN}	Capacitance $V_{IN} = 0$, $T_A = 25^\circ C$, $f = 1.0MHz$ P40-P47, P30-P37, SC1 Other Inputs			12.5 10	pF pF
I_{OH}	Darlington Drive Current $V_O = 1.5Vdc$ — P10-P17	-1.0	-2.5	-10	mAdc
V_{SBB} V_{SB}	Standby Voltage (Not Operating) (Operating)	4.00 4.75		5.25 5.25	Vdc

*Except mode programming levels

NOTE: The above electricals satisfy Ports 1 and 2 always, and Ports 3 and 4 in the single chip mode only.

Power Considerations

The average chip-junction temperature, T_J , in $^\circ C$ can be obtained from:

$$T_J = T_A + (P_D \cdot \theta_{JA}) \quad (1)$$

Where:

T_A = Ambient Temperature, $^\circ C$

θ_{JA} = Package Thermal Resistance, Junction-to-Ambient, $^\circ C/W$

$P_D = P_{INT} + P_{PORT}$

$P_{INT} = I_{CC} \times V_{CC}$, Watts (Chip Internal Power)

P_{PORT} = Port Power Dissipation, Watts (User Determined)

For most applications $P_{PORT} \ll P_{INT}$ and can be neglected. P_{PORT} may become significant if the device is configured to drive Darlington bases or sink LED loads.

An approximate relationship between P_D and T_J (if P_{PORT} is neglected) is:

$$P_D = K + (T_J + 273^\circ C) \quad (2)$$

Solving equations 1 and 2 for K gives:

$$K = P_D \cdot (T_A + 273^\circ C) + \theta_{JA} \cdot P_D^2 \quad (3)$$

Where K is a constant pertaining to the particular part. K can be determined from equation 3 by measuring P_D (at equilibrium) for known T_A . Using this value of K, the values of P_D and T_J can be obtained by solving equations (1) and (2) iteratively for any value of T_A .

Bus Timing (Figure 7)

Pin #	Symbol	Characteristic	S6801 S6803 S6803NR		S6801-1 S6803-1 S6803NR-1		S68A01 S68A03 S68A03NR		S68B01 S68B03 S68B03NR		Unit
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
1	t_{CYC}	Cycle Time	1.0	2.0	0.8	2.0	0.667	2.0	0.5	2.0	μs
2	PW_{EL}	Pulse Width, E Low	430	1000	360	1000	300	1000	210	1000	ns
3	PW_{EH}	Pulse Width, E High	450	1000	360	1000	300	1000	220	1000	ns
4	t_r , t_f	Clock Rise and Fall Time	—	25	—	25	—	25	—	20	ns
9	t_{AH}	Address Hold Time	20	—	20	—	20	—	10	—	ns
12	t_{AV}	Non-Muxed Address Valid Time to E*	200	—	150	—	115	—	70	—	ns
17	t_{DSR}	Read Data Set-Up Time	80	—	70	—	60	—	40	—	ns
18	t_{DHR}	Read Data Hold Time	10	—	10	—	10	—	10	—	ns
19	t_{DDW}	Write Data Delay Time	—	225	—	200	—	170	—	120	ns
21	t_{DHW}	Write Data Hold Time	20	—	20	—	20	—	10	—	ns

S6801/S6803/6803NR

Bus Timing (Figure 7) Cont.			S6801 S6803 S6803NR		S6801-1 S6803-1 S6803NR-1		S68A01 S68A03 S68A03NR		S68B01 S68B03 S68B03NR		Unit
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
22	t _{AVM}	Muxed Address Valid Time to E Rise*	200	—	150	—	115	—	80	—	ns
24	t _{ASL}	Muxed Address Valid Time to AS Fall*	60	—	50	—	40	—	20	—	ns
25	t _{AHL}	Muxed Address Hold Time	20	—	20	—	20	—	10	—	ns
26	t _{ASD}	Delay Time, E to AS Rise*	90	—	70	—	60	—	45	—	ns
27	PW _{ASH}	Pulse Width, AS High*	220	—	170	—	140	—	110	—	ns
28	t _{ASED}	Delay Time, AS to E Rise*	90	—	70	—	60	—	45	—	ns
29	t _{ACC}	Usable Access Time*	595	—	465	—	380	—	270	—	ns

* At specified cycle time.

MCU Signal Description

This section gives a description of the MCU signals for the various modes. General pin assignments for the signals are shown on page 1. SC1 and SC2 are signals which vary with the mode that the chip is in. Table 1 gives a summary of their function.

Table 1. Mode and Port Summary

MODE	PORT 1 EIGHT LINES	PORT 2 FIVE LINES	PORT 3 EIGHT LINES	PORT 4 EIGHT LINES	SC1	SC2
SINGLE CHIP	I/O	I/O	I/O	I/O	IS3(I)	OS3(O)
EXPANDED MUX	I/O	I/O	ADDRESS BUS (A ₀ -A ₇) DATA BUS D ₀ -D ₇	ADDRESS BUS* (A ₈ -A ₁₅)	AS(O)	R/ \bar{W} (O)
EXPANDED NON-MUX	I/O	I/O	DATA BUS D ₀ -D ₇	ADDRESS BUS* (A ₀ -A ₇)	IOS(O)	R/ \bar{W} (O)

* These lines can be substituted for I/O (input only) starting with the most significant address line.


I = Input, IS = Input Strobe, SC = Strobe Control, O = Output, OS = Output Strobe, AS = Address Strobe, R/ \bar{W} = Read/ \bar{W} rite, IOS = I/O Select

Peripheral Port Timing (See Figures 1-4)

Symbol	Characteristic	S6801 S6803 S6803NR		S6801-1 S6803-1 S6803NR-1		S68A01 S68A03 S68A03NR		S68B01 S68B03 S68B03NR		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
t _{PDSU}	Peripheral Data Set-Up Time	200	—	200	—	150	—	100	—	ns
t _{PDH}	Peripheral Data Hold Time	200	—	200	—	150	—	100	—	ns
t _{OSD1}	Delay Time, Enable Positive Transition to $\bar{OS}3$ Negative Transition	—	350	—	350	—	300	—	250	ns
t _{OSD2}	Delay Time, Enable Positive Transition to $\bar{OS}3$ Positive Transition	—	350	—	350	—	300	—	250	ns
t _{PWD}	Delay Time, Enable Negative Transition to Peripheral Data Valid	—	350	—	350	—	300	—	250	ns
t _{CMOS}	Delay Time, Enable Negative Transition to Peripheral CMOS Data Valid	—	2.0	—	2.0	—	2.0	—	2.0	μ s
t _{PWIS}	Input Strobe Pulse Width	200	—	200	—	150	—	100	—	ns
t _{IH}	Input Data Hold Time	50	—	50	—	40	—	30	—	ns
t _{IS}	Input Data Set-Up Time	20	—	20	—	20	—	20	—	ns

* At specified cycle time.


Figure 1. Data Set-Up and Hold Times (MPU Read)



*PORT 3 NON-LATCHED OPERATION (LATCH ENABLE 0)

NOTE: TIMING MEASUREMENTS ARE REFERENCED TO AND FROM A LOW VOLTAGE OF 0.8V AND A HIGH VOLTAGE OF 2.0V, UNLESS OTHERWISE SPECIFIED.


Figure 2. Data Set-Up and Hold Times (MPU Write)



- NOTES:
 1. 10k PULLUP RESISTOR REQUIRED FOR PORT 2 TO REACH 0.7 V_{CC} .
 2. NOT APPLICABLE TO P21.
 3. PORT 4 CANNOT BE PULLED ABOVE V_{CC} .

NOTE: TIMING MEASUREMENTS ARE REFERENCED TO AND FROM A LOW VOLTAGE OF 0.8V AND A HIGH VOLTAGE OF 2.0V, UNLESS OTHERWISE SPECIFIED.


Figure 3. Port 3 Output Strobe Timing (S6801 Single-Chip Mode)



*Access matches Output Strobe Select (OSS = 0, a read; OSS = 1, a write)


NOTE: TIMING MEASUREMENTS ARE REFERENCED TO AND FROM A LOW VOLTAGE OF 0.8V AND A HIGH VOLTAGE OF 2.0V, UNLESS OTHERWISE SPECIFIED.

Figure 4. Port 3 Latch Time (Input Strobe Timing) (S6801 Single-Chip Mode)



NOTE: TIMING MEASUREMENTS ARE REFERENCED TO AND FROM A LOW VOLTAGE OF 0.8V AND A HIGH VOLTAGE OF 2.0V, UNLESS OTHERWISE SPECIFIED.

Figure 5. Bus Timing



- NOTES:
1. VOLTAGE LEVELS SHOWN ARE $V_L \leq 0.5V$, $V_H \geq 2.4V$, UNLESS OTHERWISE SPECIFIED.
2. MEASUREMENT POINTS SHOWN ARE 0.5V AND 2.0V, UNLESS OTHERWISE SPECIFIED.
3. USABLE ACCESS TIME IS COMPUTED BY: $12 + 9 - 17 + 4$.
4. MEMORY DEVICES SHOULD BE ENABLED ONLY DURING E HIGH TO AVOID PORT 3 BUS CONTENTION.

Figure 6. CMOS Load





Figure 7. Timing Test Load Ports 1, 2, 3, 4



C = 90pF for P30-P37, P40-P47, E, SC1, SC2
 = 30pF for P10-P17, P20-P24
 R = 37KΩ for P40-P47, E, SC1, SC2
 = 24KΩ for P10-P17, P20-P24
 = 24KΩ for P30-P37

Signal Descriptions

V_{CC} and V_{SS}

These two pins are used to supply power and ground to the chip. The voltage supplied will be +5 volts ± 5%.

XTAL1 and EXTAL2

These connections are for a parallel resonant fundamental crystal, AT cut. Divide by 4 circuitry is included with the internal clock, so a 4MHz crystal may be used to run the system at 1MHz. The divide by 4 circuitry allows for use of the inexpensive 3.56MHz Color TV

crystal for non-time critical applications. Two 27pF capacitors are needed from the two crystal pins to ground to insure reliable operation. EXTAL2 may be driven by an external clock source at a 4MHz rate to run at 1MHz with a 40/60% duty cycle. It is not restricted to 4MHz. XTAL1 must be grounded if an external clock is used. The following are the recommended crystal parameters:

- AT = Cut Parallel Resonance Crystal
- $C_o = 7\text{pF Max}$
- FREQ = 4.0MHz @ $C_L = 24\text{pF}$
- $R_S = 50\text{ ohms Max}$
- Frequency Tolerance = $\pm 5\%$ to $\pm 0.02\%$
- The best E output "Worst Case Design" tolerance is $\pm 0.05\%$ (500ppm) using a $\pm 0.02\%$ crystal.


V_{CC} Standby

This pin will supply +5 volts $\pm 5\%$ to the standby RAM on the chip. The first 64 bytes of RAM will be maintained in the power down mode with 8mA current max in the ROM version. The circuit of Figure 8 can be utilized to assure that V_{CC} Standby does not go below V_{SBB} during power down.

To retain information in the RAM during power down the following procedure is necessary:

- 1) Write "0" into the RAM enable bit, RAM E. RAM E is bit 6 of the RAM Control Register at location \$0014. This disables the standby RAM, thereby protecting it at power down.
- 2) Keep V_{CC} Standby greater than V_{SBB}.

Figure 8. Battery Backup for V_{CC} Standby



Reset

This input is used to reset and start the MPU from a power down condition, resulting from a power failure or

an initial startup of the processor. On power up, the reset must be held low for at least 20ms. During operation, Reset, when brought low, must be held low at 3 clock cycles.

When a high level is detected, the MPU does the following:

- a) All the higher order address lines will be forced high.
- b) I/O Port 2 bits, 2, 1, and 0 are latched into programmed control bits PC2, PC1 and PC0.
- c) The last two (FFFE, FFFF) locations in memory will be used to load the program addressed by the program counter.
- d) The interrupt mask bit is set, must be cleared before the MPU can recognize maskable interrupts.

Enable (E)

This supplies the external clock for the rest of the system when the internal oscillator is used. It is a single phase, TTL compatible clock, and will be the divide by 4 result of the crystal frequency. It will drive one TTL load and 90pF.

Non-Maskable Interrupt ($\overline{\text{NMI}}$)

A low-going edge on this input requests that a non-maskable interrupt sequence be generated within the processor. As with the Interrupt Request signal, the processor will complete the current instruction that is being executed before it recognizes the $\overline{\text{NMI}}$ signal. The interrupt mask bit in the Condition Code Register has no effect on $\overline{\text{NMI}}$.

In response to an $\overline{\text{NMI}}$ interrupt, the Index Register, Program Counter, Accumulators, and Condition Code Register are stored on the stack. At the end of the sequence, a 16-bit address will be loaded that points to a vectoring address located in memory locations FFFC and FFFD. An address loaded at these locations causes the MPU to branch to a non-maskable interrupt service routine in memory.

A 3.3K Ω external resistor to V_{CC} should be used for wire-OR and optimum control of interrupts.

Inputs $\overline{\text{IRQ}}$ and $\overline{\text{NMI}}$ are hardware interrupt lines that are sampled during E and will start the interrupt routine on the clock bar following the completion of an instruction.

Interrupt Request ($\overline{\text{IRQ}}$)

This level sensitive input requests that an interrupt sequence be generated within the machine. The pro-

cessor will wait until it completes the current instruction that is being executed before it recognizes the request. At that time, if the interrupt mask bit in the Condition Code Register is not set, the machine will begin an interrupt sequence. The Index Register, Program Counter, Accumulators, and Condition Code Register are stored on the stack. Next the MPU will respond to the interrupt request by setting the interrupt mask bit high so that no further maskable interrupts may occur. At the end of the cycle, a 16-bit address will be loaded that points to a vectoring address which is located in memory locations FFF8 and FFF9. An address loaded at these locations causes the MPU to branch to an interrupt routine in memory.

The \overline{IRQ} requires a 3.3K Ω external resistor to V_{CC} which should be used for wire-OR and optimum control of interrupts. Internal Interrupts will use an internal interrupt line ($\overline{IRQ2}$). This Interrupt will operate the same as \overline{IRQ} except that it will use the vector address of FFF0 and FFF7. $\overline{IRQ1}$ will have priority over $\overline{IRQ2}$ if both occur at the same time. The Interrupt Mask Bit in the condition mode register masks both interrupts. (See Figure 19.)

The following pins are available in the Single Chip Mode, and are associated with Port 3 only.

Input Strobe ($\overline{IS3}$) (SC1)

This sets an interrupt for the processor when the IS3 Enable bit is set. As shown in Figure 4 Input Strobe Timing, IS3 will fall T_{IS} minimum after data is valid on Port 3. If IS3 Enable is set in the I/O Port Control/Status Register, an interrupt will occur. If the latch enable bit in the I/O Control Status Register is set, this strobe will latch the input data from another device when that device has indicated that it has valid data.

Output Strobe ($\overline{OS3}$) (SC2)

This signal is used by the processor to strobe an external device, indicating valid data is on the I/O pins. The timing for the Output Strobe is shown in Figure 3. I/O Port Control/Status Register is discussed in the following section.

The following pins are available in the Expanded Modes.

Read Write (R/\overline{W}) (SC2)

This TTL compatible output signals the peripherals and memory devices whether the MPU is in a Read (high) or a Write (low) state. The normal standby state of this signal is Read (high). This output is capable of driving one TTL load and 90pF.

I/O Strobe (\overline{IOS}) (SC1)

In the expanded non-multiplexed mode of operation, \overline{IOS} internally decodes A_9 through A_{15} as zero's and A_8 as a one. This allows external access of the 256 locations from \$0100 to \$01FF. The timing diagrams are shown as Figures 1 and 2.

Address Strobe (AS) (SC1)

In the expanded multiplexed mode of operation address strobe is output on this pin. This signal is used to latch the 8 LSBs of address which are multiplexed with data on Port 3. An 8-bit latch is utilized in conjunction with Address Strobe, as shown in Figure 14. Address strobe signals the latch when it is time to latch the address lines so the lines can become data bus lines during the E pulse. The timing for this signal is shown in the S6801 Bus Timing, Figure 5. This signal is also used to disable the address from the multiplexed bus allowing a deselect time, T_{ASD} before the data is enabled to the bus.

S6801 Ports

There are four I/O ports on the S6801 MCU; three 8-bit ports and one 5-bit port. There are two control lines associated with one of the 8-bit ports. Each port has an associated write only Data Direction Register which allows each I/O line to be programmed to act as an input or an output. *A "1" in the corresponding Data Direction Register bit will cause that I/O line to be an output. A "0" in the corresponding Data Direction Register bit will cause the I/O line to be an input. There are four ports: Port 1, Port 2, Port 3, and Port 4. Their addresses and the addresses of their Data Direction registers are given in Table 2.

* The only exception is bit 1 of Port 2, which can either be data input or Timer output.

Table 2. Port and Data Direction Register Addresses

Ports	Port Address	Data Direction Register Address
I/O Port 1	\$0002	\$0000
I/O Port 2	\$0003	\$0001
I/O Port 3	\$0006	\$0004
I/O Port 4	\$0007	\$0005

I/O Port 1

This is an 8-bit port whose individual bits may be defined as inputs or outputs by the corresponding bit in its data direction register. The 8 output buffers have three-state capability, allowing them to enter a high impedance

state when the peripheral data lines are used as inputs. In order to be read properly, the voltage on the input lines must be greater than 2.0 volts for a logic "1" and less than 0.6 volt for a logic "0". As outputs, these lines are TTL compatible and may also be used as a source of up to 1mA at 1.5 volts to directly drive a Darlington base. After Reset, the I/O lines are configured as inputs. In all three modes, Port 1 is always parallel I/O.

I/O Port 2

This port has five lines that may be defined as inputs or outputs by its data direction register. The 5 output buffers have three-state capability, allowing them to enter a high impedance state when used as an input. In order to be read properly, the voltage on the input lines must be greater than 2.0 volts for a logic "1" and less than 0.8 volt for a logic "0". As outputs, this port has no internal pullup resistors but will drive TTL inputs directly. For driving CMOS inputs, external pullup resistors are required. After Reset, the I/O lines are configured as inputs. Three pins on Port 2 (pins 10, 9 and 8 of the chip) are used to program the mode of operation during reset. The values of these pins at reset are latched into the three MSBs (bits 7, 6, and 5) of Port 2 which are read only. This is explained in the Mode Selection Section.

In all three modes, Port 2 can be configured as I/O and provides access to the Serial Communications Interface and the Timer. Bit 1 is the only pin restricted to data input or Timer output.

I/O Port 3

This is an 8-bit port that can be configured as I/O, as data bus, or an address bus multiplexed with the data bus — depending on the mode of operation hardware programmed by the user at reset. As a data bus, Port 3 is bidirectional. As an input for peripherals, it must be supplied regular TTL levels, that is, greater than 2.0 volts for a logic "1" and less than 0.5 volt for a logic "0".

Its TTL compatible three-state output buffers are capable of driving one TTL load and 90pF. In the Expanded Modes, after reset, the data direction register is inhibited and data flow depends on the state of the R/W line. The input strobe (IS3) and the output strobe (OS3) used for handshaking are explained later.

In the three modes Port 3 assumes the following characteristics:

Single Chip Mode: Parallel Inputs/Outputs as programmed by its associated Data Direction Register. There are two control lines associated with this port in this mode,

an input strobe and an output strobe, that can be used for handshaking. They are controlled by the I/O Port Control/Status Register explained at the end of this section.

Expanded Non-Multiplexed Mode: In this mode Port 3 become the data bus (D₇-D₀).

Expanded Multiplexed Mode: In this mode Port 3 becomes both the data bus (D₇-D₀) and lower bits of the address bus (A₇-A₀). An address strobe output is true when the address is on the port.

I/O Port 3 Control/Status Register

	7	6	5	4	3	2	1	0
	IS3 FLAG	IS3 ENABLE	X	OSS	LATCH ENABLE	X	X	X
\$000F								

- Bit 0 Not used.
- Bit 1 Not used.
- Bit 2 Not used.
- Bit 3 Latch Enable. This controls the input latch for I/O Port 3. If this bit is set high the input data will be latched with the falling edge of the Input Strobe, IS3. This bit is cleared by reset, or CPU Read Port 3.
- Bit 4 (OSS) Output Strobe Select. This bit will select if the Output Strobe should be generated by a write to I/O Port 3 or a read of I/O Port 3. When this bit is cleared the strobe is generated by a read Port 3. When this bit is set the strobe is generated by a write Port 3.
- Bit 5 Not used.
- Bit 6 IS3 ENABLE. This bit will be the interrupt caused by IS3. When set to a low level the IS3 FLAG will be set by input strobe but the interrupt will not be generated. This bit is cleared by reset.
- Bit 7 IS3 FLAG. This is a read only status bit that is set by the falling edge of the input strobe, IS3. It is cleared by a read of the Control/Status Register followed by a read or write of I/O Port 3. Reset will clear this bit.

I/O Port 4

This is an 8-bit port that can be configured as I/O or as address lines depending on the mode of operation. In order to be read properly, the voltage on the input lines must be greater than 2.0 volts for a logic "1" and less than 0.8 volt for a logic "0". As outputs, each line is TTL compatible and can drive 1 TTL load and 90pF. After reset, the lines are configured as inputs. To use the pins as addresses, therefore, they should be pro-

grammed as outputs in the three modes. Port 4 assumes the following characteristics.

Single Chip Mode: Parallel Inputs/Outputs as programmed by its associated Data Direction Register.

Expanded Non-Multiplexed Mode: In this mode Port 4 is configured as the lower order address lines (A_7-A_0) by writing one's to the data direction register. When all eight address lines are not needed, the remaining line starting with the most significant bit, may be used as I/O (inputs only).

Expanded Multiplexed Mode: In this mode Port 4 is configured as the high order address lines ($A_{15}-A_8$) by writing one's to the data direction register. When all eight address lines are not needed, the remaining line, starting with the most significant bit, may be used as I/O (inputs only).

Mode Selection

The mode of operation that 6801 will operate in after Reset is determined by hardware that the user must wire on pins 10, 9, and 8 of the chip. These pins are the three LSBs (I/O2, I/O1, and I/O0 respectively) of Port 2. They are latched into programmed control bits PC2, PC1, and PC0 when reset goes high. I/O Port 2 Register is shown below.

S0003	7	6	5	4	3	2	1	0
	PC2	PC1	PC0	I/O4	I/O3	I/O2	I/O1	I/O0

An example of external hardware that could be used in the Expanded Non-Multiplexed Mode is given in Figure 9. In the Expanded Non-Multiplexed Mode, pins 10, 9 and 8 are programmed Hi, Lo, Hi respectively as shown.

Couplers between the pins on Port 2 and the peripherals attached may be required. If the lines go to devices which require signals at power up differing from the signals needed to program the 6801's mode, couplers are necessary.

The 14066B can be used to provide this isolation between the peripheral device and the MCU during reset. Figure 10 shows the logic diagram for the MC14066B. It is bidirectional and requires no external logic to determine the direction of the information flow. The logic shown insures that the data on the peripheral will not change before it is latched into the MCU and the MCU has started the reset sequence.

Figure 9. Diode Configuration for the Expanded Non-Multiplexed Mode






Figure 10. Quad Analog, Switch/Multiplexer in a Typical S6801 Circuit



CONTROL	SWITCH
0	OFF
1	ON

V CONTROL	V_{IN} TO V_{OUT} RESISTANCE
V_{SS}	>10 ⁴ OHMS TYP.
V_{DD}	300 OHMS TYP.




S6801 Basic Modes

The S6801 is capable of operating in three basic modes, (1) Single Chip Mode, (2) Expanded Multiplexed Mode (compatible with S6800 peripheral family), (3) Expanded Non-Multiplexed Mode.

Single Chip Mode

In the Single Chip Mode the ports are configured for I/O. In this mode, Port 3 has two associated control lines, an input strobe and an output strobe for handshaking data.



Expanded Non-Multiplexed Mode

In this mode the S6801 will directly address S6800 peripherals with no external logic. In this mode Port 3 becomes the data bus. Port 4 becomes the A₇-A₀ address bus or partial address and I/O (inputs only). Port 2 can be parallel I/O, serial only. In this mode the S6801 is expandable to 256 locations. The eight address lines associated with Port 4 may be substituted for I/O (inputs only) if a fewer number of address lines will satisfy the application.

Expanded Multiplexed Mode

In this mode Port 4 becomes higher order address lines with an alternative of substituting some of the address lines for I/O (inputs only). Port 3 is the data bus multiplexed with the lower order address lines differen-

tiated by an output called Address Strobe. Port 2 is 5 lines of Parallel I/O, SC1, Timer, or any combination thereof. Port 1 is 8 Parallel I/O lines. In this mode it is expandable to 65K words. (Figure 13)

Figure 12. S6801 MCU Expanded Non-Multiplexed Mode




Figure 13. S6801 MCU Expanded Multiplexed Mode




Table 3. Mode Selects

MODE		PROGRAM CONTROL			ROM	RAM	INTERRUPT VECTORS	BUS
7	Single Chip	Hi	Hi	Hi	I	I	I	I
6	Expanded Multiplexed	Hi	Hi	Lo	I	I	I	Ep/M
5	Expanded Non-Multiplexed	Hi	Lo	Hi	I	I	I	Ep
4	Single Chip Test	Hi	Lo	Lo	I(2)	I(1)	I	I
3	64K Address I/O	Lo	Hi	Hi	E	E	E	Ep/M
2	Ports 3 & 4 External	Lo	Hi	Lo	E	I	E	Ep/M
1		Lo	Lo	Hi	I	I	E	Ep/M
0	Test Data Outputted from ROM & ROM to I/O Port 3	Lo	Lo	Lo	I	I	I*	Ep/m

E — EXTERNAL all vectors are external
 I — INTERNAL
 Ep — EXPANDED MULTIPLEXED


*First two addresses read from external after reset
 (1) Address for RAM XX80-XXFF
 (2) ROM disabled

Lower Order Address Bus Latches

Since the data is multiplexed with the lower order address bus in Port 3, latches are required to latch those address bits. The SN74LS373 Transparent octal

D-type latch can be used with the S6801 to latch the least significant address byte. Figure 14 shows how to connect the latch to the S6801. The output control to the LS373 may be connected to ground.

Figure 14. Latch Connection



FUNCTION TABLE

OUTPUT CONTROL	ENABLE		OUTPUT
	D	D	
L	H	H	H
L	H	L	L
L	L	X	Q _i
H	X	X	Z


Programmable Timer

The S6801 contains an on-chip 16 bit programmable timer which may be used to perform measurements on an input waveform while independently generating an output waveform. Pulse widths for both input and output signals may vary from a few microseconds to many seconds. The timer hardware consists of:

- an 8-bit control and status register
- a 16-bit free running counter
- a 16-bit output compare register, and
- a 16-bit input capture register

A block diagram of the timer registers is shown in Figure 15.

Figure 15. Block Diagram of Timer Registers



*THE CHARACTERS ABOVE THE REGISTERS REPRESENT THEIR ADDRESS IN HEX.

Free Running Counter (\$0009:000A)

The key element in the programmable timer is a 16-bit free running counter which is driven to increasing values by the MPU ϕ . The counter value may be read by the MPU software at any time. The counter is cleared to zero on RESET and may be considered a read-only register with one exception. Any MPU write to the counter's address (\$09) will always result in a preset value of \$FFF8 being loaded into the counter regardless of the value involved in the write. The preset feature is intended for testing operation of the part, but may be of value in some applications.

Output Compare Register (\$000B:000C)

The Output Compare Register is a 16-bit read/write register which is used to control an output waveform. The contents of this register are constantly compared with the current value of the free running counter. When a match is found a flag is set (OCF) in the Timer Control and Status Register (TCSR) and the current value of the Output Level bit (OLVL) in the TCSR is

clocked to the output level register. Providing the Data Direction Register for Port 2, Bit 1 contains a "1" (output), the output level register value will appear on the pin for Port 2 Bit 1. The values in the Output Compare Register and Output level bit may then be changed to control the output level on the next compare value. The Output Compare Register is set to \$FFFF during RESET. The Compare function is inhibited for one cycle following a write to the high byte of the Output Compare Register to insure a valid 16-bit value is in the register before a compare is made.

Input Capture Register (\$000D:000E)

The Input Capture Register is a 16-bit read-only register used to store the current value of the free running counter when the proper transition of an external input signal occurs. This input transition change required to trigger the counter transfer is controlled by the input Edge bit (EDG) in the TOSR. The Data Direction Register bit for Port 1 Bit 0 should *be clear (zero) in order to gate in the external input signal to the edge detect unit in the timer.

*With Port 2 Bit 0 configured as an output and set to "1", the external input will still be seen by the edge detect unit.

Timer Control and Status Register (TCSR) (\$0008)

The Timer Control and Status Register consists of an 8-bit register of which all 8 bits are readable but only the low order 5 bits may be written. The upper three bits contain read-only timer status information and indicate that:

- a proper transition has taken place on the input pin with a subsequent transfer of the current counter value to the input capture register.

- a match has been found between the value in the free running counter and the output compare register, and
- when \$0000 is in the free running counter.

Each of the flags may be enabled onto the S6801 internal bus (RO2) with an individual Enable bit in the TCSR. If the 1-bit in the S6801 Condition Code Register has been cleared, a priority vectored interrupt will occur corresponding to the flag bit(s) set. A description for each bit follows:

TIMER CONTROL AND STATUS REGISTER	7	6	5	4	3	2	1	0	
	ICF	OCF	TOF	EICI	EOCI	ETOI	IEDG	OLVL	\$0008

- Bit 0 OLVL** **Output Level** — This value is clocked to the output level register on an output compare. If the DDR for Port 2 Bit 1 is set, the value will appear on the output pin.
- Bit 1 IEDG** **Input Edge** — This bit controls which transition of an input will trigger a transfer of the counter to the input capture register. The DDR for Port 2 Bit 0 must clear for this function to operate.
IEDG = 0 Transfer takes place on a negative (high-to-low transition).
IEDG = 1 Transfer takes place on a positive edge (low-to-high transition).
- Bit 2 ETOI** **Enable Timer Overflow Interrupt** — When set, this bit enables IRQ2 to occur on the internal bus for a TOF Interrupt; when clear the interrupt is inhibited.
- Bit EOCI** **Enable Output Compare Interrupt** — When set, this bit enables IRQ2 to appear on the internal bus for an input capture interrupt; when clear the interrupt is inhibited.
- Bit 4 EICI** **Enable Input Capture Interrupt** — When set, this bit enables IRQ2 to occur on the internal bus for an input capture interrupt; when clear the interrupt is inhibited.
- Bit 5 TOF** **Timer Overflow Flag** — This read-only bit is set when the counter contains \$0000. It is cleared by a read of the TCSR (with TOF set) followed by an MPU read of the Counter (\$09).
- Bit 6 OCF** **Output Compare Flag** — This read-only bit is set when a match is found between the output compare register and the free running counter. It is cleared by a read of the TCSR (with ODF set) followed by an MPU write to the output compare register (\$0B or \$0C).
- Bit 7 CF** **Input Capture Flag** — This read-only status bit is set by a proper transition on the input to the edge detect unit; it is cleared by a read of the TCSR (with ICF set) followed by an MPU read of the input Capture Register (\$0D).

Serial Communications Interface

The S6801 contains a full-duplex asynchronous serial communications interface (SCI) on board. Two serial data formats (standard mark/space [NRZ] or Bi-phase) are provided at several different data rates. The controller comprises a transmitter and a receiver which operate independently of each other but in the same data format and at the same data rate. Both transmitter

and receiver communicate with the MPU via the data bus and with the outside world via pins 2, 3, and 4 of Port 2. The hardware, software, and registers are explained in the following paragraphs.

Wake-up Feature

In a typical multi-processor application, the software protocol will usually contain a destination address in the initial byte(s) of the message. In order to permit non-

S6800 FAMILY

selected MPU's to ignore the remainder of the message, a wake-up feature is included whereby all further interrupt processing may be optionally inhibited until the beginning of the next message. When the next message appears, the hardware re-enables (or "wakes-up") for the next message. The "wake-up" is automatically triggered by a string of ten consecutive 1's which indicates an idle transmit line. The software protocol must provide for the short idle period between any two consecutive messages.

Programmable Options

The following features of the S6801 serial I/O section have programmable:

- format — standard mark/space (NRZ) or Bi-phase
- clock — external or internal
- Baud rate — one of 14 per given MPU ϕ 2 clock frequency or external clock X8 input
- wake-up feature — enabled or disabled

- interrupt requests — enabled or masked individually for transmitter and receiver data registers
- clock output — internal clock enabled or disabled to Port 2 (Bit 2)
- Port 2 (Bits 3 and 4) — dedicated or not dedicated to serial I/O individually for transmitter and receiver


Serial Communications Hardware

The serial communications hardware is controlled by 4 registers as shown in Figure 16. The registers include:

- an 8-bit control and status register
- a 4-bit rate and mode control register (write only)
- an 8-bit read-only receive data register and
- an 8-bit write-only transmit data register

In addition to the four registers, the serial I/O section utilizes Bit 3 (serial input) and Bit 4 (serial output) or Port 2. Bit 2 of Port 2 is utilized if the internal-clock-out or external-clock-in options are selected.

Figure 16. Serial I/O Registers



Transmit/Receive Control and Status (TRCS) Register

The TRCS register consists of an 8-bit register of which all 8 bits may be read while only bits 0-4 may be written. The register is initialized to \$20 on RESET. The bits in the TRCS register are defined as follows:

7	6	5	4	3	2	1	0	
RDRE	ORFE	TDRE	RIE	RE	TIE	TE	WU	ADDR. \$0011

- Bit 0 WU** **Wake-up on Next Message** — set by S6801 software cleared by hardware on receipt of ten consecutive 1's.
- Bit 1 TE** **Transmit Enable** — set by S6801 to produce preamble of nine consecutive 1's and to enable gating of transmitter output to Port 2, Bit 4 regardless of DDR value corresponding to this bit; when clear, serial I/O has no effect on Port 2 Bit 4.
- Bit 2 TIE** **Transmit Interrupt Enable** — when set, will permit an $\overline{\text{IRQ2}}$ interrupt to occur when Bit 5 (TDRE) is set; when clear, the TDRE value is masked from the bus.
- Bit 3 RE** **Receiver Enable** — when set, gates Port 2 Bit 3 to input of receiver regardless of DDR value for this bit; when clear, serial I/O has no effect on Port 2 Bit 3.
- Bit 4 RIE** **Receiver Interrupt Enable** — when set, will permit an $\overline{\text{IRQ2}}$ interrupt to occur when Bit 7 (RDRF) or Bit 6 (OR) is set; when clear, the interrupt is masked.
- Bit 5 TDRE** **Transmit Data Register Empty** — set by hardware when a transfer is made from the transmit data register to the output shift register. The TDRE bit is cleared by reading the status register, then writing a new byte into the transmit data register, TDRE is initialized to 1 by RESET.
- Bit 6 ORFE** **Over-Run-Framing Error** — set by hardware when an overrun or framing error occurs (receive only). An overrun is defined as a new byte received with last byte still in Data Register/Buffer. A framing error has occurred when the byte boundaries in bit stream are not synchronized to bit counter. The ORFE bit is cleared by reading the status register, then reading the Receive Data Register, or by RESET.
- Bit 7 RDRF** **Receiver Data Register Full** — set by hardware when a transfer from the input shift register to the receiver data register is made. The RDRF bit is cleared by reading the status register, then reading the Receive Data Register, or by RESET.

Rate and Mode Control Register

The Rate and Mode Control register controls the following serial I/O variables:

- Baud rate
- format
- Clock source, and
- Port 2 Bit 2 configuration

The register consists of 4 bits all of which are write-only and cleared on RESET. The 4 bits in the register may be considered as a pair of 2-bit fields. The two low order bits control the bit rate for internal clocking and the remaining two bits control the format and clock select logic. The register definition is as follows:

7	6	5	4	3	2	1	0	
X	X	X	X	CC1	CC0	S1	S0	ADDR. \$0010

- Bit 0 S0** **Speed Select** — These bits select the Baud rate for the internal clock. The four rates which may be selected are a function of the MPU $\phi 2$ clock frequency. Table 4 lists the available Baud rate.
- Bit 1 S1**
- Bit 2 CC0** **Clock Control and Format Select** — This 2-bit field controls the format and clock select logic. Table 5 defines the bit field.
- Bit 3 CC1**

Table 4. SCI Internal Baud Rates

S1, S0	XTAL	4.0MHz	4.9152MHz	2.5476MHz
	$\phi 2$	1.0MHz	1.2288MHz	0.6144MHz
00	$\phi 2 \div 16$	62.5K BITS/S	76.8K BITS/S	38.4K BITS/S
01	$\phi 2 \div 128$	7,812.5 BITS/S	9,600 BITS/S	4,800 BITS/S
10	$\phi 2 \div 1024$	976.6 BITS/S	1,200 BITS/S	600 BITS/S
11	$\phi 2 \div 4096$	244.1 BITS/S	300 BITS/S	150 BITS/S

Table 5. Bit Field

CC1, CC0	FORMAT	CLOCK SOURCE	PORT 2 BIT 2	PORT 2 BIT 3	PORT 2 BIT 4
00	BI-PHASE	INTERNAL	NOT USED	**	**
01	NRZ	INTERNAL	NOT USED	**	**
10	NRZ	INTERNAL	OUTPUT*	SERIAL INPUT	SERIAL OUTPUT
11	NRZ	EXTERNAL	INPUT	SERIAL INPUT	SERIAL OUTPUT

*CLOCK OUTPUT IS AVAILABLE REGARDLESS OF VALUES FOR BITS RE AND TE.

**BIT 3 IS USED FOR SERIAL INPUT IF RE = "1" IN TRCS; BIT 4 IS USED FOR SERIAL OUTPUT IF TE = "1" IN TRCS.

Internally Generated Clock

If the user wishes for the serial I/O to furnish a clock, the following requirements are applicable:

- the values of RE and TE are immaterial
- CC1, CC0 must be set to 10
- the maximum clock rate will be $\phi \# 16$
- the clock will be at $1 \times$ the bit rate and will have a rising edge at mid-bit

Externally Generated Clock

If the user wishes to provide an external clock for the serial I/O, the following requirements are applicable:

- the CC1, CC0, field in the Rate and Mode Control Register must be set to 11
- the external clock must be set to 8 times ($\times 8$) the desired baud rate and

- the maximum external clock frequency is 1.2MHz.

Serial Operations

The Serial I/O hardware should be initialized by the S6801 software prior to operation. This sequence will normally consist of:

- writing the desired operation control bits to the Rate and Mode Control Register and
- writing the desired operational control bits in the Transmit/Receive Control and Status Register.

The Transmitter Enable (TE) and Receiver Enable (RE) bits may be left set for dedicated operations.

Transmit Operations

The transmit operation is enabled by the TE bit in the Transmit/Receive Control and Status Register. This bit

when set, gates the output of the serial transmit shift register to Port 2 Bit 4 and takes unconditional control over the Data Direction Register value for Port 2, Bit 4.

Following a **RESET**, the user should configure both the Rate and Mode Control Register and the Transmit/Receiver Control and Status Register for desired operation. Setting the TE bit during this procedure initiates the serial output by first transmitting a ten-bit preamble of 1s. Following the preamble, internal synchronization is established and the transmitter section is ready for operation.

At this point one of two situations exist:

- a) if the Transmit Data Register is empty (TDRE = 1), a continuous string of ones will be sent indicating an idle line, or
- b) if data has been loaded into the Transmit Data Register (TDRE = 0), the word is transferred to the output shift register and transmission of the data word will begin.

During the transfer itself, the 0 start bit is first transmitted. Then the 8 data bits (beginning with bit 0) followed by the stop bit, are transmitted. When the Transmitter Data Register has been emptied, the hardware sets the TDRE flag bit.

If the S6801 fails to respond to the flag within the proper time, (TDRE is still set when the next normal transfer from the parallel data register to the serial output register should occur) then a 1 will be sent (instead of a 0) at "Start" bit time, followed by more 1s until more data is supplied to the data register. No 0s will be sent while TDRE remains a 1.

The Bi-phase mode operates as described above except that the serial output toggles each bit time, and on 1/2 bit times when a 1 is sent.

Receiver Operation

The receive operation is enabled by the RE bit which gates the serial input through Port 2 Bit 3. The receiver section operation is conditioned by the contents of the Transmit/Receive Control and Status Register and the Rate and Mode Control Register.

The receiver bit interval is divided into 8 sub-intervals for internal synchronization. In the standard, non-Bi-phase mode, the received bit stream is synchronized by the first 0 (space) encountered.

The approximate center of each bit time is strobed during the next 10 bits. If the tenth bit is not a 1 (stop bit) a

framing error is assumed, and bit ORFE is set. If the tenth bit is 1, the data is transferred to the Receiver Data Register, and interrupt flag RDRF is set. If RDRF is still set at the next tenth bit time, ORFE will be set, indicating an over-run has occurred. When the S6801 responds to either flag (RDRF or ORFE) by reading the status register followed by reading the Data Register RDRF (or ORFE) will be cleared.

Ram Control Register

This register, which is addressed at \$0014, gives status information about the standby RAM. An 0 in the RAM enable bit (RAM E) will disable the standby RAM, thereby protecting it at power down if V_{CC} is held greater than V_{SBB} volts, as explained previously in the signal description for V_{CC} Standby.

\$0014	STANDBY BIT	RAM E	X	X	X	X	X	X
--------	-------------	-------	---	---	---	---	---	---

- Bit 1 Not used.
- Bit 2 Not used.
- Bit 3 Not used.
- Bit 4 Not used.
- Bit 5 Not used.
- Bit 6 The RAM ENABLE control bit allows the user the ability to disable the standby RAM. This bit is set to a logic "one" by reset which enables the standby RAM and can be written to or zero under program control. When the RAM is disabled, logic "zero", data is read from external memory.
- Bit 7 The STANDBY BIT of the control register, \$0014, is cleared when the standby voltage is removed. This bit is a read/write status flag that the user can read which indicates that the standby RAM voltage has been applied, and the data in the standby RAM is valid.

The S6801 provides up to 65K bytes of memory for program and/or data storage. The memory map is shown in Figure 20.

Locations \$0020 through \$007F access external RAM or I/O Internal RAM is accessed at \$0080 through \$00FF. The RAM may be alternately selected by mask programming at location \$A000. However, if the user desires to access external RAM at those locations he may do so by clearing the RAM ENABLE control bit of the RAM Control Register. In this way an extra 126


S6800 FAMILY

bytes of external RAM are available. The first 64 bytes of the 128 bytes of on-chip RAM are provided with a separate power supply. This will maintain the 64 bytes of RAM in the power down mode as explained in the pin description for V_{CC} Standby.

A₁₂ and A₁₃ as zeros or ones to provide for \$C800, \$D800, \$E800 for the ROM address. A₁₂ and A₁₃ may also be don't care in this decoder. The primary address for the ROM will be \$F800.

The first 32 bytes are for the special purpose registers as shown in Table 6.

Figure 17. Memory Map



Locations \$0100 through \$01FF are available in the Expanded Non-Multiplexed Mode. The eight address lines of Port 4 make this 256 word expandability possible. Those not needed for address lines can be used as input lines instead.

The full range of addresses available to the user is in the Expanded Multiplexed Mode. Locations \$0200 through \$F7FF can be used as external RAM, external ROM, or I/O. Any higher order bit not required for addressing can be used as I/O as in the Expanded Non-Multiplexed Mode.

The internal ROM is located at \$F800 through \$FFFF. The decoder for the ROM may be mask programmed on

Table 6. Special Registers

HEX ADDRESS	REGISTER
00	DATA DIRECTION 1
01	DATA DIRECTION 2
02	I/O PORT 1
03	I/O PORT 2
04	DATA DIRECTION 3
05	DATA DIRECTION 4
06	I/O PORT 3
07	I/O PORT 4
08	TCSR
09	COUNTER HIGH BYTE
0A	COUNTER LOW BYTE
0B	OUTPUT COMPARE HIGH BYTE
0C	OUTPUT COMPARE LOW BYTE
0D	INPUT CAPTURE HIGH BYTE
0E	INPUT CAPTURE LOW BYTE
0F	I/O PORT 3 C/S REGISTER
10	SERIAL RATE AND MODE REGISTER
11	SERIAL CONTROL AND STATUS REGISTER
12	SERIAL RECEIVER DATA REGISTER
13	SERIAL TRANSMIT DATA REGISTER
14	RAM/EROM CONTROL REGISTER
15-1F	RESERVED

Figure 18. Memory Map for Interrupt Vectors

	VECTOR		DESCRIPTION
	MS	LS	
Highest Priority	FFFE	FFFF	Restart
	FFFC	FFFD	Non-Maskable Interrupt
	FFFA	FFFD	Software Interrupt
	FFF8	FFF9	IRQ1/Interrupt Strobe S
	FFF6	FFF7	IRQ2/Timer Input Capture
	FFF4	FFF5	IRQ2/Timer Output Compare
Lowest Priority	FFF2	FFF3	IRQ2/Timer Overflow
	FFF0	FFF1	IRQ2/Serial I/O Interrupt

General Description of Instruction Set


The S6801 is upward object code compatible with the S6800 as it implements the full S6800 instruction set. The execution times of key instructions have been reduced to increase throughput. In addition, new instructions have been added; these include 16-bit operations and a hardware multiply.

Included in the instruction set section are the following:

- MPU Programming Model (Figure 19)
- Addressing modes
- Accumulator and memory instructions—Table 7
- New instructions
- Index register and stack manipulations—Table 8
- Jump and branch instructions—Table 9
- Special operations—Figure 20
- Condition code register manipulation instructions—Table 10
- Instruction Execution times in machine cycles—Table 11
- Summary of cycle by cycle operation—Table 12

MPU Programming Model

The programming model for the S6801 is shown in Figure 19. The double (D) accumulator is physically the same as the A Accumulator concatenated with the B Accumulator so that any operation using accumulator D will destroy information in A and B.



MPU Addressing Modes

The S6801 eight-bit microcomputer unit has seven address modes that can be used by a programmer, with the addressing mode a function of both the type of instruction and the coding within the instruction. A summary of the addressing modes for a particular instruction can be found in Table 11 along with the associated instruction execution time that is given in machine cycles. With a clock frequency of 4MHz, these times would be microseconds.

Accumulator (ACCX) Addressing—In accumulator only addressing, either accumulator A or accumulator B is specified. These are one-byte instructions.

Immediate Addressing—In immediate addressing, the operand is contained in the second byte of the instruction except LDS and LDX which have the operand in the second and third bytes of the instruction. The MCU addresses this location when it fetches the immediate instruction for execution. These are two or three-byte instructions.

Direct Addressing—In direct addressing, the address of the operand is contained in the second byte of the instruction. Direct addressing allows the user to directly address the lowest 256 bytes in the machine i.e., locations zero through 255. Enhanced execution times are achieved by storing data in these locations. In most configurations, it should be a random access memory. These are two-byte instructions.

Extended Addressing—In extended addressing, the address contained in the second byte of the instruction is used as the higher eight-bits of the address of the operand. The third byte of the instruction is used as the lower eight-bits of the address for the operand. This is an absolute address in memory. These are three-byte instructions.

Indexed Addressing—In indexed addressing, the address contained in the second byte of the instruction is added to the index register's lowest eight bits in the MCU. The carry is then added to the higher order eight bits of the index register. This result is then used to address memory. The modified address is held in a temporary address register so there is no change to the index register. These are two-byte instructions.

Implied Addressing—In the implied addressing mode the instruction gives the address (i.e., stack pointer, index register, etc.). These are one-byte instructions.

Relative Addressing—In relative addressing, the address contained in the second byte of the instruction is added to the program counter's lowest eight bits plus two. The carry or borrow is then added to the high eight bits. This allows the user to address data within a range of -125 to +120 bytes of the present instruction. These are two-byte instructions.

Table 7. Accumulator & Memory Instructions

Operations	ACCUMULATOR AND MEMORY	ADDRESSING MODES												Boolean/Arithmetic Operation	H	I	N	Z	V	C			
		IMMED.		DIRECT		INDEX		EXTEND		INHERENT													
	MNEMONIC	OP	~	#	OP	~	#	OP	~	#	OP	~	#	OP	~	#							
ADD	ADDA	8B	2	2	9B	3	2	AB	4	2	BB	4	3				A + M → A	↓	•	↓	↓	↓	↓
	ADDB	CB	2	2	DB	3	2	EB	4	2	FB	4	3				B + M → B	↓	•	↓	↓	↓	↓
ADD DOUBLE	ADDD	C3	4	3	D3	5	2	E3	6	2	F3	6	3				A: B + M: M + 1 → A: B	•	•	↓	↓	↓	↓
ADD ACCUMULATORS	ABA													1B	2	1	A + B → A	↓	•	↓	↓	↓	↓
ADD WITH CARRY	ADCA	89	2	2	99	3	2	A9	4	2	B9	4	3				A + M + C → A	•	•	↓	↓	↓	↓
	ADCB	C9	2	2	D9	3	2	E9	4	2	F9	4	3				B + M + C → B	•	•	↓	↓	↓	↓
AND	ANDA	84	2	2	94	3	2	A4	4	2	B4	4	3				A M → A	•	•	↓	↓	↓	R •
	ANDB	C4	2	2	D4	3	2	E4	4	2	F4	4	3				B M → B	•	•	↓	↓	↓	R •
BIT TEST	BIT A	85	2	2	95	3	2	A5	4	2	B5	4	3				A M	•	•	↓	↓	↓	R •
	BIT B	C5	2	2	D5	3	2	E5	4	2	F5	4	3				B M	•	•	↓	↓	↓	R •
CLEAR	CLR							6F	6	2	7F	6	3				00 → M	•	•	R	S	R	R
	CLRA													4F	2	1	00 → A	•	•	R	S	R	R
	CLRB													5F	2	1	00 → B	•	•	R	S	R	R
COMPARE	CMPA	81	2	2	91	3	2	A1	4	2	B1	4	3				A - M	•	•	↓	↓	↓	↓
	CMPB	C1	2	2	D1	3	2	E1	4	2	F1	4	3				B - M	•	•	↓	↓	↓	↓
COMPARE ACCUMULATORS	CBA													11	2	1	A - B	•	•	↓	↓	↓	↓
COMPLEMENT, 1'S	COM							63	6	2	73	6	3				M → M	•	•	↓	↓	↓	R S
	COMA													43	2	1	A → A	•	•	↓	↓	↓	R S
	COMB													53	2	1	B → B	•	•	↓	↓	↓	R S
COMPLEMENT, 2'S (NEGATE)	NEG							60	6	2	70	6	3				0C - M → M	•	•	↓	↓	↓	① ②
NEGB	NEGA													40	2	1	00 - A → A	•	•	↓	↓	↓	① ②
NEGB														50	2	1	00 - B → B	•	•	↓	↓	↓	① ②
DECIMAL ADJUST, A	DAA													19	2	1	Converts binary add of BCD characters into BCD format	•	•	↓	↓	↓	③
DECREMENT	DEC							6A	6	2	7A	6	3				M - 1 → M	•	•	↓	↓	↓	④ •
	DECA													4A	2	1	A - 1 → A	•	•	↓	↓	↓	④ •
	DECB													5A	2	1	B - 1 → B	•	•	↓	↓	↓	④ •
EXCLUSIVE OR	EORA	88	2	2	98	3	2	A8	4	2	B8	4	3				A ⊕ M → A	•	•	↓	↓	↓	R •
	EORB	C8	2	2	D8	3	2	E8	4	2	F8	4	3				B ⊕ M → B	•	•	↓	↓	↓	R •
INCREMENT	INC							9C	6	2	7C	6	3				M + 1 → M	•	•	↓	↓	↓	⑤ •
	INCA													4C	2	1	A + 1 → A	•	•	↓	↓	↓	⑤ •
	INCB													5C	2	1	B + 1 → B	•	•	↓	↓	↓	⑤ •
LOAD ACCUMULATOR	LDAA	86	2	2	96	3	2	A6	4	2	B6	4	3				M → A	•	•	↓	↓	↓	R •
	LDAB	C6	2	2	D6	3	2	E6	4	2	F6	4	3				M → B	•	•	↓	↓	↓	R •
LOAD DOUBLE ACCUMULATOR	LDAD	CC	3	3	DC	4	2	EC	5	2	FC	5	3				M + A M + 1 → B	•	•	↓	↓	↓	R •
MULTIPLY UNSIGNED	MUL													3D	10	1	A × B → AB	•	•	•	•	•	⑥
OR, INCLUSIVE	ORAA	8A	2	2	9A	3	2	AA	4	2	BA	4	3				A + M → A	•	•	↓	↓	↓	R •
	ORAB	CA	2	2	DA	3	2	EA	4	2	FA	4	3				B + M → B	•	•	↓	↓	↓	R •

The Condition Code Register notes are listed after Table 10.

Table 7. Accumulator & Memory Instructions (Continued)



ACCUMULATOR AND MEMORY		ADDRESSING MODES												OPERATION							
		IMMED.		DIRECT		INDEX		EXTEND		INHERENT											
Operations	MNEMONIC	OP	~ #	OP	~ #	OP	~ #	OP	~ #	OP	~ #	OP	~ #	Boolean/Arithmetic Operation	H	I	N	Z	V	C	
PUSH DATA	PSHA											36	3	1	A → M _{SP} SP - 1 → SP	•	•	•	•	•	•
	PSHB											37	3	1	B → M _{SP} SP - 1 → SP	•	•	•	•	•	•
PULL DATA	PULA											33	4	1	SP + 1 → SP. M _{SP} → A	•	•	•	•	•	•
	PULB											33	4	1	SP + 1 → SP. M _{SP} → B	•	•	•	•	•	•
ROTATE LEFT	ROL					69	6	2	79	6	3				M	•	•	•	•	•	•
	ROLA											49	2	1	A	•	•	•	•	•	•
	ROLB											59	2	1	B	•	•	•	•	•	•
ROTATE RIGHT	ROR					66	6	2	76	6	3				M	•	•	•	•	•	•
	RORA											46	2	1	A	•	•	•	•	•	•
	RORB											56	2	1	B	•	•	•	•	•	•
SHIFT LEFT Arithmetic	ASL					66	6	2	78	6	3				M	•	•	•	•	•	•
	ASLA											48	2	1	A	•	•	•	•	•	•
	ASLB											58	2	1	B	•	•	•	•	•	•
DOUBLE SHIFT LEFT, Arithmetic	ASLD											05	3	1		•	•	•	•	•	•
SHIFT RIGHT Arithmetic	ASR					67	6	2	77	6	3				M	•	•	•	•	•	•
	ASRA											47	2	1	A	•	•	•	•	•	•
	ASRB											57	2	1	B	•	•	•	•	•	•
SHIFT RIGHT, LOGICAL	LSR					64	6	2	74	6	3				M	•	•	•	•	•	•
	LSRA											44	2	1	A	•	•	•	•	•	•
	LSRB											54	2	1	B	•	•	•	•	•	•
DOUBLE SHIFT RIGHT LOGICAL	LSRD											04	3	1		•	•	R	•	•	•
STORE ACCUMULATOR	STAA			97	3	2	A7	4	2	B7	4	3			A → M	•	•	•	•	•	•
	STAB			D7	3	2	E7	4	2	B7	4	3			B → M	•	•	•	•	•	•
STORE DOUBLE ACCUMULATOR	STAD				DD	4	2	ED	5	2	FD	5	3		A → M B → M + 1	•	•	•	•	•	•
	SUBTRACT	SUBA	80	2	2	90	3	2	A0	4	2	B0	4	3	A - M → A	•	•	•	•	•	•
	SUBB	C0	2	2	D0	3	2	E0	4	2	F0	4	3	B - M → B	•	•	•	•	•	•	
DOUBLE SUBTRACT	SUBD	83	4	3	93	5	2	A3	6	2	B3	6	3	A, B - M, M + 1 → AB	•	•	•	•	•	•	
SUBTRACT ACCUMULATORS	SBA											10	2	1	A - B → A	•	•	•	•	•	•
SUBTRACT WITH CARRY	SBCA	82	2	2	92	3	2	A2	4	2	B2	4	3	A - M - C → A	•	•	•	•	•	•	
	SBCD	C2	2	2	D2	2	2	E2	4	2	F2	4	3	B - M - C → B	•	•	•	•	•	•	
TRANSFER ACCUMULATORS	TAB											16	2	1	A → B	•	•	•	•	•	•
	TBA											16	2	1	A → B	•	•	•	•	•	•
TEST ZERO OR MINUS	TST					6D	6	2	7D	6	3				M - 00	•	•	•	•	•	•
	TSTB											50	2	1	B - 00	•	•	•	•	•	•

S6800 FAMILY

The Condition Code Register notes are listed after Table 10.

Added Instructions

In addition to the existing S6800 Instruction Set, the following new instructions are incorporated in the S6801 Microcomputer.

- ABX** Adds the 8-bit unsigned accumulator B to the 16-bit X-Register taking into account the possible carry out of the low order byte of the X-Register $IX \leftarrow IX + ACCB$
- ADDD** Adds the double precision ACCD* to the double precision value M:M + 1 and places the results in ACCD. $ACCD \leftarrow (ACCD) + (M:M + 1)$
- ASLD** Shifts all bits of ACCAB one place to the left. Bit 0 is loaded with zero. The C bit is loaded from the most significant bit of ACCD. 
- LDD** Loads the contents of double precision memory location into the double accumulator A:B. The condition codes are set according to the data. $ACCD \leftarrow (M:M + 1)$
- LSRD** Shifts all bits of ACCD one place to the right. Bit 15 is loaded with zero. The C bit is loaded from the least significant bit to ACCD. 
- MUL** Multiplies the 8 bits in accumulator A with the 8 bits in accumulator B to obtain a 16-bit unsigned number in A:B. ACCA contains MSB of result. $ACCD \leftarrow ACCA * ACCB$
- PSHX** The contents of the index register is pushed onto the stack at the address contained in the stack pointer. The stack pointer is decremented by 2. $\downarrow (IXL), SP \leftarrow (SP) - 1$
 $\downarrow (IXL), SP \leftarrow (SP) - 1$
- PULX** The index register is pulled from the stack beginning at the current address contained in the stack pointer + 1. The stack pointer is incremented by 2 in total. $SP \leftarrow (SP) + 1; IXH$
 $SP \leftarrow (SP) + 1; IHL$
- STD** Stores the contents of double accumulator A:B in memory. The contents of ACCD remain unchanged. $M:M + 1 \leftarrow (ACCD)$

* ACCD is the 16-bit register (A:B) formed by concatenating the A and B accumulators. The A-accumulator is the most significant byte.

Table 8. Index Register and Stack Manipulation Instructions

POINTER OPERATIONS	MNEMONIC	IMMED. DIRECT INDEX EXTEND IMPLIED												Boolean/Arithmetic Operation	COND. CODE REG.															
		OP		~		#		OP		~		#			OP		~		#		H	I	N	Z	V	C				
		OP	~	#	OP	~	#	OP	~	#	OP	~	#		OP	~	#	OP	~	#										
Compare Index Reg	CPX	8C	4	3	9C	5	2	AC	6	2	BC	6	3							$X_H - M, X_L - (M + 1)$	•	•	⊙	⬇	⊙	•				
Decrement Index Reg	DEX													09	3	1								$X - 1 \rightarrow X$	•	•	•	⬇	•	•
Decrement Stack Pointer	DES													34	3	1								$SP - 1 \rightarrow SP$	•	•	•	•	•	•
Increment Index Reg	INX													08	3	1								$X + 1 \rightarrow X$	•	•	•	⬆	•	•
Increment Stack Pointer	INS													31	3	1								$1SP + 1 \rightarrow SP$	•	•	•	•	•	•
Load Index Reg	LDX	CE	3	3	DE	4	2	EE	5	2	FE	5	3											$M \rightarrow X_H, (M + 1) \rightarrow X_L$	•	•	⊙	⬆	R	•
Load Stack Pointer	LDS	8E	3	3	9E	4	2	AE	5	2	BE	5	3											$M \rightarrow SP_H, (M + 1) \rightarrow SP_L$	•	•	⊙	⬆	R	•
Store Index Reg	STX				DF	4	2	EF	5	2	FF	5	3											$X_H \rightarrow M, X_L \rightarrow (M + 1)$	•	•	⊙	⬆	R	•
Store Stack Pointer	STS				9F	5	2	AF	7	2	BF	6	3											$SP_H \rightarrow M, SP_L \rightarrow (M + 1)$	•	•	⊙	⬆	R	•
Index Reg → Stack Pointer	TXS													35	3	1								$X - 1 \rightarrow SP$	•	•	•	•	•	•
Stack Pointer → Index Reg	TSX													30	3	1								$SP + 1 \rightarrow X$	•	•	•	•	•	•
Add	ABX													3A	3	1								$B + X \rightarrow X$	•	•	•	•	•	•
Push Data	PSHX													3C	3	1								$X_L \rightarrow M_{SP}, SP - 1 \rightarrow SP$	•	•	•	•	•	•
																								$X_H \rightarrow H_{SP}, SP - 1 \rightarrow SP$	•	•	•	•	•	•
																								$SP + 1 \rightarrow SP, M_{SP} \rightarrow X_H$	•	•	•	•	•	•
Pull Data	PULX													30	5	1								$SP + 1 \rightarrow SP, M_{SP} \rightarrow X_L$	•	•	•	•	•	•

The Condition Code Register notes are listed after Table 10

Table 9. Jump and Branch Instructions

OPERATIONS	MNEMONIC	COND. CODE REG.																		
		RELATIVE		INDEX		EXTND		IMPLIED		BRANCH TEST										
		OP	~	#	OP	~	#	OP	~		#	OP	~	#	H	I	N	Z	V	C
Branch Always	BRA	20	4	2									None	•	•	•	•	•	•	
Branch If Carry Clear	BCC	24	4	2									C = 0	•	•	•	•	•	•	
Branch If Carry Set	BCS	25	4	2									C = 1	•	•	•	•	•	•	
Branch If = 0	BEQ	27	4	2									Z = 1	•	•	•	•	•	•	
Branch If ≥ Zero	BGE	2C	4	2									$N \oplus V = 0$	•	•	•	•	•	•	
Branch If >Zero	BGT	2E	4	2									$Z + (N \oplus V) = 0$	•	•	•	•	•	•	
Branch If Higher	BHI	22	4	2									C + Z = 0	•	•	•	•	•	•	
Branch If ≤Zero	BLE	2F	4	2									$Z + (N \oplus V) = 1$	•	•	•	•	•	•	
Branch If Lower Or Same	BLS	23	4	2									C + Z = 1	•	•	•	•	•	•	
Branch If < Zero	BLT	2D	4	2									$N \oplus V = 1$	•	•	•	•	•	•	
Branch If Minus	BMI	28	4	2									N = 1	•	•	•	•	•	•	
Branch If Not Equal Zero	BNE	20	4	2									Z = 0	•	•	•	•	•	•	
Branch If Overflow Clear	BVC	28	4	2									V = 0	•	•	•	•	•	•	
Branch If Overflow Set	BVS	29	4	2									V = 1	•	•	•	•	•	•	
Branch If Plus	BPL	2A	4	2									N = 0	•	•	•	•	•	•	
Branch To Subroutine	BSR	8D	8	2										•	•	•	•	•	•	
Jump	JMP				6E	4	2	7E	3	3			See Special Operations	•	•	•	•	•	•	
Jump To Subroutine	JSR				AD	8	2	8D	9	3			See Special Operations	•	•	•	•	•	•	
No Operation	NOP										01	2	1	Advances Prog. Cntr. Only	•	•	•	•	•	•
Return From Interrupt	RTI										3B	10	1		•	•	•	•	•	•
Return From Subroutine	RTS										39	5	1		•	•	•	•	•	•
Software Interrupt	SWI										3F	12	1	See Special Operations	•	•	•	•	•	•
Wait For Interrupt*	WAI										3E	9	1		•	•	•	•	•	•

Table 10. Condition Code Register Manipulation Instructions

OPERATIONS	MNEMONIC	IMPLIED			BOOLEAN OPERATION	COND. CODE REG.					
		OP	~	#		H	I	N	Z	V	C
		OP	~	#		H	I	N	Z	V	C
Clear Carry	CLC	0C	2	1	0 → C	•	•	•	•	•	R
Clear Interrupt Mask	CLI	0E	2	1	0 → I	•	R	•	•	•	•
Clear Overflow	CLV	0A	2	1	0 → V	•	•	•	•	R	•
Set Carry	SEC	0D	2	1	1 → C	•	•	•	•	•	S
Set Interrupt Mask	SEI	0F	2	1	1 → I	•	S	•	•	•	•
Set Overflow	SEV	0B	2	1	1 → V	•	•	•	•	S	•
Accumulator A → CCR	TAP	06	2	1	A → CCR	⑬					
CCR → Accumulator A	TPA	07	2	1	CCR → A	•	•	•	•	•	•

CONDITION CODE REGISTER NOTES: (Bit set if test is true and cleared otherwise).

- 1 (Bit V) Test Result = 10000000?
- 2 (Bit C) Test Result = 00000000?
- 3 (Bit C) Test: Decimal value of most significant BCD Character greater than nine? (Not cleared if previously set.)
- 4 (Bit V) Test: Operand = 10000000 prior to execution?
- 5 (Bit V) Test: Operand = 01111111 prior to execution?
- 6 (Bit V) Test: Set equal to result of N⊕C after shift has occurred.
- 7 (Bit N) Test: Sign Bit of most significant (MS) byte = 1?
- 8 (Bit V) Test: 2's complement overflow from subtraction of MS bytes?
- 9 (Bit N) Test: Result less than zero? (Bit 15 = 1)
- 10 (All) Load Condition Code Register from Stack. (See Special Operations)
- 11 (Bit I) Set when interrupt occurs. If previously set, a Non-Maskable Interrupt as required to exit the wait state.
- 12 (All) Set according to the contents of Accumulator A.

Figure 20. Special Operations




Table 11. Instruction Execution Times in Machine Cycle

	ACCX	IMMEDIATE	DIRECT	EXTENDED	INDEXED	INHERENT	RELATIVE		ACCX	IMMEDIATE	DIRECT	EXTENDED	INDEXED	INHERENT	RELATIVE
ABA	•	•	•	•	•	2	•	INX	•	•	•	•	•	3	•
ABX	•	•	•	•	•	3	•	JMP	•	•	•	3	3	•	•
ADC	•	2	3	4	4	•	•	JSR	•	•	5	6	6	•	•
ADD	•	2	3	4	4	•	•	LDA	•	2	3	4	4	•	•
ADDD	•	4	5	6	6	•	•	LDD	•	3	4	5	5	•	•
AND	•	2	3	4	4	•	•	LDS	•	3	4	5	5	•	•
ASL	2	•	•	6	6	•	•	LDX	•	3	4	5	5	•	•
ASLD	•	•	•	•	•	3	•	LSR	2	•	•	6	6	•	•
ASR	2	•	•	6	6	•	•	LSRD	•	•	•	•	•	3	•
BCC	•	•	•	•	•	•	3	MUL	•	•	•	•	•	10	•
BCS	•	•	•	•	•	•	3	NEG	2	•	•	6	6	•	•
BEQ	•	•	•	•	•	•	3	NOP	•	•	•	•	•	2	•
BGE	•	•	•	•	•	•	3	ORA	•	2	3	4	4	•	•
BGT	•	•	•	•	•	•	3	PSH	3	•	•	•	•	•	•
BHI	•	•	•	•	•	•	3	PSHX	•	•	•	•	•	4	•
BIT	•	2	3	4	4	•	•	PUL	4	•	•	•	□	•	•
BLE	•	•	•	•	•	•	3	PULX	•	•	•	•	•	5	•
BLS	•	•	•	•	•	•	3	ROL	2	•	•	6	6	•	•
BLT	•	•	•	•	•	•	3	ROR	2	•	•	6	6	•	•
BMI	•	•	•	•	•	•	3	RTI	•	•	•	•	•	10	•
BNE	•	•	•	•	•	•	3	RTS	•	•	•	•	•	6	•
BPL	•	•	•	•	•	•	3	SBA	•	•	•	•	•	2	•
BRA	•	•	•	•	•	•	3	SBC	•	2	3	4	4	•	•
BSR	•	•	•	•	•	•	6	SEC	•	•	•	•	•	2	•
BVC	•	•	•	•	•	•	3	SEI	•	•	•	•	•	2	•
BVS	•	•	•	•	•	•	3	SEV	•	•	•	•	•	2	•
CBA	•	•	•	•	•	2	•	STA	•	•	3	4	4	•	•
CLC	•	•	•	•	•	2	•	STD	•	•	4	5	5	•	•
CLI	•	•	•	•	•	2	•	STS	•	•	4	5	6	•	•
CLR	2	•	•	6	6	•	•	STX	•	•	4	5	5	•	•
CLV	•	•	•	•	•	2	•	SUB	•	4	5	6	6	•	•
CMP	•	2	3	4	4	•	•	SUBD	•	4	5	6	6	•	•
COM	2	•	•	6	6	•	•	SWI	•	•	•	•	•	12	•
CPX	•	4	5	6	6	•	•	TAB	•	•	•	•	•	2	•
DAA	•	•	•	•	•	2	•	TAP	•	•	•	•	•	2	•
DEC	2	•	•	6	6	•	•	TBA	•	•	•	•	•	2	•
DES	•	•	•	•	•	3	•	TPA	•	•	•	•	•	2	•
DEX	•	•	•	•	•	3	•	TST	•	•	•	6	6	•	•
EOR	•	2	3	4	4	•	•	TSX	•	•	•	•	•	2	•
INC	2	•	•	6	6	•	•	TXS	•	•	•	•	•	3	•
INS	•	•	•	•	•	3	•	WAI	•	•	•	•	•	9	•

Summary of Cycle by Cycle Operation

Table 12 provides a detailed description of the information present on the Address Bus, Data Bus, and the Read/Write line (R/W) during each cycle for each instruction.

This information is useful in comparing actual with expected results during debug of both software and hardware as the control program is executed. The information is categorized in groups according to addressing mode and number of cycles per instruction. (In general, instructions with the same addressing mode and number of cycles execute in the same manner; exceptions are indicated in the table).

Table 12. Cycle by Cycle Operation

ADDRESS MODE & INSTRUCTIONS	CYCLE	CYCLE #	ADDRESS BUS	R/W LINE	DATA BUS
IMMEDIATE					
ADC EOR	2	1	OP CODE ADDRESS	1	OP CODE
ADD LDA AND ORA BIT SBC CMP SUB		2	OP CODE ADDRESS + 1	1	OPERAND DATA
LDS LDX	3	1	OP CODE ADDRESS	1	OP CODE
		2	OP CODE ADDRESS + 1	1	OPERAND DATA (High Order Byte)
		3	OP CODE ADDRESS + 2	1	OPERAND DATA (Low Order Byte)
CPX SUBD ADD	4	1	OP CODE ADDRESS	1	OP CODE
		2	OP CODE ADDRESS + 1	1	OPERAND DATA (High Order Byte)
		3	OP CODE ADDRESS + 2	1	OPERAND DATA (Low Order Byte)
		4	ADDRESS BUS FFFF	1	LOW BYTE OF RESTART VECTOR
DIRECT					
ADC EOR ADD LDA AND ORA BIT SBC CMP SUB	3	1	OP CODE ADDRESS	1	OP CODE
		2	OP CODE ADDRESS + 1	1	ADDRESS OF OPERAND
		3	ADDRESS OF OPERAND	1	OPERAND DATA
STA	3	1	OP CODE ADDRESS	1	OP CODE
		2	OP CODE ADDRESS + 1	1	DESTINATION ADDRESS
		3	DESTINATION ADDRESS	0	DATA FROM ACCUMULATOR
LDS LDX LDD	4	1	OP CODE ADDRESS	1	OP CODE
		2	OP CODE ADDRESS + 1	1	ADDRESS OF OPERAND
		3	ADDRESS OF OPERAND	1	OPERAND DATA (High Order Byte)
		4	OPERAND ADDRESS + 1	1	OPERAND DATA (Low Order Byte)
STS STX STD	4	1	OP CODE ADDRESS	1	OP CODE
		2	OP CODE ADDRESS + 1	1	ADDRESS OF OPERAND
		3	ADDRESS OF OPERAND	0	REGISTER DATA (High Order Byte)
		4	ADDRESS OF OPERAND + 1	0	REGISTER DATA (Low Order Byte)
CPX SUBD ADD	5	1	OP CODE ADDRESS	1	OP CODE
		2	OP CODE ADDRESS + 1	1	ADDRESS OF OPERAND
		3	OPERAND ADDRESS	1	OPERAND DATA (High Order Byte)
		4	OPERAND ADDRESS + 1	1	OPERAND DATA (Low Order Byte)
		5	ADDRESS BUS FFFF	1	LOW BYTE OF RESTART VECTOR
JSR	5	1	OP CODE ADDRESS	1	OP CODE
		2	OP CODE ADDRESS + 1	1	IRRELEVANT DATA
		3	SUBROUTINE ADDRESS	1	FIRST SUBROUTINE OP CODE
		4	STACK POINTER	0	RETURN ADDRESS (High Order Byte)
		5	STACK POINTER + 1	0	RETURN ADDRESS (Low Order Byte)

(continued)

Table 12. Cycle by Cycle Operation (continued)

ADDRESS MODE & INSTRUCTIONS	CYCLE	CYCLE #	ADDRESS BUS	R/W LINE	DATA BUS
INDEXED					
JMP	3	1	OP CODE ADDRESS	1	OP CODE
		2	OP CODE ADDRESS + 1	1	OFFSET
		3	ADDRESS BUS FFFF	1	LOW BYTE OF RESTART VECTOR
ADC EOR ADD LDA AND ORA BIT SBC CMP SUB	4	1	OP CODE ADDRESS	1	OP CODE
		2	OP CODE ADDRESS + 1	1	OFFSET
		3	ADDRESS BUS FFFF	1	LOW BYTE OF RESTART VECTOR
		4	INDEX REGISTER PLUS OFFSET	1	OPERAND DATA
STA	4	1	OP CODE ADDRESS	1	OP CODE
		2	OP CODE ADDRESS + 1	1	OFFSET
		3	ADDRESS BUS FFFF	1	LOW BYTE OF RESTART VECTOR
		4	INDEX REGISTER PLUS OFFSET	0	OPERAND DATA
LDS LDX LDD	5	1	OP CODE ADDRESS	1	OP CODE
		2	OP CODE ADDRESS + 1	1	OFFSET
		3	ADDRESS BUS FFFF	1	LOW BYTE OF RESTART VECTOR
		4	INDEX REGISTER PLUS OFFSET	1	OPERAND DATA (High Order Byte)
		5	INDEX REGISTER + 1	1	OPERAND DATA (Low Order Byte)
STS STX STD	5	1	OP CODE ADDRESS	1	OP CODE
		2	OP CODE ADDRESS + 1	1	OFFSET
		3	ADDRESS BUS FFFF	1	LOW BYTE OF RESTART VECTOR
		4	INDEX REGISTER PLUS OFFSET	0	OPERAND DATA (High Order Byte)
		5	INDEX REGISTER PLUS OFFSET	0	OPERAND DATA (Low Order Byte)
ASL LSR ASR NEG CLR ROL COM ROR DEC TST (1) INC	6	1	OP CODE ADDRESS	1	OP CODE
		2	OP CODE ADDRESS + 1	1	OFFSET
		3	ADDRESS BUS FFFF	1	LOW BYTE OF RESTART VECTOR
		4	INDEX REGISTER PLUS OFFSET	1	CURRENT OPERAND DATA
		5	ADDRESS BUS FFFF	1	CURRENT OPERAND DATA
		6	INDEX REGISTER PLUS OFFSET	0	NEW OPERAND DATA
CPX SUBD ADDD	6	1	OP CODE ADDRESS	1	OP CODE
		2	OP CODE ADDRESS + 1	1	OFFSET
		3	ADDRESS BUS FFFF	1	LOW BYTE OF RESTART VECTOR
		4	INDEX REGISTER + OFFSET	1	OPERAND DATA (High Order Byte)
		5	INDEX REGISTER + OFFSET	1	OPERAND DATA (Low Order Byte)
		6	ADDRESS BUS FFFF	1	LOW BYTE OF RESTART VECTOR
JSR	6	1	OP CODE ADDRESS	1	OP CODE
		2	OP CODE ADDRESS + 1	1	OFFSET
		3	ADDRESS BUS FFFF	1	LOW BYTE OF RESTART VECTOR
		4	INDEX REGISTER + OFFSET	1	FIRST SUBROUTINE OP CODE
		5	STACK POINTER	0	RETURN ADDRESS (Low Order Byte)
		6	STACK POINTER + 1	0	RETURN ADDRESS (High Order Byte)
EXTENDED					
JMP	3	1	OP CODE ADDRESS	1	OP CODE
		2	OP CODE ADDRESS + 1	1	JUMP ADDRESS (High Order Byte)
		3	OP CODE ADDRESS	1	JUMP ADDRESS (Low Order Byte)

(continued)

Table 12. Cycle by Cycle Operation (continued)

ADDRESS MODE & INSTRUCTIONS	CYCLE	CYCLE #	ADDRESS BUS	R/W LINE	DATA BUS
EXTENDED					
ADC EOR ADD LDA AND ORA BIT SBC CMP SUB	4	1 2 3 4	OP CODE ADDRESS OP CODE ADDRESS + 1 OP CODE ADDRESS + 2 ADDRESS OF OPERAND	1 1 1 1	OP CODE ADDRESS OF OPERAND ADDRESS OF OPERAND (Low Order Byte) OPERAND DATA
STA A STA B	4	1 2 3 4	OP CODE ADDRESS OP CODE ADDRESS + 1 OP CODE ADDRESS + 2 OPERAND DESTINATION ADDRESS	1 1 1 0	OP CODE DESTINATION ADDRESS (High Order Byte) DESTINATION ADDRESS (Low Order Byte) DATA FROM THE ACCUMULATOR
LDS LDX LDD	5	1 2 3 4 5	OP CODE ADDRESS OP CODE ADDRESS + 1 OP CODE ADDRESS + 2 ADDRESS OF OPERAND ADDRESS OF OPERAND + 1	1 1 1 1 1	OP CODE ADDRESS OF OPERAND (High Order Byte) ADDRESS OF OPERAND (Low Order Byte) OPERAND DATA (High Order Byte) OPERAND DATA (Low Order Byte)
STS STX STD	5	1 2 3 4 5	OP CODE ADDRESS OP CODE ADDRESS + 1 OP CODE ADDRESS + 2 ADDRESS OF OPERAND ADDRESS OF OPERAND	1 1 1 0 0	OP CODE ADDRESS OF OPERAND (High Order Byte) ADDRESS OF OPERAND (Low Order Byte) OPERAND DATA (High Order Byte) OPERAND DATA (Low Order Byte)
ASL LSR ASR NEG CLR ROL COM ROR DEC TST (1) INC	6	1 2 3 4 5 6	OP CODE ADDRESS OP CODE ADDRESS + 1 OP CODE ADDRESS + 2 ADDRESS OF OPERAND ADDRESS BUS FFFF ADDRESS OF OPERAND	1 1 1 1 1 0	OP CODE ADDRESS OF OPERAND (High Order Byte) ADDRESS OF OPERAND (Low Order Byte) CURRENT OPERAND DATA LOW BYTE OF RESTART VECTOR NEW OPERAND DATA
CPX SUBD ADD	6	1 2 3 4 5 6	OP CODE ADDRESS OP CODE ADDRESS + 1 OP CODE ADDRESS + 2 OPERAND ADDRESS OPERAND ADDRESS + 1 ADDRESS BUS FFFF	1 1 1 1 1 1	OP CODE OPERAND ADDRESS OPERAND ADDRESS (Low Order Byte) OPERAND DATA (High Order Byte) OPERAND DATA (Low Order Byte) LOW BYTE OF RESTART VECTOR
JSR	6	1 2 3 4 5 6	OP CODE ADDRESS OP CODE ADDRESS + 1 OP CODE ADDRESS + 2 SUBROUTINE STARTING ADDRESS STACK POINTER STACK POINTER - 1	1 1 1 1 0 0	OP CODE ADDRESS OF SUBROUTINE (High Order Byte) ADDRESS OF SUBROUTINE (High Order Byte) OP CODE OF NEXT INSTRUCTION RETURN ADDRESS (Low Order Byte) ADDRESS OF OPERAND (High Order Byte)
INHERENT					
ABA DAA SEC ASL DEC SEI ASR INC SEV CBA LSR TAB CLC NEG TAP CLI NOP TBA CLR ROL TPA CLV ROR TST COM SBA	2	1 2	OP CODE ADDRESS OP CODE ADDRESS + 1	1 1	OP CODE OP CODE OF NEXT INSTRUCTION

Table 12. Cycle by Cycle Operation (continued)

ADDRESS MODE & INSTRUCTIONS	CYCLE	CYCLE #	ADDRESS BUS	R/W LINE	DATA BUS
INHERENT					
ABX	3	1	OP CODE ADDRESS	1	OP CODE
		2	OP CODE ADDRESS + 1	1	IRRELEVANT DATA
		3	ADDRESS BUS FFFF	1	LOW BYTE OF RESTART VECTOR
ASLD LSRD	3	1	OP CODE ADDRESS	1	OP CODE
		2	OP CODE ADDRESS + 1	1	IRRELEVANT DATA
		3	ADDRESS BUS FFFF	1	LOW BYTE OF RESTART VECTOR
DES INS	3	1	OP CODE ADDRESS	1	OP CODE
		2	OP CODE ADDRESS + 1	1	OP CODE OF NEXT INSTRUCTION
		3	PREVIOUS REGISTER CONTENTS	1	IRRELEVANT DATA
INX DEX	3	1	OP CODE ADDRESS	1	OP CODE
		2	OP CODE ADDRESS + 1	1	OP CODE OF NEXT INSTRUCTION
		3	ADDRESS BUS FFFF	1	LOW BYTE OF RESTART VECTOR
PSHA PSHB	3	1	OP CODE ADDRESS	1	OP CODE
		2	OP CODE ADDRESS + 1	1	OP CODE OF NEXT INSTRUCTION
		3	STACK POINTER	0	ACCUMULATOR DATA
ISX	3	1	OP CODE ADDRESS	1	OP CODE
		2	OP CODE ADDRESS + 1	1	OP CODE OF NEXT INSTRUCTION
		3	STACK POINTER	1	IRRELEVANT DATA
TXS	3	1	OP CODE ADDRESS	1	OP CODE
		2	OP CODE ADDRESS + 1	1	OP CODE OF NEXT INSTRUCTION
		3	ADDRESS BUS FFFF	1	LOW BYTE OF RESTART VECTOR
PULA PULB	4	1	OP CODE ADDRESS	1	OP CODE
		2	OP CODE ADDRESS + 1	1	OP CODE OF NEXT INSTRUCTION
		3	STACK POINTER	1	IRRELEVANT DATA
		4	STACK POINTER	1	
PSHX	4	1	OP CODE ADDRESS	1	OP CODE
		2	OP CODE ADDRESS + 1	1	IRRELEVANT DATA
		3	STACK POINTER	0	INDEX REGISTER (Low Order Byte)
		4	STACK POINTER - 1	0	INDEX REGISTER (High Order Byte)
PULX	5	1	OP CODE ADDRESS	1	OP CODE
		2	OP CODE ADDRESS + 1	1	IRRELEVANT DATA
		3	STACK POINTER	1	IRRELEVANT DATA
		4	STACK POINTER + 1	1	INDEX REGISTER (High Order Byte)
		5	STACK POINTER + 2	1	INDEX REGISTER (Low Order Byte)
BCC BHT BNE BCS BLE BPL BEQ BLS BRA BGE BLT BVC BGT BMT BVS	3	1	OP CODE ADDRESS	1	OP CODE
		2	OP CODE ADDRESS + 1	1	BRANCH OFFSET
		3	ADDRESS BUS FFFF	1	LOW BYTE OF RESTART VECTOR
BSR	6	1	OP CODE ADDRESS	1	OP CODE
		2	OP CODE ADDRESS + 1	1	BRANCH OFFSET
		3	ADDRESS BUS FFFF	1	LOW BYTE OF RESTART VECTOR
		4	SUBROUTINE STARTING ADDRESS	1	RETURN ADDRESS (Low Order Byte)
		5	STACK POINTER	0	RETURN ADDRESS (Low Order Byte)
		6	STACK POINTER - 1	0	RETURN ADDRESS (High Order Byte)

Figure 21. S6801 MCU Single-Chip Dual Processor Configuration





Figure 22. S6801 MCU Expanded Non-Multiplexed Mode



S6800
FAMILY

Figure 23. S6801 MCU Expanded Multiplexed Mode




Table 13. Mode and Port Summary

MCU	MODE	PORT 1 Eight Lines	PORT 2 Five Lines	PORT 3 Eight Lines	PORT 4 Eight Lines	CC1	CC2	SC1	SC2
S6801	SINGLE CHIP	I/O	I/O	I/O	I/O	XTAL1(I)	XTAL2(I)	IS3(O)	OS3(O)
	EXPANDED MUX	I/O	I/O	ADDRESS BUS (A0-A7) DATA BUS (D0-D7)	ADDRESS BUS* (A8-A15)	XTAL(I)	XTAL2(I)	AS(O)	R/ \bar{W} (O)
	EXPANDED NON-MUX	I/O	I/O	DATA BUS (D0-D7)	ADDRESS BUS* (A0-A7)	XTAL1(I)	XTAL2(I)	IOS(O)	R/ \bar{W} (O)

*These lines can be substituted for I/O (Input Only) starting with the most significant address line.


I = Input
O = Output
BA = Bus Available

R/ \bar{W} = Read/Write
CC = Crystal Control

IS = Input Strobe
OS = Output Strobe

IOS = I/O Select
CS = Chip Select

AS = Address Strobe
SC = Strobe Control



**MICROPROCESSOR
WITH CLOCK AND RAM**


Features

- On-Chip Clock Circuit
- 128x8-Bit On-Chip RAM (S6802)
- 32 Bytes of RAM Are Retainable (S6802)
- Software-Compatible With the S6800
- Expandable to 64K Words
- Standard TTL-Compatible Inputs and Outputs
- 8-Bit Word Size
- 16-Bit Memory Addressing
- Interrupt Capability
- Clock Rates:
S6802/S6808 — 1.0MHz
S68A02/S68A08 — 1.5MHz
S68B02/S68B08 — 2.0MHz

General Description

The S6802/S6808 are monolithic 8-bit microprocessors that contain all the registers and accumulators of the present S6800 plus an internal clock oscillator and driver on the same chip. In addition, the S6802 has 128 bytes of RAM on board located at hex addresses 0000 to 007E. The first 32 bytes of RAM, at addresses 0000 to 001F, may be retained in a low power mode by utilizing V_{CC} standby, thus facilitating memory retention during a power-down situation. The S6808 is functionally identical to the S6802 except for the 128 bytes of RAM. The S6808 does not have any RAM.

The S6802/S6808 are completely software compatible with the S6800 as well as the entire S6800 family of parts. Hence, the S6802/S6808 are expandable to 64K words. When the S6802 is interfaced with the S6846 ROM-I/O-Timer chip, as shown in the Block Diagram below, a basic 2-chip microcomputer system is realized.



S6802/A/B/S6808/A/B

Absolute Maximum Ratings

Supply Voltage, V_{CC}	-0.3V to +7.0V
Input Voltage, V_{IN}	-0.3V to +7.0V
Operating Temperature Range, T_A	0° to +70°C
Storage Temperature Range, T_{stg}	-55°C to +150°C
Thermal Resistance, θ_{JA}	
Plastic	100°C/W
Ceramic	50°C/W

This device contains circuitry to protect the inputs against damage due to high static voltage or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

D.C. Characteristics:

($V_{CC} = 5.0V \pm 5\%$, $V_{SS} = 0$, $T_A = 0^\circ C$ to +70°C unless otherwise noted.)

Symbol	Parameter		Min.	Typ.	Max.	Units
V_{IH}	Input High Voltage	Logic, EXtal RESET	$V_{SS} + 2.0$ $V_{SS} + 4.0$	—	V_{CC} V_{CC}	V
V_{IL}	Input Low Voltage	Logic, EXtal, RESET	$V_{SS} - 0.3$	—	$V_{SS} + 0.8$	V
I_{IN}	Input Leakage Current ($V_{IN} = 0$ to 5.25V, $V_{CC} = \text{Max}$)	Logic*	—	1.0	2.5	μA
V_{OH}	Output High Voltage ($I_{LOAD} = -205\mu A$, $V_{CC} = \text{Min}$) ($I_{LOAD} = -145\mu A$, $V_{CC} = \text{Min}$) ($I_{LOAD} = -100\mu A$, $V_{CC} = \text{Min}$)	DO-D7 AO-A15, R/W, VMA, E BA	$V_{SS} + 2.4$ $V_{SS} + 2.4$ $V_{SS} + 2.4$	— — —	— — —	V V V V
V_{OL}	Output Low Voltage ($I_{LOAD} = 1.6mA$, $V_{CC} = \text{Min}$)		—	—	$V_{SS} + 0.4$	V
P_D	Power Dissipation	(Measured at $T_A = 0^\circ C$)	—	0.600	1.2	W
C_{IN}	Capacitance # ($V_{IN} = 0$, $T_A = 25^\circ C$, $f = 1.0MHz$)	DO-D7 Logic Inputs, EXtal	— —	10 6.5	12.5 10	pF pF
C_{OUT}		AO-A15, R/W, VMA	—	—	12	pF
V_{CC} Standby	V_{CC}		4.0	—	5.25	v
I_{DD} Standby	I_{DD} Standby		—	—	8.0	mA

Clock Timing ($V_{CC} = 5.0V \pm 5\%$, $V_{SS} = 0$, $T_A = 0^\circ C$ to +70°C unless otherwise noted)

Symbol	Parameter	S6802/S6808			S68A02/S68A08			S68B02/S68B08			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	Min.	Typ.	Max.	
f	Frequency of Operation										
f_{Xtal}	Input Clock + 4 Crystal Frequency	0.1	—	1.0	0.1	—	1.5	.1	—	2	MHz
t_{CYC}	Cycle Time	1.0	—	4.0	1.0	—	6.0	1.0	—	8	
t_{ϕ}	Fall Time Measured between $V_{SS} + 0.4V$ and $V_{SS} - 2.4V$	1.0	—	10	6.7	—	10	.50	—	10	μs
		—	—	25	—	—	25	—	—	25	ns

*Except IRO and NMI, which require 3K Ω pull-up load resistors for wire-OR capability at optimum operation. Does not include EXtal and Xtal, which are crystal inputs.
#Capacitance are periodically sampled rather than 100% tested.

S6800
FAMILY

Read/Write Timing (Figures 1 through 5; Load Circuit of Figure 3.)
 ($V_{CC} = 5.0V \pm 5\%$, $V_{SS} = 0$, $T_A = 0^\circ C$ to $+70^\circ C$ unless otherwise noted)

Symbol	Parameter	S6802/S6808			S68A02/S68A08			S68B02/S68B08			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	Min.	Typ.	Max.	
t_{AD}	Address Delay C = 90pF C = 30pF		100	270			180 165			150 135	ns
t_{ACC}	Peripheral Read Access Time	575			360			250			ns
t_{DSR}	Data Setup Time Read	100			70			60			ns
t_{DHR}	Data Hold Time Read	10	30		10			10			ns
t_{AH}	Address Hold Time (Address, R/W, VMA)	20			20			20			ns
t_{DDW}	Data Delay Time Write Processor Controls			225			170			160	ns
t_{DHW}	Data Hold Time Write	30			20			20			ns
t_{PCS}	Processor Control Setup Time	200			140			110			ns
t_{PCr}, t_{PCf}	Processor Control Rise and Fall Time			100			100			100	ns

Figure 1. Read Data from Memory or Peripherals




Figure 2. Write Data in Memory or Peripherals





Figure 3. Bus Timing Test Load



- C = 130pF FOR D0 - D7, E
- = 90pF FOR A0 - A15, R/W, AND VMA
- = 30pF FOR BA
- R = 11.7 KΩ FOR D0 - D7, E
- = 16.5KΩ FOR A0 - A15, R/W, AND VMA
- = 24KΩ FOR BA

Figure 4. Typical Data Bus Output Delay Versus Capacitive Loading




Figure 5. Typical Read/Write, VMA, and Address Output Delay Versus Capacitive Loading





Figure 6. Expanded Block Diagram



S6800 FAMILY

Functional Description

MPU Registers

A general block diagram of the S6802 is shown in Figure 6. As shown, the number and configuration of the registers are the same as for the S6800. The 128x8 bit RAM has been added to the basic MPU. The first 32 bytes may be operated in a low power mode via a V_{CC} standby. These 32 bytes can be retained during power-up and power-down conditions via the RE signal.

The MPU has three 16-bit registers and three 8-bit registers available for use by the programmer (Figure 7).

Program Counter—The program counter is a two byte (16 bits) register that points to the current program address.

Stack Pointer—The stack pointer is a two byte register that contains the address of the next available location in an external push-down/pop-up stack. This stack is normally a random access Read/Write memory that may have any location (address) that is convenient. In

those applications that require storage of information in the stack when power is lost, the stack must be non-volatile.

Index Register—The index register is a two byte register that is used to store data or a sixteen-bit memory address for the Indexed mode of memory addressing.

Accumulators—The MPU contains two 8-bit accumulators that are used to hold operands and results from an arithmetic logic unit (ALU).

Condition Code Register—The condition code register indicates the results of an Arithmetic Logic Unit operation: Negative (N), Zero (Z), Overflow (V), Carry from bit 7 (C), and Half Carry from bit 3 (H). These bits of the Condition Code Register are used as testable conditions for the conditional branch instructions. Bit 4 is the interrupt mask bit (I). The used bits of the Condition Code Register (b6 and b7) are ones.

Figure 8 shows the order of saving the microprocessor status within the stack.

Figure 7. Programming Model of the Microprocessing Unit





Figure 8. Saving the Status of the Microprocessor in the Stack



- SP = STACK POINTER
- CC = CONDITION CODES (ALSO CALLED THE PROCESSOR STATUS BYTE)
- ACCB = ACCUMULATOR B
- ACCA = ACCUMULATOR A
- IXH = INDEX REGISTER, HIGHER ORDER 8 BITS
- IXL = INDEX REGISTER, LOWER ORDER 8 BITS
- PCH = PROGRAM COUNTER, HIGHER ORDER 8 BITS
- PCL = PROGRAM COUNTER, LOWER ORDER 8 BITS

S6802/S6808 MPU Description

Proper operation of the MPU requires that certain control and timing signals be provided to accomplish specific functions and that other signal lines be monitored to determine the state of the processor. These control and timing signals for the S6802/S6808 are identical to those of the S6800 except that TSC, DBE, $\phi 1$, $\phi 2$ input, and two unused pins have been eliminated, and the following signal and timing lines have been added:

- RAM Enable (RE)
- Crystal Connections EXTal and Xtal
- Memory Ready (MR)
- VCC Standby
- Enable $\phi 2$ Output (E)

The following is a summary of the S6802/S6808 MPU signals:

Address Bus (A0-A15)—Sixteen pins are used for the address bus. The outputs are capable of driving one standard TTL load and 130pF.


Data Bus (D0-D7)—Eight pins are used for the data bus. It is bi-directional, transferring data to and from the memory and peripheral devices. It also has three-state-output buffers capable of driving one standard TTL load and 130pF.

Halt—When this input is in the low state, all activity in the machine will be halted. This input is level sensitive. In the halt mode, the machine will stop at the end of an instruction, Bus Available will be at a high state, Valid Memory Address will be at a low state, and all other three-state lines will be in the three-state mode. The address bus will display the address of the next instruction.

To insure single instruction operation, transition of the Halt line must not occur during the last 200ns of E and the Halt line must go high for one Clock cycle.

Read/Write (R/W)—This TTL compatible output signals the peripherals and memory devices whether the MPU is in a Read (high) or Write (low) state. The normal standby state of this signal is Read (high).

Figure 9. Power-up and Reset Timing



NOTE: IF OPTION 1 IS CHOSEN, RESET AND RE PINS CAN BE TIED TOGETHER.

S6800 FAMILY

When the processor is halted, it will be in the logical one state. This output is capable of driving one standard TTL load and 90pF.

Valid Memory Address (VMA)—This output indicates to peripheral devices that there is a valid address on the address bus. In normal operation, this signal should be utilized for enabling peripheral interfaces such as the PIA and ACIA. This signal is not three-state. One standard TTL load and 90pF may be directly driven by this active high signal.

Bus Available (BA)—The Bus Available signal will normally be in the low state; when activated, it will go to the high state indicating that the microprocessor has stopped and that the address bus is available. This will occur if the $\overline{\text{Halt}}$ line is in the low state or the processor is in the WAIT state as a result of the execution of a WAIT instruction. At such time, all three-state output drivers will go to their off state and other outputs to their normally inactive level. The processor is removed from the WAIT state by the occurrence of a maskable (mask bit I = 0) or non-maskable interrupt. This output is capable of driving one standard TTL load and 30pF.

Interrupt Request ($\overline{\text{IRQ}}$)—This level sensitive input requests that an interrupt sequence be generated within the machine. The processor will wait until it completes the current instruction that is being executed before it recognizes the request. At that time, if the interrupt mask bit in the Condition Code Register is not set, the machine will begin an interrupt sequence. The Index Register, Program Counter, Accumulators, and Condition Code Register are stored away on the stack. Next the MPU will respond to the interrupt request by setting the interrupt mask bit high so that no further interrupts may occur. At the end of the cycle, a 16-bit address will be loaded that points to a vectored address which is located in memory locations FFF8 and FFF9. An address loaded at these locations causes the MPU to branch to an interrupt routine in memory.


The $\overline{\text{Halt}}$ line must be in the high state for interrupts to be serviced. Interrupts will be latched internally while $\overline{\text{Halt}}$ is low.

The $\overline{\text{IRQ}}$ has a high impedance pull-up device internal to the chip; however a 3k Ω external resistor to V_{CC} should be used for wire-OR and optimum control of interrupts.

Reset—This input is used to reset and start the MPU from a power down condition, resulting from a power failure or an initial start-up of the processor. When this line is low, the MPU is inactive and the information in

the registers will be lost. If a high level is detected on the input, this will signal the MPU to begin the restart sequence. This will start execution of a routine to initialize the processor from its reset condition. All the higher order address lines will be forced high. For the restart, the last two (FFFE, FFFF) locations in memory will be used to load the program that is addressed by the program counter. During the restart routine, the interrupt mask bit is set and must be reset before the MPU can be interrupted by $\overline{\text{IRQ}}$. Power-up and reset timing and power-down sequences are shown in Figures 9 and 10, respectively.

Figure 10. Power-Down Sequence



When $\overline{\text{RESET}}$ is released it must go through the low to high threshold without bouncing, oscillating, or otherwise causing an erroneous $\overline{\text{RESET}}$ (less than 3 clock cycles). This may cause improper MPU operation.

$\overline{\text{Reset}}$, when brought low, must be held low for at least 3 clock cycles. This allows the S6802/S6808 adequate time to respond internally to reset. This function is independent of the 20ms power up reset that is required.

Non-Maskable Interrupt (NMI)—A low-going edge on this input requests that a non-mask-interrupt sequence be generated within the processor. As with the Interrupt Request signal, the processor will complete the current instruction that is being executed before it recognizes the NMI signal. The interrupt mask bit in the Condition Code Register has no effect on NMI.

The Index Register, Program Counter, Accumulators, and Condition Code Register are stored away on the stack. At the end of the cycle, a 16-bit address will be loaded that points to a vectoring address which is located in memory locations FFFC and FFFD. An address loaded at these locations caused the MPU to branch to a non-maskable interrupt routine in memory.

$\overline{\text{NMI}}$ has a high impedance pull-up resistor internal to the chip; however a 3k Ω external resistor to V_{CC} should be used for wire-OR and optimum control of interrupts.

Inputs $\overline{\text{TRQ}}$ and $\overline{\text{MMI}}$ are hardware interrupt lines that are sampled when E is high and will start the interrupt routine on a low E following the completion of an instruction.

Figure 12 is a flow chart describing the major decision paths and interrupt vectors of the microprocessor. Table 2 gives the memory map for interrupt vectors.

RAM Enable (RE)—A TTL-compatible RAM enable input controls the on-chip RAM of the S6802. When placed in the high state, the on-chip memory is enabled to respond to the MPU controls. In the low state, RAM is disabled. This pin may also be utilized to disable reading and writing the on-chip RAM during power-down situation. RAM enable must be low three clock cycles before V_{CC} goes below 4.75V during power-down to retain the on board RAM contents during V_{CC} standby.

The Data Bus will be in the output mode when the internal RAM is accessed, which prohibits external data from entering the MPU. Note that the internal RAM is fully decoded from \$0000 to \$007F and these locations must be disabled when internal RAM is accessed.

Extal and Xtal—The S6802/S6808 has an internal oscillator that may be crystal controlled. These connections are for a parallel resonant fundamental crystal.

(AT cut) A divide-by-four circuit has been added to the S6802 so that a 4MHz crystal may be used in lieu of a 1MHz crystal for a more cost effective system. Pin 39 of the S6802/S6808 may be driven externally by a TTL input signal if a separate clock is required. Pin 38 is to be left open in this mode. If the external clock is used it may not be halted for more than 4.5 μ s. The S6802/S6808 is a dynamic part except for internal RAM, and requires the external clock to retain information. Figure 11a shows the crystal parameters. In applications where other than a 4.0MHz crystal is used, Table 1 gives the designer the crystal parameters to be specified. The table contains the entire spectrum of usable crystals (that lie between 1.0MHz and 4.0MHz) may be interpolated from the table. Figure 11b shows the crystal connection.

Table 1. Crystal Parameters


Y1 CRYSTAL FREQUENCY	C1 & C2	C LOAD	R1 (MAX)	C ₀ (MAX)
4.0MHz	27pF	24pF	50 ohms	7.0pF
3.58MHz	27pF	20pF	50 ohms	7.0pF
3.0MHz	27pF	18pF	75 ohms	6.7pF
2.5MHz	27pF	18pF	74 ohms	6.0pF
2.0MHz	33pF	24pF	100 ohms	5.5pF
1.5MHz	39pF	27pF	200 ohms	4.5pF
1.0MHz	39pF	30pF	250 ohms	4.0pF

Table 2. Memory Map for Interrupt Vectors

VECTOR		DESCRIPTION
MS	LS	
FFFE	FFFF	RESTART
FFFC	FFFD	NON-MASKABLE INTERRUPT
FFFA	FFFB	SOFTWARE INTERRUPT
FFF8	FFF9	INTERRUPT REQUEST

Note: Memory Read (MR), Halt, RAM Enable (RE) and Non-Maskable interrupt should always be tied to the correct high or low state if not used.

Figure 11a. Crystal Parameters




AT - Cut Parallel Resonance Crystal
 C₀ = 7pF Max.
 FREQ = 4.0MHz @ C₁ = 24pF
 R_S = 50 ohms Max.
 Frequency Tolerance - \pm 5% to \pm 0.02%
 The best E output "Worst Case Design" tolerance is \pm 0.05% (500ppm) using A \pm 0.02 crystal.

Tolerance Note:

Critical timing loops may require a better tolerance than \pm 5%. Because of production deviations and the Temperature Coefficient of the S6802, the best "worst case design" tolerance is \pm 0.05% (500 ppm) using a \pm 0.02% crystal. If the S6802 is not going to be used over its entire temperature range of 0°C to 70°C, a much tighter overall tolerance can be achieved.

Figure 11b. Crystal Connection



C1 - C2 = 27pF

S6800 FAMILY



MICROCOMPUTER


Features

Hardware

- 8-Bit Architecture
- 64 Bytes RAM
- 1100 Bytes ROM
- 116 Bytes of Self Check ROM
- 28-Pin Package
- Memory Mapped I/O
- Internal 8-Bit Timer with 7-Bit Prescaler
- Vectored Interrupts— External, Timer, Software, Reset
- 20 TTL/CMOS Compatible I/O Line
8 Lines LED Compatible
- On-Chip Clock Circuit
- Self-Check Capability
- Low Voltage Inhibit
- 5 Vdc Single Supply

Software

- Similar to 6800
- Byte Efficient Instruction Set
- Versatile Interrupt Handling
- True Bit Manipulation
- Bit Test and Branch Instruction
- Indexed Addressing for Tables
- Memory Usable as Registers/Flags
- 10 Addressing Modes
- Powerful Instruction Set
 - All 6800 Arithmetic Instructions
 - All 6800 Logical Instructions
 - All 6800 Shift Instructions
 - Single Instruction Memory Examine/Change
 - Full Set of Conditional Branches



General Description

The S6805 is an 8-bit single chip microcomputer. It is the first member of the growing microcomputer family that contains a CPU, on-chip clock, ROM, RAM, I/O and timer. A basic feature of the 6805 is an instruction set

very similar to the S6800 family of microprocessors. Although the 6805 is not strictly source nor object code compatible, an experienced 6800 user can easily write 6805 code. Also a 6805 user will have no trouble moving up to the 6801 or 6809 for more complex tasks.

Absolute Maximum Ratings

Supply Voltage, V_{CC}	-0.3V to +7.0V
Input Voltage, V_{IN}	-0.3V to +7.0V
Operating Temperature Range, T_A	0° to +70°C
Storage Temperature Range, T_{stg}	-55°C to +150°C
Thermal Resistance, θ_{JA}	
Plastic	85°C/W
Ceramic	50°C/W
Cerdip	51°C/W

This device contains circuitry to protect the inputs against damage due to high static voltage or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit. For proper operation it is recommended that V_{IN} and V_{OUT} be constrained to the range $V_{SS} (V_{IN} \text{ or } V_{OUT}) + V_{CC}$

Electrical Characteristics: $V_{CC} = +5.25 \text{ Vdc} \pm 0.5\text{Vdc}$, $V_{SS} = \text{GND}$, $T_A = 0^\circ - 70^\circ\text{C}$ unless otherwise noted

Symbol	Characteristic	Min.	Typ.	Max.	Unit	
V_{IH}	Input High Voltage	$\overline{\text{RESET}}$	4.0	—	V_{CC}	Vdc
		$\overline{\text{INT}}$	4.0	—	V_{CC}	Vdc
		All Other	$V_{SS} + 2.0$	—	V_{CC}	Vdc
V_{IH}	Input High	Timer Mode	$V_{SS} + 2.0$	—	V_{CC}	Vdc
V_{IH}	Voltage Timer	Self-Check Mode	—	9.0	15.0	Vdc
V_{IL}	Input Low Voltage	$\overline{\text{RESET}}$	$V_{SS} - 0.3$	—	0.8	Vdc
		$\overline{\text{INT}}$	$V_{SS} - 0.3$	—	1.5	Vdc
		All Other	$V_{SS} - 0.3$	—	$V_{SS} + 0.8$	Vdc
V_H	$\overline{\text{INT}}$ Hysteresis	—	100	—	mV_{CC}	
P_D	Power Dissipation	—	350	—	mW	
C_{IN}	Input Capacitance	EXTL	—	25	—	pF
		All Other	—	10	—	pF
LVR	Low Voltage Recover	—	—	4.75	Vdc	
LVI	Low Voltage Inhibit	—	3.5	—		

Switching Characteristics: $V_{CC} = +5.25 \text{ V} \pm 0.5 \text{ Vdc}$, $V_{SS} = \text{GND}$, $T_A = 0^\circ - +70^\circ\text{C}$ unless otherwise noted

Symbol	Characteristic	Min.	Typ.	Max.	Unit
f_{cl}	Clock Frequency	0.4	—	4.0	MHz
t_{CYC}	Cycle Time	1.0	—	10	μs
t_{IWL}	$\overline{\text{INT}}$ Pulse Width	$t_{CYC} + 250$	—	—	ns
t_{RWL}	$\overline{\text{RESET}}$ Pulse Width	$t_{CYC} + 250$	—	—	ns
t_{RHL}	Delay Time Reset (External Cap. = 0.47 μF)	20	50	—	ms

Port Electrical Characteristics: $V_{CC} = + 5.25 \text{ Vdc} \pm 0.5 \text{ Vdc}$, $V_{SS} = \text{GND}$, $T_A = 0^\circ - + 70^\circ \text{C}$ unless otherwise noted

Symbol	Characteristic	Min.	Typ.	Max.	Unit	Condition
Port A						
V_{OL}	Output Low Voltage	—	—	0.4	Vdc	$I_{LOAD} = 1.6\text{mA}$
V_{OH}	Output High Voltage	2.4	—	—	Vdc	$I_{LOAD} = 100\mu\text{A}$
V_{OH}	Output High Voltage	3.5	—	—	Vdc	$I_{LOAD} = - 10\mu\text{A}$
V_{IH}	Input High Voltage	$V_{SS} + 2.0$	—	V_{CC}	Vdc	$I_{LOAD} = - 300\mu\text{A}$ (max)
V_{IL}	Input Low Voltage	$V_{SS} - 0.3$	—	$V_{SS} + 0.8$	Vdc	$I_{LOAD} = 500\mu\text{A}$ (max)
Port B						
V_{OL}	Output Low Voltage	—	—	0.4	Vdc	$I_{LOAD} = 3.2\text{mA}$
V_{OL}	Output Low Voltage	—	—	1.0	Vdc	$I_{LOAD} = 10\text{mA}$ (sink)
V_{OH}	Output High Voltage	2.4	—	—	Vdc	$I_{LOAD} = - 200\mu\text{A}$
I_{OH}	Darlington Current Drive (Source)	- 1.0	—	- 10	mA	$V_O = 1.5\text{Vdc}$
V_{IH}	Input High Voltage	$V_{SS} + 2.0$	—	V_{CC}	Vdc	
V_{IL}	Input Low Voltage	$V_{SS} - 0.3$	—	$V_{SS} + 0.8$	Vdc	
Port C						
V_{OL}	Output Low Voltage	—	—	0.4	Vdc	$I_{LOAD} = 1.6\text{mA}$
V_{OH}	Output High Voltage	2.4	—	—	Vdc	$I_{LOAD} = - 100\mu\text{A}$
V_{IH}	Input High Voltage	$V_{SS} + 2.0$	—	V_{CC}	Vdc	
V_{IL}	Input Low Voltage	$V_{SS} - 0.3$	—	$V_{SS} + 0.8$	Vdc	
Off-State Input Current						
I_{TSI}	Three-State Ports B & C	—	2	20	μA	
Input Current						
I_{IN}	Timer at $V_{IN} = (0.4 \text{ to } 2.4 \text{ Vdc})$	—	—	20	μA	

Figure 1. TTL Equiv. Test Load (Port B)




Figure 2. CMOS Equiv. Test Load (Port A)




Figure 3. TTL Equiv. Test Load (Ports A and C)





Figure 6. Programming Model



Registers

The S6805 MCU contains two 8-bit registers (A and X), one 11-bit register (PC), two 5-bit registers (SP and CC) that are visible to the programmer (see Figure 6).

Accumulator (A)

The A-register is an 8-bit general purpose accumulator used for arithmetic calculations and data manipulation.

Index Register (X)

This 8-bit register is used for the indexed addressing mode. It provides an 8-bit address that may be added to an offset to create an effective address. The index register can also be used for limited calculations and data manipulations when using the read/modify/write instructions. In code sequences not employing the index register it can be used as a temporary storage area.

Program Counter (PC)

This 11-bit register contains the address of the next instruction to be executed.

Stack Pointer (SP)

The stack pointer is an 11-bit register that contains the address of the next free location on the stack. Initially, the stack pointer is set to location \$07F and is decremented as data is being pushed onto the stack and incremented as data is being pulled from the stack. The

six most significant bits of the stack pointer are permanently set to 000011. During an MCU reset or the reset stack pointer (RSP) instruction, the stack pointer is set to location \$07F. Subroutines and interrupts may be nested down to location \$061 which allows the programmer to use up to 15 levels of subroutine calls. A 16th subroutine call would save the return address correctly, but the stack pointer would not remain pointing into the stack area and there would be no way to return from any of the subroutines.

Condition Code Register (CC)

The condition code register is a 5-bit register in which each bit is used to indicate or flag the results of the instruction just executed. These bits can be individually tested by a program and specific action taken as a result of their state. Each individual condition code register bit is explained in the following paragraphs.

HALF CARRY (H)—Used during arithmetic operations (ADD and ADC) to indicate that a carry occurred between bits 3 and 4.

INTERRUPT (I)—This bit is set to mask the timer and external interrupt (\overline{INT}). If an interrupt occurs while this bit is set it is latched and will be processed as soon as the interrupt bit is reset.

NEGATIVE (N)—USED TO INDICATE that the result of the last arithmetic, logical or data manipulation was negative (bit 7 in result equal to a logical one).

ZERO (Z)—Used to indicate that the result of the last arithmetic, logical or data manipulation was zero.

CARRY/BORROW (C)—Used to indicate that a carry or borrow out of the arithmetic logic unit (ALU) occurred during the last arithmetic operation. This bit is also affected during bit test and branch instructions, shifts and rotates.

Timer

The MCU timer circuitry is shown in Figure 7. The 8-bit counter is loaded under program control and counts down toward zero as soon as the clock input is applied. When the timer reaches zero the timer interrupt request bit (bit 7) in the timer control register is set. The MCU responds to this interrupt by saving the present MCU state in the stack, fetching the timer interrupt vector from locations \$7F8 and \$7F9 and executing the interrupt routine. The timer interrupt can be masked by setting the timer interrupt mask bit (bit 6) in the timer control register. The interrupt bit (bit 1) in the condition code register will also prevent a timer interrupt from being processed.

The clock input to the timer can be from an external source applied to the TIMER input pin or it can be the internal $\phi 2$ signal. Note that when $\phi 2$ signal is used as the source it can be gated by an input applied to the TIMER input pin allowing the user to easily perform pulse-width measurements. The source of the clock input is one of the options that has to be specified before manufacture of the MCU. A prescaler option can be applied to the clock input that extends the timing interval up to a maximum of 128 counts before being applied to the counter. This prescaling option must also be specified before manufacturing begins. The timer continues to count past zero and its present count can be monitored at any time by monitoring the timer data register. This allows a program to determine the length of time since a timer interrupt has occurred and not disturb the counting process.

At power up or reset the prescaler and counter are initialized with all logical ones; the timer interrupt request bit (bit 7) is cleared and the timer request mask bit (bit 6) is set.

Self Check Mode:

The MCU includes a non-user mode pin that replaces the normal operating mode with one in which the internal data and address buses are available at the I/O ports. The ports are configured as follows in the test mode (some multiplexing of the address and data lines is necessary):

- The internal ROM and RAM are disabled and Port A becomes the input data bus on the $\phi 2$ of the clock and can be used to supply instructions of data to the MCU.

- Port B is also multiplexed. When $\phi 2$ is high, Port B is the output data bus, and when $\phi 2$ is low Port B is the address lines. The output data bus can be used to monitor the internal ROM or RAM.

- Port C becomes the last three address lines and a read/write control line.

The MCU incorporates a self test program within a 116 byte non-user accessible test program and some control logic on-chip. These 116 bytes of ROM test every addressing mode and nearly every CPU instruction (95% of the total microprocessor capability) while only adding 1% to the total overall die size.


To perform the self test, the MCU output lines of Port A and B must be externally interconnected (Figure 7) and LED's are connected to Port C to provide both a pass/fail indication (3Hz square wave).

The flowchart for the self test program (Figure 8) runs four tests:

- **I/O TEST:** Tests for I/O lines that are stuck in high, low, shorted state, or are missing a connection. The I/O lines are all externally wired together so that the program can look for problems by testing for the correct operation of the lines as inputs and outputs and for shorts between two adjacent lines.

- **ROM ERROR:** (Checksum wrong). The checksum value of the user program must be masked into the self check ROM when the microcomputer is built. The self check program then tests the user ROM by computing the checksum value, which should be equal to the masked checksum if all the bits in the ROM are prop-


Figure 7. Timer Block Diagram



erly masked. Address and data lines that are stuck high, low or to each other are also detected by this test. An inoperable ROM will (in most cases) prevent the running of the self check program.

- **RAM Bits Non-Functional:** The RAM is tested by the use of a walking bit pattern that is written into memory and then verified. Every in RAM is set to one and then to zero by using 9 different patterns as shown in Figure 9.

Figure 8. Interconnected Ports for Self Check Mode. Port C Gives Go/No Go and Diagnostic Information.



Self Test Routines

Program performs four main tests in the major loops and provides an output signal to indicate that the part is functional.

Interrupt Logic Failure: Using an I/O line the interrupt pin is toggled to create an interrupt. The main program runs long enough to allow the timer to underflow and causes the timer interrupt to be enabled.

If all of these tests are successful the program, then loops back to the beginning and starts testing again.

The self check program initially tries to get the MCU out of the reset state to indicate that the processor is at least working. The non-functional parts are thus immediately eliminated, and if the part fails at this first stage the program provides a means of determining the faulty section.

To place the MCU in the self check mode the voltage on the timer input (Figure 7) is raised to 8 volts which causes several operations to take place:

Figure 9. Flowchart of Self Test Routine




Figure 10. RAM Test Pattern

PATTERN #1								PATTERN #2							
0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0
1	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0
0	1	0	0	0	0	0	0	0	0	1	0	0	0	0	0
0	0	1	0	0	0	0	0	0	0	0	1	0	0	0	0
0	0	0	1	0	0	0	0	0	0	0	0	1	0	0	0
•								•							
•								•							
•								•							
•								•							
0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	1
0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0

PATTERN #8								PATTERN #9							
0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	1
0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0
1	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0
0	1	0	0	0	0	0	0	0	0	0	1	0	0	0	0
•								•							
•								•							
•								•							
•								•							
0	0	0	0	1	0	0	0	0	0	0	0	0	1	0	0
0	0	0	0	0	1	0	0	0	0	0	0	0	1	0	0
0	0	0	0	0	0	1	0	0	0	0	0	0	0	1	0

- The clocking source for the timer is shunted to the MCU internal clock to insure that the timer will run an underflow during the course of the program, no matter which clocking rate is masked.

- The address of the interrupt vectors (including the reset vector) are mapped into the self check ROM area. This allows the self check to test the interrupt structure.

The self check program is started by the reset signal instead of the normal program because the vectors (including the reset vector) have been overlaid. The self check program runs in an endless loop testing and retesting the processor as long as there are no errors. Signals on the I/O lines indicate that the test has passed, and if any test fails, the program stops by executing a branch to self instruction. The output lines then cease to toggle and two of the I/O lines will indicate the cause of failure.

RAM Test Pattern

“Walking bit” patterns test sequence sets and resets every bit in memory. (See Figure 10.)

Low Voltage Inhibit

As soon as the voltage at pin 3 (V_{CC}) falls to 4.5 volts, all I/O lines are put into a high impedance state. This prevents erroneous data from being given to an external device. When V_{CC} climbs back up to 4.6 volts a vectored reset is performed.

Table 1. Cause of Chip Failure as Shown in Bits 0 and 1 of I/O Port C

BIT 1	BIT 0	REASON FOR FAILURE
0	0	INTERRUPTS
0	1	I/O PORTS A OR B
1	0	RAM
1	1	ROM

Figure 11. Power Up and Reset Timing





Figure 12. Power Up Reset Delay Circuit



Resets

The MCU can be reset three ways; by the external reset input (\overline{RESET}), by the internal low voltage detect circuit already mentioned, and during the power up time. (See Figure 11.)

Upon power up, a minimum of 20 milliseconds is needed before allowing the reset input to go high. This time allows the internal oscillator to stabilize. Connecting a capacitor to the \overline{RESET} input as shown in Figure 12 will provide sufficient delay.

Internal Oscillator Options

The internal oscillator circuit has been designed to require a minimum of external components. The use of a crystal (AT cut, 4MHz max) or a resistor is sufficient to drive the internal oscillator with varying degrees of stability. A manufacturing mask option is available to provide better matching between the external components and the internal oscillator.

The different connection methods are shown in Figure 13. Crystal specifications are given in Figure 14. A resistor selection graph is given in Figure 15.

Figure 13. Internal Oscillator Options






Figure 14. Crystal Parameters



AT - CUT PARALLEL RESONANCE CRYSTAL
 $C_0 = 7pF$ MAX
 $FREQ = 4.0MHz$ @ $C_1 = 24pF$
 $R_S = 50$ OHMS MAX

Figure 15. Typical Resistor Selection Graph



Interrupts

The MCU can be interrupted three different ways; through the external interrupt (\overline{INT}) input pin, the internal timer interrupt request, and a software interrupt instruction (SWI). When any interrupt occurs, processing is suspended, the present MCU state is pushed on to the stack, the interrupt bit (I) in the condition code register is set, the address of the interrupt routine is obtained from the appropriate interrupt vector address, and the interrupt routine is executed. The interrupt service routines normally end with a return from interrupt (RTI) instruction which allows the MCU to resume processing of the program prior to the interrupt. Table 2 provides a listing of the interrupts, their priority, and the vector address that contain the starting address of the appropriate interrupt routine.

A sinusoidal signal (1kHz maximum) can be used to generate an external interrupt (\overline{INT}) as shown in Figure 16.

A flowchart of the interrupt processing sequence is given in Figure 17.


Table 2. Interrupt Priorities

Interrupt	Priority	Vector Address
RESET	1	\$7FE AND \$7FF
SWI	2	\$7FC AND \$7FD
INT	3	\$7FA AND \$7FB
TIMER	4	\$7F8 AND \$7F9

Input/Output

There are 20 input/output pins. All pins are programmable as either inputs or outputs under software control of the data direction registers. When programmed as outputs, all I/O pins read latched output data regardless of the logic level at the output pin due to output loading (see Figure 18). When port B is programmed for outputs, it is capable of sinking 10 milliamperes on each pin (one volt maximum). All input/output lines are TTL compatible as both inputs and outputs. Port A lines are CMOS compatible as outputs while Port B and C lines are CMOS compatible as inputs. Figure 19 provides some examples of port connections.

Figure 16. Typical Sinusoidal Interrupt Circuits



S6800 FAMILY

Figure 17. Interrupt Processing Flowchart




Figure 18. Typical Port I/O Circuitry





Figure 19. Typical Port Connections



Bit Manipulation

The MCU has the ability to set or clear any single random access memory or input/output bit (except the data direction registers) with a single instruction (BSET, BCLR). Any bit in the page zero read only memory can be tested, using the BRSET and BRCLR instructions, and the program branches as a result of its state. This capability to work with any bit in RAM, ROM or I/O allows the user to have individual flags in RAM or to handle single I/O bits as control lines. The example in Figure 20 illustrates the usefulness of the bit manipulation and test instructions. Assume that bit 0 of port A is connected to a zero crossing detector circuit and that bit 1 of port A is connected to the trigger of a TRIAC which powers the controlled hardware.

This program, which uses only seven ROM locations, provides turn-on of the TRIAC within 14 microseconds of the zero crossing. The timer could also be incorporated to provide turn-on at some later time which would permit pulse-width modulation of the controlled power.

Addressing Modes

The MCU has ten addressing modes available for use by the programmer. They are explained and illustrated briefly in the following paragraphs.

Figure 20. Bit Manipulation Example

```

        .
        .
        .
        .
        .
SELF 1 BRCLR 0, PORTA, SELF 1
        BSET 1, PORTA
        BCLR 1, PORTA
        .
        .
        .
        .
        .
    
```

S6800 FAMILY

Immediate—Refer to Figure 21. The immediate addressing mode accesses constants which do not change during program execution. Such instructions are two bytes long. The effective address (EA) is the PC and the operand is fetched from the byte following the opcode.

Direct—Refer to Figure 22 in direct addressing, the address of the operand is contained in the second byte of the instruction. Direct addressing allows the user to directly address the lowest 256 bytes in memory. All RAM space, I/O registers and 128 bytes of ROM are located in page zero to take advantage of this efficient memory addressing mode.

Extended—Refer to Figure 23. Extended addressing is used to reference any location in memory space. The EA is the contents of the two bytes following the opcode. Extended addressing instructions are three bytes long.

Relative—Refer to Figure 24. The relative addressing mode applies only to the branch instructions. In this mode the contents of the byte following the opcode is added to the program counter when the branch is taken. $EA = (PC) + 2 + Rel$. Rel is the contents of the location following the instruction opcode with bit 7 being the sign bit. If the branch is not taken Rel = 0, when a branch takes place, the program goes to somewhere within the range of + 129 bytes to - 127 of the present instruction. These instructions are two bytes long.

Indexed (No Offset)—Refer to Figure 25. This mode of addressing accesses the lowest 256 bytes of memory. These instructions are one byte long and their EA is the contents of the index register.

Indexed (8-Bit Offset)—Refer to Figure 26. The EA is calculated by adding the contents of the byte following

the opcode to the contents of the index register. In this mode, 511 low memory locations are accessible. These instructions occupy two bytes.

Indexed (16-Bit Offset)—Refer to Figure 27. This addressing mode calculates the EA by adding the contents of the two bytes following the opcode to the index register. Thus, the entire memory space may be accessed. Instructions which use this addressing mode are three bytes long.

Bit Set/Clear—Refer to Figure 28. This mode of addressing applies to instructions which can set or clear any bit on page zero. The lower three bits in the opcode specify the bit to be set or cleared while the byte following the opcode specifies the address in page zero

Bit Test and Branch—Refer to Figure 29. This mode of addressing applies to instructions which can test any bit in the first 256 locations (\$00-\$FF) and branch to any location relative to the PC. The byte to be tested is addressed by the byte following the opcode. The individual bit within that byte to be tested is addressed by the lower three bits of the opcode. The third byte is the relative address to be added to the program counter if the branch condition is met. These instructions are three bytes long. The value of the bit tested is written to the carry bit in the condition code register.

Inherent—Refer to Figure 30. The inherent mode of addressing has no EA. All the information necessary to execute an instruction is contained in the opcode. Direct operations on the accumulator and the index register are included in this mode of addressing. In addition, control instructions such as SWI, RTI belong to this group. All inherent addressing instructions are one byte long.

Figure 21. Immediate Addressing Example




Figure 22. Direct Addressing Example




Figure 23. Extended Addressing Example





Figure 24. Relative Addressing Example



S6800
FAMILY

Figure 25. Indexed (No Offset) Addressing Example




Figure 26. Indexed (8-Bit Offset) Addressing Example




Figure 27. Indexed (16-Bit Offset) Addressing Example




Figure 28. Bit Set/Clear Addressing Example




Figure 29. Bit Test and Branch Addressing Example





Figure 30. Inherent Addressing Example



S6800 FAMILY

Instruction Set

The MCU has a set of 59 basic instructions. They can be divided into five different types: register/memory, read/modify/write, branch, bit manipulation, and control. The following paragraphs briefly explain each type. All the instructions within a given type are presented in individual tables.

Register/Memory Instructions—Most of these instructions use two operands. One operand is either the accumulator or the index register. The other operand is obtained from memory using one of the addressing modes. The jump unconditional (JMP) and jump to subroutine (JSR) instructions have no register operand. Refer to Table 3.

Read/Modify/Write Instructions—These instructions read a memory location or a register, modify or test its contents, and write the modified value back to memory or to the register. The test for negative or zero (TST) instruction is an exception to the read/modify/write

instructions since it does not perform the write. Refer to Table 4.

Branch Instructions—The branch instructions cause a branch from the program when a certain condition is met. Refer to Table 5.

Bit Manipulation Instructions—These instructions are used on any bit in the first 256 bytes of the memory. One group either sets or clears. The other group performs the bit test and branch operations. Refer to Table 6.

Control Instructions—The control instructions control the MCU operations during program execution. Refer to Table 7.

Alphabetical Listing—The complete instruction set is given in alphabetical order in Table 8.

Opcod Map—Table 9 is an opcode map for the instructions used on the MCU.

Table 3. Register/Memory Instructions


Function	Mnemonic	ADDRESSING MODES																	
		IMMEDIATE			DIRECT			EXTENDED			INDEXED (No Offset)			INDEXED (8-Bit Offset)			INDEXED (16-Bit Offset)		
		OP Code	# Bytes	# Cycles	OP Code	# Bytes	# Cycles	OP Code	# Bytes	# Cycles	OP Code	# Bytes	# Cycles	OP Code	# Bytes	# Cycles	OP Code	# Bytes	# Cycles
LOAD A FROM MEMORY	LDA	A6	2	2	B6	2	4	C6	3	5	F6	1	4	E6	2	5	D6	3	6
LOAD X FROM MEMORY	LDX	AE	2	2	BE	2	4	CE	3	5	FE	1	4	EE	2	5	DE	3	6
STORE A IN MEMORY	STA	—	—	—	B7	2	5	C7	3	6	F7	1	5	E7	2	6	D7	3	7
STORE X IN MEMORY	STX	—	—	—	BF	2	5	CF	3	6	FF	1	5	EF	2	6	DF	3	7
ADD MEMORY TO A	ADD	AE	2	2	BB	2	4	CB	3	5	FB	1	4	EB	2	5	DB	3	6
ADD MEMORY AND CARRY TO A	ADC	A9	2	2	B9	2	4	C9	3	5	F9	1	4	E9	2	5	D9	3	6
SUBTRACT MEMORY	SUB	A0	2	2	B0	2	4	C0	3	5	F0	1	4	E0	2	5	D0	3	6
SUBTRACT MEMORY FROM A WITH BORROW	SBC	A2	2	2	B2	2	4	C2	3	5	F2	1	4	E2	2	5	D2	3	6
AND MEMORY TO A	AND	A4	2	2	B4	2	4	C4	3	5	F4	1	4	E4	2	5	D4	3	6
OR MEMORY WITH A	ORA	AA	2	2	BA	2	4	CA	3	5	FA	1	4	EA	2	5	DA	3	6
EXCLUSIVE OR MEMORY WITH A	EOR	A8	2	2	B8	2	4	C8	3	5	F8	1	4	E8	2	5	D8	3	6
ARITHMETIC COMPARE A WITH MEMORY	CMP	A1	2	2	B1	2	4	C1	3	5	F1	1	4	E1	2	5	D1	3	6
ARITHMETIC COMPARE X WITH MEMORY	CPX	A3	2	2	B3	2	4	C3	3	5	F3	1	4	E3	2	5	D3	3	6
BIT TEST MEMORY WITH A (Logical Compare)	BIT	A5	2	2	B5	2	4	C5	3	5	F5	1	4	E5	2	5	D5	3	6
JUMP UNCONDITIONAL	JMP	—	—	—	BC	2	3	CC	3	4	FC	1	3	EC	2	4	DC	3	5
JUMP TO SUBROUTINE	JSR	—	—	—	BD	2	7	CD	3	8	FD	1	7	ED	2	8	DD	3	9

Table 4. Read/Modify/Write Instructions

Function	Mnemonic	ADDRESSING MODES																	
		INHERENT (A)			INHERENT (X)			DIRECT			INDEXED (No Offset)			INDEXED (8-Bit Offset)					
		OP Code	# Bytes	# Cycles	OP Code	# Bytes	# Cycles	OP Code	# Bytes	# Cycles	OP Code	# Bytes	# Cycles	OP Code	# Bytes	# Cycles			
INCREMENT	INC	4C	1	4	5C	1	4	3C	2	6	7C	1	6	6C	2	7			
DECREMENT	DEC	4A	1	4	5A	1	4	3A	2	6	7A	1	6	6A	2	7			
CLEAR	CLR	4F	1	4	5F	1	4	3F	2	6	7F	1	6	6F	2	7			
COMPLEMENT	COM	43	1	4	53	1	4	33	2	6	73	1	6	63	2	7			
NEGATE (2's COMPLEMENT)	NEG	40	1	4	50	1	4	30	2	6	70	1	6	60	2	7			
ROTATE LEFT THRU CARRY	ROL	49	1	4	59	1	4	39	2	6	79	1	6	69	2	7			
ROTATE RIGHT THRU CARRY	ROR	46	1	4	56	1	4	36	2	6	76	1	6	66	2	7			
LOGICAL SHIFT LEFT	LSL	48	1	4	58	1	4	38	2	6	78	1	6	68	2	7			
LOGICAL SHIFT RIGHT	LSR	44	1	4	54	1	4	34	2	6	74	1	6	64	2	7			
ARITHMETIC SHIFT RIGHT	ASR	47	1	4	57	1	4	37	2	6	77	1	6	67	2	7			
TEST FOR NEGATIVE OR ZERO	TST	4D	1	4	5D	1	4	3D	2	6	7D	1	6	6D	2	7			

Table 5. Branch Instructions

Function	Mnemonic	RELATIVE ADDRESSING MODE		
		OP Code	# Bytes	# Cycles
BRANCH ALWAYS	BRA	20	2	4
BRANCH NEVER	BRN	21	2	4
BRANCH IFF HIGHER	BHI	22	2	4
BRANCH IFF LOWER OR SAME	BLS	23	2	4
BRANCH IFF CARRY CLEAR	BCC	24	2	4
(BRANCH IFF HIGHER OR SAME)	(BHS)	24	2	4
BRANCH IFF CARRY SET	BCS	25	2	4
(BRANCH IFF LOWER)	(BLO)	25	2	4
BRANCH IFF NOT EQUAL	BNE	26	2	4
BRANCH IFF EQUAL	BEQ	27	2	4
BRANCH IFF HALF CARRY CLEAR	BHCC	28	2	4
BRANCH IFF HALF CARRY SET	BHCS	29	2	4
BRANCH IFF PLUS	BPL	2A	2	4
BRANCH IFF MINUS	BMI	2B	2	4
BRANCH IFF INTERRUPT MASK BIT IS CLEAR	BMC	2C	2	4
BRANCH IFF INTERRUPT MASK BIT IS SET	BMS	2D	2	4
BRANCH IFF INTERRUPT LINE IS LOW	BIL	2E	2	4
BRANCH IFF INTERRUPT LINE IS HIGH	BIH	2F	2	4
BRANCH TO SUBROUTINE	BSR	AD	2	8



March 1985

8-BIT MICROPROCESSING UNIT


Features

- Interfaces With All S6800 Peripherals
- Upward Compatible Instruction Set and Addressing Modes
- Upward Source Compatible Instruction Set and Addressing Modes
- Two 8-Bit Accumulators Can Be Concatenated Into One 16-Bit Accumulator
- On-Chip Crystal Oscillator (4 times XTAL)

General Description

The S6809 is an advanced processor within the S6800 family offering greater throughput, improved byte efficiency, and increased adaptability to various software disciplines. These include position independence, reentrancy, recursion, block structuring, and high level language generation.

Because the S6809 generates position-independent code, software can be written in modular form for easy user expansion as system requirements increase. The S6809 is hardware compatible with all S6800 peripherals, and any assembly language code prepared for the S6800 can be passed through the S6809 assembler to produce code which will run on the S6809.



S6809 Hardware Features

- On-Chip Oscillator
- MRDY Input Extends Access Time
- DMA/BREQ for DMA and Memory Refresh
- Fast Interrupt Request Input: Stacks Only Program Counter and Condition Code
- Interrupt Acknowledge Output Allows Vectoring by Devices
- Three Vectored Priority Interrupt Levels
- SYNC Acknowledge Output Allows for Synchronization to External Event
- NMI Blocked After RESET Until After First Load of Stack Pointer
- Early Address Valid Allows Use With Slow Memories

S6809E Hardware Features

- Last Instruction Cycle Output (LIC) for Identification Output Fetch
- Busy Output Eases Multiprocessor Design

Instruction Set

- Extended Range Branches
- Load Effective Address
- 16-Bit Arithmetic
- 8x8 Unsigned Multiply (Accumulator A*B)
- SYNC Instruction — Provides Software Sync With an External Hardware Process
- Push and Pull on 2 Stacks
- Push/Pull Any or All Registers
- Index Registers May be Used as Stack Pointer
- Transfer/Exchange All Registers

Addressing Modes

- All S6800 Modes Plus PC Relative, Extended Indirect, Indexed Indirect, and PC Relative Indirect
- Direct Addressing Available Anywhere
- PC Relative Addressing: Byte Relative ($\pm 32,768$ Bytes from PC)
- Complete Indexed Addressing Including Automatic Increment and Decrement, Register Offsets, and Four Indexable Registers (X, Y, U and S)
- Expanded Index Addressing
 - 0, 5, 8, 16-Bit Constant Offset
 - 8, 16-Bit Accumulator Offsets

Absolute Maximum Ratings

Supply Voltage, V_{CC}	- 0.3V to + 7.0V
Input Voltage, V_{IN}	- 0.3V to + 7.0V
Operating Temperature Range, T_A	0°C to + 70°C
Storage Temperature Range, T_{stg}	- 55°C to + 150°C
Thermal Resistance, θ_{JA}	
Plastic.....	100°C/W
Ceramic.....	50°C/W

This device contains circuitry to protect the inputs against damage due to high static voltage or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

The S6809 gives the user 8- and 16- bit word capability with several hardware enhancements in the design such as the Fast Interrupt Request (FIRQ), Memory Ready (MRDY), and Quadrature (Q_{OUT}) and System Clock Outputs (E_{OUT}). With the Fast Interrupt Request (FIRQ) the S6809 places **only** the Program Counter and Condition Code Register on the stack prior to accessing the FIRQ vector location. The Memory Ready (MRDY) input allows extension of the data access time for use with slow memories. The System Clock (E_{OUT}) operates at the basic processor frequency and can be as the synchronization signal for the entire system. The Quadrature Output (Q_{OUT}) provides additional system timing by signifying that address and data are stable.

The External Clock mode of the S6809E is particularly useful when synchronizing the processor to an externally generated signal. The Three-State Control input (TSC) places the Address and R/W line in the high impedance state for DMA or Memory Refresh. The Last Instruction Cycle (LIC) is activated during the last cycle of any instruction. This signifies that the next instruction cycle is the opcode fetch. The Processor Busy signal (BUSY) facilitates multiprocessor applications by allowing the designer to insure that flags being modified by one processor are not accessed by another simultaneously.

The S6809 features a family of addressing capabilities which can use any of the four index registers and stack pointers as a pointer to the operand (or the operand address). This pointer can have a fixed or variable signed offset that can be automatically incremented or decremented. The eight-bit direct page register permits a user to determine which page of memory is accessed by the instructions employing "page zero" addressing. This quick access to any page is especially useful in Multitasking Applications.

The S6809 has three vectored priority-interrupt levels, each of which automatically disables the lower priority interrupt while leaving the higher priority interrupt enabled.

The S6809 gives the system designer greater flexibility (through modular relocatable code) to enable the user to reduce system software costs while at the same time increasing software reliability and efficiency.

S6809/S68A09/S68B09


Electrical Characteristics ($V_{CC} = 5.0V \pm 5\%$; $V_{SS} = 0$, $T_A = 0^\circ C$ to $+70^\circ C$ unless otherwise noted)

Symbol	Parameter	Min.	Typ.	Max.	Units	Condition
V_{IH}	Input High Voltage Logic, EXtal RESET	$V_{SS} + 2.0$ $V_{SS} + 4.0$		V_{DD} V_{DD}	V_{DC}	
V_{IL}	Input Low Voltage Logic EXtal, RESET	$V_{SS} - 0.3$		$V_{SS} + 0.8$	V_{DC}	
I_{IN}	Input Leakage Current Logic		1.0	2.5	μA_{dc}	$V_{IN} = 0$ to $5.25V$, $V_{CC} = \max$
V_{OH}	Output High Voltage D_0 - D_7 A_0 - A_{15} , R/W, Q, E BA, BS	$V_{SS} + 2.4$ $V_{SS} + 2.4$ $V_{SS} + 2.4$			V_{DC}	$I_{LOAD} = -205\mu A_{dc}$, $V_{CC} = \min$ $I_{LOAD} = -145\mu A_{dc}$, $V_{CC} = \min$ $I_{LOAD} = -100\mu A_{dc}$, $V_{CC} = \min$
V_{OL}	Output Low Voltage			$V_{SS} + 0.5$	V_{DC}	$I_{LOAD} = 2.0m A_{dc}$, $V_{CC} = \min$
P_D	Power Dissipation			1.0	W	
C_{IN}	Capacitance D_0 - D_7 Logic Inputs, EXtal, XTAL		10	15	pF	$V_{IN} = 0$, $T_A = 25^\circ C$, $f = 1MHz$
C_{OUT}	A_0 - A_{15} , R/W, BA, BS		10	15		
f	Frequency of Operation	S6809	0.4	4	MHz	
f_{XTAL}		S68A09	0.4	6		
f_{XTAL}		S68B09	0.4	8		
I_{TSI}	Three-State (Off State) Input Current D_0 - D_7 A_0 - A_{15} , R/W		2.0	10 100	μA_{dc}	$V_{IN} = 0.4$ to 2.4 , $V_{CC} = \max$

Read/Write Timing (Reference Figures 1 and 2)

Symbol	Parameter	S6809			S68A09			S68B09			Unit	Condition
		Min.	Typ.	Max.	Min.	Typ.	Max.	Min.	Typ.	Max.		
t_{CYC}	Cycle Time	1000		10,000	667		10,000	500		10,000	ns	
t_{UT}	Total Up Time	975			640			480			ns	$t_{ACC} = t_{UT} - t_{AD} - t_{DSR}$
t_{ACC}	Peripheral Read Access Time	695			440			330			ns	$t_{UT} = t_{CYC} - t_{EF}$
t_{DSR}	Data Setup Time (Read)	80			60			40			ns	
t_{DHR}	Input Data Hold Time	10			10			10			ns	
t_{DHW}	Output Data Hold Time	30			30			30			ns	
t_{AH}	Address Hold Time (Address, R/W)	20			20			20			ns	
t_{AD}	Address Delay			200			140			110	ns	
t_{DDQ}	Data Delay Time From Q (Write)			200			140			110	ns	
t_{AVS}	E_{LOW} to Q_{HIGH} Time	200		250	130		165	80		125	ns	
t_{AQ}	Address Valid to Q_{HIGH}	50			25			15			ns	
t_{PWEL}	Processor Clock Low	430		5000	280		5000	210		5000	ns	
t_{PWEH}	Processor Clock High	450		15500	280		15700	220		15700	ns	
t_{PCSR}	MRDY Set Up Time	125			125			125			ns	
t_{PCS}	Interrupts Set Up Time	200			140			110			ns	
t_{PCSH}	HALT Set Up Time	200			140			110			ns	
t_{PCSR}	RESET Set Up Time	200			140			110			ns	
t_{PCSD}	DMA/BREQ Set Up Time	125			125			125			ns	
t_{rc}	Crystal Osc Start Time	100			100			100			ns	
t_{ER} , t_{EF}	E Rise and Fall Time			25			25			20	ns	
t_{PCR} , t_{PLF}	Processor Control Rise/Fall			100			100			100	ns	
t_{QR} , t_{QF}	Q rise and Fall Time	5		25	5		25	5		20	ns	
t_{PWQH}	Pulse Width, Q High	430		5000	280		5000	210		5000	ns	
t_{PWQL}	Pulse Width, Q Low	450		15500	280		15700	220		15700	ns	

Figure 3. Bus Timing Test Load



Programming Model

As shown in Figure 4, the S6809 adds three registers to the set available in the S6800. The added registers include a direct page register, the User Stack pointer and a second Index Register.

Accumulators (A, B, D)

The A and B registers are general purpose accumulators which are used for arithmetic calculations and manipulation of data.

Certain instructions concatenate the A and B registers to form a single 16-bit accumulator. This is referred to as the D register, and is formed with the A register as the most significant byte.

Direct Page Register (DP)

The Direct Page Register of the S6809 serves to enhance the Direct Addressing Mode. The content of this register appears at the higher address outputs (A₈-A₁₅) during direct Addressing Instruction execution. This allows the direct mode to be used at any

Figure 4. Programming Model of the Microprocessing Unit





Figure 5. Condition Code Register Format



place in memory, under program control. To allow 6800 compatibility, all bits of this register are cleared during Processor Reset.

Index Registers (X, Y)

The Index Registers are used in indexed mode of addressing. The 16-bit address in this register takes part in the calculation of effective addresses. This address may be used to point to data directly or may be modified by an optional constant or register offset. During some indexed modes, the contents of the index register are incremented and decremented to point to the next item of tabular type data. All four pointer registers (X, Y, U, S) may be used as index registers.

Stack Pointers (U, S)

The Hardware Stack Pointer (S) is used automatically by the processor during subroutine calls and interrupts. The stack pointers of the S6809 point to the top of the stack, in contrast to the S6800 stack pointer which pointed to the next free location on the stack. The User Stack Pointer (U) is controlled exclusively by the programmer thus allowing arguments to be passed to and from subroutines with ease. Both Stack Pointers have the same indexed mode addressing capabilities as the X and Y registers, but also support **Push** and **Pull** instructions. This allows the S6809 to be used efficiently as a stack processor, greatly enhancing its ability to support higher level languages and modular programming.

Program Counter

The Program Counter is used by the processor to point to the address of the next instruction to be executed by

the processor. Relative Addressing is provided allowing the Program Counter to be used like an index register in some situations.

Condition Code Register

The condition code register defines the State of the Processor at any given time, see Figure 5.

Bit 0 (C)

Bit 0 is the Carry Flag, and is usually the carry from the binary ALU. C is also used to represent a 'borrow' from subtract like instructions (CMP, NEG, SUB, SBC). Here the carry flag is the complement of the carry from the binary ALU.

Bit 1 (V)

Bit 1 is the overflow flag, and is set to a one by an operation which causes a signed two's complement arithmetic overflow. This overflow is detected in an operation in which the carry from the MSB in the ALU does not match the carry from the MSB-1.

Bit 2 (Z)

Bit 2 is the zero flag, and is set to a one if the result of the previous operation was identically zero.

Bit 3 (N)

Bit 3 is the negative flag, which contains exactly the value of the MSB of the result of the preceding operation. Thus, a negative two's-complement result will leave N set to a one.

Bit 4 (I)

Bit 4 is the $\overline{\text{IRQ}}$ mask bit. The processor will not recognize interrupts from the IRQ line if this bit is set to

a one. **NMI**, **FIRQ**, **IRQ**, **RESET**, and **SWI** all set I to a one; **SWI2** and **SWI3** do not affect I.

Bit 5 (H)

Bit 5 is the half-carry bit, and is used to indicate a carry from bit 3 in the ALU as a result of an 8-bit addition only (ADC or ADD). This bit is used by the DAA instruction to perform a BCD decimal add adjust operation. The state of this flag is undefined in all subtract-like instructions.

Bit 6 (F)

Bit 6 is the **FIRQ** mask bit. The processor will not recognize interrupts from the **FIRQ** line if this bit is a one. **NMI**, **FIRQ**, **SWI**, and **RESET** all set F to a one. **IRQ**, **SWI2** and **SWI3** do not affect F.

Bit 7 (E)

Bit 7 is the entire flag, and when set to a one indicates that the complete machine state (all the registers) was stacked, as opposed to the subset state (PC and CC). The E bit of the *stacked* CC is used on a return from interrupt (RTI) to determine the extent of the unstacking. Therefore, the current E left in the Condition Code Register represents past action.

S6809 MPU Signal Description

Power (V_{SS} , V_{CC})

Two pins are used to supply power to the part: V_{SS} is ground or 0 volts, while V_{CC} is $+5.0V \pm 5\%$.

Address Bus (A_0 - A_{15})

Sixteen pins are used to output address information from the MPU onto the Address Bus. When the processor does not require the bus for a data transfer, it will output address $FFFF_{16}$, $R/W = 1$, and $BS = 0$. Addresses are valid on the rising edge of Q (see Figures 1 and 2). All address bus drivers are made high-impedance when output Bus Available (BA) is high. Each pin will drive on Schottky TTL load and typically 90pF.

Data Bus (D_0 - D_7)

These eight pins provide communication with the system bi-directional data bus. Each pin will drive one Schottky TTL load and typically 130pF.

Read/Write (R/\bar{W})

This signal indicates the direction of the data transfer on the data bus. A low indicates that the MPU is writing data onto the data bus. R/\bar{W} is made high impedance when BA is high. R/\bar{W} is valid on the rising edge of Q, refer to Figures 1 and 2.

RESET

A low level on this Schmitt-trigger input for greater than one bus cycle will reset the MPU as shown in Figure 6. The Reset vectors are fetched from locations $FFFE_{16}$ and $FFFF_{16}$ (Table 1) when Interrupt Acknowledge is true, ($BALBS = 1$). During initial power-on, the Reset line should be held low until the clock oscillator are fully operational; see Figure 7.

Because the S6809 Reset pin has a Schmitt-trigger input with a threshold voltage higher than that of standard peripherals, a simple R/C network may be used to reset the entire system. This higher threshold voltage insures that all peripherals are out of the reset state before the Processor.

HALT

A low level on this input pin will cause the MPU to stop running at the end of the present instruction and remain halted indefinitely without loss of data. When Halted, the BA output is driven high indicating the buses are high-impedance. BS is also high which indicates the processor is in the Halt or Bus Grant state. While halted, the MPU will not respond to external real-time requests (**FIRQ**, **IRQ**) although **DMA/BREQ** will always be accepted, and **NMI** or **RESET** will be latched for later response. During the Halt state Q and E continue to run normally. If the MPU is not running (**RESET**, **DMA/BREQ**), a halted state (BA and $BS = 1$) can be achieved by pulling **HALT** low while **RESET** is still low. If **DMA/BREQ** and **HALT** are both pulled low, the processor will reach the last cycle of the instruction (by reverse cycle stealing) where the machine will then become halted. See Figure 8.


Bus Available, Bus Status (BA, BS)

The Bus Available output is an indication of an internal control signal which makes the MOS buses of the MPU high-impedance. This signal does not imply that the bus will be available for more than one cycle. When BA goes low, an additional dead cycle will elapse before the MPU acquires the bus.

The Bus Status output signal, when decoded with BA, represents the MPU state (valid with leading edge of Q):


MPU State		
BA	BS	
0	0	Normal (Running)
0	1	Interrupt Acknowledge
1	0	SYNC Acknowledge
1	1	HALT or Bus Grant

Figure 6. RESET Timing




*NOTE: PARTS WITH DATE CODES PREFIXED BY 7F WILL COME OUT OF RESET ONE CYCLE SOONER THAN SHOWN

Figure 7. Crystal Connections and Oscillator Start Up



Y1	C _{in}	C _{out}
8MHz	18pF	18pF
6MHz	20pF	20pF
4MHz	24pF	24pF



6809 Crystal Parameters*

	3.58MHz	4.00MHz	6.0MHz	8.0MHz
RS	60Ω	50Ω	30-50Ω	20-40Ω
C ₀	3.5pF	6.5pF	4-6pF	4-6pF
C ₁	.015pF	.025pF	.01-.02pF	.01-.02pF
C _{in} -C _{out}	25pF	25pF	25pF	25pF
Q	40K	≅ 30K	≅ 20K	≅ 20K

All Parameters Are ± 10%.

*Note: These are representative AT-cut crystal parameters only. Crystals of other types of cut that work may also be used.





Figure 8. HALT and Single Instruction Execution for System Debug



Interrupt Acknowledge is indicated during both cycles of a hardware-vector-fetch (RESET, NMI, FIRQ, IRQ, SWI, SWI2, SWI3). This signal, plus decoding of the lower 4 address lines can provide the user with an indication of which interrupt level is being serviced and allow vectoring by device (see Table 1).

Sync Acknowledge is indicated while the MPU is waiting for external synchronization on an interrupt line.

Halt/Bus Grant is true when the S6809 is in a Halt or Bus Grant condition.

Table 1. Memory Map for Interrupt Vectors

Memory Map for Vector Location		Interrupt Vector Description
MS	LS	
FFFE	FFFF	RESET
FFFC	FFFD	NMI
FFFA	FFFB	SWI
FFF8	FFF9	IRQ
FFF6	FFF7	FIRQ
FFF4	FFF5	SWI2
FFF2	FFF3	SWI3
FFF0	FFF1	Reserved

*Note: NMI, FIRQ and IRQ requests are latched by the falling edge of every Q except during cycle stealing operations (e.g., DMA) where only NMI is latched. From this point, a delay of at least one bus cycle will occur before the interrupt is serviced by the MPU.

Non-Maskable Interrupt (NMI).

A negative edge on this input requests that a non-maskable interrupt sequence be generated. A non-maskable interrupt cannot be inhibited by the program, and also has a higher priority than FIRQ, IRQ or software interrupts. During recognition of an NMI, the entire machine state is saved on the hardware stack. After reset, an NMI will not be recognized until the first program load of the Hardware Stack Pointer (S). The pulse width of NMI low must be at least one E cycle. If the NMI input does not meet the minimum set up with respect to Q, the interrupt will not be recognized until the next cycle. See Figure 9.

Fast-Interrupt Request (FIRQ).

A low level on this input pin will initiate a fast interrupt sequence, provided its mask bit (F) in the CC is clear. This sequence has priority over the standard Interrupt Request (IRQ), and is fast in the sense that it stacks only the contents of the condition code register and the program counter. The interrupt service routine should clear the source of the interrupt before doing an RTI. See Figure 10.

Figure 9. $\overline{\text{IRQ}}$ and $\overline{\text{NMI}}$ Interrupt Timing





Figure 10. $\overline{\text{FIRQ}}$ Interrupt Timing



7.79

S6809/S68A09/S68B09

S6800
FAMILY

Interrupt Request ($\overline{\text{IRQ}}$).

A low level input on this pin will initiate an Interrupt Request sequence provided the mask bit (I) in the CC is clear. Since $\overline{\text{IRQ}}$ stacks the entire machine state it provides a slower response to interrupts than $\overline{\text{FIRQ}}$. $\overline{\text{IRQ}}$ also has a lower priority than $\overline{\text{FIRQ}}$. Again, the interrupt service routine should clear the source of the interrupt before doing an RTI. See Figure 9.

XTAL, EXTAL

These input pins are used to connect the on-chip oscillator to an external parallel-resonant crystal. Alternately, the pin EXTAL may be used as a TTL level input for external timing by grounding XTAL. The crystal or external frequency is 4 times the bus frequency, see Figure 7. Proper RF layout techniques should be observed in the layout of printed circuit boards.

E, Q

E is similar to the S6800 bus timing signal ϕ_2 ; Q is a quadrature clock signal which leads E. Q has no parallel on the S6800. Addresses from the MPU will be valid with the leading edge of Q. Data is latched on the falling edge of E. Timing for E and Q is shown in Figure 11.

MRDY

This input control signal allows stretching of E to extend data-access time. When MRDY is high, E will be in

normal operation. When MRDY is low, E may be stretched integral multiples of quarter ($\frac{1}{4}$) bus cycles, thus allowing interface to slow memories as shown in Figure 12. A maximum stretch is 10 microseconds. During non-valid memory accesses (VMA cycles), MRDY has no effect on stretching E. This inhibits slowing the processor speed during "don't care" bus accesses.

$\overline{\text{DMA/BREQ}}$

The $\overline{\text{DMA/BREQ}}$ input provides a method of suspending execution and acquiring the MPU bus for another use as shown in Figure 13. Typical uses include DMA and dynamic memory refresh.

Transition of $\overline{\text{DMA/BREQ}}$ should occur during Q. A low level on this pin will stop instruction execution at the end of the current cycle. The MPU will acknowledge $\overline{\text{DMA/BREQ}}$ by setting BA and BS to a one. The requesting device will now have up to 15 bus cycles before the MPU retrieves the bus for self-refresh. Self-refresh requires one bus cycle with a leading and trailing dead cycle, see Figure 14.

Typically, the DMA controller will request to use the bus by asserting the $\overline{\text{DMA/BREQ}}$ pin low on the leading edge of E. When the MPU replies with BA = BS = 1, that cycle will be a dead cycle used to transfer control to the DMA controller.

Figure 11. E/Q Relationship




Figure 12. MRDY Timing




Figure 13. Typical DMA Timing (<14 Cycles)





Figure 14. Auto-Refresh DMA Timing (<14 Cycles)



False memory accesses should be prevented during any dead cycles. When BA is cleared (either as a result of DMA/BREQ = HIGH or MPU self-refresh), the DMA device should be taken off the bus.

Another dead cycle will elapse before the MPU is allowed a memory access to transfer control without contention.

MPU Operation

During normal operation, the MPU fetches an instruction from memory and then executes the requested function. This sequence begins at RESET and is repeated indefinitely unless altered by a special instruction or hardware occurrence. Software instructions that alter normal MPU operation are: SWI, SWI2, SWI3, CWA1, RTI and SYNC. An interrupt, HALT or DMA/BREQ can also alter the normal execution of instructions. Figure 16 illustrates the flowchart for the S6809. The left-half of the flowchart represents normal operation; the right-half represents the flow when an interrupt or special instruction occurs.

Addressing Modes

The basic instructions of any computer are greatly enhanced by the presence of powerful addressing modes. The S6809 has the most complete set of addressing modes available on any microcomputer today. For example, the S6809 has 59 basic instructions, however it recognizes 1464 different variations of instructions and addressing modes. The new addressing modes support modern programming techniques. The following addressing modes are available on the S6809:

- Inherent (Includes Accumulator)
- Immediate
- Extended
 - Extended Indirect
- Direct
- Register
- Indexed
 - Zero-Offset
 - Constant Offset
 - Auto Increment/Decrement
 - Indexed Indirect
- Relative
 - Short/Long Relative Branching
 - Program Counter Relative Addressing

Inherent (Includes Accumulator)

In this addressing mode, the opcode of the instruction contains all the address information necessary. Examples of Inherent Addressing are: ABX, DAA, SWI, ASRA, CLRB.

Immediate Addressing

In Immediate Addressing, the effective addressing of

the data is the location immediately following the opcode; the data to be used in the instruction immediately follows the opcode of the instruction. The S6809 uses both 8-and 16-bit immediate values depending on the size of argument specified by the opcode. Examples of instructions with Immediate Addressing are:

```
LDA#$20
LDX#$F000
LDY#CAT
```

Note: # signifies Immediate addressing, \$ signifies hexadecimal value.

Extended Addressing

In Extended Addressing the contents of the two bytes immediately following the opcode fully specify the 16-bit effective address used by the instruction. Note that the address generated by an extended instruction defines an absolute address and is not position independent. Examples of Extended Addressing include:

```
LDA CAT
STX MOUSE
LDD $2000
```

Extended Indirect

As a special case of indexed addressing (discussed below), one level of indirection may be added to Extended Addressing. In Extended Indirect, the two bytes following the postbyte of an Indexed instruction contains the address of the address of the data.

```
LDA [CAT]
LDX [FFFFE]
STU [DOG]
```

Direct Addressing

Direct addressing is similar to extended addressing except that only one byte of address follows the opcode. This byte specifies the lower 8 bits of the address to be used. The upper 8 bits of the address are supplied by the direct page register. Since only one byte of address is required in direct addressing, this mode requires less memory and executes faster than extended addressing. Of course, only 256 locations (one page) can be accessed without redefining the contents of the DP register. Since the DP register is set to \$00 on Reset, direct addressing on the S6809 is compatible with direct addressing on the S6800. Indirection is not allowed in direct addressing. Some examples of direct addressing are:

```
LDA $30
SETDP $10 (Assembler directive)
LDB $1030
LDD <CAT
```

Note: < is an assembler directive which forces direct addressing

Register Addressing.

Some opcodes are followed by a byte that defines a register or set of registers to be used by the instruction, this is called a POSTBYTE. Some examples of register addressing are:

TFR	X,Y	Transfers X into Y
EXG	A,B	Exchanges A with B
PSHS	A,B,X,Y	Push onto S Y,X,B, then A
PULU	X,Y,D	Pull from U D,X, then Y

Indexed Addressing

In all indexed addressing one of the pointer registers (X, Y, U, S, and sometimes PC) is used in a calculation of the effective address of the operand to be used by the instruction. Five basic types of indexing are available and are discussed below. The postbyte of an indexed instruction specifies the basic type and variation of the addressing mode as well as the pointer register to be used. Figure 15 lists the legal formats for the postbyte. Table 2 gives the assembler form and the number of cycles and bytes added to the basic values for indexed addressing for each variation.

Zero-Offset Indexed

In this mode, the selected pointer register contains the effective address of the data to be used by the instruction. This is the fastest indexing mode. Examples are:

```
LDD 0,X
LDA 0,S
```

Constant Offset Indexed

In this mode a two's-complement offset and the contents of one of the pointer registers are added to form the effective address of the operand. The pointer register's initial content is unchanged by the addition. Three sizes of offsets are available:

- ± 4-bit (- 16 to + 15)
- ± 7-bit (- 128 to + 127)
- ± 15-bit (- 32768 to + 32767)

The two's complement 5-bit offset is included in the postbyte and therefore is most efficient in use of bytes and cycles. The two's complement 8-bit offset is contained in a single byte following the postbyte. The two's complement 16-bit offset is in the two bytes following the post-byte. In most cases the programmer need not be concerned with the size of this offset since the assembler will select the optional size automatically. Examples of constant-offset indexing are:

```
LDA 23,X
LDX -2,S
LDY 300,X
LDU CAT,Y
```

Figure 15. Indexed Addressing Postbyte Register Bit Assignments

POST-BYTE REGISTER BIT								INDEXED ADDRESSING MODE
7	6	5	4	3	2	1	0	
0	R	R	X	X	X	X	X	EA = ,R ± 4-BIT OFFSET
1	R	R	0	0	0	0	0	,R+
1	R	R	1	0	0	0	1	,R++
1	R	R	0	0	0	1	0	,-R
1	R	R	1	0	0	1	1	,--R
1	R	R	1	0	1	0	0	EA = ,R ± 0 OFFSET
1	R	R	1	0	1	0	1	EA = ,R ± ACCB OFFSET
1	R	R	1	0	1	1	0	EA = ,R ± ACCA OFFSET
1	R	R	1	1	0	0	0	EA = ,R ± 7-BIT OFFSET
1	R	R	1	1	0	0	1	EA = ,R ± 15-BIT OFFSET
1	R	R	1	1	0	1	1	EA = ,R ± 0 OFFSET
1	X	X	1	1	1	0	0	EA = ,PC ± 7-BIT OFFSET
1	X	X	1	1	1	0	1	EA = ,PC ± 15-BIT OFFSET
1	R	R	1	1	1	1	1	EA = ,ADDRESS

ADDRESSING MODE FIELD

INDIRECT FIELD
SIGN BIT WHEN B7 = 0

REGISTER FIELD

00:R = X
01:R = Y
10:R = U
11:R = S
X = DON'T CARE

Accumulator-Offset Indexed

This mode is similar to constant offset indexed except that the two's complement value in one of the accumulators (A, B or D) and the content of one of the pointer registers are added to form the effective address of the operand. The contents of both the accumulator and the pointer register are unchanged by the addition. The postbyte specifies which accumulator to use as an offset and no additional bytes are required. The advantage of an accumulator offset is that the value of the offset can be calculated by a program at run-time. Some examples are:

```
LDA B,Y
LDX D,Y
LEAX B,X
```

Auto Increment/Decrement Indexed

In the auto increment addressing mode, the pointer register contains the address of the operand. Then, after the pointer register is used it is incremented by

Table 2. Indexed Addressing Modes

Type	Forms	Non Indirect				Indirect			
		Assembler Form	Postbyte OP Code	+ ~	+ #	Assembler Form	Postbyte OP Code	+ ~	+ #
Constant Offset From R (Signed Offsets)	No Offset	,R	1RR00100	0	0	[,R]	1RR10100	3	0
	5-Bit Offset	n, R	0RRnnnnn	1	0	defaults to 8-bit			
	8-Bit Offset	n, R	1RR01000	1	1	[n, R]	1RR11000	4	1
	16-Bit Offset	n, R	1RR01001	4	2	[n, R]	1RR11001	7	2
Accumulator Offset From R (Signed Offsets)	A — Register Offset	A, R	1RR00110	1	0	[A, R]	1RR10110	4	0
	B — Register Offset	B, R	1RR00101	1	0	[B, R]	1RR10101	4	0
	D — Register Offset	D, R	1RR01011	4	0	D, R]	1RR11011	7	0
Auto Increment/Decrement R	Increment By 1	,R+	1RR00000	2	0	not allowed			
	Increment By 2	,R++	1RR00001	3	0	[,R++]	1RR10001	6	0
	Decrement By 1	,-R	1RR00010	2	0	not allowed			
	Decrement By 2	,--R	1RR00011	3	0	[,--R]	1RR10011	6	0
Constant Offset From PC	8-Bit Offset	n, PCR	1XX01100	1	1	[n, PCR]	1XX11100	4	1
	16-Bit Offset	n, PCR	1XX01101	5	2	[n, PCR]	1XX11101	8	2
Extended Indirect	16-Bit Address	—	—	—	—	[n]	10011111	5	2

+ and + indicate the number of additional cycles and bytes for the particular variation.
~ #

R = X, Y, U or S X = 00 Y = 01
X = Don't Care U = 10 S = 11

one or two. This addressing mode is useful in stepping through tables, moving data, or for the creation of software stacks. In auto decrement, the pointer register is decremented prior to use as the address of the data. The use of auto decrement is similar to that of auto increment but the tables, etc. are scanned from the high to low addresses. The size of the increment/decrement can be either one or two to allow for tables of either 8- or 16-bit data to be accessed and is selectable by the programmer. The pre-decrement, post-increment nature of these modes allow them to be used to create additional software stacks that behave identically to the U and S stacks.

Some examples of the auto increment/decrement addressing modes are:

```
LDA ,X+
STD ,Y+ +
LDBL , -Y
LDX , - - S
```

Indexed Indirect.

All of the indexing modes with the exception of auto increment/decrement by one, or a \pm 4-bit offset may have

an additional level of indirection specified. In Indirect addressing, the effective address is contained at the location specified by the content of the Index register plus any offset. In the example below, the A accumulator is loaded indirectly using an effective address calculated from the Index register and an offset.

```
Before Execution
A = XX (don't care)
X = $F000
EA is now $F010
F150 is now the new EA


$0100 LDA [10,X]
$F010 $F1
$F011 $5Q
$F150 $AA

After Execution
A = $AA Actual Data Loaded
```

All modes of indexed indirect are included except those which are meaningless (e.g., auto increment/decrement by 1 indirect). Some examples of indexed indirect are:


```
LDA [,X]
LDD [10,S]
LDA [B,Y]
LDD [X+ +]
```

Figure 16. MPU Flow Chart



Note: Asserting RESET will result in entering the reset sequence from any point in the flow chart.

S6800
FAMILY



Relative Addressing

The bytes(s) following the branch opcode is (are) treated as a signed offset which is added to the program counter. If the branch condition is true then the calculated address (PC + signed offset) is loaded into the program counter. Program execution continues at the new location as indicated by the PC; Short (1 byte offset) and long (2 bytes offset) relative addressing modes are available. All of memory can be reached in long relative addressing as an effective address is interpreted modulo 2¹⁶. Some examples of relative addressing are:

	BEQ	CAT	(short)
	BGT	DOG	(short)
CAT	LBEQ	RAT	(long)
DOG	LBGT	RABBIT	(long)
	.		
	.		
	.		
RAT	NOP		
RABBIT	NOP		

Program Counter Relative

The PC can be used as the pointer register with 8- or 16-bit signed offsets. As in relative addressing the offset is added to the current PC to create the effective address. The effective address is then used as the address of the operand or data. Program Counter Relative Addressing is used for writing position independent programs. Tables related to a particular routine will maintain the same relationship after the routine is moved, if referenced relative to the Program Counter. Examples are:

```
LDA    CAT,PCR
LEAX   TABLE, PCR
```

Since program counter relative is a type of indexing, an additional level of indirection is available.

```
LDA    [CAT,PCR]
LDU    [DOG,PCR]
```

S6809 Instruction Set

The instruction set of the S6809 is similar to that of the S6800 and is upward compatible at the source code level. The number of opcodes has been reduced from 72 to 59, but because of the expanded architecture and additional addressing modes, the number of available opcodes (with different addressing modes) has risen from 197 to 1464.

Some of the new instructions and addressing modes are described in detail below:

PSHU/PSHS

The push instructions have the capability of pushing onto either the hardware stack (S) or user stack (U) any or all of the MPU registers with a single instruction.

PULU/PULS

The pull instructions have the same capability of the push instruction, in reverse order. The byte immediately following the push or pull opcode determines which register or registers are to be pushed or pulled. The actual PUSH/PULL sequence is fixed; each bit defines a unique register to push or pull as shown in Figure 17.

TFR/EXG

Within the S6809, any register may be transferred to or exchanged with another of like-size, i.e., 8-bit to 8-bit or 16-bit to 16-bit. Bits 4-7 of postbyte define the source register, while bits 0-3 represent the destination register. These are denoted as follows:

0000	— D	0101	— PC
0001	— X	1000	— A
0010	— Y	1001	— B
0011	— U	1010	— CC
0100	— S	1011	— DP

Note: All other combinations are undefined and INVALID.


Load Effective Address

The LEA works by calculating the effective address used in an indexed instruction and stores that address value, rather than the data at that address, in a pointer register. This makes all the features of the internal addressing hardware available to the programmer. Some of the implications of this instruction are illustrated in the following table of examples:

The LEA instruction also allows the user to access data in a position independent manner. For example:

```
LEAX  MSG1, PCR
LBSR  PDATA (Print message routine)
MSG1  FCC  'MESSAGE'
```

Figure 17. Push/Pull Postbyte



S6800 FAMILY

Table 3. LEA Examples

Instruction	Operation	Comment
LEAX 10, X	X + 10 → X	Adds 5-bit constant 10 to X
LEAX 500, X	X + 500 → X	Adds 6-bit constant 500 to X
LEAY A, Y	Y + A → Y	Adds 8-bit accumulator to Y
LEAY D, Y	Y + D → Y	Adds 16-bit D accumulator to Y
LEAU -10, U	U - 10 → U	Subtracts 10 from U
LEAS -10, S	S - 10 → S	Used to reserve area on stack
LEAS 10, S	S + 10 → S	Used to 'clean up' stack
LEAX 5, S	S + 5 → X	Transfers as well as adds

This sample program prints "message." By writing MSG1,PCR, the assembler computes the distance between the present address and MSG1. This result is placed as a constant into the LEAX instruction which will be indexed from the PC value at the time of execution. No matter where the code is located, when it is executed, the computed offset from the PC will put the absolute address of MSG1 into the X pointer register. This code is totally position independent.

MUL

Multiplies the unsigned binary numbers in the A and B accumulator and places the unsigned result into the 16-bit D accumulator. This unsigned multiply also allows multiple-precision multiplications.

Long and Short Relative Branches

The S6809 has the capability of program counter relative branching throughout the entire memory map. In this mode, if the branch is to be taken, the 8- or 16-bit signed offset is added to the value of the program counter to be used as the effective address. This allows the program to branch anywhere in the 64K memory map. Position independent code can be easily generated through the use of relative branching. Both short (8-bit) and long (16-bit) branches are available.

Sync

After encountering a Sync operation, the MPU enters a Sync State, stops processing instructions and waits for an interrupt. If the pending interrupt is non-maskable (NMI) or maskable (FIRQ, TRQ) with its mask bit (F or I) clear, the processor will clear the Sync state and perform the normal interrupt stacking and service routine. Since FIRQ and TRQ are not edge-triggered, a low level with a minimum duration of three cycles is required to assure that the interrupt will be taken. If the pending interrupt is maskable (FIRQ, TRQ) with its mask bit (F or I) set, the processor will clear the Sync state and continue processing in sequence. Figure 18 depicts Sync timing.

Software Interrupts

A Software Interrupt is an instruction which will cause an interrupt, and its associated vector fetch. These Software Interrupts are useful in operating system calls, software debugging, trace operations, memory mapping, and software development systems. Three levels of SWI are available on this S6809, and are prioritized in the following order: SWI, SWI2, SWI3.

16-Bit Operations


The S6809 has the capability of processing 16-bit data. These instructions include loads, stores, compares, adds, subtracts, transfers, exchanges, pushes and pulls.

Cycle-by-Cycle Operation

The address bus cycle-by-cycle performance chart illustrates the memory-access sequence corresponding to each possible instruction and addressing mode in the S6809. Each instruction begins with an opcode fetch. While that opcode is being internally decoded, the next program byte is always fetched. (Most instructions will use the next byte, so this technique considerably speeds throughput). Next, the operation of each opcode will follow the flowchart. \overline{VMA} is an indication of $FFFF_{16}$ on the address bus, $R/\overline{W} = 1$ and $BS = 0$. The following examples illustrate the use of the chart; see Figure 19.

LBSR (Branch taken)	
Cycle #	
1	opcode Fetch
2	opcode +
3	opcode +
4	\overline{VMA}
5	\overline{VMA}
6	ADDR
7	\overline{VMA}
8	STACK (write)
9	STACK (write)
DEC (Extended)	
1	opcode Fetch
2	opcode +
3	opcode +
4	\overline{VMA}
5	ADDR (read)
6	\overline{VMA}
7	ADDR (write)

Figure 18. SYNC Timing




NOTE:

1. IF THE MASK BIT IS SET WHEN THE INTERRUPT IS REQUESTED PROCESSING WILL CONTINUE WITH INSTRUCTION EXECUTION FETCHED FROM PREVIOUS STEP. HOWEVER, IF AN NMI OR AN UNMASKED FIRO OR IRO CAUSED INTERRUPT, THE ADDRESS PLACED ON BUS FROM PREVIOUS CYCLE ($M+1$) REMAINS ON BUS AND PROCESSING CONTINUES WITH THIS CYCLE AS ($m+1$) OR ($n+1$) OF INTERRUPT TIMING.
2. IF MASK BITS ARE CLEAR IRO & FIRO MUST BE HELD LOW FOR THREE CYCLES TO GUARANTEE INTERRUPT TO BE TAKEN, ALTHOUGH ONLY ONE CYCLE IS NECESSARY TO BRING THE PROCESSOR OUT OF SYNC.

Figure 19. Address Bus Cycle-by-Cycle Performance

(Sheet 1 of 5)



NOTES:

- Each state shows:
Data Bus Offset High
Address Bus NNNN + 12
- Address NNNN is location of opcode.
- If opcode is a two byte opcode subsequent addresses are in parenthesis (-).
- Two-byte opcodes are highlighted.

Figure 19. Address Bus Cycle-by-Cycle Performance (Continued)

(Sheet 3 of 5)





Figure 19. Address Bus Cycle-by-Cycle Performance (Continued)

(Sheet 4 of 5)




* The index register is incremented following the indexed access

S6800 FAMILY

Figure 19. Address Bus Cycle-by-Cycle Performance (Continued)

(Sheet 5 of 5)



- Effective Address (EA)**
- Constant Offset from R
 - No Offset
 - 5-Bit Offset
 - 8-Bit Offset
 - 16-Bit Offset
 - Accumulator Offset from R
 - A Register Offset
 - B Register Offset
 - D Register Offset
 - Auto Increment/Decrement R
 - Increment by 1
 - Increment by 2
 - Decrement by 1
 - Decrement by 2
 - Constant Offset from PC
 - 8-Bit Offset
 - 16-Bit Offset
 - Direct
 - Extended
 - Immediate
- Index Register
 - Index Register
 - Index Register + Post Byte
 - Index Register + Post Byte High Post Byte Low
 - Index Register + A Register
 - Index Register + B Register
 - Index Register + D Register
 - Index Register*
 - Index Register
 - Index Register - 1
 - Index Register - 2
 - Program Counter + Offset Byte
 - Program Counter + Offset High Byte Offset Low Byte
 - Direct Page Register: Address Low
 - Address High: Address Low
 - NNNN + 1

* The index register is incremented following the indexed access.

S6809 Instruction Set Tables

The instructions of the S6809 have been broken down into six different categories. They are as follows:

8-Bit Operation (Table 4)

16-Bit Operation (Table 5)

Index Register/Stack Pointer Instructions (Table 6)

Relative Branches (Long and Short)(Table 7)

Miscellaneous Instructions (Table 8)

Hexadecimal Value Instructions (Table 9)

Table 4. 8-Bit Accumulator and Memory Instructions

Mnemonic(s)	Operation
ADCA, ADCB	Add memory to accumulator with carry
ADDA, ADDB	Add memory to accumulator
ANDA, ANDB	And memory with accumulator
ASL, ASLA, ASLB	Arithmetic shift of accumulator or memory left
ASR, ASRA, ASRB	Arithmetic shift of accumulator or memory right
BITA, BITB	Bit test memory with accumulator
CLR, CLRA, CLRB	Clear accumulator or memory location
CMPA, CMPB	Compare memory from accumulator
COM, COMA, COMB	Complement accumulator or memory location
DAA	Decimal adjust A-accumulator
DEC, DECA, DECB	Decrement accumulator or memory location
EDRA, EORB	Exclusive OR memory with accumulator
EXG R1, R2	Exchange R1 with R2 (R1, R2 = A, B, CC, DP)
INC, INCA, INCB	Increment accumulator or memory location
LDA, LDB	Load accumulator from memory
LSL, LSLA, LSLB	Logical shift left accumulator or memory location
LSR, LSRA, LSRB	Logical shift right accumulator or memory location
MUL	Unsigned multiply (A x B → D)
NEG, NEGA, NEGB	Negate accumulator or memory
ORA, ORB	OR memory with accumulator
ROL, ROLA, ROLB	Rotate accumulator or memory left
ROR, RORA, RORB	Rotate accumulator or memory right
SBCA, SBCB	Subtract memory from accumulator with borrow
STA, STB	Store accumulator to memory
SUBA, SUBB	Subtract memory from accumulator
TST, TSTA, TSTB	Test accumulator or memory location
TFR, R1, R2	Transfer R1 to R2 (R1, R2 = A, B, CC, DP)

NOTE: A, B, CC, or DP may be pushed to (pulled from) either stack with PSHS, PSHU, (PULS, PULU) instructions.

Table 5. 16-Bit Accumulator and Memory Instructions

Mnemonic(s)	Operation
AADD	Add memory to D accumulator
CMPD	Compare memory from D accumulator
EXG D, R	Exchange D with X, Y, S, U or PC
LDD	Load D accumulator from memory
SEX	Sign Extend B accumulator into A accumulator
STD	Store D accumulator to memory
SUBD	Subtract memory from D accumulator
TFR D, R	Transfer D to X, Y, S, U or PC
TFR R, D	Transfer X, Y, S, U or PC to D

Table 6. Index Register/Stack Pointer Instructions

Mnemonic(s)	Operation
CMP\$S, CMPU	Compare memory from stack pointer
CMPX, CMPY	Compare memory from index register
EXG R1, R2	Exchange D, X, Y, S, U or PC with D, X, Y, S, U or PC
LEAS, LEAU	Load effective address into stack pointer
LEAX, LEAY	Load effective address into index register
LDS, LDU	Load stack pointer from memory
LDX, LDY	Load index register from memory
PSHS	Push any register(s) onto hardware stack (except S)
PSHU	Push any register(s) onto user stack (except U)
PULS	Pull any register(s) from hardware stack (except S)
PULU	Pull any register(s) from hardware stack (except U)
STS, STU	Store stack pointer to memory
STX, STY	Store index register to memory
TFR R1, R2	Transfer D, X, Y, S, U or PC to D, X, Y, S, U or PC
ABX	Add B accumulator to X (unsigned)

Table 7. Branch Instructions

Mnemonic(s)	Operation
BCC, LBCC	Branch if carry clear
BCS, LBCS	Branch if carry set
BEQ, LBEQ	Branch is equal
BGE, LBGE	Branch if greater than or equal (signed)
BGT, LBGT	Branch if greater (signed)
BHI, LBHI	Branch if higher (unsigned)
BHS, LBHS	Branch is higher or same (unsigned)
BLE, LBLE	Branch if less than or equal (signed)
BLO, LBLO	Branch if lower (unsigned)
BLS, LBSL	Branch if lower or same (unsigned)
BLT, LBLT	Branch if less than (signed)
BMI, LBMI	Branch if minus
BNE, LBNE	Branch if not equal
BPL, LBPL	Branch is plus
BRA, LBRA	Branch always
BRN, LBRN	Branch never
BSR, LBSR	Branch to subroutine
BVC, LBVC	Branch if overflow clear
BVS, LBVS	Branch if overflow set

S6800 FAMILY

Table 8. Miscellaneous Instructions

Mnemonic(s)	Operation
ANDCC	AND condition code register
CWAI	AND condition code register, then wait for interrupt
NOP	No operation
ORCC	OR condition code register
JMP	Jump
JSR	Jump to subroutine
RTI	Return from interrupt
RTS	Return from subroutine
SWI, SWI2, SWI3	Software interrupt (absolute indirect)
SYNC	Synchronize with interrupt line

Table 9. Hexadecimal Values of Machine Codes

OP Mnem	Mode	~	#	OP Mnem	Mode	~	#	OP Mnem	Mode	~	#
00 NEG	Direct	6	2	30 LEAX	Indexed	4+	2+	60 NEG	Indexed	6+	2+
01 *	↑			31 LEAY	↑	4+	2+	61 *	↑		
02 *				32 LEAS	↓	4+	2+	62 *			
03 COM		6	2	33 LEAU	Indexed	4+	2+	63 COM		6+	2+
04 LSR		6	2	34 PSHS	Inherent	5+	2	64 LSR		6+	2+
05 *				35 PULS	↑	5+	2	65 *			
06 ROR		6	2	36 PSHU	↑	5+	2	66 ROR		6+	2+
07 ASR		6	2	37 PULU	↑	5+	2	67 ASR		6+	2+
08 ASL/LSL		6	2	38 *				68 ASL/LSL		6+	2+
09 ROL		6	2	39 RTS		5	1	69 ROL		6+	2+
0A DEC		6	2	3A ABX		3	1	6A DEC		6+	2+
0B *				3B RTI		6/15	1	6B *			
0C INC		6	2	3C CWAI		20	2	6C INC		6+	2+
0D TST		6	2	3D MUL		11	1	6D TST		6+	2+
0E JMP		3	2	3E *				6E JMP		3+	2+
0F CLR	Direct	6	2	3F SWI	Inherent	19	1	6F CLR	Indexed	6+	2+
10 Page 2	—	—	—	40 NEGA	Inherent	2	1	70 NEG	Extended	7	3
11 Page 3	—	—	—	41 *	↑			71 *	↑		
12 NOP	Inherent	2	1	42 *				72 *			
13 SYNC	Inherent	2	1	43 COMA		2	1	73 COM		7	3
14 *				44 LSRA		2	1	74 LSR		7	3
15 *				45 *				75 *			
16 LBRA	Relative	5	3	46 RORA		2	1	76 ROR		7	3
17 LBSR	Relative	9	3	47 ASRA		2	1	77 ASR		7	3
18 *				48 ASLA/LSLA		2	1	78 ASL/LSL		7	3
19 DAA	Inherent	2	1	49 ROLA		2	1	79 ROL		7	3
1A ORCC	Immed	3	2	4A DECA		2	1	7A DEC		7	3
1B *	↑			4B *				7B *			
1C ANDCC	Immed	3	2	4C INCA		2	1	7C INC		7	3
1D SEX	Inherent	2	1	4D TSTA		2	1	7D TST		7	3
1E EXG	↑	8	2	4E *	↓			7E JMP	↓	4	3
1F TFR	Inherent	6	2	4F CLRA	Inherent	2	1	7F CLR	Extended	7	3
20 BRA	Relative	3	2	50 NEGB	Inherent	2	1	80 SUBA	Immed	2	2
21 BRN	↑	3	2	51 *	↑			81 CMPA	↑	2	2
22 BHI		3	2	52 *				82 SBCA		2	2
23 BLS		3	2	53 COMB		2	1	83 SUBD		4	3
24 BHS/BOC		3	2	54 LSRB		2	1	84 ANDA		2	2
25 BLO/BCS		3	2	55 *				85 BITA		2	2
26 BNE		3	2					86 LDA		2	2
27 BEQ		3	2	56 RORB		2	1	87 *			
28 BVC		3	2	57 ASRB		2	1	88 EORA		2	2
29 BVS		3	2	58 ASLB/LSLB		2	1	89 ADCA		2	2
2A BPL		3	2	59 ROLB		2	1	8A ORA		2	2
2B BMI		3	2	5A DECB		2	1	8B ADDA	↓	2	2
2C BGE		3	2	5B *				8C CMPX	Immed	4	3
2D BLT		3	2	5C INCB		2	1	8D BSR	Relative	7	2
2E BGT		3	2	5D TSTB		2	1	8E LDX	Immed	3	3
2F BLE	Relative	3	2	5E *	↓			8F *			
				5F CLRFB	Inherent	2	1				

NOTE: All unused opcodes are both undefined and illegal

Legend

- ~ Number of MPU cycles (less possible push/pull or indexed-mode cycles)
- # Number of program bytes
- * Denotes unused opcode

Table 9. Hexadecimal Values of Machine Codes (Continued)

OP Mnem	Mode	~	#	OP Mnem	Mode	~	#	OP Mnem	Mode	~	#
90 SUBA	Direct	4	2	C3 ADDD	Immed	4	3	FE LDB	Extended	5	3
91 CMPA		4	2	C4 ANDB		2	2	F7 STB		5	3
92 SBCA		4	2	C5 BITB		2	2	FB EORB		5	3
93 SUBD		6	2	C6 LDB		2	2	F9 ADCB		5	3
94 ANDA		4	2	C7 *				FA ORB		5	3
95 BITA		4	2	C8 EORQ		2	2	FB ADDB		5	3
96 LDA		4	2	C9 ADCB		2	2	FC LDD		6	3
97 STA		4	2	CA ORB		2	2	FD STD		6	3
98 EORA		4	2	CB ANDB		2	2	FE LDU		6	3
99 ADCA		4	2	CC LDD		3	3	FF STU	Extended	6	3
9A ORA		4	2	CD *							
9B ADDA		4	2	CE LDU	Immed	3	3				
9C CMPX		6	2	CF *							
9D JSR		7	2								
9E LDX		5	2	D0 SUBB	Direct	4	2				
9F STX	Direct	5	2	D1 CMPB		4	2				
				D2 SBCB		4	2	1021 LBRN	Relative	5	4
A0 SUBA	Indexed	4+	2+	D3 ADDD		6	2	1022 LBHI		5(6)	4
A1 CMPA		4+	2+	D4 ANDB		4	2	1023 LBLS		5(6)	4
A2 SBCA		4+	2+	D5 BITB		4	2	1024 LBHS/LBCC		5(6)	4
A3 SUBD		6+	2+	D6 LDB		4	2	1025 LBGS/LBLQ		5(6)	4
A4 ANDA		4+	2+	D7 STB		4	2	1026 LBNE		5(6)	4
A5 BITA		4+	2+	D8 EORB		4	2	1027 LBEO		5(6)	4
A6 LDA		4+	2+	D9 ADCB		4	2	1028 LBVC		5(6)	4
A7 STA		4+	2+	DA ORB		4	2	1029 LBVS		5(6)	4
A8 EORA		4+	2+	DB ADDB		4	2	102A LBPL		5(6)	4
A9 ADCA		4+	2+	DC LDD		5	2	102B LBM1		5(6)	4
AA ORA		4+	2+	DD STD		5	2	102C LBGE		5(6)	4
AB ADDA		4+	2+	DE LDU		5	2	102D LBLT	Relative	5(6)	4
AC CMPX		6+	2+	DF STU	Direct	5	2	102E LBGT	Relative	5(6)	4
AD JSR		7+	2+					102F LBLE	Relative	5(6)	4
AE LDX		5+	2+	E0 SUBB	Indexed	4+	2+	103F SWI/2	Inherent	20	2
AF STX	Indexed	5+	2+	E1 CMPB		4+	2+	1083 CMPD	Immed	5	4
				E2 SBCB		4+	2+	108C CMPY		5	4
B0 SUBA	Extended	5	3	E3 ADDD		6+	2+	108E LDY	Immed	4	4
B1 CMPA		5	3	E4 ANDB		4+	2+	1093 CMPD	Direct	7	3
B2 SBCA		5	3	E5 BITB		4+	2+	109C CMPY		7	3
B3 SUBD		7	3	E6 LDB		4+	2+	109E LDY		6	3
B4 ANDA		5	3	E7 STB		4+	2+	109F STY	Direct	6	3
B5 BITA		5	3	E8 EORB		4+	2+	10A3 CMPD	Indexed	7+	3+
B6 LDA		5	3	E9 ADCB		4+	2+	10AC CMPY		7+	3+
B7 STA		5	3	EA ORB		4+	2+	10AE LDY		6+	3+
B8 EORA		5	3	EB ADDB		4+	2+	10AF STY	Indexed	6+	3+
B9 ADCA		5	3	EC LDD		5+	2+	10B3 CMPD	Extended	8	4
BA ORA		5	3	ED STD		5+	2+	10BC CMPY		8	4
BB ADDA		5	3	EE LDU		5+	2+	10BE LDY		7	4
BC CMPX		7	3	EF STU	Indexed	5+	2+	10BF STY	Extended	7	4
BD JSR		8	3					10CE LDS	Immed	4	4
BE LDX		6	3	F0 SUBB	Extended	5	3	10DE LDS	Direct	6	3
BF STX	Extended	6	3	F1 CMPB		5	3	10DF STS	Direct	6	3
				F2 SBCB		5	3	10EE LDS	Indexed	6+	3+
C0 SUBB	Immed	2	2	F3 ADDD		7	3	10EF STS	Indexed	6+	3+
C1 CMPB		2	2	F4 ANDB		5	3	10FE LDS	Extended	7	4
C2 SBCB	Immed	2	2	F5 BITB	Extended	5	3	10FF STS	Extended	7	4

NOTE: All unused opcodes are both undefined and illegal

Table 9. Hexadecimal Values of Machine Codes (Continued)

OP Mnem	Mode	~	#	OP Mnem	Mode	~	#	OP Mnem	Mode	~	#
1183 CMPU	Immed	5	4	119C CMPS	Direct	7	3	11B3 CMPU	Extended	8	4

NOTE: All unused opcodes are both undefined and illegal



S6809E/S68A09E/S68B09E

8-BIT MICROPROCESSING UNIT


Features

- Interfaces With All S6800 Peripherals
- Upward Compatible Instruction Set and Addressing Modes
- Upward Source Compatible Instruction Set and Addressing Modes
- Two 8-Bit Accumulators Can Be Concatenated Into One 16-Bit Accumulator
- External Clock Inputs, E and Q, Allow System Synchronization

General Description

The S6809E is an advanced processor within the S6800 family offering greater throughput, improved byte efficiency, and increased adaptability to various software disciplines. These include position independence, re-entrancy, recursion, block structuring, and high level language generation.

Because the S6809E supports **position-independent** code, software can be written in modular form for easy user expansion as system requirements increase. The S6809E is hardware compatible with all S6800 peripherals, and any assembly language code prepared for the S6800 can be passed through the S6809 assembler to produce code which will run on the S6809E.



S6800
FAMILY

E and Q Clock Inputs. The E and Q inputs are the clock signals required by the S6809E. The E signal is similar to the ϕ_2 signal of the S6800. Data is latched on the trailing edge of the E signal. The Q is a Quadrature clock, and is used to signal the validity of the addresses on the address bus. The Q input is TTL compatible, the E input however, directly drives the internal MOS circuitry. As a result, the E signal's levels must be higher than TTL levels, to minimize internal skew. The required signals are shown in Figures 1 and 2. Figure 11 shows the circuitry required to generate the proper signals. A 74LS73 is required, as the other 7473 series are level triggered rather than edge-triggered, and will not generate the proper waveforms.

BUSY. The BUSY output is used for arbitration of the MPU bus. The BUSY signal signifies that the S6809E will need the bus for at least the next cycle, as it is in the middle of a multiple-byte data access. The BUSY signal will be high for the first two cycles of the operand fetch of any Read-Modify-Write instruction, high during the first operand fetch of any double-byte instructions (LDD, STD) and high during the first byte access of any indirect access or vector fetch operation. BUSY is not active during pushes or pulls from the stack (PUL, PSH). Figure 12 shows the timing for the BUSY signal for a

Read-Modify-Write operation (ASL @6300).

AVMA. The AVMA output is an advanced Valid Memory Address signal. This output goes HIGH one cycle before the MPU performs a memory access. The advanced nature of this signal allows bus arbitration logic an advanced warning of potential bus conflict.

LIC. The LIC output is the Last Instruction Cycle signal. This signal's HIGH to LOW transition signals that the current MPU cycle is an opcode fetch. The LIC signal will be held HIGH when the MPU is Halted at the end of an instruction (i.e., not in CWAI or RESET), when the MPU is in the SYNC state or while it is stacking during interrupts.

TSC. The TSC input is a Tri-State-Control for the S6809E's Address, data and R/W buffers. To force the MPU into the High-impedance state, the TSC line should be brought HIGH t_{PCST} before the end of the current cycle. The clocks for the MPU are then stopped in the first quarter (E = 0, Q = 0) of the next cycle. To regain the bus, the TSC line should be brought low, and the clocks re-started.

The TSC HIGH state is latched on the trailing edge of E, and therefore should be timed accordingly.

Figure 10. E/Q Relationship





Figure 11. S6809E Clock Generator







GOULD

AMI

Semiconductors



Peripherals


**S6800
FAMILY**



UNIVERSAL ASYNCHRONOUS RECEIVER/TRANSMITTER

Features

- Full or Half Duplex Operation
Transmits and Receives Serial Data Simul-
taneously or at Different Baud Rates
- Completely Programmable—Data Word Length,
Number of Stop Bits, Parity
- Automatic Start Bit Generation
- Data and Clock Synchronization Performed
Automatically
- Double Buffered—Eliminates Timing Difficulties
- Completely Static Circuitry
- Fully TTL Compatible
- Three-State Output Capability
- Single Power Supply: + 5 V
- Standard 40-Pin Dual-in-Line Package
- Plug In Compatible with Western Digital TR1602A,
TR1863, Fujitsu 8868A



General Description

The AMI S1602 is a programmable Universal Asynchronous Receiver/Transmitter (UART) fabricated with N-Channel silicon gate MOS technology. All control pins, input pins and output pins are TTL compatible, and a single + 5 volt power supply is used. The UART interfaces asynchronous serial data from terminals or other peripherals, to parallel data for a microprocessor, computer, or other terminal. Parallel data is converted by the transmitter section of the UART into a serial

word consisting of the data as well as start, parity, and stop bit(s). Serial data is converted by the receiver section of the UART into parallel data. The receiver section verifies correct code transmission by parity checking and receipt of a valid stop bit. The UART can be programmed to accept word lengths of 5, 6, 7, or 8 bits. Even or odd parity can be set. Parity generation checking can be inhibited. The number of stop bits can be programmed for one, two, or one and one half when transmitting a 5-bit code.

Absolute Maximum Ratings*

V_{CC} Pin Potential to V_{SS} Pin	-0.3V to +7.0V
Input Voltage	-0.3V to +7.0V
Operating Temperature	0°C to +70°C
Storage Temperature	-55°C to +150°C

*Note: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheets. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Capacitance: $T_A = 25^\circ\text{C}$; $f = 1\text{MHz}$; $V_{IN} = 0\text{V}$

Symbol	Parameter	Typ.	Max.	Unit
C_{IN}	Input Capacitance for all Inputs	10		pF

Guaranteed Operating Conditions (Referenced to V_{SS})

Symbol	Parameter	Operating Temperature	Min.	Typ.	Max.	Unit
V_{CC}	Supply Voltage	0°C to +70°C	4.75	5.0	5.25	V
V_{SS}			0.0	0.0	0.0	V
V_{IH}	Logic Input High Voltage	0°C to +70°C	2.2		V_{CC}	V
V_{IL}	Logic Input Low Voltage	0°C to +70°C	-0.3		+0.8	V

D.C. Characteristics (Guaranteed Operating Ranges Unless Otherwise Noted.)

Symbol	Parameter	Min.	Typ.	Max.	Unit
I_{IL}	Input Leakage Current ($V_{IN} = 0$ to 5.25V, $V_{CC} = 5.25\text{V}$)			1.4	mA
I_{LZ}	Output Leakage Current for 3- State ($V_{OUT} = 0\text{V}$ to V_{CC} , SFD = RRD = V_{IH})	-20		+20	μA
V_{OL}	Output Low Voltage ($I_{OL} = 1.8\text{mA}$)			0.4	V
V_{OH}	Output High Voltage ($I_{OL} = -200\mu\text{A}$)	2.4			V
I_{CC}	V_{CC} Supply Current		70		mA

A.C. Characteristics (Guaranteed Operating Ranges Unless Otherwise Noted)

Symbol	Parameter	Min.	Typ.	Max.	Unit
f_C	Clock Frequency for RRC and TRC (Duty Cycle = 50%)	DC		800	kHz
t_{PWC}	CRL Pulse Width, High	200			ns
t_{PWT}	THRL Pulse Width, Low	180			ns
t_{PWR}	DRR Pulse Width, Low	180			ns
t_{PWM}	MR Pulse Width, High	150			ns
t_C	Coincidence Time (Figure 3 and Figure 8)	180			ns
t_{HOLD}	Hold Time (Figure 3 and Figure 8)	20			ns
t_{SET}	Setup Time (Figure 3 and Figure 8)	0			ns
t_{PD0}	Propagation Delay Time High to Low, Output ($C_L = 130\text{pF} + 1\text{TTL}$)			350	ns
t_{PD1}	Propagation Delay Time Low to High, Output ($C_L = 130\text{pF} + 1\text{TTL}$)			350	ns

Pin Description

Pin	Label	Function
1	V_{CC}	Power Supply —normally at +5V.
2	N.C.	No Connection. On the S1602 this is an unconnected pin. On the TR1602A this is a -12V supply. -12V is not needed on the S1602 and thus the N.C. pin allows the S1602 to be compatible with the TR1602A.
3	V_{SS}	This is normally at 0V or ground.
4	RRD	Receive Register Disconnect. A high logic level, V_{IH} , on this pin disconnects the Receiver Holding Register outputs from the data outputs RR_8 - RR_1 on pin 5-12.
5-12	RR_8 - RR_1	Receiver Holding Register Data. These are the parallel outputs from the Receiver Holding Register, if the RRD input is low (V_{IL}). Data is (LSB) right justified for character formats of less than eight bits, with RR_1 being the least significant bit. Unused MSBs are forced to a low logic output level, V_{OL} .
13	PE	Parity Error. This output pin goes to a high level if the received parity does not agree with that programmed by the Even Parity Enable input (pin 39). This output is updated as each character is transferred to the Receiver Holding Register. The Status Flag Disconnect input (pin 16) allows additional PE lines to be tied together by providing an output disconnect capability.
14	FE	Framing Error. This output pin goes high if the received character has no valid stop bit. Each time a character is transferred to the Receiver Holding Register, this output is updated. The Status Flag Disconnect input (pin 16) allows additional FE lines to be tied together by providing an output disconnect capability.
15	OE	Overrun Error. This output pin goes high if the Data Received Flag (pin 19) did not get reset before the next character was transferred to the Receive Holding Register. The Status Flag Disconnect input (pin 16) allows additional OE lines to be tied together providing an output disconnect capability.
16	SFD	Status Flag Disconnect. When this input is high, PE, FE, OE, DR and THRE outputs are forced to high impedance Three-State allowing bus sharing capability.
17	RRC	Receive Register Clock. This clock input is 16x the desired receiver shift rate.
18	DRR	Data Received Reset. A low level input, V_{IL} , clears the Data Received (DR) line.
19	DR	Data Received. When a complete character has been received and transferred to the Receiver Holding Register, this output goes to the high level, V_{OH} .
20	RI	Receiver Input. Serial input data enters on this line. It is transferred to the Receiver Register as determined by the character length, parity and number of stop bits. When data is not being received, this input must remain high, V_{IH} .

Pin Description

Pin	Label	Function															
21	MR	Master Reset. A high level pulse, V_{IH} , on this input clears the internal logic. The transmitter and Receive Registers, Receiver Holding Register, FE, OE, PE, DRR are reset. In addition, the serial output line is set to a high level, V_{OH} .															
22	THRE	Transmitter Holding Register Empty. This output will go high when the Transmitter Holding Register completes transfer of its contents to the Transmitter Register. The high level indicates a new character may be loaded into the Transmitter Holding Register.															
23	$\overline{\text{THRL}}$	Transmitter Holding Register Load. When a low level, V_{IL} , is applied to this input, a character is loaded into the Transmitter Holding Register. The character is transferred to the Transmitter Register on a low to high level, V_{IH} , transition as long as the Transmitter Register is not currently in the process of transmitting a character. If a character is being transmitted, the transfer is delayed until the transmission is completed. The new character is then transferred simultaneously with the start of the serial transmission of the new character.															
24	TRE	Transmitter Register Empty. Goes high when the Transmitter Register has completed the serial transmission of a full character including the required number of stop bits. A high will be maintained until the start of transmission of the next character.															
25	TRO	Transmitter Register Output. Transmits the Transmitter Register contents (Start bit, Data bits, Parity bit and Stop bit(s)) serially. Remains high, V_{OH} , when no data is being transmitted. Therefore, start of transmission is determined by transition of the Start bit from high to low level voltage, V_{OL} .															
26-33	$\text{TR}_1 - \text{TR}_8$	Transmitter Register Data Inputs. The THRL strobe loads the character on these lines into the Transmitter Holding Register. If WLS_1 and WLS_2 have selected a character of less than 8 bits, the character is right justified to the least significant bit, TR_1 with the excess bits not used. A high input level, V_{IH} , will cause a high output level, V_{OH} , to be transmitted.															
34	CRL	Control Register Load. The control bits, (WLS_1 , WLS_2 , EPE, PI, SBS), are loaded into the Control Register when the input is high. This input may be either strobed or hard wired to the high level.															
35	PI	Parity Inhibit. Parity generation and verification circuitry are inhibited when this input is high. The PE output will be held low as well. When in the inhibit condition the Stop bit(s) will follow the last data bit on transmission.															
36	SBS	Stop Bit(s) Select. A high level will select two Stop bits, and a low level selects one Stop bit. If 5-bit words are selected, a high level will generate one and one-half Stop bits.															
37, 38	$\text{WLS}_2, \text{WLS}_1$	Word Length Select. The state of these two (2) inputs determines the character length (exclusive of parity) as follows: <table border="1" style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th>WLS_2</th> <th>WLS_1</th> <th>WORD LENGTH</th> </tr> </thead> <tbody> <tr> <td>LOW</td> <td>LOW</td> <td>5 bits</td> </tr> <tr> <td>LOW</td> <td>HIGH</td> <td>6 bits</td> </tr> <tr> <td>HIGH</td> <td>LOW</td> <td>7 bits</td> </tr> <tr> <td>HIGH</td> <td>HIGH</td> <td>8 bits</td> </tr> </tbody> </table>	WLS_2	WLS_1	WORD LENGTH	LOW	LOW	5 bits	LOW	HIGH	6 bits	HIGH	LOW	7 bits	HIGH	HIGH	8 bits
WLS_2	WLS_1	WORD LENGTH															
LOW	LOW	5 bits															
LOW	HIGH	6 bits															
HIGH	LOW	7 bits															
HIGH	HIGH	8 bits															
39	EPE	Even Parity Enable. A high voltage level, V_{IH} , on this input will select even parity, while a low voltage level, V_{IL} , selects odd parity.															
40	TRC	Transmitter Register Clock. The frequency of this clock input should be 16 times the desired baud rate.															

Figure 1. Receiver Operator Timing




Figure 2. Timing for Status Flags, RR₁ thru RR₈ and DR




Figure 3. Transmitter Operator Timing




Figure 4. Data Input Load Cycle






Figure 5. Transmitter Output Timing⁽¹⁾



NOTES:

1. When the positive transition of THRL is 500ns or more before the falling edge of TRC (CF2 in the figure), TRE is enabled at CF2. But, when 500ns > ① > 0ns, TRE is invalid between CF2 and CF3.
2. THRE goes to low during 500ns Max. from the positive transition of THRL.
3. TRE goes to low during 500ns Max. from the first falling edge of TRC after THRE goes to low with TRE high.
4. TRO goes to low (START BIT) during 500ns Max. from the first rising edge of TRC after TRE goes to low.
5. THRE goes to high during 500ns Max. from the falling edge of TRC after START BIT is enabled.

Figure 6. Transmitter Output Timing⁽²⁾



NOTES:

- 2-5, refer to Figure 5.
6. TRANSMITTER REGISTER EMPTY goes to high during 500ns Max. from the 15th rising edge of TRC after STOP BIT is enables.

Figure 7. Input After Master Reset




Figure 9. Status Flag Output




Figure 8. Control Register Load Cycle






Figure 10. Data Output





UNIVERSAL SYNCHRONOUS RECEIVER/TRANSMITTER


Features

- 500kHz Data Rates
- Internal Sync Detection
- Fill Character Register
- Double Buffered Input/Output
- Bus Oriented Outputs
- 5-8 Bit Characters
- Odd/Even or No Parity
- Error Status Flags
- Single Power Supply (+ 5V)
- Input/Output TTL-Compatible

General Description

The S2350 Universal Synchronous Receiver Transmitter (USRT) is a single chip MOS/LSI device that totally replaces the serial-to-parallel and parallel-to-serial conversion logic required to interface a word parallel controller or data terminal to a bit-serial, synchronous communication network.

The USRT consists of separate receiver and transmitter sections with independent clocks, data lines and status. Common with the transmitter and receiver are word length and parity mode. Data is transmitted and received in a NRZ format at a rate equal to the respective input clock frequency.



A.C. (Dynamic) Electrical Characteristics* (Continued)

Symbol	Parameter	Min.	Typ.	Max.	Unit	Condition
Input Pulse Width						
P _{TCP}	Transmit Clock	900			nsec	CL = 20pF
P _{RCP}	Receive Clock	900			nsec	1TTL Load
P _{RST}	Reset	500			nsec	
P _{TDS}	Transmit Data Strobe	200			nsec	
P _{TFS}	Transmit Fill Strobe	200			nsec	
P _{RSS}	Receive Sync Strobe	200			nsec	
P _{CS}	Control Strobe	200			nsec	
P _{RDE}	Receive Data Enable	400			nsec	Note 1
P _{SWE}	Status Word Enable	400			nsec	Note 1
P _{RR}	Receiver Restart	500			nsec	

Switching Characteristics

T _{TSO}	Delay, TCP Clock to Serial Data Out			700	nsec	
T _{TBMT}	Delay, TCP Clock to TBMT Output			1.4	μsec	
T _{TBMT}	Delay, TDS to TBMT			700	nsec	
T _{STS}	Delay, SWE to Status Reset			700	nsec	
T _{RDO}	Delay, SWE, RDE to Data Output			400	nsec	1TTL Load
T _{HRDO}	Hold Time SWE, RDE to Off State			400	nsec	C _L = 130pF
T _{DTS}	Data Set Up Time TDS, TFS, RSS, CS	0			nsec	
T _{DTH}	Data Hold Time TDS	700			nsec	
T _{DTI}	Data Hold time TFS, RSS	200			nsec	
T _{CNS}	Control Set Up Time NDB1, NDB2, NPB, POE	0			nsec	
T _{CNH}	Control Hold Time NDB1, NDB2, NPB, POE	200			nsec	
T _{RDA}	Delay RDE to RDA Output	700			nsec	

NOTE 1: Required to reset status and flags.

Data messages are transmitted as a contiguous character stream, bit synchronous with respect to a clock and character synchronous with respect to framing or "sync" characters initializing each message. The USRT receiver compares the contents of the internal Receiver Sync Register with the incoming data stream in a bit transparent mode. When a compare is made, the receiver becomes character synchronous formatting a 5, 6, 7, or 8-bit character for output each character time. The receiver has an output buffer register allowing a full character time to transfer the data out. The receiver status outputs indicate received data available (RDA), receiver overrun (ROR), receive parity error (RPE) and sync character received (SCR). Status bits are available on individual output lines and can also be multiplexed onto the output data lines for bus organized systems. The data lines have tri-state outputs.

The USRT transmitter outputs 5, 6, 7, or 8-bit characters

with correct parity at the transmitter serial output (TSO). The transmitter is buffered to allow a full character time to respond to a transmitter buffer empty (TBMT) request for data. Data is transmitted in a NRZ format changing on the positive transition of the transmitter clock (TCP). The character transmitter fill register is inserted into the data message if a data character is not loaded into the transmitter after a TBMT request.

Typical Applications

- Computer Peripherals
- Communication Concentrators
- Integrated Modems
- High Speed Terminals
- Time Division Multiplexing
- Industrial Data Transmission

Absolute Maximum Ratings

Ambient Temperature Under Bias	0°C to +70°C
Storage Temperature	-65°C to +150°C
Positive Voltage on Any Pin With Respect to GROUND	+7V
Negative Voltage on Any Pin With Respect to GROUND	-0.5V
Power Dissipation	0.75W


D.C. (Static) Electrical Characteristics* ($V_{CC} = 5.0V \pm 5\%$; $T_A = 0^\circ C$ to $+70^\circ C$ unless otherwise noted)

Symbol	Parameter	Min.	Typ.	Max.	Unit	Condition
V_{IH}	Input High Voltage	2.0		V_{CC}	V	
V_{IL}	Input Low Voltage	-0.5		+0.8	V	
I_{IL}	Input Leakage Current			10	μA	$V_{IN} = 0$ to V_{CC} V
V_{OH}	Output High Voltage	2.4			V	$I_{OH} = -100\mu A$
V_{OL}	Output Low Voltage			+0.4	V	$I_{OL} = 1.6mA$
C_{IN}	Input Capacitance			10	pF	$V_{IN} = 0V$; $f = 1.0MHz$
C_{OUT}	Output Capacitance			12	pF	$V_{IN} = 0V$; $f = 1.0MHz$
I_{CC}	V_{CC} Supply Current			100	mA	No Load; $V_{CC} = 5.25V$

* Electrical Characteristics included in this advanced product description are objective specifications and may be subject to change.

A.C. (Dynamic) Electrical Characteristics* ($V_{CC} = 5.0V \pm 5\%$; $T_A = 0^\circ C$ to $+70^\circ C$ unless otherwise noted)

Symbol	Parameter	Min.	Typ.	Max.	Unit	Condition
TCP, RCP	Clock Frequency	DC		500	kHz	



June 1983

ASYNCHRONOUS COMMUNICATION INTERFACE ADAPTER


Features

- On-Chip Baud Rate Generator: 15 Programmable Baud Rates Derived from a Standard 1.8432MHz External Crystal (50 to 19,200 Baud)
- Programmable Interrupt and Status Register to Simplify Software Design
- Single +5 Volt Power Supply
- Serial Echo Mode
- False Start Bit Detection
- 8-Bit Bi-Directional Data Bus for Direct Communication With the Microprocessor
- External 16X Clock Input for Non-Standard Baud Rates (Up to 125K Baud)
- Programmable: Word Lengths; Number of Stop Bits; and Parity Bit Generation and Detection

- Data Set and Modem Control Signals Provided
- Parity: (Odd, Even, None, Mark, Space)
- Full-Duplex or Half-Duplex Operation
- 5, 6, 7, 8 and 9-Bit Transmission

General Description

The S6551/S6551A is an Asynchronous Communication Adapter (ACIA) intended to provide interfacing for the microprocessors to serial communication data sets and modems. A unique feature is the inclusion of an on-chip programmable baud rate generator, with a crystal being the only external component required.



S6800
FAMILY

Absolute Maximum Ratings

Supply Voltage V_{CC}	-0.3V to +7.0V
Input/Output Voltage V_{IN}	-0.3V to +7.0V
Operating Temperature Range T_A	0°C to +70°C
Storage Temperature Range T_{stg}	-55°C to +150°C

All inputs contain protection circuitry to prevent damage to high static charges. Care should be exercised to prevent unnecessary application of voltages in excess of the allowable limits.

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

Electrical Operating Characteristics ($V_{CC} = 5.0V \pm 5\%$, $T_A = 0^\circ C$ to $+70^\circ C$, unless otherwise noted)

Symbol	Parameter	Min.	Typ.	Max.	Units
V_{IH}	Input High Voltage	2.0	—	V_{CC}	V
V_{IL}	Input Low Voltage	-0.3	—	0.8	V
I_{IN}	Input Leakage Current: $V_{IN} = 0$ to 5V ($\phi 2$, R/W, RES, CS ₀ , CS ₁ , RS ₀ , RS ₁ , CTS, RxD, DCD, DSR)	—	± 1.0	± 2.5	μA
I_{TSI}	Input Leakage Current for High Impedance State (Three State)	—	± 2.0	± 10.0	μA
V_{OH}	Output High Voltage: $I_{LOAD} = -100\mu A$ (DB ₀ -DB ₇ , TxD, RxC, RTS, DTR)	2.4	—	—	V
V_{OL}	Output Low Voltage: $I_{LOAD} = 1.6mA$ (DB ₀ -DB ₇ , TxD, RxC, RTS, DTR, IRQ)	—	—	0.4	V
I_{OH}	Output High Current (Sourcing): $V_{OH} = 2.4V$ (DB ₀ -DB ₇ , TxD, RxC, RTS, DTR)	—	—	-100	μA
I_{OL}	Output Low Current (Sinking): $V_{OL} = 0.4V$ (DB ₀ -DB ₇ , TxD, RxC, RTS, DTR, IRQ)	—	—	1.6	mA
I_{OFF}	Output Leakage Current (Off State): $V_{OUT} = 5V$ (IRQ)	—	1.0	10.0	μA
C_{CLK}	Clock Capacitance ($\phi 2$)	—	—	20	pF
C_{IN}	Input Capacitance (Except XTAL1 and XTAL2)	—	—	10	pF
C_{OUT}	Output Capacitance	—	—	10	pF
P_D	Power Dissipation (See Graph) ($T_A = 0^\circ C$)	—	170	300	mW

Write Cycle ($V_{CC} = 5.0V \pm 5\%$, $T_A = 0^\circ C$ to $+70^\circ C$, unless otherwise noted)

Symbol	Parameter	S6551		S6551A		Unit
		Min.	Max.	Min.	Max.	
t_{CYC}	Cycle Time	1.0	—	0.5	—	μs
t_C	$\phi 2$ Pulse Width	400	—	200	—	ns
t_{ACW}	Address Set-Up Time	120	—	70	—	ns
t_{CAH}	Address Hold Time	0	—	0	—	ns
t_{WCW}	R/W Set-Up Time	120	—	70	—	ns
t_{CWH}	R/W Hold Time	0	—	0	—	ns
t_{DCW}	Data Bus Set-Up Time	150	—	60	—	ns
t_{HW}	Data Bus Hold Time	20	—	20	—	ns

(t_r and $t_f = 10$ to 30ns)

Figure 1. Power Dissipation vs. Temperature





Figure 2. Write Timing Characteristics



Read Cycle ($V_{CC} = 5.0V \pm 5\%$, $T_A = 0^\circ C$ to $+70^\circ C$, unless otherwise noted)

Symbol	Parameter	S6551		S6551A		Unit
		Min.	Max.	Min.	Max.	
t_{CYC}	Cycle Time	1.0	—	0.5	—	μS
t_c	$\phi 2$ Pulse Width	400	—	200	—	ns
t_{ACR}	Address Set-Up Time	120	—	70	—	ns
t_{CAR}	Address Hold Time	0	—	0	—	ns
t_{WCR}	R/\overline{W} Set-Up Time	120	—	70	—	ns
t_{CDR}	Read Access Time (Valid Data)	—	200	—	150	ns
t_{HR}	Read Hold Time	20	—	20	—	ns
t_{CDA}	Bus Active Time (Invalid Data)	40	—	40	—	ns

Figure 3. Clock Generation





Figure 4. Read Timing Characteristics



Transmit/Receive Characteristics

Symbol	Parameter	S6551		S6551A		Unit
		Min.	Max.	Min.	Max.	
t _{CCY}	Transmit/Receive Clock Rate	400*	—	400*	—	ns
t _{CH}	Transmit/Receive Clock High Time	175	—	175	—	ns
t _{CL}	Transmit/Receive Clock Low Time	175	—	175	—	ns
t _{DD}	EXTAL1 to TxD Propagation Delay	—	500	—	500	ns
t _{DLY}	Propagation Delay (RTS, DTR)	—	500	—	500	ns
t _{IRQ}	IRQ Propagation Delay (Clear)	—	500	—	550	ns

(t_r and t_f = 10 to 30ns)

*The baud rate with external clocking is: $Baud\ Rate = \frac{1}{16 \times t_{CCY}}$

Figure 5. Test Load for Data Bus (DB₀-DB₇), Tx \bar{D} , DTR, RTS Outputs




Figure 6a. Interrupt and Output Timing




Figure 6b. Transmit Timing with External Clock





Figure 6c. Receive External Clock Timing



Pin Description

RES (Reset). During system initialization a low on the RES input will cause internal registers to be cleared.

phi2 Input Clock. The input clock is the system phi2 clock and is used to trigger all data transfers between the system microprocessor and the S6551.

R/W (Read/Write). The R/W is generated by the microprocessor and is used to control the direction of data transfers. A high on the R/W pin allows the processor to read the data supplied by the S6551. A low on the R/W pin allows a write to the S6551.

IRQ (Interrupt Request). The IRQ pin is an interrupt signal from the interrupt control logic. It is an open drain output, permitting several devices to be connected to the common IRQ microprocessor input. Normally a high level, IRQ goes low when an interrupt occurs.

DB₀-DB₇ (Data Bus). The DB₀-DB₇ pins are the eight data lines used for transfer of data between the processor and the S6551. These lines are bi-directional and are normally high-impedance except during Read cycles when selected.

CS₀-CS₁ (Chip Selects). The two chip select inputs are normally connected to the processor address lines either directly or through decoders. The S6551 is selected when CS₀ is high and CS₁ is low.

RS₀, RS₁ (Register Selects). The two register select lines are normally connected to the processor address lines to allow the processor to select the various S6551 internal registers. The following table indicates the internal register select coding:

Table 1

RS ₁	RS ₀	WRITE	READ
0	0	Transmit Data Register	Receiver Data Register
0	1	Programmed Reset (Data is "Don't Care")	Status Register
1	0	Command Register	
1	1	Control Register	

The table shows that only the Command and Control registers are read/write. The Programmed Reset operation does not cause any data transfer, but is used to clear the S6551 registers. The Programmed Reset is slightly different from the Hardware Reset (RES) and these differences are described in the individual register definitions.

XTAL1, XTAL2 (Crystal Pins). These pins are normally directly connected to the external crystal (1.8432MHz M-Tron MP-2 recommended) used to derive the various baud rates. Alternatively, an externally generated clock may be used to drive the XTAL1 pin, in which case the XTAL2 pin must float.

TxD (Transmit Data). The TxD output line is used to transfer serial NRZ (non-return-to-zero) data to the modem. The LSB (least significant bit) of the Transmit Data Register is the first data bit transmitted and the rate of data transmission is determined by the baud rate selected.

RxD (Receive Data). The RxD input line is used to transfer serial NRZ data into the ACIA from the modem, LSB first. The receiver data rate is either the programmed baud rate or the rate of an externally generated receiver clock. This selection is made by programming the Control Register.

RxC (Receive Clock). The RxC is a bi-directional pin which serves as either the receiver 16xclock input or the receiver 16xclock output. The latter mode results if the internal baud rate generator is selected for receiver data clocking.

RTS (Request to Send). The RTS output pin is used to control the modem from the processor. The state of the RTS pin is determined by the contents of the Command Register.

CTS (Clear to Send). The CTS input pin is used to control the transmitter operation. The enable state is with CTS low. The transmitter is automatically disabled if CTS is high.

DTR (Data Terminal Ready). This output pin is used to indicate the status of the S6551 to the modem. A low on DTR indicates the S6551 is enabled and a high indicates it is disabled. The processor controls this pin via bit 0 of the Command Register.

DSR (Data Set Ready). The DSR input pin is used to indicate to the S6551 the status of the modem. A low indicates the "ready" state and a high, "not-ready." DSR is a high-impedance input and must not be a no-connect. If unused, it should be driven high or low, but not switched.

Note: If Command Register Bit 0 = 1 and a change of state on DSR occurs, IRQ will be set, and Status Register Bit 6 will reflect the new level. The state of DSR does not affect either Transmitter or Receiver operation.

DCD (Data Carrier Detect). The DCD input pin is used to indicate to the S6551 the status of the carrier-detect output of the modem. A low indicates that the modem carrier signal is present and a high, that it is not. DCD, like DSR, is a high-impedance input and must not be a no-connect.

Note: If Command Register Bit 0 = 1 and a change of state on DCD occurs, IRQ will be set, and Status Register Bit 5 will reflect the new level. The state of DCD does not affect Transmitter operation, but must be low for the Receiver to operate.




Figure 8. Control Register Format

CONTROL REGISTER								
7	6	5	4	3	2	1	0	
STOP BITS				BAUD RATE GENERATOR				
0 = 1 STOP BIT				0	0	0	0	16x EXTERNAL CLOCK
1 = 2 STOP BITS				0	0	0	1	50 BAUD
2 STOP BITS IF WORD LENGTH = 9 BITS AND PARITY				0	0	1	0	75
1 1/2 STOP BITS IF WORD LENGTH = 5 BITS AND NO PARITY				0	0	1	1	109.92
WORD LENGTH				0	1	0	0	134.58
BIT	DATA WORD LENGTH							
6	5							
0	0	8						
0	1	7						
1	0	6						
1	1	5						
RECEIVER CLOCK SOURCE				0	1	0	1	160
0 = EXTERNAL RECEIVER CLOCK				0	1	1	0	300
1 = BAUD RATE GENERATOR				0	1	1	1	600
				1	0	0	0	1200
				1	0	0	1	1800
				1	0	1	0	2400
				1	0	1	1	3600
				1	1	0	0	4800
				1	1	0	1	7200
				1	1	1	0	9600
				1	1	1	1	19,200
HARDWARE RESET								
7	6	5	4	3	2	1	0	
0	0	0	0	0	0	0	0	
PROGRAM RESET								
-	-	-	-	-	-	-	-	

*THIS ALLOWS FOR 9-BIT TRANSMISSION (8 DATA BITS PLUS PARITY).

Internal Organization

The Transmitter/Receiver sections of the S6551 are depicted by the block diagram in Figure 7.



Bits 0-3 of the Control Register select the divisor used to generate the baud rate for the Transmitter. If the Receiver clock is to use the same baud rate as the Transmitter, then RxC becomes an output pin and can be used to slave other circuits to the S6551.

Control Register

The Control Register is used to select the desired mode for the S6551. The word length, number of stop bits, and clock controls are all determined by the Control Register, which is depicted in Figure 8.

Command Register

The Command Register is used to control Specific Transmit/Receive functions and is shown in Figure 9.



Status Register

The Status Register is used to indicate to the processor the status of various S6551 functions and is outlined in Figure 10.

Transmit and Receive Data Registers

These registers are used as temporary data storage for the S6551 Transmit and Receive circuits. The Transmit Data Register is characterized as follows:


- Bit 0 is the leading bit to be transmitted.
- Unused data bits are the high-order bits and are "don't care" for transmission.

The Receive Data Register is characterized in a similar fashion:

- Bit 0 is the leading bit received.
- Unused data bits are the high-order bits and are "0" for the receiver.
- Parity bits are not contained in the Receive Data Register, but are stripped-off after being used for external parity checking. Parity and all unused high-order bits are "0".

S6800 FAMILY

Figure 11 illustrates a single transmitted or received data word, for the example of 8 data bits, parity, and 1 stop bit.





S6821/S68A21/S68B21

PERIPHERAL INTERFACE ADAPTER (PIA)

Features

- 8-Bit Bidirectional Bus for Communication with the MPU
- Two Bidirectional 8-Bit Buses for Interface to Peripherals
- Two Programmable Control Registers
- Two Programmable Data Direction Registers
- Four Individually-Controlled Interrupt Input Lines: Two Usable as Peripheral Control Outputs
- Handshake Control Logic for Input and Output Peripheral Operation
- High-Impedance Three-State and Direct Transistor Drive Peripheral Lines
- Program Controlled Interrupt and Interrupt Disable Capability
- CMOS Compatible Peripheral Lines


- Two TTL Drive Capability on all A and B Side Buffers
- TTL Compatible
- Static Operation

General Description


The S6821/S68A21/S68B21 are peripheral Interface Adapters that provide the universal means of interfacing peripheral equipment to the S6800/S68A00/S68B00 Microprocessing Units (MPU). This device is capable of interfacing the MPU to peripherals through two 8-bit bidirectional peripheral data buses and four control lines. No external logic is required for interfacing to most peripheral devices.

The functional configuration of the PIA is programmed by the MPU during system initialization. Each of the

Block Diagram



Pin Configuration



S6800
FAMILY

General Description (Continued)

peripheral data lines can be programmed to act as an input or output, and each of the four control/interrupt lines may be programmed for one of several control modes. This allows a high degree of flexibility in the overall operation of the interface.

The PIA interfaces to the S6800/S68A00/S68B00 MPUs

with an eight-bit bidirectional data bus, three chip select lines, two register select lines, two interrupt request lines, read/write line, enable line and reset line. These signals, in conjunction with S6800/S68A00/S68B00 VMA output, permit the MPU to have complete control over the PIA. VMA may be utilized to gate the input signals to the PIA.

Absolute Maximum Ratings:

Symbol	Rating	Value	Unit
V _{CC}	Supply Voltage	-0.3 to +7.0	Vdc
V _{IN}	Input Voltage	-0.3 to +7.0	Vdc
T _A	Operating Temperature Range	0° to +70°	°C
T _{stg}	Storage Temperature Range	-55° to +150°	°C
θ _{ja}	Thermal Resistance	82.5	°C/W

Note: This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

Electrical Characteristics

V_{CC} = 5.0V ± 5%, V_{SS} = 0, T_A = 0 to 70°C unless otherwise noted.

Symbol	Characteristic	Min.	Typ.	Max.	Unit	Conditions
Bus Control Inputs (R/W, Enable, Reset, RS0, RS1, CS0, CS1, CS2)						
V _{IH}	Input High Voltage	V _{SS} + 2.0	—	V _{CC}	Vdc	
V _{IL}	Input Low Voltage	V _{SS} - 0.3	—	V _{SS} + 0.8	Vdc	
I _{IN}	Input Leakage Current	—	1.0	2.5	μAdc	V _{IN} = 0 to 5.25 Vdc
C _{IN}	Capacitance	—	—	7.5	pF	V _{IN} = 0, T _A = 25°C, f = 1.0MHz
Interrupt Outputs (IRQA, IRQB)						
V _{OL}	Output Low Voltage	—	—	V _{SS} + 0.4	Vdc	I _{LOAD} = 3.2 mAdc
I _{LOH}	Output Leakage Current (Off State)	—	1.0	10	μAdc	V _{OH} = 2.4 Vdc
C _{OUT}	Capacitance	—	—	5.0	pF	V _{IN} = 0, T _A = 25°C, f = 1.0MHz
Data Bus (D0-D7)						
V _{IH}	Input High Voltage	V _{SS} + 2.0	—	V _{CC}	Vdc	
V _{IL}	Input Low Voltage	V _{SS} - 0.3	—	V _{SS} + 0.8	Vdc	
I _{TSI}	Three State (Off State) Input Current	—	2.0	10	μAdc	V _{IN} = 0.4 to 2.4 Vdc
V _{OH}	Output High Voltage	V _{SS} + 2.4	—	—	Vdc	I _{LOAD} = -205μAdc
V _{OL}	Output Low Voltage	—	—	V _{SS} + 0.4	Vdc	I _{LOAD} = 1.6mAdc
C _{IN}	Capacitance	—	—	12.5	pF	V _{IN} = 0, T _A = 25°C, f = 1.0MHz

Electrical Characteristics (Continued)

Symbol	Characteristic	Min.	Typ.	Max.	Unit	Conditions
Peripheral Bus (PA0-PA7, PB0-PB7, CA1, CA2, CB1, CB2)						
I_{IN}	Input Leakage Current	R/W, Reset, RS0, CS0, CS1, CS2, CA1, CB1, Enable	1.0	2.5	μ Adc	$V_{IN} = 0$ to 5.25 Vdc
I_{TSI}	Three-State (Off State) Input Current	PB0-PB7, CB2	2.0	10	μ Adc	$V_{IN} = 0.4$ to 2.4 Vdc
I_{IH}	Input High Current	PA0-PA7, CA2	-200	-400	μ Adc	$V_{IH} = 2.4$ Vdc
I_{OH}	Darlington Drive Current	PB0-PB7, CB2	-1.0	-10	mAdc	$V_O = 1.5$ Vdc
I_{IL}	Input Low Current	PA0-PA7, CA2	-1.3	-2.4	mAdc	$V_{IL} = 0.4$ Vdc
V_{OH}	Output High Voltage	PA0-P7, PB0-PB7, CA2, CB2 PA0-PA7, CA2	$V_{SS} + 2.4$ $V_{CC} - 1.0$		Vdc	$I_{LOAD} = -200\mu$ Adc $I_{LOAD} = -10\mu$ Adc
V_{OL}	Output Low Voltage			$V_{SS} + 0.4$	Vdc	$I_{LOAD} = 3.2$ mAdc
C_{IN}	Capacitance			10	pF	$V_{IN} = 0$, $T_A = 25^\circ$ C, $f = 1.0$ MHz

Power Requirements

P_D	Power Dissipation			550	mW	
-------	-------------------	--	--	-----	----	--

A.C. (Dynamic) Characteristics Loading = 30pF and one TTL load for PA0-PA7, PB0-PB7, CA2, CB2 = 130pF and one TTL load for D0-D7, IRQA, IRQB ($V_{CC} = 5.0V \pm 5\%$, $V_{SS} = 0$, $T_A = 0^\circ$ C to $+70^\circ$ C unless otherwise specified)

Peripheral Timing Characteristics: $V_{CC} = 5.0V \pm 5\%$, $V_{SS} = 0V$, $T_A = 0^\circ$ C to $+70^\circ$ C unless otherwise specified

Symbol	Parameter	S6821		S68A21		S68B21		Units
		Min.	Max.	Min.	Max.	Min.	Max.	
t_{PDSU}	Peripheral Data Setup Time	200		135		100		ns
t_{PDH}	Peripheral Data Hold Time	0		0		0		ns
t_{CA2}	Delay Time, Enable Negative Transition to CA2 Negative Transition		1.0		0.670		0.5	μ s
t_{RS1}	Delay Time, Enable Negative Transition to CA2 Positive Transition		1.0		0.670		0.50	μ s
t_r, t_f	Rise and Fall Times for CA1 and CA2 Input Signals	1.0		1.0		1.0		μ s
t_{RS2}	Delay Time from CA1 Active Transition to CA2 Positive Transition		2.0		1.35		1.0	μ s
t_{PDW}	Delay Time, Enable Negative Transition to Peripheral Data Valid		1.0		0.670		0.5	μ s
t_{CMOS}	Delay Time, Enable Negative Transition to Peripheral CMOS Data Valid PA0-PA7, CA2		2.0		1.35		1.0	μ s

Peripheral Timing Characteristics (Continued)

Symbol	Parameter	S6821		S68A21		S68B21		Units
		Min.	Max.	Min.	Max.	Min.	Max.	
t_{CB2}	Delay Time, Enable Positive Transition to CB2 Negative Transition		1.0		0.670		0.5	μ s
t_{DC}	Delay Time, Peripheral Data Valid to CB2 Negative Transition	2.0		20		20		ns
t_{RS1}	Delay Time, Enable Positive Transition to CB2 Positive Transition		1.0		0.670		0.5	μ s
PW _{CT}	Peripheral Control Output Pulse Width, CA2/CB2	550		550		550		ns
t_r, t_f	Rise and Fall Times for CB1 and CB2 Input Signals		1.0		1.0		1.0	μ s
t_{RS2}	Delay Time, CB1 Active Transition to CB2 Positive Transition		2.0		1.35		1.0	μ s
t_{IR}	Interrupt Release Time, IRQA and IRQB		1.60		1.1		0.85	μ s
t_{RS3}	Interrupt Response Time		1.0		1.0		1.0	μ s
PW _I	Interrupt Input Pulse Width	500		500		500		ns
t_{RL}	Reset Low Time*	1.0		0.66		0.5		μ s

*The Reset line must be high a minimum of 1.0 μ s before addressing the PIA.

Figure 1. Enable Signal Characteristics




Figure 2. Bus Read Timing Characteristics (Read Information from PIA)




Figure 3. Bus Write Timing Characteristics (Write Information into PIA)





Figure 4. Bus Timing Test Loads



S6821/S68A21/S68B21

Bus Timing Characteristics ($V_{CC} = +5.0V \pm 5\%$, $V_{SS} = 0$, $T_A = T_L$ to T_H unless otherwise noted.)

Symbol	Parameter	S6821		S68A21		S68B21		Units
		Min.	Max.	Min.	Max.	Min.	Max.	
$t_{CYC(E)}$	Enable Cycle Time	1000		666		500		ns
PW_{EH}	Enable Pulse Width, High	450		280		220		ns
PW_{EL}	Enable Pulse Width, Low	430		280		210		ns
t_{ER}, t_{EF}	Enable Pulse Rise and Fall Times		25		25		25	ns
t_{AS}	Setup Time, Address and R/W Valid to Enable Positive Transition	160		140		70		ns
t_{AH}	Address Hold Time	10		10		10		ns
t_{DDR}	Data Delay Time, Read		320		220		180	ns
t_{DHR}	Data Hold Time, Read	10		10		10		ns
t_{DSW}	Data Setup Time, Write	195		80		60		ns
t_{DHW}	Data Hold Time, Write	10		10		10		ns

Figure 5. TTL Equiv. Test Load

(IPA0 PA7, P80 PB7, CA2, CB2)




Figure 6. CMOS Equiv. Test Load

(IPA0 - PA7, P80 - PB7, CA2, CB2)




Figure 7. NMOS Equiv. Test Load

(I80 ONLY)




Figure 8. Peripheral Data Setup and Hold Times (Read Mode)





Figure 9. CA2 Delay Time (Read Mode; CRA-5 = CRA-3 = 1, CRA-4 = 0)



*Assumes part was deselected during the previous E pulse.

S6800 FAMILY

Figure 10. CA2 Delay Time
(Read Mode; CRA-5=1, CRA-3=CRA-4=0)




Figure 11. Peripheral CMOS Delay Times
(Write Mode; CRA-5=CRA-3=CRA-4=0)





Figure 12. Peripheral Data and CB2 Delay Times
(Write Mode; CRB-5=CRB-3=1, CRB-4=0)



CB2 Note:
CB2 goes low as a result of the positive transition of Enable.

Figure 13. CB2 Delay Time
(Read Mode; CRB-5=CRB-3=1, CRB-4=0)






Figure 14. Delay Time
(Write Mode; CRB-5=1, CRB-3=CRB-4=0)



*Assumes part was deselected during any previous E pulse.

Figure 15. Interrupt Pulse Width and IRQ Response



*Assumes Interrupt Enable Bits are set.

Figure 16. IRQ Release Time






Figure 17. Reset Low Time



*The Reset line must be a V_{IH} for a minimum of 1.0μs before addressing the PIA.



S6840/S68A40/S68B40

PROGRAMMABLE TIMER


Features

- Operates from a Single 5 Volt Supply
- Fully TTL Compatible
- Single System Clock Required (Enable)
- Selectable Prescaler on Time 3 Capable of 4MHz for the S6840, 6MHz for the S68A40 and 8MHz for the S68B40
- Programmable Interrupts (\overline{IRQ}) Output to MPU
- Readable Down Counter Indicates Counts to Go to Time-Out
- Selectable Gating for Frequency or Pulse-Width Comparison
- RESET Input
- Three Asynchronous External Clock and Gate/Trigger Inputs Internally Synchronized
- Three Maskable Outputs

General Description

The S6840 is a programmable subsystem component of the S6800 family designed to provide variable system time intervals.

The S6840 has three 16-bit binary counters, three corresponding control registers and a status register. These counters are under software control and may be used to cause system interrupts and/or generate output signals. The S6840 may be utilized for such tasks as frequency measurements, event counting, interval measuring and similar tasks. The device may be used for square wave generation, gated delay signals, single pulses of controlled duration, and pulse width modulation as well as system interrupts.



S6800 FAMILY

S6840/S68A40/S68B40

Absolute Maximum Ratings

Supply Voltage V_{CC}	- 0.3 to + 7.0V
Input Voltage V_{IN}	- 0.3 to + 7.0V
Operating Temperature Range T_A	0° to + 70°C
Storage Temperature Range T_{stg}	- 55° to + 150°C
Thermal Resistance θ_{JA}	82.5°C/W

Note: This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

Electrical Characteristics: ($V_{CC} = 5.0V \pm 5\%$, $V_{SS} = 0$, $T_A = 0^\circ C$ to + 70°C unless otherwise noted.)

Symbol	Parameter	Min.	Typ.	Max.	Unit	Conditions
V_{IH}	Input High Voltage	$V_{SS} + 2.0$		V_{CC}		V
V_{IL}	Input Low Voltage	$V_{SS} - 0.3$		$V_{SS} + 0.8$	V	
I_{IN}	Input Leakage Current		1.0	2.5	μA	$V_{IN} = 0$ to 5.25 V
I_{TSI}	Three-State (Off State) Input Current		2.0	10	μA	$V_{IN} = 0.4$ to 2.4 V
V_{OH}	Output High Voltage	D_0-D_7			V	$I_{LOAD} = -205\mu A$
		All Others	$V_{SS} + 2.4$		V	$I_{LOAD} = -200\mu A$
V_{OL}	Output Low Voltage	D_0-D_7			$V_{SS} + 0.4$	$I_{LOAD} = 1.6mA$
		01-03, \overline{IRQ}			$V_{SS} + 0.4$	$I_{LOAD} = 3.2mA$
I_{LOH}	Output Leakage Current (Off State)	\overline{IRQ}	1.0	10	μA	$V_{OH} = 2.4V$
P_D	Power Dissipation			550	mW	
C_{IN}	Capacitance	D_0-D_7		12.5	pF	$V_{IN} = 0$, $T_A = 25^\circ C$, $f = 1.0MHz$
		All Others		7.5		
C_{OUT}		\overline{IRQ}		5.0	pF	$V_{IN} = 0$, $T_A = +25^\circ C$, $f = 1.0MHz$
		01, 02, 03		10		

Bus Timing Characteristics

Read (See Figure 1)

Symbol	Characteristic	S6840		S68A40		S68B40		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
t_{CYCE}	Enable Cycle Time	1.0	10	0.666	10	0.5	10	μs
PW_{EH}	Enable Pulse Width, High	0.45	4.5	0.280	4.5	0.22	4.5	μs
PW_{EL}	Enable Pulse Width, Low	0.43		0.280		0.21		μs
t_{AS}	Setup Time, Address and R/W Valid to Enable Positive Transition	160		140		70		ns
t_{DDR}	Data Delay Time		320		220		180	ns
t_H	Data Hold Time	10		10		10		ns
t_{AH}	Address Hold Time	10		10		10		ns
t_{ER} t_{EF}	Rise and Fall Times for Enable Input		25		25		25	ns

S6840/S68A40/S68B40

Bus Timing Characteristics (Continued)

Write (See Figure 2)

Symbol	Characteristic	S6840		S68A40		S68B40		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
t_{CYCE}	Enable Cycle Time	1.0	10	0.666	10	0.5	10	μ s
PW_{EH}	Enable Pulse Width, High	0.45	4.5	0.280	4.5	0.22	4.5	μ s
PW_{EL}	Enable Pulse Width, Low	0.43		0.280		0.21		μ s
t_{AS}	Setup Time, Address and R/W Valid to Enable Positive Transition	160		140		70		ns
t_{DSW}	Data Setup Time	195		80		60		ns
t_H	Data Hold Time	10		10		10		ns
t_{AH}	Address Hold Time	10		10		10		ns
t_{Er} t_{Et}	Rise and Fall Times for Enable Input		25		25		25	ns


AC Operating Characteristics (See Figures 3 and 7)

Symbol	Characteristic	S6840		S68A40		S68B40		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
t_r , t_f	Input rise and Fall Times (Figures 4 and 5) \overline{C} , \overline{G} and \overline{Reset}		1.0		0.666*		0.500*	μ s
PW_L	Input Pulse Width (Figure 4) (Asynchronous Mode) \overline{C} , \overline{G} and \overline{Reset}	$t_{CYCE} + t_{su} + t_{hd}$		$t_{CYCE} + t_{su} + t_{hd}$		$t_{CYCE} + t_{su} + t_{hd}$		ns
PW_H	Input Pulse Width (Figure 5) (Asynchronous Mode) \overline{C} , \overline{G} and \overline{Reset}	$t_{CYCE} + t_{su} + t_{hd}$		$t_{CYCE} + t_{su} + t_{hd}$		$t_{CYCE} + t_{su} + t_{hd}$		ns
t_{su}	Input Setup Time (Figure 6) (Synchronous Mode) \overline{C} , \overline{G} and \overline{Reset} $\overline{C3}$ (+ 8 Prescaler Mode only)	200		120		75		ns
t_{hd}	Input Hold Time (Figure 6) (Synchronous Mode) \overline{C} , \overline{G} and \overline{Reset} $\overline{C3}$ (+ 8 Prescaler Mode only)	50		50		50		ns
PW_{LH} , PW_H	Input Pulse Width (Synchronous Mode) $\overline{C3}$ (+ 8 Prescaler Mode only)	125		84		62.5		ns
t_{co}	Output Delay, 01-03 (Figure 7) ($V_{OH} = 2.4V$, Load B)		700		460		340	ns
t_{cm}	($V_{OH} = 2.4V$, Load D)		450		450		340	ns
t_{cmos}	($V_{OH} = 0.7 V_{DD}$, Load D)		2.0		1.35		1.0	μ s
t_{IR}	Interrupt Release Time		1.2		0.9		0.7	μ s

* t_r and $t_f \leq t_{CYCE}$

S6800 FAMILY

**Figure 1. Bus Read Timing Characteristics
(Read Information from PTM)**



**Figure 2. Bus Write Timing Characteristics
(Write Information into PTM)**




Figure 3. Input Pulse Width Low




Figure 4. Input Pulse Width High




Figure 5. Input Setup and Hold Time






Figure 6. Output Delay






S68045/S68A045/S68B045

CRT CONTROLLER (CRTC)

Features

- Generates Refresh Addresses and Row Selects
- Generates Video Monitor Inputs: Horizontal and Vertical Sync and Display Enable
- Low Cost; MC6845/SY6545 Pin Compatible
- Text Can Be Scrolled on a Character, Line or Page Basis
- Addresses 16K Bytes of Memory
- Screen Can Be Up to 128 Characters Tall By 256 Wide
- Character Font Can Be 32 Lines High With Any Width
- Two Complete ROM Programs
- Cursor and/or Display Can Be Delayed 0, 1 or 2 Clock Cycles
- Four Cursor Modes:
 - Non-Blink
 - Slow Blink
 - Fast Blink
 - Reverse Video With Addition of a Single TTL Gate
- Three Interlace Modes
 - Normal Sync
 - Interlace Sync
 - Interlace Sync and Video
- Full Hardware Scrolling
- NMOS Silicon Gate Technology
- TTL-Compatible, Single +5 Volt Supply



S6800 FAMILY

General Description

The S68045 CRT Controller performs the complex interface between an S6800 Family microprocessor and a raster scan display CRT system. The S68045 is designed to be flexible yet low cost. It is configured to both simplify the development and reduce the cost of equipment such as intelligent terminals, word processing, and information display devices.

The CRT Controller consists of both horizontal and vertical counting circuits, a linear address counter, and control registers. The horizontal and vertical counting circuits generate the Display Enable, HSYNC, VSYNC, and RA0-RA4 signals. The RA0-RA4 lines are scan line count signals to the external character generator ROM. The number of characters per character row, scan lines per character row, character rows per screen, and the

horizontal and vertical SYNC position and width are all mask programmable. The S68045 is capable of addressing 16K of memory for display. The CRT may be scrolled or paged through the entire display memory under MPU control. The cursor control register determines the cursor location on the screen, and the cursor format can be programmed for fast blink, slow-blink, or non-blink appearance, with programmable size. By adding a single TTL gate, the cursor can even be reversed video. The device features two complete, independent programs implemented in user-specified ROM. Either set of programmable variables (50/60Hz refresh rate, screen format, etc.) is available to the user at any time.

The S68045 is pin compatible with the MC6845, operates from a single 5-volt supply, and is designed using the latest in minimum-geometry NMOS technology.

Absolute Maximum Ratings

Supply Voltage V_{CC}	- 0.3°C to + 7.0°C
Input Voltage V_{IN}	- 0.3V to + 7.0V
Operating Temperature Range T_A	0°C to + 70°C
Storage Temperature Range T_{stg}	- 55°C to + 150°C

Bus Timing Characteristics

Symbol	Parameter	S68045		S68A045		S68B045		Units
		Min.	Max.	Min.	Max.	Min.	Max.	
$t_{CYC(E)}$	Enable Cycle Time	1000		666		500		ns
PW_{EH}	Enable Pulse Width, High	450		280		220		ns
PW_{EL}	Enable Pulse Width, Low	430		280		210		ns
t_{Er}, t_{Ef}	Enable Pulse Rise and Fall Times		25		25		25	ns
t_{AS}	Setup Time, Address and R/W Valid to Enable Positive Transition	160		140		70		ns
t_{AH}	Address Hold Time	10		10		10		ns
t_{DSW}	Data Setup Time, Write	195		80		60		ns
t_{DHW}	Data Hold Time, Write	10		10		10		ns

Electrical Characteristics

$V_{CC} = 5.0V \pm 5\%$; $V_{SS} = 0$, $T_A = 0^\circ C$ to $+70^\circ C$ unless otherwise noted

Symbol	Parameter	Min.	Typ.	Max.	Unit	Condition
V_{IH}	Input High Voltage (except CLK)	2.0		V_{CC}	Vdc	
V_{IL}	Input Low Voltage (except CLK)	-0.3		0.8	Vdc	
V_{IHC}	Input High Voltage Clock	2.2		V_{CC}	Vdc	
V_{ILC}	Input Low Voltage Clock	-0.3		.45	Vdc	
I_{IN}	Input Leakage Current		1.0	2.5	μA_{dc}	
V_{OH}	Output High Voltage	2.4			Vdc	$I_{LOAD} = -100\mu A$
V_{OL}	Output Low Voltage			0.4	Vdc	$I_{LOAD} = 1.6mA$
P_D	Power Dissipation		600		mW	
C_{IN}	Input Capacitance			12.5	pF	
	D0-D7			10	pF	
	All Others					
C_{OUT}	Output Capacitance—All Outputs			10	pF	
P_{WCL}	Minimum Clock Pulse Width, Low	160			ns	
P_{WCH}	Clock Pulse Width, High	200		10,000	ns	
f_c	Clock Frequency			2.5	MHz	
t_{cr} , t_{cf}	Rise and Fall Time for Clock Input			20	ns	
t_{MAD}	Memory Address Delay Time			200	ns	
t_{RAD}	Raster Address Delay Time			200	ns	
t_{DTD}	Display Timing Delay Time			300	ns	
t_{HSD}	Horizontal Sync Delay Time			300	ns	
t_{VSD}	Vertical Sync Delay Time			300	ns	
t_{CDD}	Cursor Display Timing Delay Time			300	ns	

Systems Operation

The S68045 CRTC generates all of the signals needed for the proper operation of a CRT system including HSYNC, VSYNC, Display Enable, Cursor control signals (refer to Figure 1), the refresh memory addresses (MA0-MA13) and row addresses (RA0-RA4). The CRTC's timing is derived from the CLK input, which is divided down from the dot rate counter.

The CRTC, which is compatible with the 6800 family, communicates with the MPU by means of the standard 8-bit data bus. This primary data bus uses a buffered interface for writing information to the display refresh RAM by means of a separate secondary data bus. This arrangement allows the MPU to forget about the display except for those time periods when data is actually being changed on the screen. The address bus for the refresh RAM is continuously multiplexed between the MPU and the CRTC.

Since the MPU is allowed transparent read/write

access to the display memory, the refresh RAM appears as just another RAM to the processor. This means that the refresh memory can also be used for program storage. Care should be taken by the system designer, however, to insure that the portion of memory being used for program storage is not actively displayed.


Displayed Data Control

Display Refresh Memory Addresses (MA0-MA13) — 14 bits of address provide the CRTC with access of up to 16K of memory for use in refreshing the screen.

Row Addresses (RA0-RA4) — 5 bits of data that provide the output from the CRTC to the character generator ROM. They allow up to 32 scan lines to be included in a character.

Cursor — This TTL compatible, active high output indicates to external logic that the cursor is being displayed.

Figure 1. Typical CRT Controller System



The character address of the cursor is held in a register, so the cursor's position is not lost even when scrolled off the screen.

CRT Control

All three CRT control signals are TTL compatible, active high outputs.

Display Enable — Indicates that valid data is being clocked to the CRT for the active display area.

Vertical Sync (VSYNC) — Makes certain the CRTC and the CRT's vertical timing are synchronized so the picture is vertically stable.

Horizontal Sync (HSYNC) — Makes certain the CRTC and the CRT's horizontal timing are synchronized so the picture is horizontally stable.

Processor Interface

All processor interface lines are three state, TTL/MOS compatible inputs.

Chip Select (\overline{CS})—The \overline{CS} line selects the CRTC when low to write to the internal Register File. This signal should only be active when there is a valid stable address being decoded from the processor.

Register Select — The RS line selects either the Address Register (RS = "0") or one of the Data Registers (RS = "1") of the internal Register File.

To address one of the software programmable registers (R12, R13, R14 or R15 in Table 2) first access the Address Register ($\overline{CS} = 0$, RS = 0) and write the number of the desired register. Then write into the actual register by addressing the data register section ($\overline{CS} = 0$, RS = 1) and enter the appropriate data.

Write (\overline{W}) — The \overline{W} line allows a write to the internal Register File.

Data Bus (D0-D7) — The data bus lines (D0-D7) are write-only and allow data transfers to the CRTC internal register file.

Enable (E) — The Enable signal enables the data bus input buffers and clocks data to the CRTC. This signal is usually derived from the processor clock, and the high to low transition is the active edge.

S68045 Control Clock (CLK) — The clock signal is a high impedance, TTL/MOS compatible input which assures the CRTC is synchronized with the CRT itself. The CLK signal is divided down by external circuitry from the dot rate counter. The CLK frequency is equal

to the dot rate frequency divided by the width of a single character block (including framing) expressed in dots, CLK is equal to the character rate.

Program (PROG) — The voltage on this pin determines whether the screen format in ROM 0 (PROG LOW) or ROM 1 (PROG HIGH) is being used.

Reset (\overline{RES}) — The \overline{RES} input resets the CRTIC. An (active) low input on this line forces these actions:

- a) MA0-MA13 are loaded with the contents of R12/R13 (the start address register).
- b) The horizontal, vertical, and raster address counter are reset to the first raster line of the first displayed character in the first row.
- c) All other outputs go low.

Note that none of the internal registers are affected by \overline{RES} .

\overline{RES} on the CRTIC differs from the reset for the rest of the 6800 family in the following aspects:

- a) MA0-MA13 and RA0-RA4 go to the start addresses, instead of FFFF.
- b) Display recommences immediately after \overline{RES} goes high.

Internal Register Description — There is a bank of 15

control registers in the 68045, most of which are mask programmed. The exceptions are the Address Register, the two Start Address Registers (R12 & R13) and the Cursor Location Registers (R14 & R15). All software programmable registers are write only. The Address Register is 5 bits long. The software programmable registers are made available to the data lines whenever the chip select (\overline{CS}) goes low. When \overline{CS} goes high, the data lines show a high impedance to the microprocessor.

Horizontal Total Register (R0) — The full horizontal period, expressed in character times, is masked in R0. (See Figure 2a).


Horizontal Display Register (R1) — This register contains the number of characters to be actually displayed in a row. (See Figure 2a).

Horizontal SYNC Position Register (R2) — The contents of R2 (also in character times) should be slightly larger than the value in R1 to allow for a non-displayed right border. (See Figure 2a).

Sync Width Register (R3) — The width of the HSYNC pulse expressed in character times is masked into the lower four bits of R3. The width of the HSYNC pulse has to be non-zero.

The width of the VSYNC pulse is masked into the upper

Figure 2a. Approximate Timing Diagram



FOR MORE EXACT DIAGRAMS REFER TO THE BACK OF THE DATA SHEET. THE HORIZONTAL DISPLAY ENABLE IS ANDED WITH THE VERTICAL DISPLAY ENABLE TO PRODUCE THE DISPLAY ENABLE AT PIN 18. NOTE THE (a) FIGURE IS TIMED IN TERMS OF INDIVIDUAL CHARACTERS, WHEREAS THE (b) FIGURE IS TIMED IN TERMS OF CHARACTER ROWS.

four bits of R3 without any modification, with the exception that all zeroes will make VSYNC 16 characters wide.

Vertical Total Register (R4) — This register contains the total number of character rows — both displayed and non-displayed — per screen. This number is just the total number of scan lines used divided by the number of scan lines in a character row. If there is a remainder, it is placed in R5. (See Figure 2b).

Vertical Total Adjust Register (R5) — See description of R4. A fractional number of character row times is used to obtain a refresh rate which is exactly 50HZ, 60HZ, or some other desired frequency. (See Figure 2b).

Vertical Displayed Register (R6) — This register contains the total number of character rows that are actually displayed on the CRT screen. (See Figure 2b).

Vertical SYNC Position (R7) — R7 contains the position of the vertical SYNC pulse in character row times with respect to the top character row. Increasing the value shifts the data up. (See Figure 2b).

Interlace Mode Register (R8) — R8 controls which of the three available raster scan modes will be used (See Figure 3).

- Non-interlace or Normal sync mode
- Interlaced sync mode
- Interlaced sync and Video mode

The Cursor and Display Enable outputs can be delayed (skewed) 0, 1 or 2 clock cycles with respect to the refresh memory address outputs (MA0-MA13). The

amount the cursor is delayed is independent of how much the Display Enable signal is delayed. This feature allows the system designer to account for memory address propagation delay through the RAM, ROM, etc.

Maximum Scan Line Register (R9) — Determines the number of scan lines per character row including top and bottom spacing.

Cursor Start Register (R10) — Contains the raster line where the cursor start (see Figure 4). The cursor start line can be anywhere from line 0 to line 31.

The cursor can be in one of the following formats.

- Non-blinking
- Slow blinking (1/16 the vertical refresh period)
- Fast blinking (1/32 the vertical refresh period)
- Reverse video (non-blinking, slow blinking, or fast blinking)

The reverse video cursor needs an external TTL XOR gate to be placed in the video circuit.

To implement the reverse video cursor, the cursor start line (R10) should be set to line 0 and the cursor end line (R11) should be set to whatever is in R9 so that the cursor covers the entire block. On the circuit level, the output from the Cursor pin (pin 19) should be taken through the XOR gate along with the output from the shift register. (See Figure 5.) With this setup the character whose memory address is in the cursor register (R14/R15) will have its background high (because Cursor alone is high) but the character itself will be off (because both cursor and the character are both high).

Figure 2b. Approximate Timing Diagram




Figure 3. Interface Control





Figure 4. Cursor Control




Memory Start Address Register (R12/R13) — These two software programmable, write-only registers taken together contain the memory address of the first character displayed on the screen. Register R12 contains the upper six bits of the fourteen refresh memory address bits, while R13 contains the lower eight bits. The Linear Address Generator begins counting from the address in R12/R13. By changing the starting address, the display can be scrolled up or down through the 16K memory block by character, line or page. If the

value in R12/R13 is near the end of the 16K block the display will wrap around to the front.

Cursor Address Register (R14/R15) — These two software programmable, write-only registers, taken together, contain the address in memory of the cursor character. Register R14 contains the upper six bits and register R15 contains the lower eight bits of the character. Cursor position is associated with an address in memory rather than with a position on the screen. This

Figure 5. Implementation of a Reversed Video Cursor



way cursor position is not lost when the display is scrolled.

Address Register — The five bit address register is unique in that it does not store any CRT-related information, but is used as the address storage register in an indirect access of the other registers. When the Register Select pin (RS) is low, the address register is accessed by D0-D4. When RS is high, the register whose address is in the address register is accessed.

CRTC Internal Description

There are four counters which determine what the CRTC's output will be (see Block Diagram):

- 1) Horizontal Counter
- 2) Vertical Counter
- 3) Row Address Counter
- 4) Linear Address Counter

The first two counters, and to some extent the third, take care of the physical operation of the monitor. The Linear Address Counter, on the other hand, is responsible for the data that is displayed on the screen.

Surrounding these counters are the registers R0-R15. Coincidence logic continuously compares the contents of each counter with the contents of the register(s) associated with it. When a match is found, appropriate action is taken; the counter is reset to a fixed or dynamic value, or a flag (such as VSYNC) is set, or both.

Two sets of registers — The start Address Register (R12/R13) and the Cursor Position Register (R14/R15) — are programmable via the Data lines (D0-D7). The other registers are all mask programmed. There are two ROM programs available on each chip. Selection of which ROM program will be accessed is performed by the PROG pin.

Horizontal Counter

The Horizontal Counter produces four output flags: HSYNC, Horizontal Display Enable, Horizontal Reset to the Linear Address Counter, and the horizontal clock.

The Horizontal Counter is driven by the character rate clock, which was derived from the dot rate clock (see Table 1). Immediately after the valid display area is entered the Horizontal Counter is reset to zero but continues incrementing.

HSYNC is the only one of the four signals which is fed to an external device (the CRT). The Horizontal Counter is compared to registers R0, R2 and R3 to give an HSYNC of the desired frequency (R0), position (R2) and width (R3). (See Figure 2a.)

Horizontal Display Enable is an internal flag which, when ANDed with Vertical DE, is output at the Display Enable pin. The Horizontal Counter determines the proper frequency (R0), and width (R1).

The Horizontal Reset and the horizontal clock are actually identical signals: the only difference is the way they are used. Both are pulsed once for each scan line,

Table 1. Comparison of all CRTC Clocks

NAME	LOCATION OF CLOCK	DIVIDED BY:	CONTROLLING REGISTER	PRODUCES
DOT RATE CLOCK	EXTERNAL	TOTAL WIDTH OF A CHARACTER BLOCK IN DOTS	EXTERNAL	CHARACTER RATE CLOCK
CHARACTER RATE CLOCK	EXTERNAL INPUT	TOTAL NUMBER OF CHARACTERS IN A ROW	R0	HORIZONTAL CLOCK
HORIZONTAL CLOCK	INTERNAL	TOTAL NUMBER OF SCAN LINES IN A CHARACTER ROW	R9	ROW ADDRESS CLOCK
ROW ADDRESS CLOCK	INTERNAL	TOTAL NUMBER OF CHARACTER ROWS PER SCREEN	R4, R5	VERTICAL CLOCK

Table 2. CRTC Internal Register Assignment

REGISTER#	REGISTER FILE	7	6	5	4	3	2	1	0
R0	HORIZONTAL TOTAL				N _{ht} -1				
R1	HORIZONTAL DISPLAYED				N _{hd}				
R2	HORIZONTAL SYNC POSITION				N _{hsp} -1				
R3	HORIZONTAL SYNC WIDTH			N _{vsw}		N _{hsw}			
R4	VERTICAL TOTAL	X			N _{vt} -1				
R5	VERTICAL TOTAL ADJUST	X		X		N _{adj}			
R6	VERTICAL DISPLAYED	X			N _{vd}				
R7	VERTICAL SYNC POSITION	X			N _{vsp} -1				
R8	INTERLACE MODE	CURSOR SKEW		DIS. ENAB. SKEW		X		INTERLACE	
R9	MAX SCAN LINE ADDRESS	X		X		N _i -1*			
R10	CURSOR START	X		CURSOR BLINK		CURSOR START			
R11	CURSOR END	X		X		CURSOR END			
R12	START ADDRESS (H)	X		START ADDRESS (H)					
R13	START ADDRESS (L)	X		START ADDRESS (L)					
R14	CURSOR (H)	X		CURSOR (H)					
R15	CURSOR (L)	X		CURSOR (L)					

*For Interlace Sync and Video operation, R9 should contain N_i-1

CURSOR SKEW

BIT 7	BIT 6	RESULT
0	0	NO SKEW
0	1	1 CHARACTER SKEW
1	0	2 CHARACTER SKEW
1	1	ILLEGAL

DISPLAY ENABLE SKEW



NOT USED

BIT 5	BIT 4	RESULT
0	0	NO SKEW
0	1	1 CHARACTER SKEW
1	0	2 CHARACTER SKEW
1	1	ILLEGAL


INTERLACE CONTROL

BIT 1	BIT 0	MODE
0	0	NON-INTERLACE
1	0	NON-INTERLACE
0	1	INTERLACE SYNC
1	1	INTERLACE SYNC & VIDEO

CURSOR CONTROL

MODE	BIT 6	BIT 5
NON-BLINK	0	0
NON-BLINK	0	1
BLINK @ 1/16 FIELD PERIOD	1	0
BLINK @ 1/32 FIELD PERIOD	1	1

Figure 6. Bus Write Timing



so their frequency is equal to the character rate clock frequency divided by the entire horizontal period (display, non-display and retrace) expressed in character times (which is stored in R0). The horizontal clock drives the Vertical and Row address Counters. The horizontal reset is discussed with the Linear Address Counter.

Vertical Counter

The Vertical Counter produces three output flags: VSYNC, Vertical Display Enable, and Vertical Reset to the Linear Address Counter. The Vertical Counter is driven by the horizontal clock. Immediately after vertical retrace the Vertical Counter is reset to zero but continues incrementing.

VSYNC is the only one of the three signals which is fed to an external device (the CRT). The Vertical Counter is compared to registers R3, R4, R5 and R7 to give a VSYNC of the desired frequency (R4, R5), position (R7) and width (R3). (See Figure 2b.)

Vertical Display Enable is an internal flag which, when ANDed with Horizontal DE, is output at the Display Enable pin. The Vertical Counter determines the proper frequency (R4, R5) and width (R6).

Vertical Reset is pulsed once for each screen. The frequency of Vertical Reset is equal to the horizontal clock frequency divided by the total number of scan lines in a screen (which is equal to $(R4 \times R9) + R5$). It will be discussed with the Linear Address Counter.

Row Address Counter


The Row Address Counter produces three sets of output: the five Row Address lines (RA0-RA4), the Row Address Cursor Enable flag and the Row Address Reset flag. The Row Address Counter is driven by the horizontal clock. Immediately after a full character row has been completed by the Row Address Counter is reset to zero but continues incrementing. Note that the Row Address Counter actually counts scan lines, which are different from character rows. A full character row consists of however many scan lines are in register R9.

The Row Address Lines, RA0-RA4, are the only data lines from the Row Address Counter that are fed to an external device (the character generator ROM). The Row Address lines just carry the count that is currently in the Row Address Counter. The counter is reset whenever the count equals the contents of the Maximum Scan Line Register (R9).

Row Address Cursor Enable is a flag going to the Cursor output AND gate. The Row Address Cursor Enable flag goes high whenever the count in the Row Address Counter is greater than or equal to the Cursor Start Register (R10) but less than or equal to the Cursor End Register (R11). The other input to the Cursor output AND gate goes high whenever the address in the Linear Address Counter is equal to the address in the Cursor Position Register (R14/R15).

Row Address Reset is pulsed whenever the Row Ad-

Figure 7. Bus Timing Character



dress Counter is reset. It will be discussed with the Linear Address Counter.

Linear Address Counter

The Linear Address Counter (LAC) produces only one set of outputs: The Refresh Memory Address lines (MA0-MA13). These fourteen bits are fed externally to the Refresh RAM and internally to the Cursor Position coincidence circuit. The LAC is driven by the character rate clock and continuously increments during the display, non-display and retrace portions of the screen. It contains an internal read/write register which stores the memory address of the first displayed character in the current row.


When any of the three Reset flags already mentioned (Horizontal, Row Address and Vertical) is pulsed, the value in the internal register is loaded into the counter.

If the reset is a Horizontal Reset the value in the internal register is not modified before the load. If the reset is a Row Address Reset, the value in the internal "first character" register is first increased by the number of characters displayed on a single character row (register R1). The new contents of the internal register are then loaded into the Linear Address Counter.

If the reset is a Vertical Reset, the value in Start Address Register. (R12/R13) is first loaded into the internal register, and then into the Linear Address Counter.


The fourteen output lines allow 16K of memory to be accessed. By incrementing or decrementing the number in the Start Address Register, the screen can be scrolled forward or backward through Display Refresh RAM on a character, line, or page basis.

Figure 8. Refresh Memory Addressing (MA0-MA13) State Chart




NOTE 1: THE INITIAL MA IS DETERMINED BY THE CONTENTS OF START ADDRESS REGISTER, R12/R13. TIMING IS SHOWN FOR R12/R13 = 0. ONLY NON-INTERFACE AND INTERFACE SYNC MODES ARE SHOWN.

Figure 9. CRTC Horizontal Timing



*Timing is shown for first displayed scan row only. See Chart in Figure 16 for other rows. The initial MA is determined by the contents of Start Address Register, R12/R13. Timing is shown for R12/R13 = 0.


Figure 10. CRTC Vertical Timing



* N_{ht} - there must be an even number of character times for both interlace modes.
 ** Initial MA is determined by R12/R13 (Start Address Register), which is zero in this timing example.
 *** N_{vt} must be an even number of scan lines for interlace Sync and Video Mode.


S6800 FAMILY

Figure 11. Cursor Timing



* Timing is shown for non-interlace and interlace sync modes.
 Example shown has cursor programmed as:
 Cursor Register = Nhd + 2
 Cursor Start = 1
 Cursor End = 3

** The initial MA is determined by the contents of Start Address Register, R12/R13. Timing is shown for R12/R13 = 0.



ROM-I/O-TIMER

Features


- 2048 x 8-Bit Bytes of Mask-Programmable ROM
- 8-Bit Bidirectional Data Port for Parallel Interface Two Control Lines
- Programmable Interval Timer-Counter Functions
- Programmable I/O Peripheral Data, Control and Direction Registers
- Compatible With the Complete S6800 Microcomputer Product Family
- TTL-Compatible Data and Peripheral Lines
- Single 5 Volt Power Supply

General Description


The S6846 combination chip provides the means, in conjunction with the S6802, to develop a basic 2-chip microcomputer system. The S6846 consists of 2048 bytes of mask-programmable ROM, an 8-bit bidirectional data port with control lines, and a 16-bit programmable timer-counter.

This device is capable of interfacing with the S6802 (basic S6800, clock and 128 bytes of RAM) as well as the S6800 if desired. No external logic is required to interface with most peripheral devices.

Block Diagram



Pin Configuration



General Description (Continued)

The S6846 combination chip may be partitioned into three functional operating sections: read-only memory, timer-counter functions, and a parallel I/O port.

Read-Only Memory (ROM)

The mask-programmable ROM section is similar to other AMI ROM products. The ROM is organized in a 2048 by 8-bit array to provide read-only storage for a minimum microcomputer system. Two mask-programmable chip selects are available for user definition.

Address inputs A_0 - A_{10} allow any of the 2048 bytes of ROM to be uniquely addressed. Internal registers associated with the I/O functions may be selected with A_0 , A_1 and A_2 . Bidirectional data lines (D_0 - D_7) allow the transfer of data between the MPU and the S6846.

Timer-Counter Functions

Under software control this 16-bit binary counter may be programmed to count events, measure frequencies and time intervals, or similar tasks. It may also be used for square wave generation, single pulses of controlled duration, and gated delayed signals. Interrupts may be generated from a number of conditions selectable by software programming.

The timer-counter control register allows control of the interrupt enables, output enables, and selection of an internal or external clock source. Input pin CTC (counter-timer clock) will accept an asynchronous pulse to be used as a clock to decrement the internal register for the counter-timer. If the divide-by-8 prescaler is used, the maximum clock rate can be four times the master clock frequency with a maximum of 4MHz. Gate input (CTG) accepts an asynchronous TTL-compatible signal which may be used as a trigger or gating function to the counter-timer. A counter-timer output (CTO) is also available and is under software control via selected bits in the timer-counter control register. This mode of operation is dependent on the control register, the gate input, and the clock source.

Parallel I/O Port

The parallel bidirectional I/O port has functional operational characteristics similar to the B port on the S6821 PIA. This includes 8 bidirectional data lines and two handshake control signals. The control and operation of these lines are completely software programmable.

The interrupt input (CP1) will set the interrupt flags of the peripheral control register. The peripheral control (CP2) may be programmed to act as an interrupt input (set CSR2) or as a peripheral control output.

Figure 1. Typical Microcomputer




Figure 1 is a block diagram of a typical cost effective microcomputer. The MPU is the center of the microcomputer system and is shown in a minimum system interfacing with a ROM combination chip. It is not intended that this system be limited to this function but that it be expandable with other parts in the S6800 Microcomputer family.

Absolute Maximum Ratings

Supply Voltage	- 0.3Vdc to + 7.0Vdc
Input Voltage	- 0.3Vdc to + 7.0Vdc
Operating Temperature Range	0°C to + 70°C
Storage Temperature Range	- 55°C to + 150°C
Thermal Resistance θ_{JA}	
Ceramic	50°C/W
Plastic	100°C/W
Cerdip	60°C/W

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (e.g., either V_{SS} or V_{CC}).

Power Considerations

The average chip-junction temperature, T_J , in °C can be obtained from:

$$T_J = T_A + (P_D \cdot \theta_{JA}) \quad (1)$$

Where:

T_A = Ambient Temperature, °C

θ_{JA} = Package Thermal Resistance,
Junction-to-Ambient, °C/W

$P_D = P_{INT} + P_{PORT}$

$P_{INT} = I_{CC} \times V_{CC}$, Watts—Chip Internal Power

P_{PORT} = Port Power Dissipation,
Watts—User Determined

An approximate relationship between P_D and T_J (if P_{PORT} is neglected) is:

$$P_D = K + (T_J + 273^\circ\text{C}) \quad (2)$$

Solving equations 1 and 2 for K gives

$$K = P_D \cdot (T_A + 273^\circ\text{C}) + \theta_{JA} \cdot P_D^2 \quad (3)$$

Where K is a constant pertaining to the particular part, K can be determined from equation 3 by measuring P_D (at equilibrium) for a known T_A . Using this value of K the values of P_D and T_J can be obtained by solving equations (1) and (2) iteratively for any value of T_A .

For most applications $P_{PORT} \ll P_{INT}$ and can be neglected. P_{PORT} may become significant if the device is configured to drive Darlington bases or sink LED loads.

Electrical Characteristics: ($V_{CC} = 5.0V \pm 5\%$, $V_{SS} = 0$, $T_A = 0^\circ\text{C}$ to $+70^\circ\text{C}$ unless otherwise noted.)

Symbol	Parameter	Min.	Typ.	Max.	Unit	Conditions
V_{IH}	Input High Voltage All Inputs	$V_{SS} + 2.0$		V_{CC}	Vdc	
V_{IL}	Input Low Voltage All Inputs	$V_{SS} - 0.3$		$V_{SS} + 0.8$	Vdc	
V_{OS}	Clock Overshoot/Undershoot — Input High Level — Input Low Level	$V_{CC} - 0.5$ $V_{SS} - 0.5$		$V_{CC} + 0.5$ $V_{SS} + 0.5$	Vdc	
I_{IN}	Input Leakage Current R/W, Reset, CS ₀ , CS ₁ , CP ₁ , CTG, CTC, E, A ₀ -A ₁₁		1.0	2.5	μAdc	$V_{IN} = 0$ to 5.25 Vdc
I_{TSI}	Three-State (Off State) Input Current D ₀ -D ₇ PP ₀ -PP ₇ , CR ₂		2.0	10	μAdc	$V_{IN} = 0.4$ to 2.4Vdc
V_{OH}	Output High Voltage D ₀ -D ₇ Other Outputs	$V_{SS} + 2.4$ $V_{SS} + 2.4$			Vdc	$I_{LOAD} = -205\mu\text{Adc}$, $I_{LOAD} = -100\mu\text{Adc}$
V_{OL}	Output Low Voltage D ₀ -D ₇ Other Outputs			$V_{SS} + 0.4$ $V_{SS} + 0.4$	Vdc	$I_{LOAD} = 1.6\text{mAdc}$ $I_{LOAD} = 3.2\text{mAdc}$

Electrical Characteristics: ($V_{CC} = 5.0V \pm 5\%$, $V_{SS} = 0$, $T_A = 0^\circ C$ to $+70^\circ C$ unless otherwise noted.)

Symbol	Parameter	Min.	Typ.	Max.	Unit	Conditions	
I_{OH}	Output High Current (Sourcing)				μA_{dc}	$V_{OH} = 2.4V_{dc}$ $V_O = 1.5V_{dc}$, the current for driving other than TTL, e.g., Darlington Base	
	D_0 - D_7 Other Outputs CP_2 , PP_0 - PP_7	-205 -200 -1.0		-10	mADC		
I_{OL}	Output Low Current (Sinking)				mADC	$V_{OL} = 0.4V_{dc}$	
	D_0 - D_7 Other Outputs	1.6 3.2					
I_{LOH}	Output Leakage Current (Off State)			10	μA_{dc}	$V_{OH} = 2.4V_{dc}$	
P_{INT}	Internal Power Dissipation (measured at $T_A = 0^\circ C$)			1000	mW		
C_{IN}	Capacitance	D_0 - D_7		20	μF	$V_{IN} = 0$, $T_A = 25^\circ C$, $f = 1.0MHz$	
		PP_0 - PP_7 , CP_2		12.5			
		A_0 - A_{10} , R/W, Reset, CS_0 , CS_1 , CP_1 , CTC, CTG		10			
		IRQ		7.5			
C_{OUT}	PP_0 - PP_7 , CP_2 , CTO			5.0 10	μF		
f	Frequency of Operation	0.1		1.0	MHz		
t_{cyce} t_{RL} t_{IR}	Clock Timing	Cycle Time	1.0		μs		
		Reset Low Time	2		μs		
		Interrupt Release			1.6	μs	



S6850/S68A50/S68B50

ASYNCHRONOUS COMMUNICATION INTERFACE ADAPTER (ACIA)


Features

- 8-Bit Bi-directional Data Bus for Communication with MPU
- False Start Bit Deletion
- Peripheral/Modem Control Functions
- Double Buffered Receiver and Transmitter
- One or Two Stop Bit Operation
- Eight and Nine-Bit Transmission With Optional Even and Odd Parity
- Parity, Overrun and Framing Error Checking
- Programmable Control Register
- Optional $\div 1$, $\div 16$, and $\div 64$ Clock Modes
- Up to 500,000 bps Transmission

Functional Description

The S6850 Asynchronous Communications Interface Adapter (ACIA) provides the data formatting and control to interface serial asynchronous data communications to bus organized systems such as the S6800 Microprocessing Unit.

The S6850 includes select enable, read/write, interrupt and bus interface logic to allow data transfer over an 8-bit bi-directional data bus. The parallel data of the bus system is serially transmitted and received by the asynchronous data interface, with proper formatting and error checking. The functional configuration of the ACIA is programmed via the data bus during system initialization. Word lengths, clock division ratios and transmit control through the Request to Send output may be programmed. For modem operation three control lines are provided. These lines allow the ACIA to interface directly with the S6860 0-600 bps digital modem.



S6800 FAMILY

Absolute Maximum Ratings*

Supply Voltage	- 0.3V to + 7.0V
Operating Temperature Range	0°C to + 70°C
Input Voltage	- 0.3V to + 7.0V
Storage Temperature Range	- 55°C to + 150°C

*NOTE: This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

DC (Static) Characteristics: ($V_{CC} = 5.0V \pm 5\%$, $T_A = 25^\circ C$, unless otherwise noted.)

Symbol	Characteristic	Min.	Typ.	Max.	Unit
V_{IHT}	Input High Threshold Voltage	+ 2.0	—	—	Vdc
V_{ILT}	Input Low Threshold Voltage	—	—	+ 0.8	Vdc
I_{IN}	Input Leakage Current ($V_{IN} = 0$ to 5.0 Vdc) R/W, RS, CS ₀ , CS ₁ , \overline{CS}_2 , Enable	—	1.0	2.5	μ Adc
I_{TSI}	Three-State (Off State) Input Current ($V_{IN} = 0.4$ to 2.4 Vdc, $V_{CC} = \text{max}$) D ₀ , D ₇	—	2.0	10	μ Adc
V_{OH}	Output High Voltage ($I_{LOAD} = 100\mu\text{Adc}$, Enable Pulse Width 25 μ s) All Outputs Except \overline{IRQ}	+ 2.4	—	—	Vdc
V_{OL}	Output Low Voltage ($I_{LOAD} = 1.6\text{mAdc}$) Enable Pulse Width 25 μ s	—	—	+ 0.4	Vdc
I_{LOH}	Output Leakage Current (Off State) \overline{IRQ}	—	1.0	10	μ Adc
P_D	Power Dissipation	—	300	525	mW
C_{IN}	Input Capacitance ($V_{IN} = 0$, $T_A = 25^\circ C$, $f = 1.0\text{MHz}$) D ₀ - D ₇ R/W, RS, CS ₀ , CS ₁ , \overline{CS}_2 , RXD, \overline{CTD} , \overline{DCD} , CTX, CRX Enable	—	—	10	pF
				7.0	12.5
				7.0	7.5
				7.0	7.5
C_{OUT}	Output Capacitance ($V_{IN} = 0$, $T_A = 25^\circ C$, $f = 1.0\text{MHz}$)	—	—	10	pF

Figure 1. Enable Signal Characteristics





Figure 2. Bus Read Timing Characteristics



AC (Dynamic) Characteristics

Loading = 130pF and one TTL load for D₀-D₇ = 20pF and 1 TTL load for RTS and TXD = 100pF and 3KΩ to V_{CC} for IRQ.

Symbol	Parameter	S6850		S68A50		S68B50		Units
		Min.	Max.	Min.	Max.	Min.	Max.	
t _{CYC(E)}	Enable Cycle Time	1000		666		500		ns
PW _{EH}	Enable Pulse Width, High	450		280		220		ns
PW _{EL}	Enable Pulse Width, Low	430		280		210		ns
t _{Er} , t _{Ef}	Enable Pulse Rise and Fall Times		25		25		25	ns
t _{AS}	Setup Time, Address and R/W Valid to Enable Positive Transition	160		140		70		ns
t _{AH}	Address Hold Time	10		10		10		ns
t _{DDR}	Data Delay Time, Read		320		220		180	ns
t _{DHR}	Data Hold Time, Read	10		10		10		ns
t _{DSW}	Data Setup Time, Write	195		80		60		ns
t _{DHW}	Data Hold Time, Write	10		10		10		ns

Transmit/Receive Characteristics

Symbol	Characteristic	Min.	Typ.	Max.	Unit
f _c	± 1 mode ± 16 mode ± 64 mode			500 800 800	KHz KHz KHz
PW _{CL}	Clock Pulse Width, Low State	600			nsec
PW _{CH}	Clock Pulse Width, High State	600			nsec
t _{TDD}	Delay Time, Transmit Clock to Data Out			1.0	μsec
t _{RD_{SU}}	Set Up Time, Receive Data	500			nsec
t _{RD_H}	Hold Time, Receive Data	500			nsec
t _{IRQ}	Delay Time, Enable to IRQ Reset			1.2	μsec
t _{RTS}	Delay Time, Enable to RTS			1.0	μsec

S6800 FAMILY

Figure 3. Bus Write Timing Characteristics




Figure 4. Bus Timing Test Loads





Figure 5. Transmit/Receive Timing



MPU/ACIA Interface

Pin	Label	Function
(22)	D ₀	ACIA Bi-directional Data Lines —The bi-directional data lines (D ₀ -D ₇) allow for data transfer between the ACIA and the MPU. The data bus output drivers are three-state devices that remain in the high-impedance (off) state except when the MPU performs an ACIA read operation. The Read/Write line is in the read (high) state when the ACIA is selected for a read operation.
(21)	D ₁	
(20)	D ₂	
(19)	D ₃	
(18)	D ₄	
(17)	D ₅	
(16)	D ₆	
(15)	D ₇	
(14)	E	ACIA Enable Signal —The Enable signal (E) is a high impedance TTL compatible input that enables the bus input/output data buffers and clocks data to and from the ACIA. This signal will normally be a derivative of the S6800 O2 clock.
(13)	R/W	Read/Write Control Signal —The Read/Write line is a high impedance input that is TTL compatible and is used to control the direction of data flow through the ACIA's input/output data bus interface. When Read/Write is high (MPU Read cycle), the ACIA output driver is turned on and a selected register is read. When it is low, the ACIA output driver is turned off and the MPU writes into a selected register. Thus, the Read/Write signal is used to select the Read Only or Write Only registers within the ACIA.

MPU/ACIA Interface (Continued)

Pin	Label	Function
(8)	CS ₀	Chip Select Signals — These three high impedance TTL compatible input lines are used to address an ACIA. A particular ACIA is selected when CS ₀ and CS ₁ are high and CS ₂ is low. Transfers of data to and from ACIA are then performed under the control of Enable, Read/Write, and Register Select.
(10)	CS ₁	
(9)	CS ₂	
(11)	RS	Register Select Signal — The Register Select line is a high impedance input that is TTL compatible and is used to select the Transmit/Receive Data or Control/Status registers in the ACIA. The Read/Write signal line is used in conjunction with Register Select to select the Read Only or Write Only register in each register pair.
(7)	$\overline{\text{IRQ}}$	Interrupt Request Signal — Interrupt request is a TTL compatible, open drain active low output that is used to interrupt the MPU. The Interrupt Request remains low as long as the cause of the interrupt is present and the appropriate interrupt enable within the ACIA is set.

ACIA/Modem or Peripheral Interface

Pin	Label	Function
(4)	CTX	Transmit Clock — The Transmit Clock is a high impedance TTL compatible input used for the clocking of transmitted data. The transmitter initiates data on the negative transition of the clock. Clock frequency of 1, 16, or 64 times the data rate may be selected.
(3)	CRX	Receive Clock — The Receive Clock is a high impedance TTL compatible input used for synchronization of received data. (In the + 1 mode, the clock and data must be synchronized externally.) The receiver strobes the data on the positive transition of the clock. Clock frequency of 1, 16, or 64 times the data rate may be selected.
(2)	RXD	Received Data — The Received Data line is a high impedance TTL compatible input through which data is received in a serial NRX (Non Return to Zero) format. Synchronization with a clock for detection of data is accomplished internally when clock rates of 16 or 64 times the bit rate are used. Data rates are in the range of 0 to 500Kbps when external synchronization is utilized.
(6)	TXD	Transmit Data — The Transmit Data output line transfers serial NRZ data to a modem or other peripheral device. Data rates are in the range of 0 to 500Kbps when external synchronization is utilized.
(24)	$\overline{\text{CTS}}$	Clear-to-Send — This high impedance TTL compatible input provides automatic control of the transmitting end of a communications link via the modem's "clear-to-send" active low output by inhibiting the Transmitter Data Register Empty status bit (TDRE).
(5)	RTS	Request-to-Send — The Request-to-Send output enables the MPU to control a peripheral or modem via the data bus. The active state is low. The Request-to-Send output is controlled by the contents of the ACIA control register.
(23)	$\overline{\text{DCD}}$	Data Carrier Detected — This high impedance TTL compatible input provides automatic control of the receiving end of a communications link by means of the modem "Data-Carrier-Detect" or "Received-Line-Signal Detect" output. The $\overline{\text{DCD}}$ input inhibits and initializes the receiver section of the ACIA when high. A low to high transition of the Data Carrier Detect initiates an interrupt to the MPU to indicate the occurrence of a loss of carrier when the Receiver Interrupt Enable (RIE) is set.
(12)	V _{CC}	+ 5 volts \pm 5%
(1)	GND	Ground

Application Information

Internal Registers—The ACIA has four internal registers utilized for status, control, receiving data, and transmitting data. The register addressing by the R/W and RS lines and the bit definitions for each register are shown in Table 1.

Table 1. Definition of ACIA Registers

DATA BUS LINE NUMBER	BUFFER ADDRESS			
	RS•R/W	RS•R/W	RS•R/W	RS•R/W
	TRANSMIT DATA REGISTER	RECEIVER DATE REGISTER	CONTROL REGISTER	STATUS REGISTER
	(WRITE ONLY)	(READ ONLY)	(WRITE ONLY)	(READ ONLY)
0	DATA BIT 0*	DATA BIT 0*	CLK. DIVIDE SEL. (CRO)	RX DATA REG. FULL (RDRF)
1	DATA BIT 1	DATA BIT 1	CLK. DIVIDE SEL. (CR1)	TX DATA REG. EMPTY (TDRE)
2	DATA BIT 2	DATA BIT 2	WORD SEL. 1 (CR2)	DATA CARRIER DET. LOSS (DCD)
3	DATA BIT 3	DATA BIT 3	WORD SEL. 2 (CR3)	CLEAR-TO-SEND (CTS)
4	DATA BIT 4	DATA BIT 4	WORD SEL. 3 (CR4)	FRAMING ERROR (FE)
5	DATA BIT 5	DATA BIT 5	TX CONTROL 1 (CR5)	OVERRUN (OVRN)
6	DATA BIT 6	DATA BIT 6	TX CONTROL 2 (CR6)	PARITY ERROR (PE)
7	DATA BIT 7***	DATA BIT 7**	RX INTERRUPT ENABLE (CR7)	INTERRUPT REQUEST (IRQ)

Notes: * Leading bit = LSD = Bit 0
 ** Unused data bits in received character will be "0's."
 *** Unused data bits for transmission are "don't care's."

ACIA Status Register—Information on the status of the ACIA is available to the MPU by reading the ACIA Status Register. This Read Only register is selected when RS is low and R/W is high. Information stored in this register indicates the status of: transmitting data register, the receiving data register and error status and the modem status inputs of the ACIA.

Receiver Data Register Full (RDRF) [Bit 0]—Receiver Data Register Full indicates that received data has been transferred to the Receiver Data Register. RDRF is cleared after an MPU read of the Receiver Data Register or by a Master Reset. The cleared or empty state indicates that the contents of the Receiver Data Register are not current. Data Carrier Detect being high also causes RDRF to indicate empty.

Transmit Data Register Empty (TDRE) [Bit 1]—The Transmit Data Register Empty bit being set high indicates that the Transmit Data Register contents have

been transferred and that new data may be entered. The low state indicates that the register is full and that transmission of a new character has not begun since the last write data command.

Data Carrier Detect (DCD) [Bit 2]—The Data Carrier Detect bit will be high when the DCD input from a modem has gone high to indicate that a carrier is not present. This bit going high causes an Interrupt Request to be generated if the Receiver Interrupt Enable (RIE) is set. It remains high until the interrupt is cleared by reading the Status Register and the Data Register or a Master Reset occurs. If the DCD input remains high after Read Status and Read Data or Master Reset have occurred, the DCD Status bit remains high and will follow the DCD input.

Clear-to-Send (CTS) [Bit 3]—The Clear-to-Send bit indicates the state of the Clear-to-Send input from a modem. A low CTS indicates that there is a Clear-to-

Send from the modem. In the high state, the Transmit Data Register Empty bit is inhibited and the Clear-to-Send status bit will be high. Master Reset does not affect the Clear-to-Send status bit.

Framing Error (FE) [Bit 4]—Framing error indicates that the received character is improperly framed by the start and stop bit and is detected by the absence of the first stop bit. This error indicates a synchronization error, faulty transmission, or a break condition. The framing error flag is set or reset during the receiver data transfer time. Therefore, this error indicator is present throughout the time that the associated character is available.

Receiver Overrun (OVRN) [Bit 5]—Overrun is an error flag that indicates that one or more characters in the data stream were lost. That is, a character or a number of characters were received but not read from the Receiver Data Register (RDR) prior to subsequent characters being received. The overrun condition begins at the midpoint of the last bit of the second character received in succession without a read of the RDR having occurred. The Overrun does not occur in the Status Register until the valid character prior to Overrun has been read. The RDRF bit remains set until Overrun is reset. Character synchronization is maintained during the Overrun condition. The overrun indication is reset after the reading of data from the Receive Data Register. Overrun is also reset by the Master Reset.

Parity Error (PE) [Bit 6]—The parity error flag indicates that the number of highs (ones) in the character does not agree with the preselected odd or even parity. Odd parity is defined to be when the total number of ones is odd. The parity error indication will be present as long as the data character is in the RDR. If no parity is selected, then both the transmitter parity generator output and the receiver parity check results are inhibited.

Interrupt Request (IRQ) [Bit 7]—The IRQ bit indicates the state of the $\overline{\text{IRQ}}$ output. Any interrupt that is set and enabled will be indicated in the status register. Any time the $\overline{\text{IRQ}}$ output is low the IRQ bit will be high to indicate the interrupt or service request status.

Control Register—The ACIA control Register consists of eight bits of write only buffer that are selected when RS and R/W are low. This register controls the function of the receiver, transmitter, interrupt enables, and the Request-to-Send modem control output.

Counter Divide Select Bits (CRO and CR1)—The Counter Divide Select Bits (CRO and CR1) determine the divide ratios utilized in both the transmitter and receiver sections of the ACIA. Additionally, these bits are used to provide a Master Reset for the ACIA which clears the Status Register and initializes both the receiver and

transmitter. Note that after a power-on or a power-fail restart, these bits must be set High to reset the ACIA. After resetting, the clock divide ratio may be selected. These counter select bits provide for the following clock divide ratios:

CR1	CRO	Function
0	0	÷ 1
0	1	÷ 16
1	0	÷ 64
1	1	Master Reset

Word Select Bits (CR2, CR3, and CR4)—The Word Select bits are used to select word length, parity, and the number of stop bits. The encoding format is as follows:

CR4	CR3	CR2	Function
0	0	0	7 Bits + Even Parity + 2 Stop Bits
0	0	1	7 Bits + Odd Parity + 2 Stop Bits
0	1	0	7 Bits + Even Parity + 1 Stop Bit
0	1	1	7 Bits + Odd Parity + 1 Stop Bit
1	0	0	8 Bits + 2 Stop Bits
1	0	1	8 Bits + 1 Stop Bit
1	1	0	8 Bits + Even Parity + 1 Stop Bit
1	1	1	8 Bits + Odd Parity + 1 Stop Bit

Word length, Parity Select, and Stop Bit changes are not double-buffered and therefore become effective immediately.

Transmitter Control Bits (CR5 and CR6)—Two Transmitter Control bits provide for the control of the Transmitter Buffer Empty interrupt output, the Request-to-Send output and the transmission of a BREAK level (space). The following encoding format is used:

CR6	CR5	Function
0	0	$\overline{\text{RTS}}$ = low, Transmitting Interrupt Disabled
0	1	$\overline{\text{RTS}}$ = low, Transmitting Interrupt Enabled
1	0	$\overline{\text{RTS}}$ = high, Transmitting Interrupt Disabled
1	1	$\overline{\text{RTS}}$ = low, Transmitting Interrupt Disabled and Transmits a BREAK level on the Transmit Data Output

Receiver Interrupt Enable Bit (RIE) (CR7)—Interrupt will be enabled by a high level in bit position 7 of the Control Register (CR7). Interrupts caused by the Receiver Data Register Full being high or by a low to high transition on the Data Carrier Detect signal line are enabled or disabled by the Receiver Interrupt Enable Bit.

Transmit Data Register (TDR)—Data is written in the Transmit Data Register during the peripheral enable time (E) when the ACIA has been addressed and RS•R/W is selected. Writing data into the register causes the Transmit Data Register Empty bit in the status register to go low. Data can then be transmitted. If the transmitter is idling and no character is being transmitted, then the transfer will take place within one

bit time of the trailing edge of the Write command. If a character is being transmitted, the new data character will commence as soon as the previous character is complete. The transfer of data causes the Transmit Data Register Empty (TDR) bit to indicate empty.

Receive Data Register (RDR)—Data is automatically transferred to the empty Receive Data Register (RDR) from the receiver deserializer (a shift register) upon receiving a complete character. This event causes the Receive Data Register Full bit (RDRF) (in the status buffer) to go high (full). Data may then be read through the bus by addressing the ACIA and selecting the Receive Data Register with RS and R/W high when the ACIA is enabled. The non-destructive read cycle causes the RDRF bit to be cleared to empty although the data is retained in the RDR. The status is maintained by RDRF as to whether or not the data is current. When the Receive Data Register is full, the automatic transfer of data from the Receiver Shift Register to the Data Register is inhibited and the RDR contents remain valid with its current status stored in the Status Register.

Operational Description

From the MPU Bus interface the ACIA appears as two addressable RAM memory locations. Internally, there are four registers; two read-only and two write-only registers. The read-only registers are status and receive data, and the write only registers are control and transmit data. The serial interface consists of serial transmit and receive lines and three modem/ peripheral control lines.


During a power-on sequence, the ACIA is internally latched in a reset condition to prevent erroneous output transitions. This power-on reset latch can only be released by the master reset function via the control register; bits b_0 and b_1 are set "high" for a master reset. After master resetting the ACIA, the programmable control register can be set for a number of options such as variable clock divider ratios, variable word length, one or two stop bits, parity (even, odd, or none) and etc.

Transmitter—A typical transmitting sequence consists of reading the ACIA status register either as a result of an interrupt or in the ACIA's turn in a polling sequence.

A character may be written into the Transmitter Data Register if the status read operation has indicated that the Transmit Data Register is empty. This character is transferred to a shift register where it is serialized and transmitted from the Tx Data output preceded by a start bit and followed by one or two stop bits. Internal parity (odd or even) can be optionally added to the character and will occur between the last data bit and the first stop bit. After the first character is written in the data register, the status register can be read again to check for a Transmit Data Register Empty condition and current peripheral status. If the register is empty, another character can be loaded for transmission even though the first character is in the process of being transmitted. This second character will be automatically transferred into the shift register when the first character transmission is completed. The above sequence continues until all the characters have been transmitted.

Receiver—Data is received from a peripheral by means of the Rx Data input. A divide by one clock ratio is provided for an externally synchronized clock (to its data) while the divide by 16 and 64 ratios are provided for internal synchronization.

Bit synchronization in the divide by 16 and 64 modes is obtained by the detection of the leading mark-to-space transition of the start bit. False start bit deletion capability insures that a full half bit of a start bit has been received before the internal clock is synchronized to the bit time. As a character is being received, parity (odd or even) will be checked and the error indication will be available in the status register along with framing error, overrun error, and receiver data register full. In a typical receiving sequence, the status register is read to determine if a character has been received from a peripheral. If the receiver data register is full, the character is placed on the 8-bit ACIA bus when a Read Data command is received from the MPU. The status register can be read again to determine if another character is available in the receiver data register. The receiver is also double buffered so that a character can be read from the data register as another character is being received in the shift register. The above sequence continues until all characters have been received.



SYNCHRONOUS SERIAL DATA ADAPTER (SSDA)

Features


- Programmable Interrupts From Transmitter, Receiver, and Error Detection Logic
- Character Synchronization on One or Two Sync Codes
- External Synchronization Available for Parallel-Serial Operation
- Programmable Sync Code Register
- Up to 600k bps Transmission
- Peripheral/Modem Control Functions
- Three Bytes of FIFO Buffering on Both Transmit and Receive
- Seven, Eight, or Nine Bit Transmission
- Optional Even and Odd Parity
- Parity, Overrun, and Underflow Status
- Clock Rates:
 - 1.0MHz
 - 1.5MHz
 - 2.0MHz

General Description


The S6852 Synchronous Serial Data Adapter provides a bi-directional serial interface for synchronous data information interchange. It contains interface logic for simultaneously transmitting and receiving standard synchronous communications characters in bus organized systems such as the S6800 Microprocessor systems.

The bus interface of the S6852 includes select, enable, read/write, interrupt, and bus interface logic to allow data transfer over an 8-bit bi-directional data bus. The parallel data of the bus system is serially transmitted and received by the synchronous data interface with synchronization, fill character insertion/deletion, and error checking. The functional configuration of the SSDA is programmed via the data bus during system initialization. Programmable control registers provide control for variable word lengths, transmit control,

Block Diagram



Pin Configuration



General Description (Continued)

receive control, synchronization control, and interrupt control. Status, timing and control lines provide peripheral or modem control.

Typical applications include floppy disk controllers, cassette or cartridge tape controllers, data communications terminals, and numerical control systems.

Absolute Maximum Ratings:

Supply Voltage	- 0.3 to + 7.0V
Input Voltage	- 0.3 to + 7.0V
Operating Temperature Range	0°C to + 70°C
Storage Temperature Range	- 55° to + 150°C
Thermal Resistance	+ 70°C/W

Note: This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

Electrical Characteristics (V_{CC} = 5.0V ± 5%, V_{SS} = 0, T_A = 0°C to 70°C unless otherwise noted.)

Symbol	Characteristics	Min.	Typ.	Max.	Unit	
V _{IH}	Input High Voltage	V _{SS} + 2.0			V _d c	
V _{IL}	Input Low Voltage			V _{SS} + 0.8	V _d c	
I _{IN}	Input Leakage Current (V _{IN} = 0 to 5.25V _d c)	Tx Clk, Rx Clk, Rx Data, Enable Reset, RS, R/W, CS, DCD, CTS		1.0	2.5	μA _d c
I _{TSI}	Three State (Off State) Input Current (V _{IN} = 0.4 to 2.4V _d c, V _{CC} = 5.25V _d c)	D ₀ -D ₇		2.0	10	μA _d c
V _{OH}	Output High Voltage I _{LOAD} = - 205μA _d c, Enable Pulse Width < 25μs I _{LOAD} = - 100μA _d c, Enable Pulse Width < 25μs	D ₀ -D ₇ Tx Data, DTR, TUF		V _{SS} + 2.4 V _{SS} + 2.4	V _d c	V _d c
V _{OL}	Output Low Voltage I _{LOAD} = 1.6mA _d c, Enable Pulse Width < 25μs			V _{SS} + 0.4	V _d c	V _d c
I _{LOH}	Output Leakage Current (Off State) V _{OH} = 2.4V _d c	TRQ		1.0	10	μA _d c
P _D	Power Dissipation		300	525	mW	mW
C _{IN}	Input Capacitance (V _{IN} = 0, T _A = 25°C, f = 1.0MHz)	D ₀ -D ₇ All Other Inputs			12.5 7.5	pF
C _{OUT}	Output Capacitance (V _{IN} = 0, T _A = 25°C, f = 1.0MHz)	Tx Data, SM/DTR, TUF TRQ			10 5.0	pF

Electrical Characteristics (V_{CC} = 5.0V ± 5%, T_A = 0 to 70°C unless otherwise noted.)

Symbol	Characteristic	S6852		S68A52		S68B52		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
PW _{CL}	Minimum Clock Pulse Width, Low	700		400		280		ns
PW _{CH}	Minimum Clock Pulse Width, High	700		400		280		ns
f _C	Clock Frequency		600		1000		1500	kHz
t _{RDSU}	Receive Data Setup Time	350		200		160		ns

* 10μs or 10% of the pulse width, whichever is smaller.

S6852/S68A52/S68B52

Electrical Characteristics (Continued) ($V_{CC} = 5.0V \pm 5\%$, $T_A = 0$ to $70^\circ C$ unless otherwise noted.)

Symbol	Characteristic	S6852		S68A52		S68B52		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
t_{RDH}	Receive Data Hold Time	350		200		160		ns
t_{SM}	Sync Match Delay Time		1.0		0.666		0.500	μs
t_{TDD}	Clock-to-Data Delay for Transmitter		1.0		0.666		0.500	μs
t_{TUF}	Transmitter Underflow		1.0		0.666		0.500	μs
t_{DTR}	DTR Delay Time		1.0		0.666		0.500	μs
t_{IR}	Interrupt Request Release Time		1.2		0.800		0.600	μs
t_{RES}	Reset Minimum Pulse Width	1.0		0.666		0.500		μs
t_{CTS}	CTS Setup Time	200		150		120		ns
t_{DCD}	DCD Setup Time	500		350		250		ns
t_r, t_f	Input Rise and Fall Times (except Enable) (0.8V to 2.0V)		1.0		1.0		1.0	μs

Bus Timing Characteristics

Symbol	Characteristic	S6852		S68A52		S68B52		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
Read								
t_{CYCE}	Enable Cycle Time	1.0		0.666		0.5		μs
PW_{EH}	Enable Pulse Width, High	0.45	25	0.28	25	0.22	25	μs
PW_{EL}	Enable Pulse Width, Low	0.43		0.28		0.21		μs
t_{AS}	Setup Time, Address and R/W Valid to Enable Positive Transition	160		140		70		ns
t_{DDR}	Data Delay Time		320		220		180	ns
t_H	Data Hold Time	10		10		10		ns
t_{AH}	Address Hold Time	10		10		10		ns
t_{Er}, t_{Ef}	Rise and Fall Time for Enable Input		25		25		25	ns
Write								
t_{CYCE}	Enable Cycle Time	1.0		0.666		0.5		μs
PW_{EH}	Enable Pulse Width, High	0.45	25	0.28	25	0.22	25	μs
PW_{EL}	Enable Pulse Width, Low	0.43		0.28		0.21		μs
t_{AS}	Setup Time, Address and R/W Valid to Enable Positive Transition	160		140		70		ns
t_{DSW}	Setup Time	195		80		60		ns
t_H	Data Hold Time	10		10		10		ns
t_{AH}	Address Hold Time	10		10		10		ns
t_{Er}, t_{Ef}	Rise and Fall Time for Enable Input		25		25		25	ns

S6800 FAMILY



ADVANCED DATA LINK CONTROLLER


Features

- S6800 Compatible
- Protocol Features
 - Automatic Flag Detection and Synchronization
 - Zero Insertion and Deletion
 - Extendable Address, Control and Logical Control Fields (Optional)
 - Variable Word Length Info Field — 5, 6, 7, or 8-bits
 - Automatic Frame Check Sequence Generation and Check
 - Abort Detection and Transmission
 - Idle Detection and Transmission
- Loop Mode Operation
- Loop Back Self-Test Mode
- NRZ/NRZI Modes

- Quad Data Buffers for Each Rx and Tx
- Prioritized Status Register (Optional)
- MODEM/DMA/Loop Interface

General Description

The S6854 ADLC performs the complex MPU/data communication link function for the "Advanced Data Communication Control Procedure" (ADCCP), High Level Data Link Control (HDLC) and Synchronous Data Link Control (SDLC) standards. The ADLC provides key interface requirements with improved software efficiency. The ADLC is designed to provide the data communications interface for both primary and secondary stations in stand-alone, polling, and loop configurations.



Absolute Maximum Ratings*

Supply Voltage	- 0.3 to + 7.0V
Input Voltage	- 0.3 to + 7.0V
Operating Temperature Range	0° to + 70°C
Storage Temperature Range	- 55° to + 150°C
Thermal Resistance	70° C/W

* This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

Electrical Characteristics: ($V_{CC} = 5.0V \pm 5\%$, $V_{SS} = 0$, $T_A = 0^\circ C$ to $+ 70^\circ C$ unless otherwise noted.)

Symbol	Parameter	Min.	Typ.	Max.	Unit	Conditions
V_{IH}	Input High Voltage	$V_{SS} + 2.0$		Vdc		
V_{IL}	Input Low Voltage			$V_{SS} + 0.8$	Vdc	
I_{IN}	Input Leakage Current	All Inputs Except D_0 - D_7		1.0	2.5	μA_{dc} $V_{IN} = 0$ to 5.25 Vdc
I_{TSI}	Three-State (Off State) Input Current	D_0 - D_7		2.0	10	μA_{dc} $V_{IN} = 0.4$ to 2.4 Vdc $V_{CC} = 5.25$ Vdc
V_{OH}	Output High Voltage	D_0 - D_7 All Others		$V_{SS} + 2.4$ $V_{SS} + 2.4$	Vdc Vdc	$I_{LOAD} = -205 \mu A_{dc}$ $I_{LOAD} = -100 \mu A_{dc}$
V_{OL}	Output Low Voltage			$V_{SS} + 0.4$	Vdc	$I_{LOAD} = 1.6 mA_{dc}$
I_{LOH}	Output Leakage Current (Off State)	\overline{TRQ}		1.0	10	μA_{dc} $V_{OH} = 2.4$ Vdc
P_D	Power Dissipation			850	mW	
C_{IN}	Capacitance	D_0 - D_7 All Other Inputs		12.5 7.5	pF pF	$V_{IN} = 0$, $T_A = 25^\circ C$, $f = 1.0$ MHz
C_{OUT}		\overline{TRQ} All Others		5.0 10	pF pF	

S6800
FAMILY

Symbol	Characteristic	S6854		S68A54		S68B54		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
PW_{CL}	Minimum Clock Pulse Width, Low	700		450		280		ns
PW_{CH}	Minimum Clock Pulse Width, High	700		450		280		ns
f_C	Clock Frequency		0.66		1.0		1.5	MHz
t_{RDSU}	Receive Data Setup Time	250		200		120		ns
t_{RDH}	Receive Data Hold Time	120		100		60		ns
t_{RTS}	Request-to-Send Delay Time		680		460		340	ns
t_{TDD}	Clock-to-Data Delay for Transmitter		460		320		250	ns
t_{FD}	Flag Detect Delay Time		680		460		340	ns
t_{DTR}	DTR Delay Time		680		460		340	ns
t_{LOC}	Loop On-Line Control Delay Time		680		460		340	ns
t_{RDSR}	RDSR Delay Time		540		400		340	ns
t_{TDSR}	TDSR Delay Time		540		400		340	ns
t_{IR}	Interrupt Request Release Time		1.2		0.9		0.7	μs
t_{RES}	Reset Minimum Pulse Width	1.0		0.65		0.40		μs
t_r, t_f	Input Rise and Fall Times (except Enable) (0.8V to 2.0V)		1.0*		1.0*		1.0*	μs

* 1.0 μs or 10% of the pulse width, whichever is smaller.

S6854/S68A54/S68B54

Bus Timing Characteristics ($V_{CC} = + 5.0V \pm 5\%$, $V_{SS} = 0$, $T_A = 0^\circ C$ to $+ 70^\circ C$ unless otherwise noted.)

Symbol	Characteristic	S6854		S68A54		S68B54		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
Read								
t_{CYC}	Enable Cycle Time	1.0		0.666		0.50		μs
PW_{EH}	Enable Pulse Width, High	0.45		0.28		0.22	25	μs
PW_{EL}	Enable Pulse Width, Low	0.43		0.28		0.21		μs
t_{AS}	Setup Time, Address and R/W Valid to Enable Positive Transition	160		140		70		ns
t_{DDR}	Data Delay Time		320		220		180	ns
t_H	Data Hold Time	10		10		10		ns
t_{AH}	Address Hold Time	10		10		10		ns
t_{ER} , t_{EF}	Rise and Fall Time for Enable Input		25		25		25	ns
Write								
t_{CYCE}	Enable Cycle Time	1.0		0.666		0.50		μs
PW_{EH}	Enable Pulse Width, High	0.45		0.28		0.22		μs
PW_{EL}	Enable Pulse Width, Low	0.43		0.28		0.21		μs
t_{AS}	Setup Time, Address and R/W Valid to Enable Positive Transition	160		140		70		ns
t_{DSW}	Setup Time	195		80		60		ns
t_H	Data Hold Time	10		10		10		ns
t_{AH}	Address Hold Time	10		10		10		ns
t_{ER} , t_{EF}	Rise and Fall Time for Enable Input		25		25		25	ns



GOULD


AMI

Semiconductors



S80 Family


S80
FAMILY



S80 Family Selection Guide

S83

Operating System Processor (OSP)



April 1985

OPERATING SYSTEM PROCESSOR (OSP)

Features

- Z80™ CPU Internal Architecture
- Z80 Instruction Set
- On-board 8K Byte ROM
- Internal/External ROM Modes
- Address, Data, and Bus Control Signals Function Identically to the Original Z80
- Dynamic RAM Interface Including Address Multiplexing and Row and Column Address Strobe Signals.

Functional Description


The OS Processor chip is a single-chip microcomputer system with a core Z80 CPU and on-chip 8K × 8 (64K bit) ROM. This chip possesses all of the hardware capabilities present in the standard Z80 chip. All con-

trol, address, and data signals are functionally identical to the standard Z80, making it completely hardware compatible with all Z80 peripheral chips. All Z80 instructions are present including the 8080 subset, providing software compatibility as well.

Additional logic has been incorporated to allow the OS Processor to be directly connected to 64K Dynamic RAMs.

ROM select logic is incorporated to allow the internal ROM to be selectively enabled or disabled under software control.

The OS Processor is fabricated in a NMOS process, uses a single 5 volt power supply, and is packaged in a 48-pin DIP package.



S80 FAMILY

Z80 is a registered trademark of Zilog, Inc.

ROM Select Logic

This functional block controls access to the internal ROM and also determines whether the processor will be brought up in an internal or external mode.

When the $\overline{\text{RESET}}$ signal goes high and EXT is high, the ROM enable latch is disabled, thereby turning off the internal ROM, and the processor begins execution at address 0000H just as a standard Z80 CPU would after reset. This is referred to as EXTERNAL MODE. In the external mode, the processor behaves identically to a standard Z80 CPU, except that the upper 16 memory addresses, FFF0H to FFFFH, are reserved. Address FFFFH (the configuration register) is used for ROM control. The other 15 locations have been reserved for further expansion of system control functions.

When the $\overline{\text{RESET}}$ signal goes high and the mode pin EXT is low, the internal ROM is switched on by enabling the ROM enable latch, and the processor is forced to execute NOP instructions until it reaches address FF00H in the internal ROM, where it begins execution. Any internal bootstrap program code should start at address FF00H. This is referred to as INTERNAL MODE.

In the internal mode, the $8\text{K} \times 8$ internal ROM is switched on and is effectively overlaid on top of external memory. This ROM occupies the upper 8K bytes of the full 64K byte Z80 address space. When data is read from the internal ROM, this data appears on the external data bus. Data written to this address space does appear on the external data bus, however, and will be written to any RAM that occupies that space. This RAM data cannot be read by the processor until the internal ROM has been turned off. The internal ROM may be switched off by writing a zero to bit 0 of the configuration register. The ROM may be switched back on at any time by writing a one to bit 0 of the configuration register.

Memory locations FFF0H through FFFFH are reserved. No code should be written in this area. Any accesses to these sixteen addresses will be treated as external memory accesses.

The $\overline{\text{OS}}$ output signal is generated by the ROM select logic. This signal indicates that an address has been detected in the internal ROM address space (addresses E000H — FFEFH) and that the internal ROM enable latch is set. This signal is used to control the addressing of external memory that resides in the same ad-

dress space as the internal ROM. Its use will be covered later under "Prototyping With the S83".

Dynamic RAM Interface

In addition to the refresh circuitry inherent to the Z80 CPU, the S83 features circuitry that enables the 8 high order address bits to be multiplexed onto the low order 8 address lines for row and column addressing of 64K dynamic RAMs. Row address and column address strobes are also generated by the S83.

Bus Selection: For each memory cycle, the user may determine whether or not the addresses will be multiplexed by use of the $\overline{\text{BUSSEL}}$ (BUS SElect) input. $\overline{\text{BUSSEL}}$ is sampled slightly after the rising edge of each T_2 clock state. If $\overline{\text{BUSSEL}}$ is low, the memory access is a standard Z80 access with non-multiplexed addresses, and $\overline{\text{CAS}}$ is not generated, however $\overline{\text{RAS}}$ is generated. If $\overline{\text{BUSSEL}}$ is high, the multiplexing process and generation of $\overline{\text{CAS}}$ is allowed to continue. A short time after $\overline{\text{RAS}}$ goes low, the low byte of the address bus will begin changing over to reflect the upper 8 bits of the address the Z80 has generated. After the new address (the column address) is stable, $\overline{\text{CAS}}$ goes low. These two strobes clock the row and column addresses into the dynamic RAMs.

Because only the upper 8 bits of the address bus remain stable throughout the entire memory access, selection of $\overline{\text{BUSSEL}}$ should be done with the upper 8 address lines only unless some form of address latching is used. If it is desired to use any of the lower 8 address lines (A_0 - A_7), they must be latched on the falling edge of $\overline{\text{MREQ}}$, otherwise false decoding may occur when the address lines are multiplexed.

$\overline{\text{BUSSEL}}$ is qualified with $\overline{\text{MREQ}}$ internally, so it is not necessary to include $\overline{\text{MREQ}}$ in decoding for $\overline{\text{BUSSEL}}$, and the $\overline{\text{RAS/CAS}}$ logic and $\overline{\text{BUSSEL}}$ sampling circuitry only operates during memory accesses. It is inoperative for I/O and interrupt cycles.

$\overline{\text{BUSSEL}}$ is also used to selectively block accesses to the internal ROM, and this usage will be discussed under "Prototyping With the S83".

Wait States: Because of the tighter access times required by the Z80 CPU during an opcode fetch ($\overline{\text{M1}}$ cycle), the S83 automatically inserts a wait state on $\overline{\text{M1}}$ cycles if the user has selected a multiplexed memory

cycle with the $\overline{\text{BUSSEL}}$ input. This wait state is not added if a standard non-multiplexed bus cycle has been selected.

The user may insert additional wait states if desired, however care must be exercised not to hold the processor in a wait state so long that refresh requirements are violated, as the S83, like the Z80, does not generate any refresh signals while in a wait state.

Bus Request (DMA) Cycles: When the Z80 is bus requested and an external device gains control of the bus, $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, and $\overline{\text{OS}}$ will be tri-stated along with $\overline{\text{MREQ}}$, $\overline{\text{RD}}$, $\overline{\text{WR}}$, and $\overline{\text{IORQ}}$.

Prototyping With the S83

While the main purpose of $\overline{\text{BUSSEL}}$ is to control the dynamic RAM interface logic, it also controls access to the internal ROM. If an access to the internal ROM is attempted (as indicated by the $\overline{\text{OS}}$ signal) and $\overline{\text{BUSSEL}}$ is low, that access will be blocked, and instead the processor will access the external data bus using a non-multiplexed Z80 address. This input, together with the $\overline{\text{OS}}$ output, allows an external EPROM to be substituted for the internal ROM and still have its accesses controlled by the ROM enable latch. This is accomplished by using the $\overline{\text{OS}}$ output (qualified with $\overline{\text{MREQ}}$ and $\overline{\text{RD}}$) as the chip select for the EPROM, and also feeding this signal into the $\overline{\text{BUSSEL}}$ input. Since $\text{EXT}/\overline{\text{OS}}$ can only become low when the ROM enable latch is on, the functionality of internal vs. external memory spaces is still preserved. If it is desired to have an external ROM or EPROM in the address range E000H — FFFFH (not substituting for the internal ROM), its address decoding should include $\overline{\text{OS}} = \text{HIGH}$. This will ensure that when an external EPROM is chip selected and $\overline{\text{BUSSEL}}$ pulled low to select non-multiplexed addresses, the user is not inadvertently decoding an inter-

nal ROM access. The inclusion of the $\overline{\text{OS}}$ signal in chip decoding provides the distinguishing factor between internal and external memory spaces.

General CPU Operation

The core of the S83 is a Z80 CPU. It contains 208 bits of read/write memory that are accessible to the programmer. These registers include two sets of six general-purpose registers which may be used individually as either 8-bit registers or as 16-bit register pairs. In addition there are two sets of accumulator and flag registers. A group of "Exchange" instructions makes either set of main or alternate registers accessible to the programmer. The alternate set allows operation in foreground-background mode or it may be reserved for very fast interrupt response. The Z80 also contains a Stack Pointer, Program Counter, two index registers, a Refresh register (counter), and an Interrupt register.

Figure 1 shows three groups of registers within the Z80 CPU. The first group consists of duplicate sets of 8-bit registers: a principal set and an alternate set (designated by ' [prime], e.g., A'). Both sets consist of the Accumulator Register, the Flag Register, and six general-purpose registers. Transfer of data between these duplicate sets of registers is accomplished by use of "Exchange" instructions. The result is faster response to interrupts and easy, efficient implementation of such versatile programming techniques as background-foreground data processing. The second set of registers consists of six registers with assigned functions. These are the I (Interrupt Register), the R (Refresh Register), the IX and IY (Index Registers), the SP (Stack Pointer), and the PC (Program Counter). The third group consists of two interrupt status flip-flops, plus an additional pair of flip-flops which assists in identifying the interrupt mode at any particular time. Table 1 provides further information on these registers.

Figure 1. CPU Registers

MAIN REGISTER SET		ALTERNATE REGISTER SET	
A ACCUMULATOR	F FLAG REGISTER	A' ACCUMULATOR	F' FLAG REGISTER
B GENERAL PURPOSE	C GENERAL PURPOSE	B' GENERAL PURPOSE	C' GENERAL PURPOSE
D GENERAL PURPOSE	E GENERAL PURPOSE	D' GENERAL PURPOSE	E' GENERAL PURPOSE
H GENERAL PURPOSE	L GENERAL PURPOSE	H' GENERAL PURPOSE	L' GENERAL PURPOSE


IX INDEX REGISTER	
IY INDEX REGISTER	
SP STACK POINTER	
PC PROGRAM COUNTER	
I INTERRUPT VECTOR	R MEMORY REFRESH

INTERRUPT FLIP-FLOPS STATUS



0 = INTERRUPTS DISABLED STORES IFF1
1 = INTERRUPTS ENABLED DURING NMI
 SERVICE

INTERRUPT MODE FLIP-FLOPS



0	0	INTERRUPT MODE 0
0	1	NOT USED
1	0	INTERRUPT MODE 1
1	1	INTERRUPT MODE 2

Table 1. Z80 CPU Registers

Register	Size (Bits)	Remarks	
A, A'	Accumulator	8	Stores an operand or the results of an operation.
F, F'	Flags	8	See Instruction Set.
B, B'	General Purpose	8	Can be used separately or as a 16-bit register with C.
C, C'	General Purpose	8	See B, above.
D, D'	General Purpose	8	Can be used separately or as a 16-bit register with E.
E, E'	General Purpose	8	See D, above.
H, H'	General Purpose	8	Can be used separately or as a 16-bit register with L.
L, L'	General Purpose	8	See H, above.
Note: The (B, C), (D, E), and (H, L) sets are combined as follows:			
	B — High byte	C — Low byte	
	D — High byte	E — Low byte	
	H — High byte	L — Low byte	
I	Interrupt Register	8	Stores upper eight bits of memory address for vectored interrupt processing.
R	Refresh Register	8	Provides user-transparent dynamic memory refresh. Lower seven bits are automatically incremented and all eight are placed on the address bus during each instruction fetch cycle refresh time. The eighth bit appearing on the bus during a refresh cycle is incremented, but is not readable or writable by the user.
IX	Index Register	16	Used for indexed addressing.
IY	Index Register	16	Same as IX, above.
SP	Stack Pointer	16	Holds address of the top of the stack. See Push or Pop in instruction set.
PC	Program Counter	16	Holds address of next instruction.
IFF1-IFF2	Interrupt Enable	Flip-Flops	Set or reset to indicate interrupt status (see Figure 4).
IMF _a -IMF _b	Interrupt Mode	Flip-Flops	Reflect Interrupt mode (see Figure 4).

Interrupts: General Operation

The CPU accepts two interrupt input signals: $\overline{\text{NMI}}$ and $\overline{\text{INT}}$. The $\overline{\text{NMI}}$ is a non-maskable interrupt and has the highest priority. $\overline{\text{INT}}$ is a lower priority interrupt and it requires that interrupts be enabled in software in order to operate. $\overline{\text{INT}}$ can be connected to multiple peripheral devices in a wired-OR configuration.

The Z80 has a single response mode for interrupt service for the non-maskable interrupt. The maskable interrupt, $\overline{\text{INT}}$, has three programmable response modes available. These are:

- Mode 0 — similar to the 8080 microprocessor.
- Mode 1 — Peripheral Interrupt service, for use with non-8080/Z80 systems.
- Mode 2 — a vectored interrupt scheme, usually daisy-chained, for use with Z80 Family and compatible peripheral devices.

The CPU services interrupts by sampling the $\overline{\text{NMI}}$ and $\overline{\text{INT}}$ signals at the rising edge of the last clock of an instruction. Further interrupt service processing depends upon the type of interrupt that was detected. Details on interrupt responses are shown in the CPU Timing Section.

Non-Maskable Interrupt ($\overline{\text{NMI}}$). The non-maskable interrupt cannot be disabled by program control and therefore will be accepted at all times by the CPU. $\overline{\text{NMI}}$ is usually reserved for servicing only the highest priority type interrupts, such as that for orderly shutdown after power failure has been detected. After recognition of the $\overline{\text{NMI}}$ signal (providing $\overline{\text{BUSREQ}}$ is not active), the CPU jumps to restart location 0066H. Normally, software starting at this address contains the interrupt service routine. $\overline{\text{NMI}}$ is negative edge triggered and need not be low at the time interrupts are sampled (see Pin Descriptions).

Maskable Interrupt ($\overline{\text{INT}}$). Regardless of the interrupt mode set by the user, the Z80 response to a maskable interrupt input follows a common timing cycle. After the interrupt has been detected by the CPU (provided that interrupts are enabled and $\overline{\text{BUSREQ}}$ is not active) a special interrupt processing cycle begins. This is a special fetch ($\overline{\text{M1}}$) cycle in which $\overline{\text{IORQ}}$ becomes active rather than $\overline{\text{MREQ}}$, as in normal $\overline{\text{M1}}$ cycle. In addition, this special $\overline{\text{M1}}$ cycle is automatically extended by two $\overline{\text{WAIT}}$ states, to allow for the time required to acknowledge the interrupt request.

Mode 0 Interrupt Operation. This mode is similar to the 8080 microprocessor interrupt service procedures. The

interrupting device places an instruction on the data bus. This is normally a Restart (RST) instruction, which will initiate a call to the selected one of eight restart locations in page zero of memory. Unlike the 8080, the Z80 CPU responds to the Call instruction with only one interrupt acknowledge cycle followed by two memory read cycles.

Mode 1 Interrupt Operation. Mode 1 operation is very similar to that for the $\overline{\text{NMI}}$. The principal difference is that the Mode 1 interrupt has a restart location of 0038H only.

Mode 2 Interrupt Operation. This interrupt mode has been designed to utilize most effectively the capabilities of the Z80 microprocessor and its associated peripheral family. The interrupting peripheral device selects the starting address of the interrupt service routine. It does this by placing an 8-bit vector on the data bus during the interrupt acknowledge cycle. The CPU forms a pointer using this byte as the lower 8-bits and the contents of the I register as the upper 8 bits. This points to an entry in a table of addresses for interrupt service routines. The CPU then jumps to the routine at that address. This flexibility in selecting the interrupt service routine address allows the peripheral device to use several different types of service routines. These routines may be located at any available location in memory.

Interrupt Priority (Daisy Chaining and Nested Interrupts). The interrupt priority of each peripheral device is determined by its physical location within a daisy-chain configuration. Each device in the chain has an interrupt enable input line (IEI) and an interrupt enable output line (IEO), which is fed to the next lower priority device. The first device in the daisy chain has its IEI input hardwired to a High level. The first device has highest priority, while each succeeding device has a corresponding lower priority. This arrangement permits the CPU to select the highest priority interrupt from several simultaneously interrupting peripherals.

The interrupting device disables the IEO line to the next lower priority peripheral until it has been serviced. After servicing, its IEO line is raised, allowing lower priority peripherals to demand interrupt servicing.

The Z80 CPU will nest (queue) any pending interrupts or interrupts received while a selected peripheral is being serviced.

Interrupt Enable/Disable Operation. Two flip-flops, IFF₁ and IFF₂, referred to in the register description are used to signal the CPU interrupt status. Operation of the two flip-flops is described in Table 2. For more details, refer to the Z80 CPU Technical Manual and Z80 Assembly Language Manual (available from Zilog, Inc.).

Table 2. State of Flip-Flops

Action	IFF ₁	IFF ₂	Comments
CPU Reset	0	0	Maskable interrupt INT disabled
DI instruction	0	0	Maskable interrupt INT disabled
EI instruction execution	1	1	Maskable interrupt INT enabled
LD A,I instruction execution	•	•	IFF ₂ → Parity flag
LD A,R instruction execution	•	•	IFF ₂ → Parity flag
Accept NMI	0	IFF ₂	IFF ₂ does not change (Maskable interrupt INT disabled)
RETN instruction execution	IFF ₂	•	IFF ₂ → IFF ₁ at completion of an NMI service routine.

Instruction Set

The Z80 microprocessor has one of the most powerful and versatile instruction sets available in any 8-bit microprocessor. It includes such unique operations as a block move for fast, efficient data transfers within memory or between memory and I/O. It also allows operations on any bit in any location in memory.

The following is a summary of the Z80 instruction set

and shows the assembly language mnemonic, the operation, the flag status, and gives comments on each instruction. The Z80 CPU Technical Manual (03-0029-01) and Assembly Language Programming Manual (03-0002-01) contain significantly more details for programming use (available from Zilog, Inc.).

The instructions are divided into the following categories.

- 8-bit loads
- 16-bit loads
- Exchange, block transfers, and searches
- 8-bit arithmetic and logic operations
- General-purpose arithmetic and CPU control
- 16-bit arithmetic operations
- Rotates and shifts
- Bit set, reset, and test operations
- Jumps
- Calls, returns, and restarts
- Input and output operations

A variety of addressing modes are implemented to permit efficient and fast data transfer between various registers, memory locations, and input/output devices. These addressing modes include:

- Immediate
- Immediate extended
- Modified page zero
- Relative
- Extended
- Indexed
- Register
- Register indirect
- Implied
- Bit

8-Bit Load Group

Mnemonic	Symbolic Operation	S	Z	Flags				P/V	N	C	Opcode				No. of Bytes	No. of M Cycles	No. of T States	Comments
				H							76	543	210	Hex				
LD r, r'	r ← r'	•	•	X	•	X	•	•	•	•	01	r	r'		1	1	4	r, r' Reg.
LD r, n	r ← n	•	•	X	•	X	•	•	•	•	00	r'	110		2	2	7	000 B 001 C
												← n →						
LD r, (HL)	r ← (HL)	•	•	X	•	X	•	•	•	•	01	r	110		1	2	7	010 D
LD r, (IX + d)	r ← (IX + d)	•	•	X	•	X	•	•	•	•	11	011	101	DD	3	5	19	011 E 100 H 101 L
												← d →						
LD r, (IY + d)	r ← (IY + d)	•	•	X	•	X	•	•	•	•	11	111	101	FD	3	5	19	111 A
												← d →						
LD (HL), r	(HL) ← r	•	•	X	•	X	•	•	•	•	01	110	r		1	2	7	
LD (IX + d), r	(IX + d) ← r	•	•	X	•	X	•	•	•	•	11	011	101	DD	3	5	19	
												← d →						
LD (IY + d), r	(IY + d) ← r	•	•	X	•	X	•	•	•	•	11	111	101	FD	3	5	19	
												← d →						

8-Bit Load Group (continued)

Mnemonic	Symbolic Operation	S	Z	Flags				Opcode				No. of Bytes	No. of M Cycles	No. of T States	Comments		
				H	P/V	N	C	76	543	210	Hex						
LD (HL), n	(HL) ← n	•	•	X	•	X	•	•	•	00	110	110	36	2	3	10	
LD (IX + d), n	(IX + d) ← n	•	•	X	•	X	•	•	•	11	011	101	DD	4	5	19	
LD (IY + d), n	(IY + d) ← n	•	•	X	•	X	•	•	•	11	111	101	FD	4	5	19	
LD A, (BC)	A ← (BC)	•	•	X	•	X	•	•	•	00	001	010	0A	1	2	7	
LD A, (DE)	A ← (DE)	•	•	X	•	X	•	•	•	00	011	010	1A	1	2	7	
LD A, (nn)	A ← (nn)	•	•	X	•	X	•	•	•	00	111	010	3A	3	4	13	
LD (BC), A	(BC) ← A	•	•	X	•	X	•	•	•	00	000	010	02	1	2	7	
LD (DE), A	(DE) ← A	•	•	X	•	X	•	•	•	00	010	010	12	1	2	7	
LD (nn), A	(nn) ← A	•	•	X	•	X	•	•	•	00	110	010	32	3	4	13	
LD A, I	A ← I	‡	‡	X	0	X	IFF	0	•	11	101	101	ED	2	3	9	
LD A, R	A ← R	‡	‡	X	0	X	IFF	0	•	11	101	101	ED	2	2	9	
LD I, A	I ← A	•	•	X	•	X	•	•	•	11	101	101	ED	2	2	9	
LD R, A	R ← A	•	•	X	•	X	•	•	•	11	101	101	ED	2	2	9	

NOTES: r, r' means any of the registers A, B, C, D, E, H, L

IFF the content of the interrupt enable flip-flop, (IFF) is copied into the P/V flag.

16-Bit Load Group

Mnemonic	Symbolic Operation	S	Z	Flags				Opcode				No. of Bytes	No. of M Cycles	No. of T States	Comments		
				H	P/V	N	C	76	543	210	Hex						
LD dd, nn	dd ← nn	•	•	X	•	X	•	•	•	00	dd0	001		3	3	10	dd Pair 00 BC 01 DE 11 HL SP
LD IX, nn	IX ← nn	•	•	X	•	X	•	•	•	11	011	101	DD	4	4	14	
LD IY, nn	IY ← nn	•	•	X	•	X	•	•	•	11	111	101	FD	4	4	14	
LD HL, (nn)	H ← (nn + 1)	•	•	X	•	X	•	•	•	00	101	010	2A	3	5	16	
LD dd, (nn)	dd _H ← (nn + 1) dd _L ← (nn)	•	•	X	•	X	•	•	•	11	101	101	ED	4	6	20	
LD IX, (nn)	IX _H ← (nn + 1) IX _L ← (nn)	•	•	X	•	X	•	•	•	11	011	101	DD	4	6	20	
LD IY, (nn)	IY _H ← (nn + 1) IY _L ← (nn)	•	•	X	•	X	•	•	•	11	111	101	FD	4	6	20	
LD (nn), HL	(nn + 1) ← H (nn) ← L	•	•	X	•	X	•	•	•	00	100	010	22	3	5	16	
LD (nn), dd	(nn + 1) ← dd _H (nn) ← dd _L	•	•	X	•	X	•	•	•	11	101	101	ED	4	6	20	

Exchange, Block Transfer, Block Search Groups (continued)

Mnemonic	Symbolic Operation	S	Z	Flags				Opcode				No. of Bytes	No. of M Cycles	No. of T States	Comments	
				H	P/V	N	C	76	543	210	Hex					
LDD (cont)	HL ← HL - 1 BC ← BC - 1															
LDDR	(DE) ← (HL) DE ← DE - 1 HL ← HL - 1 BC ← BC - 1 Repeat until BC = 0	•	•	X	0	X	0	0	•	11 101 101 10 111 000	ED B8	2 2	5 4	21 16	If BC ≠ 0 If BC = 0	
CPI	A - (HL) HL ← HL + 1 BC ← BC - 1	‡	‡	X	‡	X	‡	1	•	11 101 101 10 100 001	ED A1	2	4	16		
CPIR	A - (HL) HL ← HL + 1 BC ← BC - 1 Repeat until A = (HL) or BC = 0	‡	‡	X	‡	X	‡	1	•	11 101 101 10 110 001	ED B1	2 2	5 4	21 16	If BC ≠ 0 and A ≠ (HL) If BC = 0 or A = (HL)	
CPD	A - (HL) HL ← HL - 1 BC ← BC - 1	‡	‡	X	‡	X	‡	1	•	11 101 101 10 101 001	ED A9	2	4	16		
CPDR	A - (HL) HL ← HL - 1 BC ← BC - 1 Repeat until A = (HL) or BC = 0	‡	‡	X	‡	X	‡	1	•	11 101 101 10 111 001	ED B9	2 2	5 4	21 16	If BC ≠ 0 and A ≠ (HL) If BC = 0 or A = (HL)	

NOTES: 1 P/V flag is 0 if the result of BC - 1 = 0, otherwise P/V = 1.
2 P/V flag is 0 at completion of instruction only.
3 Z flag is 1 if A = (HL), otherwise Z = 0.

8-Bit Arithmetic and Logical Group

Mnemonic	Symbolic Operation	S	Z	Flags				Opcode				No. of Bytes	No. of M Cycles	No. of T States	Comments	
				H	P/V	N	C	76	543	210	Hex					
ADD A, r	A ← A + r	‡	‡	X	‡	X	V	0	‡	10	[000] r		1	1	4	r Reg.
ADD A, n	A ← A + n	‡	‡	X	‡	X	V	0	‡	11	[001] 110 ← n →		2	2	7	000 B 001 C 010 D 011 E 100 H 101 L 111 A
ADD A, (HL)	A ← A + (HL)	‡	‡	X	‡	X	V	0	‡	10	[000] 110		1	2	7	
ADD A, (IX + d)	A ← A + (IX + d)	‡	‡	X	‡	X	V	0	‡	11	011 101 DD 10 [000] 110 ← d →		3	5	19	
ADD A, (IY + d)	A ← A + (IY + d)	‡	‡	X	‡	X	V	0	‡	11	111 101 FD 10 [000] 110 ← d →		3	5	19	
ADC A, s	A ← A + s + CY	‡	‡	X	‡	X	V	0	‡		[001]					s is any of r, n, (HL), (IX + d), (IY + d) as shown for ADD instruction. The indicated bits replace the [000] in the ADD set above
SUB s	A ← A - s	‡	‡	X	‡	X	V	1	‡		[010]					
SBC A, s	A ← A - s - CY	‡	‡	X	‡	X	V	1	‡		[011]					
AND s	A ← A & s	‡	‡	X	1	X	P	0	0		[100]					
OR s	A ← A s	‡	‡	X	0	X	P	0	0		[110]					
XOR s	A ← A ⊕ s	‡	‡	X	0	X	P	0	0		[101]					
CP s	A ← s	‡	‡	X	‡	X	V	1	‡		[111]					
INC r	r ← r + 1	‡	‡	X	‡	X	V	0	•	00	r [100]		1	1	4	
INC (HL)	(HL) ← (HL) + 1	‡	‡	X	‡	X	V	0	•	00	110 [100]		1	3	11	
INC (IX + d)	(IX + d) ← (IX + d) + 1	‡	‡	X	‡	X	V	0	•	11	011 101 DD 00 110 [100] ← d →		3	6	23	
INC (IY + d)	(IY + d) ← (IY + d) + 1	‡	‡	X	‡	X	V	0	•	11	111 101 FD 00 110 [100] ← d →		3	6	23	

S80 FAMILY

8-Bit Arithmetic and Logic Group (continued)

Mnemonic	Symbolic Operation	S	Z	Flags			P/V	N	C	Opcode				No. of Bytes	No. of M Cycles	No. of T States	Comments
				H						76	543	210	Hex				
DEC m	$m \leftarrow m - 1$	‡	‡	X	‡	X	V	1	•				101				m is any of r, (HL), (IX + d), (IY + d) as shown for INC. DEC same format and states as INC. Replace 100 with 101 in opcode.

General-Purpose Arithmetic and CPU Control Groups

Mnemonic	Symbolic Operation	S	Z	Flags			P/V	N	C	Opcode				No. of Bytes	No. of M Cycles	No. of T States	Comments
				H						76	543	210	Hex				
DAA	Converts acc. content into packed BCD following add or subtract with packed BCD operands.	‡	‡	X	‡	X	P	•	‡	00	100	111	27	1	1	4	Decimal adjust accumulator.
CPL	$A \leftarrow \bar{A}$	•	•	X	1	X	•	1	•	00	101	111	2F	1	1	4	Complement accumulator (one's complement)
NEG	$A \leftarrow 0 - A$	‡	‡	X	‡	X	V	1	‡	11	101	101	ED	2	2	8	Negate acc. (two's complement).
CCF	$CY \leftarrow \bar{CY}$	•	•	X	X	X	•	0	‡	00	111	111	3F	1	1	4	Complement carry flag.
SCF	$CY \leftarrow 1$	•	•	X	0	X	•	0	1	00	110	111	37	1	1	4	Set carry flag.
NOP	No operation	•	•	X	•	X	•	•	•	00	000	000	00	1	1	4	
HALT	CPU halted	•	•	X	•	X	•	•	•	01	110	110	76	1	1	4	
DI *	$IFF \leftarrow 0$	•	•	X	•	X	•	•	•	11	110	011	F3	1	1	4	
EI *	$IFF \leftarrow 1$	•	•	X	•	X	•	•	•	11	111	011	FB	1	1	4	
IM 0	Set interrupt mode 0	•	•	X	•	X	•	•	•	11	101	101	ED	2	2	8	
IM 1	Set interrupt mode 1	•	•	X	•	X	•	•	•	11	101	101	ED	2	2	8	
IM 2	Set interrupt mode 2	•	•	X	•	X	•	•	•	01	010	110	56				
										11	101	101	ED	2	2	8	
										01	011	110	SE				

NOTES: IFF indicates the interrupt enable flip-flop.
 CY indicates the carry flip-flop.
 * indicates interrupts are not sampled at the end of EI or DI.

16-Bit Arithmetic Group








Mnemonic	Symbolic Operation	S	Z	Flags			P/V	N	C	Opcode				No. of Bytes	No. of M Cycles	No. of T States	Comments
				H						76	543	210	Hex				
ADD HL, ss	$HL \leftarrow HL + ss$	•	•	X	X	X	•	0	‡	00	ss1	001		1	3	11	ss Reg. 00 BC
ADC HL, ss	$HL \leftarrow HL + ss + CY$	‡	‡	X	X	X	V	0	‡	11	101	101	ED	2	4	15	01 DE 10 HL 11 SP
SBC HL, ss	$HL \leftarrow HL - ss - CY$	‡	‡	X	X	X	V	1	‡	11	101	101	ED	2	4	15	
ADD IX, pp	$IX \leftarrow IX + pp$	•	•	X	X	X	•	0	‡	11	011	101	DD	2	4	15	pp Reg. 00 BC 01 DE 10 IX 11 SP
ADD IY, rr	$IY \leftarrow IY + rr$	•	•	X	X	X	•	0	‡	11	111	101	FD	2	4	15	rr Reg. 00 BC 01 DE 10 IY 11 SP
INC ss	$ss \leftarrow ss + 1$	•	•	X	•	X	•	•	•	00	ss0	011		1	1	6	
INC IX	$IX \leftarrow IX + 1$	•	•	X	•	X	•	•	•	11	011	101	DD	2	2	10	
										00	100	011	23				

16-Bit Arithmetic Group (continued)

Mnemonic	Symbolic Operation	Flags							Opcode				No. of Bytes	No. of M Cycles	No. of T States	Comments	
		S	Z	H	P/V	N	C	76	543	210	Hex						
INC IY	IY ← IY + 1	•	•	X	•	X	•	•	•	11	111	101	FD	2	2	10	
DEC ss	ss ← ss - 1	•	•	X	•	X	•	•	•	00	ss1	011	23	1	1	6	
DEX IX	IX ← IX - 1	•	•	X	•	X	•	•	•	11	011	101	DD	2	2	10	
DEC IY	IY ← IY - 1	•	•	X	•	X	•	•	•	00	101	011	2B	2	2	10	
										11	111	101	FD				
										00	101	011	2B				






NOTES: ss is any of the register pairs BC, DE, HL, SP.
 pp is any of the register pairs BC, DE, IX, SP.
 rr is any of the register pairs BC, DE, IY, SP.

Rotate and Shift Group

Mnemonic	Symbolic Operation	Flags							Opcode				No. of Bytes	No. of M Cycles	No. of T States	Comments	
		S	Z	H	P/V	N	C	76	543	210	Hex						
RLCA		•	•	X	0	X	•	0	‡	00	000	111	07	1	1	4	Rotate left circular accumulator.
RLA		•	•	X	0	X	•	0	‡	00	010	111	17	1	1	4	Rotate left accumulator.
RRCA		•	•	X	0	X	•	0	‡	00	000	111	07	1	1	4	Rotate left circular accumulator.
RRA		•	•	X	0	X	•	0	‡	00	011	111	1F	1	1	4	Rotate left accumulator.
RLCr	} 	‡	‡	X	0	X	P	0	‡	11	001	011	CB	2	2	8	Rotate left circular register r. r Reg. 000 B 001 C 010 D 011 E 100 H 101 L 111 A
RLC (HL)		‡	‡	X	0	X	P	0	‡	00	000	r		2	4	15	
RLC (IX + d)		‡	‡	X	0	X	P	0	‡	11	001	011	CB	2	4	15	
RLC (IY + d)	r, (HL), (IX + d), (IY + d)	‡	‡	X	0	X	P	0	‡	11	011	101	DD	4	6	23	
RLC (IY + d)		‡	‡	X	0	X	P	0	‡	11	001	011	CB	4	6	23	
RL m		‡	‡	X	0	X	P	0	‡		010						Instruction format and states are as shown for RLC's. To form new opcode replace 000 or RLC's with shown code.
RRC m		‡	‡	X	0	X	P	0	‡		001						

S80 FAMILY

Rotate and Shift Group (continued)

Mnemonic	Symbolic Operation	S	Z	Flags			P/V	N	C	Opcode			No. of Bytes	No. of M Cycles	No. of T States	Comments
				H						76	543	210				
RR m		‡	‡	X	0	X	P	0	‡	011						
	m r, (HL), (IX + d), (IY + d)															
SLA m		‡	‡	X	0	X	P	0	‡	100						
	m r, (HL), (IX + d), (IY + d)															
SRA m		‡	‡	X	0	X	P	0	‡	101						
	m r, (HL), (IX + d), (IY + d)															
SRL m		‡	‡	X	0	X	P	0	‡	111						
	m r, (HL), (IX + d), (IY + d)															
RLD		‡	‡	X	0	X	P	0	•	11 01	101 101	ED 6F	2	5	18	Rotate digit left and right between the accumulator and location (HL). The content of the upper half of the accumulator is unaffected.
RRD		‡	‡	X	0	X	P	0	•	11 01	101 101	ED 67	2	5	18	

Bit Set, Reset and Test Group

Mnemonic	Symbolic Operation	S	Z	Flags			P/V	N	C	Opcode			No. of Bytes	No. of M Cycles	No. of T States	Comments
				H						76	543	210				
Bit b, r	Z ← r _b	X	‡	X	1	X	X	0	•	11 01	001 011	CB	2	2	8	r Reg.
										01 b	r					000 B
										11 001	011 CB		2	3	12	001 C
										01 b	110					010 D
										11 011	101 DD		4	5	20	011 E
										11 001	011 CB					100 H
										← d →						101 L
										01 b	110					111 A
																b Bit Tested
										11 111	101 FD		4	5	20	000 0
										11 001	011 CB					001 1
										← d →						010 2
										01 b	110					011 3
																100 4
																101 5
																110 6
																111 7
SET b, r	r _b → 1	•	•	X	•	X	•	•	•	11 001	011 CB		2	2	8	
										11 b	r					
SET b, (HL)	(HL) _b ← 1	•	•	X	•	X	•	•	•	11 001	011 CB		2	4	15	
										11 b	110					

Bit Set, Reset and Test Group (continued)

Mnemonic	Symbolic Operation	S	Z	Flags			P/V	N	C	Opcode				No. of Bytes	No. of M Cycles	No. of T States	Comments
				H						76	543	210	Hex				
SET b, (IX + d)	(IX + d) _b ← 1	•	•	X	•	X	•	•	•	11 011 101	DD	4	6	23			
										11 001 011	CB						
										← d →							
SET b, (IY + d)	(IY + d) _b ← 1	•	•	X	•	X	•	•	•	11 b 110		4	6	23			
										11 111 101	FD						
										11 001 011	CB						
										← d →							
RES b, m	m _b ← 0 m _r , (HL), (IX + d), (IY + d)	•	•	X	•	X	•	•	•	11 b 110		10				To form new opcode replace 11 of SET b, s with 10 Flags and time states for SET instruction.	
										10							

NOTES: The notation m_b indicates bit b (0 to 7) or location m.

Jump Group

Mnemonic	Symbolic Operation	S	Z	Flags			P/V	N	C	Opcode				No. of Bytes	No. of M Cycles	No. of T States	Comments
				H						76	543	210	Hex				
JP nn	PC ← nn	•	•	X	•	X	•	•	•	11 000 011	C3	3	3	10			
										← n →							
										← n →							
JP cc, nn	If condition cc is true PC ← nn, otherwise continue	•	•	X	•	X	•	•	•	11 cc 010		3	3	10		cc Condition 000 NZ non-zero 001 A zero 010 NC non-carry 011 C carry 100 PO parity odd 101 PE parity even 110 P sign positive 111 M sign negative	
										← n →							
										← n →							
JR e	PC ← PC + e	•	•	X	•	X	•	•	•	00 011 000	18	2	3	12			
										← e - 2 →							
JR C, e	If C = 0, continue If C = 1, PC ← PC + e	•	•	X	•	X	•	•	•	00 111 000	38	2	2	7		If condition not met.	
										← e - 2 →		2	3	12		If condition is met.	
JR NC, e	If C = 1, continue If C = 0, PC ← PC + e	•	•	X	•	X	•	•	•	00 110 000	30	2	2	7		If condition not met.	
										← e - 2 →		2	3	12		If condition is met.	
JP Z, e	If Z = 0, continue If Z = 1, PC ← PC + e	•	•	X	•	X	•	•	•	00 101 000	28	2	2	7		If condition not met.	
										← e - 2 →		2	3	12		If condition is met.	
JR NZ, e	If Z = 1, continue If Z = 0, PC ← PC + e	•	•	X	•	X	•	•	•	00 100 000	20	2	2	7		If condition not met.	
										← e - 2 →		2	3	12		If condition is met.	
JP (HL)	PC ← HL	•	•	X	•	X	•	•	•	11 101 001	E9	1	1	4			
JP (IX)	PC ← IX	•	•	X	•	X	•	•	•	11 011 101	DD	2	2	8			
										11 101 001	E9						
JP (IY)	PC ← IY	•	•	X	•	X	•	•	•	11 111 101	FD	2	2	8			
										11 101 001	E9						
DJNZ, e	B ← B - 1 if B = 0, continue. if B ≠ 0, PC ← PC + e	•	•	X	•	X	•	•	•	00 010 000	10	2	2	8		If B = 0.	
										← e - 2 →		2	3	13		If B ≠ 0.	

NOTES: e represents the extension in the relative addressing mode.
e is a signed two's complement number in the range < -126, 129 >.
e - 2 in the opcode provides an effective address of pc + e as PC is incremented by two prior to the addition of e.

Call and Return Group

Mnemonic	Symbolic Operation	S	Z	Flags			P/V	N	C	Opcode				No. of Bytes	No. of M Cycles	No. of T States	Comments
				H						76	543	210	Hex				
CALL nn	(SP - 1) ← PC _H (SP - 2) ← PC _L PC ← nn	•	•	X	•	X	•	•	•	11 001 101	CD	3	5	17			
										← n →							
										← n →							

S80 FAMILY

Call and Return Group (continued)

Mnemonic	Symbolic Operation	S	Z	Flags			P/V	N	C	Opcode			No. of Bytes	No. of M Cycles	No. of T States	Comments	
				H						76	543	210					Hex
CALL cc, nn	If condition cc is false continue, otherwise same as CALL nn	•	•	X	•	X	•	•	•	11	cc	100		3	3	10	If cc is false.
														3	5	17	If cc is true.
RET	$PC_L \leftarrow (SP)$ $PC_H \leftarrow (SP + 1)$	•	•	X	•	X	•	•	•	11	001	001	C9	1	3	10	
RET cc	If condition cc is false continue, otherwise same as RET	•	•	X	•	X	•	•	•	11	cc	000		1	1	5	If cc is false.
														1	3	11	If cc is true.
RETI	Return from interrupt	•	•	X	•	X	•	•	•	11	101	101	ED	2	4	14	011 C carry
RETN ¹	Return from non-maskable interrupt	•	•	X	•	X	•	•	•	01	001	101	4D	2	4	14	100 PO parity odd
										11	101	101	ED				101 PE parity even
										01	000	101	45				110 P sign positive
RST p	$(SP - 1) \leftarrow PC_H$ $(SP - 2) \leftarrow PC_L$ $PC_H \leftarrow 0$ $PC_L \leftarrow p$	•	•	X	•	X	•	•	•	11	t	111		1	3	11	111 M sign negative
																	t p
																	000 00H
																	001 08H
																	010 10H
																	011 18H
																	100 20H
																	101 28H
																	110 30H
																	111 38H

NOTE: ¹RETN loads IFF₂ → IFF₁

Input and Output Group

Mnemonic	Symbolic Operation	S	Z	Flags			P/V	N	C	Opcode			No. of Bytes	No. of M Cycles	No. of T States	Comments	
				H						76	543	210					Hex
IN A, (n)	$A \leftarrow (n)$	•	•	X	•	X	•	•	•	11	011	011	DB	2	3	11	n to A ₀ - A ₇
IN r, (C)	$r \leftarrow (C)$ if r = 110 only the flags will be affected	‡	‡	X	‡	X	P	0	•	11	101	101	ED	2	3	12	Acc. to A ₈ - A ₁₅
										01	r	000					C to A ₀ - A ₇
																	B to A ₈ - A ₁₅
INI	$(HL) \leftarrow (C)$ $B \leftarrow B - 1$ $HL \leftarrow HL + 1$	X	‡	X	X	X	X	1	X	11	101	101	ED	2	4	16	C to A ₀ - A ₇
										10	100	010	A2				B to A ₈ - A ₁₅
INIR	$(HL) \leftarrow (C)$ $B \leftarrow B - 1$ $HL \leftarrow HL + 1$ Repeat until B = 0	X	1	X	X	X	X	1	X	11	101	101	ED	2	5 (If B ≠ 0)	21	C to A ₀ - A ₇
										10	110	010	B2	2	4 (If B = 0)	16	B to A ₈ - A ₁₅
IND	$(HL) \leftarrow (C)$ $B \leftarrow B - 1$ $HL \leftarrow HL - 1$	X	‡	X	X	X	X	1	X	11	101	101	ED	2	4	16	C to A ₀ - A ₇
										10	101	010	AA				B to A ₈ - A ₁₅
INDR	$(HL) \leftarrow (C)$ $B \leftarrow B - 1$ $HL \leftarrow HL - 1$ Repeat until B = 0	X	1	X	X	X	X	1	X	11	101	101	ED	2	5 (If B ≠ 0)	21	C to A ₀ - A ₇
										10	111	010	BA	2	4 (If B = 0)	16	B to A ₈ - A ₁₅
OUT (n), A	$(n) \leftarrow A$	•	•	X	•	X	•	•	•	11	010	011	D3	2	3	11	n to A ₀ - A ₇
OUT (C), r	$(C) \leftarrow r$	•	•	X	•	X	•	•	•	11	101	101	ED	2	3	12	Acc. to A ₈ - A ₁₅
										01	r	001					C to A ₀ - A ₇
																	B to A ₈ - A ₁₅
OUTI	$(C) \leftarrow (HL)$ $B \leftarrow B - 1$ $HL \leftarrow HL + 1$	X	‡	X	X	X	X	1	X	11	101	101	ED	2	4	16	C to A ₀ - A ₇
										10	100	011	A3				B to A ₈ - A ₁₅

Input and Output Group (continued)

Mnemonic	Symbolic Operation	S	Z	Flags				P/V	N	C	Opcode				No. of Bytes	No. of M Cycles	No. of T States	Comments
				H							76	543	210	Hex				
			②															
OTIR	(C) ← (HL) B ← B - 1 HL ← HL + 1 Repeat until B = 0	X	1	X	X	X	X	X	1	X	11	101	101	ED	2	5	21	C to A ₀ - A ₇ B to A ₈ - A ₁₅
											10	110	011	B3	2	(If B≠0) 4 (If B=0)	16	
			①															
OUTD	(C) ← (HL) B ← B - 1 HL ← HL - 1	X	‡	X	X	X	X	X	1	X	11	101	101	ED	2	4	16	C to A ₀ - A ₇ B to A ₈ - A ₁₅
											10	101	011	AB				
			②															
OTDR	(C) ↔ (HL) B ← B - 1 HL ← HL - 1 Repeat until B = 0	X	1	X	X	X	X	X	1	X	11	101	101	ED	2	5	21	C to A ₀ - A ₇ B to A ₈ - A ₁₅
											10	111	011		2	(If B≠0) 4 (If B=0)	16	

NOTE: ① If the result of B - 1 is zero the Z flag is set, otherwise it is reset.
② Z flag is set upon instruction completion only.

Summary of Flag Operation

Instruction	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀	Comments
ADD A, s; ADC A, s	‡	‡	X	‡	X	V	0	‡	8-bit add or add with carry.
SUB s; SBC A, s; CP s; NEG	‡	‡	X	‡	X	V	1	‡	8-bit subtract, subtract with carry, compare and negate accumulator.
AND s	‡	‡	X	1	X	P	0	0	Logical operations.
OR s, XOR s	‡	‡	X	0	X	P	0	0	
INC s	‡	‡	X	‡	X	V	0	•	8-bit increment.
DEC s	‡	‡	X	‡	X	V	1	•	8-bit decrement.
ADD DD, ss	•	•	X	X	X	•	0	‡	16-bit add.
ADC HL, ss	‡	‡	X	X	X	V	0	‡	16-bit add with carry.
SBC HL, ss	‡	‡	X	X	X	V	1	‡	16-bit subtract with carry.
RLA, RLCA, RRA; RRCA	•	•	X	0	X	•	0	‡	Rotate accumulator.
RL m; RLC m; RR m; RRC m; SLA m; SRA m; SRL m	‡	‡	X	0	X	P	0	‡	Rotate and shift locations.
RLD; RRD	‡	‡	X	0	X	P	0	•	Rotate digit left and right.
DAA	‡	‡	X	‡	X	P	•	‡	Decimal adjust accumulator.
CPL	•	•	X	1	X	•	1	•	Complement accumulator.
SCF	•	•	X	0	X	•	0	1	Set carry.
CCF	•	•	X	X	X	•	0	‡	Complement carry.
IN r (C)	‡	‡	X	0	X	P	0	•	Input register indirect.
INI, IND, OUTI; OUTD	X	‡	X	X	X	X	1	•	Block input and output. Z = 0 if B ≠ 0, otherwise Z = 0.
INIR; INDR; OTIR; OTDR	X	1	X	X	X	X	1	•	
LDI; LDD	X	X	X	0	X	‡	0	•	Block transfer instructions. P/V = 1 if BC ≠ 0, otherwise P/V = 0.
LDIR; LDDR	X	X	X	0	X	0	0	•	
CPI; CPIR; CPD; CPDR	X	‡	X	X	X	‡	1	•	Block search instructions. Z = 1 if A = (HL), otherwise Z = 0, P/V = 1 if BC ≠ 0, otherwise P/V = 0.
LD A, I, LD A, R	‡	‡	X	0	X	IFF	0	•	The content of the interrupt enable flip-flop (IFF) is coupled into the P/V flag.
BIT b, s	X	‡	X	1	X	X	0	•	The state of bit b of location s is copied into the Z flag.

Symbolic Notation

Symbol	Operation
S	Sign flag. S = 1 if the MSB of the result is 1.
Z	Zero flag. Z = 1 if the result of the operation is 0.
P/V	Parity or overflow flag. Parity (P) and overflow (V) share the same flag. Logical operations affect this flag with the parity of the result while arithmetic operations affect this flag with the overflow of the result. If P/V holds parity, P/V = 1 if the result of the operation is even, P/V = 0 if result is odd. If P/V holds overflow, P/V = 1 if the result of the operation produced an overflow.
H	Half-carry flag. H = 1 if the add or subtract operation produced a carry into or borrow from bit 4 of the accumulator.
N	Add/Subtract flag. N = 1 if the previous operation was a subtract
H & N	H and N flags are used in conjunction with the decimal adjust instruction (DAA) to properly correct the result into packed BCD format following addition or subtraction using operands with packed BCD format.
C	Carry/link flag. C = 1 if the operation produced a carry from the MSB of the operand or result.

Symbol	Operation
‡	The flag is affected according to the result of the operation.
•	The flag is unchanged by the operation.
0	The flag is reset by the operation.
1	The flag is set by the operation.
X	The flag is a "don't care."
V	P/V flag affected according to the overflow result of the operation.
P	P/V flag affected according to the parity result of the operation.
r	Any one of the CPU registers A, B, C, D, E, H, L.
s	Any 8-bit location for all the addressing modes allowed for the particular instruction.
ss	Any 16-bit location for all the addressing modes allowed for that instruction.
if	Any one of the two index registers IX or IY.
R	Refresh counter.
n	8-bit value in range < 0, 255 >
nn	16-bit value in range < 0, 65535 >.

Pin Descriptions

Pin Name	Description
A ₀ -A ₁₅	ADDRESS BUS. Tri-state output, active high.
D ₀ -D ₇	DATA BUS. Tri-state input/output, active high.
$\overline{M1}$	MACHINE CYCLE ONE. Output, active low. Indicates current machine cycle is the OP code fetch cycle. $\overline{M1}$ together with \overline{IORQ} indicates an interrupt acknowledge cycle.
\overline{MREQ}	MEMORY REQUEST. Tri-state output, active low. Indicates that the address bus holds a valid memory address for a memory read or write operation.
\overline{IORQ}	INPUT/OUTPUT REQUEST. Tri-state output, active low. Indicates that the lower half of the address bus holds a valid I/O address. Also generated with $\overline{M1}$ when an interrupt is being acknowledged to indicate that a response vector can be placed on the data bus.
\overline{RD}	READ. Tri-state output, active low. Indicates that the CPU wants to read data from memory or an I/O device. The addressed memory or I/O device should use this signal to gate data onto the CPU data bus.
\overline{WR}	WRITE. Tri-state output, active low. Indicates that CPU data bus holds valid data to be stored in memory or an I/O device.
\overline{RFSH}	REFRESH. Output, active low. \overline{RFSH} , together with \overline{MREQ} , indicates that the lower 8 bits of the address bus contain a refresh address for dynamic memories.
\overline{HALT}	HALT STATE. Output, active low. Indicates that the CPU has executed a software halt instruction and is awaiting either a non-maskable interrupt or a maskable interrupt (if enabled) before operation can resume. While halted, the CPU executes NOP's to maintain memory refresh activity.
\overline{WAIT}	WAIT. Input, active low. Indicates that the addressed memory or I/O devices are not ready for data transfer. The CPU continues to enter a Wait state as long as this signal is active. Extended \overline{WAIT} periods can prevent the CPU from refreshing dynamic memory properly.
\overline{INT}	INTERRUPT REQUEST. Input, active low. Generated by I/O devices. Will be honored at the end of the current instruction if the internal software controlled interrupt enable flip-flop is enabled, removing the interrupt mask. \overline{INT} is normally wire-ORed and requires an external pullup for these applications.

Pin Descriptions (continued)

Pin Name	Description
$\overline{\text{NMI}}$	NON-MASKABLE INTERRUPT. Input negative edge triggered. Has higher priority than $\overline{\text{INT}}$ and is always recognized at the end of the current instruction and cannot be masked by the interrupt enable flip-flop as with a normal interrupt. Automatically forces CPU to restart at location 0066H.
$\overline{\text{RESET}}$	RESET. Input, active low. Initializes CPU as follows: reset interrupt enable flip-flop, clear PC, clear registers I and R, and set interrupt to 8080A similar mode. During reset, the address and data bus go to a high impedance state and all control output signals go to the inactive state. The processor will be vectored to either address 0000H or address FF00H depending on the state of the EXT/ $\overline{\text{OS}}$ input. Note that $\overline{\text{RESET}}$ must be active for a minimum of three full clock cycles before the reset operation is complete.
$\overline{\text{BUSREQ}}$	BUS REQUEST. Input, active low. Has higher priority than $\overline{\text{NMI}}$ and is always recognized at the end of the current machine cycle. Used to request that the CPU address bus, data bus, and $\overline{\text{MREQ}}$, $\overline{\text{IORQ}}$, $\overline{\text{RD}}$, and $\overline{\text{WR}}$ control signals to go to a high impedance state so that other devices can control these lines. $\overline{\text{BUSREQ}}$ is normally wire-ORed and requires an external pullup for these applications. Extended $\overline{\text{BUSREQ}}$ periods may cause refresh problems.
$\overline{\text{BUSACK}}$	BUS ACKNOWLEDGE. Output, active low. Indicates to the requesting device that the CPU address bus, data bus, and $\overline{\text{MREQ}}$, $\overline{\text{IORQ}}$, $\overline{\text{RD}}$, and $\overline{\text{WR}}$ control signals have been set to their high impedance state and the external device can control these signals.
$\overline{\text{RAS}}$	ROW ADDRESS STROBE. Tri-state output, active low. Indicates that the lower 8 bits of the CPU address bus contain a valid row address for dynamic RAMs providing the CPU has not been bus requested. Strobes row address into dynamic RAM address latch.
$\overline{\text{CAS}}$	COLUMN ADDRESS STROBE. Tri-state output, active low. Indicates that the lower 8 bits of the CPU address bus contain a valid column address for dynamic RAMs providing the CPU has not been bus requested. Strobes column address into dynamic RAM address latch.
$\overline{\text{BUSSEL}}$	BUS SELECT. Input, active low. Determines whether address bus will be multiplexed for dynamic RAMs. When active, addresses will not be multiplexed and $\overline{\text{CAS}}$ will not be generated for that particular memory cycle. In addition, an active low level on $\overline{\text{BUSSEL}}$ during an access to the internal ROM (as indicated by $\overline{\text{OS}}$) will cause the CPU to read data from the external data bus rather than from the internal ROM.
EXT	EXTERNAL MODE SELECT. Input/output. Determines whether processor comes up in the internal or external mode on the rising edge of reset. When high on reset, the internal ROM is disabled and the CPU performs a normal Z80 reset operation. When low on reset, the internal ROM is enabled and the CPU is vectored to ROM address FF00.
$\overline{\text{OS}}$	OS ROM SELECT. Tri-state output, active low. Indicates that the internal ROM enable latch is set and that an address in the range E000-FFFFH has been detected. $\overline{\text{OS}}$ will not go active during a refresh cycle. $\overline{\text{OS}}$ should be qualified externally with $\overline{\text{MREQ}}$ and $\overline{\text{RD}}$ when used to detect accesses to the internal ROM.

System Timing

The S83 executes instructions by proceeding through a specific sequence of operations:

- Memory read or write
- I/O device read or write
- Interrupt acknowledge

The basic clock period is referred to as a T time or cycle, and three or more T cycles make up a machine cycle (M1, M2, or M3 for instance). Machine cycles can be extended either by the CPU automatically inserting one or more Wait states or by the insertion of one or more wait states by the user.

Instruction Op Code Fetch

The program counter content (PC) is placed on the address bus immediately at the start of the cycle. One half clock time later \overline{MREQ} goes active. \overline{RD} when active indicates that the memory data should be enabled onto the CPU data bus. The CPU samples data with the rising edge of the clock state T_3 . Clock state T_3 and T_4 of a CPU is internally decoding and executing the instruction. The refresh control signal RFSH indicates that a refresh read of all dynamic memories is in progress.


Figure 2a shows an opcode fetch in which \overline{BUSSEL} is

low. This cycle is no different from a standard Z80 CPU, except that a Row Address Strobe will be generated during both the opcode fetch and during the refresh operation.

Figure 2b shows an opcode fetch in which \overline{BUSSEL} is high. In this case, the upper byte of the address bus will remain stable throughout the entire memory access cycle, however, the lower byte of the address bus is multiplexed for interfacing to dynamic RAMs. Initially, the low byte of the address bus will contain a row address, and \overline{RAS} will be generated. The falling edge of \overline{RAS} is used to strobe the row address into the dynamic RAMs. After the address multiplexers have switched, \overline{CAS} is generated, and is used to strobe the column address into the dynamic RAMs.

One wait state is inserted automatically by the processor. Additional user wait states may be inserted. If it is desired to generate a multiplexed memory cycle, \overline{BUSSEL} must be high at the falling edge of \overline{MREQ} . If the memory cycle is to be non-multiplexed, \overline{BUSSEL} must be pulled low by the specified setup time relative to the rising edge of T_2 .

Figure 2b. Opcode Fetch (Multiplexed)




NOTE: T_w^* = ONE WAIT STATE AUTOMATICALLY INSERTED BY CPU

Memory Read or Write Cycles

Illustrated here is the timing of memory read or write cycles other than an OP code fetch cycle (M1 cycle). The \overline{MREQ} and \overline{RD} signals are used exactly as in the fetch cycle. In the case of a memory write cycle, the \overline{MREQ} also becomes active when the address bus is stable. The \overline{WR} line is active when data on the data bus is stable so that it can be used directly as a R/W pulse to virtually any type of semiconductor memory.


Figure 3a illustrates a memory read or write where \overline{BUSSEL} is low. This is the same as a standard Z80 memory read or write cycle, except that \overline{RAS} goes low during the cycle, effectively performing a refresh read operation to any dynamic RAMs in the system.

Figure 3b illustrates a memory read or write where \overline{BUSSEL} is high. The operating of the address multiplexing and the two address strobes, \overline{RAS} and \overline{CAS} , is the same as for a multiplexed instruction opcode fetch, except that no automatic wait states are generated.



S80
FAMILY

Figure 3b. Memory Read/Write (Multiplexed)




Input or Output Cycles

Figure 4 illustrates the timing for an I/O read or I/O write operation. Notice that during I/O operations a single wait state is automatically inserted (T_w^*). The reason

for this is that during I/O operations this allows sufficient time for an I/O port to decode its address and activate the WAIT line if a wait is required.

Figure 4. Input or Output Cycles




NOTE: T_w^* = ONE WAIT CYCLE AUTOMATICALLY INSERTED BY CPU.

Interrupt Request/Acknowledge Cycle

The interrupt signal is sampled by the CPU with the rising edge of the last clock at the end of any instruction. When an interrupt is accepted, a special $\overline{M1}$ cycle is generated. During this $\overline{M1}$ cycle, the \overline{IORQ} signal becomes active (instead of \overline{MREQ}) to indicate that the

interrupting device can place an 8-bit vector on the data bus. Two wait states (T_{w^*}) are automatically added to this cycle so that a ripple priority interrupt scheme, such as the one used in the Z80 peripheral controllers, can be easily implemented (Figure 5).

Figure 5. Interrupt Request/Acknowledge Cycle




NOTE: 1) T_1 = LAST STATE OF PREVIOUS INSTRUCTION.
2) TWO WAIT CYCLES AUTOMATICALLY INSERTED BY CPU (*).

Non-Maskable Interrupt Request Cycle

$\overline{\text{NMI}}$ is sampled at the same time as the maskable interrupt input $\overline{\text{INT}}$ but has higher priority and cannot be disabled under software control. The subsequent timing is similar to that of a normal instruction fetch except that data put on the bus by the memory is ignored. The CPU instead executes a restart (RST) address 0066H (Figure

6). The $\overline{\text{RAS}}$, $\overline{\text{CAS}}$ and address multiplexing functions operate the same as for a regular instruction opcode fetch, including the disabling of address multiplexing and $\overline{\text{CAS}}$ with $\overline{\text{BUSSEL}}$. Refer to the opcode fetch timing diagram for further timing information on these signals.

Figure 6. Non-Maskable Interrupt Request Operation



* ALTHOUGH NMI IS AN ASYNCHRONOUS INPUT, TO GUARANTEE ITS BEING RECOGNIZED ON THE FOLLOWING MACHINE CYCLE, NMI'S FALLING EDGE MUST OCCUR NO LATER THAN THE RISING EDGE OF THE CLOCK CYCLE PRECEDING T_{LAST} .


NOTE: $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, AND ADDRESS MULTIPLEXING FUNCTION AS FOR NORMAL OP CODE FETCH DEPENDING ON THE STATE OF $\overline{\text{BUSSEL}}$.

Bus Request Acknowledge Cycle

The CPU samples $\overline{\text{BUSREQ}}$ with the rising edge of the last clock period of any machine cycle (Figure 7). If $\overline{\text{BUSREQ}}$ is active, the CPU sets its address, data, and $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{OS}}$, $\overline{\text{MREQ}}$, $\overline{\text{IORQ}}$, $\overline{\text{RD}}$, and $\overline{\text{WR}}$ lines to a

high-impedance state with the rising edge of the next clock pulse. At that time, any external device can take control of these lines, usually to transfer data between memory and I/O devices.

Figure 7. BUS Request/Acknowledge Cycle




NOTE: T_L = LAST STATE OF ANY M CYCLE.
 T_x = AN ARBITRARY CLOCK CYCLE USED BY REQUESTING DEVICE.

Halt Acknowledge Cycle

When the CPU receives a Halt instruction, it executes NOP states until either an $\overline{\text{INT}}$ or $\overline{\text{NMI}}$ input is received.

When in the Halt state, the $\overline{\text{HALT}}$ output is active and remains so until an interrupt is received (Figure 8).

Figure 8. Halt Acknowledge Cycle



NOTE: INT WILL ALSO FORCE A HALT EXIT.


* SEE NOTE, FIGURE 9.

Reset Cycle

$\overline{\text{RESET}}$ must be active for at least three clock cycles for the CPU to properly perform its reset operation. As long as $\overline{\text{RESET}}$ remains active, the address and data buses float, and the control outputs are inactive. Once $\overline{\text{RESET}}$ goes inactive, three internal T cycles are consumed before the CPU resumes normal processing operation (Figure 9). EXT is sampled on the rising edge of $\overline{\text{RESET}}$. If EXT is high, the ROM enable latch is reset, and the

S83 performs a reset to location 0000H identical to a standard Z80. If EXT is low, the internal ROM enable latch is set, enabling the internal 8K byte ROM. The processor is then forced to execute NOP instructions until it reaches address FF00H, where it begins execution. In essence, a reset operation with EXT low causes the processor to begin operation at address FF00H in the internal ROM.

Figure 9. Reset Cycle



AC Characteristics

Number	Symbol	Parameter	S83-4 (4.0MHz)	
			Min. (ns)	Max. (ns)
1	TcC	Clock Cycle Time	250*	
2	TwCh	Clock Pulse Width (High)	110	2000
3	TwCl	Clock Pulse Width (Low)	110	2000
4	TfC	Clock Fall Time	—	30
5	TrC	Clock Rise Time	—	30
6	TdCr(A)	Clock ↑ to Address Valid Delay	—	110
7	TdA(MREQf)	Address Valid to $\overline{\text{MREQ}} \downarrow$ Delay	65*	—
8	TdCf(MREQf)	Clock ↓ to $\overline{\text{MREQ}} \downarrow$ Delay	—	85
9	TdCr(MREQr)	Clock ↑ to $\overline{\text{MREQ}} \uparrow$ Delay	—	85
10	TwMREQh	$\overline{\text{MREQ}}$ Pulse Width (High)	110*	
11	TwMREQl	$\overline{\text{MREQ}}$ Pulse Width (Low)	220*	—
12	TdCf(MREQr)	Clock ↓ to $\overline{\text{MREQ}} \uparrow$ Delay	—	85
13	TdCf(RDf)	Clock ↓ to $\overline{\text{RD}} \downarrow$ Delay	—	95
14	TdCr(RDr)	Clock ↑ to $\overline{\text{RD}} \uparrow$ Delay	—	85
15	TsD(Cr)	Data Setup Time to Clock ↑	35	
16	ThD(RDr)	Data Hold Time to $\overline{\text{RD}} \uparrow$	—	0
17	TsWAIT(Cf)	$\overline{\text{WAIT}}$ Setup Time to Clock ↓	70	—
18	ThWAIT(Cf)	$\overline{\text{WAIT}}$ Hold Time after Clock ↓	—	0
19	TdCr(M1f)	Clock ↑ to $\overline{\text{M1}} \downarrow$ Delay	—	100
20	TdCr(M1r)	Clock ↑ to $\overline{\text{M1}} \uparrow$ Delay	—	100
21	TdCr(RFSHf)	Clock ↑ to $\overline{\text{RFSH}} \downarrow$ Delay	—	130
22	TdCr(RFSHr)	Clock ↑ to $\overline{\text{RFSH}} \uparrow$ Delay	—	120
23	TdCf(RDr)	Clock ↓ to $\overline{\text{RD}} \uparrow$	—	85
24	TdCr(RDf)	Clock ↑ to $\overline{\text{RD}} \downarrow$ Delay	—	85
25	TsD(Cf)	Data Setup to Clock ↓ during M ₂ , M ₃ , M ₄ or M ₅ Cycles	50	
26	TdA(IORQf)	Address Stable prior to $\overline{\text{IORQ}} \downarrow$	180*	—
27	TdCr(IORQf)	Clock ↑ to $\overline{\text{IORQ}} \downarrow$ Delay	—	75
28	TdCf(IORQr)	Clock ↓ to $\overline{\text{IORQ}} \uparrow$ Delay	—	85
29	TdD(WRf)	Data Stable prior to $\overline{\text{WR}} \downarrow$	80*	—
30	TdCf(WRf)	Clock ↓ to $\overline{\text{WR}} \downarrow$ Delay	—	80
31	TwWR	$\overline{\text{WR}}$ Pulse Width	220*	—
32	TdCf(WRr)	Clock ↓ to $\overline{\text{WR}} \uparrow$ Delay	—	80
33	TdD(WRf)	Data Stable prior to $\overline{\text{WR}} \downarrow$	−10*	—
34	TdCr(WRf)	Clock ↑ to $\overline{\text{WR}} \downarrow$ Delay	—	65
35	TdWRr(D)	Data Stable from $\overline{\text{WR}} \uparrow$	60*	
36	TdCf(HALT)	Clock ↓ to HALT ↑ to ↓	—	300
37	TwNMI	$\overline{\text{NMI}}$ Pulse Width	80	—
38	TsBUSREQ(Cr)	$\overline{\text{BUSREQ}}$ Setup Time to Clock ↑	50	—
39	ThBUSREQ(Cr)	$\overline{\text{BUSREQ}}$ Hold Time after Clock ↑	0	—
40	TdCr(BUSACKf)	Clock ↑ to $\overline{\text{BUSACK}} \downarrow$ Delay	—	100
41	TdCf(BUSACKr)	Clock ↓ to $\overline{\text{BUSACK}} \uparrow$ Delay	—	100
42	TdCr(Dz)	Clock ↑ to Data Float Delay	—	90
43	TdCr(CTz)	Clock ↑ to Control Outputs Float Delay ($\overline{\text{MREQ}}$, $\overline{\text{IORQ}}$, $\overline{\text{RD}}$, and $\overline{\text{WR}}$)	—	80

* For clock periods other than the minimums shown in the table, calculate parameters using the expressions in the table on the following page.

AC Characteristics (continued)

Number	Symbol	Parameter	S83-4 (4.0MHz)	
			Min. (ns)	Max. (ns)
44	TdCr(Az)	Clock ↑ to Address Float Delay	—	90
45	TdCTr(A)	MREQ ↑, IORQ ↑, RD ↑, and WR ↑ to Address Hold Time	80*	—
46	TsRESET(Cr)	RESET to Clock ↑ Setup Time	60	—
47	ThRESET(Cr)	RESET to Clock ↑ Hold Time	—	0
48	TsINTf(Cr)	INT to Clock ↑ Setup Time	80	—
49	ThINTR(Cr)	INT to Clock ↑ Hold Time	—	0
50	TdM1f(IORQf)	M1 ↓ to IORQ ↓ Delay	565*	—
51	TdCf(IORQf)	Clock ↓ to IORQ ↓ Delay	—	85
52	TdCf(IORQr)	Clock ↑ to IORQ ↑ Delay	—	85
53	TdCf(D)	Clock ↓ to Data Valid Delay	—	150
54	TsBUSSELf(Cr)	BUSSEL ↓ to CLK ↑ Setup	- 10	—
55	ThCr(BUSSEL)	CLK ↓ to BUSSEL Hold Time	25	—
56	TwRASh	RAS Precharge Time (High State)	120	—
57	TwRASl	RAS Low Pulse Width (Refresh)	220	—
58	TdMREQf(RASf)	MREQ ↓ to RAS ↓ Delay	—	65
59	TsRAAd(RASf)	Row Address Valid to RAS ↓ Setup Time	65	—
60	ThRASf(RAd)	RAS ↓ to Row Address Hold Time	20	—
61	TdCf(CASf)	CLK ↓ to CAS ↓ Delay	—	75
62	TsCAAd(CASf)	Column Address to CAS ↓ Setup Time	35	—
63	TdCr(CAd)	CLK ↑ to Column Address Valid Delay	—	160
64	TsRFAd(RASf)	Refresh Address to RAS ↓ Setup Time	0	—
65	TdMREQr(CASr)	MREQ ↑ to CAS ↑ Delay	—	85
66	TsEXT(RESETr)	EXT to RESET ↑ Setup Time	60	—
67	ThEXT(RESETr)	EXT to RESET ↑ Hold Time	0	—
68	TdCr(RASr)	CLK ↑ to RAS ↑ Delay (M1 Cycle)	—	85
69	TdMREQr(RASr)	MREQ ↑ to RAS ↑ Delay (Non-M1 Cycle)	—	85
70	TsBUSSELr(MREQf)	BUSSEL ↑ to MREQ ↓ Setup	0	—
71	TdAd(OSf)	Address valid to OS ↓ delay	—	85
72	TdAd(OSr)	Address not valid to OS ↑ delay	—	110
73	TdBUSACKf(CTz)	BUSACK ↓ to control float delay	20	—
74	TdBUSACKr(CTa)	BUSACK ↑ to control active Delay	—	90

* For clock periods other than the minimums shown in the table, calculate parameters using the expressions in the table on the following page.

Footnotes to AC Characteristics

Number	Symbol	S83-4
1	TcC	TwCh + TwC1 + TrC + TrC
7	TdA(MREQf)	TwCh + TrC - 65
10	TwMREQh	TwCh + TrC - 20
11	TwMREQ1	TcC - 30
26	TdA(IORQf)	TcC - 70
29	TdD(WRf)	TcC - 170
31	TwWR	TcC - 30
33	TdD(WRf)	TwC1 + TrC - 140
35	TdWRr(D)	TwC1 + TrC - 70
45	TdCTr(A)	TwC1 + TrC - 50
50	TdM1f(IORQf)	2TcC + TwCh + TrC - 65

AC Test Conditions:

$V_{IH} = 2.0V$	$V_{OH} = 2.0V$
$V_{IL} = 0.8V$	$V_{OL} = 0.8V$
$V_{IHc} = V_{CC} - 0.6V$	FLOAT = ±0.5V
$V_{ILc} = 0.45V$	

Absolute Maximum Ratings

Storage Temperature	65°C to +150°C
Temperature under Bias	Specified Operating Range
Voltages on all inputs and outputs with respect to ground	-0.3V to +7V
Power Dissipation	1.5 W


Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; operation of the device at any condition above those indicated in the operational sections of these specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Standard Test Conditions

The characteristics below apply for the following standard test conditions, unless otherwise noted. All voltages are referenced to GND (0V). Positive current flows into the referenced pin. Available operating temperature ranges are:

■ $S^* = 0^\circ\text{C to } +70^\circ\text{C}$, $+4.75\text{V} \leq V_{\text{CC}} < +5.25\text{V}$

All ac parameters assume a load capacitance of 100pF. Add 10ns delay for each 50pF increase in load up to a maximum of 200pF for the data bus and 100pF for address and control lines.



DC Characteristics

Symbol	Parameter	Min.	Max.	Unit	Test Condition
V_{ILC}	Clock Input Low Voltage	-0.3	0.45	V	
V_{IHC}	Clock Input High Voltage	$V_{\text{CC}} - .6$	$V_{\text{CC}} + .3$	V	
V_{IL}	Input Low Voltage	-0.3	0.8	V	
V_{IH}	Input High Voltage	2.0	V_{CC}	V	
V_{OL}	Output Low Voltage		0.4	V	$I_{\text{OL}} = 2.0\text{mA}$
V_{OH}	Output High Voltage	2.4		V	$I_{\text{OH}} = -250\mu\text{A}$
I_{CC}	Power Supply Current		250	mA	
I_{LI}	Input Leakage Current		10	μA	$V_{\text{IN}} = 0 \text{ to } V_{\text{CC}}$
I_{LEAK}	3-State Output Leakage Current in Float	-10	10 ¹	μA	$V_{\text{OUT}} = 0.4 \text{ to } V_{\text{CC}}$

1. $A_{15}\text{-}A_0$, $D_7\text{-}D_0$, MREQ, IORQ, RD, and WR.

Capacitance

Symbol	Parameter	Min.	Max.	Unit	Note
C_{CLOCK}	Clock Capacitance		35	pF	
C_{IN}	Input Capacitance		10	pF	Unmeasured pins returned to ground
C_{OUT}	Output Capacitance		10	pF	

$T_{\text{A}} = 25^\circ\text{C}$, $f = 1\text{MHz}$.

 **GOULD**

AMI Semiconductors




S9900

**HIGH PERFORMANCE
MICROPROCESSOR FAMILY**

Contact factory for complete data sheets

**S9900
FAMILY**



S9900

16-BIT MICROPROCESSOR


Features

- 16-Bit Instruction Word
- Full Minicomputer Instruction Set Capability Including Multiply and Divide
- Up to 65,536 Bytes of Memory
- 3.3MHz Speed
- Advanced Memory-to-Memory Architecture
- Separate Memory, I/O and Interrupt-Bus Structures
- 16 General Registers
- 16 Prioritized Interrupts
- Programmed and DMA I/O Capability
- N-Channel Silicon-Gate Technology


General Description

The S9900 microprocessor is a single-chip 16-bit central processing unit (CPU) produced using N-Channel silicon-gate MOS technology. The instruction set of the S9900 includes the capabilities offered by full minicomputers. The unique memory-to-memory architecture features multiple register files, resident in memory, which allow faster response to interrupts and increased programming flexibility. The separate bus structure simplifies the system design effort. Gould AMI provides a compatible set of MOS memory and support circuits to be used with an S9900 system. The system is fully supported by software and complete prototyping systems.

Block Diagram



Pin Configuration



**S9900
FAMILY**

S9900 Electrical and Mechanical Specifications

Absolute Maximum Ratings Over Operating Free-Air Temperature Range (unless otherwise noted)*

Supply Voltage, V_{CC} (See Note 1)	- 0.3V to + 20V
Supply Voltage, V_{DD} (See Note 1)	- 0.3V to + 20V
Supply Voltage, V_{SS} (See Note 1)	- 0.3V to + 20V
All Input Voltages (See Note 1)	- 0.3V to + 20V
Output Voltage, (With Respect to V_{SS})	- 2V to + 7V
Continuous Power Dissipation	1.2W
Operating Free-Air Temperature Range	0°C to + 70°C
Storage Temperature Range	- 55°C to + 150°C

*Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: Under absolute maximum ratings voltage values are with respect to the most negative supply, V_{BB} (substrate), unless otherwise noted. Throughout the remainder of this section, voltage values are with respect to V_{SS} .

Recommended Operating Conditions

Symbol	Parameter	Min.	Nom.	Max.	Unit	Conditions
V_{BB}	Supply voltage	- 5.25	- 5	- 4.75	V	
V_{CC}	Supply voltage	4.75	5	5.25	V	
V_{DD}	Supply voltage	11.4	12	12.6	V	
V_{SS}	Supply voltage		0		V	
V_{IH}	High-level input voltage (all inputs except clocks)	2.2	2.4	$V_{CC} + 1$	V	
$V_{IH}(\phi)$	High-level clock input voltage	10.0* 10.6**		V_{DD}	V	* $V_{DD} = 11.4$ ** $V_{DD} = 12.6$
V_{IL}	Low-level input voltage (all inputs except clocks)	- 1	0.4	0.8	V	
$V_{IL}(\phi)$	Low-level clock input voltage	- 0.3	0.3	0.6	V	
T_A	Operating free-air temperature	0		70	°C	

Timing Requirements Over Full Range of Recommended Operating Conditions (See Figures 1 and 2)

Symbol	Parameter	Min.	Nom.	Max.	Unit	Conditions
$t_C(\phi)$	Clock Cycle time	0.3	0.333	0.5	μ s	
$t_r(\phi)$	Clock rise time	10	12		ns	
$t_f(\phi)$	Clock fall time	10	12		ns	
$t_W(\phi)$	Pulse width, any clock high	40	45	100	ns	
$t_{\phi 1L, \phi 2L}$	Delay time, clock 1 low to clock 2 low**	0	5		ns	
$\tau_{\phi 2L, \phi 3L}$	Delay time, clock 2 low to clock 3 low**	0	5		ns	
$t_{\phi 3L, \phi 4L}$	Delay time, clock 3 low to clock 4 low**	0	5		ns	
$t_{\phi 4L, \phi 1L}$	Delay time, clock 4 low to clock 1 low**	0	5		ns	
$t_{\phi 1H, \phi 2H}$	Delay time, clock 1 high to clock 2 high***	73	83		ns	
$t_{\phi 2H, \phi 3H}$	Delay time, clock 2 high to clock 3 high***	73	83		ns	
$t_{\phi 3H, \phi 4H}$	Delay time, clock 3 high to clock 4 high***	73	83		ns	
$t_{\phi 4H, \phi 1H}$	Delay time, clock 4 high to clock 1 high***	73	83		ns	
t_{SU}	Data or control setup time before clock 1	30			ns	
t_h	Data hold time after clock 1	10			ns	

** = Time between clock pulses

*** = Time between leading edges

Electrical Characteristics Over Full Range of Recommended Operating Conditions (unless otherwise noted)

Symbol	Parameter	Min.	Typ.†	Max.	Unit	Conditions	
I_I	Input Current	Data Bus during DBIN		± 50	± 100	μA	$V_I = V_{SS}$ to V_{CC}
		WE, MEMEN, DBIN, Address bus, Data bus during HOLDA		+ 50	± 100		$V_I = V_{SS}$ to V_{CC}
		Clock*		± 25	± 75		$V_I = -0.3$ to 12.6V
		Any other inputs		± 1	± 10		$V_I = V_{SS}$ to V_{CC}
V_{OH}	High-level output voltage	2.4		V_{CC}	V	$I_O = -0.4\text{mA}$	
V_{OL}	Low-level output voltage			0.65 0.50	V	$I_O = 3.2\text{mA}$ $I_O = 2\text{mA}$	
I_{BB}	Supply current from V_{BB}		0.1	1	mA		
I_{CC}	Supply current from V_{CC}		50	75	mA		
I_{DD}	Supply current from V_{DD}		25	45	mA		
C_i	Input capacitance (any inputs except clock and data bus)		10	15	pF	$V_{BB} = -5$, $f = 1\text{MHz}$, unmeasured pins at V_{SS}	
$C_i(\phi 1)$	Clock-1 input capacitance		100	150	pF	$V_{BB} = -5$, $f = 1\text{MHz}$, unmeasured pins at V_{SS}	
$C_i(\phi 2)$	Clock-2 input capacitance		150	200	pF	$V_{BB} = -5$, $f = 1\text{MHz}$, unmeasured pins at V_{SS}	
$C_i(\phi 3)$	Clock-3 input capacitance		100	150	pF	$V_{BB} = -5$, $f = 1\text{MHz}$, unmeasured pins at V_{SS}	
$C_i(\phi 4)$	Clock-1 input capacitance		100	150	pF	$V_{BB} = -5$, $f = 1\text{MHz}$, unmeasured pins at V_{SS}	
C_{DB}	Data bus capacitance		15	25	pF	$V_{BB} = -5$, $f = 1\text{MHz}$, unmeasured pins at V_{SS}	
C_O	Output capacitance (any output except data bus)		10	15	pF	$V_{BB} = -5$, $f = 1\text{MHz}$, unmeasured pins at V_{SS}	


† All typical values are at $T_A = 25^\circ\text{C}$ and nominal voltages

* D. C. Component of Operating Clock

Switching Characteristics Over Full Range of Recommended Operating Conditions (See Figure 2)


Symbol	Parameter	Min.	Typ.	Max.	Unit	Conditions
t_{PLH} or t_{PHL}	Propagation delay time, clocks to outputs CRUCLK, WE, MEMEN, WAIT, DBIN All other outputs			30 40	ns ns	$C_L = 200\text{pF}$

Figure 1. Clock Timing



Note: All timing and voltage levels shown on φ1 apply to φ2, φ3, and φ4 in the same manner.

Figure 2. Signal Timing



†The number of cycles over which input/output data must/will remain valid can be determined from the number of wait states required for memory access. Note that in all cases data should not change during φ1.

Pin Description

Table 1 defines the S9900 pin assignments and describes the function of each pin.

Table 1. S9900 Pin Assignments and Functions

Signature	Pin	I/O	Description
ADDRESS BUS			
A0 (MSB)	24	OUT	A0 through A14 comprise the address bus. This 3-state bus provides the memory-address vector to the external-memory system when MEMEN is active and I/O-bit addresses and external-instruction addresses to the I/O system when MEMEN is inactive. The address bus assumes the high-impedance state when HOLDA is active.
A1	23	OUT	
A2	22	OUT	
A3	21	OUT	
A4	20	OUT	
A5	19	OUT	
A6	18	OUT	
A7	17	OUT	
A8	16	OUT	
A9	15	OUT	
A10	14	OUT	
A11	13	OUT	
A12	12	OUT	
A13	11	OUT	
A14 (LSB)	10	OUT	
DATA BUS			
D0 (MSB)	41	I/O	D0 through D15 comprise the bidirectional 3-state data bus. This bus transfers memory data to (when writing) and from (when reading) the external-memory system when MEMEN is active. The data bus assumes the high-impedance state when HOLDA is active.
D1	42	I/O	
D2	43	I/O	
D3	44	I/O	
D4	45	I/O	
D5	46	I/O	
D6	47	I/O	
D7	48	I/O	
D8	49	I/O	
D9	50	I/O	
D10	51	I/O	
D11	52	I/O	
D12	53	I/O	
D13	54	I/O	
D14	55	I/O	
D15 (LSB)	56	I/O	
POWER SUPPLIES			
V _{BB}	1		Supply voltage (-5V NOM)
V _{CC}	2,59		Supply voltage (5V NOM). Pins 2 and 59 must be connected in parallel.
V _{DD}	27		Supply voltage (12V NOM)
V _{SS}	26,40		Ground reference. Pins 26 and 40 must be connected in parallel.
CLOCKS			
φ1	8	IN	Phase-1 clock
φ2	9	IN	Phase-2 clock
φ3	28	IN	Phase-3 clock
φ4	25	IN	Phase-4 clock

Table 1. S9900 Pin Assignments and Functions (Continued)

Signature	Pin	I/O	Description
BUS CONTROL			
DBIN	29	OUT	Data bus in. When active (high), DBIN indicates that the S9900 has disabled its output buffers to allow the memory to place memory-read data on the data bus during MEMEN. DBIN remains low in all other cases except when HOLDA is active.
$\overline{\text{MEMEN}}$	63	OUT	Memory enable. When active (low), $\overline{\text{MEMEN}}$ indicates that the address bus contains a memory address.
$\overline{\text{WE}}$	61	OUT	Write enable. When active (low), $\overline{\text{WE}}$ indicates that memory-write data is available from the S9900 to be written into memory.
CRUCLK	60	OUT	CRU clock. When active (high), CRUCLK indicates that external interface logic should sample the output data on CRUOUT or should decode external instructions on A0 through A2.
CRUIN	31	IN	CRU data in. CRUIN, normally driven by 3-state or open-collector devices, receives input data from external interface logic. When the processor executes a STCR or TB instruction, it samples CRUIN for the level of the CRU input bit specified by the address bus (A3 through A14).
CRUOUT	30	OUT	CRU data out. Serial I/O data appears on the CRUOUT line when an LDCR, SBZ, or SBO instruction is executed. The data on CRUOUT should be sampled by external I/O interface logic when CRUCLK goes active (high).
INTERRUPT CONTROL			
$\overline{\text{INTREQ}}$	32	IN	Interrupt request. When active (low), $\overline{\text{INTREQ}}$ indicates that an external-interrupt is requested. If $\overline{\text{INTREQ}}$ is active, the processor loads the data on the interrupt-code-input lines IC0 through IC3 into the internal interrupt-code-storage register. The code is compared to the interrupt mask bits of the status register. If equal or higher priority than the enabled interrupt level (interrupt code equal or less than status register bits 12 through 15) the S9900 interrupt sequence is initiated. If the comparison fails, the processor ignores the request. $\overline{\text{INTREQ}}$ should remain active and the processor will continue to sample IC0 through IC3 until the program enables a sufficiently low priority to accept the request interrupt.
IC0 (MSB)	36	IN	Interrupt codes. IC0 is the MSB of the interrupt code, which is sampled when $\overline{\text{INTREQ}}$ is active. When IC0 through IC3 are LLLH, the highest external-priority interrupt is being requested and when HHHH, the lowest-priority interrupt is being requested.
IC1	35	IN	
IC2	34	IN	
IC3 (LSB)	33	IN	
MEMORY CONTROL			
$\overline{\text{HOLD}}$	64	IN	Hold. When active (low), $\overline{\text{HOLD}}$ indicates to the processor that an external controller (e.g., DMA device) desires to utilize the address and data buses to transfer data to or from memory. The S9900 enters the hold state following a hold signal when it has completed its present memory cycle.* The processor then places the address and data buses in the high-impedance state (along with $\overline{\text{WE}}$, $\overline{\text{MEMEN}}$, and DBIN) and responds with a hold-acknowledge signal (HOLDA). When $\overline{\text{HOLD}}$ is removed, the processor returns to normal operation.

*If the cycle following the present memory cycle is also a memory cycle, it, too, is completed before the S9900 enters the hold state. The maximum number of consecutive memory cycles is three.

Table 1. S9900 Assignments and Functions (Continued)

Signature	Pin	I/O	Description
HOLDA	5	OUT	Hold acknowledge. When active (high), HOLDA indicates that the processor is in the hold state and the address and data buses and memory control outputs (\overline{WE} , MEMEN, and DBIN) are in the high-impedance state.
READY	62	IN	Ready. When active (high), READY indicates that memory will be ready to read or write during the next clock cycle. When not-ready is indicated during a memory operation, the S9900 enters a wait state and suspends internal operation until the memory systems indicate ready.
WAIT	3	OUT	Wait. When active (high), WAIT indicates that the S9900 has entered a wait state because of a not-ready condition from memory.
TIMING AND CONTROL			
IAQ	7	OUT	Instruction acquisition. IAQ is active (high) during any memory cycle when the S9900 is acquiring an instruction. IAQ can be used to detect illegal op codes.
\overline{LOAD}	4	IN	Load. When active (low), \overline{LOAD} causes the S9900 to execute a nonmaskable interrupt with memory address $FFFC_{16}$ containing the trap vector (WP and PC). The load sequence begins after the instruction being executed is completed. \overline{LOAD} will also terminate an idle state. If \overline{LOAD} is active during the time \overline{RESET} is released, then the \overline{LOAD} trap will occur after the \overline{RESET} function is completed. \overline{LOAD} should remain active for one instruction period. IAQ can be used to determine instruction boundaries. This signal can be used to implement cold-start ROM loaders. Additionally, front-panel routines can be implemented using CRU bits as front-panel-interface signals and software-control routines to control the panel operations.
\overline{RESET}	6	IN	Reset. When active (low), \overline{RESET} causes the processor to be reset and inhibits \overline{WE} and CRUCLK. When \overline{RESET} is released, the S9900 then initiates a level-zero interrupt sequence that acquires WP and PC from locations 0000 and 0002, sets all status register bits to zero, and starts execution. \overline{RESET} will also terminate an idle state. \overline{RESET} must be held active for a minimum of three clock cycles.

*If the cycle following the present memory cycle is also a memory cycle it, too, is completed before the S9900 enters the hold state. The maximum number of consecutive memory cycles is three.


Timing Memory

A basic memory read and write cycle is shown in Figure 3. The read cycle is shown with no wait states and write cycle is shown with one wait state.

MEMEN goes active (low) during each memory cycle. At the same time that MEMEN is active, the memory address appears on the address bus bits A0 through A14. If the cycle is a memory-read-only cycle, DBIN will go active (high) at the same time MEMEN and A0 through A14 become valid. The memory-write signal \overline{WE} will remain inactive (high) during a read cycle. If the read cycle is also an instruction acquisition cycle, IAQ will go active (high) during the cycle.

The READY signal, which allows extended memory cycles, is shown high during ϕ_1 of the second clock cycle of the read operation. This indicates to the S9900 that memory-read data will be valid during ϕ_1 of the next clock cycle. If READY is low during ϕ_1 , then the S9900 enters a wait state suspending internal operation until a READY is sensed during a subsequent ϕ_1 . The memory read data is then sampled by the S9900 during the next ϕ_1 , which completes the memory-read cycle.

At the end of the read cycle, MEMEN and DBIN go inactive (high and low, respectively). The address bus may also change at this time; however, the data bus remains in the input mode for one clock cycle after the read cycle.



January 1979

**16-BIT
MICROPROCESSOR**


Features

- 16-Bit Instruction Word
- Full Minicomputer Instruction Set Capability Including Multiply and Divide
- Up to 16,384 Bytes of Memory
- 8-Bit Memory Data Bus
- Advanced Memory-to-Memory Architecture
- Separate Memory, I/O and Interrupt-Bus Structures
- 16 General Registers
- 4 Prioritized Interrupts
- Programmed and DMA I/O Capability
- On-Chip 4-Phase Clock Generator
- 40-Pin Package
- N-Channel Silicon-Gate Technology


General Description

The S9980A microprocessor is a software-compatible member of AMI's 9900 family of microprocessors. Designed to minimize the system cost for smaller systems, the S9980A is a single-chip 16-bit central processing unit (CPU) which has an 8-bit data bus, on-chip clock, and is packaged in a 40-pin package. The instruction set of the S9980A includes the capabilities offered by full minicomputers and is exactly the same as the 9900s. The unique memory-to-memory architecture features multiple register files, resident in memory, which allow faster response to interrupts and increased programming flexibility. The separate bus structure simplifies the system design effort.

Block Diagram



Pin Configuration



S9980A Electrical and Mechanical Specifications

Absolute Maximum Ratings Over Operating Free-Air Temperature Range (unless otherwise noted)*

Supply Voltage, V_{CC} (See Note 1)	- 0.3V to + 15V
Supply Voltage, V_{DD} (See Note 1)	- 0.3V to + 15V
Supply Voltage, V_{BB} (See Note 1)	- 5.25V to + 0V
All Input Voltages (See Note 1)	- 0.3V to + 15V
Output Voltage, (See Note 1)	- 2V to + 7V
Continuous Power Dissipation	1.4W
Operating Free-Air Temperature Range	0°C to + 70°C
Storage Temperature Range	- 55°C to + 150°C

*Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: Under absolute maximum ratings voltage values are with respect to the most negative supply, V_{BB} (substrate), unless otherwise noted. Throughout the remainder of this section, voltage values are with respect to V_{SS} .

Recommended Operating Conditions

Symbol	Parameter	Min.	Nom.	Max.	Unit	Conditions
V_{BB}	Supply voltage	- 5.25	- 5	- 4.75	V	
V_{CC}	Supply voltage	4.75	5	5.25	V	
V_{DD}	Supply voltage	11.4	12	12.6	V	
V_{SS}	Supply voltage		0		V	
V_{IH}	High-level input voltage	2.2	2.4	$V_{CC} + 1$	V	
V_{IL}	Low-level input voltage	- 1	0.4	0.8	V	
T_A	Operating free-air temperature	0	20	70	°C	

Electrical Characteristics Over Full Range of Recommended Operating Conditions (unless otherwise noted)

Symbol	Parameter	Min.	Typ.*	Max.	Unit	Conditions
I_i	Input Current	Data Bus during DBIN		± 75	μA	$V_i = V_{SS}$ to V_{CC}
		WE, MEMEN, DBIN, during HOLDA		± 75	μA	$V_i = V_{SS}$ to V_{CC}
		Any other inputs		± 10	μA	$V_i = V_{SS}$ to V_{CC}
V_{OH}	High-level output voltage	2.4			V	$I_o = -0.4mA$
V_{OL}	Low-level output voltage			0.5 0.65	V	$I_o = 2mA$ $I_o = 3.2mA$
I_{BB}	Supply current from V_{BB}			1	mA	
I_{CC}	Supply current from V_{CC}		50 40	60 50	mA	0°C 70°C
			70 65	80 75	mA	0°C 70°C
I_{DD}	Supply current from V_{DD}		70 65	80 75	mA	0°C 70°C
C_i	Input capacitance (any inputs except data bus)		15		pF	$f = 1MHz$, unmeasured pins at V_{SS}
C_{DB}	Data bus capacitance		25		pF	$f = 1MHz$, unmeasured pins at V_{SS}
C_o	Output capacitance (any output except data bus)		15		pF	$f = 1MHz$, unmeasured pins at V_{SS}

* All typical values are at $T_A = 25^\circ C$ and nominal voltages

External Clock

The external clock on the S9980 uses the CKIN pin. The external clock source must conform to the following specifications:

Symbol	Parameter	Min.	Typ.	Max.	Unit	Conditions
f_{ext}	External source frequency*	6		10	MHz	
V_H	External source high level	2.2			V	
V_L	External source low level			0.8	V	
t_r/t_f	External source rise/fall time		10		ns	
t_{WH}	External source high level pulse width	40			ns	
t_{WL}	External source low level pulse width	40			ns	

*This allows a system speed of 1.5MHz to 2.5MHz

Switching characteristics Over Full Range of Recommended Operating Conditions


The timing of all the inputs and outputs is controlled by the internal 4 phase clock; thus all timings are based on the width of one phase of the internal clock. This is $1/f_{(CKIN)}$ (whether driven or from a crystal). This is also $1/4f_{system}$. In the following table this phase time is denoted t_w .

All external signals are with reference to $\phi 3$ (see Figure 1).

Symbol	Parameter	Min.	Typ.	Max.	Unit	Conditions
$t_r(\phi 3)$	Rise time of $\phi 3$	3	5	10	ns	$t_w = 1/f_{(CKIN)}$ $= 1/4f_{system}$ $C_L = 200pF$
$t_f(\phi 3)$	Fall time of $\phi 3$	5	7.5	15	ns	
$t_w(\phi 3)$	Pulse width of $\phi 3$	$t_w - 15$	$t_w - 10$	$t_w + 10$	ns	
t_{su}	Data or control setup time*	$t_w - 30$			ns	
t_h	Data hold time*	$2t_w + 10$			ns	
$t_{PHL}(\overline{WE})$	Propagation delay time WE high to low	$t_w - 10$	t_w	$t_w + 20$	ns	
$t_{PLH}(\overline{WE})$	Propagation delay time WE low to high	t_w	$t_w + 10$	$t_w + 30$	ns	
$t_{PHL}(CRUCLK)$	Propagation delay time, CRUCLK high to low	-20	-10	+10	ns	
$t_{PLH}(CRUCLK)$	Propagation delay time, CRUCLK low to high	$2t_w - 10$	$2t_w$	$2t_w + 20$	ns	
t_{OV}	Delay time from output valid to $\phi 3$ low	$t_w - 50$	$t_w - 30$		ns	
t_{OX}	Delay time from output invalid to $\phi 3$ low		$t_w - 20$	t_w	ns	

*All inputs except IC0-IC2 must be synchronized to meet these requirements. IC0-IC2 may change synchronously.

Figure 1. External Signal Timing



Pin Description

Table 1 defines the S9980A pin assignments and describes the function of each pin.

Table 1. S9980A Pin Assignments and Functions

Signature	Pin	I/O	Description
A0 (MSB)	17	OUT	ADDRESS BUS A0 through A13 comprise the address bus. This 3-state bus provides the memory-address vector to the external-memory system when MEMEN is active and I/O-bit addresses and external-instruction addresses to the I/O system when MEMEN is inactive. The address bus assumes the high-impedance state when HOLDA is active.
A1	16	OUT	
A2	15	OUT	
A3	14	OUT	
A4	13	OUT	
A5	12	OUT	
A6	11	OUT	
A7	10	OUT	
A8	9	OUT	
A9	8	OUT	
A10	7	OUT	
A11	6	OUT	
A12	5	OUT	
A13/CRUOUT	4	OUT	CRUOUT Serial I/O data appears on A13 when an LDCR, SBZ and SBO instruction is executed. This data should be sampled by the I/O interface logic when CRUCLK goes active (high). One bit of the external instruction code appears on A13 during external instruction execution.
D0 (MSB)	26	I/O	DATA BUS D0 through D7 comprise the bidirectional 3-state data bus. This bus transfers memory data to (when writing) and from (when reading) the external-memory system when MEMEN is active. The data bus assumes the high-impedance state when HOLDA is active.
D1	27	I/O	
D2	28	I/O	
D3	29	I/O	
D4	30	I/O	
D5	31	I/O	
D6	32	I/O	
D7 (LSB)	33	I/O	

Table 1. S9980A Pin Assignments and Functions (Continued)

Signature	Pin	I/O	Description
POWER SUPPLIES			
V _{BB}	21		Supply voltage (−5V NOM)
V _{CC}	20		Supply voltage (5V NOM)
V _{DD}	36		Supply voltage (12V NOM)
V _{SS}	35		Ground reference
CLOCKS			
CKIN	34	IN	Clock In. A TTL compatible input used to generate the internal 4-phase clock. CKIN frequency is 4 times the desired system frequency.
$\overline{\phi 3}$	22	OUT	Clock phase 3 ($\phi 3$) inverted; used as a timing reference.
BUS CONTROL			
DBIN	18	OUT	Data bus in. When active (high), DBIN indicates that the S9980A has disabled its output buffers to allow the memory to place memory-read data on the data bus during MEMEN. DBIN remains low in all other cases except when HOLDA is active at which time it is in the high-impedance state.
$\overline{\text{MEMEN}}$	40	OUT	Memory enable. When active (low), $\overline{\text{MEMEN}}$ indicates that the address bus contains a memory address. When HOLDA is active, $\overline{\text{MEMEN}}$ is in the high impedance state.
$\overline{\text{WE}}$	38	OUT	Write enable. When active (low), $\overline{\text{WE}}$ indicates that memory-write data is available from the S9980 to be written into memory. When HOLDA is active, $\overline{\text{WE}}$ is in the high-impedance state.
CRUCLK	37	OUT	CRU clock. When active (high), CRUCLK indicates that external interface logic should sample the output data on CRUOUT or should decode external instructions on A0, A1, A13.
CRUIN	19	IN	CRU data in. CRUIN, normally driven by 3-state or open-collector devices, receives input data from external interface logic. When the processor executes a STCR or TB instruction, it samples CRUIN for the level of the CRU input bit specified by the address bus (A2 through A12).
INT2	23	IN	Interrupt code. Refer to interrupt discussion for detailed description.
INT1	24	IN	
INT0	25	IN	
MEMORY CONTROL			
$\overline{\text{HOLD}}$	1	IN	Hold. When active (low), $\overline{\text{HOLD}}$ indicates to the processor that an external controller (e.g., DMA device) desires to utilize the address and data buses to transfer data to or from memory. The S9980A enters the hold state following a hold signal when it has completed its present memory cycle.* The processor then places the address and data buses in the high-impedance state (along with $\overline{\text{WE}}$, $\overline{\text{MEMEN}}$, and DBIN) and responds with a hold-acknowledge signal (HOLDA). When $\overline{\text{HOLD}}$ is removed, the processor returns to normal operation.
HOLDA	2	OUT	Hold acknowledge. When active (high), HOLDA indicates that the processor is in the hold state and the address and data buses and memory control outputs ($\overline{\text{WE}}$, $\overline{\text{MEMEN}}$, and DBIN) are in the high-impedance state.
READY	39	IN	Ready. When active (high), READY indicates that memory will be ready to read or write during the next clock cycle. When not-ready is indicated during a memory operation, the S9980A enters a wait state and suspends internal operation until the memory systems indicated ready.
TIMING AND CONTROL			
IAQ	3	OUT	Instruction acquisition. IAQ is active (high) during any memory cycle when the S9980A is acquiring an instruction. IAQ can be used to detect illegal op codes. It may also be used to synchronize LOAD stimulus.

*If the cycle following the present memory cycle is also a memory cycle it, too, is completed before S9980 enters hold state



June 1981



PROGRAMMABLE SYSTEMS INTERFACE CIRCUIT

Features

- N-Channel Silicon-Gate Process
- 9900 Series CRU Peripheral
- Performs Interrupt and I/O Interface Functions
 - 6 Dedicated Interrupt Input Lines
 - 7 Dedicated I/O Ports
 - 9 Ports Programmable as Interrupts or I/O
- Easily Stacked for Interrupt and I/O Expansion
- Interval and Event Timer
- Single 5V Supply

General Description

The S9901 Programmable Systems Interface is a multi-functioned component designed to provide low cost interrupts and I/O ports in a .9900/9980 microprocessor system. It is fabricated with N-channel silicon-gate technology and is completely TTL compatible on all inputs including the power supply (+5V) and single-phase clock. The Programmable Systems Interface provides a 9900/9980 system with interrupt control, I/O ports, and a real-time clock as shown on page 1.



S9900 FAMILY

S9901 Electrical Specifications

Absolute Maximum Ratings Over Operating Free Air Temperature Range (Unless Otherwise Noted)*

Supply Voltages, V_{CC} and V_{SS}	- 0.3V to + 10V
All Input and Output Voltages	- 0.3V to + 10V
Continuous Power Dissipation	0.75W
Operating Free-Air Temperature Range	0°C to + 70°C
Storage Temperature Range	- 65°C to + 150°C

*Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute maximum rated conditions for extended period may affect device reliability.

Recommended Operating Conditions

Parameter	Min.	Nom.	Max.	Unit
Supply Voltage, V_{CC}	4.75	5	5.25	V
Supply Voltage, V_{SS}		0		V
High-Level Input Voltage, V_{IH}		2		V
Low-Level Input Voltage, V_{IL}		0.8		V
Operating Free-Air Temperature, T_A	0		70	°C

Electrical Characteristics

Over Full Range of Recommended Operating Conditions (Unless Otherwise Noted)

Symbol	Parameter	Min.	Typ.	Max.	Unit	Conditions
I_I	Input Current (Any Input)		± 10	± 100	μA	$V_I = 0V$ to V_{CC}
V_{OH}	High Level Output Voltage	2.4		V_{CC}	V	$I_{OH} = -100\mu A$
		2.2		V_{CC}	V	$I_{OH} = -200\mu A$
V_{OL}	Low Level Output Voltage			0.4	V	$I_{OL} = 3.2mA$
I_{CC}	Supply Current from V_{CC}			150	mA	$t_c(0) = 333ns$, $T_A = 25^\circ C$
C_i	Capacitance, Any Input			15	pF	$f = 1MHz$,

Timing Requirements


Over Full Range of Operating Conditions

Symbol	Parameter	S9901			S9901-4			Unit
		Min.	Nom.	Max.	Min.	Nom.	Max.	
$t_{C(0)}$	Clock Cycle Time	300	333	2000	240	250	667	ns
$t_{r(0)}$	Clock Rise Time	5	10	40	5		40	ns
$t_{f(0)}$	Clock Fall Time	5	10	40	10		40	ns
$t_{W(OL)}$	Clock Pulse Low Width	45	55	300	40		300	ns
$t_{W(OH)}$	Clock Pulse High Width	225	240		180			ns
t_{SU1}	Setup Time for S_0 - S_4 , CE, or CRU_{OUT} Before CRU_{CLK}	100	200		80	80		ns
t_{SU3}	Setup Time, Input Before Valid CRU_{IN}	200	200		180	180		ns
t_{SU2}	Setup Time, Interrupt Before $\bar{\phi}$ Low	60	80		50	50		ns
$t_{W(CRU_{CLK})}$	CRU Clock Pulse Width	100			80			ns
t_H	Address Hold Time	60	80		50			ns

Switching Characteristics
Over Full Range of Recommended Operating Conditions

Symbol	Parameter	S9901			S9901-4			Unit	Test Conditions
		Min.	Typ.	Max.	Min.	Typ.	Max.		
t_{PD}	Propagation Delay, 0 Low to Valid INTREQ, I_{C0} - I_{C3}		110	110		80	80	ns	$C_L = 100\text{pF}$, 2 TTL Loads
t_{PD}	Propagation Delay, S_0 - S_4 or \overline{CE} to Valid CRU_{IN}		320	320		240	240	ns	$C_L = 100\text{pF}$

Figure 1. Switching Characteristics



NOTE 1: ALL TIMING MEASUREMENTS ARE FROM 10% AND 90% POINTS

S9900
FAMILY

Pin Definitions

Table 1 defines the S9901 pin assignments and describes the function of each pin.

Table 1.S9901 Pin Assignments and Functions

Signature	Pin	I/O	Description
INTREQ	11	OUT	INTERRUPT Request. When active (low) INTREQ indicates that an enabled interrupt has been received. INTREQ will stay active until all enabled interrupt inputs are removed.
IC0 (MSB)	15	OUT	Interrupt Code lines. IC0-IC3 output the binary code corresponding to the highest priority enabled interrupt. If no enabled interrupts are active IC0-IC3 = (1,1,1,1)
IC1	14	OUT	
IC2	13	OUT	
IC3 (LSB)	12	OUT	
CE	5	IN	Chip Enable. When active (low) data may be transferred through the CRU interface to the CPU. CE has no effect on the interrupt control section.
S0	39	IN	Address select lines. The data bit being accessed by the CRU interface is specified by the 5-bit code appearing on S0-S4
S1	36	IN	
S2	35	IN	
S3	25	IN	
S4	24	IN	
CRUIN	4	OUT	CRU data in (to CPU). Data specified by S0-S4 is transmitted to the CPU by CRUIN. When \overline{CE} is not active CRUIN is in a high-impedance state.
CRUOUT	2	IN	CRU data out (from CPU). When \overline{CE} is active, data present on the CRUOUT input will be sampled during CRUCLK and written into the command bit specified by S0-S4.
CRUCLK	3	IN	CRU Clock (from CPU). CRUCLK specifies that valid data is present on the CRUOUT line.
RST1	1	IN	Power Up Reset. When active (low) $\overline{RST1}$ resets all interrupt masks to '0', disables the clock, and programs all I/O ports to inputs. RST1 has a Schmitt-Trigger input to allow implementation with an RC circuit as shown in Figure 6.
V _{CC}	40		Supply Voltage. +5V nominal.
V _{SS}	16		Ground Reference.
ϕ	10		System Clock (ϕ 3 in S9900 system, \overline{CKOUT} in S9980 system).
$\overline{INT1}$	17	IN	Group 1, interrupt inputs. When active (low) the signal is ANDed with its corresponding mask bit and if enabled sent to the interrupt control section. INT1 has highest priority.
$\overline{INT2}$	18	IN	
$\overline{INT3}$	9	IN	
$\overline{INT4}$	8	IN	
$\overline{INT5}$	7	IN	
$\overline{INT6}$	6	IN	
$\overline{INT7/P15}$	34	I/O	Group 2. Programmable interrupt (active low) or I/O pins (true logic). Each pin is individually programmable as an interrupt, as input port, or an output port.
$\overline{INT8/P14}$	33	I/O	
$\overline{INT9/P13}$	32	I/O	
$\overline{INT10/P12}$	31	I/O	
$\overline{INT11/P11}$	30	I/O	
$\overline{INT12/P10}$	29	I/O	
$\overline{INT13/P9}$	28	I/O	
$\overline{INT14/P8}$	27	I/O	
$\overline{INT15/P7}$	23	I/O	
P0	38	I/O	Group 3, I/O ports (true logic). Each pin is individually programmable as an input port or an output port.
P1	37	I/O	
P2	26	I/O	
P3	22	I/O	
P4	21	I/O	
P5	20	I/O	
P6	19	I/O	

Functional Description

CPU Interface

The S9901 interfaces to the CPU through the Communications Register Unit (CRU) and the interrupt control lines as shown on page 1. The CRU interface consists of 5 address select lines (S_0 - S_4), chip enable (\overline{CE}), and 3 CRU lines (CRU_{IN} , CRU_{OUT} , CRU_{CLK}). When \overline{CE} becomes active (low), the 5 select lines point to the CRU bit being accessed (see Table 2). In the case of a write, the datum is strobed off the CRU_{OUT} line by the CRU_{CLK} signal. For a read, the datum is sent to the CPU on the CRU_{IN} line. The interrupt control lines consist of an interrupt request line (\overline{INTREQ}) and 4 code lines (IC_0 - IC_3). The interrupt section of the S9901 prioritizes and encodes the highest priority active interrupt into the proper code to present to the CPU, and outputs this code on the IC_0 - IC_3 code lines along with an active \overline{INTREQ} . Several S9901's can be used with the CPU by connecting all CRU and address lines in parallel and providing a unique chip select to each device.

System Interface

The system interface consists of 22 pins divided into 3 groups. The 6 pins in Group 1 (\overline{INT}_1 - \overline{INT}_6) are normally dedicated to interrupt inputs (active low), but may also be used as input ports (true data in). Group 2 (\overline{INT}_7/P_{15} - \overline{INT}_{15}/P_7) consists of 9 pins which can be individually programmed as interrupt inputs (active low), input ports (true data in), or output ports (true data out). The remaining 7 pins which comprise Group 3 (P_0 - P_6) are dedicated as individually programmable I/O ports (true data).

Interrupt Control

A block diagram of the interrupt control section is shown in Figure 2. The interrupt inputs (6 dedicated, 9 programmable) are sampled by $\overline{\phi}$ (active low) and are ANDed with their respective mask bits. If an interrupt input is active (low) and enabled ($MASK = 1$), the signal is passed through to the priority encoder where the

highest priority signal is encoded into a 4-bit binary code as shown in Table 3. The code along with the interrupt request is then output via the CPU interface on the leading edge of the next $\overline{\phi}$ to ensure proper synchronization to the processor.

The output signals will remain valid until the corresponding interrupt input is removed, the interrupt is disabled ($MASK = 0$), or a higher priority enabled interrupt becomes active. When the highest priority enabled interrupt is removed, the code corresponding to the next highest priority enabled interrupt is output. If no enabled interrupt is active, all CPU interface lines (\overline{INTREQ} , IC_0 - IC_3) are held high. \overline{RST}_1 (power-up-reset) will force the output code to (0,0,0,0) with \overline{INTREQ} held high and will reset all mask bits low (interrupts disabled). Individual interrupts can be subsequently enabled (disabled) by programming the appropriate command bits. Unused interrupt inputs may be used as datum inputs by disabling the interrupt ($MASK = 0$).

Input/Output

A block diagram of the I/O section is shown in Figure 3. Up to 16 individually controlled I/O ports are available (7 dedicated, 9 programmable). \overline{RST}_1 or \overline{RST}_2 (a command bit) will program all ports to the input mode. Writing a datum to any port will program that port to the output mode and latch out the datum. The port will then remain in the output mode until either \overline{RST}_1 or \overline{RST}_2 is executed. Data present on the Group 2 pins can be read by either the Read Interrupt Commands or the Read Input Commands. Group 2 pins being used as input ports should have their respective Interrupt Mask values reset (low) to prevent false interrupts from occurring. In applications where Group 1 pins are not required as interrupt inputs, they may be used as input ports and read using the Read Input commands. As with Group 2 ports, any pins being used as input ports should have their respective Interrupt Masks disabled.

Table 2. CRU Bit Assignments

CRU Bit	S ₀	S ₁	S ₂	S ₃	S ₄	CRU Read Data	CRU Write Data
0	0	0	0	0	0	CONTROL BIT ⁽¹⁾	CONTROL BIT ⁽¹⁾
1	0	0	0	0	1	$\overline{\text{INT}}_1/\text{CLK}_1$ ⁽²⁾	Mask 1/CLK ₁ ⁽³⁾
2	0	0	0	1	0	$\overline{\text{INT}}_2/\text{CLK}_2$	Mask 2/CLK ₂
3	0	0	0	1	1	$\overline{\text{INT}}_3/\text{CLK}_3$	Mask 3/CLK ₃
4	0	0	1	0	0	$\overline{\text{INT}}_4/\text{CLK}_4$	Mask 4/CLK ₄
5	0	0	1	0	1	$\overline{\text{INT}}_5/\text{CLK}_5$	Mask 5/CLK ₅
6	0	0	1	1	0	$\overline{\text{INT}}_6/\text{CLK}_6$	Mask 6/CLK ₆
7	0	0	1	1	1	$\overline{\text{INT}}_7/\text{CLK}_7$	Mask 7/CLK ₇
8	0	1	0	0	0	$\overline{\text{INT}}_8/\text{CLK}_8$	Mask 8/CLK ₈
9	0	1	0	0	1	$\overline{\text{INT}}_9/\text{CLK}_9$	Mask 9/CLK ₉
10	0	1	0	1	0	$\overline{\text{INT}}_{10}/\text{CLK}_{10}$	Mask 10/CLK ₁₀
11	0	1	0	1	1	$\overline{\text{INT}}_{11}/\text{CLK}_{11}$	Mask 11/CLK ₁₁
12	0	1	1	0	0	$\overline{\text{INT}}_{12}/\text{CLK}_{12}$	Mask 12/CLK ₁₂
13	0	1	1	0	1	$\overline{\text{INT}}_{13}/\text{CLK}_{13}$	Mask 13/CLK ₁₃
14	0	1	1	1	0	$\overline{\text{INT}}_{14}/\text{CLK}_{14}$	Mask 14/CLK ₁₄
15	0	1	1	1	1	$\overline{\text{INT}}_{15}/\text{INTREQ}$	Mask 15/ $\overline{\text{RST}}_2$ ⁽⁴⁾
16	1	0	0	0	0	P ₀ INPUT ⁽⁵⁾	P ₀ Output ⁽⁶⁾
17	1	0	0	0	1	P ₁ Input	P ₁ Output
18	1	0	0	1	0	P ₂ Input	P ₂ Output
19	1	0	0	1	1	P ₃ Input	P ₃ Output
20	1	0	1	0	0	P ₄ Input	P ₄ Output
21	1	0	1	0	1	P ₅ Input	P ₅ Output
22	1	0	1	1	0	P ₆ Input	P ₆ Output
23	1	0	1	1	1	P ₇ Input	P ₇ Output
24	1	1	0	0	0	P ₈ Input	P ₈ Output
25	1	1	0	0	1	P ₉ Input	P ₉ Output
26	1	1	0	1	0	P ₁₀ Input	P ₁₀ Output
27	1	1	0	1	1	P ₁₁ Input	P ₁₁ Output
28	1	1	1	0	0	P ₁₂ Input	P ₁₂ Output
29	1	1	1	0	1	P ₁₃ Input	P ₁₃ Output
30	1	1	1	1	0	P ₁₄ Input	P ₁₄ Output
31	1	1	1	1	1	P ₁₅ Input	P ₁₅ Output

NOTES:

- (1) 0 = Interrupt Mode 1 = Clock Mode
- (2) Data present on INT input pin (or clock value) will be read regardless of mask value.
- (3) While in the Interrupt Mode (Control Bit = 0) writing a '1' into mask will enable interrupt; a '0' will disable.
- (4) Writing a zero to bit 15 while in the clock mode (Control Bit = 1) executes a software reset of the I/O pins.
- (5) Data present on the pin will be read. Output data can be read without affecting the data.
- (6) Writing data to the port will program the port to the output mode and output the data.

Figure 2. Interrupt Control Logic




Table 3. Interrupt Code Generation

Interrupt/State	Priority	IC ₀	IC ₁	IC ₂	IC ₃	INTREQ
INT ₁	1 (HIGHEST)	0	0	0	1	0
INT ₂	2	0	0	1	0	0
INT ₃ /CLOCK	3	0	0	1	1	0
INT ₄	4	0	1	0	0	0
INT ₅	5	0	1	0	1	0
INT ₆	6	0	1	1	0	0
INT ₇	7	0	1	1	1	0
INT ₈	8	1	0	0	0	0
INT ₂	2	0	0	1	0	0
INT ₉	9	1	0	0	1	0
INT ₁₀	10	1	0	1	0	0
INT ₁₁	11	1	0	1	1	0
INT ₁₂	12	1	1	0	0	0
INT ₁₃	13	1	1	0	1	0
INT ₁₄	14	1	1	1	0	0
INT ₁₅	15 (LOWEST)	1	1	1	1	0
NO INTERRUPT	—	1	1	1	1	1

Programmable Real Time Clock

A block diagram of the programmable real time clock section is shown in Figure 4. The clock consists of a 14-bit counter that decrements at a rate of $F(\phi)/64$ (at 3MHz this results in a maximum interval of 349ms with a resolution of $21.3\mu\text{s}$) and can be used as either an interval timer or as an event timer.

The clock is accessed by writing a one into the control bit (address 0) to force CRU bits 1-15 to clock mode (See Table 1). Writing a nonzero value into the clock register then enables the clock and sets its frequency. During system set up this entire operation can be accomplished with one additional I/O instruction (LCDR) as shown in Table 4. The clock functions as an interval timer by decrementing to zero, issuing an interrupt, and restarting at the programmed start value. When the clock interrupt is active, the clock mask (mask bit 3) must be written into (with either a "1" or a "0") to clear the interrupt.

If a value other than that initially programmed is required, a new 14-bit clock start value is similarly programmed by executing a CRU write operation to the


same locations. During programming the decrements is restarted with the current start value after each start value bit is written. A timer restart can be easily implemented by writing a single bit to any of the clock bits.

The clock is disabled by $\overline{\text{RST}}_1$ (power-up-clear) or by writing a zero value into the clock register. Enabling the clock programs the third priority interrupt ($\overline{\text{INT}}_3$) as the clock interrupt and disables generation of interrupts from the $\overline{\text{INT}}_3$ input pin. When accessing the clock, all interrupts should be disabled to ensure that system integrity is maintained.

The clock can also function as an event timer since whenever the device is switched to the clock mode, by writing a one to the control bit, the current value of the clock is stored in the clock read register. Reading this value, and thus the elapsed event time, is accomplished by executing a 14-bit CRU read operation (addresses 1-14). The software example (Table 3) shows a read of the event timer.

The current status of the machine can always be obtained by reading the control (address zero) bit. A "0" indicates the machine is in an interrupt mode. Bits 1

Figure 3. I/O Interface



through 15 would normally be the interrupt input lines in this mode, but if any are not needed for interrupts, they may also be read with a CRU input command and interpreted as normal data inputs. A "1" read on the control bit indicates that the 9901 is in the clock mode. Reading bits 1 through 14 completes the event timer

operation as described above. Reading bit 15 indicates whether the interrupt request line is active.

A software reset \overline{RST}_2 can be performed by writing a "1" to the control bit followed by writing a "1" to bit 15, which forces all I/O ports to the input mode.


Table 4. Software Examples

Assumptions

- System uses clock at maximum interval
- Total of 6 interrupts are used
- 8 bits are used as output port
- 8 bits are used as input port
- \overline{RST}_1 (power up reset) has already been applied

System Setup for Interrupt	LI LDCR LDCR	R12, PSIBAS @X, 0 @Y, 7	Setup CRU Base Address to point 9901 Program Clock with maximum interval Re-enter interrupt mode and enable top 6 interrupts
System Setup for Output Ports	LI LDCR	R12, PSIBAS + 16 R1, 8	Move CRU Base to point I/O port Move most significant byte of R ₁ to output port
Read Programmed Inputs	LI STCR	R12, PSIBAS + 24 R2, 8	Move CRU Base to point to input ports Move input port to most significant byte of R ₂
	(X) →	FFFF	
	(Y) →	7FXX	
		Don't cares	
	BLWP	CLKVCT	Save Interrupt Mask
	•		
	•		
CLKPC	LIMI	0	Disable INTERRUPTS
	LI	R12, PSIBAS + 1	Set up CRU Base
	SBO	- 1	Set 9901 into Clock Mode, Latch Clock Value
	STCR	R4, 14	Store Read Register Latch Value into R ₄
	SBZ	- 1	Reenter Interrupt Mode and Restarting Clock
	RTWP		Restore Interrupt Mask
	•		
	•		
CLKVCT	DATA	CLKWP, CLKPC	

Figure 4. Real Time Clock



System Operation

During power up, \overline{RST}_1 must be activated (low) for a minimum of 2 clock cycles to force the S9901 into a known state. \overline{RST}_1 will disable all interrupts, disable the clock, program all I/O ports to the mode, and force IC₀-IC₃ to (0,0,0,0) with INTREQ held high. System software must then enable the proper interrupts, program the clock (if used), and configure the I/O ports as required (see Table 4 for an example). After initial power up, the S9901 will be accessed only as needed to service the clock, enable (disable) interrupts, or read (write) data to

the I/O ports. The I/O ports can be reconfigured by use of the \overline{RST}_2 command bit.

Figure 5 illustrates the use of an S9901 with an S9900. The S9904 is used to generate RST to reset the 9900 and the 9901 (connected to \overline{RST}_1). Figure 6 shows an S9980 system using the S9901. The reset function, load interrupt, and 4 maskable interrupts allowed in a 9980 are encoded as shown in Table 5. Connecting the system as shown ensures that the proper reset will be applied to the 9980.

Table 5. 9980 Interrupt Level Data

Interrupt Code (IC ₀ -IC ₂)	Function	Vector Location (Memory Address In Hex)	Device Assignment	Interrupt Mask Values To Enable (ST ₁₂ through ST ₁₅)
1 1 0	Level 4	0 0 1 0	External Device	4 Through F
1 0 1	Level 3	0 0 0 C	External Device	3 Through F
1 0 0	Level 2	0 0 0 8	External Device	2 Through F
0 1 1	Level 1	0 0 0 4	External Device	1 Through F
0 0 1	Reset	0 0 0 0	Reset Stimulus	Don't Care
0 1 0	Load	3 F F C	Load Stimulus	Don't Care
0 0 0	Reset	0 0 0 0	Reset Stimulus	Don't Care
1 1 1	No-Op	—	—	Don't Care

Figure 5. S9900-S9901 Interface






Figure 6. S9980-S9901 Interface







ASYNCHRONOUS COMMUNICATIONS CONTROLLER (ACC)

Features

- 5- to 8-Bit Character Length
- 1, 1½, or 2 Stop Bits
- Even, Odd, or No Parity
- Fully Programmable Data Rate Generation
- Interval Timer with Resolution from 64 to 16,320 μ s
- Fully TTL Compatible, Including Single Power Supply

General Description

The S9902 Asynchronous Communication Controller (ACC) is a peripheral device for the S9900 family of microprocessors. The ACC provides an interface between the microprocessor and a serial asynchronous communication channel, performing the timing and data serialization and deserialization, thus facilitating the control of the asynchronous channel by the microprocessor.

Block Diagram

Pin Configuration


S9902 Electrical Specifications

Absolute Maximum Ratings Over Operating Free Air Temperature Range (Unless Otherwise Noted)*

Supply Voltage, V_{CC}	-0.3V to +10V
All Input and Output Voltages	-0.3V to +10V
Continuous Power Dissipation	0.7W
Operating Free-Air Temperature Range	0°C to +70°C
Storage Temperature Range	-65°C to +150°C

*Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute maximum rated conditions for extended period may affect device reliability.

Recommended Operating Conditions

Parameter	Min.	Nom.	Max.	Unit
Supply Voltage, V_{CC}	4.75	5	5.25	V
Supply Voltage, V_{SS}		0		V
High-Level Input Voltage, V_{IH}	2.2	2.4	V_{CC}	V
Low-Level Input Voltage, V_{IL}		0.4	0.8	V
Operating Free-Air Temperature, T_A	0		70	°C

Electrical Characteristics

Over Full Range of Recommended Operating Conditions (Unless Otherwise Noted)

Symbol	Parameter	Min.	Typ.	Max.	Unit	Conditions
I_I	Input Current (Any Input)			±10	μA	$V_I = 0V$ to V_{CC}
V_{OH}	High Level Output Voltage	2.2 2.0	3.0 2.5		V	$I_{OH} = 100\mu A$ $I_{OH} = -400\mu A$
V_{OL}	Low Level Output Voltage		0.4	0.85	V	$I_{OL} = 3.2mA$
$I_{CC(AV)}$	Average Supply Current from V_{CC}		2.5	100	mA	$t_{C(0)} = 250ns$, $T_A = 25^\circ C$
C_i	Capacitance, Any Input		10		pF	$f = 1MHz$, All other pins at 0V
C_o	Capacitance, Any Output		20			

Timing Requirements


Over Full Range of Operating Conditions

Symbol	Parameter	S9902			S9902-4			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	
$t_{C(0)}$	Clock Cycle Time	300	333	2000	240	250	667	ns
$t_{r(0)}$	Clock Rise Time	5	10	12	8		40	ns
$t_{f(0)}$	Clock Fall Time	225	10	12	10		40	ns
$t_{H(0)}$	Clock Pulse Low Width (High Level)		225	240	180			ns
$t_{L(0)}$	Clock Pulse Width (Low Level)	45	45	55	40			ns
$t_{su(ad)}$	Setup Time for Address and CRU_{OUT} Before CRU_{CLK}	180	220		150	150		ns
$t_{su(CE)}$	Setup Time for CE Before CRU_{CLK}	100	185		110	110		ns
t_{HD}	Hold Time for Address, CE and CRU_{OUT} After CRU_{CLK}	60	90		50	50		ns
t_{wcc}	CRU_{CLK} Pulse Width	100	120		80			ns

Switching Characteristics
Over Range of Recommended Operating Conditions

Symbol	Parameter	Min.	Typ.	Max.	Unit	Conditions
$t_{PC}(cd)$	Propagation Delay, Address-to-Valid CRU_{IN}			400	ns	$C_L = 100pF$,
$t_{PC}(CE)$	Propagation Delay, \overline{CE} -to-Valid CRU_{IN}			400	ns	$C_L = 100pF$
t_H	CRU_{IN} Hold Time After Address			20	ns	

Figure 3. Switching Characteristics



S9902 Pin Description

Table 1 defines the S9902 pin assignments and describes the function of each pin as shown on page 1.

Table 1.

Signature	Pin	I/O	Description
$\overline{\text{INT}}$	1	0	Interrupt—when active (low), the $\overline{\text{INT}}$ output indicates that at least one of the interrupt conditions has occurred.
X_{OUT}	2	0	Transmitter serial data output line— X_{OUT} remains inactive (high) when S9902 is not transmitting.
RIN	3	I	Receiver serial data input line—RCV—must be held in the inactive (high) state when not receiving data. A transition from high to low will activate the receiver circuitry.
CRU_{IN}	4	0	Serial data output pin from S9902 to CRU_{IN} input pin of the CPU.
$\overline{\text{RTS}}$	5	0	Request-to-send output from S9902 to modem. This output is enabled by the CPU and remains active (low) during transmission from the S9902.
$\overline{\text{CTS}}$	6	I	Clear-to-send input from modem to S9902. When active (low), it enables the transmitter section of S9902.
$\overline{\text{DSR}}$	7	I	Data set ready input from modem to S9902. This input generates an interrupt when going On or Off.
CRU_{OUT}	8	I	Serial data input line to S9902 from CRU_{OUT} line of the CPU.
V_{SS}	9	I	Ground reference voltage.
S_4 (LSB)	10	I	Address bus S_0 - S_4 are the lines that are addressed by the CPU to select a particular S9902 function.
S_3	11	I	
S_2	12	I	
S_1	13	I	
S_0	14	I	
CRU_{CLK}	15	I	CRU Clock. When active (high), S9902 from CRU_{OUT} line of the CPU.
ϕ	16	I	TTL Clock.
CE	17	I	Chip enable—when CE is inactive (high), the S9902 address decoding is inhibited which prevents execution of any S9902 command function. CRU_{IN} remains at high-impedance when $\overline{\text{CE}}$ is inactive (high).
V_{CC}	18	I	Supply voltage (+5V nominal).

Device Interface

The relationship of the ACC to other components in the system is shown in Figures 2 and 3. The ACC is connected to the asynchronous channel through level shifters which translate the TTL inputs and outputs to the appropriate levels (e.g., RS-232C, TTY current loop, etc.). The microprocessor transfers data to and from the ACC via the Communication Register Unit (CRU).

CPU Interface

The ACC interfaces to the CPU through the Communication Register Unit (CRU). The CRU interface consists of five address-select lines (S_0 - S_4), chip enable (CE), and three CRU control lines (CRU_{IN} , CRU_{OUT} , and CRU_{CLK}). When $\overline{\text{CE}}$ becomes active (low), the five select lines address the CRU bit being accessed. When data is being transferred to the ACC from the CPU, CRU_{OUT} contains the valid datum which is strobed by CRU_{CLK} . When ACC data is being read, CRU_{IN} is the datum output by the ACC.

Figure 4. S9902 ACC in a S9900 System





Figure 5. S9902 ACC in a S9980 System



Asynchronous Communication Channel Interface

The interface to the asynchronous communication channel consists of an output control line (\overline{RTS}), two input status lines (\overline{DSR} and \overline{CTS}), and serial transmit (X_{OUT}) and receive (RIN) data lines. The request-to-send line (\overline{RTS}) is active (low) whenever the transmitter is activated. However, before data transmission begins, the clear-to-send (\overline{CTS}) input must be active. The data set ready (\overline{DSR}) input does not affect the receiver or transmitter. When \overline{DSR} or \overline{CTS} changes level, an interrupt is generated.


The logical relationship of the interrupt output is shown below.

Interrupt Output

The interrupt output (\overline{INT}) is active (low) when any of the following conditions occurs and the corresponding interrupt has been enabled by the CPU:

- (1) \overline{DSR} or \overline{CTS} changes levels (DSCH = 1);
- (2) a character has been received and stored in the Receiver Buffer Register (RBRL = 1);
- (3) the Transmit Buffer Register is empty (XBRE = 1); or
- (4) the selected time interval has elapsed (TIMELP = 1).

INT Output Generation



Clock Input


The clock input to the ACC ($\overline{\phi}$) is normally provided by the $\overline{\phi 3}$ output of the clock generator (9900 systems) or the S9980 (9980 systems). This clock input is used to generate the internal device clock, which provides the time base for the transmitter, receiver, and interval timer of the ACC.

Device Operation

Control and Data Output

Data and control information is transferred to the ACC using \overline{CE} , S_0 - S_4 , CRU_{OUT} , and CRU_{CLK} . The diagrams on page 7 show the connection of the ACC to the S9900 and S9980 CPUs. The high-order CPU address lines are used to decide the \overline{CE} signal when the device is being selected. The low-order address lines are connected to the five address-select lines (S_0 - S_4). Table 2 describes the output bit address assignments for the ACC.

Connection of the ACC to the S9900



Connection of the ACC to the S9980 CPU's




Table 2. S9902 ACC Output Bit Address Assignments

Address ₂					Address ₁₀	Name	Description
S ₀	S ₁	S ₂	S ₃	S ₄			
1	1	1	1	1	31	RESET	Reset Device
					30-22		Not used
1	0	1	0	1	21	DSCENB	Data Set Status Change Interrupt Enable
1	0	1	0	0	20	TIMENB	Timer Interrupt Enable
1	0	0	1	1	19	XBIENB	Transmitter Interrupt Enable
1	0	0	1	0	18	RIENB	Receiver Interrupt Enable
1	0	0	0	1	17	BRKON	Break On
1	0	0	0	0	16	RTSON	Request to Send On
0	1	1	1	1	15	TSTMD	Test Mode
0	1	1	1	0	14	LDCTRL	Load Control Register
0	1	1	0	1	13	LDIR	Load Interval Register
0	1	1	0	0	12	LRDR	Load Receiver Data Rate Register
0	1	0	1	1	11	LXDR	Load Transmit Data Rate Register
					10-0		Control, Interval, Receive Data Rate, Transmit Data Rate, and Transmit Buffer Registers

- Bit 31 (RESET) — Writing a one or zero to Bit 31 causes the device to be reset, disabling all interrupts, initializing the transmitter and receiver, setting \overline{RTS} inactive (high), setting all register load control flags (LDCTRL, LDIR, LRDR, and LXDR) to a logic one level, and resetting the BREAK flag. No other input or output operations should be performed for 11 μ s clock cycles after issuing the RESET command.
- Bit 30-Bit 22 — Not used.
- Bit 21 (DSCENB) — Data Set Change Interrupt Enable. Writing a one to Bit 21 causes the \overline{INT} output to be active (low) whenever DSCH (Data Set Status Change) is a logic one. Writing a zero to Bit 21 causes DSCH interrupts to be disabled. Writing either a one or zero to Bit 21 causes DSCH to be reset.
- Bit 20 (TIMENB) — Timer Interrupt Enable. Writing a one to Bit 20 causes the \overline{INT} output to be active whenever TIMELP (Timer Elapsed) is a logic one. Writing a zero to Bit 20 causes TIMELP interrupts to be disabled. Writing either a one or zero to Bit 20 causes TIMELP and TIMERR (Timer Error) to be reset.
- Bit 19 (XBIENB) — Transmit Buffer Interrupt Enable. Writing a one to Bit 19 causes the \overline{INT} output to be active whenever XBRE (Transmit Buffer Register Empty) is a logic one. Writing a zero to Bit 19 causes XBRE interrupts to be disabled. The state of XBRE is not affected by writing to Bit 19.
- Bit 18 (RIENB) — Receiver Interrupt Enable. Writing a one to Bit 18 causes the \overline{INT} output to be active whenever RBRL (Receiver Buffer Register Loaded) is a logic one. Writing a zero to Bit 18 disables RBRL interrupts. Writing either a one or zero to Bit 18 causes RBRL to be reset.
- Bit 17 (BRKON) — Break On. Writing a one to Bit 17 causes the XOUT (Transmitter Serial Data Output) to go to a logic zero whenever the transmitter is active and the Transmit Buffer Register (XBR) and the Transmit Shift Register (XSR) are empty. While BRKON is set, loading of characters into the XBR is inhibited. Writing a zero to Bit 17 causes BRKON to be reset and the transmitter to resume normal operation.
- Bit 16 (RTSON) — Request-to-Send On. Writing a one to Bit 16 causes the \overline{RTS} output to be active (low). Writing a zero to Bit 16 causes \overline{RTS} to go to a logic one after the XSR and XBR are empty, and BRKON is reset. Thus, the \overline{RTS} output does not become inactive (high) until after character transmission has been completed.
- Bit 15 (TSTMD) — Test Mode. Writing a one to Bit 15 causes \overline{RTS} to be internally connected to \overline{CTS} , XOUT to be internally connected to RIN, \overline{DSR} to be internally held low, and the Interval Timer to operate at 32 times its normal rate. Writing a zero to Bit 15 re-enables normal device operation.

Bit 14-11 — Register Load Control Flags. Output Bits 14-11 control which of the five registers will be loaded by writing to Bits 10-0. The flags are prioritized as shown in Table 3.

Table 3. S9902 ACC Register Load Selection

Register Load Control Flag Status				Register Enabled
LDCTRL	LDIR	LDR	LXDR	
1	X	X	X	Control Register
0	1	X	X	Interval Register
0	0	1	X	Receive Data Rate Register
0	0	X	1	Transmit Data Rate Register
0	0	0	0	Transmit Buffer Register

- Bit 14 (LDCTRL) — Load Control Register. Writing a one to Bit 1 causes LDCTRL to be set to a logic one. When LDCTRL = 1, any data written to bits 0-7 are directed to the Control Register. Note that LDCTRL is also set to a logic one when a one or zero is written to Bit 31 (RESET). Writing a zero to Bit 14 causes LDCTRL to be reset to a logic zero, disabling loading of the Control Register. LDCTRL is also automatically reset to a logic zero when a datum is written to Bit 7 of the Control Register which normally occurs as the last bit written when loading the Control Register with a LDCR instruction.
- Bit 13 (LDIR) — Load Interval Register. Writing a one to Bit 13 causes LDIR to be set to a logic one. When LDIR = 1 and LDCTRL = 0, any data written to Bits 0-7 are directed to the Interval Register. Note that LDIR is also set to a logic one when a datum is written to Bit 31 (RESET); however, Interval Register loading is not enabled until LDCTRL is set to a logic zero. Writing a zero to Bit 13 causes LDIR to be reset to logic zero, disabling loading of the Interval Register. LDIR is also automatically reset to logic zero when a datum is written to Bit 7 of the Interval Register, which normally occurs as the last bit written when loading the Interval Register with a LDCR instruction.
- Bit 12 (LRDR) — Load Receive Data Rate Register. Writing a one to Bit 12 causes LRDR to be set to a logic one. When LRDR = 1, LDIR = 0, and LDCTRL = 0, any data written to Bits 0-10 are directed to the Receive Data Rate Register. Note that LRDR is also set to a logic one when a datum is written to Bit 31 (RESET); however, Receive Data Rate Register loading is not enabled until LDCTRL and LDIR have been set to a logic zero. Writing a zero to Bit 12 causes LRDR to be reset to a logic zero, disabling loading of the Receive Data Rate Register. LRDR is also automatically reset to logic zero when a datum is written to Bit 10 of the Receive Data Rate Register, which normally occurs as the last bit written when loading the Receive Data Rate Register with a LDCR instruction.
- Bit 11 (LXDR) — Load Transmit Data Rate Register. Writing a one to Bit 11 causes LXDR to be set to a logic one. When LXDR = 1, LDIR = 0, and LDCTRL = 0, any data written to Bits 0-10 are directed to the Transmit Data Rate Register. Note that loading of both the Receive and Transmit Data Rate Registers is enabled when LDCTRL = 0, LDIR = 0, LRDR = 1, and LXDR = 1; thus these two registers may be loaded simultaneously when data are received and transmitted at the same rate. LXDR is also set to a logic one when a datum is written to Bit 31 (RESET); however, Transmit Data Rate Register loading is not enabled until LDCTRL and LDIR have been reset to logic zero. Writing a zero to Bit 11 causes LXDR to be reset to logic zero, disabling loading of the Transmit Data Rate Register. Since Bit 11 is the next bit addressed after loading the Transmit Data Rate Register, the register may be loaded and the LXDR flag reset with a single LDCR instruction where 12 bits (Bits 0-11) are written, with a zero written to Bit 11.

Control Register

The Control Register is loaded to select character length, device clock operation, parity, and the number of stop bits for the transmitter. Table 4 shows the bit address assignments for the Control Register.

Table 4. Control Register Bit Address Assignments

Address ₁₀	Name	Description
7	SBS1	← Stop Bit Select
6	SBS2	
5	PENB	Parity Enable
4	PODD	Odd Parity Select
3	CLK4M	0 Input Divide Select
2	—	Not Used
1	RCL1	← Character Length Select
0	RCL0	

7	6	5	4	3	2	1	0
SBS1	SBS2	PENB	PODD	CLK4M	NOT USED	RCL1	RCL0
MSB				LSB			

Bits 7 and 6
(SBS1 and SBS2)

- Stop Bit Selection. The number of stop bits to be appended to each transmitter character is selected by Bits 7 and 6 of the Control Register as shown below. The receiver only tests for a single stop bit, regardless of the status of Bits 7 and 6.

Stop Bit Selection

SBS1 Bit 7	SBS2 Bit 6	Number of Transmitted Stop Bits
0	0	1½
0	1	2
1	0	1
1	1	1

Bits 5 and 4
(PENB and PODD)

- Parity Selection. The type of parity to be generated for transmission and detected for reception is selected by Bits 5 and 4 of the Control Register as shown below. When parity is enabled (PENB = 1), the parity bit is transmitted and received in addition to the number of bits selected for the character length. Odd parity is such that the total number of ones in the character and parity bit, exclusive of stop bit(s), will be odd. For even parity, the total number of ones will be even.


Parity Selection

PENB Bit 5	PODD Bit 4	PARITY
0	0	None
0	1	None
1	0	Even
1	1	Odd

Bit 3 (CLK4M)

- ϕ Input Divide Select. The ϕ input to the S9902 ACC is used to generate internal dynamic logic clocking and to establish the time base for the Interval Timer, Transmitter and Receiver. The ϕ input is internally divided by either 3 or 4 to generate the two-phase internal clocks required for MOS logic, and to establish

the basic internal operating frequency (f_{int}) and internal clock period (t_{int}). When Bit 3 of the Control Register is set to a logic one (CLK4M = 1), ϕ is internally divided by 4, and when CLK4M = 0, ϕ is divided by 3. For example, when $\phi = 3\text{MHz}$, as in a standard 3MHz S9900 system, and CLK4M = 0, ϕ is internally divided by 3 to generate an internal clock period t_{int} of $1\mu\text{s}$. The figure below shows the operation of the internal clock divider circuitry. The internal clock frequency should be no greater than 1.1MHz; thus, when $\phi > 3.3\text{MHz}$, CLK4M should be set to a logic one.



Bits 1 and 0
(RCL₁ and RCL₀)


- Character Length Select. The number of data bits in each transmitted and received character is determined by Bits 1 and 0 of the Control Register as shown below.

Character Length Selection


RCL1 Bit 1	RCL0 Bit 0	Character Length
0	0	5 Bits
0	1	6 Bits
1	0	7 Bits
1	1	8 Bits

Interval Register

The Interval Register is enabled for loading whenever LDCTRL = 0 and LDIR = 1. The Interval Register is used for selecting the rate at which interrupts are generated by the Interval Timer of the ACC. The figure below shows the bit address assignments for the Interval Register when enabled for loading.



The figure below illustrates the establishment of the interval for the Interval Timer. As an example, if the Interval Register is loaded with a value of 80_{16} (128_{10}) the interval at which Timer Interrupts are generated is $t_{ITVL} = t_{int} \cdot 64 \cdot M = (1\mu\text{s}) \cdot (64) \cdot (128) = 8.192 \text{ ms}$. when $t_{int} = 1\mu\text{s}$.



Receive Data Rate Register


The Receive Data Rate Register is enabled for loading whenever LDCTRL = 0, LDIR = 0, and LRDR = 1. The Receive Data Rate Register is used for selecting the bit rate at which data is received. The diagram shows the bit address assignments for the Receive Data Rate Register when enabled for loading.

Receive Data Rate Register Bit Address Assignments

10	9	8	7	6	5	4	3	2	1	0
RDV8	RDR9	RDR8	RDR7	RDR6	RDR5	RDR4	RDR3	RDR2	RDR1	RDR0
MSB					LSB					

The following diagram describes the manner in which the receive data rate is established. Basically, two programmable counters are used to determine the interval for one-half the bit period of receive data. The first counter either divides the internal system clock frequency (f_{INT}) by either 8 (RDV8 = 1) or 1 (RDV8 = 0). The second counter has ten stages and may be programmed to divide its input signal by any value from 1 (RDR9-RDR0 = 0000000001) to 1023 (RDR8-RDR0 = 1111111111). The frequency of the output of the second counter (f_{RHBT}) is double the receive-data rate. Register is loaded with a value of 11000111000, RDV8 = 1, and RDR9-RDR0 = 1000111000 = 238_{16} = 568 10. Thus, for f_{INT} = 1MHz, the receive-data rate = $1 \times 10^6 \div 8 \div 568 \div 2 = 110.04$ bits per second.

Receive Data Rate Selection



Quantitatively, the receive data rate f_{RCV} may be described by the following algebraic expression:

$$f_{RCV} = \frac{f_{RHBT}}{2} = \frac{f_{INT}}{2mn} = \frac{f_{INT}}{(2) (8^{RDV8}) (RDR9-RDR0)}$$

Transmit Data Rate Register

The Transmit Data Rate Register is enabled for loading whenever LDCTRL = 0, LDIR = 0, and LXDR = 1. The Transmit Data Rate Register is used for selecting the data rate for the transmitter. The figure below shows the bit address assignments for the Transmit Data Rate Register.

10	9	8	7	6	5	4	3	2	1	0
XDV8	XDR9	XDR8	XDR7	XDR6	XDR5	XDR4	XDR3	XDR2	XDR1	XDR0
MSB					LSB					

Selection of transmit data rate is accomplished with the Transmit Data Rate Register in the same way that the receive data rate is selected when the Receive Data Rate Register. The algebraic expression for the Transmit Data Rate f_{XMT} is:

$$f_{XMT} = \frac{f_{XHBT}}{2} = \frac{f_{INT}}{(2) (8^{XDV8}) (XDR9-XDR0)}$$

For example, if the Transmit Data Rate Register is loaded with a value of 00110100001, XDV8 = 0, and XDR9-XDR0 = $1A_{16}$ = 417, the transmit data rate = $1 \times 10^6 \div 2 \div 1 \div 417 = 1199.04$ bits per second.

S9900 FAMILY

Table 6. S9902 ACC Input Bit Address Assignments

Address ₉					Address ₁₀	Name	Description
S ₀	S ₁	S ₂	S ₃	S ₄			
1	1	1	1	1	31	INT	Interrupt
1	1	1	1	0	30	FLAG	Register Load Control Flag Set
1	1	1	0	1	29	DSCH	Data Set Status Change
1	1	1	0	0	28	CTS	Clear to Send
1	1	0	1	1	27	DSR	Data Set Ready
1	1	0	1	0	26	RTS	Request to Send
1	1	0	0	1	25	TIMELP	Timer Elapsed
1	1	0	0	0	24	TIMERR	Timer Error
1	0	1	1	1	23	XSRE	Transmit Shift Register Empty
1	0	1	1	0	22	XBRE	Transmit Buffer Register Empty
1	0	1	0	1	21	RBRL	Receive Buffer Register Loaded
1	0	1	0	0	20	DSCINT	Data Set Status Charge Interrupt (DSCH-DSCENB)
1	0	0	1	1	19	TIMINT	Timer Interrupt (TIMELP-TIMENB)
1	0	0	1	0	18	—	Not used (always = 0)
1	0	0	0	1	17	XBINT	Transmitter Interrupt (XBRE-XBIENB)
1	0	0	0	0	16	RBINT	Receiver Interrupt (RBRL-RIENB)
0	1	1	1	1	15	RIN	Receive Input
0	1	1	1	0	14	RSBD	Receive Start Bit Detect
0	1	1	0	1	13	RFBD	Receive Full Bit Detect
0	1	1	0	0	12	RFER	Receive Framing Error
0	1	0	1	1	11	ROVER	Receive Overrun Error
0	1	0	1	0	10	RPER	Receive Parity Error
0	1	0	0	1	9	RCVERR	Receive Error
0	1	0	0	0	8	—	Not used (always = 0)
					7-0	RBR7-RBR0	Receive Buffer Register (Received Data)

- Bit 31 (INT) — INT = DSCINT + TIMINT + XBINT + RBINT. The interrupt output (\overline{INT}) is active when this status signal is a logic 1.
- Bit 30 (FLAG) — FLAG = LDCTRL + LRDR + LXDR = BRKON. When any of the register load control flags or BRKON is set, FLAG = 1.
- Bit 29 (DSCH) — Data Set Status Change Enable. DSCH is set when the \overline{DSR} or \overline{CTS} input changes state. To ensure recognition of the state change, \overline{DSR} or \overline{CTS} must remain stable in its new state for a minimum of two internal clock cycles. DSCH is reset by an output to bit 21 (DSCENB).
- Bit 28 (CTS) — Clear to Send. The CTS signal indicates the inverted status of the \overline{CTS} device input.
- Bit 27 (DSR) — Data Set Ready. The DSR signal indicates the inverted status of the \overline{DSR} device input.
- Bit 26 (RTS) — Request to Send. The RTS signal indicates the inverted status of the \overline{RTS} device output.
- Bit 25 (TIMELP) — Timer Elapsed. TIMELP is set each time the Interval Timer decrements to 0. TIMELP is reset by an output to bit 20 (TIMENB).

- Bit 24 (TIMERR) — Timer Error. TIMERR is set whenever the Interval timer decrements to 0 and TIMELP is already set, indicating that the occurrence of TIMELP was not recognized and cleared by the CPU before subsequent intervals elapsed. TIMERR is reset by an output to bit 20 (TIMENB).
- Bit 23 (XSRE) — Transmit Shift Register Empty. When XSRE = 1, no data is currently being transmitted and the XOUT output is at logic 1 unless BRKON is set. When XSRE = 0, transmission of data is in progress.
- Bit 22 (XBRE) — Transmit Buffer Register Empty. When XBRE = 1, the transmit buffer register does not contain the next character to be transmitted. XBRE is set each time the contents of the transmit buffer register are transferred to the transmit shift register. XBRE is reset by an output to bit 7 of the transmit buffer register (XBR7), indicating that a character has been loaded.
- Bit 21 (RBRL) — Receive Buffer Register Loaded. RBRL is set when a complete character has been assembled in the receive shift register and the character is transferred to the receive buffer register. RBRL is reset by an output to bit 18 (RIENB).
- Bit 20 (DSCINT) — Data Set Status Change Interrupt. $DSCINT = DSCH$ (input bit 29) • $DSCENB$ (output bit 21). DSCINT indicates the presence of an enabled interrupt caused by the changing of state of DRS or CTS.
- Bit 19 (TIMINT) — Timer Interrupt. $TIMINT = TIMELP$ (input bit 25) • $TIMENB$ (output bit 20). TIMINT indicates the presence of an enabled interrupt caused by the interval timer.
- Bit 17 (XBINT) — Transmitter Interrupt. $XBINT = XBRE$ (input bit 22) • $XBIENB$ (output bit 19). XBINT indicates the presence of an enabled interrupt caused by the transmitter.
- Bit 16 (RBINT) — Receiver Interrupt. $RBINT = RBRL$ (input bit 21 • $RIENB$ (output bit 18). RBINT indicates the presence of an enabled interrupt caused by the receiver.
- Bit 15 (RIN) — Receive Input. RIN indicates the status of the RIN input to the device.
- Bit 14 (RSBD) — Receive Start Bit Detect. RSBD is set one-half bit time after the 1-to-0 transition of RIN indicating the start bit of a character. If RIN is not still 0 at this point in time, RSBD is reset. Otherwise, RSBD remains true until the complete character has been received. This bit is normally used for testing purposes.
- Bit 13 (RFBD) — Receive Full Bit Detect. RFBD is set one bit time after RSBD is set to indicate the sample point for the first data bit of the received character. RSBD is reset when the character has been completely received. This bit is normally used for testing purposes.
- Bit 12 (RFER) — Receive Framing Error. RFER is set when a character is received in which the stop bit, which should be a logic 1, is a logic 0. RFER should only be read when RBRL (input bit 21) is a 1. RFER is reset when a character with a correct stop bit is received.
- Bit 11 (ROVER) — Receive Overrun Error. ROVER is set when a new character is received before the RBRL flag (input bit 21) is reset, indicating that the CPU failed to read the previous character and reset RBRL before the present character is completely received. ROVER is reset when a character is received and RBRL is 0 when the character is transferred to the receive buffer register.
- Bit 10 (RPER) — Receive Parity Error. RPER is set when a character is received in which the parity is incorrect. RPER is reset when a character with correct parity is received.
- Bit 9 (RCVERR) — Receive Error. $RCVERR = RFER + ROVER + RPER$. RCVERR indicates the presence of an error in the most recently received character.
- Bit 7-Bit 0 (RBR7-RBR0) — Receive Buffer Register. The receive buffer register contains the most recently received character. For character lengths of fewer than 8 bits the character is right justified, with unused most significant bit(s) all zero(es). The presence of valid data in the receive buffer register is indicated when RBRL is a logic 1.

Transmitter Operation


Transmitter Initialization

The operation of the transmitter is described in Figure 7. The transmitter is initialized by issuing the RESET command (output to bit 31), which causes the internal signals XSRE and XBRE to be set, and BRKON to be reset. Device outputs \overline{RTS} and XOUT are set, placing the transmitter in its idle state. When RTSON is set by the CPU, the \overline{RTS} output becomes active and the transmitter becomes active when \overline{CTS} goes low.

Data Transmission

If the Transmit Buffer Register contains a character, transmission begins. The contents of the Transmit Buffer Register are transferred to the Transmit Shift Register, causing XSRE to be reset and XBRE to be set. The first bit transmitted (start bit) is always a logic 0. Subsequently, the character is shifted out, LSB first. Only the number of bits specified by RCL_1 and RCL_0 (character length select) of the Control Register are shifted. If parity is enabled, the correct parity bit is next transmitted. Finally the stop bit(s) selected by SBS_1 and SBS_0 of the Control Register are transmitted. Stop bits are always logic one. XSRE is set to indicate that no transmission is in progress, and the transmitter again tests XBRE to determine if the CPU has yet loaded the next character. The waveform for a transmitted character is shown below.

Transmitted Character Waveform




BREAK Transmission

The BREAK message is transmitted only if $XBRE = 1$, $\overline{CTS} = 9$, and $BRKON = 1$. After transmission of the BREAK message begins, loading of the Transmit Buffer Register is inhibited and XOUT is reset. When BRKON is reset by the CPU, XOUT is set and normal operation continues. It is important to note that characters loaded into the Transmit Buffer Register are transmitted prior to the BREAK message regardless of whether the character has been loaded into the Transmit Shift Register before BRKON is set. Any character to be transmitted subsequent to transmission of the BREAK

message may not be loaded into the Transmit Buffer Register until after BRKON is reset.

Transmission Termination

Whenever $XSRE = 1$ and $BRKON = 0$, the transmitter is idle, with XOUT set to one. If RTSON is reset at this time, the \overline{RTS} device output will go inactive, disabling further data transmission until RTSON is again set. \overline{RTS} will not go inactive, however, until any characters loaded into the Transmit Buffer Register prior to resetting RTSON are transmitted and $BRKON = 0$.




Receiver Operation

Receiver Initialization

Operation of the S9902 receiver is described in Figure 8. The receiver is initialized any time the CPU issues the RESET command. The RBRL flag is reset to indicate

that no character is currently in the Receive Buffer Register, and the RSBD and RFBD flags are reset. The receiver remains in the inactive state until a 1 to 0 transition is detected on the RIN device input.

S9902 Receiver Operation



Start Bit Detection

The receiver delays one-half bit time and again samples RIN to ensure that a valid start bit has been detected. If RIN = 0 after the half-bit delay, RSBD is set and data reception begins. If RIN = 1, no data reception occurs.


Data Reception

In addition to verifying the valid start bit, the half-bit delay after the 1-to-0 transition also establishes the sample point for all subsequent data bits in this character. Theoretically, the sample point is in the center of each bit cell, thus maximizing the limits of acceptable distortion of data cells. After the first full bit delay, the least significant data bit is received and RFBDD is set. The receiver continues to delay one-bit intervals and sample RIN until the selected number of bits is received. If parity is enabled, one additional bit is read for

parity. After an additional bit delay, the received character is transferred to the Receive Buffer Register, RBRL is set, ROVER and RPER are loaded with appropriate values, and RIN is tested for a valid stop bit. If RIN = 1, the stop bit is valid. RFER, RSBD, and RFBDD are reset and the receiver waits for the next start bit to begin reception of the next character.


If RIN = 0 when the stop is sampled, RFER is set to indicate the occurrence of a framing error. RSBD and RFBDD are reset but sampling for the start bit of the next character does not begin until RIN = 1.

Character Reception Timing



Interval Timer Operation

A flowchart of the operation of the Interval Timer is shown in Figure 9. Execution of the RESET command by the CPU causes TIMELP and TIMERR to be reset and LDIR to be set. Resetting LDIR causes the contents of the Interval Register to be loaded into the Interval Timer, thus beginning the selected time interval. The timer is decremented every 64 internal clock cycles (every 2 internal clock cycles when in Test Mode) until it reaches zero, at which time the Interval Timer is reloaded by the Interval Register and TIMELP is set. If TIMELP was already set, TIMERR is set to indicate that TIMELP was not cleared by the CPU before the next time period elapsed. Each time LDIR is reset the contents of the Interval Register are loaded into the Interval Timer, thus restarting the time.



Device Application

This section describes the software interface between the CPU and the S9902 ACC and discusses some of the design considerations in the use of this device in asynchronous communications applications.

Device Initialization

The ACC is initialized by the CPU issuing the RESET command, followed by loading the Control, Interval, Receive Data Rate, and Transmit Data Rate registers. Assume that the value to be loaded into the CRU Base Register (register 12) in order to point to bit 0 is 0040₁₆. In this application, characters will have 7 bits of data plus even parity and one stop bit. The 0 input to the ACC is a 3MHz signal. The ACC will divide this signal frequency by 3 to generate an internal clock frequency of 1MHz. An interrupt will be generated by the Interval Timer every 1.6 milliseconds when timer interrupts are enabled. The transmitter will operate at a data rate of 300 bits per second and the receiver will operate

at 1200 bits per second. Had it been desired that both the transmitter and receiver operate at 300 bits per second, the "LDCR @RDR,11" instruction would have been deleted, and the "LDCR @XDR,12" instruction would have caused both data rate registers to be loaded and LRDR and LXDR to have been reset.

Initialization Program

The initialization program for the configuration previously described is as shown below. The RESET command disables all interrupts, initializes all controllers, sets the four register load control flags (LDCTRL, LDIR, LRDR, and LXDR). Loading the last bits of each of the registers causes the load control flag to be automatically reset.


```

LI      R12,>40      INITIALIZE CRU BASE
SB0    31            RESET COMMAND
LDCR   @CNTRL, 8    LOAD CONTROL AND RESET LDCTRL
LDCR   @INTVL, 8    LOAD INTERVAL AND RESET LDIR
LDCR   @RDR, 11    LOAD RDR AND RESET LRDR
LDCR   @XDR, 12    LOAD XDR AND RESET LXDR
.
.
.
CNTRL  BYTE        >A2
INTVL  BYTE        1600/64
RDR    DATA       >1A1
XDR    DATA       >4D0
    
```

The RESET command initializes all subcontrollers, disables interrupts, and sets LDCTRL, LDIR, LRDR, and LXDR, enabling loading of the control register.

Control Register


The options described previously are selected by loading the value shown below.



S9900 FAMILY

Interval Register


The interval register is to be set up to generate an interrupt every 1.6 milliseconds. The value loaded into the interval register specifies the number of 64 microsecond increments in the total interval.



$25 \times 64 \text{ MICROSECONDS} = 1.6 \text{ MILLISECONDS}$

Receive Data Rate Register


The data rate for the receiver is to be 1200 bits per second. The value to be loaded into the Receive Data Rate Register is as shown:



$10^6 \div 1 \div 417 \div 2 = 1199.04 \text{ BITS PER SECOND}$

Transmit Data Rate Register

The data rate for the transmitter is to be 300 bits per second. The value to be loaded into the Transmit Data Rate Register is:



$1 \times 10^6 \div 8 \div 208 \div 2 = 300.48 \text{ BITS PER SECOND}$

Data Transmission

The subroutine shown below demonstrates a simple loop for the transmitting of a block of data.

```

LI      R0, LISTAD      INITIALIZE LIST POINTER
LI      R1, COUNT       INITIALIZE BLOCK COUNT
LI      R12, CRUBAS     INITIALIZE CRU BASE
SBO     16              TURN OFF TRANSMITTER
XMTLP   TB      22      WAIT FOR XBRE = 1
JNE     XMTLP
LDCR   *R0 + ,8        LOAD CHARACTER INCREMENT POINTER RESET XBRE
DEC     R1              DECREMENT COUNT
JNE     XMTLP          LOOP IF NOT COMPLETE
SBZ     16              TURN OFF TRANSMITTER

```

After initializing the list pointer, block count, and CRU base address, RTSON is set to cause the transmitter and the RTS output to become active. Data transmission does not begin, however, until the CTS input becomes active. After the final character is loaded into the transmit buffer register. RTSON is reset. The transmitter and the RTS output do not become inactive until the final character has been completely transmitted.

Data Reception

The software shown below will cause a block of data to be received and stored in memory.

```

CARRET  BYTE  >OD
RCVBLK  LI      R2, RCVLST  INITIALIZE LIST COUNT
        LI      R3, MXRCNT  INITIALIZE MAX COUNT
        LI      R4, CARRET  SET UP END OF BLOCK CHARACTER
RCVLP   TB      21         WAIT FOR RBRL = 1
JNE     RCVLP
STCR   *R2,8        STORE CHARACTER
SBZ     18          RESET RBRL
DEC     R3          DECREMENT COUNT
JEQ     RCVEND      END IF COUNT = 0
CB      *R2 + ,R4    COMPARE TO EOB CHARACTER, INCREMENT POINTER
JNE     RCVLP       LOOP IF NOT COMPLETE
RCVEND  RT          END OF SUBROUTINE

```

Register Loading After Initialization

The control, interval, and data rate registers may be reloaded after initialization. For example, it may be desirable to change the interval of the timer. Assume, for sample, that the interval is to be changed to 10.24 milliseconds. The instruction sequence is as follows:

```

SBO     13          SET LOAD CONTROL FLAG
LDCR   @INTVL2,8   LOAD REGISTER, RESET FLAG
      .
      .
      .
INTVL2  BYTE  10240/64

```

Caution should be exercised when transmitter interrupts are enabled to ensure that the transmitter interrupt does not occur while the load control flag is set. For example, if the transmitter interrupts between execution of the "SBO 13" and the next instruction, the transmit buffer is not enabled for loading when the transmitter interrupt service routine is entered because the LDIR flag is set. This situation may be avoided by the following sequence:

	BLWP	@INTVCHG	CALL SUBROUTINE
	.		
	.		
ITV CPC	LI MI	0	MASK ALL INTERRUPTS
	MOV	@24(R13), R1Z	LOAD CRU BASE ADDRESS
	SBO	13	SET FLAG
	LDCR	@INTVL2,8	LOAD REGISTER AND RESET FLAG
	RTWP		RESTORE MASK AND RETURN
	.		
	.		
ITVCHG	DATA	ACCWP, ITVCPC	
INTVL2	BYTE	10240/64	

In this case all interrupts are masked, ensuring that all interrupts are disabled while the load control flag is set.



GOULD

AMI Semiconductors



Future Products

COMMUNICATION PRODUCTS

S3559 Call Progress Monitor With DTMF and Pulse Dialer

MEMORIES

S63256 256K CMOS ROM

S63512 512K CMOS ROM

SEMI-CUSTOM PRODUCTS

Two Micron Family of Gate Arrays and Standard Cells

1.25 Micron Family of Gate Arrays and Standard Cells

MICROPROCESSORS/MICROCOMPUTERS

S6845E CRT Controller

S9224 Universal Disk Controller

S65C51 UART

S80 Operating System Processor Family

**FUTURE
PRODUCTS**



Application Note Summary

COMMUNICATION PRODUCTS

S2559 DTMF Tone Generator	Describes the design considerations, test methods, and results obtained using the S2559 Tone Generator family in DTMF pushbutton telephones. Interface with type 500 and 2500 networks are discussed. Use in ancillary equipment is also covered.
----------------------------------	---

Using the S3525A/B	DTMF Bandsplit Filter
---------------------------	-----------------------

S6800 FAMILY

A Minimal S6802/S6846 Systems Design	Details how to make an S6802/S6846 version of the EVK in a minimal systems application.
---	---

S68045 Compared with Motorola MC6845	Describes the fundamental differences between the two devices.
---	--

S9900 FAMILY

S9900 Minimum System Design with the S9900 16-Bit Microprocessor	This design uses just the CPU, a 1K ROM, a 2K RAM, a clock and six smaller IC's.
---	--

S9900 Controlled Dot Maxtrix Printer	S9900 shows how to control a 7040 series dot matrix printer in a minimal systems application.
---	---

S80 FAMILY


An Example System Using the S83 OS Processor™	Gives an example of one possible system using the S83 OS Processor.
--	---



GOULD

AMI

Semiconductors



General Information

MOS Processes

Process Descriptions


Each of the major MOS processes is described on the following pages. First, the established production proven processes are described, followed by those advanced processes, which are starting to go into volume production now. In each case, the basic processes is described first, followed by an explanation of its advantages, applications, etc.

P-Channel Metal Gate Process

Of all the basic MOS processes, P-Channel Metal Gate is the oldest and the most completely developed. It has served as the foundation for the MOS/LSI industry and still finds

use today in some devices. Several versions of this process have evolved since its earliest days. A thin slice (8 to 10 mils) of lightly doped N-type silicon wafer serves as the substrate or body of the MOS transistor. Two closely spaced, heavily doped P-type regions, the source and drain, are formed within the substrate by selective diffusion of an impurity that provides holes as majority electrical carriers. A thin deposited layer of aluminum metal, the gate, covers the area between the source and drain regions, but is electrically insulated from the substrate by a thin layer (1000-15000Å) of silicon dioxide. The P-Channel transistor is turned on by a negative gate voltage and conducts current between the source and the drain by means of holes as the majority carriers.

Figure B.1. Summary of MOS Process Characteristics



The basic P-Channel metal gate process can be subdivided into two general categories: **High-threshold and low-threshold**. Various manufacturers use different techniques (particularly so with the low threshold process) to achieve similar results, but the difference between them always rests in the threshold voltage V_T required to turn a transistor on. The high threshold V_T is typically -3 to -5 volts and the low threshold V_T is typically -1.5 to -2.5 volts.

The original technique used to achieve the difference in threshold voltages was by the use of substrates with different crystalline structures. The high V_T process used [111] silicon whereas, the low V_T process used [100] silicon. The difference in the silicon structure causes the surface charge between the substrate and the silicon dioxide to change in such a manner that it lowers the threshold voltages.


One of the main advantages of lowering V_T is the ability to interface the device with TTL circuitry. However, the use of [100] silicon carries with it a distinct disadvantage also. Just as the surface layer of the [100] silicon can be inverted by a lower V_T , so it also can be inverted at other random locations—through the thick oxide layers—by large voltages that may appear in the metal interconnections between circuit components. This is undesirable because it creates parasitic transistors, which interfere with circuit operation. The maximum voltage that can be carried in the interconnections is called the parasitic field oxide threshold voltage V_{TF} , and generally limits the overall voltage at which a circuit can operate. This, then, is the main factor that limits the use of the [100] low V_T process. A drop in V_{TF} between a high V_T and low V_T process may, for example, be from $-28V$ to $-17V$.

The low V_T process, because of its lower operating voltages, usually produces circuits with a lower operating speed than the high V_T process, but is easier to interface with other circuits, consumes less power, and therefore is more suitable for clocked circuits. Both P-Channel metal gate processes yield devices slower in speed than those made by other MOS processes, and have a relatively poor speed/power product. Both processes require two power supplies in most circuit designs, but the high V_T process, because it operates at a high threshold voltage, has excellent noise immunity.

Ion Implanted P-Channel Metal Gate Process

The P-Channel Ion Implanted process uses essentially the same geometrical structure and the same materials as the high V_T P-Channel process, but includes the ion implantation step. The purpose of ion implantation is to introduce P-type impurity ions into the substrate in the limited area under the gate electrode. By changing the characteristics of the substrate in the gate area, it is possible to lower the threshold voltage V_T of the transistor, without influencing any other of its properties.

Figure B.2. shows the ion implantation step in a diagrammatic manner. It is performed after the gate oxide is grown, but before the source, gate, and drain metallization deposition. The wafer is exposed to an ion beam which penetrates through the thin gate oxide layer and implants ions into the silicon substrate. Other areas of the substrate are protected both by the thicker oxide layer and sometimes also by other masking means. Ion implantation can be used with any process and, therefore could, except for the custom of the industry, be considered a special technique, rather than a process in itself.



The implantation of P-type ions into the substrate, in effect, reduces the effective concentration of N-type ions in the channel area and thus lowers the V_T required to turn the transistor on. At the same time, it does not alter the N-type ion concentration elsewhere in the substrate and therefore, does not reduce the parasitic field oxide threshold voltage V_{TF} (a problem with the low V_T P-Channel Metal Gate process, described above). The [111] silicon usually is used in ion-implanted transistors.

In fact, if the channel area is exposed to the ion beam long enough, the substrate in the area can be turned into P-type silicon (while the body of the substrate still remains N-type) and the transistor becomes a depletion mode device. In any circuit some transistors can be made enhancement type, while others are depletion type, and the combination is a very useful circuit design tool.

The Ion-implanted P-Channel Metal Gate process is very much in use today. Among all the processes, it represents a good optimization between cost and performance and thus is the logical choice for many common circuits, such as memory devices, data handling (communication) circuits, and others.

MOS Processes

Because of its low V_T , it offers the designer a choice of using low power supply voltages to conserve power or increase supply voltages to get more driving power and thus increase speed. At low power levels it is more feasible to implement clock generating and gating circuits on the chip. In most circuit designs only a single power supply voltage is required.

N-Channel Process

Historically, N-Channel process and its advantages were known well at the time when the first P-Channel devices were successfully manufactured; however, it was much more difficult to produce N-Channel. One of the main reasons was that the polarity of intrinsic charges in the materials combined in such a way that a transistor was on at 0V and had a V_T of only a few tenths of a volt (**positive**). Thus, the transistor operated as a marginal depletion mode device without a well-defined on/off biasing range. Attempts to raise V_T by varying gate oxide thickness, increasing the substrate doping, and back biasing the substrate, created other objectionable results and it was not until research into materials, along with ion implantation, silicon gates, and other improvements came about that N-Channel became practical for high density circuits.


The N-Channel process gained its strength only after the P-Channel process, ion implantation, and silicon gate all were already well developed. N-Channel went into volume productions with advent of the 4K dynamic RAM and the microprocessor, both of which required speed and high density. Because P-Channel processes were nearing their limits in both of these respects, N-Channel became the logical answer.

The N-Channel process is structurally different from any of the processes described so far, in that the source, drain, and channel all are N-type silicon, whereas the body of the substrate is P-type. Conduction in the N-Channel is by means of electrons, rather than holes.

The main advantage of the N-Channel process is that the mobility of electrons is about three times greater than that of holes and, therefore, N-Channel transistors are faster than P-Channel. In addition, the increased mobility allows more current flow in a channel of any given size, and therefore N-Channel transistors can be made smaller. The positive gate voltage allows an N-Channel transistor to be completely compatible with TTL.

Although metal gate N-Channel processes have been used, the predominant N-Channel process is a silicon gate process. Among the advantages of silicon gate is the possibility of a buried layer of interconnect lines, in addition to the normal aluminum interconnections deposited on the surface of the chip. This gives the circuit designer more latitude in layout and often allows the reduction of the total chip size. Because the polysilicon gate electrode is deposited in a

separate step, after the thick oxide layer is in place, the simultaneous deposition of additional polysilicon interconnect lines is only a matter of masking. These interconnect lines are buried by later steps, as shown in Figure B.3.



One minor limitation associated with the buried interconnect lines is their location. Because the source and drain diffusions are done after the polysilicon is deposited [see (a) of Figure B.3] the interconnect lines cannot be located over these diffusion regions.

A second advantage of a silicon gate is associated with the reduction of overlap between the gate and both the source and drain. This reduces the parasitic capacitance at each location and improves speed, as well as power consumption characteristics. Whereas in the metal gate process, the P region source and drain diffusion must be done prior to deposition of the gate electrode, in silicon gate process, the electrode is in place during diffusion, see (a) of Figure B.3. Therefore, no planned overlap for manufacturing tolerance purposes need exist and the gate is said to be **self-aligned**. The only overlap that occurs is due to the normal lateral extension of the source and drain regions during the diffusion process.

The silicon-gate process produces devices that are more compact than metal gate, and are slightly faster because of the reduced gate overlap capacitance. Because the basic silicon gate process is relatively simple, it is also economical. It is a versatile process that is used in memory devices and most any other circuit.

MOS Processes

Polysilicon can thus cross directly from P- to N-Channel device areas without the need for bridges or polysilicon-dioxide contacts.

A variant of the all n+ (See Figure B.7) polysilicon process just discussed uses basically the selective field-oxide approach except that the P-Wells are not continuous under the field-oxide areas; they are instead bounded by field-

oxide edges. Since the P-Wells are naturally isolated from one another, the process is called n+ poly-isolated P-Well. The isolated wells must all be connected to ground; if they are left floating, circuit malfunctions are bound to occur. The grounding is done either with p+ diffusions or with top-side metalization that covers a p+ -to-P-Well contact diffusion.

Figure B.4. Crossover and Schematic Diagram of a CMOS Inverter








Figure B.5. n + / p + Polysilicon Approach





THE FIRST HIGH-PERFORMANCE COMPLEMENTARY-MOS PLANAR PROCESS. ITS DRAWBACKS: TWO TYPES OF POLYSILICON ARE USED, AND THE UNAVAILABILITY OF FIELD IMPLANT DOPING TIES FIELD THRESHOLD TO DEVICE THRESHOLDS.

Figure B.6. n+ - Only Polysilicon Approach



ALL NEW HIGH-PERFORMANCE CMOS CIRCUITS WILL USE ONE TYPE OF POLYSILICON. THIS VERSION HAS A UBIQUITOUS P-WELL: THAT IS, SERIES N-CHANNEL DEVICES SIT IN A COMMON P-WELL, WHICH, IMPLANTED BEFORE FIELD OXIDATION, RUNS UNDER THE FIELD OXIDE. THIS IS AMI'S PREFERRED CMOS PROCESS FORMAT FOR ALL NEW DESIGNS.

Figure B.7. Isolated Wells



THE THIRD CMOS APPROACH ISOLATES ALL N-CHANNEL DEVICES IN SEPARATE P-WELLS, SINCE THE ISOLATED WELLS MUST BE DOPED MUCH MORE HEAVILY THAN THOSE OF THE UBIQUITOUS-WELL APPROACH, n^+ -TO P-WELL CAPACITANCE IS GREATER AND SWITCHING SPEEDS LOWER. THIS IS AN n^+ -ONLY POLYSILICON PROCESS.

MOS Processes


In the Isolated-Well process, the P-Well must be doped much more heavily than in the Ubiquitous-Well process. One result is a higher junction capacitance between the n+ areas and the wells that both slows switching speeds and raises the power dissipation of a device. Even though the speed loss could be compensated for by slightly shorter channel lengths, the operating power still remains high.

Although currently available from Gould AMI and other manufacturers, the Isolated-Well process is in fact not recommended for new designs by Gould AMI. Its layout takes up more area than does one using the Ubiquitous-Well approach, even though its P-Well to p+ area spacing is slightly less.

Table 1. Layout Compatibility Concerns for CMOS Processes

Layout Feature	n + / p + Polysilicon Ubiquitous P-Well	n + - Only Polysilicon Ubiquitous P-Well	n + - Only Polysilicon Isolated P-Well
Buried Contact	X	No	No
Polysilicon Diode Contact	Yes	X	X
P-Well Isolation With Diffusion Mask	No	No	Yes
Tight P-Well-To-p+ Spacing	No	No	Yes
Layout Care Required For P-Well Electrical Contacts	No	No	Yes

Figure B.8. Comparative Data on Major MOS Processes



MOS Processes

7.5 Micron CMOS Process Parameters

Parameter	Low V_T		High V_T		Comments
	Min.	Max.	Min.	Max.	
V_{TN}	.55	.85	1.0	1.5	N-Channel Threshold at $1\mu A$ 50 x 7.5μ Device (Volts)
V_{TP}	-.4	-.95	-.8	-1.4	P-Channel Threshold at $1\mu A$ 50 x 7.5μ Device (Volts)
V_{TF}	8		15		Poly Field Threshold at $1\mu A$ 50 x 10μ Device (Volts)
BV_{DSS}	24	—	28	—	Drain-Source Breakdown (Volts)
R_{DIFF} P+	30	39	28	33	Diffusion Resistivity Ω/\square Diffusion Resistivity Ω/\square
N+	9	15	9.1	12.6	
R_{POLY} P+	118	172	80	140	Poly Resistivity Ω/\square Poly Resistivity Ω/\square
N+	30	60	29	39	
T_{OX}	1300		1200		Gate Oxide Thickness, In Angstroms
X_j P+	1.8*		1.8*		Junction Depth, In μ Junction Depth, In μ
N+	2.0*		2.0*		
Operating Voltage	—	5	5	12	In Volts
Max Rating	—	5.5	—	13.2	In Volts
Process Designator	CTA	CTA	CTE	CTE	

(*Typical)

CMOS I Process Parameters

Parameter	General Purpose				Double Poly				HAND ROM				Comments
	High V		Low V		High V		Low V		High V		Low V		
	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
V_{TN}	0.7	1.3	0.5	1.1	0.7	1.3	0.5	1.1	0.7	1.3	0.5	1.1	N-Channel Threshold 50 x 5μ Device (Volts)
V_{TP}	-0.7	-1.3	-0.5	-1.1	-0.7	-1.3	-0.5	-1.1	-0.7	-1.3	-0.5	-1.1	P-Channel Threshold 50 x 5μ Device (Volts)
V_{TF}	17	—	7	—	17	—	7	—	17	—	7	—	Poly Field Threshold (Volts)
BV_{DSS}	17	—	7	—	17	—	7	—	17	—	7	—	Drain-Source Breakdown (Volts)
R_{DIFF} P+	15	35	15	35	15	35	15	35	15	35	15	35	Diffusion Resistivity Ω/\square Diffusion Resistivity Ω/\square
N+	35	80	35	80	35	80	35	80	35	80	35	80	
R_{POLY}	15	45	15	45	15	45	15	45	15	45	15	45	Poly Resistivity Ω/\square (All poly is N+)
T_{OX}	750	850	750	850	750	850	750	850	750	850	750	850	Gate Oxide Thickness, In Angstroms
X_j P+	1.2*		1.2*		1.2*		1.2*		1.2*		1.2*		Junction Depth, In μ Junction Depth, In μ
N+	1.5*		1.5*		1.5*		1.5*		1.5*		1.5*		
Operating Voltage	2.2	13.2	1.5	5.5	2.2	13.2	1.5	5.5	2.2	13.2	1.5	5.5	In Volts
Max Rating	—	13.2	—	5.5	—	13.2	—	5.5	—	13.2	—	5.5	In Volts
Process Designator	CVA	CVA	CVH	CVH	CVB	CVB	CVE	CVE	CVD	CVD	CVC	CVC	

(*Typical)

CMOS II Process Parameters (P-Well)

Parameter	Single Metal		Double Metal		Comments
	Min.	Max.	Min.	Max.	
V_{TN}	0.6	1.0	0.6	1.0	N-Channel Threshold (Volts)
V_{TP}	-0.6	-1.0	-0.6	-1.0	P-Channel Threshold (Volts)
V_{TF}	14.0	—	12.0	—	Poly Field Threshold (Volts)
BV_{DSS}	12.0	—	10.0	—	Drain-Source Breakdown (Volts)
R_{DIFF} P+	50	100	50	100	Diffusion Resistivity Ω/\square Diffusion Resistivity Ω/\square
N+	15	40	15	40	
R_{POLY}	15	30	15	30	Poly Resistivity, Ω/\square (All Poly is N+)
T_{OX}	450	550	450	550	Gate Oxide Thickness, In Angstroms
X_j P+	0.3	0.5	0.3	0.5	Junction Depth, In Microns Junction Depth, In Microns
N+	0.3	0.5	0.3	0.5	
Operating Voltage	2.25	11.0	2.25	5.5	In Volts
Max Rating	—	11.0	—	7.5	In Volts
Process Designator	CCB, CCF, CCG		CCD		CCF Has Double Poly Capacitor CCG Has Poly Capacitor and Depletion N-Channel

MOS Processes

6 & 5 Micron SiGate NMOS Process Parameters

Parameter	6 Micron				5 Micron				Comments
	Low V _T		High V _T		16.67/Process Shrink				
	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
V _{TE}	0.6	1.0	0.8	1.2	.75	1.25	0.6	1.0	Extrapolated Enhancement Threshold on a 50 x 6μ Transistor (Volts)
V _{TD}	-3.0	-4.0	-2.5	-3.5	-2.5	-3.5	-2.5	-3.5	Extrapolated Depletion Threshold on a 50 x 50μ Transistor (Volts)
V _{TN}	—	—	—	—	—	—	-.2	-.2	Intrinsic Device Threshold 50 x 6μ Transistor (Volts)
V _{TDD}	—	—	—	—	—	—	-4.35	-3.65	Deep Depletion Threshold (Volts)
V _{TF}	13	40	13	40	12	30	10	—	Poly Field Threshold (Volts)
B _{VSS}	14	—	14	—	12	—	10	—	Drain-Source Breakdown on 50 x 50μ Transistor
R _{DIFF}	8	14	8	14	8	14	8	25	N+ Region Resistivity Ω/□
R _{POLY}	20	40	20	40	20	40	20	40	N+ Doped Poly Resistivity Ω/□
T _{OX}	1000	1150	1000	1150	750	850	750	850	Gate Oxide Thickness, In Angstroms
X _J	1.2	1.6	1.2	1.6	0.8	1.2	0.8	1.2	Junction Depth, In μ
Operating Voltage	5	12	5	12	5	12	5	12	In Volts
Max Rating	—	13.2	—	13.2	—	13.2	—	13.2	In Volts
Process Designator	NVC	NVC	NVD	NVD	NVS	NVS	NEA/NEC	NEA/NEC	

NMOS I & NMOS II Process Parameters

Parameter	NMOS I				NMOS II				Comments
	4V _T		Std.		4V _T		Std.		
	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
V _{TE}	0.6	1.0	0.6	1.0	0.6	1.0	0.6	1.0	Extrapolated Enhancement Threshold Voltage on a 50 x 4μ Transistor (4μ Processes) or 50 x 3μ Transistor (3μ Processes) (Volts)
V _{TD}	-3.5	-2.5	-3.5	-2.5	-3.5	-2.5	-3.5	-2.5	Extrapolated Threshold 50 x 50μ Device (Volts)
V _{TN}	-0.15	+0.15	N/A	N/A	-0.15	+0.15	N/A	N/A	Extrapolated Threshold 50 x 6μ Device (Volts)
V _{TDD}	-4.35	-3.65	N/A	N/A	-4.85	-4.15	N/A	N/A	Extrapolated Threshold 50 x 50μ Device (Volts)
V _{TF}	7.5	—	7.5	—	7.5	—	7.5	—	Poly Field Threshold (Volts)
B _{VSS}	7.5	—	7.5	—	7.5	—	7.5	—	Punch Through Voltage 50 x 4μ Device (4μ Processes) or 50 x 3μ Device (3μ Processes) (Volts)
R _{DIFF}	15	30	15	30	15	30	15	30	Diffusion Resistivity Ω/□
R _{POLY}	20	50	20	50	20	40	20	40	Poly Resistivity Ω/□
T _{OX}	650	750	650	750	450	550	450	550	Gate Oxide Thickness, In Angstroms
X _J	0.3	0.5	0.3	0.5	0.3	0.5	0.3	0.5	N+ Junction Depth, In μ
Operating Voltage	—	5/12	—	5/12	—	5	—	5	In Volts
Max Rating	—	5.5/13.2	—	5.5/13.2	—	5.5	—	5.5	In Volts
Process Designator	NDD	NDD	NDE	NDE	NCC	NCC	NCA	NCA	

7.5 Micron Metal Gate PMOS Process Parameters

Parameter	High V _T		0 Implant		Med V _T		Low V _T		1 Implant		2 Implant		Comments
	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
	V _{TE}	-3.25	-4.95	-2.8	-4.2	-1.8	-2.5	-1.0	-1.8	-1.2	-2.0	—	
V _{TD}	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	4.0	5.0	—	—	Depletion Measurement on a 50μ Transistor (Volts)
V _{TF}	30	—	25	—	17	—	25	—	25	—	—	—	Field Threshold (Volts)
B _{VSS}	30	—	30	—	30	—	22	—	22	—	—	—	Drain-Source Breakdown (Volts)
R _{DIFF}	30	60	30	60	30	60	30	60	30	60	30	60	Sheet Resistivity Ω/□
I _{DS/MA}	1.25	2.55	0.8	2.2	0.8	2.0	2.8	4.0	2	4	—	—	Drain-Source Current (mA)
B _{VOXG}	120	—	80	—	100	—	90	—	90	—	—	—	Gate Oxide Breakdown (Volts)
X _J	1.7	1.9	1.7	1.9	1.7	1.9	1.7	1.9	1.7	1.9	1.7	1.9	Junction Depth, In μ
Process Designator	PMC	PMC	PMT	PMT	PMD	PMD	PNR	PNR	POG	POG	POG	POG	

MOS Processes

CMOS II Process Parameters (N-Well)

Parameter	Single Metal		Double Metal		Comments	
	Min.	Max.	Min.	Max.		
V _{TN}	0.6	1.0	0.6	1.0	N-Channel Threshold (Volts)	
V _{TP}	-0.6	-1.0	-0.6	-1.0	P-Channel Threshold (Volts)	
V _{TF}	14.0	—	12.0	—	Poly Field Threshold (Volts)	
BV _{DSS}	12.0	—	10.0	—	Drain-Source Breakdown (Volts)	
R _D IFF	P+	50	100	50	100	Diffusion Resistivity Ω/□ Diffusion Resistivity Ω/□
	N+	15	40	15	40	
R _P POLY	15	30	15	30	Poly Resistivity, Ω/□ (All Poly is N+)	
T _{OX}	390	460	390	460	Gate Oxide Thickness, in Angstroms	
X _J	P+	0.3	0.5	0.3	0.5	Junction Depth, in Microns Junction Depth, in Microns
	N+	0.3	0.5	0.3	0.5	
Operating Voltage	2.25	11.0	2.25	5.5	In Volts	
Max Rating	—	11.0	—	7.5	In Volts	
Process Designator	CCN/CCO		CCP		CCO Has Double Poly Capacitor	

CMOS III Process Parameters (Twin-Tub)

Parameter	Single Metal		Double Metal		Comments	
	Min.	Max.	Min.	Max.		
V _{TN}	0.5	1.0	0.5	1.0	N-Channel Threshold (Volts)	
V _{TP}	-0.5	-1.0	-0.5	-1.0	P-Channel Threshold (Volts)	
V _{TF}	10.0	—	10.0	—	Poly Field Threshold (Volts)	
BV _{DSS}	8.0	—	8.0	—	Drain-Source Breakdown (Volts)	
R _D IFF	P+	60	100	60	100	Diffusion Resistivity Ω/□ Diffusion Resistivity Ω/□
	N+	40	60	40	60	
R _P POLY	20	30	20	30	N+ Poly Silicon Resistivity Ω/□ (All Poly is N+)	
T _{OX}	270	330	270	330	Gate Oxide Thickness, in Angstroms	
X _J	P+	0.25	0.35	0.25	0.35	Junction Depth, in Microns Junction Depth, in Microns
	N+	0.25	0.40	0.35	0.40	
Operating Voltage	2.25	5.5	2.25	5.5	In Volts	
Max Rating	—	7.0	—	7.0	In Volts	
Process Designator	CBA, CBC		CBB, CBD		CBA & CBB Use P-type Substrate CBC & CBD Use N-type Substrate	

Technology Comparison

Feature	NMOS		CMOS		
	NMOS I	NMOS II	CMOS I	CMOS II	CMOS III
Channel Length (Effect)	2.4	1.9	3.0	2.1	1.5
Channel Length (Drawn)	3.5	3.0	5.0	3.0	2.0
Field OX Pitch (μm)	7.5	6.0	10.0	6.0	4.5
Poly Pitch (μm)	7.5	6.0	10.0	6.0	4.0
Metal Pitch (μm)	8.5	7.0	10.0	7.0	5.0
		8.0		9.0	5.0
Channel Width (Drawn) (μm)	4.0	3.0	5.0	3.0	2.5
Contact Size (μm)	4×4	3×3	5×5	3×3	2×2
Inverter Delay (ns) (I _O = 1)	2.5	1.5	2.9	1.7	1.2
Power Supply (V)	5-12	5	5-12	5-10	5
Gate OX Thickness (Å)	700	500	800	500	300



Product Assurance Program

Introduction

Quality is one of the most used, least understood, and variously defined assets of the semiconductor industry. At Gould AMI we have always known just how important effective quality assurance, quality control, and reliability monitoring are in the ability to deliver a repeatably reliable product. Particularly, through the manufacture of custom MOS/LSI, experience has proved that one of the most important tasks of quality assurance is the effective control and monitoring of manufacturing processes. Such control and monitoring has a twofold purpose: to assure a consistently good product, and to assure that the product can be manufactured at a later date with the same degree of reliability.

To effectively achieve these objectives, Gould AMI has developed a Product Assurance Program consisting of three major functions:

- Quality Control
- Quality Assurance
- Reliability

Each function has a different area of concern, but all share the responsibility for a reliable product.

The Gould AMI Product Assurance Program

The program is based on MIL-STD-883, MIL-M-38510, and MIL-Q-9858A methods. Under this program, Gould AMI manufactures highest quality MOS devices for all segments of the commercial and industrial market and, under special adaptations of the basic program, also manufactures high reliability devices to full military specifications for specific customers.

The three aspects of the Gould AMI Product Assurance Program—Quality Control, Quality Assurance, and Reliability—have been developed as a result of many years of experience in MOS device design and manufacture.

Quality Control establishes that every method meets or fails to meet, processing or production standards—**QC checks methods**.

Quality Assurance establishes that every method meets, or fails to meet, product parameters—**QA checks results**.

Reliability establishes that QA and QC are effective—**Reliability checks device performance**.

One indication that the Gould AMI Product Assurance Program has been effective is that NASA has endorsed Gould AMI products for flight quality hardware since 1967. The Lunar Landers and Mars Landers all have incorporated Gould AMI circuits, and Gould AMI circuits have also been utilized in the Viking and Vinson programs, as well as many other military airborne and reconnaissance hardware programs.

Quality Control

The Quality Control function in Gould AMI's Product Assurance Program involves constant monitoring of all aspects of materials and production, starting with the raw materials purchased, through all processing steps, to device shipment. There are three major areas of Quality

Control:

- Incoming Materials Control
- Microlithography Control
- Process/Assembly Control

Incoming Materials Control

All purchased materials, including raw silicon, are checked carefully to various test and sampling plans. The purpose of incoming materials inspection is to ensure that all items required for the production of Gould AMI MOS circuits meet such standards as are required for the production of high quality, high reliability devices.

Incoming inspection is performed to specifications agreed to by suppliers of all materials. The Quality Control group continuously analyzes supplier performance, performs comparative analysis of different suppliers, and qualifies the suppliers.

Tests are performed on all direct material, including packages, wire, lids, eutectics, and lead frames. These tests are performed using a basic sampling plan in accordance with MIL-S-19500, generally to a Lot Tolerance Percent Defective (LTPD) level of 10%. The AQL must be below 1% overall.

Two incoming material inspection sequences illustrate the thoroughness of Gould AMI Quality Control:

- Purchased packages are first inspected visually. Then, dimensional inspections are performed, followed by a full functional inspection, which subjects the packages to an entire production run simulation. Finally, a full electrical evaluation is made, including checks of the insulation, resistance, and lead-to-lead isolation. A package lot which passes these tests to an acceptable LTPD level is accepted.
- Raw silicon must also pass visual and dimensional checks. In addition, a preferential etch quality inspection is performed. For this inspection, the underlayers of bulk silicon are examined for potential anomalies such as dislocation, slippage or etch pits. Resistivity of the silicon is also tested.

Microlithography Control

Microlithography involves the processes which result in finished working plates, used for the fabrication of wafers. These processes are pattern or artwork generation, photo-reduction, and the actual printing of the working plates.

Pattern generation now is the most common practice at Gould AMI. The circuit layout is digitized and stored on a tape, which then is read into an automated pattern generator which prints a highly accurate 10x reticle directly.

In cases where the more traditional method of artwork generation is used whether Rubylith, Gerber Plots, Gould AMI generated or customer generated—the artwork is thoroughly inspected. It is checked for level-to-level registration and dimensional tolerances. Also, a close visual inspection of the workmanship is made. Gould AMI artwork is usually produced at 200x magnification and

Product Assurance Program

must conform to stringent design rules, which have been developed over a period of years as part of the process control requirements.

Acceptable artwork is photographically reduced to a 20x magnification, and then further to a 10x magnification. The resulting 10x reticles are then used for producing 1x masters. The masters undergo severe registration comparisons to a registration master and all dimensions are checked to insure that reductions have been precise. During this step, image and geometry are scrutinized for missing or faded portions and other possible photographic omissions.

For a typical N-Channel silicon gate device, master sets are checked at all six geometry levels in various combinations against each other and against a proven master set. Allowable deviations within the die are limited to 0.5 micron, deviations within a plate are limited to 1 micron, and all plate deviations are considered cumulatively.

Upon successful completion of a device master set, it is released to manufacturing where the 1x plates are printed. A sample inspection is performed by manufacturing on each 30-plate lot and the entire lot is returned to Quality Control for final acceptance. Quality Control performs audits on each manufacturing inspector daily, by sample inspection techniques.

The plates can be rejected first by manufacturing when the 30-plate lots are inspected, or by Quality Control when the lots are submitted for final acceptance. If either group rejects the plates, they are rescreened and then undergo the same inspection sequence. In the rescreening process, the plates undergo registration checks; visual checks for pin holes, protrusions, and faded or missing images, as well as all critical dimension checks.

Process Control


Once device production has started in manufacturing, Gould AMI Quality Control becomes involved in one of the most important aspects of the Product Assurance Program—the analysis and monitoring of virtually all production processes, equipment, and devices.

Process controls are performed in the fabrication area, by the Quality Control Fabrication Group, to assure adherence to specifications. This involves checks on operators, equipment and environment. Operators are tested for familiarity with equipment and adherence to procedure. Equipment is closely checked both through calibration and maintenance audits. Environmental control involves close monitoring of temperature, relative humidity, water resistivity and bacteria content, as well as particle content in ambient air. All parameters are accurately controlled to minimize the possibility of contamination or adverse effects due to temperature or humidity excesses.

Experience has proven that such close control of the operators, equipment, and environment is highly effective towards improved quality and increased yields.

In addition to the specification adherence activities of the

Figure 1. Flowchart of Product Assurance Program Implementation



Introduction

Plastic Packages


Gould AMI's plastic packages utilize transfer molded epoxy novalacs to provide the highest quality and most reliable plastic encapsulated custom and standard ICs available. Features include copper leadframes with sopot silver on P-DIPs, PCCs and SOICs utilizing a conductive adhesive with automated die bonding. This variety gives you the flexibility you desire, and assures you the best thermal and electrical performance available for your application.

Plastic Dual-In-Line Package

The Gould AMI plastic dual-in-line package is the equivalent of the widely accepted industry standard, refined by Gould AMI for MOS/VLSI applications. The package consists of a plastic body, transfer-molded directly onto the assembled leadframe and die. The leadframe is copper alloy, with external pins tin plated. Internally, there is a 150 μ in. silver spot on the die attach pad and on each bonding fingertip. Gold bonding wire is attached with the thermosonic gold ball bonding technique.

Materials of the leadframe, the package body, and the die attach are all closely matched in thermal expansion coefficients to provide optimum response to various thermal conditions. During manufacture every step of the process is rigorously monitored to assure maximum quality of the Gould AMI plastic package.

Available in 8, 14, 16, 18, 20, 22, 24, 28, 40, 48 and 64 pin configurations, our JEDEC standard P-DIPs are on 100 mil centers.




Plastic Chip Carrier

For gate arrays, standard cell designs and custom ICs, our new Plastic Chip Carrier (PCC) meets your need for a quality surface-mount quad package to support complex integrated circuits requiring high lead counts. An added benefit is the PCC's J-form leads which make it ideal for easy handling and shipping. The PCC is

transfer molded and thermosonically wire bonded. Die is mounted on a copper leadframe and external leads are tin plated.

Available in 44, 68 and 84 pin configurations, our JEDEC standard PCCs are on 50 mil centers.




Small Outline IC Package

Our small-outline integrated circuit (SOIC) package is the smallest dual-in-line package available, and is an excellent choice for maximum board density. It can be automatically surface mounted on your printed circuit board and is ideal for the automotive, telecommunications and computer industries, or any industry that re-

quires dense placement of chips on boards to fulfill heavy electronic capability requirements. The SOIC uses the standard gull wing lead form.

Available in 16 and 28 pin configurations, our JEDEC standard SOICs are on 50 mil centers.




Packaging

Pin Grid Array

Built on the same concept as the ceramic side brazed package, the Pin Grid Array is also suitable for high reliability applications but provides the opportunity for high density packaging with very high pin counts. The unique lead design makes it compatible with socket insertion mounting.

Most commonly supplied with an Al_2O_3 ceramic body, gold plating on the lead and die cavity, and sealed with a gold-tin eutectic solder on a Kovar/alloy 42 lid.

Available in 68, 84, 100, 120 and 144 pin configurations.



Introduction

Ceramic Packages


The ceramic and cerdip packages provided by Gould AMI are commonly used for high reliability applications. Glass or solder eutectic sealing and ceramic body yields excellent hermeticity characteristics, thereby insuring against device failure from moisture penetration..Gould AMI supplied a full range of ceramic packages to meet many applications.

Ceramic Package

Industry standard high performance, high reliability package, made of three layers of Al_2O_3 ceramic and nickel-plated refractory metal. Either a low temperature glass sealed ceramic lid or a gold tin eutectic sealed Kovar lid is used to form the hermetic cavity of this

package. Package leads are available with gold or tin plating for socket insertions or soldering.

Available in 14, 16, 18, 22, 24, 28, 40, 48 and 64 pin configurations.




Cerdip Package

The Cerdip dual-in-line package has the same high performance characteristics as the standard three-layer ceramic package yet is a cost-effective alternative. It is a military approved type package with excellent reliability characteristics.

The package consists of an Alumina (Al_2O_3) base and the same material lid, hermetically fused onto the base with low temperature solder glass.

Available in 14, 16, 18, 22, 24, 28 and 40 pin configurations.



Packaging


Chip Carrier Package

Chip carriers are the new industry standard in reducing package size. Built on the same concept as the highly reliable side-braze ceramic package, it is made of three layers of AL_2O_3 ceramic, refractory metalization and gold plating. The chip carrier also offers contact pads equally spaced on all four sides of the carrier resulting in increased package density, better electrical characteristics, and a more cost effective way of


packaging IC devices.

The package comes with a gold tin eutectic sealed metal lid or the low cost glass sealed ceramic lid creating a standard hermetic cavity.


Available in 20, 24, 28, 40, 44, 48, 52, 68 and 84 LD standard 3-layer versions on 50 mil center lines to JEDEC standards.




8-Pin Plastic




14-Pin Plastic




14-Pin Ceramic




16-Pin Plastic




16-Pin Cerdip




16-Pin Ceramic



16-Lead Plastic S.O.I.C.




18-Pin Ceramic




Packaging


18-Pin Cerdip




18-Pin Plastic




20-Lead Chip Carrier




20-Pin Plastic




22-Pin Plastic




22-Pin Ceramic




22-Pin Cerdip




24-Lead Chip Carrier




24-Pin Ceramic




24-Pin Cerdip




24-Pin Plastic




28-Pin Ceramic




28-Pin Plastic




28-Lead Plastic S.O.I.C.




28-Pin Cerdip




28-Lead Chip Carrier



36-Lead Ceramic Chip Carrier




40-Pin Ceramic




Packaging


40-Pin Plastic




40-Pin Cerdip




40-Lead Chip Carrier




44-Lead Plastic Chip Carrier




48-Lead Ceramic




52-Lead Chip Carrier




64-Pin Plastic




64-Pin Ceramic




68-Pin Grid Array




68-Lead Plastic Chip Carrier




68-Lead Chip Carrier




84-Pin Grid Array Outline




84-Lead Plastic Chip Carrier




84-Lead Chip Carrier



100-Pin Array Outline




120-Pin Grid Array Outline



Packaging

144-Pin Grid Array Outline



Terms of Sale

TERMS OF SALE

JANUARY 1984

1. **ACCEPTANCE:** THE TERMS OF SALE CONTAINED HEREIN APPLY TO ALL QUOTATIONS MADE AND PURCHASE ORDERS ENTERED INTO BY THE SELLER. SOME OF THE TERMS SET OUT HERE MAY DIFFER FROM THOSE IN BUYER'S PURCHASE ORDER AND SOME MAY BE NEW. THIS ACCEPTANCE IS CONDITIONAL ON BUYER'S ASSENT TO THE TERMS SET OUT HERE IN LIEU OF THOSE IN BUYER'S PURCHASE ORDER. SELLER'S FAILURE TO OBJECT TO PROVISIONS CONTAINED IN ANY COMMUNICATION FROM BUYER SHALL NOT BE DEEMED A WAIVER OF THE PROVISIONS OF THIS ACCEPTANCE. ANY CHANGES IN THE TERMS CONTAINED HEREIN MUST SPECIFICALLY BE AGREED TO IN WRITING BY AN OFFICER OF THE SELLER BEFORE BECOMING BINDING ON EITHER THE SELLER OR THE BUYER. All orders or contracts must be approved and accepted by the Seller at its home office. These terms shall be applicable whether or not they are attached to or enclosed with the products to be sold or sold hereunder. Prices for the items called for hereby are not subject to audit.

2. **PAYMENT:**

(a) Unless otherwise agreed, all invoices are due and payable thirty (30) days from date of invoice. No discounts are authorized. Shipments, deliveries, and performance of work shall at all times be subject to the approval of the Seller's credit department and the Seller may at any time decline to make any shipments or deliveries or perform any work except upon receipt of payment or upon terms and conditions or security satisfactory to such department.

(b) If, in the judgment of the Seller, the financial condition of the Buyer at any time does not justify continuation of production or shipment on the terms of payment originally specified, the Seller may require full or partial payment in advance and, in the event of the bankruptcy or insolvency of the Buyer or in the event any proceeding is brought by or against the Buyer under the bankruptcy or insolvency laws, the Seller shall be entitled to cancel any order then outstanding and shall receive reimbursement for its cancellation charges.

(c) Each shipment shall be considered a separate and independent transaction, and payment therefore shall be made accordingly. If shipments are delayed by the Buyer, payments shall become due on the date when the Seller is prepared to make shipment. If the work covered by the purchase order is delayed by the Buyer, payments shall be made based on the purchase price and the percentage of completion. Products held for the Buyer shall be at the risk and expense of the Buyer.

3. **TAXES:** Unless otherwise provided herein, the amount of any present or future sales, revenue, excise or other taxes, fees, or other charges of any nature, imposed by any public authority, (national, state, local or other) applicable to the products covered by this order, or the manufacture or sale thereof, shall be added to the purchase price and shall be paid by the Buyer, or in lieu thereof, the Buyer shall provide the Seller with a tax exemption certificate acceptable to the taxing authority.

4. **F.O.B. POINT:** All sales are made F.O.B. point of shipment. Seller's title passes to Buyer, and Seller's liability as to delivery ceases upon making delivery of material purchased hereunder to carrier at shipping point, the carrier acting as Buyer's agent. All claims for damages must be filed with the carrier. Shipments will normally be made by Parcel Post, United Parcel Service (UPS), Air Express, or Air Freight. Unless specific instructions from Buyer specify which of the foregoing methods of shipment is to be used, the Seller will exercise his own discretion.

5. **DELIVERY:** Shipping dates are approximate and are based upon prompt receipt from Buyer of all necessary information. In no event will Seller be liable for any re-procurement costs, nor for delay or non-delivery, due to causes beyond its reasonable control including, but not limited to, acts of God, acts of civil or military authority, priorities, fires, strikes, lockouts, slow-downs, shortages, factory or labor conditions, yield problems, and inability due to causes beyond the Seller's reasonable control to obtain necessary labor, materials, or manufacturing facilities. In the event of any such delay, the date of delivery shall, at the request of the Seller, be deferred for a period equal to the time lost by reason of the delay.

In the event Seller's production is curtailed for any of the above reasons so that Seller cannot deliver the full amount released hereunder, Seller may allocate production deliveries among its various customers then under contract for similar goods. The allocation will be made in a commercially fair and reasonable manner. When allocation has been made, Buyer will be notified of the estimated quota made available.

6. **PATENTS:** The Buyer shall hold the Seller harmless against any expense or loss resulting from infringement of patents, trademarks, or unfair competition arising from compliance with Buyer's designs, specifications, or instructions. The sale of products by the Seller does not convey any license, by implication, estoppel, or otherwise, under patent claims covering combinations of said products with other devices or elements.

Except as otherwise provided in the preceding paragraph, the Seller shall defend any suit or proceeding brought against the Buyer, so far as based on a claim that any product, or any part thereof, furnished under this contract constitutes an infringement of any patent of the United States, if notified promptly in writing and given authority, information, and assistance (at the Seller's expense) for defense of same, and the Seller shall pay all damages and costs awarded therein against the Buyer. In case said product, or any part thereof, is, in such suit, held to constitute infringement of patent, and the use of said product is enjoined, the Seller shall, at its own expense, either procure for the Buyer the right to continue using said product or part, replace same with non-infringing product, modify it so it becomes non-infringing, or remove said product and refund the purchase price and the transportation and installation costs thereof. In no event shall Seller's total liability to the Buyer under or as a result of compliance with the provisions of this paragraph exceed the aggregate sum paid by the Buyer for the allegedly infringing product. The foregoing states the entire liability of the Seller for patent infringement by the said products or any part thereof. THIS PROVISION IS STATED IN LIEU OF ANY OTHER EXPRESSED, IMPLIED, OR STATUTORY WARRANTY AGAINST INFRINGEMENT AND SHALL BE THE SOLE AND EXCLUSIVE REMEDY FOR PATENT INFRINGEMENT OF ANY KIND.

7. **INSPECTION:** Unless otherwise specified and agreed upon, the material to be furnished under this order shall be subject to the Seller's standard inspection at the place of manufacture. If it has been agreed upon and specified in this order that Buyer is to inspect or provide for inspection at place of manufacture such inspection shall be so conducted as to not interfere unreasonably with Seller's operations and consequent approval or rejection shall be made before shipment of the material. Notwithstanding the foregoing, if, upon receipt of such material by Buyer, the same shall appear not to conform to the contract, the Buyer shall immediately notify the Seller of such conditions and afford the Seller a reasonable opportunity to inspect the material. No material shall be returned without Seller's consent. Seller's Return Material Authorization form must accompany such returned material.

8. **LIMITED WARRANTY:** The Seller warrants that the products to be delivered under this purchase order will be free from defects in material and workmanship under normal use and service. Seller's obligations under this Warranty are limited to replacing or repairing or giving credit for, at its option, at its factory, any of said products which shall, within one (1) year after shipment, be returned to the Seller's factory of origin, transportation charges prepaid, and which are, after examination, disclosed to the Seller's satisfaction to be thus defective. THIS WARRANTY IS EXPRESSED IN LIEU OF ALL OTHER WARRANTIES EXPRESSED, STATUTORY, OR IMPLIED, INCLUDING THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE, AND OF ALL OTHER OBLIGATIONS OR LIABILITIES ON THE SELLER'S PART, AND IT NEITHER ASSUMES NOR AUTHORIZES ANY OTHER PERSON TO ASSUME FOR THE SELLER ANY OTHER LIABILITIES IN CONNECTION WITH THE SALE OF THE SAID ARTICLES. This Warranty shall not apply to any of such products which shall have been repaired or altered, except by the Seller, or which shall have been subjected to misuse, negligence, or accident. The aforementioned provisions do not extend the original warranty period of any product which has either been repaired or replaced by Seller.

It is understood that if this order calls for the delivery of semiconductor devices which are not finished and fully encapsulated, that no warranty, statutory, expressed or implied, including the implied warranty of merchantability and fitness for a particular purpose, shall apply. All such devices are sold as is where is.

9. **PRODUCTS NOT WARRANTED BY SELLER:** The second paragraph of Paragraph 6, Patents, and Paragraph 8, Limited Warranty, above apply only to integrated circuits of Seller's own manufacture. IN THE CASE OF PRODUCTS OTHER THAN INTEGRATED CIRCUITS OF SELLER'S OWN MANUFACTURE, SELLER MAKES NO WARRANTIES EXPRESSED, STATUTORY OR IMPLIED INCLUDING THE IMPLIED WARRANTIES OF MERCHANTABILITY, FREEDOM FROM PATENT INFRINGEMENT AND FITNESS FOR A PARTICULAR PURPOSE. Such products may be warranted by the original manufacturer of such products. For further information regarding the possible warranty of such products contact Seller.

10. **PRICE ADJUSTMENTS:** Seller's unit prices are based on certain material costs. These materials include, among other things, gold packages and silicon. Adjustments shall be as follows:

(a) Gold. The price at the time of shipment shall be adjusted for increases in the cost of gold in accordance with Seller's current Gold Price Adjustment List. This adjustment will be shown as a separate line item on each invoice.

(b) Other Materials. In the event of significant increases in other materials, Seller reserves the right to renegotiate the unit prices. If the parties cannot agree on such increases, then neither party shall have any further obligations with regard to the delivery or purchase of any units not then scheduled for production.

11. **VARIATION IN QUANTITY:** If this order calls for a product not listed in Seller's current catalog, or for a product which is specially programmed for Buyer, it is agreed that Seller may ship a quantity which is five percent (5%) more or less than the ordered quantity and that such quantity shipped will be accepted and paid for in full satisfaction of each party's obligation hereunder for the quantity order.

12. **CONSEQUENTIAL DAMAGES:** In no event shall Seller be liable for special, incidental or consequential damages.

13. **GENERAL:**

(a) The validity, performance and construction of these terms and all sales hereunder shall be governed by the laws of the State of California.

(b) The Seller represents that with respect to the production of articles and/or performance of the services covered by this order it will fully comply with all requirements of the Fair Labor Standards Act of 1938, as amended, Williams-Steiger Occupational Safety and Health Act of 1970, Executive Orders 11375 and 11246, Section 202 and 204.

(c) The Buyer may not unilaterally make changes in the drawings, designs or specifications for the items to be furnished hereunder without Seller's prior consent.

(d) Except to the extent provided in Paragraph 14, below, this order is not subject to cancellation or termination for convenience.

(e) If Buyer is in breach of its obligations under this order, Buyer shall remain liable for all unpaid charges and sums due to Seller and will reimburse Seller for all damages suffered or incurred by Seller as a result of Buyer's breach. The remedies provided herein shall be in addition to all other legal means and remedies available to Seller.

(f) Buyer acknowledges that all or part of the products purchased hereunder may be manufactured and/or assembled at any of Seller's facilities domestic or foreign.

(g) Unless otherwise agreed in a writing signed by both Buyer and Seller, Seller shall retain title to and possession of all tooling of any kind (including but not limited to masks and pattern generator tapes) used in the production of products furnished hereunder.

(h) Buyer, by accepting these products, certifies that he will not export or re-export the products furnished hereunder unless he complies fully with all laws and regulations of the United States relating to such export or re-export, including but not limited to the Export Administration Act of 1979 and the Export Administration Regulations of the U.S. Department of Commerce.

(i) Seller shall own all copyrights in or relating to each product developed by Seller whether or not such product is developed under contract with a third party.

14. **GOVERNMENT CONTRACT PROVISIONS:** If Buyer's original purchase order indicates by contract number, that it is placed under a government contract, only the following provisions of the current Defense Acquisition Regulations are applicable in accordance with the terms thereof, with an appropriate substitution of parties, as the case may be - i.e., "Contracting Officer" shall mean "Buyer", "Contractor" shall mean "Seller", and the term "Contract" shall mean this order:


7-103.1, Definitions; 7-103.3, Extras; 7-103.4, Variation in Quantity; 7-103.6, Assignment of Claims; 7-103.9, Additional Bond Security; 7-103.13, Renegotiation; 7-103.15, Rhodesia and Certain Communist Areas; 7-103.16, Contract Work Hours and Safety Standards Act - Overtime Compensation; 7-103.17, Walsh-Healey Public Contracts Act; 7-103.18, Equal Opportunity Clause; 7-103.19, Officials Not to Benefit; 7-103.20, Covenant Against Contingent Fees; 7-103.21, Termination for Convenience of the Government (only to the extent that Buyer's contract is terminated for the convenience of the government); 7-103.22, Authorization and Consent; 7-103.23, Notice and Assistance Regarding Patent Infringement; 7-103.24, Responsibility for Inspection; 7-103.25, Commercial Bills of Lading Covering Shipments Under FOB Origin Contracts; 7-103.27, Listing of Employment Openings; 7-104.4, Notice to the Government of Labor Disputes; 7-104.11, Excess Profit; 7-104.15, Examination of Records by Comptroller General; 7-104.20, Utilization of Labor Surplus Area Contracts.

Domestic Distributors

ALABAMA, Huntsville	Schweber Electronics	(205) 882-2200
ALABAMA, Huntsville	Kierulff	(205) 883-6070
ARIZONA, Phoenix	Kierulff Electronics	(602) 437-0750
ARIZONA, Phoenix	Schweber	(602) 997-4874
ARIZONA, Scottsdale	Western Microtechnology	(602) 948-4240
ARIZONA, Tempe	Anthem Electronics	(602) 244-0900
CALIFORNIA, Canoga Park	Schweber Electronics	(213) 999-4702
CALIFORNIA, Chatsworth	Anthem Electronics	(213) 700-1000
CALIFORNIA, Chatsworth	Kierulff	(213) 341-2211
CALIFORNIA, Cupertino	Western Microtechnology	(408) 725-1660
CALIFORNIA, Irvine	Schweber Electronics	(714) 863-0220
CALIFORNIA, Los Angeles	Kierulff Electronics	(213) 725-0325
CALIFORNIA, San Jose	Kierulff Electronics	(415) 971-2600
CALIFORNIA, Sacramento	Schweber Electronics	(916) 929-9732
CALIFORNIA, San Diego	Anthem Electronics	(619) 453-4871
CALIFORNIA, San Diego	Kierulff Electronics	(619) 278-2112
CALIFORNIA, San Jose	Anthem Electronics	(408) 946-8000
CALIFORNIA, Santa Clara	Schweber Electronics	(408) 748-4700
CALIFORNIA, Tustin	Anthem Electronics	(714) 730-8000
CALIFORNIA, Tustin	Kierulff Electronics	(714) 731-5711
CANADA, Alberta, Calgary	Future Electronics	(403) 235-5325
CANADA, British Columbia, Vancouver	Future Electronics, Inc.	(604) 438-5545
CANADA, Ontario, Downsview	Cesco Electronics, Ltd.	(416) 661-0220
CANADA, Ontario, Downsview	Future Electronics, Inc.	(416) 663-5563
CANADA, Ottawa	Future Electronics, Inc.	(613) 820-8313
CANADA, Quebec, Montreal	Cesco Electronics, Ltd.	(514) 735-5511
CANADA, Quebec, Point Claire	Future Electronics, Inc.	(514) 694-7710
CANADA, Quebec	Cesco Electronics, Ltd.	(418) 687-4231
COLORADO, Englewood	Anthem Electronics	(303) 790-4500
COLORADO, Englewood	Kierulff Electronics	(303) 790-4444
COLORADO, Englewood	Schweber	(303) 799 0258
CONNECTICUT, Danbury	Schweber Electronics	(203) 792-3742
CONNECTICUT, Wallingford	Kierulff Electronics	(203) 265-1115
FLORIDA, Altamonte Springs	Schweber Electronics	(305) 331-7555
FLORIDA, Ft. Lauderdale	Kierulff Electronics	(305) 486-4004
FLORIDA, Hollywood	Schweber Electronics	(305) 921-0301
FLORIDA, St. Petersburg	Kierulff Electronics	(813) 576-1966
GEORGIA, Norcross	Kierulff Electronics	(404) 447-5252
GEORGIA, Norcross	Schweber Electronics	(404) 449-9170
ILLINOIS, Itasca	Kierulff Electronics	(312) 250-0500
ILLINOIS, Elk Grove Village	Schweber Electronics	(312) 364-3750
IOWA, Cedar Rapids	Schweber Electronics	(319) 373-1417
KANSAS, Overland Park	Schweber Electronics	(913) 492-2922
MARYLAND, Linthicum	Kierulff Electronics	(301) 636-5800
MARYLAND, Gaithersburg	Schweber Electronics	(301) 840-5900
MASSACHUSETTS, Bedford	Schweber Electronics	(617) 275-5100
MASSACHUSETTS, Billerica	Kierulff Electronics	(617) 935-5134
MICHIGAN, Livonia	Schweber Electronics	(313) 525-8100
MINNESOTA, Edina	Schweber Electronics	(612) 941-5280
MINNESOTA, Edina	Kierulff Electronics	(612) 941-7500
MISSOURI, Earth City	Schweber	(314) 739-0526
MISSOURI, Maryland Heights	Kierulff Electronics	(314) 739-0855
NEW HAMPSHIRE, Manchester	Schweber Electronics	(603) 625-2250
NEW JERSEY, Fairfield	Kierulff Electronics	(201) 575-6750
NEW JERSEY, Fairfield	Schweber Electronics	(201) 227-7880
NEW JERSEY, Mt. Laurel	Kierulff	(609) 235-1444
NEW YORK, Farmingdale	Nu-Horizons	(516) 894-2500
NEW YORK, Rochester	Schweber Electronics	(716) 424-2222
NEW YORK, Westbury L.I.	Schweber Electronics	(516) 334-7474
NORTH CAROLINA, Raleigh	Kierulff Electronics	(919) 872-8410
NORTH CAROLINA, Raleigh	Schweber Electronics	(919) 867-0000

Domestic Distributors

OHIO, Beachwood	Schweber Electronics	(216) 464-2970
OHIO, Cleveland	Kierulff Electronics	(216) 587-6558
OHIO, Dayton	Kierulff	(513) 439-0045
OHIO, Dayton	Schweber Electronics	(513) 439-1800
OKLAHOMA, Tulsa	Kierulff Electronics	(918) 252-7537
OKLAHOMA, Tulsa	Schweber Electronics	(918) 622-8000
OREGON, Beaverton	Western Micro	(503) 629-2082
OREGON, Lake Oswego	Anthem	(503) 684-2661
OREGON, Portland	Kierulff Electronics	(503) 641-9150
PENNSYLVANIA, Horsham	Schweber Electronics	(215) 441-0600
PENNSYLVANIA, Pittsburgh	Schweber Electronics	(412) 782-1600
TEXAS, Austin	Kierulff Electronics	(512) 835-2090
TEXAS, Austin	Schweber Electronics	(512) 458-8253
TEXAS, Dallas	Kierulff Electronics	(214) 343-2400
TEXAS, Dallas	Schweber Electronics	(214) 661-5010
TEXAS, Houston	Kierulff Electronics	(713) 530-7030
TEXAS, Houston	Schweber Electronics	(713) 784-3600
UTAH, Salt Lake City	Anthem	(801) 973-8555
UTAH, Salt Lake City	Kierulff Electronics	(801) 973-6913
WASHINGTON, Redmond	Anthem Electronics	(206) 643-4800
WASHINGTON, Redmond	Western Micro	(206) 881-6737
WASHINGTON, Tukwila	Kierulff Electronics	(206) 575-4420
WISCONSIN, Brookfield	Schweber Electronics	(414) 784-9020
WISCONSIN, Waukesha	Kierulff Electronics	(414) 784-8160



Gould AMI Semiconductors
3800 Homestead Rd., Santa Clara CA 95051
Telephone: (408) 246-0330
TWX: 910-338-0018 or 910-338-0024

 **GOULD**
AMI Semiconductors