

82C5058 SINGLE CHIP SCSI DISK CONTROLLER

Memory Controller Features

- Two Independent DMA Channels
- Up to 13 Megabyte Memory Bandwidth
- Addressing for 64K SRAM and up to 1 Megabyte DRAM
- Address Holding Registers for Non-Contiguous Sector Buffers

Programmable Data Sequencer Features

- Programmable Disk Format Via Internal Register File
- Up to 20 Megabit Per Second NRZ Data Rate
- Direct Interface to ESDI Type Drives
- 32, 48, 56 Bit ECC Polynomial
- High Level Instruction Set
- No Real-Time Firmware Requirements

Introduction

The 82C5058 Single Chip SCSI Controller is a highly integrated, CMOS, VLSI, Application Specific Integrated Circuit (ASIC) designed to be the primary component in a high-performance, intelligent, Winchester or floppy disk drive controller. It is designed to be an ideal solution for embedded intelligent disk controller applications. To design a complete embedded SCSI controller using the 82C5058, designers simply add a microcontroller with either a Z8 or 8051-type bus structure and the associated memory, 64 Kbytes of SRAM or up to 1 Megabyte of DRAM and a 10C5027 or 10C5070 data separator device or other ESDI devices.

The total SCSI controller solution requires less board space than previous controller configurations with more performance added. The CHIPS solution has the advantage of backward compatibility with previous SCSI

SCSI Interface Features

- Internal Single-Ended Driver and Receiver
- Support for External Differential Driver/Receiver (Target Mode Only)
- Microprocessor Direct Control of Bus Signals
- Asynchronous DMA Data Transfer to Greater Than 3 Megabytes Per Second
- Synchronous DMA Data Transfer Up to 10 Megabytes Per Second (Target Mode Only)


Total System Performance Features

- Latch Microprocessor Memory Address Bus
- Internal Oscillator Circuit to 40 Megahertz
- Flexible Interrupt Capability Throughout
- Advanced 1.5 μ CMOS Low Power Technology
- 100-Pin Quad Flat Pack Packaging


hardware and firmware for an easy-to-implement upgrade with reduced cost of previous controller configurations. CHIPS offers years of experience in controller firmware with our own disk drive controller design group to help you take full advantage of the highly programmable features of our SCSI chip set.

Architectural Overview

The 82C5058 is an integrated memory controller, programmable data sequencer and synchronous/asynchronous SCSI interface controller device. The 82C5058 manages the flow of data for a serial peripheral, controls access to the external RAM buffer memory that is required for such transfers and allows a microprocessor to have full control of the SCSI bus. The 82C5058 is designed to be used with a microprocessor having either a Z8 or 8051-type bus structure.



82C5058 Functional Block Diagram



82C5058 Typical System Configuration

1. A DMA controller.
2. A data sequencer.
3. A SCSI interface controller.

The 82C5058 incorporates a dual-bus architecture, providing separate ports for microprocessor and memory buffer operations. With the goal of achieving the highest possible performance, this dual-bus structure is used so that disk data transfers can occur simultaneously with microprocessor operations.

In the DMA controller, Channel 0 is used for moving blocks of data between the data sequencer and the external buffer, while Channel 1 is used for moving blocks of data between the SCSI host interface and the buffer. (When the data sequencer is not using Channel 0, this channel can also be used to allow the microprocessor to access the RAM buffer). DMA controller operation is programmed by writing the DMA controller registers; while operation may be monitored by reading the DMA controller registers.

The programmable data sequencer provides format control, error detection, and serial/parallel (SERDES) conversion functions normally associated with disk controllers. It is designed to be used with NRZ (Non-Return to Zero) interfaces such as those used in the ESDI (Enhanced Small Device Interface) or any of the CHIPS family of encode/decode VCO devices. Flexible operation of the sequencer is made possible by write registers that program its operation, while read registers allow the firmware to monitor operation. Additionally, complete flexibility in disk formatting is permitted by a 64-byte on-device format RAM, which is accessed through three of the data sequencer write registers.

In addition to an external RAM buffer, a byte-oriented microprocessor such as the Z8 or 8051, with its associated memory, the 82C5058 may be connected with the 10C5070 Encode/Decode/PLL for MFM encoding/decoding up to 5 Mbits/sec or the 10C5027 Encode/Decode/PLL for RLL 2,7 encoding/decoding up to 10 Mbits/sec thus providing a total solution for an embedded SCSI interfacing disk drive.

Ordering Information

The 82C5058 can be ordered using the following part number:

F82C5058 (100-pin QFP)

Evaluation samples available now. Production orders being accepted with standard lead-times.

CHIPS F82C5058	
80	CNFG
79	DMA INT
78	SEC INT
77	SCS INT
76	IO
75	REQ
74	C'D
73	VSS
72	SEL
71	MSG
70	RESET IN
69	ACK
68	BSY
67	ATTN
66	VSS
65	HOST 0 P
64	HOST D7
63	HOST D6
62	HOST D5
61	HOST D4
60	HOST D3
59	VSS
58	HOST D2
57	HOST D1
56	HOST D0
55	INPT 4
54	INPT 3
53	INPT 2
52	INPT 1
51	INPT 0
50	XTAL IN
49	XTAL 0 T
48	OSC
47	OSC 2
46	RESET CAP
45	RESET OUT
44	GRP RD
43	GRP WRT
42	NRZ OUT
41	VSS
40	VDD
39	WRT CLK
38	AM ENABLE
37	RD GATE
36	WRT GATE
35	RD REF CLK
34	NRZ IN
33	AM FOUND
32	SECTOR AMF
31	INDEX
81	ALE
82	IOMEM
83	IO WR
84	IO RD
85	AD0
86	AD1
87	AD2
88	AD3
89	AD4
90	VDD
91	VSS
92	AD5
93	AD6
94	AD7
95	A0
96	A1
97	A2
98	A3
99	A4
100	A5
1	A6
2	A7
3	MEM WRT
4	MEM CET
5	MEM C0
6	MEM A14
7	MEM A13
8	MEM A12
9	MEM A11
10	MEM A10
11	MEM A9
12	MEM A8
13	MEM A7
14	MEM A6
15	VSS
16	MEM A5
17	MEM A4
18	MEM A3
19	MEM A2
20	MEM A1
21	MEM A0
22	MEM DP
23	MEM D7
24	MEM D6
25	MEM D5
26	MEM D4
27	MEM D3
28	MEM D2
29	MEM D1
30	MEM D0



Chips and Technologies, Inc.

3050 Zanker Road, San Jose, CA 95134 408-434-0600 telex 272929 CHIPS UR

CHIPS, CHIPS_{et}, NEAT, NEAT_{sx}, LeAPSet, LeAPSet_{sx}, PEAK, CHIPS/280, CHIPS/250, CHIPS/230, CHIPS/450, MICROCHIPS, CHIPS_{ak}, CHIPS_{Port}, CHIPS/*link* are trademarks of Chips and Technologies, Inc.

IBM AT, XT, PS/2, Micro Channel, Personal System/2, Enhanced Graphics Adapter, Color Graphics Adapter, IBM Color Display, IBM Monochrome Display are trademarks of International Business Machines.

Intel, iAPX 386 are trademarks of Intel Corporation.

Motorola is a trademark of Motorola.

Lotus is a trademark of Lotus Corporation. Microsoft is a trademark of Microsoft.

Copyright 1988, 1989 Chips and Technologies, Inc.

These data sheets are provided for the general information of the customer. Chips and Technologies, Inc. reserves the right to modify these parameters as necessary and customer should ensure that it has the most recent revision of the data sheet. Chips makes no warranty for the use of its products and bears no responsibility for any errors which may appear in this document. The customer should be on notice that the field of personal computers is the subject of many patents held by different parties. Customers should ensure that they take appropriate action so that their use of the products does not infringe upon any patents. It is the policy of Chips and Technologies, Inc. to respect the valid patent rights of third parties and not to infringe upon or assist others to infringe upon such rights.