

SPC7223F₂E

ATA Packet Interface & CD-ROM Decoder

- ATA Packet Interface for CD-ROMs SFF-8020
- Host data transfer rate supporting the PIO mode 4
- 20-times CD-ROM decoding operation


■ OUTLINE

SPC7223F₂E are LSIs of CD-ROM decoder and host interface. These support decoding of 20-times speed and ATA packet interface function. These are supporting CD-ROM media conforming to CD-DA, CD-ROM and CD-ROM XA format.

■ FEATURES


- Fully compatible with ATA Packet Interface specification SFF-8020i.
- Host data transfer rate of up to 16.6Mbyte/s.
Supporting PIO mode 0-4, Single-word DMA mode 0-2, Multi-word DMA mode 0-2.
- 20-times speed decoding operations.
- Realtime CD-ROM ECC P-1word, Q-1word
- Supporting subcode data P-W interface
- Supporting various CD-DSP device interface
- Supporting high speed 8bit MPU interface
- Direct addressing 64Kword × 16 bit DRAM
- Built-in oscillation circuit 33.8688MHz
- Supply voltage 5.0V ± 10%
- Package QFP5-128pin

■ BLOCK DIAGRAM (CD-ROM driver)




SPC7223F2E

■ BLOCK DIAGRAM



■ PIN CONFIGURATION



■ PIN ARRANGEMENT

"X" preceding a pin name indicates that the control signal is low active.

Pin No.	Pin names	I/O	Function
1	SCOR	O	Subcode sync S0+S1 input
2	SBSO	O	Subcode data serial input
3	Vss	P	GND pin
4	VDD	P	Power supply pin
5	BCLK	I	Bit clock input for SDATA signal strobe
6	LRCLK	I	LR channel clock
7	SDATA	I	Serial data input from DSP
8	C2PO	I	SDATA C2 pointer signal
9	Vss	P	GND pin
10	CD0	Ipu/O	CPU data buses (CD7 is MSB and CD0 is LSB)
11	CD1	Ipu/O	
12	CD2	Ipu/O	
13	CD3	Ipu/O	
14	VDD	P	Power supply pin
15	CD4	Ipu/O	CPU data buses
16	CD5	Ipu/O	
17	CD6	Ipu/O	
18	CD7	Ipu/O	
19	Vss	P	GND pin
20	CA0	I	CPU address buses (CA8 is the MSB and CA0 is the LSB)
21	CA1	I	
22	CA2	I	
23	CA3	I	
24	VDD	P	Power supply pin
25	CA4	I	CPU address buses
26	CA5	I	
27	CA6	I	
28	CA7	I	
29	CA8	I	
30	Vss	P	GND pin
31	XRD	I	CPU read strobe signal
32	XWR	I	CPU write strobe signal
33	XCS0	I	Chip select signal to access CPU register
34	XCS1	I	Chip select signal to access CPU buffer memory
35	Vss	P	GND pin
36	VDD	P	Power supply pin
37	CLKO	O	Clock output (33.8699 MHz/16.9344 MHz)
38	Vss	P	GND pin
39	XINT1	O	CPU interrupt request signal
40	XINT2	O	CPU interrupt request signal
41	XWAIT	Ood	CPU wait signal
42	XDASP	I/Ood	Drive active/drive 1 connection signal
43	XCS3F	Ipu	Control block register access Chip select signal
44	Vss	P	GND pin
45	XCS1F	Ipu	Command block register access Chip select signal

SPC7223F2E


Pin No.	Pin names	I/O	Function
46	HDA2	Ipu	ATAPI register access address bus
47	HDA0	Ipu	ATAPI register access address bus
48	XDIAG	I/Ood	Diagnostics end signal
49	HDAI	Ipu	ATAPI register access address bus
50	Vss	P	GND pin
51	XIO16	Ood	Host computer 16 bits transfer enable signal
52	(N.C.)		
53	HINTRQ	Ots	Host computer interrupt request signal
54	XDMACK	Ipu	DMA transfer acknowledge signal from host computer
55	HCSEL	Ipu	Master/slave selection signal
56	VDD	P	Power supply pin
57	HIORDY	Ood	Host computer transfer cycle expansion signal
58	(N.C.)		
59	XHIOR	Ipu	Host computer read strobe signal
60	XHIOW	Ipu	Host computer write strobe signal
61	VDD	P	Power supply pin
62	DMARQ	Ots	Host computer DMA transfer request signal
63	HDD15	I/O	Host computer data buses (HDD15 is the SB and HDD0 is the LSB)
64	HDD0	I/O	
65	HDD14	I/O	
66	HDD1	I/O	
67	Vss	P	GND pin
68	VDD	P	Power supply pin
69	HDD13	I/O	Host computer data buses
70	HDD2	I/O	
71	HDD12	I/O	
72	HDD3	I/O	
73	Vss	P	GND pin
74	HDD11	I/O	Host computer data buses
75	HDD4	I/O	
76	HDD10	I/O	
77	HDD5	I/O	
78	VDD	P	Power supply pin
79	HDD9	I/O	Host computer data buses
80	HDD6	I/O	
81	HDD8	I/O	
82	HDD7	I/O	
83	XHRST	Ipu	Reset signal from host computer
84	Vss	P	GND pin
85	(N.C.)	O	
86	BA7	O	Buffer memory address buses (BA8 is the MSB and BA0 is the LSB)
87	BA6	O	
88	BA5	O	
89	BA4	O	
90	VDD	P	Power supply pin

Pin No.	Pin names	I/O	Function
91	BA3	O	Buffer memory address buses
92	BA2	O	
93	BA1	O	
94	BA0	O	
95	Vss	P	GND pin
96	XMUW	O	Buffer memory write strobe signal (high-order byte)
97	XMLW	O	Buffer memory write strobe signal (low-order byte)
98	XRAS	O	Buffer memory low address strobe signal
99	Vss	P	GND pin
100	VDD	P	Power supply pin
101	OSCOU	O	Built-in oscillation circuit output pin
102	OSCIN	I	Built-in oscillation circuit input pin
103	Vss	P	Power supply pin
104	XCAS	O	Buffer memory column address strobe signal
105	CSCTL	Ipu	Buffer memory data buses (BD15 is the MSB and BD0 is the LSB)
106	BD15	Ipu/O	
107	BD14	Ipu/O	
108	BD13	Ipu/O	
109	BD12	Ipu/O	
110	VDD	P	Power supply pin
111	BD11	Ipu/O	Buffer memory data buses
112	BD10	Ipu/O	
113	BD9	Ipu/O	
114	BD8	Ipu/O	
115	Vss	P	GND pin
116	BD7	Ipu/O	Buffer memory data buses
117	BD6	Ipu/O	
118	BD5	Ipu/O	
119	BD4	Ipu/O	
120	VDD	P	Power supply pin
121	BD3	Ipu/O	Buffer memory data buses
122	BD2	Ipu/O	
123	BD1	Ipu/O	
124	BD0	Ipu/O	
125	TSTEN	Ipd	Test pin (Normally, this pin should be connected to GND pin)
126	XRESET	I	Reset signal
127	EXCK	O	Subcode read clock output
128	WFCK	O	Write frame clock input


Note: I : Input O : Output
Ipu : Pull-up input Ood : Open drain output
Ipd : Pull-down input Ots : 3-state output

SPC7223F2E

EXAMPLE OF APPLICATION



PACKAGE DIMENTION



SPC7223F2E

NOTICE:

No part of this material may be reproduced or duplicated in any form or by any means without the written permission of Seiko Epson. Seiko Epson reserves the right to make changes to this material without notice. Seiko Epson does not assume any liability of any kind arising out of any inaccuracies contained in this material or due to its application or use in any product or circuit and, further, there is no representation that this material is applicable to products requiring high level reliability, such as, medical products. Moreover, no license to any intellectual property rights is granted by implication or otherwise, and there is no representation or warranty that anything made in accordance with this material will be free from any patent or copyright infringement of a third party. This material or portions thereof may contain technology or the subject relating to strategic products under the control of the Foreign Exchange and Foreign Trade Control Law of Japan and may require an export license from the Ministry of International Trade and Industry or other approval from another government agency.

© Seiko Epson Corporation 1996 All right reserved.

SEIKO EPSON CORPORATION

ELECTRONIC DEVICE MARKETING DEPARTMENT

IC Marketing & Engineering Group

421-8 Hino, Hino-shi, Tokyo 191, JAPAN
Phone: 0425-87-5816 FAX: 0425-87-5624

International Marketing Department I (Europe, U.S.A.)

421-8 Hino, Hino-shi, Tokyo 191, JAPAN
Phone: 0425-87-5812 FAX: 0425-87-5564

International Marketing Department II (Asia)

421-8 Hino, Hino-shi, Tokyo 191, JAPAN
Phone: 0425-87-5814 FAX: 0425-87-5110

First issue Oct. 1995, printed Sep. 1996 in Japan (H)