

DISTRIBUTED BY

Marshall

San Francisco Division

336 Los Coches Street Milpitas, California 95035

Electronics Group

Tunnan .

Claude Michael Group FAX

(408) 942-4600 (408) 942-4700

(408) 262-1224

Data Book

1989

ECL RAMs

BiCMOS RAMs

Application-Specific RAMs

Quality and Reliability

Programmable ROMs

Ordering Information

Sales Information



Bipolar Memory Products

1989 Data Book

Fujitsu Microelectronics, Inc. Integrated Circuits Division

3545 North First Street, San Jose, CA 95134-1804 Phone: (408) 922-9000 FAX: (408) 432-9044

TELEX: 910-338-0190

Copyright@ 1989 Fujitsu Microelectronics, Inc., San Jose, California

All Rights Reserved.

Circuit diagrams utilizing Fujitsu products are included as a means of illustrating typical semiconductor applications. Complete information sufficient for construction purposes is not necessarily given.

The Information contained in this document has been carefully checked and is believed to be reliable. However, Fujitsu Microelectronics, Inc. assumes no responsibility for inaccuracies.

The information conveyed in this document does not convey any license under the copyrights, patent rights or trademarks claimed and owned by Fujitsu Limited, its subsidiaries, or Fujitsu Microelectronics, inc.

Fujitsu Microelectronics, Inc. reserves the right to change products or specifications without notice.

No part of this publication may be copied or reproduced in any form or by any means, or transferred to any third party without prior written consent of Fujitsu Microelectronics, Inc.

This document is published by the Technical Publications Department, Fujitsu Microelectronics, Inc., 3545 North First Street, San Jose, California, U.S.A. 95134–1804; U.S.A.

Printed in the U.S.A.

Edition 2.0

Contents

Bipolar Memory Products

Overview				
Fujitsu's Bipolar Memory	Products			
Section 1 - ECL RAMs				
Introduction to Emitter-Co PNP Load Cell Design: A	Design Strategy to Eliminate Soft Errors 1–5 Design Efficient ECL Systems 1–11 ECL 256 x 4–bit Bipolar RAM 1–31 ECL 256 x 4–bit Bipolar RAM 1–39 ECL 4096 x 1–bit Bipolar RAM 1–57 ECL 4096 x 1–bit Bipolar RAM 1–67 ECL 1024 x 4–bit Bipolar RAM 1–87 ECL 1024 x 4–bit Bipolar RAM 1–87 ECL 1024 x 4–bit Bipolar RAM 1–101 ECL 1024 x 4–bit Bipolar RAM 1–101 ECL 1024 x 4–bit Bipolar RAM 1–111 ECL 1024 x 4–bit Bipolar RAM 1–111 ECL 1024 x 4–bit Bipolar RAM 1–113 ECL 16384 x 1–bit Bipolar RAM 1–131 ECL 16384 x 1–bit Bipolar RAM 1–153 ECL 16384 x 1–bit Bipolar RAM 1–163 ECL 16384 x 1–bit Bipolar RAM 1–163 ECL 16384 x 1–bit Bipolar RAM 1–163 ECL 16384 x 1–bit Bipolar RAM 1–128 ECL 4096 x 4–bit Bipolar RAM 1–205 ECL 4096 x 4–bit Bipolar RAM 1–205 ECL 4096 x 4–bit Bipolar RAM 1–218 ECL 4096 x 4–bit Bipolar RAM 1–228 ECL 4096 x 4–bit Bipolar RAM 1–248 ECL 4096 x 4–bit Bipolar RAM 1–249 ECL 4096 x			
Section 2 - BiCMOS RAMs	BiCMOS 65536 x 1-bit ECL RAM 2-3 BiCMOS 65536 x 1-bit ECL RAM 2-13 BiCMOS 16384 x 4-bit ECL RAM 2-21			
MBM100C494-15 MBM10C500-15 MBM101C500-15 MBM100C500-15 MBM100C504-15	BICMOS 16384 x 4-bit ECL RAM 2-25 BICMOS 262144 x 1-bit ECL RAM 2-31 BICMOS 262144 x 1-bit ECL RAM 2-38 BICMOS 262144 x 1-bit ECL RAM 2-47 BICMOS 65536 x 4-bit ECL RAM 2-55			

Contents (Continued)

Bipolar Memory Products

Section 3 - Application-Spec	cific RAMs 3-1
MBM10423LL-6	ECL 256 x 4-bit Bipolar RAM 3-3
MBM100423LL-6	ECL 256 x 4-bit Bipolar RAM
MBM10476LL-9	ECL 1024 x 4-bit Bipolar Self-timed RAM 3-27
MBM10476RR-9	ECL 1024 x 4-bit Bipolar Self-timed RAM 3-39
MBM10476RL-9	ECL 1024 x 4-bit Bipolar Self-timed RAM 3-49
MBM100476LL-9	ECL 1024 x 4-bit Bipolar Self-timed RAM 3-59
MBM100476RR-9	ECL 1024 x 4-bit Bipolar Self-timed RAM 3-71
MBM100476RL-9	ECL 1024 x 4-bit Bipolar Self-timed RAM 3-81
MBM10486LL-13	ECL 4096 x 4-bit Bipolar Self-timed RAM 3-91
MBM10486RR-13	ECL 4096 x 4-bit Bipolar Self-timed RAM 3-103
MBM10486RL-13	ECL 4096 x 4-bit Bipolar Self-timed RAM 3-105
MBM100486LL-13	ECL 4096 x 4-bit Bipolar Self-timed RAM 3-107
MBM100486RR-13	ECL 4096 x 4-bit Bipolar Self-timed RAM 3-119
MBM100486RL-13	ECL 4096 x 4-bit Bipolar Self-timed RAM 3-121
MB7700H Series	ECL 256 x 16-bit Bipolar RAM 3-123
Section 4 - Programmable R	OMs
	tered PROMs: A Solution to High Speed Digital Design 4-3
	ference Guide
	4–31 4–31 4–35
Programming Information	on 4–37
The DEAP Technique	4–43
	4–45
MB7111E/H/L	Programmable Schottky 32 x 8-bit ROM 4-47
MB7112E/H/Y/L	,
MB7113E/L	Programmable Schottky 256 x 4-bit ROM 4-67
MB7114E/H/L	·
MB7115E/H/L	Programmable Schottky 512 x 4-bit ROM 4-87
MB7116E/H/Y/L	
MB7117E/H/L	Programmable Schottky 256 x 8-bit ROM 4-103
MB7118E/H/L	
MB7121E/H/L	Programmable Schottky 1024 x 4-bit ROM 4-119
MB7122E/H/Y/L	
MB7123E/H/L	Programmable Schottky 512 x 8-bit ROM 4-135
MB7124E/H/Y/L	
MB7127E/H/L	Programmable Schottky 2048 x 4-bit ROM 4-151
MB7128E/H/Y/L	
MB7131E/H/L/-SK	Programmable Schottky 1024 x 8-bit ROM 4-167
MB7132E/H/Y/L/-SK	
MB7133E/H	Programmable Schottky 4096 x 4-bit ROM 4-183
MB7134E/H/Y	
MB7137E/H/-SK	Programmable Schottky 2048 x 8-bit ROM 4-199
MB7138E/H/Y/-SK	

Contents (Continued)

Bipolar Memory Products

Section 4 -	Programmable ROM	Ms (Continued)
MB7 MB7	7142E/H 7144E/H 7151E/H 7152E/H/Y	Programmable Schottky 4096 x 8-bit ROM
MB7 MB7 MB7 MB7 MB7	71438-25/-35 71C44-35/-45 71C46-35/-45 71C46-35/-45 7226RA/RS-20/-25/LW 7232RA/RS-20/-25/W 7238RA/RS-20/-25/W	Programmable Schottky 2048 x 8-bit ROM 4-263 Programmable BiCMOS 8192 x 8-bit ROM 4-277 Programmable BiCMOS 16384 x 8-bit ROM 4-293 Schottky 512 x 8-bit Registered Output PROM 4-307 Schottky 1024 x 8-bit Registered Output PROM 4-323 Schottky 2048 x 8-bit Registered Output PROM 4-339
Section 5 -	Quality and Reliabi	lity
Qua Qua	ality Control at Fujitsu . ality Control Flowchart	
Section 6 -	Ordering Information	on 6–1
Ord	lering Codes	6-3 6-3
Section 7 -	Sales Information	
Inte Sali Rep Rep Rep Dist Dist Sali Sali Sali Rep	ograted Circuits Corpores Office Locations - Loresentatives - USA presentatives - Mexico oresentatives - Puerto tributors - USA tributors - Canada es Office Locations - Entributors - Europe es Office Locations - Foresentatives - Pacific	7-3 ate Headquarters 7-7 JSA 7-8 7-9 7-9 7-11 7-11 Rico 7-12 7-16 Europe 7-17 Pacific Asia 7-20 Asia 7-21
Alphanumeri	c Index	
Bipo	olar Memory Products	ı-3

vi

Page O-3 Fujitsu's Bipolar Memory Products

Fujitsu's Bipolar Memory Products

Introduction

Fujitsu manufactures a wide range of integrated circuits that includes linear products, microprocessors, telecommunications circuits, ASICs, high-speed ECL logic, power components (consisting of both discrete transistors and transistor arrays), and both static and dynamic memories.

The Bipolar memory product line offers devices for use in a wide range of applications. These memories are manufactured to meet the high standard of quality and reliability that is found in all Fujitsu products.

ECL RAMs

FMI currently offers fast ECL I/O RAMs ranging in density from 1K to 256K. The pure ECL RAMs are available in the following organizations: 512×4 to $16K\times4$ and $4K\times1$ to $64K\times1$. Fujitsu has the fastest pure ECL RAMs available, with speeds as fast as 3 ns, 5 ns, and 7 ns for other 4K, 16K, and 64K densities respectively.

BICMOS RAMs

Fujitsu offers BiCMOS ECL I/O RAMs in both 64K and 256K densities. The 64K devices are pin compatible with the pure ECL devices and are also offered in 16K x 4 and 64K x 1 organizations. The 256K BiCMOS ECL I/O RAMs have both the x1 and x4 organizations and have a Taa of 15 ns maximum.

Programmable ROMs

Fujitsu's complete line of low-power EPROMs are compatible with the industry standards. The EPROM product line offers BiCMOS technology and high-density, high-reliablility parts.

ECL RAMs

Page	Device	Maximum Access Time(ns)	Capacity	Package Options
1-31	MBM10422A-5 MBM10422A-7	5 7	1024 bits (256w x 4b)	24-pin Ceramic DIP 24-pin Ceramic FPT 24-pad Ceramic LCC
1-39	MBM100422A-5 MBM100422A-7	5 7	1024 bits (256w x 4b)	24-pin Ceramic DIP 24-pin Ceramic FPT 24-pad Ceramic LCC
1-47	MBM10470A-7	7	4096 bits (4096w x 1b)	18-pin Ceramic DIP 18-pin Ceramic FPT 18-pad Ceramic LCC
1-57	MBM10470A-10 MBM10470A-15 MBM10470A-20	10 15 20	4096 bits (4096w x 1b)	18-pin Ceramic DIP 18-pin Ceramic FPT 18-pad Ceramic LCC
1-67	MBM100470A-7	7	4096 bits (4096w x 1b)	18-pin Ceramic DIP 18-pin Ceramic FPT 18-pad Ceramic LCC
1-77	MBM100470A-10 MBM100470A-15	10 15	4096 bits (4096w x 1b)	18-pin Ceramic DIP 18-pin Ceramic FPT 18-pad Ceramic LCC
187	MBM10A474-3	3	4096 bits (1024w x 4b)	24-pin Ceramic DIP 24-pin Ceramic FPT
1-93	MBM100474A-3	3	4096 bits (1024w x 4b)	24-pin Ceramic DIP 24-pin Ceramic FPT
1–101	MBM10474A-5 MBM10474A-7	5 7	4096 bits (1024w x 4b)	24-pin Ceramic DIP 24-pin Ceramic FPT 24-pad Ceramic LCC
1-111	MBM10474A-10 MBM10474A-15	10 15	4096 bits (1024w x 4b)	24-pin Ceramic DIP 24-pin Ceramic FPT 24-pad Ceramic LCC
1-121	MBM100474A-5 MBM100474A-7	5 7	4096 bits (1024w x 4b)	24-pin Ceramic DIP 24-pin Ceramic FPT 24-pad Ceramic LCC
1-131	MBM100474A-10 MBM100474A-15	10 15	4096 bits (1024w x 4b)	24-pin Ceramic DIP 24-pin Ceramic FPT 24-pad Ceramic LCC
1-141	MBM10480-15 MBM10480-25	15 25	16384 bits (16384w x 1b)	20-pin Ceramic DIP 20-pin Ceramic FPT 20-pad Ceramic LCC
1-153	MBM10480A-8	8	16384 bits (16384w x 1b)	20-pin Ceramic DIP 20-pin Ceramic FPT 20-pad Ceramic LCC
1-163	MBM10480A-10	10	16384 bits (16384w x 1b)	20-pin Ceramic DIP 20-pin Ceramic FP 20-pad Ceramic LCC

ECL RAMs (Continued)

- 4					
	Page	Device	Maximum Access Time(ns)	Capacity	Package Options
	1–173	MBM100480-15 MBM100480-25	15 25	16384 bits (16384w x 1b)	20-pin Ceramic DIP 20-pin Ceramic FPT 20-pad Ceramic LCC
	1–185	MBM100480A-8	8	16384 bits (16384w x 1b)	20-pin Ceramic DIP 20-pin Ceramic FPT 20-pad Ceramic LCC
	1–195	MBM100480A-10	10	16384 bits (16384w x 1b)	20-pin Ceramic DIP 20-pin Ceramic FPT 20-pad Ceramic LCC
	1-205	MBM10484-15	15	16384 bits (4096w x 4b)	28-pin Ceramic DIP 28-pin Ceramic FPT
	1–213	MBM10A484-5	5	16384 bits (4096w x 4b)	28-pin Ceramic DIP 28-pin Ceramic FPT
	1-219	MBM10484A-8	8	16384 bits (4096w x 4b)	28-pin Ceramic DIP 28-pin Ceramic FPT 28-pad Ceramic LCC
	1–229	MBM10484A-10	10	16384 bits (4096w x 4b)	28-pin Ceramic DIP 28-pin Ceramic FPT 28-pad Ceramic LCC
	1-241	MBM100484-15	15	16384 bits (4096w x 4b)	28-pin Ceramic DIP 28-pin Ceramic FPT
	1-249	MBM100484A-8	8	16384 bits (4096w x 4b)	28-pin Ceramic DIP 28-pin Ceramic FPT 28-pad Ceramic LCC
	1–259	MBM100484A-10	10	16384 bits (4096w x 4b)	28-pin Ceramic DIP 28-pin Ceramic FPT 28-pad Ceramic LCC
	1-271	MBM100A484-5	5	16384 bits (4096w x 4b)	28-pin Ceramic FPT 28-pin Ceramic DIP
	1-277	MBM10490-15 MBM10490-25	15 25	65536 bits (65536w x 1b)	22-pin Ceramic DIP 22-pin Ceramic FPT
	1-285	MBM100490-15 MBM100490-25	15 25	65536 bits (65536w x 1b)	22-pin Ceramic DIP 22-pin Ceramic FPT
	1-293	MBM10494-7	7	65536 bits (16384w x 4b)	28-pin Ceramic DIP 28-pin Ceramic FPT
	1-299	MBM93419	45	576 bits (64w x 9b)	28-pin Ceramic DIP

Introduction to Emitter-Coupled Logic

Emitter Coupled Logic (ECL) refers to a type of circuit in which the signal is coupled from the emitter of the transistor(s) of one stage, to the base(s) of the next stage. This interconnection pattern differs from normal bipolar practice in that the collectors of the transistors are used to couple the signal from one stage to the next. The ECL arrangement is necessary because, unlike normal bipolar circuitry, ECL transistors are, ideally, never saturated, or turned fully on. In actual practice, however, there may be instances where saturation does occur.

The benefit of ECL circuit non-saturated operation is speed. The ECL transistor can turn on and off much faster than a transistor operating in a saturated mode. All other things being equal, ECL memories are five to ten times as fast as the nearest competitor, CMOS. This gap is narrowing, however, as some of the faster CMOS memories have reached the 35- to 25-ns range. This is beginning to encroach on ECL territory, which ranges at present from 25 ns for some of the slower ECL devices to 3 ns for the fastest, state-of-the-art integrated circuits.

10K Versus 100K-What is the Difference

ECL logic and memories come in the following two basic family groups: 10K and 100K. These can usually be differentiated by the use of the numbers 10 or 100 in the part number (e.g., MBM10480 and MBM100480). In most cases, the 10K part and the 100K part are the same die with the 100K modification being a mask option.

Because ECL transistors usually are not saturated, the voltage level of the transistor is a function of more than just the drive level of the base. When a transistor is driven into saturation, enough drive is applied to the base of the transistor to turn it fully on. At this point, the collector and emitter of the transistor are at the supply voltage level or Vcc. In a non-saturated transistor, the collector is at Vcc, but the emitter is at some voltage below that level.

For example, imagine the transistor as a valve in a water pipe. The base drive is represented by the force on the valve handle. When the handle is turned fully clockwise, the water pressure on one side of the closed valve is high and the pressure on the other side of the valve is zero. As the valve handle is turned counter-clockwise, the water pressure on the controlled side of the valve starts to increase. When the valve is turned fully counter-clockwise, the water flow is essentially unrestricted, therefore, the pressure measures the same on one side of the valve as it does on the other.

A transistor works in a similar manner. As the base drive (or force on the valve handle) increases, the voltage across the collector-emitter (the water flow) also increases until the point is reached where the resistance to current flow cannot be reduced further. At this point, the transistor is said to be saturated (fully on). In the saturated state, the stability of the current being conducted by the transistor is largely unaffected by such factors as temperature and power supply regulation.

Introduction to Emitter-Coupled Logic (Continued)

In ECL design, however, the opposite is true. Because the transistor is never saturated, the emitter voltage is a function of the base drive. The relationship between the base drive and the output level of the transistor is dependent upon both power supply and temperature. This means that for a given drive voltage, the output of the transistor can vary over a voltage and temperature range. In 10K ECL parts, voltage is specified over temperature. The specified temperatures are usually given as 0 degrees C, 25 degrees C, and 75 degrees C.100K ECL parts temperature is not specified over voltage because ECL integrated circuits have built-in voltage/temperature compensation.

The major difference between the 10K and the 100K products is that the 100K parts have temperature compensation components on board the integrated circuit as well as voltage regulation. This makes the 100K ECL much more stable over extremes of temperature and voltage.

ECL Soft Error

Generally, aside from the non-saturated transistor's susceptibility to voltage and temperature variations, there are no inherent disadvantages to ECL circuitry. However, as ECL devices have become larger and more dense, a problem has come to light that was not previously associated with ECL.

This problem, called soft error, is caused by the memory cell's state being altered by the intrusion of an alpha particle. Unfortunately this phenomenon, caused by increasingly smaller cell geometries, is aggravated by the non-saturated mode of the cell's transistors. To overcome this problem, many ECL manufacturers are changing to a cell structure that contains one or more saturated transistors. While this may seem a contradictory move, it must be remembered that only one of two transistors per cell are affected. The actual cell pair itself is not saturated. Any speed lost due to the saturation of the added transistor pull-ups will be regained by further reductions in actual cell size due to design improvements. The important consideration is the reduction, or in some cases, the virtual elimination of soft errors.

PNP Load Cell Design: A Design Strategy to Eliminate Soft Errors

With access times in the five nanosecond range, present Emitter Coupled Logic (ECL) Static Random Access Memories (RAMs) are the fastest computer memories available. Their circuitry is designed primarily for speed.

ECL Memory in Computers

ECL memories are usually used in large processing systems where the lightning fast speeds of individual integrated circuits (ICs) make up for the complex circuitry that these machines contain. The complexity of mainframe computers make it desirable for designers to save power and board space by using very dense memories. A single large memory chip can do the same job as many smaller ones, at a fraction of the power dissipation and with only one package. Therefore, the desire to squeeze as much ECL memory as possible into one single package is the driving force in ECL memory design today.

In order to meet the market requirements for larger ECL RAM ICs, it has become necessary to reduce the physical size of the on-chip components to levels thought impossible a few years ago. As the size of the individual memory cells shrinks to smaller dimensions, a problem formerly associated with the much slower MOS designs has started to plague ECLs. This problem is alpha-induced soft error.

Hard and Soft Errors

In IC memories, an error can either be hard or soft. A hard error is one which is device-related, that is, an error caused by a fault in the chip itself. Hard errors are usually repeatable and are generally corrected by replacement of the faulty IC. A soft error is caused by an outside source, usually random, which cannot be repeated easily in a test. Sources of soft errors in memories are usually either disturbances on the power lines, sometimes called glitches, or alpha particles. Power glitches can be controlled by power supply design or by adding special filters to the computer's AC line. However, alpha particle-induced soft errors cannot be so easily eliminated.

The Alpha Particle

Alpha particles continuously bombard the earth from outer space. Our atmosphere filters most of the alpha particles out, but a few still manage to make it to the earth's surface. These particles have very little mass and, under most circumstances, have little or no effect on human technical endeavor. However, in the case of modern high-density IC technology, alpha particles can create real problems.

In ECL memories, the cell is usually made up of two transistors, which in older technologies were large enough that an alpha particle passing through didn't cause any problems. But as the cells have gotten smaller, so have the transistors that comprise the cell. Therefore, an alpha particle passing through one of the new, small cells has more than enough energy to cause change. A one becomes a zero and a zero becomes a one, thereby creating inaccuracies.

PNP Load Cell Design (Continued)

An alpha particle penetrating a standard ECL memory cell creates a temporary conductive path along its trajectory through the cell. This conductive path bleeds away the charge that is keeping the on transistor in that state. When the on transistor starts to turn off, the memory cell flips and produces an error, resulting in bad data.

To illustrate the point, imagine that your company's payroll service has a large mainframe that uses ECL memories to handle payrolls. One soft error could change someone's paycheck by a factor of ten! To avoid this, most computers using ECL memory in sensitive locations use a hardware fix called error correction. Error correction works, but it is at best a treatment for the symptom rather than a cure for the disease. Error correction works by using a redundant bit of data that can take the place of any data that has been lost or altered by a soft failure. While this technique can be successfully applied to ECL system design, it is often not desirable to do so because the resultant increase in complexity and decrease in speed makes error correction impractical. By not using this approach to soft error correction, the mainframe computer designers have placed the burden of eliminating or controlling alpha-induced soft errors squarely on the shoulders of the ECL memory manufacturer.

Solving the Alpha Particle Error Problem

The problem of alpha particle soft error increases with each newer and larger ECL memory. ECL producers have tried to solve the problem in several ways. In the past, the most practical approach has been to shield the memory area of the die with some material through which alpha particles could not pass, such as polyamide. The major problem with this approach is that many of the most successful alpha shield materials are also low level alpha sources. This means that when an alpha particle is stopped by the shield material, the energy is sometimes transferred to that material on a sub-atomic level and can knock an electron loose. The accelerated electron then penetrates the die. This doesn't happen very often and generally alpha shields do a fairly good job of reducing alpha-induced soft error to acceptable levels.

The Best Solution

The best method for controlling alpha particle circuit disruption is to change the cell design. Fujitsu Microelectronics, Inc. has done just that. The PNP pull-up cell design developed by Fujitsu allows for further reduce overall cell size with an accompanying increase in the cell's transistor stability.

An ECL memory cell contains two NPN transistors connected so that when one is turned on, the other is turned off. The cell's memory state, (that is, whether it contains a logic one or a logic zero), is determined by which transistor in the cell is on and which one is off. This arrangement of transistors is called a monostable multivibrator, or a flip-flop. One of the major characteristics of flip-flop is that the state of one transistor cannot be altered without changing the state of the other transistor. So, if the on transistor is turned off, then the off transistor will automatically turn on.

How The Classic ECL Memory Cell (NPN) Works

As explained above, the traditional ECL memory cell is constructed from a pair of NPN transistors connected together as a monostable multivibrator called a Parallel Diode Cell (Figure 1-1). The two transistors in the cell are connected so that they are pulled up to the word line via a pair of resistors in parallel with a pair of Schottky diodes. This diode pull-up configuration is the classic ECL memory cell design and, until recently, was the basis of almost all ECL static RAMs.




Figure 1-1. Parallel Diode Cell

This design has the advantage of being fast because the two multivibrator transistors are biased so that when they are turned on, neither are in a saturated state. Being non-saturated, they are able to turn on and off very quickly. As long as the cell is designed with relatively large geometries, this traditional architecture is problem-free. Problems do occur however, when the geometries are shrunk to make larger and larger ECL organizations.

As cell geometries get smaller, the individual cell transistors become more susceptible to soft error because the other on transistor in the cell is held high by its base capacitance charge. Since the base areas of these devices have now become much smaller than they once were, they hold a very small charge (on the order of approximately 75000 electrons). This charge is easily dispersed, and an alpha particle has enough energy to do so. The voltage drop at the load resistor in the standby mode

$$(\Delta V = iC \times RL)$$

is limited by the forward voltage applied to the Schottky diode. Therefore, there is a chance that due to alpha particle penetration, the charge on the on transistor

 $(Q = C \times \Delta V)$

could become as small as the charge on the off transistor, causing the cell to flip.

How the New PNP Load Cell Works

In an effort to solve this problem and to supply very fast, virtually error-free ECL memories to its customers, Fujitsu has developed a new design that is a radical departure from the classic diode pull-up cell. This new design is called the PNP load cell because it replaces the diode-resistor pull-up with a PNP load cell (Figure 1-2). The PNP load cell places a PNP transistor between the collector of the cell transistor and the pull-up's emitter is also tied to the word line.




Figure 1-2. PNP Load Cell

The result of this design change is a decrease in noise and an increase in alpha particle immunity. The increased protection from soft error is due to the difference between the dynamic characteristics of the Schottky diode in the standard pull-up configuration and the PNP transistor in the PNP load cell.

Since the voltage drop across the PNP transistor is greater than across the Schottky diode, the /\V for the new design is twice the /\V of the diode cell. The internal capacitance for the two designs is about equal, the base-collector capacitance is about equal, but the base-emitter capacitance is much greater for the PNP cell design because both transistors are saturated. Since the cell noise immunity, or "Q" is the product of the base-emitter capacitance and the ΔV of the design, the PNP load cell enjoys a large increase in noise and alpha particle immunity over the diode-resistor design (on the order of a ten to the fifth or a ten to the sixth improvement).

Fujitsu's new design has made it almost impossible for the transistors in a memory cell to be changed by an alpha particle because the size of the charge that holds the on transistor in that state has been increased. If an alpha particle cannot bleed away enough charge to flip the cell, then soft errors cannot occur.

Are There Tradeoffs

The new PNP cell design uses saturated, active components to achieve the high noise immunity that ordinarily would cause a loss of speed. However, in the case of the Fujitsu ECL family, the performance of the ECL Static RAMs has been retained and, in some organizations, improved. Fujitsu has reconciled these two diametrically opposed concepts of high noise immunity and high performance by recovering lost speed through the reduction of propagation delays on the chip itself via improved design rules.

Fujitsu's Improved Design-IOP II and ESPER

Fujitsu uses Isolation by Oxide and Polysilicon (IOP) in its ECL memory designs. The original IOP design has a V-groove isolation channel between cells. The width across the top of the groove was a function of the depth to which the groove had to be etched (see Figure 1-3).




Figure 1-3. Original IOP Design

The new PNP pull-up cell design features a U-shaped isolation channel instead of a V-shaped one. The IOP II design is shown in Figure 1-4. When a U-shape is used, both the width and the depth of the channel can be carefully controlled. The resultant groove is about one-half the width of the old V-groove. This allows for a reduction in overall die size and a shortening of both row and column lines, while allowing decoders and other peripheral circuitry to be located closer to the cell area. This new set of design rules will be used for all future Fujitsu ECL memory designs.




Figure 1-4. IOP II Design

Fujitsu has now developed an improved, second generation PNP load cell design known as ESPER that offers high soft error immunity, smaller die size, lower power dissipation and performance uncompromised by the presence of saturated components in the cell.

Summary

In summary, an ECL memory design that nearly eliminates alpha particle-induced soft error is invaluable to designers of large, fast, mainframe computers, processors, testers, and other systems in which errors cannot be tolerated. The PNP pull-up design of Fujitsu's ECL Static RAMs, when coupled with new technologies such as IOP II and ESPER, achieves this goal with little or no overall loss of ECL performance.



How to Design Efficient ECL Systems

Application Note

July 1987 Edition 1.0

How to Design Efficient ECL Systems: A Collection of Do's and Don'ts for Designing with Fujitsu's ECL Devices.

by Nusra Lodhi

Fujitsu Microelectronics, Inc.

Copyright © 1987 by Fujitsu Microelectronics, Inc.
Publication Number OV0048-877F1

INTRODUCTION

ECL (Emitter Coupled Logic) devices are considered by most computer designers to be the highest performance devices available. However, these devices are not used in many system designs where they could be the most appropriate choice. This restriction stems from the fact that most system designers, even experienced ones, are usually uncomfortable with switching from designing with TTL compatible parts to ECL parts. The purpose of this document is to acquaint both experienced and inexperienced designers with the ECL technology and recommended steps for implementing an ECL design. This document covers different aspects of ECL system design. In order to understand the basic rules for designing with ECL, it is worthwhile to have a brief discussion of what ECL is and how the basic gates are designed.

ECL: WHAT IS IT?

ECL (Emitter-Coupled-Logic) is one form of current mode logic. The basic current switch for Fujitsu's ECL RAM is shown in Figure 1.




Figure 1. Basic Current Switch for ECL RAM

At the base of this switch there is a constant current source or resistor. (The current source is programmable for ECL gate arrays). The collectors are also connected to resistors.

The inputs can be driven in two different ways. In the first technique, a differential input is used on both the bases of the transistors forming a current switch. Whereas in the second method, an input voltage is applied to one transistor base while a fixed reference voltage is applied to the other transistor base. The latter technique is very common because it has twice the input voltage swing compared to the previous case. Emitter-follower outputs are connected to the collectors to provide high driving capability. With an insight into the basic ECL gate, let us now discuss the nature of the inputs and outputs in a standard ECL RAM.

1

ECL Inputs

Fujitsu's ECL RAMs have a pulldown resistor on the Chip select input, tied internally to VEE. This input is an assertive LOW signal when left open. Hence, if the input is left floating, the pulldown resistor ensures that the device is held in an active state. On the other hand, the write enable, the address inputs, and the data input pins do not have a pulldown resistor connected internally to VEE. Thus, these pins should never be left floating, because the input level may change due to leakage current. Therefore, it is recommended that the specified level on these inputs be maintained.

Wire-ORing the ECL Outputs

Like the preceding input pins, the output pins do not have pulldown resistors. Hence, wired-OR connections are possible and ECL gate arrays support this feature. However, propagation delays will increase because of greater capacitive loading. Propagation delays increase about 30psec for each output load increase of 1pF. As the output capacitance for the current ECL RAMs is 6pF max, the propagation delay caused by one wired-OR connection is about 180psec. Compared to address access time, the delay is negligible. Fujitsu guarantees the AC characteristics for an output load of 30pF; thus, five 5 wired-OR connections can be used without causing noticeable propagation delays. For ECL gate arrays, Fujitsu recommends using cutoff mode output buffers to wire-OR ECL outputs in order to minimize reflections.

In using the wire-ORed capability, the designer must be aware that the output transistor is never completely at cutoff so, in the high-impedance state, current leakage is possible. If a large number of drivers are combined in a wired-ORed arrangement, the sum of their leakage currents can pull the output voltage out of the logic 0 state. Hence with every additional driver wired to an output, a slight loss in noise margin is incurred. (Reference 1). Before discussing noise margins and their effects, differences between 100K and 10K families must be pinpointed.

Difference Between 10K and 100K

Basic differences between these two families are circuit stability and performance with variations in supply voltage and ambient temperature. 100K ECL parts are both temperature-compensated and voltage compensated; 10K parts are only voltage compensated.

ECL is a current mode logic, that is, it relies on voltage changes to generate changes in current. ECL has only a 1V logic swing with appropriately small noise margins. Before further discussions, an explanation of noise margins is in order.

NOISE MARGIN

Noise margin is a DC voltage specification which measures the immunity of a circuit to adverse operating conditions. This is defined as the difference between the worst-case input logic level (VIH min or VIL max) and the worst-case output (VOH min or VOL max) for the corresponding input logic level. Guaranteed noise margins (NM) for 10K at 25 degree C are:

Logic 1 NM = VOH min - VIH min
=
$$-.960-(-1.105)$$

= 145 mV

Logic 0 NM = VIL max - VOL max
=
$$-1.475-(-1.650)$$

= 175 mV

For 100K it is as follows:

Logic 1 NM =
$$1.025-(-1.165)=140$$
mV
Logic 0 NM = $1.475-(-1.620)=145$ mV

For system design, worst case conditions are always considered. If so, the 145mV noise margin becomes the design limit. In system design, the user is concerned with the noise margin when devices at different temperatures and different power supply voltages interface with each other. This is because, the logic level thresholds of ECL parts drift with temperature. Hence, unless the ECL family being used is temperature compensated, a hot driver may not be able to send data to a cold receiver due to threshold differences. This is the result of noise margin impairment due to the ambient temperature differential existing between the receiver and the transmitter circuit. When several hundreds, or thousands of ECL circuits are present in the same cabinet, it becomes difficult to provide sufficient cooling so that all of these circuits are essentially at the same temperature. The bottom line shows it is really worthwhile to use the 100K family with built-in temperature compensation.

Without voltage compensation, output thresholds and switching parameters vary from part to part, thereby decreasing noise margins. Also, power dissipation is the product of the constant current source and the supply voltage VEE; uncompensated ECL circuits will experience rapid power dissipation changes as VEE varies.

High and Low Level for ECL RAM Inputs

A high level for 100K is -880mV to -1025mV. In order to preset the inputs to a high level, they should not be tied directly to the ground which is the higher of the two voltage planes available on the board. If the input is tied directly to ground it will drive the input transistors into saturation, which will drastically slow down the gate's switching time in response to changing signal levels at the inputs which are not tied high. Hence, Fujitsu recommends the following circuit for presetting the inputs (both 10K and 100K) to a high and a low level. The value of the output termination depends upon various factors which will be discussed later in the section on terminating techniques.




Figure 2. Presetting the Inputs to a High or Low Level

Switching Multiple Inputs and Outputs

The base current flowing through the ECL inputs is very small. Hence, when multiple inputs are switched simultaneously it does not cause any specific problem. However, in case of switching multiple outputs certain precautions should be taken.

This is because output current changes drastically when switching from high to low or from low to high (for 50 ohms termination resistor and termination voltage = -2.0 V, IOH = 22mA and IOL = 5mA). Thus, when multiple outputs (4-bit wide and 8-bit wide devices) are switched simultaneously, current spikes may occur at the VCCO terminal. This in turn induces voltage spikes on VCC (ground) and decreases input and output noise immunity.

Before going into precautions for spikes on the ground lines, a look at the power supply lines on Fujitsu's ECL devices will be beneficial. All ECL devices have a VEE supply line (a negative power supply, -4.5V for 100K and -5.2V for 10K devices) and a VCC ground line. In some ECL RAMs, i.e '422, '474, '484 etc., there are two VCC pins. As shown in Figure 3, VCCO supplies the output drivers while VCC supplies the remaining circuits.




Figure 3. VCC and VCCO

Due to the separation of VCC and VCCO, changes in load currents while the outputs are switching do not cause glitches on the power supply ground bus which is connected to the VCC. This can, however, cause ringing on the outputs.

The ringing can be eliminated by internal connection of VCC and VCCO pins but it may cause spikes on the power supply ground lines when multiple outputs are switching. This is due to the current noise caused by the switching of multiple outputs. These spikes will produce glitches on the output waveforms. Glitches may also be observed when the impedance of the VCC pin is too large.

To prevent ringing on the outputs and glitches on the VCC and VCCO lines, Fujitsu recommends that the VCC and VCCO pins be connected to the nearest place outside

1

the package. A thick cable for VCC on the printed circuit board is also recommended to reduce the VCC impedance as much as possible.

Preceding discussions were focused on ECL gates and the 10K/100K families of parts. The remainder of this Applications Note is devoted to system design details when switching from TTL to ECL.

EFFECT OF RISE AND FALL TIME

As devices operate faster and faster, rise and fall times become shorter and shorter. For TTL, the voltage swings are typically 2 to 3 volts, while ECL voltage swings are 750 to 1000 millivolt. These TTL swings are harder to deal with than the ECL swings when rise and fall times are only a few nanoseconds. Crosstalk current I which flows between signal paths through a coupling capacitor C is proportional to dV.

I = CdV/dt

= cross talk current

C = coupling capacitor

dt = given rise/fall time

dV = logic swing




Figure 4. Voltage Swings for ECL and TTL Signals

For a given set of rise and fall times, the crosstalk for TTL is more than ECL because dV for TTL is greater.

Another difficulty is that at very high-speeds it becomes hard for circuit designers to develop satisfactory output buffers to drive realistic signal line impedances with full TTL voltage swings (Reference 1).

TERMINATING TECHNIQUES FOR THE ECL DEVICES

Any signal path on a circuit board may be considered as a form of transmission line. If the line propagation delay is short with respect to the rise time of the signal, any reflections are masked out during rise time and are not seen as overshoot or ringing (Reference 2). Thus when the edge speed increases with faster forms of logic, the line lengths should be shorter in order to retain signal integrity.

When high-speed signals are transmitted over long lines, terminations should be used to minimize reflections and line distortion. These reflections cause ringing on the signal line, which, if severe, will effect system noise immunity. The reflections appear as undershoot and overshoot as shown in Figure 5.




Figure 5. Definition of Overshoot and Undershoot

For best system performance the designer should consider using termination resistors when the two-way propagation time of the line is greater then the rise time of the signal on the line.

In ECL systems, every output must be terminated in the characteristic impedance of the signal interconnection which is being driven. However, these terminations depend on the physical parameters of the circuit boards. Realistic values are 50 to 75 ohms for multilayer etched boards, 100 ohms for multiwire boards(R), and 100 to 120 ohms for wirewrap boards (Reference 1). Standard, prepackaged termination resistors are available with values of 50 ohms, 68 ohms, 75 ohms, and 100 ohms.

Basically, there are two methods of termination viz: parallel termination and series termination. Respectively, these two methods are required for impedance matching and damping.

Parallel Termination

Parallel termination lines are used for the fastest circuit performance. There are two methods of parallel termination. In the first method, the termination resistor can be connected to a termination supply voltage VTT of -2.0V as shown in Figure 6. The value of the termination resistor Rp should match the transmission line impedance Zo. If there is an appreciable mismatch, line reflections will be present with an increase in both noise and propagation delay. In parallel terminated lines, the line termination supplies the output pulldown. Consequently, no pulldown resistor is required at the output of the driving gate.




Figure 6. Parallel Termination Using Separate Termination Voltage
Plane VTT.

However, equivalent Zo may decrease when the loads are distributed over the transmission line. Hence, the designer should consider each case separately. The recommended value of Rp is 50, 75, 100 or 150 ohms depending on the estimated value of Zo. (The values of Zo can be calculated for various transmission lines as shown in Ch 3 of Reference 2). For large systems where total power is a consideration, the lines are normally terminated with a -2.0V DC supply. When

power consumption is a major concern, this is the most efficient manner of terminating ECL circuits. The drawback, of course, is the requirement of an additional power supply voltage.

In the second method, a pair of resistors is connected in series between ground (VCC) and VEE, providing a Thevinens equivalent resistance and voltage. In this case VTT = VEE = -5.2V (10K) as shown in Figure 7.




Figure 7. Parallel Termination Using Thevinens Equivalent

Rp1 and Rp2 are selected so that they satisfy the following equation:

$$1/Zo = 1/Rp1 + 1/Rp2$$

Hence
 $Rp1 = 1.625 \ Zo$
 $Rp2 = 2.6 \ Zo$
for
 $VTT = -5.2V \ (10K)$

In contrast to the first method, this technique requires about 11 times more power per termination (because the drop across the termination resistance is not as large) and uses twice as many components per termination. The advantage, however, is the non-requirement of a special power supply or a separate voltage plane per circuit board.

Series Termination

Overshoot and ringing on longer lines may be controlled by using series damping or series terminating techniques. Series damping is accomplished by inserting a small

resistor Rs in series with the output of the gate as shown in Figure 8. In this case, the value of Rp is such that it can drive 5-15mA of current. As for VTT, -2.0V is not compulsory, hence -5.2V(10K) can be used. It is mandatory that Rs be equal to Zo. Signal transmitted from (A) is reflected at (B). But due to the presence of Rs (Rs=Zo), this signal is not seen at (B). The advantage of this method is that the power does not increase as much as in the parallel termination method even when multiple lines are connected to (A). (Note: This advantage is not effective if the load is distributed on the signal lines.)




Figure 8. Series Termination

For efficient ECL system design, it is important to know not only the termination techniques but also power supply considerations (tolerances and decoupling), as well as the board layout techniques.

Power Supply Voltage Tolerances

Power supply voltage tolerances must be equal to or better than $\pm 5\%$ for 10K ECL parts. 100K ECL parts are designed to operate over the range of -4.2 to -5.7 volts, which includes the 10K voltage range and also includes the 100K range of -4.5 volts $\pm 7\%$.

Power Supply Decoupling

Power supply decoupling is required at the point of board entry and at every ECL device. In order to block low frequency noise from entering the board, a tantalum electrolytic capacitor of 22 microfarads or more is placed across the main power supply terminals. On the other hand to block high frequency noise, Rf grade ceramic disk capacitors of 0.1 microfarads are placed across the main power pins

1

of each device (Reference 1). It is recommended that a 0.1 microfarad capacitor be placed at the end of each row of packages for additional decoupling. If the ground plane is not good, then a 0.1 microfarad bypass capacitor should be used for every two packages.

For good design, the power supply ground line noise should be limited to less than 50mV peak-to-peak. Also maintain VEE power supply voltage with less than 10mV difference among all logic cards to which the signals must interconnect (Reference 2).

For dealing with very high frequency noise, boards are available which have internal power supply voltage planes separated from each other by a few mils thickness of mylar, to provide distributed capacitor for the whole board.

SOME THOUGHTS ON CIRCUIT BOARDS AND LAYOUT

Standard double-sided circuit boards with good ground distribution may be used. A low impedance ground is necessary because any noise which is present on the ground lines are coupled into the signal lines. Any voltage drop across the ground impedance will increase noise response of the ECL circuits (Reference 2).

In the past, most of the ECL work has been done with multilayer, custom-designed etched PC boards. If proper care is used in designing, then Multiwire(R)* boards and /wirewrap boards can also be used. Several vendors offer wirewrap boards which are specifically designed for ECL work.

One thing is worth mentioning about the ground and voltage planes on these boards and that is, to ensure clean signals, at least 50% or more of the board area should be occupied by ground and voltage planes (Reference 1). These voltage planes present a low impedance return path to the ECL circuits and so act as electromagnetic shields for the signal lines.

For high-speed systems, signal lines should be kept as short as possible to minimize ringing and overshoot. Ringing and overshoot are due to the intrinsic inductance and capacitance of the line itself and can be reduced by shortening the lines. In so doing, propagation delays are minimized and critical timing parameters are easier to achieve. Also for ECL circuits, the ringing on the logic level 1 is critical as it subtracts from noise immunity.

Fanout Limitations for ECL Outputs

When laying out a circuit board an important consideration is device fanout. Fanout is the number of inputs which can be driven by a single output. This is

greater in the ECL world than in the TTL world. For gold-doped TTL, a fanout of 10 is assumed. In case of ECL, if one looks at the ratio of external output currents to input currents in ECL specifications, the fanout is about 100, so there are no fanout limitations. Although there are other disadvantages, each additional input which is connected to a given output adds more capacitance. This in turn will cause switching time delays as well as decrease in the output transmission line impedance which causes reflections. In case of MBM10480-15, this delay is about 30psec/1pF.

Note: Multiwire is a registered trademark of Multiwire Corp.

Also, input capacitance of an ECL RAM varies depending on the package type and the pin location. For the MBM10480, typical input capacitance is as follows:

PACKAGE CENTER		PACKAGE CORNER	
DIP	3.5pF	4.8pF	
FPT	3.0pF	3.8pF	

For other ECL RAMs, these values can be requested from Fujitsu. In addition to fanout limitations for the ECL outputs, another factor that should be considered while working with ECL devices is the voltage swings and the slew rate.

EDGE RATES FOR THE ECL FAMILIES

In ECL circuits, the output logic swing is typically 900mV. Rise and fall times are defined as the transition time between 20% and 80% reference points as shown in Figure 9. The difference of the voltage level between 20% point and 80% point is about 540mV (900mV x 60%). The voltage slew rate is 0.54/tr or 0.54/tr (V/ns).




Figure 9. Rise Time

In most system designs, ECL, TTL, and CMOS devices are intermixed; thus, the designer should understand the "whats", "whys", and "hows", of interfacing these technologies.

INTERFACING TECHNIQUES

Intermixing of 10K and 100K ECL Families

ECL is used to obtain the required circuit speed and provide the circuit features necessary to optimize high-speed system design. All ECL of the same family interface directly with each other. As mentioned previously, the power supply range of 100K ECL includes the range of 10K parts. Hence, no basic physical problems are encountered when interfacing these two families. The real problem is when a 100K output is connected to a 10K input. At high temperatures, VOH min of 100K approaches VIH max of 10K. This results in a decrease in noise margin. However, this type of connection is allowed if the operating ambient temperature of all the ECL devices is under control. Another important fact is that when 100K is operated at -5.2V, VOH is shifted to a low level by about 30mV. The devices can still function as indicated by the data sheet specification, although max/min limits of each parameter cannot be guaranteed.

Interfacing ECL RAMs with TTL

Circuits of the 10K ECL family normally operate with ground on VCC and a negative supply 5.2V DC power supply on VEE. The negative supply operation has a noise immunity advantage and is recommended for large systems. Circuits of the 100K ECL family normally operate on VCC and -4.5V DC power applied to VEE.

With the -5.2V power supply for 10K ECL, the high logic level is about -0.96V and the low logic level is about -1.65V. This provides a small voltage swing of 690mV. So for this reason, the 10K ECL and 100K ECL are not directly compatible with common slower-speed logic types such as TTL and MOS. Translators should be used when interfacing ECL with these devices.

The most common interface requirement for ECL is with TTL logic levels. This occurs when ECL system must interface with an existing TTL system or when both ECL and TTL are used in the same system design. The interface requirements between ECL and TTL depends on how circuits are being used.

The normal ECL/TTL interface occurs when ECL is powered with a -5.2V power supply (10K devices) or -4.5V power supply (100K devices) and TTL is powered

MB767

TTL

DIP-20

with a +5V power supply. The use of common ground and separate power supplies will isolate the TTL generated noise from ECL supply lines. At the outputs of the ECL devices translators are used to convert ECL level to TTL level.

On the other hand, for interfacing TTL to ECL devices, TTL to ECL translators are used. These devices usually have a propagation delay in the order of 1.6nsec. The devices from Fujitsu are shown in Table 1.

PART # INPUT OUTPUT tPD (TYP) NO. OF CKT PER PACKAGE

MB766 ECL 10KH TTL 5nsec at 75pF 8 DIP-20

1.6nsec

8

Table 1. TTL to ECL Translators

Usually the ECL to TTL translators have a propagation delay which is dependent on fanout loading. Thus, if more devices are being driven, tPD of these translators increase. For ECL gate arrays, on-chip translators are used; hence, intermixing of ECL with TTL can be easily accomplished.

ECL 10KH

Interfacing with TTL on a Common Power Supply

In many system designs, where only a small number of ECL devices are used, it is desirable to operate both ECL and TTL on a +5V DC power supply. ECL works well in this mode (pseudo-ECL) if care is taken to isolate the TTL generated noise from the ECL +5V supply line. Translators for interfacing TTL and ECL in this mode are built out of discrete components since integrated circuit translators do not operate on +5V. Typical discrete translators (ECL/TTL and TTL/ECL) are shown in Figure 10(a) and (b) (Reference 2). The ECL/TTL translator uses one PNP transistor for translation and the typical translation delay time is less than 10nsec when one high-speed TTL load is driven. The TTL/ECL translator consists of three resistors in series to attenuate TTL outputs to ECL requirements. The translation is very fast, normally under 1 nsec, depending on wiring delays and stray capacitance.




Figure 10. Discrete Translators

Interfacing ECL to CMOS

The ECL/MOS interface varies with the MOS power supply voltage. For P-channel MOS circuits operating between ground and a -Ve voltage, a discretely built translator is used. Modern N-channel circuits are commonly TTL compatible, so CMOS at +5V operates with TTL logic levels. For such cases, TTL/ECL translators are used.

ECL devices offer an efficient solution to a high-performance system design as compared to TTL and CMOS with only one extra requirement for system cooling. The reason for this is that ECL devices consume more power than TTL. Thus, it is important for ECL system design to consider the thermal characteristics of the ECL devices and the different cooling techniques normally used.

Thermal Considerations for ECL Circuits

The electrical power dissipated in any integrated circuit forms a heat source in the package. This heat source increases the temperature of the circuit die relative to some reference point (normally 25 degree C ambient) in an amount which depends upon the net thermal resistance between the heat source and the reference point. Thermal resistance, theta, is the difference between the temperature of the junction and the temperature of the reference point, per unit power dissipation. Thermal

resistance is the primary figure of merit for power handling capability of any integrated circuit package. Thermal resistance from "junction to case", theta JC, and/or the thermal resistance from "junction to ambient ", theta JA, are the thermal parameters most often specified for integrated circuit packages. The junction temperature T_j for a given junction to ambient thermal resistance theta JA, power dissipation P_D , and ambient temperature T_A , is given by :

$$T_{j} = P_{D} \theta_{JA} + T_{A}$$
 (i)

If a heat sink is used and it has the thermal resistance θ_{SA} (sink to ambient) and the thermal resistance from junction to case, θ_{JC} , is given by:

$$T_i = P_D \left(\theta_{JC} + \theta_{CS} + \theta_{SA}\right) + T_A \qquad (ii)$$

where θ_{CS} = thermal resistance from integrated circuit (case) to heat sink.

The values of θ_{JC} , θ_{JA} for Fujitsu's ECL RAMs and different ECL gate arrays are available upon request.

Thermal resistance is not usually specified for digital ICs, though maximum power dissipation is generally defined. The maximum ambient temperature rating is the usual point-of-interest for users of digital integrated circuits. Regardless of the ambient temperature, the system designer using ECL should be aware of the device junction temperature. The lower the junction temperature of the device, the higher the reliability and consequently the life of the device. For every 10-degree rise in junction temperature, the MTBF (Mean Time Between Failure) decreases by a factor of 2.

Cooling Techniques

ECL products dissipate a lot of heat. The power dissipated in an integrated circuit is the heat source for thermal purposes. This power dissipation is somewhere in the vicinity of 1 Watt. This means to stay within the operating range of 0 to 75 degree C, designers have to pay special attention to heat dissipation in their systems.

The majority of ECL users provide some form of air flow cooling in medium and large size systems. Fujitsu specifies a constant air flow of more than 500 linear feet per minute across the package. As air passes over devices on a printed circuit board, it absorbs heat from each package. Thus, the ambient temperature of the air will increase as it flows from the inlet to the outlet. The heat gradient from the first package to the last package is a function of the package density, air flow rate, and the individual package dissipation.

The major means of heat transfer from the top of the die to the outside surface of the package is by conduction through the solids. Heat transfer through the bonding wire from die to lead frame is negligible. Once heat is transmitted to the package, transfer to ambient air depends upon the package mounting techniques and its environment. If the integrated circuit package is installed in, or attached to a heat sink, the heat transfer is mainly due by conduction to a heat sink, and then by convection and radiation from the heat sink to the ambient. Figure 11 shows the different type of heat sinks recommended by Fujitsu. The material used is Aluminum. The number of fins is dependent upon the theta JA of the device. If theta JA is large then more fins are required.




Figure 11. Recommended Heat Sinks

Besides air cooling together with heat sinks, some users use emergent cooling techniques when the system generates a lot of heat.

Liquid Coolants

As mentioned earlier, cooling is used to prevent excessive temperatures, since higher power together with reduced size often results in detrimentally high heat dissipation density.

A common technique used for cooling of high performance and high voltage electronic equipment use a dielectric liquid. This is used in many applications

where forced air cooling is not adequate. The liquid cooling techniques commonly used are divided into four categories.

- 1. Ebullient (Boiling) Cooling
- 2. Free (Natural) Convection

In both these techniques, the sealed package with electronic components is immersed in fluid.

- 3. Forced convection-Laminar flow
- 4. Forced convection turbulent flow

In these techniques, the coolant is circulated through or around the outside of the package.

The basic considerations in selecting a coolant for electronic system are:

- 1. Properties relating to heat transfer (density, thermal conductivity, specific heat, viscosity, etc).
- 2. Properties relating to handling (boiling point, freeze point, toxicity, etc.)
- 3. Properties relating to electrical characteristics (dielectric strength, dielectric constant, etc).
- 4. Properties relating to reliability (compatibility with components, thermal stability).
- Cost.

The classes of liquids considered suitable as dielectric coolants are petroleum oil, diester synthetic oil, polyglycols, phosphate Esters, chlorinated hydrocarbon, Fluorocarbons (Flourinert (R) liquids) and Chloroflurocarbons, silicones and silicate esters. Most ECL users using liquid cooling techniques use Fluorinert (Reference 3). The Fluorinert(R) liquids provide effective heat transfer in free or forced convection. Cooling by boiling, using Flourinert liquids is even more effective. Because of their ability to remove heat so rapidly, especially in boiling, the Flourinert liquids keep component temperatures lower and thus reduce failure rates and increase reliability. Thus the components can be packaged closer together to maximize power densities and minimize equipment size.

FUJITSU'S ECL RAM FAMILY

Fujitsu offers an extensive line of different organizations and speeds of ECL SRAMs, both in 10K and 100K. The deepest configuration now available is the 64K x 1 at 15nsec and the fastest ECL RAM available is 5nsec at 4K and 1K depth. In addition to this, Fujitsu also offers a 16-bit wide ECL RAM which are 256 and 1024 words deep. In addition to the Buffer Address Array, the Color Display Palette and Self-Timed RAMs are offered as Application Specific memories.

ECL Gate Arrays

Fujitsu offers a wide variety of ECL gate arrays. The largest gate array available at present is about 4500 gates (ET4500). The basic gate in this series features typical propagation delay times of only 220 picoseconds unloaded and 500 picoseconds loaded (3mm wire loaded).

Finale

This paper has covered most of the questions which may arise in the system designer's mind, when planning to work with ECL system design instead of the usual TTL environment. For system designers, the ECL technology with efficient implementation brings a new dimension of expertise and problem-solving ability to an already advanced field. However, one common benefit will be encountered by both the experienced and inexperienced designer and, that is, a major gain in system speed over standard TTL designs.

References

- Build your System with ECL for Fun and Profit: A Practical Interconnection Recipe, Hartwig and Hastings, Wescon/86. Professional Program session record, Session 11, paper 2, Nov. '86.
- MECL System Design Handbook, William R. Blood Jr., Motorola Semiconductor Products Inc., Phoenix, Arizona.
- 3. Coolant Selection For Electronic Systems, Leon A. Sigel, Westinghouse Electric Corporation, Aerospace Division, Baltimore, Maryland.



ECL 1024-BIT BIPOLAR RANDOM ACCESS MEMORY

MBM 10422A-5 MBM 10422A-7

April 1986 Edition 3.0

1024-BIT BIPOLAR ECL RANDOM ACCESS MEMORY

The Fujitsu MBM 10422A is fully decoded 1024-bit ECL read/write random access memory designed for high-speed scratch pad, control and buffer storage applications. This device is organized as 256 words by 4 bits, and it features on-chip voltage compensation for improved noise margin.

The MBM 10422A offers extremely small cell and chip size, realized through the use of Fujitsu's patented DOPOS (Doped Polysilicon), as well as IOP-II (Isolation by Oxide and Polysilicon), processing. As a result, very fast access time with high yields and outstanding device reliability are achieved in volume production.

Operation for the MBM 10422A is specified over a temperature range of from 0° to 75°C (T_A for DIP, T_C for Flat Package and LCC). It also features 24-pin DIP, Flat Package, or LCC. It is fully compatible with industry-standard 10 K-series ECL families.

- 256 words x 4 bits organization
- On-chip voltage compensation for improved noise margin
- Fully compatible with industry-standard 10K-series ECL families

Address access time: 5 ns max. (MBM 10422A-5)

7 ns max. (MBM 10422A-7)

Block select access time: 3 ns max. (MBM 10422A-5)


4 ns max. (MBM 10422A-7)


- · Open emitter output for ease of memory expansion
- Low power dissipation of 0.7 mW/bit typ.
- DOPOS and IOP-II processing
- Pin compatible with the F10422

ABSOLUTE MAXIMUM RATINGS (See NOTE)


Rating	Symbol	Value	Unit
V _{EE} Pin Potential to Ground Pin	V _{EE}	+0.5 to ~7.0	٧
Input Voltage	V _{IN}	+0.5 to V _{EE}	V
Output Current (DC, Output High)	l _{out}	-30	mA
Temperature Under Bias	T _A for DIP	-55 to +125	
	T _C for Flat Package and LCC	-55 to +125	°C
Storage Temperature	T _{STG}	-65 to +150	°c

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.





Small geometry bipolar integrated circuits are occasionally susceptible to damage from static voltages or electric fields. It is therefore advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this device.



FUNCTIONAL DESCRIPTION

The Fujitsu MBM 10422A is fully decoded 1024-bit read/write random access memory organized as 256 words by 4 bits. Memory cell selection is achieved by means of a 8-bit address designated $A_0\!\sim\!A_7$. The active low Block Select (BS) input is provided for memory expansion. The read and write operations are controlled by the state of the active low Write

Enable (\overline{WE}) input. With \overline{WE} and \overline{BS} held low, the data at D_{1N} is written into the addressed location. To read, \overline{WE} is held high, while \overline{BS} is held low. Data at the addressed location is then transferred to D_{OUT} and read out non-inverted. Open emitter outputs are provided to allow for maximum flexibility in output wired-OR connection.

GUARANTEED OPERATING CONDITIONS

(Referanced to V_{CC})

Parameter	Symbol	Min	Тур	Max	Unit	Ambient Temperature for DIP, Case Temperature for Flat Package and LCC
Supply Voltage		-5.46	-5.2	-4.94 V	٧	0°C to 75°C

DC CHARACTERISTICS

 $(V_{CC}=0~V,~V_{EE}=-5.2~V,~Output~Load=50~\Omega~to-2.0V,~T_A=0^{\circ}C~to~75^{\circ}C~for~DIP,~Airflow \ge 2.5~m/s,~T_C=0^{\circ}C~to~75^{\circ}C$ for flat package and LCC, unless otherwise noted.)


Parameter	Symbol	Min	Тур	Max	Unit	TA
Outrant High Walters		-1000		-840		0°C
Output High Voltage	VoH	-960		-810	mV	25°C
$(V_{IN} = V_{IH \text{ max}} \text{ or } V_{IL \text{ min}})$		-900		-720		75°C
Outrost Law Valtera		-1870		-1665		0°C
Output Low Voltage	VoL	-1850		-1650	mV	25°C
$(V_{IN} = V_{JH \ max} \text{ or } V_{IL \ min})$		-1830		-1625		75°C
Output High Voltage		-1020				0°C
• •	V _{OHC}	-980			mV	25°C
(V _{IN min} or V _{IL max})		-920				75°C
Output Law Valtera				-1645		0° C
Output Low Voltage (V _{IN} = V _{IH min} or V _{IL max})	Volc]	-1630	mV	25° C
				-1605		75° C
lanut High Voltors		-1145		-840		0°C
Input High Voltage (Guaranteed Input Voltage High for All Inputs)	VIH	-1105		-810	mV	25° C
(Guaranteed input Voltage High for All inputs)	{	-1045		-720		75 [°] C
Input Low Voltage		-1870		-1490		о°с
(Guaranteed Input Voltage Low for All Inputs)	VIL	-1850		-1475	mV	25° C
(Guaranteed input Voltage Low for All inputs)	İ	-1830		-1450		75 [°] C
Input High Current (V _{IN} = V _{IH max})	I _{IH}			220	μΑ	0°C to 75°C
Input Low Current (V _{IN} = V _{IL min})	IIL	-50			μΑ	0°C to 75°C
BS Input Low Current (V _{IN} = V _{IL min})	l _{IL}	0.5		170	μΑ	0°C to 75°C
Power Supply Current (All Inputs and Output Open)	l _{EE}	200			mA	0°C to 75°C

CAPACITANCE

Parameter	Symbol	Min	Тур	Max	Unit
Input Pin Capacitance	CIN		4	6	pF
Output Pin Capacitance	Соит		6	7	pF


AC CHARACTERISTICS

 $(V_{CC}$ = 0 V, V_{EE} = -5.2 V \pm 5%, Output Load = 50 Ω to -2.0 V and 30 pF to GND, T_A = 0°C to 75°C for DIP, Airflow \geq 2.5 m/s, T_C = 0°C to 75°C for Flat Package and LCC, unless otherwise noted.)



READ CYCLE


Parameter	Complete	M	MBM 10422A-5			MBM 10422A-7		
Parameter	Symbol	Min	Тур	Max	Min	Тур	Max	Unit
Address Access Time	t _{AA}			5		5	7	ns
Block Select Access Time	t _{AB}			3		2.5	4	ns
Block Select Recovery Time	. t _{RB}			3		2.5	4	ns



MBM 10422A-5 FUJITSU MBM 10422A-7

WRITE CYCLE


Parameter	Symbol	Mi	BM 10422	A-5	MBM 10422A-7			Unit
rarameter	Symbol	Min	Тур	Max	Min	Тур	Max	Unit
Write Pulse Width	t _{ww}	3.5			5			ns
Write Disable Time	t _{WS}			3.5			4	ns
Write Recovery Time	t _{wR}			3.5			8	ns
Address Set Up Time	t _{SA}	0.5			1			ns
Block Select Set Up Time	t _{SB}	0.5			Ť			ns
Data Set Up Time	t _{SD}	0.5			1			ns
Address Hold Time	t _{HA}	1.0			1			ņs
Block Select Hold Time	t _{HB}	1.0			1		1	ns
Data Hold Time	t _{HD}	1.0			1			ns





RISE TIME and FALL TIME


Parameter	Symbol	Min	Тур	Max	Unit
Output Rise Time	t _r		1.5		ns
Output Fall Time	t _f		1.5		ns


TYPICAL CHARACTERISTICS CURVES






















PACKAGE DIMENSIONS

CERAMIC DIP (: -CZ)







PACKAGE DIMENSIONS

CERAMIC LCC (: -TV)









ECL 1024-BIT BIPOLAR RANDOM ACCESS MEMORY

MBM 100422A-5 MBM 100422A-7

April 1987 Edition 3.0

1024-BIT BIPOLAR ECL RANDOM ACCESS MEMORY

The Fujitsu MBM 100422A is fully decoded 1024-bit ECL read/write random access memory designed for high-speed scratch pad, control and buffer storage applications. This device is organized as 256 words by 4 bits, and it features on-chip voltage/temperature compensation for improved noise margin.

The MBM 100422A offers extremely small cell and chip size, realized through the use of Fujitsu's patented DOPOS (Doped Polysilicon), as well as IOP-II (Isolation by Oxide and Polysilicon), processing. As a result, very fast access time with high yields and outstanding device reliability are achieved in volume production.

Operation for the MBM 100422A is specified over a temperature range of from 0° to 85°C (T_A for DIP, T_C for Flat Package and LCC). It also features 24-pin DIP, Flat Package, or LCC. It is fully compatible with industry-standard 100K-series ECL families.

- 256 words x 4 bits organization
- On-chip voltage/temperature compensation for improved noise margin
- Fully compatible with industry-standard 100K-series ECL families

Address access time:

5 ns max. (MBM 100422A-5) 7 ns max. (MBM 100422A-7)

Block select access time: 3 ns max. (MBM 100422A-5)


4 ns max. (MBM 100422A-7)


- Open emitter output for ease of memory expansion
- Low power dissipation of 0.7mW/bit
- DOPOS and IOP-II processing.
- Pin compatible with the F100422.

ABSOLUTE MAXIMUM RATINGS (See NOTE)


Rating	Symbol	Value	Unit	
V _{EE} Pin Potential to Ground Pin	VEE	+0.5 to -7.0	V	
Input Voltage	V _{IN}	+0.5 to V _{EE}	٧	
Output Current (DC, Output High)	l _{out}	-30	mA	
	TA for DIP			
Temperature Under Bias	T _C for Flat Package and LCC	-55 to +125	°C	
Storage Temperature	T _{STG}	-65 to +150	°C	

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.





Small geometry bipolar integrated circuits are occasionally susceptible to damage from static voltages or electric fields. It is therefore advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this device.



FUNCTIONAL DESCRIPTION

The Fujitsu MBM 100422A is fully decoded 1024-bit read/write random access memory organized as 256 words by 4 bits. Memory cell selection is achieved by means of a 8-bit address designated A_0 through A_7 . The active low Block Select (\overline{BS}) input is provided for memory expansion. The read and write operations are controlled by the state of the

active low Write Enable ($\overline{\text{WE}}$) input. With $\overline{\text{WE}}$ and $\overline{\text{BS}}$ held low, the data at D_{IN} is written into the addressed location. To read, $\overline{\text{WE}}$ is held high, while $\overline{\text{BS}}$ is held low. Data at the addressed location is then transferred to D_{OUT} and read out non-inverted. Open emitter outputs are provided to allow for maximum flexibility in output wired-OR connection.



GUARANTEED OPERATING CONDITIONS

(Referenced to V_{CC})

Parameter	Symbol		Value		Unit	Ambient Temperature for DIP
raiailletei		Min	Тур	Max	Onit	Case Temperature for Flat Package and LCC
Supply Voltage	V	-5.7	-4.5	-4.2	٧	0°C to 85°C

DC CHARACTERISTICS

 $(V_{CC}$ = 0V, V_{EE} = -4.5V, Output Load = 50 Ω to -2.0V, T_A = 0°C to 85°C for DIP, Air flow \geq 2.5 m/s, T_C = 0°C to 85°C for Flat Package and LCC, unless otherwise noted.)


Parameter	Completed		Value		Unit	
rarameter	Symbol	Min	Тур	Max	Unit	
Output High Voltage (V _{IN} = V _{IH max} or V _{ILmin})	V _{OH}	-1025		-880	mV	
Output Low Voltage (V _{IN} = V _{IH max} or V _{IL min})	V _{OL}	-1810		-1620	mV	
Output High Voltage (V _{IN} = V _{IH min} or V _{IL max})	V _{ohc}	-1035			mV	
Output Low Voltage · (V _{IN} = V _{IH min} or V _{IL max})	V _{OLC}			-1610	mV	
Input High Voltage (Guaranteed Input Voltage High for All Inputs)	V _{IH}	-1165		-880	mV	
Input Low Voltage (Guaranteed Input Voltage Low for All Inputs)	VIL	-1810		-1475	mV	
Input High Current (V _{IN} = V _{IH max})	l _{iH}			220	μΑ	
Input Low Current (V _{IN} = V _{IL min})	I _{IL}	-50			μΑ	
BS Input Low Current (V _{IN} = V _{IL min})	IIL	0.5		170	μΑ	
Power Supply Current (All Inputs and Outputs Open)	I _{EE}	-200			mA	

CAPACITANCE

Down-ston.	Ch.al	MBM 100422A-5			MBM 100422A-7			l lada
Parameter	Symbol	Min	Тур	Max	Min	Тур	Max	Unit
Input Pin Capacitance	C _{IN}			6			5	pF
Output Pin Capacitance	C _{OUT}			7			8	pF


AC CHARACTERISTICS

(V_{CC} = 0V, V_{EE} = -4.5V \pm 5%, Output Load = 50 Ω to -2.0V and 30pF to GND, T_A = 0°C to 85°C for DIP, Air flow \geq 2.5 m/s, T_C = 0°C to 85°C for Flat Package and LCC, unless otherwise noted.)



READ CYCLE

Doromotor		MBM 100422A-5			MBM 100422A-7			11
Parameter	Symbol	Min	Тур	Max	Min	Тур	Max	Unit
Address Access Time	t _{AA}	1.5		5			7	ns
Block Select Access Time	t _{AB}	0.5		3			4	ns
Block Select Recovery Time	t _{RB}	0.5		3			4	ns




MBM 100422A-5 MBM 100422A-7



WRITE CYCLE


D	Q	МВ	M 100422	A-5	MBM 100422A-7			Unit
Parameter	Symbol	Min	Тур	Max	Min	Тур	Max	Unit
Write Pulse Width	t _{ww}	3.5			5			ns
Write Disable Time	t _{ws}	0.5		3.5			4	ns
Write Recovery Time	t _{wR}	0.5		3.5			8	ns
Address Set Up Time	t _{SA}	0.5			1			ns
Block Select Set Up Time	t _{SB}	0.5			1			ns
Data Set Up Time	t _{SD}	0.5			1			ns
Address Hold Time	t _{HA}	1.0			1			ns
Block Select Hold Time	t _{HB}	1.0			1			ns
Data Hold Time	t _{HD}	1.0			1			ns





RISE TIME and FALL TIME


Parameter	S		Unit		
Parameter	Symbol	Min	Тур	Max	Unit
Output Rise Time	t _r		1.5		ns
Output Fall Time	t _f		1.5		ns


TYPICAL CHARACTERISTICS CURVES






















MBM 100422A-5 MBM 100422A-7



PACKAGE DIMENSIONS











PACKAGE DIMENSIONS

CERAMIC LCC (: -TV)









ECL 4096-BIT BIPOLAR RANDOM ACCESS MEMORY

MBM10470A-7

August 1988 Edition 1.0

4096-BIT BIPOLAR ECL RANDOM ACCESS MEMORY

The Fujitsu MBM10470A is a fully decoded 4096-bit ECL read/write random access memory designed for high-speed scratch pad, control and buffer storage applications. This device is organized as 4096 words by one bit, and it features on-chip voltage compensation for improved noise margin.

The MBM10470A offers extremely small cell and chip size, realized through the use of Fujitsu's patented DOPOS (Doped Polysilicon), as well as IOP-II (Isolation by Oxide and Polysilicon) processing. As a result, very fast access time with high yields and outstanding device reliability are achieved in volume production.


Operation for the MBM10470A is specified over a temperature range of from 0°C to 75°C (TA for DIP, Tc for Flat Package and LCC). It also features 18-pin Ceramic DIP, Flat Package, or LCC. It is fully compatible with industry-standard 10K-series ECL families.

- 4096 words x 1 bit organization
- · On-chip voltage compensation for improved noise margin
- Fully compatible with industry-standard 10K-series ECL families
- Address access time :7 ns max.
- Chip select access time :3.5 ns max.
- Open emitter output for ease of memory expansion
- Low power dissipation :0.22 mW/bit (typ.)
- DOPOS and IOP-II processing
- Pin compatible with the F10470


ABSOLUTE MAXIMUM RATINGS (See NOTE)

Rating	Symbol	Value	Unit
V _{EE} Pin Potential to Ground Pin	V _{EE}	+0.5 to -7.0	٧
Input Voltage	VIN	+0.5 to V _{EE}	٧
Output Current (DC, Output High)	Іоит	-30	mA
	TA for DIP	-55 to +125	
Temperature under Bias	T _C for Flat Package and LCC	-55 to +125	°C
Storage Temperature	T _{STG}	-65 to +150	•€

NOTE: Permanent device damage may occur if Absolute Maximum Ratings are exceeded. Functional operation should be restricted to the conditions as detalled in the operational sections of this data sheet.




PIN ASSIGNMENT



This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.





FUNCTIONAL DESCRIPTION

The Fujitsu MBM10470A is fully decoded 4096-bit read/write random access memory organized as 4096 words by one bit. Memory cell selection is achieved by means of a 12-bit address designated $A_{\rm o}$ through $A_{\rm 11}$. The active low Chip Selectic ($\overline{\rm CS}$) input is provided for memory expansion. The read and write operations are controlled by the state of the active low Write

Enable (\overline{WE}) input. With \overline{WE} and \overline{CS} held low, the data at D_{IN} is written into the addressed location. To read, \overline{WE} is held high, while \overline{CS} is held low. Data at the addressed location is then transferred to D_{OUT} and read out non-inverted. Open emitter outputs are provided to allow for maximum flexibility in output wired-OR connection.



GUARANTEED OPERATING CONDITIONS

(Referenced to V_{CC})

Parameter	Symbol	Min	Тур	Max	Unit	Ambient Temperature for DIP, Case Temperature for Flat Package and LCC
Supply Voltage	V _{EE}	-5.46	-5.2	-4.94	>	0°C to 75°C

DC CHARACTERISTICS

 $(V_{CC} = 0V, V_{EE} = -5.2V, Output Load = 50\Omega and 30pF to -2.0V, T_A = 0°C to 75°C for DIP, Airflow <math>\ge 2.5$ m/s, $T_C = 0°C$ to 75°C for Flat Package and LCC, unless otherwise noted.)

Parameter	Symbol	Min	Тур	Max	Unit	TA/TC
Output High Voltage (VIN = VIH max or VIL min)	Voн	-1000 -960 -900		-840 -810 -720	mV	0 °C 25 °C 75 °C
Output Low Voltage (VIN = VIH max or VIL min)	VoL	-1870 -1850 -1830		-1665 -1650 -1625	m∨	0 °C 25 °C 75 °C
Output High Voltage (VIN = VIH max or VIL min)	Vонс	-1020 -980 -920			mV	0 °C 25 °C 75 °C
Output Low Voltage (VIN = VIH max or VIL min)	Volc			-1645 -1630 -1605	mV	0 °C 25 °C 75 °C
Input High Voltage (Guaranteed Input Voltage High for All Inputs)	VIH	-1145 -1105 -1045		-840 -810 -720	mV	0 °C 25 °C 75 °C
Input Low Voltage (Guaranteed Input Voltage Low for All Inputs)	· ViL	-1870 -1850 -1830		-1490 -1475 -1450	mV	0 °C 25 °C 75 °C
Input High Current (VIN = VIH max)	lıH			-220	μА	0°C to 75°C
Input Low Current (VIN = VIL min)	liL	-50			μА	0°C to 75°C
CS Input Low Current (VIN = VIL min)	liL	0.5		170	μА	0°C to 75°C
Power Supply Current (All Inputs and Output Open)	IEE	-200			mA	0°C to 75°C


CAPACITANCE

Parameter	Symbol	Min	Тур	Max	Unit
Input Pin Capacitance	CIN		4		pF
Output Pin Capacitance	C _{OUT}		6		pF




AC CHARACTERISTICS

 $(V_{CC}=0V,~V_{EE}=-5.2V~\pm5\%,~Output~Load=50\Omega~to~-2.0V~and~30pF~to~GND,~T_A=0^{\circ}C~to~75^{\circ}C~for~DIP,~Airflow~$\geq 2.5m/s,~T_C=0^{\circ}C~to~75^{\circ}C~for~Flat~Package~and~LCC,~unless~otherwise~noted.)$



Parameter	Symbol			Unit	
	Symbol	Min	Тур	Max	Unit
Address Access Time	t _{AA}			7	ns
Chip Select Access Time	t _{AC}			3.5	ns
Chip Select Recovery Time	t _{RC}			3.5	ns





RITE CYCLE		l .	MBM10470A-7		T	
Parameter	Symbol	Min Typ		Max	Unit	
Write Pulse Width	t _{ww}	7			ns	
Write Disable Time	t _{WS}			3.5	ns	
Write Recovery Time	t _{WR}			8	ns	
Address Set Up Time	t _{SA}	1			ns	
Chip Select Set Up Time	t _{SC}	. 0			ns	
Data Set Up Time	t _{SD}	0			ns	
Address Hold Time	t _{HA}	1			ns	
Chip Select Hold Time	t _{HC}	0			ns	
Data Hold Time	t _{HD}	0			ns	
CS ADDRESSES	WRITE CYC	LE TIMING DIAG	RAMS	 		
D _{IN} I	t _{sA}	SD -	t _{HD}	1		

RISE TIME and FALL TIME						
Davide de la constante de la c			MBM10470A-7			
Parameter	Symbol	Min	Тур	Max	Unit	
Output Rise Time	tr		1.5		ns	
Output Fall Time	t _f		1.5		ns	

D_{OUT}



TYPICAL PERFORMANCE CHARACTERISTICS

FIG. 3 - OUTPUT HIGH VOLTAGE VS AMBIENT TEMPERATURE






FIG. 5 - OUTPUT LOW VOLTAGE



TA, Ambient Temperature (°C) for DIP

FIG. 7 - \$UPPLY CURRENT VS AMBIENT TEMPERATURE



TA, Ambient Temperature (°C) for DIP

FIG. 4 - OUTPUT HIGH VOLTAGE VS SUPPLY VOLTAGE






FIG. 6 – OUTPUT LOW VOLTAGE VS SUPPLY VOLTAGE






TYPICAL PERFORMANCE CHARACTERISTICS

FIG. 8 - ADDRESS ACCESS TIME
VS AMBIENT TEMPERATURE



TA, Ambient Temperature (°C) for DIP

FIG. 10 - WRITE PULSE WIDTH VS AMBIENT TEMPERATURE



TA, Ambient Temperature (°C) for DIP

FIG. 9 - ADDRESS ACCESS TIME VS SUPPLY VOLTAGE






FIG. 11 - WRITE PULSE WIDTH VS SUPPLY VOLTAGE



VEE, Supply Voltage (V)




PACKAGE DIMENSIONS







PACKAGE DIMENSIONS (continued)




1

PACKAGE DIMENSIONS (continued)









ECL 4096-BIT BIPOLAR RANDOM ACCESS MEMORY

MBM 10470A-10 MBM 10470A-15 MBM 10470A-20

> July 1984 Edition 2.0

4096-BIT BIPOLAR ECL RANDOM ACCESS MEMORY

The Fujitsu MBM 10470A is fully decoded 4096-bit ECL read/write random access memory designed for high-speed scratch pad, control and buffer storage applications. This device is organized as 4096 words by one bit, and it features on-chip voltage compensation for improved noise margin.

The MBM 10470A offers extremely small cell and chip size, realized through the use of Fujitsu's patented DOPOS (Doped Polysilicon), as well as IOP-II (Isolation by Oxide and Polysilicon) processing. As a result, very fast access time with high yields and outstanding device reliability are achieved in volume production.

Operation for the MBM 10470A is specified over a temperature range of from 0° to 75°C (T_A for DIP, T_C for Flat Package and LCC). It also features 18-pin Ceramic DIP, Flat Package, or LCC. It is fully compatible with industry-standard 10K-series ECL families.

- 4096 words x 1 bit organization
- On-chip voltage compensation for improved noise margin
- Fully compatible with industry-standard 10K-series ECL families
- Address access time: 10 nsec.max. (MBM 10470A-10)

15 nsec.max. (MBM 10470A-15)

20 nsec. max. (MBM 10470A-20)

• Chip select access time: 6 nsec.max. (MBM 10470A-10)

8 nsec. max. (MBM 10470A-15)


15 nsec max, (MBM 10470A-20)


- Open emitter output for ease of memory expansion
- Low power dissipation: 0.22mW/bit
- DOPOS and IOP-II processing
- Pin compatible with the F10470

ABSOLUTE MAXIMUM RATINGS (See NOTE)


Parameter	Symbol	Value	Unit
V _{EE} Pin Potential to Ground Pin	V _{EE}	+0.5 to -7.0	٧
Input Voltage	V _{IN}	+0.5 to V _{EE}	٧
Output Current (DC, Output High)	l _{out}	-30	mA
	T _A for DIP	-55 to +125	
Temperature Under Bias	T _C for Flat Package and LCC	-55 to +125	°C
Storage Temperature	T _{STG}	-65 to +150	°c

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet.





Small geometry bipolar integrated circuits are occasionally susceptible to damage from static voltages or electric fields. It is therefore advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this device.



FUNCTIONAL DESCRIPTION

The Fujitsu MBM 10470A is fully decoded 4096-bit read/write random access memory organized as 4096 words by one bit. Memory cell selection is achieved by means of a 12-bit address designated A_0 through A_{11} . The active low Chip Select ($\overline{\text{CS}}$) input is provided for memory expansion. The read and write operations are controlled by the state of the active low Write Enable ($\overline{\text{WE}}$) input. With $\overline{\text{WE}}$ and $\overline{\text{CS}}$

held low, the data at $D_{\rm IN}$ is written into the addressed location. To read, $\overline{\rm WE}$ is held high, while $\overline{\rm CS}$ is held low. Data at the addressed location is then transferred to $D_{\rm OUT}$ and read out non-inverted. Open emitter outputs are provided to allow for maximum flexibility in output wired-OR connection.

GUARANTEED OPERATING CONDITIONS

(Referenced to V_{CC})

Parameter	Symbol	Min	Тур	Max	Unit	Ambient Temperature for DIP, Case Temperature for Flat Package and LCC
Supply Voltage	V _{EE}	-5.46	-5.2	-4.94	٧	0°C to 75°C

DC CHARACTERISTICS ($V_{CC} = 0V$, $V_{EE} = -5.2V$, Output Load = 50Ω and 30pF to -2.0V, $T_A = 0^{\circ}$ C to 75°C for DIP, Airflow \geq 2.5m/s, $T_C = 0^{\circ}$ C to 75°C for Flat Package and LCC unless otherwise noted.)


Parameter	Symbol	Min	Тур	Max	Unit	T _A /T _C
Output High Voltage (V _{IN} = V _{IH max} or V _{IL min})	V _{он}	-1000 -960 -900		-840 -810 -720	mV	0°C 25°C 75°C
Output Low Voltage (V _{IN} = V _{IH max} or V _{IL min})	V _{OL}	-1870 -1850 -1830		-1665 -1650 -1625	mV	0° C 25° C 75° C
Output High Voltage (V _{IN} = V _{IH min} or V _{IL max})	V _{OHC}	-1020 -980 -920			mV	0°C 25°C 75°C
Output Low Voltage (V _{IN} = V _{IH min} or V _{IL max})	V _{olc}			-1645 -1630 -1605	mV	0°C 25°C 75°C
Input High Voltage (Guaranteed Input Voltage High for All Inputs)	V _{IH}	-1145 -1105 -1045		840 810 720	mV	0°C 25°C 75°C
Input Low Voltage (Guaranteed Input Voltage Low for All Inputs)	V _{IL}	-1870 -1850 -1830		-1490 -1475 -1450	mV	0°C 25°C 75°C
Input High Current (V _{IN} = V _{IH max})	Пн			-220	μΑ	0°C to 75°C
Input Low Current (V _{IN} = V _{IL min})	I ₁ L	-50			μΑ	0°C to 75°C
CS Input Low Current (V _{IN} = V _{IL min})	I _{IL}	0.5		170	μΑ	0°C to 75°C
Power Supply Current (All Inputs and Output Open)	I _{EE}	-200			mA	0°C to 75°C

CAPACITANCE

Parameter	Symbol	Min	Тур	Max	Unit
Input Pin Capacitance	CIN		4		pF
Output Pin Capacitance	Соит		6		pF


AC CHARACTERISTICS

 $(V_{CC}=0V,\,V_{EE}=-5.2V\pm5\%,\,$ Output Load = 50Ω to -2.0V and 30pF to GND, $T_A=0^{\circ}C$ to $75^{\circ}C$ for DIP, Airflow \geq 2.5m/s, $T_C=0^{\circ}C$ to $75^{\circ}C$ for Flat Package and LCC, unless otherwise noted.)




READ CYCLE

D		MBM 10470A-10		MBM 10470A-15			MBM 10470A-20			11	
Parameter	Symbol	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
Address Access Time	tAA			10			15			20	ns
Chip Select Access Time	t _{AC}			6			8			15	ns
Chip Select Recovery Time	t _{RC}			6			8			15	ns



WRITE CYCLE

D	Complete	мві	MBM 10470A-10		МВІ	M 10470	A-15	МВІ	M 10470	A-20	Unit	
Parameter	Symbol	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max		
Write Pulse Width	tww	12			15			15	,		ns	
Write Disable Time	tws			6			8			15	ns	
Write Recovery Time	t _{WR}			10			10			15	ns	
Address Set Up Time	t _{SA}	1			1			3			ns	
Chip Select Set Up Time	t _{sc}	1			1			2			ns	
Data Set Up Time	t _{SD}	1			1			2			ns	
Address Hold Time	t _{HA}	2			2			2			ns	
Chip Select Hold Time	t _{HC}	2			2			2			ns	
Data Hold Time	t _{HD}	2			2			2			ns	



RISE TIME and FALL TIME

Parameter	Symbol	MBM 10470A-10		MBM 10470A-15			MBM 10470A-20			Unit	
i arameter	Symbol	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Onit
Output Rise Time	t _r		1.5			1.5			1.5		ns
Output Fall Time	t _f		1.5			1.5			1.5		ns

TYPICAL CHARACTERISTICS CURVES

TA, AMBIENT TEMPERATURE (°C) for DIP

Fig. 4 – OUTPUT LOW VOLTAGE
vs AMBIENT TEMPERATURE

1.4

-1.4

-1.5

-1.6

-1.7

-1.8

0 20 40 60 80

T_A, AMBIENT TEMPERATURE (°C) for DIP

Fig. 6 - OUTPUT LOW VOLTAGE
vs SUPPLY VOLTAGE

2 -1.4 -1.5 -1.5 -1.6 -1.7 -1.8 -4.0 -4.5 -5.0 -5.5 -6.0 VEE, SUPPLY VOLTAGE (V)




Fig. 8 – ADDRESS ACCESS TIME
vs SUPPLY VOLTAGE




Fig. 10 — WRITE PULSE WIDTH vs SUPPLY VOLTAGE






Fig. 9 — ADDRESS ACCESS TIME vs AMBIENT TEMPERATURE





TA, AMBIENT TEMPERATURE (°C) for DIP


Fig. 11 — WRITE PULSE WIDTH vs AMBIENT TEMPERATURE





TA, AMBIENT TEMPERATURE (°C) for DIP













ECL 4096-BIT BIPOLAR RANDOM ACCESS MEMORY

MBM100470A-7

August 1988 Edition 1.0

4096-BIT BIPOLAR ECL RANDOM ACCESS MEMORY

The Fujitsu MBM100470A is a fully decoded 4096-bit ECL read/write random access memory designed for high-speed scratch pad, control and buffer storage applications. This device is organized as 4096 words by one bit, and it features on-chip voltage/temperature compensation for improved noise margin.

The MBM100470A offers extremely small cell and chip size, realized through the use of Fujitsu's patented DOPOS (Doped Polysilicon), as well as IOP-II (Isolation by Oxide and Polysilicon) processing.


Operation for the MBM 100470A is specified over a temperature range of from 0°C to 85°C (TA for DIP, Tc for Flat Package and LCC). It also features 18-pin Ceramic DIP, Flat Package, or LCC. It is fully compatible with industry-standard 100K-series ECL families

- 4096 words x 1 bit organization
- · On-chip voltage/temperature compensation for improved noise margin
- Fully compatible with industry-standard 100K-series ECL families
- Address access time :7 ns max.
- Chip select access time :3.5 ns max.
- · Open emitter output for ease of memory expansion
- Low power dissipation :0.19 mW/bit (typ.)
- DOPOS and IOP-II processing
- Pin compatible with the F100470


ABSOLUTE MAXIMUM RATINGS (See NOTE)

Rating	Symbol	Value	Unit	
V _{EE} Pin Potential to Ground Pin	V _{EE}	+0.5 to -7.0		
Input Voltage	VIN	+0.5 to V _{EE}	V	
Output Current (DC, Output High)	lout	-30	mA	
	T _A for DIP	-55 to +125		
Temperature under Blas	T _C for Flat Package and LCC	-55 to +125	°C	
Storage Temperature	T _{STG}	-65 to +150	°C	

NOTE: Permanent device damage may occur if Absolute Maximum Ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet.




PIN ASSIGNMENT



This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.





FUNCTIONAL DESCRIPTION

The Fujitsu MBM100470A is fully decoded 4096-bit read/write random access memory organized as 4096 words by one bit. Memory cell selection is achieved by means of a 12-bit address designated $A_{\rm 0}$ through $A_{\rm 11}$. The active low Chip Select ($\overline{\rm CS}$) input is provided for memory expansion. The read and write operations are controlled by the state of the active low Write

Enable (\overline{WE}) input. With \overline{WE} and \overline{CS} held low, the data at D_{IN} is written into the addressed location. To read, \overline{WE} is held high, while \overline{CS} is held low. Data at the addressed location is then transferred to D_{OUT} and read out non-inverted. Oper emitter outputs are provided to allow for maximum flexibility is output wired-OR connection.

GUARANTEED OPERATING CONDITIONS

(Referenced to V_{CC})

Parameter	Symbol	Min	Тур	Max	Unit	Ambient Temperature for DIP, Case Temperature for Flat Package and LCC
Supply Voltage	V _{EE}	-5.7	-4.5	-4.2	٧	0°C to 85°C

DC CHARACTERISTICS

 $(V_{CC} = 0V, V_{EE} = -4.5V, Output Load = 50\Omega and 30pF to -2.0V, T_A = 0°C to 85°C for DIP, Airflow <math>\geq 2.5$ m/s, $T_C = 0°C$ to 85°C for Flat Package and LCC, unless otherwise noted.)

Parameter	Symbol	Min	Тур	Max	Unit
Output High Voltage (V _{IN} = V _{IH max} or V _{IL min})	V _{OH}	-1025		-880	m∨
Output Low Voltage (V _{IN} = V _{IH max} or V _{IL min})	V _{OL}	-1810		-1620	m∨
Output High Voltage $(V_{IN} = V_{IH min} \text{ or } V_{IL max})$	V _{OHC}	-1035			m∨
Output Low Voltage (V _{IN} = V _{IH min} or V _{IL max})	V _{OLC}			-1610	mV
Input High Voltage (Guaranteed Input Voltage High for All Inputs)	V _{IH}	-1165		-880	mV
Input Low Voltage (Guaranteed Input Voltage Low for All Inputs)	VIL	-1810		-1475	m∨
Input High Current (V _{IN} = V _{IH max})	I _{IH}			220	μА
Input Low Current (V _{IN} = V _{IL min})	I _{IL}	-50			μА
CS Input Low Current (V _{IN} = V _{IL min})	I _{IL}	0.5		170	μА
Power Supply Current (All Inputs and Output Open)	l _{EE}	-200			mA


CAPACITANCE

Parameter	Symbol	Min	Тур	Max	Unit
Input Pin Capacitance	C _{IN}		4		pF
Output Pin Capacitance	C _{OUT}		6		pF




AC CHARACTERISTICS

 $(V_{CC}=0V,\ V_{EE}=-4.5V\ \pm5\%,\ Output\ Load=50\Omega\ to\ -2.0V\ and\ 30pF\ to\ GND,\ T_A=0^{\circ}C\ to\ 85^{\circ}C\ for\ DIP,$ Airflow $\ge 2.5\ m/s,\ T_C=0^{\circ}C\ to\ 85^{\circ}C\ for\ Flat\ Package\ and\ LCC,\ unless\ otherwise\ noted.)$



	7				7	
Parameter	Symbol	MBM100470A-7				
		Min	Тур	Max	Unit	
Address Access Time	t _{AA}			7	ns	
Chip Select Access Time	tAC			3.5	ns	
Chip Select Recovery Time	t _{RC}			3.5	ns	
	READ CYCLE	TIMING DIAGE	RAMS			
CS	READ CYCLE	TIMING DIAGE		t _{AA}		


WRITE CYCLE					
Parameter	Symbol		MBM100470A-7		Unit
T draineter	- Symbol	Min	Тур	Max	J.III
Write Pulse Width	t _{WW}	7			ns
Write Disable Time	tws			3.5	ns
Write Recovery Time	t _{WR}			8	ns
Address Set Up Time	t _{SA}	1			ns
Chip Select Set Up Time	tsc	0			ns
Data Set Up Time	t _{SD}	0			ns
Address Hold Time	t _{HA}	1			ns
Chip Select Hold Time	t _{HC}	0			ns
Data Hold Time	t _{HD}	0			ns



RISE TIME and FALL TIME					
Parameter	Sumbal	N	Unit		
rarameter	Symbol	Min	Тур	Max	Onic
Output Rise Time	t _r		1.5		ns
Output Fall Time	tf		1.5		ns

TYPICAL PERFORMANCE CHARACTERISTICS

FIG. 3 - OUTPUT HIGH VOLTAGE VS AMBIENT TEMPERATURE



TA, Ambient Temperature (°C) for DIP

FIG. 4 – OUTPUT HIGH VOLTAGE VS SUPPLY VOLTAGE





FIG. 5 - OUTPUT LOW VOLTAGE VS AMBIENT TEMPERATURE



 T_A , Ambient Temperature (°C) for DIP

FIG. 6 - OUTPUT LOW VOLTAGE VS SUPPLY VOLTAGE





FIG. 7 - SUPPLY CURRENT VS AMBIENT TEMPERATURE




TA, Ambient Temperature (°C) for DIP




TYPICAL PERFORMANCE CHARACTERISTICS

FIG. 8 - ADDRESS ACCESS TIME
VS AMBIENT TEMPERATURE



TA, Ambient Temperature (°C) for DIP

FIG. 10 - WRITE PULSE WIDTH VS AMBIENT TEMPERATURE



TA, Ambient Temperature (°C) for DIP

FIG. 9 - ADDRESS ACCESS TIME VS SUPPLY VOLTAGE






FIG. 11 - WRITE PULSE WIDTH


VS SUPPLY VOLTAGE










PACKAGE DIMENSIONS (continued)



PACKAGE DIMENSIONS (continued)









ECL 4096-BIT BIPOLAR RANDOM ACCESS MEMORY

MBM 100470A-10 MBM 100470A-15

July 1984 Edition 2.0

4096-BIT BIPOLAR ECL RANDOM ACCESS MEMORY

The Fujitsu MBM 100470A is fully decoded 4096-bit ECL read/write random access memory designed for high-speed scratch pad, control and buffer storage applications. This device is organized as 4096 words by one bit, and it features on-chip voltage/temperature compensation for improved noise margin.

The MBM 100470A offers extremely small cell and chip size, realized through the use of Fujitsu's patented DOPOS (Doped Polysilicon), as well as IOP-II (Isolation by Oxide and Polysilicon) processing.

Operation for the MBM 100470A is specified over a temperature range of from 0° to 85°C (T_A for DIP, T_C for Flat Package and LCC). It also features 18-pin Ceramic DIP, Flat Package, or LCC. It is fully compatible with industry-standard 100K-series ECL families.

- 4096 words x 1 bit organization
- On-chip voltage/temperature compensation for improved noise margin.
- Fully compatible with industry-standard 100K-series ECL families
- Address access time: 10 nsec.max. (MBM 100470A-10)


15 nsec.max. (MBM 100470A-15)


- Chip select access time: 6 nsec. max. (MBM 100470A-10)
 - 8 nsec. max. (MBM 100470A-15)
- Open emitter output for ease of memory expansion
 Low power dissipation of 0.19mW/bit
- DOPOS and IOP-II processing
- Pin compatible with the F100470

ABSOLUTE MAXIMUM RATINGS (See NOTE)


Rating	Symbol	Value	Unit
V _{EE} Pin Potential to Ground Pin	V _{EE}	+0.5 to -7.0	٧
Input Voltage	V _{IN}	+0.5 to V _{EE}	٧
Output Current (DC, Output High)	l _{out}	-30	mΑ
	T _A for DIP	-55 to +125	
Temperature Under Bias	T _C for Flat Package and LCC	-55 to +125	°c
Storage Temperature	T _{STG}	-65 to +150	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet.





Small geometry bipolar integrated circuits are occasionally susceptible to damage from static voltages or electric fields. It is therefore advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this device.



FUNCTIONAL DESCRIPTION

The Fujitsu MBM 100470A is fully decoded 4096-bit read/write random access memory organized as 4096 words by one bit. Memory cell selection is achieved by means of a 12-bit address designated A_0 through A_{11} . The active low Chip Select (\overline{CS}) input is proveded for memory expansion. The read and write operations are controlled by the state of the active low Write Enable (\overline{WE}) input. With \overline{WE} and \overline{CS}

held low, the data at $D_{\rm IN}$ is written into the addressed location. To read, \overline{WE} is held high, while \overline{CS} is held low. Data at the addressed location is then transferred to $D_{\rm OUT}$ and read out non-inverted. Open emitter outputs are provided to allow for maximum flexibility in output wired-OR connection.

GUARANTEED OPERATING CONDITIONS

(Referenced to V_{CC})

Parameter	Symbol	Min	Тур	Max	Unit	Ambient Temperature for DIP, Case Temperature for Flat Package and LCC
Supply Voltage	V _{EE}	-5.7	-4.5	-4.2	V	0°C to 85°C

DC CHARACTERISTICS

 $(V_{CC} = 0V, V_{EE} = -4.5V, Output Load = 50\Omega and 30pF to -2.0V, T_A = 0°C to 85°C for DIP, airflow <math>\ge 2.5 m/s$, $T_C = 0°C to 85°C for Flat Package and LCC, unless otherwise noted.)$

Parameter	Symbol	Min	Тур	Max	Unit
Output High Voltage $(V_{IN} = V_{IH max} \text{ or } V_{IL min})$	V _{OH}	-1025		-880	mV
Output Low Voltage (V _{IN} = V _{IH max} or V _{IL min})	V _{OL}	-1810		-1620	mV
Output High Voltage (V _{IN} = V _{IH min} or V _{IL max})	V _{ohc}	-1035			mV
Output Low Voltage (V _{IN} = V _{IH min} or V _{IL max})	V _{oLC}			-1610	mV
Input High Voltage (Guaranteed Input Voltage High for All Inputs)	V _{IH}	-1165		-880	mV
Input Low Voltage (Guaranteed Input Voltage Low for All Inputs)	VIL	-1810		- 1475	mV
Input High Current (V _{IN} = V _{IH max})	I _{tH}			220	μΑ
Input Low Current (V _{IN} = V _{IL min})	1 _{IL}	- 50			μΑ
CS Input Low Current (V _{IN} = V _{IL min})	I _{IL}	0.5		170	μΑ
Power Supply Current (All Inputs and Output Open)	I _{EE}	-200			mA


CAPACITANCE

Parameter	Symbol	Min	Тур	Max	Unit
Input Pin Capacitance	CIN		4		pF
Output Pin Capacitance	Соит		6		pF




AC CHARACTERISTICS

 $(V_{CC} = 0V, V_{EE} = -4.5V \pm 5\%, Output Load = 50\Omega to -2.0V and 30pF to GND, T_A = 0°C to 85°C for DIP, Airflow <math>\ge 2.5 \text{m/s}$ $T_C = 0°C$ to 85°C for Flat Package and LCC, unless otherwise noted.)



READ CYCLE


Parameter Syml	Cumbal	MBM 100470A-10			МВМ	vi 100470	l I i a	
	rarameter	Symbol	Min	Тур	Max	Min	Тур	Max
Address Access Time	t _{AA}			10			15	ns
Chip Select Access Time	t _{AC}			6			8	ns
Chip Select Recovery Time	t _{RC}			6			8	ns



MBM 100470A-10 FUJITSU MBM 100470A-15

WRITE CYCLE

D	0	МВ	M 100470	A-10	МВ	M 100470	A-15	Unit
Parameter	Symbol	Min	Тур	Max	Min	Тур	Max	
Write Pulse Width	t _{ww}	12			15			ns
Write Disable Time	tws			6		,	8	ns
Write Recovery Time	twn			12			12	ns
Address Set Up Time	t _{SA}	1			1			ns
Chip Select Set Up Time	t _{sc}	1			1			ns
Data Set Up Time	t _{SD}	1			1			ns
Address Hold Time	t _{HA}	2			2			ns
Chip Select Hold Time	t _{HC}	2			2			ns
Data Hold Time	t _{HD}	2			2			ns





RISE TIME and FALL TIME


Parameter	Symbol	Min	Тур	Max	Unit
Output Rise Time	t _r		1.5		ns
Output Fall Time	t _f		1.5		ns


MBM 100470A-15


TYPICAL CHARACTERISTICS CURVES











MBM 100470A-10 MBM 100470A-15



Fig. 8 - ADDRESS ACCESS TIME
vs SUPPLY VOLTAGE

14
12
10

tAA, ADDRESS ACCESS TIME (ns)

8

-4.0 -4.5

Fig. 10 – WRITE PULSE WIDTH

-5.0

VEE, SUPPLY VOLTAGE (V)

-5.5

-6.0




Fig. 9 — ADDRESS ACCESS TIME vs AMBIENT TEMPERATURE







Fig. 11 — WRITE PULSE WIDTH vs AMBIENT TEMPERATURE





TA, AMBIENT TEMPERATURE (°C) for DIP














SPECIFICATION



ECL 4096-BIT BIPOLAR RANDOM ACCESS MEMORY

MBM10A474-3

CERAMIC PACKAGE DIP-24C-C05

TS315-A87Y November 1987

4096-BIT BIPOLAR ECL RANDOM ACCESS MEMORY

The Fujitsu MBM10A474 is fully decoded 4096-bit ECL read/ write random access memory designed for high-speed scratch pad, control and buffer storage applications. The device is organized as 1024 words by 4 bits, and it features on chip voltage compensation for improved noise margin.

The MBM10A474 offers extremely small cell and chip size. As a result, very fast access time with high yields and outstanding device reliability are achieved in volume productuion.

Operation for the MBM10A474 is specified over a temperature range of from 0°C to 75°C (TA for DIP, TC for Flat Package). It also features 24-pin Ceramic DIP or Flat Package and is fully compatible with industry standard 10K-series ECL families.

- 1024 words x 4 bit organization
- On-chip voltage compensation for improved noise margin.
- Fully compatible with industory standard 10K series ECL families
- Address access time:

3ns max

Chip select access time: 2ns max


· Open emitter output for ease of memory expansion

ABSOLUTE MAXIMUM RATINGS (See NOTE)

Rating	Symbol	Value	Unit
VEE Pin Potential to Ground Pin	VEE	+0.5 to -7.0	٧
Input Voltage	ΛIΝ	+0.5 to VEE	٧
Output Current (DC, Output High)	I _{OUT}	-30	mA
Temperature under Bias	TA for DIP TC for FPT	-55 to +125	°C
Storage Temperature	TSTG	-65 to +150	°C

Small geometry bipolar IC is occasionally susceptible to be damaged from static voltage or electric fields. It is therefore advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltage to this device.

NOTE: Permanent device dmage may occur of ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



FUNCTIONAL DESCRIPTION

The Fujitsu MBM10A474 is fully decoded 4096 bit read/write random access memory organized as 1024 words by 4 bits. Memory cell selection is achieved by means of a 10-bit address designed A_0 through A_9 . The active low Chip Select (CS) input is provided for memory expansion. The read and write operations are controlled by the state of the active low Write Enable

(WE) input. With WE and CS held low, the data at DIN is written into the addressed location. To read, WE is held high, while CS is held low. Data at the addressed location is then transferred to D_{OUT} and read out non-inverted. Open emitter outputs are provided to allow for maximum flexibility in output wired-OR connection



UJITSU MBM10A474-	3			TARGET				
UARANTEED OPERATIN Referenced to VCC)	G CONDITIO	INS				SPECIFICALL		
Parameter	Symbol	Min	Тур	Max	Unit	Ambient Temperature for DIP, Case Temperature for Flatpackage		
Supply Voltage	VEE	-5.46	-4.5	-4.94	٧	0°C to 75°C		


DC CHARACTERISTICS

(VCC=0V, VEE=-5.2V, Output Load = 50Ω to -2.0V, TA = 0°C to 75° C, Airflow \geq 2.5 m/s unless otherwise noted.)

Parameter	Symbol	Min	Тур	Max	Unit	TA
Output High Voltage (VIN = VIH max or VIL min)	VOH	-1000 -960 -900		-840 -810 -720	mV	0°C 25°C 75°C
Output Low Voltage (VIN = VIH max or VIL min)	V _{OL}	-1870 -1850 -1830		-1665 -1650 -1625	mV	0°C 25°C 75°C
Output High Voltage (VIN = VIH min or VIL max)	Vонс	-1020 -980 -920			mV	0°C 25°C 75°C
Output Low Voltage (VIN = VIH min or VIL max)	V _O LC			-1645 -1630 -1605	mV	0°C 25°C 75°C
Input High Voltage (Guaranteed Input Voltage High for All Inputs)	٧ _{IH}	-1145 -1105 -1045		-840 -810 -720	mV	0°C 25°C 75°C
Input Low Voltage (Guaranteed Input Voltage Low for All Inputs)	٧ _I L	-1870 -1850 -1830		-1490 -1475 -1450	mV	0°C 25°C 75°C
Input High Current (VIN = VIH max)	IIH			220	μА	0°Cto75°C
Input Low Current (VIN = VIL min)	IIL	-50			μА	0°Cto75°C
CS Input Low Current (VIN = VIL min)	IIL	0.5		170	μА	0°Cto75°C
Power Supply Current (All Inputs and Outputs Open)	IEE	-300			mA	0.Cto75.C

CAPACITANCE

Parameter	Symbol	Min	Тур	Max	Unit
Input Pin Capacitance	CIN		4	5	pF
Output Pin Capacitance	C _{OUT}	1	5	6	pF




FUJITSU MBM10A474-3

AC CHARACTERISTICS
(VCC=0V, VEE=-5.2V±5%, Output Load=50Ω to -2.0V and 30pF to GND, TA = 0°C to 75°C for flatpackage, unless otherwise noted.) Fig. 2 - AC TEST CONDITIONS 9 GND Vcc DOUT VEE Output Load: RL = 50 \Omega C_ = 30 pF (including jig and stray capacitance) NOTE: All timing measurements referenced to 50% input levels.

READ CYCLE


Parameter	Symbo1	Min	Тур	Max	Unit
Address Access Time	tAA	7		3	ns
Chip Select Access Time	tAC			2.	ns
Chip Select Recovery Time	tRC			2	ns





WRITE CYCLE

ITSU MBM10A474-3				TARGE	>
TE CYCLE					SPECIFICA Unit
Parameter	Symbo1	Min	Тур	Max	Unit
Write Pulse Width	tww	TBD			ns
Write Disable Time	tws			TBD	ns
Write Recovery Time	twR			TBD	ns
Address Set Up Time	t _{SA}	1			ns
Chip Select Set Up Time	tsc	0			ns
Data Set Up Time	t _{SD}	0			ns
Address Hold Time	t _{HA}	1			ns
Chip Select Hold Time	tHC	1			ns
Data Hold Time	t _{HD}	1			ns



RISE TIME and FALL TIME

Parameter	Symbol	Min	Тур	Max	Unit
Output Rise Time	tr		TBD		ns
Output Fall Time	tf		TBD		ns



ECL 4096-BIT BIPOLAR RANDOM ACCESS MEMORY

MBM100474A-3

TS316-A87Y NOvember 1987

4096-BIT BIPOLAR ECL RANDOM ACCESS MEMORY

The Fujitsu MBM100474A is fully decoded 4096-bit ECL read/write random access memory designed for high-speed scratch pad, control and buffer storage applications. The device is organized as 1024 words by 4 bits, and it features on chip voltage / temperature compensation for improved noise margin.

The MBM100474A offers extremely small cell and chip size. As a result, very fast access time with high yields and outstanding device reliability are achieved in volume productuion.

Operation for the MBM100474A is specified over a temperature range of from 0°C to 85°C (T_A for DIP, T_C for Flat Package). It also features 24-pin Ceramic DIP or Flat Package and is fully compatible with industry standard 100K-series ECL families.

- 1024 words x 4 bit organization
- On-chip voltage/temperature compensation for improved noise margin.
- Fully compatible with industory standard 100K series ECL families
- Address access time: 3ns max
 Chip select access time: 2ns max
- Open emitter output for ease of memory expansion


TARGET SPECIFICATION CERAMIC PACKAGE DIP-24C-C05 CERAMIC PACKAGE FPT-24C-C02 PIN ASSIGNMENT սս디 23 🗆 čš 22 WE 00, 102 d 5


ABSOLUTE MAXIMUM RATINGS (See NOTE)

Rating	Symbol	Value	Unit	
V _{EE} Pin Potential to Ground Pin	VEE	+0.5 to -7.0	V	
Input Voltage	VIN	+0.5 to VEE	٧	
Output Current (DC, Output High)	I _{OUT}	-30	mA	
Temperature under Bias	TA for DIP TC for FPT	-55 to +125	°C	
Storage Temperature	TSTG	-65 to +150	°C	

Small geometry bipolar IC is occasionally susceptible to be damaged from static voltage or electric fields. It is therefore advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltage to this device.

NOTE: Permanent device dmage may occur of ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.





FUNCTIONAL DESCRIPTION

The Fujitsu MBM100474A is fully decoded 4096 bit read/write random access memory organized as 1024 words by 4 bits. Memory cell selection is achieved by means of a 10-bit address designed An through Ag. The active low Chip Select (\overline{CS}) input is provided for memory expansion. The read and write operations are controlled by the state of the active low Write Enable

 (\overline{WE}) input. With \overline{WE} and \overline{CS} held low, the data at D_{IN} is written into the addressed location. To read, WE is held high, while CS is held Data at the addressed location is then transferred to DOUT and read out non-inverted. Open emitter outputs are provided to allow for maximum flexibility in output wired-OR connection



FUJITSU MBM100474A-3

JITSU MBM100474A-3						TARGET
GUARANTEED OPERATING (Referenced to VCC)	CONDITIO	NS				SPECIA
Parameter	Symbol	Min	Тур	Max	Unit	Ambient Temperature for DIP, Case Temperature for Flatpackage
Supply Voltage	VEE	-5.7	-4.5	-4.2	V	0°C to 85°C

DC CHARACTERISTICS

(VCC=OV, VEE=-4.5V, Output Load = 50Ω to -2.0V, TA = 0°C to 85°C for DIP, Airflow \geq 2.5m/s, TC = 0°C to 85°C for Flatpackage, unless otherwise noted.)

Parameter	Symbol ·	Min	Тур	Max	Unit
Output High Voltage (VIN = VIH max or VIL min)	v _{он}	-1025		-880	mV
Output Low Voltage (VIN = VIH max or VIL min)	V _{OL}	-1810		-1620	mV
Output High Voltage (VIN = VIH min or VIL max)	v _{онс}	-1035			mV
Output Low Voltage (VIN = VIH min or VIL max)	V _{OLC}			-1610	mV
Input High Voltage (Guaranteed Input Voltage High for All Inputs)	VIH	-1165		-880	mA
Input Low Voltage (Guaranteed Input Voltage Low for All Inputs)	VIL	-1810		-1475	mV
Input High Current (VIN = VIH max)	IIH			220	μА
Input Low Current (VIN = VIL min)	IIL	-50			μА
CS Input Low Current (VIN = VIL min)	IIL	0.5		170	μΑ
Power Supply Current (All Inputs and Outputs Open)	I _{EE}	-300			mA


CAPACITANCE

Parameter	Symbo1	Min	Тур	Max	Unit
Input Pin Capacitance	CIN		4	5	pF
Output Pin Capacitance	COUT		5	6	pF




AC CHARACTERISTICS

TARGET SPECIFICATI (VCC=OV, VEE=-4.5V±5%, Output Load=50 Ω to -2.0V and 30pF to GND, TA = 0°C to 85°C for DIP, Airflow \geq 2.5m/s, TC = 0°C to 85°C for Flatpackage, unless otherwise noted.)



READ CYCLE


Parameter	Symbol	Min	Тур	Max	Unit
Address Access Time	tAA			3	ns
Chip Select Access Time	tAC			2	ns
Chip Select Recovery Time	t _{RC}			2	ns





WRITE CYCLE


ITSU MBM100474A-3				TARGE	* >
TE CYCLE					SPECIFICATION IN THE PROPERTY OF THE PROPERTY
Parameter	Symbo1	Min	Тур	Max	Unit CAT
Write Pulse Width	tww	TBD			ns
Write Disable Time	tws			TBD	ns
Write Recovery Time	twR			TBD	ns
Address Set Up Time	tsA	1			ns
Chip Select Set Up Time	tsc	0			ns
Data Set Up Time	t _{SD}	0			ns
Address Hold Time	tHA	1			ns
Chip Select Hold Time	tHC	1			ns
Data Hold Time	t _{HD}	1			ns




RISE TIME and FALL TIME

Parameter	Symbol	Min	Тур	Max	Unit
Output Rise Time	tr		TBD		ns
Output Fall Time	tf		TBD		ns











ECL 4096-BIT BIPOLAR RANDOM ACCESS MEMORY

MBM 10474A-5 MBM 10474A-7

> June 1987 Edition 1.0

4096-BIT BIPOLAR ECL RANDOM ACCESS MEMORY

The Fujitsu MBM 10474A is fully decoded 4096-bit ECL read/write random access memory designed for high-speed scratch pad, control and buffer storage applications. This device is organized as 1024 words by 4 bits, and it features on-chip voltage compensation for improved noise margin.

The MBM 10474A offers extremely small cell and chip size, realized through the use of Fujitsu's patented DOPOS (Doped Polysilicon), as well as U-Fox (U-groove isolation with thick field oxide) processing. As a result, very fast access time with high yields and outstanding device reliability are achieved in volume production.

Operation for the MBM 10474A is specified over a temperature range of from 0° to 75°C (T_A for DIP, T_C for Flat Package and LCC). It also features 24-pin DIP, Flat Package, or LCC. It is fully compatible with industry-standard 10 K-series ECL families.

- 1024 words x 4 bits organization
- On-chip voltage compensation for improved noise margin
- Fully compatible with industry-standard 10 K-series ECL families

Address access time:

5 ns max. (MBM 10474A-5)

7 ns max. (MBM 10474A-7)

Chip select access time:

3 ns max. (MBM 10474A-5)


5 ns max. (MBM 10474A-7)


- Open emitter output for ease of memory expansion
- Low power dissipation of 0.33 mW/bit typ. (MBM 10474A-5)
 0.24 mW/bit typ. (MBM 10474A-7)
- DOPOS and U-Fox processing
- Pin compatible with the F10474

ABSOLUTE MAXIMUM RATINGS (See NOTE)


Rating	Symbol	Value	Unit	
V _{EE} Pin Potential to Ground Pin	V _{EE}	+0.5 to -7.0	٧	
Input Voltage	Vin	+0.5 to V _{EE}	٧	
Output Current (DC, Output High)	lout	-30	mΑ	
	T _A for DIP	-55 to +125	°c	
Temperature under Bias	T _C for Flat Package and LCC	-55 to +125		
Storage Temperature	T _{STG}	-65 to +150	°c	

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet.





Small geometry bipolar integrated circuits are occasionally susceptible to damage from static voltages or electric fields. It is therefore advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this device.



FUNCTIONAL DESCRIPTION

The Fujitsu MBM 10474A is fully decoded 4096-bit read/write random access memory organized as 1024 words by 4 bits. Memory cell selection is achieved by means of a 10-bit address designated A₀ through A₉. The active low Chip Select (CS) input is provided for memory expansion. The read and write operations are controlled by the state of the active low

Write Enable (\overline{WE}) input. With \overline{WE} and \overline{CS} held low, the data at D_{IN} is written into the addressed location. To read, \overline{WE} is held high, while \overline{CS} is held low. Data at the addressed location is then transferred to D_{OUT} and read out non-inverted. Open emitter outputs are provided to allow for maximum flexibility in output wired-OR connection.

GUARANTEED OPERATING CONDITIONS

(Referenced to V_{CC})

Parameter	Symbol	Min	Тур	Max	Unit	Ambient Temperature for DIP, Case Temperature for Flat Package and LCC
Supply Voltage	VEE	-5.46	-5.2	-4.94	٧	0° C to 75°C

DC CHARACTERISTICS

(V_{CC} = 0 V, V_{EE} = -5.2 V, Output Load = 50 Ω to -2.0 V, T_A = 0°C to 75°C for DIP, Airflow \geq 2.5 m/s, T_C = 0°C to 75°C for Flat Package and LCC, unless otherwise noted.)


Parameter	Symbol	Min	Тур	Max	Unit	TA
Output High Voltage (V _{IN} = V _{IH max} or V _{IL min})	V _{OH}	-1000 -960 -900		-840 -810 -720	mV	0°C 25°C 75°C
Output Low Voltage $(V_{IN} = V_{IH max} \text{ or } V_{IL min})$	V _{OL}	-1870 -1850 -1830		-1665 -1650 -1625	mV	0°C 25°C 75°C
Output High Voltage (V _{IN} = V _{IH min} or V _{IL max})	V _{OHC}	-1020 -980 -920			mV	0°C 25°C 75°C
Output Low Voltage (V _{IN} = V _{IH min} or V _{IL max})	V _{OLC}			-1645 -1630 -1605	mV	0°C 25°C 75°C
Input High Voltage (Guaranteed Input Voltage High for All Inputs)	· V _{IH}	-1145 -1105 -1045		-840 -810 -720	mV	0°C 25°C 75°C
Input Low Voltage (Guaranteed Input Voltage Low for All Inputs)	V _{IL}	-1870 -1850 -1830		-1490 -1475 -1450	mV	0°C 25°C 75°C
Input High Current (V _{IN} = V _{IH max})	I _{IH}			220	μΑ	0°C to 75°C
Input Low Current (VIN = VIL min)	I _{IL}	-50			μΑ	0°C to 75°C
CS Input Low Current (V _{IN} = V _{IL min})	IIL	0.5		170	μΑ	0°C to 75°C
Power Supply Current MBM 10474A-5 (All Inputs and Outputs Open) MBM 10474A-7	· I _{EE}	-300 -220			mA	0°C to 75°C

CAPACITANCE

Parameter	Symbol	Min	Тур	Max	Unit
Input Pin Capacitance	C _{IN}		4	5	pF
Output Pin Capcitance	Cout		5	6	pF


AC CHARACTERISTICS

 $(V_{CC} = 0 \text{ V}, V_{EE} = -5.2 \text{ V} \pm 5\%$, Output Load = 50Ω to -2.0 V and 30 pF to GND, $T_A = 0^{\circ}\text{C}$ to 75°C for DIP, Airflow $\geq 2.5 \text{ m/s}$, $T_C = 0^{\circ}\text{C}$ to 75°C for Flat Package and LCC, unless otherwise noted.)




READ CYCLE

	0	MBM 10474A-5			MBM 10474A-7			
Parameter	Symbol	Min	Тур	Max	Min	Тур	Max	Unit
Address Access Time	tAA	1.2		5	1.2		7	ns
Chip Select Access Time	t _{AC}	0.5		3	0.5		5	ns
Chip Select Recovery Time	t _{RC}	0.5		3	0.5		5	ns



WRITE CYCLE

D	0 1 1	М	BM 10474	A-5	М	MBM 10474A-7		
Parameter	Symbol	Min	Тур	Max	Min	Тур	Max	Unit
Write Pulse Width	tww	8			5			ns
Write Disable Time	t _{ws}	0.3		3	0.3		6.5	ns
Write Recovery Time	t _{WR}	0.5		7	0.5		8	ns
Address Set Up Time	t _{SA}	1			1			ns
Chip Select Set Up Time	tsc	0			0			ns
Data Set Up Time	t _{SD}	0			0			ns
Address Hold Time	t _{HA}	1			1			ns
Chip Select Hold Time	t _{HC}	1			1			ns
Data Hold Time	t _{HD}	1			1			ns



RISE TIME and FALL TIME

Parameter	Symbol	Min	Тур	Max	Unit
Output Rise Time	t _r		1.5		ns
Output Fall Time	t _f		1.5		ns

CHARACTERISTICS CURVES

Fig. 3 – OUTPUT HIGH VOLTAGE

vs AMBIENT TEMPERATURE

2 –0.7


-0.8


-1.0


-1.0


0 20 40 60 80


T_A, AMBIENT TEMPERATURE (°C) for DIP


































ECL 4096-BIT BIPOLAR RANDOM ACCESS MEMORY

MBM 10474A-10 MBM 10474A-15

August 1985 Edition 2.0

4096-BIT BIPOLAR ECL RANDOM ACCESS MEMORY

The Fujitsu MBM 10474A is fully decoded 4096-bit ECL read/write random access memory designed for high-speed scratch pad, control and buffer storage applications. This device is organized as 1024 words by 4 bits, and it features on-chip voltage compensation for improved noise margin.

The MBM 10474A offers extremely small cell and chip size, realized through the use of Fujitsu's patented DOPOS (Doped Polysilicon), as well as IOP-II (Isolation by Oxide and Polysilicon) processing. As a result, very fast access time with high yields and outstanding device reliability are achieved in volume production.

Operation for the MBM 10474A is specified over a temperature range of from 0° to 75°C (T_A for DIP, T_C for Flat Package and LCC). It also features 24-pin DIP, Flat Package, or LCC. It is fully compatible with industry-standard 10 K-series ECL families.

- 1024 words x 4 bits organization
- On-chip voltage compensation for improved noise margin
- Fully compatible with industry-standard 10 K-series ECL families
- Address access time: 10 ns max. (MBM 10474A-10)

15 ns max. (MBM 10474A-15)

Chip select access time: 6 ns max. (MBM 10474A-10)

8 ns max. (MBM 10474A-15)

- Open emitter output for ease of memory expansion
- Low power dissipation of 0.26 mW/bit typ. (MBM 10474A-10)


0.20 mW/bit typ. (MBM 10474A-15)


- DOPOS and IOP-II processing
- Pin compatible with the F10474

ABSOLUTE MAXIMUM RATINGS (See NOTE)


Rating	Symbol	Value	Unit	
V _{EE} Pin Potential to Ground Pin	V _{EE}	+0.5 to -7.0	٧	
Input Voltage	V _{IN}	+0.5 to V _{EE}	٧	
Output Current (DC, Output High)	Гоит	-30	mA	
	T _A for DIP	-55 to +125		
Temperature under Bias	T _C for Flat Package and LCC	-55 to +125	°C	
Storage Temperature	T _{STG}	-65 to +150	°C	

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet.





Small geometry bipolar integrated circuits are occasionally susceptible to damage from static voltages or electric fields. It is therefore advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this device.



FUNCTIONAL DESCRIPTION

The Fujitsu MBM 10474A is fully decoded 4096-bit read/write random access memory organized as 1024 words by 4 bits. Memory cell selection is achieved by means of a 10-bit address designated A_0 through A_9 . The active low Chip Select $(\overline{\text{CS}})$ input is provided for memory expansion. The read and write operations are controlled by the state of the active low

Write Enable (\overline{WE}) input. With \overline{WE} and \overline{CS} held low, the data at D_{IN} is written into the addressed location. To read, \overline{WE} is held high, while \overline{CS} is held low. Data at the addressed location is then transferred to D_{OUT} and read out non-inverted. Open emitter outputs are provided to allow for maximum flexibility in output wired-OR connection.

GUARANTEED OPERATING CONDITIONS

(Referanced to V_{CC})

Parameter	Symbol	Min	Тур	Max	Unit	Ambient Temperature for DIP, Case Temperature for Flat Package and LCC
Supply Voltage	VEE	-5.46	-5.2	-4.94	V	0° C to 75°C

DC CHARACTERISTICS

(V_{CC} = 0 V, V_{EE} = -5.2 V, Output Load = 50 Ω to -2.0 V, T_A = 0°C to 75°C for DIP, Airflow \geq 2.5 m/s, T_C = 0°C to 75°C for Flat Package and LCC, unless otherwise noted.)


Parameter	Symbol	Min	Тур	Max	Unit	TA
0		-1000		-840		0°C
Output High Voltage	V _{OH}	-960		-810	m∨	25°C
$(V_{IN} = V_{IH \text{ max}} \text{ or } V_{IL \text{ min}})$		-900		-720		75°C
Output Low Voltage		-1870		-1665		0°C
Output Low Voltage	VoL	-1850		-1650	mV	25°C
$(V_{IN} = V_{IH \text{ max}} \text{ or } V_{IL \text{ min}})$		-1830		-1625		75°C
Output High Voltage		-1020				0°C
	Vonc	-980			mV	25°C
$(V_{IN} = V_{IH min} \text{ or } V_{IL max})$		-920				75°C
Output Law Valtaria				-1645		0°C
Output Low Voltage	Volc			-1630	mV	25°C
$(V_{IN} = V_{IH min} \text{ or } V_{IL max})$				-1605		75°C
Input High Voltage		-1145		-840		0°C
(Guaranteed Input Voltage High for All Inputs)	V _{IH}	-1105		-810	mV	25°C
(dualanteed input voltage riigh for All inputs)		-1045		-720		75°C
Input Low Voltage		-1870		-1490		0°C
(Guaranteed Input Voltage Low for All Inputs)	VIL	-1850		-1475	m∨	25°C
(Guaranteed input Voltage Low for All inputs)		-1830		-1450		75°C
Input High Current (V _{IN} = V _{IH max})	Iн			220	μΑ	0°C to 75°C
Input Low Current (V _{IN} = V _{IL min})	I _{IL}	-50			μΑ	0°C to 75°C
CS Input Low Current (V _{IN} = V _{IL min})	I _{IL}	0.5		170	μΑ	0°C to 75°C
Power Supply Current MBM 10474A-10		-230				2°2 . 75°2
(All Inputs and Outputs Open) MBM 10474A-15	IEE	-200			mA	0°C to 75°C

CAPACITANCE

Parameter	Symbol	Min	Тур	Max	Unit
Input Pin Capacitance	C _{IN}		4	5	pF
Output Pin Capcitance	C _{OUT}		6	. 8	pF


AC CHARACTERISTICS

(V_{CC} = 0 V, V_{EE} = -5.2 V $\pm 5\%$, Output Load = 50 Ω to -2.0 V and 30 pF to GND, T_A = 0°C to 75°C for DIP, Airflow \geq 2.5 m/s, T_C = 0°C to 75°C for Flat Package and LCC, unless otherwise noted.)




READ CYCLE

D	01	МВ	MBM 10474A-10			MBM 10474A-15		
Parameter	Symbol	Min	Тур	Max	Min	Тур	Max	Unit
Address Access Time	t _{AA}	2	7	10	3	10	15	ns
Chip Select Access Time	t _{AC}	1.5	3	6	2	4	8	ns
Chip Select Recovery Time	t _{RC}	1.5	3	6	2	4	8	ns



WRITE CYCLE

D	Comphal	МВ	M 10474	\-10	ME	MBM 10474A-15			
Parameter	Symbol	Min	Тур	Max	Min	Тур	Max	Unit	
Write Pulse Width	tww	12			15			ns	
Write Disable Time	t _{ws}			6			8	ns	
Write Recovery Time	twe			10			15	ns	
Address Set Up Time	t _{SA}	2			2			ns	
Chip Select Set Up Time	t _{sc}	1			2			ns	
Data Set Up Time	t _{SD}	1			2			ns	
Address Hold Time	t _{HA}	1			3			ns	
Chip Select Hold Time	t _{HC}	1			2			ns	
Data Hold Time	t _{HD}	1			2			ns	



RISE TIME and FALL TIME

Parameter	Symbol	Min	Тур	Max	Unit
Output Rise Time	t _r	1		3.5	ns
Output Fall Time	t _f	1		3.5	ns

CHARACTERISTICS CURVES




Fig. 4 – OUTPUT LOW VOLTAGE
vs AMBIENT TEMPERATURE

(2)

30

-1.4

-1.5

-1.6

-1.7

-1.8

0


20

40

60

80

T_A, AMBIENT TEMPERATURE (°C) for DIP






Fig. 7 – ADDRESS ACCESS TIME
vs AMBIENT TEMPERATURE

20


MBM 10474A-15


MBM 10474A-10


V MBM 10474A-10

O 20 40 60 80


T_A, AMBIENT TEMPERATURE (°C) for DIP

























ECL 4096-BIT **BIPOLAR RANDOM ACCESS MEMORY**

MBM 100474A-5 MBM 100474A-7

> June 1987 Edition 1.0

4096-BIT BIPOLAR ECL RANDOM ACCESS MEMORY

The Fujitsu MBM 100474A is fully decoded 4096-bit ECL read/write random access memory designed for high-speed scratch pad, control and buffer storage applications. This device is organized as 1024 words by 4 bits, and it features on-chip voltage temperature compensation for improved noise margin.

The MBM 100474A offers extremely small cell and chip size, realized through the use of Fujitsu's patented DOPOS (Doped Polysilicon), as well as U-Fox (U-groove isolation with thick field oxide) processing. As a result, very fast access time with high yields and outstanding device reliability are achieved in volume production.

Operation for the MBM 100474A is specified over a temperature range of from 0° to 85°C (TA for DIP, TC for Flat Package and LCC). It also features 24-pin DIP, Flat package, or LCC. It is fully compatible with industry-standard 100 K-series ECL families.

- 1024 words x 4 bits organization
- On-chip voltage temperature compensation for improved noise margin
- Fully compatible with industry-standard 100 K-series ECL families

Address access time:

5 ns max. (MBM 100474A-5)

7 ns max. (MBM 100474A-7)

Chip select access time:

3 ns max. (MBM 100474A-5)

5 ns max. (MBM 100474A-7)


- Open emitter output for ease of memory expansion
- Low power dissipation of 0.28 mW/bit typ. (MBM 100474A-5) 0.20 mW/bit typ. (MBM 100474A-7)


- DOPOS and U-Fox processing
- Pin compatible with the F100474

ABSOLUTE MAXIMUM RATINGS (See NOTE)

Rating	Symbol	Value	Unit	
V _{EE} Pin Potential to Ground Pin	V _{EE}	+0.5 to -7.0	٧	
Input Voltage	V _{IN}	+0.5 to V _{EE}	٧	
Output Current (DC, Output High)	lout	-30	mA	
	T _A for DIP	-55 to +125		
Temperature under Bias	T _C for Flat Package and LCC	-55 to +125	°C	
Storage Temperature	T _{STG}	-65 to +150	°C	


NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet.





Small geometry bipolar integrated circuits are occasionally susceptible to damage from static voltages or electric fields. It is therefore advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this device.





FUNCTIONAL DESCRIPTION

The Fujitsu MBM 100474A is fully decoded 4096-bit read/write random access memory organized as 1024 words by 4 bits. Memory cell selection is achieved by means of a 10-bit address designed A₀ through A₉. The active low Chip Select (CS) input is provided for memory expansion. The read and write operations are controlled by the state of the active low

Write Enable (\overline{WE}) input. With \overline{WE} and \overline{CS} held low, the data at D_{IN} is written into the addressed location. To read, \overline{WE} is held high, while \overline{CS} is held low. Data at the addressed location is then transferred to D_{OUT} and read out non-inverted. Open emitter outputs are provided to allow for maximum flexibility in output wired-OR connection.

GUARANTEED OPERATING CONDITIONS

(Referenced to V_{CC})

Parameter	Symbol	Min	Тур	Max	Unit	Ambient Temperature for DIP, Case Temperature for Flat Package and LCC.
Supply Voltage	V _{EE}	-5.7	-4.5	-4.2	V	0°C to 85°C

DC CHARACTERISTICS (V_{CC} = 0 V, V_{EE} = -4.5 V, Output Load = 50Ω to -2.0 V, T_A = 0° C to 85° C for DIP, Airflow ≥ 2.5 m/s, T_C = 0° C to 85° C for Flat Package and LCC, unless otherwise noted.)


Parameter		Symbol	Min	Тур	Max	Unit
Output High Voltage (V _{IN} = V _{IH max} or V _{IL min})		V _{он}	-1025		-880	mV
Output Low Voltage (V _{IN} = V _{IH max} or V _{IL min})			-1810		-1620	mV
Output High Voltage (V _{IN min} or V _{IL max})		V _{ohc}	-1035			mV
Output Low Voltage (V _{IN} = V _{IH min} or V _{IL max})		V _{oLc}			-1610	mV
Input High Voltage (Guaranteed Input Voltage High	gh for All Inputs)	V _{IH}	-1165		-880	mV
Input Low Voltage (Guaranteed Input Voltage for	All Inputs)	V _{IL}	-1810		-1475	mV
Input High Current (V _{IN} = V _{IH}	1 max)	I _{IH}			220	μΑ
Input Low Current (V _{IN} = V _{IL}	ow Current (V _{IN} = V _{IL min})		-50			μΑ
CS Input Low Current (V _{IN} =	V _{IL min})	I _{IL}	0.5	-	170	μΑ
Power Supply Current	MBM 100474A-5	1	-300			mA
(All inputs and Outputs Open)	MBM 100474A-7	I _{EE}	-220			"

CAPACITANCE

Parameter	Symbol	Min	Тур	Max	Unit
Input Pin Capacitance	C _{IN}		4	5	pF
Output Pin Capacitance	C _{OUT}		5	6	pF


AC CHARACTERISTICS

 $(V_{CC}=0~V,~V_{EE}=-4.5~V~\pm5\%,~Output~Load=50~\Omega~to~-2.0~V~and~30~pF~to~GND,~T_A=0^{\circ}C~to~85^{\circ}C~for~DIP,~Airflow~\ge~2.5~m/s,~T_C=0^{\circ}C~to~85^{\circ}C~for~Flat~Package~and~LCC,~unless~otherwise~noted.)$




READ CYCLE

Dentaria	Symbol	МВ	MBM 100474A-5			MBM 100474A-7		
Parameter		Min	Тур	Max	Min	Тур	Max	Unit
Address Access Time	t _{AA}	1.2		5	1.2		7	ns
Chip Select Access Time	t _{AC}	0.5		3	0.5		5	ns
Chip Select Recovery Time	t _{RC}	0.5		3	0.5		5	ns



WRITE CYCLE


D	Cb. a.l.	ME	M 100474	A-5	МЕ	BM 100474	A-7	Unit
Parameter	Symbol	Min	Тур	Max	Mįn	Тур	Max	Unit
Write Pulse Width	t _{ww}	8			5			ns
Write Disable Time	t _{ws}	0.3		3	0.3		6.5	ns
Write Recovery Time	t _{wR}	0.5		7	0.5		8	ns
Address Set Up Time	t _{SA}	1			1			ns
Chip Select Set Up Time	t _{sc}	0			0			ns
Data Set Up Time	t _{SD}	0			0			ns
Address Hold Time	t _{HA}	1			1			ns
Chip Select Hold Time	t _{HC}	1			1			ns
Data Hold Time	t _{HD}	1			1			ns



RISE TIME and FALL TIME


Parameter	Symbol	Min	Тур	Max	Unit
Output Rise Time	t _r		1.5		ns
Output Fall Time	t _f		1,5		ns

Fig. 3 — OUTPUT HIGH VOLTAGE vs AMBIENT TEMPERATURE



TA, AMBIENT TEMPERATURE (°C) for DIP

Fig. 4 — OUTPUT LOW VOLTAGE vs AMBIENT TEMPERATURE



TA, AMBIENT TEMPERATURE (°C) for DIP

Fig. 5 - SUPPLY CURRENT
vs ambient temperature




Fig. 6 – SUPPLY CURRENT vs SUPPLY VOLTAGE

(YE)

MBM 100474-5

MBM 100474-7

MBM 100474-7

150

MBM 100474-7

MBM 100474-7

MBM 100474-7

MBM 100474-7

MBM 100474-7

MBM 100474A-5 FUJITSU MBM 100474A-7

Fig. 7 — ADDRESS ACCESS TIME
vs AMBIENT TEMPERATURE

10

8


8


MBM 100474-7


MBM 100474-5


MBM 100474-5

TA, AMBIENT TEMPERATURE (°C) for DIP









MBM 100474A-5 FUJITSU MBM 100474A-7

.005 ^{+.003} -.001

(0.13^{+0.08}_{-0.03})

.038±.008 (0.97±0.20)

Dimension in inches and (millimeters)



PACKAGE DIMENSIONS


.050(1.27)

TYP

.250(6.35)

REF


© FUJITSU LIMITED 1986 F24003S-1C





-.075(1.91)MAX

.017±.001 (0.43±0.03)

1.066(27.08)MIN









ECL 4096-BIT BIPOLAR RANDOM ACCESS MEMORY

MBM 100474A-10 MBM 100474A-15

August 1985 Edition 2.0

4096-BIT BIPOLAR ECL RANDOM ACCESS MEMORY

The Fujitsu MBM 100474A is fully decoded 4096-bit ECL read/write random access memory designed for high-speed scratch pad, control and buffer storage applications. This device is organized as 1024 words by 4 bits, and it features on-chip voltage temperature compensation for improved noise margin.

The MBM 100474A offers extremely small cell and chip size, realized through the use of Fujitsu's patented DOPOS (Doped Polysilicon), as well as IOP-II (loslation by Oxide and Polysilicon) processing.

Operation for the MBM 100474A is specified over a temperature range of from 0° to 85° C (T_A for DIP, T_C for Flat Package and LCC). It also features 24-pin DIP, Flat package, or LCC. It is fully compatible with industry-standard 100 K-series ECL families.

- 1024 words x 4 bits organization
- On-chip voltage temperature compensation for improved noise margin
- Fully compatible with industry-standard 100 K-series ECL families

Address access time:

10 ns max. (MBM 100474A-10)

15 ns max. (MBM 100474A-15)

Chip select access time:

6 ns max. (MBM 100474A-10)

8 ns max. (MBM 100474A-15)

- Open emitter output for ease of memory expansion
- Low power dissipation of 0.22 mW/bit typ. (MBM 100474A-10)


0.20 mW/bit typ. (MBM 100474A-15)


- DOPOS and IOP-II processing
- Pin compatible with the F 100474

ABSOLUTE MAXIMUM RATINGS (See NOTE)

Rating	Symbol	Value	Unit
V _{EE} Pin Potential to Ground Pin	V _{EE}	+0.5 to -7.0	٧
Input Voltage	V _{IN}	+0.5 to V _{EE}	V
Output Current (DC, Output High)	l _{out}	-30	mΑ
Temperature under Bias	T _A for DIP	-55 to +125	°c
	T _C for Flat Package and LCC	-55 to +125	
Storage Temperature	T _{STG}	-65 to +150	°C


NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet.





Small geometry bipolar integrated circuits are occasionally susceptible to damage from static voltages or electric fields. It is therefore advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this device.





FUNCTIONAL DESCRIPTION

The Fujitsu MBM 100474A is fully decoded 4096-bit read/ write random access memory organized as 1024 words by 4 bits. Memory cell selection is achieved by means of a 10-bit address designed Ao through Ao. The active low Chip Select (CS) input is provided for memory expansion. The read and write operations are controlled by the state of the active low

Write Enable (WE) input. With WE and CS held low, the data at D_{IN} is written into the addressed location. To read, \overline{WE} is held high, while CS is held low. Data at the addressed location is then transferred to D_{OUT} and read out non-inverted. Open emitter outputs are provided to allow for maximum flexibility in output wired-OR connection.

GUARANTEED OPERATING CONDITIONS

(Referenced to V_{CC})

Parameter	Symbol	M in	Тур	Max	Unit	Ambient Temperature for DIP, Case Temperature for Flat Package and LCC.
Supply Voltage	V _{EE}	-5.7	-4.5	-4.2	V	0°C to 85°C

DC CHARACTERISTICS

(V_{CC} = 0 V, V_{EE} = -4.5 V, Output Load = 50Ω to -2.0 V, T_A = 0°C to 85°C for DIP, Airflow ≥ 2.5 m/s, T_C = 0°C to 85°C for Flat Package and LCC, unless otherwise noted.)

Parameter		Symbol	Min	Тур	Max	Unit
Output High Voltage (V _{IN} = V _{IH max} or V _{IL min})		V _{oh}	-1025		-880	mV
Output Low Voltage (V _{IN} = V _{IH max} or V _{IL min})		V _{oL}	-1810		-1620	mV
Output High Voltage (V _{IN min} or V _{IL max})		V _{ohc}	-1035			mV
Output Low Voltage (V _{IN} = V _{IH min} or V _{IL max})					-1610	mV
Input High Voltage (Guaranteed Input Voltage Hi	gh for All Inputs)	V _{IH}	-1165		-880	mV
Input Low Voltage (Guaranteed Input Voltage fo	r All Inputs)	V _{IL}	-1810		-1475	mV
Input High Current (V _{IN} = V _{II}	H max)	I _{IH}			220	μΑ
Input Low Current (V _{IN} = V _{II}	_{- min})	I _{IL}	-50 °			μΑ
CS Input Low Current (V _{IN} =	V _{IL min})	I _{IL}	0.5		170	μА
Power Supply Current	MBM 100474A-10	I _{EE}	-230			mA
(All inputs and Outputs Open)	MBM 100474A-15	-66	-200			


CAPACITANCE

Parameter	Symbol	Min	Тур	Max	Unit
Input Pin Capacitance	C _{IN}		4	5	pF
Output Pin Capacitance	C _{OUT}		6	8	pF




AC CHARACTERISTICS

(V_{CC} = 0 V, V_{EE} = -4.5 V \pm 5%, Output Load = 50 Ω to -2.0 V and 30 pF to GND, T_A = 0°C to 85°C for DIP, Airflow \geq 2.5 m/s, T_C = 0°C to 85°C for Flat Package and LCC, unless otherwise noted.)



READ CYCLE

Parameter	Symbol	МВІ	MBM 100474A-10			MBM 100474A-15			
Parameter	Symbol	Min	Тур	Max	Min	Тур	Max	Unit	
Address Access Time	t _{AA}	2	7	10	3	10	15	ns	
Chip Select Access Time	t _{AC}	1.5	3	6	2	4	8	ns	
Chip Select Recovery Time	t _{RC}	1.5	3	6	2	4	8	ns	




MBM 100474A-10 FUJITSU MBM 100474A-15



WRITE CYCLE

D	Combal	МВ	VI 100474	A-10	МВ	M 100474	A-15	Unit
Parameter	Symbol	Min	Тур	Max	Min	Тур	Max	Unit
Write Pulse Width	tww	12			15			ns
Write Disable Time	t _{ws}			6			8	ns
Write Recovery Time	twR			10			15	ns
Address Set Up Time	t _{SA}	2			2			ns
Chip Select Set Up Time	t _{SC}	1			2			ns
Data Set Up Time	t _{SD}	1			2			ns
Address Hold Time	t _{HA}	1			3			ns
Chip Select Hold Time	t _{HC}	1			2			ns
Data Hold Time	t _{HD}	1			2			ns



RISE TIME and FALL TIME


Parameter	Symbol	Min	Тур	Max	Unit
Output Rise Time	`t _r	1		3.5	ns
Output Fall Time	t _f	1		3.5	ns




CHARACTERISTICS CURVES

Fig. 3 – OUTPUT HIGH VOLTAGE vs AMBIENT TEMPERATURE

| OUTPUT HIGH VOLTAGE | OUTPUT HIGH VOLTAGE | OUTPUT HIGH VOLTAGE | OUTPUT HIGH VOLTAGE | OUTPUT HIGH VOLTAGE | OUTPUT HIGH VOLTAGE | OUTPUT HIGH VOLTAGE | OUTPUT HIGH VOLTAGE | OUTPUT HIGH VOLTAGE | OUTPUT HIGH VOLTAGE | OUTPUT HIGH VOLTAGE | OUTPUT HIGH VOLTAGE | OUTPUT HIGH VOLTAGE | OUTPUT HIGH VOLTAGE | OUTPUT HIGH VOLTAGE | OUTPUT HIGH VOLTAGE | OUTPUT HIGH VOLTAGE | OUTPUT HIGH VOLTAGE | OUTPUT HIGH VOLTAGE | OUTPUT HIGH VOLTAGE | OUTPUT HIGH VOLTAGE | OUTPUT HIGH VOLTAGE | OUTPUT HIGH VOLTAGE | OUTPUT HIGH VOLTAGE | OUTPUT HIGH VOLTAGE | OUTPUT HIGH VOLTAGE | OUTPUT HIGH VOLTAGE | OUTPUT HIGH VOLTAGE | OUTPUT HIGH VOLTAGE | OUTPUT HIGH VOLTAGE | OUTPUT HIGH VOLTAGE | OUTPUT HIGH VOLTAGE | OUTPUT HIGH VOLTAGE | OUTPUT HIGH VOLTAGE | OUTPUT HIGH VOLTAGE | OUTPUT HIGH VOLTAGE | OUTPUT HIGH VOLTAGE | OUTPUT HIGH VOLTAGE | OUTPUT HIGH VOLTAGE | OUTPUT HIGH VOLTAGE | OUTPUT HIGH VOLTAGE | OUTPUT HIGH VOLTAGE | OUTPUT HIGH VOLTAGE | OUTPUT HIGH VOLTAGE | OUTPUT HIGH VOLTAGE | OUTPUT HIGH VOLTAGE | OUTPUT HIGH VOLTAGE | OUTPUT HIGH VOLTAGE | OUTPUT HIGH VOLTAGE | OUTPUT HIGH VOLTAGE | OUTPUT HIGH VOLTAGE | OUTPUT HIGH VOLTAGE | OUTPUT HIGH VOLTAGE | OUTPUT HIGH VOLTAGE | OUTPUT HIGH VOLTAGE | OUTPUT HIGH VOLTAGE | OUTPUT HIGH VOLTAGE | OUTPUT HIGH VOLTAGE | OUTPUT HIGH VOLTAGE | OUTPUT HIGH VOLTAGE | OUTPUT HIGH VOLTAGE | OUTPUT HIGH VOLTAGE | OUTPUT HIGH VOLTAGE | OUTPUT HIGH VOLTAGE | OUTPUT HIGH VOLTAGE | OUTPUT HIGH VOLTAGE | OUTPUT HIGH VOLTAGE | OUTPUT HIGH VOLTAGE | OUTPUT HIGH VOLTAGE | OUTPUT HIGH VOLTAGE | OUTPUT HIGH VOLTAGE | OUTPUT HIGH VOLTAGE | OUTPUT HIGH VOLTAGE | OUTPUT HIGH VOLTAGE | OUTPUT HIGH VOLTAGE | OUTPUT HIGH VOLTAGE | OUTPUT HIGH VOLTAGE | OUTPUT HIGH VOLTAGE | OUTPUT HIGH VOLTAGE | OUTPUT HIGH VOLTAGE | OUTPUT HIGH VOLTAGE | OUTPUT HIGH VOLTAGE | OUTPUT HIGH VOLTAGE | OUTPUT HIGH VOLTAGE | OUTPUT HIGH VOLTAGE | OUTPUT HIGH VOLTAGE | OUTPUT HIGH VOLTAGE | OUTPUT HIGH VOLTAGE | OUTPUT HIGH VOLTAGE | OUTPUT HIGH VOLTAGE | OUTPUT HIGH





MBM 100474A-10 FUJITSU MBM 100474A-15

Fig. 7 – ADDRESS ACCESS TIME vs AMBIENT TEMPERATURE


20


MBM 100474A-15

MBM 100474A-10


O 20 40 60 80

TA, AMBIENT TEMPERATURE (°C) for DIP











MBM 100474A-10 FUJITSU MBM 100474A-15





PACKAGE DIMENSIONS

(Suffix: -ZF)











ECL 16384-BIT **BIPOLAR RANDOM ACCESS MEMORY**

MBM 10480-15 MBM 10480-25

> September 1984 Edition 3.0

16384-BIT BIPOLAR ECL RANDOM ACCESS MEMORY

The Fujitsu MBM 10480 is fully decoded 16384-bit ECL read/write random access memory designed for main memory, control and buffer storage applications. This device is organized as 16384 words by one bit, and it features onchip voltage compensation for improved noise margin.

The MBM 10480 offers extremely small cell and chip size, realized through the use of Fujitsu's patented DOPOS (Doped Polysilicon), as well as IOP-II (Isolation by Oxide and Polysilicon) processing.


Operation for the MBM 10480 is specified over a temperature range of from 0°C to 75°C (T_A for DIP, T_C for Flat Package and LCC). It also features 20pin Ceramic DIP, Flat Package, or LCC. It is fully compatible with industrystandard 10K-series ECL families.


- 16384 words x 1 bit organization
- On-chip voltage compensation for improved noise margin.
- Fully compatible with industry-standard 10K-series ECL families (MBM 10480-15)
- Address access time : 15 ns max.
 - : 25 ns max.
- Chip select access time: 8 ns max.
- (MBM 10480-25) (MBM 10480-15)
- : 10 ns max. (MBM 10480-25)
- Open emitter output for ease of memory expansion
- Low power dissipation of 0.05 mW/bit
- DOPOS and IOP-II
- Pin compatible with the F10480

ABSOLUTE MAXIMUM RATINGS (See NOTE)


Rating	Symbol	Value	Unit	
V _{EE} Pin Potential to Ground Pin	VEE	+0.5 to -7.0	٧	
Input Voltage	V _{IN}	+0.5 to V _{EE}	٧	
Output Current (DC, Output High)	l _{out}	-30	mA	
	T _A for DIP	-55 to +125	°C	
Temperature under Bias	T _C for Flat Package and LCC	-55 to +125		
Storage Temperature	T _{STG}	-65 to +150	°C	

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet.





Small geometry bipolar integrated circuits are occasionally susceptible to damage from static voltages or electric fields. It is therefore advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this device.



FUNCTIONAL DESCRIPTION

The Fujitsu MBM 10480 is fully decoded 16384 bit read/write random access memory organized as 16384 words by one bit. Memory cell selection is achieved by means of a 14-bit address designated A_0 through A_{13} . The active low Chip Select (\overline{CS}) input is provided for memory expansion. The read and write operations are controlled by the state of the

active low Write Enable (\overline{WE}) input. With \overline{WE} and \overline{CS} held low, the data in D_{IN} is written into the addressed location. To read, \overline{WE} is held high, while \overline{CS} is held low. Data at the addressed location is then transferred to D_{OUT} and read out non-inverted. Open emitter outputs are provided to allow for maximum flexibility in output wired-or connection.

GUARANTEED OPERATING CONDITIONS (Referenced to V_{CC})

Parameter	Symbol	Min	Тур	Max	Unit	Ambient Temperature for DIP, Case Temperature for Flat Package and LCC
Supply Voltage	V _{EE}	-5.46	-5.2	-4.94	V	0°C to 75°C

DC CHARACTERISTICS


 $(V_{CC}=0V,\,V_{EE}=-5.2V,\,Output\,\,Load=50\Omega\,\,and\,\,30pF\,\,to\,\,-2.0V,\,T_A=0^{\circ}C\,\,to\,\,75^{\circ}C\,\,for\,\,DIP,\,Airflow\,\,\geq\,2.5m/s,\,T_C=0^{\circ}C\,\,to\,\,75^{\circ}C\,\,for\,\,Flat\,\,Package\,\,and\,\,LCC,\,\,unless\,\,otherwise\,\,noted.)$

Parameter	Symbol	Min	Тур	Max	Unit	T _A /T _C
Output High Voltage (V _{IN} = V _{IH max} or V _{IL min})	V _{он}	-1000 -960 -900		-840 -810 -720	mV	0°C 25°C 75°C
Output Low Voltage (V _{IN} = V _{IH max} or V _{IL min})	V _{OL}	-1870 -1850 -1830		-1665 -1650 -1625	mV	0°C 25°C 75°C
Output High Voltage (V _{IN} = V _{IH min} or V _{IL max})	V _{ohc}	-1020 -980 -920			mV	0°C 25°C 75°C
Output Low Voltage (V _{IN} = V _{IH min} or V _{IL max})	V _{OLC}			-1645 -1630 -1605	mV	0°C 25°C 75°C
Input High Voltage (Guaranteed Input Voltage High for All Inputs)	V _{IH}	-1145 -1105 -1045		-840 -810 -720	mV	0°C 25°C 75°C
Input Low Voltage (Guaranteed Input Voltage Low for All Inputs)	VIL	-1870 -1850 -1830		-1490 -1475 -1450	mV	0°C 25°C 75°C
Input High Current (V _{IN} = V _{IH max})	l _{iH}			220	μΑ	0°C to 75°C
Input Low Current (V _{IN} = V _{IL min})	I _{IL}	-50			μΑ	0°C to 75°C
CS Input Low Current (V _{IN} = V _{IL min})	I _{IL}	0.5		170	μΑ	0°C to 75°C
Power Supply Current MBM 10480-15 (All Inputs and Output Open) MBM 10480-25	I _{EE}	-220 -200			mA	0°C to 75°C

CAPACITANCE


Parameter	Symbol	Min	Тур	Max	Unit
Input Pin Capacitance	C _{IN}		5		pF
Output Pin Capacitance	Соит		6		pF

 $\begin{array}{l} \textbf{AC CHARACTERISTICS} \\ (\textbf{V}_{CC}=\textbf{0V}, \textbf{V}_{EE}=-5.2 \textbf{V} \pm 5\%, \textbf{Output Load} = 50 \Omega \textbf{ to -2.0V and 30pF to GND, } \textbf{T}_{A}=\textbf{0}^{\circ}\textbf{C} \textbf{ to 75}^{\circ}\textbf{C} \textbf{ for DIP, Airflow} \geq 2.5 \text{m/s, } \\ \textbf{T}_{C}=\textbf{0}^{\circ}\textbf{C} \textbf{ to 75}^{\circ}\textbf{C} \textbf{ for Flat Package and LCC, unless otherwise noted.)} \\ \end{array}$




READ CYCLE

Poromotor	Combal	М	MBM 10480-15			MBM 10480-25		
Parameter	Symbol	Min	Тур	Max	Min	Тур	Max	Unit
Address Access Time	t _{AA}			15			25	ns
Chip Select Access Time	t _{AC}			8			10	ns
Chip Select Recovery Time	t _{RC}			8			10	ns



WRITE CYCLE

_		М	BM 10480	-15	М	3M 10480	25	Unit
Parameter	Symbol	Min	Тур	Max	Min	Тур	Max	
Write Pulse Width	tww	15			25			ns
Write Disable Time	t _{ws}			8			10	ns
Write Recovery Time	t _{WR}			18			20	ns
Address Set Up Time	t _{SA}	2			5			ns
Chip Select Set Up Time	t _{sc}	2			5			ns
Data Set Up Time	t _{SD}	2			5			ns
Address Hold Time	t _{HA}	3			5			ns
Chip Select Hold Time	t _{HC}	3			5			ns
Data Hold Time	t _{HD}	3			5			ns



RISE TIME and FALL TIME

Parameter	Symbol	Min	Тур	Max	Unit
Output Rise Time	tr		3		ns
Output Fall Time	t _f		3		ns

CHARACTERISTICS CURVES

Fig. 3 – OUTPUT HIGH VOLTAGE

vs AMBIENT TEMPERATURE

2 –0.7


4 –0.9

1 –0.9


1 –1.0


0 20 40 60 80


T_A, AMBIENT TEMPERATURE (°C) for DIP





TA, AMBIENT TEMPERATURE (°C) for DIP































.0 -4.5 -5.0 -5.5 -6 V_{EE}, SUPPLY VOLTAGE (V)


-4.0














MBM 10480-15 MBM 10480-25









ECL 16384-BIT BIPOLAR RANDOM ACCESS MEMORY

MBM10480A-8

May 1988 Edition 1.0


16384-BIT BIPOLAR ECL RANDOM ACCESS MEMORY

The Fujitsu MBM10480A is a fully decoded 16384-bit ECL read/write random access memory designed for main memory, control and buffer storage applications. This device is organized as 16384 words by one bit, and it features on-chip voltage compensation for improved noise margin.

The MBM10480A offers extremely small cell and chip size, realized through the use of Fujitsu's patented DOPOS (Doped Polysilicon), as well as IOP-II (Isolation by Oxide and Polysilicon) processing.

Operation for the MBM10480A is specified over a temperature range of 0°C to 55°C (TA for DIP, Tc for Flat Package and LCC). It also features 20-pin Ceramic DIP, Flat Package, or LCC. It is fully compatible with industry-standard 10K-series ECL families.

- 16384 words x 1 bit organization
- On-chip voltage compensation for improved noise margin
- Fully compatible with industry-standard 10K-series ECL families
- Address access time: 8 ns max.
 Chip select access time: 4 ns max.
- Power dissipation: 0.07 mW/bit typ
- · Open emitter output for ease of memory expansion
- DOPOS and IOP-II processing



PIN ASS	IGNMENTS
Dout 1	20
LCC PAD CONFIGU	RATION: See Page 10

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.


ABSOLUTE MAXIMUM RATINGS

(see NOTE)

ABSOLUTE WAXIIVIOW RATING	13	()	see NOIE)
Rating	Symbol	Value	Unit
V _{EE} Pin Potential to Ground Pin	VEE	+0.5 to -7.0	٧
Input Voltage	VIN	+0.5 to VEE	٧
Output Current (DC, Output High)	I оит	-30	mA
Temperature under Bias	Тс	-55 to +125	°C
Storage Temperature	Tsrg	-65 to +150	°C

NOTE: Permanent device damage may occur if the above Absolute Maximum Ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet.





FUNCTIONAL DESCRIPTION

The Fujitsu MBM10480A is a fully decoded 16384 bit read/write random access memory organized as 16384 words by one bit. Memory cell selection is achieved by means of a 14-bit address designated A_0 through A_{13} . The active low Chip Select ($\overline{\text{CS}}$) input is provided for memory expansion. The read and write operations are controlled by the state of the active low Write

Enable ($\overline{\text{WE}}$) input. With $\overline{\text{WE}}$ and $\overline{\text{CS}}$ held low, the data at D_{IN} is written into the addressed location. To read, $\overline{\text{WE}}$ is held high, while $\overline{\text{CS}}$ is held low. Data at the addressed location is then transferred to DOUT and read out non-inverted. Open emitter outputs are provided to allow for maximum flexibility in output wired-OR connection.



GUARANTEED OPERATING CONDITIONS

(Referenced to V_{CC})

Parameter	Symbol	Min	Тур	Max	Unit	Ambient Temperature for DIP, Case Temperature for Flat Package and LCC
Supply Voltage	V _{EE}	-5.46	-5.2	-4.94	٧	0°C to 55°C

DC CHARACTERISTICS

(V_{CC} = 0V, V_{EE} = -5.2V, Output Load = 50Ω and 30pF to -2.0V, TA = 0°C to 55°C for DIP, Airflow \geq 2.5 m/s, TC=0°C to 55°C for Flat Package and LCC, unless otherwise noted.)


Parameter	Symbol	Min	Тур	Max	Unit	T _A /T _C
Output High Voltage (VIN = VIH max or VIL min)	V _{OH}	-1000 -960 -925	-	-840 -810 -760	m∨	0°C 25°C 55°C
Output Low Voltage (VIN = VIH max or VIL min)	V _{OL}	-1870 -1850 -1830	_	-1665 -1650 -1625	mV	0°C 25°C 55°C
Output High Voltage (VIN = VIH min or VIL max)	V _{OHC}	-1020 -980 -945	_	_	mV	0°C 25°C 55°C
Output Low Voltage (VIN = VIH max or VIL min)	V _{OLC}	_		-1645 -1630 -1605	mV	0°C 25°C 55°C
Input High voltage (Guaranteed Input Voltage High for All Inputs)	V _{IH}	-1145 -1105 -1070		-840 -810 -760	mV	0°C 25°C 55°C
Input Low Voltage (Guaranteed Input Voltage Low for All Inputs)	V _{IL}	-1870 -1850 -1840	_	-1490 -1475 -1460	mV	0°C 25°C 55°C
Input High Current (VIN=VIH max)	I _{IH}	_	_	220	μА	0°C to 55°C
Input Low Current (VIN=VIL min)	l _{IL}	-50	_	90	μА	0°C to 55°C
CS Input Low Current (VIN=VIL min)	I _{IL}	0.5	_	170	μА	0°C to 55°C
Power Supply Current (All Inputs and Outputs Open)	1 _{EE}	-260	_		mA	0°C to 55°C

CAPACITANCE


Parameter	Symbol	Min	Тур	Max	Unit
Input Pin Capacitance	C _{IN}	_	4	_	pF
Output Pin Capacitance	C _{OUT}	_	6		pF

AC CHARACTERISTICS

 $(V_{CC}$ = 0V, VEE=-5.2V, Output Load=50 Ω and 30pF and -2.0V, TA = 0°C to 55°C for DIP, Airflow \geq 2.5 m/s, T_C = 0°C to 55°C for Flat Package and LCC, unless otherwise noted.)




Parameter	Symphol		Unit		
- a a a l l l l l l l l l l l l l l l l	Symbol	Min	Тур	Max	Unit
READ CYCLE					
Address Access Time	t	2		8	ns
Chip Select Access Time	t _{AC}	1	_	4	ns
Chip Select Recovery Time	t _{RC}	1	_	4	ns






Parameter	S	ı	11-14		
raiameter	Symbol	Min	Тур	Max	Unit
WRITE CYCLE					
Write Pulse Width	tww	10	_	-	ns
Write Disable Time	tws	_	_	4	ns
Write Recovery Time	t _{WR}	_		11	ns
Address Set Up Time	t _{SA}	2	_		ns
Chip Select Set Up Time	t _{SC}	2			ns
Data Set Up Time	t _{SD}	2	_		ns
Address Hold Time	t _{HA}	1	_	_	ns
Chip Select Hold Time	t _{HC}	1	_	-	ns
Data Hold Time	t _{HD}	1	-	_	ns



Parameter	Symbol	Min	Тур	Max	Unit
RISE TIME and FALL TIME					
Output Rise Time	tr		2	_	ns
Output Fall Time	t _f	_	2	_	ns




TYPICAL PERFORMANCE CHARACTERISTICS








TYPICAL PERFORMANCE CHARACTERISTICS (Continued)




TYPICAL PERFORMANCE CHARACTERISTICS (Continued)









PACKAGE DIMENSIONS (Continued)









ECL 16384-BIT BIPOLAR RANDOM ACCESS MEMORY

MBM10480A-10

May 1988 Edition 1.0


16384-BIT BIPOLAR ECL RANDOM ACCESS MEMORY

The Fujitsu MBM10480A is a fully decoded 16384-bit ECL read/write random access memory designed for main memory, control and buffer storage applications. This device is organized as 16384 words by one bit, and it features on-chip voltage compensation for improved noise margin.

The MBM10480A offers extremely small cell and chip size, realized through the use of Fujitsu's patented DOPOS (Doped Polysilicon), as well as IOP-II (Isolation by Oxide and Polysilicon) processing.

Operation for the MBM10480A is specified over a temperature range of 0°C to 55°C (TA for DIP, Tc for Flat Package and LCC). It also features 20-pin Ceramic DIP, Flat Package, or LCC. It is fully compatible with industry-standard 10K-series ECL families.

- 16384 words x 1 bit organization
- On-chip voltage compensation for improved noise margin
- Fully compatible with industry-standard 10K-series ECL families
- Address access time: 10 ns max.
 Chip select access time: 4 ns max.
- Power dissipation: 0.07 mW/bit typ
- · Open emitter output for ease of memory expansion
- DOPOS and IOP-II processing



1	PIN ASSIGNMENTS					
	DOUT 1 20 A ₀ 2 19 A ₁ 3 18 A ₂ 4 17 A ₃ 5 16 A ₄ 6 15 A ₅ 7 14 A ₆ 8 13 A ₇ 9 12 V _{EE} 10 11	DIN CS DIN A 13 A 12 A 11 A 10				
L	LCC Pad Configuration: See Page 10					


(see NOTE)

ABSOLUTE MAXIMUM RATINGS

ADOOLO IL MAAMMOM HAIMO	(3)	30 NOIL)	
Rating	Symbol	Value	Unit
V _{EE} Pin Potential to Ground Pin	VEE	+0.5 to -7.0	٧
Input Voltage	VIN	+0.5 to VEE	V
Output Current (DC, Output High)	Гоит	-30	mA
Temperature under Blas	Тс	-55 to +125	°C
Storage Temperature	Тѕтс	-65 to +150	°C

NOTE: Permanent device damage may occur if the above Absolute Maximum Ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.



FUNCTIONAL DESCRIPTION

The Fujitsu MBM10480A is a fully decoded 16384 bit read/write random access memory organized as 16384 words by one bit. Memory cell selection is achieved by means of a 14-bit address designated A_0 through A_{13} . The active low Chip Select (\overline{CS}) input is provided for memory expansion. The read and write operations are controlled by the state of the active low Write

Enable (WE) input. With WE and \overline{CS} held low, the data in D_{IN} is written into the addressed location. To read, WE is held high, while \overline{CS} is held low. Data at the addressed location is then transferred to D_{OUT} and read out non-inverted. Open emitter outputs are provided to allow for maximum flexibility in output wired-or connection.

GUARANTEED OPERATING CONDITIONS

(Referenced to V_{CC})

Parameter	Symbol	Min	Тур	Max	Unit	Ambient Temperature for DIP, Case Temperature for Fiat Package and LCC
Supply Voltage	V _{EE}	-5.46	-5.2	-4.94	٧	0°C to 75°C

DC CHARACTERISTICS

(V_{CC} = 0 V, V_{EE} = -5.2 V, Output Load = 50 Ω and 30 pF to -2.0 V, T_A = 0°C to 75°C for DIP, Airflow \geq 2.5 m/s, T_C = 0°C to 75°C for Flat Package and LCC, unless otherwise noted.)


Parameter	Symbol	Min	Тур	Max	Unit	T _A /T _C
Output High Voitage V _{IN} = V _{IH max} or V _{IL min}	V _{OH}	-1000 -960 -900		-840 -810 -720	m∨	0°C 25°C 75°C
Output Low Voltage V _{IN} = V _{IH max} or V _{IL min}	V _{OL}	-1870 -1850 -1830		-1665 -1650 -1625	mV	0°C 25°C 75°C
Output High Voltage V _{IN} = V _{IH min} or V _{IL max}	V _{OHC}	-1020 -980 -920			mV	0°C 25°C 75°C
Output Low Voltage V _{IN} = V _{IH min} or V _{IL max}	V _{OLC}			-1645 -1630 -1605	m∨	0°C 25°C 75°C
Inout High Voltage (Guarenteed Input Voltage High for All Inputs)	V _{IH}	-1145 -1105 -1045		-840 -810 -720	mV	0°C 25°C 75°C
Inout Low Voltage (Guarenteed Input Voltage Low for All Inputs)	V _{IL}	-1870 -1850 -1830		-1490 -1475 -1450	m∨	0°C 25°C 75°C
Input High Current (V _{IN} = V _{IH max})	t _{IH}			220	μА	0°C to 75°C
input Low Current (V _{IN} = V _{IL min})	I _{IL}	-50			μА	0°C to 75°C
CS Input Low Current (V _{IN} = V _{IL min})	I _{IL}	0.5		170	μА	0°C to 75°C
Power Supply Current (All Inputs and Output Open)	1 _{EE}	-220			m∨	0°C to 75°C

CAPACITANCE


Parameter	Symbol	Min	Тур	Max	Unit
Input Pin Capacitance	C _{IN}		4		pF
Output Pin Capacitance	C _{OUT}		6		pF

AC CHARACTERISTICS

 $(V_{CC}=0~V,~V_{EE}=-5.2~V~\pm5\%,~Output~Load=50~\Omega~to~-2.0~V~and~30~pF~to~GND,~T_A=0°C~to~75°C~for~DIP,~Airflow~~2.5~m/s,~T_C=0°C~to~75°C~for~Flat~Package~and~LCC,~unless~otherwise~noted.)$




Parameter	Symbol	MBM10480A-10			
	Symbol	Min	Тур	Max	Un
Address Access Time	tAA	2		10	ns
Chip Select Access Time	tAC	1		5	ne
Chip Select Recovery Time	t _{RC}	1		5	n





WRITE CYCLE					
Parameter	Symbol		Unit		
	Symbol	Min	Тур	Max	0,1,11
Write Pulse Width	tww	10			ns
Write Disable Time	t _{WS}			5	ns
Write Recovery Time	t _{WR}			11	ns
Address Set Up Time	t _{SA}	2			ns
Chip Select Set Up Time	tsc	2			ns
Data Set Up Time	t _{SD}	2			ns
Address Hold Time	t _{HA}	1			ns
Chip Select Hold Time	t _{HC}	1			ns
Data Hold Time	t _{HD}	1			ns




RISE TIME and FALL TIME						
Parameter	Symbol	Min	Тур	Max	Unit	
Output Rise Time	t _r		2		ns	
Output Fall Time	t _f		2		ns	

FUJITSU

TYPICAL PERFORMANCE CHARACTERISTICS

Fig. 3 - Output High Voltage vs Ambient Temperature



14, Ambient Temperature (°C) for DIP

Fig. 5 - Output Low Voltage vs Ambient Temperature




Fig. 7 - Supply Current vs Ambient Temperature




Fig. 4 - Output High Voltage vs Supply Voltage




Fig. 6 - Output Low Voltage vs Supply Voltage






Fig. 8 - Supply Current vs Supply Voltage





TYPICAL PERFORMANCE CHARACTERISTICS

Fig. 9 - Address Access Time vs Ambient Temperature



TA, Ambient Temperature (°C) for DIP

Fig. 11 - Write Pulse Width vs Ambient Temperature




Fig. 10 - Address Access Time vs Supply Voltage







Fig. 12 - Write Pulse Width vs Supply Voltage










PACKAGE DIMENSIONS (continued)











ECL 16384-BIT BIPOLAR RANDOM ACCESS MEMORY

MBM 100480-15 MBM 100480-25

September 1984 Edition 3.0

16384-BIT BIPOLAR ECL RANDOM ACCESS MEMORY

The Fujitsu MBM 100480 is fully decoded 16384-bit ECL read/write random access memory designed for main memory, control and buffer storage applications. This device is organized as 16384 words by one bit, and it features on-chip voltage/temperature compensation for improved noise margin.

The MBM 100480 offers extremely small cell and chip size, realized through the use of Fujitsu's patented DOPOS (Doped Polysilicon), as well as IOP-II (Isolation by Oxide and Polysilicon) processing.


Operation for the MBM 100480 is specified over a temperature range of from 0°C to 85°C (T_A for DIP, T_C for Flat Package and LCC). It also features 20-pin Ceramic DIP, Flat Package, or LCC. It is fully compatible with industry-standard 100K-series ECL families.


- 16384 words x 1 bit organization
- On-chip voltage/temperature compensation for improved noise margin
- Fully compatible with industry-standard 100K-series ECL families
- Address access time : 15 ns max. (MBM 100480-15)
 - : 25 ns max. (MBM 100480-25)
- Chip select access time: 8 ns max. (MBM 100480-15)
 - : 10 ns max. (MBM 100480-25)
- · Open emitter output for ease of memory expansion
- Low power dissipation of 0.04 mW/bit
- DOPOS and IOP-II
- Pin compatible with the F100480

ABSOLUTE MAXIMUM RATINGS (See NOTE)

Rating	Symbol	Value	Unit
V _{EE} Pin Potential to Ground Pin	VEE	+0.5 to -7.0	V
Input Voltage	VIN	+0.5 to V _{EE}	V
Output Current (DC, Output High)	I _{OUT}	-30	mA
	T _A for DIP	-55 to +125	°c
Temperature under Bias	Tc for Flat Package and LCC	-55 to +125	
Storage Temperature	T _{STG}	-65 to +150	°C


NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet.





Small geometry bipolar integrated circuits are occasionally susceptible to damage from static voltages or electric fields. It is therefore advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this device.





FUNCTIONAL DESCRIPTION

The Fujitsu MBM 100480 is fully decoded 16384 bit read/write random access memory organized as 16384 words by one bit. Memory cell selection is achieved by means of a 14-bit address designated A_0 through A_{13} . The active low Chip Select $(\overline{\text{CS}})$ input is provided for memory expansion. The read and write operations are controlled by the state of

the active low Write Enable (\overline{WE}) input. With \overline{WE} and \overline{CS} held low, the data at D_{IN} is written into the addressed location. To read, \overline{WE} is held high, while \overline{CS} is held low. Data at the addressed location is then transferred to D_{OUT} and read out non-inverted. Open emitter outputs are provided to allow for maximum flexibility in output wired-OR connection.

GUARANTEED OPERATING CONDITIONS

(Referenced to V_{CC})

Parameter	Symbol	Min	Тур	Max	Unit	Ambient Temperature for DIP, Case Temperature for Flat Package and LCC
Supply Voltage	V _{EE}	-5.7	-4.5	-4.2	٧	0°C to 85°C

DC CHARACTERISTICS (V_{CC}=0V, V_{EE}=-4.5V, Output Load = 50Ω and 30pF to -2.0V, T_A =0°C to 85°C for DIP, Airflow $\geq 2.5m/s$, T_C =0°C to 85°C for Flat Package and LCC, unless otherwise noted.)

Parameter	Symbol	Min	Тур	Max	Unit
Output High Voltage $(V_{IN} = V_{IH \text{ max}} \text{ or } V_{IL \text{ min}})$	V _{он}	-1025		-880	mV
Output Low Voltage (V _{IN} = V _{IH max} or V _{IL min})	V _{OL}	-1810		-1620	mV
Output High Voltage $(V_{IN} = V_{IH \ min} \text{ or } V_{IL \ max})$	V _{ohc}	-1035			mV
Output Low Voltage (V _{IN} = V _{IH min} or V _{IL max})	V _{oLC}			-1610	mV
Input High Voltage (Guaranteed Input Voltage High for All Inputs)	V _{IH}	-1165		-880	mV
Input Low Voltage (Guaranteed Input Voltage Low for All Inputs)	VIL	-1810		-1475	mV
Input High Current (V _{IN} = V _{IH max})	lін			220	μΑ
Input Low Current (V _{IN} = V _{IL min})	I _{IL}	-50			μΑ
CS Input Low Current (V _{IN} = V _{IL min})	l _{IL}	0.5		170	μΑ
Power Supply Current MBM 100480-15		-220			
(All Inputs and Output Open) MBM 100480-25	lee .	-200			mA


CAPACITANCE

Parameter	Symbol	Min	Тур	Max	Unit
Input Pin Capacitance	CIN		5		pF
Output Pin Capacitance	C _{OUT}		6		pF




AC CHARACTERISTICS

(V_{CC}=0V, V_{EE}=-4.5V \pm 5%, Output Load = 50 Ω to -2.0V and 30pF to GND, T_A=0°C to 85°C for DIP, Airflow \geq 2.5m/s, T_C=0°C to 85°C for Flat Package and LCC, unless otherwise noted.)



READ CYCLE

Davam atau	Constant	ME	MBM 100480-15			M 100480	-25	
Parameter	Symbol	Min	Тур	Max	Min	Тур	Max	Unit
Address Access Time	tAA			15			25	ns
Chip Select Access Time	t _{AC}			8			10	ns
Chip Select Recovery Time	t _{RC}			8			10	ns




MBM 100480-15 MBM 100480-25



WRITE CYCLE

Parameter	0	ME	3M 100480)-15	МВ	MBM 100480-25			
Parameter	Symbol	Min	Тур	Max	Min	Тур	Max	Unit	
Write Pulse Width	t _{ww}	15			25			ns	
Write Disable Time	t _{ws}			8			10	ns	
Write Recovery Time	twa			18			20	ns	
Address Set Up Time	t _{SA}	2			5			ns	
Chip Select Set Up Time	t _{sc}	2			5			ns	
Data Set Up Time	t _{SD}	2			5			ns	
Address Hold Time	t _{HA}	3			5			ns	
Chip Select Hold Time	t _{HC}	3			5			ns	
Data Hold Time	t _{HD}	3			5			ns	



RISE TIME and FALL TIME

Parameter	Symbol	Min	Тур	Max	Unit
Output Rise Time	t _r		3		ns
Output Fall Time	t _f		3		ns

CHARACTERISTICS CURVES

Fig. 3 – OUTPUT HIGH VOLTAGE

vs AMBIENT TEMPERATURE

-0.7

-0.8

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9

-0.9


-0.9


-0.9


-0.9

-0.9

-0.9











Fig.9 – ADDRESS ACCESS TIME vs AMBIENT TEMPERATURE



TA, AMBIENT TEMPERATURE (°C) for DIP

Fig.11 - ADDRESS ACCESS TIME vs SUPPLY VOLTAGE






Fig. 13 — WRITE PULSE WIDTH vs AMBIENT TEMPERATURE




TA, AMBIENT TEMPERATURE (°C) for DIP


Fig. 10 — ADDRESS ACCESS TIME vs AMBIENT TEMPERATURE




TA, AMBIENT TEMPERATURE (°C) for DIP


Fig.12 - ADDRESS ACCESS TIME vs SUPPLY VOLTAGE






TA, AMBIENT TEMPERATURE (°C) for DIP








MBM 100480-15 MBM 100480-25














1



ECL 16384-BIT BIPOLAR RANDOM ACCESS MEMORY

MBM100480A-8

May 1988 Edition 1.0


16384-BIT BIPOLAR ECL RANDOM ACCESS MEMORY

The Fujitsu MBM100480A is a fully decoded 16384-bit ECL read/write random access memory designed for main memory, control and buffer storage applications. This device is organized as 16384 words by one bit, and it features on-chip voltage/temperature compensation for improved noise margin.

The MBM100480A offers extremely small cell and chip size, realized through the use of Fujitsu's patented DOPOS (Doped Polysilicon), as well as IOP-II (Isolation by Oxide and Polysilicon) Processing.

Operation for the MBM100480A is specified over a temperature range of from 0°C to 65°C (TA for DIP, To for Flat Package and LCC). It also features 20-pin Ceramic DIP, Flat Package, or LCC. It is fully compatible with industry-standard 100K-series ECL families


- 16384 words by 1 bit organization
- On-chip voltage/temperature compensation for improved noise margin
- · Fully compatible with industry-standard 100K series ECL families
- Address access time: 8 ns max.
 Chip select access time: 4 ns max.
- Power dissipation: 0.06 mW/bit (typ.)
- Open emitter output for ease of memory expansion
- DOPOS and IOP-II processing



ABSOLUTE MAXIMUM RATINGS (See NOTE)


Rating	Symbol	Value	Unit	
V _{EE} Pin Potential to Ground Pin	VEE	+0.5 to -7.0	V	
Input Voltage	VIN	+0.5 to VEE	V	
Output Current (DC, Output High)	lout	-30	mA	
Temperature under Bias	Tc	-55 to +125	°C	
Storage Temperature	Tstg	-65 to +150	°C	

NOTE: Permanent device damage may occur if Absolute Maximum Ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.



Small geometry bipolar IC is occasionally susceptible to be damaged from static voltage or electric fields. It is therefore advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltage to this device.






FUNCTIONAL DESCRIPTION

The Fujitsu MBM100480A is fully decoded 16384 bit read/write random access memory organized as 16384 words by 1 bit. Memory cell selection is achieved by means of a 14-bit address designated A0 through A13. The active low Chip Select (\overline{CS}) input is provided for memory expansion. The read and write operations are controlled by the state of the active low Write

Enable (WE) input. With WE and $\overline{\text{CS}}$ held low, the data at DIN is written into the addressed location. To read, WE is held high, while $\overline{\text{CS}}$ is held low. Data at the addressed location is then transferred to D_{OUT} and read out non-inverted. Open emitter outputs are provided to allow for maximum flexibility in output wired-OR connection.



GUARANTEED OPERATING CONDITIONS

(Referenced to VCC)

Parameter	Symbol	Min	Тур	Max	Unit	Ambient Temperature for DIP, Case Temperature for Flat Package and LCC
Supply Voltage	VEE	-5.7	-4.5	-4.2	v	0°C to 65°C

DC CHARACTERISTICS

(VCC=0V, VEE=-4.5V, Output Load=50 Ω and 30pF to -2.0V, TA=0°C to 65°C for DIP, Airflow≥ 2.5m/s, TC=0°C to 5°C for Flat Package and LCC, unless otherwise noted.)

Parameter	Symbol	Min	Тур	Max	Unit
Output High Voltage (VIN = VIH max or VIL min)	Vон	-1025		-880	mV
Output Low Voltage (VIN = VIH max or VIL min)	Vol	-1810	_	-1620	mV
Output High Voltage (VIN = VIH min or VIL max)	Vонс	-1035	_	_	mV
Output Low Voltage (VIN = VIH min or VIL max)	Volc	_	_	-1610	mV
Input High Voltage (Guaranteed Input Voltage High for All Inputs)	VIH	-1165	_	-880	
Input Low Voltage (Guaranteed Input Voltage Low for All Inputs)	V _{IL}	-1810		-1475	
Input High Current (VIN = VIH max)	lін	_	_	220	μА
Input Low Current (VIN = VIL min)	hı	_	_	90	μА
CS Input Low Current (VIN = VIL min)	tu_	0.5	_	170	μА
Power Supply Current (All Inputs and Output Open)	IEE	-260	_	_	mA


CAPACITANCE

Parameter	Symbol	Min	Тур	Max	Unit
Input Pin Capacitance	CIN	_	4	_	pF
Output Pin Capacitance	Соит	_	6	_	pF





AC CHARACTERISTICS


(VCC=0V, VEE=-4.5V $_{\pm}$ 5%, Output Load=50 Ω to -2.0V and 30 pF to GND, TA=0°C to 65°C for DIP, Airflow \geq 2.5m/s, TC=0°C to 65°C for Flat Package and LCC, unless otherwise noted.)



Parameter	Symbol		MBM100480A-8				
ralameter	Symbol	Min	Тур	Max	Unit		
READ CYCLE							
Address Access Time	t _{AA}	2	_	8	ns		
Chip Select Access Time	t _{AC}	1	-	4	ns		
Chip Select Recovery Time	t _{RC}	1	_	4	ns		








Parameter	Symbol	Min	Тур	Max	Unit
RISE TIME and FALL TIME					
Output Rise Time	tr		2		ns
Output Fall Time	tf	_	2	_	ns




TYPICAL PERFORMANCE CHARACTERISTICS






TYPICAL PERFORMANCE CHARACTERISTICS (Continued)







TYPICAL PERFORMANCE CHARACTERISTICS (Continued)












PACKAGE DIMENSIONS (Continued)





ECL 16384-BIT BIPOLAR RANDOM ACCESS MEMORY

MBM100480A-10

May 1988 Edition 1.0


16384-BIT BIPOLAR ECL RANDOM ACCESS MEMORY

The Fujitsu MBM100480A is a fully decoded 16384-bit ECL read/write random access memory designed for main memory, control and buffer storage applications. This device is organized as 16384 words by one bit, and it features on-chip voltage/temperature compensation for improved noise margin.

The MBM100480A offers extremely small cell and chip size, realized through the use of Fujitsu's patented DOPOS (Doped Polysilicon), as well as IOP-II (Isolation by Oxide and Polysilicon) Processing.

Operation for the MBM100480A is specified over a temperature range of from 0°C to 65°C (TA for DIP, Tc for Flat Package and LCC). It also features 20-pin Ceramic DIP, Flat Package, or LCC. It is fully compatible with industry-standard 100K-series ECL families.


- 16384 words by 1 bit organization
- On-chip voltage/temperature compensation for improved noise margin
- Fully compatible with industry-standard 100K series ECL families
- Address access time: 8 ns max.
 Chip select access time: 4 ns max.
- Power dissipation: 0.06 mW/bit (typ.)
- · Open emitter output for ease of memory expansion
- DOPOS and IOP-II processing



ABSOLUTE MAXIMUM RATINGS (See NOTE)


Rating	Symbol	Value	Unit
V _{EE} Pin Potential to Ground Pin	VEE	+0.5 to -7.0	V
Input Voltage	VIN	+0.5 to VEE	٧
Output Current (DC, Output High)	I _{OUT} -30		mA
Temperature under Blas	Tc	-55 to +125	°C
Storage Temperature	Tstg	-65 to +150	°C

NOTE: Permanent device damage may occur if Absolute Maximum Ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.



Small geometry bipolar IC is occasionally susceptible to be damaged from static voltage or electric fields. It is therefore advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltage to this device.





FUNCTIONAL DESCRIPTION

The Fujitsu MBM100480A is fully decoded 16384 bit read/write random access memory organized as 16384 words by one bit. Memory cell selection is achieved by means of a 14-bit address designated A_0 through A_{13} . The active low Chip Select (\overline{CS}) input is provided for memory expansion. The read and write operations are controlled by the state of the active low Write

Enable (WE) input. With WE and \overline{CS} held low, the data at D_{IN} is written into the addressed location. To read, WE is held high, while \overline{CS} is held low. Data at the addressed location is then trasferred to D_{OUT} and read out non-inverted. Open emitter outputs are provided to allow for maximum flexibility in output wired-OR connection.



GUARANTEED OPERATING CONDITIONS

(Referenced to V_{CC})

Parameter	Symbol	Min	Тур	Max	Unit	Ambient Temperature for DIP, Case Temperature for Flat Package and LCC
Supply Voltage	V _{EE}	-5.7	-4.5	-4.2		0°C to 85°C

DC CHARACTERISTICS

(V_{CC} = 0 V, V_{EE} = -4.5 V, Output Load = 50 Ω and 30 pF to -2.0 V, T_A = 0°C to 85°C for DIP, Airflow \geq 2.5 m/s, T_C = 0°C to 85°C for Flat Package and LCC, unless otherwise noted.)

Parameter	Symbol	Min	Тур	Max	Unit
Output High Voltage (V _{IN} = V _{IH max} or V _{IL min})	V _{OH}	-1025		-880	mV
Output Low Voltage (V _{IN} = V _{IH max} or V _{IL min})	V _{OL}	-1810		-1620	m∨
Output High Voltage (V _{IN} = V _{IH min} or V _{IL max})	V _{OHC}	-1035			mV
Output Low Voltage ($V_{IN} = V_{IH \ min}$ or $V_{IL \ max}$)	V _{OLC}			-1610	mV
Input High Voltage (Guaranteed Input Voltage High for Ali Inputs)	V _H	-1165		-880	m∨
Input Low Voltage (Guaranteed Input Voltage Low for All Inputs)	VIL	-1810		-1475	m∨
Input High Current (V _{IN} = V _{IH max})	I _{IH}			220	μΑ
Input Low Current (V _{IN} = V _{IL min})	111_	-50			μΑ
CS Input Low Current (V _{IN} = V _{IL min})	l _{iL}	0.5		170	μА
Power Supply Current (All Inputs and Output Open)	I _{EE}	-220			mA


CAPACITANCE

Parameter	Symbol	Min	Тур	Max	Unit
input Pin Capacitance	C _{IN}		4		pF
Output Pin Capacitance	C _{OUT}		6		pF




AC CHARACTERISTICS

(V_{CC} = 0 V, V_{EE} = -4.5 V ±5%, Output Load = 50 Ω to -2.0 V and 30 pF to GND, T_A = 0°C to 85°C for DIP, Airflow \geq 2.5 m/s, T_C = 0°C to 85°C for Flat Package and LCC, unless otherwise noted.)




Parameter	Symbol		MBM100480A-10		Uni
	Symbol	Min	Тур	Max	Unit
Address Access Time	t _{AA}	2		10	ns
Chip Select Access Time	t _{AC}	1		5	ns
Chip Select Recovery Time	t _{RC}	1		5	ns





Parameter		MBM100480A-10					
	Symbol	Min	Тур	Max	Unit		
Write Pulse Width	tww	10			ns		
Write Disable Time	t _{WS}			5	ns		
Write Recovery Time	t _{WR}			11	ns		
Address Set Up Time	t _{SA}	2			ns		
Chip Select Set Up Time	tsc	2			ns		
Data Set Up Time	t _{SD}	2			ns		
Address Hold Time	t _{HA}	1			ns		
Chip Select Hold Time	t _{HC}	1			ns		
Data Hold Time	t _{HD}	1			ns		




RISE TIME and FALL TIME					
Parameter	Symbol	Min	Тур	Max	Unit
Output Rise Time	t _r		2		ns
Output Fall Time	t _f		2		ns

4


TYPICAL PERFORMANCE CHARACTERISTICS

Fig. 3 - Output High Voltage vs Ambient Temperature



TA, Ambient Temperature (°C) for DIP

Fig. 5 - Output Low Voltage vs Ambient Temperature



TA, Ambient Temperature (°C) for DIP

Fig. 7 - Supply Current vs Ambient Temperature




Fig. 4 - Output High Voltage vs Supply Voltage




Fig. 6 - Output Low Voltage vs Supply Voltage





Fig. 8 - Supply Current vs Supply Voltage




1-200




TYPICAL PERFORMANCE CHARACTERISTICS

Fig. 9 - Address Access Time
vs Ambient Temperature



TA, Ambient Temperature (°C) for DIP

Fig. 11 - Write Pulse Width vs Ambient Temperature



TA, Ambient Temperature (°C) for DIP

Fig. 10 - Address Access Time vs Supply Voltage






Fig. 12 - Write Pulse Width













PACKAGE DIMENSIONS (continued)













ECL 16384-BIT BIPOLAR RANDOM ACCESS MEMORY

MBM10484-15

February 1988 Edition 2.0

16384-BIT BIPOLAR ECL RANDOM ACCESS MEMORY

The Fujitsu MBM 10484 is fully decoded 16384-bit ECL read/write random access memory designed for high-speed scratch pad, control and buffer storage applications. This device is organized as 4096 words by 4 bits, and it features on-chip voltage compensation for improved noise margin.

The MBM 10484 offers extremely small cell and chip size, realized through the use of Fujitsu's patented DOPOS (Doped Polysilicon), as well as IOP-II (Isolation by Oxide and Polysilicon) processing. As a result, very fast access time with high yields and outstanding device reliability are achieved in volume production.

Operation for the MBM 10484 is specified over a temperature range of from 0°C to 75°C (T_A for DIP,T_C for Flat Package). It also features 28-pin ceramic DIP or Flat package, and is fully compatible with industry-standard 10 K-series ECL families.

- 4096 words x 4 bits organization
- On-chip voltage compensation for improved noise margin
- Fully compatible with industry-standard 10 K-series ECL families
- Address access time:

15 ns max.

Chip select access time:


8 ns max.


- Open emitter output for ease of memory expansion
- Low power dissipation of 0.07 mW/bit typ.
- DOPOS and IOP-II processing

ABSOLUTE MAXIMUM RATINGS (See NOTE)

Rating	Symbol	Value	Unit	
V _{EE} Pin Potential to Ground Pin	VEE	+0.5 to ~7.0	V	
Input Voltage	V _{IN}	+0.5 to V _{EE}	٧	
Output Current (DC, Output High)	lout	-30	mA	
Tamparatura undar Bias	T _A for DIP	-55 to +125	°c	
Temperature under Bias	T _C for Flat Package	-55 to +125		
Storage Temperature	T _{STG}	-65 to +150	°c	


NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.





This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.





FUNCTIONAL DESCRIPTION

The Fujits MBM 10484 is fully decoded 16384-bit read/write random access memory organized as 4096 words by 4 bits. Memory cell selection is achieved by means of a 12 bit address designed A_0 through A_{11} . The active low Chip Select (\overline{CS}) input is provided for memory expansion. The read and write operations are controlled by the state of the active low Write Enable ($\overline{WE}1/\overline{WE}2$) inputs With both $\overline{WE}1/\overline{WE}2$ and

 $\overline{\text{CS}}$ held low, the data at D_{1N} is written into the addressed location. To read, either $\overline{\text{WE1}}$ or $\overline{\text{WE2}}$ is held high, while $\overline{\text{CS}}$ is held low. Data at the addressed location is then transferred to D_{OUT} and read out non-inverted. Open emitter outputs are provided to allow for maximum flexibility in output wired-OR connection.

GUARANTEED OPERATING CONDITIONS (Referenced to V_{CC})

Parameter	Symbol	Min	Тур	Max	Unit	Ambient Temperature for DIP, Case Temperature for Flat Package
Supply Voltage	VEE	-5.46	-5.2	-4.94	V	0°C to 75°C

DC CHARACTERISTICS

(V_{CC} = 0 V, V_{EE} = -5.2 V, Output Load = 50 Ω to -2.0 V, T_A = 0°C to 75°C for DIP, Airflow \geq 2.5 m/s, T_C = 0°C to 75°C for Flat Package, unless otherwise noted.)


Parameter	Symbol	Min	Тур	Max	Unit	TA
Output High Voltage		-1000		-840		0°C
Output High Voltage	V _{OH}	-960		-810	mV	25°C
$(V_{IN} = V_{IH \text{ max}} \text{ or } V_{IL \text{ min}})$	ļ	-900		-720		75°C
Out of the William		-1870		-1665		0°C
Output Low Voltage V _{IN} = V _{IH max} or V _{IL min})	VoL	-1850		-1650	mV	25°C
		-1830		-1625		75°C
0		-1020				0°C
Output High Voltage	Vonc	-980			mV	25°C
$(V_{IN} = V_{IH min} \text{ or } V_{IL max})$		-920				75°C
0				-1645		0°C
Output Low Voltage (V _{IN} = V _{IH min} or V _{IL max})	V _{OLC}			-1630	mV	25°C
				~1605		75°C
A A Balance		-1145		-840		0°C
Input High Voltage	· V _{IH}	-1105		-810	mV	25°C
(Guaranteed Input Voltage High for All Inputs)		-1045		-720		75°C
L. A. L. A. Wellson		-1870		-1490		0°C
Input Low Voltage	VIL	-1850		-1475	mV	25°C
(Guaranteed Input Voltage Low for All Inputs)		-1830		-1450		75°C
Input High Current (V _{IN} = V _{IH max})	I _{tH}			220	μΑ	0°C to 75°C
Input Low Current (V _{IN} = V _{IL min})	I _{IL}	-50			μΑ	0°C to 75°C
CS Input Low Current (V _{IN} = V _{IL min})	It	0.5		170	μΑ	0°C to 75°C
Power Supply Current (All Inputs and Outputs Open)	I _{EE}	-240			mA	0°C to 75°C

CAPACITANCE

Parameter	Symbol	Min	Тур	Max	Unit
Input Pin Capacitance	CIN		4		pF
Output Pin Capacitance	Соит		6		pF


AC CHARACTERISTICS

(V_{CC} = 0 V, V_{EE} = -5.2 V ±5%, Output Load = 50 Ω to -2.0 V and 30 pF to GND, T_A = 0°C to 75°C for DIP, Airflow \geq 2.5 m/s, T_C = 0°C to 75°C for Flat Package, unless otherwise noted.)




READ CYCLE

Parameter	Symbol	Min	Тур	Max	Unit
Address Access Time	t _{AA}			15	ns
Chip Select Access Time	t _{AC}			8	ns
Chip Select Recovery Time	t _{RC}			8	ns



WRITE CYCLE


Parameter	Symbol	Min	Тур	Max	Unit
Write Pulse Width	t _{ww}	15			ns
Write Disable Time	t _{ws}			8	ns
Write Recovery Time	t _{WR}			17	ns
Address Set Up Time	t _{SA}	3			ns
Chip Select Set Up Time	t _{sc}	3			ns
Data Set Up Time	t _{SD}	3			ns
Address Hold Time	t _{HA}	2			ns
Chip Select Hold Time	t _{HC}	2			ns
Data Hold Time	t _{HD}	2			ns




RISE TIME and FALL TIME

Parameter	Symbol	Min	Тур	Max	Unit
Output Rise Time	t _r		2.5		ns
Output Fall Time	t _f		2.5		ns

CHARACTERISTICS CURVES








Fig. 7 – ADDRESS ACCESS TIME vs AMBIENT TEMPERATURE

tAA, ADDRESS ACCESS TIME (ns)

tww, WRITE PULSE WIDTH (ns)

0 20 40 60 80

T_A, AMBIENT TEMPERATURE (°C) for DIP

-5.0

VEE, SUPPLY VOLTAGE (V)

-6.0

-4.0







Fig. 9 - WRITE PULSE WIDTH









ECL 16384-BIT BIPOLAR RANDOM ACCESS MEMORY

MBM10A484-5


TS313-C886 June, 1988

16384-BIT BIPOLAR ECL RANDOM ACCESS MEMORY

The Fujitsu MBM10A484 is fully decoded 16384 bit ECL read/write random access memory designed for high-speed scratch pad, control and buffer storage applications. The device is organized as 4096 words by 4 bits, and it features on chip voltage compensation for improved noise margin.

Operation for the MBM10A484 is specified over a temperature range of the Case Temperature ($T_{\rm C}$) from 0°C to 75°C. It also features 28-pin Ceramic. DIP or Flat Package and is fully compatible with industry standard 10K-series ECL families.

- 4096 words x 4 bit organization
- On-chip voltage compensation for improved noise margin
- Fully compatible with industory standard 10K series ECL families
- Address access time: 5ns max
 Chip select access time: 3ns max
 Power dissipation: -300 mA min
- · Open emitter output for ease of memory expansion




ABSOLUTE MAXIMUM RATINGS (See NOTE)

Rating	Symbol	Value	Unit
VEE Pin Potential to Ground Pin	ν _{EE}	+0.5 to -6.0	٧
Input Voltage	VIN	+0.5 to -2.0	٧
Output Current (DC, Output High)	IOUT	-30	mA
Temperature under Bias	TC	-55 to +125	°C
Storage Temperature	TSTG	-65 to +150	°C

Small geometry bipolar IC is occasionally susceptible to be damaged from static voltage or electric fields. It is therefore advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltage to this device.

NOTE: Permanent device damage may occur of ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.





FUNCTIONAL DESCRIPTION

The Fujitsu MBM10A484 is fully decoded 16384 bit read/write random access memory organized as 4096 words by 4 bits. Memory cell selection is achieved by means of a 12-bit address designed AO_through A11. The active low Chip Select (\overline{CS}) input is provided for memory expansion. The read and write operations are controlled by the state of the active low Write Enable

WE input. With both WE and CS held low, the data at DIN is written into the addressed location. To read, WE is held high, while CS is held low. Data at the addressed location is then transferred to DOUT and read out non-inverted. Open emitter outputs are provided to allow for maximum flexibility in output wired-OR connection.

FUJITSU MBM10A484-5


GUARANTEED OPERATING CONDITIONS

(Referenced to VCC)

Parameter	Symbo1	Min	Тур	Max	Unit	Case Temperature (TC)
Supply Voltage	ν _{EE}	-5.46	-5.2	-4.94	٧	0°C to 75°C

DC CHARACTERISTICS (VCC=0V, VEE=-5.2V, Output Load=50 Ω to -2.0V, TC=0°C to 75°C, unless otherwise noted.)

Parameter	Symbol	Min	Тур	Max	Unit	T _C
Output High Voltage (VIN = VIH max or VIL min)	V _{OH}	-1000 -960 -900		-840 -810 -720	mV	0°C 25°C 75°C
Output Low Voltage (VIN = VIH max or VIL min)	V _{OL}	-1870 -1850 -1830		-1665 -1650 -1625	mV	0°C 25°C 75°C
Output High Voltage (VIN = VIH min or VIL max)	V _{OHC}	-1020 -980 -920			mV	0°C 25°C 75°C
Output Low Voltage (VIN = VIH min or VIL max)	V _{OLC}			-1645 -1630 -1605	m۷	0°C 25°C 75°C
Input High Voltage (Guaranteed Input Voltage High for All Inputs)	VIH	-1145 -1105 -1045		-840 -810 -720	m∨	0°C 25°C 75°C
Input Low Voltage (Guaranteed Input Voltage Low for All Inputs)	٧I٢	-1870 -1850 -1830		-1490 -1475 -1450	mV	0°C 25°C 75°C
Input High Current (VIN = VIH max)	IIH			220	μА	0°Cto75°C
Input Low Current (VIN = VIL min)	IIL	-50			μА	0°Cto75°C
CS Input Low Current (VIN = VIL min)	IIL	0.5		170	μА	0°Cto75°C
Power Supply Current (All Inputs and Outputs Open)	IEE	-300			mA	0°Cto75°C



AC CHARACTERISTICS

(VCC=0V, VEE=-4.5V \pm 5%, Output Load=50 Ω to -2.0V, T_C=0°C to 85°C, unless otherwise noted.)

READ CYCLE

Parameter	Symbol	Min	Тур	Max	Unit
Address Access Time	tAA			5	ns
Chip Select Access Time	tAC			3	ns
Chip Select Recovery Time	tRC			3	ns

WRITE CYCLE


Parameter	Symbo1	Min	Тур	Max	Unit
Write Pulse Width	tww	TBD			ns
Write Disable Time	tws			3	ns
Write Recovery Time	t _{WR}			TBD	ns
Address Set Up Time	t _{SA}	1			ns
Chip Select Set Up Time	t _{SC}	1			ns
Data Set Up Time	t _{SD}	1			ns
Address Hold Time	t _{HA}	1			ns
Chip Select Hold Time	tHC	1			ns
Data Hold Time	tHD	1			ns

All timing measurement is referenced to 50% input and output levels.


RISE TIME and FALL TIME

Parameter	Symbol	Min	Тур	Max	Unit
Output Rise Time	tr		TBD		ns
Output Fall Time	tf		TBD		ns











ECL 16384-BIT BIPOLAR RANDOM ACCESS MEMORY

MBM10484A-8

August 1988 Edition 2.0

16384-BIT BIPOLAR ECL RANDOM ACCESS MEMORY

The Fujitsu MBM 10484A is fully decoded 16384-bit ECL read/write random access memory designed for high-speed scratch pad, control and buffer storage applications. This device is organized as 4096 words by 4 bits, and it features on-chip voltage compensation for improved noise margin.

The MBM 10484A offers extremely small cell and chip size, realized through the use of Fujitsu's patented DOPOS (Doped Polysilicon), as well as IOP-II (Isolation by Oxide and Polysilicon) processing. As a result, very fast access time with high yields and outstanding device reliability are achieved in volume production.


Operation for the MBM 10484A is specified over a temperature range of from 0°C to 55°C (T_A for DIP T_C for Flat Package and LCC). It also features 28-pin ceramic DIP, Flat package, or LCC and is fully compatible with industry-standard 10K-series ECL families.


- 4096 words x 4 bits organization
- On-chip voltage compensation for improved noise margin
- Fully compatible with industry-standard 10 K-series ECL families
- Address access time: 8 ns max.
- Chip select access time: 4 ns max.
- Open emitter output for ease of memory expansion
- Low power dissipation of 0.10 mW/bit typ.
- DOPOS and IOP-II processing

ABSOLUTE MAXIMUM RATINGS (See NOTE)

Rating	Symbol	Value	Unit
V _{EE} Pin Potential to Ground Pin	V _{EE}	+0.5 to ~7.0	V
Input Voltage	V _{IN}	+0.5 to V _{EE}	٧
Output Current (DC, Output High)	lout	-30	mA
Temperature under Bias	T _A for DIP	-55 to +125	°c
remperature under bias	T _C for Flat Package and LCC	-55 to +125	
Storage Temperature	T _{STG}	-65 to +150	°c


NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.





This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.





FUNCTIONAL DESCRIPTION

The Fujits MBM10484A is fully decoded 16384-bit read/write random access memory organized as 4096 words by 4 bits. Memory cell selection is achieved by means of a 12 bit address designed A_0 through A_{11} . The active low Chip Select (\overline{CS}) input is provided for memory expansion. The read and write operations are controlled by the state of the active low Write Enable $(\overline{WE1}/\overline{WE2})$ inputs With both $\overline{WE1}/\overline{WE2}$ and

 $\overline{\text{CS}}$ held low, the data at D_{IN} is written into the addressed location. To read, either $\overline{\text{WE}}1$ or $\overline{\text{WE}}2$ is held high, while $\overline{\text{CS}}$ is held low. Data at the addressed location is then transferred to D_{OUT} and read out non-inverted. Open emitter outputs are provided to allow for maximum flexibility in output wired-OR connection.

GUARANTEED OPERATING CONDITIONS

(Referenced to V_{CC})

Parameter	Symbol	Min	Тур	Max	Unit	Ambient Temperature for DIP, Case Temperature for Flat Package and LCC
Supply Voltage	V _{EE}	-5.46	-5.2	-4.94	V	0°C to 55°C

DC CHARACTERISTICS


 $(V_{CC} = 0 \text{ V}, V_{EE} = -5.2 \text{ V}, \text{ Output Load} = 50 \ \Omega \text{ to } -2.0 \text{ V}, \text{ T}_{A} = 0^{\circ}\text{C} \text{ to } 55^{\circ}\text{C} \text{ for DIP, Airflow} \ge 2.5 \text{ m/s}, \text{ T}_{C} = 0^{\circ}\text{C} \text{ to } 55^{\circ}\text{C} \text{ for Flat Package and LCC, unless otherwise noted.})$

Parameter	Symbol	Min	Тур	Max	Unit	T _A /T _C
O the Mala Mala and		-1000		-840		0°C
Output High Voltage	Voh	-960		-810	mV	25°C
$(V_{IN} = V_{IH \text{ max}} \text{ or } V_{IL \text{ min}})$		-900		-720		55°C
Outros de la constanta de la c		-1870		-1665		0°C
Output Low Voltage	VoL	-1850		-1650	mV	25°C
$(V_{IN} = V_{IH \text{ max}} \text{ or } V_{IL \text{ min}})$		-1830		-1625		55°C
Over a High Walter		-1020				0°C
Output High Voltage	Vonc	-980		į	mV	25°C
$N = V_{IH min} \text{ or } V_{IL max})$		-920		}		55°C
O a series Weller				-1645		0°C
Output Low Voltage	V _{olc}			-1630	mV	25°C
$(V_{IN} = V_{IH min} \text{ or } V_{IL max})$				-1605		55°C
Lucia III-la Malana		-1145		-840		0°C
Input High Voltage	V _{IH}	-1105		-810	mV	25°C
(Guaranteed Input Voltage High for All Inputs)		-1045		-720		55°C
Lamest Lamest American		-1870		-1490		0°C
Input Low Voltage	VIL	-1850		-1475	mV	25°C
(Guaranteed Input Voltage Low for All Inputs)		-1830		-1450		55°C
Input High Current (V _{IN} = V _{IH max})	I _{tH}			220	μΑ	0°C to 55°C
Input Low Current (V _{IN} = V _{IL min})	l _{IL}	-50			μΑ	0°C to 55°C
CS Input Low Current (V _{IN} = V _{IL min})	LIL	0.5		170	μΑ	0°C to 55°C
Power Supply Current	IEE	-330			mA	0°C to 55°C
(All Inputs and Outputs Open)	- 20		Ĺ		,	0 0 10 33 0

CAPACITANCE


Parameter	Symbol	Min	Тур	Max	Unit
Input Pin Capacitance	CIN			4	pF
Output Pin Capacitance	Cout			6	pF

AC CHARACTERISTICS (V_{CC} = 0 V, V_{EE} = -5.2 V ±5%, Output Load = 50 Ω to -2.0 V and 30 pF to GND, T_A = 0°C to 55°C for DIP, Airflow \geq 2.5 m/s, T_C = 0°C to 55°C for Flat Package and LCC, unless otherwise noted.)



READ CYCLE


Parameter	Symbol	Min	Тур	Max	Unit
Address Access Time	† _{AA}			8	ns
Chip Select Access Time	t _{AC}			4	ns
Chip Select Recovery Time	t _{RC}			4	ns



FUJITSU MBM10484A-8

WRITE CYCLE

Parameter	Symbol	Min	Тур	Max	Unit
Write Pulse Width	t _{ww}	10			ns
Write Disable Time	t _{WS}			4	ns
Write Recovery Time	t _{WR}			11	ns
Address Set Up Time	t _{SA}	2			ns
Chip Select Set Up Time	t _{sc}	2			ns
Data Set Up Time	t _{SD}	2			ns
Address Hold Time	t _{HA}	1	·		ns
Chip Select Hold Time	t _{HC}	1			ns
Data Hold Time	t _{HD}	1			ns




RISE TIME and FALL TIME


Parameter	Symbol	Min	Тур	Max	Unit
Output Rise Time	t _r		2.0		ns
Output Fall Time	t _f		2.0		ns


CHARACTERISTICS CURVES


Fig. 3 - OUTPUT HIGH VOLTAGE VS AMBIENT TEMPERATURE VOH OUTPUT HIGH VOLTAGE (V) -0.8 -0.9 -1.0 Ö 20 40 80


TA, AMBIENT TEMPERATURE (°C) for DIP











MBM10484A-8



Fig. 9 – ADDRESS ACCESS TIME vs AMBIENT TEMPERATURE




Fig. 11 - WRITE PULSE WIDTH vs AMBIENT TEMPERATURE




Fig. 10 - ADDRESS ACCESS TIME vs SUPPLY VOLTAGE









Fig. 12-WRITE PULSE WIDTH vs SUPPLY VOLTAGE
















ECL 16384-BIT BIPOLAR RANDOM ACCESS MEMORY

MBM10484A-10

August 1988 Edition 2.0

16384-BIT BIPOLAR ECL RANDOM ACCESS MEMORY

The Fujitsu MBM 10484A is fully decoded 16384-bit ECL read/write random access memory designed for high-speed scratch pad, control and buffer storage applications. This device is organized as 4096 words by 4 bits, and it features on-chip voltage compensation for improved noise margin.

The MBM 10484A offers extremely small cell and chip size, realized through the use of Fujitsu's patented DOPOS (Doped Polysilicon), as well as IOP-II (Isolation by Oxide and Polysilicon) processing. As a result, very fast access time with high hields and outstanding device reliability are achieved in volume production.

Operation for the MBM 10484A is specified over a temperature range of from 0° C to 75° C (T_{A} for DIP T_{C} for Flat Package and LCC). It also features 28-pin ceramic DIP, Flat package, or LCC and is fully compatible with industry-standard 10K-series ECL families.

- 4096 words x 4 bits organization
- On-chip voltage compensation for improved noise margin
- Fully compatible with industry-standard 10 K-series ECL families
- Address access time:

10 ns max.


• Chip select access time: 5 ns max.


- Open emitter output for ease of memory expansion
- Low power dissipation of 0.07 mW/bit typ.
- DOPOS and IOP-II processing

ABSOLUTE MAXIMUM RATINGS (See NOTE)


Rating	Symbol	Value	Unit	
V _{EE} Pin Potential to Ground Pin	VEE	+0.5 to ~7.0	V	
Input Voltage	V _{IN}	+0.5 to V _{EE}	٧	
Output Current (DC, Output High)	Гоит	-30	mA	
T	T _A for DIP	-55 to +125	°c	
Temperature under Bias	T _C for Flat Package and LCC	-55 to +125		
Storage Temperature	T _{STG}	-65 to +150	°c	

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.





This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.



FUNCTIONAL DESCRIPTION

The Fujits MBM10484A is fully decoded 16384-bit read/write random access memory organized as 4096 words by 4 bits. Memory cell selection is achieved by means of a 12 bit address designed A_0 through A_{11} . The active low Chip Select ($\overline{\text{CS}}$) input is provided for memory expansion. The read and write operations are controlled by the state of the active low Write Enable ($\overline{\text{WE}}1/\overline{\text{WE}}2$) inputs With both $\overline{\text{WE}}1/\overline{\text{WE}}2$ and

 $\overline{\text{CS}}$ held low, the data at D_{IN} is written into the addressed location. To read, either $\overline{\text{WE}}1$ or $\overline{\text{WE}}2$ is held high, while $\overline{\text{CS}}$ is held low. Data at the addressed location is then transferred to D_{OUT} and read out non-inverted. Open emitter outputs are provided to allow for maximum flexibility in output wired-OR connection.

GUARANTEED OPERATING CONDITIONS

(Referenced to V_{CC})

Parameter	Symbol	Min	Тур	Max	Unit	Ambient Temperature for DIP, Case Temperature for Flat Package and LCC
Supply Voltage	VEE	-5.46	-5.2	-4.94	V	0°C to 75°C

DC CHARACTERISTICS

(V_{CC} = 0 V, V_{EE} = -5.2 V, Output Load = 50 Ω to -2.0 V, T_A = 0°C to 75°C for DIP, Airflow \geq 2.5 m/s, T_C = 0°C to 75°C for Flat Package and LCC, unless otherwise noted.)

Parameter	Symbol	Min	Тур	Max	Unit	T _A /T _C
Output High Voltage (V _{IN} = V _{IH max} or V _{IL min})	V _{OH}	-1000 -960 -900		-840 -810 -720	mV	0°C 25°C 75°C
Output Low Voltage $(V_{IN} = V_{IH \text{ max}} \text{ or } V_{IL \text{ min}})$	V _{OL}	-1870 -1850 -1830		-1665 -1650 -1625	mV	0°C 25°C 75°C
Output High Voltage (V _{IN} = V _{IH min} or V _{IL max})	V _{онс}	-1020 -980 -920			mV	0°C 25°C 75°C
Output Low Voltage $(V_{IN} = V_{IH min} \text{ or } V_{IL max})$	V _{OLC}			-1645 -1630 -1605	mV	0°C 25°C 75°C
Input High Voltage (Guaranteed Input Voltage High for All Inputs)	V _{IH}	-1145 -1105 -1045		-840 -810 -720	mV	0°C 25°C 75°C
Input Low Voltage (Guaranteed Input Voltage Low for All Inputs)	VIL	-1870 -1850 -1830		-1490 -1475 -1450	mV	0°C 25°C 75°C
Input High Current (V _{IN} = V _{IH max})	I _{IH}			220	μΑ	0°C to 75°C
Input Low Current (V _{IN} = V _{IL min})	I _{IL}	-50			μΑ	0°C to 75°C
CS Input Low Current (V _{IN} = V _{IL min})	ارر	0.5		170	μΑ	0°C to 75°C
Power Supply Current (All Inputs and Outputs Open)	IEE	-260			mA	0°C to 75°C


CAPACITANCE

Parameter	Symbol	Min	Тур	Max	Unit
Input Pin Capacitance	CIN			4	pF
Output Pin Capacitance	Cour			6	pF




AC CHARACTERISTICS

 $(V_{CC} = 0 \text{ V}, V_{EE} = -5.2 \text{ V} \pm 5\%$, Output Load = 50 Ω to -2.0 V and 30 pF to GND, $T_A = 0^{\circ}C$ to 75°C for DIP, Airflow \geq 2.5 m/s, $T_C = 0^{\circ}C$ to 75°C for Flat Package and LCC, unless otherwise noted.)



READ CYCLE


Parameter	Symbol	Min	Тур	Max	Unit
Address Access Time	t _{AA}	2		10	ns
Chip Select Access Time	t _{AC}	1		5	ns
Chip Select Recovery Time	t _{RC}	1		5	ns



MBM10484A-10 FUJITSU

WRITE CYCLE


Parameter	Symbol	Min	Тур	Max	Unit
Write Pulse Width	tww	10			ns
Write Disable Time	tws			5	ns
Write Recovery Time	twa			11	ns
Address Set Up Time	t _{SA}	2			ns
Chip Select Set Up Time	t _{sc}	2			ns
Data Set Up Time	t _{SD}	2			ns
Address Hold Time	t _{HA}	1			ns
Chip Select Hold Time	t _{HC}	1			ns
Data Hold Time	t _{HD}	1			ns





RISE TIME and FALL TIME


Parameter	Symbol	Min	Тур	Max	Unit
Output Rise Time	t _r		2.0		ns
Output Fall Time	t _f		2.0		ns


CHARACTERISTICS CURVES
















FUJITSU MBM10484A-10
























PACKAGE DIMENSIONS (continued)










FUJITSU MBM10484A-10







1



ECL 16384-BIT BIPOLAR RANDOM ACCESS MEMORY

MBM100484-15

February 1988

16384-BIT BIPOLAR ECL RANDOM ACCESS MEMORY

The Fujitsu MBM 100484 is fully decoded 16384-bit ECL read/write random access memory designed for high-speed scratch pad, control and buffer storage applications. This device is organized as 4096 words by 4 bits, and it features on-chip voltage temperature compensation for improved noise margin.

The MBM 100484 offers extremely small cell and chip size, realized through the use of Fujitsu's patented DOPOS (Doped Polysilicon), as well as IOP-II (Isolation by Oxide and Polysilicon) processing.

Operation for the MBM 100484 is specified over a temperature range of from 0°C to 85°C (T_A for DIP,T_C for Flat Package). It also features 28-pin DIP or Flat package, and is fully compatible with industry-standard 100 K-series ECL families.

- 4096 words x 4 bits organization
- On-chip voltage temperature compensation for improved noise margin
- Fully compatible with industry-standard 100 K-series ECL families
- Address access time:

15 ns max.

• Chip select access time:

8 ns max.

- Open emitter output for ease of memory expansion
- Low power dissipation:


0.06 mW/bit typ.


DOPOS and IOP-II processing

ABSOLUTE MAXIMUM RATINGS (See NOTE)

Rating	Symbol	Value	Unit
V _{EE} Pin Potential to Ground Pin	V _{EE}	+0.5 to -7.0	V
Input Voltage	. V _{IN}	+0.5 to V _{EE}	V
Output Current (DC, Output High)	Гоит	-30	mA
Temperature under Bias	T _A for DIP	-55 to +125	
	T _C for Flat -55 to +125		°c
Storage Temperature	T _{STG}	-65 to +150	°c


NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.





This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.





FUNCTIONAL DESCRIPTION

The Fujits MBM 100484 is fully decoded 16384-bit read/write random access memory organized as 4096 words by 4 bits. Memory cell selection is achieved by means of a 12 bit address designed A_0 through A_{11} . The active low Chip Select (\overline{CS}) input is provided for memory expansion. The read and write operations are controlled by the state of the active low Write Enable $(\overline{WE}1/\overline{WE}2)$ inputs. With both $\overline{WE}1/\overline{WE}2$ and

 $\overline{\text{CS}}$ held low, the data at D_{IN} is written into the addressed location. To read, either $\overline{\text{WE}}1$ or $\overline{\text{WE}}2$ is held high, while $\overline{\text{CS}}$ is held low. Data at the addressed location is then transferred to D_{OUT} and read out non-inverted. Open emitter outputs are provided to allow for maximum flexibility in output wired-OR connection.

GUARANTEED OPERATING CONDITIONS

(Referenced to V_{CC})

Parameter	Symbol	Min	Тур	Max	Unit	Ambient Temperature for DIP, Case Temperature for Flat Package
Supply Voltage	VEE	-5.7	-4.5	-4.2	V	0°C to 85°C

DC CHARACTERISTICS (V_{CC} = 0 V, V_{EE} = -4.5 V, Output Load = 50 Ω to -2.0 V, T_A = 0°C to 85°C for DIP, Airflow \geq 2.5 m/s, T_C = 0°C to 85°C for Flat Package, unless otherwise noted.)

Parameter	Symbol	Min	Тур	Max	Unit
Output High Voltage $(V_{IN} = V_{IH max} \text{ or } V_{IL min})$	V _{OH}	-1025		-880	mV
Output Low Voltage (V _{IN} = V _{IH max} or V _{IL min})	V _{OL}	- 1810		-1620	mV
Output High Voltage (V _{IN} = V _{IH min} or V _{IL max})	V _{onc}	-1035			mV
Output Low Voltage (V _{IN} = V _{IH min} or V _{IL max})	V _{OLC}			-1610	mV
Input High Voltage (Guaranteed Input Voltage High for All Inputs)	V _{IH}	-1165		-880	mV
Input Low Voltage (Guaranteed Input Voltage Low for All Inputs)	V _{IL}	-1810		- 1475	mV
Input High Current (V _{IN} = V _{IH max})	I _{IH}			220	μΑ
Input Low Current (V _{IN} = V _{IL min})	I _{IL}	-50			μΑ
CS Input Low Current (V _{IN} = V _{IL min})	I _{IL}	0.5		170	μΑ
Power Supply Current (All Inputs and Output Open)	I _{EE}	-240			mA


CAPACITANCE

Parameter	Symbol	Min	Тур	Max	Unit
Input Pin Capacitance	C _{IN}	-	4		pF
Output Pin Capacitance	Соит		6		pF




AC CHARACTERISTICS

(V_{CC} = 0 V, V_{EE} = -4.5 V ±5%, Output Load = 50 Ω to -2.0 V and 30 pF to GND, T_A = 0°C to 85°C for DIP, Airflow \geq 2.5 m/s, T_C = 0°C to 85°C for Flat Package, unless otherwise noted.)



READ CYCLE


Parameter	Symbol	Min	Тур	Max	Unit
Address Access Time	t _{AA}			15	ns
Chip Select Access Time	t _{AC}			8	ns
Chip Select Recovery Time	t _{RC}			8	ns



FUJITSU MBM100484-15

WRITE CYCLE

Parameter	Symbol	Min	Тур	Max	Unit
Write Pulse Width	t _{ww}	15			ns
Write Disable Time	t _{ws}			8	ns
Write Recovery Time	t _{WR}			17	ns
Address Set Up Time	t _{SA}	3			ns
Chip Select Set Up Time	t _{sc}	3			ns
Data Set Up Time	t _{SD}	3			ns
Address Hold Time	t _{HA}	2			ns
Chip Select Hold Time	t _{HC}	2			ns
Data Hold Time	t _{HD}	2			ns



RISE TIME and FALL TIME

Parameter	Symbol	Min	Тур	Max	Unit
Output Rise Time	t _r		2.5		ns
Output Fall Time	t _f		2.5		ns


CHARACTERISTICS CURVES


Fig. 3 — OUTPUT HIGH VOLTAGE vs AMBIENT TEMPERATURE VOH, OUTPUT HIGH VOLTAGE (V) -0.7 -0.8 -0.9 -1.0


TA, AMBIENT TEMPERATURE (°C) for DIP


VS AMBIENT TEMPERATURE


Fig. 4 - OUTPUT LOW VOLTAGE






















ECL 16384-BIT BIPOLAR RANDOM ACCESS MEMORY

MBM100484A-8

August 1988 Edition 2,0

16384-BIT BIPPOLAR ECL RANDOM ACCESS MEMORY

The Fujitsu MBM 100484A is fully decoded 16384-bit ECL read/write random access memory designed for high-speed scratch pad, control and buffer storage applications. This device is organized as 4096 words by 4 bits, and it features on-chip voltage temperature compensation for improved noise margin.

The MBM 100484A offers extremely small cell and chip size, realized through the use of Fujitsu's patented DOPOS (Doped Polysilicon), as well as IOP-II (Isolation by Oxide and Polysilicon) processing.

Operation for the MBM 100484A is specified over a temperature range of from 0°C to 65°C (T_A for DIP, T_C for Flat Package and LCC). It also features 28-pin DIP or Flat package and LCC, and is fully compatible with industry-standard 100K-series ECL families.

- 4096 words x 4 bits organization
- On-chip voltage temperature compensation for improved noise margin
- Fully compatible with industry-standard 100 K-series ECL families

Address access time:

8 ns max.

· Chip select access time:

4 ns max.

• Open emitter output for ease of memory expansion

• Low power dissipation:


0.091 mW/bit typ.


DOPOS and IOP-II processing

ABSOLUTE MAXIMUM RATINGS (See NOTE)

Rating	Symbol	Value	Unit	
VEEPin Potential to Ground Pin	V _{EE}	+0.5 to -7.0	V	
Input Voltage	V _{IN}	+0.5 to V _{EE}	V	
Output Current (DC, Output High)	Тоит	-30	mA	
	T _A for DIP	-55 to +125		
Temperature under Bias	T _C for Flat Package and LCC	-55 to +125	°c	
Storage Temperature	T _{STG}	-65 to +150	°c	


NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.





This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.





FUNCTIONAL DESCRIPTION

The Fujits MBM 100484A is fully decoded 16384-bit read/write random access memory organized as 4096 words by 4 bits. Memory cell selection is achieved by means of a 12 bit address designed A_0 through A_{11} . The active low Chip Select (\overline{CS}) input is provided for memory expansion. The read and write operations are controlled by the state of the active low Write Enable ($\overline{WE}1/\overline{WE}2$) inputs. With both $\overline{WE}1/\overline{WE}2$ and

 $\overline{\text{CS}}$ held low, the data at D_{IN} is written into the addressed location. To read, either $\overline{\text{WE1}}$ or $\overline{\text{WE2}}$ is held high, while $\overline{\text{CS}}$ is held low. Data at the addressed location is then transferred to D_{OUT} and read out non-inverted. Open emitter outputs are provided to allow for maximum flexibility in output wired-OR connection.

GUARANTEED OPERATING CONDITIONS

(Referenced to V_{CC})

Parameter	Symbol	Min	Тур	Max	Unit	Ambinet Temperature for DIP, Case Temperature for Flat Package and LCC
Supply Voltage	V _{EE}	-5.7	-4.5	-4.2	V	0°C to 65°C

DC CHARACTERISTICS (V_{CC} = 0 V, V_{EE} = -4.5 V, Output Load = 50 Ω to -2.0 V, T_A = 0°C to 65°C for DIP, Airflow \geq 2.5 m/s, T_C = 0°C to 65°C for Flat Package and LCC, unless otherwise noted.)

Parameter	Symbol	Min	Тур	Max	Unit
Output High Voltage $(V_{IN} = V_{IH max} \text{ or } V_{iL min})$	V _{OH}	-1025		-880	mV
Output Low Voltage (V _{IN} = V _{IH max} or V _{IL min})	V _{OL}	-1810		- 1620	mV
Output High Voltage $(V_{IN} = V_{IH min} \text{ or } V_{IL max})$	V _{ohc}	-1035			mV
Output Low Voltage (V _{IN} = V _{IH min} or V _{IL max})	V _{OLC}			-1610	mV
Input High Voltage (Guaranteed Input Voltage High for All Inputs)	V _{IH}	-1165		-880	mV
Input Low Voltage (Guaranteed Input Voltage Low for All Inputs)	V _{IL}	-1810		- 1475	mV
Input High Current (V _{IN} = V _{IH max})	I _{IH}			220	μΑ
Input Low Current (V _{IN} = V _{IL min})	I _{IL} ,	-50			μΑ
CS Input Low Current (V _{IN} = V _{IL min})	կլ	0.5		170	μΑ
Power Supply Current (All Inputs and Output Open)	I _{EE}	-330			mA


CAPACITANCE

Parameter	Symbol	Min	Тур	Max	Unit
Input Pin Capacitance	C _{IN}			4	pF
Output Pin Capacitance	Соит			6	pF




AC CHARACTERISTICS

 $(V_{CC} = 0 \text{ V}, V_{EE} = -4.5 \text{ V} \pm 5\%$, Output Load = 50 Ω to -2.0 V and 30 pF to GND, $T_A = 0^{\circ}\text{C}$ to 65 $^{\circ}\text{C}$ for DIP, Airflow \geq 2.5 m/s, $T_C = 0^{\circ}\text{C}$ to 65 $^{\circ}\text{C}$ for Flat Package and LCC, unless otherwise noted.)



READ CYCLE


Parameter	Symbol	Min	Тур	Max	Unit
Address Access Time	t _{AA}			8	ns
Chip Select Access Time	t _{AC}			4	ns
Chip Select Recovery Time	t _{RC}			4	ns





WRITE CYCLE

Parameter	Symbol	Min	Тур	Max	Unit
Write Pulse Width	t _{ww}	10			ns
Write Disable Time	t _{ws}			4	ns
Write Recovery Time	t _{WR}			11	ns
Address Set Up Time	t _{SA}	2			ns
Chip Select Set Up Time	t _{sc}	2			ns
Data Set Up Time	t _{SD}	2			ns
Address Hold Time	t _{HA}	1			ns
Chip Select Hold Time	t _{HC}	1			ns
Data Hold Time	t _{HD}	1			ns



RISE TIME and FALL TIME

Parameter	Symbol	Min	Тур	Max	Unit
Output Rise Time	t _r		2.0		ns
Output Fall Time	t _f		2.0		ns



CHARACTERISTICS CURVES




Fig. 5 – OUTPUT LOW VOLTAGE vs AMBIENT TEMPERATURE

(2) –1.4

1.5


1.6


1.7


1.7


1.8

T_A, AMBIENT TEMPERATURE (°C) for DIP












FUJITSU MBM100484A-8

Fig. 9 — ADDRESS ACCESS TIME vs AMBIENT TEMPERATURE


20
15
15
15
0 20 40 60 80
T_A, AMBIENT TEMPERATURE (°C) for DIP





























ECL 16384-BIT BIPOLAR RANDOM ACCESS MEMORY

MBM100484A-10

August 1988 Edition 2.0

16384-BIT BIPPOLAR ECL RANDOM ACCESS MEMORY

The Fujitsu MBM 100484A is fully decoded 16384-bit ECL read/write random access memory designed for high-speed scratch pad, control and buffer storage applications. This device is organized as 4096 words by 4 bits, and it features on-chip voltage temperature compensation for improved noise margin.

The MBM 100484A offers extremely small cell and chip size, realized through the use of Fujitsu's patented DOPOS (Doped Polysilicon), as well as IOP-II (Isolation by Oxide and Polysilicon) processing.

Operation for the MBM 100484A is specified over a temperature range of from 0° C to 85° C (T_{A} for DIP, T_{C} for Flat Package and LCC). It also features 28-pin DIP or Flat package and LCC, and is fully compatible with industry-standard 100K-series ECL families.

- 4096 words x 4 bits organization
- On-chip voltage temperature compensation for improved noise margin
- Fully compatible with industry-standard 100 K-series ECL families

Address access time:

10 ns max.

Chip select access time:

5 ns max.

- Open emitter output for ease of memory expansion
- Low power dissipation:


0.06 mW/bit typ.


• DOPOS and IOP-II processing

ABSOLUTE MAXIMUM RATINGS (See NOTE)

Rating	Symbol	Value	Unit
V _{EE} Pin Potential to Ground Pin	V _{EE}	+0.5 to -7.0	V.
Input Voltage	V _{IN}	+0.5 to V _{EE}	V
Output Current (DC, Output High)	lout	-30	mA
	T _A for DIP	-55 to +125	
Temperature under Bias	T _C for Flat Package and LCC	-55 to +125	°c
Storage Temperature	T _{STG}	-65 to +150	°c


NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.





This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.





FUNCTIONAL DESCRIPTION

The Fujits MBM 100484A is fully decoded 16384-bit read/write random access memory organized as 4096 words by 4 bits. Memory cell selection is achieved by means of a 12 bit address designed A_0 through A_{11} . The active low Chip Select (\overline{CS}) input is provided for memory expansion. The read and write operations are controlled by the state of the active low Write Enable $(\overline{WE}1/\overline{WE}2)$ inputs, With both $\overline{WE}1/\overline{WE}2$ and

 $\overline{\text{CS}}$ held low, the data at D_{IN} is written into the addressed location. To read, either $\overline{\text{WE1}}$ or $\overline{\text{WE2}}$ is held high, while $\overline{\text{CS}}$ is held low. Data at the addressed location is then transferred to D_{OUT} and read out non-inverted. Open emitter outputs are provided to allow for maximum flexibility in output wired-OR connection.

GUARANTEED OPERATING CONDITIONS

(Referenced to V_{CC})

Parameter	Symbol	Min	Тур	Max	Unit	Ambinet Temperature for DIP, Case Temperature for Flat Package and LCC
Supply Voltage	V _{EE}	-5.7	-4.5	-4.2	V	0°C to 85°C

DC CHARACTERISTICS (V_{CC} = 0 V, V_{EE} = -4.5 V, Output Load = 50 Ω to -2.0 V, T_A = 0°C to 85°C for DIP, Airflow \geq 2.5 m/s, T_A = 0°C to 85°C for Flat Package and LCC, unless otherwise noted.)


Parameter	Symbol	Min	Тур	Max	Unit
Output High Voltage (V _{IN} = V _{IH max} or V _{IL min})	V _{OH}	-1025		-880	mV
Output Low Voltage (V _{IN} = V _{IH max} or V _{IL min})	V _{OL}	-1810		-1620	mV
Output High Voltage (V _{IN} = V _{IH min} or V _{IL max})	V _{OHC}	-1035			mV
Output Low Voltage (V _{IN} = V _{IH min} or V _{IL max})	V _{OLC}			-1610	mV
Input High Voltage (Guaranteed Input Voltage High for All Inputs)	V _{IH}	-1165		-880	mV
Input Low Voltage (Guaranteed Input Voltage Low for All Inputs)	VIL	-1810		-1475	mV
Input High Current (V _{IN} = V _{IH max})	Чн			220	μΑ
Input Low Current (V _{IN} = V _{IL min})	I _{IL}	-50			μΑ
CS Input Low Current (V _{IN} = V _{IL min})	I _{IL}	0.5		170	μΑ
Power Supply Current (All Inputs and Output Open)	I _{EE}	-260			mA

CAPACITANCE

Parameter	Symbol	Min	Тур	Max	Unit
Input Pin Capacitance	C _{IN}			4	pF
Output Pin Capacitance	C _{OUT}			6	pF


AC CHARACTERISTICS

 $(V_{CC} = 0 \text{ V}, V_{EE} = -4.5 \text{ V} \pm 5\%$, Output Load = 50 Ω to -2.0 V and 30 pF to GND, $T_A = 0^{\circ}C$ to 85°C for DIP, Airflow \geq 2.5 m/s, $T_C = 0^{\circ}C$ to 85°C for Flat Package and LCC, unless otherwise noted.)



READ CYCLE

Parameter	Symbol	Min	Тур	Max	Unit
Address Access Time	t _{AA}	2		10	ns
Chip Select Access Time	t _{AC}	1		5	ns
Chip Select Recovery Time	t _{RC}	1		5	ns




MBM100484A-10



WRITE CYCLE

Parameter	Symbol	Min	Тур	Max	Unit
Write Pulse Width	tww	10			ns
Write Disable Time	t _{ws}			5	ns
Write Recovery Time	twR			11	ns
Address Set Up Time	t _{SA}	2			ns
Chip Select Set Up Time	tsc	2			ns
Data Set Up Time	t _{SD}	2			ns
Address Hold Time	t _{HA}	1			ns
Chip Select Hold Time	t _{HC}	1			ns
Data Hold Time	t _{HD}	1			ns




RISE TIME and FALL TIME

Parameter	Symbol	Min	Тур	Max	Unit
Output Rise Time	t _r		2.0		ns
Output Fall Time	t _f		2.0		ns

CHARACTERISTICS CURVES

Fig. 3 — OUTPUT HIGH VOLTAGE vs AMBIENT TEMPERATURE VOH, OUTPUT HIGH VOLTAGE (V) -0.7 -0.8 -0.9 TA, AMBIENT TEMPERATURE (°C) for DIP

Fig. 5 - OUTPUT LOW VOLTAGE vs AMBIENT TEMPERATURE



TA, AMBIENT TEMPERATURE (°C) for DIP




Fig. 4 - OUTPUT HIGH VOLTAGE vs SUPPLY VOLTAGE





Fig. 6 - OUTPUT LOW VOLTAGE vs SUPPLY VOLTAGE



VEE, SUPPLY VOLTAGE (V)

Fig. 8 - SUPPLY CURRENT vs SUPPLY VOLTAGE 250 IEE, SUPPLY CURRENT (mA) 200 150 100 50 -4.0 -4.5 -5.0 -5.5 -6.0

VEE, SUPPLY VOLTAGE (V)

MBM100484A-10



Fig. 9 – ADDRESS ACCESS TIME vs AMBIENT TEMPERATURE

20

15


15


15


10

0 20 40 60 80


TA, AMBIENT TEMPERATURE (°C) for DIP





















PACKAGE DIMENSIONS (continued)










MBM100484A-10











ECL 16384-BIT BIPOLAR RANDOM ACCESS MEMORY

MBM100A484-5

TS318-B886 June, 1988

16384-BIT BIPOLAR ECL RANDOM ACCESS MEMORY


The Fujitsu MBM100A484 is fully decoded 16384 bit ECL read/write random access memory designed for high-speed scratch pad, control and buffer storage applications. The device is organized as 4096 words by 4 bits, and it features on chip voltage temperature compensation for improved noise margin.

Operation for the MBM100A484 is specified over a temperature range of the Case Temperature ($T_{\rm C}$) from 0°C to 85°C. It also features 28-pin Ceramic DIP or Flat Package and is fully compatible with industry standard 100K-series ECL families.

- 4096 words x 4 bit organization
- On-chip voltage temperature compensation for improved noise margin
- Fully compatible with industory standard 100K series ECL families

Address access time: 5ns max
 Chip select access time: 3ns max
 Power dissipation: -300 mA min

· Open emitter output for ease of memory expansion




ABSOLUTE MAXIMUM RATINGS (See NOTE)

Rating	Symbol	Value	Unit
V _{EE} Pin Potential to Ground Pin	VEE	+0.5 to -6.0	٧
Input Voltage	VIN	+0.5 to -2.0	٧
Output Current (DC, Output High)	I _{OUT}	-30	mA
Temperature under Bias	TC	-55 to +125	°C
Storage Temperature	TSTG	-65 to +150	°C

Small geometry bipolar IC is occasionally susceptible to be damaged from static voltage or electric fields. It is therefore advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltage to this device.

NOTE: Permanent device damage may occur of ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



FUNCTIONAL DESCRIPTION

The Fujitsu MBM100A484 is fully decoded 16384 bit read/write random access memory organized as 4096 words by 4 bits. Memory cell selection is achieved by means of a 12-bit address designed A0 through A11. The active low Chip Select (\overline{CS}) input is provided for memory expansion. The read and write operations are controlled by the state of the active low Write Enable

 $\overline{\text{WE}}$ input. With both $\overline{\text{WE}}$ and $\overline{\text{CS}}$ held low, the data at DIN is written into the addressed location. To read, $\overline{\text{WE}}$ is held high, while $\overline{\text{CS}}$ is held low. Data at the addressed location is then transferred to DOUT and read out non-inverted. Open emitter outputs are provided to allow for maximum flexibility in output wired-OR connection.




GUARANTEED OPERATING CONDITIONS (Referenced to VCC)

Parameter	Symbol	Min	Тур	Max	Unit	Case Temperature (T _{C)}
Supply Voltage	VEE	-4.73	-4.5	-4.27	٧	0°C to 85°C

DC CHARACTERISTICS

(VCC=0V, VEE=-4.5V, Output Load=50 Ω to -2.0V, TC=0°C to 85°C, unless otherwise noted.)

Parameter	Symbol	Min	Тур	Max	Unit
Output High Voltage (VIN = VIH max or VIL min)	v _{oH}	-1025		-880	mV
Output Low Voltage (VIN = VIH max or VIL min)	v _{oL}	-1810		-1650	m∨
Output High Voltage (VIN = VIH min or VIL max)	V _{OHC}	-1035			mV
Output Low Voltage (VIN = VIH min or VIL max)	V _{OLC}			-1610	· mV
Input High Voltage (Guaranteed Input Voltage High for All Inputs)	٧ _{IH}	-1165		-880	mV
Input Low Voltage (Guaranteed Input Voltage Low for All Inputs)	٧ _{IL}	-1810		-1475	mV
Input High Current (VIN = VIH max)	IIH			220	μΑ
Input Low Current (VIN = VIL min)	IIL	-50		90	μА
CS Input Low Current (VIN = VIL min)	IIL	0.5		170	μА
Power Supply Current (All Inputs and Outputs Open)	IEE	-300			mA



AC CHARACTERISTICS

(VCC=0V, VEE=-4.5V \pm 5%, Output Load=50 Ω to -2.0V, T_C=0°C to 85°C, unless otherwise noted.)

READ CYCLE

Parameter	Symbol	Min	Тур	Max	Unit
Address Access Time	t _{AA}			5	ns
Chip Select Access Time	tAC			3	ns
Chip Select Recovery Time	tRC			3	ns


WRITE CYCLE


Parameter	Symbol	Min	Тур	Max	Unit
Write Pulse Width	tww	TBD			ns
Write Disable Time	tws			3	ns
Write Recovery Time	twR			TBD	ns
Address Set Up Time	tSA	1			ns
Chip Select Set Up Time	tsc	1			ns
Data Set Up Time	t _{SD}	1			ns
Address Hold Time	t _{HA}	1			ns
Chip Select Hold Time	tHC	1			ns
Data Hold Time	tHD	1			ns

All timing measurement is referenced to 50% input and output levels.

RISE TIME and FALL TIME


Parameter	Symbol	Min	Тур	Max	Unit
Output Rise Time	tr		TBD		ns
Output Fall Time	tf		TBD		ns







PACKAGE DIMENSIONS





ECL 65536-BIT BIPOLAR RANDOM ACCESS MEMORY

MBM10490-15 MBM10490-25

> July 1987 Edition 3.0

65536-BIT BIPOLAR ECL RANDOM ACCESS MEMORY

The Fujitsu MBM 10490 is fully decoded 65536-bit ECL read/write random access memory designed for main memory, control and buffer storage applications. This device is organized as 65536 words by one bit, and it features on-chip voltage compensation for improved noise margin.

The MBM 10490 offers extremely small cell and chip size, realized through the use of Fujitsu's patented IOP-II (Isolation by Oxide and Polysilicon) processing. As a result, very fast access time with high yields and outstanding device reliability are achieved in volume production.


Operation for the MBM 10490 is specified over a temperature range of from 0° C to 75° C ($T_{\rm C}$). It also features 22 pin Ceramic DIP or Flat Package. It is fully compatible with industry-standard 10K-series ECL familes.


- 65536 words x 1 bit organization
- On-chip voltage compensation for improved noise margin.
- Fully compatible with industry-standard 10K-series ECL families.
- Address access time: : 15 ns max. (MBM 10490-15)
 - 25 ns max. (MBM 10490-25)
- Chip select access time : 10 ns max. (MBM 10490-15)
 - 15 ns max. (MBM 10490-25)
- Open emitter output for ease of memory expansion
- Low power dissipation of 0.017 mW/bit typ. (MBM 10490-15)
 - 0.012 mW/bit typ. (MBM 10490-25)
- IOP-II

ABSOLUTE MAXIMUM RATINGS (See NOTE)


Rating	Symbol	Value	Unit
V _{EE} Pin Potential to Ground Pin	V _{EE}	+0.5 to -7.0	٧
Input Voltage	V _{IN}	+0.5 to V _{EE}	٧
Output Current (DC, Output High)	lout	-30	mA
Temperature under Bias	T _C	-55 to +125	°C
Storage Temperature	T _{STG}	-65 to +150	°c

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.





This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.



FUNCTIONAL DESCRIPTION

The Fujitsu MBM 10490 is fully decoded 65536 bit read/write random access memory organized as 65536 words by one bit. Memory cell selection is achieved by means of a 16 bit address designated A_0 through A_{15} . The active low Chip Select (\overline{CS}) input is provided for memory expansion. The read and write operations are controlled by the state of the

active low Write Enable (\overline{WE}) input. With \overline{WE} and \overline{CS} held low, the data at D_{IN} is written into the addressed location. To read, \overline{WE} is held high, while \overline{CS} is held low. Data at the addressed location is then transferred to D_{OUT} and read out non-inverted. Open emitter outputs are provided to allow for maximum flexibility in output wired-OR connection.

GUARANTEED OPERATING CONDITIONS (Referenced to V_{CC})

Parameter	Symbol	Min	Тур	Max	Unit	Case Temperature
Supply Voltage	V _{EE}	-5.46	-5.2	-4.94	٧	0°C to 75°C

DC CHARACTERISTICS

 $(V_{CC} = 0V, V_{EE} = -5.2V, Output Load = 50\Omega and 30pF to -2.0V, T_C = 0°C to 75°C, unless otherwise noted.)$


Parameter		Symbol	Min	Тур	Max	Unit	Т _с
Output High Voltage (V _{IN} = V _{IH max} or V _{IL min})		V _{OH}	-1000 -960 -900		-840 -810 -720	mV	0°C 25°C 75°C
Output Low Voltage (V _{IN} = V _{IH max} or V _{IL min})		V _{OL}	-1870 -1850 -1830		-1665 -1650 -1625	mV	0°C 25°C 75°C
Output High Voltage (V _{IN} = V _{IH min} or V _{IL max})		V _{ohc}	-1020 -980 -920	-		mV	0°C 25°C 75°C
Output Low Voltage (V _{IN} = V _{IH min} or V _{IL max})		V _{oLC}			-1645 -1630 -1605	mV	0°C 25°C 75°C
Input High Voltage (Guaranteed Input Voltage High for	r All Inputs)	V _{IH}	-1145 -1105 -1045		-840 -810 -720	mV	0°C 25°C 75°C
Input Low Voltage (Guaranteed Input Voltage Low for	All Inputs)	V _{IL}	-1870 -1850 -1830		-1490 -1475 -1450	mV	0°C 25°C 75°C
Input High Current (V _{IN} = V _{IH max})		LiH			220	μΑ	0°C to∙75°C
Input Low Current (V _{IN} = V _{IL min})		IIL	-50			μΑ	0°C to 75°C
CS Input Low Current (V _{IN} = V _{IL min})		I _{IL}	0.5		170	μΑ	0°C to 75°C
	IBM 10490-15 IBM 10490-25	lee	-300 -200			mA	0°C to 75°C

CAPACITANCE

Parameter	Symbol	Min	Тур	Max	Unit
Input Pin Capacitance	C _{IN}		4	6	pF
Output Pin Capacitance	C _{OUT}		4	7	pF


AC CHARACTERISTICS

 $(V_{CC} = 0V, V_{EE} = -4.5V \pm 5\%, Output Load = 50\Omega to -2.0V and 30pF to GND, T_{C} = 0^{\circ}C to 85^{\circ}C, unless otherwise noted.)$




READ CYCLE

Parameter	MBM 10490-15			MBM 10490-25]	
	Symbol	Min	Тур	Max	Min	Тур	Max	Unit
Address Access Time	tAA			15			25	ns
Chip Select Access Time	t _{AC}			10			15	ns
Chip Select Recovery Time	t _{RC}			10			15	ns



WRITE CYCLE

	Constant	М	MBM 10490-15		М	BM 10490	-25	Unit
Parameter	Symbol	Min	Тур	Max	Min	Тур	Max	Unit
Write Pulse Width	t _{ww}	15			20			ns
Write Disable Time	tws			10			15	ns
Write Recovery Time	t _{wa}			15			25	ns
Address Set Up Time	t _{SA}	2 .			3			ns
Chip Select Set Up Time	t _{sc}	2			3			ns
Data Set Up Time	t _{SD}	2			3			ns
Address Hold Time	t _{HA}	2			2			ns
Chip Select Hold Time	t _{HC}	2			2			ns
Data Hold Time	t _{HD}	2			2			ns




RISE TIME and FALL TIME


Parameter	Symbol	Min	Тур	Max	Unit
Output Rise Time	t _r		2		ns
Output Fall Time	t _f		2		ns


CHARACTERISTICS CURVES


Fig. 3 - OUTPUT HIGH VOLTAGE VS CASE TEMPERATURE VOH, OUTPUT HIGH VOLTAGE (V) -0.7 -0.9


TC, CASE TEMPERATURE (°C)

























PACKAGE DIMENSIONS





ECL 65536-BIT BIPOLAR RANDOM ACCESS MEMORY

MBM100490-15 MBM100490-25

July 1987 Edtion 1.0

65536-BIT BIPOLAR ECL RANDOM ACCESS MEMORY

The Fujitsu MBM 100490 is fully decoded 65536-bit ECL read/write random access memory designed for main memory, control and buffer storage applications. This device is organized as 65536 words by one bit, and it features on-chip voltage temperature compensation for improved noise margin.

The MBM 100490 offers extremely small cell and chip size, realized through the use of Fujitsu's patened IOP-II (Isolation by Oxide and Polysilicon) processing. As a result, very fast access time with high yields and outstanding device reliability are achieved in volume production.

Operation for the MBM 100490 is specified over a temperature range of from 0°C to 85°C ($T_{\rm C}$). It also features 22 pin Ceremic DIP or Flat Package. It is fully compatible with industry-standard 100K-series ECL familes.

- 65536 words x 1 bit organization
- On-chip voltage temperature compensation for improved noise margin.
- Fully compatible with industry-standard 100K-series ECL families.

Address access time:

15 ns max. (MBM 100490-15)

25 ns max. (MBM 100490-25)

Chip select access time: 1

10 ns max. (MBM 100490-15) 15 ns max. (MBM 100490-25)

- Open emitter output for ease of memory expansion
- Low power dissipation of 0.017 mW/bit typ. (MBM 100490-15)


0.012 mW/bit typ. (MBM 100490-25)


IOP-II

ABSOLUTE MAXIMUM RATINGS (See NOTE)


Rating	Symbol	Value	Unit
V _{EE} Pin Potential to Ground Pin	VEE	+0.5 to -7.0	٧
Input Voltage	V _{IN}	+0.5 to V _{EE}	٧
Output Current (DC, Output High)	lout	-30	mA
Temperature under Bias	T _C	-55 to +125	°C
Storage Temperature	T _{STG}	-65 to +150	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.





This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.



FUNCTIONAL DESCRIPTION

The Fujitsu MBM 100490 is fully decoded 65536 bit read/write random access memory organized as 65536 words by one bit. Memory cell selection is achieved by means of a 16 bit address designated A_0 through A_{15} . The active low Chip Select ($\overline{\text{CS}}$) input is provided for memory expansion. The read and write operations are controlled by the state of the

active low Write Enable (\overline{WE}) input. With \overline{WE} and \overline{CS} held low, the data at D_{IN} is written into the addressed location. To read, \overline{WE} is held high, while \overline{CS} is held low. Data at the addressed location is then transferred to D_{OUT} and read out non-inverted. Open emitter outputs are provided to allow for maximum flexibility in output wired-OR connection.

GUARANTEED OPERATING CONDITIONS (Referenced to V_{CC})

Parameter	Symbol	Min	Тур	Max	Unit	Case Temperature
Supply Voltage	V _{EE}	5.7	4.5	4.2	٧	0°C to 85°C

DC CHARACTERISTICS

 $(V_{CC} = 0V, V_{EE} = -4.5V, Output Load = 50\Omega and 30pF to -2.0V, T_C = 0°C to 85°C, unless otherwise noted.)$


Parameter		Symbol	Min	Тур	Max	Unit
Output High Voltage (V _{IN} = V _{IH max} or V _{IL min})		V _{OH}	-1025		-880	mV
Ouput Low Voltage (V _{IN} = V _{IH max} or V _{IL min})		V _{OL}	-1810		-1620	mV
Output High Voltage (V _{IN} = V _{IH min} or V _{IL max})		V _{OHC}	-1035			mV
Output Low Voltage (V _{IN} = V _{IH} min or V _{IL} max)		V _{OLC}			-1610	mV
Input High Voltage (Guaranteed Input Voltage High	for All Inputs)	V _{IH}	-1165		-880	mV
Input Low Voltage (Guaranteed Input Voltage Low	for All Inputs)	V _{IL}	-1810		-1475	m∨
Input High Current (V _{IN} = V _{IH}	max)	LiH			220	μΑ
input Low Current (V _{IN} = V _{IL} r	nin)	IIL	-50			μΑ
CS Input Low Current (V _{IN} = V _{IL min})		l _{1L}	0.5	,	170	μΑ
Power Supply Current	MBM 100490-15		-300			^
(All Inputs and Output Open)	MBM 100490-25	IEE	~200			mA

CAPACITANCE

Parameter	Symbol	Min	Тур	Max	Unit
Input Pin Capacitance	C _{IN}		4	6	pF
Output Pin Capacitance	C _{OUT}		4	7	pF


AC CHARACTERISTICS

 $(V_{CC} = 0V, V_{EE} = -4.5V \pm 5\%, Output Load = 50\Omega to -2.0V and 30pF to GND, T_{C} = 0^{\circ}C to 85^{\circ}C, unless otherwise noted.)$



READ CYCLE


		М	MBM 10490-15			MBM 10490-25		
Parameter	Symbol	Min	Тур	Max	Min	Тур	Max	Unit
Address Access Time	t _{AA}			15			25	ns
Chip Select Access Time	t _{AC}			10			15	ns
Chip Select Recovery Time	t _{RC}			10			15	ns



MBM100490-15 FUJITSU MBM100490-25

WRITE CYCLE

		М	BM 10490	-15	М	BM 10490	-25	
Parameter	Symbol	Min	Тур	Max	Min	Тур	Max	Unit
Write Pulse Width	t _{ww}	15			20			ns
Write Disable Time	t _{ws}			10			15	ns
Write Recovery Time	t _{WR}			15			25	ns
Address Set Up Time	t _{SA}	2			3			ns
Chip Select Set Up Time	t _{sc}	2			3			ns
Data Set Up Time	t _{SD}	2			3			ns
Address Hold Time	t _{HA}	1			2			ns
Chip Select Hold Time	t _{HC}	1			2			ns
Data Hold Time	t _{HD}	1			2			ns



RISE TIME and FALL TIME

Parameter	Symbol	Min	Тур	Max	Unit
Output Rise Time	t _r		2		ns
Output Fall Time	t _f		2		ns


CHARACTERISTICS CURVES


Fig. 4 — OUTPUT HIGH VOLTAGE


vs SUPPLY VOLTAGE


2
3
4.5
5-5.0
5-6.0
6.5

VEE. SUPPLY VOLTAGE (V)













MBM100490-15 FUJITSU MBM100490-25










PACKAGE DIMENSIONS





ECL 65536-BIT BIPOLAR RANDOM ACCESS MEMORY

MBM10494-7

TS314-C886 June, 1988

65536-BIT BIPOLAR ECL RANDOM ACCESS MEMORY

The Fujitsu MBM10494 is fully decoded 65536 bit ECL read/ write random access memory designed for high-speed scratch pad, control and buffer storage applications. The device is organized as 16384 words by 4 bits, and it features on chip voltage compensation for improved noise margin.


Operation for the MBM10494 is specified over a temparature range of the Case Temperature($T_{\rm C}$) from 0°C to 75°C. It also features 28-pin Ceramic DIP or Flat Package and is fully compatible with industry standard 10K-seriese ECL families.

- 16384 words x 4 bit organization
- On-chip voltage compensation for improved noise margin
- Fully compatible with industory standard 10K series ECL families
- Address access time: Chip select access time:

7ns max 5ns max

 Power dissipation: -330 mA min

· Open emitter output for ease of memory expansion




ABSOLUTE MAXIMUM RATINGS (See NOTE)

Rating	Symbol	Value	Unit
VEE Pin Potential to Ground Pin	VEE	+0.5 to -6.0	٧
Input Voltage	VIN	+0.5 to -2.0	٧
Output Current (DC, Output High)	I _{OUT}	-30	mA
Temperature under Bias	TC	-55 to +125	°C
Storage Temperature	TSTG	-65 to +150	°C

Small geometry bipolar IC is occasionally susceptible to be damaged from static voltage or electric fields. It is therefore advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltage to this device.

NOTE: Permanent device damage may occur of ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



FUNCTIONAL DESCRIPTION

The Fujitsu MBM10494 is fully decoded 65536 bit read/write random access memory organized as 16384 words by 4 bits. Memory cell selection is achieved by means of a 14-bit address designed AO through A13. The active low Chip Select $(\overline{\text{CS}})$ input is provided for memory expansion. The read and write operations are controlled by the state of the active low Write Enable

 $\overline{\text{WE}}$ input. With both $\overline{\text{WE}}$ and $\overline{\text{CS}}$ held low, the data at DIN is written into the addressed location. To read, $\overline{\text{WE}}$ is held high, while $\overline{\text{CS}}$ is held low. Data at the addressed location is then transferred to DOUT and read out non-inverted. Open emitter outputs are provided to allow for maximum flexibility in output wired-OR connection.



GUARANTEED OPERATING CONDITIONS (Referenced to VCC)

ļ	Parameter	Symbol	Min	Тур	Max	Unit	Case Temperature (TC)
	Supply Voltage	VEE	-5.46	-5.2	-4.94	٧	0°C to 75°C

DC CHARACTERISTICS (VCC=0V, VEE=-5.2V, Output Load=50 Ω to -2.0V, TC=0°C to 75°C, unless otherwise noted.)

Parameter	Symbol	Min	Тур	Max	Unit	T _C
Output High Voltage (VIN = VIH max or VIL min)	V _{OH}	-1000 -960 -900		-840 -810 -720	mV	0°C 25°C 75°C
Output Low Voltage (VIN = VIH max or VIL min)	V _{OL}	-1870 -1850 -1830		-1665 -1650 -1625	mV	0°C 25°C 75°C
Output High Voltage (VIN = VIH min or VIL max)	VOHC	-1020 -980 -920			mV	0°C 25°C 75°C
Output Low Voltage (VIN = VIH min or VIL max)	V _{OLC}			-1645 -1630 -1605	mV	0°C 25°C 75°C
Input High Voltage (Guaranteed Input Voltage High for All Inputs)	۸ ^{IH}	-1145 -1105 -1045		-840 -810 -720	mV	0°C 25°C 75°C
Input Low Voltage (Guaranteed Input Voltage Low for All Inputs)	VIL	-1870 -1850 -1830		-1490 -1475 -1450	mV	0°C 25°C 75°C
Input High Current (VIN = VIH max)	IIH			220	μA	0°Cto75°C
Input Low Current (VIN = VIL min)	IIL	-50			μА	0°Cto75°C
CS Input Low Current (VIN = VIL min)	IIL	0.5		170	μА	0°Cto75°C
Power Supply Current (All Inputs and Outputs Open)	IEE	-330			mA	0°Cto75°C



AC CHARACTERISTICS

(VCC=0V, VEE=-4.5V \pm 5%, Output Load=50 Ω to -2.0V, T_C=0°C to 85°C, unless ptherwise noted.)

READ CYCLE

Parameter	Symbol	Min	Тур	Max	Unit
Address Access Time	^t AA			7	ns
Chip Select Access Time	^t AC			5	ns
Chip Select Recovery Time	tRC			5	ns

WRITE CYCLE

Parameter	Symbol	Min	Тур	Max	Unit
Write Pulse Width	tww	7			ns
Write Disable Time	tws			5	ns
Write Recovery Time	twR			8	ns
Address Set Up Time	tSA	TBD			ns
Chip Select Set Up Time	tsc	1			ns
Data Set Up Time	t _{SD}	1			ns
Address Hold Time	t _{HA}	1			ns
Chip Select Hold Time	tHC	1			ns
Data Hold Time	tHD	1			ns


All timing measurement is referenced to 50% input and output levels.

RISE TIME and FALL TIME

Parameter	Symbol	Min	Тур	Max	Unit
Output Rise Time	tr		TBD		ns
Output Fall Time	tf		TBD		ns



PACKAGE DIMENSIONS



1



TTL 576-BIT BIPOLAR RANDOM ACCESS MEMORY

MBM 93419

June 1983

64x9 BIT BIPOLAR TTL RANDOM ACCESS MEMORY

The Fujitsu MBM 93419 is a high speed TTL Read/Write Random Access Memory, organized as 64 words by 9 bits, and open collector outputs.


It is housed in 28-pin dual-in-line package, and plug-in replaceable with F93419. It is ideally suited for scratchpad, small buffer and other applications where the number of required words is small and the number of required bits per word is relatively large. The ninth bit can provide parity for 8-bit words system.


- 64 Words x 9 Bits Organization
- +5V Single Power Supply
- TTL Inputs and Outputs
- Open Collector Outputs
- Address Access Time: 45ns Max.
- Chip Select Access Time: 40ns Max.
- Power Dissipation: 1.3mW/bit Tvp.
- Compatible with F93419

ABSOLUTE MAXIMUM RATINGS

Rating	Symbol	Value	Unit	
Power Supply Voltage	V _{cc}	-0.5 to +7.0	٧	
Input Voltage (DC)	V _{IN}	-0.5 to +5.5	V	
Input Current (DC)	I _{IN}	-12.0 to +5.0	mA	
Output Voltage (Output High)	V _{OUT}	-0.5 to +5.5	V	
Output Current (DC, Output Low)	l _{out}	+20.0	mA	
Storage Temperature	T _{STG}	-65 to +150	°c	


NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet.





This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit





CAPACITANCE $(T_A = 25^{\circ}C, V_{CC} = 5.0V, V_{IN} = 2.0V, f = 1MHz)$

D	Combal		Value		Unit
Parameter	Symbol	Min	Тур	Max	Onit
Input Pin Capacitance	C _{IN}		_	5.0	pF
Output Pin Capacitance	C _{OUT}	_	_	8.0	pF

GUARANTEED OPERATING CONDITIONS


Parameter	Symbol	Min	Тур	Max	Unit	Ambient Temperature
Power Supply Voltage	V _{cc}	4.75	5.0	5.25	٧	
Input High Voltage	V _{IH}	2.1	_	-	V	0°C to +75°C
Input Low Voltage	VIL	_	_	0.8	٧	

DC CHARACTERISTICS ($V_{CC} = 5V \pm 5\%$, $T_A = 0^{\circ}C$ to $75^{\circ}C$, Air Flow ≥ 2.5 m/sec, After Warm-up ≥ 2 min.)

Parameter	Symbol	Min	Тур	Max	Unit
Output Low Voltage (V _{CC} = Min, I _{OL} = 12mA)	V _{OL}		0.4	0.5	٧
Input High Voltage (Guaranteed Input Voltage High for All Inputs)	V _{IH}		1.6		V
Input Low Voltage (Guaranteed Input Voltage Low for All Inputs)	VIL		1.5		V
Input Low Current (V _{CC} = Max, V _{IN} = 0.4V)	I _{IL}		-250	-400	μΑ
Input High Current (V _{CC} = Max, V _{IN} = 4.5V)	I _{IH1}		1.0	40	μΑ
Input High Current (V _{CC} = Max, V _{IN} = 5.25V)	I _{IH2}			1.0	mA
Output Leakage Current (V _{CC} = Max, V _{OUT} = 4.5V)	I _{CEX}		1.0	100	μΑ
Input Clamp Diode Voltage (V _{CC} = Max, I _{IN} = -10 mA)	V _{CD}		-1.0	-1.5	V
Power Supply Current (V _{CC} = Max, T _A = 25°C, All Input GND)	I _{cc}		160	200	mA


it ili.

AC CHARACTERISTICS (V_{CC} = 5V \pm 5%, T_A = 0°C to 75°C, Air Flow \geq 2.5m/sec, After Warm-up \geq 2min.)




READ CYCLE

Parameter	Symbol	Min	Тур	Max	Unit
Address Access Time	t _{AA}		26	45	ns
Chip Select Access Time	t _{AC}		18	40	ns
Chip Select Recovery Time	t _{RC}		18	40	ns




WRITE CYCLE

Parameter	Symbol	Min	Тур	Max	Unit
Write Pulse Width	t _{ww}	35	7		ns
Write Recovery Time	t _{WR}		20	45	ns
Write Delayed Time	t _{WS}		20	40	ns
Address Set Up Time	t _{SA}	5	0		ns
Chip Select Set Up Time	t _{sc}	5	0		ns
Data Set Up Time	t _{SD}	5	0		ns
Address Hold Time	t _{HA}	5	0		ns
Chip Select Hold Time	t _{HC}	5	0		ns
Data Hold Time	t _{HD}	5	0		ns



PACKAGE DIMENSIONS



BiCMOS RAMs

Page	Device	Maximum Access Time(ns)	Capacity	Package Options
2-3	MBM10C490-15	15	65536 bits (65536w x 1b)	22-pin Ceramic DIP 22-pin Ceramic FPT
2-13	MBM100C490-15	15	65536 bits (65536w x 1b)	22-pin Ceramic DIP 22-pin Ceramic FPT 22-pad Ceramic LCC 24-pad Plastic LCC
2-21	MBM10C494-15	15	65536 bits (16384w x 4b)	28-pin Ceramic DIP 28-pin Ceramic FPT 28-pad Ceramic LCC 28-pin Plastic FPT
2–29	MBM100C494-15	15	65536 bits (16384w x 4b)	28-pin Ceramic DIP 28-pin Ceramic FPT 28-pad Ceramic LCC
2-31	MBM10C500-15	15	262144 bits (262144w x 1b)	24-pin Ceramic DIP 24-pin Ceramic FPT 24-pad Ceramic LCC
2-39	MBM101C500-15	15	262144 bits (262144w x 1b)	24-pin Ceramic DIP 24-pin Ceramic FPT 24-pad Ceramic LCC
2-47	MBM100C500-15	15	262144 bits (262144w x 1b)	24-pin Ceramic DIP 24-pin Ceramic FPT 24-pad Ceramic LCC
2-55	MBM100C504-15	15	262144 bits (65536w x 4b)	32-pin Ceramic DIP 28-pin Ceramic FPT



BICMOS 65536-BIT RANDOM ECL ACCESS MEMORY

MBM10C490-15



65536-BIT BICMOS ECL RANDOM ACCESS MEMORY

The Fujitsu MBM10C490 is fully decoded 65536 bit BICMOS ECL random access memory designed for main memory, control and buffer storage applications. This device is organized as 65536 words by one bit, and it features on chip voltage compensation for improved noise margin. Operation for the MBM10C490 is specified over an ambient temperature range of from 0°C to 75°C (TA). It is packaged in 22-pin ceramic DIP, flatpackage, or LCC and fully compatible with industory standard 10K series ECL families.



- On-chip voltage compensation for improved noise margin
- Fully compatible with industory standard 10K series ECL families

 Address access time: 15 ns max Chip select access time: 15 ns max

 Power dissipation: 450 mW typ

- · Open emitter output for ease of memory expansion
- BICMOS Processing

• 22-pin ceramic DIP (Suffix: C) 22-pin ceramic FPT (Suffix: ZF) 22-pin ceramic LCC (Suffix: CV) 24-pin plastic SOJ (Suffix: PJ)

CERAMIC PACKAGE DIP-22C-A02 CERAMIC PACKAGE FPT-22C-C01 22 D VCC 21 D DIN 20 D CS 19 D WE 18 D A15 17 D A14 16 D A13 DOUT 1 A0 □ 2 A1 □ 3 A2 □ 4 A3 □ 5 A4 □ 6 A5 □ 7 15 A12 A6 □ 8 14 L A11 A7 ☐ 9 A8 □ 10 13 b A10 12 A A9 VEE ☐ 11 PIN ASSIGNMENTS LCC-22C-A01 : See page 8

ABSOLUTE MAXIMUM RATINGS (See NOTE)


Rating	Symbol	Value	Unit
VEE Pin Potential to Ground Pin	V _{EE}	+0.5 to -7.0	٧
Input Voltage	VIN	+0.5 to VEE	V
Output Current (DC, Output High)	IOUT	-30	mA
Temperature under Bias	TA	-55 to +125	°C
Storage Temperature	T _{STG}	-65 to +150	°C

Small geometry bipolar IC is occasionally susceptible to be damaged from static voltage or electric fields. It is therefore advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltage to this devicé.

LCC-24P-M01 : See page 9

NOTE: Permanent device damage may occur of ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.





FUNCTIONAL DESCRIPTION

The Fujitsu MBM10C490 is fully decoded 65536 bit read/write random access memory organized as 65536 words by 1 bit. Memory cell selection is achieved by means of a 16-bit address designed A0 through A15. The active low Chip Select $(\overline{\text{CS}})$ input is provided for memory expansion. The read and write operations are controlled by the state of the active low Write Enable

 $(\overline{\text{WE}})$ input. With $\overline{\text{WE}}$ and $\overline{\text{CS}}$ held low, the data at DIN is written into the addressed location. To read, $\overline{\text{WE}}$ is held high, while $\overline{\text{CS}}$ is held low. Data at the addressed location is then transferred to DOUT and read out non-inverted. Open emitter outputs are provided to allow for maximum flexibility in output wired-OR connection.

MBM10C490-15

GUARANTEED OPERATING CONDITIONS

(Referenced to VCC)

Parameter	Symbol	Min	Тур	Max	Unit	Ambient temperature(TA)
Supply Voltage	VEE	-5.46	-5.2	-4.94	V	0°C to 75°C

DC CHARACTERISTICS

(VCC=0V, VEE=-5.2V, Output Load = 50Ω to -2.0V, TA = 0°C to 75°C, Airflow \geq 2.5 m/s unless otherwise noted.)

Parameter	Symbol	Min	Тур	Max	Unit	TA
Output High Voltage (VIN = VIH max or VIL min)	V _{OH}	-1000 -960 -900		-840 -810 -720	m∨	0°C 25°C 75°C
Output Low Voltage (VIN = VIH max or VIL min)	v _O L	-1870 -1850 -1830		-1665 -1650 -1625	mV	0°C 25°C 75°C
Output High Voltage (VIN = VIH min or VIL max)	VOHC	-1020 -980 -920			mV	0°C 25°€ 75°C
Output Low Voltage (VIN = VIH min or VIL max)	V _O LC			-1645 -1630 -1605	mV	0°C 25°C 75°C
Input High Voltage (Guaranteed Input Voltage High for All Inputs)	٧ _{IH}	-1145 -1105 -1045		-840 -810 -720	mV	0°C 25°C 75°C
Input Low Voltage (Guaranteed Input Voltage Low for All Inputs)	VIL	-1870 -1850 -1830		-1490 -1475 -1450	mV	0°C 25°C 75°C
Input High Current (VIN = VIH max)	IIH			220	μА	0°Cto75°C
Input Low Current (VIN = VIL min)	IIL	-50			μА	0°Cto75°C
CS Input Low Current (VIN = VIL min)	IIL	0.5		170	μА	0°Cto75°C
Power Supply Current (All Inputs and Outputs Open)	IEE	-140			mA	0°Cto75°C


CAPACITANCE

Parameter	Symbo1	Min	Тур	Max	Unit
Input Pin Capacitance	CIN		TBD		pF
Output Pin Capacitance	C _{OUT}		TBD		pF




AC CHARACTERISTICS


(VCC=0V, VEE=-5.2V±5%, Output Load=50 Ω to -2.0V and 30pF to GND, TA = 0°C to 75°C, Airflow \geq 2.5 m/s unless otherwise noted.)



READ CYCLE


Parameter	Symbol	Min	Тур	Max	Unit
Address Access Time	t _{AA}			15.0	ns
Chip Select Access Time	tAC			15.0	ns
Chip Select Recovery Time	t _{RC}			15.0	ns





WRITE CYCLE


Parameter	Symbol	Min	Тур	Max	Unit
Write Pulse Width	tww	10.0			ns
Write Disable Time	tws			10.0	ns
Write Recovery Time	twR			18.0	ns
Address Set Up Time	tsA	2.0			ns
Chip Select Set Up Time	tsc	2.0			ns
Data Set Up Time	tsD	2.0			ns
Address Hold Time	tHA	3.0			ns
Chip Select Hold Time	tHC	3.0			ns
Data Hold Time	t _{HD}	3.0			ns




RISE TIME and FALL TIME

Parameter	Symbol	Min	Тур	Max	Unit
Output Rise Time	tr		TBD		ns
Output Fall Time	tf		TBD		ns













FLAT PACKAGE PIN ASSIGNMENTS

















SOJ PACKAGE PIN ASSIGNMENTS





BICMOS 65536-BIT ECL RANDOM ACCESS MEMORY

MBM100C490-15

June 1988 PRELIMINADY

65536-BIT BICMOS ECL RANDOM ACCESS MEMORY


The Fujitsu MBM100C490 is fully decoded 65536 bit BICMOS ECL random access memory designed for main memory, control and buffer storage applications. This device is organized as 65536 words by one bit, and it features on chip voltage compensation for improved noise margin. Operation for the MBM100C490 is specified over as ambient temperature range of from 0°C to 85°C (TA). It is packaged in 22-pin ceramic DIP, flatpackage, or LCC and fully compatible with industory standard 100K series ECL families.

- 65536 words by 1 bit organization
- On-chip voltage/temperature compensation for improved noise margin
- Fully compatible with industory standard 100K series ECL families
- Address access time: 15 ns max Chip select access time: 15 ns max Power dissipation: 350 mW typ
- · Open emitter output for ease of memory expansion
- BICMOS Processing
- 22-pin ceramic DIP (Suffix: C) 22-pin ceramic FPT (Suffix: ZF) 22-pin ceramic LCC (Suffix: CV) 24-pin plastic SOJ (Suffix: PJ)

ABSOLUTE MAXIMUM RATINGS (See NOTE)


Rating	Symbol	Value	Unit
V _{EE} Pin Potential to Ground Pin	VEE	+0.5 to -7.0	٧
Input Voltage	VIN	+0.5 to VEE	٧
Output Current (DC, Output High)	IOUT	-30	mA
Temperature under Bias	TA	-55 to +125	°C
Storage Temperature	TSTG	-65 to +150	°C

Small geometry bipolar IC is occasionally susceptible to be damaged from static voltage or electric fields. It is therefore advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltage to this device.



LCC-22C-A01 : See page 8 LCC-24P-M01 : See page 9

NOTE: Permanent device damage may occur of ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



FUNCTIONAL DESCRIPTION

The Fujitsu MBM100C490 is fully decoded 65536 bit read/write random access memory organized as 65536 words by 1 bit. Memory cell selection is achieved by means of a 16-bit address designed A0 through A15. The active low Chip Select (\overline{CS}) input is provided for memory expansion. The read and write operations are controlled by the state of the active low Write Enable

(WE) input. With WE and CS held low, the data at DIN is written into the addressed location. To read, WE is held high, while $\overline{\text{CS}}$ is held low. Data at the addressed location is then transferred to DOUT and read out non-inverted. Open emitter outputs are provided to allow for maximum flexibility in output wired-OR connection.

FUJITSU MBM100C490-15

GUARANTEED OPERATING CONDITIONS

(Referenced to VCC)

Parameter	Symbol	Min	Тур	Max	Unit	Ambient temperature(TA)
Supply Voltage	VEE	-5.7	-4.5	-4.2	٧	0°C to 85°C

DC CHARACTERISTICS

(VCC=0V, VEE=-4.5V, Output Load = 50Ω to -2.0V, TA = 0°C to 85°C , Airflow \geq 2.5 m/s unless otherwise noted.)

Parameter	Symbol	Min	Тур	Max	Unit
Output High Voltage (VIN = VIH max or VIL min)	v _{OH}	-1025		-880	mV
Output Low Voltage (VIN = VIH max or VIL min)	v _{OL}	-1810		-1650	m∨
Output High Voltage (VIN = VIH min or VIL max)	V _{OHC}	-1035			mV
Output Low Voltage (VIN = VIH min or VIL max)	V _{OLC}			-1610	mV
Input High Voltage (Guaranteed Input Voltage High for All Inputs)	٧ _{IH}	-1165	,	-880	mV
Input Low Voltage (Guaranteed Input Voltage Low for All Inputs)	٧ _{IL}	-1810		-1475	mV
Input High Current (VIN = VIH max)	IIH			220	μА
Input Low Current (VIN = VIL min)	IIL	-50			μА
CS Input Low Current (VIN = VIL min)	IIF	0.5		170	μА
Power Supply Current (All Inputs and Outputs Open)	IEE	-120			mA


CAPACITANCE

Parameter	Symbol	Min	Тур	Max	Unit
Input Pin Capacitance	CIN		TBD		pF
Output Pin Capacitance	C _{OUT}		TBD		pF




AC CHARACTERISTICS

(VCC=0V, VEE=-4.5V±5%, Output Load=50 Ω to -2.0V and 30pF to GND, TA = 0°C to 85°C, Airflow \geq 2.5 m/s, unless otherwise noted.)



READ CYCLE


Parameter	Symbol	Min	Тур	Max	Unit
Address Access Time	tAA			15.0	ns
Chip Select Access Time	^t AC			15.0	ns
Chip Select Recovery Time	tRC			15.0	ns





WRITE CYCLE


Parameter	Symbol	Min	Тур	Max	Unit
Write Pulse Width	tww	10.0			ns
Write Disable Time	tws			10.0	ns
Write Recovery Time	twR			18.0	ns
Address Set Up Time	tsA	2.0			ns
Chip Select Set Up Time	tsc	2.0			ns
Data Set Up Time	t _{SD}	2.0			ns
Address Hold Time	tHA	3.0			ns
Chip Select Hold Time	tHC	3.0			ns
Data Hold Time	tHD	3.0			ns




RISE TIME and FALL TIME

Parameter	Symbol	Min	Тур	Max	Unit
Output Rise Time	tr		TBD		ns
Output Fall Time	tf		TBD		ns













FLAT PACKAGE PIN ASSIGNMENTS













BICMOS 65536-BIT ECL RANDOM ACCESS MEMORY

MBM10C494-15

TS311-C883 March 1988



65536-BIT BICMOS ECL RANDOM ACCESS MEMORY

The Fujitsu MBM10C494 is fully decoded 65536 bit BICMOS ECL random access memory designed for main memory, control and buffer storage applications. This device is organized as 16384 words by 4 bit, and it features on chip voltage compensation for improved noise margin. Operation for the MBM10C494 is specified over an ambient temperature range of from 0°C to 75°C (TA). It is packaged in 28-pin ceramic DIP, flatpackage, LCC or plastic SOJ and fully compatible with industory standard 10K series ECL families.

- 16384 words x 4 bit organization
- On-chip voltage compensation for improved noise margin
- Fully compatible with industory standard 10K series ECL families
- Address access time:
- 15ns max 15ns max
- Chip select access time:
- 630 mW typ
- Power dissipation:
- · Open emitter output for ease of memory expansion
- · BICMOS Processing
- 28-pin ceramic DIP

(Suffix: C) (Suffix: ZF)

28-pin ceramic FPT 28-pin ceramic LCC

(Suffix: CV)

28-pin plastic SOJ

(Suffix: PJ)


ABSOLUTE MAXIMUM RATINGS (See NOTE)

Rating	Symbo1	Value	Unit
VEE Pin Potential to Ground Pin	VEE	+0.5 to -7.0	٧
Input Voltage	VIN	+0.5 to VEE	٧
Output Current (DC, Output High)	IOUT	-30	mΑ
Temperature under Bias	TA	-55 to +125	°C
Storage Temperature	T _{STG}	-65 to +150	°C

Small geometry bipolar IC is occasionally susceptible to be damaged from static voltage or electric fields. It is therefore advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltage to this device.

NOTE: Permanent device damage may occur of ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.





FUNCTIONAL DESCRIPTION

The Fujitsu MBM10C494 is fully decoded 65536 bit read/write random access memory organized as 16384 words by 4 bit. Memory cell'selection is achieved by means of a 14-bit address designed AO through A13. The active low Chip Select (\overline{CS}) input is provided for memory expansion. The read and write operations are controlled by the state of the active low Write Enable

 $(\overline{\text{WE}})$ input. With $\overline{\text{WE}}$ and $\overline{\text{CS}}$ held low, the data at DIN is written into the addressed location. To read, $\overline{\text{WE}}$ is held high, while $\overline{\text{CS}}$ is held low. Data at the addressed location is then transferred to DOUT and read out non-inverted. Open emitter outputs are provided to allow for maximum flexibility in output wired-OR connection.

FUJITSU MBM10C494-15

GUARANTEED OPERATING CONDITIONS

(Referenced to VCC)

Parameter	Symbol	Min	Тур	Max	Unit	Ambient temperature(TA)
Supply Voltage	VEE	-5.46	-5.2	-4.94	٧	0°C to 75°C

(VCC=0V, VEE=-5.2V, Output Load = 50Ω to -2.0V, TA = 0°C to 75°C, Airflow \geq 2.5 m/s unless other noted.)

Parameter	Symbol	Min	Тур	Max	Unit	TA
Output High Voltage (VIN = VIH max or VIL min)	V _{OH}	-1000 -960 -900		-840 -810 -720	. mV	0°C 25°C 75°C
Output Low Voltage (VIN = VIH max or VIL min)	V _{OL}	-1870 -1850 -1830		-1665 -1650 -1625	mV	0°C 25°C 75°C
Output High Voltage (VIN = VIH min or VIL max)	V _{ОНС}	-1020 -980 -920			mV	0°C 25°C 75°C
Output Low Voltage (VIN = VIH min or VIL max)	V _{OLC}			-1645 -1630 -1605	mV	0°C 25°C 75°C
Input High Voltage (Guaranteed Input Voltage High for All Inputs)	۸ ^{IH}	-1145 -1105 -1045		-840 -810 -720	mV	0°C 25°C 75°C
Input Low Voltage (Guaranteed Input Voltage Low for All Inputs)	٧ _I L	-1870 -1850 -1830		-1490 -1475 -1450	mV	0°C 25°C 75°C
Input High Current (VIN = VIH max)	IIH			220	μA	0°Cto75°C
Input Low Current (VIN = VIL min)	IIL	-50		90	μА	0°Cto75°C
CS Input Low Current (VIN = VIL min)	IIL	0.5		170	μΑ	0°Cto75°C
Power Supply Current (All Inputs and Outputs Open)	I _{EE}	-180			mA	0°Cto75°C


CAPACITANCE

Parameter	Symbol	Min	Тур	Max	Unit
Input Pin Capacitance	CIN		TBD		pF
Output Pin Capacitance	COUT		TBD		pF




AC CHARACTERISTICS

(VCC=0V, VEE=-5.2V±5%, Output Load=50 Ω to -2.0V and 30pF to GND, TA = 0°C to 75°C, Airflow \geq 2.5 m/s unless otherwise noted.)



READ CYCLE


Parameter	Symbol	Min	Тур	Max	Unit
Address Access Time	tAA			15.0	ns
Chip Select Access Time	^t AC			15.0	ns
Chip Select Recovery Time	^t RC			10.0	ns





WRITE CYCLE


Parameter	Symbol	Min	Тур	Max	Unit
Write Pulse Width	tww	10.0			ns
Write Disable Time	tws			10.0	ns
Write Recovery Time	twR			17.0	ns
Address Set Up Time	tSA	3.0			ns
Chip Select Set Up Time	tsc	3.0			ns
Data Set Up Time	t _{SD}	3.0			ns
Address Hold Time	tHA	2.0			ns
Chip Select Hold Time	tHC	2.0			ns
Data Hold Time	tHD	2.0			ns




RISE TIME and FALL TIME


Parameter	Symbol	Min	Тур	Max	Unit
Output Rise Time	tr		TBO		ns
Output Fall Time	tf		TBD		ns
















BICMOS 65536-BIT ECL RANDOM ACCESS MEMORY

MBM100C494-15

November 1987 Edition 1.0

memory designed for main memory, control and buffer storage applications. This device is organized as 16384 words by 4 bit, and it features on chip voltage compensation for improved noise margin.

Operation for the MBM100C494 is specified over an accompanion of the MBM100C494 is specified over accompanion of the MBM100C

compatible with industory standard 100K series ECL families.


- 16384 words x 4 bit organization
- On-chip voltage/temperature compensation for improved noise margin
- Fully compatible with industory-standard 100K series ECL families


Address access time :15ns max. Chip select access time :15ns max.

Power dissipation :590 mW typ

- Open emitter output for ease of memory expansion
- BICMOS Processing

 28-pin ceramic DIP (Suffix: C) 28-pin ceramic FPT (Suffix: ZF) 28-pin ceramic LCC (Suffix: CV)





This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.



BICMOS 262144-BIT ECL RANDOM ACCESS MEMORY

MBM10C500-15

January 1988 Edition 1.0

262144-BIT BICMOS ECL RANDOM ACCESS MEMORY

The Fujitsu MBM10C500 is fully decoded 262144 bit BICMOS ECL random access memory designed for main memory, control and buffer storage applications. This device is organized as 262144 words by one bit, and it features on chip voltage compensation for improved noise margin.

Operation for the MBM10C500 is specified over an ambient temperature range of from 0°C to 75°C (TA). It is packaged in 24-pin ceramic DIP, flatpackage, or LCC and fully compatible with industory standard 10K series ECL families.

- 262144 words by 1 bit organization
- · On-chip voltage compensation for improved noise margin
- Fully compatible with industory standard 10K series ECL families
- Address access time:

15ns max 15ns max

Chip select access time:


650mW tvp


- Open emitter output for ease of memory expansion
- Power dissipation:Open emitter outputBICMOS processing

ABSOLUTE	MAXIMUM	RATINGS	(see	NOTE)

Rating	Symbol	Value	Unit
VEE Pin Potential to Ground Pin	V _{EE}	+0.5 to ~7.0	٧
Input Voltage	V _{IN}	+0.5 to VEE	٧
Output Current (DC, Output High)	lout	-30	mA
Temperature under Bias	TA	-55 to +125	°c
Storage Temperature	TSTG	-65 to +150	۰c


NOTE: Permanent device damage may occur if the above Absolute Maximum Ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.





This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.





FUNCTIONAL DESCRIPTION

The Fujitsu MBM10C500 is fully decoded 262144 bit read/write random access memory organized as 262144 words by 1 bit. Memory cell selection is achieved by means of a 18-bit addresses designed Ao through A17. The active low Chip Select (CS) input is provided for memory expansion. The read and write operations are controlled by the state of the active

low Write Enable (WE) input. With WE and CS held low, the data at DIN is written into the addressed location. To read, WE is held high, while CS is held low. Data at the addressed location is then transferred to DOUT and read out non-in-Open emitter outputs are provided to allow for maximum flexibility in output wired-OR connection.

GUARANTEED OPERATING CONDITIONS

(Referenced to VCC)

Parameter	Symbol	Min	Тур	Max	Unit	Ambient Temperature (TA)
Supply Voltage	VEE	-5.46	-5.2	-4.94	٧	0°C to 75°C

DC CHARACTERISTICS

(VCC=0V, VEE=-5.2V, Output Load=50 Ω to -2.0V, TA=0°C to 75°C, Airflow \geq 2.5 m/s, unless otherwise noted.)

Parameter	Symbol	Min	Тур	Max	Unit	TA
Output High Voltage		-1000		-840		0°C
(VIN = VIH max or VIL min)	VOH	-960	İ	-810	m∨	25°C
	1	-900	<u> </u>	-720	ļ	75°C
Output Low Voltage		-1870	i	-1665		0°C
(VIN = VIH max or VIL min)	VoL	-1850		-1650	m∨	25°C
		-1830	İ	-1625	l	75°C
Output High Voltage		-1020				0°C
(VIN = VIH min or VIL max)	Voнc	-980	l	1	m∨	25°C
		-920				75°C
Output Low Voltage				-1645		0°C
(VIN = VIH min or VIL max)	Volc			-1630	mV	25°C
	ł		1	-1605		75°C
Input High Voltage		-1145		-840	T	0°C
(Guaranteed Input Voltage	VIH	-1105		-810	m∨	25°C
High for All Inputs)		-1045		-720		75°C
Input Low Voltage	1	-1870		-1490		0°C
(Guaranteed Input Voltage	VIL	-1850		-1475	m∨	25°C
Low for All Inputs)		-1830		-1450	1	75°C
Input High Current	liH			220	μΑ	0°C to 75°C
(VIN = VIH max)					1	
Input Low Current	IIL	-50		90	μΑ	0°C to 75°C
(VIN = VIL min)			1	1	1	
CS Input Low Current	1)L	0.5		170	μА	0°C to 75°C
(VIN = VIL min)				1		l
Power Supply Current	IEE	-200			mA	0°C to 75°C
(All Inputs and Outputs Open)	i	(1	1	1	1


CAPACITANCE

Parameter	Symbol	Min	Тур	Max	Unit
Input Pin Capacitance	CIN		TBD		pF
Output Pin Capacitance	Cout		TBD		pF




AC CHARACTERISTICS

(VCC=0V, VEE=-5.2V \pm 5%, Output Load =50 Ω to -2.0V and 30pF to GND, TA=0°C to 75°C, Airflow \geq 2.5 m/s, unless otherwise noted.)




Parameter	Symbol	Min	Тур	Max	Unit
READ CYCLE					
Address Access Time	taa			15.0	ns
Chip Select Access Time	tAC			15.0	ns
Chip Select Recovery Time	tRC			10.0	ns







Parameter	Symbol	Min	Тур	Max	Unit
WRITE CYCLE					
Write Pulse Width	tww	10.0			ns
Write Disable Time	tws			10.0	ns
Write Recovery Time	twn			15.0	ns
Address Set Up Time	tsa	3.0			ns
Chip Select Set Up Time	tsc	3.0		1	ns
Data Set Up Time	tsp	3.0			ns
Address Hold Time	tHA	2.0			ns
Chip Select Hold Time	tHC	2.0			ns
Data Hold Time	tHD	2.0		†	ns




Parameter	Symbol	Min	Тур	Max	Unit
RISE TIME and FALL TIME					
Output Rise Time	tr		TBD		ns
Output Fall Time	tf		TBD		ns









PACKAGE DIMENSIONS (Continued)









BICMOS 262144-BIT RANDOM ECL ACCESS MEMORY


MBM101C500-15

TS319-D883 March 1988

262144-BIT BICMOS ECL RANDOM ACCESS MEMORY

The Fujitsu MBM101C500 is fully decoded 262144 bit BICMOS ECL random access memory designed for main memory, control and buffer storage applications. This device is organized as 262144 words by one bit, and it features on chip voltage compensation for improved noise margin. Operation for the MBM101C500 is specified over an ambient temperature range of from 0°C to 75°C (TA). It is packaged in 24-pin ceramic DIP, flatpackage, or LCC. It is compatible with industory standard 100K series ECL I/O levels with -5.2V supply voltage.

- 262144 words by 1 bit organization
- On-chip voltage/temperature compensation for improved noise margin
- Compatible with industory standard 100K series ECL I/O levels with -5.2V supply voltage
- Address access time: 15 ns max Chip select access time: 15 ns max Power dissipation: 650 mW typ
- Open emitter output for ease of memory expansion
- BICMOS Processing
- 24-pin ceramic DIP (Suffix: C) 24-pin ceramic FPT (Suffix: ZF) 24-pin ceramic LCC (Suffix: CV)



PIN ASSIGNMENTS LCC-24C-AG2 : See page 8


ABSOLUTE MAXIMUM RATINGS (See NOTE)

Rating	Symbol	Value	Unit
V _{EE} Pin Potential to Ground Pin	VEE	+0.5 to -7.0	٧
Input Voltage	VIN	+0.5 to VEE	٧
Output Current (DC, Output High)	I _{OUT}	-30	mA
Temperature under Bias	TA	-55 to +125	°C
Storage Temperature	T _{STG}	-65 to +150	°C

Small geometry bipolar IC is occasionally susceptible to be damaged from static voltage or electric fields. It is therefore advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltage to this device.

NOTE: Permanent device damage may occur of ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.





FUNCTIONAL DESCRIPTION

The Fujitsu MBM101C500 is fully decoded 262144 bit read/write random access memory organized as 262144 words by 1 bit. Memory cell selection is achieve by means of a 18-bit address designed A0 through A17. The active low Chip Select (\overline{CS}) input is provided for memory expansion. and write operations are controlled by the state of the active low Write Enable (WE)

With WE and CS held low, the data at DIN is written into the addressed location. To read, WE is held high, while CS is held low. Data at the addressed location is then transferred to DOUT and read out non-inverted. Open emitter outputs are provided to allow for maximum flexibility in output wired-OR connection.



MBM101C500-	-12					PRELLO
ARANTEED OPERATING	CONDITIO	NS				"MINA
eferenced to VCC)						<i>```</i> '//
Parameter	Symbol	Min	Тур	Max	Unit	Ambient temperature(TA)

DC CHARACTERISTICS

(VCC=0V, VEE=-5.2V, Output Load = 50Ω to -2.0V, TA = 0°C to 75°C, Airflow \geq 2.5 m/s, unless otherwise noted.)

Parameter	Symbol	Min	Тур	Max	Unit
Output High Voltage (VIN = VIH max or VIL min)	v _{OH}	-1025		-880	mV
Output Low Voltage (VIN = VIH max or VIL min)	v _{OL}	-1810		-1650	mV
Output High Voltage (VIN = VIH min or VIL max)	VOHC	-1035			mV
Output Low Voltage (VIN = VIH min or VIL max)	V _{OLC}			-1610	mV
Input High Voltage (Guaranteed Input Voltage High for All Inputs)	VIH	-1165		-880	mV
Input Low Voltage (Guaranteed Input Voltage Low for All Inputs)	VIL	-1850		-1475	mV
Input High Current (VIN = VIH max)	IIH			220	μА
Input Low Current (VIN = VIL min)	IIL	-50		90	μА
CS Input Low Current (VIN = VIL min)	IIL	0.5		170	μА
Power Supply Current (All Inputs and Outputs Biased)	IEE	-200			mA


CAPACITANCE -

Parameter	Symbo1	Min	Тур	Max	Unit
Input Pin Capacitance	CIN		TBD		pF
Output Pin Capacitance	COUT		TBD		pF

PRELIMINAL to 75°C.


AC CHARACTERISTICS

(VCC=0V, VEE=-5.2V \pm 5%, Output Load=50 Ω to -2.0V and 30pF to GND, TA = 0°C to 75°C,



READ CYCLE

Parameter	Symbol	Min	Тур	Max	Unit
Address Access Time	tAA			15.0	ns
Chip Select Access Time	tAC			15.0	ns
Chip Select Recovery Time	t _{RC}			10.0	ns






PRELIMINARY

WRITE CYCLE

Parameter	Symbol	Min	Тур	Max	Unit
Write Pulse Width	tww	10.0			ns
Write Disable Time	tws			10.0	ns
Write Recovery Time	twR			15.0	ns
Address Set Up Time	tsA	3.0			ns
Chip Select Set Up Time	tSC	3.0			ns
Data Set Up Time	t _{SD}	3.0			ns
Address Hold Time	t _{HA}	2.0			ns
Chip Select Hold Time	tHC	2.0			ns
Data Hold Time	t _{HD}	2.0			ns




RISE TIME and FALL TIME

Parameter	Symbol	Min Typ		Max	Unit	
Output Rise Time	tr		TBD		ns	
Output Fall Time	tf		TBD		ns	




PRELIMINARY












FLAT PACKAGE PIN ASSIGNMENTS

DIN VCC DOUT AO A1 A2 A3	1 2 3 4 5 6 7 7 8 9 10 11	VIEW	24 A15 23 A14 22 A13 21 A12 20 A11 19 A10 18 VEE 17 A9 16 A8 15 A7
A4 🔙	12		13 A5









2



BICMOS 262144-BIT ECL RANDOM ACCESS MEMORY

MBM100C500-15

May 1988 Edition 1.0

262144-BIT BICMOS ECL RANDOM ACCESS MEMORY

The Fujitsu MBM100C500 is fully decoded 262144 bit BICMOS ECL random access memory designed for main memory, control and buffer storage applications. This device is organized as 262144 words by one bit, and it features on chip voltage compensation for improved noise margin.

Operation for the MBM100C500 is specified over an ambient temperature range of from 0°C to 85°C (TA). It is packaged in 24-pin ceramic DIP, flatpackage, or LCC and fully compatible with industory standard 100K series ECL families.

- 262144 words by 1 bit organization
- On-chip voltage/temperature compensation for improved noise margin
- Fully compatible with industory standard 100K series ECL families

Address access time:
Chip select access time:

15ns max 15ns max

Power dissipation:

550mW typ


Open emitter output for ease of memory expansion


BICMOS Processing

ABSOLUTE MAXIMUM RATINGS (see NOTE)

Rating	Symbol	Value	Unit
VEE Pin Potential to ground Pin	V _{EE}	+0.5 to -7.0	V
Input Voltage	V _{IN}	+0.5 to VEE	٧
Output Current (DC, Output High)	lout	-30	mA
Temperature under Bias	TA	-55 to +125	°c
Storage Temperature	T _{STG}	-65 to +150	·c


NOTE: Permanent device damage may occur if the above Absolute Maximum Ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.





This device contains circuitry to protect the inputs against damage due to high static voitages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance





FUNCTIONAL DESCRIPTION

The Fujitsu MBM100C500 is fully decoded 262144 bit read/write random access memory organized as 262144 words by 1 bit. Memory cell selection is achieved by means of a 18-bit address designed Ao through A17. The active low Chip Select (CS) input is provided for memory expansion. The read and write operations are controlled by the state of the active low Write

Enable (WE) Input. With WE and CS held low, the data at DIN is written into the addressed location. To read, WE is held high, while CS is held low. Data at the addressed location is then transferred to DOUT and read out non-inverted. Open emitter outputs are provided to allow for maximum flexibility in output wired-OR connection.



GUARANTEED OPERATING CONDITIONS

(Referenced to VCC)

Parameter	Symbol	Min	Тур	Max	Unit	Ambient Temperature (TA)
Supply Voltage	VEE	-5.7	-4.5	-4.2	٧	0°C to 85°C

DC CHARACTERISTICS

(VCC=0V, VEE=-4.5V, Output Load=50 Ω to -2.0V, TA = 0°C to 85°C, Airflow \geq 2.5 m/s, unless otherwise noted.)

Parameter	Symbol	Min	Тур	Max	Unit
Output High Voltage (VIN =VIH max or VIL min)	VOH	-1025		-880	mV
Output Low Voltage (VIN = VIH max or VIL min)	Vol	-1810		-1650	mV
Output High Voltage (VIN = VIH min or VIL max)	Vонс	-1035			mV
Output Low Voltage (VIN = VIH min or VIL max)	Volc			-1610	mV
Input High Voltage (Guaranteed Input Voltage High for all Inputs)	ViH	-1165		-880	m∨
Input Low Voltage (Guaranteed Input Voltage Low for all Inputs)	VIL	-1850		-1475	mV
Input High Current (VIN = VIH max)	ІІН			220	μА
Input Low Current (VIN = VIL min)	lı∟	-50		90	μΑ
CS Input Low Current (VIN=VIL min)	lı.	0.5		170	μΑ
Power Supply Current (All Inputs and Outputs Open)	IEE	-200			mA


CAPACITANCE

Parameter	Symbol	Min	Тур	Max	Unit
Input Pin Capacitance	CIN		TBD		pF
Output Pin Capacitance	Cout		TBD		pF




AC CHARACTERISTICS

(VCC=0V, VEE=-4.5V \pm 5%, Output Load=50 Ω to -2.0V and 30pF to GND, TA=0°C to 85°C, Airflow \geqq 2.5m/s, unless otherwise noted.)




Parameter	Symbol	Min	Тур	Max	Unit
READ CYCLE					
Address Access Time	taa			15.0	ns
Chip Select Access Time	tAC			15.0	ns
Chip Select Recovery Time	tRC			10.0	ns







Parameter	Symbol	Min	Тур	Max	Unit
WRITE CYCLE				-	
Write Pulse Width	tww	10.0			ns
Write Disable Time	tws			10.0	ns
Write Recovery Time	twn			15.0	ns
Address Set Up Time	tsa	3.0			ns
Chip Select Set Up Time	tsc	3.0			ns
Data Set Up Time	tsp	3.0			ns
Address Hold Time	tHA	2.0			ns
Chip Select Hold Time	tHC	2.0	····		ns
Data Hold Time	tHD	2.0			ns




Parameter	Symbol	Min	Тур	Max	Unit
RISE TIME and FALL TIME					
Output Rise Time	tr		TBD		ns
Output Fall Time	tf		TBD		ns









PACKAGE DIMENSIONS (Continued)









BICMOS 262144-BIT ECL RANDOM ACCESS MEMORY

MBM100C504-15

TS324-A888

August 1988
262144-BIT BICMOS ECL RANDOM ACCESS MEMORY

ADVANCE

The Fujitsu MBM100C504 is fully decoded 262144 bit BICMOS ECL random access memory designed for main memory, control and buffer storage applications. This device is organized as 65536 words by 4 bit, and it features on chip voltage/temperature compensation for improved noise margin. Operation for the MBM100C504 is specified over a temperature range of from 0°C to 85°C (TA for DIP and TC for FPT). It is packaged in 32-pin ceramic DIP and 28-pin ceramic FPT and fully compatible with industory standard 100K series ECL families.

- 65536 words x 4 organization
- On-chip voltage/temperature compensation for improved noise margin
- Fully compatible with industory standard 100K series ECL families
- Address access time: 15ns max
 Chip select access time: 15ns max
 Power dissipation: -220mA min
- Power dissipation: -220mA min
 Open emitter output for ease of memory expansion
- BICMOS Processing
- Package: 32-pin ceramic DIP (Suffix: C) 28-pin ceramic FPT (Suffix: ZF)

Pin Assignments for DIP

		-				
<i>).</i>	NC DI1 DI2 DI3 DI4 DO1 DO2 VCC DO3 DO4 A0 A1 A2 A3 A4	1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16	32 31 30 29 28 27 26 25 24 23 22 21 20 19 18		CS WE NC NC A15 A14 A13 A12 VEE A11 A10 A8 A7 A6 A5	
				•		

Pin Assignments for FPT

DI1d	1	28 🗆 CS
DI2	2	27 Þ₩Ē
DI3d	3	26 □ A15
DI4d	4	25 🗆 A14
D01	5	24 🗆 A13
D02	6	23 🗆 A12
vccd	7	22 D A11
D03	8	21 D VEE
D04□	9	20 A10
A0⊏	10	19 🗆 A9
A1	11	18 □ A8
A2□	12	17 🗆 A7
A3C	13	16 □ A6
A4⊏	14	15 □ A5


ABSOLUTE MAXIMUM RATINGS (See NOTE)

Rating	Symbol	Value	Unit
VEE Pin Potential to Ground Pin	VEE	+0.5 to -7.0	٧
Input Voltage	ν _{IN}	+0.5 to VEE	V
Output Current (DC, Output High)	IOUT	-30	mA
Temperature under Bias	TA	-55 to +125	°C
Storage Temperature	T _{STG}	-65 to +150	°C

Small geometry bipolar IC is occasionally susceptible to be damaged from static voltage or electric fields. It is therefore advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltage to this device.

NOTE: Permanent device damage may occur of ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.





FUNCTIONAL DESCRIPTION

The Fujitsu MBM100C504 is fully decoded 262144 bit read/write random access memory organized as 65536 words by 4 bit. Memory cell selection is achieve by means of a 16-bit address designated AO through A15. The active low Chip Select (\overline{CS}) input is provided for memory expansion. The read and write operations are controlled by the state of the active low Write Enable (WE)

input. With WE and CS held low, the data at DIN is written into the addressed location. To read, WE is held high, while CS is held low. Data at the addressed location is then transferred to DOUT and read out non-inverted. Open emitter outputs are provided to allow for maximum flexibility in output wired-OR connection.



GUARANTEED OPERATING CONDITIONS (Referenced to VCC)						ADVANCE INC			
	Parameter	Symbol	Min	Тур	Max	Unit	Ambient temperature(TA)		
	Supply Voltage	VEE	-4.725	-4.5	-4.275	٧	0°C to 85°C		

DC CHARACTERISTICS

(VCC = 0V, VEE = -4.5V, Output Load = 50Ω to -2.0V, TA = 0°C to 85°C for DIP, Airfloe \geq 2.5m/s, TC = 0°C to 85°C for Flat Package, unless otherwise noted.)


Parameter	Symbol	Min	Тур	Max	Unit
Output High Voltage (VIN = VIH max or VIL min)	VOH	-1025		-880	mV
Output Low Voltage (VIN = VIH max or VIL min)	v _{oL}	-1810		-1620	mV
Output High Voltage (VIN = VIH min or VIL max)	V _{OHC}	-1035			m∨
Output Low Voltage (VIN = VIH min or VIL max)	V _{OLC}			-1610	mV
Input High Voltage (Guaranteed Input Voltage High for All Inputs)	ν _{IH}	-1165		-880	mV
Input Low Voltage (Guaranteed Input Voltage Low for All Inputs)	VIL	-1810		-1475	mV
Input High Current (VIN = VIH max)	IIH			220	μА
Input Low Current (VIN = VIL min)	IIL	-50		90	μА
CS Input Low Current (VIN = VIL min)	IIL	0.5		170	μА
Power Supply Current (All Inputs and Outputs Biased)	IEE	-220			mA

CAPACITANCE

Parameter	Symbo1	Min	Тур	Max	Unit
Input Pin Capacitance	CIN		TBD		pF
Output Pin Capacitance	C _{OUT}		TBD		pF


AC CHARACTERISTICS

(VCC=0V, VEE=-4.5V±5%, Output Load=50 Ω to -2.0V and 30pF to GND, TA=0°C to 85°C for DIP, Airflow \geq 2.5 m/s, TC=0°C to 85°C for Flat Package, unless otherwise noted.)



READ CYCLE


Parameter	Symbol	Min	Тур	Max	Unit
Address Access Time	t _{AA}			15.0	ns
Chip Select Access Time	tAC			15.0	ns
Chip Select Recovery Time	t _{RC}			10.0	ns





WRITE CYCLE

ITSU MBM100C504-15 TE CYCLE				ADVANCE	: INFO
Parameter	Symbol	Min	Тур	Max	Unit
Write Pulse Width	tww	10.0			ns
Write Disable Time	tws			10.0	ns
Write Recovery Time	twR			15.0	ns
Address Set Up Time	tsA	3.0			ns
Chip Select Set Up Time	tsc	3.0			ns
Data Set Up Time	t _{SD}	3.0			ns
Address Hold Time	t _{HA}	2.0			ns
Chip Select Hold Time	tHC	2.0			ns
Data Hold Time	tHD	2.0			ns



RISE TIME and FALL TIME

Parameter	Symbol	Min	Тур	Max	Unit
Output Rise Time	t _r		TBD		ns
Output Fall Time	tf		TBD		ns

Application-Specific RAMs

Page	Device	Maximum Access Time(ns)	Capacity	Package Options
3–3	MBM10423LL-6	6	1024 bits (256w x 4b)	24-pin Ceramic DIP 24-pin Ceramic FPT 24-pad Ceramic LCC
3-15	MBM100423LL-6	6	1024 bits (256w x 4b)	24-pin Ceramic DIP 24-pin Ceramic FPT 24-pad Ceramic LCC
3-27	MBM10476LL-9	9	4096 bits (1024w x 4b)	28-pin Ceramic DIP
3-39	MBM10476RR-9	9	4096 bits (1024w x 4b)	28-pin Ceramic DIP
3–49	MBM10476RL-9	9	4096 bits (1024w x 4b)	28-pin Ceramic DIP
3-59	MBM100476LL-9	9	4096 bits (1024w x 4b)	28-pin Ceramic DiP
3–71	MBM100476RR-9	9	4096 bits (1024w x 4b)	28-pin Ceramic DIP
3-81	MBM100476RL-9	9	4096 bits (1024w x 4b)	28-pin Ceramic DIP
3–91	MBM10486LL-13	13	16384 bits (4096w x 4b)	28-pin Ceramic DIP
3–103	MBM10486RR-13	13	16384 bits (4096w x 4b)	28-pin Ceramic DIP
3–105	MBM10486RL-13	13	16384 bits (4096w x 4b)	28-pin Ceramic DIP
3-107	MBM100486LL-13	13	16384 bits (4096w x 4b)	28-pin Ceramic DIP
3-119	MBM100486RR-13	13	16384 bits (4096w x 4b)	28-pin Ceramic DIP
3-121	MBM100486RL-13	13	16384 bits (4096w x 4b)	28-pin Ceramic DIP
3-123	MB7700H Series	5	4096 bits (256w x 16b)	60-pin Ceramic FPT



ECL 1024-BIT BIPOLAR RANDOM ACCESS MEMORY

MBM 10423LL-6

October 1987 Edition 2.0

1024-BIT BIPOLAR ECL RANDOM ACCESS MEMORY

The Fujitsu MBM 10423LL is fully decoded 1024-bit ECL read/write random access memory designed for high speed scratch pad, control and buffer storage applications. This device is organized as 256 words by 4 bits with address input and output latches. Generally in the system, preceding logic IC is needed for the synchronous entry of asynchronous address signal inputs of the RAM. MBM 10423LL contains internal latch circuits so that it can take synchronous address input and output timing, which contribute to higher system performance and save of power dissipation and board area. And it features on-chip voltage compensation for improved noise margin.

The MBM 10423LL offers extremely small cell and chip size, realized through the use of Fujitsu's patented DOPOS (Doped Polysilicon), as well as IOP-II (Isolation by Oxide and Polysilicon) processing.


Operation for the MBM 10423LL is specified over a temperature range of from 0°C to 75°C (T_A for DIP, T_C for Flat Package and LCC). It also features 24-pin Ceramic DIP, Flat Package, or LCC and is fully compatible with industry standard 10K-series ECL families.


- 256 words x 4 bits organization
- Address input and output latches which can be controlled separately
- On-chip voltage compensation for improved noise margin
- Fully compatible with industry standard 10K-series ECL families
- Latch cycle time:
- 6 ns max.
- Address access time:
- 5 ns max.
- Block select access time: 3 ns max.
- Open emitter output for ease of memory expansion
- Low power dissipation of 0.84 mW/bit
- DOPOS and IOP-II

ABSOLUTE MAXIMUM RATINGS (See NOTE)

Rating	Symbol	Value	Unit
V _{EE} Pin Potential to Ground Pin	V _{EE}	V _{EE} +0.5 to -7.0	
Input Voltage	V _{IN}	+0.5 to V _{EE}	٧
Output Current (DC, Output High)	Ιουτ	-30	mA
	T _A for DIP	-55 to +125	
Temperature Under Bias	T _C for Flat Package and LCC	-55 to +125	°C
Storage Temperature	T _{STG}	-65 to +150	°C


NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.





This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.





FUNCTIONAL DESCRIPTION

The Fujitsu MBM 10423LL is fully decoded 1024 bit read/write random access memory organized as 256 words by 4 bits with address input and output latches which can be controlled separately by $\overline{\text{CLKA}}$ and $\overline{\text{CLKO}}$ pins. When clock is in high state, data is latched, while clock is held low, data goes through the latches like as conventional MBM 10422A. Memory cell selection is achieved by means of a 8-bit address designated A_0 through A_7 . The active low Block Select inputs are provided for memory expansion. Two separate

blocks are selected simultaneously by $\overline{BS_{1,2}}$ or $\overline{BS_{3,4}}$ pin. The read and write operation are controlled by the state of active low Write Enable (\overline{WE}) input. With \overline{WE} , $\overline{BS}_{1,2}$ and/or $\overline{BS_{3,4}}$ held low, the data at DIN is written into the addressed location. To read, \overline{WE} is held high, while $\overline{BS_{1,2}}$ and/or $\overline{BS_{3,4}}$ is held low. Data at the addressed location is then transferred to D_{OUT} and read out non-inverted Open emitter outputs are provided to allow for maximum flexibility in output wired-OR connection.

GUARANTEED OPERATING CONDITIONS

(Referenced to V_{CC})

Parameter	Symbol	Min	Тур	Max	Unit	Ambient Temperature for DIP, Case Temperature for Flat Package and LCC
Supply Voltage	V _{EE}	-5.46	-5.2	-4.94 V	v	0°C to 75°C

DC CHARACTERISTICS (V_{CC} = 0 V, V_{EE} = -5.2 V, Output Load = $50~\Omega$ to -2.0V, T_A = 0° C to 75° C for DIP, Airflow ≥ 2.5 m/s, T_C = 0° C to 75° C for flat package and LCC, unless otherwise noted.)

Parameter	Symbol	Min	Тур	Max	Unit	T _A /T _C
O and High Veltage		-1000		-840		0°C
Output High Voltage	VoH	-960		-810	mV	25°C
(V _{IN} = V _{IH max} or V _{IL min})		-900		-720		75°C
Output Law Valtage		-1870		-1665		0°C
Output Low Voltage	VoL	-1850		-1650	mV	25°C
$(V_{IN} = V_{IH max} \text{ or } V_{IL min})$		-1830		-1625		75°C
Outmit Uinh Valence		-1020				0°C
Output High Voltage	Vonc	-980			mV	25°C
(V _{IN min} or V _{IL max})		-920				75°C
O				-1645		o, c
Output Low Voltage	Volc			-1630	mV	25° C
$(V_{IN} = V_{IH min} \text{ or } V_{IL max})$				-1605		75° C
Innut High Voltage		-1145		-840		o c
Input High Voltage (Guaranteed Input Voltage High for All Inputs)	V _{IH}	-1105		-810	mV	25° C
(Guaranteed input Voltage High for All inputs)		-1045		-720		75 [°] C
Input Low Voltage		-1870		-1490		o° c
(Guaranteed Input Voltage Low for All Inputs)	VIL	-1850		-1475	mV	25 [°] C
(Guaranteed input Voltage Low for All inputs)		-1830		-1450		75 [°] C
Input High Current (V _{IN} = V _{IH max})	LiH			220	μΑ	0°C to 75°C
Input Low Current (V _{IN} = V _{IL min})	I _{IL}	-50			μΑ	0°C to 75°C
\overline{BS} and \overline{CLKA} Input Low Current ($V_{IN} = V_{IL\ min}$)	I _{IL}	0.5		170	μΑ	0°C to 75°C
Power Supply Current (All Inputs and Output Open)	IEE	-220			mA	0°C to 75°C

CAPACITANCE

Parameter	Symbol	Min	Тур	Max	Unit
Input Pin Capacitance	C _{IN}		4	6	pF
Output Pin Capacitance	Соит		6	7	pF




AC CHARACTERISTICS

(V_{CC} = 0V, V_{EE} = -5.2V \pm 5%, Output Load = 50Ω to -2.0V and 30pF to GND, T_A = 0°C to 75°C for DIP, Airflow \geq 2.5m/s, T_C = 0°C to 75°C for Flatpackage and LCC, unless otherwise noted.)

READ CYCLE


Parameter	Symbol	Min	Тур	Max	Unit
Address Access Time	t _{AA}	1.5		5.0	ns
Output Latch Access Time	t _{AAOC}	0.5		3.0	ns
Block Select Access Time	t _{AB}	0.5	1.5	3.0	ns
Block Select Recovery Time	t _{RB}	0.5		3.0	ns
Address Latch Clock Pulse Width	twac	2.5			ns
Output Latch Clock Pulse Width	t _{woc}	2.5			ns
Address Latch Clock Setup Time	t _{SCA}	1.5			ns
Address Latch Clock Hold Time	t _{HCA}	2.0			ns
Output Latch Clock Setup Time	t _{sco}	2.5			ns
Output Latch Clock Hold Time	t _{HCO}	1.0			ns
Delay Time Between Input Clock and Output Clock	t _{DIOC}	1.0			ns
Latch Cycle Time	t _{CYCL}	6.0			ns



MBM10423LL-6

WRITE CYCLE


Parameter	Symbol	Min	Тур	Max	Unit
Write Pulse Width	t _{ww}	3.5			ns
Write Disable Time	t _{ws}	0.5		3.5	ns
Write Recovery Time	twa	0.5		3.5	ns
Write Clock Setup Time	^t sac	-1.5			ns
Block Select Setup Time	t _{SB}	0.5			ns
Data Setup Time	t _{sp}	0.5			ns
Write Clock Hold Time	thac	1.5			ns
Block Select Hold Time	t _{нв}	1.0			ns
Data Hold Time	t _{HD}	1.0			ns



RISE TIME and FALL TIME

Parameter	Symbol	Min	Тур	Max	Unit
Output Rise Time	t _r		1.5		ns
Output Fall Time	t _f		1.5		ns






FUNCTIONAL TRUTH TABLE


BS	WE	DI	CLKA	CLKO	OUTPUT	MODE
Н	х	×	х	x	L	DISABLED
L	L	L	L	L	L	THROUGH, WRITE "L"
L	L	Н	L	L	L	THROUGH, WRITE "H"
L	н	х	L	L	DO	THROUGH, READ
L	L	L	Н	х	L	LATCHED, WRITE "L"
L	L	н	Н	×	L	LATCHED, WRITE "H"
L	н	×	н	L	DO ⁻¹	LATCHED, READ
L	н	×	×	Н	DO ⁻⁰	LATCHED, READ


L : Low Voltage Level Н : High Voltage Level


X : Don't care $DO^{-1} : Data \ Out \ at \ the \ Location \ Addressed \ Before \ \overline{CLKA} \ Goes \ From "L" \ to "H"$ DO-O: Data Out at the Location Addressed Before CLKO Goes From "L" to "H"


TYPICAL CHARACTERISTICS CURVES
































CERAMIC DIP (: -CZ)







PACKAGE DIMENSIONS CERAMIC FPT (: -ZF)






CERAMIC LCC (: -TV)









ECL 1024-BIT BIPOLAR RANDOM ACCESS MEMORY

MBM100423LL-6

October 1987 Edition 2.0

1024-BIT BIPOLAR ECL RANDOM ACCESS MEMORY

The Fujitsu MBM 100423LL is fully decoded 1024-bit ECL read/write random access memory designed for high speed scratch pad, control and buffer storage applications. This device is organized as 256 words by 4 bits with address input and output latches. Generally in the system, preceding logic IC is needed for the synchronous entry of asynchronous address signal inputs of the RAM. MBM 100423LL contains internal latch circuits so that it can take synchronous address input and output timing, which contribute to higher system performance and save of power dissipation and board area. And it features on-chip voltage/temperature compensation for improved noise margin.

The MBM 100423LL offers extremely small cell and chip size, realized through the use of Fujitsu's patented DOPOS (Doped Polysilicon), as well as IOP-II (Isolation by Oxide and Polysilicon) processing.

Operation for the MBM 100423LL is specified over a temperature range of from 0°C to 85°C (T_A for DIP, T_C for Flat Package and LCC). It also features 24-pin Ceramic DIP, Flat Package, or LCC and is fully compatible with industry standard 100K-series ECL families.

- 256 words x 4 bits organization
- Address input and output latches which can be controlled separately
- On-chip voltage/temperature compensation for improved noise margin
- Fully compatible with industry standard 100K-series ECL families

Latch cycle time:

6 ns max

Address access time:

5 ns max.


Block select access time: 3 ns max.


- Open emitter output for ease of memory expansion
- Low power dissipation of 0.73 mW/bit
- DOPOS and IOP-II

ABSOLUTE MAXIMUM RATINGS (See NOTE)

Rating	Symbol	Value	Unit	
V _{EE} Pin Potential to Ground Pin	VEE	+0.5 to -7.0	٧	
Input Voltage	V _{IN}	+0.5 to V _{EE}	٧	
Output Current (DC, Output High)	Гоит	-30	mA	
	T _A for DIP	-55 to +125	!	
Temperature Under Bias	T _C for Flat Package and LCC	-55 to +125	°C	
Storage Temperature	T _{STG}	-65 to +150	°C	


NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.





This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.





FUNCTIONAL DESCRIPTION

The Fujitsu MBM100423LL is fully decoded 1024 bit read/write random access memory organized as 256 words by 4 bits with address input and output latches which can be controlled separately by CLKA and CLKO pins. When clock is in high state, data is latched, while clock is held low, data goes through the latches like as conventional MBM100422A. Memory cell selection is achieved by means of a 8-bit address designated A₀ through A₇. The active low Block Select inputs are provided for memory expansion. Two separate

blocks are selected simultaneously by $\overline{BS_{1,2}}$ or $\overline{BS_{3,4}}$ pin. The read and write operation are controlled by the state of active low Write Enable (\overline{WE}) input. With \overline{WE} , $\overline{BS_{1,2}}$ and/or $\overline{BS_{3,4}}$ held low, the data at DIN is written into the addressed location. To read, \overline{WE} is held high, while $\overline{BS_{1,2}}$ and/or $\overline{BS_{3,4}}$ is held low. Data at the addressed location is then transferred to D_{OUT} and read out non-inverted Open emitter outputs are provided to allow for maximum flexibility in output wired-OR connection.

GUARANTEED OPERATING CONDITIONS

(Referenced to V_{CC})

Parameter	Symbol	Min	Тур	Max	Unit	Ambient Temperature for DIP, Case Temperature for Flat Package and LCC
Supply Voltage	VEE	-5.7	-4.5	-4.2	٧	0°C to 85°C

DC CHARACTERISTICS

(V_{CC} = 0V, V_{EE} = -4.5V, Output Load = 50Ω to -2.0V, T_A = 0°C to 85°C for DIP, Airflow \ge 2.5 m/s, T_C = 0°C to 85°C for flat package and LCC, unless otherwise noted.)

Paramatan	Cumbal		Value		Unit
Parameter	Symbol	Min	Тур	Max	Unit
Output High Voltage (V _{IN} = V _{IH max} or V _{IL min})	V _{OH}	-1025		-880	mV
Output Low Voltage (V _{IN} = V _{IH max} or V _{IL min})	V _{OL}	-1810		-1620	mV
Output High Voltage (V _{IN} = V _{IH min} or V _{IL max})	V _{OHC}	-1035			mV
Output Low Voltage (V _{IN} = V _{IH min} or V _{IL max})	V _{oLC}			-1610	mV
Input High Voltage (Guaranteed Input Voltage High for All Inputs)	V _{IH}	-1165		-880	mV
Input Low Voltage (Guaranteed Input Voltage Low for All Inputs)	VIL	-1810		-1475	mV
Input High Current (V _{IN} ≈ V _{IH max})	fiH			220	μΑ
Input Low Current (V _{IN} = V _{IL min})	I _{IL}	-50			μΑ
BS and CLKA Input Low Current (VIN = VIL min)	I _{IL}	0.5		170	μΑ
Power Supply Current (All Inputs and Outputs Open)	1 _{EE}	-220			mA

CAPACITANCE


Parameter	Symbol	Min	Тур	Max	Unit
Input Pin Capacitance	CIN		4	6	рF
Output Pin Capacitance	C _{out}		6	7	pF

AC CHARACTERISTICS

(V_{CC} = 0V, V_{EE} = -4.5V \pm 5%, Output Load = 50 Ω to -2.0V and 30pF to GND, T_A = 0°C to 85°C for DIP, Airflow \geq 2.5m/s, T_C = 0°C to 85°C for Flatpackage and LCC, unless otherwise noted.)

READ CYCLE


Parameter	Symbol	Min	Тур	Max	Unit
Address Access Time	t _{AA}	1.5		5.0	ns
Output Latch Access Time	t _{AAOC}	0.5		3.0	ns
Block Select Access Time	t _{AB}	0.5		3.0	ns
Block Select Recovery Time	t _{RB}	0.5		3.0	ns
Address Latch Clock Pulse Width	twac	2.5			ns
Output Latch Clock Pulse Width	twoc	2.5			ns
Address Latch Clock Setup Time	t _{SCA}	1.5			ns
Address Latch Clock Hold Time	t _{HCA}	2.0			ns
Output Latch Clock Setup Time	t _{sco}	2.5			ns
Output Latch Clock Hold Time	t _{HCO}	1.0			ns
Delay Time Between Input Clock and Output Clock	t _{DIOC}	1.0			ns
Latch Cycle Time	tcycL	6.0			ns



FUJITSU MBM100423LL-6

WRITE CYCLE


Parameter	Symbol	Min	Тур	Max	Unit
Write Pulse Width	tww	3.5			ns
Write Disable Time	tws	0.5		3.5	ns
Write Recovery Time	t _{WR}	0.5		3.5	ns
Write Clock Setup Time	t _{SAC}	-1.5			ns
Block Select Setup Time	t _{SB}	0.5			ns
Data Setup Time	t _{SD}	0.5			ns
Write Clock Hold Time	tHAC	1.5			ns
Block Select Hold Time	t _{нв}	1.0			ns
Data Hold Time	t _{HD}	1.0			ns



RISE TIME and FALL TIME

Parameter	Symbol	Min	Тур	Max	Unit
Output Rise Time	t _r		1.5		ns
Output Fall Time	t _f		1.5		ns






FUNCTIONAL TRUTH TABLE


BS	WE	DI	CLKA	CLKŌ	OUTPUT	MODE
Н	x	х	х	×	L	DISABLED
L	L	L	L	L	L	THROUGH, WRITE "L"
L	L	Н	L	L	L	THROUGH, WRITE "H"
L	н	х	L	L	DO	THROUGH, READ
L	L	L	н	×	L	LATCHED, WRITE "L"
L	L	Н	н	×	L	LATCHED, WRITE "H"
L	н	×	н	L	DO ⁻¹	LATCHED, READ
L	н	х	×	Н	DO ⁻⁰	LATCHED, READ


L : Low Voltage Level
H : High Voltage Level
X : Don't care


 ${\rm DO^{-1}}$: Data Out at the Location Addressed Before $\overline{\rm CLKA}$ Goes From "L" to "H" ${\rm DO^{-0}}$: Data Out at the Location Addressed Before $\overline{\rm CLKO}$ Goes From "L" to "H"


TYPICAL CHARACTERISTICS CURVES



























PACKAGE DIMENSIONS





PACKAGE DIMENSIONS

CERAMIC FPT (: -ZF)





MBM100423LL-6

PACKAGE DIMENSIONS

CERAMIC LCC (: -TV)







3



ECL 4096-BIT BIPOLAR SELF-TIMED RANDOM ACCESS MEMORY

MBM10476LL-9

4096-BIT BIPOLAR SELF-TIMED RANDOM ACCESS MEMORY

December, 1988 Edition 2.0

The Fulltsu MBM10476LL-9 is fully decoded 4096-bit ECL self-timed read/write random access memory (STRAM). The device is organized as 1024 words by 4 bits, and it features on-chip voltage compensation for improved noise margin.

The STRAM with latched inputs and outputs are fully synchronous to the external clock signal. Write operation is initiated by internal write pulse generator, which is driven by the clock signal given through the CLK (ČLK) pin and external control of write cycle timing is not necessary. Compared to the traditional RAM, STRAM drastically improves the system level cycle time because signal skews are not necessarily concerned. Also embedded latch circuits allows to decrease the number of device on the board.

Operation for the MBM10476LL is specified over a case temperature range of from 0°C to 75°C (Tc). It is packaged in 28-pin ceramic side brazed DIP and fully compatible with industry standard 10K-series ECL families.

- 1024 words by 4 bits organization
- On-chip voltage compensation for improved noise margin
- Fully compatible with industory standrad 10K series ECL families

Cycle time :

9ns

Address access time :

7ns

Power dissipation :

1976mW max

- · Open emitter output for ease of memory expansion
- D-type latches are used for input and output latches
- Internal write pulse generator

Optional clock inputs :

single ended or differential

• DOPOS and U-FOX processing

• 28-pin ceramic side-brazed DIP (Suffix: C)


ABSOLUTE MAXIMUM RATINGS (See NOTE)

Rating	Symbol	Value	Unit
VEE Pin Potential to Ground Pin	VEE	+0.5 to -7.0	V
Input Voltage	VIN	+0.5 to VEE	V
Output Current (DC, Output High)	Іоит	-30	mA
Temperature Under Bias	Тс	-55 to +125	°C
Storage Temperature	T _{STG}	-65 to +150	°C

NOTE: Permanent device damage may occur if the above Absolute Maximum Ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

CERAMIC PACKAGE DIP-28C-A06


PIN ASSIGNMENT (TOP VIEW)



* V_{CC} grounded

Small geometry bipolar IC is occasionally susceptible to be damaged from static voltage or electric fields. It is therefore advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltage to this device.





FUNCTION TRUTH TABLE

ĊŠ	WE	DI	CLK/CLK	Output	Mode
н	х	×	····×	٦	DISABLE
L	L	L		L	WRITE "L"
L	L	н		н	WRITE "H"
L	н	х	····×	Dout	READ

$\ensuremath{\mathsf{L}}$: Low voltage level, $\ensuremath{\mathsf{H}}$: High voltage level, $\ensuremath{\mathsf{X}}$: Don't care

PIN DESIGNATION

Symbol	Pin Name
A0 thru A9	Address inputs
DI1 thru DI4	Data inputs
DO1 thru DO4	Data outputs
WE	Write enable
ĊŠ.	Chip select
CLK, CLK	Clock inputs
VBB	Reference voltage (-1.29V)
VEE	Supply voltage (-5.2V)
Vcc	Supply voltage (0V)
NC	No connection

[:] Outputs are initiated by rising (falling) edge of CLK (CLK).

GUARANTEED OPERATING CONDITIONS

(Referenced to VCC)

Parameter	Symbol	Min	Тур	Max	Unit	Case Temperature (T _C)
Supply Voltage	V _{EE}	-5.46	-5.2	-4.94	٧	0°C to 75°C

DC CHARACTERISTICS

(VCC = 0V, VEE = -5.2V, Output Load = 50Ω to -2.0V, TC = 0°C to 75°C, unless otherwise noted.)

Parameter	Symbol	Min	Тур	Мах	Unit	тс
Output High Voltage (VIN = VIH max or VIL min)	Voн	-1000 -960 -900		-840 -810 -720	mV	0°C 25°C 75°C
Output Low Voltage (VIN = VIH max or VIL min)	VoL	-1870 -1850 -1830		-1665 -1650 -1625	m∨	0°C 25°C 75°C
Output High Voltage (VIN = VIH min or VI∟ max)	Vонс	-1020 -980 -920			m∨	0°C 25°C 75°C
Output Low Voltage (VIN = VIH min or VIL max)	Volc			-1645 -1630 -1605	mV	0°C 25°C 75°C
Input High Voltage (Guaranteed Input Voltage High for All Inputs)	ViH	-1145 -1105 -1045		-840 -810 -720	mV	0°C 25°C 75°C
Input low Voltage (Guaranteed Input Voltage Low for All Inputs)	VIL	-1870 -1850 -1830		-1490 -1475 -1450	mV	0°C 25°C 75°C
Input High Current (VIN = VIH max)	lін			220	μА	0°C to 75°C
Input Low Current (VIN = VIL min)	liL	-50			μА	0°C to 75°C
CS Input Low Current (VIN = VILMIN)	I _{IL}	0.5		170	μА	0°C to 75°C
Power Supply Current (All Inputs and All Outputs Open)	I EE	-380			mA	0°C to 75°C
Reference Voltage	V _{BB}	-1405 -1390 -1365		-1230 -1190 -1130	mV	0°C 25°C 75°C

CAPACITANCE

Parameter	Symbol	Min	Тур	Max	Unit
Input Pin Capacitance	CE		4		pF
Output Pin Capacitance	C _{OUT}		6		pF

FUNCTIONAL DESCRIPTIONS

The Fujitsu MBM10476LL is fully decoded 4096-bit read/write self-timed random access memory organized as 1024 words by 4 bits. Memory cell selection is achieved by means of a 10-bit address designated A0 through A9. All of the inputs, address (A), data-in (DIN), write enable (WE), chip select (CS) and outputs (DOUT) are level sensitive transparent latches controlled by the clock input (CLK/ CTK). Inputs and outputs become active invertly with respect to the clock signal.

Input latches are transparent when CLK (CEK) goes low (high), and close to hold the data when CLK (CEK) goes high (low) and on the other hand, output latches are transparent when CLK (CEK) goes high (low) and data are held in the output latches when CLK (CEK) goes low (high).


When \overline{CS} is kept low and \overline{WE} is kept high and address is valid on the CLK (\overline{CLK}) rising (falling) edge, read operation is specified. Input data such as \overline{CS} , \overline{WE} and address should be valid during the setup time (ts) and the hold time (tH) with respect to the CLK (\overline{CLK}) rising (falling) edge. This means, input levels may flucturate during the time other than the required setup and hold times. When CLK (\overline{CLK}) goes high (low), inputs are latched, while previous read data goes through the output latches and appears on the outputs. On the other hand, when CLK (\overline{CLK}) goes low (high), input latches are transparent, while output latches are closed and hold the data from the previous cycle.

When setup time is wide enough, output data becomes valid in the short delay time (ton) after the rising (falling) edge of CLK (CLK). When setup time is short, output data appears on the outputs after the specified RAM access time (ta(ADD)) similar to the traditional RAM.

The write operation is initiated by the rising (falling) edge of CLK (CLK). When \overline{CS} and \overline{WE} are kept low and Address and DIN are valid on the rising (falling) edge of CLK (CLK), data is written into the addressed location during CLK high (CLK low) state. At the same time, data to be written appears on the outputs in the same cycle. Internal write pulse is generated in response to the CLK (CLK) rising (falling) edge and fully sef-timed. Therefore, external control of write pulse width and care for \overline{WE} timing with respect to other input signals are not necessary provided that setup time and hold time are met as specified.

CLOCK INPUT

Clock input modes are optional. CLK and CLK inputs can be used in a single ended manner by connecting CLK or CLK to the internal reference voltage (VBB) pin. When CLK and CLK are used as differential inputs, VBB pin is left open.




AC CHARACTERISTICS


(VCC = 0V, VEE = $-5.2V \pm 5\%$, Output Load = 50Ω to -2.0V and 30pF to GND, TC = 0°C to 75°C, unless otherwise noted.)


Parameter	Symbol	Min	Тур	Max	Unit
Clock Pulse Width High	twH(CLK)	6.0			ns
Clock Pulse Width Low	t _{WL(CLK)}	3.0			ns
Cycle Time	toyo	9.0			ns
Address Access Time	t _{A(ADD)}			7.0 *1	ns
Data Access Time	t _{A(DI)}			4.0 *2	ns
Write Access Time	t _{A(W)}			4.0 *3	ns
Chip Select Access Time	t _{A(CS)}			4.0 *4	ns
Clock Access Time	t _{A(CLK)}			8.0 *5	ns
Output Delay Time	t _{DR}			3.0 *6	ns
Address Setup Time	t _{SA}	1.0			ns
Data Setup Time	t _{SD}	1.0			ns
Write Setup Time	tsw	1.0			ns
Chip Select Setup Time	tsc	1.0 -			ns
Address Hold Time	t _{HA}	2.0			ns
Data Hold Time	t _{HD}	2.0			ns
Write Hold Time	t _{HW}	2.0			ns
Chip Select Hold Time	t _{HC}	2.0			ns


- *1 Specified at tsA = 1.0ns
- *2 Specified at tSD = 1.0ns
- *3 Specified at tsw = 1.0ns
- *4 Specified at tsc = 1.0ns
- *5 Specified at tWL(CLK) = 3.0ns
- *6 Specified when twL(CLK) > $t_A(CLK)$ max, $t_{SA} > t_A(ADD)$ max, $t_{SC} > t_A(CS)$ max, $t_{SD} > t_A(DI)$ max, $t_{SW} > t_A(W)$ max.




READ CYCLE TIMING DIAGRAMS







WRTE CYCLE TIMING DIAGRAMS



Rise Time and Fall Time

Parameter	Symbol	Min	Тур	Max	Unit
Output Rise Time	tr		2.0		ns
Output Fall Time	tf		2.0		ns

TYPICAL CHARACTERISTICS CURVES




Fig. 5 - OUTPUT LOW VOLTAGE

vs CASE TEMPERATURE

1.5

-1.5


-1.6


-1.7


-1.8


0 20 40 60 80

TC. CASE TEMPERATURE (°C)















Fig. 11 - ADDRESS ACCESS TIME
vs CASE TEMPERATURE


(su) BWL SSBOOP 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY) 4
(GODY)


TC, CASE TEMPERATURE (°C)













Tc, CASE TEMPERATURE (°C)

Fig. 17 - CLOCK PULSE WIDTH HIGH



PACKAGE DIMENSIONS





ECL 4096-BIT BIPOLAR SELF-TIMED RANDOM ACCESS MEMORY

MBM10476RR-9

December, 1988 Edition 1.0

4096-BIT BIPOLAR SELF-TIMED RANDOM ACCESS MEMORY

The Fujitsu MBM10476RR-9 is fully decoded 4096-bit ECL self-timed read/write random access memory (STRAM). The device is organized as 1024 words by 4 bits, and it features on-chip voltage compensation for improved noise margin.

The STRAM with registered inputs and outputs are fully synchronous to the external clock signal. Write operation is initiated by internal write pulse generator, which is driven by the clock signal given through the CLK ($\overline{\text{CLK}}$) pin and external control of write cycle timing is not necessary. Compared to the traditional RAM, STRAM drastically improves the system level cycle time because signal skews are not necessarily concerned. Also embedded register circuits allows to decrease the number of device on the board.

Operation for the MBM10476RR is specified over a case temperature range of from 0°C to 75°C (Tc). It is packaged in 28-pin ceramic side brazed DIP and fully compatible with industry standard 10K-series ECL families.

- 1024 words by 4 bits organization
- On-chip voltage compensation for improved noise margin
- Fully compatible with industory standrad 10K series ECL families

Cycle time :

9ns

Output delay time :

3ns

· Power dissipation :

2080mW max

- Open emitter output for ease of memory expansion
- Edge triggered registers for inputs and outputs
- Internal write pulse generator
- Optional clock inputs :


single ended or differential

- DOPOS and U-FOX processing
- 28-pin ceramic side-brazed DIP (Suffix: C)

ABSOLUTE MAXIMUM RATINGS (See NOTE)

Rating	Symbol	Value	Unit
VEE Pin Potential to Ground Pin	VEE	+0.5 to -7.0	٧
Input Voltage	VIN	+0.5 to VEE	٧
Output Current (DC, Output High)	lout	-30	mA
Temperature Under Bias	Tc	-55 to +125	°C
Storage Temperature	T _{STG}	-65 to +150	°C

NOTE: Permanent device damage may occur if the above Absolute Maximum Ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



CERAMIC PACKAGE DIP-28C-A06


PIN ASSIGNMENT (TOP VIEW)

DI1 🗆	1	0	28 🗖 🔂
D12 🗆	2		27 🗖 WE
DI3	3		26 🗖 CLK
DI4 🗆	4		25 🗖 CLK
DO1 🗆	5		24 □ VBB
DO2 🗀	6		23 🗖 NC
*vcc 🗆	7		22 🗆 NC
* VCC	8		21 VEE
DO3 🗆	9		20 🗖 A9
DO4 🗆	10		19 🗖 A8
A0 🗆	11		18 🗆 A7
A1 🗆	12		17 🗖 A6
A2 🗆	13		16 🗀 A5
A3 🗆	14		15 🗀 🗛
,			

* V_{CC} grounded

Small geometry bipolar IC is occasionally susceptible to be damaged from static voltage or electric fields. It is therefore advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltage to this device.





FUNCTION TRUTH TABLE

cs	ŴΈ	DI	CLK/CLK	Output	Mode
н	х	х		L	DISABLE
L	L	L		L	WRITE "L"
L	L	н		н	WRITE "H"
L	H	х	· · · · · · · · · · · · · · · · · · ·	Dout	READ

$\ensuremath{\textbf{L}}$: Low voltage level, $\ensuremath{\textbf{H}}$: High voltage level, $\ensuremath{\textbf{X}}$: Don't care

PIN DESIGNATION

Symbol	Pin Name
A0 thru A9	Address Inputs
DI1 thru DI4	Data Inputs
DO1 thru DO4	Data Outputs
WE	Write Enable
<u>cs</u>	Chip Select
CLK, CLK	Clock Inputs
VBB	Reference Voltage (-1.29V)
VEE	Supply Voltage (-5.2V)
Vcc	Supply Voltage (0V)
NC	No Connection

[:] Outputs are initiated by rising (falling) edge of CLK (CLK).



GUARANTEED OPERATING CONDITIONS

(Referenced to VCC)

Parameter	Symbol	Min	Тур	Max	Unit	Case Temperature (T _C)
Supply Voltage	V _{EE}	-5.46	-5.2	-4.94	٧	0°C to 75°C

DC CHARACTERISTICS

(VCC = 0V, VEE = -5.2V, Output Load = 50Ω to -2.0V, TC = 0°C to 75°C, unless otherwise noted.)

Parameter	Symbol	Min	Тур	Max	Unit	ТС
Output High Voltage (VIN = VIH max or VI∟ min)	Vон	-1000 -960 -900		-840 -810 -720	mV	0°C 25°C 75°C
Output Low Voltage (ViN = Vi⊢ max or Vi∟ mln)	VoL	-1870 -1850 -1830		-1665 -1650 -1625	m∨	0°C 25°C 75°C
Output High Voltage (VIN = VIH min or VIL max)	Vонс	-1020 -980 -920			m∨	0°C 25°C 75°C
Output Low Voltage (VIN = VIH min or VIL max)	Volc			-1645 -1630 -1605	mV	0°C 25°C 75°C
Input High Voltage (Guaranteed Input Voltage High for All Inputs)	Vн	-1145 -1105 -1045		-840 -810 -720	mV	0°C 25°C 75°C
Input low Voltage (Guaranteed Input Voltage Low for All Inputs)	VIL	-1870 -1850 -1830		-1490 -1475 -1450	m∨	0°C 25°C 75°C
Input High Current (ViN = Vi⊣ max)	lін			220	μА	0°C to 75°C
input Low Current (ViN = Vi∟ min)	tı∟	-50			μА	0°C to 75°C
CS Input Low Current (ViN = Vi∟ min)	lι∟	0.5		170	μА	0°C to 75°C
Power Supply Current (All Inputs and All Outputs Open)	I EE	-400			mA	0°C to 75°C
Reference Voltage	V _{BB}	-1405 -1390 -1365		-1230 -1190 -1130	mV	0°C 25°C 75°C

CAPACITANCE

Parameter	Symbol	Min	Тур	Max	Unit
Input Pin Capacitance	CiN		4		pF
Output Pin Capacitance	C _{OUT}		6		pF

FUNCTIONAL DESCRIPTIONS

The Fujitsu MBM10476RR is fully decoded 4096-bit read/write self-timed random access memory organized as 1024 words by 4 bits. Memory cell selection is achieved by means of a 10-bit address designated A0 through A9. All of the inputs, address (A), data-in (DiN), write enable ($\overline{\text{WE}}$), chip select ($\overline{\text{CS}}$) and outputs (DOUT) are edge triggered registered controlled by the clock input (CLK/ $\overline{\text{CLK}}$). Inputs and outputs become active invertly with respect to the clock signal.


Input and output registers are transparent when CLK (CLK) goes high (low), and close to hold the data when CLK(CLK) goes low (high).

When \overline{CS} is kept low and \overline{WE} is kept high and address is valid on the CLK (\overline{CLK}) rising (falling) edge, read operation is specified. Input data such as \overline{CS} , \overline{WE} and address should be valid during the setup time (tS) and the hold time (tH) with respect to the CLK (\overline{CLK}) rising (falling) edge. This means, input levels may not be stable during the time other than the required setup and hold times. When CLK (\overline{CLK}) goes low (high), address data is held at output, while output data is kept valid during the same cycle. Thus, the output data becomes available at the next rising (falling) edge of CLK (\overline{CLK}).

The write operation is initiated by the rising (falling) edge of CLK ($\overline{\text{CLK}}$). When $\overline{\text{CS}}$ and $\overline{\text{WE}}$ are kept low and address and DIN are valid on the rising (falling) edge of CLK ($\overline{\text{CLK}}$), inputs are transparent while previous read data appears on the outputs. On the other hand, when CLK ($\overline{\text{CLK}}$) goes low (high), data is written into the addressed location during CLK high ($\overline{\text{CLK}}$ low) state. At the same time, data to be written appears on the output by the CLK($\overline{\text{CLK}}$) rising (falling) edge of the next cycle. Internal write pulse is generated in response to the CLK ($\overline{\text{CLK}}$) rising (falling) edge and fully self-timed. Therefore, external control of write pulse width and care for $\overline{\text{WE}}$ timing with respect to other input signals are not necessary provided that setup time and hold time are met as specified.

CLOCK INPUT

Clock input modes are optional. CLK and \overline{CLK} inputs can be used in a single ended manner by connecting CLK or \overline{CLK} to the internal reference voltage (VBB) pin. When CLK and \overline{CLK} are used as differential inputs, VBB pin is left open.




AC CHARACTERISTICS

(VCC = 0V, VEE = -5.2V $\pm 5\%$, Output Load = 50Ω to -2.0V and 30pF to GND, TC = 0°C to 75°C, unless otherwise noted.)

Parameter	Symbol	Min	Тур	Max	Unit
Clock Pulse Width High	t _{WH(CLK)}	3.0 *1			ns
Clock Pulse Width Low	t _{WL(CLK)}	3.0 *2			ns
Cycle Time	toyo	9.0			ns
Output Delay Time	t _{DR}			3.0	ns
Address Setup Time	t _{SA}	1.0			ns
Data Setup Time	t _{SD}	1.0			ns
Write Setup Time	tsw	1.0			ns
Chip Select Setup Time	tsc	1.0			ns
Address Hold Time	t _{HA}	2.0			ns
Data Hold Time	t _{HD}	2.0			ns
Write Hold Time	t _{HW}	2.0			ns
Chip Select Hold Time	t _{HC}	2.0			ns


 $^{^{*1}}$ Specified at tWL(CLK) > 6.0ns *2 Specified at tWH(CLK) > 6.0ns




Rise Time and Fall Time

Parameter	Symbol	Min	Тур	Max	Unit
Output Rise Time	tr		2.0		ns
Output Fall Time	tf		2.0		ns

READ CYCLE TIMING DIAGRAMS



WRTE CYCLE TIMING DIAGRAMS



TYPICAL CHARACTERISTICS CURVES





Fig. 5 - OUTPUT LOW VOLTAGE


vs CASE TEMPERATURE


10 -1.5


0 20 40 60 80


Tc, CASE TEMPERATURE (°C)


















PACKAGE DIMENSIONS





ECL 4096-BIT BIPOLAR SELF-TIMED RANDOM ACCESS MEMORY

MBM10476RL-9

4096-BIT BIPOLAR SELF-TIMED RANDOM ACCESS MEMORY

December, 1988 Edition 1.0

The Fujitsu MBM10476RL-9 is fully decoded 4096-bit ECL self-timed read/write random access memory (STRAM). The device is organized as 1024 words by 4 bits, and it features on-chip voltage compensation for improved noise margin.

The STRAM with registered inputs and latched outputs are fully synchronous to the external clock signal. Write operation is initiated by internal write pulse generator, which is driven by the clock signal given through the CLK ($\overline{\text{CLK}}$) pin and external control of write cycle timing is not necessary. Compared to the traditional RAM, STRAM drastically improves the system level cycle time because signal skews are not necessarily concerned. Also embedded register/latch circuits allows to decrease the number of device on the board.

Operation for the MBM10476RL is specified over a case temperature range of from 0°C to 75°C (Tc). It is packaged in 28-pin ceramic side brazed DIP and fully compatible with industry standard 10K-series ECL families.

- 1024 words by 4 bits organization
- On-chip voltage compensation for improved noise margin
- Fully compatible with industory standrad 10K series ECL families

Cycle time :

9ns

Output delay time :

Olio

• Power dissipation :

2080mW max

- Open emitter output for ease of memory expansion
- Level-sensitive D-type latch for outputs and edge triggered registers for inputs
- · Internal write pulse generator
- Optional clock inputs :


single ended or differential

- DOPOS and U-FOX processing
- 28-pin ceramic side-brazed DIP (Suffix: C)

ABSOLUTE MAXIMUM RATINGS (see NOTE)


Rating	Symbol	Value	Unit
VEE Pin Potential to Ground Pin	VEE	+0.5 to -7.0	V
Input Voltage	VIN	+0.5 to VEE	V
Output Current (DC, Output High)	l _{out}	-30	mA
Temperature Under Bias	Tc	-55 to +125	°C
Storage Temperature	T _{STG}	-65 to +150	°C

NOTE: Permanent device damage may occur if the above Absolute Maximum Ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



CERAMIC PACKAGE DIP-28C-A06


PIN ASSIGNMENT (TOP VIEW)



* VCC grounded

Small geometry bipolar IC is occasionally susceptible to be damaged from static voltage or electric fields. It is therefore advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltage to this device.





FUNCTION TRUTH TABLE

Ċŝ	WE	DI	CLK/CLK	Output	Mode
Н	х	х		L	DISABLE
L	L	L		L	WRITE "L"
L	L	н		н	WRITE "H"
L	н	х		Dout	READ

L: Low voltage level, H: High voltage level, X: Don't care

PIN DESIGNATION

Symbol	Pin Name
A0 thru A9	Address Inputs
DI1 thru DI4	Data Inputs
DO1 thru DO4	Data Outputs
WE	Write Enable
ĊŚ	Chip Select
CLK, CLK	Clock Inputs
Vвв	Reference Voltage (-1.29V)
VEE	Supply Voltage (-5.2V)
Vcc	Supply Voltage (0V)
NC	No Connection

[:] Outputs are initiated by rising (falling) edge of CLK (CLK).

GUARANTEED OPERATING CONDITIONS

(Referenced to VCC)

Parameter	Symbol	Min	Тур	Max	Unit	Case Temperature (T _C)	
Supply Voltage	V _{EE}	-5.46	-5.2	-4.94	٧ ,	0°C to 75°C	

DC CHARACTERISTICS

(VCC = 0V, VEE = -5.2V, Output Load = 50Ω to -2.0V, TC = 0°C to 75°C, unless otherwise noted.)

Parameter	Symbol	Min	Тур	Max	Unit	ТС
Output High Voltage (VIN = VIH max or VIL min)	Vон	-1000 -960 -900		-840 -810 -720	mV	0°C 25°C 75°C
Output Low Voltage (VIN = VIH max or VI∟ min)	VoL	-1870 -1850 -1830		-1665 -1650 -1625	mV	0°C 25°C 75°C
Output High Voltage (VIN = VIH min or VIL max)	Vонс	-1020 -980 -920			mV	0°C 25°C 75°C
Output Low Voltage (VIN = VIH min or VIL max)	Volc			-1645 -1630 -1605	mV	0°C 25°C 75°C
Input High Voltage (Guaranteed Input Voltage High for All Inputs)	VIH	-1145 -1105 -1045		-840 -810 -720	mV	0°C 25°C 75°C
Input low Voltage (Guaranteed Input Voltage Low for All Inputs)	VIL	-1870 -1850 -1830		-1490 -1475 -1450	mV	0°C 25°C 75°C
Input High Current (VIN = VIH max)	۱н			220	μА	0°C to 75°C
Input Low Current (Vin = ViL min)	lι <u>ι</u>	-50			μА	0°C to 75°C
CS Input Low Current (VIN = VIL min)	l _{IL}	0.5		170	μА	0°C to 75°C
Power Supply Current (All Inputs and All Outputs Open)	IEE	-400			mA	0°C to 75°C
Reference Voltage	V _{BB}	-1405 -1390 -1365		-1230 -1190 -1130	mV	0°C 25°C 75°C

CAPACITANCE

Parameter	Symbol	Min	Тур	Max	Unit
Input Pin Capacitance	CIZ		4		pF
Output Pin Capacitance	C _{OUT}		6		pF



FUNCTIONAL DESCRIPTIONS


The Fujitsu MBM10476RL is fully decoded 4096-bit read/write self-timed random access memory organized as 1024 words by 4 bits. Memory cell selection is achieved by means of a 10-bit address designated A0 through A9. All of the inputs, address (A), data-in (DiN), write enable ($\overline{\rm WE}$), chip select ($\overline{\rm CS}$) furnish edge triggered registers, whereas outputs (DOUT) have level sensitive transparent latches.

When \overline{CS} is kept low and \overline{WE} is kept high and address is valid on the CLK (\overline{CLK}) rising (falling) edge, read operation is specified. All input data such as \overline{CS} , \overline{WE} and address should be valid during the setup time (tS) and the hold time (tH) with respect to the CLK (\overline{CLK}) rising (falling) edge. This means, input levels are free to change for the rest of the cycle timeonce input data is held into the input register. Read out data becomes available during CLK low state in which output latches are transpatent. When CLK (\overline{CLK}) state is wide enough than the internal RAM access time, output data become valid in the short delay time (tDR) after the falling (rising)edge of CLK (\overline{CLK}).

The write operation is initiated by the rising (falling) edge of CLK ($\overline{\text{CLK}}$). When $\overline{\text{CS}}$ and $\overline{\text{WE}}$ are kept low and address and DIN are valid on the rising (falling) edge of CLK ($\overline{\text{CLK}}$), data is written into the addressed location. At the same time, data to be written appears on the outputs in the same cycle. Internal write pulse is generated in response to the CLK ($\overline{\text{CLK}}$) rising (falling) edge and fully self-timed. Therefore, external control of write pulse width and care for $\overline{\text{WE}}$ timing with respect to other input signals are not necessary provided that setup time and hold time are met as specified.

CLOCK INPUT

Clock input modes are optional. CLK and CLK inputs can be used in a single ended manner by connecting CLK or CLK to the internal reference voltage (VBB) pin. When CLK and CLK are used as differential inputs, VBB pin is left open.




AC CHARACTERISTICS

(VCC = 0V, VEE = $-5.2V \pm 5\%$, Output Load = 50Ω to -2.0V and 30pF to GND, TC = 0°C to 75°C, unless otherwise noted.)

Parameter	Symbol	Min	Тур	Max	Unit
Clock Pulse Width High	twh(clk)	3.0 *1			ns
Clock Pulse Width Low	twL(CLK)	3.0 *2			ns
Cycle Time	toyo	9.0			ns
Clock Access Time	tA(CLK)			8.0 *3	ns
Output Delay Time	t _{DR}			3.0 *4	ns
Address Setup Time	t _{SA}	1.0			ns
Data Setup Time	t _{SD}	1.0			ns
Write Setup Time	tsw	1.0			ns
Chip Select Setup Time	tsc	1.0			ns
Address Hold Time	t _{HA}	2.0			ns
Data Hold Time	t _{HD}	2.0			ns
Write Hold Time	t _{HW}	2.0			ns
Chip Select Hold Time	t _{HC}	2.0	·····		ns


- *1 Specified at tWL(CLK) > 6.0ns
- *2 Specified at tWH(CLK) > 6.0ns
- *3 Specified at tWH(CLK) = 3.0ns
- *4 Specified at tWH(CLK) > tA(CLK) max



Rise Time and Fall Time


Parameter	Symbol	Min	Тур	Max	Unit
Output Rise Time	tr		2.0		ns
Output Fall Time	tf		2.0		ns

READ CYCLE TIMING DIAGRAMS





WRTE CYCLE TIMING DIAGRAMS



3

TYPICAL CHARACTERISTICS CURVES

Fig. 3 - OUTPUT HIGH VOLTAGE
vs CASE TEMPERATURE

-0.7

-0.8

-0.9

-1.0

-1.0

0 20 40 60 80

T_C, CASE TEMPERATURE (°C)

Fig. 5 - OUTPUT LOW VOLTAGE
vs CASE TEMPERATURE

-1.5


-1.6


-1.7


-1.8


0 20 40 60 80

TC, CASE TEMPERATURE (°C)












Fig. 11 - CLOCK ACCESS TIME
vs CASE TEMPERATURE


(s)


NOTE:


YOUNG:


Y

TC, CASE TEMPERATURE (°C)












PACKAGE DIMENSIONS





ECL 4096-BIT BIPOLAR SELF-TIMED RANDOM ACCESS MEMORY

MBM100476LL-9

December, 1988 Edition 2.0

4096-BIT BIPOLAR SELF-TIMED RANDOM ACCESS MEMORY

The Fujitsu MBM100476LL-9 is fully decoded 4096-bit ECL self-timed read/write random access memory (STRAM). The device is organized as 1024 words by 4 bits, and it features on-chip voltage/temperature compensation for improved noise margin.

The STRAM with latched inputs and outputs are fully synchronous to the external clock signal. Write operation is initiated by internal write pulse generator, which is driven by the clock signal given through the CLK $(\overline{\text{CLR}})$ pin and external control of write cycle timing is not necessary. Compared to the traditional RAM, STRAM drastically improves the system level cycle time because signal skews are not necessarily concerned. Also embedded latch circuits allows to decrease the number of device on the board.

Operation for the MBM100476LL is specified over a case temperature range of from 0°C to 85°C (Tc). It is packaged in 28-pin ceramic side brazed DIP and fully compatible with industry standard 100K-series ECL families.

- 1024 words by 4 bits organization
- On-chip voltage/temperatuere compensation for improved noise margin
- · Fully compatible with industory standrad 100K series ECL families

• Cycle time :

9ns

Address access time :

7ns

· Power dissipation :

1710mW max

- Open emitter output for ease of memory expansion
- D-type latches are used for input and output latches
- Internal write pulse generator
- Optional clock inputs :


single ended or differential

- DOPOS and U-FOX processing
- 28-pin ceramic side-brazed DIP (Suffix: C)

ABSOLUTE MAXIMUM RATINGS (See NOTE)


Rating	Symbol	Value	Unit
V _{EE} Pin Potential to Ground Pin	VEE	+0.5 to -7.0	٧
Input Voltage	VIN	+0.5 to VEE	٧
Output Current (DC, Output High)	l _{OUT}	-30	mA
Temperature Under Bias	Tc	-55 to +125	°C
Storage Temperature	T _{STG}	-65 to +150	°C

NOTE: Permanent device damage may occur if the above Absolute Maximum Ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



CERAMIC PACKAGE DIP-28C-A06

PIN ASSIGNMENT (TOP VIEW)




* VCC grounded

Small geometry bipolar IC is occasionally susceptible to be damaged from static voltage or electric fields. It is therefore advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltage to this device.



MBM100476LL-9



FUNCTION TRUTH TABLE

ĊŜ	WE	DI	CLK/CLK	Output	Mode
Н	х	×		L	DISABLE
L	L	L		L	WRITE "L"
L	L	Н		н	WRITE "H"
L	Н	х		Dout	READ

 $\ensuremath{\mathsf{L}}$: Low voltage level, $\ensuremath{\mathsf{H}}$: High voltage level, $\ensuremath{\mathsf{X}}$: Don't care

: Outputs are initiated by rising (falling) edge of CLK (CLK).

PIN DESIGNATION

Symbol	Pin Name
A0 thru A9	Address Inputs
DI1 thru DI4	Data Inputs
DO1 thru DO4	Data Outputs
WE	Write Enable
C S	Chip Select
CLK, CLK	Clock Inputs
VBB	Reference Voltage (-1.32V)
VEE	Supply Voltage (-4.5V)
Vcc	Supply Voltage (0V)
NC	No Connection

GUARANTEED OPERATING CONDITIONS

(Referenced to VCC)

	Parameter	Symbol	Min	Тур	Max	Unit	Case Temperature (T _C)
Ī	Supply Voltage	V _{EE}	-5.7	-4.5	-4.2	٧	0°C to 85°C

^{*}Guaranteed Operating Conditions define those limits over which the functionality of the device is guaranteed.

DC CHARACTERISTICS

(VCC = 0V, VEE = -4.5V, Output Load = 50Ω to -2.0V, TC = 0°C to 85°C, unless otherwise noted.)

Symbol	Min	Тур	Max	Unit
V _{OH}	-1025		-880	mV
VoL	-1810		-1620	m∨
Vонс	-1035			mV
Volc		!	-1610	mV
Vн	-1165		-880	mV
VIL	-1810		-1475	mV
lн			220	μА
l IL	-50			μА
l IL	0.5		170	μА
IEE	-380			mA
V _{BB}	-1390		-1250	mV
	VOH VOLC VOHC VIH VIL IIH IIL IEE	V _{OH} -1025 VOL -1810 VOHC -1035 VOLC VIH -1165 VIL -1810 IIH IIL -50 IIL 0.5 IEE -380	V _{OH} -1025 Vol -1810 VoHC -1035 Volc V _{IH} -1165 V _{IL} -1810 I _{IH} -50 I _{IL} 0.5 I _{EE} -380	VOH -1025 -880 VOL -1810 -1620 VOHC -1035 -1610 VIH -1165 -880 VIL -1810 -1475 IIH 220 IIL -50 IIL 0.5 170 IEE -380

CAPACITANCE

Parameter	Symbol	Min	Тур	Max	Unit
Input Pin Capacitance	C _{IN}		4		pF
Output Pin Capacitance	C _{OUT}		6		pF



MBM100476LL-9

FUNCTIONAL DESCRIPTIONS

The Fujitsu MBM100476LL is fully decoded 4096-bit read/write self-timed random access memory organized as 1024 words by 4 bits. Memory cell selection is achieved by means of a 10-bit address designated A0 through A9. All of the inputs, address (A), data-in (DiN), write enable (\overline{WE}), chip select (\overline{CS}) and outputs (DOUT) are level sensitive transparent latches controlled by the clock input (CLK/ \overline{CLK}). Inputs and outputs become active invertly with respect to the clock signal.

Input latches are transparent when CLK (CTK) goes low (high), and close to hold the data when CLK (CTK) goes high (low) and on the other hand, output latches are transparent when CLK (CTK) goes high (low) and data are held in the output latches when CLK (CTK) goes low (high).


When \overline{CS} is kept low and \overline{WE} is kept high and address is valid on the CLK (\overline{CLK}) rising (falling) edge, read operation is specified. Input data such as \overline{CS} , \overline{WE} and address should be valid during the setup time (ts) and the hold time (t+) with respect to the CLK (\overline{CLK}) rising (falling) edge. This means, input levels may flucturate during the time other than the required setup and hold times. When CLK (\overline{CLK}) goes high (low), inputs are latched, while previous read data goes through the output latches and appears on the outputs. On the other hand, when CLK (\overline{CLK}) goes low (high), input latches are transparent, while output latches are closed and hold the data from the previous cycle.

When setup time is wide enough, output data becomes valid in the short delay time (tDR) after the rising (falling) edge of CLK (CLK). When setup time is short, output data appears on the outputs after the specified RAM access time (tA(ADD)) similar to the traditional RAM.

The write operation is initiated by the rising (falling) edge of CLK (\overline{CLK}). When \overline{CS} and \overline{WE} are kept low and Address and DIN are valid on the rising (falling) edge of CLK (\overline{CLK}), data is written into the addressed location during CLK high (\overline{CLK} low) state. At the same time, data to be written appears on the outputs in the same cycle. Internal write pulse is generated in response to the CLK (\overline{CLK}) rising (falling) edge and fully sef-timed. Therefore, external control of write pulse width and care for \overline{WE} timing with respect to other input signals are not necessary provided that setup time and hold time are met as specified.

CLOCK INPUT

Clock Input modes are optional. CLK and CLK inputs can be used in a single ended manner by connecting CLK or CLK to the internal reference voltage (VBB) pin. When CLK and CLK are used as differential inputs, VBB pin is left open.




AC CHARACTERISTICS


(VCC = 0V, VEE = -4.5V \pm 5%, Output Load = 50 Ω to -2.0V and 30pF to GND, TC = 0°C to 85°C, unless otherwise noted.)


Parameter	Symbol	Min	Тур	Max	Unit
Clock Pulse Width High	t _{WH(CLK)}	6.0			ns
Clock Pulse Width Low	t _{WL(CLK)}	3.0			ns
Cycle Time	teye	9.0			ns
Address Access Time	t _{A(ADD)}			7.0 *1	ns
Data Access Time	t _{A(DI)}			4.0 *2	ns
Write Access Time	t _{A(W)}			4.0 *3	ns
Chip Select Access Time	t _{A(CS)}			4.0 *4	ns
Clock Access Time	t _{A(CLK)}			8.0 *5	ns
Output Delay Time	t _{DR}			3.0 *6	ns
Address Setup Time	t _{SA}	1.0			ns
Data Setup Time	t _{SD}	1.0			ns
Write Setup Time	tsw	1.0			ns
Chip Select Setup Time	tsc	1.0			ns
Address Hold Time	t _{HA}	2.0			ns
Data Hold Time	t _{HD}	2.0			ns
Write Hold Time	t _{HW}	2.0			ns
Chip Select Hold Time	t _{HC}	2.0			ns

- *1 Specified at tsA = 1.0ns
- *2 Specified at tSD = 1.0ns
- *3 Specified at tsw = 1.0ns
- *4 Specified at tsc = 1.0ns *5 Specified at tWL(CLK) = 3.0ns
- *6 Specified when twL(CLK) > tA(CLK) max, tsA > tA(ADD) max, tsC > tA(CS) max, tsD > tA(DI) max, tsW > tA(W) max.




READ CYCLE TIMING DIAGRAMS






FUJITSU MBM100476LL-9





WRTE CYCLE TIMING DIAGRAMS





Rise Time and Fall Time


Parameter	Symbol	Min	Тур	Max	Unit
Output Rise Time	tr		2.0		ns
Output Fall Time	tf		2.0		ns





TYPICAL CHARACTERISTICS CURVES














Fig. 9 - SUPPLY CURRENT **VS CASE TEMPERATURE** I EE, SUPPLY CURRENT (mA) 80 0 20 40 60

Fig. 11 - ADDRESS ACCESS TIME VS CASE TEMPERATURE

TC, CASE TEMPERATURE (°C)




Fig. 13 - CLOCK ACCESS TIME **VS CASE TEMPERATURE**




Fig. 10 - SUPPLY CURRENT vs SUPPLY VOLTAGE




Fig. 12 - ADDRESS ACCESS TIME vs SUPPLY VOLTAGE




Fig. 14 CLOCK ACCESS TIME vs SUPPLY VOLTAGE




Fig. 15 - OUTPUT DELAY TIME **VS CASE TEMPERATURE** t_{DR}, OUTPUT DELAY TIME (ns) 3

20 40 60 0 80 TC, CASE TEMPERATURE (°C)

Fig. 17 - CLOCK PULSE WIDTH HIGH **vs CASE TEMPERATURE**




Fig. 16 - OUTPUT DELAY TIME vs SUPPLY VOLTAGE






Fig. 18 - CLOCK PULSE WIDTH HIGH



FUJITSU

PACKAGE DIMENSIONS





ECL 4096-BIT BIPOLAR SELF-TIMED RANDOM ACCESS MEMORY

MBM100476RR-9

December, 1988 Edition 1.0

4096-BIT BIPOLAR SELF-TIMED RANDOM ACCESS MEMORY

The Fujitsu MBM100476RR-9 is fully decoded 4096-bit ECL self-timed read/write random access memory (STRAM). The device is organized as 1024 words by 4 bits, and it features on-chip voltage/temperature compensation for improved noise margin.

The STRAM with registered inputs and outputs are fully synchronous to the external clock signal. Write operation is initiated by internal write pulse generator, which is driven by the clock signal given through the CLK ($\overline{\text{CLK}}$) pin and external control of write cycle timing is not necessary. Compared to the traditional RAM, STRAM drastically improves the system level cycle time because signal skews are not necessarily concerned. Also embedded register circuits allows to decrease the number of device on the board.

Operation for the MBM100476RR is specified over a case temperature range of from 0°C to 85°C (Tc). It is packaged in 28-pin ceramic side brazed DIP and fully compatible with industry standard 100K-series ECL families.

- 1024 words by 4 bits organization
- On-chip voltage/temperature compensation for improved noise margin
- Fully compatible with industory standrad 100K series ECL families

• Cycle time :

9ns

Output delay time:

3ns

Power dissipation :

1800mW max

- Open emitter output for ease of memory expansion
- Edge triggered registers for inputs and outputs
- Internal write pulse generator
- Optional clock inputs :


single ended or differential

- DOPOS and U-FOX processing
- 28-pin ceramic side-brazed DIP (Suffix: C)

ABSOLUTE MAXIMUM RATINGS (See NOTE)

Rating	Symbol	Value	Unit
V _{EE} Pin Potential to Ground Pin	VEE	+0.5 to -7.0	٧
Input Voltage	VIN	+0.5 to VEE	٧
Output Current (DC, Output High)	Гоит	-30	mA
Temperature Under Bias	Tc	-55 to +125	°C
Storage Temperature	T _{STG}	-65 to +150	°C

NOTE: Permanent device damage may occur if the above Absolute Maximum Ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



CERAMIC PACKAGE DIP-28C-A06


PIN ASSIGNMENT (TOP VIEW)

DO1	CLK VBB NC NC VEE A9 A8 A7 A6 A5
A3□14 15	□ A4

* V_{CC} grounded

Small geometry bipolar IC is occasionally susceptible to be damaged from static voltage or electric fields. It is therefore advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltage to this device.





FUNCTION TRUTH TABLE

C S	WÈ	DI	CLK/CLK	Output	Mode
н	х	х		L	DISABLE
L	L	L		L	WRITE "L"
L	L	Н		н	WRITE "H"
L	н	х		Dout	READ

 ${\tt L}: {\tt Low\ voltage\ level},\ {\tt H}: {\tt High\ voltage\ level},\ {\tt X}: {\tt Don't\ care}$

PIN DESIGNATION

Symbol	Pin Name
A0 thru A9	Address Inputs
DI1 thru DI4	Data Inputs
DO1 thru DO4	Data Outputs
WE	Write Enable
ĊŚ	Chip Select
CLK, CLK	Clock Inputs
Vaa	Reference Voltage (-1.32V)
VEE	Supply Voltage (-4.5V)
Vcc	Supply Voltage (0V)
NC	No Connection

[:] Outputs are initiated by rising (falling) edge of CLK (CLK).



GUARANTEED OPERATING CONDITIONS

(Referenced to VCC)

Parameter	Symbol	Min	Тур	Max	Unit	Case Temperature (TC)
Supply Voltage	V _{EE}	-5.7	-4.5	-4.2	٧	0°C to 85°C

^{*}Guaranteed Operating Conditions define those limits over which the functionality of the device is guaranteed.

DC CHARACTERISTICS

(VCC = 0V, VEE = -4.5V, Output Load = 50Ω to -2.0V, TC = 0°C to 85°C, unless otherwise noted.)

Parameter	Symbol	Min	Тур	Max	Unit
Output High Voltage (VIN = VIH max or VIL min)	V _{OH}	-1025		-880	m∨
Output Low Voltage (VIN = VIH max or VIL min)	VoL	-1810		-1620	mV
Output High Voltage (VIN = VIн min or VI∟ max)	Vонс	-1035			m∨
Output Low Voltage (VIN = VIH min or VIL max)	Volc			-1610	m∨
Input High Voltage (Guaranteed Input Voltage High for All Inputs)	VIH	-1165		-880	m∨
Input low Voltage (Guaranteed Input Voltage Low for All Inputs)	VIL	-1810		-1475	m∨
Input High Current (VIN = VIH max)	lн			220	μА
Input Low Current (VIN = VIL min)	l IL	-50			μА
CS Input Low Current (VIN = VIL min)	l IL	0.5		170	μА
Power Supply Current (All Inputs and All Outputs Open)	lee	-400			mA
Reference Voltage	V _{BB}	-1390		-1250	mV

CAPACITANCE

Parameter	Symbol	Min	Тур	Max	Unit
Input Pin Capacitance	CIN		4		pF
Output Pin Capacitance	C _{OUT}		6		pF

FUNCTIONAL DESCRIPTIONS

The Fujitsu MBM100476RR is fully decoded 4096-bit read/write self-timed random access memory organized as 1024 words by 4 bits. Memory cell selection is achieved by means of a 10-bit address designated A0 through A9. All of the inputs, address (A), data-in (DiN), write enable ($\overline{\text{WE}}$), chip select ($\overline{\text{CS}}$) and outputs (DOUT) are edge triggered registered controlled by the clock input ($\overline{\text{CLK}}$). Inputs and outputs become active invertly with respect to the clock signal.


Input and output registers are transparent when CLK (CLK) goes high (low), and close to hold the data when CLK(CLK) goes low (high).

When \overline{CS} is kept low and \overline{WE} is kept high and address is valid on the CLK (\overline{CEK}) rising (falling) edge, read operation is specified. Input data such as \overline{CS} , \overline{WE} and address should be valid during the setup time (tS) and the hold time (tH) with respect to the CLK (\overline{CEK}) rising (falling) edge. This means, input levels may not be stable during the time other than the required setup and hold times. When CLK (\overline{CEK}) goes low (high), address data is held at output, while output data is kept valid during the same cycle. Thus, the output data becomes available at the next rising (falling) edge of CLK (\overline{CEK}).

The write operation is initiated by the rising (falling) edge of CLK ($\overline{\text{CLK}}$). When $\overline{\text{CS}}$ and $\overline{\text{WE}}$ are kept low and address and DIN are valid on the rising (falling) edge of CLK ($\overline{\text{CLK}}$), inputs are transparent while previous read data appears on the outputs. On the other hand, when CLK ($\overline{\text{CLK}}$) goes low (high), data is written into the addressed location during CLK high ($\overline{\text{CLK}}$ low) state. At the same time, data to be written appears on the output by the CLK($\overline{\text{CLK}}$) rising (falling) edge of the next cycle. Internal write pulse is generated in response to the CLK ($\overline{\text{CLK}}$) rising (falling) edge and fully self-timed. Therefore, external control of write pulse width and care for $\overline{\text{WE}}$ timing with respect to other input signals are not necessary provided that setup time and hold time are met as specified.

CLOCK INPUT

Clock input modes are optional. CLK and CLK inputs can be used in a single ended manner by connecting CLK or CLK to the internal reference voltage (VBB) pin. When CLK and CLK are used as differential inputs, VBB pin is left open.






AC CHARACTERISTICS

(VCC = 0V, VEE = -4.5V \pm 5%, Output Load = 50 Ω to -2.0V and 30pF to GND, TC = 0°C to 85°C, unless otherwise noted.)

Parameter	Symbol	Min	Тур	Max	Unit
Clock Pulse Width High	t _{WH(CLK)}	3.0 *1			ns
Clock Pulse Width Low	t _{WL(CLK)}	3.0 *2			ns
Cycle Time	tcyc	9.0			ns
Output Delay Time	t _{DR}			3.0	ns
Address Setup Time	t _{SA}	1.0	·		ns
Data Setup Time	t _{SD}	1.0			ns
Write Setup Time	t _{sw}	1.0			ns
Chip Select Setup Time	tsc	1.0			ns
Address Hold Time	t _{HA}	2.0			ns
Data Hold Time	t _{HD}	2.0			ns
Write Hold Time	t _{HW}	2.0			ns
Chip Select Hold Time	t _{HC}	2.0			ns


 $^{^{*1}}$ Specified at tWL(CLK) > 6.0ns *2 Specified at tWH(CLK) > 6.0ns




Rise Time and Fall Time

Parameter	Symbol	Min	Тур	Max	Unit
Output Rise Time	tr		2.0		ns
Output Fall Time	tf		2.0		ns

READ CYCLE TIMING DIAGRAMS



WRTE CYCLE TIMING DIAGRAMS





TYPICAL CHARACTERISTICS CURVES




Fig. 5 - OUTPUT LOW VOLTAGE

vs CASE TEMPERATURE

-1.5


-1.6


-1.7


-1.8


0 20 40 60 80

Tc, CASE TEMPERATURE (°C)





















PACKAGE DIMENSIONS



3



ECL 4096-BIT BIPOLAR SELF-TIMED RANDOM ACCESS MEMORY

MBM100476RL-9

4096-BIT BIPOLAR SELF-TIMED RANDOM ACCESS MEMORY

December, 1988 Edition 1.0

The Fujitsu MBM100476RL-9 is fully decoded 4096-bit ECL self-timed read/write random access memory (STRAM). The device is organized as 1024 words by 4 bits, and it features on-chip voltage/temperature compensation for improved noise margin.

The STRAM with registered inputs and latched outputs are fully synchronous to the external clock signal. Write operation is initiated by internal write pulse generator, which is driven by the clock signal given through the CLK (CLK) pin and external control of write cycle timing is not necessary. Compared to the traditional RAM, STRAM drastically improves the system level cycle time because signal skews are not necessarily concerned. Also embedded register/latch circuits allows to decrease the number of device on the board.

Operation for the MBM100476RL is specified over a case temperature range of from 0°C to 85°C (Tc). It is packaged in 28-pin ceramic side brazed DIP and fully compatible with industry standard 100K-series ECL families.

- 1024 words by 4 bits organization
- On-chip voltage/temperature compensation for improved noise margin
- Fully compatible with industory standrad 100K series ECL families

• Cycle time :

ma

Output delay time :

3ns

Power dissipation :

1800MW max

- Open emitter output for ease of memory expansion
- Level-sensitive D-type latch for outputs and edge triggered registers for inputs
- Internal write pulse generator
- Optional clock inputs :

single ended or differential


DOPOS and U-FOX processing

• 28-pin ceramic side-brazed DIP (Suffix: C)

ABSOLUTE MAXIMUM RATINGS (see NOTE)


Rating	Symbol	Value	Unit
VEE Pin Potential to Ground Pin	VEE	+0.5 to -7.0	V
Input Voltage	VIN	+0.5 to VEE	٧
Output Current (DC, Output High)	lout	-30	mA
Temperature Under Bias	Тс	-55 to +125	°C
Storage Temperature	T _{STG}	-65 to +150	°C

NOTE: Permanent device damage may occur if the above Absolute Maximum Ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



CERAMIC PACKAGE DIP-28C-A06


PIN ASSIGNMENT (TOP VIEW)



* V_{CC} grounded

Small geometry bipolar IC is occasionally susceptible to be damaged from static voltage or electric fields. It is therefore advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltage to this device.





FUNCTION TRUTH TABLE

cs	WE	DI	CLK/CLK	Output	Mode
н	х	Х		L	DISABLE
L	L	L		L	WRITE "L"
L	L	н		Н	WRITE "H"
L	Н	х		Dout	READ

L : Low voltage level, $\,$ H : High voltage level, $\,$ X : Don't care

: Outputs are initiated by rising (falling) edge of CLK (CLK).

PIN DESIGNATION

Pin Name
Address Inputs
Data Inputs
Data Outputs
Write Enable
Chip Select
Clock Inputs
Reference Voltage (-1.32V)
Supply Voltage (-4.5V)
Supply Voltage (0V)
No Connection



GUARANTEED OPERATING CONDITIONS

(Referenced to VCC)

Parameter	Symbol	Min	Тур	Max	Unit	Case Temperature (T _C)
Supply Voltage	V _{EE}	-5.7	-4.5	-4.2	٧	0°C to 85°C

^{*}Guaranteed Operating Conditions define those limits over which the functionality of the device is guaranteed.

DC CHARACTERISTICS

(VCC = 0V, VEE = -4.5V, Output Load = 50Ω to -2.0V, TC = 0°C to 85°C, unless otherwise noted.)

Parameter	Symbol	Min	Тур	Max	Unit
Output High Voltage (VIN = VIH max or VI∟ min)	V _{OH}	-1025		-880	m∨
Output Low Voltage (VIN = VIH max or VIL min)	VoL	-1810		-1620	m∨
Output High Voltage (VIN = VIH min or VI∟ max)	Vонс	-1035			m∨
Output Low Voltage (VIN = VIH min or VIL max)	Volc			-1610	mV
Input High Voltage (Guaranteed Input Voltage High for All Inputs)	Vн	-1165		-880	m∨
Input low Voltage (Guaranteed Input Voltage Low for All Inputs)	VIL	-1810		-1475	m∨
Input High Current (VIN = VIH max)	lн			220	μА
Input Low Current (VIN = VIL min)	iμ	-50			μΑ
CS Input Low Current (VIN = VIL min)	lμ	0.5		170	μА
Power Supply Current (All Inputs and All Outputs Open)	lee	-400			mA
Reference Voltage	V _{BB}	-1390		-1250	mV

CAPACITANCE

Parameter	Symbol	Min	Тур	Max	Unit
Input Pin Capacitance	CIN		4		pF
Output Pin Capacitance	C _{OUT}		6		pF



FUNCTIONAL DESCRIPTIONS


The Fujitsu MBM100476RL is fully decoded 4096-bit read/write self-timed random access memory organized as 1024 words by 4 bits. Memory cell selection is achieved by means of a 10-bit address designated A0 through A9. All of the inputs, address (A), data-in (DiN), write enable ($\overline{\rm WE}$), chip select ($\overline{\rm CS}$) furnish edge triggered registers, whereas outputs (DOUT) have level sensitive transparent latches.

When \overline{CS} is kept low and \overline{WE} is kept high and address is valid on the CLK (\overline{CLK}) rising (falling) edge, read operation is specified. All input data such as \overline{CS} , \overline{WE} and address should be valid during the setup time (tS) and the hold time (tH) with respect to the CLK (\overline{CLK}) rising (falling) edge. This means, input levels are free to change for the rest of the cycle time once input data is held into the input register. Read out data becomes available during CLK low state in which output latches are transpatent. When CLK (\overline{CLK}) state is wide enough than the internal RAM access time, output data become valid in the short delay time (tDR) after the falling (rising)edge of CLK (\overline{CLK}).

The write operation is initiated by the rising (falling) edge of CLK ($\overline{\text{CLK}}$). When $\overline{\text{CS}}$ and $\overline{\text{WE}}$ are kept low and address and DIN are valid on the rising (falling) edge of CLK ($\overline{\text{CLK}}$), data is written into the addressed location. At the same time, data to be written appears on the outputs in the same cycle. Internal write pulse is generated in response to the CLK ($\overline{\text{CLK}}$) rising (falling) edge and fully self-timed. Therefore, external control of write pulse width and care for $\overline{\text{WE}}$ timing with respect to other input signals are not necessary provided that setup time and hold time are met as specified.

CLOCK INPUT

Clock input modes are optional. CLK and CLK inputs can be used in a single ended manner by connecting CLK or CLK to the internal reference voltage (VBB) pin. When CLK and CLK are used as differential inputs, VBB pin is left open.






AC CHARACTERISTICS

(VCC = 0V, VEE = -4.5V $\pm 5\%$, Output Load = 50Ω to -2.0V and 30pF to GND, TC = 0°C to 85°C, unless otherwise noted.)

Parameter	Symbol	Min	Тур	Max	Unit
Clock Pulse Width High	t _{WH(CLK)}	3.0 *1			ns
Clock Pulse Width Low	t _{WL(CLK)}	3.0 *2			ns
Cycle Time	toyo	9.0			ns
Clock Access Time	tA(CLK)			8.0 *3	ns
Output Delay Time	t _{DR}			3.0 *4	ns
Address Setup Time	t _{SA}	1.0			ns
Data Setup Time	t _{SO}	1.0			ns
Write Setup Time	t _{SW}	1.0			ns
Chip Select Setup Time	tsc	1.0			ns
Address Hold Time	t _{HA}	2.0			ns
Data Hold Time	t _{HD}	2.0			ns
Write Hold Time	t _{HW}	2.0			ns
Chip Select Hold Time	t _{HC}	2.0			ns


- *1 Specified at tWL(CLK) > 6.0ns *2 Specified at tWH(CLK) > 6.0ns
- *3 Specified at tWH(CLK) = 3.0ns
 *4 Specified at tWH(CLK) > tA(CLK) max



Rise Time and Fall Time


Parameter	Symbol	Min	Тур	Max	Unit
Output Rise Time	tr		2.0		ns
Output Fall Time	tf		2.0		ns

READ CYCLE TIMING DIAGRAMS





WRTE CYCLE TIMING DIAGRAMS



3


TYPICAL CHARACTERISTICS CURVES


2 -0.7 -0.8 -0.9 -1.0 -5.0 -6.0 VEE, SUPPLY VOLTAGE (V)


Fig. 6 - OUTPUT LOW VOLTAGE


- OUTPUT HIGH VOLTAGE

vs SUPPLY VOLTAGE














Fig. 11 - CLOCK ACCESS TIME
vs CASE TEMPERATURE


(st)
8


0 20 40 60 80

Tc. CASE TEMPERATURE (°C)










PACKAGE DIMENSIONS





ECL 16384 BIT BIPOLAR SELF-TIMED RANDOM ACCESS MEMORY

MBM10486LL-13

16384-BIT BIPOLAR SELF-TIMED RANDOM ACCESS MEMORY

December, 1988 Edition 2.0

The Fujitsu MBM10486LL-13 is fully decoded 16384-bit ECL self-timed read/write random access memory (STRAM). The device is organized as 4096 words by 4 bits, and it features on-chip voltage compensation for improved noise margin.

The STRAM with latched inputs and outputs are fully synchronous to the external clock signal. Write operation is initiated by internal write pulse generator, which is driven by the clock signal given through the CLK ($\overline{\text{CLK}}$) pin and external control of write cycle timing is not necessary. Compared to the traditional RAM, STRAM drastically improves the system level cycle time because signal skews are not necessarily concerned. Also embedded latch circuits allows to decrease the number of device on the board.

Operation for the MBM10486LL is specified over a case temperature range of from 0°C to 75°C (Tc). It is packaged in 28-pin ceramic side brazed DIP and fully compatible with industry standard 10K-series ECL families.

- 4096 words by 4 bits organization
- · On-chip voltage compensation for improved noise margin
- Fully compatible with industory standrad 10K series ECL families

• Cycle time :

13ns

Address access time :

10ns

Power dissipation :

1976mW max

- Total discipation (
- Open emitter output for ease of memory expansion
 D-type latches are used for input and output latches
- Internal write pulse generator
- Optional clock inputs :


single ended or differential

- DOPOS and IOP-II processing
- 28-pin ceramic side-brazed DIP (Suffix: C)

ABSOLUTE MAXIMUM RATINGS (See NOTE)


Rating	Symbol	Value	Unit
VEE Pin Potential to Ground Pin	VEE	+0.5 to -7.0	V
Input Voltage	VIN	+0.5 to VEE	V
Output Current (DC, Output High)	lout	-30	mA
Temperature Under Bias	Tc	-55 to +125	°C
Storage Temperature	T _{STG}	-65 to +150	°C

NOTE: Permanent device damage may occur if the above Absolute Maximum Ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



CERAMIC PACKAGE DIP-28C-A06


PIN ASSIGNMENT (TOP VIEW)



* VCC grounded

Small geometry bipolar IC is occasionally susceptible to be damaged from static voltage or electric fields. It is therefore advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltage to this device.





FUNCTION TRUTH TABLE

<u>cs</u>	WE	DI	CLK/CLK	Output	Mode
н	х	х		L	DISABLE
L	L	L		L	WRITE "L"
L	L	н		н	WRITE "H"
L	н	х		Dout	READ

L: Low voltage level, H: High voltage level, X: Don't care

: Outputs are initiated by rising (falling) edge of CLK (CLK).

PIN DESIGNATION

Symbol	Pin Name
A0 thru A11	Address Inputs
DI1 thru DI4	Data Inputs
DO1 thru DO4	Data Outputs
WE	Write Enable
<u>cs</u>	Chip Select
CLK, CLK	Clock Inputs
VBB	Reference Voltage (-1.29V)
VEE	Supply Voltage (-5.2V)
Vcc	Supply Voltage (0V)
NC	No Connection

GUARANTEED OPERATING CONDITIONS

(Referenced to VCC)

Parameter	Symbol	Min	Тур	Max	Unit	Case Temperature (T _C)
Supply Voltage	V _{EE}	-5.46	-5.2	-4.94	٧	0°C to 75°C

DC CHARACTERISTICS

(VCC = 0V, VEE = -5.2V, Output Load = 50Ω to -2.0V, TC = 0°C to 75°C, unless otherwise noted.)

Parameter	Symbol	Min	Тур	Max	Unit	ТС
Output High Voltage (VIN = VIH max or VI∟ min)	Voн	-1000 -960 -900		-840 -810 -720	mV	0°C 25°C 75°C
Output Low Voltage (VIN = VIн max or VIL min)	Vol	-1870 -1850 -1830		-1665 -1650 -1625	m∨	0°C 25°C 75°C
Output High Voltage (ViN = Viн min or Vi∟ max)	Vонс	-1020 -980 -920			m∨	0°C 25°C 75°C
Output Low Voltage (VIN = VIH min or VIL max)	Volc			-1645 -1630 -1605	m∨	0°C 25°C 75°C
Input High Voltage (Guaranteed Input Voltage High for All Inputs)	VIH	-1145 -1105 -1045		-840 -810 -720	m∨	0°C 25°C 75°C
Input low Voltage (Guaranteed Input Voltage Low for All Inputs)	VIL	-1870 -1850 -1830		-1490 -1475 -1450	mV	0°C 25°C 75°C
Input High Current (VIN = VIH max)	Iн			220	μА	0°C to 75°C
Input Low Current (VIN = VIL min)	IIL	-50			μА	0°C to 75°C
CS Input Low Current (VIN = VIL min)	Iμ	0.5		170	μА	0°C to 75°C
Power Supply Current (All Inputs and All Outputs Open)	IEE	-380			mA	0°C to 75°C
Reference Voltage	V _{BB}	-1405 -1390 -1365		-1230 -1190 -1130	mV	0°C 25°C 75°C

CAPACITANCE

Parameter	Symbol	Min	Тур	Max	Unit
Input Pin Capacitance	CIN		4		pF
Output Pin Capacitance	C _{OUT}		6		pF



MBM10486LL-13

FUNCTIONAL DESCRIPTIONS

The Fujitsu MBM10486LL is fully decoded 16384-bit read/write self-timed random access memory organized as 4096 words by 4 bits. Memory cell selection is achieved by means of a 12-bit address designated A0 through A11. All of the inputs, address (A), data-in (DIN), write enable (WE), chip select (CS) and outputs (DOUT) are level sensitive transparent latches controlled by the clock input (CLK/ CTK). Inputs and outputs become active invertly with respect to the clock signal.

Input latches are transparent when CLK (CEK) goes low (high), and close to hold the data when CLK(CEK) goes high (low) and on the other hand, output latches are transparent when CLK (CEK) goes high (low) and data are held in the output latches when CLK (CEK) goes low (high).


When \overline{CS} is kept low and \overline{WE} is kept high and address is valid on the CLK (\overline{CEK}) rising (falling) edge, read operation is specified. Input data such as \overline{CS} , \overline{WE} and address should be valid during the setup time (ts) and the hold time (th) with respect to the CLK (\overline{CEK}) rising (falling) edge. This means, input level may flucturate during the time other than the required setup and hold times. When CLK (\overline{CEK}) goes high (low), inputs are latched, while previous read data goes through the output latches and appears on the outputs. On the other hand, when CLK (\overline{CEK}) goes low (high), input latches are transparent, while output latches are closed and hold the data from the previous cycle.

When setup time is wide enough, output data becomes valid in the short delay time (tDR) after the rising (falling) edge of CLK (CLK). When setup time is short, output data appears on the outputs after the specified RAM access time (tA(ADD)) similar to the traditional RAM.

The write operation is initiated by the rising (falling) edge of CLK (CLK). When \overline{CS} and \overline{WE} are kept low and Address and DIN are valid on the rising (falling) edge of CLK (\overline{CLK}), data is written into the addressed location during CLK high (\overline{CLK} low) state. At the same time, data to be written appears on the outputs in the same cycle. Internal write pulse is generated in response to the CLK (\overline{CLK}) rising (falling) edge and fully sef-timed. Therefore, external control of write pulse width and care for \overline{WE} timing with respect to other input signals are not necessary provided that setup time and hold time are met as specified.

CLOCK INPUT

Clock input modes are optional. CLK and CLK inputs can be used in a single ended manner by connecting CLK or CLK to the internal reference voltage (VBB) pin. When CLK and CLK are used as differential inputs, VBB pin is left open.






AC CHARACTERISTICS

(VCC = 0V, VEE = -5.2V \pm 5%, Output Load = 50 Ω to -2.0V and 30pF to GND, TC = 0°C to 75°C, unless otherwise noted.)


Parameter	Symbol	Min	Тур	Max	Unit
Clock Pulse Width High	t _{WH(CLK)}	10.0			ns
Clock Pulse Width Low	twl(clk)	3.0			ns
Cycle Time	toyo	13.0			ns
Address Access Time	t _A (ADD)			10.0 *1	ns
Data Access Time	t _{A(DI)}			5.0 *2	ns
Write Access Time	t _{A(W)}			5.0 *3	ns
Chip Select Access Time	t _{A(CS)}			5.0 *4	ns
Clock Access Time	t _{A(CLK)}			11.0 *5	ns
Output Delay Time	t _{DR}			4.0 *6	ns
Address Setup Time	t _{SA}	1.0			ns
Data Setup Time	t _{SD}	1.0			ns
Write Setup Time	tsw	1.0			ns
Chip Select Setup Time	tsc	1.0			ns
Address Hold Time	t _{HA}	2.0			ns
Data Hold Time	t _{HD}	2.0			ns
Write Hold Time	t _{HW}	2.0			ns
Chip Select Hold Time	t _{HC}	2.0			ns


- *1 Specified at tSA = 1.0ns
- *2 Specified at tSD = 1.0ns
- *3 Specified at tsw = 1.0ns
- *4 Specified at tSC = 1.0ns
- *5 Specified at tWL(CLK) = 3.0ns
- *6 Specified when twL(cLK) > tA(cLK) max, tsA > tA(ADD) max, tsC > tA(CS) max, tsD > tA(DI) max, tsW > tA(W) max.






READ CYCLE TIMING DIAGRAMS












MBM10486LL-13


WRTE CYCLE TIMING DIAGRAMS





Rise Time and Fall Time


Parameter	Symbol	Min	Тур	Max	Unit
Output Rise Time	tr		2.0		ns
Output Fall Time	tf		2.0		ns

TYPICAL CHARACTERISTICS CURVES














Fig. 11 - ADDRESS ACCESS TIME vs CASE TEMPERATURE




Fig. 13 - CLOCK ACCESS TIME vs CASE TEMPERATURE




Fig. 10 - SUPPLY CURRENT vs SUPPLY VOLTAGE




Fig. 12 - ADDRESS ACCESS TIME vs SUPPLY VOLTAGE




Fig. 14 CLOCK ACCESS TIME vs SUPPLY VOLTAGE




Fig. 17 - CLOCK PULSE WIDTH HIGH vs CASE TEMPERATURE




Fig. 16 - OUTPUT DELAY TIME vs SUPPLY VOLTAGE






Fig. 18 - CLOCK PULSE WIDTH HIGH vs SUPPLY VOLTAGE





PACKAGE DIMENSIONS





MBM10486RR-13

Nobember, 1988

16384-BIT BIPOLAR SELF-TIMED RANDOM ACCESS MEMORY

The Fujitsu MBM10486RR-13 is fully decoded 16384-bit ECL self-timed read/write random access memory (STRAM). The device is organized as 4096 words by 4 bits. and it features on-chip voltage compensation for improved noise margin.

The STRAM with registered inputs and outputs are fully synchronous to the external clock signal. Write operation is initiated by internal write pulse generator, which is driven by the clock signal given through the CLK (CLK) pin and external control of write is not necessary. Compared to the traditional RAM, STRAM drastically improves the system level cycle time because signal skews are not necessarily concerned. Also embedded register circuits allows to decrease the number of device on the board.

Operation for the MBM10486RR is specified over a case temperature range of from 0°C to 75°C (Tc). It is packaged in 28-pin ceramic side brazed DIP and fully compatible with industry standard 10K-series ECL families.

- 4096 words by 4 bits organization
- On-chip voltage compensation for improved noise margin
- · Fully compatible with industory standrad 10K series ECL families

· Cycle time :

13ns

Output delay time :

· Power dissipation :

2080mW max

- · Open emitter output for ease of memory expansion
- · Edge triggered registers for inputs and outputs
- · Internal write pulse generator

· Optional clock inputs :

single ended or differential

. DOPOS and IOP-II processing

28-pin ceramic side-brazed DIP (Suffix: C)


ABSOLUTE MAXIMUM RATINGS (see NOTE)

Rating	Symbol	Value	Unit
VEE Pin Potential to Ground Pin	VEE	+0.5 to -7.0	V
Input voltage	VIN	+0.5 to VEE	V
Output Current (DC, Output High)	Гоит	-30	mA
Temperature under bias	Tc	-55 to +125	°C
Storage Temperature	T _{STG}	-65 to +150	°C

NOTE: Permanent device damage may occur if the above Absolute Maximum Ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ADVANCE INFORMATI Edition 1.0 CERAMIC PACKAGE DIP-28C-A06

PIN ASSIGNMENT (TOP VIEW)



Small geometry bipolar IC is occasionism, susceptible to be damaged from static voltage or static fields. It is therefore advised that the the avoid application of any voltage higher than maximum rated voltage to this device.



MBM10486RL-13

Nobember, 1988

16384-BIT BIPOLAR SELF-TIMED RANDOM ACCESS MEMORY

The Fujitsu MBM10486RL-13 is fully decoded 16384-bit ECL self-timed read/write random access memory (STRAM). The device is organized as 4096 words by 4 bits, and it features on-chip voltage compensation for improved noise margin.

The STRAM with registered inputs and latched outputs are fully synchronous to the external clock signal. Write operation is initiated by internal write pulse generator, which is driven by the clock signal given through the CLK (CLK) pin and external control of write cycle timing is not necessary. Compared to the traditional RAM, STRAM drastically improves the system level cycle time because signal skews are not necessarily concerned. Also embedded register/latch circuits allows to decrease the number of device on the board.

Operation for the MBM10486RL is specified over a case temperature range of from 0°C to 75°C (Tc). It is packaged in 28-pin ceramic side brazed DIP and fully compatible with industry standard 10K-series ECL families.

- 4096 words by 4 bits organization
- On-chip voltage compensation for improved noise margin
- Fully compatible with industory standrad 10K series ECL families

Cycle time :

13ns

Output delay time :

3ns

• Power dissipation :

2080mW max

- Open emitter output for ease of memory expansion
- Level-sensitive D-type latch for output and edge triggered registers for inputs
- · Internal write pulse generator

· Optional clock inputs :

single ended or differential

DOPOS and IOP-II processing


28-pin ceramic side-brazed DIP (Suffix: C)

ABSOLUTE MAXIMUM RATINGS (See NOTE)

Rating	Symbol	Value	Unit
VEE Pin Potential to Ground Pin	VEE	+0.5 to -7.0	V
Input voltage	VIN	+0.5 to VEE	V
Output Current (DC, Output High)	Гоит	-30	mA
Temperature under bias	Tc	~55 to +125	°C
Storage Temperature	T _{STG}	-65 to +150	°C

NOTE: Permanent device damage may occur if the above Absolute
Maximum Ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Edition 1.0 ADVANCE CERAMIC PACKAGE DIP-28C-A06



Small geometry bipolar IC is occasionally susceptible to be damaged from static voltage or electric fields. It is therefore advised that ectric fields. It is therefore advised tha rmal precautions be taken to avoid application of any voltage higher than maximum rated voltage to this device.



MBM100486LL-13

16384-BIT BIPOLAR SELF-TIMED RANDOM ACCESS MEMORY

The Fujitsu MBM100486LL-13 is fully decoded 16384-bit ECL self-timed read/write random access memory (STRAM). The device is organized as 4096 words by 4 bits, and it features on-chip voltage/temperature compensation for improved noise margin.

The STRAM with latched inputs and outputs are fully synchronous to the external clock signal. Write operation is initiated by internal write pulse generator, which is driven by the clock signal given through the CLK (CLR) pin and external control of write cycle timing is not necessary. Compared to the traditional RAM, STRAM drastically improves the system level cycle time because signal skews are not necessarily concerned. Also embedded latch circuits allows to decrease the number of device on the board.

Operation for the MBM100486LL is specified over a case temperature range of from 0°C to 85°C (Tc). It is packaged in 28-pin ceramic side brazed DIP and fully compatible with industry standard 100K-series ECL families.

- 4096 words by 4 bits organization
- On-chip voltage/temperature compensation for improved noise margin
- Fully compatible with industory standrad 100K series ECL families

• Cvcle time :

200

Address access time :

10ns

• Power dissipation :

1710mW max

- · Open emitter output for ease of memory expansion
- D-type latches are used for input and output latches
- Internal write pulse generator

Optional clock inputs :

single ended or differential


- DOPOS and IOP-II processing
- 28-pin ceramic side-brazed DIP (Suffix: C)

ABSOLUTE MAXIMUM RATINGS (See NOTE)

Rating	Symbol	Value	Unit
VEE Pin Potential to Ground Pin	VEE	+0.5 to -7.0	· V
Input Voltage	ViN	+0.5 to VEE	V
Output Current (DC, Output High)	lout	-30	mA
Temperature Under Bias	Tc	-55 to +125	°C
Storage Temperature	T _{STG}	-65 to +150	°C


NOTE: Permanent device damage may occur if the above Absolute Maximum Ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

December, 1988 Edition 2.0



CERAMIC PACKAGE DIP-28C-A06

PIN ASSIGNMENT (TOP VIEW)




* VCC grounded

Small geometry bipolar IC is occasionally susceptible to be damaged from static voltage or electric fields. It is therefore advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltage to this device.



MBM100486LL-13



FUNCTION TRUTH TABLE

<u>c</u> s	WE	DI	CLK/CLK	Output	Mode
н	х	х		L	DISABLE
L	L	L	····/<	L	WRITE "L"
L	L	н	····/<	н	WRITE "H"
L	Ŧ	Х		Dout	READ

L : Low voltage level, H : High voltage level, X : Don't care

PIN DESIGNATION

Symbol	Pin Name
A0 thru A11	Address Inputs
DI1 thru DI4	Data Inputs
DO1 thru DO4	Data Outputs
WE	Write Enable
<u>cs</u>	Chip Select
CLK, CLK	Clock Inputs
VBB	Reference Voltage (-1.32V)
VEE	Supply Voltage (-4.5V)
Vcc	Supply Voltage (0V)
NC	No Connection

[:] Outputs are initiated by rising (falling) edge of CLK (CLK).

GUARANTEED OPERATING CONDITIONS

(Referenced to VCC)

Parameter	Symbol	Min	Тур	Max	Unit	Case Temperature (T _C)
Supply Voltage	V _{EE}	-5.7	-4.5	-4.2	٧	0°C to 85°C

^{*}Guaranteed Operating Conditions define those limits over which the functionality of the device is guaranteed.

DC CHARACTERISTICS

(VCC = 0V, VEE = -4.5V, Output Load = 50Ω to -2.0V, TC = 0°C to 85°C, unless otherwise noted.)

Parameter	Symbol	Min	Тур	Max	Unit
Output High Voltage (VIN = VIH max or VIL mln)	V _{OH}	-1025		-880	m∨
Output Low Voltage (VIN = VIH max or VI∟ mln)	VoL	-1810		-1620	mV
Output High Voltage (VIN = VIH min or VIL max)	Vонс	-1035			m∨
Output Low Voltage (VIN = VIH min or VIL max)	Volc			-1610	mV
Input High Voltage (Guaranteed Input Voltage High for All Inputs)	VIH	-1165		-880	m∨
Input low Voltage (Guaranteed Input Voltage Low for All Inputs)	VIL	-1810		-1475	m∨
Input High Current (VIN = VIH max)	hi			220	μА
Input Low Current (VIN = VI∟ min)	I⊫	-50			μА
CS Input Low Current (VIN = VIL min)	I⊫	0.5		170	μА
Power Supply Current (All Inputs and All Outputs Open)	lee	-380			mA
Reference Voltage	V _{BB}	-1390		-1250	mV

CAPACITANCE

Parameter	Symbol	Min	Тур	Max	Unit
Input Pin Capacitance	CIN		4		pF
Output Pin Capacitance	C _{OUT}		6		pF

FUNCTIONAL DESCRIPTIONS

The Fujitsu MBM10486LL is fully decoded 16384-bit read/write self-timed random access memory organized as 4096 words by 4 bits. Memory cell selection is achieved by means of a 12-bit address designated A0 through A11. All of the inputs, address (A), data-in (DIN), write enable (WE), chip select (CS) and outputs (DOUT) are level sensitive transparent latches controlled by the clock input (CLK/ CTK). Inputs and outputs become active invertly with respect to the clock signal.

Input latches are transparent when CLK (CLK) goes low (high), and close to hold the data when CLK(CLK) goes high (low) and on the other hand, output latches are transparent when CLK (CLK) goes high (low) and data are held in the output latches when CLK (CLK) goes low (high).


When \overline{CS} is kept low and \overline{WE} is kept high and address is valid on the CLK (\overline{CLK}) rising (falling) edge, read operation is specified. Input data such as \overline{CS} , \overline{WE} and address should be valid during the setup time (ts) and the hold time (tH) with respect to the CLK (\overline{CLK}) rising (falling) edge. This means, input level may flucturate during the time other than the required setup and hold times. When CLK (\overline{CLK}) goes high (low), inputs are latched, while previous read data goes through the output latches and appears on the outputs. On the other hand, when CLK (\overline{CLK}) goes low (high), input latches are transparent, while output latches are closed and hold the data from the previous cycle.

When setup time is wide enough, output data becomes valid in the short delay time (tDR) after the rising (falling) edge of CLK (CLK). When setup time is short, output data appears on the outputs after the specified RAM access time (ta(ADD)) similar to the traditional RAM.

The write operation is initiated by the rising (falling) edge of CLK (CLK). When \overline{CS} and \overline{WE} are kept low and Address and DIN are valid on the rising (falling) edge of CLK (CLK), data is written into the addressed location during CLK high (CLK low) state. At the same time, data to be written appears on the outputs in the same cycle. Internal write pulse is generated in response to the CLK (CLK) rising (falling) edge and fully sef-timed. Therefore, external control of write pulse width and care for \overline{WE} timing with respect to other input signals are not necessary provided that setup time and hold time are met as specified.

CLOCK INPUT

Clock input modes are optional. CLK and CLK inputs can be used in a single ended manner by connecting CLK or CLK to the internal reference voltage (VBB) pin. When CLK and CLK are used as differential inputs, VBB pin is left open.




AC CHARACTERISTICS


(VCC = 0V, VEE = -4.5V \pm 5%, Output Load = 50 Ω to -2.0V and 30pF to GND, TC = 0°C to 85°C, unless otherwise noted.)


Parameter	Symbol	Min	Тур	Max	Unit
Clock Pulse Width High	t _{WH(CLK)}	10.0			ns
Clock Pulse Width Low	t _{WL(CLK)}	3.0			ns
Cycle Time	toyo	13.0			ns
Address Access Time	t _{A(ADD)}			10.0 *1	ns
Data Access Time	t _{A(DI)}			5.0 *2	ns
Write Access Time	t _{A(W)}			5.0 *3	ns
Chip Select Access Time	t _{A(CS)}			5.0 *4	ns
Clock Access Time	t _{A(CLK)}			11.0 *5	ns
Output Delay Time	t _{DR}			4.0 *6	ns
Address Setup Time	t _{SA}	1.0			ns
Data Setup Time	t _{SD}	1.0			ns
Write Setup Time	tsw	1.0			ns
Chip Select Setup Time	tsc	1.0			ns
Address Hold Time	t _{HA}	2.0			ns
Data Hold Time	t _{HD}	2.0			ns
Write Hold Time	t _{HW}	2.0			ns
Chip Select Hold Time	t _{HC}	2.0			ns


- *1 Specified at tsA = 1.0ns
- *2 Specified at tSD = 1.0ns
- *3 Specified at tsw = 1.0ns
- *4 Specified at tSC = 1.0ns
- *5 Specified at tWL(CLK) = 3.0ns
- *6 Specified when twL(CLK) > $t_A(CLK)$ max, $t_{SA} > t_A(ADD)$ max, $t_{SC} > t_A(CS)$ max, $t_{SD} > t_A(DI)$ max, $t_{SW} > t_A(W)$ max.




READ CYCLE TIMING DIAGRAMS







WRTE CYCLE TIMING DIAGRAMS



Rise Time and Fall Time

Parameter	Symbol	Min	Тур	Max	Unit
Output Rise Time	tr		2.0		ns
Output Fall Time	tf		2.0		ns

TYPICAL CHARACTERISTICS CURVES

Fig. 3 - OUTPUT HIGH VOLTAGE vs CASE TEMPERATURE




Fig. 5 - OUTPUT LOW VOLTAGE vs CASE TEMPERATURE




Fig. 7 - REFERENCE VOLTAGE vs CASE TEMPERATURE




Fig. 4 - OUTPUT HIGH VOLTAGE vs SUPPLY VOLTAGE




Fig. 6 - OUTPUT LOW VOLTAGE
vs SUPPLY VOLTAGE





Fig. 8 - REFERENCE VOLTAGE vs SUPPLY VOLTAGE






Fig. 11 - ADDRESS ACCESS TIME vs CASE TEMPERATURE




Fig. 13 - CLOCK ACCESS TIME vs CASE TEMPERATURE




Fig. 10 - SUPPLY CURRENT vs SUPPLY VOLTAGE




Fig. 12 - ADDRESS ACCESS TIME vs SUPPLY VOLTAGE





Fig. 14 CLOCK ACCESS TIME vs SUPPLY VOLTAGE








Fig. 17 - CLOCK PULSE WIDTH HIGH vs CASE TEMPERATURE




Fig. 16 - OUTPUT DELAY TIME vs SUPPLY VOLTAGE






Fig. 18 - CLOCK PULSE WIDTH HIGH



PACKAGE DIMENSIONS





MBM100486RR-13

Nobember, 1988

16384-BIT BIPOLAR SELF-TIMED RANDOM ACCESS MEMORY

The Fujitsu MBM100486RR-13 is fully decoded 16384-bit ECL self-timed read/write random access memory (STRAM). The device is organized as 4096 words by 4 bits, and it features on-chip voltage/temperature compensation for improved noise margin.

The STRAM with registered inputs and outputs are fully synchronous to the external clock signal. Write operation is initiated by internal write pulse generator, which is driven by the clock signal given through the CLK (CLK) pin and external control of write is not necessary. Compared to the traditional RAM, STRAM drastically improves the system level cycle time because signal skews are not necessarily concerned. Also embedded register circuits allows to decrease the number of device on the board.

Operation for the MBM100486RR is specified over a case temperature range of from 0°C to 85°C (Tc). It is packaged in 28-pin ceramic side brazed DIP and fully compatible with industry standard 100K-series ECL families.

- 4096 words by 4 bits organization
- On-chip voltage/temperature compensation for improved noise margin
- Fully compatible with industory standrad 100K series ECL families

• Cycle time :

13ns

Output delay time :

3ns

Power dissipation :

- 1800mW max
- Open emitter output for ease of memory expansion
- Edge triggered registers for inputs and outputs
- Internal write pulse generator

Optional clock inputs :

single ended or differential

DOPOS and IOP-II processing

• 28-pin ceramic side-brazed DIP (Suffix: C)


ABSOLUTE MAXIMUM RATINGS (See NOTE)

Rating	Symbol	Value	Unit
VEE Pin Potential to Ground Pin	VEE	+0.5 to -7.0	٧
Input voltage	ViN	+0.5 to VEE	v
Output Current (DC, Output High)	lout	-30	mA
Temperature under bias	Тс	-55 to +125	°C
Storage Temperature	T _{STG}	-65 to +150	°C

NOTE: Permanent device damage may occur if the above Absolute Maximum Ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

CERAMIC PACKAGE
DIP-28C-A06

PIN ASSIGNMENT (TOP VIEW)



Small geometry bipolar IC is occasionally susceptible to be damaged from static voltage or electric fields. It is therefore advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltage to this device.



MBM100486RL-13

Nobember, 1988 Edition 1.0

16384-BIT BIPOLAR SELF-TIMED RANDOM ACCESS MEMORY

The Fujitsu MBM100486RL-13 is fully decoded 16384-bit ECL self-timed read/write random access memory (STRAM). The device is organized as 4096 words by 4 bits, and it features on-chip voltage/temperature compensation for improved noise margin.

The STRAM with registered inputs and latched outputs are fully synchronous to the external clock signal. Write operation is initiated by internal write pulse generator, which is driven by the clock signal given through the CLK (CLK) pin and external control of write cycle timing is not necessary. Compared to the traditional RAM, STRAM drastically improves the system level cycle time because signal skews are not necessarily concerned. Also embedded register/latch circuits allows to decrease the number of device on the board.

Operation for the MBM100486RL is specified over a case temperature range of from 0°C to 85°C (Tc). It is packaged in 28-pin ceramic side brazed DIP and fully compatible with industry standard 100K-series ECL families.

- 4096 words by 4 bits organization
- On-chip voltage/temperature compensation for improved noise margin
- Fully compatible with industory standrad 100K series ECL families

Cycle time :

13ns

Output delay time :

3ns

· Power dissipation :

1800mW max

- Open emitter output for ease of memory expansion
- Level-sensitive D-type latch for output and edge triggered registers for inputs
- Internal write pulse generator
- Optional clock inputs :

single ended or differential


DOPOS and IOP-II processing

• 28-pin ceramic side-brazed DIP (Suffix: C)

ABSOLUTE MAXIMUM RATINGS (See NOTE)


Rating	Symbol	Value	Unit
VEE Pin Potential to Ground Pin	VEE	+0.5 to -7.0	٧
Input voltage	VIN	+0.5 to VEE	٧
Output Current (DC, Output High)	Гоит	-30	mA
Temperature under bias	Тс	-55 to +125	°C
Storage Temperature	T _{STG}	-65 to +150	°C

NOTE: Permanent device damage may occur if the above Absolute Maximum Ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



CERAMIC PACKAGE DIP-28C-A06

PIN ASSIGNMENT (TOP VIEW)



Small geometry bipolar IC is occasionally susceptible to be damaged from static voltage or electric fields. It is therefore advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltage to this device.



MB7700H SERIES ECL BIPOLAR RANDAM ACCESS MEMORY

The Fujitsu MB7700H series are ECL 4096-bit read/write randam access memories designed for applications of high-speed scratch pad, control and buffer storage. This device consists of 256 words x 4 bits memory array. By means of the metal options, several kinds of organization for various usages within a system are realized. (e.g. 256 words x 16 bits, 512 words x 8 bits and so on.)

The MB7700H series offers extremely small cell'size realized through the use of IOP-II (Isolation by Oxide and Polysilicon) processing. As a result, very fast access time is achieved.

256 words x 16 bits organization (basic)

• On-chip voltage compensation for improved noise margin

· Fully compatible with 10K ECL families

Address access time

: 5 ns max. : 4 ns typ.

Power dissipation

: 6.0 W max.

: 3.6 W typ.

· Open emitter output for ease of memory expansion


• 60 Pin FLAT package

ABSOLUTE MAXIMUM RATINGS (See NOTE)

Rating	Symbol	Value	Unit
VEE1 Pin Potential to Ground Pin(VCC)	VEE1	+0.5 to -7.0	٧
VEE2 Pin Potential to Ground Pin(VCC)	VEE2	+0.5 to -7.0	V
Input Voltage	VIN	+0.5 to VEE	٧
Output Current (DC, Output High)	IOUT	-30	mA
Temperature under Bias	TA	-25 to 100	°C
Storage Temprature	TSTG	-55 to +125	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet.

November 1988




PIN ASSIGNMENT

See page: 6 to 9

Small geometry bipolar integrated circuits are occasionally susceptible to damage from static voltages or electric fields. It is therefore advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this device.





FUJITSU

GUARANTEED OPERATING CONDITIONS (Referenced to VCC)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	VEE1	-3.78	-3.60	-3.42	٧
Supply Voltage	VEE2	-5.46	-5.20	-4.94	V
Operating Temprature	TA	0		55	°C

DC CHARACTERISTICS

MB7701H / MB7702H / MB7703H / MB7704H / MB7705H / MB7706H VCC = VCCO = 0 V, VEE1 = -3.6 V, VEE2 = -5.2 V Output Load = 50 Ohm to -2.0 V, Airflow ≥ 5m/s, unless otherwise noticed.

Paramet	er	Symbol	Min	Тур	Max	Unit	TA
Output High Voltage (VIN = VIH max or VIL min)		VOH	-1000 -960 -925		-840 -810 -755	mV	0°C 25°C 55°C
Output Low Voltage (VIN = VIH max or VIL min)		VOL	-1870 -1850 -1840		-1630 -1615 -1600	mV	0°C 25°C 55°C
Output High Voltage (VIN = VIH min or VIL max)		VOHC	-1020 -980 -945			m∨	0°C 25°C 55°C
Output Low Voltage (VIN = VIH min or VIL max)		VOLC	·		-1610 -1595 -1580	mV	0°C 25°C 55°C
Input High Voltage		VIH	-1145 -1105 -1070		-840 -810 -755	mV	0°C 25°C 55°C
Input Low Voltag	е	VIL	-1870 -1850 -1840		-1490 -1475 -1460	mV	0°C 25°C 55°C
Input High Current	Address Data In	IIH(A) IIH(DI)			220 220	μA μA	0°Cto55°C
(VIN = VIH max)					220 220	μA μA	0-0055-0
Input Low Current	Address Data In	IIL(A) IIL(DI)			170 170	μA μA	0°Cto55°C
(VIN = VIL min) Write Enable Block Select		IIL(WE) IIL(BS)	0.5		170 170	μA μA	0 00055 0
Power Supply Current		IEE1	-480			mA	0°Cto55°C
Power Supply Cur	rent	IEE2	-800			mA	0°Cto55°C


CAPACITANCE

Parameter	Symbol	Min	Тур	Max	Unit
Input Capacitance	CIN			6.5	pF
Output Capacitance	COUT			8.0	pF




AC CHARACTERISTICS

(VCC=VCCO=0V, VEE1=-3.6V±5%, VEE2=-5.2V±5%, Output Load=50 Ω to -2.0V and 10pF to GND, TC = 0°C to 55°C. Airflow \geq 5m/s , unless otherwise noticed.)



READ CYCLE


Parameter	Symbol	Min	Тур	Max	Unit
Address Access Time	tAA	1.5		5.0	ns
Block Select Access Time	tAB	0.5		3.0	ns
Block Select Recovery Time	tRB	0.5		3.0	ns





WRITE CYCLE


Parameter	Symbol	Min	Тур	Max	Unit
Write Pluse Width	tWW	3.5			ns
Address Set Up Time	tSA	1.5			ns
Block Select Set Up Time	tSB	1.5			ns
Data Set Up Time	tSD	0.5			ns
Address Hold Time	tHA	1.5			ns
Block Select Hold Time	tHB	1.5			ns
Data Hold Time	tHD	2.5			ns
Write Disable Time	tWS			4.0	ns
Write Recovery Time	tWR			4.0	ns



RISE TIME and FALL TIME

Parameter	Symbol	Min	Тур	Max	Unit
Output Rise Time	tr		1.0		ns
Output Fall Time	tf		1.0		ns

TOP VIEW



PIN ASSIGNMENT

Part No. Pin No.	7701H	7702Н	7703H	7704H	7705H	7706H
1	DO ₂₃ a	DO3.a	DO3.a	DO3.a	DO3.a	DO _{0.ac}
- 2	DO _{01.a}	DO2.a	DO _{2.a}	DO _{2.a}	DO _{2.a}	DO _{1.ac}
3	A _O	A ₀	A ₀	A _{0.ab}	A _O	A _{0.ab}
4	A ₁	A ₁	A ₁	A _{1.ab}	A ₁	A _{1.ab}
5	A ₂	A ₂	A ₂	A _{2.ab}	A ₂	A ₂
6	A ₃	A ₃	A ₃	A _{3.ab}	. A ₃	A ₃
7	DO _{01.b}	DO0.b	DO _{0.b}	DO _{0.b}	DO _{O.b}	DI _{0.ab}
8	DO _{23.b}	DO1.b	DO _{1.b}	DO1.b	DO _{1.b}	DI _{1.ab}
9	DI _{O.b}	DO2.b	DO _{2.b}	DO _{2.b}	DO _{2.b}	DI _{2.ab}
10	DI _{1.b}	DO3.b	DO3.b	DO3.b	DO3.b	DI3.ab
11	A ₄	A4	A4	A4.ab	A ₄	A ₄
12	Å ₅	A ₅	A ₅	A _{5.ab}	A ₅	A ₅
13	A ₆	A ₆	A ₆	A _{6.ab}	A ₆	A ₆
14	A7	A7	A ₇	A _{7.ab}	A7	A ₇
15	DI _{2.b}	DI _{1.ab}	DI _{1.b}	DI _{1.ab}	DI.b	
16	DI _{3.b}	DI _{O.ab}	DI _{O.b}	DI _{O.ab}	BS ₃	BS _{0.ab}
17			BS.b	BS.b	BS ₂	BS _{1.ab}
18	WE.b	WE.bd	WE.ab	WE.ab	WE.b	WE.bd
19	WE.d	BS.cd	BS.d	BS.d	WE.d	
20						BS _{3.cd}
21	BS ₂	DI3.cd	DI _{3.b}	DI _{3.cd}		BS _{2.cd}
22	BS ₁	DI _{2.cd}	DI _{2.b}	DI _{2.cd}	b. Id	
23		DO1.d	DO1.d	DO _{1.d}	DO1.d	DO3.bd
24		DO _{0.d}	DO _{0.d}	DO0.d	DO _{0.d}	DO2.bd
25	DO _{23.d}	DO3.d	DO3.d	DO3.d	DO3.d	DO _{0.bd}
26	DO _{01.d}	DO _{2.d}	DO _{2.d}	DO2.d	DO _{2.d}	DO _{1.bd}
27	DI3.d		DI _{1.d}	A _{0.cd}		A _{0.cd}


				· · · · · · · · · · · · · · · · · · ·		
Part No. Pin No.	7701H	7702위	7703H	7704H	7705H	7706H
28	DI _{2.d}		DI _{O.d}	A _{1.cd}		A _{1.cd}
29	DI _{1.d}		DI _{2.d}	A _{2.cd}		
30	DI _{O.d}		DI _{3.d}	A _{3.cd}		
31	DO _{01.C}	DO _{0.c}	DO _{0.c}	DO _{0.c}	DO0.c	DI _{O.cd}
32	DO _{23.c}	DO _{1.c}	DO _{1.c}	DO _{1.c}	DO _{1.c}	DI _{1.cd}
33	DI _{0.c}	DO _{2.c}	DO _{2.c}	DO _{2.c}	DO _{2.c}	DI _{2.cd}
34	DI _{1.c}	DO3.c	DO3.c	DO3.c	DO3.c	DI _{3.cd}
35			DI _{2.c}	A _{4.cd}		
36			DI _{3.c}	A _{5.cd}		
37	DI3.C		DI _{1.c}	A _{6.cd}		
38	DI _{2.c}		DI _{0.c}	A7.cd		
39	BS ₃	DI _{1.cd}	DI _{3.a}	DI _{1.cd}	DI.c	
40	BS ₀	DI _{0.cd}	DI _{2.a}	DI _{0.cd}	BS ₀	BS _{0.cd}
41			BS.c	BS.c	BS ₁	BS _{1.cd}
42	WE.c	WE.ac	WE.cd	WE.cd	WE.c	WE.ac
43	WE.a	BS.ab	BS.a	BS.a	WE.a	
44						BS _{3.ab}
45	DI _{O.a}	DI3.ab	DI _{O.a}	DI3.ab		BS _{2.ab}
46	DI _{1.a}	DI _{2.ab}	DI _{1.a}	DI _{2.ab}	DI.a	
47	DI _{2.a}	DO _{1.a}	DO _{1.a}	DO _{1.a}	DO _{1.a}	DO3.ac
48	DI _{3.a}	DO _{0.a}	DO _{0.a}	DO _{O.a}	DO _{O.a}	DO _{2.ac}
49	VCC.a	VCC.a	VCC.a	vcc.a	vcc.a	VCC.a
50	vcco	vcco	vcco	vcco	vcco	vcco
51	vcc	vcc	vcc	vcc	vcc	vcc
52	VEE2	VEE2	VEE2	VEE2	VEE2	VEE2

Part No. Pin No.	7701H	7702H	7703H	7704H	7705H	7706H
53	VEE1	VEE1	VEE1	VEE1	VEE1	VEE1
54	VEE2.	VEE2	VEE2	VEE2	VEE2	VEE2
55	VCC	vcc	vcc	VCC	VCC	VCC
56	VCCO	vcco	vcco	vcco	vcco	vcco
57	VCC	vcc	vcc	vcc	VCC	vcc
58	VEE2	VEE2	VEE2	VEE2	VEE2	VEE2
59	VEE1	VEE1	VEE1	VEE1	VEE1	VEE1
60	VEE2	VEE2	VEE2	VEE2	VEE2	VEE2

$$VCC = VCCO = 0 V$$
, $VEE1 = -3.6 V$, $VEE2 = -5.2 V$


```
NOTE) Pin name definition

\begin{array}{c}
DO_{1.a} \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
& \longrightarrow \\
&
```




- Values in () show the number of external pins having the same pin name.
- 2) "a" , "b" , "c" and "d" in the boxes show four memory planes in a chip.

INTERNAL PLANE CONNECTION DIAGRAM FOR MB7702H




- Values in () show the number of external pins having the same pin name.
- 2) "a" , "b" , "c" and "d" in the boxes show four memory planes in a chip.




- Values in () show the number of external pins having the same pin name.
- 2) "a" , "b" , "c" and "d" in the boxes show four memory planes in a chip.

INTERNAL PLANE CONNECTION DIAGRAM FOR MB7704H




- Values in () show the number of external pins having the same pin name.
- 2) "a" , "b" , "c" and "d" in the boxes show four memory planes in a chip.



- Values in () show the number of external pins having the same pin name.
- 2) "a" , "b" , "c" and "d" in the boxes show four memory planes in a chip.

INTERNAL PLANE CONNECTION DIAGRAM FOR MB7706H




Note

- Values in () show the number of external pins having the same pin name.
- "a" , "b" , "c" and "d" in the boxes show four memory planes in a chip.



60-LEAD CERAMIC (METAL SEAL) FLAT PACKAGE (CASE NO.: FPT-60C-A01)



Notes:

©1988 FUJITSU LIMITED F60001S-1C

1. Cooling fin center is within .020(0.50)

2. Bottom pattern of ceramic base is connected to $V_{\mbox{\scriptsize CC}}$.

Dimensions in inches (millimeters)

Programmable ROMs

Page	Device	Maximum Access Time(ns)	Capacity	Package Options	
4-47	MB7111E/H/L MB7112E/H/Y/L	35/25/50 35/25/20/50	256 bits (32w x 8b)	16-pin Ceramic 16-pin Plastic 16-pin Plastic	DIP DIP FPT
4–67	MB7113E/L MB7114E/H/L	40/50 40/30/50	1024 bits (256w x 4b)	16-pin Ceramic 16-pin Plastic 16-pin Plastic	DIP DIP FPT
4–87	MB7115E/H/L MB7116E/H/Y/L	45/35/60 45/35/30/60	2048 bits (512w x 4b)	16-pin Ceramic 16-pin Plastic 20-pad Ceramic	DIP DIP LCC
4-103	MB7117E/H/L MB7118E/H/L	45/35/60 45/35/60	2048 bits (256w x 8b)	20-pin Ceramic 20-pin Plastic 20-pin Plastic 20-padCeramic	DIP DIP FPT LCC
4-119	MB7121E/H/L MB7122E/H/Y/L	45/35/60 45/35/30/60	4096 bits (1024w x 4b)	18-pin Ceramic 18-pin Plastic 20-padCeramic	DIP DIP LCC
4–135	MB7123E/H/L MB7124E/H/Y/L	45/35/60 45/35/30/60	4096 bits (512w x 8b)	20-pin Ceramic 20-pin Plastic 20-pin Plastic 20-padCeramic	DIP DIP FPT LCC
4-151	MB7127E/H/L MB7128E/H/Y/L	55/45/70 55/45/35/70	8192 bits (2048w x 4b)	18-pin Ceramic 18-pin Plastic 18-padCeramic	DIP
4-167	MB7131E/H/L/-SK MB7132E/H/Y/L/-SK	55/45/70 55/45/35/70	8192 bits (1024w x 8b)	24-pin Ceramic 24-pin Ceramic 24-pin Plastic 24-pin Ceramic 28-pad Ceramic	SKDIP DIP FPT
4-183	MB7133E/H MB7134E/H/Y	55/45 55/45/35	16384 bits (4096w x 4b)	20-pin Ceramic 28-padCeramic	

Programmable ROMs

(Continued)

Page	Device	Maximum Access Time(ns)	Capacity	Package Options	
4–199	MB7137E/H/-SK MB7138E/H/Y/-SK	55/45 55/45/35	16384 bits (2048w x 8b)	24-pin Ceramic 24-pin Ceramic 24-pin Plastic 24-pin Ceramic 28-padCeramic	DIP DIP FPT
4-215	MB7142E/H	65/55	32768 bits (4096w x 8b)	24-pin Ceramic 24-pin Ceramic 28-padCeramic	
4-231	MB7144E/H	65/55	65536 bits (8192w x 8b)	24-pin Ceramic	DIP FPT LCC
4-247	MB7151E/H MB7152E/H/Y	55/45 55/45/35	16384 bits (4096w x 4b)	20-pin Ceramic 20-pin Plastic	DIP DIP
4-263	MB71A38-25 MB71A38-35	25 35	16384 bits (2048w x 8b)	24-pin Ceramic 24-pin Plastic 24-pin Ceramic 24-pin Plastic	DIP
4-277	MB71C44-35 MB71C44-45	35 45	65535 bits (8192w x 8b)	24-pin Ceramic 24-pin Ceramic 24-pin Plastic 24-pin Plastic 24-pin Ceramic 28-pad Ceramic	SKDIP DIP SKDIP
4-293	MB71C46-35 MB71C46-45	35 45	131072 bits (16384w x 8b)	28-pin Ceramic 28-pin Plastic	DIP DIP
4-307	MB7226RA-20/-25/-25W MB7226RA-20L/-25L/-25LW MB7226RS-20/-25/-25W	20/25/25 20/25/25 20/25/25	4096 bits (512w x 8b)		DIP FPT LCC
4-323	MB7232RA-20/-25/-25W MB7232RS-20/-25/-25W	20/25/25 20/25/25	8192 bits (1024w x 8b)		
4-339	MB7238RA-20/-25/-25W MB7238RS-20/-25/-25W	20/25/25 20/25/25	16384 bits (2048w x 8b)	24-pin Ceramic 24-pin Ceramic 28-padCeramic	



Registered PROMs A Solution to High Speed Digital Design

Application Note

> May 1988 Edition 1.0

Registered PROMs A Solution to High Speed Digital Design

by Mohammad Shakaib Iqbal

Fujitsu Microelectronics, Inc.

Copyright © 1988 by Fujitsu Microelectronics, Inc.
Publication Number OV0155-885F1

ABSTRACT

Programmable read only memories are widely used in digital systems. The applications vary from its use as a logic implementor to its classic application as instruction storage for microprogram control store and software for microprocessor programs.

A family of registered PROMs offer new savings for system designers. The registered PROM class features on chip, "D" type output registers which are useful for pipelined microprogrammable systems as well as for state machine implementations. The microinstruction in the microprogram control which is held in wide instruction registers can now be incorporated into the PROM chip. This feature saves power, improves the system cycle time and economizes board space over the past method of utilizing an external register.

This document covers the use of registered PROMs in computer architecture and many other practical system's applications.

TABLE OF CONTENTS

Abstract	i
Introduction	
The Registered	PROM Family: A Discussion on Architectures 1
The Application	Advantages
The Family \dots	
	5
	ered Registers 5
	is and Asynchronous Enable 5
_	ble Initialization
	on Areas
•	-Classic Application (Storage Element)
	ing and Microprogram Control Store
	Application
_	or Image Processing
	tation by using Registered Proms
	Number (PRN) Generator
Generation of P	RN Sequences
Conclusion	
References:	
Figure 1.	Typical Registered PROM Block Diagram
Figure 2.	Block Diagrams of Fujitsu's 1k x 8 Registered PROMs 4
Figure 3.	Synchronous & Asynchronous Enable
Figure 4.	Application of Synchronous Enable 2k x 8
Figure 5.	Typical Digital System Combination of Data and Control Parts 9
Figure 6.	Typical Microprogrammable Architecture
Figure 7.	Overlapping of Fetch and Execution of Microinstruction Cycles 12
Figure 8.	Block Diagram of a Complex Pipelined CPU Utilizing
	Registered PROMs
Figure 9.	Typical Implementation of a Microcontroller 14
Figure 10.	Lookup Table Application of Registered PROMs
Figure 11.	AND - OR Array 17
Figure 12.	An "n" - Stage Shift Register With Feedback
Figure 13.	A Four-Stage Linear Shift Register With Feedback
	f (SO, S1, S2, S3) = S1 + S0
Figure 14.	A Four-Stage PRN Generator Implemented With
	Registered PROMs 22

4

INTRODUCTION

In digital system design, whether it is microprogrammable computer architecture, state machine implementation, or simply a logic implementation, combining different devices in one single chip offers considerable advantage in terms of board space savings and speed enhancement.

THE REGISTERED PROM FAMILY: A Discussion on Architectures

PROMs, Programmable Read Only Memory architectures are preferable over the read only memories, because they can be programmed at the design site. PROMs come in various organization i.e. different depths and word widths.

Fujitsu offers a wide variety of the standard PROMs (MB7143/44 being the deepest in $8k \times 8$ configuration with access time of tAA = 55ns). The smaller PROMs have faster access times.

A registered PROM is a programmable read only memory with registers on the outputs. Fujitsu offers 3 organizations of registered PROMs which will be discussed in detail later.

The focal point of this paper is to view the advantages as offered by the family of registered PROMs from Fujitsu.

THE APPLICATION ADVANTAGES

In most PROM applications, the read data has to be stored temporarily in an output register before it is used. This structure is particularly useful in microprogramming and state machine designs. Figure 1 shows the block diagram of the 1k x 8 registered PROM. Due to the presence of registers on the data outputs, the data read from the previous cycle can be held on the outputs during a new address access on the inputs of the PROM i.e. the pipelined effect. The outputs of the registers change only on the rising edge of the clock. This results in the simplified system timings and faster microcycles which will be discussed later.

The incorporation of the two building blocks, namely the PROMs and the registers, results in tremendous advantages such as, 2 to 1 reduction in chip count, saving the board real estate, reduction in overall power consumption, as there is only one device instead of two, which was the case in the original implementation. Also, as the output registers are internal to the chip, hence the delay from PROM output to the register input is not significant, which results in smaller overall delay. A major advantage which is not transparent to the designer is that the rest of the digital design is insulated from glitches (outputs of PROM bounce up and down, while the address propagates through the PROM array).




Figure 1. Typical Registered PROM Block Diagram

In microprogram control store without the use of an output register, there will be timing uncertainties for the rest of the system logic if the control word is not validated instantaneously.

Fujitsu offers six registered PROMS which are:

MB7226RA	512 x 8	asynchronous
MB7226RS	512 x 8	synchronous
MB7232RA	1k x 8	asynchronous
MB7232RS	1k x 8	synchronous
MB7238RA	2k x 8	asynchronous
MB7238RS	2k x 8	synchronous

These devices are available in industry standard 24 pin skinny dip (300 mil wide) packages as well as flat pack and LCC packages. The 4k x 8 will be announced in the future.

Objective specification provides a setup time from address to clock of 30ns and clock to output delay of 20ns.

The block diagrams of Fujitsu's 1k x 8 registered PROMs are shown in Figure 2.




Figure 2. Block Diagrams of Fujitsu's 1k x 8 Registered PROMs

FEATURES:

Edge Triggered Registers

Data from the PROM is loaded into the output register (Q7 - Q0) on the rising edge of the clock. A register is made up of master-slave flip-flops. The data from PROM appears in the master register as soon as a new address is applied. At the next clock pulse, it is transferred to the slave register. (The chip enable should be low in order for the data to come out at the outputs (Q7 - Q0).) In short, the use of the register benefits the design with simplified and faster microcycles.

Synchronous and Asynchronous Enable

Fujitsu's registered PROMs are offered with both of these options. These PROMs come with two enable pins \overline{EA} , the asynchronous enable and \overline{ES} , the synchronous enable pin as shown in Figure 3. When \overline{Es} input = low, then pulling the \overline{EA} input low will enable the outputs immediately. Similarly, bringing \overline{EA} high immediately disables the outputs (Q7 – Q0). This enable option is useful for the cases when the outputs of the PROM are to be gated on the same type of bus. In such cases, the asynchronous enable (\overline{EA}) option is used to allow direct control of the enable.




Figure 3. Synchronous & Asynchronous Enable

On the other hand, when it is desired to have a deeper PROM configuration, the synchronous enable (\overline{Es}) is used. In this case, the enable pin effectively becomes the most significant address bit, and hence, must be clocked in. Figure 4 shows the application of synchronous enable as the higher address bit.




Figure 4. Application of Synchronous Enable (ES) 2k x 8

NOTE:

On the rising edge of the clock

 $\overline{\text{Es}}$ = Low: Lower address are enable, i.e. 0 - 1023

 $\overline{\rm Es}$ = High: Higher addresses are enable, i.e. 1024 - 2047

Program Initialization

Available on:

MB7226RA/RS (512 x 8), MB7232RA/RS (1k x 8) and MB7238RA/RS (2k x 8).

The output of the register can be loaded by user-programmable initialization word. When INIT input is low, then the register is loaded with field programmable initial value. Each flip-flop in the output register may be individually programmed to either high state or low state.

In the MB7226RA, the INIT A = low is used to load both the master and the slave flip-flop immediately with the initial data, while for the MB7226RS, the initial data is loaded at the rising edge of the clock pulse.

This feature is a super set of preset and clear functions. Thus, programmable initialization can be used to generate any arbitrary microinstruction for system reset or interrupt. This feature is very useful in state machine applications to recover the initial state of the machine.

MAJOR APPLICATION AREAS

The following section will depict PROMs as memory element as well as a logic implementor in certain applications. The concept of microprogramming is discussed briefly here as the intent is to cover this topic in detail in a separate appnote, *Microprogrammed Architectures and Fujitsu's role in it*.

MEMORY DEVICE-CLASSIC APPLICATION (storage element)

Most of the digital systems prefer PROMs as an invaluable storage element. This is due to its advantages over the other options i.e. it is faster than EPROMs, and due to Bipolar technology, it does not require special handling (no ESD sensitivity, no sensitivity to radiation). They are also preferred over ROMs as they are portable i.e. programmable at user's site.

PROMs are used in data and control paths of a system to store constant data and firmware microprogram respectively. Both parts of a digital system can be viewed in Figure 5.




Figure 5. Typical Digital System Combination of Data and Control Parts

Data section is user accessible whereas the opposite is true for the control store. However, on currently available systems, control store is a combination of PROM and RAM, hence the privileged user can access and change the microcode.

In the data path area, PROMs are primarily used for applications like lookup tables. Data that is stored can be trigonometric functions; signal processing co-efficients, target identification, etc.

On the other hand, in control path applications, PROMs are mainly used for storing microprograms.

Microprogramming has become increasingly popular as a method of sequencing and control of states in a digital system. It provides a degree of flexibility which was not achievable in sophisticated processors and controllers. These Microprogrammed Controllers are most commonly used in computers, disk controllers, smart peripherals, video games, industrial control systems, etc.

As already stated, most memory applications of PROMs involve the PROM data being stored in a temporary register before it can be utilized. In all such applications, registered PROMs are preferable over other options. The following application examples utilizing registered PROMs as storing elements will further highlight this fact.

MICROPROGRAMMING AND MICROPROGRAM CONTROL STORE

In microprogammed systems, sequences of microinstructions stored in read only memory provide most of the system control. Each sequence has the basic steps to implement a particular system function. For example, if the system is a computer, then each sequence can execute a machine instruction. This is where PROM is used commonly. Many microprogram systems currently contain a writable portion of the control store which is implemented by random access memories, i.e. RAMs.

To have more insight in the registered PROM impact on microprogramming, let us first discuss what is the microprogram control store. A typical microprogrammable architecture is shown in Figure 6.

As already mentioned, each step of machine instruction fetch is controlled by micro instructions which are stored in the control store memory. In the simplistic form, when the machine instruction is fetched into the instruction register, a mapping function occurs which selects a control store address based upon the operation code of machine instruction. This address is the starting address of the microprogram in the control memory. With each machine cycle, a new micro instruction is fetched into the microinstruction register from the control store.

The address of the new microinstruction that has to be fetched depends upon three factors, namely, the address specified by the current microinstruction, the ALU status flags, and also the machine language instruction in the instruction register.

The microinstruction register (MIR) contains the state of the control unit generated signals. The logic block provides buffering or decoding of the control signals specified by the microinstruction in the MIR. A more detailed discussion on this will follow in a separate document as mentioned earlier.




Figure 6. Typical Microprogrammable Architecture




Figure 7. Overlapping of Fetch and Execution of Microinstruction Cycles

The same clock is used for the microinstruction address generator as well as the microinstruction register. The microinstruction register ensures that the bits change simultaneously after the clock pulse, and thus provide a pipelined effect, i.e. overlapping of fetch and execution of microinstruction cycles as shown in Figure 7. If the register is not used then the access to the control memory has to be completed in half of a machine cycle. For slow access speed of PROMs, the implementation requires longer machine cycles. Presence of register extends the fetch cycle to 1 machine cycle because of the separation of the control store outputs from the registered output. Using Fujitsu's Registered PROM devices helps not only in board space savings but also in achieving an enhanced performance over the standard PROM + Register implementation.

This can be extended to the implementation of pipelined CPU design with an onboard cache as shown in Figure 8.




Figure 8. Block Diagram of a Complex Pipelined CPU Utilizing Registered PROMs

MICROCONTROLLER APPLICATION

Registered PROMs are also useful in implementing simple standalone microcontrollers which are powerful enough to control tape and disk drives, smart peripherals, etc.

A 2K word by 64-bit wide microcontroller can be constructed by using 16 MB7232RS devices. The Control logic can be implemented by using Fujitsu's Gate Array.




Figure 9. Typical Implementation of a Microcontroller

In this design registered PROMs are used to store the next address and the jump address. Note that still 2 inputs are left that are unused in these PROMs and can be used as control signals $(3 \times 8 - (11 + 11) = 2)$. Each PROM has 8 registered outputs which are sufficient to address 256 words of microprogram memory. As the MB72232RS is only 1K deep, hence two sets of 8 of these devices can be used to implement a 42-bit microcontroller. (Figure 9.)

The remaining 5 registered PROMs and the two unused bits can be employed to store 38-bit microcontrol word.

This word contains microcontrol signals which control various parts of the CPU and other external blocks such as main memory and I/O drivers. The 4 status bits select a status bit from the test conditions which will select jump or next address. This address is the address of the next microinstruction.

If this architecture is implemented using standard PROMs then the total cycle time to access 1 set of control signals (after the initial stage) will include:

Where tdecision is the time required to decode the test conditions with the status inputs to find out whether next address or jump address is required. The tdecision can be decreased by performing the decision one cycle ahead. This can be done by using a registered PROM architecture. Besides the control path application, registered PROMs also find numerous applications in data path designs.

LOOKUP TABLE FOR IMAGE PROCESSING

One of the registered PROM applications in data path environment is to implement lookup tables, e.g. in image processing which involve restoration, enhancement and reproduction. A typical application is shown in Figure 10.




Figure 10. Lookup Table Application of Registered PROMs

In this application each image is transformed from one set of parameters to a second set. This is called homomorphic transformation. This transformation can be computed before hand and stored in a lookup table implemented by registered PROMs.

LOGIC IMPLEMENTATION BY USING REGISTERED PROMS

Any logic function can be expressed as a sum of product form or product sum form. The easiest way to implement a sum of product from is by an array of AND gates summed at an OR gate (see Figure 11). The number of inputs to the AND gates is dictated by the number of variables in the equation.




Figure 11. AND - OR Array

Each connection in Figure 11 can either be fixed or programmable. If all are programmable, it is known as Programmable Logic Array (PLA) with one disadvantage, i.e., complex programming software. Devices which have fixed OR gates and programmable AND gates are called Programmable Array Logic (PAL*). These devices are also not economical for applications requiring a large number of product terms, because of the requirement of large number of PAL devices.

In such cases, registered PROMs are used. PROMs have fixed AND arrays and programmable OR arrays, thus providing an abundance of product terms, i.e. = 2ⁿ where "n" = number of inputs (each input has two states associated with it, thereby providing two product terms). Furthermore, when registered PROMs are used, the registers on outputs enhances overall system speed.

Besides being utilized in implementing control path logic, registered PROMs can also be used for data path logic implementation.

The following example shows an implementation of a complex function like Pseudo Number generation, using registered PROMs.

PSEUDO RANDOM NUMBER (PRN) GENERATOR

PRN sequences due to ease of their generation, enjoy a wide range of applications. Some of them are secure communication, radar ranging systems, encoding/decoding of information in signal processing, picture coding, waveform synchronization, etc. For secure communication, they are used for data encryption, while for data communication systems, they are used for error detection and correction.

PRN sequences can also be used as test vectors for circuit simulation. In radar range finding systems, PRN is used as signal modulators and as reference white noise in various DSP applications.

GENERATION OF PRN SEQUENCES

PRN sequences can be generated in many different ways. One of the most common implementations is by linear shift registers with feedback, as shown in Figure 12.

^{*}MMI registered trademark




Figure 12. An "n" - Stage Shift Register With Feedback

Figure 12 depicts n-stages of linear shift register with some feedback function. For every clock cycle, all the information is shifted one position to the right with feedback term preventing the register from emptying.

Binary sequences with preassigned values can be obtained at the output by selecting a proper choice of stages in the shift register, the initial condition and the feedback function:

$$f(S0, S1, S2...S(n-1))$$

A linear shift register has the feedback function expressed as follows:

$$f (S0, S1, S2...S(n-1)) = Cn * S0 + Cn-1 * S1 + Cn-2...+ C * S(n-1)$$

where C = Constant = either 0 or 1

+ = addition modulo -2

An example of a 4-stage linear shift register is shown in Figure 12 for C1 = C2 = 0, C3 = C4 = 1. Feedback function is:

$$f(S0, S1, S2, S3) = C4 * S0 + C3 * S1 + C2 * S2 + C1 * S = S0 + S1$$




Figure 13. A Four-Stage Linear Shift Register With Feedback f(SO, S1, S2, S3) = S1 + S0

Q0	Q1	Q2	Q3	
	STA	TES		
0	0	0	1	Initial State
1	0	0	0	
0	1	0	0	
0	0	1	0	
1	0	0	1	
1	1	0	0	
0	1	1	0	
1	0	1	1	
0	1	0	1	
1	0	1	0	
1	1	0	1	
1	1	1	0	
1	1	1	1	
0	1	1	1	
0	0	1	1	
0	0	0	1	

OUT SEQUENCE

1000100110101111 PERIOD = 15

4

The output sequence is periodic with a period "P" not exceeding 2^n . In the case of linear shift-register, the period is $P = 2^n - 1$. A sequence with a $P = 2^n - 1$ is called a maximum length sequence.

The four-stage linear shift register in Figure 13 generates the sequence $100010011010111 \ 100010011010111 \ ...$ whose period is P = 15. In a maximum length sequence, all sets of n consecutive bits except all zeroes occur. Also, it is evident from Figure 13 that all states of 4-bit binary counter (except 0000) appear in random order.

The actual implementation of the PRN generator can be accomplished in various ways. The advantage of using registered PROMs for implementing PRN sequences is that it can be easily customized and also because it has a large number of product terms which are needed in the above design.

The PRN generator of Figure 13 can be implemented using registered PROMs as shown in Figure 14.




Figure 14. A Four-Stage PRN Generator Implemented With Registered PROMs

CONCLUSION

Summing up, registered PROMs from Fujitsu provide a high speed solution for computer architecture as well as for other digital system implementations. This leads to the conclusion that integration of registers in PROMs greatly enhances over all performance in the designs which utilize them.

REFERENCES

- 1. Microprogramming: Concept & Techniques Ben E. Kline, Petrocell Books, Inc., 1981
- Complete Feedback Shift Register Design For Built-in Self-Test, Wang, L. T. and E. J. McClusky, CRC Tech: Report Standford University, 1986
- Logic Implementation, A New Horizon For Bipolar PROMs Nusra Lodhi, Fujitsu Microelectronics Incorporated, Application Note, May 1986
- 4. Shift Register Sequences Golomb, S. W., Holden-Day, Inc. 1967
- Digital Signal Processing, Oppenhiem & Schafer, 1975, Addison Wesley, Inc. Chapter 10.

Bipolar PROM Cross Reference Guide (Max. Commercial Limits)

Fujitsu Part No.	Organi- zation	Out-	Package Pins	Signetics	AMD	ММІ	National	ті	Harris	Fairchild	Hitachi	Motorola	Raytheon	Intel
MB7111		ос	16	N82S23	AM27S18	6330	DM54S188 DM74S188	TBP18SA30	HM7602					
MB7112	32x8	тѕ	16	N82S123	AM27S19	6331	DM54S288 DM74S288	TBP18S030	HM7603			MCM27819		
MB7113	256x4	ос	16	N82S126	AM27S20	6300	DM54S387 DM74S387	TBP24SA10	HM7610					
MB7114	250,4	TS	16	N82S129	AM27S21	6301	DM54S287 DM74S287	TBP24S10	HM7611					
MB7115	512x4	ос	16	N82S130	AM27S12	6305	DM54S570 DM74S570		HM7620			·		
MB7116	CIEXY	TS	16	N82S131	AM27S13	6306	DM54S571 DM74S571		HM7621			MCM7621		
MB7117	256x8	ос	20			5308 6308		TBP28LA22						
MB7118		TS	20			5309 6309	DM54S471 DM74S471	TBP28L22						
MB7121	1Kx4	ос	18		AN27832	5352 6352	DM54S572 DM74S572	TBP24SA41	HM7642	93452	HN25044			
MB7122		TS	18	N82S137 S82S137	AM27S33	53S441 63S441	DM54S573 DM74S573	TBP24S41	HM7643	93453	HN25045	MCM7643		
MB7123	512x8	ос	20		AM27S28	5348 6348	DM54S473 DM74S473	TBP28SA42						
MB7124		TS	20	N82S147 S82S147	AM27S29	5349 6349	DM54S472 DM74S472	TBP28S42	HM7649				29623	
MB7128	2Kx4		18	N82S185 S82S185	AM27S185	5389 6389	DM77S185 DM87S185	TBP24S81	HM7685			MCM7685	29651	
MB7132	1Kx8		24	N82S181 S82S181	AM27S181	5381 6381	DM77S281 DM87S281	TBP28S86	HM7681	93451	HN25089	MCM7681	29631	3628
MB7134	4Kx4		20	N82HS195 S82HS195	AM27541	53S1641 63S1641	DM77S195 DM87S195		HM76165			MCM76165		
MB7138	2Kx8		24	N82S191 S82S191	AM27S191	63S1681	DM77S191 DM87S191	TBP28S166A	HM76161	932511	HN25169	MCM76161	29681	3636
MB7142	4Kx8	тѕ	24	N82S321 S82S321	AM27S43	6383281	DM77S321 DM87S321		HM76321				29671	3632
MB7144	8Kx8		24	82HS641	AM27S49				HM76641					
MB7152	4Kx4		24	N82S195 S82S195	AM27S41	53S1641 63S1641	DM77S195 DM87S195		HM76165	93565		MCM76161		
MB7226RA	512x8		24		AM27S25	53RA481 63RA481	DM87SR25							
MB7232RA	1Kx8		24		AM27S35	53RA881 63RA881	DM87SR181					MCM27\$35		

Bipolar PROM Cross Reference Guide (Max. Commercial Limits)

FUJITSU P/N	TAA	ORG	OUT- PUT	PINS	FAIRCHILD P/N	TAA	CYPRESS P/N	TAA	WAFERSCALE P/N	TAA
MB7117E MB7117H	45ns 35ns	256 X 8	ос	20						
MB7118E MB7118H	45ns 35ns	256 X 8	35	20						
MB7121E MB7121H	45ns 35ns	1K X 8	ос	18						
MB7122E MB7122H MB7122Y	45ns 35ns 30ns	1K X 4	35	18						
MB7123E MB7123H	45na 35na	512 X 8	ос	20						
MB7124E MB7124H	45ns 35ns	512 X 8	38	20						
MB7127E MB7127H	55na 45na	2K X 4	ос	18						
MB7128E MB7128H MB7128Y	55ns 45ns 35ns	2K X 4	35	18						
MB7131E MB7131H	55ns 45ns	1K X 8	ос	24	93Z450 93Z450A	40ns 35ns				
M87132E M87132H M87132Y	55ns 45ns 35ns	1K X 8	38	24	93Z451 93Z451A	40ns 35ns	7C282-45 7C282-30	45ns 30ns		
MB7134E MB7134H MB7134Y	55ns 45ns 35ns	4K X 4	38	20						

FUJITSU P/N	TAA	ORG	OUT- PUT	PINS	FAIRCHILD P/N	TAA	CYPRESS P/N	TAA	WAFERSCALE P/N	TAA
MB7138E MB7138H MB7138Y MB71A38-35 MB71A38-25	55ns 45ns 5ns 35ns 25ns	2K X 8	35	24	93Z511	45ns	7C291/92-50 7C291/92-35 7C291A/92A-25	50ns 35ns 25ns	57C191/291-55 57C191/291-45 57C191B/291B-35	55ns 45ns 35ns
MB7141E MB7141H	65ns 55ns	4K X 8	ос	24						
MB7142E MB7142H	65ns 55ns	4K X 8	35	24					57C43-70 57C43-55	70ns 55ns
MB7144E MB7144H MB71C44-45 MB71C44-35	65ns 55ns 45ns 35ns	8K X 8	35	24	93Z565 93Z565A 93Z665-35 93Z667-35	55ns 45ns 35ns 35ns	7C263/64-45 7C263/64-35	45ns 35ns	57C49-70 57C49-55 57C49B-45 57C49B-35	70ns 55ns 45ns 35ns
MB7152E MB7152H MB7152Y	55ns 45ns 35ns	4K X 4	35	20						
MB71C46-45 MB71C46-35	45ns 35ns	6K X 8	38	28			7C254-55 7C254-45	55ns 45ns	57C51-70 57C51B-45 57C51B-40	70ns 45ns 40ns
MB7226RA-25 MB7226RA-20	25ns 20ns	512 X 8	35	24			7C225-40 7C225-35	25ns 20ns		
MB7232RA-25 MB7232RA-20	25na 20na	1K X 8	35	24			7C235-40 7C235-30	20ns 15ns		
MB7238RA-25 MB7238RA-20	25ns 20ns		35	24			7C245-25 7C245A-20	25ns 20ns	57C45-35	15ns

Bipolar PROM Cross Reference Guide (Max. Commercial Limits)

FUJITSU P/N	TAA	ORG	OUT- PUT	PINS	SIGNETICS P/N	TAA	AMD P/N	TAA	MMI P/N	TAA	NATIONAL P/N	TAA	TI P/N	TAA
MB7152E MB7152H MB7152Y	55ns 45ns 35ns	4K X 4	35	20	82HS195 82HS195A	45ns 35ns	27S41 27S41A	50ns	63S1641 63S1641A	50ns 35ns	87S195A 87S195B	45ns 35ns	34S162-45 34S162-35	45ns 35ns
MB71C46-45 MB71C46-35	45ns 35ns	16K X 8	35	28	82HS1281	45ns	27S51 27S51A	55ns 35ns		33.12				
MB7226RA-25 MB7226RA-20	25ns 20ns	512 X 8	38	24			27S25 27S25A	27ns 20ns	63RA481 63RA481A	20ns 15ns	87SR25 87SR25B	27ns 20ns		
MB7232RA-25 MB7232RA-20	25ns 20ns	1K X 8	35	24	82HS187	20ns	27535 27535A	25ns 20ns			87SR183 87SR183B	25ns 20ns		
MB7232RS-25 MB7232RS-20	25ns 20ns	1K X 8	35	24	82HS189	20ns	27537 27537A	25ns 20ns	63RS881 63RS881A	20ns 15ns	87SR181	20ns		
MB7238RA-25 MB7238RA-20	25ns 20ns	2K X 8	38	24			27S45 27S45A	25ns 20ns	63RA1681 63RA1681A	25ns 15ns	87SR193	15ns	38R165-18 38R165-20	12ns 15ns
MB7238RS-25 MB7238RS-20	25ns 20ns	2K X 8	35	24			27S47 27S47A	25ns 20ns	63RS1681 63RS1681A	20ns 15ns	87SR191	15ns		
MB7111E MB7111H	35ns 25ns	32 X 8	ос	16										
MB7112E MB7112H MB7112Y	35ns 25ns 20ns	32 X 8	38	16										
MB7113E	40ns	256 X 4	ос	16										
MB7114E MB7114H	40ns 30ns	256 X 4	38	16										
MB7115E MB7115H	45na 35na	512 X 4	ос	16										
MB7116E MB7116H MB7116Y	45ns 35ns 0ns	512 X 4	35	16										

10/28/88

Bipolar PROM Cross Reference Guide (Max. Commerical Limits)

FUJITSU P/N	TAA	ORG	OUT- PUT	PINS	SIGNETICS P/N	TAA	AMD P/N	TAA	MM P/N	TAA	NATIONAL P/N	TAA	TI P/N	TAA
MB7111E MB7111H	35ns 25ns	32 X 8	ос	16	62S23 62S23A	50ns 25ns	27518 27518A	40ns 25ns	635080	25ns	74S188 74S188A	35ns 25ns	18SA030 38SA030	40ns 25ns
MB7112E MB7112H MB7112Y	35ns 25ns 20ns	32 X 8	35	16	825123 825123A	50ns 25ns	27519 27519A	40ns 25ns	63S081 63S081A	25ns 15ns	74S288 74S288A	35ns 25ns	185030 385030	40ns 25ns
MB7113E	40ns	256 X 4	oc	16	82S126 82S126A	50ns 30ns	27S20 27S20A	45ns 30ns	635140	45ns	74S387 74S387A	50ns 30ns	24SA10	65na
MB7114E MB7114H	40ns 30ns	256 X 4	35	16	825129 825129A	50ns 27ns	27521 27521A	45ns 30ns	63S141 63S141A	45ns 30ns	745287 745287A	50ns 30ns	24510	55na
MB7115E MB7115H	45ns 35ns	512 X 4	ос	16	82S130 82S130A	50ns 33ns	27S12 27S12A	50ns 30ns	635240	45ns	74S570 74S570A	55ns 45ns		
MB7116E MB7116H MB7116Y	45ns 35ns 30ns	512 X 4	35	16	82S131 82S131A	50ns 30ns	27S13 27S13A	50ns 30ns	63S241 63S241A	45ns 35ns	74S571 74S571A 74S571B	55ns 45ns 35ns		
MB7117E MB7117H	45ns 35ns	256 X 8	ос	20					635280	45ns			28LA22	70ns
MB7118E MB7118H	45ns 35ns	256 X 8	38	20	82S135	45ns			63S281 63S281A	45ns 28ns	74LS471	60ns	28L22	70ns
MB7121E MB7121H	45ns 35ns	1K X 4	ос	18			27532 27532A	55ns 35ns	63\$440	45ns	74S572 74S572A	60ns 45ns	24SA41	60ns
MB7122E MB7122H MB7122Y	45ns 35ns 30ns	1K X 4	38	18	825137 825137A 825137B	60ns 45ns 35ns	27533 27533A	55ns 35ns	635441 635441A	45na 35na	748573 748573A 748573B	60ns 45ns 35ns	24541	60ns
MB7123E MB7123H	45ns 35ns	512 X 8	ос	20			27S28 27S28A	55ns 35ns	635480	45ns	745473 745473A	60na 45ns	285A42	65ns

FWITSU P/N	TAA	ORG	OUT- PUT	PINS	SIGNETICS P/N	TAA	AMD P/N	TAA	MMI P/N	TAA	NATIONAL P/N	TAA	TI P/N	TAA
MB7124E MB7124H	45ns 35ns	512 X 8	35	20	82S147 82S147A	60ns 45ns	27529 27529A	55ns 35ns	63S481 63S481A	45ns 30ns	745472 745472A 745472B	60ns 45ns 35ns	28LS2 28S42	95ns 60ns
MB7127E MB7127H	55ns 45na	2K X 4	oc	18			27S184 27S184A	50ns 35ns			875184 875184A	55ns 45ns	24SA81	70ns
MB7128E MB7128H MB7128Y	55ns 45ns 35ns	2K X 4	38	18	82S185 82S185A 82S185B	100ns 50ns 45ns	27S185 27S185A	50ns 35ns	63S841 63S841A	50ns 35ns	87S185 87S185A 87S185B	55ns 45ns 35ns	24581	70ns
MB7131E MB7131H	55ne 45ne	1KX8	ос	24			27S180 27S180A	60ns 35ns			875190	55ns	28SA86A	70ns
MB7132E MB7132H MB7132Y	55ns 45ns 35ns	1K X 8	38	24	82S181 82S181A 82S181B 82S181C	70na 55na 45na 35na	27S181 27S181A	60ns 35ns	63S881 63S881A	45ns 30ns	87S181 87S181A	55ns 45ns	28S86A	65ns
MB7134E MB7134H MB7134Y	55ns 45ns 35ns	4K X 4	38	20							87S195A 87S195B	45ns 35ns		
MB7138E MB7138H MB7138Y MB71A38-35 MB71A38-25	55na 45na 35na 35na 25na	2K X 8	35	24	82S191 82S191A 82S191C	80ns 55ns 35ns	27S191 27S191A	50ns 35ns	6351681 6351681A	50ns 35ns	87S191 87S191A 87S191B	65ns 45ns 35ns	28S166 38L165/66-45 38S165/66-35 38L165/66-35 38S165/66-25	75ns 45ns 35ns 35ns 25ns
MB7142E MB7142H	65ns 55ns	4K X 8	35	24	825321 82HS321 82HS321A	70ns 45ns 35ns	27543 27543A	55ns 40ns	6353281 6353281A	45na 35na	875321	55ns		
MB7144E MB7144H MB71C44-45 MB71C44-35	65ns 55ns 45ns 35ns	8K X 8	38	24	82HS641 82HS641A 82HS641B	55ns 45ns 35ns	27S49 27S49A 27C49	55ns 40ns 35ns						

Temperature Ranges

	Temperature Range	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,			,		
Device	Organization	Output	Access Time (ns)	Power Supply Volts	Power Supply Current	DiP pins	
MB7111E H		ос	35ns 25ns	1	100mA		
<u> </u>			50ns	1	40mA		
MB7112E H Y	32 x 8	TS	35ns 25ns 20ns		100mA	16-pin	
<u> </u>			50ns		40mA		
MB7113E H		ос	40ns 30ns		100mA		
Ĺ			50ns		40mA	16-pin	
MB7114E H	256 x 4		40ns 30ns		100mA	TO-piii	
L		TS	50ns		40mA		
MB7115E H		ос	45ns 35ns		120mA		
Ë			50ns		50mA		
MB7116E H Y	512 x 4	TS	45ns 35ns 25ns	3 3 3	120mA	16-pin	
Ľ			60ns		50mA		
MB7117E H		ос	45ns		140mA		
Ľ			60ns	_	75mA	20-pin	
MB7118E H Y	256 x 8	TS	45ns 35ns 25ns		140mA		
Ŀ			25/18 60/18		75mA		
MB7121E H		ос	45ns		150mA		
Ĺ			35ns 60ns	+5∨ ± 5%	50mA		
MB7122E H Y	1K x 4	тѕ	45ns 35ns 25ns	45ns 35ns	150mA	18-pin	
Ĺ	. [60ns		50mA		
MB7123E H		ос	45ns 35ns		170mA	*	
Ë			60ns		75mA		
MB7124E H Y	512 x 8	TS	45ns 35ns 25ns		170mA	20-pin	
Ĺ			60ns		75mA		
MB7128E H Y	2K x 4		55ns 45ns 35ns		155mA	24-pin	
Ľ			70ns		60mA		
MB7132E		1	55ns			-	
H Y	1K x 8		45ns 35ns		175mA	24-pin	
L		TS	70ns		60mA		
MB7134E H	4K × 4		55ns 45ns	1	170mA	20-pin	
MB7138E H	2K x 8		55ns 45ns	s s	180mA	24-pin	
Y MB7142E	4K x 8	┨	35ns 65ns		185mA	24-pin	

	-					
Device	Organization	Output	Access Time (ns)	Power Supply Volts	Power Supply Current	DIP pins
MB7144E H	8K x 8		65ns 55ns		190mA	24-pin
MB7152E H Y	4K x 4		55ns 45ns 35ns		170mA	20-pin
MB7226RA-25 -20 MB7226RS-25 -20	512 x 8		25ns 20ns 25ns 20ns		170mA	
MB7232RA-25 -20 MB7232RS-25 -20	1K x 8	тѕ	25ns 20ns 25ns 20ns	+5V ± 5%		24-pin
MB7238RA-25 -20 MB7238RS-25 -20	2K x 8		25ns 20ns 25ns 20ns		185mA	- · •
MB71A38-35 -25	2K x 8		35ns 25ns		120mA	
MB71C44-45 -35	4K x 8		45ns 35ns		60ma A	
MB71C46-45 -35	8K × 8		45ns 35ns		60mA	28-pin

Extended Temp	erature Range (–55 °C to	+125 °C)			
Device	Organization	Output	Access Time (ns)	Power Supply Volts	Power Supply Current	DIP pins
MB7112E-W MB7112L-W	32 x 8		35ns 60ns		100mA 40mA	
MB7114E-W MB7114L-W	256 x 4		40ns 60ns		100mA 40mA	16-pin
MB7116E-W MB7116L-W	512 x 4		45ns 70ns		120mA 50mA	
MB7118E-W MB7118L-W	256 x 8		45ns 70ns		140mA 75mA	20-pin
MB7122E-W MB7122L-W	1K x 4		45ns 70ns		150mA 50mA	18-pin
MB7124E-W MB7124L-W	512 x 8		45ns 70ns		170mA 75mA	20-pin
MB7128E-W MB7128L-W	2K x 4	TS	55ns 80ns	+5V ±10%	155mA 60mA	24-pin
MB7132E-W MB7132L-W	1K x 8	"	55ns 80ns		175mA 60mA	18-pin
MB7134E-W	4K x 4	1	55ns]	170mA	20-pin
MB7138E-W	2K x 8		55ns		180mA	
MB7142E-W	4K x 8		65ns		185mA	
MB7144E-W	8K x 8		65ns		190mA	
MB7152E-W	4K x 4		55ns		170mA	
MB7226RA-25-W MB7226RS-25-W	512 x 8	8	25ns	-	170mA	24-pin
MB7232RA-25-W MB7232RS-25-W	1K x 8		25ns		185mA	
MB7238RA-25-W MB7238RS-25-W	2K x 8		25ns		185mA	-

Programming Information

FUJITSU PROM TECHNOLOGY


The Fujitsu MB71C00 series is the junction-shorting BICMOS PROM. A memory cell consists of a programmable element of a PN diode and a vertically connected PNP transistor. The current blocking state of the reverse diode is changed to the current conducting state of the shorted-junction diode by programming. The programming element of the PN diode uses the N⁺ and P' diffusion layer, the PNP transistor uses a P⁺ diffusion layer, an N epitaxial layer, and a P⁻ substrate(Fig. 1).


Each memory cell is divided by passive isolations named U-FOX (U-groove isolation with thick Field OXide process).

The vertical structure of the junctionshorting memory cell makes a high packing density possible.

In programming, reverse current pulses are applied to the cathode of the PN diode. This increases the temperature at the junction. When the temperature reaches the point where the silicon and aluminum form a eutectic diffuses from the surface of the metal-silicon contact region to the anode of the PN diode, and results in junction shorting. This program technique was therefore named "Diffused Eutectic Aluminum Process" (DEAP).

Once the junction is shorted, the power dissipation at the junction decreases to less than one fifth, and the temperature decreases. This drop in temperature stops further diffusion of the eutectic, and protects the PNP transistor from destruction.





SPECIAL FACTORY TESTING

Extra rows and extra columns of test cells, plus additional circuitry built into the PROM chip, allow improved factory testing of DC, AC and programming characteristics. These test cells and test circuitry provide enhanced correlation between programmed and unprogrammed circuits in order to guarantee high programmability and reliability.

PROGRAMMING (in electrical view)

The device is manufactured with outputs low (positive logic "zero") in all storage cells. An output at the selected cell is changed to high (logic "one") by programming.

As shown in Fig. 2, transistors, Q1 and Q2, are turned on to select the desired bit for programming by using all address inputs. By applying the PV $_{\text{CE}}$ pulse voltage, the chip is disabled and

transistor Q3 is held off. Then, a train of programming pulses applied to the desired output flows through transistor Q2 and memory cell into transistor Q1. This programming current changes the programmable element to the conducting state.

The pulse train is stopped and two additional programming pulses are then applied to assure that the element is programmed properly, as soon as the output voltage indicates that the selected cell is in the logic "one" state. One output must be programmed at a time since the internal decoding circuit is capable of sinking only one unit of programming current at a time.

VERIFICATION

After the device has been programmed, the correct program pattern can be verified.

To guarantee full supply voltage and full temperature range operation, a programmed device should sougge 2.4mA at $V_{\rm CC}$ = 2.4V and V = 7.0V at 25°C amblent temperature.

LIABILITY

Fujitsu utilizes an extensive testing procedure to ensure device performance prior to shipment. However, 100% programmability is not guaranteed, and it is imperative that this specification be rigorously adhered to in order to achieve a satisfactory programming yield. Fujitsu will not accept responsibility for any device found defective if it was not programmed according to this specification. Devices returned to Fujitsu as defective must be accompanied by a complete truth table with clearly indicated locations of supposedly defective memory cells.

DC SPECIFICATIONS (TA = 25°C)

Parameter	S	/mbo	ı	Min	Тур	Max	Unit
Input Low Voltage		V _{IL}		0		0.8	V
Input High Voltage		V _{IH}		2.0		5.25	٧
D O. marks Mallares		D\/	P:	6.7	7.0	7.3	٧
Power Supply Voltage	'	PV _{cc}	R:	4.75	5.0	5.25	٧
Programming Pulse Current		PRG		60		65	mA
PV _{CE} Pulse Voltage		PV _{CE}		20	20	22	٧
Programming Pulse Clamp Voltage		V _{PRG}		20	20	22	V
PV _{CE} Pulse Clamp Current		키 _{CE}		230		260	mA
Reference Voltage for a Prog. "1"		V _{REF}		1.0	1.5	2.4	٧

AC SPECIFICATIONS (TA = 25°C)


Parameter	Symbol	Min	Тур	Max	Unit
Programming Pulse Cycle Time	t _{cyc}	40	50	60	μs
Programming Pulse Width	t _{PW} (1)	10	11	12	μs
Programming Pulse Rise Time	t _r (2)	-		2	με
PV _{CE} Puise Rise Time	t _r (3)	_	_	2	μs
PV _{CC} Pulse Rise Time	t _r (4)	-	_	2	μs
Programming Pulse Fall Time	t _f (5)	-	-	2	μs
PV _{CE} Pulse Fall Time	t _f (6)	-	-	2	μs
PV _{CC} Pulse Fall Time	t _f (7)	_	-	2	μs
Address Input Set-up Time	t _{SA}	2	_	-	μs
Chip Enable Input Set-up Time	t _{sc}	2	-		μs
PV _{CE} Set-up Time	t _{SP} ⁽⁸⁾	4	_	-	μs
Address Input Hold Time	t _{HA}	2	_	_	μs
Chip Enable Input Hold Time	t _{HC}	2	-	-	μs
PV _{CE} Hold Time	t _{HP} (9)	2	-	-	μs
PV _{CE} Pulse Trailing Edge to Read Strobe Time	t _{PR} ⁽¹⁰⁾	10	-	-	μs
Programming Pulse Number	-	1	_	100	Times
Programming Time/Bit	-	120	150	6120	μs/bit
Additional Programming Pulse Number	-	2	2	2	Times


Note: (1) Stipulated 400Ω load and 15V.
(2) From 1V to 19V (400Ω load).
(3) From 1V to 19V.
(4) From 5.2V to 6.8V.

⁽⁵⁾ From 19V to 1V (400 Ω load).

⁽⁶⁾ From 19V to 1V. (7) From 6.8V to 5.2V. (8) From PV_{CE} pulse 19V to programming pulse 1V. (9) From programming pulse 1V to PV_{CE} pulse 19V (10) From PV_{CE} pulse 1V to read strobe.

Programming Information (Continued)





PROGRAMMING PROCEDURE

- 1. Apply power; V_{CC} = PV_{CC},GND = οV.
- 2. Select the desired bit.
- 3. Read the output to confirm the voltage $V_O = low$. (In the case of $V_O = high$, select the next desired bit.)
- 4. Apply a 20V pulse voltage to the
- PV_{CE} input.


 5. Apply a programming pulse with amplitude of 62.5mA and duration of t_{PW}(11μS) after a delay of t_{SP}(4μS).

 6. Read the output V_O after a delay
- - of t_{PR} (10μS).
 a) In the case of V_O = low, repeat steps "4", "5" and "6" with cycle time of toyo (50µS)
- b) In the case of V_O = high, ap-ply 2 additional programming pulses to provide a highly re-liable memory cell.

 7. Select the next desired bit after
- a delay of $t_{HA}(2\mu S)$.

Note

- 1) Programming must be done
- bit by bit.
 2) Ambient temperature during programming must be room temperature. (25°C ±2°C)



The DEAP Technique

Introduction

A PROM device is composed of a programmable memory cell array and peripheral circuitry for input, output, and programming. Fujitsu's memory cell consists of an emitter-base junction as the programmable element and a collector-base junction as the switching element. Programming is based on a technique referred to as DEAP, an acronym for Diffused Eutectic Aluminum Process.

Briefly described, the Fujitsu-designed DEAP programming technique utilizes an aluminum and a polysilicon layer sitting on top of an emitter-base diode. During programming, a reverse current sufficient to raise the temperature of the junction is applied to the emitter. When the temperature increases to a certain point, an aluminum-silicon eutectic is formed from the aluminum and polysilicon layers on top of the emitter-base junction. This eutectic is diffused from the surface of the emitter down through the emitter-base junction, thus shorting the junction out. Once the eutectic has shorted out the junction, power dissipation and temperature at the junction decrease rapidly. This phenomenon prevents further diffusion of the aluminum-silicon eutectic. Therefore, the collector-base junction is protected from damage. After the cell has cooled down, two additional programming pulses are applied to the cell to provide a highly reliable and uniform resistive short.

What Makes DEAP Better

Today, bipolar PROMs utilize two basic programming technologies. The first and most widely used is the fusible link. Several types of fuse materials are used to achieve this method of programming. The most common types of fuse materials are nichrome, titanium-tungsten and polysilicon. A second and more advantageous technology for programming bipolar PROMs, is the Fujitsu DEAP technique. A brief description of each technology is necessary to explain why DEAP is

Fusible link technology can be referred to as a "surface" technology. A fusible link normally sits on the surface of the silicon and occupies a considerable amount of silicon real estate. To make a small die and a highly dense device with fusible link technology requires a major effort in device masking during manufacturing.

When programming a fusible link, a section of the fuse is blown open just like a common electrical fuse. A closer look shows that the fuse material has been melted at the gap and splattered about. This fuse splattering causes fragments of fuse material to be scattered on the surface. This is not a "clean" operation. On some PROMs, the passivation layer could be ruptured exposing the die to possible contamination. On other PROMs, an opening is designed above the fuse gap in the passivation layer so the fuse is deliberately exposed. These openings or windows are potential reliability factors because moisture, salts or stray fuse material fragments can reach the die through these openings.


The DEAP Technique (Continued)

Generally after blowing a fusible link, the gap that has been created is very narrow. Because of the narrow width of the gap a very high electric field can exist across the gap. Because of this electric field, atoms can migrate across the gap and eventually partially reconnect the fuse of memory cells where programming has taken place. This action is referred to as "growback". Generally this problem becomes apparent under accelerated life testing or after many hours of operation.


The Fujitsu DEAP programming technique is not a "surface" technology but a "subsurface" technology. The programmable element is vertical not horizontal like a fusible link. There are several advantages to this type of approach. The memory cell can be designed much smaller with the same manufacturing tolerances resulting in smaller die sizes and faster access times. Since DEAP is a "subsurface" technology, there is no need for openings in the passivation layer and it cannot be ruptured. Therefore, there is no chance for the die to be exposed to contaminates. The DEAP technique exhibits no splatter fuse material whatsoever. The DEAP programming technique has no "growback" mechanism like a fusible link because the shorting mechanism is self limiting and extremely reliable.

How Reliable is DEAP


In section 5, you'll see specific data on reliability. The DEAP technology with its fully passivated die and subsurface eutectic process means high reliability as well as fast access time and small die size.



Electrical Equivalent



PROM Cell Technologies





PROGRAMMABLE SCHOTTKY 256-BIT READ ONLY MEMORY

MB 7111E/H MB 7112E/H/Y MB 7111L MB 7112L

> March 1986 Edition 2.0

SCHOTTKY 256 BIT DEAP PROM (32 WORDS x 8 BITS)

The Fujitsu MB 7111 and MB 7112 are high speed Schottky TTL electrically field programmable read only memories organized as 32 words by 8-bits. With uncommitted collector outputs provided on the MB 7111 and three-state outputs on the MB 7112 memory expansion is simple.

The memory is fabricated with all logic "zeros" (positive logic). Logic level "ones" can be programmed by the highly reliable DEAP (Diffused Eutectic Aluminum Process) according to simple programming procedures.

The sophisticated passive isolation termed SVG (Shallow V-Groove) with thin epitaxial layer and Schottky TTL process permits minimal chip size and fast access time.

The extra test cells and unique testing methods provide enhanced correlation between programmed and unprogrammed circuits in order to perform AC, DC and programming test prior to shipment. This results in extremely high programmability.

- Single +5V supply voltage.
- Power supply current:

100 mA max. (E/H/Y) 40 mA max. (L)

- 32 words x 8 bits organization, fully decoded.
- Proven high programmability and reliability.
- Programming by DEAP (Diffused) Eutectic Aluminum Process).
- Simplified and lower power programming.
- Low current PNP inputs.
- AC characteristics quaranteed over full operating voltage and temperature range via unique testing techniques.
- Fast access time, 15 ns typ.

Y: 20 ns max.

H: 25 ns max. E: 35 ns max.

- Fast access time, 35 ns typ
 - L: 50 ns max.
 - TTL compatible inputs and outputs.
- Open collector outputs (MB 7111)
- 3-state outputs (MB 7112)
- One chip enable leads for simplified memory expansion.
- Standard 16 pin Ceramic (Cerdip) DIP (Suffix: -CZ) Standard 16 pin Plastic DIP

(Suffix: -M) Standard 16 pin Plastic FPT

(Suffix: -PF)

Standard 20 pad Ceramic LCC


(Suffix: -TV)


JEDEC approned pin out

ARSOLUTE MAXIMUM RATINGS (See NOTE)

Parame	Symbol	Rating	Unit	
Power Supply Voltage	Vcc	-0.5 to +7.0	V	
Power Supply Voltage (V _{cc}	-0.5 to +7.5	V	
Input Voltage	VIN	-1.5 to +5.5	V	
Input Voltage (during p	V _{IPRG}	22.5	V	
Output Voltage (during	V _{OPRG}	-0.5 to +22.5	V	
Input Current	IN	-20	mA	
Input Current (during p	rogramming)	IPRG	+270	mA
Output Current		Гоит	+100	mA
Output Current (during	programming)	IOPRG	+150	mA
C	Ceramic	7	-65 to +150	°c
Storage Temperature	Plastic	TSTG	-40 to +125	1
Output Voltage		Vout	-0.5 to V _{CC}	V


NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.





This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.





CAPACITANCE (f = 1MHz, V_{CC} = +5V, V_{IN} = +2V, T_A = 25°C)

Parameter	Symbol	Min	Тур	Max	Unit
Input Capacitance	Cı			10	pF
Output Capacitance	c _o			12	pF

GUARANTEED OPERATING CONDITIONS

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	V _{CC}	4.75	5.0	5.25	V
Input Low Voltage	V _{1L}	0		0.8	V
Input High Voltage	V _{IH}	2.0		5.5	V
Ambient Temperature	TA	0		75	°c


DC CHARACTERISTICS


(Full guaranteed operating conditions unless otherwise noted.)

Parameter		Symbol	Min	Тур	Max	Unit
Input Leakage Current (V _{IH} = 5.5V)		I _R			40	μΑ
Input Low Current (V _{IL} = 0.45V)					- 250	μΑ
Output Low Voltage (I _{OL} = 10 mA)		V _{OL}			0.45	V
Output Low Voltage (I _{OL} = 16mA)					0.50	٧
Output Leakage Current (V _O = 2.4V, chip disabled)	MB 7111	lock			40	μΑ
Output Leakage Current $(V_O = 2.4V, chip disabled)$	MB 7112	loih			40	μΑ
Output Leakage Current $(V_O = 0.45V, chip disabled)$					-40	μΑ
Input Clamp Voltage (I _{IN} = -18mA)					-1.2	V
Power Supply Current	E/H/Y	Icc		70	100	mA
(V _{IN} = OPEN or GND)	L	,cc		25	40	lliA
Output High Voltage (I _O = -2.4mA)	MB 7112	V _{oh} *	2.4			٧
Output Short Circuit Current (V _O = GND)	MB 7112	l _{os} *	-15	:	-60	mA

NOTE: *Denotes guaranteed characteristics of the output high-level (ONE) state when the chip is enabled ($V_{\overline{CE}} = 0.4 \text{ V}$) and the programmed bit is addressed.

These characteristics cannot be tested prior to programming, but are guaranteed by factory testing.






AC CHARACTERISTICS

(Full guaranteed operating conditions unless otherwise noted.)

Parameter	Sumbal	E		Н		Y		L		Unit
	Symbol	Туре	Max	Тур	Max	Тур	Max	Тур	Max	Unit
Access Time (via address input)	t _{AA}	15	35	15	25	15	20	35	50	ns
Output Disable Time	t _{DIS}	15	25	15	20	15	20	20	30	ns
Output Enable Time	t _{EN}	10	20	10	20	10	15	20	30	ns

NOTE: Using Wired-OR outputs, this value is equivalent to the output enable time (t_{EN}) of the device.



NOTE: Output disable time is the time taken for the output to reach a high inpedance state when chip enable goes high. Output enable time is the time taken for the output to become active when chip

enable goes low. The high inpedance state is defined as a point on the output waveform, that is 0.5V from the active output level.

INPUT/OUTPUT CIRCUIT INFORMATION

INPUT

In the input circuit, Schottky TTL circuit technology is used to achieve high-speed operation. A PNP transistor in the first stage of input circuit remarkably improves input high/low current characteristics. Also, the input circuit includes a protection diode for reliable operation.


OPEN-COLLECTOR OUTPUT


Open-collector output is often utilized in high speed applications where power dissipation must be minimized. When the device is switched, there is no current sourced from the supply rail. Consequently, the current spike normally associated with TTL totempole outputs is eliminated. In high frequency applications, this minimizes noise problems (false triggering) as well as power drain. For example, the transient current (low impedance highlevel to low impedance low-level) is typically 30mA for the MB 7112 (3state) compared to 0mA for the MB 7111 (open-collector).


THREE-STATE OUTPUT

A "three-state" output is a logic element which has three distinct output states of ZERO, ONE and OFF (wherein OFF represents a high impedance condition which can neither sink nor source current at a definable logic level). Effectively, then, the device has all the desirable features of a totem-pole TTL output (e.g., greater noise immunity, good rise time, line diving capacity), plus the ability to connect to bus-organized systems.

If two devices are on at the same time, the possibility exists that they may be in opposite low impedance states simultaneously, with short circuit current from one enabled device flowing through the other enabled device. While physical damage under these conditions is unlikely, system noise problems could result. Therefore, the system designer should ensure that this condition does not exist.












In the output circuit, Schottky TTL circuit technology is used to achieve high-speed operation. A PNP transistor in the output circuit decreases the load on the Chip Enable circuit.



TYPICAL CHARACTERISTICS CURVES







T_A=25°C

T_A=25°C

V_{CC}=5.0V

40

V_{CC}=5.0V

V_{OL}, OUTPUT LOW VOLTAGE (mV)

Fig. $9 - I_{OL}$ OUTPUT LOW CURRENT vs V_{OL} OUTPUT LOW VOLTAGE

Fig. 11 – t_{AA} ACCESS TIME vs AMBIENT TEMPERATURE

V_{CC}=4.5V
V_{CC}=5.5V
V_{CC}=5.5V
V_{CC}=5.5V
V_{CC}=5.5V

TA, AMBIENT TEMPERATURE (°C)





Fig. 10 – I_{OH} OUTPUT HIGH CURRENT vs V_{OH} OUTPUT HIGH VOLTAGE


T_A = 25° C


V_{CC} = 4.5V


V_{CC} = 5.5V


VOH, OUTPUT HIGH VOLTAGE (V)




























4













PROGRAMMING INFORMATION

FUJITSU PROM TECHNOLOGY

The Fujitsu MB 7100 series is the junction-shorting Schottky PROM. A memory cell consists of a programmable element of a PN diode and a vertically connected PNP transistor. The current blocking state of the reverse diode is changed to the current conducting state of the shortedjunction diode by programming. The programming element of the PN diode uses the N⁺ and P⁺ diffusion layer, the PNP transistor uses a P+ diffusion layer, an N⁺ epitaxial layer, and a P⁻ substrate (Fig. 27).


Each word line island is divided by passive isolations named IOP (Isolation by Oxide and Poly-silicon), and each memory cell in the same island is divided by the passive isolation named SVG (Shallow V-Groove). The vertical structure of the junction-shorting memory cell makes a high packing density possible.


In programming, reverse current pulses are applied to the cathod of the PN diode. This increases the temperature at the junction. When the temperature reaches the point where the silicon and aluminum form a eutectic, the eutectic diffuses from the surface of the metalsilicon contact region to the anode of the PN diode, and results in junction shorting. This program technique was therefore named "Diffused Eutectic Aluminum Process" (DEAP),

Once the junction is shorted, the power dissipation at the junction decreases to less than one fifth, and the temperature decreases. This drop in temperature stops further diffusion of the eutectic, and protects the PNP transistor from destruction.

SPECIAL FACTORY TESTING

Extra rows and extra columns of test cells, plus additional circuitry built into the PROM chip, allow improved factory testing of DC, AC and programming characteristics. These test cells and test circuitry provide en-





MB 7111E/H MB 7112E/H/Y MB 7111L MB 7112L



hanced between programmed and unprogrammed circuits in order to guarantee high programmability and reliability.

PROGRAMMING (in electrical view)

The device is manufactured with outputs low (positive logic "zero") in all storage cells. An output at the selected cell is changed to high (logic "one") by programming.

As shown in Fig. 28, transistor Q_1 is turned on to select the desired bit for programming by using five address inputs. By applying the PV_{CF} pulse voltage, the chip is disabled and transistor Q3 is held off. Then, a train of programming pulses applied to the desired output flows through transistor \mathbf{Q}_2 and memory cell into transistor Q1. This programming current

changes the programmable element to the conducting state. The pulse train is stopped and two additional programming pulses are then applied to assure that the element is programmed properly, as soon as the output voltage indicates that the selected cell is in the logic "one" state. One output must be programmed at a time since the internal decoding circuit is capable of sinking only one unit of programming current at a time.

VERIFICATION

After the device has been programmed, the correct program pattern can be verified by taking chip enable input low. To quarantee full supply voltage and full temperature range operation, a programmed device should source 2.4mA at V_{OH} =2.4V and V_{CC} =7.0V at 25°C ambient temperature.

LIABILITY

Fujitsu utilizes an extensive testing procedure to ensure device performance prior to shipment. However, 100% programmability is not guaranteed, and it is imperative that this specification be rigorously adhered to in order to achieve a satisfactory programming yield. Fujitsu will not accept responsibility for any device found defective if it was not programmed according to this specification. Devices returned to Fujitsu as defective must be accompanied by a complete truth table with clearly indicated locations of supposedly defective memory cells.

DC SPECIFICATIONS (TA = 25°C)

Parameter	Symbol		Min	Тур	Max	Unit
Input Low Voltage	VIL		0	_	0.8	V
Input High Voltage	V _{IH}		2.0	-	5.25	V
Power Supply Voltage	PVcc -	P:	6.7	7.0	7.3	V
		R:	4.75	5.0	5.25	
Programming Pulse Current	PRG		120		130	mA
PV _{CE} Pulse Voltage	PV _{CE}		20	20	22	V
Programming Pulse Clamp Voltage	V _{PRG}		20	20	22	V
PV _{CE} Pulse Clamp Current	PICE		230	_	260	mA
Reference Voltage for a Prog. "1"	V _{REF}		1.0	1.5	2.4	V



PROGRAMMING INFORMATION (continued)


AC SPECIFICATIONS (TA = 25°C)


Parameter	Symbol	Min	Тур	Max	Unit
Programming Pulse Cycle Time	t _{CYC}	40	50	60	μς
Programming Pulse Width	t _{PW} ⁽¹⁾	10	11	12	μs
Programming Pulse Rise Time	t _r (2)		_	2	μς
PV _{CE} Pulse Rise Time	t _r (2)	_	-	2	μς
PV _{CC} Pulse Rise Time	t _r (3)	_	_	2	μς
Programming Pulse Fall Time	t _f (4)	_	_	2	μs
PV _{CE} Pulse Fall Time	t _f (4)	_	_	2	μs
PV _{CC} Pulse Fall Time	t _f (5)	_	_	2	μς
Address Input Set-up Time	t _{SA}	2	_	_	μs
PV _{CE} Set-up Time	t _{SP} ⁽⁶⁾	4	_	_	μs
PV _{CC} Pulse Set-up Time	t _{SV}	4	_	_	μs
Address Input Hold Time	t _{HA}	2	_	-	μs
PV _{CE} Hold Time	t _{HP} (7)	2	_	_	μs
PV _{CC} Pulse Hold Time	t _{HV}	2	_	-	μs
PV _{CE} Pulse Trailing Edge to Read Strobe Time	t _{PR} (8)	10	_	-	μs
Programming Pulse Number	n	_	_	100	Times
Programming Time/Bit	_	120	150	6120	μs/bit
Additional Programming Pulse Number	_	2	2	2	Times

NOTE: (1) Stipulated 200 Ω load and 15V

- (2) From 1V to 19V (200 Ω load).
- (3) From 5.2V to 6.8V (30 Ω load).
- (4) From 19V to 1V (200 Ω load).

- (5) From 6.8V to 5.2V (30 Ω load).
- (6) From PV_{CE} pulse 19V to programming pulse 1V.
- (7) From programming pulse 1V to PV_{CE} pulse 19V.
- (8) From PV_{CE} pulse 1V to read strobe.








PROGRAMMING INFORMATION (continued)

- - t_{CYC} (50 μ s).
 - b) If V_0 = high, apply 2 additional programming pulses to provide a highly reliable memory cell.
- 7. Select the next desired bit after a delay of t_{HA} (2 μ s).

NOTE:


- 1) Programming must be done bit by
- 2) Ambient temperature during programming must be room temperature. $(25^{\circ}C \pm 2^{\circ}C)$




MB 7111E/H MB 7112E/H/Y MB 7111L MB 7112L




PACKAGE DIMENSIONS

























PROGRAMMABLE SCHOTTKY 1024-BIT READ ONLY MEMORY

MB 7113E MB 7114E/H MB 7113L MB 7114L

> April 1986 Edition 3.0

SCHOTTKY 1024-BIT DEAP PROM (256 WORDS x 4 BITS)

The Fujitsu MB 7113 and MB 7114 are high speed Schottky TTL electrically field programmable read only memories organized as 256 words by 4 bits. With uncommitted collector outputs provided on the MB 7113 and three-state outputs on the MB 7114, memory expansion is simple.

The memory is fabricated with all logic "zeros" (positive logic). Logic level "ones" can be programmed by the highly reliable DEAP (Diffused Eutectic Aluminum Process) according to simple programming procedures.

The sophisticated passive isolation termed SVG (Shallow V-Groove) with thin epitaxial layer and Schottky TTL process permits minimal chip size and fast access time.

The extra test cells and unique testing methods provide enhanced correlation between programmed and unprogrammed circuits in order to perform AC, DC and programming test prior to shipment. This results in extremely high programmability

- Single +5V supply voltage.
- Power Supply Current:
 100 mA max. (E/H)
 40 mA max. (L)
- 256 words x 4 bits organization, fully decoded.
- Proven high programmability and reliability.
- Programming by DEAP (Diffused Eutectic Aluminum Process).
- Simplified and lower power programming.
- Low current PNP inputs.
- AC characteristics guaranteed over full operating voltage and temperature range via unique testing techniques.
- Fast access time, 20ns typ.
 H: 30ns max.

E: 40ns max.


- Fast access time, 35ns typ.
 L: 50ns max.
- TTL compatible inputs and outputs.
- Open collector outputs (MB 7113)
- 3-state outputs (MB 7114)
- Two chip enable leads for simplified memory expansion.
- Standard 16 pin Ceramic (Cerdip) DIP (Suffix: -CZ)
- Standard 16 pin Plastic DIP (Suffix: -P)
 Standard 16 pin Plastic FPT (Suffix: -PF)
 Standard 20 pad Ceramic LCC
- JEDEC approved


techniques. (Suffix: -TV)

ABSOLUTE MAXIMUM RATINGS (See Note)

Rating		Symbol	Value	Unit_
Power Supply Voltage		Vcc	-0.5 to +7.0	٧
Power Supply Voltage (c	luring programming)	V _{CC}	-0.5 to +7.5	V
Input Voltage	VIN	-1.5 to +7.5	V	
Input Voltage (during pr	VIPRG	22.5	٧	
Output Voltage (during)	VOPRG	-0.5 to +22.5	V	
Input Current	IN	-20	mA	
Input Current (during pr	ogramming)	IPRG	+270	mA
Output Current		IOUT	+100	mA
Output Current (during)	orogramming)	IOPRG	+150	mA
Ceramic		т	-65 to +150	°C
Storage Temperature Plastic		T _{STG}	-40 to +125	_ `
Output Voltage	Vout	-0.5 to V _{CC}	V	


Note: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.





This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

MB 7113E MB 7114E/H FUJITSU MB 7113L MB 7114L



$\textbf{CAPACITANCE} \quad \text{(f = 1MHz, $V_{CC} = +5V$, $V_{IN} = +2V$, $T_{A} = 25^{\circ}$C) }$

Parameter	Symbol	Min	Тур	Max	Unit
Input Capacitance	Cı	-	-	10	pF
Output Capacitance	Co	_	-	12	pF

GUARANTEED OPERATING CONDITIONS

Parameter	Symbol	Min	Тур	Max	Unit	
Supply Voltage	V _{cc}	4.75	5.0	5.25	V	
Input Low Voltage	VIL	0	_	0.8	٧	
Input High Voltage	V _{IH}	2.0	_	5.5	V	
Ambient Temperature	TA	0	_	75	°c	

DC CHARACTERISTICS


(Full guaranteed operating conditions unless otherwise noted.)

Parameter		Symbol	Min	Тур	Max	Unit
Input Leakage Current (V _{IH} = 5.5V)		I _R			40	μΑ
Input Load Current (V _{IL} = 0.45V)		I _F			-250	μΑ
Output Low Voltage (I _{OL} = 10mA)		V _{OL}			0.45	٧
Output Low Voltage (I _{OL} = 16mA)		VoL			0.50	V
Output Leakage Current (V _O = 2.4V, chip disabled)	MB 7113	I _{OLK}			40	μΑ
Output Leakage Current (V _O = 2.4V, chip disabled)	MB 7114	Гоін			40	μΑ
Output Leakage Current (V _O = 0.45V, chip disabled)	MB 7114	IOIL			-40	μΑ
Input Clamp Voltage (I _{IN} = -18mA)		V _{IC}			-1.2	٧
Power Supply Current	E/H			60**	100	
$(V_{IN} = OPEN \text{ or GND})$	L	Icc		25	40	mA
Output High Voltage (I _O = -2.4mA)	MB 7114	V _{OH*}	2.4			٧
Output Short Circuit Current (V _O = GND)	MB 7114	I _{os} .	-15		-60	mA

Note: * Denotes guaranteed characteristics of the output high-level (ON) state when the chip is enabled ($V_{\overline{CE}} = 0.4 \text{ V}$) and the programmed bit is addressed. These characteristics cannot be tested prior to

programming, but are guaranteed by factory testing. **This value denotes conditions at T_A = 25°C and V_{CC} = +5.0V.






AC CHARACTERISTICS

(Full guaranteed operating conditions unless otherwise noted.)

Parameter	Symbol	MB 7114H		E		L		,,,,,
Parameter		Тур	Max	Тур	Max	Тур	Max	Unit
Access Time (via address input)	t _{AA}	20	30	20	40	35	50	ns
Output Disable Time	t _{DIS}	15	25	15	25	25	40	ns
Output Enable Time	t _{EN}	15	25	15	25	25	40	ns



Note: Output disable time is the time taken for the output to reach a high impedance state when some of chip enables is taken disable. Output enable time is the time taken for the output to become active when the

chip enables are taken enable. The high impedance state is defined as a point on the output waveform equal to a ΔV of 0.5V from the active output level.

INPUT/OUTPUT CIRCUIT INFORMATION

INPUT

In the input circuit, Schottky TTL circuit technology is used to achieve high-speed operation. A PNP transistor in the first stage of input circuit remarkably improves input high/low current characteristics. Also, the input circuit includes a protection diode for reliable operation.


OPEN-COLLECTOR OUTPUT


The open-collector output is often utilized in high speed applications where power dissipation must be minimized. When the device is switched, there is no current sourced from the supply rail. Consequently, the current spike normally associated with TTL totem-pole outputs is eliminated. In high frequency applications, this minimizes noise problems (false triggering) as well as power drain. For example, the transient current (low impedance high-level to low impedance low-level) is typically 30mA for the MB 7114 (3-state) compared to 0mA for the MB 7113 (open-collector)


THREE-STATE OUTPUT

A "three-state" output is a logic element which has three distinct output states of ZERO, ONE and OFF (wherein OFF represents a high impedance condition which can neither sink nor source current at a definable logic level). Effectively, then, the device has all the desirable features of a totem-pole TTL output (e.g., greater noise immunity, good rise time, line driving capacity), plus the ability to connect to busorganized systems.

In the case where two devices are on at the same time, the possibility exists










that they may be in opposite low impedance states simultaneously; thus, the short circuit current from one enabled device may flow through the other enabled device. While physical damage under these conditions in unlikely, system noise problems could result. Therefore, the system designer should consider these factors to ensure that this condition does not exist.

Also in the output circuit, Schottky TTL circuit technology is used to achieve high-speed operation. Also, a PNP transistor provided in the output circuit is effective to decrease a load for the Chip Enable circuit.



TYPICAL CHARACTERISTICS CURVES





4

Fig. 9 – I_{OL} OUTPUT LOW CURRENT vs V_{OL} OUTPUT LOW VOLTAGE

TO T_{A=25°C}

V_{CC=5.0V}

T_{A=25°C}

T_{A=25°C}

T_{A=25°C}

T_{A=25°C}

T_{A=25°C}

T_{A=25°C}

T_{A=25°C}

T_{A=25°C}


200


400


VOL, OUTPUT LOW VOLTAGE (mV)


600


ō






































Fig. 21 — t_{EN} ENABLE TIME vs AMBIENT TEMPERATURE 70 MB 7114 60 ten, ENABLE TIME (ns) 50 40 V_{CC}=4.5V VCC=5.0V 30 V_{CC}=5.5V 10 -50 0 50 100 TA, AMBIENT TEMPERATURE (°C)











PROGRAMMING INFORMATION

FUJITSU PROM TECHNOLOGY

The Fujitsu MB 7100 series is the junction-shorting Schottky PROM. A memory cell consists of a programmable element of a PN diode and a vertically connected PNP transistor. The current blocking state of the reverse diode is changed to the current conducting state of the shortedjunction diode by programming. The programming element of the PN diode uses the N+ and P+ diffusion layer, the PNP transistor uses a P+ diffusion layer, an N+ epitaxial layer, and a Psubstrate (Fig. 27).


Each word line island is divided by passive isolations named IOP (Isolation by Oxide and Poly-silicon), and each memory cell in the same island is divided by the passive isolation named SVG (Shallow V-Groove). The vertical structure of the junction-shorting memory cell makes a high packing density possible.


In programming, reverse current pulses are applied to the cathode of the PN diode. This increases the temperature at the junction. When the temperature reaches the point where the silicon and aluminum form a eutectic, the eutectic diffuses from the surface of the metalsilicon contact region to the anode of the PN diode, and results in junction shorting. This program technique was therefore named "Diffused Eutectic Aluminum Process" (DEAP).

Once the junction is shorted, the power dissipation at the junction decreases to less than one fifth, and the temperature decreases. This drop in temperature stops further diffusion of the eutectic, and protects the PNP transistor from destruction.

SPECIAL FACTORY TESTING

Extra rows and extra columns of test





cells, plus additional circuitry built into the PROM chip, allow improved factory testing of DC, AC and programming characteristics. These test cells and test circuitry provide enhanced correlation between programmed and unprogrammed circuits in order to guarantee high programmability and reliability.

PROGRAMMING (in electrical view)

The device is manufactured with outputs low (positive logic "zero") in all storage cells. An output at the selected cell is changed to high (logic "one") by programming.

"As shown in Fig. 28, transistors, Q_1 and Q_2 , are turned on to select the desired bit for programming by using eight address inputs'. By applying the PV_{CE} pulse voltage, the chip is disabled and transistor Q_3 is held off. Then, a train of programming pulses applied to

the desired output flows through transistor Ω_2 and memory cell into transistor Ω_1 . This programming current changes the programmable element to the conducting state.

The pulse train is stopped and two additional programming pulses are then applied to assure that the element is programmed properly, as soon as the output voltage indicates that the selected cell is in the logic "one" state. One output must be programmed at a time since the internal decoding circuit is capable of sinking only one unit of programming current at a time.

VERIFICATION

After the device has been programmed, the correct program pattern can be verified by taking all chip enable inputs low. To guarantee full supply voltage and full temperature range operation, a

programmed device should source 2.4 mA at V_{OH} = 2.4V and V_{CC} = 7.0V at 25° C ambient temperature,

LIABILITY

Fujitsu utilizes an extensive testing procedure to ensure device performance prior to shipment. However, 100% programmability is not guaranteed, and it is imperative that this specification be rigorously adhered to in order to achieve a satisfactory programming yield. Fujitsu will not accept responsibility for any device found defective if it was not programmed according to this specification. Devices returned to Fujitsu as defective must be accompanied by a complete truth table with clearly indicated locations of supposedly defective memory cells.

DC SPECIFICATIONS $(T_A = 25^{\circ}C)$

Parameter	Symbol		Min	Тур	Max	Unit
Input Low Voltage	V _{IL}		0	_	0.8	V
Input High Voltage	V _{IH}		2.0	_	5.25	V
Power Supply Voltage	PV _{CC}	P:	6.7	7.0	7.3	· v
rower supply voltage	FVCC	R:	4.75	5.0	5.25	
Programming Pulse Current	I _{PRG}		120	_	130	mA
PV _{CE} Pulse Voltage	PV _{CE}		20	20	22	V
Programming Pulse Clamp Voltage	V _{PRG}		20	20	22	٧
PV _{CE} Pulse Clamp Current	PICE		230	_	260	mA
Reference Voltage for a Prog. "1"	V _{REF}		1.0	1.5	2.4	٧




PROGRAMMING INFORMATION (Cont'd)


AC SPECIFICATIONS (TA = 25°C)

Parameter	Symbol	Min	Тур	Max	Unit
Programming Pulse Cycle Time	tcyc	40	50	60	μs
Programming Pulse Width	t _{PW} ⁽¹⁾	10	11	12	μs
Programming Pulse Rise Time	t _r (2)	_	_	2	μs
PV _{CE} Pulse Rise Time	t _r (2)	_	_	2	μs
PV _{CC} Pulse Rise Time	t _r (3)	-	_	2	μs
Programming Pulse Fall Time	t _f (4)	-	_	2	μs
PV _{CE} Pulse Fall Time	t _f (4)	_	_	2	μs
PV _{CC} Pulse Fall Time	t _f (5)	_	_	2	μs
Address Input Set-up Time	t _{SA}	2	_	_	μs
PV _{CE} Set-up Time	t _{SP} ⁽⁶⁾	4	_		μs
Address Input Hold Time	t _{HA}	2	_	_	μs
PV _{CE} Hold Time	t _{HP} ⁽⁷⁾	2	_	_	μs
PV _{CE} Pulse Trailing Edge to Read Strobe Time	t _{PR} (8)	10	-	_	μs
Programming Pulse Number	_	_	_	100	Times
Programming Time/Bit	_	120	150	6120	μs/bit
Additional Programming Pulse Number	_	2	2	2	Times

Notes: (1) Stipulated 200 Ω load and 15V.

- (2) From 1V to 19V (200 Ω load).
- (3) From 5.2V to 6.8V (30 Ω load).
- (4) From 19V to 1V (200 Ω load).
- (5) From 6.8V to 5.2V (30 Ω load).
- (6) From PV_{CE} pulse 19V to programming pulse 1V.
- (7) From programming pulse 1V to PV_{CE} pulse 19V.
- (8) From PV_{CE} pulse 1V to read strobe.









PROGRAMMING INFORMATION (Cont'd)

PROGRAMMING PROCEDURE

- 1. Apply power; V_{CC}=PV_{CC}, GND=
- 2. Select the desired bit.
- 3. Read the output to confirm the voltage Vo=low. (In the case of Vo=high, select the next desired bit.)
- 4. Apply a 20V pulse voltage to the PV_{CE} input.
- 5. Apply a programming pulse with amplitude of 125mA and duration of t_{PW} (11 μ s) after a delay of t_{SP} (4 μ s).
- 6. Read the output V_O after a delay of t_{PR.} (10µs).
 - a) In the case of Vo=low, repeat steps "4", "5" and "6" with cycle time of t_{CYC} (50 μ s).
 - b) In the case of Vo=high, apply 2 additional programming pulses to provide a highly reliable memory
- 7. Select the next desired bit after a delay of t_{HA} (2 μ s).
- Note 1) Programming must be done bit by bit.
 - 2) Ambient temperature during programming must be room temperature. (25°C±2°C)




CERAMIC DIP (: -CZ)






PLASTIC DIP (Suffix: -P)




MB 7113E MB 7114E/H MB 7113L MB 7114L









PLASTIC FPT (Suffix: -PF) 16-LEAD PLASTIC FLAT PACKAGE (CASE No.: FPT-16P-M02) .382(9.7) .409(10.4) .002(0.05) MIN (STAND OFF) Detail of "A" part .008(0.2) INDEX .260(6.6) .283(7.2) .197(5.0) .220(5.6) .020(0.5) .007(0.18) 1.012(0.3) 1.028(0.7) MAX .027(0.68) .024(0.6) MAX .039(1.0) .005 (0.13) .050(1.27) .014(0.35) .008(0.20) TYP .022(0.55) .085(2.15) MAX Dimensions in inches (millimeters)



LCC-20C-F02







PROGRAMMABLE SCHOTTKY 2048-BIT READ ONLY MEMORY

MB7115E/H MB7116E/H/Y MB7115L MB7116L

November 1987 Edition 2.0

SCHOTTKY 2048-BIT DEAP PROM (512 WORDS x 4 BITS)

The Fujitsu MB 7115 and MB 7116 are high speed Schottky TTL electrically field programmable read only memories organized as 512 words by 4 bits. With uncommitted collector outputs provided on the MB 7115 and three-state outputs on the MB 7116, memory expansion is simple.


The memory is fabricated with all logic "zeros" (positive logic). Logic level "ones" can be programmed by the highly reliable DEAP (Diffused Eutectic Aluminum Process) according to simple programming procedures.


The sophisticated passive isolation termed SVG (Shallow V-Groove) with thin epitaxial layer and Schottky TTL process permits minimal chip size and fast access time.

The extra test cells and unique testing methods provide enhanced correlation between programmed and unprogrammed circuits in order to perform AC, DC and programming test prior to shipment. This results in extremely high programmability.

- Single +5V supply voltage. 512 words x 4 bits organization, fully decoded.
- Proven high programmability and relia-
- Programming by DEAP (Diffused Eutectic Aluminum Process).
- Simplified and lower power programing.
- Low current PNP inputs.
- AC characteristics guaranteed over full operating voltage and temperature range via unique testing techniques.
- Fast access time
 - : 20ns typ, 30ns max. : 20ns typ, 35ns max. : 20ns typ, 45ns max. : 40ns typ, 60ns max.

- TTL compatible inputs and outputs.
- Open collector outputs (MB7115) 3-state outputs (MB7116)
- Chip enable lead for simplified memory expansion.
- Standard 16 pin Ceramic (Cerdip) DIP (Suffix: -Z) Standard 16 pin Plastic DIP
- (Suffix: -M)
- Standard 20 pad Ceramic (Frit Seal)
- (Suffix: -TV)
 - JEDEC approved pin out.






This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance

ABSOLUTE MAXIMUM RATINGS (See NOTE)

Rating		Symbol	Value	Unit	
Power Supply Voltage		V _{cc}	-0.5 to +7.0	V	
Power Supply Voltage (during programming)		V _{CCP}	-0.5 to +7.5	٧	
Input Voltage		V _{IN}	-1.5 to +5.5	٧	
Input Voltage (during programming)		VIPRG	22.5	٧	
Output Voltage (driung programming)		Vopre	-0.5 to +22.5	٧	
Input Current		IIN	- 20	mA	
Input Current (during)	orogramming)	I _{IPRG}	+270	mΑ	
Output Current		lout	+100	mA	
Output Current (during	programming)	IOPRG	+150	mA	
Ct - T	Ceramic	_	-65 to +150	°C	
Storage Temperature	Plastic	T _{STG}	-40 to +125		
Output Voltage		V _{OUT}	-0.5 to V _{CC}	٧	

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

MB7115E/H MB7116E/H/Y MB7115L MB7116L



$\textbf{CAPACITANCE} \quad (\text{f=1MHz}, \, \text{V}_{\text{CC}} \text{=+5V}, \, \text{V}_{\text{IN}} \text{=+2V}, \, \text{T}_{\text{A}} \text{=25}^{\circ} \text{C})$

Parameter	Symbol	Min	Тур	Max	Unit
Input Capacitance	C,	_	-	10	pF
Output Capacitance	c _o		_	12	pF

GUARANTEED OPERATING CONDITIONS


Parameter	Symbol	Min	Тур	Max	Unit	
Supply Voltage	Vcc	4.75	5.0	5.25	V	
Input Low Voltage	VIL	0	_	0.8	V	
Input High Voltage	V _{IH}	2.0	_	5.5	V	
Ambient Temperature	TA	0	_	75	°c	

DC CHARACTERISTICS (Full guaranteed operating conditions unless otherwise noted.)

Parameter		Symbol	Min	Тур	Max	Unit
Input Leakage Current (V _{IH} = 5.5V)		. I _R			40	μΑ
Input Load Current (V _{IL} = 0.45V)		l _F			-250	μΑ
Output Low Voltage (I _{OL} = 10mA)		V _{OL}			0.45	· V
Output Low Voltage (I _{OL} = 16mA)		V _{OL}			0.50	V
Output Leakage Current (V _O = 2.4V, chip disabled)	MB 7115	lolk			40	μΑ
Output Leakage Current $(V_O = 2.4V, \text{chip disabled})$	MB 7116	I _{OIH}			40	μΑ
Output Leakage Current (V _O = 0.5V, chip disabled)	MB 7116	loil			-40	μΑ
Input Clamp Voltage (I _{IN} = -18mA)		V _{IC}			-1.2	v
Power Supply Current	E/H/Y	1		70**	120	mA
(V _{IN} = OPEN or GND)	L	Icc		40**	50	IIIA
Output High Voltage (I _O = -2.4mA)	MB 7116	V _{OH*}	2.4			V
Output Short Circuit Current (V _O = GND)	MB 7116	l _{os} .	-15		-60	mA

Note: * Denotes guaranteed characteristics of the output high-level (ON) state when the chip is enabled (V_{CE}=0.4 V) and the programmed bit is addressed. These characteristics cannot be tested prior to

programming, but are guaranteed by factor testing. **This value denotes conditions at TA=25°C and V_{CC} =+5.0V




AC CHARACTERISTICS

(Full guaranteed operating conditions unless otherwise noted.)

Parameter		. L		E		н		MB7116Y		1 !
Parameter	Symbol	Тур	Max	Тур	Max	Тур	Max	Тур	Max	Unit
Access Time (via address input)	t _{AA}	40*	60**	20	45	20	35	20	30	ns
Output Disable Time	tois	20	50	15	30	15	30	10	25	ns
Output Enable Time	t _{EN}	30	50	15	30	15	30	15	25	ns

(*7115L: 45ns **7115L: 70ns)



Note: Output disable time is the time taken for the output to reach a high impedance state when the chip enable is taken disable. Output enable time is the time taken for the output to become active

when the chip enable is taken enable. The high impedance state is defined as a point on the output waveform equal to a ΔV of 0.5V from the active output level.

INPUT/OUTPUT CIRCUIT INFORMATION

INPUT

In the input circuit, Schottky TTL circuit technology is used to achieve high-speed operation. A PNP transistor in the first stage of input circuit remarkably improves input high/low current characteristics. Also, the input circuit includes a protection diode for reliable operation.


OPEN-COLLECTOR OUTPUT


The open-collector output is often utilized in high speed applications where power dissipation must be minimized. When the device is switched. there is no current sourced from the supply rail. Consequently, the current spike normally associated with TTL totem-pole outputs is eliminated. In high frequency applications, this minimizes noise problems (false triggering) as well as power drain. For example, the transient current (low impedance high-level to low impedance low-level) is typically 30mA for the MB 7116 (3-state) compared to 0mA for the MB 7115 (open-collector).

THREE-STATE OUTPUT

A "three-state" output is a logic element which has three distinct output states of ZERO, ONE and OFF (wherein OFF represents a high impedance condition which can neither sink nor source current at a definable logic level). Effectively, then, the device has all the desirable features of a totem-pole TTL output (e.g., greater noise immunity, good rise time, line driving capacity), plus the ability to connect to bus-organized systems.


In the case where two devices are on at the same time, the possibility exists







that they may be in opposite low impedance states simultaneously; thus, the short circuit current from one enabled device may flow through the other enabled device. While physical damage under these conditions is unlikely, system noise problems could result. Therefore, the system designer should consider these factors to ensure that this condition does not exist.


Also in the output circuit, Schottky TTL circuit technology is used to achieve high-speed operation. Also, a PNP transistor provided in the output circuit is effective to decrease a load for the Chip Enable circuit.





TYPICAL CHARACTERISTICS CURVES















































PROGRAMMING INFORMATION


FUJITSU PROM TECHNOLOGY


The Fujitsu MB 7100 series is the junction-shorting Schottky PROM. A memory cell consists of a programmable element of a PN diode and a vertically connected PNP transistor. The current blocking state of the reverse diode is changed to the current conducting state of the shorted-junction diode by programming. The programming element of the PN diode uses the N⁺ and P⁺ diffusion layer, the PNP transistor uses a P⁺ diffusion layer, an N⁺ epitaxial layer, and a P⁻ substrate (Fig. 23).

Each word line island is divided by passive isolations named JOP (Isolation by Oxide and Poly-silicon), and each memory cell in the same island is divided by the passive isolation named SVG (Shallow V-Groove). The vertical structure of the junction-shorting memory cell makes a high packing density possible.

In programming, reverse current pulses are applied to the cathod of the PN diode. This increases the temperature at the junction. When the temperature reaches the point where the silicon and aluminum form a eutectic, the eutectic diffuses from the surface of the metalsilicon contact region to the anode of the PN diode, and results in junction shorting. This program technique was therefore named "Diffused Eutectic Aluminum Process" (DEAP).

Once the junction is shorted, the power dissipation at the junction decreases to less than one fifth, and the temperature decreases. This drop in temperature stops further diffusion of the eutectic, and protects the PNP transistor from destruction.







PROGRAMMING INFORMATION (continued)

"As shown in Fig. 24, transistors, Q1 and Q2, are turned on to select the desired bit for programming by using ten address inputs. By applying the PV_{CF} pulse voltage, the chip is dis-

VERIFICATION

After the device has been programmed, the correct program pattern can be verified by taking chip enable input low. To guarantee full supply voltage

SPECIAL FACTORY TESTING

Extra rows and extra columns of test cells, plus additional circuitry built into the PROM chip, allow improved factory testing of DC, AC and programming characteristics. These test cells and test circuitry provide enhanced correlation between programmed and unprogrammed circuits in order to guarantee high programmability and reliability.

PROGRAMMING (in electrical view)

The device is manufactured with outputs low (positive logic "zero") in all storage cells. An output at the selected cell is changed to high (logic "one") by programming.

"As shown in Fig. 24, transistors, Q1"

abled and transistor Q3 is held off.
Then, a train of programming pulses applied to the desired output flows through transistor Q2 and memory cell into transistor Q1. This programming current changes the programmable element to the conducting state.

The pulse train is stopped and two additional programming pulses are then applied to assure that the element is programmed properly, as soon as the output voltage indicates that the selected cell is in the logic "one" state.

One output must be programmed at a time since the internal decoding circuit is capable of sinking only one unit of programming.

VERIFICATION

and full temperature range operation, a programmed device should source 2.4mA at V_{OH} = 2.4V and V_{CC} = 7.0V at 25°C ambient temperature.

LIABILITY

Fujitsu utilizes an extensive testing procedure to ensure device performance prior to shipment. However, 100% programmability is not guaranteed, and it is imperative that this specification be rigorously adhered to in order to achieve a satisfactory programming vield. Fujitsu will not accept responsibility for any device found defective if it was not programmed according to this specification. Devices returned to Fujitsu as defective must be accompanied by a complete truth table with clearly indicated tive must be accompanied by a complete truth table with clearly indicated locations of supposedly defective memory cells.

DC SPECIFICATIONS (TA = 25°C)

Parameter	Symbol		Min	Тур	Max	Unit
Input Low Voltage	V _{IL}		0		0.8	V
Input High Voltage	V _{IH}		2.0	-	5.25	٧
Power Supply Voltage	PV _{cc}	P:	6.7	7.0	7.3	V
		R:	4.75	5.0	5.25	
Programming Pulse Current	I _{PRG}		110	120	130	mA
PV _{CE} Pulse Voltage	PV _{CE}		20	20	22	V
Programming Pulse Clamp Voltage	V _{PRG}		20	20	22	V
PV _{CE} Pulse Clamp Current	PICE		230	_	260	mA
Reference Voltage for a Prog. "1"	V _{REF}		1.0	1.5	2.4	V

AC SPECIFICATIONS (TA = 25°C)


Parameter	Symbol	Min	Тур	Max	Unit
Programming Pulse Cycle Time	tcYC	40	50	60	μς
Programming Pulse Width	t _{PW} (1)	10	11	12	μs
Programming Pulse Rise Time	t _r (2)	_	-	2	μs
PV _{CE} Pulse Rise Time	t, (2)	_	-	2	μs
PV _{CC} Pulse Rise Time	t _r (3)	_	_	2	μs
Programming Pulse Fall Time	t _f (4)	. –	_	2	μs
PV _{CE} Pulse Fall Time	t _f (4)	_	_	2	μs
PV _{CC} Pulse Fall Time	t _f (5)		_	2	μs
Address Input Set-up Time	t _{SA}	2	_	_	μs
PV _{CE} Set-up Time	t _{SP} (6)	4	_	_	μs
Address Input Hold Time	t _{HA}	2	-	_	μs
PV _{CE} Hold Time	t _{HP} (7)	2	-	_	μs
PV _{CE} Pulse Trailing Edge to Read Strobe Time	t _{PR} (8)	10	_	_	μs
Programming Pulse Number	_	_	-	100	Times
Programming Time/Bit	-	120	150	6120	μs/bit
Additional Programming Pulse Number	_	2	2	2	Time


Notes: (1) Stipulated 200 Ω load and 15V.

- (2) From 1V to 19V (200 Ω load).
- (3) From 5.2V to 6.8V (30 Ω load).
- (4) From 19V to 1V (200 Ω load).
- (5) From 6.8V to 5.2V (30 Ω load).
- (6) From PV_{CE} pulse 19V to programming pulse 1V.
- (7) From programming pulse 1V to PV_{CE} pulse 19V.
- (8) From PV_{CE} pulse 1V to read strobe.




PROGRAMMING INFORMATION (continued)







PROGRAMMING PROCEDURE


- 1. Apply power; V_{CC}=PV_{CC}, GND= 0V.
- 2. Select the desired bit.
- 3. Read the output to confirm the voltage V_O = low. (In the case of Vo = high, select the next desired bit.)
- 4. Apply a 20V pulse voltage to the PV_{CF} input.
- 5. Apply a programming pulse with amplitude of 125 mA and duration of tpw (11µs) after a delay of tsp $(4\mu s)$.
- 6. Read the output V_{O} after a delay of t_{PR} (10 μ s).
 - a) In the case of $V_O = low$, repeat steps "4", "5" and "6" with cycle time of t_{CYC} (50 μs).
 - b) In the case of V_O = high, apply 2 additional programming pulses to provide a highly reliable memory cell.
- 7. Select the next desired bit after a delay of t_{HA} (2 μ s).
- Note 1) Programming must be done bit by bit.
 - 2) Ambient temperature during programming must be room temperature. (25°C±2°C)













PROGRAMMABLE SCHOTTKY 2048 READ ONLY MEMORY

MB 7117E/H MB 7118E/H MB 7117L MB 7118L

> June 1987 Edition 2.0

SCHOTTKY 2048 BIT DEAP PROM (256 WORDS X 8 BITS)

The Fujitsu MB 7117 and MB 7118 are high speed schottky TTL electrically field programmable read only memories organized as 256 words by 8-bits. With uncommitted collector outputs provided on the MB 7117 and three-state outputs on the MB 7118 memory expansion is simple.

The memory is fabricated with all logic "zeros" (positive logic). Logic level "ones" can be programmed by the highly reliable Deap (Diffused Eutectic Aluminum Process) according to simple programming procedures.

The sophisticated passive isolation termed IOP (Isolation by Oxide and Polysilicon) with thin epitaxial layer and schottky TTL process permits minimal chip size and fast access time.

The extra test cells and unique testing methods provide enhanced correlation between programmed and unprogrammed circuits in order to perform AC, DC and programming test prior to shipment. This results in extremely high programmability.


- Single +5V supply voltage.
- 256 words x 8 bits organization, fully decoded.
- Proven high programmability and reliability.
- Programming by Deap (diffused eutectic aluminum process).
- Simplified and lower power programming.
- Low current PNP inputs.
- AC characteristics guaranteed over full operating voltage and temperature range via unique testing
- Fast access time
 H: 25ns typ, 35ns max
 E: 25ns typ, 45ns max
 L: 35ns typ, 60ns max


- TTL compatible inputs and outputs.
- Open collector outputs (MB 7117)
 - 3-state outputs (MB 7118)
- Two chip enable leads for simplified memory expansion.
- Standard 20 pin Ceramic (Cerdip) DIP (Suffix: -Z)
- Standard 20 pin Plastic DIP (Suffix: -M)
- Standard 20 pin Plastic FPT (Suffix: -PF)
- Standard 20 pad Ceramic LCC (Suffix: -TV)
- JEDEC approved pin out

L: 35ns typ, 60ns max ABSOLUTE MAXIMUM RATINGS (See NOTE)


Rating	· · · · · · · · · · · · · · · · · · ·	Symbol	Value	Unit
Power Supply Voltage		V _{cc}	-0.5 to +7.0	V
Power Supply Voltage (during programming)		V _{CCP}	-0.5 to +7.5	<
Input Voltage		V _{IN}	-1.5 to +5.5	\
Input Voltage (during p	rogramming)	V _{PRG}	22.5	V
Output Voltage (during	V _{PRG}	-0.5 to +22.5	V	
Input Current		L _{IN}	- 20	mA
Input Current (during p	rogramming)	IPRG	+270	mΑ
Output Current		lout	+100	mΑ
Output Current (during	programming)	I _{PRG}	+150	mΑ
Storage Temperature	Ceramic	7	-65 to +150	°c
Storage remperature	Plastic	T _{stg}	-40 to +125	
Output Voltage	V _{OUT}	-0.5 to V _{CC}	٧	

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.





This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.



CAPACITANCE (f=1MHz, V_{CC} =+5V, V_{IN} =+2V, T_A =25°C)

Parameter	Symbol	Min	Тур	Max	Unit
Input Capacitance	C ₁	_	_	10	pF
Output Capacitance	Со	_	-	12	pF

GUARANTEED OPERATING CONDITIONS

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	V _{cc}	4.75	5.0	5.25	V
Input Low Voltage	V _{IL}	0		0.8	V
Input High Voltage	V _{IH}	2.0	_	5.5	V
Ambient Temperature	T _A	0	_	75	°C

DC CHARACTERISTICS


(Full guaranteed operating conditions unless otherwise noted.)

Parameter		Symbol	Min	Тур	Max	Unit
Input Leakage Current (V _{IH} = 4.5V)					40	μΑ
Input Leakage Current (V _{IH} = 5.5V)		I _{R2}			1.0	mA
Input Load Current (V _{IL} = 0.45V)		1 _F			-250	μΑ
Output Low Voltage (I _{OL} = 10 mA)		VoL			0.45	V
Output Low Voltage (I _{OL} = 16mA)		V _{OL}			0.50	V
Output Leakage Current (V _O = 2.4V, Chip disabled)	MB 7117	I _{OLK}			40	μΑ
Output Leakage Current (V _O = 2.4V, chip disabled)	MB 7118	Іоін			40	μΑ
Output Leakage Current (V _O = 0.45V, chip disabled)	MB 7118	loil			-40	μΑ
Input Clamp Voltage (I _{IN} = -18mA)		V _{IC}			-1.2	V
Power Supply Current	E/H	Icc		80	140	mA
(V _{IN} = OPEN or GND)	L	• • • • • • • • • • • • • • • • • • • •		60	75	11//
Output High Voltage (I _O = -2.4mA)	MB 7118	V _{oн} *	2.4			v
Output Short Circuit Current (V _O = GND)	MB 7118	l _{os} *	-15		-60	mA

*Note: Denotes guaranteed characteristics of the output high-level (ON) state when the chip is enabled ($V_{\overline{\text{ICE}}}$ =0.4V) and the programmed bit is addressed.

These characteristics cannot be tested pior to programming, but are guaranteed by factor testing.






AC CHARACTERISTICS

(Full guaranteed operating conditions unless otherwise noted.)

D	Complete I	L		E		н		Unit
Parameter	Symbol	Тур	Max	Тур	Max	Тур	Max	Unit
Access Time (via address input)	t _{AA}	35	60	25	45	25	35	ns
Output Disable Time	t _{DIS}	20	40	15	30	15	30	ns
Output Enable Time	t _{EN}	20	40	15	30	15	30	ns



Note: Output disable time is the time taken for the output to reach a high resistance state when some of chip enables is taken disable. Output enable time is the time taken for the output to become active

when all of chip enables are taken enable. The high resistance state is defined as a point on the output waveform equal to a ΔV of 0.5V from the active output level.

INPUT/OUTPUT CIRCUIT INFORMATION

INPUT

In the input circuit, Schottky TTL circuit technology is used to achieve high-speed operation. A PNP transistor in the first stage of input circuit remarkably improves input high/low current characteristics. Also, the input circuit includes a protection diode for reliable operation.


OPEN-COLLECTOR OUTPUT


The open-collector output is often utilized in high speed applications where power dissipation must be minimized. When the device is switched, there is no current sourced from the supply rail. Consequently, the current spike normally associated with TTL totem-pole outputs is eliminated. In high frequency applications, this minimizes noise problems (false triggering) as well as power drain. For example, the transient current (low impedance high-level to low impedance low-level) is typically 30mA for the MB 7118 (3-state) compared to 0mA for the MB 7117 (open-collector)

THREE-STATE OUTPUT

A "three-state" output is a logic element which has three distinct output states of ZERO, ONE and OFF (wherein OFF represents a high impedance condition which can neither sink nor source current at a definable logic level). Effectively, then, the device has all the desirable features of a totem-pole TTL output (e.g., greater noise immunity, good rise time, line driving capacity), plus the ability to connect to bus-organized systems.

In the case where two devices are on at the same time, the possibility exists









that they may be in opposite low impedance states simultaneously; thus, the short circuit current from one enabled device may flow through the other enabled device. While physical damage under these conditions is unlikely, system noise problems could result. Therefore, the system designer should consider these factors to ensure that this condition does not exist.

Also in the output circuit, Schottky TTL circuit technology is used to achieve high-speed operation. Also, a PNP transistor provided in the output circuit is effective to decrease a load for the Chip Enable circuit.



TYPICAL CHARACTERISTICS CURVES















Fig. 8 — I_{OL} OUTPUT LOW CURRENT vs V_{OL} OUTPUT LOW VOLTAGE IOL, OUTPUT LOW CURRENT (mA) T_A=25°C 60 ν_{CC}=5.0V 50 40 30 20 10 MB 7117/18 ō 400 600 200 VOL, OUTPUT LOW VOLTAGE (mW)






















Fig. 16 - t_{DIS} DISABLE TIME

















PROGRAMMING INFORMATION

FUJITSU PROM TECHNOLOGY

The Fujitsu MB 7100 series is the junction-shorting Schottky PROM. A memory cell consists of a programmable element of a PN diode and a vertically connected PNP transistor. The current blocking state of the reverse diode is changed to the current conducting state of the shortedjunction diode by programming. The programming element of the PN diode uses the N⁺ and P⁺ diffusion layer, the PNP transistor uses a P+ diffusion layer, an N⁺ epitaxial layer, and a P⁻ substrate (Fig. 24).


Each word line island is divided by passive isolations named IOP (Isolation by Oxide and Poly-silicon), and each memory cell in the same island is divided by the passive isolation named SVG (Shallow V-Groove). The vertical structure of the junction-shorting memory cell makes a high packing density possible.


In programming, reverse current pulses are applied to the cathode of the PN diode. This increases the temperature at the junction. When the temperature reaches the point where the silicon and aluminum form a eutectic, the eutectic diffuses from the surface of the metalsilicon contact region to the anode of the PN diode, and results in junction shorting. This program technique was therefore named "Diffused Eutectic Aluminum Process" (DEAP).

Once the junction is shorted, the power dissipation at the junction decreases to less than one fifth, and the temperature decreases. This drop in temperature stops further diffusion of the eutectic, and protects the PNP transistor from destruction.

SPECIAL FACTORY TESTING

Extra rows and extra columns of test cells, plus additional circuitry built into the PROM chip, allow improved factory testing of DC, AC and programming characteristics. These test





PROGRAMMING INFORMATION (continued)

cells and test circuitry provide enhanced correlation between programmed and unprogrammed circuits in order to guarantee high programmability and reliability.

PROGRAMMING (in electrical view)

The device is manufactured with outputs low (positive logic "zero") in all storage cells. An output at the selected cell is changed to high (logic "one") by programming.

"As shown in Fig. 25. transistors, Q_1 and Q_2 , are turned on to select the desired bit for programming by using eight address inputs. By applying the PV_{CE} pulse voltage, the chip is disabled and transistor Q_3 is held off. Then, a train of programming pulses applied to the desired output flows through transistor Q_2 and memory cell

into transistor \mathbf{Q}_1 . This programming current changes the programmable element to the conducting state.

The pulse train is stopped and two additional programming pulses are then applied to assure that the element is programmed properly, as soon as the output voltage indicates that the selected cell is in the logic "one" state. One output must be programmed at a time since the internal decoding circuit is capable of sinking only one unit of programming current at a time.

VERIFICATION

After the device has been programmed, the correct program pattern can be verified by taking chip enable input low. To guarantee full supply voltage and full temperature range operation, a programmed device should source

2.4mA at V_{OH} =2.4V and V_{CC} =7.0V at 25°C ambient temperature.

LIABILITY

Fujitsu utilizes an extensive testing procedure to ensure device performance prior to shipment. However, 100% programmability is not guaranteed, and it is imperative that this specification be rigorously adhered to in order to achieve a satisfactory programming yield. Fujitsu will not accept responsibility for any device found defective if it was not programmed according to this specification. Devices returned to Fujitsu as defective must be accompanied by a complete truth table with clearly indicated loactions of supposedly defective memory cells.

DC SPECIFICATIONS (TA = 25°C)

Parameter	Symbol		Min	Тур	Max	Unit
Input Low Voltage	VIL	VIL		_	0.8	V
Input High Voltage	V _{1H}	V _{1H}		_	5.25	V
B 0 1 1 1 1 1	D1/	P:	6.7	7.0	7.3	V
ower Supply Voltage	PVcc	R:	4.75	5.0	5.25	
Programming Pulse Current	I _{PRG}		120	-	130	mA
PV _{CE} Pulse Voltage	PV _{CE}		20	20	22	V
Programming Pulse Clamp Voltage	V _{PRG}		20	20	22	٧
PV _{CE} Pulse Clamp Current	PICE	PICE		_	260	mA
Reference Voltage for a Prog. "1"	VREF	V _{REF}		1.5	2.4	٧

AC SPECIFICATIONS (TA = 25°C)

Parameter	Symbol	Min	Тур	Max	Unit
Programming Pulse Cycle Time	tcyc	40	50	60	μs
Programming Pulse Width	t _{PW} (1)	10	11	12	μs
Programming Pulse Rise Time	t _r (2)		_	2	μs
PV _{CE} Pulse Rise Time	t _r (2)	_	_	2	μs
PV _{CC} Pulse Rise Time	t _r (3)	_	-	2	μs
Programming Pulse Fall Time	t _f (4)	_	-	2	μs
PV _{CE} Pulse Fall Time	t _f (4)	_	-	2	μs
PV _{CC} Pulse Fall Time	t _f (5)		-	2	μs
Address Input Set-up Time	t _{SA}	2	-	-	μs
Chip Enable Input Set-up Time	tsc	2	-	_	μs
PV _{CE} Set-up Time	t _{SP} (6)	4	_	-	μs
Address Input Hold Time	t _{HA}	2	-	_	μs
Chip Enable Input Hold Time	t _{HC}	2	-	_	μs
PV _{CE} Hold Time	t _{HP} (7)	2	_	_	μs
PV _{CE} Pulse Trailing Edge to Read Strobe Time	t _{PR} (8)	10		. –	μs
Programming Pulse Number	n	_	_	100	Times
Programming Time/Bit	_	120	150	6120	μs/bit
Additional Programming Pulse Number	_	2	2	2	Times

Notes: (1) Stipulated 200 Ω load and 15V.

(2) From 1V to 19V (200 Ω load).

(3) From 5.2V to 6.8V (30 Ω load).

(4) From 19V to 1V (200 Ω load).

(5) From 6.8V to 5.2V (30 Ω load).


(6) From PV_{CE} pulse 19V to programming pulse 1V.


(7) From programming pulse 1V to PV_{CE} pulse 19V.

(8) From PV_{CE} pulse 1V to read strobe.




PROGRAMMING INFORMATION (continued)






PROGRAMMING PROCEDURE

- 1. Apply power; V_{CC} = PV_{CC}, GND = 0V.
- 2. Select the desired bit.
- 3. Read the output to confirm the voltage V_O = low. (In the case of Vo = high, select the next desired bit.)
- 4. Apply a 20V pulse voltage to the PV_{CE} input.
- 5. Apply a programming pulse with amplitude of 125 mA and duration of tpw (11 µs) after a delay of tsp (4us).
- 6. Read the output $V_{\rm O}$ after a delay of t_{PR} (10 μ s).
 - a) In the case of $V_O = low$, repeat steps "4", "5" and "6" with cycle time of t_{CYC} (50 μ s).
 - b) In the case of V_O = high, apply 2 additional programming pulses to provide a highly reliable memory cell.
- 7. Select the next desired bit after a delay of t_{HA} (2 μ s).
- Note 1) Programming must be done bit by bit.
 - 2) Ambient temperature during programming must be room temperature. (25°C±2°C)






PACKAGE DIMENSIONS CERAMIC DIP (: -Z)




PLASTIC DIP (: -P)



MB 7117E/H MB 7118E/H MB 7117L MB 7118L




PACKAGE DIMENSIONS PLASTIC FPT (: -PF)






PACKAGE DIMENSIONS CERAMIC LCC (: -TV)









PROGRAMMABLE SCHOTTKY 4096-BIT READ ONLY MEMORY

MB7121E/H MB7122E/H/Y MB7121L MB7122L

> December 1987 Edition 3.0

SCHOTTKEY 4096-RT DEAP PROM (1024 WORDS X 4 BITS)

The Fujitsu MB7121 and MB7122 are high speed Schottky TTL electrically field programmable read only memories organized as 1024 words by 4 bits. With uncommitted collector outputs provided on the MB7121 and three-state outputs on the MB7122, memory expansion is simple.

The memory is fabricated with all logic "zeros" (positive logic). Logic level "ones" can be programmed by the highly reliable DEAP (Diffused Eutectic Aluminum Process) according to simple programming procedures.

The sophisticated passive isolation termed IOP (Isolation by Oxide and Polysilicon) with thin epitaxial layer and Schottky TTL process permits minimal chip size and fast access time.

The extra test cells and unique testing methods provide enhanced correlation between programmed and unprogrammed circuits in order to perform AC, DC and programming test prior to shipment. This results in externely high programmability.

- Single +5V supply voltage,
- 1024 words x 4 bits organization, fully decoded
- Proven high programmability and reliability.
- Programming by DEAP (Diffused Eutectic Aluminum Process).
- Simplified and lower power programming.
- Low current PNP inputs.
- AC characteristics guaranteed over full operating voltage and temperature range via unique testing techniques.
- Fast access time
 - Y: 25ns typ, 30ns max. H: 25ns typ, 35ns max.

E: 25ns typ, 45ns max.

- L: 40ns typ, 60ns max.
- TTL compatible inputs and outputs.
- Open collector outputs (MB7121)
 3 state outputs (MB7122)

memory expansion.

- 3 state outputs (MB7122)
 Two chip enable leads for simplified
- Standard 18 pin Ceramic (Cerdip)
 DIP
 (Suffix: -Z)
 - Standard 18 pin Plastic DIP
- Standard 20 pad Ceramic (Frit Seal)
 LCC
- (Suffix: -TV)

(Suffix: -M)


JEDEC approved pin output.

ABSOLUTE MAXIMUM RATINGS (See NOTE)


Rating		Symbol	Value	Unit
Power Supply Voltage		V _{cc}	-0.5 to +7.0	V
Power Supply Voltage (during programming)		V _{CCP}	-0.5 to +7.5	V
Input Voltage		VIN	-1.5 to +5.5	٧
Input Voltage (during p	rogramming)	VIPRG	22.5	٧
Output Voltage (during	VOPRG	V _{OPRG} -0.5 to +22.5		
Input Current	IIN	-20	mA	
Input Current (during p	rogramming)	IPRG	+270	mA
Output Current		I _{out}	+100	mA
Output Current (during	programming)	IOPRG	+150	mA
Stanga Tamananatura	Ceramic	т	-65 to +150	°c
Storage Temperature	Plastic	T _{STG}	-40 to + 125	
Output Voltage	V _{out}	-0.5 to V _{CC}	٧	

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.





This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.



$\textbf{CAPACITANCE} \hspace{0.2cm} \textbf{ (f=1MHz, V_{CC}=+5V, V_{IN}=+2V, T_{A}=25°C) }$

Parameter	Symbol	Min	Тур	Max	Unit
Input Capacitance	C _I	_	_	10	pF
Output Capacitance	C _O	_	_	12	pF

GUARANTEED OPERATING CONDITIONS

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	V _{cc}	4.75	5.0	5.25	V
Input Low Voltage	VIL	0	_	0.8	V
Input High Voltage	V _{iH}	2.0	_	5,5	V
Ambient Temperature	TA	0	_	75	°c

DC CHARACTERISTICS


(Full guaranteed operating conditions unless otherwise noted.)

Parameter		Symbol	Min	Тур	Max	Unit
Input Leakage Current (V _{IH} = 5.5V)		I _R			40	μΑ
Input Load Current (V _{IL} = 0.45V)		IF			-250	μΑ
Output Low Voltage (I _{OL} = 10mA)		V _{OL}			0.45	v
Output Low Voltage (I _{OL} = 16mA)		V _{OL}			0.50	v
Output Leakage Current (V _O = 2.4V, chip disabled)	MB7121	I _{OLK}			40	μΑ
Output Leakage Current (V _O = 2.4V, chip disabled)	MB7122	I _{OIH}			40	μΑ
Output Leakage Current (V _O = 0.5V, chip disabled)	MB7122	loir			-40	μΑ
Input Clamp Voltage (I _{IN} = -18mA)		V _{IC}			-1.2	V
Power Supply Current	E/H/Y	1-		105**	150	mA
(V _{IN} = OPEN or GND)	L	lcc		40**	50	IIIA
Output High Voltage (I _O = -2.4mA)	MB7122	V _{OH*}	2.4			V
Output Short Circuit Current (V _O = GND)	MB7122	I _{OS*}	-15		-60	mA

Note: *Denotes guaranteed characteristics of the output high-level (ON) state when the chip is enabled $(V_{\overline{CE}} = 0.4V)$ and the programmed bit is addressed. These characteristics cannot be tested prior to

programming, but are guaranteed by factor testing. **This value denotes conditions at T_A =25°C and V_{CC} = +5.0V.






AC CHARACTERISTICS

(Full guaranteed operating conditions unless otherwise noted.)

Parameter	6	L.		E		Н		MB7122Y		11.7
	Symbol	Тур	Max	Тур	Max	Тур	Max	Тур	Max	Unit
Access Time (via address input)	t _{AA}	40*	60**	25	45	25	35	25	30	ns
Output Disable Time	tois	20	50	15	30	15	30	15	25	ns
Output Enable Time	t _{EN}	30	50	15	30	15	30	15	25	ns

(* 7121L: 45ns **7121L: 70ns)



Note: Output disable time is the time taken for the output to reach a high resistance state when either chip enable is taken high. Output enable time is the time taken for the output to become active when both chip enables are taken low. The high resistance state is defined as a point on the output waveform equal to a ΔV of 0.5V from the active output level.

INPUT/OUTPUT CIRCUIT INFORMATION

INPUT

In the input circuit, Schottky TTL circuit technology is used to achieve high-speed operation. A PNP transistor in the first stage of input circuit remarkably improves input high/low current characteristics. Also, the input circuit includes a protection diode for reliable operation.


OPEN-COLLECTOR OUTPUT


The open-collector output is often utilized in high speed applications where power dissipation must be minimized. When the device is switched, there is no current sourced from the supply rail. Consequently, the current spike normally associated with TTL totem-pole outputs is eliminated. In high frequency applications, this minimizes noise problems (false triggering) as well as power drain. For example, the transient current (low impedance high-level to low impedance low-level) is typically 30mA for the MB 7122 (3-state) compared to 0mA for the MB 7121 (open-collector).

THREE-STATE OUTPUT

A "three-state" output is a logic element which has three distinct output states of ZERO, ONE and OFF (wherein OFF represents a high impedance condition which can neither sink nor source current at a definable logic level). Effectively, then, the device has all the desirable features of a totem-pole TTL output (e.g., greater noise immunity, good rise time, line driving capacity), plus the ability to connect to bus-organized systems.


In the case where two devices are on at the same time, the possibility exists







that they may be in opposite low impedance states simultaneously; thus, the short circuit current from one enabled device may flow through the other enabled device. While physical damage under these conditions is unlikely, system noise problems could result. Therefore, the system designer should consider these factors to ensure that this condition does not exist.


Also in the output circuit, Schottky TTL circuit technology is used to achieve high-speed operation. Also, a PNP transistor provided in the output circuit is effective to decrease a load for the Chip Enable circuit.





TYPICAL CHARACTERISTICS CURVES















































PROGRAMMING INFORMATION

FUJITSU PROM TECHNOLOGY

The Fuiltsu MB 7100 series is the junction-shorting Schottky PROM, A memory cell consists of a programmable element of a PN diode and a vertically connected PNP transistor. The current blocking state of the reverse diode is changed to the current conducting state of the shortedjunction diode by programming. The programming element of the PN diode uses the N⁺ and P⁺ diffusion layer. the PNP transistor uses a P+ diffusion layer, an N⁺ epitaxial layer, and a P⁻ substrate (Fig. 23).


Each word line island is divided by passive isolations named IOP (Isolation by Oxide and Poly-silicon), and each memory cell in the same island is divided by the passive isolation named SVG (Shallow V-Groove). The vertical structure of the junction-shorting memory cell makes a high packing density possible.


In programming, reverse current pulses are applied to the cathode of the PN diode. This increases the temperature at the junction. When the temperature reaches the point where the silicon and aluminum form a eutectic, the eutectic diffuses from the surface of the metalsilicon contact region to the anode of the PN diode, and results in junction shorting. This program technique was therefore named "Diffused Eutectic Aluminum Process" (DEAP).

Once the junction is shorted, the power dissipation at the function decreases to less than one fifth, and the temperature decreases. This drop in temperature stops further diffusion of the eutectic, and protects the PNP transistor from destruction.

SPECIAL FACTORY TESTING

Extra rows and extra columns of test cells, plus additional circuitry built into the PROM chip, allow improved factory testing of DC, AC and programming characteristics. These test





PROGRAMMING INFORMATION (continued)

SPECIAL FACTORY TESTING

Extra rows and extra columns of test cells, plus additional circuitry built into the PROM chip, allow improved factory testing of DC, AC and programming characteristics. These test cells and test circuitry provide enhanced correlation between programmed and unprogrammed circuits in order to guarantee high programmability and reliability.

PROGRAMMING (in electrical view)

The device is manufactured with outputs low (positive logic "zero") in all storage cells. An output at the selected cell is changed to high (logic "one") by programming.

"As shown in Fig. 24, transistors, Q_1 and Q_2 , are turned on to select the desired bit for programming by using eight address inputs. By applying the PV_{CE} pulse voltage, the chip is dis-

abled and transistor \mathbf{Q}_3 is held off. Then, a train of programming pulses applied to the desired output flows through transistor \mathbf{Q}_2 and memory cell into transistor \mathbf{Q}_1 . This programming current changes the programmable element to the conducting state.

The pulse train is stopped and two additional programming pulses are then applied to assure that the element is programmed properly, as soon as the output voltage indicates that the selected cell is in the logic "one" state. One output must be programmed at a time since the internal decoding circuit is capable of sinking only one unit of programming current at a time.

VERIFICATION

After the device has been programmed, the correct program pattern can be verified by taking chip enable input low. To guarantee full supply voltage and full temperature range operation, a programmed device should source 2.4mA at $V_{OH}=2.4V$ and $V_{CC}=7.0V$ at 25°C ambient temperature.

LIABILITY

Fujitsu utilizes an extensive testing procedure to ensure device performance prior to shipment. However, 100% programmability is not guaranteed, and it is imperative that this specification be rigorously adhered to in order to achieve a satisfactory programming yield. Fujitsu will not accept responsibility for any device found defective if it was not programmed according to this specification. Devices returned to Fujitsu as defective must be accompanied by a complete truth table with clearly indicated locations of supposedly defective memory cells.

DC SPECIFICATIONS $(T_{\Delta} = 25^{\circ}C)$

Parameter	Symbol		Min	Тур	Max	Unit
Input Low Voltage	V _{IL}		0	_	0.8	V
Input High Voltage	V _{IH}		2.0	-	5.25	V
Power Supply Voltage	PV _{CC}	P:	6.7	7.0	7.3	V
		R:	4.75	5.0	5.25	
Programming Pulse Current	I _{PRG}		120	_	130	mA
PV _{CE} Pulse Voltage	PV _{CE}		20	20	22	٧
Programming Pulse Clamp Voltage	V _{PRG}		20	20	22	V
PV _{CE} Pulse Clamp Current	PI _{CE}		230	_	260	mA
Reference Voltage for a Prog. "1"	V _{REF}		1.0	1.5	2.4	٧


AC SPECIFICATIONS (TA = 25°C)


Parameter	Symbol	Min	Тур	Max	Unit
Programming Pulse Cycle Time	tcyc	40	50	60	μs
Programming Pulse Width	t _{PW} (1)	10	11	12	μs
Programming Pulse Rise Time	t _r (2)	_	_	2	μs
PV _{CE} Pulse Rise Time	t _r (2)	-	_	2	μs
PV _{CC} Pulse Rise Time	t _r (3)	_	_	2	μs
Programming Pulse Fall Time	t _f (4)	-	_	2	μs
PV _{CE} Pulse Fall Time	t _f (4)	_	_	2	μs
PV _{CC} Pulse Fall Time	t _f (5)	-	-	2	μs
Address Input Set-up Time	t _{SA}	2	_	_	μs
Chip Enable Input Set-up Time	tsc	2	_	_	μs
PV _{CE} Set-up Time	t _{SP} (6)	4	_	_	μs
Address Input Hold Time	t _{HA}	2	_	_	μs
Chip Enable Input Hold Time	t _{HC}	2	_	_	μs
PV _{CE} Hold Time	t _{HP} (7)	2	_	_	μs
PV _{CE} Pulse Trailing Edge to Read Strobe Time	t _{PR} (8)	10	_	_	μs
Programming Pulse Number		_	_	100	Time
Programming Time/Bit	_	120	150	6120	μs/bit
Additional Programming Pulse Number	_	2	2	2	Time

Notes: (1) Stipulated 200 $\!\Omega$ load and 15V.

- (2) From 1V to 19V (200 $\!\Omega$ load).
- (3) From 5.2V to 6.8V (30 Ω load).
- (4) From 19V to 1V (200 Ω load).
- (5) From 6.8V to 5.2V (30 Ω load).
- (6) From PV_{CE} pulse 19V to programming pulse 1V.
- (7) From programming pulse 1V to PV_{CE} pulse 19V.
- (8) From PV_{CE} pulse 1V to read strobe.


PROGRAMMING INFORMATION (continued)







PROGRAMMING PROCEDURE

- 1. Apply power; V_{CC}=PV_{CC}, GND=
- 2. Select the desired bit.
- 3. Read the output to confirm the voltage Vo = low. (In the case of Vo = high, select the next desired bit.)
- 4. Apply a 20V pulse voltage to the PV_{CE} input.
- 5. Apply a programming pulse with amplitude of 120 mA and duration of tew (10µs) after a delay of tsp $(4\mu s)$.
- 6. Read the output V_{O} after a delay of tpR (10µs).
 - a) In the case of V_O = low, repeat steps "4", "5" and "6" with cycle time of t_{CYC} (50 μ s).
 - b) In the case of V_O = high, apply 2 additional programming pulses to provide a highly reliable memory cell.
- 7. Select the next desired bit after a delay of t_{HA} (2 μ s).
- Note 1) Programming must be done bit by bit.
 - 2) Ambient temperature during programming must be room temperature, (25°C±2°C)











PACKAGE DIMENSIONS

(Suffix: -TV)







PROGRAMMABLE SCHOTTKY 4096-BIT READ ONLY MEMORY

MB 7123E/H MB 7124E/H/Y MB 7123L MB 7124L

> June 1987 Edition 3.0

SCHOTTKY 4096-BIT DEAP PROM (512 WORDS X 8 BITS)

The Fujitsu MB 7123 and MB 7124 are high speed Schottky TTL electrically field programmable read only memories organized as 512 words by 8 bits. With uncommitted collector outputs provided on the MB 7123 and three-state outputs on the MB 7124, memory expansion is simple.

The memory is fabricated with all logic "zeros" (positive logic). Logic level "ones" can be programmed by the highly reliable DEAP (Diffused Eutectic Aluminum Process) according to simple programming procedures.

The sophisticated passive isolation termed IOP (Isolation by Oxide and Polysilicon) with thin epitaxial layer and Schottky TTL process permits minimal chip size and fast access time.

The extra test cells and unique testing methods provide enhanced correlation between programmed and unprogrammed circuits in order to perform AC, DC and programming test prior to shipment. This results in extremely high programmability.


- Single +5V supply voltage.
- 512 words x 8 bits organization, fully decoded.
- Proven high programmability and reliability.
- Programming by DEAP (diffused Eutectic Aluminum process).
- Simplified and lower power programming.
- Low current PNP inputs.
- AC characteristics guaranteed over full operating voltage and temperature range via unique testing techniques.
- Fast access time, 25ns typ
- Y: 30ns max. E: 45ns max.
- H: 35ns max.


- Fast access time, 35 ns typ.
 L: 60 ns max.
- TTL compatible inputs and outputs.
- puts.Open collector outputs (MB 7123)
- 3-state outputs (MB 7124)
- One chip enable leads for simplified memory expansion.
- Standard 20 pin Ceramic (Cerdip) DIP (Suffix: -Z)
 Standard 20 pin Plastic DIP (Suffix: -P)
 Standard 20 pin Plastic FPT (Suffix: -PF)
 Standard 20 pad Ceramic LCC (Suffix: -TV)
- JEDEC approved pin out.

ABSOLUTE MAXIMUM RATINGS (See NOTE)

Rati	ng	Symbol	Value	Unit		
Power Supply Voltage		Vcc	-0.5 to +7.0	V		
Power Supply Voltage ming)	Supply Voltage (during program-		er Supply Voltage (during program- g) VCCP		-0.5 to +7.5	V
Input Voltage		VIN	-1.5 to +5.5	V		
Input Voltage (during p	programming)	V _{PRG}	22.5	V		
Output Voltage (during	out Voltage (during programming)		~0.5 to +22.5	٧		
Input Current		IIN	-20	mA		
Input Current (during p	orogramming)	I _{PRG}	+270	mA		
Output Current		lout	+100	mA		
Output Current (during	programming)	IPRG	+150	mA		
Chausa Tamananan	Ceramic	_	-65 to +150	°c		
Storage Temperature	Plastic	T _{STG}	-40 to +125			
Output Voltage		Vout	-0.5 to V _{CC}	٧		


NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.





This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

MB 7123E/H MB 7124E/H/Y FUJITSU MB 7123L MB 7124L



CAPACITANCE (f=1MHz, V_{CC}=+5V, V_{IN}=+2V, T_A=25°C)

Parameter	Symbol	Min	Тур	Max	Unit
Input Capacitance	C _I			10	pF
Output Capacitance	Со			12	pF

GUARANTEED OPERATING CONDITIONS

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	V _{cc}	4.75	5.0	5.25	V
Input Low Voltage	VIL			0.8	V
Input High Voltage	V _{IH}	2.0			V
Ambient Temperature	TA	0		75	°c

DC CHARACTERISTICS


(Full guaranteed operating conditions unless otherwise noted.)

Parameter	Parameter		Min	Тур	Max	Unit	
Input Leakage Current (V _{IH} = 5.5V)					40	μΑ	
Input Load Current (V _{IL} = 0.45 V)		I _F			-250	μΑ	
Output Low Voltage (I _{OL} = 10mA)		V _{OL}			0.45	V	
Output Low Voltage (I _{OL} = 16 mA)		VoL			0.50	٧	
Output Leakage Current (V _O = 2.4 V, chip disabled)	MB 7123	lock			40	μΑ	
Output Leakage Current (V _O = 2.4 V, chip disabled)	MB 7124	Гоін			40	μΑ	
Output Leakage Current (V _O = 0.45 V, chip disabled)	MB 7124	I _{OIL}			-40	μΑ	
Input Clamp Voltage (I _{IN} = ~18 mA)		V _{IC}			-1.2	V	
Power Supply Current	E/H/Y			120	170		
(V _{IN} = OPEN or GND)	L	I _{cc}		60	75	mA	
Output High Voltage (I _O = -2.4 mA)	MB 7124	V _{OH} *	2.4			٧	
Output Short Circuit Current (V _O = GND)	MB 7124	l _{os} .	-15		-60	mA	

*Note: Denotes guaranteed characteristics of the output high-level (ON) state when the chip is enabled (V_{ICE}=0.4V) and the programmed bit is addressed.

These characteristics cannot be tested prior to programming, but are guaranteed by factory testing.






AC CHARACTERISTICS

(Full guaranteed operating conditions unless othersise noted.)

Parameter	E. Crimbal		L	E		Н		MB 7124Y		11-14
rarameter	Symbol	Тур	Max	Тур	Max	Тур	Max	Тур	Max	Unit
Access Time (via address input)	t _{AA}	35	60	25	45	25	35	25	30	ns
Output Disable Time	t _{DIS}	20	40	15	30	15	30	15	25	ns
Output Enable Time	t _{EN}	20	40	15	30	15	30	15	25	ns



Note: Output disable time is the time taken for the output to reach a high resistance state when chip enable is taken high. Output enable time is the time taken for the output to become active when chip enable is taken low. The high resistance state is defined as a point on the output waveform equal to a ΔV of 0.5V from the active output level.

INPUT/OUTPUT CIRCUIT INFORMATION

INPUT

In the input circuit, Schottky TTL circuit technology is used to achieve high-speed operation. A PNP transistor in the first stage of input circuit remarkably improves input high/low current characteristics. Also, the input circuit includes a protection diode for reliable operation.


OPEN-COLLECTOR OUTPUT


The open-collector output is often utilized in high speed applications where power dissipation must be minimized. When the device is switched. there is no current sourced from the supply rail. Consequently, the current spike normally associated with TTL totem-pole outputs is eliminated. In high frequency applications, this minimizes noise problems (false triggering) as well as power drain. For example, the transient current (low impedance high-level to low impedance low-level) is typically 30mA for the MB 7124 (3-state) compared to 0mA for the MB 7123 (open-collector).

THREE-STATE OUTPUT

A "three-state" output is a logic element which has three distinct output states of ZERO, ONE and OFF (wherein OFF represents a high impedance condition which can neither sink nor source current at a definable logic level). Effectively, then, the device has all the desirable features of a totem-pole TTL output (e.g., greater noise immunity, good rise time, line driving capacity), plus the ability to connect to bus-organized systems.

In the case where two devices are on at the same time, the possibility exists






4

that they may be in opposite low impedance states simultaneously; thus, the short circuit current from one enabled device may flow through the other enabled device. While physical damage under these conditions in unlikely, system noise problems could result. Therefore, the system designer should consider these factors to ensure that this condition does not exist.

Also in the output circuit, Schottky TTL circuit technology is used to achieve high-speed operation. Also, a PNP transistor provided in the output circuit is effective to decrease a load for the Chip Enable circuit.




TYPICAL CHARACTERISTICS CURVES


Fig. 6 — I_{IN} INPUT CURRENT vs. V_{IN} INPUT VOLTAGE


T_A = 25°C


V_{CC} = 4.5V


V_{CC} = 5.5V































TA, AMBIENT TEMPERATURE (°C)


-50

100



TA, AMBIENT TEMPERATURE (°C)










Fig. 22 - DELAY TIME INCREASE
vs C_L LOAD CAPACITANCE





PROGRAMMING INFORMATION

FUJITSU PROM TECHNOLOGY

The Fujitsu MB 7100 series is the junction-shorting Schottky PROM. A memory cell consists of a programmable element of a PN diode and a vertically connected PNP transistor. The current blocking state of the reverse diode is changed to the current conducting state of the shortedjunction diode by programming. The programming element of the PN diode uses the N⁺ and P⁺ diffusion layer, the PNP transistor uses a Pt diffusion layer, and N⁺ epitaxial layer, and a P⁻ substrate (Fig. 24).


Each word line island is divided by passive isolations named IOP (Isolation by Oxide and Poly-silicon), and each memory cell in the same island is divided by the passive isolation named SVG (Shallow V-Groove). The vertical structure of the junction-shorting memory cell makes a high packing density possible.


In programming, reverse current pulses are applied to the cathode of the PN diode. This increases the temperature at the junction. When the temperature reaches the point where the silicon and aluminum form a eutectic, the eutectic diffuses from the surface of the metalsilicon contact region to the anode of the PN diode and results in junction shorting. This program technique was therefore named "Diffused Eutectic Aluminum Process" (DEAP).

Once the junction is shorted, the power dissipation at the junction decreases to less than one fifth, and the temperature decreases. This drop in temperature stops further diffusion of the eutectic, and protects the PNP transistor from destruction.

SPECIAL FACTORY TESTING

Extra rows and extra columns of test cells, plus additional circuitry built into the PROM chip, allow improved factory testing of DC. AC and programming characteristics. These test





PROGRAMMING INFORMATION (continued)

nine address inputs. By applying the PV_{CF} pulse voltage, the chip is disabled and transistor Q3 is held off. Then, a train of programming pulses applied to the desired output flows through transistor Q2 and memory cell

After the device has been programmed, the correct program pattern can be verified by taking chip enable input low. To guarantee full supply voltage and full temperature range operation. a programmed device should source

cells and test circuitry provide enhanced correlation between programmed and unprogrammed circuits in order to guarantee high programmability and reliability.

PROGRAMMING (in electrical view)

The device is manufactured with outputs low (positive logic "zero") in all storage cells. An output at the selected cell is changed to high (logic "one") by programming.

"As shown in Fig. 25, transistors, Q1 and Q2, are turned on to select the desired bit for programming by using nine address inputs. By applying the conducting state.

Into transistor Q1. This programming current and two attanable element to the conducting state.

The pulse train is stopped and two additional programming pulses are then applied to assure that the element is programmed properly, as soon as the output voltage indicates that the selected cell is in the logic "one" state. One output must be programmed at a time since the internal decoding circuit is capable of sinking only one unit of programming current at a time.

VERIFICATION

After the device has been program.

As dit VOH = 2.4V and VOH = 2.4V an Devices returned to Fujitsu as defective must be accompanied by a complete truth table with clearly indicated loactions of supposedly defective memory cells.

DC SPECIFICATIONS (TA = 25°C)

Parameter	Symbol		Min	Тур	Max	Unit
Input Low Voltage	V _{IL}		0	_	0.8	V
Input High Voltage	V _{IH}		2.0	_	5.25	V
Paragraphy Malayan	D) (P:	6.7	7.0	7.3	
Power Supply Voltage	PV _{cc}	R:	4.75	5.0	5.25	\ \
Programming Pulse Current	I _{PRG}	IPRG		125	130	mA
PV _{CE} Pulse Voltage	PV _{CE}	PV _{CE}		20	22	V
Programming Pulse Clamp Voltage	V _{PRG}	V _{PRG}		20	22	V
PV _{CE} Pulse Clamp Current	PICE			_	260	mA
Reference Voltage for a Prog. "1"	V _{REF}		1.0	1,5	2.4	V

AC SPECIFICATIONS $(T_A = 25^{\circ}C)$


Parameter	Symbol	Min	Тур	Max	Unit
Programming Pulse Cycle Time	tcyc	40	50	60	μs
Programming Pulse Width	t _{PW} (1)	10	11	12	μs
Programming Pulse Rise Time	t _r (2)			2	μs
PV _{CE} Pulse Rise Time	t _r (2)			2	μs
PV _{CC} Pulse Rise Time	t _r (3)			2	μs
Programming Pulse Fall Time	t _f (4)			2	μs
PV _{CE} Pulse Fall Time	t _f (4)			2	μs
PV _{CC} Pulse Fall Time	t _f (5)			2	μs
Address Input Set-up Time	t _{SA}	2			μs
Chip Enable Input Set-up Time	t _{SC}	2			μs
PV _{CE} Set-up Time	t _{SP} (6)	4			μs
Address Input Hold Time	t _{HA}	2			μs
Chip Enable Input Hold Time	t _{HC}	2			μs
PV _{CE} Hold Time	t _{HP} ⁽⁷⁾	2			μs
PV _{CE} Pulse Trailing Edge to Read Strobe Time	t _{PR} (8)	10			μs
Programming Pulse Number				100	Times
Programming Time/Bit		120	150	6120	μs/bit
Additional Programming Pulse Number		2	2	2	Times


Notes: (1) Stipulated 200 Ω load and 15V.

- (2) From 1V to 19V (200 Ω load).
- (3) From 5.2V to 6.8V (30 Ω load).
- (4) From 19V to 1V (200 Ω load).
- (5) From 6.8V to 5.2V (30 Ω load).
- (6) From PV_{CE} pulse 19V to programming pulse 1V.
- (7) From programming pulse 1V to PV_{CE} pulse 19V.
- (8) From PV_{CE} pulse 1V to read strobe.



PROGRAMMING INFORMATION (continued)






PROGRAMMING PROCEDURE

- 1. Apply power; V_{CC} = PV_{CC}, GND = 0ν.
- 2. Select the desired bit.
- 3. Read the output to confirm the voltage Vo = low. (In the case of V_O = high, select the next desired bit.)
- 4. Apply a 20V pulse voltage to the PV_{CE} input.
- 5. Apply a programming pulse with amplitude of 120 mA and duration of t_{PW} (10 μ s) after a delay of t_{SP} $(4 \mu s)$.
- 6. Read the output Vo after a delay of t_{PR} (10 μ s).
 - a) In the case of V_O = low, repeat steps "4", "5" and "6" with cycle time of t_{CYC} (50 μ s).
 - b) In the case of V_O = high, apply 2 additional programming pulses to provide a highly reliable memory cell.
- 7. Select the next desired bit after a delay of t_{HA} (2 μ s).
- Note 1) Programming must be done bit by bit.

Participation (


2) Ambient temperature during programming must be room temperature. (25°C ± 2°C)






PACKAGE DIMENSIONS

CERAMIC DIP (: -Z)






MB 7123E/H MB 7124E/H/Y MB 7123L MB 7124L




PACKAGE DIMENSIONS







PACKAGE DIMENSIONS

CERAMIC LCC (: -TV)









PROGRAMMABLE SCHOTTKY 8192-BIT READ ONLY MEMORY

MB7127E/H MB7128E/H/Y MB7127L MB7128L

> November 1987 Edition 2.0

SCHOTTKY 8192-BIT DEAP PROM (2048 WORDS X 4 BITS)

The Fujitsu MB 7127 and MB 7128 are high speed schottky TTL electrically field programmable read only memories organized as 2048 words by 4 bits. With uncommitted collector outputs provided on the MB 7127 and threestate outputs on the MB 7128, memory expansion is simple.

The memory is fabricated with all logic "zeros" (positive logic). Logic level "ones" can be programmed by the highly reliable Deap (Diffused Eutectic Aluminum Process) according to simple programming procedures.

The sophisticated passive isolation termed IOP (Isolation by Oxide and Polysilicon) with thin epitaxial layer and schottky TTL process permits minimal chip size and fast access time.

The extra test cells and unique testing methods provide enhanced correlation between programmed and unprogrammed circuits in order to perform AC, DC and programming test prior to shipment. This results in extremely high programmability.

- Single +5V supply voltage.
- 2048 words x 4 bits organization, fully decoded.
- Proven high programmability and relia-
- Programming by DEAP (Diffsed Eutectic Aluminum Process).
- Simplified and lower power programina.
- Low current PNP inputs,
- AC characteristics guaranteed over full operating voltage and temperature range via unique testing techniques.
- Fast access time


 - st access time
 Y: 25ns typ, 35ns max.
 H: 30ns typ, 45ns max.
 E: 30ns typ, 55ns max.
 L: 40ns typ, 70ns max.


- TTL compatible inputs and outputs.
- Open collector outputs (MB 7127)
- 3-state outputs (MB7128)
- Chip enable lead for simplified memo-
- Standard 18 pin Ceramic (Cerdip) DIP
- (Suffix: -Z)
 Standard 18 pin Plastic DIP
 (Suffix: -M)
- Standard 28 pad Ceramic (Metal Seal)
- (Suffix: -CV) JEDEC approved pin out.

ABSOLUTE MAXIMUM RATINGS (See NOTE)


Rating		Symbol	Value	Unit
Power Supply Voltage		V _{cc}	-0.5 to +7.0	V
Power Supply Voltage (during programming)		V _{CCP}	-0.5 to +7.5	٧
Input Voltage		VIN	-1.5 to 5.5	V
Input Voltage (during p	programming)	VIPRG	22.5	V
Output Voltage (during	programming)	V _{OPRG} -0.5 to +22.5		V
Input Current		I _{IN}	-20	mA
Input Current (during p	orogramming)	I _{IPRG}	+270	mΑ
Output Current		lout	+100	mΑ
Output Current (during	programming)	IOPRG	+150	mA
C	CERAMIC	-	-65 to +150	°c
Storage Temperature	PLASTIC	T _{stg}	-40 to +125	٠
Output Voltage		V _{out}	-0.5 to V _{CC}	V

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.





This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance MB7127E/H MB7128E/H/Y MB7127L MB7128L



$\textbf{CAPACITANCE} \ \, (\text{f = 1MHz}, \, \text{V}_{\textbf{CC}} = +5 \, \text{V}, \, \text{V}_{\textbf{IN}} = +2 \, \text{V}, \, \text{T}_{\textbf{A}} = 25 \, ^{\circ} \text{C})$

Parameter	Symbol	Min	Тур	Max	Unit
Input Capacitance	C ₁	_	_	10	pF
Output Capacitance	Co	-	_	15	pF

GUARANTEED OPERATING CONDITIONS

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	V _{CC}	4.75	5.0	5.25	V
Input Low Voltage	V _{IL}	0		0.8	V
Input High Voltage	V _{IH}	2.0		5.5	V
Ambient Temperature	TA	0		75	°c

DC CHARACTERISTICS


(Full guaranteed operating conditions unless otherwise noted.)

Parameter		Symbol	Min	Тур	Max	Unit
Input Leakage Current (V _{IH} = 5.5V)		I _R			40	μΑ
Input Load Current (V _{IL} = 0.45V)		l _F			-250	μΑ
Output Low Voltage	I _{O L} = 10mA				0.45	V
	I _{O L} = 16mA	V _{OL}			0.50	V
Output Leakage Current (V _O = 2.4V, Chip disabled)	MB7127	I _{OLK}			40	μΑ
Output Leakage Current (V _O = 2.4V, Chip disabled)	MB7128	l _{OIH}			40	μΑ
Output Leakage Current (V _O = 0.45V, Chip disabled)	MB7128	I _{OIL}			-40	μΑ
Input Clamp Voltage (I _{IN} = -18mA)		V _{IC}			-1.2	V
Power Supply Current	E/H/Y			110**	155	
(V _{IN} = OPEN or GND)	L	Icc		42**	60	mA
Output High Voltage (I _O = -2.4mA)	MB7128	V _{OH} .	2.4			V
Output Short Circuit Current (V _O = GND)	MB7128	I _{os} .	-15		-60	mA

Note: *Denotes guaranteed characteristics of the output high-level (ON) state when the chip is enabled ($V_{CE} = 0.4V$) and the programmed bit is addressed. These characteristics cannot be tested prior to

programming, but are guaranteed by factor testing. **This value denotes conditions at T_A =25°C and V_{CC} =+5.0V.






AC CHARACTERISTICS

(Full guaranteed operating conditions unless otherwise noted.)

Parameter	Symbol	L		E		Н		MB 7128Y		Unia
rarameter	Symbol	Тур	Max	Тур	Max	Тур	Max	Тур.	Max.	Unit
Access Time (via address input)	t _{AA}	40	70	30	55	30	45	25	35	ns
Output Disable Time	· t _{DIS}	15	50	15	40	15	30	15	25	ns
Output Enable Time	t _{EN}	25	50	15	40	15	30	15	25	ns



Note: Output disable time is the time taken for the output to reach a high resistance state when chip enable is taken high. Output enable time is the time taken for the output to become active when chip enable is

taken low. The high resistance state is defined as a point on the output waveform equal to a ΔV of 0.5V from the active output level.

INPUT/OUTPUT CIRCUIT INFORMATION

INPUT

In the input circuit, Schottky TTL circuit technology is used to achieve high-speed operation. A PNP transistor in the first stage of input circuit remarkably improves input high/low current characteristics. Also, the input circuit includes a protection diode for reliable operation.


OPEN-COLLECTOR OUTPUT


The open-collector output is often utilized in high speed applications where power dissipation must be minimized. When the device is switched, there is no current sourced from the supply rail, Consequently, the current spike normally associated with TTL totem-pole outputs is eliminated. In high frequency applications, this minimizes noise problems (false triggering) as well as power drain. For example, the transient current (low impedance high-level to low impedance low-level) is typically 30mA for the MB7128 (3-state) compared to 0mA for the MB7127 (open-collector).

THREE-STATE OUTPUT

A "three-state" output is a logic element which has three distinct output states of ZERO, ONE and OFF (wherein OFF represents a high impedance condition which can neither sink nor source current at a definable logic level). Effectively, then, the device has all the desirable features of a totem-pole TTL output (e.g., greater noise immunity, good rise time, line driving capacity), plus the ability to connect to bus-organized systems.

In the case where two devices are on at the same time, the possibility exists






1

that they may be in opposite low impedance states simultaneously; thus, the short circuit current from one enabled device may flow through the other enabled device. While physical damage under these conditions is unlikely, system noise problems could result. Therefore, the system designer should consider these factors to ensure that this condition does not exist.

Also in the output circuit, Schottky TTL circuit technology is used to achieve high-speed operation. Also, a PNP transistor provided in the output circuit is effective to decrease a load for the Chip Enable circuit.



TYPICAL CHARACTERISTICS CURVES

Fig. 6 – I_{IN} INPUT CURRENT vs V_{IN} INPUT VOLTAGE

TA=25°C

TA=25°C


Vcc=4.5V


Vcc=5.6V


Vcc=5.6V


Vcc=5.6V


Vin, INPUT VOLTAGE (V)















































4

PROGRAMMING INFORMATION


FUJITSU PROM TECHNOLOGY


The Fujitsu MB 7100 series is the junction-shorting Schottky PROM. A memory cell consists of a programmable element of a PN diode and a vertically connected PNP transistor. The current blocking state of the reverse diode is changed to the current conducting state of the shortedjunction diode by programming. The programming element of the PN diode uses the N+ and P+ diffusion layer, the PNP transistor uses a P+ diffusion layer, an N⁺ epitaxial layer, and a P⁻ substrate (Fig. 24).

Each word line island is divided by passive isolations named IOP (Isolation by Oxide and Poly-silicon), and each memory cell in the same island is divided by the passive isolation named SVG (Shallow V-Groove). The vertical structure of the junction-shorting memory cell makes a high packing density possible.

In programming, reverse current pulses are applied to the cathode of the PN diode. This increases the temperature at the junction. When the temperature reaches the point where the silicon and aluminum form a eutectic, the eutectic diffuses from the surface of the metalsilicon contact region to the anode of the PN diode, and results in junction shorting. This program technique was therefore named "Diffused Eutectic Aluminum Process" (DEAP).

Once the junction is shorted, the power dissipation at the junction decreases to less than one fifth, and the temperature decreases. This drop in temperature stops further diffusion of the eutectic, and protects the PNP transistor from destruction.





PROGRAMMING INFORMATION (continued)

SPECIAL FACTORY TESTING

Extra rows and extra columns of test cells, plus additional circuitry built into the PROM chip, allow improved factory testing of DC, AC and programming characteristics. These test cells and test circuitry provide enhanced correlation between programmed and unprogrammed circuits in order to guarantee high programmability and reliability.

PROGRAMMING (in electrical view)

The device is manufactured with outputs low (positive logic "zero") in all storage cells. An output at the selected cell is changed to high (logic "one") by programming.

"As shown in Fig. 25, transistors, Q_1 and Q_2 , are turned on to select the desired bit for programming by using eight address inputs. By applying the PV_{CE} pulse voltage, the chip is dis-

abled and transistor \mathbf{Q}_3 is held off. Then, a train of programming pulses applied to the desired output flows through transistor \mathbf{Q}_2 and memory cell into transistor \mathbf{Q}_1 . This programming current changes the programmable element to the conducting state.

The pulse train is stopped and two additional programming pulses are then applied to assure that the element is programmed properly, as soon as the output voltage indicates that the selected cell is in the logic "one" state. One output must be programmed at a time since the internal decoding circuit is capable of sinking only one unit of programming current at a time.

VERIFICATION

After the device has been programmed, the correct program pattern can be verified by taking chip enable input low. To guarantee full supply voltage

and full temperature range operation, a programmed device should source 2.4mA at $V_{OH} = 2.4V$ and $V_{CC} = 7.0V$ at 25°C ambient temperature.

LIABILITY

Fujitsu utilizes an extensive testina procedure to ensure device performance prior to shipment. However, 100% programmability is not guaranteed, and it is imperative that this specification be rigorously adhered to in order to achieve a satisfactory programming yield. Fujitsu will not accept responsibility for any device found defective if it was not programmed according to this specification. Devices returned to Fujitsu as defective must be accompanied by a complete truth table with clearly indicated locations of supposedly defective memory cells.

DC SPECIFICATIONS $(T_A = 25^{\circ}C)$

Parameter	Symbol		Min	Тур	Max	Unit
Input Low Voltage	V _{IL}		0		0.8	٧
Input High Voltage	V _{IH}		2.0		5.25	٧
Power Supply Voltage	PV _{CC}	P:	6.7	7.0	7.3	v
		R:	4.75	5.0	5.25	
Programming Pulse Current	I _{PRG}		120		130	mA
PV _{CE} Pulse Voltage	PV _{CE}		20	20	22	V
Programming Pulse Clamp Voltage	V _{PRG}		20	20	22	٧
PV _{CE} Pulse Clamp Current	PICE		230		260	mA
Reference Voltage for a Prog. "1"	V _{REF}		1.0	1.5	2.4	V

AC SPECIFICATIONS (TA = 25°C)

Parameter	Symbol	Min	Тур	Max	Unit
Programming Pulse Cycle Time	tcyc	40	50	60	μs
Programming Pulse Width	t _{PW} ⁽¹⁾	10	11	12	μs
Programming Pulse Rise Time	t _r (2)		_	2	μs
PV _{CE} Pulse Rise Time	t _r (2)	_	-	2	μs
PV _{CC} Pulse Rise Time	t _r (3)	_	_	2	μs
Programming Pulse Fall Time	t _f (4)	-	-	2	μs
PV _{CE} Pulse Fall Time	t _f (4)	-	-	2	μs
PV _{CC} Pulse Fall Time	t _f (5)	-	_	2	μs
Address Input Set-up Time	t _{SA}	2	-	_	μs
Chip Enable Input Set-up Time	t _{SC}	2	_	_	μs
PV _{CE} Set-up Time	t _{SP} (6)	4	_	_	μs
Address Input Hold Time	t _{HA}	2	_	-	μs
Chip Enable Input Hold Time	t _{HC}	2	_	_	μs
PV _{CE} Hold Time	t _{HP} ⁽⁷⁾	2	_	_	μs
PV _{CE} Pulse Trailing Edge to Read Strobe Time	t _{PR} (8)	10	_	-	μs
Programming Pulse Number	_	-	_	100	Times
Programming Time/Bit	-	120	150	6120	μs/bit
Additional Programming Pulse Number	_	2	2	2	Times

Notes: (1) Stipulated 200 Ω load and 15V.

(2) From 1V to 19V (200 Ω load).

(3) From 5.2V to 6.8V (30 Ω load).

(4) From 19V to 1V (200 Ω load).

(5) From 6.8V to 5.2V (30 Ω load).


(6) From PV_{CE} pulse 19V to programming pulse 1V.


(7) From programming pulse 1V to PV_{CE} pulse 19V.

(8) From PV_{CE} pulse 1V to read strobe.




PROGRAMMING INFORMATION (continued)






PROGRAMMING PROCEDURE

- 1. Apply power; V_{CC} = PV_{CC}, GND = 0V.
- 2. Select the desired bit.
- 3. Read the output to confirm the voltage $V_O = low$. (In the case of Vo = high, select the next desired bit.)
- 4. Apply a 20V pulse voltage to the PV_{CE} input.
- 5. Apply a programming pulse with amplitude of 120mA and duration of tpw (10 µs) after a delay of tsp
- 6. Read the output Vo after a delay of t_{PR} (10 μ s).
 - a) In the case of $V_O = low$, repeat steps "4", "5" and "6" with cycle time of t_{CYC} (50 μ s).
 - b) In the case of V_O = high, apply 2 additional programming pulses to provide a highly reliable memory cell.
- 7. Select the next desired bit after a delay of t_{HA} (2 μ s).
- Note 1) Programming must be done bit by bit.
 - 2) Ambient temperature during programming must be room temperature. (25°C±2°C)






PACKAGE DIMENSIONS



MB7127E/H MB7128E/H/Y MB7127L MB7128L




PACKAGE DIMENSIONS






PACKAGE DIMENSIONS

(Suffix: -CV)







SCHOTTKY 8192-BIT **READ ONLY MEMORY**

MB7131E/H/L MB7132E/H/Y/L MB7131E-SK/H-SK/L-SK MB7132E-SK/H-SK/Y-SK/L-SK

January 1988 Edition 2.0

SCHOTTKY 8192-BIT DEAP PROM (1024 WORDS X 8 BITS)

The Fuiltsu MB 7131 and MB 7132 are high speed schottky TTL electrically field programmable read only memories organized as 1024 words by 8 bits. With uncommitted collector outputs provided on the MB 7131 and threestate outputs on the MB 7132, memory expansion is simple.

The memory is fabricated with all logic "zeros" (positive logic). Logic level silicon) with thin epitaxial layer and schottky TTL process permits minimal chip size and fast access time.

The sophisticated passive isolation termed IOP (Isolation by Oxide and Polysilicon) with thin epitaxial layer and schottky TTL process permits minimal chip size and fast access time.

The extra test cells and unique testing methods provide enhanced correlation between programmed and unprogrammed circuits in order to perform AC, DC and programming test prior to shipment. This results in extremely high programmability.

- Single +5V supply voltage.
- 1024 words x 8 bits organization, fully
- Proven high programmability and reliability.
- Programming by DEAP (Diffsed Eutectic Aluminum Process).
- Simplified and lower power programina.
- Low current PNP inputs.
- AC characteristics guaranteed over full operating voltage and temperature range via unique testing techniques.
- Fast access time
 - Y : 25ns typ, 35ns max.
 H : 30ns typ, 45ns max.
 E : 30ns typ, 55ns max.
 L : 40ns typ, 70ns max.

- Chip enable lead for simplified memory expansion.
- (Suffix: -M)
- Standard 24 pin Ceramic (Metal Seal)
- LCC
- JEDEC approved pin out.

TTL compatible inputs and outputs.

Open collector outputs (MB 7131)

3-state outputs (MB7132)


Standard 24 pin Ceramic (Cerdip) DIP (Suffix: -Z)
Standard 24 pin Plastic DIP


(Sufficx: -CF) Standard 38 pad Ceramic (Metal Seal) (Suffix: -CV)

ABSOLUTE MAXIMUM RATINGS (See NOTE)


Rating		Symbol	Value	Unit
Power Supply Voltage		Vcc	-0.5 to +7.0	V
Power Supply Voltage (during programming)		V _{CCP}	-0.5 to +7.5	V
Input Voltage		VIN	-1.5 to 5.5	٧
Input Voltage (during programming)		V _{IPRG}	22.5	٧
Output Voltage (during programming)		V _{OPRG}	-0.5 to +22.5	V
Input Current		I _{IN}	-20	mΑ
Input Current (during programming)		IPRG	+270	mΑ
Output Current		l _{out}	+100	mΑ
Output Current (during programming)		IOPRG	+150	mΑ
Storage Temperature	CERAMIC	т	-65 to +150	
	PLASTIC	T _{stg}	-40 to +125	· ·
Output Voltage		Vout	-0.5 to V _{CC}	ν

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.





This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance



CAPACITANCE (f = 1MHz, V_{CC} = +5V, V_{IN} = +2V, T_A = 25°C)

Parameter	Symbol	Min	Тур	Max	Unit
Input Capacitance	Ci	_	_	10	pF
Output Capacitance	Co	-	_	15	pF

MB7131E/H/L MB7132E/H/Y/L MB7131E-SK/H-SK/L-SK MB7132E-SK/H-SK/Y-SK/L-SK



GUARANTEED OPERATING CONDITIONS

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	V _{cc}	4.75	5.0	5.25	V
Input Low Voltage	VIL	0	-	0.8	V
Input High Voltage	V _{IH}	2.0	-	5.5	V
Ambient Temperature	TA	0	_	75	°c


DC CHARACTERISTICS

(Full guaranteed operating conditions unless otherwise noted.)

Parameter		Symbol	Min	Тур	Max	Unit
Input Leakage Current (V _{IH} = 5.5V)		I _R			40	μΑ
Input Load Current (V _{IL} = 0.45V)		I _F			-250	μΑ
Output Low Voltage	I _{OL} = 10mA	V _{OL}			0.45 0.50	٧
(I _{OL} = 16mA)	I _{O L} = 16mA					
Output Leakage Current (V _O = 2.4V, Chip disabled)	MB7131	I _{OLK}			40	μΑ
Output Leakage Current (V _O = 2.4V, Chip disabled)	MB7132	Гоін			40	μΑ
Output Leakage Current (V _O = 0.45V, Chip disabled)	MB7132	IOIL			-40	μΑ
Input Clamp Voltage (I _{IN} = -18mA)		V _{IC}			-1.2	٧
Power Supply Current	E/H/Y			125**	175	
(V _{IN} = OPEN or GND)	L	Icc		45**	60	mA
Output High Voltage (I _O = -2.4mA)	MB7132	V _{OH*}	2.4			٧
Output Short Circuit Current (V _O = GND)	MB7132	I _{OS*}	-15		-60	mA

Note: *Denotes guaranteed characteristics of the output high-level (ON) state when the chip is enabled ($V_{\overline{CE}} = 0.4V$) and the programmed bit is addressed. These characteristics cannot be tested prior to


programming, but are guaranteed by factor testing. **This value denotes conditions at T_A =25°C and V_{CC} = +5.0V.



AC CHARACTERISTICS

(Full guaranteed operating conditions unless otherwise noted.)

Parameter	Symbol		L		E		н		MB 7132Y/Y-SK	
	Symbol	Тур	Max	Тур	Max	Тур	Max	Тур	Max	Unit
Access Time (via address input)	t _{AA}	40	70	30	55	30	45	25	35	ns
Output Disable Time	t _{DIS}	15	50	15	40	15	30	15	25	ns
Output Enable Time	t _{EN}	25	50	15	40	15	30	15	25	ns



Note: Output disable time is the time taken for the output to reach a high resistance state when some of chip enables is taken disable. Output enable time is the time taken for the output to become active when all of chip enables are taken enable. The high resistance state is defined as a point on the output waveform equal to a ΔV of 0.5V from the active output level.



INPUT/OUTPUT CIRCUIT INFORMATION

INPUT

In the input circuit, Shottky TTL circuit technology is used to achieve high-speed operation. A PNP transistor in the first stage of input circuit remarkably improves input high/low current characteristics. Also, the input circuit includes a protection diode for reliable operation.


OPEN-COLLECTOR OUTPUT


The open-collector output is often utilized in high speed applications where power dissipation must be minimized. When the device is switched, there is no current sourced from the supply rail. Consequently, the current spike normally associated with TTL totem-pole outputs is eliminated. In high frequency applications, this minimizes noise problems (false triggering) as well as power drain. For example, the transient current (low impedance high-level to low impedance low-level) is typically 30mA for the MB 7132 (3-state) compared to 0mA for the MB 7131 (open-collector)

THREE-STATE OUTPUT

A "three-state" output is a logic element which has three distinct output states of ZERO, ONE and OFF (wherein OFF represents a high impedance condition which can neither sink nor source current at a definable logic level). Effectively, then, the device has all the desirable features of a totem-pole TTL output (e.g., greater noise immunity, good rise time, line driving capacity), plus the ability to connect to bus-organized systems.


In the case where two devices are on at the same time, the possibility exists







that they may be in opposite low impedance states simultaneously; thus, the short circuit current from one enabled device may flow through the other enabled device. While physical damage under these conditions is unlikely, system noise problems could result. Therefore, the system designer should consider these factors to ensure that this condition does not exist.


Also in the output circuit, Schottky TTL circuit technology is used to achieve high-speed operation. Also, a PNP transistor provided in the output circuit is effective to decrease a load for the Chip Enable circuit.





TYPICAL CHARACTERISTICS CURVES


















































PROGRAMMING INFORMATION


FUJITSU PROM TECHNOLOGY


The Fuiltsu MB 7100 series is the junction-shorting Schottky PROM. A memory cell consists of a programmable element of a PN diode and a vertically connected PNP transistor. The current blocking state of the reverse diode is changed to the current conducting state of the shortedjunction diode by programming. The programming element of the PN diode uses the N⁺ and P⁺ diffusion layer, the PNP transistor uses a P+ diffusion layer, an N⁺ epitaxial layer, and a P⁻ substrate (Fig. 24).

Each word line island is divided by passive isolations named IOP (Isolation by Oxide and Poly-silicon), and each memory cell in the same island is divided by the passive isolation named SVG (Shallow V-Groove). The vertical structure of the junction-shorting memory cell makes a high packing density possible.

In programming, reverse current pulses are applied to the cathode of the PN diode. This increases the temperature at the junction. When the temperature reaches the point where the silicon and aluminum form a eutectic, the eutectic diffuses from the surface of the metalsilicon contact region to the anode of the PN diode, and results in junction shorting. This program technique was therefore named "Diffused Eutectic Aluminum Process" (DEAP).

Once the junction is shorted, the power dissipation at the junction decreases to less than one fifth, and the temperature decreases. This drop in temperature stops further diffusion of the eutectic, and protects the PNP transistor from destruction.





SPECIAL FACTORY TESTING

Extra rows and extra columns of test cells, plus additional circuitry built into the PROM chip, allow improved factory testing of DC, AC and programming characteristics. These test cells and test circuitry provide enhanced correlation between programmed and unprogrammed circuits in order to guarantee high programmability and reliability.

PROGRAMMING (in electrical view)

The device is manufactured with outputs low (positive logic "zero") in all storage cells. An output at the selected cell is changed to high (logic "one") by programming.

"As shown in Fig. 25, transistors, Q_1 and Q_2 , are turned on to select the desired bit for programming by using eight address inputs. By applying the PV_{CF} pulse voltage, the chip is dis-

abled and transistor \mathbf{Q}_3 is held off. Then, a train of programming pulses applied to the desired output flows through transistor \mathbf{Q}_2 and memory cell into transistor \mathbf{Q}_1 . This programming current changes the programmable element to the conducting state.

The pulse train is stopped and two additional programming pulses are then applied to assure that the element is programmed properly, as soon as the output voltage indicates that the selected cell is in the logic "one" state. One output must be programmed at a time since the internal decoding circuit is capable of sinking only one unit of programming current at a time.

VERIFICATION

After the device has been programmed, the correct program pattern can be verified by taking chip enable input low. To guarantee full supply voltage

and full temperature range operation, a programmed device should source 2.4mA at $V_{OH} = 2.4V$ and $V_{CC} = 7.0V$ at 25°C ambient temperature.

LIABILITY

Fujitsu utilizes an extensive testing procedure to ensure device performance prior to shipment. However, 100% programmability is not guaranteed, and it is imperative that this specification be rigorously adhered to in order to achieve a satisfactory programming yield. Fujitsu will not accept responsibility for any device found defective if it was not programmed according to this specification. Devices returned to Fujitsu as defective must be accompanied by a complete truth table with clearly indicated locations of supposedly defective memory cells.

DC SPECIFICATIONS (TA = 25°C)

Parameter	Symbo	Symbol		Тур	Max	Unit
Input Low Voltage	VIL	VIL			0.8	V
Input High Voltage	V _{IH}	V _{IH}			5.25	V
David Consider Valence	D) (P:	6.7	7.0	7.3	V
Power Supply Voltage	PV _{CC}	R:	4.75	5.0	5.25	
Programming Pulse Current	I _{PRG}		120		130	mA
PV _{CE} Pulse Voltage	PV _{CE}		20	20	22	V
Programming Pulse Clamp Voltage	V _{PRG}		20	20	22	V
PV _{CE} Pulse Clamp Current	PICE	PI _{CE}			260	mA
Reference Voltage for a Prog. "1"	V _{REF}		1.0	1.5	2.4	V

AC SPECIFICATIONS (TA = 25°C)

Parameter	Symbol	Min	Тур	Max	Unit
Programming Pulse Cycle Time	tcyc	40	50	60	μs
Programming Pulse Width	t _{PW} ⁽¹⁾	10	11	12	μs
Programming Pulse Rise Time	t _r (2)	-	_	2	μs
PV _{CE} Pulse Rise Time	t _r (2)	_	_	2	μs
PV _{CC} Pulse Rise Time	t _r (3)	_	_	2	μs
Programming Pulse Fall Time	t _f (4)	-	_	2	μs
PV _{CE} Pulse Fall Time	t _f (4)	-	-	2	μs
PV _{CC} Pulse Fall Time	t _f (5)	_		2	μs
Address Input Set-up Time	t _{SA}	2	_	-	μs
Chip Enable Input Set-up Time	t _{sc}	2	_	-	μs
PV _{CE} Set-up Time	t _{SP} ⁽⁶⁾	4	_	-	μs
Address Input Hold Time	t _{HA}	2	_	_	μs
Chip Enable Input Hold Time	t _{HC}	2		_	μs
PV _{CE} Hold Time	t _{HP} ⁽⁷⁾	2	-	_	μs
PV _{CE} Pulse Trailing Edge to Read Strobe Time	t _{PR} (8)	10	_	_	μs
Programming Pulse Number	_	_	_	100	Times
Programming Time/Bit	_	120	150	6120	μs/bit
Additional Programming Pulse Number	_	2	2	2	Times

Notes: (1) Stipulated 200 Ω load and 15V.

(2) From 1V to 19V (200 Ω load).

(3) From 5.2V to 6.8V (30 Ω load).

(4) From 19V to 1V (200 Ω load).


(5) From 6.8V to 5.2V (30 Ω load).


(6) From PV_{CE} pulse 19V to programming pulse 1V.

(7) From programming pulse 1V to PV_{CE} pulse 19V.

(8) From PV_{CE} pulse 1V to read strobe.


PROGRAMMING INFORMATION (continued)







PROGRAMMING PROCEDURE

- 1. Apply power; V_{CC} = PV_{CC}, GND = 0V.
- 2. Select the desired bit.
- 3. Read the output to confirm the voltage V_O = low. (In the case of Vo = high, select the next desired bit.)
- 4. Apply a 20V pulse voltage to the PV_{CE} input.
- 5. Apply a programming pulse with amplitude of 120mA and duration of t_{PW} (11 μ s) after a delay of t_{SP} $(4\mu s)$.
- 6. Read the output Vo after a delay of ten (10µs).
 - a) In the case of $V_O = low$, repeat steps "4", "5" and "6" with cycle time of t_{CYC} (50 μ s).
 - b) In the case of V_O = high, apply 2 additional programming pulses to provide a highly reliable memory cell.
- 7. Select the next desired bit after a delay of t_{HA} (2 μ s).
- Note 1) Programming must be done bit by bit.
 - 2) Ambient temperature during programming must be room temperature. (25°C±2°C)




4







MB7131E/H/L MB7132E/H/Y/L MB7131E-SK/H-SK/L-SK MB7132E-SK/H-SK/Y-SK/L-SK








(Suffix: -CV)





4



PROGRAMMABLE SCHOTTKY 16384-BIT READ ONLY MEMORY

MB 7133E/H MB 7134E/H/Y

November 1985 Edition 2.0

SCHOTTKY 16384-BIT DEAP PROM (4096 WORDS X 4 BITS)

This Fujitsu MB 7133 and MB 7134 are high speed Schottky TTL electrically field programmable read only memories organized as 4096 words by 4 bits. With uncommitted collector output provided on the MB 7133 and three-state outputs on the MB 7134, memory expansion is simple.

The memory is fabricated with all logic "zeros" (positive logic). Logic Level "ones" can be programmed by the highly reliable Deap (Diffused Eutectic Aluminum Process) according to simple programming procedures.

The sophisticated passive isolation termed IOP (Isolation by Oxide and Polysilicon) with thin epitaxial layer and Schottky TTL process permits minimal chip size and fast access time.

The extra test cells and unique testing methods provide enhanced correlation between programmed and unprogrammed circuits in order to perform AC, DC and programming test prior to shipment. This results in extremely high programmability.

- Single +5V supply voltage.
- 4096 words x 4 bits organization, fully decoded.
- Proven high programmability and reliability.
- Programming by Deap (diffused eutectic aluminum process).
- Simplified and lower power programming.
- Low current PNP inputs.
- AC characteristics guaranteed over full operating voltage and


temperature range via unique testing techniques.


- Fast access time, 35ns typ MB 7134Y: 35ns max.
 - H: 45ns max. E: 55ns max.
- TTL compatible inputs and outputs.
 - Open collector (MB 7133)
- 3-state outputs (MB 7134)
- Two chip enables lead for simpli-
- fied memory expansion.
- Standard 20 pin DIP package (: -CZ)
 Standard 28 pad LCC (: -CV)

ABSOLUTE MAXIMUM RATINGS (See NOTE)


Rating	Symbol	Value	Unit
Power Supply Voltage	V _{cc}	-0.5 to +7.0	V
Power Supply Voltage (during programming)	V _{cc}	-0.5 to +7.5	V
Input Voltage	V _{IN}	-1.5 to 5.5	V
Input Voltage (during programming)	V _{IPRG}	22.5	V
Output Voltage	V _{out}	-0.5 to V _{CC}	V
Output Voltage (during programming)	V _{OPRG}	-0.5 to +22.5	٧
Input Current	I _{IN}	-20	mΑ
Input Current (during programming)	IPRG	+270	mA
Output Current	I _{OUT}	+100	mA
Output Current (during programming)	IOPRG	+150	mA
Storage Temperature	T _{STG}	-65 to +150	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.





This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.



$\textbf{CAPACITANCE} \hspace{0.1cm} \textbf{(f=1MHz, V}_{CC} = +5V, V_{IN} = +2V, T_A = 25^{\circ}C\textbf{)}$

Parameter	Symbol	Min	Тур	Max	Unit
Input Capacitance	C ₁	_	_	10	pF
Output Capacitance	Co	_	-	15	ρF

GUARANTEED OPERATING CONDITIONS

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	V _{cc}	4.75	5.0	5.25	V
Input Low Voltage	V _{IL}	0	_	0.8	٧
Input High Voltage	V _{IH}	2.0	_	5.5	V
Ambient Temperature	TA	0	_	75	°c


DC CHARACTERISTICS

(Full guaranteed operating conditions unless otherwise noted.)

Parameter		Symbol	Min	Тур	Max	Unit
Input Leakage Current (V _{IH} = 5.5V)		I _R			40	μΑ
Input Load Current (V _{IL} = 0.45V)		l _F			-250	μА
Output Low Voltage (I _{OL} = 10mA)		V _{OL}			0.45	V
Output Low Voltage (I _{OL} = 16mA)		V _{OL}	-		0.50	٧
Output Leakage Current	MB 7133	l _{olk}			40	μΑ
$(V_O = 2.4V, chip disabled)$	MB 7134	Гоін			40	μΑ
Output Leakage Current (V _O = 0.45V, chip disabled)	MB 7134	I _{OIL}			-40	μÀ
Input Clamp Voltage (I _{IN} = -18mA)	•	V _{IC}			-1.2	٧
Power Supply Current (V _{IN} = OPEN or GND)		I _{cc}		120	170	mA
Output High Voltage (I _O = -2.4mA)	MB 7134	V _{OH*}	2.4			V
Output Short Circuit Current (V _O = GND)	MB 7134	I _{os} .	-15		-60	mA

*Note: Denotes guaranteed characteristics of the output high-level (ON) state when the chip is enabled $(V_{1\overline{CE}}=0.4V)$ and the programmed bit is addressed. These characteristics cannot be tested prior to programming, but are guaranteed by factory testing.






AC CHARACTERISTICS

(Full guaranteed operating conditions unless otherwise noted.)

Parameter	C	E E		Н		MB 7134Y		11-14
	Symbol	Тур	Max	Тур	Max	Тур	Max	Unit
Access Time (via address input)	t _{AA}	35	55	35	45	28	35	ns
Output Disable Time	t _{DIS}		40		40		30	ns
Output Enable Time	t _{EN}		40		40		30	ns



Note:

Output disable time is the time taken for the output to reach a high resistance state when some of chip enables is taken disable. Output enable time is the time taken for the output to become active

when all of chip enables are taken enable. The high resistance state is defined as a point on the output waveform equal to a ΔV of 0.5V from the active output level.

INPUT/OUTPUT CIRCUIT INFORMATION

INPUT

In the input circuit, Schottky TTL circuit technology is used to achieve high-speed operation. A PNP transistor in the first stage of input circuit remarkably improves input high/low current characteristics. Also, the input circuit includes a protection diode for reliable operation.


OPEN COLLECTOR OUTPUT


The open-collector output is often utilized in high speed applications where power dissipation must be minimized. When the device is switched, there is no current sourced from the supply rail. Consequently, the current spike normally associated with TTL totem-pole outputs is eliminated. In high frequency applications, this minimizes noise problems (false triggering) as well as power drain. For example, the transient current (low impedance high-level to low impedance low-level) is typically 30mA for the MB 7134 (3-state) compared to 0mA for the MB 7133 (open-collector)

THREE-STATE OUTPUT

A "three-state" output is a logic element which has three distinct output states of ZERO, ONE and OFF (wherein OFF represents a high impedance-condition which can neither sink nor source current at a definable logic level). Effectively, then, the device has all the desirable features of a totem-pole TTL output (e.g., greater noise immunity, good rise time, line driving capacity), plus the ability to-connect to bus-organized systems.


In the case where two devices are on at the same time, the possibility exists that they may be in opposite low





impedance states simultaneously; thus, the short circuit current from one enabled device may flow through the other enabled device. While physical damage under these conditions is unlikely, system noise problems could result. Therefore, the system designer should consider these factors to ensure that this condition does not exist.

Also in the output circuit, Schottky TTL circuit technology is used to achieve high-speed operation. Also, a PNP transistor provided in the output circuit is effective to decrease a load for the Chip Enable circuit.



TYPICAL CHARACTERISTICS CURVES

Fig. 6 — I_{IN} INPUT CURRENT vs V_{IN} INPUT VOLTAGE

T_A = 25⁵C

V_{CC} = 4.5V

V_{CC} = 5.5V







Fig. 8 – I_{OL} OUTPUT LOW CURRENT
vs V_{OL} OUTPUT LOW VOLTAGE


70
T_A = 25° C
V_{CC} = 5.0V


40
40
40
40
40
40
40
40
V_{OL} OUTPUT LOW VOLTAGE (mV)























PROGRAMMING INFORMATION

FUJITSU PROM TECHNOLOGY


The Fujitsu MB 7100 series Schottky PROM is fabricated using Schottky TTL technology, passive isolation technology known as Isolation by Oxide and Poly-silicon (IOP), which is achieved by thin-epitaxial and Shallow V-Grooving (SVG), Diffused Eutectic Aluminum Process (Deap) technology with fine emitter and pulse programming method which achieve high-speed operation, high-speed programming, high programmability and high reliability.


One memory cell is originally structured with a base-open NPN transistor and then programmed by shorting the base-emitter junction, i.e. shorted junction type cell which is achieved by eutectically melting aluminum and silicon adjacent to the P-N junction of cell diode with relatively low temperature, i.e. Deap technology.

Fast programming time of typically 150 µs/bit is achieved with a fine emitter cell which requires less programming energy; the result is negligible thermal stress. This high reliability feature virtually eliminates aluminum migration in the programmed cell. Further, Fujitsu advanced technology

allows very high programmability. SPECIAL FACTORY TESTING

Extra rows and extra columns of test cells, plus additional circuitry built into the PROM chip, allow improved factory testing of DC, AC and programming characteristics. These test cells and test circuitry provide enhanced correlation between programmed and unprogrammed circuits in order to guarantee high programmability and reliability.





PROGRAMMING INFORMATION (continued)

PROGRAMMING

The device is manufactured with outputs low (positive logic "zero") in all storage cells. To make an output high at a particular cell, a junction must be changed from a blocking state to a conducting state. This procedure is called programming.

A logic "one" can be permanently programmed into a selected bit location. The desired bit for programming is selected using twelve address inputs to turn on transistors Q1 and Q2. By applying the PV_{CE} pulse voltage, the chip is disabled and transistor Q3 is held off. Then, a train of programming pulses applied to the desired output flows through the junction into transistor Q1. This programming current changes the junction to the conducting state. The pulse train is stopped as soon as the output voltage indicates

that the selected bit is in the logic one state.

To assure that the element is programmed properly, two additional programming pulses are applied immediately after an output voltage indicates conduction in the programmed bit.

One output must be programmed at a time since the internal decoding circuit is capable of sinking only one unit of programming current at a time.

VERIFICATION

After the device has been programmed, the correct program pattern can be verified when all chip enables are taken enable. To guarantee full supply voltage and full temperature range operation, a programmed device should source 2.4mA at $V_{\rm OH} = 2.4V$ and $V_{\rm CC} = 7V$ at 25°C ambient temperature

RELIABILITY

Fujitsu utilizes an extensive testing procedure to ensure device performance prior to shipment. However, 100% programmability is not guaranteed, and it is imperative that this specification be rigorously adhered to in order to achieve a satisfactory programming yield. Fujitsu will not accept responsibility for any device found defective if it was not programmed according to this specification. Devices returned to Fujitsu as defective must be accompanied by a complete truth table with clearly indicated locations of supposedly defective memory cells.

DC SPECIFICATIONS (TA = 25°C)


Parameter	Symbol		Min	Тур	Max	Unit
Input Low Voltage	V _{IL}	V _{IL}		_	0.8	V
Input High Voltage	V _{IH}		2.0	_	5.25	V
PC	5) (P:	6.7	7.0	7.3	V
Power Supply Voltage	PVcc	R:	4.75	5.0	5.25	
Programming Pulse Current	IPRG		120	-	130	mA
PV _{CE} Pulse Voltage	PV _{CE}		20	20	22	٧
Programming Pulse Clamp Voltage	V _{PRG}	V _{PRG}		20	22	٧
PV _{CE} Pulse Clamp Current	PI _{CE}	PICE		-	260	mΑ
Reference Voltage for a Prog. "1"	V _{REF}		1.0	1.5	2.4	V


Parameter	Symbol	Min	Тур	Max	Unit
Programming Pulse Cycle Time	tcyc	40	50	60	μs
Programming Pulse Width	t _{PW} (1)	10	11	12	μs
Programming Pulse Rise Time	t _r (2)	-	_	2	μs
PV _{CE} Pulse Rise Time	t _r (2)	_	_	2	μs
PV _{CC} Pulse Rise Time	t _r (3)	_	_	2	μs
Programming Pulse Fall Time	t _f (4)	_	_	2	μs
PV _{CE} Pulse Fall Time	t _f (4)	-	-	2	μs
PV _{CC} Pulse Fall Time	t _f (5)	-		2	μs
Address Input Set-up Time	t _{SA}	2	_	_	μs
Chip Enable Input Set-up Time	t _{SC}	2	_	_	μs
PV _{CE} Set-up Time	t _{SP} (6)	4	_	_	μs
Address Input Hold Time	t _{HA}	2	_	-	μs
Chip Enable Input Hold Time	t _{HC}	2	_	_	μs
PV _{CE} Hold Time	t _{HP} (7)	2	_	_	μs
PV _{CE} Pulse Trailing Edge to Read Strobe Time	t _{PR} (8)	10	_	_	μs
Programming Pulse Number	n	-	_	100	Times

Notes: (1) Stipulated 200 Ω load and 15V.

- (2) From 1V to 19V (200 Ω load).
- (3) From 5.2V to 6.8V (30 Ω load).
- (4) From 19V to 1V (200 Ω load).
- (5) From 6.8V to 5.2V (30 Ω load).
- (6) From PV_{CE} pulse 19V to programming pulse 1V.
- (7) From programming pulse 1V to PV_{CE} pulse 19V.
- (8) From PV_{CE} pulse 1V to read strobe.

PROGRAMMING INFORMATION (continued)






CONTRACTOR OF THE PROPERTY OF


4


PROGRAMMING PROCEDURE


 Apply power; V_{CC}=PV_{CC}, GND= 0V.

- 2. Select the desired bit.
- Read the output to confirm the voltage V_O=low. (In the case of V_O=high, select the next desired bit.)
- Apply a 20V pulse voltage to the PV_{CE} input.
- 5. Apply a programming pulse with amplitude of 125 mA and duration of t_{PW} (11 μ s) after a delay of t_{SP} (4 μ s).
- 6. Read the output V_O after a delay of t_{PR} (10 μ s).
 - a) In the case of V_O =low, repeat steps "4", "5" and "6" with cycle time of $t_{CYC}(50\mu s)$.
 - b) In the case of V_O = high, apply 2 additional programming pulses to provide a highly reliable memory cell.
- 7. Select the next desired bit after a delay of t_{HA} (2 μ s).
- Note 1) Programming must be done bit by bit.
 - 2) Ambient temperature during programming must be room temperature. (25°C±2°C)



















PROGRAMMABLE SCHOTTKY 16384-BIT READ ONLY MEMORY

MB7137E/H MB7138E/H/Y MB7137E-SK/H-SK MB7138E-SK/H-SK/Y-SK

SCHOTTKY 16384-BIT DEAP PROM (2048 OWRDS X 8 BITS)

The Fujitsu MB7137 and MB7138 are high speed Schottky TTL electrically field programmable read only memories organized as 2048 words by 8 bits. With uncommitted collector outputs provided on the MB7137 and three-state outputs on the MB7138, memory expansion is simple.

The memory is fabricated with all logic "zeros" (positive logic). Logic level "ones" can be programmed by the highly reliable DEAP(Diffused Eutectic Aluminum Process) according to simple programming procedures.

The sophisticated passive isolation termed IOP (Isolation by Oxide and Polysilicon) with thin epitaxial layer and Schottky TTL process permits minimal chip size and fast access time.

The extra test cells and unique testing methods provide enhanced correlation between programmed and unprogrammed circuits in order to perform AC, DC and programming test prior to shipment. This results in externely high programmability.


- Single +5V supply voltage.
- 2048 words x 8 bits organization, fully decoded.
- Proven high programmability and reliability.
- Programming by DEAP (Diffused Eutectic Aluminum Process).
- Simplified and lower power programming.
- Low current PNP inputs.
- AC characteristics guaranteed over full operating voltage and temperature range via unique testing techniques.
- Fast access time, 35ns typ.
- Y : 35ns max. (MB7138)
 - H: 45ns max.
 - E: 55ns max.


- TTL compatible inputs and outputs.
- Open collector outputs (MB7137)
- 3 state outputs (MB7138)
- Three chip enable leads for simplified memory expansion.
- 300/600 mil standard 24-pin Ceramic (Cerdip) DIP (Suffix: -Z)
- Standard 24-pin Plastic DIP (Suffix: -M)
- Standard 24-pin Ceramic (Metal Seal) FPT
 - (Suffix: -CF)
- Standard 28-pad Ceramic (Metal Seal) LCC
 - (Suffix: -CV)
- JEDEC approved pin out.

ABSOLUTE MAXIMUM RATINGS (See NOTE)

Rating		Symbol	Value	Unit
Power Supply Voltage		V _{cc}	-0.5 to +7.0	V
Power Supply Voltage (during programming)		V _{CCP}	-0.5 to +7.5	٧
Input Voltage		VIN	-1.5 to +5.5	V
Input Voltage (during pro	V _{IPRG}	22.5	V	
Output Voltage (during p	V _{OPRG}	-0.5 to +22.5	٧	
Input Current		I _{IN}	-20	mA
Input Current (during pro	ogramming)	I _{IPRG}	+270	mA
Output Current		Гоит	+100	mA
Output Current (during p	orogramming)	IOPRG	+150	mΑ
C	Ceramic	_	-65 to +150	°c
Storage Temperature	Plastic	T _{STG}	-40 to +125	
Output Voltage		Vout	-0.5 to V _{CC}	V

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.






This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

MB7137E/H MB7138E/H/Y MB7137E-SK/H-SK MB7138E-SK/H-SK/Y-SK





$\textbf{CAPACITANCE} \quad \textbf{(f=1MHz, V_{CC}=+5$V, V_{IN}=+2$V, T_{A}=25$^{\circ}$C)}$

Parameter	Symbol	Min	Тур	Max	Unit
Input Capacitance	C ₁	-	-	10	pF
Output Capacitance	c _o	-		15	pF

GUARANTEED OPERATING CONDITIONS

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	V _{cc}	4.75	5.0	5.25	V
Input Low Voltage	VIL	0	_	0.8	V
Input High Voltage	V _{IH}	2.0	_	5.5	V
Ambient Temperature	TA	0		75	°C

DC CHARACTERISTICS

(Full guaranteed operating conditions unless otherwise noted.)


Parameter		Symbol	Min	Тур	Max	Unit
Input Leakage Current (V _{IH} = 5.5V)		l _B			40	μΑ
Input Load Current (V _{IL} = 0.45V)		I _F			-250	μΑ
Output Low Voltage	I _{OL} = 10mA	VoL		0.45	0.45	v
	I _{OL} = 16mA				0.50	, v
Output Leakage Current (V _O = 2.4V, chip disabled)	MB7137	OLK			40	μΑ
Output Leakage Current (V _O = 2.4V, chip disabled)	MB7138	Гоін			40	μΑ
Output Leakage Current (V _O = 0.5V, chip disabled)	MB7138	IOIL			-40	μΑ
Input Clamp Voltage (I _{IN} = -18mA)		V _{IC}			-1.2	V
Power Supply Current (V _{IN} = OPEN or GND)		I _{cc}		130**	180	mA
Output High Voltage (I _O = -2.4mA)	MB7138	V _{OH} .	2.4			V
Output Short Circuit Current (V _O = GND)	MB7138	los*	-15		-60	mA

Note: * Denotes guaranteed characteristics of the output high-level (ON) state when the chip is enabled ($V_{\overline{CE}} = 0.4$ V) and the programmed bit is addressed. These characteristics cannot be tested

prior to programming, but are guaranteed by factor testing.

^{**} This value denotes conditions at $T_A = 25^{\circ}C$ and $V_{CC} = +5.0V$.






AC CHARACTERISTICS

(Full guaranteed operating conditions unless otherwise noted.)

Parameter	Symbol	E		н		MB7138Y/Y-SK		
		Тур	Max	Тур	Max	Тур	Max	Unit
Access Time (via address input)	t _{AA}	35	55	35	45	30	35	ns
Output Disable Time	t _{DIS}	15	40	15	40	15	30	ns
Output Enable Time	t _{EN}	20	40	20	40	20	30	ns



Note: Output disable time is the time taken for the output to reach a high resistance state when some of chip enables is taken disable. Output enable time is the time taken for the output to become active when all of chip enables are taken enable. The high resistance state is defined as a point on the output waveform equal to a ΔV of 0.5V from the active output level.



INPUT/OUTPUT CIRCUIT INFORMATION

INPUT

In the input circuit, Shottky TTL circuit technology is used to achieve high-speed operation. A PNP transistor in the first stage of input circuit remarkably improves input high/low current characteristics. Also, the input circuit includes a protection diode for reliable operation.


OPEN-COLLECTOR OUTPUT


The open-collector output is often utilized in high speed applications where power dissipation must be minimized. When the device is switched, there is no current sourced from the supply rail. Consequently, the current spike normally associated with TTL totem-pole outputs is eliminated. In high frequency applications, this minimizes noise problems (false triggering) as well as power drain. For example, the transient current (low impedance high-level to low impedance low-level) is typically 30mA for the MB 7138 (3-state) compared to 0mA for the MB 7137 (open-collector)

THREE-STATE OUTPUT

A "three-state" output is a logic element which has three distinct output states of ZERO, ONE and OFF (wherein OFF represents a high impedance condition which can neither sink nor source current at a definable logic level). Effectively, then, the device has all the desirable features of a totem-pole TTL output (e.g., greater noise immunity, good rise time, line driving capacity), plus the ability to connect to bus-organized systems.

In the case where two devices are on at the same time, the possibility exists







4

that they may be in opposite low impedance states simultaneously; thus, the short circuit current from one enabled device may flow through the other enabled device. While physical damage under these conditions is unlikely, system noise problems could result. Therefore, the system designer should consider these factors to ensure that this condition does not exist.

Also in the output circuit, Schottky TTL circuit technology is used to achieve high-speed operation. Also, a PNP transistor provided in the output circuit is effective to decrease a load for the Chip Enable circuit.



TYPICAL CHARACTERISTICS CURVES






Fig. 8 – I_{OL} OUTPUT LOW CURRENT vs V_{OL} OUTPUT LOW VOLTAGE

70

T_A=25°C

V_{CC}=5.0V

10


0


20


MB 7138


0


V_{OL}, OUTPUT LOW VOLTAGE (mV)

























PROGRAMMING INFORMATION

FUJITSU PROM TECHNOLOGY

The Fujitsu MB 7100 series is the junction-shorting Schottky PROM. A memory cell consists of a programmable element of a PN diode and a vertically connected PNP transistor. The current blocking state of the reverse diode is changed to the current conducting state of the shorted-junction diode by programming. The programming element of the PN diode uses the N⁺ and P⁺ diffusion layer, the PNP transistor uses a P⁺ diffusion layer, an N⁺ epitaxial layer, and a P⁻ substrate (Fig. 18).


Each word line island is divided by passive isolations named IOP (Isolation by Oxide and Poly-silicon), and each memory cell in the same island is divided by the passive isolation named SVG (Shallow V-Groove). The vertical structure of the junction-shorting memory cell makes a high packing density possible.


In programming, reverse current pulses are applied to the cathode of the PN diode. This increases the temperature at the junction. When the temperature reaches the point where the silicon and aluminum form a eutectic, the eutectic diffuses from the surface of the metal-silicon contact region to the anode of the PN diode, and results in junction shorting. This program technique was therefore named "Diffused Eutectic Aluminum Process" (DEAP).

Once the junction is shorted, the power dissipation at the function decreases to less than one fifth, and the temperature decreases. This drop in temperature stops further diffusion of the eutectic, and protects the PNP transistor from destruction.

SPECIAL FACTORY TESTING

Extra rows and extra columns of test cells, plus additional circuitry built into the PROM chip, allow improved factory testing of DC, AC and programming characteristics. These test





cells and test circuitry provide enhanced correlation between programmed and unprogrammed circuits in order to guarantee high programmability and reliability.

PROGRAMMING (in electrical view)

The device is manufactured with outputs low (positive logic "zero") in all storage cells. An output at the selected cell is changed to high (logic "one") by programming.

"As shown in Fig. 19, transistors, O_1 and O_2 , are turned on to select the desired bit for programming by using nine address inputs. By applying the PV_{CE} pulse voltage, the chip is disabled and transistor O_3 is held off. Then, a train of programming pulses applied to the desired output flows through transistor O_2 and memory cell

into transistor O₁. This programming current changes the programmable element to the conducting state.

The pulse train is stopped and two additional programming pulses are then applied to assure that the element is programmed properly, as soon as the output voltage indicates that the selected cell is in the logic "one" state. One output must be programmed at a time since the internal decoding circuit is capable of sinking only one unit of programming current at a time.

VERIFICATION

After the device has been programmed, the correct program pattern can be verified by taking chip enable input low. To guarantee full supply voltage and full temperature range operation, a programmed device should source

2.4mA at $V_{OH} = 2.4V$ and $V_{CC} = 7.0V$ at 25° C ambient temperature.

LIABILITY

Fujitsu utilizes an extensive testing procedure to ensure device performance prior to shipment. However, 100% programmability is not guaranteed, and it is imperative that this specification be rigorously adhered to in order to achieve a satisfactory programming yield. Fujitsu will not accept responsibility for any device found defective if it was not programmed according to this specification. Devices returned to Fujitsu as defective must be accompanied by a complete truth table with clearly indicated locations of supposedly defective memory cells.

DC SPECIFICATIONS (TA = 25°C)

Parameter	Symbol		Min	Тур	Max	Unit
Input Low Voltage	V _{IL}		0	_	0.8	V
Input High Voltage	V _{IH}		2.0	_	5.25	V
D. Carl Value		P:	6.7	7.0	7.3	
Power Supply Voltage	PV _{cc}	R:	4.75	5.0	5.25	V
Programming Pulse Current	I _{PRG}		120	-	130	mA
PV _{CE} Pulse Voltage	PV _{CE}		20	20	22	V
Programming Pulse Clamp Voltage	V _{PRG}		20	20	22	V
PV _{CE} Pulse Clamp Current	PICE		230	_	260	mA
Reference Voltage for a Prog. "1"	V _{REF}		1.0	1.5	2.4	V

AC SPECIFICATIONS (TA = 25°C)

Parameter	Symbol	Min	Тур	Max	Unit
Programming Pulse Cycle Time	tcyc	40	50	60	μs
Programming Pulse Width	t _{PW} ⁽¹⁾	10	11	12	μs
Programming Pulse Rise Time	t _r (2)	_	_	2	μs
PV _{CE} Pulse Rise Time	t _r (2)	_	_	2	μs
PV _{CC} Pulse Rise Time	t _r (3)	_	_	. 2	μs
Programming Pulse Fall Time	t _f (4)	_	_	2	μs
PV _{CE} Pulse Fall Time	t _f (4)	_	_	2	μs
PV _{CC} Pulse Fall Time	t _f (5)	-	_	2	μs
Address Input Set-up Time	t _{SA}	2	_	-	μs
Chip Enable Input Set-up Time	tsc	2	_		μs
PV _{CE} Set-up Time	t _{SP} (6)	4	_	_	μs
Address Input Hold Time	t _{HA}	2	-	_	μs
Chip Enable Input Hold Time	t _{HC}	2	_	-	μs
PV _{CE} Hold Time	t _{HP} (7)	2	_	-	μs
PV _{CE} Pulse Trailing Edge to Read Strobe Time	t _{PR} (8)	10	_	-	μs
Programming Pulse Number	-	_	_	100	Time
Programming Time/Bit	_	120	150	6120	μs/bit
Additional Programming Pulse Number	-	2	2	2	Times

Notes: (1) Stipulated 200 Ω load and 15V.

(2) From 1V to 19V (200 Ω load).

(3) From 5.2V to 6.8V (30 Ω load).


(4) From 19V to 1V (200 Ω load).


(5) From 6.8V to 5.2V (30 Ω load).

(6) From PV_{CE} pulse 19V to programming pulse 1V.

(7) From programming pulse 1V to PV_{CE} pulse 19V.


(8) From PV_{CE} pulse 1V to read strobe.





PROGRAMMING PROCEDURE


- 1. Apply power; V_{CC}=PV_{CC}, GND= 0V.
- 2. Select the desired bit.
- 3. Read the output to confirm the voltage $V_O = low$. (In the case of Vo = high, select the next desired bit.)
- 4. Apply a 20V pulse voltage to the PV_{CE} input.
- 5. Apply a programming pulse with amplitude of 125 mA and duration of tpw (11 µs) after a delay of tsp $(4\mu s)$.
- 6. Read the output Vo after a delay of t_{PR} (10 μ s).
 - a) In the case of $V_O = low$, repeat steps "4", "5" and "6" with
 - cycle time of t_{CYC} (50 μs). b) In the case of V_O = high, apply 2 additional programming pulses to provide a highly reliable memory cell.
- 7. Select the next desired bit after a delay of t_{HA} (2 μ s).
- Note 1) Programming must be done bit by bit.
 - 2) Ambient temperature during programming must be room temperature. (25°C±2°C)




MB7137E/H MB7138E/H/Y MB7137E-SK/H-SK MB7138E-SK/H-SK/Y-SK

PACKAGE DIMENSIONS

(Suffix: -Z)







4

PACKAGE DIMENSIONS

(Suffix: -M)







MB7137E/H MB7138E/H/Y MB7137E-SK/H-SK MB7138E-SK/H-SK/Y-SK

PACKAGE DIMENSIONS

(Suffix: -CV)





4



PROGRAMMABLE SCHOTTKY 32768-BIT READ ONLY MEMORY

MB7142E/H

SCHOTTKY 32768-BIT DEAP PROM (4096 WORDS x 8 BITS)

The Fujitsu MB7142 is high speed schottky TTL electrically field programmable read only memory organized as 4096 words by 8 bits. With threestate outputs, memory expansion is simple.

The memory is fabricated with all logic "zeros" (positive logic). Logic level "ones" can be programmed by the highly reliable DEAP(Diffused Eutectic Aluminum Process) according to simple programming procedures.

The sophisticated passive isolation termed IOP (Isolation by Oxide and Polysilicon) with thin epitaxial layer and schottky TTL process permits minimal chip size and fast access time.

The extra test cells and unique testing methods provide enhanced correlation between programmed and unprogrammed circuits in order to perform AC, DC and programming test prior to shipment. This results in extremely high programmability.

- Single +5V supply voltage.
- 4096 words x 8 bits organization , fully decoded.
- Proven high programmability and reliability.
- Programming by DEAP (Diffused Eutectic Aluminum Process).
- Simplified and lower power programming
- · Low current PNP inputs.
- AC characteristics guaranteed over full operating voltage and temperature range via unique testing techniques.

- Fast access time, 45ns typ. E: 65ns max. H: 55ns max.
- TTL compatible inputs and outputs.
- · 3 State outputs.
- Two chip enable pins for simplified memory expansion.
- Standard 24-pin Ceramic DIP
- Standard 24-pin Ceramic FPT
- Standard 28-pad Ceramic LCC
- JEDEC approved pin out

ABSOLUTE MAXIMUM RATINGS (see NOTE)


Rating	Symbol	Value	Unit
Power Supply Voltage	v _{cc}	-0.5 to +7.0	V
Power Supply Voltage (during programming)	V _{CCP}	-0.5 to +7.5	٧
Input Voltage	V _{IN}	-1.5 to 5.5	٧
Input Voltage(during programming)	V _{IPRG}	22.5	V
Output Voltage(during programming)	V _{OPRG}	-0.5 to +22.5	٧
Input Current	1 _{IN}	-20	mA
Input Current (during programming)	I IPRG	+270	mA
Output Current	I _{OUT}	+100	mA
Output Current (during programming)	OPRG	+150	mA
Storage Temperature	T stg	-65 to +150	°c
Output Voltage	V _{OUT}	-0.5 to 5.5	٧

NOTE: Permanent device damage may occur if the above Absolute Maximum Ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

November 1988 Edition 4.0



CERAMIC PACKAGE DIP-24C-C-03





CERAMIC PACKAGE FPT-24C-A01



CERAMIC PACKAGE LCC-28C-A01

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.





MB7142 MODE SELECTION


MODE	CE1	CE2	Output O 1 ~ O 8
READ	VIL	V _{IH}	D _{оит}
CHIP-DISABLE	V _{IH}	*	
	*	VıL	HZ
WRITE	PVce	*	HZ

: any TTL level

HZ: high-impedance

D_{OUT}: memory answer

PV_{CE}: 20V (see programming information)



CAPACITANCE (f = 1MHz, V_{CC}= +5V, V_{IN} = +2V, T_A= 25 °C)

_]		
Parameter	Symbol	Min	Тур	Max	Unit
Input Capacitance	Cı			10	pF
Output Capacitance	c			15	pF



GUARANTEED OPERATING CONDITIONS

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	v _{cc}	4.75	5.0	5.25	V
Input Low Voltage	V _{IL}	0	_	0.8	V
Input High Voltage	V _{IH}	2.0	_	5.5	V
Ambient Temperature	TA	0	-	75	°C

DC CHARACTERISTICS


(Full guaranteed operating conditions unless otherwise noted)

Parameter		Symbol	Min	Тур	Max	Unit
Input Leakage Current (V _{IH} = 5.5V)	I _R			40	μА
Input Load Current (V _{IL}	= 0.45V)	l _F			-250	μА
	I _{OL} = 10mA	V			0.45	٧
Output Low Voltage	I _{OL} = 16mA	V _{OL}			0.50	٧
Output Leakage Current	(V _O = 2.4V, chip disabled)	IOIH		l	40	μА
Output Leakage Current	(V _O = 0.45V, chip disabled)	I _{OIL}			-40	μА
input Clamp Voltage (I	_N = -18mA)	V _{IC}			-1.2	٧
Power Supply Current (\	/ _{IN} = OPEN or GND)	l cc		140**	185	mA
Output High Voltage (I _c	= -2.4mA)	V _{OH} *	2.4			٧
Output Short Circuit Cui	rrent (V _O = GND)	los*	-15		-60	mA

Note: * Denotes guaranteed characteristics of the output high-level (ON) state when the chip is enabled ($V_{\overline{C}E}=0.4V$, $V_{\overline{C}E}=2.4V$) and the programmed bit is addressed. These characteristics cannot be

tested prior to programming, but are guaranteed by factor testing.


** This value denotes conditions at T_A=25°C and V_{CC} = +5.0V



AC CHARACTERISTICS

(Full guaranteed operating conditions unless otherwise noted)

Parameter	Parameter Symbol		E		н	
		Тур	Max	Тур	Max	
Access Time (via address input)	t _{AA}	45	65	45	55	ns
Output Disable Time	t _{DIS}	15	40	15	40	ns
Output Enable Time	t _{EN}	20	40	20	40	ns



Note: Output disable time is the time taken for the output to reach a high resistance when some of chip enables is taken disable. Output enable time is the time taken for the output to become active when all of chip enables

are taken enable. The high resistance state is defined as a point on the output waveform equal to a ΔV of 0.5V from the active output level.

INPUT/OUTPUT CIRCUIT INFORMATION

INPUT


in the input circuit, schottky TTL circuit technology is used to achieve high-speed operation. A PNP transistor in the first stage of input circuit remarkably improves input high/low current characteristics. Also, the input circuit includes a protection diode for reliable operation.


THREE-STATE OUTPUT

A "three-state" output is a logic element which has three distinct output states of ZERO, ONE and OFF (wherein OFF represents a high impedance condition which can neither sink nor source current at a definable logic level). Effectively, then, the device has all the desirable features of a totem-pole TTL output (e.g., greater noise immunity, good rise time, line driving capacity), plus the ability to connect to bus-organized systems.

in the case where two devices are on at the same time, the possibility exists that they may be in opposite low impedance states simultaneously; thus, the short circuit current from one enabled device may flow through the other enabled device. While physical damage under these conditions is unlikely, system noise problems could result. Therefore, the system designer should consider these factors to ensure that this condition does not exist.

Also in the output circuit, Schottky TTL circuit technology is used to achieve high-speed operation. Also, a PNP transistor provided in the output circuit is effective to decrease a load for the Chip Enable circuit.









Fig. 6-I OLOUTPUT LOW CURRENT
VS. VOLOUTPUT LOW VOLTAGE


70
TA = 25 °C
VCC = 5.0V


40
30
20
10
0 200 400 600


VOL, OUTPUT LOW VOLTAGE (mV)


I OL, OUTPUT LOW CURRENT (mA)











PROGRAMMING INFORMATION

FUJITSU PROM TECHNOLOGY


The Fujitsu MB7100 series is the junction-shorting schottky PROM. A memory cell consists of a programmable element of a PN diode and a vertically connected PNP transistor. The current blocking state of the reverse diode is changed to the current conducting state of the shorted-junction diode by programming. The programming element of the PN diode uses the N+ and Pdiffusion layer, the PNP transistor uses a P+ diffusion layer, an N+ epitaxial layer, and a P- substrate(Fig. 12).


Each word line Island is divided by passive isolations named IOP (Isolation by Oxide and Poly-silicon), and each memory cell in the same island is divided by the pasive isolation named SVG (Shallow V-Groove).

The vertical structure of the junctionshorting memory cell makes a high packing density possible.

In programming, reverse current pulses are applied to the cathode of the PN diode. This increases the temperature at the junction. When the temperature reaches the point where the silicon and aluminum form a eutectic diffuses from the surface of the metal-silicon contact region to the anode of the PN diode, and results in junction shorting. This program technique was therefore named "Diffused Eutectic Aluminum Process" (DEAP).

Once the junction is shorted, the power dissipation at the junction decreases to less than one fifth, and the temperature decreases. This drop in temperature stops further diffusion of the eutectic, and protects the PNP transistor from destruction.





SPECIAL FACTORY TESTING

Extra rows and extra columns of test cells, plus additional circuitry built into the PROM chip, allow improved factory testing of DC, AC and programming characteristics. These test cells and test circuitry provide enhanced correlation between programmed and unprogrammed circuits in order to guarantee high programmability and reliability.

PROGRAMMING (in electrical view)

The device is manufactured with outputs low (positive logic "zero") in all storage cells. An output at the selected cell is changed to high (logic "one") by programming.

As shown in Fig. 13, transistors, Q1 and Q2, are turned on to select the desired bit for programming by using twelve address inputs. By applying the PV $_{\rm CE}$ pulse voltage, the chip is disabled and

transistor Q3 is held off. Then, a train of programming pulses applied to the desired output flows through transistor Q2 and memory cell into transistor Q1. This programming current changes the programmable element to the conducting state.

The pulse train is stopped and two additional programming pulses are then applied to assure that the element is programmed properly, as soon as the output voltage indicates that the selected cell is in the logic "one" state. One output must be programmed at a time since the internal decoding circuit is capable of sinking only one unit of programming current at a time.

VERIFICATION

After the device has been programmed, the correct program pattern can be verified when all of chip

enables are taken enable. To guarantee full supply voltage and full temperature range operation, a programmed device should sougge 2.4mA at $V_{\rm CC}$ = 2.4V and V = 7.0V at 25°C ambient temperature.

LIABILITY

Fujitsu utilizes an extensive testing procedure to ensure device performance prior to shipment. However, 100% programmability is not guaranteed, and it is imperative that this specification be rigorously adhered to in order to achieve a satisfactory programming yield. Fujitsu will not accept responsibility for any device found defective if it was not programmed according to this specification. Devices returned to Fujitsu as defective must be accompanied by a complete truth table with clearly indicated locations of supposedly defective memory cells.

DC SPECIFICATIONS (TA = 25°C)

Parameter	Symbol	Min	Тур	Max	Unit
Input Low Voltage	V _{IL}	0		0.8	٧
Input High Voltage	V _{IH}	2.0		5.25	٧
David Avilland	BV P	6.7	7.0	7.3	٧
Power Supply Voltage	er Supply Voltage	4.75	5.0	5.25	٧
Programming Pulse Current	I _{PRG}	120		130	mA
PV _{CE} Pulse Voltage	PV _{CE}	20	20	22	٧
Programming Pulse Clamp Voltage	V _{PRG}	20	20	22	>
PV _{CE} Pulse Clamp Current	PI CE	230		260	mA
Reference Voltage for a Prog. "1"	V _{REF}	1.0	1.5	2.4	٧

AC SPECIFICATIONS (TA = 25°C)


Parameter	Symbol	Min	Тур	Max	Unit
Programming Pulse Cycle Time	toyo	40	50	60	μs
Programming Pulse Width	t _{PW} (1)	10	11	12	μs
Programming Pulse Rise Time	t _r (2)	ı	-	2	μs
PV _{CE} Pulse Rise Time	t _r (3)	-	-	2	μs
PV _{CC} Pulse Rise Time	t _r ⁽⁴⁾	-	-	2	μs
Programming Pulse Fall Time	t _f ⁽⁵⁾	1	-	2	μs
PV _{CE} Pulse Fall Time	t _f ⁽⁶⁾	-	-	2	μs
PV _{CC} Pulse Fall Time	t _f (7)	-	-	2	μs
Address Input Set-up Time	t _{SA}	2	-	_	μs
Chip Enable Input Set-up Time	tsc	2	_		μs
PV _{CE} Set-up Time	t _{SP} ⁽⁸⁾	4	_		μs
Address Input Hold Time	t _{HA}	2	-	-	μs
Chip Enable Input Hold Time	t _{HC}	2	-	-	μs
PV _{CE} Hold Time	t _{HP} (9)	2	-	_	μs
PV _{CE} Pulse Trailing Edge to Read Strobe Time	t _{PR} ⁽¹⁰⁾	10	-	-	μs
Programming Pulse Number	-	-	-	100	Times
Programming Time/Bit	_	120	150	6120	μs/bit
Additional Programming Pulse Number	-	2	2	2	Times


Note: (1) Stipulated 200Ω load and 15V.

⁽²⁾ From 1V to 19V (200Ω load). (3) From 1V to 19V. (4) From 5.2V to 6.8V.

⁽⁵⁾ From 19V to 1V (200 Ω load).

⁽⁶⁾ From 19V to 1V.
(7) From 6.8V to 5.2V.
(8) From PV_{CE} pulse 19V to programming pulse 1V.
(9) From programming pulse 1V to PV_{CE} pulse 19V.
(10) From PV_{CE} pulse 1V to read strobe.






PROGRAMMING PROCEDURE

- 1. Apply power; V_{CC} = PV_{CC},GND =
- 2. Select the desired bit.
- 3. Read the output to confirm the voltage $V_0 = low$. (In the case of V_O = high, select the next desired bit.)
- 4. Apply a 20V pulse voltage to the PV_{CE} input.
- Apply a programming pulse with amplitude of 125mA and duration of t_{PW}(11µS) after a delay of t_{SP}(4µS).

 6. Read the output V_O after a delay
- - of t_{PR}(10µS).
 a) In the case of V_O = low, repeat steps "4", "5" and "6" with cycle time of t_{CYC} (50µS)
 - b) In the case of V_O = high, apply 2 additional programming pulses to provide a highly reliable memory cell.
- 7. Select the next desired bit after a delay of t_{HA}(2μS).

Note


- 1) Programming must be done bit by bit.
- 2) Ambient temperature during programming must be room temperature. (25°C ± 2°C)






PACKAGE DIMENSIONS

Standard 24-pin Ceramic DIP (Suffix: -Z)




Standard 24-pin Ceramic Flat Package (Suffix: -CF)





PACKAGE DIMENSIONS



4



PROGRAMMABLE SCHOTTKY 65536-BIT READ ONLY MEMORY

MB7144E/H

SCHOTTKY 65,536-BIT DEAP PROM (8192 WORDS X 8 BITS)

The Fujitsu MB7144 is high speed schottky TTL electrically field programmable read only memory organized as 8192 words by 8 bits. With threestate outputs, memory expansion is simple.

The memory is fabricated with all logic "zeros" (positive logic). Logic level "ones" can be programmed by the highly reliable DEAP(Diffused Eutectic Aluminum Process) according to simple programming procedures.

The sophisticated passive isolation termed IOP (Isolation by Oxide and Polysilicon) with thin epitaxial layer and schottky TTL process permits minimal chip size and fast access time.

The extra test cells and unique testing methods provide enhanced correlation between programmed and unprogrammed circuits in order to perform AC, DC and programming test prior to shipment. This results in extremely high programmability.

- Single +5V supply voltage.
- 8192 words x 8 bits organization , fully decoded.
- Proven high programmability and reliability.
- Programming by DEAP (Diffused Eutectic Aluminum Process).
- Simplified and lower power programming
- · Low current PNP inputs.
- AC characteristics guaranteed over full operating voltage and temperature range via unique testing techniques.

- Fast access time, 40ns typ.
 E: 65ns max.
 H: 55ns max.
- TTL compatible inputs and outputs.
- 3-State outputs.
- One chip enable pin for simplified memory expansion.
- Standard 24-pin Ceramic DIP
- Standard 24-pin Ceramic FPT
 - Standard 28-pad Ceramic LCC
- JEDEC approved pin out

ABSOLUTE MAXIMUM RATINGS (see NOTE)

Rating	Symbol	Value	Unit
Power Supply Voltage	V _{cc}	-0.5 to +7.0	V
Power Supply Voltage (during programming)	V _{CCP}	-0.5 to +7.5	V
Input Voltage	V _{IN}	-1.5 to 5.5	٧
Input Voltage(during programming)	V _{IPRG}	22.5	V
Output Voltage(during programming)	V _{OPRG}	-0.5 to +22.5	V
Input Current	I IN	-20	mA
Input Current (during programming)	I _{IPRG}	+270	mA
Output Current	1 OUT	+100	mA
Output Current (during programming)	l OPRG	+150	mA
Storage Temperature	T stg	-65 to +150	°c
Output Voltage	V _{out}	-0.5 to 5.5	V

NOTE: Permanent device damage may occur if the above Absolute Maximum Ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

November 1988 Edition 4.0



CERAMIC PACKAGE DIP-24C-C01




CERAMIC PACKAGE FPT-24C-A02



CERAMIC PACKAGE LCC-28C-A01

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.




MB7144 MODE SELECTION

MODE	CE1	Output O 1 ~ O 8
READ	VıL	Dout
CHIP-DISABLE	V _{IH}	HZ
WRITE	PV _{CE}	HZ

HZ : high-impedance D_{OUT} : memory answer

PV_{CE}: 20V (see programming information)



CAPACITANCE (f = 1MHz, $V_{CC} = +5V$, $V_{IN} = +2V$, $T_A = 25$ °C)

Parameter					
	Symbol	Min	Тур	Max	Unit
Input Capacitance	Cı			10	pF
Output Capacitance	Co			15	pF

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	v _{cc}	4.75	5.0	5.25	V
Input Low Voltage	V _{IL}	0	-	0.8	V
Input High Voltage	V _{IH}	2.0	-	5.5	٧
Ambient Temperature	TA	0	-	75	°c

DC CHARACTERISTICS

(Full guaranteed operating conditions unless otherwise noted)

Parameter		Symbol	Min	Тур	Max	Unit
Input Leakage Current (V _{IH} = 5.5V)	I _R			40	μА
Input Load Current (V _{IL}	= 0.45V)	I _F			-250	μА
0	I _{OL} = 10mA		V _{OL}		0.45	v
Output Low Voltage	I _{OL} = 16mA	VoL			0.50	>
Output Leakage Current	(V _O = 2.4V, chip disabled)	I _{OIH}			40	μΑ
Output Leakage Current	(V _O = 0.45V, chip disabled)	l _{OIL}			-40	μА
Input Clamp Voltage (I	_N = -18mA)	V _{IC}			-1.2	>
Power Supply Current (V	/ _{IN} = OPEN or GND)	Icc		160	190	mA
Output High Voltage (I	= -2.4mA)	У он*	2.4			٧
Output Short Circuit Cur	rrent (V _O = GND)	los*	-15		-60	mA

Note: * Denotes guaranteed characteristics of the output high-level (ON) state when the chip is enabled (VCE = 0.4V) and the programmed bit is addressed. These characteristics cannot be tested prior to

programming, but are guaranteed by factor testing.

** This value denote conditions at TA=25°C and V_{CC} = +5.0V




Fig. 2 — AC TEST CONDITIONS

INPUT CONDITIONS


Rise and Fall Time 5ns from 1V to 2V Frequency 1MHz

	MB7144					
	R ₁	R ₂	СГ			
t _{AA}	300 Ω	600 Ω	30pF			
t _{DIS}	300 Ω	600 Ω	30pF			
t _{EN}	300 Ω	600 Ω	30pF			

AC CHARACTERISTICS

(Full guaranteed operating conditions unless otherwise noted)

Parameter	Symbol	E		н		Unit
·		Тур	Max	Тур	Max	
Access Time (via address input)	t AA	40	65	40	55	ns
Output Disable Time	t _{DIS}	20	40	20	40	ns
Output Enable Time	t _{EN}	25	40	25	40	ns



Note: Output disable time is the time taken for the output to reach a high resistance when some of chip enables is taken disable. Output enable time is the time taken for the output to become active when all of chip enables

are taken enable. The high resistance state is defined as a point on the output waveform equal to a ΔV of 0.5V from the active output level.

INPUT/OUTPUT CIRCUIT INFORMATION

INPUT


In the input circuit, schottky TTL circuit technology is used to achieve high-speed operation. A PNP transistor in the first stage of input circuit remarkably improves input high/low current characteristics. Also, the input circuit includes a protection diode for reliable operation.


THREE-STATE OUTPUT

A "three-state" output is a logic element which has three distinct output states of ZERO, ONE and OFF (wherein OFF represents a high impedance condition which can neither sink nor source current at a definable logic level). Effectively, then, the device has all the desirable features of a totem-pole TTL output (e.g., greater noise immunity, good rise time, line driving capacity), plus the ability to connect to bus-organized systems.

In the case where two devices are on at the same time, the possibility exists that they may be in opposite low impedance states simultaneously; thus, the short circuit current from one enabled device may flow through the other enabled device. While physical damage under these conditions is unlikely, system noise problems could result. Therefore, the system designer should consider these factors to ensure that this condition does not exist.

Also in the output circuit, Schottky TTL circuit technology is used to achieve high-speed operation. Also, a PNP transistor provided in the output circuit is effective to decrease a load for the Chip Enable circuit.













Fig.6-I OLOUTPUT LOW CURRENT VS. VOLOUTPUT LOW VOLTAGE 1_{OL}, OUTPUT LOW CURRENT (mA) 70 TA= 25 °C V_{CC}= 5.0V 60 50 40 30 20 10 200 400 600 VOL, OUTPUT LOW VOLTAGE (mV)











PROGRAMMING INFORMATION-

FUJITSU PROM TECHNOLOGY


The Fujitsu MB7100 series is the junction-shorting schottky PROM. A memory cell consists of a programmable element of a PN diode and a vertically connected PNP transistor. The current blocking state of the reverse diode is changed to the current conducting state of the shorted-junction diode by programming. The programming element of the PN diode uses the N+ and P+ diffusion layer, the PNP transistor uses a P+ diffusion layer, an N+ epitaxial layer, and a P- substrate(Fig. 12).


Each word line island is divided by passive isolations named IOP (Isolation by Oxide and Poly-silicon), and each memory cell in the same island is divided by the pasive isolation named SVG (Shallow V-Groove).

The vertical structure of the junctionshorting memory cell makes a high packing density possible.

In programming, reverse current pulses are applied to the cathode of the PN diode. This increases the temperature at the junction. When the temperature reaches the point where the silicon and aluminum form a eutectic diffuses from the surface of the metal-silicon contact region to the anode of the PN diode, and results in junction shorting. This program technique was therefore named "Diffused Eutectic Aluminum Process" (DEAP).

Once the junction is shorted, the power dissipation at the junction decreases to less than one fifth, and the temperature decreases. This drop in temperature stops further diffusion of the eutectic, and protects the PNP transistor from destruction.





SPECIAL FACTORY TESTING

Extra rows and extra columns of test cells, plus additional circuitry built into the PROM chip, allow improved factory testing of DC, AC and programming characteristics. These test cells and test circuitry provide enhanced correlation between programmed and unprogrammed circuits in order to guarantee high programmability and reliability.

PROGRAMMING (in electrical view)

The device is manufactured with outputs low (positive logic "zero") in all storage cells. An output at the selected cell is changed to high (logic "one") by programming.

As shown in Fig. 13, transistors, Q1 and Q2, are turned on to select the desired bit for programming by using thirteen address inputs. By applying the PV_{CE} pulse voltage, the chip is disabled and

transistor Q3 is held off. Then, a train of programming pulses applied to the desired output flows through transistor Q2 and memory cell into transistor Q1. This programming current changes the programmable element to the conducting state.

The pulse train is stopped and two additional programming pulses are then applied to assure that the element is programmed properly, as soon as the output voltage indicates that the selected cell is in the logic "one" state. One output must be programmed at a time since the internal decoding circuit is capable of sinking only one unit of programming current at a time.

VERIFICATION

After the device has been programmed, the correct program pattern can be verified when all of chip enables are taken enable. To guarantee full supply voltage and full temperature range operation, a programmed device should sougge 2.4mA at $V_{\rm CC}$ = 2.4V and V= 7.0V at 25°C amblent temperature.

LIABILITY

Fujitsu utilizes an extensive testing procedure to ensure device performance prior to shipment. However, 100% programmability is not guaranteed, and it is imperative that this specification be rigorously adhered to in order to achieve a satisfactory programming yield. Fujitsu will not accept responsibility for any device found defective if it was not programmed according to this specification. Devices returned to Fujitsu as defective must be accompanied by a complete truth table with clearly indicated locations of supposedly defective memory cells.

DC SPECIFICATIONS (TA = 25°C)

Parameter	Symbo		Min	Тур	Max	Unit
Input Low Voltage	. V _{IL}		0		0.8	V
Input High Voltage	V _{IH}		2.0		5.25	٧
Programming Pulse Current	PV.	P:	6.7	7.0	7.3	٧
	PV _{cc}	R:	4.75	5.0	5.25	V
Programming Pulse Current	IPRG		120		130	mA
PV _{CE} Pulse Voltage	PV _{CE}		20	20	22	٧
Programming Pulse Clamp Voltage	V _{PRG}		20	20	22	٧
PV _{CE} Pulse Clamp Current	PI CE		230		260	mA
Reference Voltage for a Prog. "1"	V _{REF}		1.0	1.5	2.4	٧



AC SPECIFICATIONS (TA = 25°C)

Parameter	Symbol	Min	Тур	Мах	Unit
Programming Pulse Cycle Time	tcyc	40	50	60	μs
Programming Pulse Width	t _{PW} (1)	10	11	12	μs
Programming Pulse Rise Time	t _r (2)	_	-	2	μs
PV _{CE} Pulse Rise Time	t _r (3)	-	-	2	μs
PV _{CC} Pulse Rise Time	t _r (4)	-	-	2	μs
Programming Pulse Fall Time	t _f (5)	_	_	2	μs
PV _{CE} Pulse Fall Time	t _f (6)	_	_	2	μs
PV _{CC} Pulse Fall Time	t _f (7)	-	_	2	μs
Address Input Set-up Time	t _{SA}	2			μs
Chip Enable Input Set-up Time	t _{sc}	2	_	-	μs
PV _{CE} Set-up Time	t _{SP} ⁽⁸⁾	4	_	-	μs
Address Input Hold Time	t _{HA}	2	_		μs
Chip Enable Input Hold Time	t _{HC}	2	_	-	μs
PV _{CE} Hold Time	t _{HP} (9)	2			μs
PV _{CE} Pulse Trailing Edge to Read Strobe Time	t _{PR} ⁽¹⁰⁾	10	-	-	μs
Programming Pulse Number	_	-	-	100	Times
Programming Time/Bit	_	120	150	6120	μs/bit
Additional Programming Pulse Number	-	2	2	2	Times


Note: (1) Stipulated 200 Ω load and 15V.


- (2) From 1V to 19V (200 Ω load). (3) From 1V to 19V. (4) From 5.2V to 6.8V.

- (5) From 19V to 1V (200Ω load).

- (6) From 19V to 1V.
 (7) From 6.8V to 5.2V.
 (8) From PV_{CE} pulse 19V to programming pulse 1V.
 (9) From programming pulse 1V to PV_{CE} pulse 19V.
 (10) From PV_{CE} pulse 1V to read strobe.










PROGRAMMING PROCEDURE

- 1. Apply power; V_{CC} = PV_{CC},GND =
- 2. Select the desired bit.
- 3. Read the output to confirm the voltage V_O = low. (In the case of Vo = high, select the next desired bit.)
- 4. Apply a 20V pulse voltage to the
- PV_{CE} input.
 5. Apply a programming pulse with amplitude of 125mA and duration of t_{PW}(11µS) after a delay of t_{SP}(4µS).

 6. Read the output V_O after a delay
- - of t_{PR}(10μS).
 a) In the case of V_O = low, repeat steps "4","5" and "6" with cycle time of toyo (50µS)
 - b) In the case of V_O = high, apply 2 additional programming pulses to provide a highly reliable memory cell.
- 7. Select the next desired bit after a delay of $t_{HA}(2\mu S)$.

Note


- 1) Programming must be done
- 2) Ambient temperature during programming must be room temperature. (25°C ± 2°C)






PACKAGE DIMENSIONS


Standard 24-pin Ceramic DIP (Suffix: -Z)




Standard 24-pin Ceramic Flat Package (Suffix: -CF)



PACKAGE DIMENSIONS



4



PROGRAMMABLE SCHOTTKY 16384-BIT READ ONLY MEMORY

MB 7151E/H MB 7152E/H/Y

February 1983 Edition 1.0

SCHOTTKY 16384-BIT DEAP PROM (4096 WORDS X 4 BITS)

The Fujitsu MB 7151 and MB 7152 are high speed schottky TTL electrically field programmable read only memorys organized as 4096 words by 4 bits. With uncommitted collector output provided on the MB 7151 and three-state outputs on the MB 7152, memory expansion is simple.

The memory is fabricated with all logic "zeros" (positive logic). Logic Level "ones" can be programmed by the highly reliable Deap (Diffused Eutectic Aluminum Process) according to simple programming procedures.

The sophisticated passive isolation termed IOP (Isolation by Oxide and Polysilicon) with thin epitaxial layer and schottky TTL process permits minimal chip size and fast access time.

The extra test cells and unique testing methods provide enhanced correlation between programmed and unprogrammed circuits in order to perform AC, DC and programming test prior to shipment. This results in extremely high programmability.

- Single +5V supply voltage.
- 4096 words x 4 bits organization, fully decoded.
- Proven high programmability and reliability.
- Programming by Deap (diffused eutectic aluminum process).
- Simplified and lower power programming.
- Low current PNP inputs.
- AC characteristics guaranteed over full operating voltage and

temperature range via unique testing techniques.


- Fast access time, 35ns type
 MB 7152Y: 35ns max.
- H: 45ns max.
- E: 55ns max.
- TTL compatible inputs and outputs.
 - Open collector output (MB 7151)
 - 3-state outputs (MB 7152)
 - Two chip enable leads for simplified memory expansion.
- 300 mil 20-pin DIP package.

ABSOLUTE MAXIMUM RATINGS (See NOTE)

Rating	Symbol	Value	Unit
Power Supply Voltage	Vcc	-0.5 to +7.0	V
Power Supply Voltage (during programming)	V _{cc}	-0.5 to +7.5	V
Input Voltage	VIN	-1.5 to 5.5	٧
Input Voltage (during programming)	V _{PRG}	22.5	V
Output Voltage (during programming)	VPRG	-0.5 to +22.5	>
Input Current	IIN	-20	mA
Input Current (during programming)	IPRG	+270	mA
Output Current	Iout	+100	mΑ
Output Current (during programming)	IPRG	+150	mA
Storage Temperature	Tstg	-65 to +150	°C
Output Voltage	V _{OUT}	-0.5 to V _{CC}	V


NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet.





This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.





CAPACITANCE (f=1MHz, V_{CC}=+5V, V_{IN}=+2V, T_A=25°C)

Parameter	Symbol	Min	Тур	Max	Unit
Input Capacitance	C _i	_	_	10	ρF
Output Capacitance	c _o	-	_	15	pF

MB 7151E/H MB 7152E/H/Y



GUARANTEED OPERATING CONDITIONS

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	V _{cc}	4.75	5.0	5.25	٧
Input Low Voltage	V _{IL}	0	_	0.8	V
Input High Voltage	V _{IH}	2.0	_	5.5V	V
Ambient Temperature	TA	0	_	75	°C

DC CHARACTERISTICS


(Full guaranteed operating conditions unless otherwise noted.)

Parameter		Symbol	Min	Тур	Max	Unit
Input Leakage Current (V _{IH} =4.5V)		I _{R1}			40	μΑ
Input Leakage Current (V _{IH} =5.5V)		1 _{R2}			1.0	mA
Input Load Current (V _{IL} =0.45V)		l _F			-250	μΑ
Output Low Voltage (I _{OL} =16mA)		VoL			0.50	٧
Output Leakage Current	MB 7151	l _{olk}			40	μΑ
(V _O =2.4V, chip disabled)	MB 7152	Гоін			40	μΑ
Output Leakage Current (V _O =0.45V, chip disabled)	MB 7152	loil			-40	μΑ
Input Clamp Voltage (I _{IN} =-18mA)		V _{IC}			-1.2	٧
Power Supply Current (V _{IN} =OPEN or GND)		I _{cc}		120	170	mA
Output High Voltage (I _O =-2.4mA)	MB 7152	V _{OH} .	2.4			V
Output Short Circuit Current (V _O =GND)	MB 7152	I _{os} .	-15		-60	mA

*Note: Denotes guaranteed characteristics of the output high-level (ON) state when the chip is enabled $(V_{\overline{ICE}}=0.4V)$ and the programmed bit is addressed.

These characteristics cannot be tested prior to programming, but are guaranteed by factory


FUJITSU MB 7151E/H MB 7152E/H/Y



AC CHARACTERISTICS

(Full guaranteed operating conditions unless otherwise noted.)

Parameter			E		Н		MB 7152Y	
	Symbol	Type	Max	Тур	Max.	Тур	Max	Unit
Access Time (via address input)	t _{AA}	35	55	35	45	28	35	ns
Output Disable Time	t _{DIS}		40		40		30	ns
Output Enable Time	t _{EN}		40		40		30	ns



Note: Output disable time is the time taken for the output to reach a high resistance state when some of chip enables is taken disable. Output enable time is the time taken for the output to become active

when all of chip enables are taken enable. The high resistance state is defined as a point on the output waveform equal to a ΔV of 0.5V from the active output level.

MB 7151E/H MB 7152E/H/Y



INPUT/OUTPUT CIRCUIT INFORMATION

INPUT

In the input circuit, Shottky TTL circuit technology is used to achieve high-speed operation. A PNP transistor in the first stage of input circuit remarkably improves input high/low current characteristics. Also, the input circuit includes a protection diode for reliable operation.


OPEN-COLLECTOR OUTPUT


The open-collector output is often utilized in high speed applications where power dissipation must be minimized. When the device is switched. there is no current sourced from the supply rail. Consequently, the current spike normally associated with TTL totem-pole outputs is eliminated. In high frequency applications, this minimizes noise problems (false triggering) as well as power drain. For example, the transient current (low impedance high-level to low impedance low-level) is typically 30mA for the MB 7152 (3-state) compared to 0mA for the MB 7151 (open-collector)

THREE-STATE OUTPUT

A "three-state" output is a logic element which has three distinct output states of ZERO, ONE and OFF (wherein OFF represents a high impedance condition which can neither sink nor source current at a definable logic level). Effectively, then, the device has all the desirable features of a totem-pole TTL output (e.g., greater noise immunity, good rise time, line driving capacity), plus the ability to connect to bus-organized systems.

In the case where two devices are on at the same time, the possibility exists that they may be in opposite low








impedance states simultaneously; thus, the short circuit current from one enabled device may flow through the other enabled device. While physical damage under these conditions is unlikely, system noise problems could result. Therefore, the system designer should consider these factors to ensure that this condition does not exist.

Also in the output circuit, Schottky TTL circuit technology is used to achieve high-speed operation. Also, a PNP transistor provided in the output circuit is effective to decrease a load for the Chip Enable circuit.



TYPICAL CHARACTERISTICS CURVES

Fig. 6 — I_{IN} INPUT CURRENT vs V_{IN} INPUT VOLTAGE IN, ADDRESS INPUT CURRENT (MA) = 25⁶C 0 4.5V -10 CC V_{CC} = 5.0V V_{CC} = 5.5V -20 MB 7151/52 -30 -1.0 1:0 2.0 VIN, INPUT VOLTAGE (V)












Fig. 8 -- I_{OL} OUTPUT LOW CURRENT vs V_{OL} OUTPUT LOW VOLTAGE IOL, OUTPUT LOW CURRENT (mA) T_A = 25°C 60 V_{CC} = 5.0V 50 40 30 20 10 MB 7152 0L 0 200 400 600 VOL, OUTPUT LOW VOLTAGE (MA)


MB 7153 MB 7152



















C_L, LOAD CAPACITANCE (pF)

ŏ





PROGRAMMING INFORMATION

FUJITSU PROM TECHNOLOGY

The Fujitsu MB 7100 series Schottky PROM is fabricated using Schottky TTL technology, passive isolation technology known as Isolation by Oxide and Poly-silicon (IOP), which is achieved by thin-epitaxial and Shallow V-Grooving (SVG), Diffused Eutectic Aluminum Process (Deap) technology with fine emitter and pulse programming method which achieve high-speed operation, high-speed programming, high programmability and high reliability.


One memory cell is originally structured with a base-open NPN transistor and then programmed by shorting the base-emitter junction, i.e. shorted junction type cell which is achieved by eutectically melting aluminum and silicon adjacent to the P-N junction of cell diode with relatively low temperature, i.e. Deap technology.


Fast programming time of typically $150\mu s/bit$ is achieved with a fine emitter cell which requires less programming energy; the result is negligible thermal stress. This high reliability feature virtually eliminates aluminum migration in the programmed cell. Further, Fuiitsu advanced technology

Further, Fujitsu advanced technology allows very high programmability.

SPECIAL FACTORY TESTING

Extra rows and extra columns of test cells, plus additional circuitry built into the PROM chip, allow improved factory testing of DC, AC and programming characteristics. These test cells and test circuitry provide enhanced correlation between programmed and unprogrammed circuits in order to guarantee high, programmability and reliability.





PROGRAMMING

The device is manufactured with outputs low (positive logic "zero") in all storage cells. To make an output high at a particular cell, a junction must be changed from a blocking state to a conducting state. This procedure is called programming.

A logic "one" can be permanently programmed into a selected bit location. The desired bit for programming is selected using eleven address inputs to turn on transistors Q1 and Q2. By applying the PV_{CE} pulse voltage, the chip is disabled and transistor Q3 is held off. Then, a train of programming pulses applied to the desired output flows through the junction into transistor Q1. This programming current changes the junction to the conducting state. The pulse train is stopped as soon as the output voltage indicates

that the selected bit is in the logic one state.

To assure that the element is programmed properly, two additional programming pulses are applied immediately after an output voltage indicates conduction in the programmed bit.

One output must be programmed at a time since the internal decoding circuit is capable of sinking only one unit of programming current at a time

VERIFICATION

After the device has been programmed, the correct program pattern can be verified when all chip enables are taken enable. To guarantee full supply voltage and full temperature range operation, a programmed device should source 2.4mA at $V_{OH} = 2.4V$ and $V_{CC} = 7V$ at 25° C ambient temperature

RELIABILITY

Fujitsu utilizes an extensive testing procedure to ensure device performance prior to shipment. However, 100% programmability is not guaranteed, and it is imperative that this specification be rigorously adhered to in order to achieve a satisfactory programming yield. Fujitsu will not accept responsibility for any device found defective if it was not programmed according to this specification. Devices returned to Fujitsu as defective must be accompanied by a complete truth table with clearly indicated locations of supposedly defective memory cells.

DC SPECIFICATIONS (TA = 25°C)

Parameter	Symbol	Symbol		Тур	Max	Unit
Input Low Voltage	VIL	VIL		_	0.8	V
Input High Voltage	V _{IH}	V _{IH}		_	5.25	٧
Power Supply Voltage	B) (ρ:	6.7	7.0	7.3	,,
	PVcc	R:	4.75	5.0	5.25	\ \
Programming Pulse Current	I _{PRG}		120	_	130	mA
PV _{CE} Pulse Voltage	PV _{CE}		20	20	22	V
Programming Pulse Clamp Voltage	V _{PRG}		20	20	22	V
PV _{CE} Pulse Clamp Current	PICE	PICE		_	260	mA
Reference Voltage for a Prog. "1"	V _{REF}		1.0	1.5	2.4	V


AC SPECIFICATIONS ($T_A = 25^{\circ}C$)


Parameter	Symbol	Min	Тур	Max	Unit
Programming Pulse Cycle Time	tcyc	40	50	60	μs
Programming Pulse Width	t _{PW} (1)	10	11	12	μs
Programming Pulse Rise Time	t _r (2)	_	_	2	μs
PV _{CE} Pulse Rise Time	t _r (2)	_	-	2	μs
PV _{CC} Pulse Rise Time	t _r (3)	_	-	2	μs
Programming Pulse Fall Time	t _f (4)	_	_	2	μs
PV _{CE} Pulse Fall Time	t _f (4)	_	_	2	μs
PV _{CC} Pulse Fall Time	t _f (5)	-	_	2	μs
Address Input Set-up Time	t _{SA}	2	_	_	μs
Chip Enable Input Set-up Time	tsc	2	_	_	μs
PV _{CE} Set-up Time	t _{SP} (6)	4	_	_	μs
Address Input Hold Time	t _{HA}	2	_	-	μs
Chip Enable Input Hold Time	tнс	2	_	_	μs
PV _{CE} Hold Time	t _{HP} (7)	2	_	-	μs
PV _{CE} Pulse Trailing Edge to Read Strobe Time	t _{PR} (8)	10	_		μs
Programming Pulse Number	n	_	_	100	Times
Programming Time/Bit	_	120	150	6120	μs/bit
Additional Programming Pulse Number	_	2	2	2	Times

Notes: (1) Stipulated 200 Ω load and 15V.

- (2) From 1V to 19V (200 Ω load).
- (3) From 5.2V to 6.8V (30 Ω load).
- (4) From 19V to 1V (200 Ω load).
- (5) From 6.8V to 5.2V (30 Ω load).
- (6) From PV_{CE} pulse 19V to programming pulse 1V.
- (7) From programming pulse 1V to PV_{CE} pulse 19V.
- (8) From PV_{CE} pulse 1V to read strobe.









PROGRAMMING PROCEDURE

- 1. Apply power; $V_{CC} = PV_{CC}$, GND= 0V.
- 2. Select the desired bit.
- 3. Read the output to confirm the voltage $V_O = low$. (In the case of Vo = high, select the next desired
- 4. Apply a 20V pulse voltage to the PV_{CE} input.
- 5. Apply a programming pulse with amplitude of 125 mA and duration of t_{PW} (11 μ s) after a delay of t_{SP} $(4\mu s)$.
- 6. Read the output Vo after a delay of t_{PR} (10 μ s).
 - a) In the case of $V_O = low$, repeat steps "4", "5" and "6" with cycle time of t_{CYC} (50 μ s).
 - b) In the case of Vo = high, apply 2 additional programming pulses to provide a highly reliable memory cell.
- 7. Select the next desired bit after a delay of t_{HA} (2 μ s).
- Note 1) Programming must be done bit by bit.
 - 2) Ambient temperature during programming must be room temperature. (25°C±2°C)






PACKAGE DIMENSIONS



PACKAGE DIMENSIONS





PROGRAMMABLE SCHOTTKY 16384-BIT **READ ONLY MEMORY**

MB71A38-25 MB71A38-35

August 1988 Edition 2.0

SCHOTTKY 16384-BIT DEAP PROM (2048 WORDS X 8 BITS)

The Fujitsu MB71A38 is high speed schottky TTL electrically field programmable read only memory organized as 2048 words by 8 bits. With threestate outputs, memory expansion is simple.

The memory is fabricated with all logic "zeros" (positive logic). Logic level "ones" can be programmed by the highly reliable DEAP(Diffused Eutectic Aluminum Process) according to simple programming procedures.

The sophisticated passive isolation termed U-FOX (U-groove isolation with thick Field OXide process) with thin epitaxial layer and schottky TTL process permits minimal chip size and fast access time.

The extra test cells and unique testing methods provide enhanced correlation between programmed and unprogrammed circuits in order to perform AC, DC and programming test prior to shipment. This results in extremely high programmability.

- Single +5V supply voltage.
- 2048 words x 8 bits organization , fully decoded.
- Proven high programmability and reliability.
- Programming by DEAP (Diffused Eutectic Aluminum Process).
- Simplified and lower power programming
- Low current PNP inputs.
- AC characteristics guaranteed over full operating voltage and

ABSOLUTE MAXIMUM RATINGS (see NOTE)

temperature range via unique

- Fast access time
- TTL compatible inputs and
- · Three chip enable pins for
- 24-pin Ceramic (Cerdip) DIP(300
- 24-pin Plastic DIP (300 & 600mil)

testina techniques.

- 18ns typ, 25/35 ns max
- outputs.
- · 3 State outputs.
- simplified memory expansion.
- &600 mil)

Rating Symbol Value Unit Power Supply Voltage V_{cc} 0.5 to + 7.0v Power Supply Voltage V_{CCP} -0.5 to +7.5 v (during programming) Input Voltage VIN -1.5 to 5.5 ν 22.5 ٧ Input Voltage(during programming) V_{IPRG} Output Voltage(during programming) Vopra -0.5 to +22.5 ν Input Current IN -20 mA Input Current (during programming) +270 mΔ I IPRG **Output Current** I OUT +100 mΑ Output Current (during programming) I OPRG +75 mΑ -65 to +150 CERAMIC °c $\mathsf{T}_{\mathsf{stg}}$ Storage Temperature PLASTIC -40 to +125 Output Voltage V_{OUT} ν -0.5 to 5.5

Permanent device damage may occur if the above Absolute Maximum Ratings are exceeded. Functional operation should be NOTE: restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

CERAMIC PACKAGE DIP-24C-C01



CERAMIC PACKAGE DIP-24C-C04(-SK)




PLASTIC PACKAGE DIP-24P-M02



PLASTIC PACKAGE DIP-24P-M03(-SK)

PIN ASSIGNMENT

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.



CAPACITANCE (f = 1MHz, V_{CC} = +5V, V_{IN} = +2V, T_A = 25 °C)

Parameter	Symbol	Min	Тур	Max	Unit
Input Capacitance	C ₁			10	pF
Output Capacitance	Co			15	pF

GUARANTEED OPERATING CONDITIONS

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	v _{cc}	4.75	5.0	5.25	>
Input Low Voltage	V _{1L}	0	-	0.8	٧
Input High Voltage	V _{IH}	2.0	-	5.5	٧
Ambient Temperature	TA	0	-	75	°C

DC CHARACTERISTICS


(Full guaranteed operating conditions unless otherwise noted)

Parameter		Symbol	Min	Тур	Мах	Unit
input Leakage Current ((V _{IH} = 5.5V)	I _R			40	μА
Input Load Current (V _{IL}	= 0.45V)	1 _F			-250	μА
	I _{OL} = 10mA	V		0.45	٧	
Output Low Voltage	I _{OL} = 16mA	V _{OL}			0.50	٧
Output Leakage Current (V _O = 2.4V, chip disabled)		I _{OIH}			40	μΑ
Output Leakage Current	(V _O = 0.45V, chip disabled)	I _{OIL}			-40	μА
Input Clamp Voltage (I	_N = -18mA)	V _{IC}			-1.2	٧
Power Supply Current (\	/ _{IN} = OPEN or GND)	I cc		80**	120	mA
Output High Voltage (l	_O = -2.4mA)	V ₀ н*	2.4			٧
Output Short Circuit Cu	rrent (V _O = GND)	l _{os} *	-15		-60	mA

Note: * Denotes guaranteed characteristics of the output high-level (ON) state when the chip is enabled (VCE = 0.4V) and the programmed bit is addressed. These characteristics cannot be tested prior to

programming, but are guaranteed by factor testing.


** This value denote conditions at $T_A\!=\!25^{\circ}\text{C}$ and $V_{\text{CC}}=+5.0V$



AC CHARACTERISTICS

(Full guaranteed operating conditions unless otherwise noted)

Parameter	Symbol	MB71	A38-25	MB71	A38-35	Unit
		Тур	Max	Тур	Мах	
Address Time (via address input)	t	18	25	18	35	ns
Output Disable Time	t _{DIS}	10	20	10	25	ns
Output Enable Time	t _{EN}	12	20	12	25	ns



Note: Output disable time is the time taken for the output to reach a high resistance when some of chip enables is taken disable. Output enable time is the time taken for the output to become active when all of chip enables

are taken enable. The high resistance state is defined as a point on the output waveform equal to a ΔV of 0.5V from the active output level.

INPUT/OUTPUT CIRCUIT INFORMATION

INPUT


in the input circuit, schottky TTL circuit technology is used to achieve high-speed operation. A PNP transistor in the first stage of input circuit remarkably improves input high/low current characteristics. Also, the input circuit includes a protection diode for reliable operation.


THREE-STATE OUTPUT

A "three-state" output is a logic element which has three distinct output states of ZERO, ONE and OFF (wherein OFF represents a high impedance condition which can neither sink nor source current at a definable logic level). Effectively, then, the device has all the desirable features of a totem-pole TTL output (e.g., greater noise immunity, good rise time, line driving capacity), plus the ability to connect to bus-organized systems.


In the case where two devices are on at the same time, the possibility exists that they may be in opposite low impedance states simultaneously; thus, the short circuit current from one enabled device may flow through the other enabled device. While physical damage under these conditions is unlikely, system noise problems could result. Therefore, the system designer should consider these factors to ensure that this condition does not exist.


Also in the output circuit, Schottky TTL circuit technology is used to achieve high-speed operation. Also, a PNP transistor provided in the output circuit is effective to decrease a load for the Chip Enable circuit.







TYPICAL CHARACTERISTICS CURVES












TYPICAL CHARACTERISTICS CURVES







PROGRAMMING INFORMATION

FUJITSU PROM TECHNOLOGY


The Fujitsu MB71A00 series is the junction-shorting schottky PROM. A memory cell consists of a programmable element of a PN diode and a vertically connected PNP transistor. The current blocking state of the reverse diode is changed to the current conducting state of the shorted-junction diode by programming. The programming element of the PN diode uses the N+ and P+ diffusion layer, the PNP transistor uses a P+ diffusion layer, an N+ epitaxial layer, and a P- substrate(Fig. 12).


Each memory cell is divided by passive isolations named U-FOX (U-groove isolation with thick Field OXide process).

The vertical structure of the junctionshorting memory cell makes a high packing density possible.

In programming, reverse current pulses are applied to the cathode of the PN dlode. This increases the temperature at the junction. When the temperature reaches the point where the silicon and aluminum form a eutectic diffuses from the surface of the metal-silicon contact region to the anode of the PN dlode, and results in junction shorting. This program technique was therefore named "Diffused Eutectic Aluminum Process" (DEAP).

Once the junction is shorted, the power dissipation at the junction decreases to less than one fifth, and the temperature decreases. This drop in temperature stops further diffusion of the eutectic, and protects the PNP transistor from destruction.





4

PROGRAMMING INFORMATION (continued)

SPECIAL FACTORY TESTING

Extra rows and extra columns of test cells, plus additional circuitry built into the PROM chip, allow improved factory testing of DC, AC and programming characteristics. These test cells and test circuitry provide enhanced correlation between programmed and unprogrammed circuits in order to guaratee high programmability and reliability.

PROGRAMMING (in electrical view)

The device is manufactured with outputs low (positive logic "zero") in all storage cells. An output at the selected cell is changed to high (logic "one") by programming.

As shown in Fig. 13, transistors, Q1 and Q2, are turned on to select the desired bit for programming by using eleven address inputs. By applying the PV $_{\rm CE}$ pulse voltage, the chip is disabled and

transistor Q3 is held off. Then, a train of programming pulses applied to the desired output flows through transistor Q2 and memory cell into transistor Q1. This programming current changes the programmable element to the conducting state.

The pulse train is stopped and two additional programming pulses are then applied to assure that the element is programmed properly, as soon as the output voltage indicates that the selected cell is in the logic "one" state. One output must be programmed at a time since the internal decoding circuit is capable of sinking only one unit of programming current at a time.

VERIFICATION

After the device has been programmed, the correct program pattern can be verified by taking chip enable input low. To guarantee full supply voltage and full temperature range operation, a programmed device should source 2.4mA at V_{OH} = 2.4V and V_{CC} = 7.0V at 25°C ambient temperature.

LIABILITY

Fujitsu utilizes an extensive testing procedure to ensure device performance prior to shipment. However, 100% programmability is not guaranteed, and it is imperative that this specification be rigorously adhered to in order to achieve a satisfactory programming yield. Fujitsu will not accept responsibility for any device found defective if it was not programmed according to this specification. Devices returned to Fulitsu as defective must be accompanied by a complete truth table with clearly indicated locations of supposedly defective memory cells.

DC SPECIFICATIONS (TA = 25°C)

Parameter	Symbo	ı	Min	Тур	Max	Unit
Input Low Voltage	V _{IL}		0		0.8	٧
Input High Voltage	V _{IH}		2.0		5.25	٧
Power Supply Voltage	BV	P:	6.7	7.0	7.3	٧
	PV _{CC}	R:	4.75	5.0	5.25	٧
Programming Pulse Current	IPRG		70		75	mA
PV _{CE} Pulse Voltage	PV _{CE}		20	20	22	٧
Programming Pulse Clamp Voltage	V _{PRG}		20	20	22	٧
PV _{CE} Pulse Clamp Current	PI _{CE}		230		260	mA
Reference Voltage for a Prog. "1"	V _{REF}		1.0	1.5	2.4	٧



AC SPECIFICATIONS (TA = 25°C)


Parameter	Symbol	Min	Тур	Мах	Unit
Programming Pulse Cycle Time	toyo	40	50	60	μs
Programming Pulse Width	t _{PW} (1)	10	. 11	12	μs
Programming Pulse Rise Time	t _r (2)	-	-	2	μs
PV _{CE} Pulse Rise Time	t _r (2)	-	-	2	μs
PV _{CC} Pulse Rise Time	t _r ⁽³⁾	-	-	2	μs
Programming Pulse Fall Time	t _f (4)	-	-	2	μs
PV _{CE} Pulse Fall Time	t _f (4)	-	-	2	μs
PV _{CC} Pulse Fall Time	t _f ⁽⁵⁾	-	_	2	μs
Address Input Set-up Time	t _{SA}	2	-	-	μο
Chip Enable Input Set-up Time	t _{sc}	2	-	-	μs
PV _{CE} Set-up Time	t _{SP} ⁽⁶⁾	4	-	-	μο
Address Input Hold Time	t _{HA}	2	_	-	μs
Chip Enable Input Hold Time	t _{HC}	2	-	_	μs
PV _{CE} Hold Time	t _{HP} (7)	2	-	-	μ\$
PV _{CE} Pulse Trailing Edge to Read Strobe Time	t _{PR} ⁽⁸⁾	10		-	μ\$
Programming Pulse Number	-	_	-	100	Times
Programming Time/Bit	_	120	150	6120	μs/bit
Additional Programming Pulse Number	-	2	2	2	Times


Note: (1) Stipulated 400 Ω load and 15V.

(2) From 1V to 19V (400 Ω load).

(3) From 5.2V to 6.8V (30 Ω load). (4) From 19V to 1V (400 Ω load).

(5) From 6.8V to 5.2V (30 Ω load). (6) From PV_{CE} pulse 19V to programming pulse 1V. (7) From programming pulse 1V to PV_{CE} pulse 19V. (8) From PV_{CE} pulse 1V to read strobe.






PROGRAMMING PROCEDURE

- 1. Apply power; V_{CC} = PV_{CC},GND =
- 2. Select the desired bit.
- 3. Read the output to confirm the voltage V_O = low. (In the case of V_O = high, select the next desired bit.)
- 4. Apply a 20V pulse voltage to the $\mathsf{PV}_\mathsf{CE} \, \mathsf{input} \, .$
- Apply a programming pulse with amplitude of 62.5mA and duration of t_{PW}(11µS) after a delay of t_{SP}(4µS).

 6. Read the output V_O after a delay
- - of t_{PR}(10µS).


 a) in the case of V_O = low, repeat steps "4", "5" and "6" with cycle time of t_{CYC} (50µS)
 - b) in the case of V_o = high, apply 2 additional programming pulses to provide a highly reliable memory cell.
- 7. Select the next desired bit after a delay of $t_{HA}(2\mu S)$.

- 1) Programming must be done bit by bit.
- 2) Ambient temperature during programming must be room temperature. (25°C ± 2°C)




PACKAGE DIMENSIONS

Standard 24-pin Ceramic DIP (Suffix: -Z)




Standard 24-pin Ceramic DIP (Suffix: -Z)




PACKAGE DIMENSIONS

Standard 24-pin Plastic DIP (Suffix: -M)



Standard 24-pin Plastic DIP (Suffix: -M)





PROGRAMMABLE BICMOS 65536-BIT READ ONLY MEMORY

MB71C44-35 MB71C44-45

Bi-CMOS 65536-BIT DEAP PROM (8192 WORDS X 8 BITS)

The Fujitsu MB71C44 is high speed Bi-CMOS TTL electrically field programmable read only memory organized as 16384 words by 8 bits. With threestate outputs, memory expansion is simple.

The memory is fabricated with all logic "zeros" (positive logic). Logic level "ones" can be programmed by the highly reliable DEAP(Diffused Eutectic Aluminum Process) according to simple programming procedures.

The sophisticated passive isolation termed U-FOX (U-groove isolation with thick Field OXide process) with thin eptaxial layer and Bi-CMOS TTL process permits minimal chip size and fast access time.

The extra test cells and unique testing methods provide enhanced correlation between programmed and unprogrammed circuits in order to perform AC, DC and programming test prior to shipment. This results in extremely high programmability.

- Single +5V supply voltage.
- 8192 words x 8 bits organization , fully decoded.
- Proven high programmability and reliability.
- Programming by DEAP (Diffused Eutectic Aluminum Process).
- Simplified and lower power
- programmingLow current PNP inputs.
- AC characteristics guaranteed over full operating voltage and temperature range via unique testing techniques.

- Fast access time 25 ns typ, 35/45 ns max
- TTL compatible inputs and outputs.
- 3-State outputs.
- One chip enable pin for simplified memory expansion.
- 24-pin Ceramic (Cerdip) DIP(300 & 600 mil)
- 24-pin Plastic DIP (300 & 600mil)
- 24-pin Ceramic (Metal Seal) FPT
- 28-pad Ceramic (Metal Seal) LCC

ABSOLUTE MAXIMUM RATINGS (see NOTE)

Rating		Symbol	Value	Unit	
Power Supply Voltage		V _{cc}	-0.5 to +7.0	V	
Power Supply Voltage (during programming)		V _{CCP}	-0.5 to +7.5	v	
Input Voltage		V _{IN}	-1.5 to 5.5	V	
Input Voltage(during programming)		V _{IPRG}	22.5	V	
Output Voltage(during programming)		V _{OPRG}	-0.5 to +22.5	V	
Input Current		1 IN	-20	mA	
Input Current (during programming)		I _{IPRG}	+270	mA	
Output Current		I _{OUT}	+100	mA	
Output Current (during programming)		I OPRG	+75	mA	
Storage Temperature	CERAMIC	J	-65 to +150	°c	
	PLASTIC	T _{stg}	-40 to +125]	
Output Voltage		V _{OUT}	-0.5 to 5.5	V	

NOTE: Permanent device damage may occur if the above Absolute Maximum Ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

November 1988 Edition 1.0



PRELIMINARY

ERAMIC PACKAGE



DERAMIC PACKAGE DIP-24C-C04(-SK)



PLASTIC PACKAGE



LASTIC PACKAGE DIP-24P-M03(-SK)




CERAMIC PACKAGE FPT-24C-A01



CERAMIC PACKAG LCC-28C-A01

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.




MB71C44 MODE SELECTION

MODE	CE1	Output O 1 ~ O 8
READ	VıL	D _{оит}
CHIP-DISABLE	V _{IH}	HZ
WRITE	PVce	HZ

HZ: high-impedance D_{OUT}: memory answer

PV_{CE} : 20V (see programming information)

PIN CONFIGURATIONS



CAPACITANCE (f = 1MHz, V_{CC} = +5V, V_{JN} = +2V, T_A = 25 °C)

			Values		
Parameter	Symbol Min		Тур	Max	Unit
Input Capacitance	Cı			10	pF
Output Capacitance	Со			15	pF

┏.	
-	
-	
_	-

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	v _{cc}	4.75	5.0	5.25	٧
Input Low Voltage	V _{IL}	0	-	0.8	\ \ \
Input High Voltage	V _{IH}	2.0	-	5.5	V
Ambient Temperature	TA	0	-	75	°c

DC CHARACTERISTICS


(Full guaranteed operating conditions unless otherwise noted)

Parameter		Symbol	Min	Тур	Max	Unit
Input Leakage Current (V _{IH} = 5.5V)	. I _R			40	μΑ
Input Load Current (V _{IL}	= 0.45V)	l _F			-250	μΑ
Outrot I am Valtage	I _{OL} = 10mA	V _{OL}			0.45	>
Output Low Voltage	I _{OL} = 16mA	▼ OL			0.50	v
Output Leakage Current	(V _O = 2.4V, chip disabled)	I _{OIH}			40	μΑ
Output Leakage Current	(V _O = 0.45V, chip disabled)	l OIL			-40	μА
input Clamp Voltage (I	_N = -18mA)	V _{IC}			-1.2	>
Power Supply Current (V	' _{IN} = OPEN or GND)	I cc		40**	60	mA
Output High Voltage (I	= -2.4mA)	У он *	2.4			٧
Output Short Circuit Cur	rrent (V _O = GND)	los*	-15		-60	mA

Note: * Denotes guaranteed characteristics of the output high-level (ON) state when the chip is enabled (VCE = 0.4V) and the programmed bit is addressed. These characteristics cannot be tested prior to

programming, but are guaranteed by factor testing.


** This value denote conditions at $T_A\!=\!25^{\circ}\text{C}$ and V_{CC} = +5.0V



AC CHARACTERISTICS

(Full guaranteed operating conditions unless otherwise noted)

Parameter	Symbol	MB71C44-35		MB71 C44-45		Unit
		Тур	Max	Тур	р Мах	1
Access Time (via address input)	t _{AA}	25	35	25	45	ns
Output Disable Time	t _{DIS}	15	25	15	30	ns
Output Enable Time	t _{EN}	15	25	15	30	ns



Note: Output disable time is the time taken for the output to reach a high resistance when some of chip enables is taken disable. Output enable time is the time taken for the output to become active when all of chip enables

are taken enable. The high resistance state is defined as a point on the output waveform equal to a ΔV of 0.5V from the active output level.

INPUT/OUTPUT CIRCUIT INFORMATION

INPUT


in the input circuit, BI-CMOS TTL circuit technology is used to achieve high-speed operation. A PNP transistor in the first stage of input circuit remarkably improves input high/low current characteristics. Also, the input circuit includes a protection diode for reliable operation.


THREE-STATE OUTPUT

A "three-state" output is a logic element which has three distinct output states of ZERO, ONE and OFF (wherein OFF represents a high impedance condition which can neither sink nor source current at a definable logic level). Effectively, then, the device has all the desirable features of a totern-pole TTL output (e.g., greater noise immunity, good rise time, line driving capacity), plus the ability to connect to bus-organized systems.

in the case where two devices are on at the same time, the possibility exists that they may be in opposite low impedance states simultaneously; thus, the short circuit current from one enabled device may flow through the other enabled device. While physical damage under these conditions is unlikely, system noise problems could result. Therefore, the system designer should consider these factors to ensure that this condition does not exist.


Also in the output circuit, Bi-CMOS TTL circuit technology is used to achieve high-speed operation.











TYPICAL CHARACTERISTICS CURVES

















4

PROGRAMMING INFORMATION

FUJITSU PROM TECHNOLOGY

The Fujitsu MB71C00 series is the junction-shorting BI-CMOS PROM. A memory cell consists of a programmable element of a PN diode and a vertically connected PNP transistor.


The current blocking state of the reverse diode is changed to the current conducting state of the shorted-junction diode by programming. The programming element of the PN diode uses the N $^{+}$ and P $^{+}$ diffusion layer, the PNP transistor uses a P $^{+}$ diffusion layer, an N $^{+}$ epitaxial layer, and a P $^{-}$ substrate(Fig. 5).


Each memory cell is divided by passive isolations named U-FOX (U-groove isolation with thick Field OXide process).

The vertical structure of the junctionshorting memory cell makes a high packing density possible.

In programming, reverse current pulses are applied to the cathode of the PN diode. This Increases the temperature at the junction. When the temperature reaches the point where the silicon and aluminum form a eutectic diffuses from the surface of the metal-silicon contact region to the anode of the PN diode, and results in junction shorting. This program technique was therefore named "Diffused Eutectic Aluminum Process" (DEAP).

Once the junction is shorted, the power dissipation at the junction decreases to less than one fifth, and the temperature decreases. This drop in temperature stops further diffusion of the eutectic, and protects the PNP transistor from destruction.





SPECIAL FACTORY TESTING

Extra rows and extra columns of test cells, plus additional circuitry built into the PROM chip, allow improved factory testing of DC, AC and programming characteristics. These test cells and test circuitry provide enhanced correlation programmed and unbetween programmed circuits in order to guarantee high programmability and reliability.

PROGRAMMING (in electrical view)

The device is manufactured with outputs low (positive logic "zero") in all storage cells. An output at the selected cell is changed to high (logic "one") by programming.

As shown in Fig. 6, transistors, Q1 and Q2, are turned on to select the desired bit for programming by using thirteen address inputs. By applying the PV CF pulse voltage, the chip is disabled and

transistor Q3 is held off. Then, a train of programming pulses applied to the desired output flows through transistor Q2 and memory cell into transistor Q1. This programming current changes the programmable element to the conducting state.

The pulse train is stopped and two additional programming pulses are then applied to assure that the element is programmed properly, as soon as the output voltage indicates that the selected cell is in the logic "one" state. One output must be programmed at a time since the internal decoding circuit is capable of sinking only one unit of programming current at a time.

VERIFICATION

After the device has been programmed, the correct program pattern can be verified when all of chip

enables are taken enable. To guarantee full supply voltage and full temperature range operation, a programmed device should source 2.4mA at V_{CC} = 2.4V and V = 7.0V at 25°C ambient temperature.

LIABILITY

Fujitsu utilizes an extensive testing procedure to ensure device performance prior to shipment. However, 100% programmability is not guaranteed, and it is imperative that this specification be rigorously adhered to in order to achieve a satisfactory programming yield. Fujitsu will not accept responsibility for any device found defective if it was not programmed according to this specification. Devices returned to Fujitsu as defective must be accompanied by a complete truth table with clearly indicated locations of supposedly defective memory cells.

DC SPECIFICATIONS (TA = 25°C)

Parameter	Symbo	Symbol		Тур	Max	Unit
Input Low Voltage	V _{IL}	V _{IL}			0.8	٧
Input High Voltage	V _{IH}		2.0		5.25	٧
Power Supply Voltage	P\/	P:	6.7	7.0	7.3	٧
	PV _{cc}	R:	4.75	5.0	5.25	٧
Programming Pulse Current	I PRG		70		75	mA
PV _{CE} Pulse Voltage	PV _{CE}		20	20	22	٧
Programming Pulse Clamp Voltage	V _{PRG}		20	20	22	٧
PV _{CE} Pulse Clamp Current	PI _{CE}		230		260	mA
Reference Voltage for a Prog. "1"	V _{REF}		1.0	1.5	2.4	٧



AC SPECIFICATIONS (TA = 25°C)


Parameter	Symbol	Min	Тур	Max	Unit
Programming Pulse Cycle Time	t _{cyc}	40	50	60	μs
Programming Pulse Width	t _{PW} (1)	10	11	12	μs
Programming Pulse Rise Time	t _r (2)	-	-	2	μs
PV _{CE} Pulse Rise Time	t _r (3)	-	-	2	μs
PV _{CC} Pulse Rise Time	t _r (4)	_	-	2	μs
Programming Pulse Fall Time	t _f (5)	-	-	2	μs
PV _{CE} Pulse Fall Time	t _f (6)	-	-	2	μs
PV _{CC} Pulse Fall Time	t _f (7)	-	-	2	μs
Address Input Set-up Time	t _{SA}	2	-	-	μs
Chip Enable Input Set-up Time	t _{sc}	2	-	-	μs
PV _{CE} Set-up Time	t _{SP} ⁽⁸⁾	4	-	-	μs
Address Input Hold Time	t _{HA}	2	-	_	μs
Chip Enable Input Hold Time	t _{HC}	2	1	_	μs
PV _{CE} Hold Time	t _{HP} ⁽⁹⁾	2	-	-	μs
PV _{CE} Pulse Trailing Edge to Read Strobe Time	t _{PR} ⁽¹⁰⁾	10	-	-	μs
Programming Pulse Number	-	-	-	100	Times
Programming Time/Bit	-	120	150	6120	μs/bit
Additional Programming Pulse Number	-	2	2	2	Times


Note: (1) Stipulated 400Ω load and 15V.

- (1) Supulated 4002 load and 13V. (2) From 1V to 19V (400 Ω load). (3) From 1V to 19V. (4) From 5.2V to 6.8V. (5) From 19V to 1V (400 Ω load).

- (6) From 19V to 1V.
 (7) From 6.8V to 5.2V.
 (8) From PV_{CE} pulse 19V to programming pulse 1V.
 (9) From programming pulse 1V to PV pulse 19V
 (10) From PV_{CE} pulse 1V to read strob€.







PROGRAMMING PROCEDURE


- 1. Apply power; V_{CC} = PV_{CC},GND =
- 2. Select the desired bit.
- 3. Read the output to confirm the voltage $V_0 = low$. (In the case of Vo = high, select the next desired bit.)
- 4. Apply a 20V pulse voltage to the PV_{CF} input.
- 5. Apply a programming pulse with amplitude of 62.5mA and duration of t_{PW}(11µS) after a delay of t_{SP}(4µS).

 6. Read the output V_O after a delay
- - of t_{PR}(10µS).


 a) In the case of V_O = low, repeat steps "4", "5" and "6" with cycle time of t_{CYC} (50µS)
 - b) In the case of V_O = high, ap-ply 2 additional programming pulses to provide a highly reliable memory cell.
- 7. Select the next desired bit after a delay of $t_{HA}(2\mu S)$.

Note


- 1) Programming must be done bit by bit.
- 2) Ambient temperature during programming must be room temperature. (25°C ± 2°C)



Standard 24-pin Ceramic (Cerdip) DIP (Suffix: -Z)




Standard 24-pin Ceramic (Cerdip) DIP (Suffix: -Z)







Standard 24-pin Plastic DIP (Suffix: -P)




Standard 24-pin Plastic DIP (Suffix: -P)



Standard 24-pin Ceramic (Metal Seal) FPT (Suffix: -CF)



Standard 28-pad Ceramic (Metal Seal) LCC (Suffix: -CV)





PROGRAMMABLE BICMOS 131072-BIT READ ONLY MEMORY

MB71C46-35 MB71C46-45

August 1988 Edition 2.0

Bi-CMOS 131072-BIT DEAP PROM (16384 WORDS x 8 BITS)

The Fujitsu MB71C46 is high speed BICMOS TTL electrically field programmable read only memory organized as 16384 words by 8 bits. With threestate outputs, memory expansion is simple.

The memory is fabricated with all logic "zeros" (positive logic). Logic level "ones" can be programmed by the highly reliable DEAP(Diffused Eutectic Aluminum Process) according to simple programming procedures.

The sophisticated passive isolation termed U-FOX (U-groove isolation with thick Field OXide process) with thin eptaxial layer and BICMOS TTL process permits minimal chip size and fast access time.

The extra test cells and unique testing methods provide enhanced correlation between programmed and unprogrammed circuits in order to perform AC, DC and programming test prior to shipment. This results in extremely high programmability.

- Single +5V supply voltage.
- 16384 words x 8 bits organization , fully decoded.
- Proven high programmability and reliability.
- Programming by DEAP (Diffused Eutectic Aluminum Process).
- Simplified and lower power programming
- · Low current PNP inputs.
- AC characteristics guaranteed over full operating voltage and

temperature range via unique testing techniques.

- Fast access time 30ns typ, 35* /45 ns max
- TTL compatible inputs and outputs.
- 3 State outputs.
- Four chip enable pins for simplified memory expansion.
- 28-pin Ceramic (Cerdip) DIP
- 28-pin Plastic DIP (400 & 600mil)

ABSOLUTE MAXIMUM RATINGS (see NOTE)

Rating		Symbol	Value	Unit
Power Supply Voltage		V _{cc}	0.5 to + 7.0	V
Power Supply Voltage (during programming)		V _{CCP}	-0.5 to +7.5	V
Input Voltage		V _{IN}	-1.5 to 5.5	V
Input Voltage(during pr	ogramming)	V _{IPRG}	22.5	٧
Output Voltage(during	programming)	V _{OPRG}	-0.5 to +22.5	V
Input Current		I _{IN}	-20	mA
Input Current (during p	rogramming)	I _{IPRG}	+270	mA
Output Current		I _{OUT}	+100	mA
Output Current (during	programming)	I _{OPRG}	+75	mA
Storage Temperature	CERAMIC		−65 to +150	·c
Storage Temperature	PLASTIC	- T _{stg}	-40 to +125	
Output Voltage		V _{OUT}	-0.5 to 5.5	V

NOTE: Permanent device damage may occur if the above Absolute Maximum Ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



PIN A	SSIGN	IMENT
A9	TOP	28 VCC (PVCC) 27 A10 26 A11 25 A12 24 A13 23 CE1 (PVCE) 22 CE2 21 CE3 20 CE4 18 O7 17 O6 16 O5 15 O4


DIP-28P-M03

This device contains circultry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

Copyright @ 1988 by FUJITSU LIMITED

^{*} Under development





CAPACITANCE (f = 1MHz, $V_{CC} = +5V$, $V_{IN} = +2V$, $T_A = 25$ °C)

		Values			
Parameter	Symbol	Min	Тур	Max	Unit
Input Capacitance	C ₁			10	pF
Output Capacitance	Co			15	pF

GUARANTEED OPERATING CONDITIONS

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	V _{cc}	4.75	5.0	5.25	V
Input Low Voltage	V _{1L}	.0	-	0.8	٧
Input High Voltage	V _{IH}	2.0	-	5.5	V
Ambient Temperature	TA	0	-	75	°C

DC CHARACTERISTICS


(Full guaranteed operating conditions unless otherwise noted)

Parameter	Symbol	Min	Тур	Max	Unit	
Input Leakage Current	(V _{iH} = 5.5V)	I _R			40	μА
Input Load Current (V _{IL}	I _F			-250	μΑ	
	I _{OL} = 10mA	V			0.45	v
Output Low Voltage	I _{OL} = 16mA	V _{OL}			0.50	٧
Output Leakage Current (V _O = 2.4V, chip disabled)		I _{OIH}			40	μΑ
Output Leakage Current	(V _O = 0.45V, chip disabled)	I OIL			-40	μА
Input Clamp Voltage (I	_N = -18mA)	V _{IC}			-1.2	٧
Power Supply Current (V _{IN} = OPEN or GND)		I cc		40**	60	mA
Output High Voltage (I _O = -2.4mA)		У _{он} *	2.4			٧
Output Short Circuit Cu	rrent (V _O = GND)	· los*	-15		-60	mA

Note: * Denotes guaranteed characteristics of the output high-level (ON) state when the chip is enabled (V $\overline{\text{CE}} = 0.4\text{V}$) and the programmed bit is addressed. These characteristics cannot be tested prior to

programming, but are guaranteed by factor testing.

** This value denote conditions at $T_A\!=\!25^{\circ}\text{C}$ and $V_{\text{CC}}=+5.0\text{V}$






AC CHARACTERISTICS

(Full guaranteed operating conditions unless otherwise noted)

Parameter	Symbol	MB71	C46-35 *	MB71	Unit	
			Max	Тур	Мах	
Address Time (via address input)	t AA	(25)	(35)	30	45	ns
Output Disable Time	t _{DIS}	(15)	(25)	15	30	ns
Output Enable Time	t _{EN}	(15)	(25)	15	30	ns



Note: Output disable time is the time taken for the output to reach a high resistance when some of chip enables is taken disable. Output enable time is the time taken for the output to become active when all of chip enables

are taken enable. The high resistance state is defined as a point on the output waveform equal to a ΔV of 0.5V from the active output level.

* Under Development

INPUT/OUTPUT CIRCUIT INFORMATION

INPUT


In the input circuit, BICMOS TTL circuit technology is used to achieve high-speed operation. A PNP transistor in the first stage of input circuit remarkably improves input high/low current characteristics. Also, the input circuit includes a protection diode for reliable operation.


THREE-STATE OUTPUT

A "three-state" output is a logic element which has three distinct output states of ZERO, ONE and OFF (wherein OFF represents a high impedance condition which can neither sink nor source current at a definable logic level). Effectively, then, the device has all the desirable features of a totern-pole TTL output (e.g., greater noise immunity, good rise time, line driving capacity), plus the ability to connect to bus-organized systems.

In the case where two devices are on at the same time, the possibility exists that they may be in opposite low impedance states simultaneously; thus, the short circuit current from one enabled device may flow through the other enabled device. While physical damage under these conditions is unlikely, system noise problems could result. Therefore, the system designer should consider these factors to ensure that this condition does not exist.

Also in the output circuit, BICMOS TTL circuit technology is used to achieve high-speed operation. Also, a PNP transistor provided in the output circuit is effective to decrease a load for the Chip Enable circuit.





TYPICAL CHARACTERISTICS CURVES








Fig.6-I OLOUTPUT LOW CURRENT VS. VOLOUTPUT LOW VOLTAGE I_{OL} OUTPUT LOW CURRENT (mA) TA= 25 °C V_{CC}= 5.0V 60 50 40 30 20 10 200 400 600 0 VOL, OUTPUT LOW VOLTAGE (mV)






TYPICAL CHARACTERISTICS CURVES







PROGRAMMING INFORMATION

FUJITSU PROM TECHNOLOGY

The Fujitsu MB71C00 series is the junction-shorting BI-CMOS PROM. A memory cell consists of a programmable element of a PN diode and a vertically connected PNP transistor.


The current blocking state of the reverse diode is changed to the current conducting state of the shorted-junction diode by programming. The programming element of the PN diode uses the N $^+$ and P diffusion layer, the PNP transistor uses a P $^+$ diffusion layer, an N $^+$ epitaxial layer, and a P $^-$ substrate(Fig. 12).


Each memory cell is divided by passive isolations named U-FOX (U-groove isolation with thick Field OXIde process).

The vertical structure of the junctionshorting memory cell makes a high packing density possible.

In programming, reverse current pulses are applied to the cathode of the PN diode. This increases the temperature at the junction. When the temperature reaches the point where the silicon and aluminum form a eutectic diffuses from the surface of the metal-silicon contact region to the anode of the PN diode, and results in junction shorting. This program technique was therefore named "Diffused Eutectic Aluminum Process" (DEAP).

Once the junction is shorted, the power dissipation at the junction decreases to less than one fifth, and the temperature decreases. This drop in temperature stops further diffusion of the eutectic, and protects the PNP transistor from destruction.





SPECIAL FACTORY TESTING

Extra rows and extra columns of test cells, plus additional circuitry built into the PROM chip, allow improved factory testing of DC, AC and programming characteristics. These test cells and test circuitry provide enhanced correlation between programmed and unprogrammed circuits in order to guarantee high programmability and reliability.

PROGRAMMING (in electrical view)

The device is manufactured with outputs low (positive logic "zero") in all storage cells. An output at the selected cell is changed to high (logic "one") by programming.

As shown in Fig. 13, transistors, Q1 and Q2, are turned on to select the desired bit for programming by using fourteen address inputs. By applying the PV_{CE} pulse voltage, the chip is disabled and

transistor Q3 is held off. Then, a train of programming pulses applied to the desired output flows through transistor Q2 and memory cell into transistor Q1. This programming current changes the programmable element to the conducting state.

The pulse train is stopped and two additional programming pulses are then applied to assure that the element is programmed properly, as soon as the output voltage indicates that the selected cell is in the logic "one" state. One output must be programmed at a time since the internal decoding circuit is capable of sinking only one unit of programming current at a time.

VERIFICATION

After the device has been programmed, the correct program pattern can be verified by taking chip

enable input low. To guarantee full supply voltage and full temperature range operation, a programmed device should source 2.4mA at VOH= 2.4V and V_{CC}= 7.0V at 25°C ambient temperature.

LIABILITY

Fujitsu utilizes an extensive testing procedure to ensure device performance prior to shipment. However, 100% programmability is not guaranteed, and it is imperative that this specification be rigorously adhered to in order to achieve a satisfactory programming yield. Fujitsu will not accept responsibility for any device found defective if it was not programmed according to this specification. Devices returned to Fujitsu as defective must be accompanied by a complete truth table with clearly indicated locations of supposedly defective memory cells.

DC SPECIFICATIONS (TA = 25°C)

Parameter	Symbol	Min	Тур	Max	Unit
Input Low Voltage	V _{IL}	0		0.8	٧
Input High Voltage	V _{IH}	2.0		5.25	٧
S	P.	6.7	7.0	7.3	٧
Power Supply Voltage	PV _{CC} R	: 4.75	5.0	5.25	٧
Programming Pulse Current	I _{PRG}	70		75	mA
PV _{CE} Pulse Voltage	PV _{CE}	20	20	22	>
Programming Pulse Clamp Voltage	V _{PRG}	20	20	22	٧
PV _{CE} Pulse Clamp Current	PI _{CE}	230		260	mA
Reference Voltage for a Prog. "1"	V _{REF}	1.0	1.5	2.4	٧




AC SPECIFICATIONS (TA = 25°C)


Parameter	Symbol	Min	Тур	Max	Unit
Programming Pulse Cycle Time	toyo	40	50	60	μs
Programming Pulse Width	t _{PW} (1)	10	11	12	μs
Programming Pulse Rise Time	t _r (2)	-	_	2	μs
PV _{CE} Puise Rise Time	t _r ⁽³⁾	-	-	2	μs
PV _{CC} Pulse Rise Time	t _r ⁽⁴⁾	_	-	2	μs
Programming Pulse Fall Time	t _f (5)	-	-	2	μs
PV _{CE} Pulse Fall Time	t _f (6)	-	-	2	μs
PV _{CC} Pulse Fall Time	t _f (7)	-	-	2	μs
Address Input Set-up Time	t _{SA}	2	-	-	μs
Chip Enable Input Set-up Time	t _{sc}	2	-	-	μs
PV _{CE} Set-up Time	t _{SP} ⁽⁸⁾	4		_	μs
Address Input Hold Time	t _{HA}	2	_	-	μs
Chip Enable Input Hold Time	t _{HC}	2	_	-	μs
PV _{CE} Hold Time	t _{HP} (9)	2	-	_	μs
PV _{CE} Pulse Trailing Edge to Read Strobe Time	t _{PR} ⁽¹⁰⁾	10	_	-	μs
Programming Pulse Number	-	-	_	100	Times
Programming Time/Bit	-	120	150	6120	μs/bit
Additional Programming Pulse Number	-	2	2	2	Times

Note: (1) Stipulated 400Ω load and 15V.

- (2) From 1V to 19V (400 Ω load).
- (3) From 1V to 19V (200Ω load).
- (4) From 5.2V to 6.8V (30 Ω load).
- (5) From 19V to 1V (400 Ω load).
- (6) From 19V to 1V (200 Ω load).
- (7) From 6.8V to 5.2V (30 Ω load). (8) From PV_{CE} pulse 19V to programming pulse 1V. (9) From programming pulse 1V to PV_{CE}pulse 19V (10) From PV_{CE} pulse 1V to read strobe.







PROGRAMMING PROCEDURE


- 1. Apply power; V_{CC} = PV_{CC},GND =
- 2. Select the desired bit.
- 3. Read the output to confirm the voltage $V_O = low$. (In the case of $V_O = high$, select the next desired bit.)
- 4. Apply a 20V pulse voltage to the
- PV_{CE} input.

 5. Apply a programming pulse with amplitude of 62.5mA and duration of $t_{PW}(11\mu S)$ after a delay
- of $t_{SP}(4\mu S)$. 6. Read the output V_O after a delay
 - of t_{PR}(10µS).


 a) In the case of V_O = low, repeat steps "4", "5" and "6" with cycle time of t_{CYC} (50µS)
 - b) In the case of V_o = high, ap-ply 2 additional programming pulses to provide a highly reliable memory cell.
- 7. Select the next desired bit after a delay of $t_{HA}(2\mu S)$.

Note


- 1) Programming must be done bit by bit.
- 2) Ambient temperature during programming must be room temperature. (25°C ± 2°C)




Standard 28-pin Ceramic DIP (Suffix: -Z)



Standard 28-pin Plastic DIP (Suffix: -M)



Standard 28-pin Plastic DIP (Suffix: -M)





SCHOTTKY 4096-BIT REGISTERED OUTPUT PROM

MB 7226RA-20/-25/-25W MB 7226RA-20L/-25L/-25LW MB 7226RS-20/-25/-25W

> June 1987 Edition 3.0

SCHOTTKY 4,096-BIT REGISTERED OUTPUT PROM

The Fujitsu MB 7226 is a 4 Kbit bipolar programmable read-only memory circuit, with registered output (output data is latched in a register). The output register can be initialized to a field-programmable initial value or all 1s, either synchronously (MB 7226RS) or asynchronously (MB 7226RA). Three-state outputs can also be enabled either synchronously or asynchronously, in either model. DEAP memory cells are used to provide fast and reliable programming.

- 512 word x 8 bit PROM data organization
- Power supply current:

170 mA max (MB 7226RA/RS) 100 mA max (MB 7226RA-L)

Fast clock access time:

20 ns (MB 7226RA-20/20L) (MB 7226RS-20) 25 ns (MB 7226RA-25/25L/ 25W/25LW)

(MB 7226RS-25/25W)

- Output register for data reads
- Register can be initialized to a field programmable initial value or all 1s.
- · Register can be initialized synchro-

- nously (MB 7226RS) or asynchronously (MB 7226RA).
- Single-supply +5 V operation
- TTL-compatible I/O
- Fast Schottky bipolar circuitry
- Low current inputs
- Three-state outputs
- Outputs can be enabled either synchronously or asynchronously.
- DEAP (diffused eutectic aluminum process) memory cells are reliable and easily programmed.
- Test cells allow extensive testing of AC, DC, and programming characteristics before shipment.

CERAMIC PACKAGE DIP-24C-C04 CERAMIC PACKAGE FPT-24C-A01 LCC-28C-A01: See Page 15

PIN ASSIGNMENT								
A ₇ 1 24 V _{CC} A ₆ 2 23 A ₈ A ₅ 3 22 PRST _A [PRST _S] A ₄ 4 21 E _A A ₃ 5 20 INIT _A [INIT _S] A ₂ 6 19 E _S (P _V C _E) A ₁ 7 TOP VIEW 18 CLK A ₀ 8 17 Q ₇ Q ₀ 9 16 Q ₆ Q ₁ 10 15 Q ₅ Q ₂ 11 14 Q ₄ GND 12 13 Q ₃ Symbols in blankets : MB 7226RS								
LCC PAD CONFIGURATION: See Page 15								


ABSOLUTE MAXIMUM RATINGS


Parameter	Symbol	Rating	Unit
Power-supply voltage	V _{cc}	-0.5 to +7.0	٧
Input voltage	V _{IN}	-1.5 to +5.5	٧
Input current	I _{IN}	-20	mΑ
Output current	lout	+100	mΑ
Power-supply voltage (during programming)	V _{CCP}	-0.5 to +7.5	٧
Input voltage (during programming)	V _{IPRG}	+22.5	٧
Input current (during programming)	I _{IPRG}	+270	mA
Output voltage (during programming)	VOPRG	-0.5 to +22.5	٧
Output current (during programming)	I _{OPRG}	+150	mA
Storage temperature	T _{STG}	-65 to +150	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

MB 7226RA-20/-25/-25W
FUJITSU MB 7226RA-20L/-25L/-25LW
MB 7226RS-20/-25/-25W





^{*1} When the PRST_A and INIT_A inputs are brought high at the same time, the output cannot be determined eighter H or L.

MB 7226RA-20/-25/-25W MB 7226RA-20L/-25L/-25LW MB 7226RS-20/-25/-25W



1. READ OPERATIONS

1.1 Overview (see Figures 1 and 2)

During PROM reads, data is shifted through a register, made of master-slave flip-flops, before appearing at the outputs. When a new address is applied to the address inputs (A_0 through A_8), new data appears in the master register. At the next clock pulse this data is transferred to the slave register. The slave register data appears at the three-state outputs when both chip-enable inputs are low. (Outputs are automatically disabled during power-up, when the inputs are in an indeterminate state.) For synchronous operation, the \overline{E}_A input is kept low. Bringing the \overline{E}_B input low will then enable the outputs at the next clock pulse, while bringing \overline{E}_A low will disable them at the next clock pulse. For asynchronous operation, the \overline{E}_B input is kept low. Bringing \overline{E}_A low will then immediately enable the outputs, while bringing it high will immediately disable them.

If the $\overline{\text{INIT}}$ or $\overline{\text{PRST}}$ input is brought low the register latch is loaded with a field-programmable initial value ($\overline{\text{INIT}}$) or all 1s ($\overline{\text{PRST}}$), rather than with PROM data. In the MB 7226RS the master register is loaded immediately, and the contents are transferred to the slave register at the next clock pulse. In the MB 7226RA both the master and slave registers are loaded immediately.

1.2 Timing Considerations


a) PROM Data Read (see Figure 3)

After an address change, address setup time $t_S(A)$ must elapse before the master register contains valid new PROM data. The clock must then rise, within address hold time $t_H(A)$, to shift the data to the slave register. The data will appear at the outputs within clock access time $t_A(CLK)$ after the rising edge of the clock, if the outputs had been previously enabled.

If the outputs were disabled when the data was shifted, and are subsequently enabled by bringing \overline{E}_A low, asynchronous chip enable time $t_{EN}(\overline{E}_A)$ must elapse before the data appears at the outputs.

If \overline{E}_S is brought low to enable the outputs, clock enable time t_{EN} (CLK) must elapse after the rising edge of the next clock. During this time the data from the master register is shifted to the slave register and appears at the outputs.


In the MB 7226RA, when the registers have been initialized by $\overline{\text{INIT}}$ or $\overline{\text{PRST}}$, and the initialize input is then brought high to select PROM data, asynchronous initialize recovery time t_{R} ($\overline{\text{INIT}}_{\text{A}}$) or t_{R} ($\overline{\text{PRST}}_{\text{A}}$) must elapse after the clock signal is applied.



Note: *1 INIT and PRST are high.

b) Initial Data Read (see Figures 4 and 5) In the MB 7226RA, after the INIT or PRST input is brought low, asynchronous initialize access time t_A (\overline{INIT}_A) or t_A (PREST_A) must elapse before the initial data appears at the outputs.

In the MB 7226RS, after the INIT or PRST input is brought low, synchronous initialize access time tA (INITs) or t_A (PRST_S) must elapse before valid initial data appears in the master register. It is then shifted and output in the same manner as PROM data.




Notes: *1 \overline{E}_A , \overline{E}_S inputs are low.

*4 t_R (INIT_A), t_R (PRST_A)

*2 Don't care.

*5 tA (INITA), tA (PRSTA)

*3 twl (INITA), twl (PRSTA)



Notes: *1 \overline{E}_A , \overline{E}_S inputs are low.

*3 t_S (\overline{INIT}_S), t_S (\overline{PRST}_S)

*2 XXX Don't care.

*4 t_H (INIT_S), t_H (PRST_S)



DATA READ SPECIFICATIONS

Table 1 - Guaranteed Operating Conditions

Parameter	Symbol	MB 7226RA-20/-25/-20L/-25L MB7226RS-20/-25			MB 7 MB 7	Unit		
] '	Min.	Тур.	Max.	Min.	Тур.	Max.	0
Power-supply voltage	V _{cc}	4.75	5.0	5.25	4.5	5.0	5.5	V
Input low voltage	VIL	0	_	0.8	0		0.8	V
Input high voltage	V _{IH}	2.0	_	5.5	2.0	_	5.5	V
Ambient temperature	TA	0	_	75	55	_	+125	°C

Table 2 - AC CHARACTERISTICS

Parameter	Symbol	Тур		26RA/ -20		26RA/ 5/-25W	Тур		226RA 0L		226RA -25LW	Unit	Remarks
			Min	Max	Min	Max		Min	Max	Min	Max		
Address setup time	t _S (A)	20	30		35		35	50		60		ns	
Address hold time	t _H (A)	-5	0		0		-5	0		0		ns	
Clock access time	tA(CLK)	15		20		25	15		20		25	ns	
Clock pulse width	t _{WH} (CLK)	10	20		20		10	20		20		ns	
Synchronous enable setup time	t _S (Ē _S)	5	10		15		5	10		15		ns	
Synchronous enable hold time	t _H (Ē _S)	0	5.		5		0	5		5		ns	
Asynchronous initialize access time	t _A (INIT _A) t _A (PRST _A)	17		25		25	17		25		25	ns	MB 7226RA
Asynchronous initial- ize recovery time	t _R (INIT _A)	8	20		20		8	20		20		ns	MB 7226RA
Asynchronous initialize pulse width	t _{WL} (INIT _A)	12	20		20		12	20		20		ns	MB 7226RA
Synchronous initialize setup time	t _S (INIT _S) t _S (PRST _S)	11	20		25		TBD	TBD		TBD		ns	MB 7226RS
Synchronous initialize hold time	t _H (INIT _S) t _H (PRST _S)	-5	0		0		TBD	TBD		TBD		ns	MB 7226RS
Clock enable time	t _{EN} (CLK)	18		25		30	18		25		30	ns	
Asynchronous enable time	ten(EA)	15		25		30	15		25		30	пs	
Clock disable time*2	t _{DIS} (CLK)	18		25		30	18		25		30	ns	
Asynchronous disable time*2	t _{DIS} (Ē _A)	11		25		30	11		25		30	ns	

Notes: *1 At T_A = 25°C and V_{CC} = 5.0V. *2 Measured at a point on the output waveform 0.5V from the active output level.


Table 3 - DC CHARACTERISTICS (Under Guaranteed Operating Conditions)

Parameter		Symbol	Condition	Min.	Тур.	Max.	Unit
		l _{iH}	V _{IH} = 5.5 V	_	_	40	μΑ
Input current		I ₁ L	V _{IL} = 0.45 V	_	_	-250	μΑ
Input clamp volta	age	V _{IC}	I ₁ = -18 mA	_	_	-1.2	V
0	Output low voltage		I _{OL} = 10 mA	_	_	0.45	V
Output low volta			I _{OL} = 16 mA	_	_	0.5	V
0	Output leakage current (Chip disabled)		V _O = 0.45 V	_	_	-40	μΑ
Output leakage c			V _O = 2.4 V	_	_	40	μΑ
Output high volta	Output high voltage*1		I _{OH} = -2.4 mA	2.4	_	-	٧
Output short-circuit current*1		los	V _O = 0 V	-15		-60	mA
Power supply	MB 7226RA/RS		V ₁ = Open or 0 V		120	170	mA
current	MB 7226RA-L	l'cc	VI - Open or V		70	100	""

Note: *1 Denotes guaranteed characteristics of the output high-level state when the chip is enabled and the programmed bit is addressed. These characteristics cannot be tested prior to programming, but are guaranteed by factory testing.

Table 4 - TERMINAL CAPACITANCE ($T_A = 25^{\circ}C$, $V_{CC} = +5.0 \text{ V}$, VIN = +2.0 V, f = 1 MHz)

Parameter	Symbol	Тур.	Max.	Unit
Input terminal capacitance	C _{IN}	_	10	pF
Output terminal capacitance	C _{OUT}		15	pF



MB 7226RA-20/-25/-25W MB 7226RA-20L/-25L/-25LW MB 7226RS-20/-25/-25W



2. FABRICATION TECHNOLOGY

2.1 Input/Output Circuits

The inputs use Schottky TTL circuitry to achieve a fast response time. A PNP transistor is used in the first stage to minimize switching current. Protection diodes are also included.

The three-state outputs (high, low; and high-impedance states) combine the advantages of totem-pole outputs (high noise immunity, fast rise time, ample line-driving capacity) and direct connection to bus-oriented systems. Schottky TTL circuitry is used for fast operation. A PNP transistor in the output circuit minimizes the load on the chip enable circuitry.

2.2 Memory Cells

The memory cells in the MB 7226 are of the junctionshorting type, using DEAP (Diffused Eutectic Aluminum Process) technology. They are initially all in the 0 (low voltage) state. In this state, the cell's programmable element, a PN diode, blocks current flow. During programming, the diode's junction is shorted, allowing it to conduct current, and permanently changing the cell's state to 1 (high).

By applying reverse current pulses to the diode's cathode, the temperature at the junction is raised. When the temperature reaches the point where the silicon and aluminum form a eutectic, the eutectic diffuses from the surface of the metal-silicon contact region to the anode of the PN diode, and shorts the junction. The power dissipation at the junction immediately drops to less than one fifth, thus lowering the temperature. This drop in temperature stops further diffusion of the eutectic, and protects the PNP transistor from destruction.

In the memory cell array, the word line islands are divided by IOP (Isolation by Oxide and Poly-silicon) passive isolation. Memory cells in the same island are divided by SVG (Shallow V-Groove) passive isolation. The vertically structured memory cells permit a high packing density.


3. PROGRAMMING

3.1 Overview (see Figure 7)

As shipped, all the bits in the MB 7226 are in the 0 (low) state. In programming, individual cells are addressed and a programming current applied, to change that bit's state to 1. Only one bit at a time can be programmed, because the internal decoding circuitry can only sink one unit of programming current at a time.

A data word is first selected, using the normal address inputs. The decoded address lines turn on transistors Q1 and Q2. When the PV_{CE} level is applied to the \overline{E}_S input, the chip outputs are disabled, turning off transistor Q3. Programming pulses are applied to the output of a single bit, eventually shorting the diode attached to Q1. At this point, if the output is read, it will be in the 1 (high) state. Two additional programming pulses are then applied, to ensure reliability. Initial data is programmed in the same way, except that the address inputs are kept low, and \overline{INIT} is applied an init pulse, to select the initial data word rather than a PROM data word.

MB 7226RA-20/-25/-25W
FUJITSU MB 7226RA-20L/-25L/-25LW
MB 7226RS-20/-25/-25W



3.2 Procedure

- 1) Apply power to the device $(V_{CC} = 5 \text{ V, GND} = 0 \text{ V})$.
- Set E_A and E_S both low. Set INIT and PRST both high to select PROM data for programming, or set initialize inputs and address inputs low to select Initial data.
- 3) Select the desired bit. And in case of Initial data, apply an init pulse.
- 4) Apply a clock pulse.
- Read the output to confirm that the desired bit is in fact 0. If not, go on to the next bit.
- 6) Raise the V_{CC} terminal to PV_{CC} (7 V).
- Raise the E_S terminal to PV_{CE} (20 V).
- 8) Apply a clock pulse.
- 9) Apply a programming pulse (125 mA, 11 μ s) to the output (Ω_X) of the desired bit.
- Return PV_{CC} to 5 V and PV_{CE} to 0 V. And in case of initial data, apply an init pulse.
- 11) Apply a clock pulse.
- 12) After a delay of t_{PR} (5 μ s), read the output voltage V_{O} .


- a) If V_O is still low, repeat steps (6) through (12), allowing t_{CVC} (50 μs) for each cycle, up to 100 times.
- b) If V_O is high, apply two additional programming pulses, to ensure reliable retention.
- 13) If there are more bits to be programmed, repeat steps (3) through (12).

3.3 Liability

Fujitsu performs an extensive series of tests to ensure device performance before shipping. However, 100% programmability is not guaranteed. Furthermore, it is imperative that the programming specifications be rigorously adhered to in order to achieve a satisfactory programming yield.

Fujitsu will not accept responsibility for any device found defective if it was not programmed according to these specifications. Devices returned to Fujitsu as defective must be accompanied by a complete truth table with clearly indicated locations of supposedly defective memory cells.








Table 5 - PROGRAMMING SPECIFICATIONS, DC

Parameter	Symbol	Min.	Тур.	Max.	Unit
Input low voltage	V _{IL}	0		0.8	٧
Input high voltage	V _{1H}	2.0		5.25	V
Power-supply voltage	V _{cc}	4.75	5.0	5.25	V
Power-supply current	Icc			200	mA
PV _{CC} power-supply voltage	PV _{CC}	6.7	7.0	7.3	V
PV _{CC} power-supply current	PI _{CC}			300	mA
Programming pulse current	I _{PRG}	120		130	mA
Programming pulse clamp voltage	V _{PRG}	20	20	22	V
PV _{CE} pulse voltage	PV _{CE}	20	20	22	V
PV _{CE} pulse clamp current	PICE	230		260	mA
PV _{AO} pulse voltage	PV _{AO}	10		22	V
PV _{AO} pulse clamp current	PIAO	10			mA
Reference level for output high voltage	V _{REF}	1.0	1.5	2.4	V

MB 7226RA-20/-25/-25W MB 7226RA-20L/-25L/-25LW MB 7226RS-20/-25/-25W

Table 6 - PROGRAMMING SPECIFICATIONS, AC

Parameter	Symbol	Min.	Тур.	Max.	Unit
Programming pulse cycle time	tcyc	40	50	60	μs
Programming pulse width	t _{PW}	10	11	12	μs
Clock pulse width	t _{CW}	0.5			μs
Programming pulse rise time	t _r			2	μs
PV _{CC} pulse rise time	t _r			2	μς
PV _{CE} pulse rise time	t _r			2	μs
Programming pulse fall time	t _f			2	μs
PV _{CC} pulse fall time	t _f			2	μs
PV _{CE} pulse fall time	t _f			2	μs
Input setup time	t _{SI}	2			μs
PV _{CC} pulse setup time	t _{sv}	2			μs
PV _{CE} pulse setup time	t _{SP}	2			μs
Programming pulse setup time	t _{sw}	2			μs
Input hold time	t _{HI}	2			μs
PV _{CC} pulse hold time	t _{HV}	2			μs
PV _{CE} pulse hold time	t _{HP}	2			μs
Clock pulse setup time	t _{sc}	5			μs
Clock pulse hold time	t _{HC}	5			μs
Init pulse setup time	t _{SIN}	0.5			μs
Init pulse hold time	t _{HIN}	2			μs
Init pulse width	t _{IW}	0.5			μs
Clock pulse rising edge to read strobe time	, t _{PB}	5			μs
Number of programming pulses	n			100	pulses
Programming time/bit		120		6120	μs/bit
Number of additional programming pulses		2		2	pulses

TYPICAL CHARACTERISTICS CURVES

DC CHARACTERISTICS

Fig. 9 - I_{IN} INPUT CURRENT




Fig. 10 - IOH OUTPUT HIGH CURRENT vs. VOH OUTPUT HIGH VOLTAGE





Fig. 11 - IOL OUTPUT LOW CURRENT vs. VOL OUTPUT LOW VOLTAGE



AC CHARACTERISTICS

Fig. 12 - t_S(A) ADDRESS SETUP TIME




Fig. 13 - t_S(A) ADDRESS SETUP TIME vs AMBIENT TEMPERATURE




Fig. 14 - tH(A) ADDRESS HOLD TIME









Fig. 15 - tA(CLK) CLOCK ACCESS TIME

















Fig. 22 – t_S ($\overline{\text{INIT}}_S$) AND t_S ($\overline{\text{PRST}}_S$) ASYNCHRONOUS INITIALIZE SETUP TIME vs. AMBIENT TEMPERATURE t_S (INIT_S), t_S (PRST_S), SYNCHRONOUS SETUP TIME (ns) MB 7226RS 40 V_{CC} = 4.5V V_{CC} = 5.0V V_{CC} = 5.5V 10


Fig. 23 $-t_H$ (\overline{INIT}_S) AND t_H (\overline{PRST}_S) SYNCHRO-NOUS INITIALIZE HOLD TIME vs. AMBIENT TEMPERATURE th (INITS), th (PRSTS), SYNCHRONOUS MB 7226RS 20 HOLD TIME (ns) V_{CC} = 5.0V, 5.5 V_{CC} = 4.5V 50 -50 0 TA, AMBIENT TEMPERATURE (°C)


- ten (CLK) CLOCK ENABLE TIME vs. AMBIENT TEMPERATURE 50 (su) ten(CLK), CLOCK ENABLE TIME 4.5V 40 = 5.0 V30 CC = 5.5V 20 10 0 100 50 TA, AMBIENT TEMPERATURE (°C)


50


TA, AMBIENT TEMPERATURE (°C)

100














PACKAGE DIMENSIONS













SCHOTTKY 8192-BIT REGISTERED OUTPUT PROM

MB 7232RA-20/-25 MB 7232RA-25W MB 7232RS-20/-25 MB 7232RS-25W

> June 1987 Edition 2.0

SCHOTTKY 8,192-BIT REGISTERED OUTPUT PROM


The Fujitsu MB 7232 is an 8 Kbit bipolar programmable read-only memory circuit, with registered output (output data is latched in a register). The output register can be initialized to a field programmable value, either synchronously (MB 7232RS) or asynchronously (MB 7232RA). Three-state outputs can also be enabled either synchronously or asnchronously, in either model. DEAP memory cells are used to provide fast and reliable programming.

- 1024 word x 8 bit PROM data organization
- Fast clock access time:
 20 ns (MB 7232RA/RS-20)
 25 ns (MB 7232RA/

RS-25/-25W)

- Register can be initialized synchronously (MB 7232RS) or asynchronously (MB 7232RA).
- Single +5 V operation
- TTL-compatible I/OLow current inputs

- Three-state outputs
- Outputs can be enabled either synchronously or asynchronously.
- Outputs are kept disabled on power-up.
- DEAP (diffused eutectic aluminum process) memory cells are reliable and easily programmed.
- Test cells allow extensive testing of AC, DC, and programming characteristics before shipment.





PIN ASSIGNMENT								
A7	1 2 3 4 5 6 7 TOP VIEW 8 9 10 11 12 s in blankets : !	24 23 22 21 20 19 18 17 16 15 14 13	Vcc					
LCC PAD CO	ONFIGURAT	10	N: See Page 15					

ABSOLUTE MAXIMUM RATINGS Unit Parameter Symbol Rating -0.5 to +7.0 ٧ Power-supply voltage V_{CC} -1.5 to +5.5 ٧ V_{IN} Input voltage -20 mΑ Input current l_{1N} +100 Output current I_{OUT} mΑ Power-supply voltage v V_{CCP} -0.5 to +7.5 (during programming) Input voltage (during programming) V +22.5 VIPRG +270 mΑ Input current (during programming) IPRG v -0.5 to +22.5 Output voltage (during programming) VOPRG Output current (during programming) +150 mΑ IOPRG TSTG -65 to +150 °Ċ Storage temperature

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.





1. READ OPERATIONS

1.1 Overview (see Figures 1 and 2)

During PROM reads, data is shifted through a register latch, made of master-slave flip-flops, before appearing at the outputs. When a new address is applied to the address inputs (A₀ through A_q), new data appears in the master register. At the next clock pulse this data is transferred to the slave register. Both of the chip enable inputs must be low in order for the data in the slave register to appear at the outputs (Q0 through Q_7). If the \overline{E}_S input is already low, bringing the asynchronous chip enable $(\overline{\mathbb{E}}_A)$ low immediately enables the outputs. With \overline{E}_{Δ} low, bringing the synchronous chip enable (\overline{E}_{S})low enables the outputs at the next clock pulse. Likewise, when the outputs are enabled, bringing either input high will cause them to be disabled, in other words put into a highimpedance state. When \overline{E}_A is brought high, the outputs are immediately disabled, whereas when Es is brought high, they are disabled after the next clock pulse.

If the INIT input is brought low the register latch is loaded with a field-programmable initial value, rather than with PROM data. In the MB 7232RS the master register is loaded immediately, and the contents are transferred to the slave register at the next clock pulse. In the MB 7232RA both the master and slave registers are loaded immediately.

1.2 Timing Considerations


a) PROM Data Read (see Figure 3)

After an address change, address setup time to(A) must elapse before the master register contains valid new PROM data. The clock must then rise, within address hold time t_H(A), to shift the data to the slave register. The data will appear at the outputs within clock access time to (CLK) after the rising edge of the clock, if the outputs had been previously enabled.

If the outputs were disabled when the data was shifted, and are subsequently enabled by bringing EA low, asynchronous chip enable time $t_{EN}(\tilde{E}_A)$ must elapse before the data appears at the outputs.

If \bar{E}_S is brought low to enable the outputs, clock enable time t_{EN} (CLK) must elapse after the rising edge of the next clock. During this time the data from the master register is shifted to the slave register and appears at the outputs.

In the MB 7232RA, when the registers have been initialized by INIT, and INIT is then brought high to select PROM data, asynchronous initialize recovery time t_R (INIT_A) must elapse after the clock signal is applied.




Note: *1 INIT is high.




b) Initial Data Read (see Figures 4 and 5)

In the MB 7232RA, after the INIT input is brought low, asynchronous initialize access time t_A(INIT_A) must elapse before the initial data appears at the outpus.

In the MB 7232RS, after the INIT input is brought low, synchronous initialize access time t_A(INIT_S) must elapse before valid initial data appears in the master register. It is then shifted and output in the same manner as PROM data.



Notes: *1 $\overline{\mathbb{E}}_A$, $\overline{\mathbb{E}}_S$ input are low. *2 $\overline{\mathbb{X}}$ Don't care.



Notes: *1 \bar{E}_A , \bar{E}_S input are low.

DATA READ SPECIFICATIONS

Table 1 — Guaranteed Operating Conditions

Parameter	Symbol	MB 7232RA-20/-25 MB 7232RS-20/-25			MI MI	Unit		
	7,20			Max.	Min.	Тур.	Max.	
Power-supply voltage	V _{cc}	4.75	5.0	5.25	4.5	5.0	5.5	V
Input low voltage	V _{IL}	0	-	0.8	0	_	0.8	V
Input high voltage	V _{IH}	2.0	_	5.5	2.0	_	5.5	V
Ambient temperature	TA	0	_	75	-55	_	+125	°C

^{*2} XXX Don't care.

Table 2 - AC CHARACTERISTICS

Parameter	Symbol	Тур.	MB 7232RA-20 MB 7232RS-20		MB 7232RA-25/-25W MB 7232RS-25/-25W		Unit	Remarks
rarameter	Symbol	тур.	Min.	Max.	Min.	Max.	Oiiic	riomarks
Address setup time	t _S (A)	20	30		35		ns	
Address hold time	t _H (A)	-5	0		0		ns	
Clock access time	t _A (CLK)	15		20		25	ns	1
Clock pulse width	t _{WH} (CLK)	10	20		20			
Clock pulse width	t _{WL} (CLK)	10			20		ns	
Synchronous enable setup time	$t_S(\overline{\overline{E}}_S)$	5	10		15		ns	
Synchronous enable hold time	t _H (Ē _S)	0	5		5		ns	
Asynchronous initialize access time	$t_A(\overline{INIT}_A)$	20		30		30	ns	MB 7232R
Asynchronous initialize recovery time	t _R (INIT _A)	11	20		20		ns	MB 7232R
Asynchronous initialize pulse width	$t_{WL}(\overline{INIT}_{A})$	13	20		20		ns	MB 7232R
Synchronous initialize setup time	t _S (INIT _S)	11	20		20		ns	MB 7232R
Synchronous initialize hold time	t _H (INIT _S)	-5	0		0		ns	MB 7232R
Clock enable time	t _{EN} (CLK)	18		25		30	ns	
Asynchronous enable time	$t_{EN}(\bar{E}_A)$	15		25		30	ns	
Clock disable time*2	t _{DIS} (CLK)	18		25		30	ns	
Asynchronous disable time*2	$t_{DIS}(\bar{E}_A)$	11		25		30	ns	

Notes: *1 At $T_A = 25^{\circ}$ C and $V_{CC} = 5.0 \text{ V}$. *2 Measured at a point on the output waveform 0.5 V from the active output level.


Table 3 - DC CHARACTERISTICS (Under Guaranteed Operating Conditions)

Parameter	Symbol Condition		Min.	Тур.	Max.	Unit
Lamest accounts	l _{IH}	V _{IH} = 5.5 V	_	_	40	μΑ
Input current	l ₁ L	V _{1L} = 0.45 V	_	_	-250	μΑ
Input clamp voltage	V _{IC}	I ₁ = -18 mA	_		-1.2	V
Output low voltage		I _{OL} = 10 mA	_	_	0.45	V
Output low voltage	V _{OL}	I _{OL} = 16 mA	_	-	0.5	V
Output leakage august (Chin disabled)	loil	V _O = 0.45 V	_	_	-40	μΑ
Output leakage current (Chip disabled)	I _{OIH}	V _O = 2.4 V	_	_	40	μΑ
Output high voltage*1	V _{OH}	I _{OH} = -2.4 mA	2.4	_	_	V
Output short-circuit current*1	Ios	V _O = 0 V	-15	-	-60	mA
Power supply current	Icc	V _I = Open or 0 V		140	185	mA

Note: *1 Denotes guaranteed characteristics of the output high-level state when the chip is enabled and the programmed bit is addressed. These characteristics cannot be tested prior to programming, but are guaranteed by factory testing.

Table 4 - TERMINAL CAPACITANCE $(T_A = 25^{\circ}C, V_{CC} = +5.0 \text{ V}, \text{VIN} = +2.0 \text{ V}, \text{f} = 1 \text{ MHz})$

Parameter	Symbol	Тур.	Max.	Unit
Input terminal capacitance	C _{IN}	-	10	pF
Output terminal capacitance	C _{OUT}		15	pF





2. FABRICATION TECHNOLOGY

2.1 Input/Output Circuits

The inputs use Schottky TTL circuitry to achieve a fast response time. A PNP transistor is used in the first stage to minimize switching current. Protection diodes are also included.

The three-state outputs (high, low, and high-impedance states) combine the advantages of totem-pole outputs (high noise immunity, fast rise time, ample line-driving capacity) and direct connection to bus-oriented system. Schottky TTL circuitry is used for fast operation. A PNP transistor in the output circuit minimizes the load on the chip enable circuitry.

2.2 Memory Cells

The memory cells in the MB 7232 are of the junctionshorting type, using DEAP (Diffused Euteotic Aluminum Process) technology. They are initially all in the 0 (low voltage) state. In this state, the cell's programmable element, a PN diode, blocks current flow. During programming, the diode's junction is shorted, allowing it to conduct current, and permanently changing the cell's state to 1 (high).

By applying reverse current pulses to the diode's cathode, the temperature at the junction is raised. When the temperature reaches the point where the silicon and aluminum form a eutectic, the eutectic diffuses from the surface of the metalsilicon contact region to the anode of the PN diode, and shorts the junction. The power dissipation at the junction immediately drops to less than one fifth, thus lowering the temperature. This drop in temperature stops further diffusion of the eutectic, and protects the PNP transistor from destruction.

In the memory cell array, the word line islands are divided by IOP (Isolation by Oxide and Poly-silicon) passive isolation. Memory cells in the same island are divided by SVG (Shallow V-Groove) passive isolation. The vertically structured memory cells permit a high packing density.

3. PROGRAMMING

3.1 Overview (see Figure 6)

As shipped, all the bits in the MB 7232 are in the 0 (low) state. In programming, individual cells are addressed and a programming current applied, to change that bit's state to 1. Only one bit at a time can be programmed, because the internal decoding circuitry can only sink one unit of programming current at a time.


The word containing the desired bit is first selected, using the normal address inputs. The decoded address lines turn on transistors Q_1 and Q_2 . When the PV_{CE} level is applied to the

 \overline{E}_S input, the chip outputs are disabled, turning off transistor O_3 . Programming pulses are applied to the output of the desired bit, eventually fusing the diode attached to O_1 . At this point, if the output is read, it will be in the 1 (high) state. Two additional programming pulses are then applied, to ensure reliability.

Initial data is programmed in the same way, except that the address inputs are kept low, and $\overline{\text{INIT}}$ is applied an init pulse, to select the initial data word rather than a PROM data word.

FUJITSU

MB 7232RA-20/-25 MB 7232RA-25W MB 7232RS-20/-25 MB 7232RS-25W



3.2 Procedure

- 1) Apply power to the device ($V_{CC} = 5 \text{ V, GND} = 0 \text{ V}$).
- Set E_A and E_S both low. Set INIT input high to select PROM data for programming, or set initialize inputs and address inputs low to select initial data.
- 3) Select the desired bit.
- 4) Apply a clock pulse.
- 5) Read the output to confirm that the desired bit is in fact0. If not, go on to the next bit.
- 6) Raise the V_{CC} terminal to PV_{CC} (7 V).
- 7) Raise the \bar{E}_S terminal to PV_{CE} (20 V).
- 8) Apply a clock pulse.
- Apply a programming pulse (125 mA, 11 μs) to the output (O_X) of the desired bit.
- 10) Return PV $_{CC}$ to 5 V and PV $_{CE}$ to 0 V. And in case of initial data, apply an init pulse.
- 11) Apply a clock pulse.
- 12) After a delay of t_{PR} (5 μs), read the output voltage V_0 . a) If V_0 is still low, repeat steps (6) through (12),


- allowing t_{CYC} (50 μ s) for each cycle, up to 100 times.
- b) If V₀ is high, apply two additional programming pulses, to ensure reliable retention.
- 13) If there are more bits to be programmed, repeat steps (3) through (12).

3.3 Liability

Fujitsu performs an extensive series of tests to ensure device performance before shipping. However, 100% programmability is not guaranteed. Furthermore, it is imperative that the programming specifications be rigorously adhered to in order to achieve a satisfactory programming yield.

Fujitsu will not accept responsibility for any device found defective if it was not programmed according to these specifications. Devices returned to Fujitsu as defective must be accompanied by a complete truth table with clearly indicated locations of supposedly defective memory cells.








Table 5 - PROGRAMMING SPECIFICATIONS, DC


Parameter	Symbol	Min.	Тур.	Max.	Unit
Input low voltage	V _{IL}	0		0.8	V
Input high voltage	V _{IH}	2.0		5.25	V
Power-supply voltage	V _{cc}	4.75	5.0	5.25	V
Power-supply current	Icc			200	mA
PV _{CC} power-supply voltage	PV _{cc}	6.7	7.0	7.3	v
PV _{CC} power-supply current	PIcc			300	mA
Programming pulse current	I _{PRG}	120		130	mA
Programming pulse clamp voltage	V _{PRG}	20	20	22	V
PV _{CE} pulse voltage	PV _{CE}	20	20	22	v
PV _{CE} pulse clamp current	PICE	230		260	mA
PV _{AO} pulse voltage	PV _{AO}	10		22	V
PV _{AO} pulse clamp current	PIAO	10			mA
Reference level for output high voltage	V _{REF}	1.0	1.5	2.4	V

Table 6 - PROGRAMMING SPECIFICATIONS, AC

Parameter	Symbol	Min.	Тур.	Max.	Unit
Programming pulse cycle time	tcyc	40	50	60	μs
Programming pulse width	t _{PW}	10	11	12	μs
Clock pulse width	t _{cw}	0.5			μs
Programming pulse rise time	t _r			2	μs
PV _{CC} pulse rise time	t _r			2	μs
PV _{CE} pulse rise time	t _r			2	μs
Programming pulse fall time	t _f			2	μs
PV _{CC} pulse fall time	t _f			2	μs
PV _{CE} pulse fall time	t _f			2	μs
Input setup time	t _{SI}	2			μs
PV _{CC} pulse setup time	t _{sv}	2			μs
PV _{CE} pulse setup time	t _{SP}	2			μs
Programming pulse setup time	t _{sw}	2			μs
Input hold time	t _{HI}	2			μs
PV _{CC} pulse hold time	t _{HV}	2			μs
PV _{CE} pulse hold time	t _{HP}	2			μs
Clock pulse setup time	t _{sc}	5			μs
Clock pulse hold time	t _{HC}	5			μs
Init pulse setup time	t _{SIN}	0.5			μs
Init pulse hold time	t _{HIN}	2			μs
Init pulse width	t _{iW}	0.5			μs
Clock pulse rising edge to read strobe time	t _{PR}	5			μs
Number of programming pulses	n			100	pulses
Programming time/bit		120		6120	μs/bit
Number of additional programming pulses		2		2	pulses

TYPICAL CHARACTERISTICS CURVES


DC CHARACTERISTICS




vs. VOH OUTPUT HIGH VOLTAGE T_ = 25 C (mA) **OUTPUT CURRENT** -10 V_{CC} = 4.5V -20 V_{CC} = 5.0V V_{CC} = 5.5V. -30 -40 -50-60l


VOH, OUTPUT HIGH VOLTAGE (V)

5



AC CHARACTERISTICS









Fig. 14 - t_{Δ} (CLK) CLOCK ACCESS TIME








Fig. 16 — t_S (\overline{E}_S) SYNCHRONOUS ENABLE SETUP TIME vs. AMBIENT TEMPERATURE




Fig. 18-t_A (INIT_A) ASYNCHRONOUS INITIALIZE ACCESS TIME vs. AMBIENT TEMPERATURE




Fig. 20-t_{WL} (INIT_A) ASYNCHRONOUS INITIALIZE PULSE WIDTH vs. AMBIENT TEMPERATURE




Fig. 17 - $t_H(\overline{E}_S)$ SYNCHRONOUS ENABLE HOLD TIME vs. AMBIENT TEMPERATURE




Fig. 19-t_R (INIT_A) ASYNCHRONOUS INITIALIZE RECOVERY TIME vs. AMBIENT TEMPERATURE





Fig. 21 - t_S ($\overline{\text{INIT}}_{\text{S}}$) SYNCHRONOUS INTIALIZE SETUP TIME vs. AMBIENT TEMPERATURE



vs. AMBIENT TEMPERATURE

50 TA, AMBIENT TEMPERATURE (°C)


CC = 5.0V


CC = 5.5V


MB 7232RA/RS


100























PACKAGE DIMENSIONS














4



SCHOTTKY 16384-BIT REGISTERED **OUTPUT PROM**

MB7238RA-20/25 MB7238RA-25W MB7238RS-20/25 MB7238RS-25W


> May 1988 Edition 1.0

SCHOTTKY 16,384-BIT REGISTERED OUTPUT PROM

The Fujitsu MB7238 is a 16 Kbit bipolar programmable read-only memory circuit, with registered output (output data is latched in a register). The output register can be initialized to a field programmable value, either synchronously (MB7238RS) or asynchronously (MB7238RA). Three-state outputs can also be enabled either synchronously or asynchronously, in either model, DEAP (diffused eutectic aluminum process) memory cells are used to provide fast and reliable programming.

- 2048 word x 8 bit PROM data organization
- Fast clock access time:
 - 20 ns (MB7238RA/RS-20)
 - 25 ns (MB7238RA/RS-25)
- Output register can be preset to a field-programmable value.
- Register can be initialized synchronously (MB7238RS) or asynchronously (MB7238RA).
- Single +5 V operation

- TTL compatible I/O
- Low current inputs
- Three-state outputs
- Outputs can be enabled either synchronously or asynchronously.
- · Outputs are kept disabled on power-up.
- DEAP memory cells are reliable and easily programmed.
- · Test cells allow extensive testing of AC, DC and programming characteristics before shipment.




ABSOLUTE MAXIMUM RATINGS (see NOTE)

Rating	Symbol	Value	Unit
Power Supply Voltage	Vcc	-0.5 to +7.0	٧
Input Voltage	VIN	-1.5 to +5.5	٧
Input Current	lin	-20	mA
Output Current	lout	+100	mA
Power Supply Voltage (during programming)	VCCP	-0.5 to +7.5	٧
Input Voltage (during programming)	ViPRG	+22.5	٧
Input Current (during programming)	IPRG	+270	mA
Output Voltage (during programming)	Voprg	-0.5 to +22.5	V
Output Current (during programming)	IOPRG	+150	mA
Storage Temperature	Тѕтс	-65 to +150	°C


NOTE: Permanent device damage may occur if the above Absolute Maximum Ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


PIN ASSIGNMENT



This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance









READ OPERATIONS

OVERVIEW (SEE FIGURES 1 AND 2)

During PROM reads, data is shifted through a register latch, made of master-slave filp-flops, before appearing at the outputs. When a new address is applied to the address inputs (Ao through A $_{10}$), new data appears in the master register. At the next clock pulse this data is transferred to the slave register. The MB7238 only has one chip enable pin \bar{E}_A/\bar{E}_S . \bar{E}_A/\bar{E}_S pin is normally \bar{E}_A mode, but you can change \bar{E}_A mode to \bar{E}_S mode (see page 11).

The chip enable input must be low in order for the data in the slave register to appear at the outputs $\{Q_0 \text{ through } Q_7\}$. Bringing the asynchronous chip enable $(\overline{\mathbb{E}} A)$ low immediately enables the outputs. And bringing the synchronous chip enable $(\overline{\mathbb{E}} S)$ low enables the outputs at the next clock pulse. Likewise, when the outputs are enabled, bringing either of the inputs high will cause them to be disabled, e.g., put into a high-impedance state. When $\overline{\mathbb{E}} A$ is brought high, the outputs are immediately disabled, whereas when $\overline{\mathbb{E}} S$ is brought high, they are disabled after the next clock pulse.

If the INIT input is brought low the register latch is loaded with a field-programmable initial value, rather than with PROM data. In the MB7238RS the master register is loaded immediately, and the contents are transferred to the slave register at the next clock pulse. In the MB7238RA both the master and slave registers are loaded immediately.

TIMING CONSIDERATIONS

Data Read (see Figure 3)

After an address change, address setup time ts (A) must elapse before the master register contains valid new PROM data. The clock must then rise, within address hold time th (A), to shift the data to the slave register. The data will appear at the outputs within clock access time tA (CLK) after the rising edge of the clock, if the outputs had been previously enabled.

If the outputs were disabled when the data was shifted, and are subsequently enabled by bringing \bar{E}_A low, asynchronous chip enable time ten (\bar{E}_A) must elapse before the data appears at the outputs.


If $\bar{E}s$ is brought low to enable the outputs, clock enable time ten (CLK) must elapse after the rising edge of the next clock. During this time the data from the master register is shifted to the slave register and appears at the outputs.


in the MB7238RA, when the registers have been initialized by $\overline{\text{INIT}}$, and $\overline{\text{INIT}}$ is then brought high to select PROM data, asynchronous initialize recovery time the ($\overline{\text{INITA}}$) must elapse after the clock signal is applied.


Initial Data Read (see Figures 4 and 5)

In the MB7238RA, after the $\overline{\text{INIT}}$ input is brought low, asynchronous initialize access time ta ($\overline{\text{INITA}}$) must elapse before the initial data appears at the outputs.

In the MB7238RS, after the $\overline{\text{INIT}}$ input is brought low, synchronous initialize setup time ts ($\overline{\text{INIT}}$ s) must elapse before valid initial data appears in the master register. It is then shifted and output in the same manner as PROM data.







DATA READ SPECIFICATIONS

Table 1—Guaranteed Operating Conditions

Parameter	Symbol		MB7238RA-20/-25 MB7238RS-20/-25			MB7238RA-25W MB7238RS-25W			
	Symbol	Min	Тур	Max	Min	Тур	Max	Unit	
Power Supply Voltage	Vcc	4.75	5.0	5.25	4.5	5.0	5.5	٧	
Input Low Voltage	VIL	0	_	0.8	0		0.8	>	
Input High Voltage	VIH	2.0	_	5.5	2.0	_	5.5	٧	
Ambient Temperature	TA	0	_	75	-55	_	+125	°C	

AC CHARACTERISTICS

Parameter	Symbol	Typical	MB7238	3RS-20	MB723	8RA-25 8RS-25	MB7238	RA-25W RS-25W	Unit	Remarks
Address Setup Time	ts (A)	28	Min 40	Max —	Min 45	Max —	Min 45	Max —	ns	
Address Hold Time	th (A)	-8	0	_	0	_	0	_	ns	
Clock Access Time	ta (CLK)	15	_	20	_	25	_	25	ns	_
Clock Pulse Width	twh (CLK)	10	20	_	20	_	20	_	ns	
Synchronous Enable Setup Time	ts (Ēs)	5	10	_	15	_	15	-	ns	_
Synchronous Enable Hold Time	th(Ēs)	0	5	_	5		5	ļ	ns	_
Asynchronous Initialize Access Time	ta (ĪNĪTA)	20	_	30	_	35		35	ns	MB7238RA
Asynchronous Initialize Recovery Time	tr (INITA)	11	20	_	25	_	25	_	ns	MB7238RA
Asynchronous Initialize Pulse Width	twl (INITa)	13	20	_	20	_	20	-	ns	MB7238RA
Synchronous initialize Setup Time	ts (INITs)	15	25	_	30	-	30	-	ns	MB7238RS
Synchronous Initialize Hold Time	th (ÎNITs)	-10	0	_	0	_	0	_	ns	MB7238RS
Clock Enable Time	ten (CLK)	18	_	25	_	30	_	30	ns	_
Asynchronous Enable Time	ten (ĒA)	15	_	25	_	30	-	30	ns	_
Clock Disable Time* 2	tois (CLK)	18	_	25	_	30	_	30	ns	_
Asynchronous Disable Time * 2	tois (ĒA)	11	_	25		30	_	30	ns	_

- *1. At TA = 25°C and Vcc = 5.0 V.
- *2. Measured at a point on the output waveform 0.5 V from the active output level.

DC CHARACTERISTICS (Under Guaranteed Operating Conditions)

Parameter	Symbol	Condition	Min	Тур	Max	Unit
Input Current	la-i	VIH = 5.5V	_		40	μА
	lı.	VIL = 0.45 V		_	-250	μΑ
Input Clamp Voltage	Vic	lı ≈ -18 mA	_		-1.2	V
Output Low Voltage	Vol	IOL = 10 mA * 3	_	_	0.45	V
		IOL = 16 mA	_		0.5	V
Output Leakage Current (Chip Disabled)	loiL	Vo = 0.45 V			-40	μΑ
	ЮІН	Vo = 2.4 V	_	_	40	μΑ
Output High Voltage *1	Voн	IOH = -2.4 mA	2.4	-	_	٧
Output Short-Circuit Current 1	los	Vo = 0 V	-15	_	-60	mA
Power Supply Current	lcc	Vi = Open or 0 V		140 * 2	185	mA


Notes:

- *1. Denotes guaranteed characteristics of the output high-level state when the chip is enabled and the programmed bit is addressed. These characteristics cannot be tested prior to programming, but are guaranteed by factory testing.
- *2. TA = 25°C and Vcc = 5.0 V.
- *3. This is not applied for W-version.

TERMINAL CAPACITANCE

 $(TA = 25^{\circ}C, VCC = +5.0 \text{ V}, VIN = +2.0 \text{ V}, f = 1 \text{ MHz})$

Parameter	Symbol	Тур.	Max.	Unit
Input Terminal Capacitance	CIN		10	pF
Output Terminal Capacitance	Соит	_	15	pF



4



FABRICATION TECHNOLOGY

INPUT/OUTPUT CIRCUITS

The inputs use Schottky TTL circuitry to achieve a fast response time. A PNP transistor is used in the first stage to minimize switching current. Protection diodes are also included.

The three-state outputs (high, low, and high-impedance states) combine the advantages of totem-pole outputs (high noise immunity, fast rise time, ample line-driving capacity) and direct connection to a bus-oriented system. Schottky TTL circuitry is used for fast operation. A PNP transistor in the output circuit minimizes the load on the chip enable circuitry.

MEMORY CELLS

The memory cells in the MB7238 are of the junction-shorting type, using DEAP technology. They are initially all in the 0 (low voltage) state. In this state, the cell's programmable element, a PN diode, blocks current flow. During programming, the diode's junction is shorted, allowing it to conduct current, thus permanently changing the cell's state to 1 (high).

By applying reverse current pulses to the diode's cathode, the temperature at the junction is raised. When the temperature reaches the point where the silicon and aluminum form a eutectic, the eutectic diffuses from the surface of the metal-silicon contact region to the anode of the PN diode, and shorts the junction. The power dissipation at the junction immediately drops to less than one fifth, thus lowering the temperature. This drop in temperature stops further diffusion of the eutectic. and protects the PNP transistor from destruction.

In the memory cell array, the word line islands are divided by IOP (Isolation by Oxide and Poly-silicon) passive isolation. Memory cells in the same island are divided by SVG (Shallow V-Groove) passive isolation. The vertically structured memory cells permit a high packing density.


PROGRAMMING

OVERVIEW (See Figure 7)

As shipped, all the bits in the MB7238 are in the 0 (low) state. In programming, individual cells are addressed and a programming current applied, to change that bit's state to 1. Only one bit at a time can be programmed, because the internal decoding circuitry can only sink one unit of programming current at a

The word containing the desired bit is first selected, using the normal address inputs. The decoded address lines turn on transistors Q1 and Q2. When the PVcE level is applied to the EA/Es input, the chip outputs are disabled, turning off transistor Q3. Programming pulses are applied to the output of the desired bit, eventually fusing the diode attached to Q1. At this point, if the output is read, it will be in the 1 (high) state. Two additional programming pulses are then applied, to ensure reliability.

Initial data is programmed in the same way, except that the address inputs are kept low, and INIT is applied to an INIT pulse, to select the initial data word rather than a PROM data word.



PROCEDURE

- 1) Apply power to the device (Vcc = 5 V, GND = 0 V).
- Set EA/Es low. Set INIT input high to select PROM data for programming, or set initialize inputs and address inputs low to select initial data.
- 3) Select the desired bit.
- 4) Apply a clock pulse.
- 5) Read the output to confirm that the desired bit is in fact 0. If not, go on to the next bit.
- 6) Raise the Vcc terminal to PVcc (7 V).
- 7) Raise the EA/Es terminal to PVCE (20 V).
- 8) Apply a clock pulse.
- 9) Apply a programming pulse (125 mA, 11 μ S) to the output (Qx) of the desired bit.
- 10) Return PVcc to a 5 V and PVcE to 0 V. And in case of initial data, apply an INIT pulse.
- 11) Apply a clock pulse.

- 12) After a delay of tPR (5 $\mu s),$ read the output voltage Vo.
 - a) If Vo is still low, repeat steps (6) through (12), allowing toyo (50 μ s) for each cycle, up to 100 times.
 - b) If Vo is high, apply two additional programming pulses, to ensure reliable retention.
- 13) If there are more bits to be programmed, repeat steps (3) through (12).

LIABILITY


Fujitsu performs an extensive series of tests to ensure device performance before shipping. However, 100% programmability is not guaranteed. Furthermore, it is imperative that the programming specifications be rigorously adhered to in order to achieve a satisfactory programming yield.

Fujitsu will not accept responsibility for any device found defective if it was not programmed according to these specifications. Devices returned to Fujitsu as defective must be accompanied by a complete truth table with clearly indicated locations of suspected defective memory cells.

CHANGING EA INPUT TO ES INPUT

The MB7238 has only one chip enable pin, EA, However, this can be changed to an Es input, by programming a special memory cell. The programming method is similar to that described above for PROM and initial data, the only differences

being that address line Ao is raised to 20 V, and programming pulses are applied only to output Qo. Also, when reading the output voltage to confirm programming, the state of the special memory cell is reflected in the outputs, Qo.



PROCEDURE

- 1) Apply power to the device (Vcc = 5 V, GND = 0 V).
- 2) Set EA low. Raise Ao to PVAO (20 V), and set all the other address lines low. Set the INIT input low.
- 3) Apply a clock pulse.
- 4) Read the Qo output to confirm that it is in fact 0. If not, no programming is necessary.
- 5) Raise the Vcc terminal to PVcc (7 V).
- 6) Raise the EA terminal to PVCE (20 V).
- 7) Apply a clock pulse.
- 8) Apply a programming pulse (125 mA, 11 µs) to output terminal Qo.
- 9) Return PVcc to 5 V and PVcE to 0 V.
- 10) Apply a clock pulse.


- 11) After a delay of tPR (5 µs), read the output voltage Vo.
 - a) If Vo is still low, repeat steps (5) through (11), allowing toyo (50 µs) for each cycle, up to 100 times.
 - b) If Vo is high, apply two additional programming pulses, to ensure reliable retention.

LIABILITY

Fujitsu performs an extensive series of tests to ensure device performance before shipping. However, 100% programmability is not guaranteed. Furthermore, it is imperative that the programming specifications be rigorously adhered to in order to achieve a satisfactory programming yield.

Fujitsu will not accept responsibility for any device found defective if is was not programmed according to these specifications. Devices returned to Fujitsu as defective must be accompanied by a complete truth table with clearly indicated locations of suspected defective memory cells.

MB7238RA-20/25 MB7238RA-25W MB7238RS-20/25 MB7238RS-25W



PROGRAMMING SPECIFICATIONS, DC


Parameter	Symbol	Min	Тур	Max	Unit
Input Low Voltage	VIL	0		0.8	٧
Input High Voltage	VIH	2.0	_	5.25	٧
Power-supply Voltage	Vcc	4.75	5.0	5.25	٧
Power-supply Current	lcc		200	-	mA
PVcc Power-supply Voltage	PVcc	6.7	7.0	7.3	٧
PVcc Power-supply Current	Plóc	_	_	300	mA
Programming Pulse Current	IPRG	120	_	130	mA
Programming Pulse Clamp Voltage	VPRG	20	20	22	٧
PVcE Pulse Voltage	PVcE	20	20	22	٧
PVcE Pulse Clamp Current	PICE	230	_	260	mA
PVAO Pulse Voltage	PVAO	10	-	22	٧
PVAO Pulse Clamp Current	Plao	10	_	_	mA
Reference Level for Output High Voltage	VREF	1.0	1.5	2.4	٧


PROGRAMMING SPECIFICATIONS, AC

Parameter	Symbol	Min	Max	Тур	Unit
Programming Pulse Cycle Time	toyo	40	50	60	με
Programming Pulse Width	tpw	10	11	- 12	με
Clock Pulse Width	tcw	0.5	-	-	με
Programming Pulse Rise Time	tr	_	_	2	μs
PVcc Pulse Rise Time	tr	_		2	με
PVcE Pulse Rise Time	tr	_		2	μs
Programming Pulse Fall Time	tf	_	_	2	μs
PVcc Pulse Fall Time	tr	_	_	2	μs
PVCE Pulse Fall Time	tf			2	μs
Input Setup Time	tsi	2		_	μs
PVcc Pulse Setup Time	tsv	2	-		μs
PVCE Pulse Setup Time	tsp	2	_	_	με
Programming Pulse Setup Time	tsw	2		-	με
Input Hold Time	tнı	2	_	_	με
PVcc Pulse Hold Time	th∨	2	_	_	με
PVCE Pulse Hold Time	tHP	2	_	_	μs
Clock Pulse Setup Time	tsc	5	_		μs
Clock Pulse Hold Time	tHC	5	-	_	μs
Init Pulse Setup Time	tsin	0.5	_	-	μs
Init Pulse Hold Time	tHIN	2	_	_	με
Init Pulse Width	tıw	0.5	-	_	με
Clock Pulse Rising Edge to Read Strobe Time	tPR	5	_	_	με
Number of Programming Pulses	n	_		100	pulses
Programming Time/Bit	_	120	_	6120	μs/bit
Number of Additional Programming Pulses	T -	2	_	2	pulses

TYPICAL PERFORMANCE CHARACTERISTICS


DC CHARACTERISTICS









MB7238RA-20/25 MB7238RA-25W MB7238RS-20/25 MB7238RS-25W











MB7238RA-20/25 MB7238RA-25W MB7238RS-20/25 MB7238RS-25W

PACKAGE DIMENSIONS




PACKAGE DIMENSIONS (Continued)





MB7238RA-20/25 MB7238RA-25W MB7238RS-20/25 MB7238RS-25W



PACKAGE DIMENSIONS (Continued)







Section 5

Quality and Reliability

Page

- 5-3 5-4
- Quality Control at Fujitsu Quality Control Flowchart

Quality Control at Fujitsu


Fujitsu's integrated circuits work. The reason they work is Fujitsu's single-minded approach to built-in quality and reliability, and its dedication to providing components and systems that meet exacting requirements allowing no room for failure.


Fujitsu's philosophy is to build quality and reliability into every step of the manufacturing process. Each design and process is scrutinized by individuals and teams of professionals dedicated to perfection.

The quest for perfection does not end on the Fujitsu factory floor. It extends to the customer's factory as well, where integrated circuits are subsystems of the customer's final product. Fujitsu emphasizes meticulous interaction between the individuals who design, manufacture, evaluate, sell, and use its products.

Quality control for all Fujitsu products is an integrated process that crosses all lines of the manufacturing cycle. The quality control process begins with inspection of all incoming raw materials and ends with shipping and reliability tests following final test of the finished product. Prior to warehousing, Fujitsu products have been subjected to the scrutiny of man, machine, and technology, and are ready to serve the customer in the designated application.

Quality Control Flowchart





Section 6 -


Ordering Information

Page

- 6-3 Product Marking
- Ordering Codes Package Codes 6-3
- 6-3


6

Product Marking



Note: Marking formats may vary, depending on the product. The country of origin appears on all finished parts.

Ordering Codes



MB Device type is designed by FJ


MBL Device type is single source contracted by FJ


Note: Regarding ordering code, please contact your Fujitsu sales office for more information.

Package Codes

Ceramic		
Package Type	Package Code	
LCC (Leadless Chip Carrier)	TV,CV	
PGA (Pin Grid Array)	CR	
DIP (Side Brazed) 1	С	
DIP (CERDIP) 2	Z	
Shrink DIP	сѕн	
Flatpack	ZF	
SOJ (Single Outline Junction)	Cl	

Plastic			
Package Type	Package Code		
LCC (Leadless Chip Carrier)	PV		
PLCC (Leaded Chip Carrier)	PD		
PGA (Pin Grid Array)	PR		
DIP (Dual in-line Package)	P,M		
Shrink DIP	PSH		
Flatpack	PF		
Single In-line, Straight Leads	PS		
Single In-line, Zig-zag Leads	PSZ,PZ		
SOJ (Single Outline Junction)	PJ		





Section 7

Sales Information

Page	
7-3	Introduction to Fujitsu
77	Integrated Circuits Corporate Headquarters
7-8	Sales Office Locations - USA
7-9	Representatives - USA
7-11	Representatives - Canada
7-11	Representatives - Mexico
7–11	Representatives - Puerto Rico
7-12	Distributors - USA
7–16	Distributors - Canada
7-17	Sales Office Locations - Europe
7-18	Distributors - Europe
7-20	Sales Office Locations - Pacific Asia
7-20	Representatives - Pacific Asia
7-21	Distributors - Pacific Asia

Introduction to Fujitsu

Fujitsu Limited

Fujitsu Limited, headquartered near Tokyo, Japan, is the largest supplier of computers in Japan and is among the top ten companies operating in Japan. Fujitsu is also one of the world's largest suppliers of telecommunications equipment and semiconductor devices.

Established in 1935 as the Communications Division spinoff of Fuji Electric Company Limited, Fujitsu Limited, in 1985, celebrated 50 years of service to the world through the development and manufacture of state-of-the-art products in data processing, telecommunications and semiconductors.

Fujitsu has five plants in key industrial regions in Japan covering all steps of semiconductor production. Five wholly-owned Japanese subsidiaries provide additional capacity for production of advanced semiconductor devices. Two additional facilities operate in the U.S. and one in Europe to help meet the growing worldwide demand for Fujitsu semiconductor products.

Fujitsu Microelectronics, Inc.

Fujitsu Microelectronics, Inc. (FMI), with headquarters in San Jose, California, was established in 1979 as a wholly-owned Fujitsu Limited subsidiary for the marketing, sales, and distribution of Fujitsu integrated circuit and component products. Since 1979, FMI has grown to include one research and development division, two marketing divisions, two manufacturing divisions and a subsidiary. FMI offers a complete array of semiconductor products for its customers.

The research and development division, Advanced Products Division (APD), using US-based engineering, has jointly developed RISC for Sun Microsystems and Ethernet®, a chip set used in local area networks. APD also markets a full line of SPARC™ RISC processors, peripheral chips, and evaluation boards, as well as EtherStar™, the first VLSI device to integrate both StarLan™ and Ethernet protocols into one device.

The Microwave and Optoelectronics Division (MOD) markets GaAs, FETs, and FET power amplifiers, lightwave and microwave devices, optical devices, emitters, and SI transistors.

Introduction to Fujitsu (Continued)

Fujitsu Microelectronics, Inc. (Continued)

The largest FMI marketing division is the Integrated Circuits Division (ICD).

Memory and programmable devices marketed by ICD include the following:

DRAMs

EPROMs

EEPROMs

NOVRAMs

CMOS masked ROMs

CMOS SRAMs

Bipolar PROMs

ECL RAMs

STRAMs (self-timed RAM)

Ultra High speed ECL/ECL-TTL Translator Circuits

Linear ICs and transistors

ASIC products offered by ICD include the following:

CMOS, ECL, and BiCMOS gate arrays

CMOS standard cells

Customer support and customer training for ASIC products are available through the following FMI design centers:

San Jose

Dallas

Atlanta

Chicago

Boston

Microcomputer and communications products offered by ICD include the following:

4-bit MCUs

8- and 16-bit MPUs

SCSI and controllers

DSPs

Prescalers

PLLs

Fujitsu Microelectronics, Inc. (Continued)

FMI's manufacturing divisions are in San Diego, California and Gresham, Oregon. The San Diego Manufacturing Division assembles and tests memory devices. In 1988, FMI opened the Gresham Manufacturing Division to manufacture ASIC products and DRAMs. This facility, when completed, will have one million square feet of manufacturing—the largest Fujitsu manufacturing plant outside Japan.

FMI's subsidiary, Fujitsu Components of America, markets connectors, keyboards, plasma displays, relays, and hybrid ICs.

Fujitsu Mikroelektronik GmbH (European Sales Center)

Fujitsu Mikroelektronik GmbH (FMG) was established in June, 1980, in Frankfurt, West Germany, and is a wholly-owned subsidiary of Fujitsu Limited, Tokyo. FMG is the sole representative of the Fujitsu Electronic Device Group in Europe. The wide range of ICs, LSI memories, microprocessors, and ASIC products are noted throughout Europe for design excellence and unmatched reliability. Branch offices are located in Munich, London, Paris, Stockholm, and Milan.

Fujitsu Microelectronics Ireland, Ltd. (European Production Center)

Fujitsu Microelectronics Ireland, Ltd. (FME) was established in 1980 in the suburbs of Dublin as Fujitsu's European Production Center for integrated circuits. FME assembles DRAMs, EPROMs, and other LSI memory products.

Introduction to Fujitsu (Continued)

Fujitsu Microelectronics, Ltd. (European Design Center)

Fujitsu Microelectronics, Ltd., Fujitsu's European VLSI Design Center, opened in October of 1983 in Manchester, England. The Design Center is equipped with highly sophisticated CAD systems to ensure fast and reliable processing of input data. An experienced staff of engineers is available to assist in all phases of the design process.

Fujitsu Microelectronics Pacific Asia Ltd. (Asian/Oceanian Sales Center)

Fujitsu Microelectronics Pacific Asia Ltd. (FMP) opened in August 1986 in Hong Kong as a wholly-owned Fujitsu subsidiary for sales of electronic devices to Asian and Southwest Pacific markets.

SPARC™ is a trademark of Sun Microsystems, Inc. Ethernet® is a registered trademark of Xerox Corporation. EtherStar™ is a trademark of Fujitsu Microelectronics, Inc. StarLAN™ is a trademark of AT&T.

Integrated Circuits Corporate Headquarters

FUJITSU LIMITED

Communications and Electronics

Marunouchi Headquarters 6-1, Marunouchi 1-chome Chiyoda-ku, Tokyo 100 Japan Tel: (03) 216-3211

Telex: 781-22833 FAX: (03) 213-7174

For integrated circuits marketing information please contact the following:

Japan

FUJITSU LIMITED

Integrated Circuits and Semiconductor Marketing Furukawa Sogo Bldg. 6-1, Marunouchi 1-chome Chiyoda-ku, Tokyo 100

Japan Tel: (03) 216-3211

Telex: 781-2224361 FAX: (03) 216-9771

North and South America

FUJITSU MICROELECTRONICS, INC.

Integrated Circuits Division 3545 North First Street San Jose, CA 95134-1804 USA

Tel: (408) 922-9000 Telex: 910-338-0190 FAX: (408) 432-9044 **Europe**

FUJITSU MIKROELEKTRONIK GmbH

Lyoner Strasse 44-48 Arabella Centre 9. OG D-6000 Frankfurt 71 Federal Republic of Germany

Tel: (069) 66320 Telex: 441963 FAX: (069) 6632122

Asia

FUJITSU MICROELECTRONICS PACIFIC ASIA LIMITED

805 Tsimshatsui Centre West Wing 66 Mody Road, Tsimshatsui East Kowloon, Hong Kong

Tel: (03) 732-0100 Telex: 31959 FUJIS HX FAX: (03) 722-7984

NORTHERN CALIFORNIA

Fujitsu Microelectronics, Inc. 10600 N. De Anza Blvd.

Suite 225

Cupertino, CA 95014 Tel: (408) 996-1600 FAX: (408) 725-8746

SOUTHERN CALIFORNIA

Fujitsu Microelectronics, Inc. Century Centre

2603 Main Street

Suite 510 Irvine, CA 92714

Tel: (714) 724-8777 FAX: (714) 724-8778

GEORGIA (Atlanta)

Fujitsu Microelectronics, Inc. 3500 Parkway Lane

Suite 210

Norcross, GA 30092 Tel: (404) 449-8539 FAX: (404) 441-2016

ILLINOIS (Chicago)

Fujitsu Microelectronics, Inc. One Pierce Place

Suite 910 Itasca, IL 60143-2681

Tel: (312) 250-8580 FAX: (312) 250-8591

MASSACHUSETTS (Boston)

Fujitsu Microelectronics, Inc.

75 Wells Avenue

Suite 5 Newton Center, MA 02159-3251

Tel: (617) 964-7080 FAX: (617) 964-3301

MINNESOTA (Minneapolis)

Fujitsu Microelectronics, Inc. 3460 Washington Drive

Suite 209

Eagan, MN 55122-1303 Tel: (612) 454-0323

FAX: (612) 454-0601

NEW JERSEY (Mt. Laurel)

Fujitsu Microelectronics, Inc. Horizon Corporate Center 3000 Atrium Way

Suite 100

Mt. Laurel, NJ 08054 Tel: (609) 727-9700 FAX: (609) 727-9797

NEW YORK (Hauppauge)

Fujitsu Microelectronics, Inc. 601 Veterans Memorial Highway

Suite P

Hauppauge, NY 11788-1054 Tel: (516) 361-6565 FAX: (516) 361-6480

OREGON (Portland)

Fujitsu Microelectronics, Inc. 5285 SW Meadows Road

Suite 222

Lake Oswego, OR 97035-9998

Tel: (503) 684-4545 FAX: (503) 684-4547

TEXAS (Dallas)

Fujitsu Microelectronics, Inc. 14785 Preston Road Suite 670

Dallas, TX 75240 Tel: (214) 233-9394 FAX: (214) 386-7917



7

Representatives — USA

Alabama

The Novus Group, Inc. 2905 Westcorp Blvd. Suite 120 Huntsville, AL 35805 Tel: (205) 534-0186 FAX: (205) 534-0186

Arizona

Aztech Component Sales Inc. 15230 N 75th Street Suite 1031 Scottsdale, AZ 85260 Tel: (602) 991–6300 FAX: (602) 991–0563

California

Harvey King, Inc. 6393 Nancy Ridge Drive San Diego, CA 92121 Tel: (619) 587-9300 FAX: (619) 587-0507

Infinity Sales, Inc. 4500 Campus Drive Suite 300

Newport Beach, CA 92660 Tel: (714) 833-0300 FAX: (714) 833-0303

Norcomp

3350 Scott Blvd., #24 Santa Clara, CA 95054 Tel: (408) 727-7707 FAX: (408) 986-1947

Norcomp

2140 Professional Drive Suite 200 Roseville, CA 95661

Tel: (916) 782-8070 FAX: (916) 782-8073

Colorado

Front Range Marketing 3100 Arapahoe Road Suite 404 Boulder, CO 80303 Tel: (303) 443-4780

FAX: (303) 447-0371

Connecticut

Conntech Sales, Inc. 182 Grand Street Suite 318 Waterbury, CT 06702 Tel: (203) 754-2823 FAX: (203) 573-0538

Florida

Semtronic Associates, Inc. 657 Maltland Avenue Altamonte Springs, FL 32701 Tel: (407) 831-8233 FAX: (407) 831-2844

Semtronic Associates, Inc. 1467 S. Missouri Avenue Clearwater, FL 33516 Tel: (813) 461-4675 FAX: (813) 442-2234

Semtronic Associates, Inc. 3471 NW 55th Street Ft. Lauderdale, FL 33309 Tel: (305) 731-2484 FAX: (305) 731-1019

Georgia

The Novus Group, Inc. 6115-A Oakbrook Pkwy Norcross, GA 30093 Tel: (404) 263-0320 FAX: (404) 263-8946

Idaho

Cascade Components 2710 Sunrise Rim Road Suite 130 Boise, ID 83705 Tel: (208) 343-9886 FAX: (208) 343-9887

Illinoi

Beta Technology 501 Mitchell Road Glendale Heights, IL 60139 Tel: (312) 790-9886 FAX: (312) 790-4078 Indiana

Fred Dorsey & Associates 3518 Eden Place Carmel, IN 46032 Tel: (317) 844-4842 FAX: (317) 844-4843

lowa

Electromec Sales 1500 2nd Avenue Sulte 205

Cedar Rapids, IA 52403 Tel: (319) 362-6413 FAX: (319) 362-6535

Kansas

C-Tron 805 S Clairborne Olathe, KS 66062 Tel: (913) 829-0073 FAX: (913) 829-0429

Maryland

Arbotek Associates 102 W. Joppa Road Towson, MD 21204 Tel: (301) 825-0775 FAX: (301) 337-2781

Massachusetts Mill-Bern Associates 2 Mack Road Woburn, MA 01801

Tel: (617) 932-3311 FAX: (617) 932-0511

FAX: (313) 499-0665

Michigan

Greiner Associates, Inc. 15324 E. Jefferson Avenue Suite 12 Grosse Point Park, MI 48230 Tel: (313) 499-0188

■ Representatives — USA (Continued)

Minnesota

Electromec Sales 1601 E Highway 13

Suite 200

Burnsville, MN 55337 Tel: (612) 894-8200 FAX: (612) 894-9352

Missouri C-Tron

3910 Old Highway 94 South

Suite 116

St. Charles, MO 63303 Tel: (314) 928-8078 FAX: (314) 447-5214

New Jersey

BGR Associates Evesham Commons 525 Route 73 Suite 100

Mariton, NJ 08053 Tel: (609) 983-1020 FAX: (609) 983-1879

Technical Applications & Marketing

91 Clinton Road Suite 1D

Fairfield, NJ 07006 Tel: (201) 575-4130 FAX: (201) 575-4563

New York

Quality Components 3343 Harlem Road Buffalo, NY 14225 Tel: (716) 837-5430 FAX: (716) 837-0662

Quality Components 116 Fayette Street Manlius, NY 13104 Tel: (315) 682-8885 FAX: (315) 682-2277 Quality Components 2318 Titus Ave.

Rochester, NY 14622 Tel: (716) 342-7229 FAX: (716) 342-7227

North Carolina

The Novus Group, Inc. 5337 Trestlewood Lane Raleigh, NC 27601 Tel: (919) 833-7771

FAX: (919) 856-1644

01.

Spectrum ESD 3947 Ray Court Road Morrow, OH 45152 Tel: (513) 899-3260 FAX: (513) 899-3260

Spectrum ESD 8925 Galloway Trail Novelty, OH 44072 Tel: (216) 338-5226 FAX: (216) 338-3214

Oregon

L-Squared Limited 15234 NW Greenbrier Pkwy Beaverton, OR 97006 Tel: (503) 629-8555 FAX: (503) 645-6196

Texas

Technical Marketing, Inc. 3320 Wiley Post Road Carrollton, TX 75006 Tel: (214) 387-3601 FAX: (214) 387-3605 Technical Marketing, Inc. 2901 Wilcrest Drive Suite 139 Houston, TX 77042 Tel: (713) 783-4497

FAX: (713) 783-5307 Technical Marketing, Inc. 1315 Sam Bass Circle

Suite B-3

Round Rock, TX 78681 Tel: (512) 244-2291 FAX: (512) 338-1596

Utah

Front Range Marketing 7050 Union Park Center Suite 440 Midvale, UT 84047 Tel: (801) 566-2500 FAX: (801) 566-2951

Washington

L-Squared Limited 105 Central Way Suite 203 Kirkland, WA 98033 Tel: (206) 827-8555 FAX: (206) 828-6102

Wisconsin Beta Technology 9401 W Beloit Street Suite 304C Milwaukee, WI 53227 Tel: (414) 543-6609

FAX: (414) 543-9288

Representatives — Canada

Pipe-Thompson Limited 5468 Dundas Street W. Suite 206 Islington, Ontario M9B 6

Islington, Ontario M9B 6E3 Tel: (416) 236-2355 FAX: (416) 236-3387 Pipe-Thompson Limited RR2 North Gower Ottawa, Ontario K0Z 2T0 Tel: (613) 258-4067 FAX: (613) 258-7649

Representatives — Mexico

Panamtek Cienfuegos #651 Col. Lindavista 07300 Mexico, D.F. Tel: (5) 586-8443 Telex: 1773470 ONVIME FAX: (36) 303115 Panamtek Av. Union No. 163-402 Sector Juarez 44100 Guadalajara, Jal. Tel: (36) 303029 Telex: 1773470 ONVIME

Representatives — Puerto Rico

Semtronic Associates Mercantil Plaza Building Suite 816 Hato Rey, Puerto Rico 00918 Tel: (809) 766-0700 Alabama Marshall Industries 3313 S. Memorial Highway Suite 121 Huntsville, AL 35801 (205) 881-9235

Arizona Insight Electronics 1515 W. University Drive Suite 103 Tempe, AZ 85281 (602) 829-1800

Marshall Industries 9830 S. 51st Street Suite B121 Phoenix, AZ 85044 (602) 496-0290

California Image Electronics 1342 Bell Avenue Tustin, CA 92680 (714) 259-0900

Insight Electronics 28035 Dorothy Drive Suite 220 Agoura, CA 91301 (818) 707-2100

Insight Electronics 3505 Cadillac Ave. Suite E1 Costa Mesa, CA 92626 (714) 556-6890

Insight Electronics 6885 Flanders Drive Suite G San Diego, CA 92126 (619) 587-9757

Marshall Industries 9710 Desoto Ave. Chatsworth, CA 91311 (818) 407-4100 Marshall Industries 9674 Telstar Ave. El Monte, CA 91731 (818) 459-5500

Marshall industries One Morgan Irvine, CA 92718 (714) 458-5308

Marshall Industries 336 Los Coches Street Milpitas, CA 95035 (408) 942-4600

Marshall Industries 3039 Kilgore Ave. Rancho Cordova, CA 95670 (916) 635-9700

Marshall Industries 10105 Carroll Canyon Road San Diego, CA 92131 (619) 578-9600

Merit Electronics 2070 Ringwood Avenue San Jose, CA 95131 (408) 434-0800

Western Microtechnology 1637 North Brian Orange, CA 92667 (714) 637-0200

Western Microtechnology 6837 Nancy Ridge Drive San Diego, CA 92121 (619) 453-8430

Western Microtechnology 12900 Saratoga Ave. Saratoga, CA 95070 (408) 725-1660

Colorado Marshall Industries 12351 N. Grant Road Suite A Thornton, CO 80241 (303) 451-8383 Connecticut
Marshall Industries
20 Sterling Drive
Wallingford, CT 06492
(203) 265-3822

Milgray Electronics 378 Boston Post Road Orange, CT 06477 (203) 795-0711

Florida Etek Electronics 1490 N.W. 79th Ave. Miaml, FL 33126 (305) 593-1188

Marshall Industries 380 S. Northlake Blvd Suite 1024 Altamonte Springs, FL 32701 (407) 767-8585

Marshall Industries 2700 W. Cypress Creek Rd. Suite C 106 Ft. Lauderdale, FL 33309 (305) 977-4880

Milgray Electronics 1850 Lee Road Suite 104 Winter Park, FL 32789 (407) 647-5747

Reptron Electronics 33320 N.W. 53rd Street Suite 206 Ft. Lauderdale, FL 33309 (305) 735-1112

Reptron Electronics 14501 McCormick Drive Tampa, FL 33626 (813) 855-2351 Georgia Marshall Industries 5300 Oakbrook Pkwy Suite 146 Norcross, GA 30093 (404) 923-5750

Milgray Electronics 3000 Northwoods Parkway Suite 270 Norcross, GA 30071 (404) 446-9777

Reptron Electronics 3040 H Business Park Drive Norcross, GA 30071 (404) 446-1300

Illinois Classic Components 3336 Commercial Ave. Northbrook, IL 60062 (312) 272-9650

Marshall industries 50 E. Commerce Dr. Suite I Schaumburg, IL 60173 (312) 490-0155

Milgray Electronics 3223 N. Wilkey Road Arlington Heights, IL 60004 (312) 253-1573

Reptron Electronics 1000 E. State Hwy Suite K Schaumburg, IL 60173 (312) 882-1700

Indiana Marshall Industries 6990 Corporate Drive Indianapolis, IN 46278 (317) 297-0483 Kansas Marshall Industries 8321 Melrose Drive Lenexa, KS 66214 (913) 492-3121

Milgray Electronics 6901 W. 63rd Street Overland Park, KS 66202 (913) 236-8800

Maryland Marshall Industries 2221 Broadbirch Suite G Silver Springs, MD 20910 (301) 622-1118

Milgray Electronics 9801 Broken Land Parkway Columbia, MD 21045 (301) 995-6169

Vantage Electronics 6925 R. Oakland Mills Road Columbia, MD 21045 (301) 720-5100

Massachusetts Interface Electronics 228 South Street Hopkinton, MA 01748 (508) 435-6858

Marshall Industries 33 Upton Drive Wilmington, MA 01887 (508) 658-0810

Milgray Electronics 187 Ballardvale Street Wilmington, MA 01887 (508) 657-5900

Western Microtechnology 20 Blanchard Road 9 Corp. Pl Burlington, MA 01803 (617) 273-2800 Michigan Marshall Industries 31067 Schoolcraft Rd. Livonia, MI 48150 (313) 525-5850

Reptron Electronics 34403 Glendale Livonia, MI 48150 (313) 525-2700

Minnesota Marshall Industries 3955 Annapolis Lane Plymouth, MN 55447 (612) 559-2211

Reptron Electronics 5929 Baker Road Minnetonka, MN 55345 (612) 938-0000

Missouri Marshall Industries 3377 Hollenberg Drive Bridgeton, MO 63044 (314) 291-4650

New Jersey Marshall Industries 101 Fairfield Road Fairfield, NJ 07006 (201) 882-0320

Marshall Industries 158 Gaither Drive Mt. Laurel, NJ 08054 (609) 234-9100

Milgray Electronics 3002 Greentree Exec. Campus Suite B Mariton, NJ 08053 (609) 983-5010

Vantage Electronics 23 Sebago Street P.O. Box 2939 Clifton, NJ 07015 (201) 777-4105

■ Distributors — USA (Continued)

New York Marshall Industries 275 Oser Avenue Hauppauge, NY 11788 (516) 273-2424

Marshall Industries 129 Brown Street Johnson City, NY 13790 (607) 798-1611

Marshall Industries 1280 Scottsville Road Rochester, NY 14624 (716) 235-7620

Mast Distributors 95 Oser Avenue P.O. Box 12248 Hauppauge, NY 11788 (516) 273-4422

Micro Genesis 90-10 Colin Drive Holbrook, NY 11741 (516) 472-6000

Milgray Electronics 77 Schmitt Blvd. Farmingdale, NY 11735 (516) 420-9800

Milgray Electronics 1200 A Scottsville Rd. Rochester, NY 14624 (716) 235-0830

Vantage Electronics 1041 G West Jericho Turnpike Smithtown, NY 11787 (516) 543-2000

North Carolina Marshall Industries 5224 Greens Dairy Road Raleigh, NC 27604 (919) 878-9882 Ohio Marshall Industries 3520 Park Center Drive Dayton, OH 45414 (513) 898-4480

Marshall Industries 30700 Bain Bridge Road Unit A Solon, OH 44139 (216) 248-1788

Milgray Electronics 6155 Rockside Road Cleveland, OH 44131 (216) 447-1520

Reptron Electronics 404 E. Wilson Bridge Road Suite A Worthington, OH 43085 (614) 436-6675

Oklahoma Radio Inc. 1000 South Main Tulsa, OK 74119 (918) 587-9123

Oregon Marshall Industries 9705 S.W. Gemin Drive Beaverton, OR 97005 (503) 644-5050

Western Microtechnology 1800 N.W. 169th Place Suite B300 Beaverton, OR 97006 (503) 629-2082

Pennsylvania Marshall Industries 701 Alpha Drive, #240 Pittsburgh, PA 15238 (412) 963-0441 Texas Insight Electronics 1778 N. Plano Road Suite 320 Richardson, TX 75081 (214) 783-0800

Marshall Industries 8504 Cross Park Drive Austin, TX 78754 (512) 837-1991

Marshall industries 2045 Chenault Carrollton, TX 75006 (214) 233-5200

Marshall Industries 7250 Langtry Houston, TX 77040 (713) 895-9200

Milgray Electronics 17060 Dallas Parkway Suite 105 Dallas, TX 75248 (214) 248-1603

Utah Marshall Industries 466 Lawndale Drive Suite C Salt Lake City, UT 84115 (801) 485-1551

Milgray Electronics 4190 S. Highland Drive Suite 102 Sait Lake City, UT 84124 (801) 272-4999 Washington Marshall Industries 11715 N. Creek Parkway Suite 112 Bothell, WA 98011 (206) 486-5747

Western Microtechnology 14636 N.E. 95th Street Redmond, WA 98052 (206) 881-6737 Wisconsin Classic Components 2925 S. 160th Street New Berlin, WI 53151 (414) 786-5300

Marsh Electronics 1563 S. 101st Street Milwaukee, WI 53214 (414) 475-6000 Marshall Industries 20900 Swenson Drive Suite 150 Waukesha, WI 53186 (414) 797-8400

Distributors — Canada

British Columbia ITT Industries 3455 Gardner Court Burnaby, B.C. V5G 4J7 (604) 291-1227

Space Electronics 1695 Boundry Road Vancouver, B.C. V5K 4X7 (604) 294-1166

Ontario ITT Industries 300 North Rivermede Road Concord, ON L4K 2Z4 (416) 736-1114 Marshall Industries 4 Paget Road Unit 10 & 11 Framton, ON L6T 5G3 (416) 458-8046

Milgray Electronics 150 Consumers Road Suite 502 Willowdale, ON M2J 4R4 (416) 756-4481 Quebec Marshall Industries 3869 Sources Blvd. Suite 207 D.D.O., QUE H9B 2A2 (514) 683-9440

Space Electronics 5651 Rue Ferrier Street Montreal, QUE H4P 2K5 (514) 697-8676

Sales Office Locations — Europe

France Fujitsu Immeuble le Trident

3-5, Voie Felix Eboue F-94024 Creteil Cedex

Tel: (1)42078200 Telex: 262861 FAX: (1)42077933

North Germany

Fujitsu Mikroelektronik GmbH Lyoner Strasse 44-48 Arabella Center 9. OG D-6000 Frankfurt 71 Tel: (069)66320

Telex: 411963 FAX: (069)6632122

South Germany Fujitsu Mikroelektronik GmbH

Arbeostrasse 5 D-8057 Eching Tel: (089)319090 Telex: 5213905 FAX: (089)31909922 Fujitsu Mikroelektronik GmbH Am Joachimsberg 10-12 D-7033 Herrenberg Tel: (07032) 4085 FAX: (07032) 4088

Italy

Fujitsu Microelectronics

Italia S.R.L.

Centro Direzionale Milanofiori Strada 4 - Palazzo A/2

I-20094 Milano Tel: (2)8246170/176 Telex: 318546 FAX: (2)8246189

Netherlands Fujitsu Benelux Europalaan 6/B 5623 LJ Eindhoven Tel: (040)447440 Telex: 59265

FAX: (040)444158

Scandinavia Fujitsu Microelectronics Ltd. Torggatan 8

17154 Solna Tel: (8)7646365 Telex: 13411 FAX: (8)280345

United Kingdom Fujitsu Microelectronics Ltd. Hargrave House

Belmont Road Maidenhead Berkshire SL6 6NE Tel: (0628)76100 Telex: 848955 FAX: (0628)781484

Distributors — Europe

Austria Eljapex Handelsges. MBH

Eitnergasse 6 1232 Wien Tel: (222)861531

Telex: 112344 FAX: (222)863211200

MHV/EBV Elektronik Diefenbachgasse 35/6 1150 Wien

Tel: (222)838519 Telex: 134946 FAX: (222) 838530

Belgium Eriat SA

83, Rue des Fraisiers 4410 Herstal Vottem Tel: (41)271993 Telex: 41782 FAX: (41)278085

MHV/EBV Elektronik Excelsiorlaan 35 Avenue Excelsion 35 1930 Zaventem Tel: (2)7209936 Telex: 62590

Denmark

FAX: (2)7208152

Nordisk Elektronik AS Transformervej 17 2730 Herlev

Tel: (2)842000 Telex: 35200 FAX: (2)921552

Finland Gadelius OY Kaupintie 18 00440 Helsinki

Tel: (90)5626644 Telex: 121274 FAX: (90)5626196

Aspecs OY Myyrmaentie 2 A 01600 Vantaa Helsinki Tel: (90)5668686 France

12, Avenue des Pres 78180 Montigny le Bretonneux

Tel: (1)30575040 Telex: 689423 FAX: (1)30571863

Microram

6, Rue le Corbusier Silic 424 94583 Rungis Cedex Tel: (1)46868170 Telex: 2265909 FAX: (1)45605549

Germany Eljapex GmbH

Felsenauerstr. 18 7890 Waldshut-Tiengen Tel: (07751)2035 Telex: (07751)6603

Micro Halbleiter GmbH Jagerweg 10 8012 Ottobrunn Tel: (089)6096068 Telex: 5213807 FAX: (089)6093758

Italy Unidis Group Bologna Malpassi SRL Via Baravelli, 1

40012 Calderara di Reno Tel: (051)727252 Telex: 583118 FAX: (051)727515

Unidis Group Torino PCM SnC Via Piave 54/B 10099 Rivoli Tel: (011)9532256

FAX: (011)9534238

Netherlands MHV/EBV Elektronik Planetenbaan 2 3606 AK-Maarssenbroek Tel: (3465)62353 Telex: 76089

FAX: (3465)64277

P & T Electronics B.V. Esse Baan 77 P.O. Box 329 2908 LJ Capelle A/D Ijssel

Tel: 104501444 Telex: 26096

Norway Odin Electronics AS Postboks 72 Edv. Griegsvel 2 1472 Fjellhamar Tel: (02)703730 Telex: 19732 FAX: (02)700310

FAX: 104507092

Republic of Ireland
Allied Semiconductors International

Ltd.
Unit 1
Distribution Park
Shannon Industrial Estate
Shannon

Co. Clare Tel: (61)61777 Telex: 70358 FAX: (61)363141

Spain Comelta S.A. Pedro IV-84, 5 PI 08005 Barcelona Tel: (93)3007712 Telex: 51934 FAX: (93)3005156 Comelta S.A. Emilio Munoz 41 Nave 1-1-2 28037 Madrid Tel: (1)7543001 Telex: 42007 FAX: (1)7542151

Sweden Martinsson Elektronik AB Box 9060 Instrumentvagen 16 12609 Hagersten Tel: (8)7440300 Telex: 13077 FAX: (8)7443403 Switzerland Eljapex AG Hardstrasse 72 5430 Wettingen Tel: (56)275777 Telex: 826300 FAX: (56)261486

United Kingdom Hawke Components Amotex House 45 Hanworth Road Sunbury on Thames Middlesex TW16 5DA Tel: (0197)97799

Telex: 923592 FAX: (9327)87333 Pronto Electronic Systems Ltd. City Gate House 399/425 Eastern Avenue Gants Hills liford Essex IG2 6LR Tel: (15)546222

Telex: 8954213

FAX: (15)183222

Taiwan

Fujitsu Microelectronics Pacific Asia Limited

1906 No. 333 Keelung Road Sec.1

Talpel, Talwan 10548 Republic of China Tel: (02) 757-6548 Telex: 17312 FMPTPI FAX: (02) 757-6571 Singapore Fujitsu Electronics PTE Ltd. 7500A Beach Road 05-301/2, The Plaza Singapore 0719 Tel: 2961818

Telex: RS55573 FESPL

FAX: 2981571

■ Representatives — Pacific Asia

Australia

Pacific Microelectronics PTY Ltd.
Suite 7, 1st Floor, Westleigh Centre
Eucalyptus Drive, Westleigh N.S.W. 2120
Australia

Tel: 2-481-0065 FAX: 2-484-4460 Korea KMI. Corporation 3RD/F, Bangbae Station Bldg. 981-15 Bangbae 3-Dong Shucho-gu, Seoul C.P.O. Box 7981 Korea

Tel: 2-588-2011/6 Telex: K25981 KMLCORP FAX: 2-533-2986

Distributors — Pacific Asia

Hong Kong

Famint Ltd.

Room 1502, No. 111 Leighton Road

Causeway Bay, Hong Kong Tel: 5-760130 / 5-760146

FAX: 5-765619

Tektron Electronics Ltd.

1702, Bank Centre, 636 Nathan Road

Kowloon, Hong Kong Tel: 3-880629

Telex: 38513 TEKHL

FAX: 123-40746 / 3-7234029

Cony Electronics PTE Ltd.

10 Jalan Besar 03-25 Sim Lim Tower

Singapore 0820

Tel: 2962111

Telex: CONY RS34808

FAX: 2960339

Famint Electronics Ltd.

7500A Beach Road, 01/302

The Plaza Singapore 0719 Tel: 2984566

Telex: RS37295 FAMINT

FAX: 2972597

Advance Microelectronics Co., Ltd.

5/F., No. 52 Tien Tsin Street

Taipei, Taiwan Republic of China

Tel: (02) 5613361

Telex: 12284 ADVMICRO

FAX: (02) 5635958

Fametech Inc.

2/F, No. 298, Sec. 5 Nanking E. Road

Taipei, Taiwan, Republic of China

Tel: (02) 7670101

Telex: 27271 COMMOTEK

FAX: (02) 7617743

Famint Co., Ltd.

Room 9-3, 9/F. No. 106 Sec. 2

Chang An East Road

Taipei, Taiwan Republic of China

Tel: (02) 5051963

FAX: (02) 5080385

Alphanumeric Index

Bipolar Memory Products

Alphanumeric Index: Bipolar Memory Products

MB7111E/H/L	MBM100470A-7
MB7113E/L 4–67	MBM100470A-10/-15
MB7114E/H/L MB7115E/H/L 4–87	MBM100474A-5/-7
MB7113E/H/Y/L	MBM100474A-10/-15 1-131
MB7117E/H/L	MBM100476LL-9
MB7118E/H/L MB7121E/H/L 4–119	MBM100476RL-9 3-81
MB7122E/H/Y/L	MBM100476RR-93-71
MB7123E/H/L 4–135	MBM100480–15/–25 1–173
MB7124E/H/Y/L	MBM100480A-8
MB7127E/H/L	MBM100480A-10
MB7131E/H/L/-SK 4-167	MBM100484-15
MB7132E/H/Y/L/-SK	MBM100484A-10
MB7133E/H	MBM100486LL-13
MB7137E/H/-SK 4-199	MBM100486RL-133-121
MB7138E/H/Y/-SK	MBM100486RR-13
MB7142E/H 4–215	MBM100490-15/-25 1-285
MB7144E/H 4–231	MBM101C500-152-39
MB7151E/H	MBM10422A-5/-7 1-31
MB71A38-25/-35 4-263	MBM10423LL-6
MB71C44-35/-45 4-277	MBM10470A-71-47
MB71C46-35/-45 4-293	MBM10470A-10/-15/-20
MB7226RA/RS-20/-25/LW 4-307	MBM10474A-5/-7
MB7232RA/RS-20/-25/W 4-323	MBM10476LL-9
MB7238RA/RS-20/-25/W 4-339	MBM10476RL-9
MB7700H Series 3-123	MBM10476RR-9
MBM10A474-3 1-87	MBM10480-15/-25 1-141
MBM10A484-5 1-213	MBM10480A-81-153
MBM10C490-15 2-3	MBM10480A-10
MBM10C494-15 2-21	MBM10484-151-205
MBM10C500-15 2-31	MBM10484A-8 1-219
MBM100A484-5 1-271	MBM10484A-10 1-229
MBM100C490-15 2-13	MBM10486LL-13 3-91
MBM100C494–15 2–29	MBM10486RL-13
MBM100C500-15 2-47	MBM10486RR-13 3-103
MBM100C504-15 2-55	MBM10490-15/-25
MBM100422A-5/-7 1-39	MBM10494-71-293
MBM100423LL-6 3-15	MBM93419 1–299

1-4



ECL RAMs

BiCMOS RAMs

Application-Specific RAMs

Programmable ROMs

Quality and Reliability

Ordering Information

Sales Information

		v	

FUJITSU LIMITED

Communications and Electronics

Marunouchi Headquarters

6-1 Marunouchi 1-chome

Chiyoda-ku, Tokyo 100, Japan Tel: National (03) 216-3211

International (011) (01) (0) 01

International (011) (81) (3) 216-3211 Telex: 781-22833

FAX: 011-81-3-213-7174

For further information, please contact

Japan

FUJITSU LIMITED

Integrated Circuits and Semiconductor Marketing

Furukawa Sogo Bldg. 6-1 Marunouchi, 1-chome, Chiyoda-ku

Tokyo 100, Japan

Tel: National (03) 216-3211

International (011) (81) (3) 216-3211

Telex: 781-222-4361

FAX: (011) (81) (3) 216-9771

Europe

FUJITSU MIKROELEKTRONIK GmbH

Arabella Centre 9.0G Lyoner Straße 44-48

D-6000 Frankfurt am Main 71, ER. Germany

Tel: (069) 66320

Telex: 411963

FAX: (069) 6632122

Asia

FUJITSU MICROELECTRONICS PACIFIC ASIA LIMITED

805 TsimShaTsui Centre

West Wing 66 Mody Road

Kowloon, Hong Kong

Tel: (852) (3) 732-0100

Telex: 31959 FAX: (852) (3) 772-7984

North and South America FUJITSU MICROELECTRONICS, INC.

Integrated Circuits Division

3545 North First Street

5545 North Flist Street

San Jose, California 95134 U.S.A. Tel: (408) 922-9000

Telex: 910-338-0190

FAX: (408) 432-9044