
M37732 Group M37730 Group

USER'S MANUAL





Preface

This manual describes the hardware of the Mitsubishi CMOS 16-bit microcomputers M37732 group and M37730 group. After reading this manual, the user should be able to fully utilize the functions of the microcomputers of M37732 group and M37730 group.

For details concerning the software for the M37732 group and M37730 group, refer to the MELPS 7700 SOFTWARE MANUAL. For details concerning the development support tools (assembler, option boards), refer to the respective operation manuals.

Table of contents

CHAPTER 1. DESCRIPTION	
1.1 M37732 group	3
1.2 Performance overview	4
1.3 Pin configuration	5
1.4 Pin description	6
1.5 Block diagram	
•	
CHAPTER 2. FUNCTIONAL DESCRIPTION	
2.1 Central processing unit (CPU)	
2.1.1 Accumulator (Acc)	
2.1.2 Index register X (X)	
2.1.3 Index register Y (Y)	10
2.1.4 Stack pointer (S)	
2.1.5 Program counter (PC)	
2.1.6 Program bank register (PG)	
2.1.7 Data bank register (DT)	14
2.1.8 Direct page register (DPR)	
2.1.9 Processor status register (PS)	15
2.2 Internal bus interface	
2.2.1 Internal bus interface overview	
2.2.2 Bus interface unit functions	
2.2.3 Bus interface unit operations	
2.2.4 Data read/write operations	
2.3 Addressable memory space	
2.3.1 Banks	
2.3.2 Direct page	
2.4 Memory allocation	
2.4.1 SFR (Special Function Registers), internal RAM, external memory area	24
2.4.2 Processor mode	27
2.4.3 External memory area bus control	
2.5 Input/Output pins	
2.5.1 Programmable I/O ports	
2.5.2 Ports P4–P8 functions	
2.5.3 Pin functions	
2.6 Interrupts	
2.6.1 Interrupt functions	
2.6.2 Sources of interrupts	
2.6.3 Interrupt control	
2.6.4 Interrupt priority level	
2.6.5 Interrupt priority level detection circuit	
2.6.6 Interrupt priority level detection time	
2.6.7 Interrupt processing sequence	
2.6.8 Returning from an interrupt service routine	
2.6.9 Multiple interrupts	
2.6.10 Interrupt response time and interrupt delay time	
[Precautions when using interrupts]	
[i recautions when using interrupts]	

	2.7 Timer A	58
	2.7.1 Timer A description	58
	2.7.2 Block description	
	2.7.3 Timer mode	
	[Precautions when using timer mode]	
	2.7.4 Event counter mode	
	[Precautions when using event counter mode]	78
	2.7.5 One-shot pulse mode	
	[Precautions when using one-shot pulse mode]	
	2.7.6 Pulse width modulation (PWM) mode	
	[Precautions when using PWM mode]	
	2.8 Timer B	
	2.8.1 Timer B description	
	2.8.2 Block description	
	2.8.3 Timer mode	
	2.8.4 Event counter mode	
	2.8.5 Pulse period/pulse width measurement mode	
	[Precautions when using timer B]	
	2.9 Pulse output function	104
	2.9.1 Pulse output function overview	104
	2.9.2 Block description	
	2.9.3 Operation description	
	[Precautions when using pulse output function (pulse output port mode)]	121
	2.10 Serial I/O	121
	2.10.1 Serial I/O description	122
	2.10.2 Block description	
	2.10.3 Clock synchronous serial I/O	
	[Precautions during clock sychronous serial I/O receive]	
	2.10.4 Clock asynchronous serial I/O (UART)	144 4 <i>AE</i>
	2.10.5 Sleep mode	145 4 <i>57</i>
	2.11 A-D converter	
	2.11.1 A-D converter overview	
	2.11.2 Block description 2.11.3 Successive approximation conversion	159
	2.11.4 A-D conversion mode	
	[Precautions when using A-D converter]	
	2.12 Watchdog timer	
	2.12.1 Operation description	
	2.13 Hold function	
	2.14 Ready function	1/6
О Ц /	ADTED A DECET	
CHA	APTER 3. RESET 3.1 Reset	470
	3.1 neset	1/8
	3.1.1 Reset operation	
	3.1.2 Internal registers state at reset	
	3.1.3 Bus state during reset	
	3.2 Reset circuit	
	3.3 Software reset	183
СП.	APTER 4. OSCILLATING CIRCUIT	
υ Π/	4.1 Oscillating circuit	100
	4.1.1 Circuit using a ceramic resonator or a crystal resonator	
	4.1.2 External clock input circuit	
	7.2 Older generaling circuit	187

CHAPTER 5. ELECTRICAL CHARACTERISTICS	
5.1 Electrical characteristics	190
5.1.1 Absolute maximum ratings	190
5.1.2 Recommended operating conditions	191
5.1.3 Electrical characteristics and A-D converter characteristics	
5.1.4 Timing requirements	
5.1.5 Switching characteristics	
5.1.6 Equations for calculating the parameters	
5.1.7 Timing diagrams	
CHAPTER 6. STANDARD CHARACTERISTICS	
6.1 Standard characteristics	
6.1.1 Standard port characteristics	
6.1.2 Icc-f(X _{IN}) standard characteristics	
6.1.3 A-D converter standard characteristics	210
CHAPTER 7. LOW SUPPLY VOLTAGE VERSION	
7.1 Description	212
7.1.1 Low supply voltage version	
7.1.2 Performance overview	
7.1.3 Pin description	
7.1.4 Block diagram	
7.2 Functional description	
7.2.2 Oscillating circuit	
· · · · · · · · · · · · · · · · · · ·	
7.3 Electrical characteristics	
7.3.1 Absolute maximum ratings	
7.3.2 Recommended operating conditions	
7.3.3 Electrical characteristics and A-D converter characteristics	
7.3.4 Timing requirements	
7.3.5 Switching characteristics	
7.3.6 Equations for calculating the parameters	
7.3.7 Timing diagrams	
7.4 Standard characteristics	
7.4.1 Standard port characteristics	
7.4.2 lcc-f(Xin) standard characteristics	
7.4.3 A-D converter standard characteristics	237
CHAPTER 8. M37730 GROUP	
8.1 Description	240
8.1.1 M37730 group	
8.1.2 Performance overview	
8.1.3 Pin configuration	
8.1.4 Pin description	
8.1.5 Block diagram	
8.2 Functional description	
8.2.1 Addressable memory space	
8.2.2 Memory allocation	
8.2.3 Input/Output pins	
8.2.4 Interrupts	
8.2.5 Timer A, Timer B	
8.2.6 Pulse output function	
8.2.7 Serial I/O	
8.2.8 Watchdog timer, Hold, Ready function	
8.2.9 Reset	270

8.3 Electrical characteristics	272
8.3.1 Absolute maximum ratings	
8.3.2 Recommended operating conditions	273
8.3.3 Electrical characteristics	274
8.3.4 Timing requirements	
8.3.5 Switching characteristics	
8.3.6 Equations for calculating the parameters	282
8.3.7 Timing diagrams	
Jion I illing dag and illining	
CHAPTER 9. APPLICATION	
9.1 Memory connection	290
9.1.1 Memory connection model	
9.1.2 Memory access time calculation	
9.1.3 Memory connection precautions	
9.1.4 Connection to devices that request long access tim	
9.1.5 Memory connection examples	
9.2 I/O expansion	
9.2.1 I/O expansion model	
9.2.2 I/O expansion examples	
9.3 Low supply voltage version applications	
9.3.1 Memory connection	
9.4 Power saving	
9.4.1 Wait mode	
9.4.2 Stop mode	
9.5 Pulse motor control application	
9.6 Application system examples	
9.7.1 Hardware definition examples	
9.7.2 Initialization examples	
9.7.3 Timer setting examples	
9.7.4 Pulse output port mode setting examples	
9.7.5 Serial I/O modes setting examples	
9.7.6 A-D conversion modes setting examples	
9.7.7 Interrupt processing examples	
9.7.8 Watchdog timer setting examples	
9.7.9 Software timer setting examples	
9.7.10 Interrupt vector table setting example	364
APPENDIX	
Appendix 1. SFR area memory map	366
Appendix 2. Control registers	
Appendix 2. Control registers	
Appendix 4. Package outlines	387
Appendix 5. Setting example of unused pins	390
Appendix 6. Print foot pattern examples	391
Appendix 7. System development precautions	399
Appendix 8. M66800SP/FP	
Appendix 9. Machine instructions	
Appendix 10 Instruction code table	A16

List of figures

CHAPTER 1.DESCRIPTION	
Fig. 1.3.1 M37732S4FP pin configuration (top view)	5
Fig. 1.5.1 M37732S4FP block diagram	8
CHARTER A CHINOTIONAL DECORIDATION	
CHAPTER 2.FUNCTIONAL DESCRIPTION	
Fig. 2.1.1 CPU registers structure	
Fig. 2.1.2 Stored registers when an interrupt request is accepted	
Fig. 2.1.3 Program counter PC and program bank register PG	
Fig. 2.1.4 Setting example of direct page with the direct page register (DPR)	
Fig. 2.1.5 Processor status register structure	
Fig. 2.2.1 Bus interface unit block diagram	
Fig. 2.2.2 BIU registers	
Fig. 2.2.3 Bus interface unit operating waveform	
Fig. 2.3.1 Addressable memory space	
Fig. 2.4.1 Memory map	
Fig. 2.4.2 SFR area memory map	
Fig. 2.4.3 Processor mode register structure	
Fig. 2.4.4 Effect of wait bit for external area access (when BYTE pin="L"level)	
Fig. 2.5.1 Memory allocation of direction registers and port registers	
Fig. 2.5.2 Port Pi (i=4 to 8) direction registers structure	
Fig. 2.5.3 Relationship between port registers and pins	
Fig. 2.5.4 Port peripheral circuits	
Fig. 2.5.5 Relationship between address bus and output pins	
Fig. 2.5.6 Relationship between data bus and I/O pins (when BYTE pin="L" level)	
Fig. 2.5.7 Bus timing when external bus width is 16 bits (when BYTE pin="L" level)	
Fig. 2.5.8 Relationship between data bus and I/O pins (when BYTE pin="H" level)	3/
Fig. 2.5.9 Bus timing when external bus width is 8 bits (when BYTE pin="H" level)	
Fig. 2.6.1 Interrupt mechanism	
Fig. 2.6.2 State of the stack area when an interrupt request is accepted	
Fig. 2.6.3 Interrupt control register memory map	
Fig. 2.6.4 Interrupt control register structure	
Fig. 2.6.5 Hardware controlled interrupt priority levels	
Fig. 2.6.6 Interrupt priority level detection circuit	
Fig. 2.6.7 Interrupt priority level detection model	
Fig. 2.6.8 Interrupt priority level detection time	
Fig. 2.6.9 Interrupt processing sequence	
Fig. 2.6.10 INTACK sequence timing	52
Fig. 2.6.11 Register storing operation	53
Fig. 2.6.12 Multiple interrupt mechanism	
Fig. 2.6.13 Interrupt response time and interrupt delay time	
Fig. 2.6.14 INT: Interrupt during level sense mode	
Fig. 2.6.15 Repeating INT: interrupt (level sense)	
Fig. 2.6.16 INTi interrupt control register setting flow	57

Fig. 0.7.4 Times Ai block diagram	EΛ
Fig. 2.7.1 Timer Ai block diagram	
Fig. 2.7.2 Count start flag register structure	
Fig. 2.7.3 One-shot start flag register structure	
Fig. 2.7.4 Up-down flag register structure	
Fig. 2.7.5 Timer Ai mode register structure	
Fig. 2.7.6 Timer Ai interrupt control register structure	
Fig. 2.7.7 Relationship between port P5 and P6 direction registers and timer pins	
Fig. 2.7.8 Timer Ai mode register structure in timer mode	
Fig. 2.7.9 Setting example of the timer mode related registers	
Fig. 2.7.10 Timer mode operation diagram (neither pulse output nor gate function)	
Fig. 2.7.11 Timer operation example when the gate function is selected	
Fig. 2.7.12 Timer operation example when the pulse output function is selected	
Fig. 2.7.13 Reading the timer Ai register	71
Fig. 2.7.14 Timer Ai mode register structure in event counter mode	73
Fig. 2.7.15 Up-down flag register structure	73
Fig. 2.7.16 Setting example of the event counter mode related registers	74
Fig. 2.7.17 Event counter mode operation diagram (when up-down switching factor selection bit is "0")	
Fig. 2.7.18 Timer Aj mode register (j=2 to 4) when two-phase pulse signal processing function is selected	
Fig. 2.7.19 Timers A2 and A3 two-phase pulse signal processing operation	
Fig. 2.7.20 Timer A4 two-phase pulse signal processing operation (quadruple processing)	
Fig. 2.7.21 Reading the timer Ai register	
Fig. 2.7.22 The characteristics of the two-phase pulse signal	
Fig. 2.7.23 Timer Ai mode register structure in one-shot pulse mode	80
Fig. 2.7.24 One-shot start flag register structure	
Fig. 2.7.25 Setting example of the one-shot pulse mode related registers	81
Fig. 2.7.26 One-shot pulse mode operation (when external trigger is selected)	82
Fig. 2.7.27 Timer Ai mode register structure in PWM mode	
Fig. 2.7.28 Count start flag register structure	
Fig. 2.7.29 16-bit PWM mode output waveform example	
Fig. 2.7.30 8-bit PWM mode output waveform example	
Fig. 2.8.1 Timer Bi block diagram	
Fig. 2.8.2 Count start flag register structure	
Fig. 2.8.3 Timer Bi mode register structure	
Fig. 2.8.4 Timer Bi interrupt control register structure	93
Fig. 2.8.5 Relationship between port P6 direction register and timer pins	94
Fig. 2.8.6 Timer Bi mode register structure in timer mode	
Fig. 2.8.7 Setting example of the timer mode related registers	
Fig. 2.8.8 Timer mode operation diagram	97
Fig. 2.8.9 Timer Bi mode register structure in event counter mode	98
Fig. 2.8.10 Setting example of the event counter mode related registers	99
Fig. 2.8.11 Timer Bi mode register structure in pulse period/pulse width measurement mode	
Fig. 2.8.12 Pulse period/pulse width measurement mode operation diagram in pulse period measurement mode	
Fig. 2.8.13 Pulse period/pulse width measurement mode operation diagram in pulse width measurement mode	
Fig. 2.8.14 Reading the timer Bi register	
Fig. 2.9.1 Pulse output port mode block diagram	
Fig. 2.9.2 Port P5 output control circuit	
Fig. 2.9.3 Count start flag register structure	107
Fig. 2.9.4 Timer A0, A2 mode registers structure (in pulse output port mode)	
Fig. 2.9.5 Timer A1, A3 mode registers structure (using pulse width modulation in pulse output port mode)	109
Fig. 2.9.6 Timer A1, A3 mode registers structure (not using pulse width modulation in pulse output port mode).	
Fig. 2.9.7 Waveform output mode register structure	111
Fig. 2.9.8 Relationship between pulse output data register j and pulse output pins	113
Fig. 2.9.9 Timer Ai interrupt control register structure	
Fig. 2.9.10 Pulse output pins and pulse output data register j structure	115

Fig. 2.9.11 RTP0 pulse output example (positive polarity, not modulated)	
Fig. 2.9.12 RTP0 pulse output example (positive polarity, modulated)	
Fig. 2.9.13 RTP0 pulse output example (negative polarity, modulated)	
Fig. 2.10.1 Serial I/O operating modes	
Fig. 2.10.2 Serial I/O block diagram	
Fig. 2.10.3 UARTi transmit/receive mode register structure	
Fig. 2.10.4 UARTi transmit/receive control register 0 structure	
Fig. 2.10.5 UARTi transmit/receive control register 1 structure	
Fig. 2.10.6 Serial I/O transmission block diagram	
Fig. 2.10.7 Serial I/O receive block diagram	
Fig. 2.10.8 Shift clock generation block diagram	
Fig. 2.10.9 UARTi transmission interrupt control register and UARTi receive interrupt control register structure	
Fig. 2.10.10 Relationship between port P8 direction register and serial I/O pins	
Fig. 2.10.11 Setting example of clock synchronous serial I/O related registers at transmitting	
Fig. 2.10.12 Clock synchronous serial I/O transmit operation	
Fig. 2.10.14 Setting example of clock synchronous serial I/O related registers at receiving	
Fig. 2.10.15 Connecting example of clock synchronous serial I/O	
Fig. 2.10.16 Clock synchronous serial I/O receive operation	
Fig. 2.10.17 Clock synchronous serial I/O timing diagram at receiving (selecting external clock)	
Fig. 2.10.18 Data format for transfer	147
Fig. 2.10.19 Data format example	
Fig. 2.10.20 Setting example of UART related registers at transmitting	
Fig. 2.10.21 8-bit UART timing diagram at transmitting (with parity and 1 stop bit)	
Fig. 2.10.22 9-bit UART timing diagram at transmitting (no parity and 2 stop bits)	
Fig. 2.10.23 Setting example of UART related registers at receiving	
Fig. 2.10.24 Connecting example of UART	
Fig. 2.10.25 8-bit UART timing diagram at receiving (no parity and 1 stop bit)	
Fig. 2.10.26 Sleep mode	
Fig. 2.11.1 A-D converter block diagram	
Fig. 2.11.2 A-D control register structure	
Fig. 2.11.3 A-D sweep pin selection register structure	
Fig. 2.11.4 A-D register i structure	
Fig. 2.11.5 A-D conversion interrupt control register structure	
Fig. 2.11.6 Relationship between port P7 direction register and analog input pins	166
Fig. 2.12.1 Watchdog timer block diagram	172
Fig. 2.12.2 Watchdog timer frequency selection flag structure	173
Fig. 2.13.1 Timing example when the Hold	
Fig. 2.14.1 Timing example when the Ready	176
CHAPTER 3. RESET	
Fig. 3.1.1 Internal processing sequence after removing reset state	178
Fig. 3.1.2 Internal registers state at reset (1)	
Fig. 3.1.2 Internal registers state at reset (2)	
Fig. 3.1.2 Internal registers state at reset (3)	
Fig. 3.2.1 Power-on reset condition	
Fig. 3.2.2 Power-on reset circuit example	
Fig. 3.3.1 Processor mode register structure	183
CHAPTER 4. OSCILLATING CIRCUIT	
Fig. 4.1.1 Oscillating circuit using a ceramic resonator	186
Fig. 4.1.2 Oscillating circuit using a crystal resonator	
Fig. 4.1.3 External clock input circuit	
Fig. 4.2.1 Clock generating circuit block diagram	

CHAPTER 5. ELECTRICAL CHARACTERISTICS	
Fig. 5.1.1 Testing circuit for ports	199
CHAPTER 7. LOW SUPPLY VOLTAGE VERSION	
Fig. 7.1.1 M37732S4LGP pin configuration (top view)	213
Fig. 7.1.2 M37732S4LGP block diagram	217
Fig. 7.2.1 Power-on reset condition	
Fig. 7.2.2 Power-on reset circuit example	
Fig. 7.2.3 Oscillating circuit example using a ceramic resonator	
Fig. 7.3.1 Testing circuit for ports	
CHAPTER 8. M37730 GROUP	
	242
Fig. 8.1.1 M37730S2FP pin configuration (top view)	
Fig. 8.1.2 M37730S2SP pin configuration (top view) Fig. 8.1.3 M37730S2FP block diagram	
Fig. 8.2.1 Addressable memory space	
Fig. 8.2.2 Memory map	
Fig. 8.2.3 SFR area memory map	
Fig. 8.2.4 Processor mode register structure	
Fig. 8.2.5 Memory allocation of direction registers and port registers	
Fig. 8.2.6 Port P4–P6, P8 direction registers structure	
Fig. 8.2.7 Relationship between port P4-P6, P8 registers and pins	
Fig. 8.2.8 Port peripheral circuit	
Fig. 8.2.9 Interrupt control registers memory map	
Fig. 8.2.10 Memory map of timer related control registers Fig. 8.2.11 Relationship between port P6 direction register and timer pins	
Fig. 8.2.12 Count start flag register structure	
Fig. 8.2.13 Pulse output port mode block diagram	
Fig. 8.2.14 Pulse output pins and pulse output data register 0, 1 structure	
Fig. 8.2.15 Relationship between port P6 direction register and pins	
Fig. 8.2.16 Waveform output mode register structure	
Fig. 8.2.17 How to resume pulse output after disabling it with $\overline{\text{INT}_0}$ input signal	
Fig. 8.2.17 How to resume pulse output after disability it with living input signal	
Fig. 8.2.19 Timer A3 mode register structure in event counter mode (not using pulse width modulation for RTP1)	
Fig. 8.2.20 Memory map of serial I/O related control registers	
Fig. 8.2.21 Relationship between port P8 direction register and serial I/O pins	
Fig. 8.2.22 Internal registers state at reset (1)	
Fig. 8.2.22 Internal registers state at reset (2)	271 281
OUADTED O ADDUGATION	
CHAPTER 9. APPLICATION	
Fig. 9.1.1 Bus timing diagram	
Fig. 9.1.2 Relationship between memory access time and external clock input frequency	
Fig. 9.1.3 Relationship between data setup time for write and external clock input frequency	
Fig. 9.1.4 Memory data read timing	
Fig. 9.1.5 Bus buffer usage example (1)	
Fig. 9.1.6 Bus buffer usage example (2) (connection to device that requests long hold time during write)	
Fig. 9.1.7 Ready generating circuit example	
Fig. 9.1.8 Minimum model memory connection example (1)	
Fig. 9.1.9 Minimum model memory connection example (2)	
Fig. 9.1.10 Maximum model memory connection example	301

	Fig. 9.1.11 Memory connection example at 20MHz using software one-wait	302
	Fig. 9.1.12 Memory connection example at 25MHz using software one-wait	302
	Fig. 9.1.13 Memory connection example at 25MHz using software one-wait and Ready function	303
	Fig. 9.1.14 Memory connection example using "M66800" (1)	
	Fig. 9.1.15 Memory connection example using "M66800" (2)	305
	Fig. 9.1.16 Memory connection example using "M66800" (3)	305
	Fig. 9.2.1 Port expansion example using M5M82C55AP-2/FP-2	
	Fig. 9.2.2 Port expansion example using M66500SP/FP	308
	Fig. 9.2.3 Port expansion example using M37451M4-XXXFP	
	Fig. 9.3.1 Relationship between memory access time and external clock input frequency	
	Fig. 9.3.2 Relationship between write data setup time and external clock input frequency	312
	Fig. 9.3.3 Minimum model memory connection example (without external RAM)	
	Fig. 9.3.4 Minimum model memory connection example (with external RAM)	314
	Fig. 9.3.5 Maximum model memory connection example	
	Fig. 9.3.6 Ready generating circuit example	
	Fig. 9.4.1 Example of WIT instruction execution circuit	
	Fig. 9.4.2 Example of WIT instruction execution program	
	Fig. 9.4.3 Example of STP instruction execution program for memory back-up	
	Fig. 9.4.4 Example of power-on reset circuit for internal RAM back-up	321
	Fig. 9.5.1 Pulse output port mode setting procedure	
	Fig. 9.5.2 Example of initialization for stepping motor control	323
	Fig. 9.5.3 Example of updating pulse output data and output timing for stepping motor control	324
	Fig. 9.5.4 Example of output waveform for stepping motor 1-2 excitation (without pulse width modulation)	324
	Fig. 9.5.5 RTP0o-RTP1₃ output control block diagram	325
	Fig. 9.6.1 Serial printer	326
	Fig. 9.6.2 Hard disk (HDD)	327
	Fig. 9.6.3 ISDN digital telephone	327
	Fig. 9.6.4 Cellular phone	328
APP	ENDIX	
	Fig. 1 Setting example of unused pins	
	Fig. 2 Print foot pattern example for 80P6N package	
	Fig. 3 IC socket (type name: IC61-0804-034) by YAMAICHI ELECTRONICS Co., Ltd. outline	
	Fig. 4 IC socket (type name: IC61-0804-046) by YAMAICHI ELECTRONICS Co., Ltd. outline	
	Fig. 5 Print foot pattern example for 80P6S package	
	Fig. 6 80P6–80P6S conversion adapter	
	Fig. 7 Print foot pattern example for 80P6D package	
	Fig. 8 Print foot pattern example for 64P6N package	
	Fig. 9 IC socket (type name: IC61-0644-052) by YAMAICHI ELECTRONICS Co., Ltd. outline	
	Fig. 10 Print foot pattern example (parts view)	
	Fig. 11 Print foot pattern example (solder view)	
	Fig. 12 M66800SP/EP pip configuration (top view)	401

List of tables

CHAPTER 1.DESCRIPTION	
Table 1.1.1 M37732 group	3
Table 1.2.1 M37732S4FP performance overview	4
Table 1.4.1 Pin description (1)	6
Table 1.4.1 Pin description (2)	7
CHAPTER 2.FUNCTIONAL DESCRIPTION	
Table 2.2.1 Functions of BIU registers and buffers	17
Table 2.2.2 Data bus state according to E and R/W	19
Table 2.5.1 Function of ports P4-P8	
Table 2.6.1 Interrupt sources and vector address	42
Table 2.6.2 Internal interrupt request sources	
Table 2.6.3 INTi Interrupt request sources	
Table 2.6.4 Setting of interrupt priority levels	
Table 2.6.5 Interrupt enable levels corresponding to IPL setting	
Table 2.6.6 Change in IPL	
Table 2.7.1 Timer Ai register memory allocation	
Table 2.7.2 Timer Ai register read and write	
Table 2.7.3 Relationship between operating mode selection bits and operating modes	63
Table 2.7.4 Relationship between count source selection bits and count sources	
Table 2.7.5 Relationship between gate function selection bits and effective level	68
Table 2.8.1 Timer Bi register memory allocation	90
Table 2.8.2 Relationship between operating mode selection bits and operating modes	
Table 2.8.3 Relationship between count source selection bits and count sources	
Table 2.8.4 Relationship between count polarity selection bits and effective edge	
Table 2.8.5 Relationship between measurement mode selection bits and measured intervals	
Table 2.9.1 Pulse output function overview	
Table 2.9.2 Timer Ai register memory allocation	107
Table 2.9.3 Timer Ai register read and write	
Table 2.9.4 Relationship between waveform output mode selection bits and waveform output mode	
Table 2.9.5 Waveform output mode	
Table 2.10.1 Relationship between serial I/O mode selection bits and serial I/O modes	125
Table 2.10.2 Function of port P8 when serial I/O is selected	
Table 2.10.3 Relationship between BRG count source selection bits and count source	127
Table 2.10.4 Clock synchronous serial I/O performance overview	135
Table 2.10.5 UART performance overview	145
Table 2.10.6 Baud rate selection table (1)	146
Table 2.10.6 Baud rate selection table (2)	146
Table 2.10.7 Transmission data in UART mode	148
Table 2.10.8 Setting of UART mode	149
Table 2.10.9 Setting of UART mode	153
Table 2.11.1 A-D converter performance overview	158
Table 2.11.2 Relationship between analog input selection bits and analog input pins	161
Table 2.11.3 Relationship between A-D conversion mode selection bits and conversion modes	161
Table 2.11.4 Relationship between A-D conversion frequency selection flag and A-D converte	
operating clock and conversion time	162
Table 2.11.5 Relationship between A-D sweep pin selection bits and number of analog input pins	163
Table 2.11.6 Relationship between analog input pin and A-D register i	
Table 2.11.7 Relationship between successive approximation register and Vref	
Table 2.11.8 Change in successive approximation register and compare reference voltage during A-D conversion.	
Table 2.13.1 Microcomputer state during Hold	174
Table 2.14.1 Microcomputer state during Ready	176

CHAPTER 3. RESET	
Table 3.1.1 Bus state during reset	181
· · · · · · · · · · · · · · · · · · ·	
CHAPTER 5. ELECTRICAL CHARACTERISTICS	
Table 5.1.1 Equations for calculating parameters	200
CHAPTER 7. LOW SUPPLY VOLTAGE VERSION	
Table 7.1.1 Low supply voltage version	212
Table 7.1.2 M37732S4LGP performance overview	
Table 7.1.3 Pin description (1)	
Table 7.1.3 Pin description (2)	
Table 7.3.1 Equations for calculating parameters	
CHAPTER 8. M37730 GROUP	
Table 8.1.1 M37730 group	240
Table 8.1.2 M37730S2FP performance overview	
Table 8.1.3 Pin description (1)	
Table 8.1.3 Pin description (2)	
Table 8.2.1 Differences between M37730 group and M37732 group	
Table 8.2.2 Function of ports P4–P6, P8	
Table 8.2.3 Interrupt sources and vector address	
Table 8.3.1 Equations for calculating parameters	
CHAPTER 9. APPLICATION	
Table 9.1.1 Memory connection model	291
Table 9.1.2 Parameter equation and constants depending on the external clock input frequency	
Table 9.1.3 Address hold time and data floating time	
Table 9.1.4 Usable memory without bus buffer	
Table 9.3.1 Parameter equation and constants depending on the external clock input frequency	
APPENDIX	
Table 1 Stop, wait, one-wait, Ready, Hold state	386
Table 2 External interrupts used to remove stop mode	
Table 3 Number of NOP instructions to insert	
Table 4 Setting example of unused pins	



For using this manual -

This manual defines following items.


- •f(XIN)
- f(X_{IN}) means external clock input frequency.
- Internal clock φ

Internal clock ϕ means operating clock of this microcomputer. It is obtained by dividing the input clock to X_{IN} pin by 2 (= f(X_{IN})/2).

- •Clock ø₁
- Clock ϕ_1 means the internal clock ϕ output from ϕ_1 pin.
- Bit attribute

Bit attributes are described in the figure of register structure.


The following abbreviations are used to indicate the attributes.



Overflow and Underflow of timers

Overflow of the timer means that the counter content reaches FFFF₁₆ \rightarrow reload value "n". Underflow of the timer means that the counter content reaches 0000₁₆ \rightarrow reload value "n".

"n": Value set in reload register



CHAPTER 1 DESCRIPTION

- 1.1 M37732 group 1.2 Performance overview
- 1.3 Pin configuration
 1.4 Pin description
 1.5 Block diagram

DESCRIPTION

The M37732 group is an external ROM version 16-bit microcomputer designed with high-performance silicon gate CMOS technology. It is housed in an 80-pin plastic molded QFP.

This microcomputer has a large 16M-byte address space, three instruction queue buffers, and two data buffers for high-speed instruction execution. The CPU is a 16-bit parallel processor that can be also switched to perform 8-bit parallel processing. This microcomputer is suitable for office, business, and industrial equipment controllers that require high-speed processing of large amounts of data.

M37732 group is also equipped with low supply voltage version that is suitable for application of portable equipment controller.

M37730 group is a microcomputer housed in a 64-pin package. M37730 group has the same functions as M37732 group except for a few parts. Therefore, the differences between M37730 group and M37732 group are mainly described in "CHAPTER 8. M37730 GROUP".




Photo of M37732S4LHP Chip

1.1 M37732 group

The M37732 group consists of chips shown in Table 1.1.1 with the M37732S4FP as the base chip. The M37732S4LGP and the M37732S4LHP are the low supply voltage version microcomputers that have characteristics of low supply voltage and a small package. Except for low supply voltage version, the difference between the other chips is only the operating clock frequencies. Hereafter, the M37732 group microcomputers will be referred to simply as the M37732S4FP unless there is a specific difference by version. Low supply voltage version is described in "CHAPTER 7. LOW SUPPLY VOLTAGE VERSION".

Table 1.1.1 M37732 group

Type name	ROM size (bytes)	RAM size (bytes)	Clock frequency (MHz)	Package outline	Remarks
M37732S4FP			8	80P6N-A	
M37732S4AFP			16		High-speed version of M37732S4FP
M37732S4BFP	External	2048	25		Super high-speed version of M37732S4FP
M37732S4LGP				80P6S-A	Low supply voltage version and small
M37732S4LHP			8	80P6D-A	package of M37732S4FP

1.2 Performance overview

Table 1.2.1 shows the performance overview of the M37732S4FP.

Table 1.2.1 M37732S4FP performance overview

Paramete	ers	Functions				
Number of basic instructions		103				
Instruction execution time	M37732S4FP	500ns (the fastest instruction at 8MHz frequency)				
	M37732S4AFP	250ns (the fastest instruction at 16MHz frequency)				
	M37732S4BFP	160ns (the fastest instruction at 25MHz frequency)				
Operating clock frequency	M37732S4FP	8MHz (maximum)				
	M37732S4AFP	16MHz (maximum)				
	M37732S4BFP	25MHz (maximum)				
Memory size	ROM	External				
	RAM	2048 bytes				
Input/Output ports	Ports P5-P8	8 bits × 4				
	Port P4	5 bits × 1				
Multi-function timers	TA0, TA1, TA2, TA3, TA4	16 bits × 5				
	TB0, TB1, TB2	16 bits × 3				
Serial I/O		(UART or clock synchronous serial I/O) × 2				
A-D converter		8 bits × 1 (8 channels)				
Watchdog timer		12 bits × 1				
Interrupts		3 external, 16 internal (priority levels 0 to 7				
		be set for each interrupt with software)				
Clock generating circuit		Built-in (externally connected to a ceramic or				
		crystal resonator)				
Supply voltage		5V±10%				
Power dissipation		30mW (operating clock frequency = 8MHz)				
Input/Output characteristics	Input/Output voltage	5V				
	Output current	5mA				
Memory expansion	***************************************	Maximum 16M bytes				
Operating temperature range	9	-20 to 85°C				
Device structure		High-performance silicon gate CMOS process				
Package		80-pin plastic molded QFP				

1.3 Pin configuration

Figure 1.3.1 shows the M37732S4FP pin configuration.




Fig. 1.3.1 M37732S4FP pin configuration (top view)

1.4 Pin descriptionTable 1.4.1 shows the pin description.

Table 1.4.1 Pin description (1)

Pin_	Name	Input/Output	
Vcc, Vss	Power supply		Supply 5V±10% to Vcc and 0V to Vss.
CNVss	CNVss input	Input	Connect to Vcc.
RESET	Reset input	Input	The microcomputer is reset when this pin is set to "L" level.
XIN	Clock input	Input	These are the I/O pins of the internal clock generating circuit. Connect a ceramic or crystal resonator between
Хоит	Clock output	Output	XIN and XOUT. When an external clock is used, the clock source should be connected to the XIN pin and the XOUT pin should be left open.
Ē	Enable output	Output	Data or instruction read and data write are performed when output from this pin is "L" level.
ВҮТЕ	Bus width selection input	Input	This pin determines whether the external data bus is 8-bit width or 16-bit width. The width is 16 bits when the signal level is "L" and 8 bits when the signal level is "H".
AVcc, AVss	Analog supply input		Power supply for the A-D converter. Externally connect AVcc to Vcc and AVss to Vss.
VREF	Reference voltage input	Input	This is a reference voltage input pin for the A-D converter.
φ1	Clock output	Output	This pin outputs the clock ϕ_1 which is divided the clock to X_{IN} pin by 2.
RDY	Ready input	Input	The microcomputer is in Ready state while "L" level is input to this pin.
HOLD	Hold input	Input	The microcomputer is in Hold state while "L" level is input to this pin.
HLDA	Hold acknowledge output		This pin outputs "L" level when microcomputer is in Hold state.
R/W	Read/Write output	Output	The read/write signal indicates the data bus state. The data bus state is read when this signal is "H" level and write when "L" level.
BHE	Byte high enable output	Output	"L" level is output when an odd-numbered address is accessed.
ALE	Address latch enable output	Output	This is used to obtain only the address from address and data multiplex signals.
A0-A7	Address bus low-order output	Output	Low-order 8 bits (Ao-A7) of the address bus are output.
A8/D8-A15/D19	5 Address bus middle-order output/ Data bus high-order I/O		 When the external bus width is 16 bits. (The BYTE pin is at "L" level.) High-order 8 bits (D₈-D₁₅) of the data bus are input or output when the Ē output is "L" level. Middle-order 8 bits (A₈-A₁₅) of the address bus are output when Ē output is "H" level. ◆When the external bus width is 8 bits. (The BYTE pin is at "H" level.) Middle-order 8 bits (A₈-A₁₅) of the address bus are output.
A16/D0-A23/D	Address bus high-order output/ Data bus low-order I/O	I/O	Low-order 8 bits (D_0-D_7) of the data bus are input or output when the \overline{E} output is "L" level. High-order 8 bits $(A_{16}-A_{29})$ of the address bus are output when the \overline{E} output is "H" level.

Table 1.4.1 Pin description (2)

Pin	Name	Input/Output	Functions
P43-P47	I/O port P4	1/0	Port P4 is a 5-bit CMOS I/O port. This port has a data
			direction register and each pin can be programmed for input or output.
P5 ₀ –P5 ₇	I/O port P5	I/O	Port P5 is an 8-bit CMOS I/O port. This port has a data direction register and each pin can be programmed for input or output. These pins also function as I/O pins for timers A0-A3.
P60-P67	I/O port P6	I/O	This port is an 8-bit I/O port with the same function as P5. These pins can be programmed as I/O pins for times A4, external interrupt input pins for INT ₀ -INT ₂ , and input pins for timers B0-B2.
P70-P77	I/O port P7	I/O	This port is an 8-bit I/O port with the same function as P5. These pins can be programmed as analog inpurpins ANo-AN7. P77 also functions as the ADTRG input pir for an A-D conversion trigger.
P80-P87	I/O port P8	I/O	This port is an 8-bit I/O port with the same function as P5. These pins can be programmed as CTS/RTS, CLK RxD, TxD pins for UART0 and UART1.

1.5 Block diagram

Figure 1.5.1 shows the M37732S4FP block diagram.





Fig. 1.5.1 M37732S4FP block diagram



CHAPTER 2 FUNCTIONAL DESCRIPTION

- 2.1 Central processing unit (CPU)
- 2.2 Internal bus interface
- 2.3 Addressable memory space
- 2.4 Memory allocation
- 2.5 Input/Output pins
- 2.6 Interrupts
- 2.7 Timer A
- 2.8 Timer B2.9 Pulse output function
- 2.10 Serial I/O
- 2.11 A-D converter
- 2.12 Watchdog timer
- 2.13 Hold function
- 2.14 Ready function

2.1 Central processing unit (CPU)

The MELPS 7700 CPU has ten registers as shown in Figure 2.1.1. Each of these registers is described below.

2.1.1 Accumulator (Acc)

Accumulators A and B are available and each can be used as 8-bit or 16-bit register as necessary.

(1) Accumulator A (A)

Accumulator A is the main register of the microcomputer. Data operations such as calculations, data transfer, and input/output are executed mainly through accumulator A. It consists of 16 bits and the low-order 8 bits can be used separately. The data length flag (m) determines whether the register i used as a 16-bit register or as an 8-bit register. It is used as a 16-bit register when flag m is "0" an as an 8-bit register when flag m is "1". Flag m is a part of the processor status register (PS) whice is described later. When an 8-bit register is selected, the low-order 8 bits of the accumulator A are used and the contents of the high-order 8 bits are unchanged.

(2) Accumulator B (B)

Accumulator B has the same functions as accumulator A. The MELPS 7700 instructions can us accumulator B instead of accumulator A, but the use of accumulator B requires more instruction byte and execution cycles than accumulator A. Accumulator B is also controlled by the data length flag r

2.1.2 Index register X (X)

Index register X consists of 16 bits and the low-order 8 bits can be used separately. The index regist length flag (x) determines whether the register is used as a 16-bit register or as an 8-bit register. It is use as a 16-bit register when flag x is "0" and as an 8-bit register when flag x is "1". Flag x is a part of the processor status register (PS) which is described later. When an 8-bit register is selected, the low-ord 8 bits of the index register X are used and the contents of the high-order 8 bits are unchanged.

In addressing mode in which the index register X is used as the index register, the contents of this regist is added to obtain the real address.

Also, when executing the block transfer instruction MVP or MVN, the contents of the index register indicate the low-order 16 bits of the source data address. The third byte of the MVP or MVN instructi is the high-order 8 bits of the source data address.

2.1.3 Index register Y (Y)

Index register Y is a 16-bit register with the same function as index register X. As with index register the index register length flag (x) determines whether this register is used as a 16-bit register or as an bit register. Also, when executing the block transfer instruction MVP or MVN, the contents of index regist Y indicate the low-order 16 bits of the destination data address. The second byte of the MVP or M instruction is the high-order 8 bits of the destination data address.

2.1 Central processing unit




Fig. 2.1.1 CPU registers structure

2.1.4 Stack pointer (S)

Stack pointer S is a 16-bit register. It is used during a subroutine call or interrupt. It is also used during addressing modes using the stack. The contents of the stack pointer S indicate the address (stack area) for storing registers during subroutine calls and interrupts. The bank 0₁₆ must be designated for the stack area (refer to section "2.3 Addressable memory space"). Normally, the stack area is reserved in internal RAM.

When an interrupt request is accepted, the contents of the program bank register PG is stored at the address indicated by the contents of the stack pointer S, and the contents of the stack pointer S are decremented by 1. Then the contents of the program counter PC and the processor status register PS are stored with the high-order bytes and the low-order bytes (PCH, PCL, PSH, PSL) in that order. The contents of the stack pointer S after accepting an interrupt request are equal to the contents of the stack pointer S before the accepting of interrupt request decremented by 5.

Figure 2.1.2 shows the stored registers when an interrupt request is accepted.

When returning to the original routine after processing the interrupt service routine, the registers stored in the stack area are restored to the original registers in the reverse sequence and the contents of the stack pointer are returned to the state before the accepting of interrupt request.

The same operation is performed during a subroutine call, but the contents of the processor status register PS are not stored (the contents of the program bank register PG may not be stored either depending on the addressing mode).

The user is responsible for storing registers other than those described above by program during interrupts or subroutine calls.

In addition, the stack pointer S must be initialized at the beginning of the program because its contents are undefined at reset. Normally, the stack pointer is initialized with the highest address of the internal RAM. The contents of the stack area change when subroutines are nested or when multiple interrupt requests are accepted. Therefore, make sure necessary data in the internal RAM are not destroyed when nesting subroutines.




Fig. 2.1.2 Stored registers when an interrupt request is accepted

2.1 Central processing unit

2.1.5 Program counter (PC)

Program counter PC is a 16-bit counter that indicates the low-order 16 bits of the next program memory address (24 bits) to be executed. The contents of the high-order program counter (PCH) become "FF16", and the low-order program counter (PCL) become "FE16" at reset. The contents of the program counter PC become the contents of the reset vector address (addresses FFFE16, FFFF16) after removing reset state. Figure 2.1.3 shows the program counter PC and the program bank register PG.




Fig. 2.1.3 Program counter PC and program bank register PG

2.1.6 Program bank register (PG)

Program bank register PG is an 8-bit register that indicates the high-order 8 bits (bank) of the next program memory address (24 bits) to be executed. When a carry occurs after adding the contents of the program counter PC, the contents of the program bank register PG are incremented by 1. Also, when a borrow occurs after subtracting the contents of the program counter PC, the contents of the program bank register PG are decremented by 1. Therefore, programs can be written without considering bank boundaries, usually.

This register is cleared to "0016" at reset.

2.1.7 Data bank register (DT)

Data bank register DT is an 8-bit register. With some addressing modes using the data bank register DT, the contents of this register are used as the high-order 8 bits (bank) of a 24-bit address.

Use the LDT instruction to set the value in this register. This register is cleared to "0016" at reset.

* Refer to "MELPS 7700 SOFTWARE MANUAL" for the addressing modes.

2.1.8 Direct page register (DPR)

Direct page register DPR is a 16-bit register. The contents of this register indicate whether the direct page area is allocated in bank 0₁₆ or spans across banks 0₁₆ and 1₁₆. This area can be accessed with two bytes by using the direct page addressing mode.

The contents of the DPR are the base address (lowermost address) of the direct page area which extends 256 bytes above this address. The DPR can contain a value from 000016 to FFFF16. If it contains a value equal to or greater than "FF0116", the direct page area spans across banks 016 and 116. If the low-order 8 bits of the DPR is "0016", the number of cycles required to generate an address is minimized. Therefore, the low-order 8 bits of the DPR should normally be set to "0016".

This register is cleared to "000016" at reset. Figure 2.1.4 shows the setting example of the direct page with the direct page register (DPR).




Fig. 2.1.4 Setting example of direct page with the direct page register (DPR)

2.1 Central processing unit

2.1.9 Processor status register (PS)

Processor status register is an 11-bit register. It consists of flags to indicate the result of operation and processor interrupt priority level. The flags C, Z, V, and N are tested by branch instructions.

Figure 2.1.5 shows the register structure of the processor status register.

The details of the processor status register bits are described below.

b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
0	0	0	0	0		IPL		N	٧	m	х	D	1	Z	С

Note: Bits 11 to 15 always are "0" when the contents of the processor status register are read.

Fig. 2.1.5 Processor status register structure

(1) Carry flag (C)

The carry flag is assigned to bit 0 of the processor status register. It contains the carry or borrow bit from the arithmetic and logic unit (ALU) after an arithmetic operation. This flag is also affected by shift and rotate instructions. This flag can be set with the SEC or SEP instruction and cleared with the CLC or CLP instruction.

(2) Zero flag (Z)

The zero flag is assigned to bit 1 of the processor status register. It is set to "1" if the result of an arithmetic operation or data transfer is zero, and cleared to "0" if otherwise. This flag can be set with the SEP instruction and cleared with the CLP instruction.

Note: This flag has no meaning in decimal mode addition (the ADC instruction).

(3) Interrupt disable flag (i)

The interrupt disable flag is assigned to bit 2 of the processor status register. It disables all maskable interrupts (interrupts other than watchdog timer, the **BRK** instruction, and zero division). Interrupts are disabled when this flag is "1". When an interrupt request is accepted, it is set to "1" automatically to prevent multiple interrupts. This flag can be set with the **SEI** or **SEP** instruction and cleared with the **CLI** or **CLP** instruction. This flag is set to "1" at reset.

(4) Decimal mode flag (D)

The decimal mode flag is assigned to bit 3 of the processor status register. It determines whether addition and subtraction are performed in binary or decimal. Binary arithmetic is performed when this flag is "0". If it is "1", decimal arithmetic is performed with each word treated as two or four digit decimal (determined by the data length flag m). Decimal adjust is performed automatically. Decimal operation is possible only with the **ADC** and **SBC** instructions. This flag can be set with the **SEP** instruction and cleared with the **CLP** instruction. This flag is cleared to "0" at reset.

(5) Index register length flag (x)

The index register length flag is assigned to bit 4 of the processor status register. It determines whether the index register X or index register Y is used as a 16-bit register or an 8-bit register. The register is used as a 16-bit register when flag x is "0" and as an 8-bit register when it is "1". This flag can be set with the **SEP** instruction and cleared with the **CLP** instruction. This flag is cleared to "0" at reset.

* When transferring between different bit lengths, the data is transferred with the length of the destination register, but except for the TXA, TYA, TXB, and TYB instructions. Refer to "MELPS 7700 SOFTWARE MANUAL".

2.1 Central processing unit

(6) Data length flag (m)

The data length flag is assigned to bit 5 of the processor status register. It determines whether to treat data as 16-bit or as 8-bit. A data is treated as 16-bit when flag m is "0" and as 8-bit when it is "1". This flag can be set with the SEM or SEP instruction and cleared with the CLM or CLP instruction. This flag is cleared to "0" at reset.

* When transferring between different bit lengths, the data is transferred with the length of the destination register, but except for the TXA, TYA, TXB, and TYB instructions. Refer to "MELPS 7700 SOFTWARE MANUAL".

(7) Overflow flag (V)

The overflow flag is assigned to bit 6 of the processor status register. It is used when adding or subtracting a word as signed binary. In case the data length flag m is "0", the overflow flag is set to "1" when the result of addition or subtraction is outside the range between -32768 and +32767, and cleared to "0" in all other cases. In case the data length flag m is "1", the overflow flag is set to "1" when the result of addition or subtraction is outside the range between -128 and +127, and cleared to "0" in all other cases. The overflow flag can be set with the SEP instruction and cleared with the CLV or CLP instructions.

Note: This flag has no meaning in decimal mode.

(8) Negative flag (N)

The negative flag is assigned to bit 7 of the processor status register. It is set when the result of arithmetic operation or data transfer is negative (data bit 15 is 1 when data length flag m is "0", or data bit 7 is 1 when data length flag m is "1"). It is cleared in all other cases. It can be set with the SEP instruction and cleared with the CLP instruction.

Note: This flag has no meaning in decimal mode.

(9) Processor interrupt priority level (IPL)

The processor interrupt priority level (IPL) is assigned to bits 8, 9, and 10 of the processor status register. These three bits determine the priority level of processor interrupts from level 0 to level 7. Interrupt is enabled when the interrupt priority level of the requested interrupt (set with the interrupt control register) is higher than IPL. When an interrupt request is accepted, the IPL is stored in the stack and IPL is replaced by the interrupt priority level of the accepted interrupt request. This simplifies control of multiple interrupts.

There are no instructions to directly set or clear the IPL. It can be changed by placing the new IPL on the stack and updating the processor status register with the PUL or PLP instruction.

The contents of the IPL are cleared to "000" at reset.

2.2 Internal bus interface

A bus interface unit (BIU) is provided between the CPU and the internal bus.

2.2.1 Internal bus interface overview

Transfer of data between the CPU and memory or I/O device is always performed through the BIU provided between the CPU and the internal bus. When the CPU reads data from memory or I/O device, it sends the address to be read to the BIU. The BIU reads the data from the specified address and the CPU receives the data from the BIU. Similarly, the CPU sends the address to be written to the BIU when writing data. Thus the BIU controls the transfer of data between the CPU and bus.

Figure 2.2.1 shows the block diagram of the bus interface unit.




Fig. 2.2.1 Bus interface unit block diagram

2.2.2 Bus interface unit functions

The M37732 group uses the internal clock ϕ (=f(X_{IN})/2) as the standard clock. The CPU also uses internal clock ϕ as the standard clock. However, since the CPU clock may be extended due to CPU wait under certain conditions, it is referred to as ϕ_{CPU} to distinguish it from clock ϕ .

The M37732 group internal bus (address bus and data bus) operates at timing \overline{E} which is slower than internal clock ϕ . The operating clock of the CPU is different from the bus cycle because timing \overline{E} is normally $f(X_{\mathbb{N}})/4$. Therefore, the BIU is provided between the CPU and bus to synchronize the transfer of data to and from memory and I/O device. The BIU enables the CPU to transfer data to and from memory through the bus without decreasing the instruction execution speed.

The BIU consists of four registers as shown in Figure 2.2.2. Table 2.2.1 shows the functions of each register of BIU and buffer.

Table 2.2.1 Functions of BIU registers and buffers

Name	Function
Program address register	Indicates the address that stores the next instruction to prefetch in the instruction queue buffer.
Instruction queue buffer	A three-byte buffer for temporarily holding instruction prefetched from memory.
Data address register	Indicates the address to be read from or to be written to memory or I/O.
Data buffer	A two-byte buffer for temporarily holding data read from memory or I/O device
	by the BIU or data written to memory or I/O device by the CPU.




Fig. 2.2.2 BIU registers

The BIU performs the following operations.

1. Prefetches an instruction code from the program memory (area where the program is stored) and stores it in the instruction queue buffer.

Normally, a program is executed sequentially in ascending order of address. Therefore, if the next instruction code is prefetched in the instruction queue buffer, the CPU can execute instructions simply by obtaining the instruction code from the instruction queue buffer. This will eliminate the time needed by the CPU to access the memory.

When the CPU is not using the bus (for example when performing register to register operation), the BIU reads an instruction code from the program memory (area where the program is stored) and stores it in the instruction queue buffer. Data up to three bytes can be prefetched because the instruction queue buffer is three bytes long. Refer to section "2.2.4 Data read/write operations" for more information concerning instruction code prefetch.

2. Reads data at the specified address into the BIU when the CPU requests data in memory and transfers it to the CPU.

When executing instructions that processes data in memory or I/O device, the CPU must access the address assigned to the memory or I/O device and read the data. Because the operating clock of the CPU and bus are different, the CPU reads the data through the data buffer of the BIU.

3. Writes the data obtained from the CPU to the specified address in memory.

When writing data to a specific address, the CPU sends the address and data to the BIU. And after that, the CPU continues to execute the next instruction extracting from the instruction queue buffer, because actual writing to memory or I/O device is performed by the BIU.

Controls read of word data from odd number address and outputs the control signals required to access external memory in byte unit.

The transfer of data between the CPU and BIU is always performed through a 24-bit address bus and 16-bit data bus. This is also true between the BIU and internal area or I/O device. The BYTE pin (external bus width selection input pin) determine these data widths, in addition, the wait bit determine the access timing only when an external memory is accessed.

2.2 Internal bus interface

2.2.3 Bus interface unit operations

Figure 2.2.3 shows the operating waveforms of the bus interface unit. The M37732 group BIU always operates at one of the waveforms shown in Figure 2.2.3.

The meaning of signals ALE and \overline{E} in Figure 2.2.3 are as follows:

●ALE (Address Latch Enable)

Signal used to latch only address signals from multiplex signals containing data and address.

OĒ

Signal set to "L" level when the bus interface unit reads instruction code or data from memory or when it writes data to memory. Table 2.2.2 shows the data bus state according to \overline{E} and R/\overline{W} signals.

Table 2.2.2 Data bus state according to E and R/W

E	R/W	Data bus state
Н	Н	Not used
Н	L	Not used
L	Н	Read
L	L	Write

(1) Basic operation

Waveform (a) is the bus interface operating waveform under the following conditions:

- •When a one byte internal area and external memory is accessed.
- •When two bytes in internal area are accessed together (starting on an even address).
- •When two bytes in external memory are accessed together (starting on an even address when the BYTE pin is at "L" level).
- •When the instruction code is obtained from memory into the instruction queue buffer.

Waveform (b) is the bus interface operating waveform when accessing in byte unit under the following conditions:

- •When two bytes in internal area and external memory are accessed together (starting on an odd address).
- ●When two bytes in external memory are accessed together with the BYTE pin at "H" level.

Waveforms (a) and (b) are the basic operating waveforms of the BIU. Waveform (a) or (b) is always used when accessing the internal area.

When accessing the external memory area, the BIU operating waveform changes according to the wait bit.

(2) Effect of the wait bit

With the M37732 group, the external memory access time can be 1.5 times as long (the "L" level width of \overline{E} signal becomes twice) by clearing the wait bit (bit 2) to "0" in the processor mode register (address 005E₁₆). This enables external expansion of slow memories and peripheral LSIs.

Note: Internal memory access is not affected by the wait bit.

Figure 2.2.3 (c) to (f) show the effect of the wait bit on waveforms (a) and (b). Waveform (c) is the waveform when an external memory area is accessed under the conditions for waveform (a) with the wait bit cleared to "0".

Waveforms (d) to (f) are the waveforms when an external memory area is accessed under the conditions for waveform (b) with the wait bit cleared to "0". The entire waveform is affected by the wait bit for waveform (d) and the first half or the last half is affected respectively for waveforms (e) and (f).




Fig. 2.2.3 Bus interface unit operating waveform

2.2 Internal bus interface

2.2.4 Data read/write operations

(1) Instruction code read

The CPU reads instruction codes from the instruction queue buffer of the BIU and executes them. The CPU notifies the BIU that an instruction code is needed during the instruction code fetch cycle. At this point, the operation depends on whether the instruction queue buffer contains an instruction code or not. If there is an instruction code in the instruction queue buffer, it is passed to the CPU. If there is no instruction code in the instruction queue buffer, or if the amount of data in the instruction queue buffer is less than the necessary instruction code, the BIU halts the CPU until a sufficient amount of instruction codes is stored in the instruction queue buffer.

Even when there is no request for instruction code from the CPU, if the instruction queue buffer is empty or if there is only one instruction code and the bus is available at the next cycle (the CPU does not use the bus at the next cycle), the BIU reads instruction codes from memory and stores them in the instruction queue buffer (instruction prefetch). During instruction prefetch, if the first address accessed when reading an instruction code from memory is even, then the data at the next odd number address is also read and stored in the instruction queue buffer. If the first accessed address is odd, only one byte is read and stored in the instruction queue buffer. However, if the instruction code is read from external memory with the BYTE pin at "H" level (8-bit external bus width), only one byte is read regardless of the accessed address.

Instruction code read is performed with operation (a) or (c) shown in Figure 2.2.3. When a branch or a jump or subroutine call instruction or an interrupt is executed, the contents of the instruction queue buffer are cleared and a new instruction code is read from the new address.

(2) Data read/write

The CPU reads and writes data from/to the BIU data buffer. The CPU issues a request to BIU when it attempts to read or write data. At this point, if the BIU is using the bus or if there is a higher priority request, the CPU is made to wait until the BIU becomes ready. When the bus is available for data read or write, the BIU operates at one of the waveforms (a) to (f) shown in Figure 2.2.3.

●Data read

When the CPU requests data from the BIU, it waits until the data becomes complete data in the data buffer. The BIU sends the address received from the CPU to the address bus, reads the contents of memory when \bar{E} signal is "L" level, and stores it in the data buffer.

●Data write

The CPU sends address (address in which the data is written) and data to BIU.

The address is written in the BIU data address register and the data is written in the data buffer. The actual writing in memory is performed by BIU and the CPU can proceed to the next step without waiting for the BIU to complete writing data in memory. The BIU sends the address received from the CPU to the address bus, sends the contents of the data buffer to the data bus, and writes it in memory when \bar{E} signal is "L" level.

2.3 Addressable memory space

2.3 Addressable memory space

The M37732 group allocates internal RAM, external memory, I/O, and various control registers in the same memory space. Therefore, data transfer and operation can be performed with the same instruction without distinguishing memory and I/O area.

Program counter (PC) consists of 16 bits. It is used together with an 8-bit program bank register (PG) to directly access a 16M-byte address space from 0₁₆ to FFFFFF₁₆.

Figure 2.3.1 shows the addressable memory space.

2.3.1 Banks

Address space is divided into 64K-byte blocks called banks. The M37732 group can access 256 banks from bank 016 to bank FF16 (255).

The high-order 8 bits of the 24-bit address indicate the bank and the contents of the program bank register (PG) or the data bank register (DT) indicate the bank to be used.

If the program counter overflows at a bank boundary, the contents of the program bank register are incremented by 1. If a borrow occurs in the program counter, the contents of the program bank register are decremented by 1. Therefore, programs can be written without considering the bank boundaries, usually. The banks can be accessed efficiently by using an addressing mode that uses the data bank register.

SFR area in bank 0₁₆ (addresses 0₁₆ to FFFF₁₆) contains timers, interrupts, and internal I/O control registers. Addresses FFD6₁₆ to FFFF₁₆ are allocated to an interrupt vector table containing the start address of interrupt service routines. Interrupt vector table area must be allocated in ROM.

2.3.2 Direct page

By using the direct page register (DPR), bank 0₁₆ or a 256-byte space spanning across bank 0₁₆ and bank 1₁₆ can be accessed with fewer instruction cycles by using direct page addressing mode. This area is referred to as the direct page and is normally used for frequently accessed information.

The direct page area can be specified by setting the lowermost address of the required area in the direct page register (refer to section "2.1.8 Direct page register").




Fig. 2.3.1 Addressable memory space

2.4 Memory allocation

2.4 Memory allocation

SFR (Special Function Registers) and internal RAM are allocated in internal area of bank 0₁₆. ROM must be connected to the external memory area because the M37732 group is an external ROM version. Figure 2.4.1 shows the memory map.

2.4.1 SFR (Special Function Registers), internal RAM and external memory area

The allocated SFR, internal RAM and external memory area are described below.

(1) SFR area

Addresses 000016 to 007F16 of bank 016 are the SFR (Special Function Registers) area. This area contains the control registers of internal peripheral devices, I/O ports, timers, and so on. Internal peripheral devices can be accessed through these registers. Figure 2.4.2 shows the memory map of the SFR area.

Each bit in the register can be either read-only, write-only, or read/write bit.

Refer to each block description for the register function in the SFR area.

Refer to section "3.1.2 Internal registers state at reset" for the state of the SFR at reset.

(2) Internal RAM area

A 2048-byte static RAM is allocated at addresses 0080₁₆ to 087F₁₆ of bank 0₁₆. In addition to storing data, the internal RAM area is used as stack area during subroutine calls and interrupts. Therefore, be careful of subroutine nesting levels and multiple interrupt levels so that important data is not destroyed.

(3) External memory area

External memory can be set to a 16M-byte space of banks 0₁₆ to FF₁₆ excluding SFR area (addresses 0000₁₆ to 007F₁₆) and internal RAM area (addresses 0080₁₆ to 087F₁₆).

The interrupt vector table allocated to addresses FFD6₁₆ to FFFF₁₆ of bank 0₁₆ must be set in ROM. This area contains the start address of the interrupt service routine for each interrupt source and reset.




Fig. 2.4.1 Memory map

dress (He	xadecimal notation)	Address (He	xadecimal notation)
000000		000040	Count start flag
000001		000041	
000002		000042	One-shot start flag
000003		000043	Lie down floa
000004		000044	Up-down flag
000005		000045	
000006		000047	Timer A0 register
000007 000008		000048	
000009		000049	Timer A1 register
000009	Port P4 register	00004A	
00000B	Port P5 register	00004B	Timer A2 register
00000C	Port P4 direction register	00004C	
00000D	Port P5 direction register	00004D	Timer A3 register
00000E	Port P6 register	00004E	
00000F	Port P7 register	00004F	Timer A4 register
000010	Port P6 direction register	000050	
000011	Port P7 direction register	000051	Timer B0 register
000011	Port P8 register	000052	The District of the Control of the C
000012	, J. LI & logists:	000053	Timer B1 register
000014	Port P8 direction register	000054	7
000015	, art o discolori regioner	000055	Timer B2 register
000016		000056	Timer A0 mode register
000017		000057	Timer A1 mode register
000018		000058	Timer A2 mode register
000019		000059	Timer A3 mode register
00001A		00005A	Timer A4 mode register
00001B		00005B	Timer B0 mode register
00001C		00005C	Timer B1 mode register
00001D		00005D	Timer B2 mode register
00001E	A-D control register	00005E	Processor mode register
00001F	A-D sweep pin selection register	00005F	Trococci moco registo.
000020	A-D register 0	000060	Watchdog timer
000021	7, 5, 10, 10, 10, 10, 10, 10, 10, 10, 10, 10	000061	Watchdog timer frequency selection flag
000022	A-D register 1	000062	Waveform output mode register
000023	N D TOGOTO:	000063	
000024	A-D register 2	000064	Pulse output data register1
000025		000065	Pulse output data register0
000026	A-D register 3	000066	
000027		000067	
000028	A-D register 4	000068	
000029		000069	
00002A	A-D register 5	00006A	
00002B	Maria de la companya del companya de la companya de la companya del companya de la companya de l	00006B	
00002C	A-D register 6	00006C	
00002D		00006D	
00002E	A-D register 7	00006E	
00002F		00006F	
000030	UART 0 transmit/receive mode register	000070	A-D conversion interrupt control register
000031	UART 0 baud rate register	000071	UART 0 transmission interrupt control register
000032		000072	UART 0 receive interrupt control register
000033	UART 0 transmission buffer register	000073	UART 1 transmission interrupt control register
000034	UART 0 transmit/receive control register 0	000074	UART 1 receive interrupt control register
000035	UART 0 transmit/receive control register 1	000075	Timer A0 interrupt control register
000036	LIART 0 receive buffer register	000076	Timer A1 interrupt control register
000037	UART 0 receive buffer register	000077	Timer A2 interrupt control register
000038	UART 1 transmit/receive mode register	000078	Timer A3 interrupt control register
000039	UART 1 baud rate register	000079	Timer A4 interrupt control register
00003A		00007A	Timer B0 interrupt control register
00003B	UART 1 transmission buffer register	00007B	Timer B1 interrupt control register
00003C	UART 1 transmit/receive control register 0	00007C	Timer B2 interrupt control register
00003D	UART 1 transmit/receive control register 1	00007D	INTo interrupt control register
00003E		00007E	INT: interrupt control register
00003F	UART 1 receive buffer register	00007F	INT₂ interrupt control register

Fig. 2.4.2 SFR area memory map

2.4.2 Processor mode

M37732 group can operate in microprocessor mode. ROM, RAM and peripherals can be expanded to any area (except for SFR and internal RAM area) within a 16M-byte addressable memory space. Figure 2.4.3 shows the structure of the processor mode register. Refer to section "3.3 Software reset" for

software reset bit and section "2.6.6 Interrupt priority level detection time" for interrupt priority detection time selection bits. Wait bit is described next section "2.4.3 External memory area bus control".




Fig. 2.4.3 Processor mode register structure

2.4.3 External memory area bus control

The BYTE pin and the wait bit provided to simplify access to external memory area are described below. The BYTE pin and the wait bit are valid only when accessing external memory area and have no effect when accessing internal RAM or SFR.

If external memories are connected to the area overlapping with internal area, the data in internal area is read into the CPU when reading. In this case the data in external memory is not read into the CPU. When writing data, the data is written to both internal and external area.

(1) BYTE pin (external bus width selection pin)

When accessing the external memory, the input level to the BYTE pin is used to select whether 8-bit data bus or 16-bit data bus (refer to section "2.5.3 (2) Data bus").

The external bus width becomes 16 bits when the BYTE pin is at "L" level. In this case, data read/ write to the external area is always performed in 16-bit (1-word) unit. And the pins A₁₆/D₀–A₂₃/D₇ become the data I/O pins for the low-order byte (even address data: D₀–D₇) of a 16-bit data and the pins A₈/D₈–A₁₅/D₁₅ become the data I/O pins for the high-order byte (odd address data: D₈–D₁₅) of a 16-bit data.

The external bus width becomes 8 bits when the BYTE pin is at "H" level. In this case, data read/write to the external area is always performed in 8-bit (1-byte) unit. And the pins A_{16}/D_0 — A_{22}/D_7 become the data (D_0 to D_7) I/O pins. The use of 8-bit peripheral ICs is simplified by setting the bus width for external area to 8-bit.

The data width is always 16 bits when accessing the internal memory area regardless of the BYTE pin level.

(2) Wait bit

The wait bit (bit 2 at address $5E_{16}$) is used to simplify access to external memory or I/O. When the wait bit is "0", a wait for external area access is enabled (one-wait mode) and bus operation is performed at the speed of 2/3 of the bus cycle (bus cycle= $f(X_{IN})/4$) during no wait. When the wait bit is "1", bus operation becomes no wait mode and bus cycle is $f(X_{IN})/4$.

The wait bit is cleared to "0" at reset and the system starts in one-wait mode. Internal area access is always performed at no wait because this bit is ignored.

Figure 2.4.4 shows the effect of the wait bit for external area access.




Fig. 2.4.4 Effect of wait bit for external area access (when BYTE pin="L"level)

2.5 Input/Output pins

The M37732 group has 37 programmable I/O pins (ports P4-P8). Ports P5-P8 also function as I/O pins for internal peripheral devices.

Programmable I/O ports and the pin functions are described below.

2.5.1 Programmable I/O ports

Each of the programmable I/O ports (ports P4-P8) has a direction register and a port register. The direction registers and the port registers are allocated in the SFR area of bank 016. The direction register is used to select the input/output mode by one bit. Input level of port is read from the pin selecting input mode by reading the port register. The data written to the port register is output from the pin selecting output mode. Figure 2.5.1 shows the memory allocation of the direction registers and the port registers.




Fig. 2.5.1 Memory allocation of direction registers and port registers

(1) Direction register

Direction of each port can be selected by setting the direction registers. Each bit of the direction register corresponds to a pin. Figure 2.5.2 shows the structure of the port Pi (i=4 to 8) direction registers.

The port is set to input mode (input pin) when the corresponding bit is "0", and to output mode (output pin) when the corresponding bit is "1".

The direction registers are cleared to "001e" at reset. Therefore, I/O ports are set to input mode. If I/O ports are not used as output pins, set the corresponding direction register bit to "0" for input mode.




Fig. 2.5.2 Port Pi (i=4 to 8) direction registers structure

These registers are cleared to "0016" at reset.

(2) Port register

The port register is used to transfer data with external devices through the I/O ports. Figure 2.5.3 shows the relationship between the port registers and the pins.

To output data from a port set to output mode, the data must be written to the corresponding bits of the port register. This data is written in the port latch and is output from the port set to output mode. If a bit of the port register corresponding to a pin programmed for output is read, the state of the output pin is not read but the contents of the port latch are read. Therefore, the previously output value can be read correctly even if the output "H" voltage drops or "L" voltage rises due to external load (refer to "Figure 2.5.4 Port peripheral circuits").

A port programmed for input is floated and the value input to the pin can be read by reading the corresponding bit of the port register. If a value is written to a bit of the port register corresponding to a port programmed for input, it is written in the port latch and the pin remains floating.




Fig. 2.5.3 Relationship between port registers and pins


2.5.2 Ports P4-P8 functions

Ports P5–P8 (32 pins) have the special functions such as I/O pins for external interrupt, timer, A-D converter and serial I/O as well as programmable I/O port function. Port P4 functions as only a programmable I/O port. Refer to the section on each function for ports P5–P8 function as I/O pins for peripheral devices. Ports P4–P8 function as programmable I/O ports after removing reset.

Figure 2.5.4 shows the port peripheral circuits. Table 2.5.1 shows the function of ports P4–P8. Refer to section "2.5.1 Programmable I/O ports" for information concerning functions of the programmable I/O ports. Ports P5–P8 are forced to output mode when used as output pin for internal peripheral devices, but when used as input pin for internal peripheral devices, the direction register must be set to input mode because the contents of the port direction register has higher priority.

Table 2.5.1 Function of ports P4-P8

Pin	Function 1		Function 2		
Port P4	Programmable I/O port				
(P43-P47)					
Port P5	Programmable I/O port	TA0out/RTP0o (P5o):Timer A0 I/O pin / RTP0o output pin			
(P5 ₀ –P5 ₇)		TA0 _{IN} /RTP0 ₁ (P5 ₁) :Timer A0 input pin / RTP0 ₁ output pin			
			2):Timer A1 I/O pin / RTP02 output pin		
	İ		:Timer A1 input pin / RTP03 output pin		
		※ RTP0n (n=0 to 3 is selected.	3) output pin is available when RTP0 function		
		TA2оuт/RTP1₀ (P5	4):Timer A2 I/O pin / RTP1o output pin		
			:Timer A2 input pin / RTP11 output pin		
	1		6):Timer A3 I/O pin / RTP12 output pin		
			:Timer A3 input pin / RTP13 output pin		
			3) output pin is available when RTP1 function		
		is selected.			
Port P6	Programmable I/O port	TA4ou⊤ (P6₀)	:Timer A4 I/O pin		
(P60-P67)		TA4IN (P61)	:Timer A4 input pin		
		INTo (P62)	:INTo interrupt signal input pin		
		INT ₁ (P6 ₃)	:INT ₁ interrupt signal input pin		
		INT ₂ (P6 ₄)	:INT ₂ interrupt signal input pin		
		TB0in (P65)	:Timer B0 input pin		
	i	TB1IN (P66)	:Timer B1 input pin		
		TB2IN (P67)	:Timer B2 input pin		
Port P7	Programmable I/O port		s):Analog input pin		
(P7 ₀ P7 ₇)		AN7/ADTRG (P77)	:Analog input pin when AN7 function is selected		
		1	External trigger input pin when ADTRG function is		
			selected		
Port P8	Programmable I/O port	CTSo/RTSo (P8o)	:UART0 transmit enable signal input pin when		
(P8 ₀ -P8 ₇)			CTS ₀ function is selected		
			UARTO receive enable signal output pin when		
			RTS ₀ function is selected		
		CLK ₀ (P8 ₁)	:UART0 transmit/receive clock I/O pin		
		RxDo (P82)	:UART0 receive data input pin		
		TxDo (P83)	:UART0 transmit data output pin		
		CTS ₁ /RTS ₁ (P8 ₄)	:UART1 transmit enable signal input pin when		
			CTS ₁ function is selected		
			UART1 receive enable signal output pin when		
			RTS ₁ function is selected		
		CLK ₁ (P8 ₅)	:UART1 transmit/receive clock I/O pin		
		RxD1 (P86)	:UART1 receive data input pin		
		TxD1 (P87)	:UART1 transmit data output pin		



2.5.3 Pin functions

The functions of each pin are described below.

(1) Address bus (pins A₀-A₇, pins A₈/D₈-A₁₅/D₁₅, pins A₁₆/D₀-A₂₃/D₇)

Pins A₀-A₇ output the low-order 8 bits of the address signal.

Pins A₈/D₈-A₁₅/D₁₅ output the middle-order 8 bits of the address signal. Pins A₁₆/D₀-A₂₃/D₇ output the high-order 8 bits of the address signal.

Pins $A_8/D_8-A_{15}/D_{15}$ and pins $A_{16}/D_0-A_{23}/D_7$ function as data I/O pins as the same time. Therefore, pins $A_8/D_8-A_{15}/D_{15}$ and pins $A_{16}/D_0-A_{23}/D_7$ perform time division multiplexing of address output and data input/output.

The M37732 group allows direct access to 16M-byte space from addresses 00000016 to FFFFF16. Therefore, 24 address signals are output externally.

Figure 2.5.5 shows the relationship between the address bus and the output pins.




Fig. 2.5.5 Relationship between address bus and output pins

(2) Data bus (pins A₈/D₈-A₁₅/D₁₅, pins A₁₆/D₀-A₂₃/D₇)

In addition to address signal (high-order and middle-order address bus) output pin function, pins $A_8/D_8-A_{15}/D_{15}$ and pins $A_{16}/D_0-A_{23}/D_7$ also function as data I/O pins. The level of the BYTE pin can be used to select between 8-bit and 16-bit data bus width.

●When the BYTE pin is at "L" level (16-bit external bus width)

When the BYTE pin is at "L" level, the external bus width is 16 bits and even address data and odd address data are output simultaneously. Pins $A_8/D_8-A_{15}/D_{15}$ and pins $A_{16}/D_0-A_{23}/D_7$ are used as address bus and data bus, and multiplex signals (address signal and data signal) are output from these pins.

Pins $A_8/D_8-A_{15}/D_{15}$ perform time division multiplexing of address (A_8-A_{15}) output and data input/output in odd address (high-order byte of 16-bit data). Middle-order address is output while \overline{E} signal is at "H" level, and data input/output in odd address is performed while \overline{E} signal is at "L" level. Similarly, pins $A_{16}/D_0-A_{23}/D_7$ perform time division multiplexing of address ($A_{18}-A_{23}$) output and data input/output in even address (low-order byte of 16-bit data). High-order address is output while \overline{E} signal is at "H" level, and data input/output in even address is performed while \overline{E} signal is at "L" level. Figure 2.5.6 shows the relationship between the data bus and the I/O pins (when BYTE pin="L" level). Figure 2.5.7 shows the bus timing when external bus width is 16 bits.




Fig. 2.5.6 Relationship between data bus and I/O pins (when BYTE pin="L" level)




Fig. 2.5.7 Bus timing when external bus width is 16 bits (when BYTE pin="L" level)

2.5 Input/Output pins

●When the BYTE pin is at "H" level (8-bit external bus width)

When the BYTE pin is at "H" level, the external bus width is 8 bits and pins A₁₆/D₀-A₂₃/D₇ perform time division multiplexing of address (A₁₆-A₂₃) output and data input/output.

Address is output while \bar{E} signal is at "H" level, and 8-bit data is input/output when \bar{E} signal is at "L" level.

Figure 2.5.8 shows the relationship between the data bus and the I/O pins (when BYTE pin="H" level). Figure 2.5.9 shows the bus timing when external bus width is 8 bits.




Fig. 2.5.8 Relationship between data bus and I/O pins (when BYTE pin="H" level)




Fig. 2.5.9 Bus timing when external bus width is 8 bits (when BYTE pin="H" level)

2.5 Input/Output pins

(3) Vcc, Vss pins

These are microcomputer power voltage supply pins. Supply 5V±10% to Vcc pin and GND (0V) to Vss pin.

(4) CNVss pin

Connect to Vcc pin.

(5) AVcc, AVss pins

These are A-D converter power voltage input pins. Connect AVcc pin to Vcc pin and AVss pin to Vss pin.

(6) VREF input pin

This pin is used to input the reference voltage during A-D conversion. A-D conversion can be performed for analog input voltage from Vss level up to the level of this pin. It is available to supply the optional voltage up to the Vcc level.

(7) XIN, XOUT pins

These are clock input and output pins for the internal oscillator circuit. Connect a ceramic resonator or a crystal resonator between X_{IN} and X_{OUT} pins. When using an external clock, connect the clock source to X_{IN} pin and leave X_{OUT} pin open. The maximum clock input frequency of the M37732S4FP, M37732S4AFP, and M37732S4BFP is 8MHz, 16MHz, and 25MHz respectively.

(8) RESET input pin

This pin is used to input the reset signal. The microcomputer is reset state when "L" level is input to this pin. Reset state is removed and a program starts from the address set in the reset vector when this pin is returned to "H" level. Refer to "CHAPTER 3. RESET" for details.

(9) R/W output pin

This pin is used to output the read/write signal indicating the data bus state. This pin is at "H" level when the data bus is read, and it is at "L" level when data is written to the data bus. This signal is used for external memory input/output requests.

(10) BHE output pin

This pin is used to output the byte high enable signal. This pin is at "L" level when an odd address is accessed. This signal is used to connect the 8-bit memory and I/O when the external bus is used at 16-bit width.

Refer to section "CHAPTER 9. APPLICATION" for memory and I/O connection method.

(11) ALE output pin

This pin outputs the ALE signal to obtain only address signal from the multiplex signals of pins A₈/ D₈-A₁₅/D₁₅ and pins A₁₆/D₀-A₂₃/D₇. A latch is opened externally when the ALE signal is at "H" level to obtain the address data, and the latched contents are held while the ALE signal is at "L" level.

(12) HOLD input pin

This pin is used to input the Hold request signal. The microcomputer becomes Hold state while this pin is at "L" level. When this pin is returned to "H" level, the Hold state is removed. Refer to section "2.13 Hold function" for details.

(13) HLDA output pin

This pin is used to output the Hold acknowledge signal. The Hold acknowledge signal externally indicates that "L" level is input to the HOLD pin and the microcomputer is in Hold state. "L" level is output from this pin while the microcomputer is in Hold state.

2.5 Input/Output pins

(14) RDY input pin

This pin is used to input the Ready signal. The bus cycle \overline{E} can be stopped (Ready state) when "L" level is input to this pin. The port and bus state at inputting "L" level to the \overline{RDY} pin is maintained in Ready state.

Refer to section "2.14 Ready function" for details.

(15) E output pin

This pin is used to output the enable signal. Data input/output is performed when the output of this pin is at "L" level. This signal controls the time division multiplexing of address and data.

(16) BYTE pin

This pin is used to select the external bus width. The input level to this pin determines whether the external memory is used with 16-bit data width or 8-bit. When the BYTE pin input level is at "L", the data width is 16 bits. When the BYTE pin input level is at "H", the data width is 8 bits. Refer to section "2.5.3 (2) Data bus" for details. However, the data width is always 16 bits regardless of the BYTE pin level when accessing an internal area.

(17) Clock ϕ_1 output pin

This pin outputs the clock ϕ_1 which is divided the clock to X_{IN} pin by 2.

2.6 Interrupts

The suspension of the current operation in order to perform another operation due to a certain event is referred to as an "interrupt". Interrupt is used when there is a request to execute a higher priority routine or when an operation must be performed at a certain timing.

2.6.1 Interrupt functions

The M37732 group has 19 different sources of interrupts. When an interrupt is occurred, a branch is made to the address (branch address) corresponding to the source. The branch address must be stored in the interrupt vector table. The interrupt vector table is allocated at addresses FFD616 to FFFF16 in bank 016. When writing programs, branch must be made to the address in the interrupt vector table corresponding to each interrupt (interrupt vector address). The branch address is the start address of the interrupt processing routines (interrupt service routine). Figure 2.6.1 shows the interrupt mechanism.




Fig. 2.6.1 Interrupt mechanism

When an interrupt request is accepted, the contents of the following registers before the interrupt are stored automatically to the stack area in the order $0 \rightarrow 2 \rightarrow 3$.

- Program bank register (PG)
- 2 Program counter (PCL, PCн)
- 3 Processor status register (PSL, PSH)

The procedure of storing these registers depends on whether the contents of the stack pointer S are even or odd. When the contents of the stack pointer S are even, the contents of the program counter PC and processor status register PS are stored in 16-bit unit. When the contents of the stack pointer S are odd, they are stored in 8-bit unit. Figure 2.6.2 shows the state of the stack area when an interrupt request is accepted.

Only the above registers ① to ③ are stored automatically when an interrupt request is accepted. The user is responsible for storing other necessary registers by program.




Fig. 2.6.2 State of the stack area when an interrupt request is accepted

2.6.2 Sources of interrupts

Table 2.6.1 shows the sources of interrupts and the corresponding vector address. Store the start address of the interrupt service routine at the vector address shown in this table by program.

Table 2.6.1 Interrupt sources and vector address

Table 2.0.1 Interrupt			
Vector address		address	
Interrupt source	High-order	Low-order	Remarks
	address	address	
Reset (Note 1)	00FFFF16	00FFFE ₁₆	Non-maskable
Zero division	00FFFD ₁₆	00FFFC ₁₆	Non-maskable software interrupt
BRK instruction	00FFFB ₁₆	00FFFA ₁₆	Non-maskable software interrupt
DBC (Note 2)	00FFF9 ₁₆	00FFF8 ₁₆	Not used normally
Watchdog timer	00FFF7 ₁₆	00FFF6 ₁₆	Non-maskable interrupt
INT ₀	00FFF5 ₁₆	00FFF4 ₁₆	External interrupt due to INTo pin input signal
INT ₁	00FFF3 ₁₆	00FFF216	External interrupt due to INT1 pin input signal
INT ₂	00FFF1 ₁₆	00FFF0 ₁₆	External interrupt due to INT2 pin input signal
Timer A0	00FFEF16	00FFEE16	Timer A0 internal interrupt
Timer A1	00FFED ₁₆	00FFEC ₁₆	Timer A1 internal interrupt
Timer A2	00FFEB ₁₆	00FFEA ₁₆	Timer A2 internal interrupt
Timer A3	00FFE9 ₁₆	00FFE8 ₁₆	Timer A3 internal interrupt
Timer A4	00FFE7 ₁₆	00FFE6 ₁₆	Timer A4 internal interrupt
Timer B0	00FFE5 ₁₆	00FFE4 ₁₆	Timer B0 internal interrupt
Timer B1	00FFE3 ₁₆	00FFE2 ₁₆	Timer B1 internal interrupt
Timer B2	00FFE1 ₁₆	00FFE0 ₁₆	Timer B2 internal interrupt
UART0 reception	00FFDF16	00FFDE ₁₆	Valid only when the UART0 function is selected.
UART0 transmission	00FFDD16	00FFDC ₁₆	
UART1 reception	00FFDB ₁₆	00FFDA ₁₆	Valid only when the UART1 function is selected.
UART1 transmission	00FFD9 ₁₆	00FFD8 ₁₆	1
A-D conversion	00FFD7 ₁₆	00FFD6 ₁₆	Internal interrupt due to completion of A-D conversion

Note 1: Reset is included in this table.

Note 2: The DBC is an interrupt for the exclusive use of the debug control interrupt and is not used, usually.

Each interrupt source is described below.

(1) internal interrupt

Table 2.6.2 shows the sources of internal interrupt request.

Table 2.6.2 Internal Interrupt request sources

Interrupt	Interrupt request source
Zero division	Occurs when 0 is specified as the divisor for the DIV instruction.
	(Refer to "MELPS 7700 SOFTWARE MANUAL")
BRK instruction	Occurs when the BRK instruction is executed.
	(Refer to "MELPS 7700 SOFTWARE MANUAL")
Watchdog timer	Occurs when the topmost bit of the 12-bit watchdog timer becomes "0".
*	(Refer to section "2.12 Watchdog timer")
Timer Ai	Occurs when timer Ai (i=0 to 4) underflows or overflows.
	(Refer to section "2.7 Timer A")
Timer Bi	Occurs when timer Bi (i=0 to 2) underflows or overflows.
	(Refer to section "2.8 Timer B")
UARTi reception	Occurs during UARTi (i=0,1) receive. (Refer to section "2.10 Serial I/O")
UARTi transmission	Occurs during UARTi (i=0,1) transmit. (Refer to section "2.10 Serial I/O")
A-D conversion	Occurs when A-D conversion completes. (Refer to section "2.11 A-D Converter")

(2) External interrupt (INTo to INT2 interrupts)

M37732 group has three external interrupts ($\overline{INT_0}$ to $\overline{INT_2}$). These interrupt requests are occurred by input level or input edge to pins $\overline{INT_0}$ — $\overline{INT_2}$. The interrupt request sources can be selected by using bits 4 and 5 of the $\overline{INT_1}$ (i=0 to 2) interrupt control register shown in Figure 2.6.4. Table 2.6.3 shows the sources of $\overline{INT_1}$ interrupt requests.

Pins $\overline{\text{INT}_0}$ — $\overline{\text{INT}_2}$ are shared with ports P6₂—P6₄. Therefore, the corresponding bit in the port P6 direction register must be cleared to "0" in order to use these pins as external interrupt input pins. If the $\overline{\text{INT}_1}$ interrupts are not used, the $\overline{\text{INT}_1}$ interrupt priority level (refer to next section) should be set to 0 because the $\overline{\text{INT}_1}$ interrupts always monitor the state of ports P6₂—P6₄ to raise interrupt requests.

The input signal to the $\overline{\text{INT}}$ pins must have pulse width greater than 250ns at "H" level or "L" level regardless of the external clock input frequency $f(X_N)$.

Table 2.6.3 INT Interrupt request sources

b5	b4	Interrupt request source
0	0	Interrupt request occurs when falling edge of the signal input to the INTi pin.
0	1	Interrupt request occurs when rising edge of the signal input to the INTi pin.
1	0	Interrupt request occurs when the INT pin level becomes "H".
1	1	Interrupt request occurs when the INTi pin level becomes "L".

2.6.3 Interrupt control

The enabling and disabling of interrupts are controlled by the interrupt request bit, interrupt priority level, processor interrupt priority level (IPL), and interrupt disable flag (I) (excluding non-maskable interrupts). The interrupt disable flag and the processor interrupt priority level are assigned to the processor status register (PS). The interrupt request bit and the interrupt priority level selection bits are assigned to the interrupt control register of the respective interrupt. Figure 2.6.3 shows the memory map of the interrupt control register and Figure 2.6.4 shows the structure. However, there is no interrupt control register for non-maskable interrupts such as zero division interrupt, the BRK instruction interrupt, and watchdog timer interrupt.

●Non-maskable interrupt: An interrupt that branches to the interrupt service routine regardless of

the interrupt disable flags.

•Maskable interrupt: An interrupt that can be disabled with the interrupt control flags.

Address	
70 16	A-D conversion interrupt control register
71 16	UART0 transmission interrupt control register
7216	UART0 receive interrupt control register
73 16	UART1 transmission interrupt control register
74 16	UART1 receive interrupt control register
75 16	Timer A0 interrupt control register
7616	Timer A1 interrupt control register
77 16	Timer A2 interrupt control register
78 16	Timer A3 interrupt control register
79 16	Timer A4 interrupt control register
7A ₁₆	Timer B0 interrupt control register
7B ₁₆	Timer B1 interrupt control register
7C ₁₆	Timer B2 interrupt control register
7D ₁₆	INTo interrupt control register
7E ₁₆	INT1 interrupt control register
7F ₁₆	INT2 interrupt control register
7F16	

Fig. 2.6.3 Interrupt control register memory map




Fig. 2.6.4 Interrupt control register structure

The interrupt control bits are described below.

(1) Interrupt disable flag (I flag)

The interrupt disable flag (I flag) is assigned to the processor status register bit 2. This flag can be used to disable all maskable interrupts. All maskable interrupts are disabled when the I flag is set to "1" and enabled when it is cleared to "0". This flag is set to "1" at reset and must be cleared to "0" if interrupts are to be enabled.

(2) Interrupt request bit

When an interrupt request occurs, the interrupt request bit which is bit 3 of the corresponding interrupt control register is set to "1". The interrupt request bit remains set until the interrupt request is accepted, and is cleared to "0" when the interrupt request is accepted.

This bit is used to indicate that an interrupt request has occurred. This bit can also be set or cleared by program. Use the SEB and CLB instructions when setting interrupt request bit.

The INT interrupt request bit's function is not available when used in level sense mode.

(3) Interrupt priority level and processor interrupt priority level (IPL)

An interrupt priority level between 0 and 7 can be assigned to each interrupt by using the interrupt priority level selection bits which are assigned to bits 0 to 2 of each interrupt control register. Use the SEB and CLB instructions when setting interrupt priority level selection bits. When an interrupt request occurs, this priority level is compared with the processor interrupt priority level in the processor status register.

Interrupt priority level > Processor interrupt priority level (IPL)

An interrupt is enabled when the above condition is satisfied. Therefore, an interrupt can be disabled by setting its priority level to 0.

The interrupt disable flag, interrupt request bit, interrupt priority level, and IPL are independent of each other and do not affect each other. An interrupt is occurred only when all of these bits are properly set. These bits can be used to control interrupt priorities in a variety of ways by program.

Table 2.6.4 shows the setting of interrupt priority levels and Table 2.6.5 shows the interrupt enable levels corresponding to IPL setting.

Table 2.6.4 Setting of Interrupt priority levels

Interru	Interrupt control register		Interrupt priority level	Priority
b2	b1	b0	Therrapt priority level	1 Horney
0	0	0	Level 0 (Interrupt disabled)	
0	0	1	Level 1	Low
0	1	0	Level 2	ı
0	1	1	Level 3	
1	0	0	Level 4	
1	0	1	Level 5	
1	1	0	Level 6	V
1	1	1	Level 7	High

Table 2.6.5 Interrupt enable levels corresponding to IPL setting

IPL ₂	IPL ₁	IPL₀	Enabled interrupt priority level
0	0	0	Enable level 1 and above interrupts.
0	0	1	Enable level 2 and above interrupts.
0	1	0	Enable level 3 and above interrupts.
0	1	1	Enable level 4 and above interrupts.
1	0	0	Enable level 5 and above interrupts.
1	0	1	Enable level 6 and above interrupts.
1	1	0	Enable level 7 interrupts.
1	1	1	Disable all maskable interrupts.

IPLo: Processor status register bit 8 IPL₁: Processor status register bit 9 IPL2: Processor status register bit 10

2.6.4 Interrupt priority level

All interrupts have an assigned priority level. When more than one interrupt request occurs during the same sampling timing (timing in which interrupt requests are checked) while accepting all interrupt requests are enabled, the one with the highest priority level is accepted.

The 16 interrupt sources of all 19 sources except for software interrupts (zero division and the BRK instruction interrupt) and watchdog timer interrupt can be set by program using the interrupt priority level selection bits in the interrupt control register. Reset (highest priority level) and watchdog timer interrupt priority levels are set by the hardware. Figure 2.6.5 shows the hardware controlled interrupt priority levels.




Fig. 2.6.5 Hardware controlled interrupt priority levels

2.6.5 Interrupt priority level detection circuit

The M37732 group is equipped with an interrupt priority level detection circuit to select the highest priority level when more than one interrupt request occurs during the same sampling timing. Figure 2.6.6 shows the interrupt priority level detection circuit.




Fig. 2.6.6 Interrupt priority level detection circuit




Fig. 2.6.7 Interrupt priority level detection model

The operation of the interrupt priority level detection circuit shown in Figure 2.6.6 is described with interrupt priority level detection model shown in Figure 2.6.7.

The priority level of the requested interrupt (Y in Figure 2.6.7) is compared with the priority level of the upstream interrupt (X in Figure 2.6.7) (initial priority level is 0) in the order shown in Figure 2.6.6 and the higher level interrupt is sent downstream for comparison with next interrupt (Z in Figure 2.6.7). Unrequested interrupts are not compared and upstream interrupt is passed unchanged to downstream. If the priority levels are equal, the upstream interrupt is selected. Therefore, the following relation exists if the software set priority levels are the same.


 $\overline{INT_0}$ < $\overline{INT_1}$ < $\overline{INT_2}$ < Timer A0 < Timer A1 < Timer A2 < Timer A3 < Timer A4 < Timer B0 < Timer B1 < Timer B2 < UART0 reception < UART1 transmission < UART1 transmission < A-D conversion

When there are multiple interrupts during the same sampling timing, the interrupt with the highest priority level is selected as the result of this comparison. Then, that interrupt request is accepted and its interrupt service routine is executed if its interrupt priority level is higher than the processor interrupt priority level (IPL) and the interrupt disable flag is "0".

The detection of interrupt priority level is synchronized with the sampling pulse occurred during the operation code fetch cycle of CPU. While the interrupt priority level is being checked, the interrupt request bit and the interrupt priority level are latched so that they do not change. They are sampled at the first half of the operation code fetch cycle and latched from the second half to the end of the level detection. Note that while the priority level is being checked, no sampling pulse is occurred even when it is the operation code fetch cycle. (Refer to Figure 2.6.8.)

2.6.6 Interrupt priority level detection time

With the M37732 group, the time which it takes for the interrupt priority level detection circuit to determine the level of an interrupt can be set by program. Figure 2.6.8 shows the interrupt priority level detection time. The detection time can be set to 7, 4, or 2 cycles according to the contents of the interrupt priority detection time selection bits (bits 4, and 5 at address $5E_{16}$) in the processor mode register. The interrupt priority detection time selection bits are cleared to "00" at reset and the 7 cycles at internal clock ϕ are selected for interrupt priority level detection time. Normally, use these bits set to "10".



2.6.7 Interrupt processing sequence

The sequence of events from the receiving of interrupt request in the main routine to the start of the interrupt service routine is referred to as the interrupt processing sequence.

When an interrupt request is accepted, interrupt processing starts from the next cycle of the instruction at the time of the accepting interrupt request. Figure 2.6.9 shows the interrupt processing sequence.

After execution of an instruction at the time of the accepting interrupt request completes, an INTACK (Interrupt Acknowledge) sequence is executed and control is passed to the beginning of the interrupt service routine allocated in bank 0₁₆. The INTACK sequence operates as follows.

- ① The contents of the program bank register (PG) just before the INTACK sequence are stored to stack.
- ② The contents of the program counter (PC) just before the INTACK sequence are stored to stack.
- The contents of the processor status register (PS) just before the INTACK sequence are stored to stack.
- The interrupt disable flag is set to "1".
- The interrupt request bit of the accepted interrupt is cleared to "0".
- © The interrupt priority level of the accepted interrupt is set in IPL.
- The contents of the program bank register (PG) are set to "0016" and the interrupt vector address is loaded in the program counter (PC).

The INTACK sequence requires a minimum 13 cycles (1 cycle= ϕ =f(X_{IN})/2). Figure 2.6.10 shows the INTACK sequence timing.

The interrupt service routine is started after completing the INTACK sequence.




Fig. 2.6.9 Interrupt processing sequence




Fig. 2.6.10 INTACK sequence timing

(1) Change in IPL

When an interrupt request is accepted, the IPL in the processor status register is replaced by the interrupt priority level of the accepted interrupt.

If the interrupt is a reset, watchdog timer, or software interrupt, the value shown in Table 2.6.6 is set in the IPL. This operation is meaningful when multiple interrupts are used (refer to section "2.6.9 Multiple interrupts").

Table 2.6.6 Change in IPL

Interrupt source	Change in processor interrupt priority level
Reset	0 (0002)
Watchdog timer	7 (1112)
Zero division	No change
BRK instruction	No change
Other interrupts	Interrupt priority level of the accepted interrupt request

(2) Storing registers

The register storing operation performed during INTACK sequence depends on whether the contents of the stack pointer S at the time of the accepting interrupt request are even or odd.

When the contents of the stack pointer S are even, the contents of the program counter PC and processor status register PS are stored as 16-bit simultaneously at each other. When the contents of the stack pointer S are odd, they are stored in 8-bit unit. Figure 2.6.11 shows the register storing operation.

In the INTACK sequence, only the contents of the program bank register PG, program counter PC, and processor status register PS are stored to stack area. Other registers must be stored by program at the beginning of the interrupt service routine as necessary.

The M37732 group provides the **PSH** instruction which stores all CPU registers except for the stack pointer with a single instruction.




Fig. 2.6.11 Register storing operation

2.6.8 Returning from an interrupt service routine

The RTI instruction is used at the end of the interrupt service routine to return to the interrupted routine and continue processing. The RTI instruction restores the contents of the program bank register PG, the program counter PC, and the processor status register PS stored before entering the interrupt service routine to their original registers.

The registers stored within the interrupt service routine must be restored with the PUL instruction before executing the RTI instruction. When they are restored with the PUL instruction, use the same data/register length as they were stored. The state of other interrupt request bits are retained after branching to the interrupt service routine. Therefore, if these interrupts are to be disabled after returning, these interrupt request bits must be cleared to "0" before executing the RTI instruction.

2.6.9 Multiple interrupts

The interrupt disable flag I is set to "1" in order to disable further interrupts and the interrupt request bit of the accepted interrupt is cleared to "0" when a branch is made to an interrupt service routine. However, if there are multiple interrupt requests, the interrupt request bit of the interrupt that was rejected by the interrupt priority level detection circuit remains set to "1".

The IPL (processor interrupt priority level) in the processor status register changes to the priority level of the accepted interrupt. Therefore, if the interrupt disable flag I is cleared to "0" in the interrupt service routine for the accepted interrupt, interrupt request with priority level higher than the current interrupt can be accepted as long as IPL is unchanged. This is referred to as multiple interrupts.

Figure 2.6.12 shows the multiple interrupt mechanism.




Fig. 2.6.12 Multiple interrupt mechanism

2.6.10 Interrupt response time and interrupt delay time

When an interrupt request occurs, the priority level must be checked and the INTACK sequence must be executed before interrupt service routine can start. The interval between the interrupt request and the start of the interrupt service routine is referred to as the interrupt response time. This is shown in Figure 2.6.13. Interrupt priority level detection is performed at the beginning of each instruction and during the INTACK sequence. This is performed in parallel with the instruction execution. Therefore, the interrupt response time is the sum of ① through ③ as follows (in Figure 2.6.13):

- ① The interval from the occurrence of the interrupt request until the instruction being executed completes.
- ② The interval from the start of the next instruction (start of interrupt priority level detection) until the end of the instruction being executed at the end of priority level detection.
- Time required to execute the INTACK sequence (13 cycles minimum, 15 cycles maximum).

If registers are stored at the beginning of the interrupt service routine, the time required for this operation (context switching time) must also be added. The sum of the interrupt response time and the context switching time is the interrupt delay time (refer to Figure 2.6.13). This is the time required for the interrupt processing program to start after an interrupt request occurs. The interrupt delay time is expressed by the following equation.

Interrupt delay time = (time required to execute instruction 1) + (time required to execute instruction 2) -0.5ϕ + (INTACK sequence Interval) + (context switching time)




Fig. 2.6.13 Interrupt response time and interrupt delay time

[Precautions when using interrupts]

- 1. Use the SEB and CLB instructions for setting each interrupt control register (addresses 7016 to 7F16).
- 2. When the INTi interrupt is used in level sense mode, the INTi interrupt request bit's function is not available.

The interrupt request is not retained when changing from valid level to invalid level if interrupt request is not accepted during valid level. Figure 2.6.14 shows the $\overline{\text{INT}_i}$ interrupt during level sense mode. If the level of the $\overline{\text{INT}_i}$ pin is valid (did not change from valid level to invalid level) when returning to the original routine after processing an interrupt, $\overline{\text{INT}_i}$ interrupt is occurred as shown in Figure 2.6.15.




Fig. 2.6.14 INT: Interrupt during level sense mode




Fig. 2.6.15 Repeating INT interrupt (level sense)

3. To change the INTi interrupt from level sense to edge sense, set the INTi interrupt control register in the sequence shown in Figure 2.6.16 (1).

To change the INTi interrupt polarity, set the INTi interrupt control register in the sequence shown in Figure 2.6.16 (2).




Fig. 2.6.16 INTi interrupt control register setting flow

2.7 Timer A

Timer A consists of five 16-bit timers (timers A0 to A4). External output is the main function of these timers. Timers A0 to A4 operate independently and each can operate in one of four different modes.

2.7.1 Timer A description

Timer Ai (i=0 to 4) has four operating modes as described below. These timers have identical functions except the two-phase pulse signal processing function in event counter mode. The timer I/O pins are shared with ports P50-P57, P60, and P61.

Timer mode

This mode counts the selected internal clock. The counter is decremented by 1 each time a count source (selected clock) is input and a timer Ai interrupt request occurs when the contents of the counter reach $0000_{16} \rightarrow \text{reloaded value "n"}$ (hereafter referred to as underflow).

Gate function (control count operation with the input signal to the TAin pin) and pulse output function (output from the TAiout pin, a signal that changes polarity each time the counter underflows) are available and can be selected by program.

●Event counter mode

This mode counts the external clock input to the TAin pin. The counter can be incremented (add 1 to the contents of the counter with each clock input) or decremented (subtract 1 from the contents of the counter with each clock input) by program or with an external signal. In case used as an increment counter*1, a timer Ai interrupt request occurs when the counter reaches FFFF₁6 → reloaded value "n" (hereafter referred to as overflow). In case used as a decrement counter*2, a timer Ai interrupt request occurs when the counter underflows.

In addition, the pulse output function (output from the TAiout pin, a signal that changes polarity each time the counter underflows or overflows) can be selected by program. Timers A2, A3, and A4 also have two-phase pulse signal processing function which controls the counter increment/decrement by inputting two-phase pulse with phase shifted by 90 degrees.

Increment	counter*	¹The	counter	can be	incremented	(add	1 to	the	contents	of the	counter	with
		each	n clock i	nput)								

Decrement counter*2.....The counter can be decremented (subtract 1 from the contents of the counter with each clock input)

●One-shot pulse mode

In this mode, the timer is driven by an internal or external trigger and "H" level is output from the TAiout pin for an arbitrary interval.

●Pulse width modulation (PWM) mode

In this mode, an arbitrary pulse width signal is output repeatedly from the TAiout pin. PWM output is started by an internal or external trigger.

2.7.2 Block description

Figure 2.7.1 shows the block diagram of timer Ai. It is followed by the description of timer Ai related registers.




Fig. 2.7.1 Timer Ai block diagram

(1) Counter and reload register (timer Ai register)

Timer Ai counter and reload register consist of 16 bits. The counter counts the selected count source and its contents are decremented by 1 each time a count source is input. In event counter mode, it can also function as an increment counter and its contents are incremented by 1 each time a count source is input. The reload register is used to store the initial value of the counter. The contents of the reload register are reloaded into the counter when the counter underflows (or when it overflows in case used as an increment counter in event

Timer Ai register

counter mode).

The contents of the counter change each time a count source is input, but the contents of the reload register remain unchanged.

Values are stored in the counter and reload register by writing to the timer Ai register. Table 2.7.1 shows the memory allocation of timer Ai register.

The value written in timer Ai register when the

Timer A0 register Address 4716 Address 4616
Timer A1 register Address 4916 Address 4816
Timer A2 register Address 4B16 Address 4A16
Timer A3 register Address 4D16 Address 4C16
Timer A4 register Address 4F16 Address 4E16

Table 2.7.1 Timer Ai register memory allocation

High-order byte Low-order byte

timer is not operating is stored in the counter and reload register. The value written in timer Ai register when the timer is operating is stored only in the reload register. In this case, the updated value is transferred to the counter during next reload. If the timer Ai register is read, the result depends on the operating mode. Table 2.7.2 shows the results of the timer Ai register read and write.

The value of the timer Ai register is undefined at reset. Therefore, at first the counter and the reload register must be initialized when using timer Ai.

Table 2.7.2 Timer Ai register read and write

Mode	Read	Write		
Timer mode	Dood times counting value	<pre><timer operating=""> Write to reload register <timer halted=""> Write to reload register and counter</timer></timer></pre>		
Event counter mode	Read timer counting value			
One-shot pulse mode	Dood undefined value			
Pulse width modulation mode	Read undefined value			

(2) Count start flag

The count start flag (address 40₁₆) separately controls starting/stopping of each timer. Each bit corresponds to one of the timers.

When this flag is set to "1", a count source is input to the counter. When this flag is set to "0", a count source input to the counter is disabled.

Figure 2.7.2 shows the structure of the count start flag.




Fig. 2.7.2 Count start flag register structure

(3) One-shot start flag

The one-shot start flag (address 42₁₆) controls the occurrence of an internal trigger used in one-shot pulse mode. When a corresponding one-shot start flag to each timer is set to "1" in case internal trigger is selected, an internal trigger starting one-shot pulse output is occurred. Refer to section "2.7.5 One-shot pulse mode" for more information. One-shot start flag is a write-only flag.

Figure 2.7.3 shows the structure of the one-shot start flag.




Fig. 2.7.3 One-shot start flag register structure

(4) Up-down flag

The up-down flag (address 44₁₆) is a register consisting of up-down flags and two-phase signal processing selection bits used in event counter mode.

Figure 2.7.4 shows the structure of the up-down flag register followed by a description of each bit.




Fig. 2.7.4 Up-down flag register structure

●Timer Ai up-down flags (bits 0 to 4)

These flags are valid in event counter mode when the count up-down flag is selected for up-down switching factor of counter. When this flag is "0", the counter of the corresponding timer is decremented. When this flag is "1", the counter of the corresponding timer is incremented.

●Two-phase signal processing selection bits (bits 5 to 7)

In event counter mode, these bits select the two-phase pulse signal processing function which controls the counter using two-phase pulse with their phases shifted by 90 degrees. This is a write-only bit. The corresponding timer operates with the two-phase pulse signal processing when this bit is set to "1". This bit must be set to "0" when the two-phase pulse signal processing function is not used and in modes other than event counter mode. It is cleared to "0" at reset.

Use the LDM and STA instructions to write to this bit. Do not use the SEB and CLB instructions.

(5) Timer Ai mode register

The timer Ai mode register (addresses 5616 to 5A16) consists of operating mode selection bits, count source selection bits, and timer function selection bits.

Figure 2.7.5 shows the structure of the timer Ai mode register. The operating mode selection bits and count source selection bits are described below. The functions of bits 2 to 5 depend on the operating mode and are described under the description of each operating mode.




Fig. 2.7.5 Timer Ai mode register structure

Operating mode selection bits (bits 0 and 1)

The operating mode selection bits are used to select the timer operating mode. Table 2.7.3 shows the relationship between the operating mode selection bits and the timer operating modes.

Table 2.7.3 Relationship between operating mode selection bits and operating modes

	The same of the sa						
•	b1	b0	Operating mode				
	0	0	Timer mode				
	0	1	Event counter mode				
-	1	0	One-shot pulse mode				
•	1	1	Pulse width modulation (PWM) mode				

●Count source selection bits (bits 6 and 7)

The count source selection bits are used to select the count source. Table 2.7.4 shows the relationship between the count source selection bits and the timer count sources. These bits are ignored in event counter mode.

Table 2.7.4 Relationship between count source selection bits and count sources

b7 b6		Times count course	Input clock to the counter			
		Timer count source	f(Xin)=8MHz	f(Xin)=16MHz	f(XIN)=25MHz	
0	0	External clock input frequency divided by 2 (f2)	4MHz	8MHz	12.5MHz	
0.	1	External clock input frequency divided by 16 (f16)	500kHz	1MHz	1.5625MHz	
1	0	External clock input frequency divided by 64 (f64)	125kHz	250kHz	390.625kHz	
1	1	External clock input frequency divided by 512 (f512)	15625Hz	31250Hz	48.8281kHz	

f(XIN): External clock input frequency

(6) Timer Ai interrupt control register

The timer Ai interrupt control register (addresses 7516 to 7916) consists of interrupt priority level selection bits and interrupt request bit. Figure 2.7.6 shows the structure of the timer Ai interrupt control register. The function of each bit is described below. Use the **SEB** and **CLB** instructions when setting the timer Ai interrupt control register. Refer to section "2.6 Interrupts" for more information.




Fig. 2.7.6 Timer Ai interrupt control register structure

●Interrupt priority level selection bits (bits 0 to 2)

These bits are used to select the interrupt priority level. They should be set to a level between 1 and 7 when using a timer Ai interrupt. When an interrupt request occurs, this level is compared with the processor interrupt priority level (IPL) in the processor status register (PS) and an interrupt is allowed only when this level is higher than IPL (interrupt disable flag I must be "0"). Set these bits to "000" (level 0) to disable only timer Ai interrupt.

●Interrupt request bit (bit 3)

This bit is set to "1" when a timer Ai interrupt request occurs. The interrupt request bit set to "1" is cleared to "0" when the interrupt request is accepted.

This bit can be set or cleared by program.

(7) Ports P5 and P6 direction registers

The I/O pins of timers A0 to A3 are shared with port P5 and the I/O pins of timer A4 are shared with port P6. When using these ports as timer input pins, the corresponding bit in the direction register must be set to "0" (input mode). When using these ports as timer output pins, these ports function as timer output pins regardless of the contents of the direction register.

Figure 2.7.7 shows the relationship between port P5 direction register (address 0D₁₆) and port P6 direction register (address 10₁₆) and timer pins.




Fig. 2.7.7 Relationship between port P5 and P6 direction registers and timer pins

2.7.3 Timer mode [timer Ai mode register bits 1, 0="00"]

The timer mode is selected by setting the timer Ai mode register bits 1 and 0 to "00". When this mode is selected, bit 5 of the timer Ai mode register must be fixed to "0". Figure 2.7.8 shows the structure of the timer Ai mode register in timer mode.

In timer mode, the selected internal clock is decremented and an interrupt request occurs each time the counter underflows (the contents of the counter reach $0000_{16} \rightarrow \text{reloaded value "n"}$). The timer dividing ratio is expressed as follows:

Timer dividing ratio = 1/(n+1)

n: Value set in counter (value between 000016 and FFFF16)

The following functions can be selected with the timer Ai mode register.

Gate function

Controls count with the input signal to the TAin pin.

Pulse output function

Outputs from the TAiout pin, a signal that changes polarity each time the counter underflows.

Timer mode of timers A0 and A2 is also used in pulse output port mode. Refer to section "2.9 Pulse output function" for more information.

(1) Timer mode operation

First, select the operating mode, pulse output function, gate function, and count source with the timer Ai mode register. Next, write an arbitrary value "n" ("n"=000016 to FFFF16) in the timer Ai register to specify the timer dividing ratio. At the same time, the value "n" is stored in the counter and the reload register. When the count start flag is set to "1" (count enabled), the selected count source is input to the counter and starts the count operation.

Figure 2.7.9 shows the setting example of the timer mode related registers.

The contents of the counter are decremented by 1 each time the count source is input. When the counter underflows, the contents of the reload register are reloaded into the counter and the interrupt request bit is set to "1".

Count operation continues in this manner. The interrupt request occurs and the interrupt request bit is set to "1" each time the counter underflows. Therefore, an interrupt request occurs at every "n+1" count of the count source. Interrupts must be enabled before they can be used. Refer to section "2.6 Interrupts" for more information. The interrupt request bit remains "1" set until the interrupt request is accepted or it is cleared by program.




Fig. 2.7.9 Setting example of the timer mode related registers

The contents of the counter can be read at any timing by reading the contents of the timer Ai register but the contents of the reload register can not be read. In order to change the timer dividing ratio wher the timer is operating, a 16-bit update value must be written simultaneously in the timer Ai register. This value is stored in the reload register, and reloaded into the counter at the next reload timing after writing to timer Ai register.

Figure 2.7.10 shows the timer mode operation diagram (neither pulse output nor gate function).




Fig. 2.7.8 Timer Ai mode register structure in timer mode




Fig. 2.7.10 Timer mode operation diagram (neither pulse output nor gate function)

[Selection function]

Program selectable gate function and pulse output function are described below. These functions can be used together.

Gate function

The gate function is selected by setting the gate function selection bits of the timer Ai mode register to "10" or "11". The gate function controls the starting and stopping of the timer count by the level of the input signal to the TAin pin. Table 2.7.5 shows the relationship between the gate function selection bits and the count effective level.

When using the gate function, the corresponding port direction register bit to the TAiN pin must be set to "0" for input mode.

Table 2.7.5 Relationship between gate function selection bits and effective level

Gate function selection bits		Effective level
b4 b3		
1	0	Count while the input level to the TAin pin is "L"
1	1	Count while the input level to the TAin pin is "H"

When the gate function is selected, counting is performed when count source is input to the counter while the input level to the TAin pin is effective and the count start flag is "1". No count source is input and the count stops while the input level is not effective. The contents of the counter are preserved when the TAin pin input level changes from effective to non-effective. Therefore, counting can resume when the input level returns to an effective level.

The pulse width of the TAin pin input signal during count interval and count halt interval must be at least 2 cycles of the selected count source.

Figure 2.7.11 shows the timer operation example when the gate function is selected.




Fig. 2.7.11 Timer operation example when the gate function is selected

●Pulse output function

The pulse output function is selected by setting the pulse output function selection bit to "1". When the pulse output function is selected, a signal that changes polarity each time the counter underflows is output from the TAiout pin. The TAiout pin is shared with ports P5 and P6. When the pulse output function is selected, the corresponding port is forced to output mode and functions as the TAiout pin regardless of the contents of the port direction register. It can be used as a programmable I/O port once the pulse output function selection bit is set to "0".

When selecting the pulse output function, "L" level is output from the TAiout pin while the count start flag is "0" and count halted. Therefore, the initial level of the pulse output is always "L".

Figure 2.7.12 shows the timer operation example when the pulse output function is selected.




Fig. 2.7.12 Timer operation example when the pulse output function is selected

[Precautions when using timer mode]

1. The value of the counter while operating can be read at any timing by reading the timer Ai register. However, if it is read at the reload timing shown in Figure 2.7.13, "FFFF16" is read instead of the reloaded value. The reloaded value is read if it is read after the timer Ai register is set during timer halted and before the count source is input and count started.




Fig. 2.7.13 Reading the timer Ai register

2.7.4 Event counter mode [timer Ai mode register bits 1, 0="01"]

The event counter mode is selected by setting the timer Ai mode register bit 1 to "0" and bit 0 to "1". When this mode is selected, bit 5 of the timer Ai mode register must be fixed to "0". Figure 2.7.14 shows the structure of the timer Ai mode register in event counter mode.

In event counter mode, the external clock input to the TAin pin is counted. The counter can be either an increment counter or a decrement counter according to the up-down flag or the input level to the TAiout pin. Figure 2.7.15 shows the structure of the up-down flag register.

In increment counter, an interrupt request occurs when the counter overflows (the contents of the counter reach FFFF16 \rightarrow reloaded value "n"). In decrement counter, an interrupt request occurs when the counter underflows (the contents of the counter reach $000016 \rightarrow$ reloaded value "n"). The timer dividing ratio is expressed as follows:

- ●increment counter Timer dividing ratio = 1/(FFFF₁₀-n+1)
- ●Decrement counter Timer dividing ratio = 1/(n+1)

 n: Value set in counter

 (value between 0000₁6 and FFFF₁6)

In addition, in this mode, the pulse output function and two-phase pulse signal processing function can be selected by program. Two-phase pulse signal processing function is available only with timers A2, A3, and A4.

●Pulse output function

A signal that changes polarity is output from the TAiout pin each time the counter underflows (decrement counter) or overflows (increment counter).

●Two-phase pulse signal processing function (timers A2 to A4)

Whether to increment or decrement the counter is selected by inputting two-phase pulse with phase shifted 90 degrees.




Fig. 2.7.14 Timer Al mode register structure in event counter mode




Fig. 2.7.15 Up-down flag register structure

(1) Event counter mode operation

First, select the operating mode, count polarity, pulse output function, and up-down switching factor with the timer Ai mode register. Next, write an arbitrary value "n" ("n"=000016 to FFFF16) in the timer Ai register to specify the timer dividing ratio. At the same time, the value "n" is stored in the counter and the reload register. Also set the port direction register bit corresponding to the TAin pin to "0" (input mode).

When the count start flag is set to "1" (count enabled), the external clock input to the TAin pin is input to the counter. The counter operates at the falling edge (when the count polarity selection bit is "0") or rising edge (when the count polarity selection bit is "1") of the input clock.

Whether to increment or decrement the counter can be selected with the up-down flag or the level of the input signal to the TAiout pin. The contents of the up-down flag are used if the up-down switching factor selection bit is "0", and the level of the input signal to the TAiout pin is used if it is "1". Figure 2.7.16 shows the setting example of the event counter mode related registers.

When switching with the contents of the updown flag

When the corresponding bit to the up-down flag is set to "0", the counter is decremented. When the corresponding bit to the up-down flag is set to "1", the counter is incremented.

●When switching with the input signal to TAioυτ pin

When the input level to the TAiout pin is "L", the counter is decremented. When the input level to the TAiout pin is "H", the counter is incremented.

The TAiout pins are shared with port pins. Therefore, the direction register of the corresponding port pin must be set to "0" (input mode) when the input level of the TAiout pin is used to control increment/decrement.

The pulse output function described later cannot be used when the input signal to the TAiout pin is used to control increment/decrement.




Fig. 2.7.16 Setting example of the event counter mode related registers

The count direction can be changed while counting. The count direction changes when the next effective edge of the count source is input after the contents of the up-down flag change if the up-down flag is used for up-down switching factor, and after the input level to the TAiout pin changes if the input signal to the TAiout pin is used for up-down switching factor.

Count operation continues and the counter underflows (decrement count) or overflows (increment count) at which time an interrupt request occurs and an interrupt request bit is set to "1". Interrupts must be enabled before they can be used. Refer to section "2.6 Interrupts" for more information. The interrupt request bit remains "1" set until the interrupt request is accepted or it is cleared by program. The contents of the counter can be read at any timing by reading the contents of timer Ai register, but the contents of the reload register cannot be read. In order to change the timer dividing ratio while the timer is operating, a 16-bit update value must be written simultaneously in the timer Ai register. This value is stored in the reload register, and reloaded into the counter at the next reload timing after writing to timer Ai register.

Figure 2.7.17 shows the event counter mode operation diagram (neither pulse output nor two-phase pulse signal processing function).




Fig. 2.7.17 Event counter mode operation diagram (when up-down switching factor selection bit is "0")

[Selection function]

Pulse output function and two-phase pulse signal processing function can be selected by program. However, only timers A2, A3, and A4 can use the two-phase pulse signal processing function. The pulse output function and the two-phase pulse signal processing function both use the TAiout pin. Therefore, only one of these functions can be used for each timer at any one time.

●Pulse output function

Pulse output function is selected when the pulse output function selection bit is set to "1". When this function is selected, a signal that changes polarity each time the contents of the counter underflow (decrement count) or overflow (increment count) is output from the TAiout pin.

The TAiout pin is shared with ports P5 and P6. When the pulse output function is selected, the corresponding port is forced to output mode and functions as the TAiout pin regardless of the contents of the port direction register. It can be used as a programmable I/O port once the pulse output function selection bit is set to "0".

"L" level is output from the ΤΑίουτ pin while the count start flag is "0" and count disabled. Therefore, the initial level of the pulse output is always "L".

●Two-phase pulse signal processing function (Timers A2 to A4)

Two-phase pulse signal processing function is selected for timers A2 to A4 when the two-phase signal processing selection bit is set to "1". When this function is selected, set the pulse output function selection bit to "0", the count polarity selection bit to "0", and the up-down switching factor selection bit to "1". Figure 2.7.18 shows the timer Aj mode register (j=2 to 4) when two-phase pulse signal processing function is selected.

The TAjou⊤ pin is used in input mode and the corresponding port direction register bit must be set to "0".




Fig. 2.7.18 Timer Aj mode register (j=2 to 4) when two-phase pulse signal processing function is selected

A timer with two-phase pulse signal processing function selected controls the counter by two-phase pulse with phase shifted by 90 degrees. There are two types of two-phase pulse signal processing operation; one for timers A2 and A3 and another for timer A4 (quadruple processing).

<Timers A2 and A3>

The counter is incremented when the rising edge is input to the TAkıN (k=2, 3) pin and decremented when the falling edge is input to the TAkıN pin after the level of the TAkout pin changes from "L" to "H". (Refer to Figure 2.7.19)

<Timer A4>

The counter is incremented at every rising and falling edge of the TA4out and the TA4in pins when a phase related pulse with the rising edge input to the TA4in pin is input after the level of the TA4out pin changes from "L" to "H".

The counter is decremented at every rising and falling edge of the TA4out and the TA4in pins when a phase related pulse with the falling edge input to the TA4out pin is input after the level of the TA4in pin changes from "H" to "L". (Refer to Figure 2.7.20)




Fig. 2.7.19 Timers A2 and A3 two-phase pulse signal processing operation




Fig. 2.7.20 Timer A4 two-phase pulse signal processing operation (quadruple processing)

[Precautions when using event counter mode]

1. The value of the counter while operating can be read at any timing by reading the timer Ai register. However, if it is read at the reload timing shown in Figure 2.7.21, "FFFF16" is read at underflow and "000016" is read at overflow instead of the reloaded value. The reloaded value is read if it is read after the timer Ai register is set during timer halted and before the count source is input and count started.




Fig. 2.7.21 Reading the timer Ai register

- 2. All of the following functions uses the TAioυτ pin. Only one of these functions can be selected for each timer at any one time.
 - ●Count control using input signal to TAiout pin
 - Pulse output function
 - ●Two-phase pulse signal processing function (timers A2 to A4)
- 3. The phase difference of the two-phase pulse used for two-phase pulse processing function (input clocks to TAjout and TAjin pins) must be the characteristics shown in Figure 2.7.22.




Fig. 2.7.22 The characteristics of the two-phase pulse signal

2.7.5 One-shot pulse mode [timer Ai mode register bits 1, 0="10"]

The one-shot pulse mode is selected by setting the timer Ai mode register bit 1 to "1" and bit 0 to "0". When this mode is selected, the timer Ai mode register bit 5 must be fixed to "0" and bit 2 must be fixed to "1". Figure 2.7.23 shows the structure of the timer Ai mode register in one-shot pulse mode.

In one-shot pulse mode, "H" level is output for an arbitrary interval from the TAiout pin after a trigger. The trigger can be either an internal trigger or an external trigger. The internal trigger is occurred by writing "1" into the one-shot start flag shown in Figure 2.7.24. The external trigger is occurred by the effective edge of the input signal to the TAin pin with count start flag set to "1".

Counting starts with a trigger and at the same time, "H" level is output from the TAiout pin. The contents of the counter are decremented by 1 each time a count source is input. When the contents of the counter reach " 0001_{16} " \rightarrow reloaded value "n", the output level from the TAiout pin changes to "L" and counting stops. At this point, an interrupt request occurs.

The width of the output pulse ("H" level width) can be expressed as follows:

"H" level width of pulse output = n/fi [s]

fi: Selected count source frequency
n: Value set in counter
(000016 to FFFF16 during count halted)
(000116 to FFFF16 during count operating)




Fig. 2.7.23 Timer Ai mode register structure in one-shot pulse mode




Fig. 2.7.24 One-shot start flag register structure

(1) One-shot pulse mode operation

First select the operating mode, trigger occurrence factor, and count source with the timer Ai mode register. The TAiout pin starts to output "L" level when one-shot pulse mode is selected with the operating mode selection bits. Next, write an arbitrary value "n" ("n"=000016 to FFFF16) in the timer Ai register to set the pulse output width. At this point, "n" is stored in the counter and the reload register. Count is enabled when the count start flag is set to "1", and then count starts when a trigger is occurred. If bit 4 of the timer Ai mode register is "0", an internal trigger is occurred by setting the corresponding bit to each timer in the one-shot start flag to "1". If bit 4 of the timer Ai mode register is "1", an external trigger is selected. When selecting an external trigger, if bit 3 is "0", a trigger is occurred at the falling edge of the TAiin pin input signal and if bit 3 is "1", a trigger is occurred at the rising edge of the TAiin pin input signal. When using an external trigger, the corresponding port direction register bit to the TAiin pin must be set to "0" (input mode).

Figure 2.7.25 shows the setting example of the one-shot pulse mode related registers.




Fig. 2.7.25 Setting example of the one-shot pulse mode related registers

When triggered, counting starts and "H" level is output from the TAiout pin. (However, if the timer Ai register contains "000016", the TAiout pin level remains at "L" and counting does not start.) The counter is decremented by 1 each time a count source is input. When the contents of the counter reach $000116 \rightarrow$ "n", the TAiout pin level changes to "L" and counting stops. The "H" width of the output pulse from the TAiout pin is (count source cycle) x n.

An interrupt request occurs and the interrupt request bit is set to "1" when the TAiout pin level changes from "H" to "L". Interrupts must be enabled before they can be used. Refer to section "2.6 Interrupts" for more information. The interrupt request bit remains "1" set until the interrupt request is accepted or it is cleared by program.

If a value is written in the timer Ai register while the counter is operating ("H" level is output from the TAiout pin), this value is only set in the reload register. It is reloaded into the counter at the next reload timing. Values other than 000016 can be written while the counter is operating.

If the value of timer Ai register is read, the result is undefined.

Figure 2.7.26 shows the one-shot pulse mode operation diagram (when an external trigger is selected).




Fig. 2.7.26 One-shot pulse mode operation (when external trigger is selected)

The counter stops after completing one cycle of output, and repeats the same operation when the next trigger is occurred. When the count start flag is "0" (count disabled), "L" level is output from the TAiout pin.

If another trigger is occurred while counting, the contents of the reload register are transferred to the counter and decrement continues from that value. In this case, the TAiout pin level becomes "L" at n+1 count after the trigger. The contents of the reload register are transferred to the counter only when a trigger is occurred while counting. At least one cycle of the timer count source should elapse before retriggering.

[Precautions when using one-shot pulse mode]

- 1. If the count start flag is set to "0" while counting, counting stops and the output level of the TAioυτ pin becomes "L". At the same time an interrupt request occurs and the interrupt request bit is set to "1".
- 2. Values between 0001₁₆ and FFFF₁₆ can be written in the timer Ai register while the counter is operating (While "H" level is output from the TAioυτ pin).
- 3. When an external trigger is selected, there may be a time lag between the time the effective edge is input to TAin pin and the time one-shot pulse is output. This is because the output of one-shot pulse is synchronized with the internal operating clock.
- 4. When the operating mode is switched described below, the interrupt request bit in timer Ai interrupt control register is set to "1".
 - •When one-shot pulse mode is selected after removing reset.
 - •When the operating mode is switched from timer mode to one-shot pulse mode.
 - •When the operating mode is switched from event counter mode to one-shot pulse mode.

Therefore, the interrupt request bit must be cleared to "0" after above switching modes when using timer Ai interrupt or the interrupt request bit.

2.7.6 Pulse width modulation (PWM) mode [timer Ai mode register bits 1, 0="11"]

Pulse width modulation mode (hereafter referred to as PWM) is selected by setting the timer Ai mode register bits 1 and 0 to "11" and timer Ai functions as a pulse width modulator. When this mode is selected, bit 2 of the timer Ai mode register must be fixed to "1".

Figure 2.7.27 shows the structure of the timer Ai mode register in PWM mode.

In PWM mode, when a trigger occurs, an arbitrary pulse width signal is output continuously from the TAiout pin. A 16-bit PWM mode or an 8-bit PWM mode can be selected by program.

●16-bit PWM mode

The counter functions as a 16-bit pulse width modulator.

●8-bit PWM mode

The reload register and the counter are both divided into 8-bit halves. The high-order 8 bits of the counter function as a pulse width modulator and the low-order 8 bits function as a prescaler.

PWM mode of timers A1 and A3 is also used when modulating the pulse width in pulse output port mode. Refer to "2.9 Pulse output function" for more information.

The trigger is either an internal trigger occurred when the count start flag shown in Figure 2.7.28 is set to "1" or an external trigger occurred when the effective edge signal is input to the TAin pin with the count start flag set to "1". When a trigger occurs, the pulse width modulator starts and pulses are output from the TAiout pin.

An interrupt request occurs and the interrupt request bit is set to "1" each time the level of the pulse output changes from "H" to "L",.

When the pulse width modulator starts operation with a trigger, the next trigger is not accepted (pulses are output continuously).




Fig. 2.7.28 Count start flag register structure




Fig. 2.7.27 Timer Ai mode register structure in PWM mode

(1) PWM mode operation

First, select the operating mode, trigger occurrence factor, 16/8-bit PWM mode, and count source with the timer Ai mode register. The TAiout pin outputs "L" level when PWM mode is selected with the operating mode selection bits. Next, write an arbitrary value "n" in the timer Ai register to set the pulse output width. At this point, "n" is set in the counter and the reload register. Then when a trigger is occurred, the pulse width modulator starts and pulses are output from the TAiout pin.

When bit 4 of the timer Ai mode register is "0", an internal trigger is occurred each time the corresponding bit to each timer in the count start flag is set to "1". If bit 4 of the timer Ai mode register is "1", an external trigger is selected. When selecting an external trigger, if bit 3 is "0", the trigger is occurred at the falling edge of the input signal to the TAim pin with count start flag set to "1" and if bit 3 is "1", the trigger is occurred at the rising edge of the input signal to the TAim pin with count start flag set to "1". When using an external trigger, set the corresponding port direction register bit to the TAim pin to "0" (input mode).

A pulse width modulator continuously outputs pulses when it starts operation. An interrupt request occurs and the interrupt request bit is set to "1" each time the level of the pulse output changes from "H" to "L". Interrupts must be enabled before they can be used. Refer to "2.6 Interrupts" for more information. The interrupt request bit remains "1" set until an interrupt request is accepted or it is cleared by program.

If a value is written in the timer Ai register while the counter is operating, the value is set only in the reload register. It is reloaded into the counter next time the level of the pulse output changes from "L" to "H".

If the value of the timer Ai register is read, the result is undefined.

In order to stop the pulse width modulator, count start flag must be cleared to "0". At the same time, the output level of TAiout pin becomes "L".

The 16-bit PWM mode and 8-bit PWM mode operations are described below.

[16-bit PWM mode]

16-bit PWM mode is selected when the 16/8-bit PWM mode selection bit is set to "0". In this mode, the period and width of the pulse output from the TAiout pin can be expressed as follows:

Pulse output period = $(1/f_1) \times (2^{16}-1)$ [s] Pulse output "H" width = $(1/f_1) \times n$ [s]

- fi: Frequency of selected count source [Hz]
- n: Value set in counter (value between 000016 and FFFE16)

Figure 2.7.29 shows an example of an output waveform in 16-bit PWM mode. An interrupt request occurs and the interrupt request bit is set to "1" each time the level of the pulse output signal changes from "H" to "L".

The "H" level width of the pulse output can be changed while the pulse width modulator is operating (outputting the pulse signal) by writing a value in the timer Ai register. This value is written in the reload register and reloaded into the counter next time the level of the pulse output changes from "L" to "H". Therefore, the pulse width changes from the pulse period following the pulse period being output when the value was written.




Fig. 2.7.29 16-bit PWM mode output waveform example

[8-bit PWM mode]

8-bit PWM mode is selected when the 16/8-bit PWM mode selection bit is set to "1". In this mode, the reload register and the counter are divided into 8-bit halves. The high-order 8 bits of the counter function as an 8-bit pulse width modulator and the low-order 8 bits function as a prescaler.

The prescalar counts the clock selected with the count source selection bit. The prescalar is decremented and an underflow signal is occurred when its contents reach $00_{16} \rightarrow \text{"m"}$ ("m" = value set in low-order 8 bits of the reload register). The contents of the reload register are reloaded into the prescalar and counting continues. The pulse width modulator (high-order 8 bits of the counter) counts the underflow signal occurred by the prescalar. The period and width of the pulse output from the TAiouT pin can be expressed as follows:

Pulse output period = $(1/f_1) \times (m+1) \times (2^8-1)$ [s] Pulse output "H" width = $(1/f_1) \times (m+1) \times n$ [s]

- fi : Frequency of selected count source [Hz]
- n: Value in the high-order 8 bits of the counter (Value between 0016 and FE16)
- m: Value in the low-order 8 bits of the counter (Value between 0016 and FF16)

Figure 2.7.30 shows an output waveform example in 8-bit PWM mode. In 8-bit PWM mode, when a trigger occurs, pulse output starts at the set pulse period after "L" level with the width equal to the "H" level of the set pulse is output.

An interrupt request occurs and the interrupt request bit is set to "1" each time the level of the pulse output changes from "H" to "L".

The "H" level width of the pulse output can be changed while the pulse width modulator is operating (outputting the pulse signal) by writing a value in the timer Ai register. This value is written in the reload register and reloaded into the counter next time the level of the pulse output changes from "L" to "H". Therefore, the pulse width changes from the pulse period following the pulse period being output when the value was written.




Fig. 2.7.30 8-bit PWM mode output waveform example

[Precautions when using PWM mode]

- 1. If the count start flag is set to "0" while counting (pulse width modulator is operating), counting stops and the output level of the TAiout pin becomes "L". At the same time an interrupt request occurs and the interrupt request bit is set to "1".
- 2. When the operating mode is switched described below, the interrupt request bit in timer Ai interrupt control register is set to "1".
 - •When PWM mode is selected after removing reset.
 - •When the operating mode is switched from timer mode to PWM mode.
 - •When the operating mode is switched from event counter mode to PWM mode.

Therefore, the interrupt request bit must be cleared to "0" after above switching modes when using timer Ai interrupt or the interrupt request bit.

2.8 Timer B

Timer B consists of three 16-bit timers (timers B0 to B2). Timers B0 to B2 operate independently and each can operate in one of three different modes.

2.8.1 Timer B description

Timer Bi (i=0 to 2) has three operating modes as described below. These timers have identical functions. The input pins (TBin) of these timers are shared with ports P6s-P67.

●Timer mode

This mode counts the selected internal clock. The counter is decremented by 1 each time a count source (selected clock) is input and a timer Bi interrupt request occurs when the contents of the counter reach $0000_{16} \rightarrow \text{reloaded value "n"}$ (hereafter referred to as underflow).

●Event counter mode

This mode counts the external clock input to the TBin pin. The counter is decremented by 1 each time a clock is input and a timer Bi interrupt request occurs when the counter underflows.

•Pulse period/pulse width measurement mode

In this mode, the period or the pulse width of the input signal to the TBin pin is measured.

2.8.2 Block description

Figure 2.8.1 shows the block diagram of timer Bi. It is followed by the description of the timer Bi related registers.




Fig. 2.8.1 Timer Bi block diagram

(1) Counter and reload register (timer BI register)

Timer Bi counter and reload register consist of 16 bits. The counter counts the selected count source. In timer mode and event counter mode, the contents of the counter are decremented by 1 each time a count source is input. The reload register is used to store the initial value of the counter. The contents of the counter change each time a count source is input, but the contents of the reload register remain unchanged. The contents of the reload register are reloaded into the counter when the counter underflows. In pulse period/pulse width measurement mode, the contents of the counter are incremented by 1 each time a count source is input to the counter. The result of measuring the pulse signal is transferred to the reload register. Values are stored in the counter and the reload register by writing to the timer Bi register.

Table 2.8.1 shows the memory allocation of the timer Bi register.

Table 2.8.1 Timer Bi register memory allocation

Timer Bi register	High-order byte	Low-order byte
Timer B0 register	Address 51 ₁₆	Address 50 ₁₆
Timer B1 register	Address 53 ₁₆	Address 52 ₁₆
Timer B2 register	Address 55 ₁₆	Address 54 ₁₆

In timer mode and event counter mode, the value written in the timer Bi register when the timer is not operating is stored in the counter and reload register. The value written in the timer Bi register when the timer is operating is stored only in the reload register. In this case, the updated value is transferred to the counter during next reload. When the timer Bi register is read, the counting value (value in the counter) is read. When the timer Bi register is read in pulse period/pulse width measurement mode, the pulse width or the pulse period measurement result is read.

The value of the timer Bi register is undefined at reset. Therefore, at first the counter and the reload register must be initialized when using timer Bi in timer mode or event counter mode.

(2) Count start flag

The count start flag (address 40₁₆) separately controls starting/stopping of each timer. Each bit corresponds to one of the timers.

When this flag is set to "1", a count source is input to the counter. When this flag is set to "0", a count source input to the counter is disabled.

Figure 2.8.2 shows the structure of the count start flag.




Fig. 2.8.2 Count start flag register structure

(3) Timer Bi mode register

The timer Bi mode register (addresses 5B₁₆ to 5D₁₆) consists of operating mode selection bits, count source selection bits and bits that have different function by operating modes.

Figure 2.8.3 shows the structure of the timer Bi mode register. The operating mode selection bits and count source selection bits are described below. The function of bits 2, 3 and 5 depend on the operating mode and are described under the description of each operating mode.




Fig. 2.8.3 Timer Bi mode register structure

Operating mode selection bits (bits 0 and 1)

The operating mode selection bits are used to select the timer operating mode. Table 2.8.2 shows the relationship between the operating mode selection bits and the timer operating modes.

Table 2.8.2 Relationship between operating mode selection bits and operating modes

b1	b0	Operating mode						
0	0	Timer mode						
0	1	Event counter mode						
1	0	Pulse period/pulse width measurement mode						

●Count source selection bits (bits 6 and 7)

The count source selection bits are used to select the count source. Table 2.8.3 shows the relationship between the count source selection bits and the timer count sources.

These bits are ignored in event counter mode.

Table 2.8.3 Relationship between count source selection bits and count sources

b7 b6	١.٥	Times count course	Input clock to the counter			
D/	00	Timer count source	f(XIN)=8MHz	f(Xin)=16MHz	f(XIN)=25MHz	
0	0	External clock input frequency divided by 2 (f2)	4MHz	8MHz	12.5MHz	
0	1	External clock input frequency divided by 16 (f16)	500kHz	1MHz	1.5625MHz	
1	0	External clock input frequency divided by 64 (f64)	125kHz	250kHz	390.625kHz	
1	1	External clock input frequency divided by 512 (fs12)	15625Hz	31250Hz	48.8281kHz	

f(XIN): External clock input frequency

(4) Timer Bi interrupt control register

The timer Bi interrupt control register (addresses 7A₁₆ to 7C₁₆) consists of interrupt priority level selection bits and interrupt request bit. Figure 2.8.4 shows the structure of the timer Bi interrupt control register. The function of each bit is described below. Use the **SEB** and **CLB** instructions when setting the timer Bi interrupt control register.

Refer to section "2.6 Interrupts" for more information.




Fig. 2.8.4 Timer Bi interrupt control register structure

●Interrupt priority level selection bits (bits 0 to 2)

These bits are used to select the interrupt priority level. They should be set to a level between 1 and 7 when using a timer Bi interrupt. When an interrupt request occurs, this level is compared with the processor interrupt priority level (IPL) in the processor status register (PS) and an interrupt is allowed only when this level is higher than IPL (interrupt disable flag I must be "0"). Set these bits to "000" (level 0) to disable only timer Bi interrupt.

●Interrupt request bit (bit 3)

This bit is set to "1" when a timer Bi interrupt request occurs. The interrupt request bit set to "1" is cleared to "0" when the interrupt request is accepted.

This bit can be set or cleared by program.

(5) Port P6 direction register

Timers B0 to B2 input pins are shared with port P6. When using these ports as timer input pins, the corresponding bit in the direction register must be set to "0" (input mode).

Figure 2.8.5 shows the relationship between the port P6 direction register (address 1016) and timer pins.




Fig. 2.8.5 Relationship between port P6 direction register and timer pins

2.8.3 Timer mode [timer Bi mode register bits 1, 0="00"]

Timer mode is selected by setting the timer Bi mode register bits 1 and 0 to "00". When this mode is selected, bits 2 and 3 may be "0" or "1" because they are ignored. Bit 5 is also ignored. It cannot be written and is undefined at reading. Figure 2.8.6 shows the structure of the timer Bi mode register in timer mode. In timer mode, the selected internal clock is decremented and an interrupt request occurs each time the counter underflows (the contents of the counter reach $0000_{16} \rightarrow \text{reloaded value "n"}$). The timer dividing ratio is expressed as follows:

Timer dividing ratio = 1/(n+1)

n: Value set in counter (value between 000016 and FFFF16)




Fig. 2.8.6 Timer Bi mode register structure in timer mode

(1) Timer mode operation

First, select the operating mode and count source with the timer Bi mode register. Next, write an arbitrary value "n" ("n"=000016 to FFFF16) in the timer Bi register to specify the timer dividing ratio. At the same time, the value "n" is stored in the counter and the reload register.

When the count start flag is set to "1" (count enabled), the selected count source is input to the counter and starts the count operation.

Figure 2.8.7 shows the setting example of the timer mode related registers.

The contents of the counter are decremented by 1 each time the count source is input. When the counter underflows, the contents of the reload register are reloaded into the counter and the interrupt request bit is set to "1".

Count operation continues in this manner. The interrupt request occurs and the interrupt request bit is set to "1" each time the counter underflows. Therefore, an interrupt request occurs at every "n+1" count of the count source. Interrupts must be enabled before they can be used. Refer to section "2.6 Interrupts" for more information. The interrupt request bit remains "1" set until the interrupt request is accepted or it is cleared by program.

The contents of the counter can be read at any timing by reading the contents of the timer Bi register, but the contents of the reload register can not be read. In order to change the timer dividing ratio when the timer is operating, a 16-bit update value must be written simulta-




Fig. 2.8.7 Setting example of the timer mode related registers

neously in the timer Bi register. This value is stored in the reload register, and reloaded into the counter at the next reload timing after writing to timer Bi register.

Figure 2.8.8 shows the timer mode operation diagram.




Fig. 2.8.8 Timer mode operation diagram

2.8.4 Event counter mode [timer Bi mode register bits 1, 0="01"]

The event counter mode is selected by setting the timer Bi mode register bit 1 to "0" and bit 0 to "1". When this mode is selected, bits 6 and 7 may be "0" or "1" because they are ignored. Bit 5 is also ignored. It cannot be written and is undefined at reading. Figure 2.8.9 shows the structure of the timer Bi mode register in event counter mode.

In event counter mode, the external clock input to the TBiN pin is counted. The counter is decremented each time an effective edge is input and an interrupt request occurs when the counter underflows (the contents of the counter reach $0000_{16} \rightarrow \text{reloaded value "n"}$).

The timer dividing ratio is expressed as follows:

Timer dividing ratio = 1/(n+1)

n: Value set in counter (value between 000016 and FFFF16)




Fig. 2.8.9 Timer Bi mode register structure in event counter mode

(1) Event counter mode operation

First, select the operating mode and the effective edge of the count source with the timer Bi mode register. Next, write an arbitrary value "n" ("n"=000016 to FFFF16) in the timer Bi register to specify the timer dividing ratio. At the same time, the value "n" is stored in the counter and the reload register. Also, set the corresponding port P6 direction register bit to TBiN pin to "0" (input mode). When the count start flag is set to "1" (count enabled), the effective edge of the input signal to TBiN pin is detected and count operation starts.

Table 2.8.4 shows the relationship between the count polarity selection bits and the effective edge of the count. Figure 2.8.10 shows the setting example of the event counter mode related registers.

Table 2.8.4 Relationship between count polarity selection bits and effective edge

b 3	b2	Count effective edge
0	0	Falling edge of input signal
0	1	Rising edge of input signal
1	0	Both edges of input signal

The contents of the counter are decremented by 1 each time an effective edge is input. When the counter underflows, the contents of the reload register are reloaded into the counter and the interrupt request bit is set to "1". The count operation continues in this manner and an interrupt request occurs and the interrupt request bit is set to "1" each time the counter underflows. Therefore, a timer Bi

interrupt request occurs at every "n+1" count of the count source. Interrupts must be enabled before they can be used. Refer to section "2.6 Interrupts" for more information. The interrupt request bit remains "1" set until the interrupt request is accepted or it is cleared by program.

The contents of the counter can be read at any timing by reading the contents of timer Bi register, but the contents of the reload register can not be read.

In order to change the timer dividing ratio when the timer is operating, a 16-bit update value must be written simultaneously in the timer Bi register. This value is stored in the reload register, and reloaded into the counter at the next reload timing after writing to timer Bi register. The operation in event counter mode is identical to that of the timer mode except that an external clock input to the TBin pin is counted. Refer to "Figure 2.8.8 Timer mode operation diagram" about an operation diagram.




Fig. 2.8.10 Setting example of the event counter mode related registers

2.8.5 Pulse period/pulse width measurement mode [timer Bi mode register bits 1, 0="10"]

The pulse period/pulse width measurement mode is selected by setting the timer Bi mode register bit 1 to "1" and bit 0 to "0". The difference between pulse period measurement and pulse width measurement is the effective edge of the input signal determining the count term.

•Pulse period measurement

Pulse period is measured by counting during the period between the falling edge and the next falling edge or between the rising edge and the next rising edge of the input signal to the TBin pin.

●Pulse width measurement

Pulse width is measured by counting during the period between the falling edge and the next rising edge or between the rising edge and the next falling edge of the input signal to the TBin pin.

Figure 2.8.11 shows the structure of the timer Bi mode register in pulse period/pulse width measurement mode.

(1) Pulse period /pulse width measurement mode description

First, select the operating mode, whether to measure the pulse period or width, and count source with the timer Bi mode register. Set the corresponding port P6 direction register bit to TBin pin to "0" (input mode). When the count start flag is set to "1" (count enabled), the selected count source is input to the counter and count operation starts. The counter is incremented by 1 each time a count source is input.

The contents of the counter are transferred to the reload register when an effective edge is input to the TBiin pin. Then the counter is cleared to 000016. The count operation continues and the contents of the counter are transferred to the reload register again when the next effective edge is input to the TBiin pin. Then the counter is cleared to 000016. At the same time, an interrupt request occurs and the interrupt request bit is set to "1". The measured result can be obtained by reading the timer Bi register because the contents of the reload register are read. An interrupt request does not occur and an undefined value is transferred to the reload register at the first effective edge after setting the count start flag to "1".

The interval between the falling edge and the rising edge or between the rising edge and the falling edge of the input signal to the TBin pin must be at least 2 cycles of the selected count source. When measuring the pulse width of a signal other than 50% duty, whether the result (contents of the reload register) is "H" level width or "L" level width must be determined with program.

Table 2.8.5 shows the relationship between measurement mode selection bits and measured intervals.

Table 2.8.5 Relationship between measurement mode selection bits and measured intervals

b3	b2	Measurement mode	Measured intervals
0	0	Pulse period	Between the falling edge and the falling edge of the input signal
0	1		Between the rising edge and the rising edge of the input signal
1	0	Pulse width	Between the falling edge and the rising edge, and between the rising edge and the falling edge of the input signal

In this mode, an interrupt request also occurs when the contents of the counter reach FFFF16 \rightarrow 000016 (hereafter referred to as overflow) in addition to the effective edge. The timer Bi overflow flag is used to determine the cause of interrupt in pulse period/pulse width measurement mode whether an overflow of the counter or an effective edge. When an overflow occurs, the timer Bi overflow flag is set to "1". Therefore, the cause of interrupt request must be determined in the interrupt service routine by checking the timer Bi overflow flag.

The timer Bi overflow flag set to "1" is cleared to "0" when writing to the timer Bi mode register while corresponding count start flag is "1". This flag is a read-only flag and set to "1" at reset.

The timer Bi overflow flag must be used to determine the cause of interrupt request and must not be used to detect the overflow timing of the counter. Interrupt request bit must be used to detect the overflow timing of the counter.

Interrupts must be enabled before they can be used. Refer to section "2.6 Interrupts" for more information. The interrupt request bit remains "1" set until the interrupt request is accepted or it is cleared by program.

Figure 2.8.12 shows the pulse period/pulse width measurement mode operation diagram in pulse period measurement mode. Figure 2.8.13 shows the pulse period/pulse width measurement mode operation diagram in pulse width measurement mode.




Fig. 2.8.11 Timer Bi mode register structure in pulse period/pulse width measurement mode




Fig. 2.8.12 Pulse period/pulse width measurement mode operation diagram in pulse period measurement mode




Fig. 2.8.13 Pulse period/pulse width measurement mode operation diagram in pulse width measurement mode

[Precautions when using timer B]

1. The value of the counter while operating in timer mode or event counter mode can be read at any timing by reading the timer Bi register. However, if it is read at the reload timing shown in Figure 2.8.14, "FFFF16" is read instead of the reloaded value. The reloaded value is read if it is read after the timer Bi register is set during timer halted and before the count source is input and count started.




Fig. 2.8.14 Reading the timer Bi register

- Interrupt request occurs by two causes in pulse period/pulse width measurement mode. These interrupts use the same interrupt vector address of timer Bi. Two factors are follows.
 - ●Completing the measurement of the pulse period/pulse width
 - Overflow of the counter
- 3. The timer Bi overflow flag of the timer Bi mode register in pulse period/pulse width measurement mode must be used to determine the cause of interrupt. Interrupt request bit of the timer Bi interrupt control register must be used to detect the overflow timing of the counter.

 The timer Bi overflow flag set to "1" is cleared to "0" when writing to the timer Bi mode register while corresponding count start flag is "1". This flag is set to "1" at reset.
- 4. In pulse period/pulse width measurement mode, an undefined value is transferred to the reload register at the first effective edge after setting the count start flag to "1" and count starts. An interrupt request does not occur at the first effective edge.

2.9 Pulse output function

The M37732 group is equipped with a pulse output function using timer A. The mode using the pulse output function is called the pulse output port mode. Pulse output port mode controls two 4-bit pulse output ports using timers A0 and A2.

The pulse output function of M37730 group is different from it of M37732 group described this section in points of the pulse output pins structure and pulse output control. Refer to "CHAPTER 8. M37730 GROUP" for more information.

2.9.1 Pulse output function overview

Pulse output port mode is divided into two waveform output modes: RTP0 which controls a 4-bit pulse output port with timer A0 and RTP1 which controls it with timer A2.

When using a pulse output port mode, timers A0 and A2 must be operated in timer mode. The pulse output pins (RTP0 $_{\odot}$ -RTP0 $_{\odot}$) for RTP0 are shared with ports P5 $_{\odot}$ -P5 $_{\odot}$ and the pulse output pins (RTP1 $_{\odot}$ -RTP1 $_{\odot}$) for RTP1 are shared with ports P5 $_{\odot}$ -P5 $_{\odot}$. Set the output data in pulse output data registers 0 and 1. When the control timers A0 and A2 underflow (contents of counter change from $0000_{16} \rightarrow$ reloaded value n), the contents of pulse output data registers 0 and 1 at that point are output from pulse output pins.

Pulse width modulation can be performed for RTP0 using timer A1 and for RTP1 using timer A3. In addition, for RTP0, the contents of pulse output data register 0 can be selected to output inverted (negative polarity pulse) by program.

Table 2.9.1 shows the overview of pulse output function.

Table 2.9.1 Pulse output function overview

	Pulse output port mode	
Waveform output mode	RTP0	RTP1
Control timer	Timer A0	Timer A2
Pulse output pin	RTP00-RTP03 (ports P50-P53)	RTP10-RTP13 (ports P54-P57)
Register for setting pulse data	Pulse output data register 0	Pulse output data register 1
Pulse width modulation	Possible (timer A1 is used)	Possible (timer A3 is used)
Negative polarity pulse output function	Possible	Impossible

2.9.2 Block description

Figure 2.9.1 shows the block diagram for the pulse output port mode. The pulse output port mode related registers are described below.

Figure 2.9.2 shows the port P5 output control circuit.






Fig. 2.9.1 Pulse output port mode block diagram

■ P5o/TA0out/RTP0o, P52/TA1out/RTP02, P54/TA2out/RTP1o, P56/TA3out/RTP12



● P51/TA0in/RTP01, P53/TA1in/RTP03, P55/TA2in/RTP11, P57/TA3in/RTP13



Note 1: P50-P53 are bit 1, P54-P57 are bit 0.

Note 2: Timer Ai mode register bit 2 corresponding to each port.

Fig. 2.9.2 Port P5 output control circuit

2.9 Pulse output function

(1) Counter and reload register (timer A0 to A3 registers)

In pulse output port mode, timers A0 and A2 must be used in timer mode to control the pulse output. When modulating these pulse outputs, timers A1 and A3 must be used in pulse width modulation mode.

Timer Ai (i=0 to 3) counter and reload register consist of 16 bits. The counter counts the selected count source and its contents are decremented by 1 each time a count source is input. The reload

register is used to store the initial value of the counter. The contents of the reload register are reloaded into the counter when the counter underflows.

The contents of the counter change each time a count source is input, but the contents of the reload register remain unchanged.

Values are stored in the counter and reload

Table 2.9.2 Timer Ai register memory allocation

Timer Ai register High-order byte Low-order byte

Timer A0 register Address 4716 Address 4616

Timer A1 register Address 4916 Address 4816

Timer A2 register Address 4B16 Address 4A16

Timer A3 register Address 4D16 Address 4C16

register by writing to the timer Ai register. Table 2.9.2 shows the memory allocation of timer Ai register. The value written in timer Ai register when the timer is not operating is stored in the counter and reload register. The value written in timer Ai register when the timer is operating is stored only in the reload register. In this case, the updated value is transferred to the counter during next reload. If the timer Ai register is read, the result depends on the operating mode. Table 2.9.3 shows results of timer Ai register read and write.

The value of the timer Ai register is undefined at reset. Therefore, at first the counter and the reload register must be initialized when using timer Ai.

Table 2.9.3 Timer Ai register read and write

Mode	Read	Write
Timer mode (timers A0 and A2)	Read timer counting value	<timer operating=""> Write to reload register</timer>
Pulse width modulation mode (timers A1 and A3)	Read undefined value	<timer halted=""> Write to reload register and counter</timer>

(2) Count start flag

The count start flag (address 40₁₆) separately controls the starting/stopping of each timer. Each bit corresponds to one of the timers.

When this flag is set to "1", a count source is input to the counter. When this flag is set to "0", a count source input to the counter is disabled.

Figure 2.9.3 shows the structure of the count start flag register.




Fig. 2.9.3 Count start flag register structure

(3) Timer Ai mode register

Timer Ai mode register (addresses 5616 to 5916) consists of operating mode selection bits, count source selection bits, and timer function selection bits. The function of the timer Ai mode register depends on the operating mode of the timer.

In pulse output port mode, timers A0 and A2 must be used in timer mode. Figure 2.9.4 shows the structure of the timer A0 and A2 mode registers (in pulse output port mode).

When modulating the pulse output, timers A1 and A3 must be used in pulse width modulation mode (PWM mode). Figure 2.9.5 shows the structure of the timer A1 and A3 mode registers (when using pulse width modulation in pulse output port mode).

Bit 2 of the timer A1 and A3 mode registers must be fixed to "1" even when the pulse output is not modulated. Figure 2.9.6 shows the structure of the timer A1 and A3 mode registers (when not using pulse width modulation in pulse output port mode). When pulse width modulation is not used in pulse output port mode, timers A1 and A3 can be used in timer mode. However, the gate function cannot be selected because the TA1IN pin and TA3IN pin function as pulse output pins. Therefore, bit 4 must be set to "0".

When using RTP0, bit 2 of the timer A0 and A1 mode registers must be set to "1". When using RTP1, bit 2 of the timer A2 and A3 mode registers must be set to "1".

This is because pins RTP00, RTP02, RTP10, and RTP12 are shared with timer A output pins and pulse output is selected by setting timer Ai mode register bit 2 to "1" as shown in Figure 2.9.2.




Fig. 2.9.4 Timer A0, A2 mode registers structure (in pulse output port mode)

FUNCTIONAL DESCRIPTION

2.9 Pulse output function




Fig. 2.9.5 Timer A1, A3 mode registers structure (using pulse width modulation in pulse output port mode)




Fig. 2.9.6 Timer A1, A3 mode registers structure (not using pulse width modulation in pulse output port mode)

FUNCTIONAL DESCRIPTION

2.9 Pulse output function

(4) Waveform output mode register

The waveform output mode register (address 62₁₆) consists of waveform output mode selection bits, RTP0 polarity selection bit, and pulse width modulation selection bit. Figure 2.9.7 shows the structure of the waveform output mode register. Each bit is described below.




Fig. 2.9.7 Waveform output mode register structure

●Waveform output mode selection bits (bits 0, 1)

The waveform output mode selection bits are used to select the waveform output mode in pulse output port mode. Table 2.9.4 shows the relationship between the waveform output mode selection bits and the waveform output mode. When these bits are set to "00", port P5 functions as a programmable I/O port or timer I/O pin. When they are set to "11", RTP0 pulse and RTP1 pulse can be output.

Table 2.9.4 Relationship between waveform output mode selection bits and waveform output mode

b1	b0	Waveform output mode
0	0	Programmable I/O port
0	1	RTP1 selected
1	0	RTP0 selected
1	1	RTP0 and RTP1 selected

●RTP0 polarity selection bit (bit 3)

The RTP0 polarity selection bit is used to select the RTP0 pulse output polarity. When this bit is "0", data is output according to the contents of the pulse output data register 0 (refer to (5) Pulse output data register 1, 0). When this bit is "1", the inverse data (negative polarity pulse) of the contents of the pulse output data register 0 is output.

●RTP0 pulse width modulation by timer A1 selection bit (bit 4)

The RTP0 pulse width modulation by timer A1 selection bit is used to select pulse width modulation for RTP0 pulse output. When this bit is "1", pulse output from RTP0 is modulated. When this bit is "0", pulse output from RTP0 is not modulated.

●RTP1 pulse width modulation by timer A3 selection bit (bit 5)

The RTP1 pulse width modulation by timer A3 selection bit is used to select pulse width modulation for RTP1 pulse output. When this bit is "1", pulse output from RTP1 is modulated. When this bit is "0", pulse output from RTP1 is not modulated.

(5) Pulse output data registers 1, 0

Pulse output data registers 1 and 0 (addresses 6416, 6516) are used to set output data for RTP1 and RTP0 respectively. The contents of the pulse output data register j (j=0, 1) are output from the pulse output pins each time timer A0 and timer A2 underflow respectively.

"L" level is output from the pulse output pin corresponding to the pulse output data bit set to "0" and "H" level is output from the pulse output pin corresponding to the pulse output data bit set to "1". However, when the RTP0 polarity selection bit in the waveform output mode register is "1", the inverse data (negative polarity pulse) of the contents of the pulse output data register 0 is output from pins RTP00–RTP03. In this case, "H" level is output from the pulse output pin corresponding to the pulse output data bit set to "0" and "L" level is output from the pulse output pin corresponding to the pulse output data bit set to "1".

Figure 2.9.8 shows the relationship between pulse output data register j and pulse output pins. This is a write-only register. <u>Use the LDM and STA instructions when setting the pulse output data bits.</u> Do not use read-modify-write instruction such as the **CLB** and **SEB** instructions.




Fig. 2.9.8 Relationship between pulse output data register i and pulse output pins

(6) Timer Ai interrupt control register

The timer Ai interrupt control register (addresses 7516 to 7816) consists of interrupt priority level selection bits and interrupt request bit. Figure 2.9.9 shows the structure of the timer Ai interrupt control register. The function of each bit is described below. Use the SEB and CLB instructions when setting the timer Ai interrupt control register. Refer to section "2.6 Interrupts" for more information.




Fig. 2.9.9 Timer Ai interrupt control register structure

●Interrupt priority level selection bits (bits 0 to 2)

These bits are used to select the interrupt priority level. They should be set to a level between 1 and 7 when using a timer Ai interrupt. When an interrupt request occurs, this level is compared with the processor interrupt priority level (IPL) in the processor status register (PS) and an interrupt is allowed only when this level is higher than IPL (interrupt disable flag I must be "0"). Set these bits to "000" (level 0) to disable only timer Ai interrupt.

●Interrupt request bit (bit 3)

This bit is set to "1" when a timer Ai interrupt request occurs. The interrupt request bit set to "1" is cleared to "0" when the interrupt request is accepted.

This bit can also be set or cleared by program.

2.9.3 Operation description

The waveform output modes RTPj (j=0, 1) have identical functions and operate in the same manner except that RTP0 allows selection of pulse output polarity.

Timer Ak (k=0, 2) for pulse output control must be operated in timer mode. With timer mode used in pulse output port mode, the timer Ak mode register bit 2, which functions as pulse output function selection bit in normal timer A timer mode, must be fixed to "1" to select "pulse output". Similarly, bit 4 of the gate function selection bits must be fixed to "0" to select "no gate function".

Fix timer Ah (h=1, 3) mode register bit 2 to "1" regardless of whether pulse width modulation is used or not. By setting timer Ai mode register bit 2 to "1", the ports P5₀ (RTP0₀), P5₂ (RTP0₂), P5₄ (RTP1₀), and P5₆ (RTP1₂) are shared with timer A output pins function as pulse output pins.

Table 2.9.5 shows the waveform output mode.

Figure 2.9.10 shows the structure of pulse output pins and pulse output data register j.

Table 2.9.5 Waveform output mode

	Pulse output port mode		
Waveform output mode	RTP0	RTP1	
Control timer	Timer A0	Timer A2	
Pulse output pin		RTP10-RTP13 (ports P54-P57)	
Register for setting pulse data	Pulse output data register 0	Pulse output data register 1	
Pulse width modulation	Possible (timer A1 is used)	Possible (timer A3 is used)	
Negative polarity pulse output function	Possible	Impossible	




Fig. 2.9.10 Pulse output pins and pulse output data register j structure

(1) RTPj operation description (not modulated, RTP0 positive polarity)

The following is the description of RTPj operation.

First set the pulse output port mode related registers in the following sequence.

1 Timer Ai mode register

●Timer A0, A2 mode registers

Select a count source and fix bits 2 to 0 to "100" and bits 5 and 4 to "00".

●Timer A1, A3 mode registers

Fix bit 2 to "1".

2 Waveform output mode register

Select waveform output mode, RTP0 polarity, and pulse width modulation.

3 Pulse output data register j

Write data to be output.

4 Timer Ak (k=0,2) register

Write a value n (n=000016 to FFFF16) and set the timer dividing ratio.

5 Count start flag

Timer corresponding to the bit set to "1" is started.

Set the timer Ai mode register as described above and then set the waveform output mode register. If the waveform output mode register is set (to waveform output mode) before setting the timer Ai mode register (to pulse output), the contents of port latch are output because ports P50, P52, P54, and P56 have the circuit structure shown in Figure 2.9.2.

When setting the above registers, the timer Ai mode register and waveform output mode register must be set when the corresponding count start flag is "0" (during timer halted).

For timer Ak (k=0,2) operated in timer mode, when the corresponding count start flag is set to "1", the selected count source is input to the counter and starts the count operation. The contents of the counter are decremented by 1 each time a count source is input. When the counter first underflows (contents of the counter change $0000_{16} \rightarrow \text{reloaded value n}$), the contents of the pulse output data register j at that time are output from RTPj pin. At the same time, a timer Ak interrupt request occurs. The RTPj pin output level is undefined during the interval from the time RTPj is selected until the first time the counter underflows.

Timer Ak dividing ratio is expressed as follows:

Timer Ak dividing ratio = 1/(n+1)

n: Value set in counter (value between 000016 and FFFF16)

The counter continues to operate and the pulse output continues at the state of the first underflow. When the counter underflows for the second time, the contents of the pulse output data register j at the time of the second underflow are output as pulse output. The counter continues to operate and pulse output continues in the same manner.

Therefore, when the contents of the pulse output data register j are changed during pulse output, the updated data is output next time the counter underflows after writing to the pulse output data register j. Figure 2.9.11 shows the pulse output example for RTP0 (positive polarity, not modulated). Refer to section "2.7.3 Timer mode" for the operation description of timer Ak in timer mode.




Fig. 2.9.11 RTP0 pulse output example (positive polarity, not modulated)

FUNCTIONAL DESCRIPTION

2.9 Pulse output function

(2) RTPj operation description (modulated, RTP0 positive polarity)

The following is the description of RTPi operation with pulse width modulation selected.

Timer Ah (h=1,3) used for pulse width modulation must be operated in pulse width modulation (PWM) mode. With the PWM mode used for pulse output port mode, only the internal trigger occurred by setting the count start flag can be used. Except for this, the function is the same as with normal timer A in PWM mode.

Pulse width modulation set with timer Ah is performed while "H" level is output from the respective pins RTPio-RTPio.

First set the pulse output port mode related registers in the following sequence.

① Timer Ai mode register

●Timer A₀, A2 mode registers

Select a count source and fix bits 2 to 0 to "100" and bits 5 and 4 to "00".

Timer A1, A3 mode registers

Select 16/8-bit PWM mode, select count source, fix bits 2 to 0 to "111" and bit 4 to "0".

2 Waveform output mode register

Select waveform output mode, RTP0 polarity, and pulse width modulation.

3 Pulse output data register j

Pulse from the pulse output pin corresponding to the bit set to "1" is modulated.

4 Timer Ai register

●Timer A0, A2 registers

Write a value n (n=000016 to FFFF16) and set the timer dividing ratio.

●Timer A1, A3 registers

Write a value and set "H" level width of the PWM signal.

5 Count start flag

Timer corresponding to the bit set to "1" is started.

Set the timer Ai mode register as described above and then set the waveform output mode register. If the waveform output mode register is set (to waveform output mode) before setting the timer Ai mode register (to pulse output), the contents of port latch are output because ports P50, P52, P54, and P56 have the circuit structure shown in Figure 2.9.2.

When setting the above registers, the timer Ai mode register and waveform output mode register must be set when the corresponding count start flag is "0" (during timer halted).

When Timer Ai operation starts, pulse width modulation is performed while "H" level is output from pins RTPio-RTPi3.

When 16-bit PWM mode is selected, the pulse period and pulse width of the PWM signal are expressed as follows:

[16-bit PWM mode]

Pulse output period = $(1/f_i) \times (2^{16}-1)$ [s] Pulse output "H" level width = $(1/f_i) \times n$ [s]

fi: Selected count source frequency

n: Value set in timer A1, A3 counter (value between 000016 and FFFE16)

When 8-bit PWM mode is selected, the pulse period and pulse width of the PWM signal are expressed as follows:

[8-bit PWM mode]

Pulse output period = $(1/fi) \times (m+1) \times (2^8-1)$ [s] Pulse output "H" level width = $(1/fi) \times (m+1) \times n$ [s]

- fi: Selected count source frequency
- n: Value set in high-order 8 bits of timer A1, A3 counter (value between 0016 and FE16)
- m: Value set in low-order 8 bits of timer A1, A3 counter (value between 0016 and FF16)

An interrupt request of timer Ak (k=0,2) occurs each time the counter underflows. An interrupt request of timer Ah (h=1,3) occurs each time the PWM signal level changes from "H" level to "L" level. Figure 2.9.12 shows the pulse output example for RTP0 (positive polarity, modulated). Refer to section "2.7.6 Pulse width modulation (PWM) mode" for the operation description of timer Ah in PWM mode.




Fig. 2.9.12 RTP0 pulse output example (positive polarity, modulated)

(3) RTPO operation description (negative polarity selected)

When the RTP0 polarity selection bit of the waveform output mode register is set to "1", the inverse data (negative polarity pulse) of the contents of the pulse output data register 0 is output from RTP0. In this case, "H" level is output from the pulse output pin corresponding to the pulse output data bit set to "0" and "L" level is output from the pulse output pin corresponding to the pulse output data bit set to "1".

When pulse width modulation is performed with negative polarity selected, the output pulse is inverse of the case when pulse width modulation is performed with positive polarity.

Figure 2.9.13 shows the pulse output example for RTP0 (negative polarity, modulated).




Fig. 2.9.13 RTP0 pulse output example (negative polarity, modulated)

FUNCTIONAL DESCRIPTION

2.9 Pulse output function

[Precautions when using pulse output function (pulse output port mode)]

- 1. Fix timer A0 to A3 mode registers bit 2 to "1" in order to use ports P5₀ (RTP0₀), P5₂ (RTP0₂), P5₄(RTP1₀), and P5₆ (RTP1₂) as pulse output pin.
 - ●When using RTP0: Fix timer A0, A1 mode registers bit 2 to "1".
 - ●When using RTP1: Fix timer A2, A3 mode registers bit 2 to "1".
- 2. When pulse width modulation is not performed, timers A1 and A3 can be used in timer mode. In this case, bit 4 must be fixed to "0" because the gate function cannot be used. Bit 5 must be also fixed to "0". Therefore, timer A1, A3 mode registers can be only used to select the count source.

2.10 Serial I/O

Serial I/O consists of UART0 and UART1 that have same functions. These serial I/O can operate either as clock synchronous serial I/O port or asynchronous serial I/O (UART) port.

2.10.1 Serial I/O description

UART0 and UART1 can operate either as clock synchronous serial I/O port or asynchronous serial I/O (UART) port. These two serial I/O ports are independent, but have identical functions. Each serial I/O port has a transfer clock generation timer (baud rate generator referred to BRG) and can be set a variety of data transfer rate.

Figure 2.10.1 shows the serial I/O operating modes.

Each serial I/O has four operating modes. The following modes are available:

●Clock synchronous serial I/O

In this mode, both the transmission side and receiving side use the same clock to transfer data. The data (character) length is 8 bits.

●7-bit UART

In this mode, the data is transferred at an arbitrary rate and data format. The data (character) length is 7 bits.

●8-bit UART

This mode is identical to 7-bit UART except that the data length is 8 bits.

●9-bit UART

This mode is identical to 7-bit UART except that the data length is 9 bits.




Fig. 2.10.1 Serial I/O operating modes

2.10.2 Block description

Figure 2.10.2 shows the block diagram of serial I/O. The function of each related registers are described below.




Fig. 2.10.2 Serial I/O block diagram

(1) UARTi transmit/receive mode register (i=0, 1)

The UART0 transmit/receive mode register (address 3016) and the UART1 transmit/receive mode register (address 3816) consist of bits to set serial I/O modes, transferring data format.

Figure 2.10.3 shows the structure of the UARTi transmit/receive mode register.




Fig. 2.10.3 UARTI transmit/receive mode register structure

•Serial I/O mode selection bits (bits 0 to 2)

These bits are used to select serial I/O modes.

Table 2.10.1 shows the relationship between the serial I/O mode selection bits and serial I/O modes. When bits 2 to 0 are set to "000", serial I/O is disabled and ports P8₀–P8₃, and P8₄–P8₇ function as programmable I/O ports. When one of the serial I/O modes is selected, port P8 has the function shown in Table 2.10.2 and loses its programmable I/O port function (except for some pins in UART mode).

Table 2.10.1 Relationship between serial i/O mode selection bits and serial i/O modes

b2	b1	b0	Serial I/O mode selection bits
0	0	0	Programmable I/O port (Serial I/O prohibited)
0	0	1	Clock synchronous serial I/O
0	1	0	Not available
0	1	1	Not available
1	0	0	7-bit UART
1	0	1	8-bit UART
1	1	0	9-bit UART
1	1	1	Not available

Table 2.10.2 Function of port P8 when serial I/O is selected

Using UART0	Using UART1	Function
P8 ₀	P84	CTS/RTS (transmission control signal I/O pin)
P8 ₁	P85	CLK (transfer clock I/O pin) (Note 1)
P8 ₂	P8 ₆	RxD (serial data input pin)
P83	P87	TxD (serial data output pin) (Note 2)

Note 1: This depends on the internal/external clock selection bit as follows:

When an external clock is selected: Clock input pin

When an internal clock is selected: •Clock output pin in clock synchronous mode

•Normal I/O port in UART mode

Note 2: TxD pin starts to output "H" level when one of serial I/O modes is selected.

●Internal/External clock selection bit (bit 3)

[Clock synchronous mode]

This bit is used to select either an internal clock or an external clock as the synchronous clock (shift clock) for data transfer.

When this bit is set to "0" to select an internal clock, the divided clock by 2 which the later described baud rate generator (BRG) generates is used as the shift clock. In addition, the CLKi pin becomes the output pin and the shift clock is output from this pin.

When this bit is set to "1" to select an external clock, the CLKi pin becomes the input pin and data transfer is synchronized with the clock input to this pin.

[UART mode]

This bit is used to select either an internal clock or an external clock as the input clock to the BRG which is described later.

When this bit is set to "0" to select an internal clock, the clock selected with the later described BRG count source selection bits in the UARTi transmit/receive control register 0 becomes the BRG input clock. In this case, the CLKi pin (ports P8₁, P8₅) can be used as a programmable I/O port.

When this bit is set to "1" to select an external clock, the CLKi pin becomes the clock input pin and the clock input to this pin becomes the BRG input clock.

●Stop bit length selection bit (bit 4)

[Clock synchronous mode]

This bit is ignored. It can be either "0" or "1".

[UART mode]

This bit is used to select between 1 and 2 bits as the stop bit to indicate the end of data.

1 stop bit is selected when this bit is "0". 2 stop bits are selected when this bit is "1".

●Odd/Even parity selection bit (bit 5)

[Clock synchronous mode]

This bit is ignored. It can be either "0" or "1".

[UART mode]

This bit is used to select between even parity and odd parity. Odd parity is selected when this bit is "0", and even parity is selected when this bit is "1".

This bit is valid if the parity enable bit (bit 6) is set to "1" (enabled).

●Parity enable bit (bit 6)

[Clock synchronous mode]

This bit is ignored. It can be either "0" or "1".

[UART mode]

This bit is used to specify whether to add a parity bit at the end of transmitted data or not (whether to perform parity check of received data or not). Whether to use odd parity or even parity is specified with bit 5

When this bit is "1", a parity is added at transmitting, and parity check is performed at receiving.

•Sleep function selection bit (bit 7)

[Clock synchronous mode]

This bit must be fixed to "0".

[UART mode]

This bit is used to enable or disable the sleep function. If this bit is set to "1" to enable the sleep function, the data is ignored when the most significant bit (MSB) of the received data is "0". This function is used when multiple microcomputers are connected through the serial I/O port. Refer

to section "2.10.5 Sleep mode".

(2) UARTI transmit/receive control register 0

The UART0 transmit/receive control register 0 (address 3416) and the UART1 transmit/receive control register 0 (address 3C16) consist of bits to select the BRG count source and CTS/RTS function, and a flag that indicates the UARTi transmission register state.

Figure 2.10.4 shows the structure of the UARTi transmit/receive control register 0.

•BRG count source selection bits (bits 0 and 1)

This bit is used to select the count source of the BRG when an internal clock is selected. Table 2.10.3 shows the relationship between the BRG count source selection bits and the count source.

Table 2.10.3 Relationship between BRG count source selection bits and count source

b1	b0	BRG count source
0	0	f2 selected which is f(XIN) divided by 2
0	1	fis selected which is f(Xin) divided by 16
1	0	f64 selected which is f(XIN) divided by 64
1	1	f ₅₁₂ selected which is f(X _{IN}) divided by 512

f(XIN): External clock input frequency

●CTS/RTS function selection bit (bit 2)

This bit is used to select CTS and RTS function. Port P8₀ functions as CTS/RTS pin for UART0, port P8₄ as CTS/RTS pin for UART1.

When this bit is "0", CTS function is selected. Port P8₀ or P8₄ functions as the CTS input pin. This pin must be at "L" level in order for transmission to start.

When this bit is "1", $\overline{\text{RTS}}$ function is selected. Port P8o or P84 functions as the $\overline{\text{RTS}}$ output pin. "H" level is output when receive is disabled (the receive enable bit in UARTi transmit/receive control register 1 is "0"). "L" level is output when receive is enabled (the receive enable bit is "1"). It returns to "H" level when receive starts and "L" level is output when receive completes.

●Ttransmission register empty flag (bit 3)

This flag is set to "0" when the contents of UARTi transmission buffer register are transferred to the UARTi transmission register. It is set to "1" when transmission completes and the UARTi transmission register becomes empty. This flag is a read-only flag and set to "1" at reset.




Fig. 2.10.4 UARTi transmit/receive control register 0 structure

(3) UARTi transmit/receive control register 1

The UART0 transmit/receive control register 1 (address 3516) and the UART1 transmit/receive control register 1 (address 3D16) consist of serial I/O enable bits, serial I/O state flags, and serial I/O error flags. Figure 2.10.5 shows the structure of the UARTi transmit/receive control register 1.




Fig. 2.10.5 UARTi transmit/receive control register 1 structure

●Ttransmit enable bit (bit 0)

Serial I/O transmission is enabled when this bit is set to "1". If this bit is set to "0" during transmitting, serial I/O transmission is disabled after the current transmission completes.

●Transmission buffer empty flag (bit 1)

This flag indicates the state of the transmission buffer register. This bit is set to "1" when the contents of the transmission buffer register are transferred to the transmission register. This flag is automatically cleared to "0" when data is written in the transmission buffer register.

•Receive enable bit (bit 2)

Serial I/O reception is enabled when this bit is set to "1". If the RTS function is selected, the RTS pin becomes "L" level when this bit is set to "1".

●Receive completion flag (bit 3)

This flag is set to "1" when the data in the receive register is transferred to the receive buffer register (receive completion). This flag is cleared to "0" when the low-order byte of the receive buffer register is read or when the receive enable bit is set to "0" (receive disabled).

●Overrun error flag (bit 4)

This flag is set to "1" when receiving of the next data completes and the contents of the receive buffer register are updated while there is data remaining in the receive buffer register (before the contents of the receive buffer register are read).

This flag is cleared to "0" when the low-order byte of the receive buffer register is read or when the receive enable bit is set to "0" (receive disabled).

●Framing error flag (bit 5)

[Clock synchronous mode]

This flag is ignored.

[UART mode]

This flag is set to "1" when the number of stop bits is not the number specified with stop bit length selection bit (bit 4) of the UARTi transmit/receive mode register. This flag is cleared to "0" when the low-order byte of the receive buffer register is read or when the receive enable bit is set to "0" (receive disabled).

●Parity error flag (bit 6)

[Clock synchronous mode]

This flag is ignored.

[UART mode]

This flag is set to "1" when the parity odd/even is not the one specified. This flag is cleared to "0" when the low-order byte of the receive buffer register is read or when the receive enable bit is set to "0" (receive disabled).

●Error sum flag (bit 7)

[Clock synchronous mode]

This flag is ignored.

[UART mode]

This flag is set to "1" when either an overrun error, a framing error, or a parity error occurs. This flag is cleared to "0" when the low-order byte of the receive buffer register is read or when the receive enable bit is set to "0" (receive disabled).

(4) UARTI transmission register and UARTi transmission buffer register

The UART0 transmission buffer register (addresses 32₁₆, 33₁₆) and the UART1 transmission buffer register (addresses 3A₁₆, 3B₁₆) are registers to set data output from TxDi pin.

When transmit conditions are satisfied, the transmit data written in the UARTi transmission buffer register is transferred to the UARTi transmission register, and is synchronously transmitted from the TxDi pin with the specified clock.

In clock synchronous mode and 7 or 8-bit UART mode, only the low-order byte of the UARTi transmission buffer register is used. In 9-bit UART mode, bit 8 of the transmit data is written in bit 0 of the high-order byte, and the remaining 0 to 7 bits are written in the low-order byte.

The UARTi transmission buffer register becomes empty after the data is transferred to the UARTi transmission register. Therefore, the next transmit data can be written during transmission.

The contents of UARTi transmission buffer register can not be read because it is a write-only register. Figure 2.10.6 shows the block diagram of serial I/O transmission.




Fig. 2.10.6 Serial I/O transmission block diagram

(5) UARTi receive register and UARTi receive buffer register

The UARTi receive register converts serial data input to the RxDi pin to parallel data. The RxDi pin input level is moved bit by bit to the UARTi receive register synchronized with the rising edge of the synchronous clock.

The UART0 receive buffer register (addresses 3616, 3716) and the UART1 receive buffer register (addresses 3E16, 3F16) are registers to read the received data. The contents of UARTi receive register are automatically transferred to the UARTi receive buffer register when data receive completes.

The bits 1 to 7 of the high-order bytes (addresses 37₁₆, 3F₁₆) of the UARTi receive buffer register are always fixed to "0" at reading. The same data as the MSB (most significant bit) of effective receive data can be read from the unused bits of the low-order 9 bits as follows:

- ●D7 and D8 in 7-bit UART mode.
- ●D₈ in 8-bit UART mode and clock synchronous mode.

Note that the contents of UARTi receive buffer register will be updated if the next receive data becomes available before the UARTi receive buffer register is read (overrun error occurs). Figure 2.10.7 shows the block diagram of serial I/O receive.




Fig. 2.10.7 Serial I/O receive block diagram

(6) UARTI baud rate register

The baud rate generator (referred to BRG) is the 8-bit timer exclusively for serial I/O equipped with a reload register.

The BRG divides the input clock by (n+1), where "n" is the value set in the UART0 baud rate register (address 31₁₆) and the UART1 baud rate register (address 39₁₆). This register can contain a value between 00₁₆ and FF₁₆.

In clock synchronous serial I/O mode, the BRG becomes effective when an internal clock is selected and the BRG output divided by 2 becomes the synchronous clock for transmit/receive.

In UART mode, the BRG is effective regardless of the clock type and the BRG output divided by 16 becomes the transmit/receive clock.

The contents of the UARTi baud rate register can not be read because it is a write-only register. This register is undefined at reset.

Figure 2.10.8 shows the block diagram of shift clock generation.




Fig. 2.10.8 Shift clock generation block diagram

(7) UARTI transmission interrupt control register and UARTI receive interrupt control register. Transmit interrupt and receive interrupt can be used when the serial I/O mode is selected. Each interrupt has an interrupt control register. Interrupt control register consists of interrupt priority level selection bits and interrupt request bit. Figure 2.10.9 shows the structure of UARTi transmission interrupt control register and UARTi receive interrupt control register and each bit is described below. Use the SEB and CLB instructions when setting each interrupt control register. Refer to section "2.6 Interrupts" for more information.

●Interrupt priority level selection bits (bits 0 to 2)

These bits are used to select the interrupt priority level. They should be set to a level between 1 and 7 when using serial I/O interrupts. When an interrupt request occurs, this level is compared with the processor interrupt priority level (IPL) in the processor status register (PS). The interrupt is allowed only when this level is higher than IPL (interrupt disable flag I must be "0"). Set these bits to "000" (level 0) to disable an interrupt.

●interrupt request bit (bit 3)

The transmit interrupt request bit is set to "1" when data is transferred from the UARTi transmission buffer register to the UARTi transmission register for data transmission.

The receive interrupt request bit is set to "1" when data receive completes and data is transferred from the UARTi receive register to the UARTi receive buffer register.

The interrupt request bit set to "1" is cleared to "0" when the interrupt request is accepted. This bit can be set or cleared by program.




Fig. 2.10.9 UARTI transmission interrupt control register and UARTI receive interrupt control register structure

(8) Port P8 direction register

Serial I/O input/output pins are shared with port P8. Port P8 function is selected by the serial I/O mode selection bits of the UARTi transmit/receive mode register. When using port P8 as serial I/O input pins, the corresponding bit in the direction register must be set to "0" (input mode). When using port P8 as serial I/O output pins, it functions as serial I/O output pins regardless of the direction register. Figure 2.10.10 shows the relationship between the port P8 direction register (address 14₁₆) and the serial I/O pins.




Fig. 2.10.10 Relationship between port P8 direction register and serial I/O pins

FUNCTIONAL DESCRIPTION

2.10 Serial I/O

2.10.3 Clock synchronous serial I/O

Table 2.10.4 shows the performance overview of the clock synchronous serial I/O mode.

Table 2.10.4 Clock synchronous serial I/O performance overview

Parameter Data format		Function	
		8 bit fixed, LSB* first	
Transfer rate	Internal clock	BRG output divided by 2	
	External clock	2Mbps maximum (at f(X _{IN})=8MHz)	
		4Mbps maximum (at f(X _N)=16MHz)	
		5Mbps maximum (at f(X _{IN})=25MHz)	
Transmit/receive control		CTS input or RTS output can be selected by program.	

[₩] LSB=Least Significant Bit

(1) Synchronous clock (shift clock)

The serial I/O data transfer rate is determined by the synchronous clock (shift clock). The M37732 group can select whether to generate this clock internally or to use an external input clock as the synchronous clock. The synchronous clock is generated internally when the UARTi transmit/receive mode register bit 3 is set to "0", and externally when it is set to "1".

In clock synchronous mode, the synchronous clock used for data transfer is generated by activating the transmitter. Therefore, the transmitter must be activated even when performing receive only.

Ousing internal generation clock as synchronous clock

When the internal/external clock selection bit is set to "0", the BRG output divided by 2 is used as the synchronous clock. In this case, the CLKi pin becomes output mode and the transmit/receive synchronous clock is output from the CLKi pin.

The BRG is a serial I/O timer which has an 8-bit structure and is used as a frequency divider to generate the desired frequency. The BRG divides the clock selected with bits 0 and 1 in the UARTi transmit/receive control register 0 by (n+1). The synchronous clock is the divided clock by 2 which has been divided by (n+1) with the BRG. "n" is the value set in the UARTi baud rate register. It can be set a value between 0016 and FF16.

8 synchronous clocks are generated by activating the transmitter.

•Using external input clock as synchronous clock

When the internal/external clock selection bit is set to "1", the external clock is used as the synchronous clock.

When an external clock is selected, the clock input to the CLKi pin becomes the synchronous clock. Set the port P8 direction register bit 1 (CLK₀) and bit 5 (CLK₁) to "0" to select input mode.

(2) Serial data transmission

The data transmission method in clock synchronous serial I/O mode is described below.

[Setting the control registers]

Set each serial I/O control register for transmission.

●UARTi transmit/receive mode register

- •Serial I/O mode selection bits Set the bits 2 to 0 to "001".
- •Internal/External clock selection bit

 Set the bit 3 to "0" when an internal clock is selected, or "1" when an external clock is selected.
- •Setting the bit 7 to "0" (disable sleep mode)

●UARTi transmit/receive control register 0

•BRG count source selection bits

Select the BRG count source with bits 0 and 1 when an internal clock is selected for synchronous clock.

•CTS/RTS function selection bit

Set the bit 2 to "0" when using CTS function, and to "1" when not use.

●UARTi baud rate register

Dividing ratio

Set the BRG dividing ratio between 0016 and FF16 when an internal clock is selected for synchronous clock.

●Port P8 direction register

•Port direction selection bits

Set the corresponding bit to "0" when the CTS function is selected and an external clock is selected.

●UARTi transmission interrupt control register

Interrupt priority level selection bits

When using UARTi transmission interrupt, set the priority level to the level 1 to 7. When not use, set to the level 0.

OUARTI transmission buffer register

Transfer data

Set a transfer data to the low-order byte of UARTi transmission buffer register. The transmission buffer empty flag of UARTi transmit/receive control register 1 is cleared to "0" at the same time.

●UARTI transmit/receive control register 1

•Transmit enable bit

Set the bit 0 to "1" to enable transmitting.

Figure 2.10.11 shows the setting example of clock synchronous serial I/O related registers at transmitting.




Fig. 2.10.11 Setting example of clock synchronous serial I/O related registers at transmitting

[Transmit operation]

The transmission of serial data starts when the following conditions are satisfied:

- 1 Transmission is enabled (the transmit enable bit is "1").
- ② Transmit data is available in the UARTi transmission buffer register (the transmission buffer empty flag is "0").
- ③ CTSi pin input level is "L". (Note: This condition is ignored if the CTS function is not selected.)

When the above three (① to ③) conditions are satisfied (two (① and ②) if $\overline{\text{CTS}}$ function is not selected), the following operations are performed automatically at the same time :

- ●Transfer the contents of UARTi transmission buffer register to the UARTi transmission register.
- •Generate 8 shift clocks.
- •Set the transmission buffer empty flag to "1".
- •Clear the transmission register empty flag to "0".
- •UARTi transmission interrupt request occurs and set the interrupt request bit to "1".

Interrupts must be enabled before they can be used. Refer to section "2.6 Interrupts" for more information.

The shift clock is input to the transmit control circuit through the CLKi pin. The data in the UARTi transmission register is transmitted bit by bit from the TxDi pin (starting at the low-order bit) at each falling edge of shift clock (LSB first). When the 1-byte data transmission is completed by the 8 shift clocks, the transmission register empty flag is set to "1". Figure 2.10.12 shows the clock synchronous serial I/O transmit operation.

The synchronous clock is generated continuously if the conditions for the next data are satisfied when the transmission completes. Therefore, to transmit data continuously, the next data must be written in the UARTi transmission buffer register while data is being transmitted (when the transmission register empty flag is "0"). If the conditions to transmit the next data are not satisfied, the synchronous clock halts at "H" level.

Figure 2.10.13 shows the timing diagram of clock synchronous serial I/O at transmitting (internal clock is selected as synchronous clock, CTS function is selected).




Fig. 2.10.12 Clock synchronous serial I/O transmit operation




Fig. 2.10.13 Clock synchronous serial I/O timing diagram at transmitting (selecting internal clock)

(3) Serial data receive

The data receive method in clock synchronous serial I/O mode is described below.

[Setting the control registers]

Set each serial I/O control register for receive.

●UARTI transmit/receive mode register

•Serial I/O mode selection bits Set the bits 2 to 0 to "001".

•Internal/External clock selection bit

Set the bit 3 to "0" when an internal clock is selected, or "1" when an external clock is selected.

Setting the bit 7 to "0" (disable sleep mode)

•UARTi transmit/receive control register 0

•BRG count source selection bits

Select the BRG count source with bits 0 and 1 when an internal clock is selected for synchronous clock.

•CTS/RTS function selection bit

Set the bit 2 to "1" when using RTS function, and to "0" when not use.

●UARTi baud rate register

Dividing ratio

Set the BRG dividing ratio between 0016 and FF16 when an internal clock is selected for synchronous clock.

●Port P8 direction register

Port direction selection bits

Set the corresponding bit to "0" to the CLKi pin in case that an external clock is selected and RxDi pin is selected.

OUARTI receive interrupt control register

Interrupt priority level selection bits

When using UARTi receive interrupt, set the priority level to the level 1 to 7. When not use, set to the level 0.

●UARTi transmission buffer register

Dummy data

Set a dummy data to the low-order byte of UARTi transmission buffer register in order to activate a transmitter. The transmission buffer empty flag of UARTi transmit/receive control register 1 is cleared to "0" at the same time.

●UARTi transmit/receive control register 1

Transmit enable bit

Set the bit 0 to "1" in order to enable transmitting.

Receive enable bit

Set the bit 2 to "1" in order to enable receiving.

Figure 2.10.14 shows the setting example of clock synchronous serial I/O related registers at receiving.




Fig. 2.10.14 Setting example of clock synchronous serial I/O related registers at receiving

[Receive operation]

The reception of serial data starts when the following conditions are satisfied:

- ① Reception is enabled (the receive enable bit is "1").
- 2 Transmission is enabled (the transmit enable bit is "1").
- ③ Dummy data is available in the UARTi transmission buffer register (the transmission buffer empty flag is "0").

Serial data receive is enabled by enabling transmission and setting the receive enable bit to "1". When the receive enable bit is set to "1", the $\overline{\text{RTS}}$ ipin becomes "L" level to indicate externally that the microcomputer is ready to receive serial data (in case that $\overline{\text{RTS}}$ function is selected). The transmit and receive timing can be synchronized by connecting the $\overline{\text{RTS}}$ output pin to the $\overline{\text{CTS}}$ input pin on the transmit side. Figure 2.10.15 shows the connecting example of clock synchronous serial I/O. When $\overline{\text{RTS}}$ function is selected, if receiving operations start, $\overline{\text{RTS}}$ ipin level becomes "H".

When receiving operations start, the RxDi pin level is used to establish the most significant bit of the UARTi receive register at the rising edge of the shift clock (the clock input to the CLKi pin when an external clock is selected), and the contents of the UARTi receive register are shifted by 1 bit to the right. This operation is repeated each time a rising edge is input. When 1-byte data is accumulated in the UARTi receive register after 8 shift clocks, the contents of UARTi receive register are transferred to the UARTi receive buffer register. At the same time, the receive completion flag is set to "1". In case RTS function is selected, RTSi pin level becomes "L" at the same time. When the receive completion flag is set to "1", UARTi receive interrupt request occurs and the interrupt request bit is set to "1". Interrupts must be enabled before they can be used. Refer to section "2.6 Interrupts" for more information.

The receive completion flag is cleared to "0" when the UARTi receive buffer register is read. Figure 2.10.16 shows the clock synchronous serial I/O receive operation and Figure 2.10.17 shows the timing diagram at receiving (external clock is selected).




Fig. 2.10.15 Connecting example of clock synchronous serial I/O




Fig. 2.10.16 Clock synchronous serial I/O receive operation




Fig. 2.10.17 Clock synchronous serial I/O timing diagram at receiving (selecting external clock)

[Precautions during clock synchronous serial I/O receive]

- 1. With clock synchronous serial I/O, shift clocks are generated by operating a transmitter. Therefore, transmission operations (setting for transmission) must be performed even if only receive is necessary. Also note that dummy data is externally output from the TxDi pin (transmit pin) during receive.
- 2. In case that an internal clock is selected, a shift clock is generated when the transmit enable bit is set to "1" (transmit enabled) and a dummy data is set in the UARTi transmission buffer register. In case that an external clock is selected, a shift clock is generated when the transmit enable bit is set to "1", a dummy data is set in the UARTi transmission buffer register, and external clock is input to the CLKi pin.
- 3. When receiving data continuously, an overrun error occurs and bit 4 (overrun error flag) in the UARTi transmit/receive control register 1 is set to "1" if the next receive data becomes available in the UARTi receive register while the receive completion flag is "1" (before reading the contents of the UARTi receive buffer register). In this case, the UARTi receive buffer register contains the next data. Therefore, the transmit and receive programs must make arrangements to re-transmit the previous data when an overrun error occurs.
 - The interrupt request bit is not set to "1" when an overrun error occurs.
- When continuously receiving data, a dummy data must be set in the low-order byte of the UARTi transmission buffer register as each receive.

2.10.4 Clock asynchronous serial I/O (UART)

Table 2.10.5 shows the serial I/O performance overview in UART mode.

Table 2.10.5 UART performance overview

	Parameter	Function
Data format	Start bit	1 bit
	Data bit (character length)	7 bits, 8 bits, or 9 bits
	Parity bit	0 bit or 1 bit (Odd or even can be selected.)
	Stop bit	1 bit or 2 bits
Baud rate	Internal clock	BRG output divided by 16
	External clock	125Kbps maximum (f(Xin)=8MHz)
		250Kbps maximum (f(Xin)=16MHz)
		312.5Kbps maximum (f(Xin)=25MHz)
Error detection		4 types (overrun, parity, framing, error sum)
		(Error sum can be used to check existence of error.)

In UART mode, the baud rate*1 and the transfer data format must be set beforehand. The setting of the baud rate and the transfer format are described below.

Baud rate*1: Frequency of the clock used for transmission and receive.

(1) Baud rate

The serial data transfer rate is determined by the baud rate. The baud rate is set by the UARTi baud rate register. The BRG is a frequency divider that has an 8-bit structure. The BRG input clock can be either an internal clock or an external clock input to the CLKi pin with the internal/external clock selection bit.

When an internal clock is selected, 1/2, 1/16, 1/64, or 1/512 of the f(X_{IN}) is selected with the BRG count source selection bits. When an external clock is selected, the clock input to the CLK_i pin is input to the BRG.

The clock input to BRG is divided by (n+1) and then by 16 to obtain the baud rate.

Table 2.10.6 shows the baud rate selection table.

If the required baud rate is B (bps), use the following equation to determine the value "n" set in the UARTi baud rate register.

"n" = F₁/(16×B) - 1 "B"=the required baud rate,

"Fi"=the clock frequency input to the BRG

FUNCTIONAL DESCRIPTION

2.10 Serial I/O

Table 2.10.6 Baud rate selection table (1)

Baud rate (bps)		f	(Xin)=8MHz	f()	Xin)=16MHz
Rated	Actual	fi	n*	fi	n*
75	75.12	f 512	12 (0C ₁₆)	f512	25 (1916)
110	110.04	f64	70 (4616)	f ₆₄	141 (8D ₁₆)
134.5	134.70	f64	57 (3916)	f ₆₄	115 (7316)
150	150.24	f64	51 (3316)	f ₆₄	103 (6716)
300	300.48	f64	25 (1916)	f ₆₄	51 (3316)
600	600.96	f64	12 (0C ₁₆)	f ₆₄	25 (19,16)
1200	1201.92	f16	25 (1916)	f16	51 (3316)
2400	2403.85	f 16	12 (0C ₁₆)	f ₁₆	25 (1916)
4800	4807.69	f ₂	51 (3316)	f2	103 (6716)
9600	9615.39	f ₂	25 (1916)	f ₂	51 (3316)
19200	19230.77	f ₂	12 (0C ₁₆)	f ₂	25 (1916)
31250	31250.00	f ₂	7 (0716)	f2	15 (0F ₁₆)
62500	62500.00	f ₂	3 (0316)	f2	7 (0716)
125000	125000.00	f ₂	1 (0116)	f2	3 (0316)
250000	250000.00	f ₂	0 (0016)	f2	1 (0116)
500000	500000.00	f ₂		f ₂	0 (0016)

n*: UARTi baud rate register value

Table 2.10.6 Baud rate selection table (2)

Baud rate		f(Xin)=20MH	Ηz		f(Xin)=25MH	łz
(bps)	, fi	n*	Actual (bps)	fi	n*	Actual (bps)
150	f ₆₄	129 (8116)	150.24	f ₆₄	162 (A216)	149.78
300	f ₆₄	64 (4016)	300.48	f ₆₄	80 (5516)	301.41
600	f 16	129 (8116)	600.96	f16	162 (A216)	599.12
1200	f 16	64 (4016)	1201.92	f16	80 (5516)	1205.63
2400	f 16	32 (2016)	2367.42	f16	40 (2816)	2381.86
4800	f ₂	129 (8116)	4807.69	f ₂	162 (A216)	4792.94
9600	f ₂	64 (4016)	9615.38	f ₂	80 (5516)	9645.06
19200	f ₂	32 (2016)	18939.39	f ₂	40 (2816)	19054.88
31250	f ₂	19 (1316)	31250.00	f ₂	24 (1816)	31250.00

n*: UARTi baud rate register value

(2) Transfer format

The format of the transfer data is set with the UARTi transmit/receive mode register. Data can be transferred in the following format shown by Figure 2.10.18.




Fig. 2.10.18 Data format for transfer

Figure 2.10.19 shows the data format for example and Table 2.10.7 shows the transmission data in UART mode.




Fig. 2.10.19 Data format example

Table 2.10.7 Transmission data in UART mode

Item	Function
ST	This bit indicates the start of data transmission. A 1-bit "L" signal is appended in front
(Start bit)	of the transmission data.
DATA	This is the transmission data written in the UARTi transmission buffer register.
(Character)	
SP	This bit appends after the data (or after the parity bit if it is included) to indicate the end
(Stop bit)	of transmission. A 1 or 2-bit "H" signal is output as a stop bit.
PAR	This bit appends to the end of data to improve the reliability of data. This bit is appended
(Parity bit)	by the contents of the odd/even parity selection bit so that the number of 1s in the data
	including the parity bit is always even or odd.

(3) Serial data transmission

The data transmission method in UART mode is described below.

[Setting the control registers]

Set each serial I/O control register for transmission.

●UARTI transmit/receive mode register

•Serial I/O mode selection bits Select the data length with the bits 0 to 2.

Table 2.10.8 Setting of UART mode

b2	b1	b0	Serial I/O mode selection bits
1	0	0	7-bit UART mode
1	0	1	8-bit UART mode
1	1	0	9-bit UART mode

Transfer format

Select stop bit length, parity enable/disable, and odd/even parity if parity is enabled.

Internal/External clock selection bit

Set the bit 3 to "0" when an internal clock is selected, or "1" when an external clock is selected as the BRG count source.

•Sleep function selection bit

Set the bit 7 to "1" when enable the sleep function, and to "0" when disable it. (Refer to "2.10.5 Sleep mode" for details of sleep mode.)

●UARTi transmit/receive control register 0

•BRG count source selection bits

Select the BRG count source with bits 0 and 1 when an internal clock is selected for BRG input clock.

•CTS/RTS function selection bit

Set the bit 2 to "0" when using CTS function, and to "1" when not use.

●UARTi baud rate register

Dividing ratio

Set the baud rate register value between 0016 and FF16 to determine the baud rate.

●Port P8 direction register

Port direction selection bits

Set the corresponding bit to "0" when the CTS function is selected and an external clock is selected.

●UARTi transmission interrupt control register

Interrupt priority level selection bits

When using UARTi transmission interrupt, set the priority level to the level 1 to 7. When not use, set to the level 0.

●UARTi transmission buffer register

Transmission data

Set a transmission data to the UARTi transmission buffer register. The transmission buffer empty flag of UARTi transmit/receive control register 1 is cleared to "0" at the same time.

●UARTi transmit/receive control register 1

Transmit enable bit

Set the bit 0 to "1" to enable transmitting.

Figure 2.10.20 shows the setting example of UART related registers at transmitting.




Fig. 2.10.20 Setting example of UART related registers at transmitting

[Transmit operation]

The only difference between 7-bit UART, 8-bit UART, and 9-bit UART is the length of the transferred data. The low-order byte of the UARTi transmission buffer register is used for 7-bit and 8-bit UART. The low-order byte and bit 0 of the high-order byte is used for 9-bit UART.

The transmission of serial data starts when the following conditions are satisfied:

- ① Transmission is enabled (the transmit enable bit is "1").
- ② Transmit data is available in the UARTi transmission buffer register (the transmission buffer empty flag is "0").
- ③ CTS_I pin input level is "L".
 (Note: This condition is ignored if the CTS function is not selected.)

When the above three (① to ③) conditions are satisfied (two (① and ②) if $\overline{\text{CTS}}$ function is not selected), the following operations are performed automatically at the same time :

- Transfer the contents of UARTi transmission buffer register to the UARTi transmission register.
- •Set the transmission buffer empty flag to "1".
- ●Clear the transmission register empty flag to "0".
- ●UARTi transmission interrupt request occurs and set the interrupt request bit to "1".

Interrupts must be enabled before they can be used. Refer to section "2.6 Interrupts" for more information.

Data transmission starts from the TxDi pin when the data is transferred to the UARTi transmission register. When transmission starts, data is output from the TxDi pin in the format specified by the UARTi transmit/receive mode register. The data is output bit by bit in the order:

 $ST \rightarrow DATA(LSB) \rightarrow ... \rightarrow DATA(MSB) \rightarrow PAR \rightarrow SP$.

After the stop bit has been output, the transmission register empty flag is set to "1" to indicate that the transmission has completed. If the next data is available when transmission completes, a start bit is generated following the stop bit and the next data is transferred. In order to continuously transfer data, the next transmission data must be set in the UARTi transmission buffer register during transmitting operations (when the transmission register empty flag is "0"). If the transmit conditions for the next data is not satisfied. "H" level is output from the TxDi pin.

Figure 2.10.21 shows the timing diagram of 8-bit UART at transmitting (with parity bit, 1 stop bit and CTS function). Figure 2.10.22 shows the timing diagram of 9-bit UART at transmitting (with 2 stop bits, no parity bit and no CTS function).




Fig. 2.10.21 8-bit UART timing diagram at transmitting (with parity and 1 stop bit)




Fig. 2.10.22 9-bit UART timing diagram at transmitting (no parity and 2 stop bits)

(4) Serial data receive

The data receive method in UART mode is described below.

[Setting the control registers]

Set each serial I/O control register for receive.

●UART! transmit/receive mode register

Match the format with the transmitting side.

•Serial I/O mode selection bits

Select the data length with the bits 0 to 2.

Table 2.10.9 Setting of UART mode

b2	b1	b0	Serial I/O selection bits
1	0	0	7-bit UART mode
1	0	1	8-bit UART mode
1	1	0	9-bit UART mode

Transfer format

Select stop bit length, parity enable/disable, and odd/even parity if parity is enabled.

•Internal/External clock selection bit

Set the bit 3 to "0" when an internal clock is selected, or "1" when an external clock is selected as the BRG count source.

Sleep function selection bit

Set the bit 7 to "1" when enable the sleep function, and to "0" when disable it. (Refer to "2.10.5 Sleep mode" for details of sleep mode.)

QUARTI transmit/receive control register 0

•BRG count source selection bits

Select the BRG count source with bits 0 and 1 when an internal clock is selected for BRG input clock.

CTS/RTS function selection bit

Set the bit 2 to "1" when using RTS function, and to "0" when not use.

•UARTi baud rate register

Dividing ratio

Set the baud rate register value between 0016 and FF16 to determine the baud rate.

●Port P8 direction register

Port direction selection bits

Set the corresponding bit to "0" to the CLKi pin when an external clock and the RxDi pin is selected.

OUARTI receive interrupt control register

Interrupt priority level selection bits

When using UARTi receive interrupt, set the priority level to the level 1 to 7. When not use, set to the level 0.

OUARTi transmit/receive control register 1

·Receive enable bit

Set the bit 2 to "1" to enable receiving.

Figure 2.10.23 shows the setting example of UART related registers at receiving.




Fig. 2.10.23 Setting example of UART related registers at receiving

[Receive operation]

The reception of serial data starts when the following conditions are satisfied:

- ① Reception is enabled (the receive enable bit is "1").
- 2 Detect the start bit.

Serial data receive is enabled by setting the receive enable bit to "1". When the receive enable bit is set to "1", the RTSi pin becomes "L" level to indicate externally that the microcomputer is ready to receive serial data (in case that RTS function is selected). The transmit and receive timing can be synchronized by connecting the RTSi output pin to the CTSi input pin on the transmit side. Figure 2.10.24 shows the connecting example of UART.

When the RxDi pin detects a start bit, a receive clock is generated and data receive starts. At the same time, the RTSi pin returns to "H" level if RTS function is selected. The RxDi pin level is used to establish the most significant bit of the UARTi receive register at the rising edge of the receive clock and the contents of UARTi receive register are shifted by 1 bit to the right. This operation is repeated to receive the entire data from ST to SP. Then the contents of UARTi receive register are transferred to the UARTi receive buffer register. At the same time, the receive completion flag is set to "1". When the receive completion flag is set to "1" by detecting SP, the UARTi receive interrupt request occurs and the interrupt request bit is set to "1". In case RTS function is selected, RTSi pin level becomes "L" at the same time. Interrupts must be enabled before they can be used. Refer to section "2.6 Interrupts" for more information. The receive completion flag is cleared to "0" when the UARTi receive buffer register is read.

Figure 2.10.25 shows the timing diagram of 8-bit UART at receive (no parity bit, with 1 stop bit and RTS function).

When receiving data continuously, an overrun error occurs and the bit 4 (overrun error flag) in the UARTi transmit/receive control register 1 is set to "1" if the next receive data becomes available in the UARTi receive register while the receive completion flag is "1" (before reading the contents of the UARTi receive buffer register). In this case, the next data is written in the UARTi receive buffer register. Therefore, if an overrun error occurs, the transmit and receive programs must make arrangements to re-transmit the previous data. The interrupt request bit is not set to "1" when an overrun error occurs.




Fig. 2.10.24 Connecting example of UART




Fig. 2.10.25 8-bit UART timing diagram at receiving (no parity and 1 stop bit)

[Error flag]

During UART mode operation, transfer data errors can be detected using four error flags. These errors are detected when transferring data from the UARTi receive register to the UARTi receive buffer register. The error flags set to "1" are cleared to "0" when the low-order byte of the UARTi receive buffer register is read or when the receive enable bit is set to "0".

Overrun error

An overrun error occurs and the overrun error flag is set to "1" when the next receive data becomes available in the UARTi receive register and transferred to the UARTi receive buffer register while the receive completion flag is "1" (data exists in UARTi receive buffer register), that is to say, the next receive data becomes available before the contents of the UARTi receive buffer register are read.

Framing error

A framing error occurs and the framing error flag is set to "1" when there is insufficient number of stop bits.

Parity error

A parity error occurs and the parity error flag is set to "1" when parity checking is enabled and the number of 1s in the data including the parity bit conflicts with the parity specified by the odd/even parity selection bit.

Sum error

The error sum flag is set to "1" when either an overrun error, a framing error, or a parity error occurs. The existence of errors can be determined by checking only the error sum flag.

2.10.5 Sleep mode

Sleep mode is used for communication between certain microcomputers when multiple microcomputers are connected through serial I/O.

Sleep mode is entered by setting the UARTi transmit/receive mode register bit 7 to "1". In sleep mode, the contents of UARTi receive register are not transferred to the UARTi receive buffer register when the most significant bit (MSB: bit 8 if 9-bit UART mode, bit 7 if 8-bit UART mode, and bit 6 if 7-bit UART mode) of the received data is "0". In this case, the receive completion flag and the error flags remain unchanged and no receive interrupt request occurs. Normal receive operation is performed only when the most significant bit of the received data is "1".

The following is a description of sleep mode usage in 8-bit UART mode. The main microcomputer first transmits a data with bit 7 set to "1" and the remaining bits 0 to 6 forming the address of the destination microcomputer. Then all subordinate microcomputers receive the same data. Each subordinate microcomputer checks the received data and sets the sleep function selection bit to "0" if the address matches its own address and to "1" if otherwise. Next the main microcomputer starts transmitting data with bit 7 set to "0". Then only the microcomputer with the sleep function selection bit set to "0" will receive this data. This enables communication between the main microcomputer and a specific subordinate microcomputer. Figure 2.10.26 shows the sleep mode.




Fig. 2.10.26 Sleep mode

2.11 A-D converter

The M37732 group has a built-in 8-bit A-D converter that performs successive approximation to convert analog values input from pins AN_0 — AN_7 to digital values.

The A-D converter provides four selectable conversion modes.

2.11.1 A-D converter overview

Table 2.11.1 shows the performance overview of the A-D converter.

Table 2.11.1 A-D converter performance overview

Parameter	Description	
Analog input pin	8 pins (AN ₀ -AN ₇)	
	One-shot mode	
4 B	Repeat mode	
A-D conversion mode	Single sweep mode	
	Repeat sweep mode	
A-D conversion method	Successive approximation	
Resolution	8 bits	
Absolute accuracy	±3LSB	
Conversion speed	57φ _{AD} cycles φ _{AD} : A-D converter operating clock (for 1 analog input pin)	

The A-D converter provides the following four conversion modes.

●One-shot modeTh	e input voltage to one selected analog input pin is converted. After conver	-
sic	n, the result is stored in the corresponding A-D register and an A-D con	-
ve	rsion interrupt request occurs.	

Repeat mode The input voltage to one selected analog input pin is repeatedly converted.	●Repeat r
The result is stored in the corresponding A-D register each time the conver-	
sion completes, but no A-D conversion interrupt request occurs.	

●Single sweep mode......The analog input pins to be converted can be selected with the A-D sweep pin selection register. The selected pins are converted in the order AN₀, AN₁,... and an A-D conversion interrupt request occurs when the last pin is converted. The result is stored in the corresponding A-D register when each pin is converted.

•Repeat sweep modeThis is similar to single sweep mod	de except that conversion is repeated in
order from the AN₀ pin without an A⋅	D conversion interrupt request after con-
verting the last pin.	

2.11.2 Block description

Figure 2.11.1 shows the block diagram of the A-D converter. The A-D converter related registers are described below.




Fig. 2.11.1 A-D converter block diagram

(1) A-D control register

The A-D control register (address 1E₁₆) consists of bits that control the A-D converter. Figure 2.11.2 shows the structure of the A-D control register followed by description of each bit.




Fig. 2.11.2 A-D control register structure

•Analog input selection bits (bits 0 to 2)

The analog input selection bits are used to select one analog input pin in one-shot mode and repeat mode. Table 2.11.2 shows the relationship between the analog input selection bits and analog input pins. The selected analog input pin remains unchanged when the mode is switched between one-shot mode and repeat mode. These bits are ignored in single sweep mode and repeat sweep mode. If an external trigger is selected with the trigger selection bit (described later), port P7τ functions as ADTRG pin and cannot be used as ANτ pin.

Pins not selected as analog input pin can be used as normal I/O ports.

Table 2.11.2 Relationship between analog input selection bits and analog input pins

b2	b1	b0	Analog input pin
0	0	0	AN₀ pin selected
0	0	1	AN₁ pin selected
0	- 1	0	AN ₂ pin selected
0	1	1	AN₃ pin selected
1	0	0	AN₄ pin selected
1	0	1	AN₅ pin selected
1	1	0	AN₅ pin selected
1	1	1	AN ₇ pin selected

●A-D conversion mode selection bits (bits 3, 4)

The A-D conversion mode selection bits are used to select one of the four available conversion modes. Table 2.11.3 shows the relationship between the A-D conversion mode selection bits and the conversion modes.

Table 2.11.3 Relationship between A-D conversion mode selection bits and conversion modes

b4	b3	A-D conversion mode		
0	0	One-shot mode		
0	1	Repeat mode		
1	0	Single sweep mode		
1	1	Repeat sweep mode		

●Trigger selection bit (bit 5)

The trigger selection bit is used to select the trigger occurrence factor which start an A-D conversion operation. An internal trigger or an external trigger is available for the trigger. An internal trigger (software trigger) is selected when this bit is "0" and an external trigger (input signal to $\overline{AD_{TRG}}$ pin) is selected when this bit is "1".

<internal trigger>

A trigger is occurred and A-D conversion starts when the A-D conversion start flag (described later) is set to "1".

<External trigger>

A trigger is occurred when the level of the input signal to the $\overline{AD_{TRG}}$ pin changes from "H" to "L" (falling edge) while the A-D conversion start flag is "1". When an external trigger is selected, a retrigger is available during A-D conversion. In this cases, the conversion is restarted from the beginning.

The $\overline{AD_{TRG}}$ pin is shared with the AN_7 pin (port $P7_7$). Therefore, the AN_7 pin cannot be used as the analog input pin when an external trigger is selected.

When an external trigger is selected in each A-D conversion mode, the port P7 direction register bit 7 must be set to "0" (input mode).

●A-D conversion start flag (bit 6)

The A-D conversion start flag is used to start or stop A-D conversion.

<internal trigger>

An internal trigger is occurred and A-D conversion starts when the A-D conversion start flag is set to "1". A-D conversion stops when it is cleared to "0". This bit is automatically cleared to "0" after A-D conversion in one-shot mode and single sweep mode. It is not cleared in other modes and conversion continues until it is cleared to "0".

<External trigger>

The A-D conversion start flag must be set to "1" before the falling edge is input to the ADTRG pin. If an external trigger is selected, this flag is retained "1" after conversion.

●A-D conversion frequency selection flag (bit 7)

This flag is used to select the A-D converter operating clock (ϕ_{AD}). When this flag is "0", the external clock input frequency $f(X_{IN})$ divided by 8 is selected. When this flag is "1", the external clock input frequency $f(X_{IN})$ divided by 4 is selected.

In one-shot mode and repeat mode, A-D conversion completes after $57 \times \phi_{AD}$ cycles from the beginning of A-D conversion. In single sweep and repeat sweep mode, one A-D conversion completes after $57 \times$ number of selected pins $\times \phi_{AD}$ cycles from the beginning of A-D conversion.

The A-D converter operating clock ϕ_{AD} during A-D conversion must be no less than 250kHz because the comparator in the A-D conversion circuit consists of capacity coupling amplifiers.

Table 2.11.4 shows the relationship between the A-D conversion frequency selection flag and the A-D converter operating clock and conversion time.

Table 2.11.4 Relationship between A-D conversion frequency selection flag and A-D converter operating clock and conversion time

A-D conversion frequen	cy selection flag	"0"	"1"
A-D converter oper	ating clock	$\phi_{AD} = \frac{f(X_{IN})}{8}$	$\phi_{AD} = \frac{f(X_{IN})}{4}$
Conversion time	f(Xin)=8MHz	57.0 μs	28.5 μs
(Note)	f(XIN)=16MHz	28.5 μs	14.25 μs
	f(XIN)=25MHz	18.24 μs	9.12 μs

Note: Conversion time per one analog input pin. F(X_{IN}): External clock input frequency

(2) A-D sweep pin selection register

The A-D sweep pin selection register (address 1F₁₆) is used to select the analog input pins in single sweep mode and repeat sweep mode. Figure 2.11.3 shows the structure of the A-D sweep pin selection register.

The number of analog input pins can be selected among either 2, 4, 6, or 8 pins with bits 0 and 1 (A-D sweep pin selection bits). Table 2.11.5 shows the relationship between the A-D sweep pin selection bits and the number of the analog input pins. Pins ANo-AN₇ (8 pins) are selected for analog input pins because the A-D sweep pin selection bits are set to "11" at reset.

The analog input pins must be selected before occurring the trigger and A-D conversion starts. Pins not selected as analog input pin can be used as normal I/O ports.

Table 2.11.5 Relationship between A-D sweep pin selection bits and number of analog input pins

b1	b0	A-D sweep pin selection bits
0	0	ANo, AN1 (2 pins)
0	1	ANo-AN3 (4 pins)
1	0	ANo-ANs (6 pins)
1	1	ANo-AN7 (8 pins)




Fig. 2.11.3 A-D sweep pin selection register structure

(3) A-D register i (i=0 to 7)

The A-D register i (addresses 2016 to 2E16) are 8-bit read-only registers. The conversion results (contents of successive approximation register) are stored in these registers. A-D register i corresponds to each analog input pin. The contents of the A-D register i can be read during A-D conversion. However, if the A-D register i corresponding to the analog input being converted is read, the conversion result completed before reading is obtained.

Table 2.11.6 shows the relationship between the analog input pin and A-D register i and Figure 2.11.4 shows the structure of A-D register i.

Table 2.11.6 Relationship between analog input pin and A-D register i

Analog input pin	Register containing the result	Address
AN₀ pin	A-D register 0	2016
AN ₁ pin	A-D register 1	2216
AN₂ pin	A-D register 2	2416
AN₃ pin	A-D register 3	2616
AN₄ pin	A-D register 4	2816
AN₅ pin	A-D register 5	2A ₁₆
AN ₆ pin	A-D register 6	2C ₁₆
AN ₇ pin	A-D register 7	2E ₁₆




Fig. 2.11.4 A-D register i structure

(4) Comparator and successive approximation register

The compare reference voltage V_{ref} and analog input voltage V_{IN} are compared for bits 7 to 0 of successive approximation register and the result is set in each bit. Comparison starts from bit 7 and the contents of this register (conversion result) are transferred to the A-D register i after comparing bit 0. The contents of the successive approximation register change according to the comparison result of each bit. Therefore, the compare reference voltage V_{ref} also changes according to the contents of the successive approximation register. The analog input voltage V_{IN} is selected by the decoder (refer to section "2.11.3 Successive approximation conversion").

(5) A-D conversion interrupt control register

The A-D conversion interrupt control register (address 70₁₆) consists of interrupt priority level selection bits and interrupt request bit. Figure 2.11.5 shows the structure of the A-D conversion interrupt control register followed by description of each bit. Use the **SEB** and **CLB** instructions when setting the A-D conversion interrupt control register. Refer to section "2.6 Interrupts" for more information concerning interrupts.




Fig. 2.11.5 A-D conversion interrupt control register structure

●interrupt priority level selection bits (bits 0 to 2)

These bits are used to select the interrupt priority level. They should be set to a level between 1 and 7 when using an A-D conversion interrupt. When an interrupt request occurs, this level is compared with the processor interrupt priority level (IPL) in the processor status register (PS) and an interrupt is allowed only when this level is higher than IPL (interrupt disable flag I must be "0"). Set these bits to "000" (level 0) to disable only A-D conversion interrupt.

Interrupt request bit (bit 3)

This bit is set to "1" when an A-D conversion interrupt request occurs. The interrupt request bit set to "1" is cleared to "0" when the interrupt request is accepted.

This bit can be set or cleared by program.

(6) Port P7 direction register

The analog input pin is shared with port P7. When using these ports as analog input pins or using port P77 as external trigger input pin, the corresponding bit in the port P7 direction register must be set to "0" (input mode).

Figure 2.11.6 shows the relationship between the port P7 direction register (address 11₁₆) and analog input pins.




Fig. 2.11.6 Relationship between port P7 direction register and analog input pins

FUNCTIONAL DESCRIPTION

2.11 A-D converter

2.11.3 Successive approximation conversion

A-D conversion starts when an internal or an external trigger is occurred.

A-D conversion is performed by successive approximation. When A-D conversion starts, the following operations are performed automatically to convert analog values to digital values.

Olnitialization of successive approximation register

The successive approximation register is cleared to "0016".

Setting the most significant bit (bit 7)

The successive approximation register bit 7 is set to "1". Then the compare reference voltage V_{ref} is compared with the analog input voltage V_{IN} and bit 7 changes as follows:

Unchanged if V_{ref} < V_{IN}
Cleared to "0" if V_{ref} > V_{IN}

The reference voltage input to VREF pin must be set between AVss and AVcc.

The compare reference voltage V_{ref} depends on the value in the successive approximation register. Table 2.11.7 shows the relationship between V_{ref} and the value in the successive approximation register.

Table 2.11.7 Relationship between successive approximation register and V_{ref}

•		
Contents of successive approximation register	0	1 to 255
Compare reference voltage V _{ref} (V)	0	VREF/256 × (n-0.5) n: The contents of the successive approximation register

Step ② above is repeated for all bits from bit 7 to bit 0 and the value in the successive approximation register (digital equivalent of the analog input voltage) is transferred to the A-D register i when comparison of bit 0 completes.

Table 2.11.8 shows the change in the successive approximation register and the compare reference voltage during A-D conversion.

A-D conversion successively convert the analog input voltage V_{IN} in the process of comparison shown in Table 2.11.8. Therefore, conversion results become meaningless values if the input voltage of the analog input pin changes during the A-D conversion. In order to avoid the cases, the analog input voltage must be controlled externally without changing during A-D conversion. A-D conversion interval is $\phi_{AD} \times 57$ cycles (ϕ_{AD}) is $f(X_{IN})/8$ or $f(X_{IN})/4$ per pin.

Table 2.11.8 Change in successive approximation register and compare reference voltage during A-D conversion

A-D CONVENSION		
	Successive approximation register	Compare voltage Vref
Conversion start	b7 b0 0 0 0 0 0 0 0	0 [V]
First comparison	10000000	$\frac{V_{REF}}{2} - \frac{V_{REF}}{512} [V]$
Second comparison	1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	$\frac{V_{REF}}{2} \pm \frac{V_{REF}}{4} - \frac{V_{REF}}{512} [V]$
Third comparison	n ₇ n ₈ 1 0 0 0 0 0	$\frac{V_{REF}}{2} \pm \frac{V_{REF}}{4} \pm \frac{V_{REF}}{8} - \frac{V_{REF}}{512} [V]$
₩		
Eighth comparison	N7 N6 N5 N4 N3 N2 N1 1	
Conversion completed	N7 N6 N5 N4 N3 N2 N1 N0	

FUNCTIONAL DESCRIPTION

2.11 A-D converter

2.11.4 A-D conversion mode

Four different A-D conversion modes can be selected with the A-D conversion mode selection bits. In each mode, the trigger selection bit is used to determine whether to use a software trigger (internal trigger) or an external input signal (external trigger).

Conversion operating of each A-D conversion mode is described below for cases selecting an internal trigger and an external trigger.

(1) One-shot mode [A-D control register bits 4, 3="00"]

In one-shot mode, the input voltage to the one analog input pin selected with the analog input selection bits is converted and an A-D conversion interrupt request occurs when conversion completes. The analog input pin must be selected before occurring the trigger. Pins not selected as analog input pin can be used as normal I/O ports.

●When an internal trigger is selected to start A-D conversion

When the A-D conversion start flag is set to "1", an internal trigger is occurred and A-D conversion starts. After 57 cycles of ϕ_{AD} , A-D conversion completes, the contents of the successive approximation register (converted result) are transferred to the A-D register i. At the same time, the A-D conversion interrupt request occurs and the interrupt request bit is set to "1". Then the A-D conversion start flag is cleared to "0" and A-D converter operation stops.

●When an external trigger is selected to start A-D conversion

A-D conversion starts when the input level of the \overline{ADTRG} pin changes from "H" to "L" (falling edge) while the A-D conversion start flag is set to "1". When A-D conversion completes after 57 cycles of ϕ_{AD} , the contents of the successive approximation register (converted result) are transferred to the A-D register i. At the same time, the A-D conversion interrupt request occurs and the interrupt request bit is set to "1". At this point, the A-D conversion start flag retains "1". Therefore, A-D conversion can be repeated by occurring another trigger.

A retrigger can be also occurred during A-D conversion. In this cases, comparison stops when occurring retrigger, and then comparison restarts from bit 7 of the successive approximation register.

(2) Repeat mode [A-D control register bits 4, 3="01"]

In repeat mode, the input voltage to the one analog input pin selected with the analog input selection bits is repeatedly converted. No interrupt request occurs and the A-D conversion start flag is not cleared to "0" automatically. The A-D conversion of the selected analog input pin is repeated while the A-D conversion start flag is "1".

The analog input pin must be selected before occurring the trigger. Pins not selected as analog input pin can be used as normal I/O ports.

●When an internal trigger is selected to start A-D conversion

When the A-D conversion start flag is set to "1", an internal trigger is occurred and A-D conversion starts. Each time an A-D conversion completes, the contents of the successive approximation register (converted result) are transferred to the A-D register i. The A-D converter does not stop at this point and conversion is repeated.

●When an external trigger is selected to start A-D conversion

A-D conversion starts when the input level of the $\overline{\text{ADTRG}}$ pin changes from "H" to "L" (falling edge) while the A-D conversion start flag is set to "1". Each time an A-D conversion completes, the contents of the successive approximation register (converted result) are transferred to the A-D register i. The A-D converter does not stop at this point and conversion is repeated.

(3) Single sweep mode [A-D control register bits 4, 3="10"]

In single sweep mode, multiple analog input pins can be converted. The number of analog input pins are selected with the A-D sweep pin selection register. The number of analog input pins can be selected among either 2, 4, 6, or 8 pins with the A-D sweep pin selection bits of the A-D sweep pin selection register. The analog input pins must be selected before occurring the trigger.

A-D conversion is performed only for the input voltage of the selected input pins. An A-D conversion interrupt request occurs and the interrupt request bit is set to "1" when all selected pins are converted. The analog input selection bits in the A-D control register are ignored in this mode.

Pins not selected as analog input pin can be used as normal I/O ports.

●When an internal trigger is selected to start A-D conversion

When the A-D conversion start flag is set to "1", an internal trigger is occurred and A-D conversion of the ANo pin starts. After the ANo pin is converted, the selected analog input pins are converted in sequence. The converted result is transferred from the successive approximation register to the corresponding A-D register i each time a pin is converted. When all selected pins are converted, an A-D conversion interrupt request occurs and the interrupt request bit is set to "1". At this point, the A-D conversion start flag is cleared to "0" and the A-D converter stops.

•When an external trigger is selected to start A-D conversion

The selected pins are converted in order starting from the ANo pin similar to selecting an internal trigger when the input level of the $\overline{AD_{TRG}}$ pin changes from "H" to "L" (falling edge) while the A-D conversion start flag is set to "1". The converted result is transferred from the successive approximation register to the corresponding A-D register i each time a pin is converted. When all selected pins are converted, an A-D conversion interrupt request occurs and the interrupt request bit is set to "1". At this point, the A-D conversion start flag retains "1". Therefore, A-D conversion can be repeated from the ANo pin by occurring another trigger.

A retrigger can be also occurred during A-D conversion. In this cases, executing pin conversion stops when occurring retrigger, and then conversion restarts from ANo pin.

(4) Repeat sweep mode [A-D control register bits 4, 3="11"]

In repeat sweep mode, the A-D sweep pin selection register can be used to select multiple analog input pins to be converted as with single sweep mode. Conversion is performed in order from the ANo pin. After converting all selected pins, A-D converter does not stop, but repeats conversion from the ANo pin. No interrupt request occur when all selected pins are converted.

The analog input selection bits in the A-D control register are ignored in this mode.

Pins not selected as analog input pin can be used as normal I/O ports.

●When an internal trigger is selected to start A-D conversion

When the A-D conversion start flag is set to "1", an internal trigger is occurred and A-D conversion starts from the AN_0 pin. After the AN_0 pin is converted, the selected analog input pins are converted in sequence. The converted result is transferred from the successive approximation register to the corresponding A-D register i each time a pin is converted.

When all selected pins are converted, conversion is repeated from the AN₀ pin. Conversion is repeated until the A-D conversion start flag is cleared to "0".

●When an external trigger is selected to start A-D conversion

The selected analog input pins are converted in order starting from the ANo pin similar to selecting an internal trigger when the input level of the \overline{ADTRG} pin changes from "H" to "L" (falling edge) while the A-D conversion start flag is set to "1". The converted result is transferred from the successive approximation register to the corresponding A-D register i each time a pin is converted. Conversion is repeated until the A-D conversion start flag is cleared to "0".

FUNCTIONAL DESCRIPTION

2.11 A-D converter

[Precautions when using A-D converter]

- 1. Analog input pins must be selected (with analog input selection bits of A-D control register and A-D sweep pin selection register) before an internal or an external trigger is occurred.
- 2. The port P7 direction register bit corresponding to the pin selected as analog input pin and external trigger input pin (port P7₇) must be set to "0" (input mode).
- 3. When an external trigger is selected, port P77 functions as ADTRG pin. If at the same time, AN7 pin is selected as the analog input pin, the external trigger input signal is converted and the converted result is transferred to A-D register 7.
- 4. Analog input selection bits of A-D control register must not be written during A-D conversion in single sweep mode and repeat sweep mode.

The contents of analog input selection bits change to pins during A-D conversion.

Pins to convert are forced to change while converting if analog input selection bits are written during A-D conversion.

- 5. When not using A-D converter, set the AVcc pin, AVss pin and VREF pin as follows.
 - ●AVcc pinConnect to Vcc pin.
 - ●AVss pin and VREF pin Connect to Vss pin.
- * Refer to "Appendix 5. Setting example of unused pins".

2.12 Watchdog timer

The watchdog timer is a 12-bit timer that is used to detect unexpected execution sequence caused by software run-away. It is also used to stabilize the oscillator when returning from the **STP** instruction. Figure 2.12.1 shows the block diagram of the watchdog timer.




Fig. 2.12.1 Watchdog timer block diagram

2.12.1 Operation description

The watchdog timer (address 6016) consists of 12 bits and its contents are decremented by 1 each time the clock selected with the watchdog timer frequency selection flag (bit 0 at address 6116) is input to the watchdog timer.

The watchdog timer frequency selection flag is cleared to "0" at reset, and f_{512} (external clock input frequency $f(X_{IN})$ divided by 512) is selected as the watchdog timer count source after reset. It can be also set to f_{32} (external clock input frequency $f(X_{IN})$ divided by 32) by setting the watchdog timer frequency selection flag by software. Figure 2.12.2 shows the structure of the watchdog timer frequency selection flag.

When there is a reset, "FFF16" is set in the watchdog timer. Then the count source f512 is counted after removing reset. The contents of the watchdog timer are decremented by 1 each time a clock is input. An interrupt request occurs when the most significant bit of the watchdog timer becomes "0" after 2048 counts. The watchdog timer interrupt is a non-maskable interrupt with the highest priority. Processor interrupt priority level (IPL) is set to level 7 when accepting the interrupt request.

An arbitrary value cannot be set in the watchdog timer. A value "FFF16" is automatically set in the watchdog timer when there is a reset, when the STP instruction is executed, or when a writing operation is performed in the watchdog timer. The watchdog timer is a write-only register and its contents are undefined at reading.

The watchdog timer is in Hold state and the clock input of the watchdog timer is disabled while "L" level is applied to the HOLD pin (in Hold state).

When using the watchdog timer to detect a software run-away, a dummy data must be written to the watchdog timer by software before the most significant bit of the watchdog timer becomes "0". Then if this code is not executed due to a software run-away, the most significant bit of the watchdog timer becomes "0" and an interrupt occurs. Thereafter, the control should be passed to the interrupt service routine.

To restart from reset after detecting a software run-away, bit 3 of the processor mode register (software reset bit) must be set to "1" in the watchdog timer interrupt service routine. In this way, a run-away software can be automatically reset and returned to normal routine.

In addition to detecting a software run-away, the watchdog timer is also used as a return timer from a stop mode (halting of oscillating circuit with the STP instruction). When the STP instruction is executed, the watchdog timer count source is forced to f_{32} and "FFF₁₆" is set in the watchdog timer. Then when the watchdog timer is started with an external interrupt and when the most significant bit of the watchdog timer becomes "0" after 2048 counts, a supply of internal clock ϕ starts. This is because some time is required for the oscillator to stabilize. In case that watchdog timer is used as a return timer from a stop mode, watchdog timer interrupt does not occur. Refer to section "4.2 Clock generating circuit" for more detail concerning the stop mode.

In order to stop the watchdog timer (disable its function), twice of the Vcc voltage must be applied to the RESET pin. During this time, the watchdog timer stops with "FFF16" set.




Fig. 2.12.2 Watchdog timer frequency selection flag structure

2.13 Hold function

The microcomputer is in Hold state while "L" level is input to the HOLD pin. Table 2.13.1 shows the state of the microcomputer during Hold.

The $\overline{\text{HOLD}}$ input ("L" level input) to the $\overline{\text{HOLD}}$ pin is accepted at the falling edge of the internal clock ϕ from "H" to "L" level while the bus is unused.

When the $\overline{\text{HOLD}}$ input is accepted, ϕ CPU (CPU operating clock: $f(X_{\text{IN}})/2$) stops at "L" level, and the output level of $\overline{\text{E}}$ pin becomes "H" after completing the executing bus cycle. In addition, "L" level is output from the $\overline{\text{HLDA}}$ pin to indicate externally that the microcomputer is in Hold state. Address/data bus (pins A_0-A_7 , $A_8/D_8-A_{15}/D_{15}$, $A_{18}/D_0-A_{23}/D_7$), R/\overline{W} pin and $\overline{\text{BHE}}$ pin are floated during Hold. These pins are floated after one cycle of the internal clock ϕ later than the $\overline{\text{HLDA}}$ pin changes from "H" to "L" level.

Only ϕ cPU is stopped during Hold. The oscillator remains operating so that internal peripherals can be operated. However, the watchdog timer is stopped.

Hold state can be removed by returning the $\overline{\text{HOLD}}$ pin to "H" level. In this case, $\overline{\text{HOLD}}$ input ("H" level input) is also accepted at the falling edge of the internal clock ϕ from "H" to "L" level while the bus is unused. At the removing of Hold state, these ports are removed from Hold state after one cycle of the internal clock ϕ later than the $\overline{\text{HLDA}}$ pin changes from "L" to "H" level.

Figure 2.13.1 shows the timing example when the Hold.

Table 2.13.1 Microcomputer state during Hold

Parameter	State during Hold
Oscillator	Operating
Internal clock ϕ	Operating
Clock ϕ_1	Output
φ CPU	Stopped at "L" level
Ē pin	Stopped at "H" level
Pins A ₀ -A ₇ ,	
As/Ds-A15/D15,	Floring
A16/D0-A23/D7,	Floating
R/W pin, BHE pin	
ALE pin, HLDA pin	Stopped at "L" level
Ports P43-P47,	Detain the state of imputting #17 level to the UOLD win
P5, P6, P7, P8	Retain the state at inputting "L" level to the HOLD pin
Watchdog timer	Stopped




Fig. 2.13.1 Timing example when the Hold

2.14 Ready function

The microcomputer is in Ready state while "L" level is input to the RDY pin. Table 2.14.1 shows the state of the microcomputer during Ready.

The Ready function is used when externally connecting slow memory.

The \overline{RDY} input ("L" level input) to the \overline{RDY} pin is accepted at the falling edge of the internal clock ϕ from "H" to "L" level. When the \overline{RDY} input is accepted, internal clock ϕ and ϕ cpu (CPU operating clock:f(Xin)/2) stop at "L" level. Address/data bus (pins Ao-A7, A8/D8-A15/D15, A16/D0-A23/D7), R/W pin, BHE pin, ALE pin and ports P4-P8 retain the state at inputting "L" level to the \overline{RDY} pin.

During Ready state, the internal clock ϕ and ϕ cpu are stopped, but the oscillator remains operating so that internal peripherals can be operated.

Ready state can be removed by returning the \overline{RDY} pin to "H" level. In this case, \overline{RDY} input ("H" level input) is also accepted at the falling edge of the internal clock ϕ from "H" to "L" level. Figure 2.14.1 shows the timing example when the Ready.

Table 2.14.1 Microcomputer state during Ready

Parameter	State during Ready
Oscillator	Operating
Internal clock φ	Stopped at "L" level
Clock ø1	Output
Ø CPU	Stopped at "L" level
	Stopped at either "H" level or "L" level
Pins A ₀ —A ₇ , A ₈ /D ₈ —A ₁₅ /D ₁₅ , A ₁₆ /D ₀ —A ₂₃ /D ₇ , R/W pin, BHE pin, ALE pin, ports P4 ₃ —P4 ₇ , P5—P8	Retain the state at inputting "L" level to the RDY pin
Watchdog timer	Operating





Fig. 2.14.1 Timing example when the Ready



CHAPTER 3 RESET

- 3.1 Reset
- 3.2 Reset circuit
- 3.3 Software reset

3.1 Reset

The CPU becomes reset state when "L" level is applied to the RESET pin. Reset state is removed and program execution starts from address set in the reset vector table when "H" level is then applied to the RESET pin.

3.1.1 Reset operation

The CPU becomes reset state when "L" level is applied to the $\overline{\text{RESET}}$ pin in case the supply voltage is 5V±10%. When oscillation is stable, the "L" level must be applied for at least 2 μ s.

Apply "L" level to the RESET pin for sufficient interval (approximately 10ms) before returning to "H" level if sufficient time is required for the oscillator to stabilize such as reset during stop mode entered with the STP instruction. Reset state is removed if "H" level is applied to the RESET pin while in reset state.

When reset state is removed, program execution starts from the address formed by using the contents of address FFFF₁₆ at bank 0₁₆ as high-order and address FFFE₁₆ at bank 0₁₆ as low-order. Figure 3.1.1 shows the internal processing sequence after removing reset state.




Fig. 3.1.1 Internal processing sequence after removing reset state

3.1.2 Internal registers state at reset

Figure 3.1.2 shows the state of internal registers at reset.




Fig. 3.1.2 Internal registers state at reset (1)




Fig. 3.1.2 Internal registers state at reset (2)




Fig. 3.1.2 Internal registers state at reset (3)

3.1.3 Bus state during reset

Table 3.1.1 shows the state of the address bus, data bus, and control bus during reset ("L" level is applied to RESET pin).

Table 3.1.1 Bus state during reset

Pin	Bus state during reset
A0-A7, A8/D8-A15/D15,	Address output ("H" or "L" level)
A16/D0-A23/D7	
Ē, R/W	"H" level output
Ē, R/W BHĒ	"H" or "L" level output (depends on address output)
ALE	"L" level output
Clock φ ₁	Operating (output)

3.2 Reset circuit

The reset circuit must be designed so that the reset input voltage is 0.9V or lower when the supply voltage reaches 4.5V as shown in Figure 3.2.1.

Figure 3.2.2 shows the example of power-on reset circuit using a system reset IC M51957AL.




Fig. 3.2.1 Power-on reset condition




Fig. 3.2.2 Power-on reset circuit example

3.3 Software reset

The M37732 group can be reset internally by program. Software reset occurs by writing "1" to the software reset bit of the processor mode register (bit 3 of address $5E_{16}$). Figure 3.3.1 shows the structure of the processor mode register.

Software reset is the same as hardware reset (when the RESET pin level is returned to "H" after applying "L" level) except that the contents of the internal RAM are preserved. Therefore, the contents of each register just after software reset is initialized to values shown in Figure 3.1.2 except for internal RAM.





Fig. 3.3.1 Processor mode register structure

MEMORANDUM



- 4.1 Oscillating circuit4.2 Clock generating circuit

4.1 Oscillating circuit

The M37732 group is equipped with an oscillating circuit to generate the necessary clock. The frequency input to the clock input pin X_{IN} is divided in half to obtain the internal clock ϕ . This ϕ is further divided in half to obtain the bus cycle. Either a ceramic resonator or a crystal resonator can be connected externally to the internal oscillating circuit.

4.1.1 Circuit using a ceramic resonator or a crystal resonator

Figure 4.1.1 shows the circuit example using a ceramic resonator and Figure 4.1.2 shows the circuit example using a crystal resonator. An oscillating circuit is formed by connecting the resonator between XIN pin and XOUT pin as shown in the figures. The circuit constants such as Rf, Rd, CIN, and COUT must be set to the resonator manufacturer's recommended values.

4.1.2 External clock input circuit

An external clock signal can be supplied to the internal oscillating circuit. Figure 4.1.3 shows the circuit example of external clock input. Note that the external clock must be input from X_{IN} pin, and X_{OUT} pin must be left open.




Fig. 4.1.1 Oscillating circuit using a ceramic resonator




Fig. 4.1.2 Oscillating circuit using a crystal resonator




Fig. 4.1.3 External clock input circuit

4.2 Clock generating circuit

The oscillating circuit consists of oscillating gate which functions as an amplifier to obtain the necessary gain and oscillation control flip-flop to control this amplifier. Therefore, oscillation can be stopped and restarted as necessary. The clock generating circuit shown in Figure 4.2.1 is built in the M37732 group.

When the STP instruction is executed, the internal clock ϕ stops oscillation at the "L" level. At the same time, FFF₁₆ is set in the watchdog timer and the input to the watchdog timer is connected to f₃₂. This connection is cancelled and connected to the input determined by the contents of the watchdog timer frequency selection flag when the most significant bit of the watchdog timer becomes "0" or when there is a reset. Oscillation is resumed when an interrupt is accepted, but the internal clock ϕ remains at "L" level until the most significant bit of the watchdog timer becomes "0". This is done to avoid the initial unstable interval when using a ceramic resonator.

When the WIT instruction is executed, the internal clock ϕ stops at the "L" level, but the oscillator does not stop. Therefore, the timer, serial I/O, and A-D converter can be used. The stopping of internal clock ϕ is cancelled when an interrupt is accepted. An instruction can be executed immediately because the oscillator does not stop.

Refer to "Appendix 3. Stop, wait, one-wait, Ready, Hold state" and "MELPS 7700 SOFTWARE MANUAL" for information concerning the STP and WIT instructions.





Fig. 4.2.1 Clock generating circuit block diagram

OSCILLATING CIRCUIT

4.2 Clock generating circuit

MEMORANDUM



CHAPTER 5 ELECTRICAL CHARACTERISTICS

5.1 Electrical characteristics

5.1 Electrical characteristics

5.1 Electrical characteristics

5.1.1 Absolute maximum ratings

Absolute maximum ratings

Symbol		Parameter	Conditions	Ratings	Unit
Vcc	Supply voltage			-0.3 to 7	V
AVcc	Analog supply \	oltage // Oltage		-0.3 to 7	V
Vı	Input voltage	RESET, CNVss, BYTE		-0.3 to 12	V
Vı	Input voltage	As/Ds-A23/D7, P43-P47, P50-P57, P60-P67, P70-P77, P80-P87, VREF, XIN, HOLD, RDY		-0.3 to Vcc+0.3	V
Vo	Output voltage	A ₀ —A ₇ , A ₈ /D ₈ —A ₂₃ /D ₇ , P4 ₃ —P4 ₇ , P5 ₀ —P5 ₇ , P6 ₀ —P6 ₇ , P7 ₀ —P7 ₇ , P8 ₀ —P8 ₇ , X ₀ υτ, Ē, φ ₁ , HLDA, ALE, BHE, R/W		-0.3 to Vcc+0.3	V
Pd	Power dissipati	on	Ta=25°C	300	mW
Topr	Operating temp	erature		-20 to 85	°C
T _{stg}	Storage temper			-40 to 150	°C

5.1 Electrical characteristics

5.1.2 Recommended operating conditions

Recommended operating conditions (Vcc=5V±10%, Ta=-20 to 85°C, unless otherwise noted)

O	D	-1		Limits		1.1:4
Symbol	Param	leter	Min.	Тур.	Max.	Unit
Vcc	Supply voltage		4.5	5.0	5.5	V
AVcc	Analog supply voltage			Vcc		V
Vss	Supply voltage			0		٧
AVss	Analog supply voltage			0		٧
Vін	High-level input voltage	P43-P47, P50-P57, P60-P67, P70-P77, P80-P87, XIN, RESET, CNVss, BYTE, HOLD, RDY	0.8Vcc		Vcc	V
ViH	High-level input voltage	A ₈ /D ₈ -A ₂₃ /D ₇	0.5Vcc		Vcc	V
VıL	Low-level input voltage	P43-P47, P50-P57, P60-P67, P70-P77, P80-P87, XIN, RESET, CNVss, BYTE, HOLD, RDY	0		0.2Vcc	٧
VıL	Low-level input voltage	A8/D8-A23/D7	0		0.16Vcc	V
OH (peak)	High-level peak output current	A ₀ –A ₇ , A ₈ /D ₈ –A ₂₃ /D ₇ , P4 ₃ –P4 ₇ , P5 ₀ –P5 ₇ , P6 ₀ –P6 ₇ , P7 ₀ –P7 ₇ , P8 ₀ –P8 ₇ , φ ₁ , HLDA, ALE, BHE, R/W			-10	mA
OH (avg)	High-ievel average output current	A ₀ -A ₇ , A ₈ /D ₈ -A ₂₃ /D ₇ , P4 ₃ -P4 ₇ , P5 ₀ -P5 ₇ , P6 ₀ -P6 ₇ , P7 ₀ -P7 ₇ , P8 ₀ -P8 ₇ , φ ₁ , HLDA, ALE, BHE, R/W			-5	mA
OL (peak)	Low-level peak output current	A ₀ —A ₇ , A ₈ /D ₈ —A ₂₃ /D ₇ , P4 ₃ —P4 ₇ , P5 ₀ —P5 ₇ , P6 ₀ —P6 ₇ , P7 ₀ —P7 ₇ , P8 ₀ —P8 ₇ , φ ₁ , HLDA, ALE, BHE, R/W			10	mA
OL (avg)	Low-level average output current	A ₀ -A ₇ , A ₈ /D ₈ -A ₂₃ /D ₇ , P4 ₃ -P4 ₇ , P5 ₀ -P5 ₇ , P6 ₀ -P6 ₇ , P7 ₀ -P7 ₇ , P8 ₀ -P8 ₇ , φ ₁ , HLDA, ALE, BHE, R/W			5	mA
f(XIN)	External clock input frequency	M37732S4FP M37732S4AFP M37732S4BFP			8 16 25	MHz

Note 1: Average output current is the average value of a 100ms interval.

^{2:} The sum of lo_L (peak) for A₀–A₇, A₈/D₈–A₂₃/D₇, HLDA, ALE, BHE, R/W, and port P8 must be 80mA of less, the sum of lo_H (peak) for A₀–A₇, A₈/D₈–A₂₃/D₇, HLDA, ALE, BHE, R/W, and port P8 must be 80mA or less, the sum of lo_L (peak) for ports P4, P5, P6, P7, and φ₁ must be 80mA or less, and the sum of lo_H (peak) for ports P4, P5, P6, P7, and φ₁ must be 80mA or less.

5.1 Electrical characteristics

5.1.3 Electrical characteristics and A-D converter characteristics

M37732S4FP

Electrical characteristics (Vcc=5V, Vss=0V, Ta=25°C, f(X_{IN})=8MHz, unless otherwise noted)

Symbol	Par	ameter	Test conditions	Limits Min Typ M			Unit
				Min.	Тур.	Max.	
Vон	High-level output voltage	Ao-A7, Aa/Da-A23/D7, P43-P47, P50-P57, P60-P67, P70-P77, P80-P87, \$\rho\$1, HLDA, \overline{BHE}, R/\overline{W}	loн=-10mA	3			V
Vон	High-level output voltage	A0-A7, A8/D8-A23/D7, ϕ 1, HLDA, BHE, R/W	Іон=-400μА	4.7			٧
Vон	High-level output voltage	ALE	loн=-10mA loн=-400µA	3.1 4.8			٧
Vон	High-level output voltage	Ē	Iон=-10mA Iон=-400µA	3.4 4.8			٧
Vol	Low-level output voltage	Ao-A7, Ae/De-A23/D7, P4s-P47, P5ο-P57, P6ο-P67, P7ο-P77, P8ο-P87, φ1, HLDA, BHE, R/W	loL=10mA			2	V
Vol	Low-level output voltage	A ₀ -A ₇ , A ₈ /D ₈ -A ₂₃ /D ₇ , φ ₁ , HLDA, BHE, R/W	loL=2mA			0.45	٧
Vol	Low-level output voltage	ALE	IoL=10mA IoL=2mA			1.9 0.43	٧
Vol	Low-level output voltage	E	IoL=10mA IoL=2mA			1.6	٧
V _{T+} —V _{T-}		Y, TA0in-TA4in, TB0in-TB2in, ADtrg, CTS0, CTS1, CLK0, CLK1		0.4		1	V
VT+VT-	Hysteresis	RESET		0.2		0.5	V
V _{T+} V _{T-}	Hysteresis	Xin		0.1		0.3	V
Ін	High-level input current	A ₈ /D ₈ -A ₂₃ /D ₇ , P4 ₃ -P4 ₇ , P5 ₀ -P5 ₇ , P6 ₀ -P6 ₇ , P7 ₀ -P7 ₇ , P8 ₀ -P8 ₇ , X _{IN} , RESET, CNVss, BYTE, HOLD, RDY	V=5V			5	μΑ
lı.	Low-level input current	A ₈ /D ₈ -A ₂₃ /D ₇ , P4 ₃ -P4 ₇ , P5 ₀ -P5 ₇ , P6 ₀ -P6 ₇ , P7 ₀ -P7 ₇ , P8 ₀ -P8 ₇ , X _{IN} , RESET, CNVss, BYTE, HOLD, RDY	Vi=0V			-5	μА
VRAM	RAM hold voltage		When clock is stopped.	2			٧
Icc	Power supply current		Output only f(XIN)=8MHz, square waveform		6	12	mA
			other pins are Vss during re-clock is stopped.			1	μА
			Ta=85°C when clock is stopped.			20	

A-D converter characteristics (Vcc=5V, Vss=0V, Ta=25°C, f(Xin)=8MHz, unless otherwise noted)

Cumbal	Doromotor	Test conditions		Limits			
Symbol	Parameter	rest conditions	Min.	Тур.	Max.	Unit	
	Resolution	VREF=VCC			8	Bits	
_	Absolute accuracy	VREF=VCC		l	±3	LSB	
RLADDER	Ladder resistance	VREF=VCC	2		10	kΩ	
tconv	Conversion time		28.5		-	μs	
VREF	Reference voltage		2		Vcc	V	
VIA	Analog input voltage		0		VREF	V	

5.1 Electrical characteristics

M37732S4AFP

Electrical characteristics (Vcc=5V, Vss=0V, Ta=25°C, f(XIN)=16MHz, unless otherwise noted)

Symbol	Par	ameter	Test	conditions		Limits		Unit
					Min.	Тур.	Max.	
Vон	High-level output voltage	Ao-A7, Aa/Da-A23/D7, P43-P47, P50-P57, P60-P67, P70-P77, P80-P87, φ1, HLDA, BHE, R/W	Іон=−10mA		3			V
Vон	High-level output voltage	A ₀ -A ₇ , A ₈ /D ₈ -A ₂₃ /D ₇ , ϕ_1 , HLDA, BHE, R/W	Іон=−400μА		4.7			٧
Vон	High-level output voltage	ALE	Iон=−10mA Iон=−400μA		3.1 4.8			V
Vон	High-level output voltage	E	Iон=−10mA Iон=−400µA		3.4 4.8			٧
Vol	Low-level output voltage	A ₀ —A ₇ , A ₈ /D ₈ —A ₂₃ /D ₇ , P4 ₃ —P4 ₇ , P5 ₀ —P5 ₇ , P6 ₀ —P6 ₇ , P7 ₆ —P7 ₇ , P8 ₆ —P8 ₇ , φ ₁ , HLDA, BHE, R/W	loL=10mA				2	V
Vol	Low-level output voltage	A ₀ —A ₇ , A ₈ /D ₈ —A ₂₃ /D ₇ , φ ₁ , HLDA, BHE, R/W	loL=2mA				0.45	٧
Vol	Low-level output voltage	ALE	loL=10mA				1.9	٧
Vol	Low-level output voltage	E	loL=10mA				1.6	٧
V _{T+} –V _{T-}		Y, TA0in-TA4in, TB0in-TB2in, ADtrg, CTS0, CTS1, CLK0, CLK1			0.4		1	V
V _{T+} V _{T-}	Hysteresis	RESET			0.2		0.5	· V
VT+-VT-	Hysteresis	Xin			0.1		0.3	V
li n	High-level input current	A ₈ /D ₈ —A ₂₃ /D ₇ , P4 ₃ —P4 ₇ , P5 ₀ —P5 ₇ , P6 ₀ —P6 ₇ , P7 ₀ —P7 ₇ , P8 ₀ —P8 ₇ , X _{IN} , RESET, CNVss, BYTE, HOLD, RDY	V=5V				5	μА
ÎIL	Low-level input current	A ₈ /D ₈ -A ₂₃ /D ₇ , P ₄₃ -P ₄₇ , P ₅₀ -P ₅₇ , P ₆₀ -P ₆₇ , P ₇₀ -P ₇₇ , P ₈₀ -P ₈₇ , X _{IN} , RESET, CNVss, BYTE, HOLD, RDY	V _I =0V				- 5	μА
Vram	RAM hold voltage		When clock is	stopped.	2			V
loc	Power supply current		Output only pin is open and	f(Xin)=16MHz, square waveform		12	24	mA
			other pins are Vss during re-	Ta=25°C when clock is stopped.			1	μА
			set.	Ta=85°C when clock is stopped.			20	

A-D converter characteristics (Vcc=5V, Vss=0V, Ta=25°C, f(X_{IN})=16MHz, unless otherwise noted)

4-D converter characteristics (VCC=5V, VsS=0V, Ta=25°C, I(XIN)=TOWIFIZ, utiliess otherwise noted)								
Symbol	Doromotor	Took conditions		Limits		Unit		
	Parameter	Test conditions	Min.	Тур.	Max.			
	Resolution	VREF=VCC			8	Bits		
	Absolute accuracy	VREF=VCC			±3	LSB		
RLADDER	Ladder resistance	VREF=VCC	2		10	kΩ		
tconv	Conversion time		14.25			μs		
VREF	Reference voltage		2		Vcc	V		
Via	Analog input voltage		0		VREF	٧		

5.1 Electrical characteristics

M37732S4BFP

Electrical characteristics (Vcc=5V, Vss=0V, Ta=25°C, f(Xin)=25MHz, unless otherwise noted)

Symbol	Par	ameter	Test c	onditions		Limits	,	Unit
		ameter			Min.	Тур.	Max.	
Vон	High-level output voltage	Ao-A7, Aa/Da-A23/D7, P43-P47, P50-P57, P60-P67, P70-P77, P80-P87, \$\rho\$1, HLDA, \overline{BHE}, RW	Іон=−10mA		3			V
Vон	High-level output voltage	A ₀ -A ₇ , A ₈ /D ₈ -A ₂₃ /D ₇ , φ ₁ , HLDA, BHE, R/W	Іон=-400μА		4.7			V
Vон	High-level output voltage	ALE	Iон=−10mA Iон=−400μA		3.1 4.8			V
Vон	High-level output voltage	E	Iон=−10mA Iон=−400μA	and the second s	3.4 4.8			٧
Vol	Low-level output voltage	A ₀ -A ₇ , A ₈ /D ₈ -A ₂₃ /D ₇ , P4 ₃ -P4 ₇ , P5 ₀ -P5 ₇ , P6 ₀ -P6 ₇ , P7 ₀ -P7 ₇ , P8 ₀ -P8 ₇ , φ ₁ , HLDA, BHE, R/W	loL=10mA				2	V
Vol	Low-level output voltage	A ₀ –A ₇ , A ₈ /D ₈ –A ₂₃ /D ₇ , φ ₁ , HLDA, BHE, R/W	loL=2mA				0.45	٧
Vol	Low-level output voltage	ALE	IoL=10mA				1.9 0.43	V
Vol	Low-level output voltage	E	loL=10mA				1.6 0.4	٧
V _{T+} V _{T-}		Y, TAOIN-TA4IN, TBOIN-TB2IN, ADTRG, CTS0, CTS1, CLK0, CLK1			0.4		1	V
V _{T+} V _{T-}	Hysteresis	RESET			0.2		0.5	V
V _{T+} –V _{T-}	Hysteresis	Xin			0.1		0.3	V
Iн	High-level input current	A ₈ /D ₈ -A ₂₃ /D ₇ , P4 ₃ -P4 ₇ , P5 ₀ -P5 ₇ , P6 ₀ -P6 ₇ , P7 ₀ -P7 ₇ , P8 ₀ -P8 ₇ , X _{IN} , RESET, CNVss, BYTE, HOLD, RDY	Vi=5V				5	μА
IIL.	Low-level input current	A ₈ /D ₈ -A ₂₃ /D ₇ , P ₄₃ -P ₄₇ , P ₅₀ -P ₅₇ , P ₆₀ -P ₆₇ , P ₇₀ -P ₇₇ , P ₈₀ -P ₈₇ , X _{IN} , RESET, CNVss, BYTE, HOLD, RDY	V=0V				-5	μА
VRAM	RAM hold voltage		When clock is		. 2			٧
Icc	Power supply current		Output only pin is open and	f(XIN)=25MHz, square waveform		19	38	mA
			other pins are Vss during re-	Ta=25°C when clock is stopped.			1	μА
			set.	Ta=85°C when clock is stopped.			20	

A-D converter characteristics (Vcc=5V, Vss=0V, Ta=25°C, f(XiN)=25MHz, unless otherwise noted)

Cumbal	Parameter	Test conditions		Limits		Unit
Symbol	Parameter	rest conditions	Min.	Тур.	Max.	Offic
	Resolution	VREF=VCC			8	Bits
	Absolute accuracy	VREF=VCC			±3	LSB
RLADDER	Ladder resistance	VREF=VCC	2		10	kΩ
tconv	Conversion time		9.12			μs
VREF	Reference voltage		2		Vcc	V
VIA	Analog input voltage		0		VREF	V

5.1 Electrical characteristics

5.1.4 Timing requirements

Timing requiements (Vcc=5V±10%, Vss=0V, Ta=25°C, unless otherwise noted)

External clock input

_	_			Lin	nits			
Symbol	Parameter	8N	1Hz	161	ИHz	251	ИHz	Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
tc	External clock input cycle time	125		62		40		ns
tw(H)	External clock input high-level pulse width	50		25		15		ns
tw(L)	External clock input low-level pulse width	50		25		15		ns
tr	External clock rise time		20		10		8	ns
t f	External clock fall time		20		10		8	ns

Microprocessor mode

				Lin	nits			
Symbol	Parameter	M8	1Hz	161	ИHz	251	ИНz	Unit
		Min.	Max.	Min.	Max.	Min.	Max.	1
tsu(DH-E)	Data high-order input setup time	60		45		30		ns
tsu(DL-E)	Data low-order input setup time	60		45		30		ns
tsu(P4D-E)	Port P4 input setup time	200		100		60		ns
tsu(P5D-E)	Port P5 input setup time	200		100		60		ns
tsu(P6D-E)	Port P6 input setup time	200		100		60		ns
tsu(P7D-E)	Port P7 input setup time	200		100		60		ns
tsu(P8D-E)	Port P8 input setup time	200		100		60		ns
tsu(RDY-ø1)	RDY input setup time	70		60		55		ns
tsu(HOLD-ø1)	HOLD input setup time	70		60		55		ns
th(E-DH)	Data high-order input hold time	0		0		0		ns
th(E-DL)	Data low-order input hold time	0		0		0		ns
t h(E-P4D)	Port P4 input hold time	0		0		0		ns
t h(E-P5D)	Port P5 input hold time	0		0		0		ns
t h(E-P6D)	Port P6 input hold time	0		0		0		ns
t h(E-P7D)	Port P7 input hold time	0		0		0		ns
th(E-P8D)	Port P8 input hold time	0		0		0		ns
th(ø1-RDY)	RDY input hold time	0		0		0		ns
th(ø1-HOLD)	HOLD input hold time	0		0		0		ns

5.1 Electrical characteristics

Timer A input (count input in event counter mode)

				Lir	nits			
Symbol	Parameter	18	ИHz	161	ЛHz	25N	ИHz	Unit
1		Min.	Max.	Min.	Max.	Min.	Max.	
tc(TA)	TAin input cycle time	250		125		80		ns
tw(TAH)	TAin input high-level pulse width	125		62		40		ns
tw(TAL)	TAin input low-level pulse width	125		62		40		ns

Timer A input (gating input in timer mode)

				Lin	nits			
Symbol	Parameter	8N	lHz	16	ИНz	251	ИHz	Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
tc(TA)	TAin input cycle time	1000		500		320		ns
tw(TAH)	TAin input high-level pulse width	500		250		160		ns
tw(TAL)	TAin input low-level pulse width	500		250		160		ns

Timer A input (external trigger input in one-shot pulse mode)

				Li	mits			
Symbol	Parameter	8N	1 Hz	161	ЛHz	251	ИHz	Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
tc(TA)	TAin input cycle time	500		250		160		ns
tw(TAH)	TAin input high-level pulse width	250		125		80		ns
tw(TAL)	TAin input low-level pulse width	250		125		80		ns

Timer A input (external trigger input in pulse width modulation mode)

				Lir	nits			
Symbol	Parameter	81	ИНz	161	ЛHz	251	ЛНz	Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
tw(TAH)	TAin input high-level pulse width	250		125		80		ns
tw(TAL)	TAin input low-level pulse width	250		125		80		ns

Timer A input (up-down input in event counter mode)

				Lin	nits			
Symbol	Parameter	N8	lHz	161	ЛHz	251	ИHz	Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
tc(UP)	TAiout input cycle time	5000		2500		2000		ns
tw(UPH)	TAiout input high-level pulse width	2500		1250		1000		ns
tw(UPL)	TAiout input low-level pulse width	2500		1250		1000		ns
tsu(UP-Tin)	TAiout input setup time	1000		500		400		ns
th(TIN-UP)	TAiout input hold time	1000		500		400		ns

Timer B input (count input in event counter mode)

				Lir	nits			
Symbol	Parameter	8N	1Hz	16	ИHz	251	ИHz	Unit
		Min.	Max.	Min.	Max.	Min.	Мах.	
tc(TB)	TBin input cycle time (one edge count)	250		125		80		ns
tw(TBH)	TBin input high-level pulse width (one edge count)	125		62		40		ns
tw(TBL)	TBin input low-level pulse width (one edge count)	125		62		40		ns
tc(TB)	TBin input cycle time (both edges count)	500		250		160		ns
tw(TBH)	TBin input high-level pulse width (both edges count)	250		125		80		ns
tw(TBL)	TBin input low-level pulse width (both edges count)	250		125		80		ns

5.1 Electrical characteristics

Timer B input (pulse period measurement mode)

				Li	imits			
Symbol	Parameter	8MHz		161	ИHz	251	ЛHz	Unit
1		Min.	Max.	Min.	Max.	Min.	Max.	
tc(TB)	TBiin input cycle time	1000		500		320		ns
tw(TBH)	TBiin input high-level pulse width	500		250		160		ns
tw(TBL)	TBin input low-level pulse width	500		250		160		ns

Timer B input (pulse width measurement mode)

				Li	mits			
Symbol	Parameter	8M	1Hz	161	ИHz	251	ИHz	Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
tc(TB)	TBin input cycle time	1000		500		320		ns
tw(TBH)	TBin input high-level pulse width	500		250		160		ns
tw(TBL)	TBin input low-level pulse width	500		250		160		ns

A-D trigger input

				Lin	nits			
Symbol	Parameter	8N	1Hz	161	ИHz	251	ЛHz	Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
tc(AD)	ADTRG input cycle time (minimum allowable trigger)	2000		1000		1000		ns
tw(ADL)	ADTRG input low-level pulse width	250		125		125		ns

Serial I/O

			Limits					
Symbol	Parameter	8N	8MHz		16MHz		25MHz	
		Min.	Max.	Min.	Max.	Min.	Max.	
tc(CK)	CLKi input cycle time	500		250		200		ns
tw(CKH)	CLK _i input high-level pulse width	250		125		100		ns
tw(CKL)	CLKi input low-level pulse width	250		125		100		ns
td(C-Q)	TxDi output delay time		150		90		80	ns
th(C-Q)	TxDi hold time	30		30		30		ns
tsu(D-C)	RxDi input setup time	60		30		20		ns
th(C-D)	RxDi input hold time	90		90		90		ns

External interrupt INT: input

Symbol	Parameter		Limits						
		18	8MHz		16MHz		25MHz		
		Min.	Max.	Min.	Max.	Min.	Max.		
tw(INH)	INTi input high-level pulse width	250		250		250		ns	
tw(INL)	INTi input low-level pulse width	250		250		250		ns	

5.1.5 Switching characteristics

Switching characteristics (Vcc=5V±10%, Vss=0V, Ta=25°C, unless otherwise noted)

Microprocessor mode (when wait bit is "1")

0	Parameter	Limits						
Symbol		8MHz		16MHz		25MHz		Unit
	·	Min.	Max.	Min.	Max.	Min.	Max.	
td(AL-E)	Address low-order output delay time	100		30		12		ns
td(E-DHQ)	Data high-order output delay time (BYTE="L")		110		70		45	ns
tpxz(E-DHZ)	Floating start delay time (BYTE="L")		5		5		5	ns
td(AM-E)	Address middle-order output delay time	100		30		12		ns
td(AM-ALE)	Address middle-order output delay time	80		24		5		ns
td(E-DLQ)	Data low-order output delay time		110		70		45	ns
tpxz(E-DLZ)	Floating start delay time		5		5		5	ns
td(AH-E)	Address high-order output delay time	100		30		12		ns
td(AH-ALE)	Address high-order output delay time	80		24		5		ns
td(φ₁−HLDA)	HLDA output delay time		100		50		50	ns
td(ALE-E)	ALE output delay time	4		4		4		ns
tw(ALE)	ALE pulse width	90		35		22		ns
td(BHE-E)	BHE output delay time	100		30		20		ns
td(R/W-E)	R/W output delay time	100		30		20		ns
t d(E- ø ₁)	ϕ_1 output delay time	0	30	0	20	0	18	ns
th(E-AL)	Address low-order hold time	50		25		18		ns
th(ALE-AM)	Address middle-order hold time (BYTE="L")	9		9		9		ns
th(E-DHQ)	Data high-order hold time (BYTE="L")	50		25		18		ns
tpzx(E-DHZ)	Floating release delay time (BYTE="L")	95		36		18		ns
th(E-AM)	Address middle-order hold time (BYTE="H")	50		25		18		ns
th(ALE-AH)	Address high-order hold time	9		9		9		ns
th(E-DLQ)	Data low-order hold time	50		25		18		ns
tpzx(E-DLZ)	Floating release delay time	95		36		18		ns
th(E-BHE)	BHE hold time	18		18		18		ns
th(E-R/W)	R/W hold time	18		18		18		ns
td(E-P4Q)	Port P4 data output delay time		200		100		80	ns
td(E-P5Q)	Port P5 data output delay time		200		100		80	ns
td(E-P6Q)	Port P6 data output delay time		200		100		80	ns
td(E-P7Q)	Port P7 data output delay time		200		100		80	ns
t d(E-P8Q)	Port P8 data output delay time		200		100		80	ns
tw(EL)	E pulse width	220		95		50		ns

Note: Test conditions are shown in Figure 5.1.1.

5.1 Electrical characteristics

Microprocessor mode (when wait bit = "0", and external memory area is accessed)

				Lin	nits				
Symbol	Parameter	8MHz		16MHz		25MHz		Unit	
			Max.	Min.	Max.	Min.	Max.	1	
td(AL-E)	Address low-order output delay time	100		30		12		ns	
td(E-DHQ)	Data high-order output delay time (BYTE="L")		110		70		45	ns	
tpxz(E-DHZ)	Floating start delay time (BYTE="L")		5		5		5	ns	
td(AM-E)	Address middle-order output delay time	100		30		12		ns	
td(AM-ALE)	Address middle-order output delay time	80		24		5		ns	
td(E-DLQ)	Data low-order output delay time		110		70		45	ns	
tpxz(E-DLZ)	Floating start delay time		5		5		5	ns	
td(AH-E)	Address high-order output delay time	100		30		12		ns	
td(AH-ALE)	Address high-order output delay time	80		24		5		ns	
td(ø1-HLDA)	HLDA output delay time		100		50		50	ns	
td(ALE-E)	ALE output delay time	4		4		4		ns	
tw(ALE)	ALE pulse width	90		35		22		ns	
td(BHE-E)	BHE output delay time	100		30		20		ns	
td(R/W-E)	R/W output delay time	100		30		20		ns	
t d(E-φ₁)	φ ₁ output delay time	0	30	0	20	0	18	ns	
th(E-AL)	Address low-order hold time	50		25		18		ns	
th(ALE-AM)	Address middle-order hold time (BYTE="L")	9		9		9		ns	
th(E-DHQ)	Data high-order hold time (BYTE="L")	50		25		18		ns	
tpzx(E-DHZ)	Floating release delay time (BYTE="L")	95		36		18		ns	
th(E-AM)	Address middle-order hold time (BYTE="H")	50		25		18		ns	
th(ALE-AH)	Address high-order hold time	9		9		9		ns	
th(E-DLQ)	Data low-order hold time	50		25		18		ns	
tpzx(E-DLZ)	Floating release delay time	95		36		18		ns	
th(E-BHE)	BHE hold time	18		18		18		ns	
th(E-R/W)	R/W hold time	18		18		18		ns	
td(E-P4Q)	Port P4 data output delay time		200		100		80	ns	
td(E-P5Q)	Port P5 data output delay time		200		100		80	ns	
td(E-P6Q)	Port P6 data output delay time		200		100		80	ns	
td(E-P7Q)	Port P7 data output delay time		200		100		80	ns	
t d(E-P8Q)	Port P8 data output delay time		200		100		80	ns	
tw(EL)	E pulse width	470		220		130		ns	

Note: Test conditions are shown in Figure 5.1.1.




Fig. 5.1.1 Testing circuit for ports

5.1 Electrical characteristics

5.1.6 Equations for calculating the parameters

Table 5.1.1 shows the equations for calculating the following parameters. Use the equations corresponding to the external clock input frequency f(XIN).

tw(ALE)ALE pulse width

td(R/W-E)R/W output delay time

tw(EL)..... E pulse width

tpzx(E-DLZ/DHZ)......Floating release delay time

td(AL/AM/AH-E).....Address output delay time

th(E-AL/AM) Address hold time

td(AM/AH-ALE).....Address output delay time

th(E-DLQ/DHQ) Data hold time

td(BHE-E).....BHE output delay time


Table 5.1.1 Equations for calculating parameters


	M37732S4FP	M37732S4AFP	M37732S4BFP			
f(XIN)	f(XIN) ≤ 8MHz	8MHz < f(XIN) ≤ 16MHz	16MHz < f(XIN) ≤ 25MHz			
tw(ALE)	$\frac{1\times10^9}{f(XIN)}-35$	$\frac{1 \times 10^9}{f(XIN)} - 27.5$	$\frac{1\times10^9}{f(XiN)}-18$			
tw(EL) Wait bit = "1"		$\frac{2\times10^9}{f(XIN)}-30$				
tw(EL) Wait bit = "0"		$\frac{4 \times 10^9}{f(XIN)} - 30$				
td(AL/AM/AH-E)	1 × 10°	1.2 × 109	$12 + \frac{1 \times 10^9}{f(XIN)} - 40$			
td(BHE-E) td(R/W-E)	$100 + \frac{1 \times 10^9}{f(XIN)} - 125$	$30 + \frac{1.2 \times 10^9}{f(XIN)} - 75$	$20 + \frac{2 \times 10^9}{f(XIN)} - 40$			
tpzx(E-DLZ/DHZ)	$\frac{1\times10^9}{f(XIN)}-30$	$\frac{1\times10^{9}}{f(XIN)}-26$	$\frac{1\times10^{9}}{f(XIN)}-22$			
th(E-AL/AM) th(E-DLQ/DHQ)	$\frac{1 \times 10^9}{2 \times f(XIN)} - 12.5$	$\frac{1 \times 10^9}{2 \times f(XIN)} - 6.25$	$\frac{1 \times 10^9}{2 \times f(XIN)} - 2$			
td(AM/AH-ALE)	$\frac{1\times10^9}{f(XIN)}-45$	$\frac{1 \times 10^9}{f(XIN)} - 38.5$	$\frac{1\times10^9}{f(XIN)}-35$			

Unit: ns

5.1.7 Timing diagram


Timing diagram






Microprocessor mode


(When wait bit="1")



(When wait bit="0")



(When wait bit="1" or "0" in common)



Test conditions

•Vcc=5V±10%


Input timing voltage

 $: V_{IL}=1.0V, V_{IH}=4.0V$

Output timing voltage

: Vol=0.8V, Voh=2.0V


Microprocessor mode (When wait bit="1")



Test conditions

- Vcc=5V±10%
- Output timing voltage: Vol=0.8V, VoH=2.0V
- D₀-D₁₅ input : Vı∟
- : VIL=0.8V, VIH=2.5V

Microprocessor mode (When wait bit="0", and external memory area is accessed)




Test conditions

- Vcc=5V±10%
- Output timing voltage : VoL=0.8V, VoH=2.0V
- Do-D₁₅ input
- : $V_{IL}=0.8V$, $V_{IH}=2.5V$

ELECTRICAL CHARACTERISTICS

5.1 Electrical characteristics

MEMORANDUM



CHAPTER 6 STANDARD CHARACTERISTICS


6.1 Standard characteristics

6.1 Standard characteristics


The data described in this chapter are characteristic examples for M37732S4BFP. The data is not guaranteed value. Refer to "Chapter 5. Electrical characteristics" for rated values.

6.1.1 Standard port characteristics

(1) Programmable I/O port (CMOS output) P channel IoH-VoH characteristics




(2) Programmable I/O port (CMOS output) N channel loL-Vol characteristics



6.1.2 Icc-f(Xin) standard characteristics


(1) Icc-f(Xin) characteristics on operating and at reset

Measurement condition (Vcc=5V, Ta=25°C, f(XIN): square wave input, microprocessor mode)



(2) Icc-f(Xin) characteristics during wait

Measurement condition (Vcc=5V, Ta=25°C, f(XIN): square wave input, microprocessor mode)



STANDARD CHARACTERISTICS

6.1 Standard characteristics


6.1.3 A-D converter standard characteristics


The lines at the bottom of the graph indicate the absolute precision errors. These are expressed as the deviation from the ideal value when the output code changes. For example, the change in output code from 0016 to 0116 should occur at ANi=10mV, but the measured value is 5mV. Therefore, the measured point of change is 10+5=15mV.

The lines at the top of the graph indicate the input voltage width for which the output code is constant. For example, the measured input voltage width for which the output code is 0F₁₆ is 22mV. Therefore, the differential non-linear error is 22–20=2mV (0.1LSB).

[Measurement condition]

- Vcc = 5.12V
- VREF = 5.12V
- XIN = 25MHz
- Temp. = 25°C





CHAPTER 7 LOW SUPPLY VOLTAGE VERSION

- 7.1 Description
- 7.2 Functional description
- 7.3 Electrical characteristics
- 7.4 Standard characteristics

7.1 Description

7.1 Description

The M37732S4LGP and M37732S4LHP are low supply voltage versions of the M37732S4FP. In addition to lowering the supply voltage to 2.7–5.5V, they feature a wide operating temperature range between -40 and 85°C, and small packages with pin pitches of 0.65mm and 0.5mm.

These microprocessors are suitable for controlling battery driven portable equipment and small office equipment that must process large amounts of data using low power.

7.1.1 Low supply voltage version

The low supply voltage version of the M37732 group is available in two types as shown in Figure 7.1.1. These types feature low supply voltage, small package, and wide operating temperature range. Only the containing package is different between the two types. Therefore, the description in this chapter is focused on the M37732S4LGP unless noted otherwise.

Figure 7.1.1 shows the pin configuration of the M37732S4LGP.

Table 7.1.1 Low supply voltage version

Type name	Supply voltage (V)	ROM size (bytes)	RAM size (bytes)	Clock frequency (MHz)	Package
M37732S4LGP M37732S4LHP	2.7 to 5.5		2048		80-pin plastic molded QFP (80P6S-A) 80-pin plastic molded fine-pitch QFP (80P6D-A)




Fig. 7.1.1 M37732S4LGP pin configuration (top view)

7.1.2 Performance overview

Table 7.1.2 shows the performance overview of the M37732S4LGP.

Table 7.1.2 M37732S4LGP performance overview

Paramete	ers	Functions		
Number of basic instructions		103		
Instruction execution time		500ns (the fastest instruction at 8MHz frequency)		
Operating clock frequency		8MHz (maximum)		
Memory size	RAM	2048 bytes		
Input/Output ports	Ports P5-P8	8 bits × 4		
	Port P4	5 bits × 1		
Multi-function timers	TA0, TA1, TA2, TA3, TA4	16 bits × 5		
•	TB0, TB1, TB2	16 bits × 3		
Serial I/O		(UART or clock synchronous serial I/O) × 2		
A-D converter		8 bits × 1 (8 channels)		
Watchdog timer		12 bits × 1		
Interrupts		3 external, 16 internal (priority levels 0 to 7 ca		
		be set for each interrupt with software)		
Clock generating circuit		Built-in (externally connected to a ceramic or		
		crystal resonator)		
Supply voltage		2.7 to 5.5V		
Power dissipation (Typ.)		12mW (at 3V supply voltage, 8MHz frequency)		
		30mW (at 5V supply voltage, 8MHz frequency)		
Input/Output characteristics	Input/Output voltage	5V		
	Output current	5mA		
Memory expansion		16M bytes (maximum)		
Operating temperature range	9	-40 to 85°C		
Device structure		High-performance silicon gate CMOS process		
Package	M37732S4LGP	80-pin plastic molded QFP		
		(80P6S-A: lead pitch 0.65mm)		
	M37732S4LHP	80-pin plastic molded fine-pitch QFP		
	· ·	(80P6D-A: lead pitch 0.5mm)		

7.1.3 Pin description

Table 7.1.3 shows the pin description.

Table 7.1.3 Pin description (1)

Pin	Name	Input/Output	
Vcc, Vss	Power supply		Supply 2.7-5.5V to Vcc and 0V to Vss.
CNVss	CNVss input	input	Connect to Vcc.
RESET	Reset input	Input	The microcomputer is reset when this pin is set to "L" level.
Xin	Clock input	Input	These are the I/O pins of the internal clock generating circuit. Connect a ceramic or crystal resonator between
Хоит	Clock output	Output	XIN and XOUT. When an external clock is used, the clock source should be connected to the XIN pin and the XOUT pin should be left open.
Ē	Enable output	Output	Data or instruction read and data write are performed when output from this pin is "L" level.
BYTE	Bus width selection input	Input	This pin determines whether the external data bus is 8-bit width or 16-bit width. The width is 16 bits when the signal level is "L" and 8 bits when the signal level is "H".
AVcc, AVss	Analog supply input		Power supply for the A-D converter. Externally connect AVcc to Vcc and AVss to Vss.
VREF	Reference voltage input	Input	This is a reference voltage input pin for the A-D converter.
φ1	Clock output	Output	This pin outputs the clock ϕ_1 which is divided the clock to X_{IN} pin by 2.
RDY	Ready input	Input	The microcomputer is in Ready state while "L" level is input to this pin.
HOLD	Hold input	Input	The microcomputer is in Hold state while "L" level is input to this pin.
HLDA	Hold acknowledge output	Output	This pin outputs "L" level when microcomputer is in Hold state.
R/W	Read/Write output	Output	The read/write signal indicates the data bus state. The data bus state is read when this signal is "H" level and write when "L" level.
BHE	Byte high enable output	Output	"L" level is output when an odd-numbered address is accessed.
ALE	Address latch enable output	Output	This is used to obtain only the address from address and data multiplex signals.
A0-A7	Address bus low-order output	Output	Low-order 8 bits (A ₀ -A ₇) of the address bus are output.
A8/D8-A15/D15	· · · · · · · · · · · · · · · · · · ·	I/Ó	 When the external bus width is 16 bits. (The BYTE pin is at "L" level.) High-order 8 bits (D₈-D₁₆) of the data bus are input or output when the Ē output is "L" level. Middle-order 8 bits (A₈-A₁₅) of the address bus are output when Ē output is "H" level. When the external bus width is 8 bits. (The BYTE pin is at "H" level.) Middle-order 8 bits (A₈-A₁₅) of the address bus are output.
A16/D0-A23/D7	Address bus high-order output/ Data bus low-order I/O	1/0	Low-order 8 bits (D_0-D_7) of the data bus are input or output when the \overline{E} output is "L" level. High-order 8 bits $(A_{16}-A_{23})$ of the address bus are output when the \overline{E} output is "H" level.

7.1 Description

Table 7.1.3 Pin description (2)

Pin	Name	Input/Output	Functions
P43-P47	I/O port P4	I/O	Port P4 is a 5-bit CMOS I/O port. This port has a data direction register and each pin can be programmed for input or output.
P5 ₀ –P5 ₇	I/O port P5	1/0	Port P5 is an 8-bit CMOS I/O port. This port has a data direction register and each pin can be programmed for input or output. These pins also function as I/O pins for timers A0-A3.
P60-P67	I/O port P6	1/0	This port is an 8-bit I/O port with the same function as P5. These pins can be programmed as I/O pins for timer A4, external interrupt input pins for INTo-INT2, and input pins for timers B0-B2.
P7 ₀ P7 ₇	I/O port P7	1/0	This port is an 8-bit I/O port with the same function as P5. These pins can be programmed as analog input pins ANo-AN7. P77 also functions as the ADTRG input pin for an A-D conversion trigger.
P80-P87	I/O port P8	1/0	This port is an 8-bit I/O port with the same function as P5. These pins can be programmed as CTS/RTS, CLK, RxD, TxD pins for UART0 and UART1.

7.1.4 Block diagram

Figure 7.1.2 shows the M37732S4LGP block diagram.




Fig. 7.1.2 M37732S4LGP block diagram

7.2 Functional description

The function of the M37732S4LGP is identical to the M37732S4FP. However, the reset voltage condition is different. Therefore, this section describes about reset. It also describes the oscillating circuit for low supply voltage operation.

For information concerning other functions, refer to "CHAPTER 2. FUNCTIONAL DESCRIPTION."

7.2.1 Reset

The CPU becomes reset state when "L" level is applied to the RESET pin while the supply voltage is between 2.7 and 5.5V. Only the reset voltage condition and the reset circuit are different from M37732S4FP. The reset operation, internal registers state at reset, and software reset of M37732S4LGP are identical to M37732S4FP. Therefore refer to "CHAPTER 3. RESET" for details.

The reset circuit is described below.

(1) Reset circuit

The reset circuit must be designed so that the reset input voltage is 0.55V or lower when the supply voltage reaches 2.7V as shown in Figure 7.2.1.

Figure 7.2.2 shows the example of a power-on reset circuit using the system reset IC M62003L/FP.




Fig. 7.2.1 Power-on reset condition




Fig. 7.2.2 Power-on reset circuit example

7.2.2 Oscillating circuit

The M37732S4LGP has the same internal oscillating circuit as M37732S4FP. The frequency input to the clock input pin X_{IN} is divided in half to obtain the internal clock ϕ . This ϕ is further divided in half to obtain the bus cycle.

Either a ceramic resonator or a crystal resonator can be connected externally to the internal oscillating circuit. An external clock signal can be supplied to the internal oscillating circuit. The circuit examples using these resonators and external clock are identical to M37732S4FP.

Figure 7.2.3 shows the oscillating circuit example using a ceramic resonator.

The circuit constants such as Rf, Rd, CIN, and COUT must be set to the resonator manufacturer's recommended values.




Fig. 7.2.3 Oscillating circuit example using a ceramic resonator

7.3 Electrical characteristics

7.3 Electrical characteristics

7.3.1 Absolute maximum ratings

Absolute maximum ratings

Symbol	F	arameter	Conditions	Ratings	Unit
Vcc	Supply voltage			-0.3 to 7	V
AVcc	Analog supply voltage			-0.3 to 7	V
V١	Input voltage RESET	, CNVss, BYTE		-0.3 to 12	V
Vi	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	A23/D7, P43–P47, P50–P57, 67, P70–P77, P80–P87, VREF, XIN, RDY		-0.3 to Vcc+0.3	V
Vo	P60-P	Ae/De-A23/D7, P43-P47, P50-P57, 67, P70-P77, P80-P87, X0UT, Ē, 7A, ALE, BHĒ, R/W		-0.3 to Vcc+0.3	V
P _d	Power dissipation		Ta=25°C	300 (Note)	mW
Topr	Operating temperature			-40 to 85	°C
Tstg	Storage temperature			-65 to 150	°C

Note: In case of M37732S4LHP, the rating of power dissipation is 200mW.

7.3 Electrical characteristics

7.3.2 Recommended operating conditions

Recommended operating conditions (Vcc=2.7 to 5.5V, Ta=-40 to 85°C, unless otherwise noted)

Cumbal	Doromotor			1.1:4		
Symbol	Parameter			Тур.	Max.	Unit
Vcc	Supply voltage		2.7		5.5	V
AVcc	Analog supply voltage			Vcc		V
Vss	Supply voltage			0		V
AVss	Analog supply voltage			0		V
Vін	High-level input voltage	P43-P47, P50-P57, P60-P67, P70-P77, P80-P87, XIN, RESET, CNVss, BYTE, HOLD, RDY	0.8Vcc		Vcc	V
VIH	High-level input voltage	A ₈ /D ₈ -A ₂₃ /D ₇	0.5Vcc		Vcc	V
VIL	Low-level input voltage	P43-P47, P50-P57, P60-P67, P70-P77, P80-P87, XIN, RESET, CNVss, BYTE, HOLD, RDY	0		0.2Vcc	V
VIL	Low-level input voltage	As/Ds-A23/D7	0		0.16Vcc	V
OH (peak)	High-level peak output current	Ao–A7, Aa/Da–A23/D7, P43–P47, P50–P57, P60–P67, P70–P77, P80–P87, φ1, HLDA, ALE, BHE, R/W			-10	mA
lон (avg)	High-level average output current	Ao–A7, A8/D8–A23/D7, P43–P47, P50–P57, P60–P67, P70–P77, P80–P87, φ1, HLDA, ALE, BHE, R/W			- 5	mA
OL (peak)	Low-level peak output current	A ₀ -A ₇ , A ₈ /D ₈ -A ₂₃ /D ₇ , P4 ₃ -P4 ₇ , P5 ₀ -P5 ₇ , P6 ₀ -P6 ₇ , P7 ₀ -P7 ₇ , P8 ₀ -P8 ₇ , φ ₁ , HLDA, ALE, BHE, R/W			10	mA
IOL (avg)	Low-level average output current	A ₀ -A ₇ , A ₈ /D ₈ -A ₂₃ /D ₇ , P4 ₃ -P4 ₇ , P5 ₀ -P5 ₇ , P6 ₀ -P6 ₇ , P7 ₀ -P7 ₇ , P8 ₀ -P8 ₇ , φ ₁ , HLDA, ALE, BHE, R/W			5	mA
f(XIN)	External clock frequency input				8	MHz

Note 1: Average output current is the average value of a 100ms interval.

^{2:} The sum of lo_L (peak) for A₀–A₇, A₈/D₈–A₂₃/D₇, HLDA, ALE, BHE, R/W, and port P8 must be 80mA or less, the sum of lo_L (peak) for A₀–A₇, A₈/D₈–A₂₃/D₇, HLDA, ALE, BHE, R/W, and port P8 must be 80mA or less, the sum of lo_L (peak) for ports P4, P5, P6, P7, and φ₁ must be 80mA or less, and the sum of lo_L (peak) for ports P4, P5, P6, P7, and φ₁ must be 80mA or less.

7.3 Electrical characteristics

7.3.3 Electrical characteristics and A-D converter characteristics

Electrical characteristics (Ta=25°C, f(X_{IN})=8MHz, unless otherwise noted)

Symbol	Par	Parameter		Test conditions		Limits		
					Min.	Тур.	Max.	Unit
Vон	High-level output voltage	Ao-A7, A8/D8-A23/D7, P43-P47, P50-P57, P60-P6	Ö7,	loн=-10mA	3			V
		P7 ₀ –P7 ₇ , P8 ₀ –P8 ₇ , <i>φ</i> ₁ , HLDA, BHE, R/W		Iон=-1mA	2.5			
V он	High-level output voltage	A0-A7, A8/D8-A23/D7, OHDDA, BHE, R/W	φ ₁ , Vcc=5V,	Іон=-400μА	4.7			٧
Vон	High-level output voltage	ALE	Vcc=5V	Iон=-10mA	3.1			V
				Іон=−400μА	4.8			
				Iон=-1mA	2.6			
Vон	High-level output voltage	Ē		Iон=-10mA	3.4			V
				Іон=−400μА	4.8			
				Iон=-1mA	2.6			
Vol	Low-level output voltage	A0-A7, A8/D8-A23/D7, P43-P47, P50-P57, P60-P6	67, Vcc=5V	loL=10mA			2	V
		P70–P77, P80–P87, ϕ_1 , HLDA, BHE, R/W	Vcc=3V	lot=1mA			0.5	
Vol	Low-level output voltage	A0-A7, A8/D8-A23/D7, 0	φ1, Vcc=5V,	lot=2mA			0.45	V
Vol	Low-level output voltage	ALE	Vcc=5V	loL=10mA			1.9	٧
			Vcc=5V				0.43	
			Vcc=3V	loL=1mA			0.4	
Vol	Low-level output voltage	Ē	Vcc=5V	loL=10mA			1.6	V
			Vcc=5V	loL=2mA			0.4	
				lot=1mA			0.4	
V _{T+} -V _{T-}	Hysteresis HOLD, RD	, TAOIN-TA4IN, TBOIN-TB2IN	, Vcc=5V		0.4		1	٧
		ADTRG, CTSo, CTS1, CLKo, C	LK ₁ Vcc=3V		0.1		0.7	
$V_{T_+} - V_{T}$	Hysteresis	RESET	Vcc=5V		0.2		0.5	V
			Vcc=3V		0.1		0.4	
V _{T+} V _{T-}	Hysteresis	Xin	Vcc=5V		0.1		0.3	٧
			Vcc=3V		0.06		0.2	
Iн	High-level input current	A ₈ /D ₈ -A ₂₃ /D ₇ , P ₄₃ -P ₄₇ P ₅₀ -P ₅₇ , P ₆₀ -P ₆₇ , P ₇₀ -P		, V=5V			5	μΑ
		P80-P87, XIN, RESET, CN\ BYTE, HOLD, RDY	/ss, Vcc=3V	V=3V			4	
lıL	Low-level input current	A ₈ /D ₈ -A ₂₃ /D ₇ , P4 ₃ -P4 ₇ P5 ₀ -P5 ₇ , P6 ₀ -P6 ₇ , P7 ₀ -P	7, Vcc=5V	, V=0V			-5	μΑ
		P80-P87, XIN, RESET, CN\ BYTE, HOLD, RDY		, V=0V			-4	
VRAM	RAM hold voltage		Vhen clock i	s stopped.	2			V
Icc	Power supply current	C	output only	f(Xin)=8MHz, Vcc=5		6	12	mA
		a	in is open	square waveform Vcc=3	V	4	8	† '''' \
		a	nd other pins	Ta=25°C when clock is stopped.			1	μΑ
			eset.	Ta=85°C when clock is stopped.			20	

7.3 Electrical characteristics

A-D converter characteristics (Vcc=5V, Vss=0V, Ta=25°C, f(Xin)=8MHz, unless otherwise noted)

Symbol	Parameter	Test conditions		Unit		
Symbol	raiailioloi	rest conditions	Min.	Тур.	Max.	Unit
	Resolution	Vref=Vcc			8	Bits
	Absolute accuracy	VREF=VCC			±3	LSB
RLADDER	Ladder resistance	VREF=VCC	2		10	kΩ
	Conversion time		28.5			μs
VREF	Reference voltage		2.7		Vcc	^
VIA	Analog input voltage		0		VREF	٧

7.3.4 Timing requirements

Timing requiements (Vcc=2.7 to 5.5V, Vss=0V, Ta=25°C, f(Xin)=8MHz, unless otherwise noted)

External clock input

-	Parameter		Limits		
			Max.	Unit	
to	External clock input cycle time	125		ns	
tw(H)	External clock input high-level pulse width	50		ns	
tw(L)	External clock input low-level pulse width	50		ns	
tr	External clock rise time		20	ns	
tı	External clock fall time		20	ns	

Microprocessor mode

Cumbal	Parameter		Limits		
Symbol			Max.	Unit	
tsu(DH-E)	Data high-order input setup time	80		ns	
tsu(DL-E)	Data low-order input setup time	80		ns	
tsu(P4D-E)	Port P4 input setup time	300		ns	
tsu(P5D-E)	Port P5 input setup time	300		ns	
tsu(P6D-E)	Port P6 input setup time	300		ns	
tsu(P7D-E)	Port P7 input setup time	300		ns	
tsu(P8D-E)	Port P8 input setup time	300		ns	
tsu(RDY-∲1)	RDY input setup time	90		ns	
tsu(HOLD-ø1)	HOLD input setup time	90		ns	
th(E-DH)	Data high-order input hold time	0		ns	
th(E-DL)	Data low-order input hold time	0		ns	
th(E-P4D)	Port P4 input hold time	0		ns	
th(E-P5D)	Port P5 input hold time	0		ns	
t h(E-P6D)	Port P6 input hold time *	0		ns	
t h(E-P7D)	Port P7 input hold time	0		ns	
t h(E-P8D)	Port P8 input hold time	0		ns	
th(ø-RDY)	RDY input hold time	0		ns	
th(ø-HOLD)	HOLD input hold time	0		ns	

7.3 Electrical characteristics

Timer A input (count input in event counter mode)

Symbol	Parameter		Limits	
			Max.	Unit
tc(TA)	TAin input cycle time	250		ns
tw(TAH)	TAin input high-level pulse width	125		ns
tw(TAL)	TAin input low-level pulse width	125		ns

Timer A input (gating input in timer mode)

L	Parameter		Limits		
			Max.	Unit	
tc(TA)	TAin input cycle time	1000		ns	
tw(TAH)	TAin input high-level pulse width	500		ns	
tw(TAL)	TAin input low-level pulse width	500		ns	

Timer A input (external trigger input in one-shot pulse mode)

Symbol	Parameter		nits Max.	Unit
tc(TA)	TAin input cycle time	500		ns
tw(TAH)	TAin input high-level pulse width			ns
tw(TAL)	TAin input low-level pulse width			ns

Timer A input (external trigger input in pulse width modulation mode)

Symbol	Doromotor	Lin	nits	Unit
Symbol	Parameter	Min.	Max.	Unit
tw(TAH)	TAin input high-level pulse width 250			ns
tw(TAL)	TAin input low-level pulse width 250			ns

Timer A input (up-down input in event counter mode)

Symbol	Parameter	Limits		Unit	
	Farantetei	Min.	Max.	Utill	
tc(UP)	TAiout input cycle time	5000		ns	
tw(UPH)	TAiout input high-level pulse width	2500		ns	
tw(UPL)	IPL) TAiout input low-level pulse width			ns	
tsu(UP-Tin)	TAiout input setup time	1000		ns	
th(Tin-UP)	TAiout input hold time	1000		ns	

Timer B input (count input in event counter mode)

Symbol	Parameter	Min. Max.	1.1-4	
	Parameter	Min.	Max.	Unit ns ns ns ns
tc(TB)	TBin input cycle time (one edge count)	250		ns
tw(TBH)	TBin input high-level pulse width (one edge count)	125		ns
tw(TBL)	TBin input low-level pulse width (one edge count)	125		ns
tc(TB)	TBin input cycle time (both edges count)	500		ns
tw(TBH)	TBin input high-level pulse width (both edges count)	250		ns
tw(TBL)	TBin input low-level pulse width (both edges count)	250		ns

7.3 Electrical characteristics

Timer B input (pulse period measurement mode)

Symbol	Doromotor	Lin	nits	Unit ns
	Parameter	Min.	Max.	
tc(TB)	TBin input cycle time	1000		ns
tw(TBH)	TBin input high-level pulse width	500		ns
tw(TBL)	TBin input low-level pulse width	500		ns

Timer B input (pulse width measurement mode)

Symbol	Dorometor	Lin	nits	Unit
Symbol	Parameter	Min. Max.		Unit
tc(TB)	TBin input cycle time	1000		ns
tw(TBH)	TBin input high-level pulse width	500		ns
tw(TBL)	TBin input low-level pulse width	500		ns

A-D trigger input

Symbol	Devemator	Lin	imits Max.	Linit
Symbol	Parameter	Min.	Max.	Unit
tc(AD)	ADTRG input cycle time (minimum allowable trigger)	2000		ns
tw(ADL)	ADTRG input low-level pulse width	250		ns

Serial I/O

Cumbal	Dozomatoz	Limits		Unit	
Symbol	Parameter	Min.	Max.	Unit	
tc(CK)	CLK _i input cycle time			ns	
tw(CKH)	CLK: input high-level pulse width	250		ns	
tw(CKL)	CLKi input low-level pulse width	250		ns	
td(C-Q)	TxDi output delay time		170	ns	
th(C-Q)	TxDi hold time	30		ns	
tsu(D-C)	RxD _i input setup time	80		ns	
th(C-D)	RxD _i input hold time	100		ns	

External interrupt INT: input

Symbol	Devembler	Limits Min. Max.	l lmia	
Symbol	Parameter	Min.	Max.	Unit
tw(INH)	INTi input high-level pulse width	250		ns
tw(INL)	INTi input low-level pulse width 250		ns	

7.3 Electrical characteristics

7.3.5 Switching characteristics

Switching characteristics (Vcc=2.7 to 5.5V, Vss=0V, Ta=25°C, f(XiN)=8MHz unless otherwise noted)

Microprocessor mode (when wait bit is "1")

Complete	Devenuetor	Toot conditions	Lin	nits	1.1
Symbol	Parameter	Test conditions	Min.	Max.	Unit
td(AL-E)	Address low-order output delay time		50		ns
td(E-DHQ)	Data high-order output delay time (BYTE="L")			130	ns
tpxz(E-DHZ)	Floating start delay time (BYTE="L")			10	ns
td(AM-E)	Address middle-order output delay time		50		ns
td(AM-ALE)	Address middle-order output delay time		40		ns
td(E-DLQ)	Data low-order output delay time			130	ns
tpxz(E-DLZ)	Floating start delay time			10	ns
td(AH-E)	Address high-order output delay time		50		ns
td(AH-ALE)	Address high-order output delay time		40		ns
td(ø1-HLDA)	HLDA output delay time			120	ns
td(ALE-E)	ALE output delay time		4		ns
tw(ALE)	ALE pulse width		60		ns
td(BHE-E)	BHE output delay time		50		ns
td(R/W-E)	R/W output delay time		50		ns
td(E-≠)	φι output delay time		0	40	ns
th(E-AL)	Address low-order hold time	Fig. 7.3.1	50		ns
th(ALE-AM)	Address middle-order hold time (BYTE="L")		9		ns
th(E-DHQ)	Data high-order hold time (BYTE="L")		50		ns
tpzx(E-DHZ)	Floating release delay time (BYTE="L")		95		ns
th(E-AM)	Address middle-order hold time (BYTE="H")		50		ns
th(ALE-AH)	Address high-order hold time		9		ns
th(E-DLQ)	Data low-order hold time		50		ns
tpzx(E-DLZ)	Floating release delay time		95		ns
th(E-BHE)	BHE hold time		18		ns
th(E-R/W)	R/W hold time		18		ns
td(E-P4Q)	Port P4 data output delay time			300	ns
td(E-P5Q)	Port P5 data output delay time			300	ns
t d(E-P6Q)	Port P6 data output delay time			300	ns
td(E-P7Q)	Port P7 data output delay time			300	ns
td(E-P8Q)	Port P8 data output delay time			300	ns
tw(EL)	Ē pulse width		210		ns

7.3 Electrical characteristics

Microprocessor mode (when wait bit = "0", and external memory area is accessed)

Symbol	Parameter	Test conditions	Lin	nits	Unit
Symbol	Faianietei	Test conditions	Min.	Max.	Offic
td(AL-E)	Address low-order output delay time		50		ns
td(E-DHQ)	Data high-order output delay time (BYTE="L")			130	ns
tpxz(E-DHZ)	Floating start delay time (BYTE="L")			10	ns
td(AM-E)	Address middle-order output delay time		50		ns
td(AM-ALE)	Address middle-order output delay time		40		ns
td(E-DLQ)	Data low-order output delay time			130	ns
tpxz(E-DLZ)	Floating start delay time			10	ns
td(AH-E)	Address high-order output delay time		50		ns
td(AH-ALE)	Address high-order output delay time		40		ns
td(ø-HLDA)	HLDA output delay time			120	ns
td(ALE-E)	ALE output delay time		4		ns
tw(ALE)	ALE pulse width		60		ns
td(BHE-E)	BHE output delay time		50		ns
td(R/W-E)	R/W output delay time		50		ns
t d(E- ø ₁)	ϕ_1 output delay time		0	40	ns
th(E-AL)	Address low-order hold time	Fig. 7.3.1	50		ns
th(ALE-AM)	Address middle-order hold time (BYTE="L")		9		ns
th(E-DHQ)	Data high-order hold time (BYTE="L")		50		ns
tpzx(E-DHZ)	Floating release delay time (BYTE="L")		95		ns
th(E-AM)	Address middle-order hold time (BYTE="H")		50		ns
th(ALE-AH)	Address high-order hold time		9		ns
th(E-DLQ)	Data low-order hold time		50		ns
tpzx(E-DLZ)	Floating release delay time		95		ns
th(E-BHE)	BHE hold time		18		ns
th(E-R/W)	R/W hold time		18		ns
t d(E-P4Q)	Port P4 data output delay time			300	ns
td(E-P5Q)	Port P5 data output delay time			300	ns
t d(E-P6Q)	Port P6 data output delay time			300	ns
t d(E-P7Q)	Port P7 data output delay time			300	ns
td(E-P8Q)	Port P8 data output delay time			300	ns
tw(EL)	E pulse width		460		ns




Fig. 7.3.1 Testing circuit for ports

7.3 Electrical characteristics

7.3.6 Equations for calculating the parameters

Table 7.3.1 shows the equations for calculating the following parameters.

 tw(ALE)
 ALE pulse width
 td(R/W-E)
 R/W output delay time

 tw(EL)
 E pulse width
 tpzx(E-DLZ/DHZ)
 Floating release delay time

 td(AL/AM/AH-E)
 Address output delay time
 th(E-AL/AM)
 Address hold time

 td(AM/AH-ALE)
 Address output delay time
 th(E-DLQ/DHQ)
 Data hold time

 td(BHE-E)
 BHE output delay time


Table 7.3.1 Equations for calculating parameters

	M37732S4LGP, M37732S4LHP
f(XIN)	f(XIN) ≤ 8MHz
tw(ALE)	$\frac{1\times10^{9}}{f(XIN)}-65$
tw(EL) Wait bit = "1"	$\frac{2 \times 10^9}{f(X N)} - 40$
tw(EL) Wait bit = "0"	$\frac{4 \times 10^9}{f(XIN)} - 40$
td(AL/AM/AH-E)	
td(BHE-E) td(R/W-E)	$50 + \frac{1 \times 10^9}{f(XIN)} - 125$
tpzx(E-DLZ/DHZ)	$\frac{1 \times 10^9}{f(XIN)} - 30$
th(E-AL/AM) th(E-DLQ/DHQ)	$\frac{1 \times 10^9}{2 \times f(X N)} - 12.5$
td(AM/AH-ALE)	$\frac{1 \times 10^9}{f(XIN)} - 85$


Unit: ns

7.3.7 Timing diagram

Timing diagram




7.3 Electrical characteristics




Microprocessor mode


(When wait bit="1")



(When wait bit="0")



(When wait bit="1" or "0" in common)



Test conditions


- •Vcc=2.7 to 5.5V
- Input timing voltage

: V_{IL} =0.2Vcc, V_{IH} =0.8Vcc

Output timing voltage

: VoL=0.8V, VOH=2.0V

Microprocessor mode (When wait bit="1")




Test conditions

Vcc=2.7 to 5.5V

• Output timing voltage : VoL=0.8V, VoH=2.0V

• D₀−D₁₅ input : V_{IL}=0.16Vcc, V_{IH}=0.5Vcc

Microprocessor mode (When wait bit="0", and external memory area is accessed)



Test conditions


- Vcc=2.7 to 5.5V
- Output timing voltage: Vol=0.8V, VoH=2.0V
- Do-D₁₅ input
- : VIL=0.16Vcc, VIH=0.5Vcc

7.4 Standard characteristics


The data described in this section are characteristic examples for M37732S4LHP. The data is not guaranteed value. Refer to section "7.3 Electrical characteristics" for rated values.

7.4.1 Standard port characteristics

(1) Programmable I/O port (CMOS output) P channel IoH-VoH characteristics




(2) Programmable I/O port (CMOS output) N channel loL-Vol characteristics



7.4.2 Icc-f(XIN) standard characteristics


(1) Icc-f(Xin) characteristics on operating and at reset

Measurement condition (Vcc=3V,Ta=25°C, f(XiN): square wave input, microprocessor mode)



(2) Icc-f(XIN) characteristics during wait

Measurement condition (Vcc=3V,Ta=25°C, f(XIN): square wave input, microprocessor mode)



LOW SUPPLY VOLTAGE VERSION

7.4 Standard characteristics


7.4.3 A-D converter standard characteristics

The lines at the bottom of the graph indicate the absolute precision errors. These are expressed as the deviation from the ideal value when the output code changes. For example, the change in output code from 0416 to 0516 should occur at ANi=52.7mV, but the measured value is 2.9mV. Therefore, the measured point of change is 52.7+2.9=55.6mV.

The lines at the top of the graph indicate the input voltage width for which the output code is constant. For example, the measured input voltage width for which the output code is 0F₁₆ is 12.4mV. Therefore, the differential non-linear error is 12.4–11.7=0.7mV (0.06LSB).

[Measurement condition]


- Vcc = 3V
- VREF = 3V
- XIN = 8MHz
- Temp. = 25°C



LOW SUPPLY VOLTAGE VERSION

7.4 Standard characteristics

MEMORANDUM



CHAPTER 8 **M37730 GROUP**

- 8.1 Description8.2 Functional description8.3 Electrical characteristics

8.1 Description

The M37730 group is an external ROM version 16-bit microcomputer designed with high-performance silicon gate CMOS technology. It is housed in an 64-pin plastic molded QFP or 64-pin shrink plastic molded DIP. This microcomputer has a large 16M-byte address space, three instruction queue buffers, and two data buffers for high-speed instruction execution. The CPU is a 16-bit parallel processor that can also be switched to perform 8-bit parallel processing. This microcomputer is suitable for office, business, and industrial equipment controllers that require high-speed processing of large amounts of data.

M37730 group has the same functions as M37732 group except for a few parts. Therefore, the differences between M37730 group and M37732 group are mainly described in this chapter. M37730 group has the same functions as M37732 group except for the functions described in this chapter. Therefore, refer to "CHAPTER 2. FUNCTIONAL DESCRIPTION" for them.

8.1.1 M37730 group

The M37730 group consists of chips shown in Table 8.1.1 with the M37730S2FP as the base chip. The differences between these chips are the operating clock frequencies and the package outlines. Hereafter, the M37730 group microcomputers will be referred to simply as the M37730S2FP unless there is a specific difference by version.

Table 8.1.1 M37730 group

Typo namo	ROM size	RAM size	Clock frequency	Package	Remarks
Type name	(bytes)	(bytes)	(MHz)	rackage	nemarks
M37730S2FP			8		
M37730S2AFP]		16	64P6N-A	High-speed version of M37730S2FP
M37730S2BFP		1004	25		Super high-speed version of M37730S2FP
M37730S2SP	External	1024	8		
M37730S2ASP			16	64P4B	High-speed version of M37730S2SP
M37730S2BSP			25 ·		Super high-speed version of M37730S2SP

8.1.2 Performance overview

Table 8.1.2 shows the performance overview of M37730S2FP.

Table 8.1.2 M37730S2FP performance overview

Parameters		Functions		
Number of basic instructions		103		
Instruction execution time	M37730S2FP, M37730S2SP	500ns (the fastest instruction at 8MHz frequency)		
	M37730S2AFP, M37730S2ASP	250ns (the fastest instruction at 16MHz frequency)		
	M37730S2BFP, M37730S2BSP	160ns (the fastest instruction at 25MHz frequency)		
Operating clock frequency	M37730S2FP, M37730S2SP	8MHz (maximum)		
	M37730S2AFP, M37730S2ASP	16MHz (maximum)		
	M37730S2BFP, M37730S2BSP	25MHz (maximum)		
Memory size	RAM	1024 bytes		
Input/Output ports	Ports P5, P6	8 bits × 2		
	Port P4	5 bits × 1		
	Port P8	4 bits × 1		
Multi-function timers	TA0, TA1, TA2, TA3, TA4	16 bits × 5		
	TB0	16 bits × 1		
Serial I/O		(UART or clock synchronous serial I/O) X 1		
Watchdog timer		12 bits × 1		
Interrupts		3 external, 11 internal (priority levels 0 to 7 can b		
		set for each interrupt with software)		
Clock generating circuit		Built-in (externally connected to a ceramic		
		crystal resonator)		
Supply voltage		5V±10%		
Power dissipation		30mW (operating clock frequency = 8MHz)		
Input/Output characteristics	Input/Output voltage	5V		
	Output current	5mA		
Memory expansion		Maximum 16M bytes		
Operating temperature range		-20 to 85°C		
Device structure		High-performance silicon gate CMOS process		
Package	M37730S2FP/AFP/BFP	64-pin plastic molded QFP		
	M37730S2SP/ASP/BSP	64-pin shrink plastic molded DIP		

8.1.3 Pin configuration

Figure 8.1.1 shows the M37730S2FP pin configuration and figure 8.1.2 shows the M37730S2SP pin configuration.




Fig. 8.1.1 M37730S2FP pin configuration (top view)




Fig. 8.1.2 M37730S2SP pin configuration (top view)

8.1.4 Pin descriptionTable 8.1.3 shows the pin description.

Table 8.1.3 Pin description (1)


Pin	Name	Input/Output	Functions
Vcc, Vss	Power supply		Supply 5V±10% to Vcc and 0V to Vss.
CNVss	CNVss input	Input	Connect to Vcc.
RESET	Reset input	Input	The microcomputer is reset when this pin is set to "L" level.
XIN	Clock input	Input	These are the I/O pins of the internal clock generating circuit. Connect a ceramic or crystal resonator between
Хоит	Clock output	Output	XIN and XOUT. When an external clock is used, the clock source should be connected to the XIN pin and the XOUT pin should be left open.
Ē	Enable output	Output	Data or instruction read and data write are performed when output from this pin is "L" level.
BYTE	Bus width selection input	Input	This pin determines whether the external data bus is 8- bit width or 16-bit width. The width is 16 bits when the signal level is "L" and 8 bits when the signal level is "H".
ϕ_1	Clock output	Output	This pin outputs the clock ϕ_1 which is divided the clock to X_{IN} pin by 2.
RDY	Ready input	Input	The microcomputer is in Ready state while "L" level is input to this pin.
HOLD	Hold input	Input	The microcomputer is in Hold state while "L" level is input to this pin.
HLDA	Hold acknowledge output	Output	This pin outputs "L" level when microcomputer is in Hold state.
R/W	Read/Write output	Output	The read/write signal indicates the data bus state. The data bus state is read when this signal is "H" level and write when "L" level.
BHE	Byte high enable output	Output	"L" level is output when an odd-numbered address is accessed.
ALE	Address latch enable output	Output	This is used to obtain only the address from address and data multiplex signals.
A0-A7	Address bus low-order output	Output	Low-order 8 bits (A ₀ -A ₇) of the address bus are output.
	Address bus middle-order output/ Data bus high-order I/O	1/Ô	 When the external bus width is 16 bits. (The BYTE pin is at "L" level.) High-order 8 bits (D₈-D₁₅) of the data bus are input or output when the E output is "L" level. Middle-order 8 bits (A₈-A₁₅) of the address bus are output when E output is "H" level. When the external bus width is 8 bits. (The BYTE pin is at "H" level.) Middle-order 8 bits (A₈-A₁₅) of the address bus are output.
A16/D0-A23/D7	Address bus high-order output/ Data bus low-order I/O	I/O	Low-order 8 bits (D_0-D_7) of the data bus are input or output when the \overline{E} output is "L" level. High-order 8 bits $(A_{10}-A_{23})$ of the address bus are output when the \overline{E} output is "H" level.

Table 8.1.3 Pin description (2)

Pin	Name	Input/Output	Functions
P43-P47	I/O port P4	I/O	Port P4 is a 5-bit CMOS I/O port. This port has a data direction register and each pin can be programmed for input or output.
P5 ₀ –P5 ₇	I/O port P5	1/0	Port P5 is an 8-bit CMOS I/O port. This port has a data direction register and each pin can be programmed for input or output. These pins also function as I/O pins for timers A0-A3.
P60-P67	I/O port P6	1/0	This port is an 8-bit I/O port with the same function as P5. These pins can be programmed as I/O pins for timer A4, external interrupt input pins for INTo-INT2, and input pin for timer B0.
P80-P83	I/O port P8	1/0	This port is an 4-bit I/O port with the same function as P5. These pins can be programmed as CTS/RTS, CLK, RxD, TxD pins for UART0.

8.1.5 Block diagram

Figure 8.1.3 shows the M37730S2FP block diagram.



246

8.2 Functional description

The functions of the M37730S2FP are described below. The differences between the M37730S2FP and M37732S4FP are mainly described in this section. M37730S2FP has the same functions as M37732S4FP except for the functions described in this section. Therefore, refer to "CHAPTER 2. FUNCTIONAL DESCRIPTION" for them.

Table 8.2.1 shows the differences between M37730 group and M37732 group.

Table 8.2.1 Differences between M37730 group and M37732 group

Func	tions	M37730 group	M37732 group	
Memory size)	RAM 1024 bytes	RAM2048 bytes	
Interrupts		14 sources	19 sources	
	External	3 sources	3 sources	
	Internal	11 sources	16 sources	
I/O ports		25	37	
	Port P4	5 bits	5 bits	
	Port P5	8 bits	8 bits	
	Port P6	8 bits	8 bits	
	Port P7		8 bits	
	Port P8	4 bits	8 bits	
Timer		16 bits × 6	16 bits × 8	
	Timer A	16 bits × 5 (Timer A0 to A4)	16 bits × 5 (Timer A0 to A4)	
	Timer B	16 bits × 1 (Timer B0)	16 bits X 3 (Timer B0 to B2)	
Pulse outpu	function	2 (It is possible to control pulse output	2	
		(enable/disable) by setting of register or		
		external input signal.)		
Serial I/O		1	2	
	UART0	Clock asynchronous/synchronous	Clock asynchronous/synchronous	
	UART1		Clock asynchronous/synchronous	
A-D convert	er		One 8-bit resolution	
			8-channel analog input pin	
Package		64-pin plastic molded QFP (64P6N)	80-pin plastic molded QFP (80P6N-A)	
-		64-pin shrink plastic molded DIP (64P4B)	80-pin plastic molded QFP (80P6S-A)	
			80-pin plastic molded fine-pitch QFP (80P6D-A)	

8.2.1 Addressable memory space

The M37730S2FP allocates internal RAM, external memory, I/O, and various control registers in the same memory space. Therefore, data transfer and operation can be performed with the same instruction without distinguishing memory and I/O area.

Program counter (PC) consists of 16 bits. It is used together with an 8-bit program bank register (PG) to directly access a 16M-byte address space from 0₁₆ to FFFFFF₁₆.

Figure 8.2.1 shows the addressable memory space. Internal RAM size, SFR memory allocation and interrupt vector table memory allocation are different from M37732S4FP.




Fig. 8.2.1 Addressable memory space

8.2.2 Memory allocation

SFR (Special Function Registers) and internal RAM are allocated in internal area of bank 0₁₆. ROM must be connected to the external memory area because the M37730S2FP is an external ROM version. Figure 8.2.2 shows the memory map.

(1) SFR (Special Function Registers), internal RAM and external memory area.

The allocated SFR, internal RAM and external memory area are described below.

SFR area

Addresses 000016 to 007F16 of bank 016 are the SFR (Special Function Registers) area. This area contains the control registers of internal peripheral devices, I/O ports, timers, and so on. Internal peripheral devices can be accessed through these registers. Figure 8.2.3 shows the memory map of the SFR area.

Each bit in the register can be either read-only, write-only, or read/write bit.

Refer to each block description for the register function in the SFR area.

Refer to section "8.2.9 Reset" for the state of the SFR at reset.

Internal RAM area

A 1024-byte static RAM is allocated at addresses 008016 to 047F16 of bank 016. In addition to storing data, the internal RAM area is used as stack area during subroutine calls and interrupts. Therefore, be careful of subroutine nesting levels and multiple interrupt levels so that important data is not destroyed.

External memory area

External memory can be set to a 16M-byte space of banks 0₁₆ to FF₁₆ excluding SFR area (addresses 0000₁₆ to 007F₁₆) and internal RAM area (addresses 0080₁₆ to 047F₁₆).

The interrupt vector table allocated to addresses FFDC16 to FFFF16 of bank 016 must be set in ROM. This area contains the start address of the interrupt service routine for each interrupt source and reset.




Fig. 8.2.2 Memory map

dress (He	xadecimal notation)	Address (He	exadecimal notation)
000000 [000040	Count start flag
000001 [000041 [
000002		000042	One-shot start flag
000003		000043	
000004		000044	Up-down flag
000005		000045	
000006		000046	Timer A0 register
000007		000047	Title! At register
000008		000048	Ti Ad
000009		000049	Timer A1 register
00000A	Port P4 register	00004A	
00000B	Port P5 register	00004B	Timer A2 register
0000C	Port P4 direction register	00004C	
0000D	Port P5 direction register	00004D	Timer A3 register
0000E	Port P6 register	00004E	
	1 Of 1 O Tegister		Timer A4 register
0000F	Dort DC direction register	00004F	
000010	Port P6 direction register	000050	Timer B0 register
000011	Dort DO register	000051	-
000012	Port P8 register	000052	
000013	5.50	000053	
000014	Port P8 direction register	000054	
000015		000055	
000016		000056	Timer A0 mode register
000017		000057	Timer A1 mode register
000018		000058	Timer A2 mode register
000019		000059	Timer A3 mode register
0001A	:	00005A	Timer A4 mode register
0001B		00005B	Timer B0 mode register
0001C		00005C	<u> </u>
0001D		00005D	
0001E		00005E	Processor mode register
0001E	•	00005F	, recessor mode register
000020		000060	Watchdog timer
000020		000061	Watchdog timer frequency selection flag
) -			Waveform output mode register
000022		000062	wavelorin output mode register
000023		000063	Pulso output data ragistart
000024		000064	Pulse output data register1
000025		000065	Pulse output data register0
000026		000066	
000027		000067	
000028		000068	
000029		000069	
00002A [00006A	
00002B		00006B	
0002C		00006C	
0002D		00006D	
00002E		00006E	
00002F		00006F	
000030	UART 0 transmit/receive mode register	000031	
000031	UART 0 baud rate register	000070	UART 0 transmission interrupt control register
000031		000071	UART 0 receive interrupt control register
	UART 0 transmission buffer register	1	Court o receive interrupt control register
000033	LIART O transmit/reaches control register 2	000073	
000034	UART 0 transmit/receive control register 0	000074	Timor AO interrupt control as all the
000035	UART 0 transmit/receive control register 1	000075	Timer A0 interrupt control register
000036	UART 0 receive buffer register	000076	Timer A1 interrupt control register
000037		000077	Timer A2 interrupt control register
000038 [000078	Timer A3 interrupt control register
000039 [000079	Timer A4 interrupt control register
00003A		00007A	Timer B0 interrupt control register
00003B		00007B	
00003C		00007C	
0003D		00007D	INTo interrupt control register
-		00007E	INTi interrupt control register
0003E		00007E	INT2 interrupt control register

Fig. 8.2.3 SFR area memory map

(2) Processor mode

M37730S2FP can operate in microprocessor mode. ROM, RAM and peripherals can be expanded to any area (except for SFR and internal RAM area) within a 16M-byte addressable memory space. Figure 8.2.4 shows the structure of the processor mode register. Bits 2 to 5 of the processor mode register have the same function as the M37732S4FP. Therefore, refer to section "2.4.3 External memory area bus control" for wait bit, section "2.6.6 Interrupt priority level detection time" for interrupt priority detection time selection bits and section "3.3 Software reset" for software reset bit.




Fig. 8.2.4 Processor mode register structure

8.2.3 Input/Output pins

The M37730S2FP has 25 programmable I/O pins: ports P4-P6, and P8. Ports P5, P6, and P8 also function as I/O pins of the internal peripheral devices. The programmable I/O port and pin function are described below.

(1) Programmable I/O port

Each of the programmable I/O ports P4–P6 and P8 has a direction register and a port register in the SFR area of bank 0₁₆. The direction register can be used to program the port for input mode or output mode by one bit. Figure 8.2.5 shows the memory allocation of the direction registers and port registers. The differences with M37732S4FP are that the M37730S2FP does not have ports P7 and P84–P87. Therefore, there are no port P7 direction register nor port P7 register and the structure of the port P8 direction register and port P8 register is different. Figure 8.2.6 shows the register structure of the port P4–P6 and P8 direction registers and Figure 8.2.7 shows the relationship between port P4–P6 and P8 registers and pins.

Address	
816	
916	
A ₁₆	Port P4 register
B 16	Port P5 register
C ₁₆	Port P4 direction register
D16	Port P5 direction register
E16	Port P6 register
F16	
1016	Port P6 direction register
1116	
1216	Port P8 register
1316	
1416	Port P8 direction register
1516	
1616	
Fig. 8.2.5 Memory allocation of directi	

Fig. 8.2.5 Memory allocation of direction registers and port registers




Fig. 8.2.6 Port P4-P6, P8 direction registers structure




Fig. 8.2.7 Relationship between port P4-P6, P8 registers and pins

(2) Ports P4-P6, P8 function

In addition to the programmable I/O port function, the 20 pins of ports P5, P6, and P8 also function as the I/O pins for external interrupt, timer, and serial I/O. Port P4 functions only as programmable I/O port. Refer to the respective section for the peripheral device I/O pin function of ports P5, P6, and P8.

Ports P4-P6 and P8 all function as programmable I/O port after removing reset.

Figure 8.2.8 shows the port peripheral circuit and Table 8.2.2 shows the functions of ports P4–P6, and P8

When ports P5, P6, and P8 are used as output pins for internal peripheral device, they are forced to output mode. To use them as input pins for internal peripheral device, set the port direction register to input mode because the contents of the port direction register has higher priority.

(3) Function of each pin

The function of each pin is identical to M37732S4FP. Refer to "2.5.3 Pin functions" for details. However, pins AVcc, AVss, VREF, ANo-ANe, and AN7/ADTRG do not exist because the M37730S2FP is not equipped with an A-D converter.




Fig. 8.2.8 Port peripheral circuit

Table 8.2.2 Function of ports P4-P6, P8

Pin	Function 1	Function 2
Port P4	Programmable I/O ports	
(P43-P47)		
Port P5	Programmable I/O ports	TA0out/RTP00 (P50) :Timer A0 I/O pin / RTP00 output pin
(P50-P57)		TA0in/RTP01 (P51) :Timer A0 input pin / RTP01 output pin
		TA1out/RTP02 (P52) :Timer A1 I/O pin / RTP02 output pin
		TA1IN/RTP03 (P53) :Timer A1 input pin / RTP03 output pin
		★ RTP0n (n=0 to 3) output pin is available when RTP0 function is selected.
		TA2out/RTP1o (P54): Timer A2 I/O pin / RTP1o output pin
		TA2 _{IN} /RTP1 ₁ (P5 ₅) :Timer A2 input pin / RTP1 ₁ output pin
		TA3out/RTP12 (P56) :Timer A3 I/O pin / RTP12 output pin
		₩ RTP1m (m=0 to 2) output pin is available when RTP1 function
		is selected.
		TA3 _{IN} (P5 ₇) :Timer A3 input pin
Port P6	Programmable I/O ports	TA4out/RTP13 (P6o): :Timer A4 I/O pin / RTP13 output pin
(P60-P67)		
		TA4IN (P61) :Timer A4 input pin
		INTo (P62) :INTo interrupt signal input pin
		INT ₁ (P6 ₃) :INT ₁ interrupt signal input pin
		INT ₂ (P6 ₄) :INT ₂ interrupt signal input pin
**************************************		TB0 _{IN} (P6 ₅) :Timer B0 input pin
Port P8	Programmable I/O ports	CTSo/RTSo (P8o) :UARTO transmit enable signal input pin when
(P80–P83)		CTSo function is selected
		UARTO receive enable signal output pin when
		RTS ₀ function is selected
		CLK ₀ (P8 ₁) :UART0 transmit/receive clock I/O pin
		RxDo (P82) :UARTO receive data input pin
		TxDo (P83) :UARTO transmit data output pin

8.2.4 Interrupts

M37730S2FP has 14 sources of interrupts (3 external and 11 internal).

The function and operation of the interrupts are identical to M37732S4FP. The structure of each interrupt control register is also identical to M37732S4FP. Use the **SEB** and **CLB** instructions when setting each interrupt control register.

Figure 8.2.9 shows the memory map of the interrupt control registers. Table 8.2.3 shows the sources of interrupts and the corresponding vector address.

Address	
7016	
7116	UART0 transmission interrupt control register
7216	UART0 receive interrupt control register
7316	
7416	
7516	Timer A0 interrupt control register
7616	Timer A1 interrupt control register
7716	Timer A2 interrupt control register
7816	Timer A3 interrupt control register
7916	Timer A4 interrupt control register
7 A 16	Timer B0 interrupt control register
7B16	
7C16	
7D16	INTo interrupt control register
7E16	INT1 interrupt control register
7F16	INT2 interrupt control register

Fig. 8.2.9 Interrupt control registers memory map

Table 8.2.3 Interrupt sources and vector address

		_
Vector address		
High-order	Low-order	Remarks
address	address	
00FFFF16	00FFFE16	Non-maskable
00FFFD ₁₆	00FFFC ₁₆	Non-maskable software interrupt
00FFFB ₁₆	00FFFA ₁₆	Non-maskable software interrupt
00FFF9 ₁₆	00FFF8 ₁₆	Not used normally
00FFF7 ₁₆	00FFF6 ₁₆	Non-maskable interrupt
00FFF5 ₁₆	00FFF4 ₁₆	External interrupt due to INTo pin input signal
00FFF3 ₁₆	00FFF2 ₁₆	External interrupt due to INT1 pin input signal
00FFF1 ₁₆	00FFF0 ₁₆	External interrupt due to INT2 pin input signal
00FFEF16	00FFEE ₁₆	Timer A0 internal interrupt
00FFED16	00FFEC16	Timer A1 internal interrupt
00FFEB ₁₆	00FFEA ₁₆	Timer A2 internal interrupt
00FFE9 ₁₆	00FFE8 ₁₆	Timer A3 internal interrupt
00FFE7 ₁₆	00FFE616	Timer A4 internal interrupt
00FFE5 ₁₆	00FFE416	Timer B0 internal interrupt
00FFDF16	00FFDE16	Valid only when the UART0 function is selected.
00FFDD16	00FFDC ₁₆	
	High-order address 00FFF16 00FFF16 00FFF16 00FFF16 00FFF16 00FFF16 00FFE16 00FFE16 00FFE16 00FFE16 00FFE16 00FFE16 00FFE16	High-order address address OFFFF16 OFFF216 OFFF916 OFFF316 OFFF916 OFFF916 OFFF916 OFFF916 OFFE916 OFFE916

Note 1: Reset is included in this table.

Note 2: The DBC is an interrupt for the exclusive use of the debug control interrupt and is not used, usually.

8.2.5 Timer A, timer B

Timer A of M37730S2FP consists of five 16-bit timers (timer A0 to A4). Timer B consists of one 16-bit timer (timer B0).

The function and operation of each timer are identical to M37732S4FP. Refer to "2.7 Timer A" and "2.8 Timer B" for details. The difference with the M37732S4FP is described below.

① The timer B1 and B2 related control registers available with M37732S4FP do not exist in M37730S2FP. Figure 8.2.10 shows the memory map of timer related control registers.

Address	
Address 3916	
4016	Count start flag
4116	Count start riag
4216	One-shot start flag
4316	One oner start mag
4416	Up-down flag
4516	
4616	
4716	Timer A0 register
4816	
4916	Timer A1 register
4A16	
4B16	Timer A2 register
4C16	
4D16	Timer A3 register
4E16	Time and Advantage of
4F16	Timer A4 register
5016	Time BO we sinted
5116	Timer B0 register
5216	
5316	
5416	
5516	
5616	Timer A0 mode register
5716	Timer A1 mode register
5816	Timer A2 mode register
5916	Timer A3 mode register
5 A 16	Timer A4 mode register
5B16	Timer B0 mode register
5C16	
8 2 10 Memory map of timer rela	And annual manipus

Fig. 8.2.10 Memory map of timer related control registers

② The structure of port P6 direction register is different from M37732S4FP. Figure 8.2.11 shows the relationship between port P6 direction register and timer pins.




Fig. 8.2.11 Relationship between port P6 direction register and timer pins

The structure of count start flag is different from M37732S4FP. Figure 8.2.12 shows the structure of count start flag.




Fig. 8.2.12 Count start flag register structure

8.2.6 Pulse output function

The pulse output function (pulse output port mode) of M37730S2FP allows pulse output control (enable/disable) in addition to the functions of M37732S4FP. The pulse output operation is identical to M37732S4FP. However, pulse output pins for RTP1 are slightly different.

Therefore, the register structure and settings of some control registers are different from M37732S4FP. Figure 8.2.13 shows the block diagram of pulse output port mode. The differences are described below.




Fig. 8.2.13 Pulse output port mode block diagram

(1) Pulse output pin

The pulse output pin for the RTP1s of the M37730S2FP is shared with port P6o (ΤΑ4ουτ). The structure of other pulse output pins is identical to M37732S4FP.

Figure 8.2.14 shows the structure of the pulse output pins and pulse output data registers 0 and 1.




Fig. 8.2.14 Pulse output pins and pulse output data register 0, 1 structure

(2) Pulse output control

Figure 8.2.15 shows the relationship between port P6 direction register and pins. Figure 8.2.16 shows the structure of the waveform output mode register.

Pulse output is controlled by the waveform output control bit (bit 7 at address 6216) of the waveform output mode register. Pulse output is enabled when the waveform output control bit is set to "1". When it is "0", pulse output is disabled and the pulse output pin becomes floating state.

When "L" level signal is input to INTo pin (P62), the waveform output control bit is cleared to "0" and pulse output is disabled. Refer to page 266 for the enabling procedure after it is disabled. When using the pulse output port mode (pulse output function) disabling function with input signal to INTo pin, set to input mode by setting bit 2 of the port P6 direction register (address 1016) to "0". When the pulse output port mode disabling function with input signal to INTo pin is not used, set to input mode by setting bit 2 of the port P6 direction register to "0" and pull up externally.




Fig. 8.2.15 Relationship between port P6 direction register and pins




Fig. 8.2.16 Waveform output mode register structure

When pulse output is disabled and pulse output pin becomes floating state with "L" level input to $\overline{\text{INTo}}$ pin during pulse output, pulse output is resumed when the waveform output control bit is set to "1" after returning the $\overline{\text{INTo}}$ pin to "H" level. Pulse output is not resumed by simply returning the $\overline{\text{INTo}}$ pin to "H" level. Furthermore, pulse output is not resumed when the waveform output control bit is set to "1" while the $\overline{\text{INTo}}$ pin is set to "L" level. Figure 8.2.17 shows how to resume pulse output after disabling it with $\overline{\text{INTo}}$ input signal.

The waveform output control bit is cleared to "0" when "L" level is applied to the RESET pin or when a software reset is executed.




Fig. 8.2.17 How to resume pulse output after disabling it with INT₀ input signal

(3) Timer A0-A4 mode registers

When using RTP0 of the M37730S2FP, the setting contents and setting method of the timer A0 and A1 mode registers are identical to M37732S4FP.

When using RTP1, the setting contents of the timer A2 mode register are identical to M37732S4FP. However, the RTP13 pin of M37730S2FP is shared with the TA4out pin and the TA3IN pin does not function as pulse output pin. Therefore, the operation and setting contents of the timer A3 and A4 mode registers are different from those of M37732S4FP.

Timer A3

When performing pulse width modulation for RTP1, the setting contents of the timer A3 mode register are identical to M37732S4FP.

When pulse width modulation is not performed for RTP1, timer A3 can be used in timer mode or event counter mode. Regardless of whether timer A3 is used or not, bit 2 of the timer A3 mode register must be fixed to "1" in order to use port P56 as RTP12 pin.

When operating in timer mode, the gate function can be selected. Figure 8.2.18 shows the structure of the timer A3 mode register in timer mode (not using pulse width modulation for RTP1).




Fig. 8.2.18 Timer A3 mode register structure in timer mode (not using pulse width modulation for RTP 1)

When operating in event counter mode, only the contents of the up/down flag are used to switch the up/down factor. Therefore, bit 4 of the timer A3 mode register must be fixed to "0". Figure 8.2.19 shows the structure of the timer A3 mode register in event counter mode (not using pulse width modulation for RTP1).




Fig. 8.2.19 Timer A3 mode register structure in event counter mode (not using pulse width modulation for RTP1)

● Timer A4

When RTP1 is selected, timer A4 can be used in timer mode or event counter mode. Regardless of whether timer A4 is used or not, bit 2 of the timer A4 mode register must be fixed to "1" in order to use port P6o as RTP1o pin.

The function and operation of timer A4 are identical to timer A3 when pulse width modulation is not performed for RTP1. Therefore, the structure of the timer A4 mode register when operating in timer mode is identical to Figure 8.2.18. The structure of the timer A4 mode register when operating in event counter mode is identical to Figure 8.2.19.

8.2.7 Serial I/O

The serial I/O of the M37730S2FP consists of one UART0. UART0 can operate as clock synchronous or asynchronous (UART) type.

The function and operation of UART0 are identical to M37732S4FP. The following are different from M37732S4FP.

- ① M37730S2FP does not have UART1 related control registers.
- 2 The structure of port P8 direction register is different.

Figure 8.2.20 shows the memory map of the serial I/O related control registers and Figure 8.2.21 shows the relationship between port P8 direction register and serial I/O pins.




Fig. 8.2.20 Memory map of serial I/O related control registers




Fig. 8.2.21 Relationship between port P8 direction register and serial I/O pins

8.2.8 Watchdog timer, Hold, Ready function

Refer to "CHAPTER 2. FUNCTIONAL DESCRIPTION" for watchdog timer, Hold function and Ready function because their functions are identical to M37732S4FP.

8.2.9 Reset

The function and operation of reset are identical to M37732S4FP. Figure 8.2.22 shows the internal registers state at reset of M37730S2FP.




Fig. 8.2.22 Internal registers state at reset (1)




Fig. 8.2.22 Internal registers state at reset (2)

8.3 Electrical characteristics

8.3.1 Absolute maximum ratings

Absolute maximum ratings

Symbol	Parameter	Conditions	Ratings	Unit
Vcc	Supply voltage		-0.3 to 7	V
Vı	Input voltage RESET, CNVss, BYTE		-0.3 to 12	V
Vı	Input voltage As/Ds-A23/D7, P43-P47, P50-P57, P60-P67, P80-P83, HOLD, RDY		-0.3 to Vcc+0.3	٧
Vo	Output voltage A ₀ —A ₇ , A ₈ /D ₈ —A ₂₃ /D ₇ , P4 ₃ —P4 ₇ , P5 ₀ —P5 ₇ , P6 ₀ —P6 ₇ , P8 ₀ —P8 ₃ , X ₀ ₀ , Ē, φ ₁ , HLDA, ALE, BHE, R/W		-0.3 to Vcc+0.3	V
Pd	Power dissipation	Ta=25°C	300 (Note)	mW
Topr	Operating temperature		-20 to 85	°C
Tstg	Storage temperature		-40 to 150	°C

Note: In case of shrink DIP package, the rating of power dissipation is 1000mW.

8.3.2 Recommended operating conditions

Recommended operating conditions (Vcc=5V±10%, Ta=-20 to 85°C, unless otherwise noted)

0	B			Limits		
Symbol	Param	ieter	Min.	Тур.	Max.	Unit
Vcc	Supply voltage		4.5	5.0	5.5	V
Vss	Supply voltage			0		٧
Vн	High-level input voltage	P43-P47, P50-P57, P60-P67,	0.8Vcc		Vcc	٧
		P80-P83, XIN, RESET, CNVss,				
		BYTE, HOLD, RDY				
V≖	High-level input voltage	As/Ds-A23/D7	0.5Vcc		Vcc	٧
VIL	Low-level input voltage	P43-P47, P50-P57, P60-P67,	0		0.2Vcc	V
		P80-P83, XIN, RESET, CNVss,				
		BYTE, HOLD, RDY				
VIL	Low-level input voltage	A8/D8-A23/D7	0		0.16Vcc	V
OH (peak)	High-level peak output current	Ao-A7, A8/D8-A23/D7, P43-P47,			-10	mA
		P50-P57, P60-P67, P80-P83,				
		φ ₁ , HLDA, ALE, BHE, R/W				
OH (avg)	High-level average output current	Ao-A7, A8/D8-A23/D7, P43-P47,			-5	mA
		P50-P57, P60-P67, P80-P83,				
		ϕ_1 , HLDA, ALE, BHE, R/W				
IOL (peak)	Low-level peak output current	Ao-A7, As/Ds-A23/D7, P43-P47,			10	mA
		P50-P57, P60-P67, P80-P83,				
		ϕ_1 , HLDA, ALE, BHE, R/W				
IOL (avg)	Low-level average output current	Ao-A7, A8/D8-A23/D7, P43-P47,			5	mA
		P50-P57, P60-P67, P80-P83,				
		ϕ_1 , HLDA, ALE, BHE, R/W				
f(XIN)	External clock frequency input	M37730S2FP, M37730S2SP			8	MHz
		M37730S2AFP, M37730S2ASP			16	
		M37730S2BFP, M37730S2BSP			25	

Note 1: Average output current is the average value of a 100ms interval.

^{2:} The sum of lo_L (peak) for Ao–A₇, A₈/D₈–A₂₃/D₇, HLDA, ALE, BHE, R/W, and port P8 must be 80mA or less, the sum of lo_H (peak) for Ao–A₇, A₈/D₈–A₂₃/D₇, HLDA, ALE, BHE, R/W, and port P8 must be 80mA or less, the sum of lo_L (peak) for ports P4, P5, P6, and φ₁ must be 80mA or less, and the sum of lo_H (peak) for ports P4, P5, P6, and φ₁ must be 80mA or less.

8.3.3 Electrical characteristics

M37730S2FP

Electrical characteristics (Vcc=5V, Vss=0V, Ta=25°C, f(Xin)=8MHz, unless otherwise noted)

Cumahad	Dom		Tool conditions		Limits		11-4
Symbol	Para	ameter	Test conditions	Min.	Typ.	Max.	Unit
Vон	High-level output voltage	A ₀ —A ₇ , A ₈ /D ₈ —A ₂₃ /D ₇ , P4 ₃ —P4 ₇ , P5 ₀ —P5 ₇ , P6 ₀ —P6 ₇ , P8 ₀ —P8 ₃ , φ ₁ , HLDA, BHE, R/W	Іон=—10mA	3			V
Vон	High-level output voltage	A ₀ -A ₇ , A ₈ /D ₈ -A ₂₃ /D ₇ , φ ₁ , HLDA, BHE, R/W	Іон=-400μΑ	4.7			٧
Vон	High-level output voltage	ALE	Iон=−10mA Iон=−400μA	3.1 4.8			٧
Vон	High-level output voltage	Ē	Іон=-10mA Іон=-400μA	3.4 4.8			٧
Vol	Low-level output voltage	A ₀ —A ₇ , A ₈ /D ₈ —A ₂₃ /D ₇ , P4 ₃ —P4 ₇ , P5 ₀ —P5 ₇ , P6 ₀ —P6 ₇ , P8 ₀ —P8 ₃ , φ ₁ , HLDA, BHE, R/W	IoL=10mA			2	V
V ol	Low-level output voltage	A ₀ -A ₇ , A ₈ /D ₈ -A ₂₃ /D ₇ , φ ₁ , HLDA, BHE, R/W	loL=2mA	-		0.45	٧
Vol	Low-level output voltage	ALE	loL=10mA			1.9	٧
Vol	Low-level output voltage	E	loL=10mA			1.6	٧
V _{T+} -V _{T-}	Hysteresis HOLD, RDY, CTS₀, CLK₀	TAOIN-TA4IN, TBOIN, INTO-INT2,		0.4		1	٧
V _{T+} -V _{T-}	Hysteresis	RESET		0.2		0.5	V
	Hysteresis	Xin		0.1		0.3	V
Ін	High-level input current	A ₈ /D ₈ —A ₂₃ /D ₇ , P4 ₃ —P4 ₇ , P5 ₀ —P5 ₇ , P6 ₀ —P6 ₇ , P8 ₀ —P8 ₃ , X _{IN} , RESET, CNVss, BYTE, HOLD, RDY	V _I =5V			5	μА
lı.	Low-level input current	A ₈ /D ₈ -A ₂₃ /D ₇ , P4 ₃ -P4 ₇ , P5 ₀ -P5 ₇ , P6 ₀ -P6 ₇ , P8 ₀ -P8 ₃ , X _{IN} , RESET, CNVss, BYTE, HOLD, RDY	Vi=0V			-5	μА
VRAM	RAM hold voltage		When clock is stopped.	2			V
Icc	Power supply current		Output only pin is open and square waveform		6	12	mA
			other pins are Vss during re- clock is stopped.			1	μА
			set. Ta=85°C whe clock is stopped.	n		20	

M37730S2AFP

Electrical characteristics (Vcc=5V, Vss=0V, Ta=25°C, f(X_{IN})=16MHz, unless otherwise noted)

Symbol	Par	ameter	Test	conditions		Limits		Unit
-					Min.	Тур.	Max.	
Vон	High-level output voltage	Ao-A7, A8/D8-A23/D7, P43-P47, P5ο-P57, P6ο-P67, P8ο-P83, φ1, HLDA, BHE, R/W	Іон=−10mA		3			V
Vон	High-level output voltage	A0-A7, A8/D8-A23/D7, φ1, HLDA, BHE, R/W	Іон=-400μΑ		4.7			٧
Vон	High-level output voltage	ALE	Іон=-10mA Іон=-400μA		3.1 4.8			V
Vон	High-level output voltage	E	Iон=−10mA Iон=−400μA		3.4 4.8			٧
Vol	Low-level output voltage	A ₀ —A ₇ , A ₈ /D ₈ —A ₂₃ /D ₇ , P4 ₃ —P4 ₇ , P5 ₀ —P5 ₇ , P6 ₀ —P6 ₇ , P8 ₀ —P8 ₃ , φ ₁ , HLDA, BHE, R/W	loL=10mA				2	V
Vol	Low-level output voltage	A0-A7, A8/D8-A23/D7, ϕ 1, HLDA, BHE, R/W	loL=2mA				0.45	٧
Vol	Low-level output voltage	ALE	loL=10mA				1.9	٧
Vol	Low-level output voltage	Ē	loL=10mA		1		1.6	V
VT+-VT-	Hysteresis HOLD, RDY, CTSo, CLKo	TA0IN-TA4IN, TB0IN, INTO-INT2,			0.4		1	٧
V _{T+} -V _{T-}	Hysteresis	RESET			0.2		0.5	V
V _{T+} -V _{T-}	Hysteresis	Xin			0.1		0.3	V
Ін	High-level input current	A ₈ /D ₈ -A ₂₃ /D ₇ , P4 ₃ -P4 ₇ , P5 ₀ -P5 ₇ , P6 ₀ -P6 ₇ , P8 ₀ -P8 ₃ , X _{IN} , RESET, CNVss, BYTE, HOLD, RDY	V=5V				5	μА
liL.	Low-level input current	A ₈ /D ₈ -A ₂₃ /D ₇ , P4 ₃ -P4 ₇ , P5 ₀ -P5 ₇ , P6 ₀ -P6 ₇ , P8 ₀ -P8 ₃ , X _{IN} , RESET, CNVss, BYTE, HOLD, RDY	V=0V		2		-5	μА
VRAM	RAM hold voltage		When clock is	stopped.	2			V
Icc	Power supply current		Output only pin is open and	f(X _{IN})=16MHz, square waveform		12	24	mA
			other pins are Vss during re-	Ta=25°C when clock is stopped.			1	μА
			set.	Ta=85°C when clock is stopped.			20	

8.3 Electrical characteristics

M37730S2BFP

Electrical characteristics (Vcc=5V, Vss=0V, Ta=25°C, f(X_{IN})=25MHz, unless otherwise noted)

Cumbal	Dor	ameter	Test conditions		Limits		Unit
Symbol	Pari	ameter	rest conditions	Min.	Тур.	Max.	
Vон	High-level output voltage	A ₀ —A ₇ , A ₈ /D ₈ —A ₂₃ /D ₇ , P4 ₃ —P4 ₇ , P5 ₀ —P5 ₇ , P6 ₀ —P6 ₇ , P8 ₀ —P8 ₃ , φ ₁ , HLDA, BHE, R/W	loн=-10mA	3			V
Vон	High-level output voltage	A ₀ -A ₇ , A ₈ /D ₈ -A ₂₃ /D ₇ , φ ₁ , HLDA, BHE, R/W	Іон=-400μΑ	4.7			V
Vон	High-level output voltage	ALE	Iон=−10mA Iон=−400µA	3.1 4.8			V
Vон	High-level output voltage	E	lон=−10mA lон=−400µA	3.4 4.8			V
Vol	Low-level output voltage	A ₀ —A ₇ , A ₈ /D ₆ —A ₂₃ /D ₇ , P4 ₃ —P4 ₇ , P5 ₀ —P5 ₇ , P6 ₀ —P6 ₇ , P8 ₀ —P8 ₃ , φ ₁ , HLDA, BHE, R/W	loL=10mÅ			2	V
Vol	Low-level output voltage	A ₀ —A ₇ , A ₈ /D ₈ —A ₂₃ /D ₇ , φ ₁ , HLDA, BHE, R/W	loL=2mA			0.45	V
Vol	Low-level output voltage	ALE	IoL=10mA IoL=2mA			1.9	V
Vol	Low-level output voltage	Ē	IoL=10mA IoL=2mA			1.6	V
V _{T+} V _{T-}	Hysteresis HOLD, RDY, CTS ₀ , CLK ₀	TAOIN-TA4IN, TBOIN, INTO-INT2,		0.4		1	٧
V _{T+} V _{T-}	Hysteresis	RESET		0.2		0.5	V
V _{T+} -V _{T-}	Hysteresis	Xin		0.1		0.3	V
Ін	High-level input current	A _B /D ₈ -A ₂₉ /D ₇ , P4 ₃ -P4 ₇ , P5 ₀ -P5 ₇ , P6 ₀ -P6 ₇ , P8 ₀ -P8 ₃ , X _{IN} , RESET, CNVss, BYTE, HOLD, RDY	V ₁ =5V			5	μА
lıL	Low-level input current	A ₈ /D ₈ -A ₂₃ /D ₇ , P4 ₃ -P4 ₇ , P5 ₀ -P5 ₇ , P6 ₀ -P6 ₇ , P8 ₀ -P8 ₃ , X _{IN} , RESET, CNVss, BYTE, HOLD, RDY	Vi=0V			-5	μА
VRAM	RAM hold voltage		When clock is stopped.	2			V
Icc	Power supply current		Output only pin is open and square waveform		19	38	mA
			other pins are Vss during re-			1	μА
			set. Ta=85°C when clock is stopped.			20	

8.3.4 Timing requirements

Timing requiements (Vcc=5V±10%, Vss=0V, Ta=25°C, unless otherwise noted)

External clock input

				Limits 16MHz 25MHz Min. Max. 62 40 25 15 25 15 10 8				
Symbol	Parameter	8N	1Hz	161	ИHz	251	ИHz	Unit
		Min.	Max.	Min.	Max.	Min.	Max.	1
tc	External clock input cycle time	125		62		40		ns
tw(H)	External clock input high-level pulse width	50		25		15		ns
tw(L)	External clock input low-level pulse width	50		25		15		ns
tr	External clock rise time		20		10		8	ns
t f	External clock fall time		20		10		8	ns

Microprocessor mode

				Lir	nits			
Symbol	Parameter	8M	1Hz	16	ИHz	251	ИНz	Unit
		Min.	Max.	Min.	Max.	Min.	Max.	1
tsu(DH-E)	Data high-order input setup time	60		45		30		ns
tsu(DL-E)	Data low-order input setup time	60		45		30		ns
tsu(P4D-E)	Port P4 input setup time	200		100		60		ns
tsu(P5D-E)	Port P5 input setup time	200		100		60		ns
tsu(P6D-E)	Port P6 input setup time	200		100		60		ns
tsu(P7D-E)	Port P7 input setup time	200		100		60		ns
tsu(P8D-E)	Port P8 input setup time	200		100		60		ns
tsu(RDY-ø1)	RDY input setup time	70		60		55		ns
tsu(HOLD-\$\phi_1)	HOLD input setup time	70		60		55		ns
th(E-DH)	Data high-order input hold time	0		0		0		ns
th(E-DL)	Data low-order input hold time	0		0		0		ns
th(E-P4D)	Port P4 input hold time	0		0		0		ns
th(E-P5D)	Port P5 input hold time	0		0		0		ns
th(E-P6D)	Port P6 input hold time	0		0		0		ns
th(E-P8D)	Port P8 input hold time	0		0		0		ns
th(ø1-RDY)	RDY input hold time	0		0		0		ns
th(ø1-HOLD)	HOLD input hold time	0		0		0		ns

8.3 Electrical characteristics

Timer A input (count input in event counter mode)

				Lir	nits			
Symbol	Parameter	81	ЛНz	161	ИHz	251	ИHz	Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
tc(TA)	TAin input cycle time	250		125		80		ns
tw(TAH)	TAin input high-level pulse width	125		62		40		ns
tw(TAL)	TAin input low-level pulse width	125		62		40		ns

Timer A input (gating input in timer mode)

				Lir	nits			
Symbol	Parameter	81/	1Hz	161	ИHz	251	ИHz	Unit
		Min.	Max.	Min.	Мах.	Min.	Max.	
to(TA)	TAin input cycle time	1000		500		320		ns
tw(TAH)	TAin input high-level pulse width	500		250		160		ns
tw(TAL)	TAin input low-level pulse width	500		250		160		ns

Timer A input (external trigger input in one-shot pulse mode)

				Lir	nits			
Symbol	Parameter	18	ИHz	16	ИHz	251	ИHz	Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
tc(TA)	TAin input cycle time	500		250		160		ns
tw(TAH)	TAin input high-level pulse width	250		125		80		ns
tw(TAL)	TAin input low-level pulse width	250		125		80		ns

Timer A input (external trigger input in pulse width modulation mode)

				Lin	nits			
Symbol	Parameter	8N	1 Hz	161	ЛHz	251	ИHz	Unit
,		Min.	Max.	Min.	Max.	Min.	Max.	
tw(TAH)	TAin input high-level pulse width	250		125		80		ns
tw(TAL)	TAin input low-level pulse width	250		125		80		ns

Timer A input (up-down input in event counter mode)

				Lin	nits			
Symbol	Parameter	81	1 Hz	161	ИHz	251	ИHz	Unit
1		Min.	Max.	Min.	Max.	Min.	Max.	
tc(UP)	TAiout input cycle time	5000		2500		2000		ns
tw(UPH)	TAiout input high-level pulse width	2500		1250		1000		ns
tw(UPL)	TAiout input low-level pulse width	2500		1250		1000		ns
tsu(UP-Tin)	TAiout input setup time	1000		500		400	1	ns
th(TIN-UP)	TAiout input hold time	1000		500		400		ns

Timer B input (count input in event counter mode)

	·			Lin	nits			
Symbol	Parameter	8N	1Hz	161	ИHz	251	ИHz	Unit
£		Min.	Max.	Min.	Max.	Min.	Max.	
tc(TB)	TB0 _{IN} input cycle time (one edge count)	250		125		80		ns
tw(TBH)	TB0 _{IN} input high-level pulse width (one edge count)	125		62		40		ns
tw(TBL)	TB0 _{IN} input low-level pulse width (one edge count)	125		62		40		ns
tc(TB)	TB0 _{IN} input cycle time (both edges count)	500		250		160		ns
tw(TBH)	TB0 _{IN} input high-level pulse width (both edges count)	250		125		80		ns
tw(TBL)	TB0in input low-level pulse width (both edges count)	250		125		80		ns

M37730 GROUP

8.3 Electrical characteristics

Timer B input (pulse period measurement mode)

	Parameter		Limits						
Symbol		81/	8MHz		16MHz		25MHz		
		Min.	Max.	Min.	Max.	Min.	Max.	1	
t _{c(TB)}	TB0 _{IN} input cycle time	1000		500		320		ns	
tw(TBH)	TB0 _{IN} input high-level pulse width	500		250		160		ns	
tw(TBL)	TB0in input low-level pulse width	500		250		160		ns	

Timer B input (pulse width measurement mode)

	Parameter		Limits						
Symbol		8M	8MHz		16MHz		ИHz	Unit	
		Min.	Max.	Min.	Max.	Min.	Max.		
tc(TB)	TB0 _{IN} input cycle time	1000		500		320		ns	
tw(TBH)	TB0 _{IN} input high-level pulse width	500		250		160		ns	
tw(TBL)	TB0 _{IN} input low-level pulse width	500		250		160		ns	

Serial I/O

	Parameter		Limits						
Symbol		8M	8MHz		16MHz		25MHz		
-		Min.	Max.	Min.	Max.	Min.	Max.		
tc(CK)	CLKo input cycle time	500		250		200		ns	
tw(CKH)	CLK₀ input high-level pulse width	250		125		100		ns	
tw(CKL)	CLK₀ input low-level pulse width	250		125		100		ns	
td(C-Q)	TxD₀ output delay time		150		90		80	ns	
th(C-Q)	TxD₀ hold time	30		30		30		ns	
tsu(D-C)	RxD₀ input setup time	60		30		20		ns	
th(C-D)	RxD₀ input hold time	90		90		90		ns	

External interrupt INT input

			Limits						
Symbol	Parameter	8MHz		16MHz		25MHz		Unit	
		Min.	Max.	Min.	Max.	Min.	Max.		
tw(INH)	INTi input high-level pulse width	250		250		250		ns	
tw(INL)	INTi input low-level pulse width	250		250		250		ns	

8.3.5 Switching characteristics

Switching characteristics (Vcc=5V±10%, Vss=0V, Ta=25°C, unless otherwise noted)

Microprocessor mode (when wait bit is "1")

		Limits							
Symbol	Parameter	M8		16MHz				Unit	
		Min.	Max.	Min.	Max.	Min.	Max.		
td(AL-E)	Address low-order output delay time	100		30		12		ns	
td(E-DHQ)	Data high-order output delay time (BYTE="L")		110		70		45	ns	
tpxz(E-DHZ)	Floating start delay time (BYTE="L")		5		5		5	ns	
td(AM-E)	Address middle-order output delay time	100		30		12		ns	
td(AM-ALE)	Address middle-order output delay time	80		24		5		ns	
td(E-DLQ)	Data low-order output delay time		110		70		45	ns	
tpxz(E-DLZ)	Floating start delay time		5		5		5	ns	
td(AH-E)	Address high-order output delay time	100		30		12		ns	
td(AH-ALE)	Address high-order output delay time	80		24		5		ns	
td(ø1-HLDA)	HLDA output delay time		100		50		50	ns	
td(ALE-E)	ALE output delay time	4		4		4		ns	
tw(ALE)	ALE pulse width	90		35		22		ns	
td(BHE-E)	BHE output delay time	100		30		20		ns	
td(R/W-E)	R/W output delay time	100		30		20		ns	
td(E-ø₁)	φ ₁ output delay time	0	30	0	20	0	18	ns	
th(E-AL)	Address low-order hold time	50		25		18		ns	
th(ALE-AM)	Address middle-order hold time (BYTE="L")	9		9		9		ns	
th(E-DHQ)	Data high-order hold time (BYTE="L")	50		25		18		ns	
tpzx(E-DHZ)	Floating release delay time (BYTE="L")	95		36		18		ns	
th(E-AM)	Address middle-order hold time (BYTE="H")	50		25		18		ns	
th(ALE-AH)	Address high-order hold time	9		9		9		ns	
th(E-DLQ)	Data low-order hold time	50		25		18		ns	
tpzx(E-DLZ)	Floating release delay time	95		36		18		ns	
th(E-BHE)	BHE hold time	18		18		18		ns	
th(E-R/W)	R/W hold time	18		18		18		ns	
td(E-P4Q)	Port P4 data output delay time		200		100		80	ns	
t d(E-P5Q)	Port P5 data output delay time		200		100		80	ns	
td(E-P6Q)	Port P6 data output delay time		200		100		80	ns	
td(E-P8Q)	Port P8 data output delay time		200		100		80	ns	
tw(EL)	Ē pulse width	220		95		50		ns	

Note: Test conditions are shown in Figure 8.3.1.

Microprocessor mode (when wait bit = "0", and external memory area is accessed)

		Limits						
Symbol	Parameter		1Hz	16MHz		25MHz		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
td(AL-E)	Address low-order output delay time	100		30		12		ns
td(E-DHQ)	Data high-order output delay time (BYTE="L")		110		70		45	ns
tpxz(E-DHZ)	Floating start delay time (BYTE="L")		5		5		5	ns
td(AM-E)	Address middle-order output delay time	100		30		12		ns
td(AM-ALE)	Address middle-order output delay time	80		24		5		ns
td(E-DLQ)	Data low-order output delay time		110		70		45	ns
tpxz(E-DLZ)	Floating start delay time	T	5		5		5	ns
td(AH-E)	Address high-order output delay time	100		30		12		ns
td(AH-ALE)	Address high-order output delay time	80		24		5		ns
td(ø-HLDA)	HLDA output delay time		100		50		50	ns
td(ALE-E)	ALE output delay time	4		4		4		ns
tw(ALE)	ALE pulse width	90		35		22		ns
td(BHE-E)	BHE output delay time	100		30		20		ns
td(R/W-E)	R/W output delay time	100		30		20		ns
td(E-φ₁)	φ ₁ output delay time	0	30	0	20	0	18	ns
th(E-AL)	Address low-order hold time	50		25		18		ns
th(ALE-AM)	Address middle-order hold time (BYTE="L")	9		9		9		ns
th(E-DHQ)	Data high-order hold time (BYTE="L")	50		25		18		ns
tpzx(E-DHZ)	Floating release delay time (BYTE="L")	95		36		18		ns
th(E-AM)	Address middle-order hold time (BYTE="H")	50		25		18		ns
th(ALE-AH)	Address high-order hold time	9		9		9		ns
th(E-DLQ)	Data low-order hold time	50		25		18		ns
tpzx(E-DLZ)	Floating release delay time	95		36		18		ns
th(E-BHE)	BHE hold time	18		18		18		ns
th(E-R/W)	R/W hold time	18		18		18		ns
td(E-P4Q)	Port P4 data output delay time		200		100		80	ns
td(E-P5Q)	Port P5 data output delay time	1	200		100		80	ns
td(E-P6Q)	Port P6 data output delay time		200		100		80	ns
td(E-P8Q)	Port P8 data output delay time		200		100		80	ns
tw(EL)	E pulse width	470		220		130	-	ns

Note: Test conditions are shown in Figure 8.3.1.




Fig. 8.3.1 Testing circuit for ports

8.3.6 Equations for calculating the parameters

Table 8.3.1 shows the equations for calculating the following parameters.

tw(ALE)ALE pulse width

td(R/W-E)R/W output delay time

tw(EL).....Ē pulse width

tpzx(E-DLZ/DHZ)......Floating release delay time

td(AL/AM/AH-E) Address output delay time

th(E-AL/AM) Address hold time

td(AM/AH-ALE) Address output delay time

th(E-DLQ/DHQ)Data hold time

td(BHE-E).....BHE output delay time


Table 8.3.1 Equations for calculating parameters


	M37730S2FP/SP	M37730S2AFP/SP	M37730S2BFP/SP			
f(XIN)	f(XIN) ≤ 8MHz	8MHz < f(XIN) ≤ 16MHz	16MHz < f(XIN) ≤ 25MHz			
tw(ALE)	$\frac{1\times10^{9}}{f(XIN)}-35$	$\frac{1 \times 10^9}{f(XIN)} - 27.5$	$\frac{1\times10^9}{f(X N)}-18$			
tw(EL) Wait bit = "1"	$\frac{2 \times 10^9}{f(XIN)} - 30$					
tw(EL) Wait bit = "0"	$\frac{4 \times 10^9}{f(XIN)} - 30$					
td(AL/AM/AH-E) td(BHE-E) td(R/W-E)	$100 + \frac{1 \times 10^9}{f(XIN)} - 125$	$30 + \frac{1.2 \times 10^9}{f(XIN)} - 75$	$12 + \frac{1 \times 10^9}{f(XIN)} - 40$			
tpzx(E-DLZ/DHZ)	$\frac{1\times10^9}{f(XIN)}-30$	$\frac{1\times10^9}{f(XIN)}-26$	$\frac{1\times10^9}{f(XIN)}-22$			
th(E-AL/AM) th(E-DLQ/DHQ)	$\frac{1 \times 10^9}{2 \times f(XIN)} - 12.5$	$\frac{1 \times 10^9}{2 \times f(XIN)} - 6.25$	$\frac{1 \times 10^9}{2 \times f(XIN)} - 2$			
td(AM/AH-ALE)	$\frac{1\times10^9}{f(XIN)}-45$	$\frac{1 \times 10^9}{f(XIN)} - 38.5$	$\frac{1\times10^9}{f(XIN)}-35$			

Unit: ns

8.3.7 Timing diagram


Timing diagram






Microprocessor mode


(When wait bit="1")



(When wait bit="0")



(When wait bit="1" or "0" in common)



Test conditions

•Vcc=5V±10%


Input timing voltage

: $V_{\text{IL}}=1.0V$, $V_{\text{IH}}=4.0V$

Output timing voltage

: VoL=0.8V, VoH=2.0V


Microprocessor mode (When wait bit="1")



Test conditions

- Vcc=5V±10%
- Output timing voltage: VoL=0.8V, VoH=2.0V
- D₀-D₁₅ input
- : VIL=0.8V, VIH=2.5V

Microprocessor mode (When wait bit="0", and external memory area is accessed)



Test conditions


Vcc=5V±10%

Output timing voltage: VoL=0.8V, VoH=2.0V
 Do—D₁₅ input: VIL=0.8V, VIH=2.5V

M37730 GROUP

8.3 Electrical characteristics

MEMORANDUM



CHAPTER 9 **APPLICATION**

- 9.1 Memory connection
- 9.2 I/O expansion
- 9.3 Low supply voltage version applications
- 9.4 Power saving
- 9.5 Pulse motor control application 9.6 Application system examples 9.7 Program examples

9.1 Memory connection

The M37732 group's external memory connections are described below. The low supply voltage version (M37732S4LGP/HP) is described in section "9.3 Low supply voltage version applications". This section describes the M37732 group. However, the same memory connections are available with the M37730 group. The application examples described in this chapter may not be applicable to all types in the M37732 group depending on the settings. Therefore the applicable type will simply be referred to as "M37732" in this chapter.

9.1.1 Memory connection model

The memory can be connected by using the external bus width selection pin (BYTE pin). Four external memory connection models shown in Table 9.1.1 are available.

(1) Minimum model

External memory area within the 64K-byte memory space is accessed using an 8-bit external data bus width. No external address latch is necessary. This is the most cost effective connection model for externally adding an 8-bit element.

(2) Medium model A

Memory space beyond 64K bytes is accessed using an 8-bit external data bus width as same as the minimum model. An n-bit (n \leq 8) address latch is required to latch the address from the high-order 8 bits (A₂₃-A₁₆) of the address bus multiplexed with the data bus, but the accessible memory space is expanded up to 16M bytes.


(3) Medium model B

This connection model limits memory space to within 64K bytes, but provides optimum speed. The external data bus width is 16 bits, and connected memory area can be accessed as fast as internal area if no wait (one-wait mode nor Ready function due to the RDY input) is used. This connection model requires an 8-bit address latch to latch the address because the middle-order 8 bits (A₁₅-A₈) of the address bus are multiplexed with the data bus.

(4) Maximum model

This connection model uses 16-bit external data bus width to access up to 16M-byte memory space. An 8-bit latch to latch the middle-order 8 bits $(A_{15}-A_{8})$ of the address bus and an n-bit $(n \le 8)$ latch to latch n bits of the high-order 8 bits $(A_{23}-A_{16})$ are required.

Table 9.1.1 Memory connection model



M37732 group has 37 I/O ports. However, port expansion must be performed together with memory connection for applications that use many ports. Port expansion is described in section "9.2 I/O expansion". Be sure to low the Vss line impedance of the M37732 group during memory connection and I/O expansion because the address bus is used at 24 bits (refer to section "Appendix 7. System development precautions").

9.1.2 Memory access time calculation

This section describes how to calculate the memory access time necessary to satisfy the memory connection timing requirements.

Figure 9.1.1 shows the bus timing.

The memory access time $t_{a(AD)}$ is obtained from the following equation ①. However, in the minimum model, there is no need to consider the address latch delay time in equation ① because the ALE signal is not used.

$t_{a(AD)} = t_{d(AL/AM/AH-E)} + t_{w(EL)} - t_{au(DL/DH-E)}$

-{address decode time+address latch delay time*} ···· ①

* Address latch delay time is not necessary for minimum model.

td(AL/AM/AH-E) in equation ① represents either td(AL-E), td(AM-E) or td(AH-E) and tou(DL/DH-E) represents either tou(DL-E) or tou(DH-E).

td(AL/AM/AH-E) and tw(EL) in equation ① are parameters that depend on the external clock input frequency and are calculated by the equations shown in Table 9.1.2. tsu(DL/DH-E) is a constant that depends on the external clock input frequency (8, 16, or 25MHz). Address decode time is the time required to decode the address and make the chip select signal valid.

The data setup time $t_{su(D)}$ for write is obtained from the following equation @.

$$t_{eu}(D) = t_{w}(EL) - t_{d}(E-DLQ/DHQ) \cdots$$
 ②

td(E-DLQ/DHQ) in equation 2 represents either td(E-DLQ) or td(E-DHQ).

If the setup time requested by the device do not satisfy these values, waits must be inserted in the bus cycle with the wait bit or RDY input.

Table 9.1.2 Parameter equation and constants depending on the external clock input frequency

			
Parameter	8MHz version M37732S4FP	16MHz version M37732S4AFP	25MHz version M37732S4BFP
f(XIN)	f(Xin) ≤ 8MHz	8MHz < f(Xin) ≤ 16MHz	16MHz < f(Xin) ≤ 25MHz
td(AL-E) td(AM-E) td(AH-E)	$100 + \frac{1 \times 10^9}{f(X_{IN})} - 125$	$30 + \frac{1.2 \times 10^9}{f(X_{IN})} - 75$	$12 + \frac{1 \times 10^9}{f(X_{IN})} - 40$
tw(EL)	$\frac{2\times10^9}{f(X_{IN})}-30$	←	←
Under the one-wait mode (the wait bit = "0")	$\frac{4\times10^9}{f(X_{IN})}-30$	←	←
tsu(DL-E)	60	45	30
td(E-DLQ) td(E-DHQ)	110	70	45

(Unit: ns)




Fig. 9.1.1 Bus timing diagram

Figure 9.1.2 shows the relationship between the memory access time $t_{a(AD)}$ and external clock input frequency $f(X_{IN})$. The graph in Figure 9.1.2 shows the memory access time ignoring the address decode time and address latch delay time in equation \odot . Therefore, the actual memory access time is the value of the graph minus the address decode time and address latch delay time.

Figure 9.1.3 shows the relationship between the data setup time $t_{su(D)}$ for write and the external clock input frequency.




Fig. 9.1.2 Relationship between memory access time and external clock input frequency




Fig. 9.1.3 Relationship between data setup time for write and external clock input frequency

9.1.3 Memory connection precautions

Figure 9.1.4 shows the memory data read timing. When setting Ē signal to "L" level and reading the data on the bus, the "M37732" has an address hold time (tpxz(E-DHZ/DLZ)) of up to 5ns. When the Ē signal becomes "H" level and data on the bus is read, at minimum the floating time (tpzx(E-DHZ/DLZ)) shown in Table 9.1.3 is reserved before the next address is output. Therefore, when using devices that output data on the data bus within 5ns from the fall of the Ē signal (ten(DE)≤5ns) or output data on the data bus for more than tpzx(E-DHZ) at the rise of the Ē signal, considerations must be made to prevent bus contention between the address output by the "M37732" and the data output by the device.

When using devices with ten(OE) that does not satisfy tpxz(E-DHZ/DLZ), generate the device read signal \overline{OE} with only the leading edge of the fall of the \overline{E} signal delayed for few nanoseconds.

When using devices with tof and tofs(OE) that do not satisfy tpzx(E-DHZ/DLZ), delete the data output by the device using a bus buffer for example. Figures 9.1.5 and 9.1.6 show examples of using a bus buffer. Table 9.1.4 shows Mitsubishi memories that can be connected to the "M37732" without bus buffer. When requesting memory with specifications shown in Table 9.1.4, specify "tof 15ns version, microcomputer' kit".

Table 9.1.3 Address hold time and data floating time

Type Parameter	8MHz version M37732S4FP	16MHz version M37732S4AFP	25MHz version M37732S4BFP
f(Xin)	f(Xin) ≤8MHz	8MHz < f(Xin) ≤ 16MHz	16MHz < f(X _{IN}) ≤ 25MHz
tpxz(E-DHZ)	E		-
tpxz(E-DLZ)	5	5	5
tpzx(E-DHZ)	1×10 ⁹ 00	1×10 ⁹ - 26	1×10° - 22
tpzx(E-DLZ)	$\frac{-1\times10^9}{f(X_{IN})}$ - 30	$\frac{1\times10}{f(X_{IN})}$ - 26	$\frac{1\times10^9}{f(X_{IN})}-22$

(Unit: ns)




Fig. 9.1.4 Memory data read timing

Table 9.1.4 Usable memory without bus buffer

Memory type	Type name	tDF/tdis (OE)	Conditions
EPROM	M5M27C256AK-85/-10/-12/-15 or equivalent OTP component M5M27C512AK-10/-12/-15 or equivalent OTP component M5M27C100K-12/-15 M5M27C101K-12/-15 M5M27C102K-12/-15	15ns	f(Xin)≤20MHz (Note)
SRAM	M5M5256BP-70/-85/-10/-12/-15 or equivalent L, LL types M5M5178P-35/-45/-55	15ns	f(X _{IN})≤20MHz (Note)

Note: M74F32 or equivalent component is required for read signal generation when using at 16MHz frequency or greater.




Fig. 9.1.5 Bus buffer usage example (1)




Fig. 9.1.6 Bus buffer usage example (2) (connection to device that requests long hold time during write)

9.1.4 Connection to devices that request long access time

Waits can be inserted in the bus to extend the access time when connecting to devices that request long access time. Wait can be inserted by software one-wait method which sets the wait bit of the processor mode register bit 2 to "0" and inserts waits for 1 cycle of the clock ϕ_1 during the "L" level cycle of the E signal, or by hardware using \overline{RDY} input to insert any number of wait cycles. Figure 9.1.7 shows an Ready generating circuit example for one-wait insertion by hardware. Hardware wait by \overline{RDY} input can generate wait for internal area access as well. Therefore, this circuit example uses a chip select signal to specify the area for inserting a wait. If the external clock input frequency is 14.9MHz or greater, this circuit cannot be used because the setup time of the \overline{RDY} input at the fall of the clock ϕ_1 is insufficient. Refer to section "9.1.5 (5) Memory connection example at 25MHz using software one-wait and Ready function" for the use of Ready function when \overline{RDY} input setup time is insufficient.




Fig. 9.1.7 Ready generating circuit example

9.1.5 Memory connection examples

Memory connection examples are described below.

(1) Minimum model memory connection example

Figure 9.1.8 shows a minimum model memory connection example with only ROM externally connected and Figure 9.1.9 shows a minimum model memory connection example with ROM and RAM externally connected.

With the minimum model, R/\overline{W} signal and \overline{E} signal are normally used to generate the read signal \overline{RD} and write signal \overline{WR} for memory access. The \overline{BHE} pin is left open because the \overline{BHE} signal is not used. In Figure 9.1.8, A_{15} and R/\overline{W} signals are used to generate the \overline{CE} signal in order to select the external ROM when addresses 8000_{16} to $FFFF_{16}$ are read because only ROM is externally connected. In this case, \overline{OE} control can be performed with the \overline{E} signal. This enables an EPROM with address access time of 100ns to be used at external clock input frequency 25MHz with software one-wait.




Fig. 9.1.8 Minimum model memory connection example (1)




Fig. 9.1.9 Minimum model memory connection example (2)

(2) Maximum model memory connection example

Figure 9.1.10 shows a maximum model memory connection example. In maximum model, the memory write signal must be separated the write signal into WE for even address and WO for odd address because the external data bus width is used as 16 bits. The write signals for even address and odd address are separated by using Ao of the address and the BHE signal. The read signal need not be separated because the microcomputer selectively inputs the data during read.




Fig. 9.1.10 Maximum model memory connection example

(3) Memory connection example at 20MHz using software one-wait

Figure 9.1.11 shows a memory connection example at 20MHz using software one-wait (maximum model). No bus buffer is required in this example because M5M27C102K-12 is used as an external ROM (refer to Table 9.1.4).

(4) Memory connection example at 25MHz using software one-wait

Figure 9.1.12 shows a memory connection example at 25MHz using software one-wait (medium model B). This example requires a bus buffer to prevent bus contention on the data bus.




Fig. 9.1.11 Memory connection example at 20MHz using software one-walt




Fig. 9.1.12 Memory connection example at 25MHz using software one-wait

(5) Memory connection example at 25MHz using software one-wait and Ready function

Figure 9.1.13 shows a memory connection example at 25MHz using software one-wait and Ready function (medium model A). In this example, two waits which consist of a software one-wait and a hardware one-wait by Ready function are inserted during ROM access.




Fig. 9.1.13 Memory connection example at 25MHz using software one-wait and Ready function

(6) Memory connection example using M66800SP/FP

Figures 9.1.14 to 9.1.16 show memory connection examples using the M66800SP/FP (hereafter referred to as "M66800"). The "M66800" is a memory control IC that can be connected to either word bus or byte bus of the "M37732". It is equipped with an internal address decode circuit, read/write signal generating circuit, and an Ready generating circuit.

{Precautions when connecting memory using the "M66800"}

Reenforce the GND lines of the "M37732" and "M66800" in order to prevent errors due to noise. Also add an 80pF capacitor between the ALE signal line and GND line for safety.

Figure 9.1.14 shows an example of adding a 64KB EPROM (M5M27C512AK-10) and a 32KB SRAM (M5M5256BP-10) with no wait to the "M37732" that has an 8-bit external bus width and operates at 12.288MHz. The RDY output pin of the "M66800" is open because it operates at no wait.

Figure 9.1.15 shows an example of adding a 64KB EPROM (M5M27C512AK-15) and a 8KB high-speed SRAM (M5M5178P-45) to the "M37732" that has an 8-bit external bus width and operates at 15MHz. The 8KB high-speed SRAM is no wait and one-wait is inserted with Ready function for the EPROM. CS5 (EPROM chip select signal) is input as the wait request input (WRQ) to the "M66800" in order to limit the area in which the Ready function is valid.

Figure 9.1.16 shows an example of adding a 128KB EPROM (M5M27C102K-15) and two 32KB SRAMs (M5M5256BP-10) to the "M37732" that has a 16-bit external bus width and operates at 12.288MHz. The SRAM is no wait and one-wait is inserted with Ready function for the EPROM. Similar to Figure 9.1.15, an EPROM chip select signal is used to limit the area in which the Ready function is valid.




Fig. 9.1.14 Memory connection example using "M66800" (1)




Fig. 9.1.15 Memory connection example using "M66800" (2)




Fig. 9.1.16 Memory connection example using "M66800" (3)

9.2 I/O expansion

I/O expansion is described below.

9.2.1 I/O expansion model

Similar to memory connection, I/O expansion for the "M37732" can be performed for the four models shown in Table 9.1.1. Memory mapped I/O is used for I/O expansion. The expansion methods and precautions are the same as for memory connection.

9.2.2 I/O expansion examples

I/O expansion examples are described below.

(1) Port expansion example using M5M82C55AP-2/FP-2

Figure 9.2.1 shows a port expansion example using two M5M82C55AP-2/FP-2s. This is an expansion example for a medium model B, and one M5M82C55AP-2/FP-2 is connected to the even number port side and the other is connected to the odd number port side of the "M37732" data bus to expand the I/O port to 48. The device reset signal is supplied from port P4₃.

When using "M37732" at 8MHz or less, bus buffers such as ALS245A become unnecessary and direct bus connection is possible. In this case, F32 or TC74ACT32P can be used for RD separation gate, and the circuit condition is no wait.




Fig. 9.2.1 Port expansion example using M5M82C55AP-2/FP-2

(2) Port expansion example using M66500SP/FP

Figure 9.2.2 shows a port expansion example using M66500SP/FP. This is an expansion example for a minimum model which adds 24 I/O ports, 16 high voltage output ports, and 4-bit input ports. When using "M37732" at 8MHz or less, bus buffers such as ALS245A become unnecessary and direct bus connection is possible. In this case, F32 or TC74ACT32P can be used for $\overline{\text{RD}}$ separation gate, and the circuit condition is no wait.




Fig. 9.2.2 Port expansion example using M66500SP/FP

(3) Port expansion example using M37451M4-XXXFP

Figure 9.2.3 shows an expansion example using an 8-bit single-chip microcomputer M37451M4-XXXFP. This is an expansion example for a minimum model and the host bus interface function of the M37451M4-XXXFP is used.




Fig. 9.2.3 Port expansion example using M37451M4-XXXFP

9.3 Low supply voltage version applications

The external memory connections of the M37732S4LGP/HP (hereafter referred to as "M37732L") are described below.

9.3.1 Memory connection

The memory connection model, memory access time calculation method, bus timing, and memory connection method of the "M37732L" are the same as for "M37732". However, some calculation equations and constants for parameters that depend on the external clock input frequency are different. Equation 1 shows how to calculate the memory access time $t_{a(AD)}$ and equation 2 shows how to calculate the data setup time $t_{au(D)}$.

 $t_a(AD) = t_d(AL/AM/AH-E)+t_w(EL)-t_su(DL/DH-E)$

-{address decode time+address latch delay time*} ···· ①

* Address latch delay time is not necessary for minimum model.

tsu(D) = tw(EL)-td(E-DLQ/DHQ) ···· ②

In equation ①, $t_{d(AL-AM/AH-E)}$ represents either $t_{d(AL-E)}$, $t_{d(AM-E)}$, or $t_{d(AH-E)}$ and $t_{su(DL-DH-E)}$ represents either $t_{su(DL-E)}$ or $t_{su(DH-E)}$. In equation ②, $t_{d(E-DLO/DHO)}$ represents either $t_{d(E-DLO)}$ or $t_{d(E-DLO)}$.

Table 9.3.1 shows the calculation equations and constants for parameters of "M37732L" that depend on the external clock input frequency.

Figure 9.3.1 shows the relationship between memory access time $t_{a(AD)}$ and external clock input frequency $f(X_{IN})$ and Figure 9.3.2 shows the relationship between data setup time $t_{su(D)}$ for write and external clock input frequency. Similar to the graph for "M37732", the graph in Figure 9.3.1 shows the memory access time when address decode time and address latch delay time are not taken into consideration. Therefore, these values must be subtracted from the data in the graph to obtain the actual memory access time.

Table 9.3.1 Parameter equation and constants depending on the external clock input frequency

	r olook ilipat iloquolloy
Parameter	2.7 to 5.5V
f(XIN)	f(Xin) ≤ 8MHz
td(AL-E)	
td(AM-E)	$50 + \frac{1 \times 10^9}{f(X_{IN})} - 125$
td(AH-E)	I(AIN)
tw(ALE)	$\frac{1\times10^9}{f(X_{IN})}-65$
tw(EL)	$\frac{2\times10^9}{f(X_{IN})} - 40$
Under the one-wait mode (the wait bit = "0")	$\frac{4\times10^9}{f(X_{IN})}-40$
tsu(DL-E)	
tsu(DH-E)	80
t _{d(E-DLQ)}	
ta(E-DHQ)	130
td(ALE-E)	4
tpxz(E-DLZ)	
tpxz(E-DHZ)	10
tpzx(E-DLZ)	42/409
tpzx(E-DHZ)	$\frac{1\times10^9}{f(X_{IN})}-30$

(Unit : ns)




Fig. 9.3.1 Relationship between memory access time and external clock input frequency




Fig. 9.3.2 Relationship between write data setup time and external clock input frequency

(1) Minimum model memory connection example

Figure 9.3.3 shows the memory connection example for a minimum model without external RAM and Figure 9.3.4 shows the memory connection example for a minimum model with external RAM. These examples use Atmel Corporation EPROM (AT27LV256R) as external ROM.

The examples in Figure 9.3.3 and 9.3.4 access the external memory with software one-wait. To use these circuits with no wait, lower the external clock input frequency to 5.8MHz or less.




Fig. 9.3.3 Minimum model memory connection example (without external RAM)




Fig. 9.3.4 Minimum model memory connection example (with external RAM)

(2) Maximum model memory connection example

Figure 9.3.5 shows the memory connection example for a maximum model. This example uses Atmel Corporation EPROM (AT27LV256R) as external ROM.

This example accesses the external memory with software one-wait. To use this circuit with no wait, lower the external clock input frequency to 5.8MHz or less.




Fig. 9.3.5 Maximum model memory connection example

(3) Ready generating circuit example

In connection examples shown in Figures 9.3.3 to 9.3.5, use Ready function if wait is to be inserted only for a certain area (ROM area for example). Figure 9.3.6 shows an example of a Ready generating circuit.




Fig. 9.3.6 Ready generating circuit example

9.4 Power saving

Described in this section are power dissipation conserving (power saving) of system (hereafter refers to the entire system including the microcomputer as system unless specified otherwise) and internal RAM back-up application examples using wait mode (entered by executing a WIT instruction) and stop mode (entered by executing an STP instruction).

When a WIT instruction is executed, the wait mode is entered and the internal clock ϕ stops at "L" level state. The oscillator does not stop however. When an STP instruction is executed, the stop mode is entered and oscillation stops with the internal clock ϕ at "L" level state.

In wait mode, the power dissipation is approximately 20% compared to normal operation. The power saving for wait mode is slightly less than that for stop mode. However, wait mode has the advantage in that an instruction can be executed immediately when the mode is removed.

In stop mode, normal operation cannot restore immediately at removing stop mode because some time is necessary for the oscillation to stabilize. However, power is conserved considerably because oscillation is stopped and power dissipation is a minimal $1\mu A$ (Ta=25°C). Therefore, this mode is suitable for battery driven portable products.

Refer to section "Appendix 3. Stop, wait, one-wait, Ready, and Hold state" for information on wait mode and stop mode state.

9.4.1 Wait mode

In wait mode, the system power is conserved while supplying power to the entire system.

If wait mode is entered with an external memory selected, the entire system power cannot be conserved because the power dissipation of the selected memory does not decrease. Therefore, be sure to deactivate the chip select signal before entering the wait mode (the method differs for each system).

One method to deactivate the chip select signal is to execute a WIT instruction in the internal RAM area. Figure 9.4.1 shows an example of a WIT instruction execution circuit and Figure 9.4.2 shows an example of a WIT instruction execution program. In this program example, a WIT instruction is transferred to internal RAM from external ROM with an MVN instruction and executed in internal RAM. When a WIT instruction is executed in internal area, the chip select signals (\overline{CE} and $\overline{CS1}$ in Figure 9.4.1) are deactivated and no external memory is selected (do not allocate external memory at the same address as the internal RAM area in which the WIT instruction is executed).

In addition to the chip select signal, ports must also be externally deactivated.

In wait mode, peripheral devices such as watchdog timer are still operating. When using the watchdog timer, the chip select signal must be deactivated by the above procedure when terminating the watchdog timer interrupt and returning to wait mode with a **WIT** instruction.

In the program example shown in Figure 9.4.2, if a watchdog timer interrupt occurs while in wait mode, writing to watchdog timer is performed in the interrupt routine and a WIT instruction is re-executed in the internal RAM area. If a watchdog timer interrupt occurs outside the wait mode, program runaway is assumed and a software reset occurs. The wait mode is removed with timer A0 interrupt.

In addition to the above, measures such as stopping the operation of timers, serial I/O, and A-D converter, or externally separating V_{REF} with cut-off transistor or analog switch can be taken to further conserve power (the method differs from system to system).

[Precaution during wait mode]

When executing a write instruction just before a **WIT** instruction, insert some **NOP** instructions after the write instruction to make sure the write instruction completes before the **WIT** instruction is executed (refer to section "Appendix 3. Stop, wait, one-wait, Ready, and Hold state" for the number of instructions to be inserted).




Fig. 9.4.1 Example of WIT instruction execution circuit

```
282
283
                                     Example of WIT instruction execution program =
284
285
     008021 E224
286
                                      SEP
     008023 *648000
287
                                              #0000000B,FLG
                                      LDM.B
                                                                      ; Bit 0: Wait mode restore flag
288
                                                                      ; Bit 1:WIT instruction execution flag
     008028 *8456C4
289
                           L
                                      LDM.B
                                              #11000100B, TAOMR
                                                                      ; Set timer AO
290
     008029 D8
                                      CLM
     00802A *6446FFFF
291
                                      LDM.W
                                              #OFFFFH.TAO
                           L
     00802E F8
292
                                      SEM
293
     00802F #14750F
                                      CLB.B
                                              #00001111B, TAOIC
                                                                       Clear timer AO interrupt request bit
294
     008032 *047501
                                      SEB.B
                                              #00000001B, TAO IC
                                                                       Enable timer AO interrupt (level 1)
295
     008035 58
                                      CLI
                                                                      : Enable interrupt
296
     008036 *644001
                                      LDM.B
                                              #00000001B.TABSR
                           L
                                                                      : Start count
297
298
     008039
                              ROM_1:
299
     008039 C210
                                      CLP
                                                                      ; Transfer source address (external ROM)
300
     00803B
            A24B80
                                      LDX.W
                                              #ROM_3
     00803E
             A00001
301
                                      LDV.W
                                              #RAM
                           1.
                                                                      ; Transfer destination address (internal RAM)
302
     008041
             A912
                                      LDA.B
                                              A,#12H
                                                                      ; Transfer byte count
303
     008043 540000
                                      MVN
                                              0,0
                                                                      ; Transfer data
304
     008048 400001
                           L
                                      JMP
                                              RAM
                                                                      ; Jump to RAM area
305
     008049
                              ROM 2:
306
     008049 80FE
307
                                      BRA
                           L
                                              ROM_2
308
309
     00804B
                              ROM_3:
310
     00804B F8
                                      SEM
     00804C C210
311
                                      CLP
312
     00804E *048002
                                      SEB.B
                                              #00000010B,FLG
                                                                       Set WIT instruction execution flag
     008051 EA
313
                                      NOP
314
     008052
                              ROM_4:
    008052 CR
315
                                      WIT
                                                                      ; Execute WIT instruction
316
    008053 *348001FB
                           L
                                      BBC.B
                                              #00000001B,FLG,ROM_4
                                                                       Restore from wait mode ?
317
                                                                       Not restore --> Execute WIT instruction again
318 008057 *148003
                                                                                  --> Clear WIT instruction execution flag
                           L
                                      CLB.B
                                              #00000011B.FLG
                                                                      : Restore
319
                                                                                       Clear wait mode restore flag
     00805A 4C4980
320
                           L
                                      JMP
                                              ROM 2
                                                                      ; Retern to ROM area
321
322
323
                                      .ORG
                                              9000H
324
325
                                      Example of interrupt processing program
328
327
328
     009000
                              INT_TAO:
                                                                      ; *** Interrupt routine for restoring from wait mode
329
     009000 F8
                                      SEM
     009001 *048001
                                                                      ; Restore from wait mode
330
                                      SEB.B
                                              #00000001B,FLG
331
     009004 40
332
333
     008005
224
                              INT WOT:
                                                                      ; *** Watchdog timer interrupt routine
335
     009005 F8
                                      SEM
336
     009008 *24800203
                                              #00000010B,FLG,WDT_1
                                      BBS.B
                                                                      ; Program runawauy
337
     00900A *045E08
                                      SEB.B
                                              #00001000B,PMR
338
                                                                                  --> Software reset
339
     009000
                              WDT_1:
340
     00900D *8580
                                      STA
                                              A, WDT
                                                                      : WDT interrupt
                                                                                 --> Writing to watchdog timer
     00900F 40
                                      RTI
```

Fig. 9.4.2 Example of WIT instruction execution program

9.4.2 Stop mode

When oscillation is stopped by executing an STP instruction, the current dissipation of the "M37732" itself can be conserved considerably to $1\mu A$ (Ta=25°C). Furthermore, when the external bus width is 8 bits (BHE open) and no wait (or if software one-wait is available for external memory, by transferring the STP instruction to internal RAM and executing it in internal RAM just as in a WIT instruction), power to the entire system except the "M37732" can be stopped by supplying power to only the "M37732" from a secondary battery such as a Lithium battery. In this case, the internal RAM is preserved (internal RAM back-up).

Figure 9.4.3 shows an example of an STP instruction execution program.

When an STP instruction is executed, "M37732" stops with "H" level output from some address pins because the oscillation stops after accessing the addresses in ROM near the STP instruction is allocated to. When power supply to external CMOS memory and CMOS gate is stopped in this state, the system power dissipation cannot be conserved because current flows to these devices from the "H" level ports of the "M37732" due to the diode effect. Therefore, this program example makes sure the address/data bus, ALE, R/\overline{W} , and \overline{E} output stop with "L" level state when executing the STP instruction (NOP instructions are not inserted between the STP instruction and write instruction because the oscillation is stopped in the middle of a write operation).

Stop mode is removed with a hardware reset or an accepting external interrupt. If a ceramic resonator is used, return the RESET pin to "H" level after applying "L" level to the RESET pin for an interval longer than the time required for the oscillation to stabilize when returning by hardware reset.

Figure 9.4.4 shows an example of power-on reset circuit for internal RAM back-up using a system reset IC M62003.

Note that in the back-up circuit example, circuit and circuit constants must be adjusted according to the actual usage condition of the power supply system.




Fig. 9.4.3 Example of STP instruction execution program for memory back-up





Fig. 9.4.4 Example of power-on reset circuit for internal RAM back-up

9.5 Pulse motor control application

This section describes the case of stepping motor 1-2 excitation (without pulse width modulation) control as an application example using the basic functions of the pulse output port mode of the M37732 group. Figure 9.5.1 shows the procedure for setting the pulse output port mode and Figure 9.5.2 shows an example of initialization for stepping motor control. Figure 9.5.3 shows an example of updating the pulse output data and output timing, Figure 9.5.4 shows the output waveform example when using these programs, and Figure 9.5.5 shows the RTP00-RTP13 output control block diagram.

In this example, RTP1 is used to update pulse output data registers 1 and timer A2 in the timer A2 interrupt service routine during motor control.



- Note 1: If RTP1 is selected with the waveform output mode register before timer A2 and A3 mode registers are set to "pulse output", the contents of the corresponding port latch is output from pins RTP10 (P54) and RTP12 (P56), which are shared with the timer A output pins, independent of the port P5 direction register. In order to prevent this, set timer A2 and A3 mode registers to "pulse output" before selecting RTP1 with the waveform output mode register. Ports P54-P57 function as programmable I/O ports until timer A2 and A3 mode registers are set to "pulse output".
- Note 2: The pulse output data register 1 is undefined at reset. Therefore, undefined data is output from pins RTP10-RTP13 after RTP1 is selected with the above procedure. The initial value set in pulse output data register 1 is initially output when timer A2 underflows for the first time. Therefore, initial output (dummy output) must be performed before starting pulse output.

Fig. 9.5.1 Pulse output port mode setting procedure

```
292
293
                                      Initialization for stepping motor control
294
295
    00C027
                              SUB_P1_1:
    00C027 78
297
                                                                      : Disable interrupt
298
                                      .DATA
299
300
    00C028 F8
                                      SEM
301
    00C029 *144004
                                      CLB
                                              #00000100B, TABSR
                                                                      ; Stop timer A2 count
                                              #01000100B,TA2MR
    00C02C #645844
302
                           L
                                      LDM
                                                                      ; Timer mode, enable pulse output, disable gate function
303
    00C02F *845904
                                      LDM
                                              #00000100B,TA3MR
                                                                      ; Enable pulse output (set P58 to output)
                           1.
    00C032 *848201
                                      LDM
                           L
                                              #0000001B, WOUTMR
                                                                      ; Disable pulse width modulation, select RTP1
305
    00C035 *848404
                           L
                                      LDM
                                              #00000100B, POUTDR1
                                                                        Set initial value of pulse output data register 1
    00C038 *14770F
                                      CLB
                                              #00001111B,TA2IC
                                                                      ; Clear timer A2 interrupt request bit
306
                           L
    OOC03B *047701
                           Ĺ
                                      SEB
                                              #00000001B,TA2IC
                                                                      ; Enable timer A2 interrupt (level 1)
307
308
                                      .DATA
309
                                              16
310
    00C03E D8
                                      CLM
    00C03F #844A0200
                                      LDM
                                              #0002H,TA2
                                                                      ; Initial output of timer A2
311
312
                                      .DATA
313
314 00C043 F8
                                      SEM
315
    00C044 *044004
                                      SEB
                                              #00000100B, TABSR
                                                                      ; Start timer A2 count
                           L
316 00C047
                              LOOP_1:
    00C047 *347708FC
                                              $00001000B,TA2IC,LOOP_1 ; Initial output complete?
317
                                      BBC
    00C04B *144004
                                      CLB
                                              #00000100B,TABSR
                                                                      ; Stop count
319
                                      .DATA
320
                                              18
    00C04E D8
321
                                      CLM
    00C04F *844A204E
                                              #4E20H,TA2
322
                                      LDM
                                                                      ; Set timer A2 initial value (period:20000 µs at 18MHz)
323
324
                                       .DATA
    00C053 F8
325
                                      SEM
    00C054 *147708
                                      CI.R
                                              #00001000B,TA2IC
                                                                      ; Clear timer A2 interrupt request bit
328
     00C057 *044004
                                      SEB
                                               #00000100B,TABSR
                                                                       ; Start timer A2 count
     00C05A 58
                                      CLI
                                                                       : Enable interrupt
328
329
330 00C05B 60
                                      RTS
```

Fig. 9.5.2 Example of initialization for stepping motor control




Fig. 9.5.3 Example of updating pulse output data and output timing for stepping motor control




Fig. 9.5.4 Example of output waveform for stepping motor 1-2 excitation (without pulse width modulation)





Fig. 9.5.5 RTP00-RTP13 output control block diagram

[Note]

With the M37730 group, the RTP13 pin is shared with P6o/TA4out pin rather than P5r/TA3IN pin. In addition, with the M37730 group, pulse output can be enabled/disabled with the waveform output control bit (bit 7 at address 6216) and INTo input (refer to section "CHAPTER 8. M37730 GROUP" for information on M37730 group).



9.6 Application system examples




Fig. 9.6.2 Hard disk (HDD)




Fig. 9.6.3 ISDN digital telephone




Fig. 9.6.4 Cellular phone

9.7 Program examples

The program examples listed below are shown in the following pages. These program examples show how to set various registers when using each function. When using any of these program examples in actual application, be sure to modify it according to the type of application and evaluate the result carefully.

9.7.1 Hardware definition examples

9.7.2 Initialization examples

9.7.3 Timer setting examples

- (1) Timer A Timer mode (without pulse output)
- (2) Timer A Timer mode (with pulse output)
- (3) Timer A Event counter mode
- (4) Timer A Event counter mode (two-phase pulse signal processing function)
- (5) Timer A One-shot pulse mode (internal trigger)
- (6) Timer A One-shot pulse mode (external trigger)
- (7) Timer A ···· PWM mode (16-bit PWM)
- (8) Timer A ···· PWM mode (8-bit PWM)
- (9) Timer B ···· Pulse period measurement mode
- (10) Timer B ··· Pulse width measurement mode

9.7.4 Pulse output port mode setting examples

(1) Without pulse width modulation (2) With pulse width modulation

9.7.5 Serial I/O modes setting examples

- (1) 8-bit UART (1-byte receive)
- (5) Clock synchronous (1-byte transmit)
- (2) 8-bit UART (1-byte transmit)
- (6) Clock synchronous (n-byte transmit)(7) Error processing
- (3) 8-bit UART (n-byte transmit)
- (4) Clock synchronous (1-byte receive)

9.7.6 A-D conversion modes setting examples

(1) One-shot mode

(3) Single sweep mode

(2) Repeat mode

(4) Repeat sweep mode

9.7.7 Interrupt processing examples

- (1) Interrupt setting examples
- (2) Interrupt processing example (When memory space is 64K bytes or less.)
- (3) Interrupt processing example (When memory space exceeds 64K bytes.)

9.7.8 Watchdog timer setting examples

- (1) Watchdog timer write routine
- (2) Watchdog timer interrupt processing example

9.7.9 Software timer setting examples

9.7.10 Interrupt vector setting example

9.7.1 Hardware definition examples

This is a setting example for a program that defines SFR (refer to page 24 for information on SFR).

SEQ.	LOC.	OBJ.				k1	2*.	SOURCE STATEMENT5*8*7*8*9*
12				1	l	.SECTIO	N SF	FR_AREA
13				1	l ;			
14				1	;===			22923 221222772222911 9222
15				1	l ;	Port re	gisters	=
16				1	;===:			
17				1	ι;			
18				1	l	.ORG	HA00000	
19	00000A			1	l P45:			; Port P4, P5 registers
20	(A0000A)		1H B	YTE :	l P4:	.BLKB	1	; Port P4 register
21	(00000B)		1H B	YTE :	l P5:	.BLKB	1	; Port P5 register
22					l ;			
23	00000C				1 P45D	:		; Port P4, P5 direction registers
24	(00000C)		1H B	YTE	1 P4D:	.BLKB	1	; Port P4 direction register
25	(00000D)		1H B!	YTE :	1 P5D:	.BLKB	1	; Port P5 direction register
26					1 ;			
27	00000E				1 P67:			; Port P8, P7 registers
28	(00000E)		1H B	YTE	1 P6:	.BLKB	1	; Port P8 register
29	(00000F)		1H B	YTE	1 P7:	.BLKB	1	; Port P7 register
30					1 ;			
31	000010				1 P67D	:		; Port P8, P7 direction registers
32	(000010)		1H B	YTE	1 P6D:	.BLKB	1	; Port P6 direction register
33	(000011)		1H B	YTE	1 P7D:	.BLKB	1	; Port P7 direction register
34					1 ;			
35	(000012)		2H B	YTE	1 P8:	.BLKB	2	; Port P8 register
36					1 ;			
37	(000014)		1H B	YTE	1 P8D:	.BLKB	1	; Port P8 direction register
38					1;			

```
SEQ. LOC.
            OR.I.
                           ...*...1...*..2...*...SOURCE STATEMENT...5...*...8...*..7...*...8...*..9...*.
                         1;
                                   A-D conversion registers
 43
 44
                         1;
                                   .ORG 00001EH
 45
                         1
 48 (00001E)
                        1 ADCON: .BLKB 1
                1H BYTE
                                                               : A-D control register
 47 (00001F)
                1H BYTE
                        1 ADSPS: .BLKB 1
                                                               ; A-D sweep pin selection register
 48
                         1 :-----
 49 (000020)
                2H BYTE
                         1 ADO: .BLKB 2
                                                               : A-D register 0
                         1 ;-----
 FΛ
 51 (000022)
                2H BYTE
                        1 AD1:
                                .BLKB 2
                                                               ; A-D register 1
 52
                         1 ;-----
                                  ..........
                                 .BLKB 2
 53 (000024)
                2H BYTE
                        1 AD2:
                                                               : A-D register 2
                         1 ;----
 54
 55 (000028)
                                .BLKB 2
                2H BYTE
                        1 AD3:
                                                               ; A-D register 3
 58
                         1:----
 57 (000028)
                2H BYTE 1 AD4: .BLKB 2
 58
                         1 :----
 59 (00002A)
                2H BYTE
                         1 AD5:
                                .BLKB 2
                                                               ; A-D register 5
 60
                         1 :----
 81 (00002C)
                2H BYTE
                        1 ADB:
                                .RLKR 2
                                                               ; A-D register 6
 62
                         1 ;-----
 63 (00002E)
                2H BYTE 1 AD7:
                                 .BLKB 2
                                                               : A-D register 7
 64
 65
                         1 :=====
                         1;
                                  Serial I/O 0 registers
 67
 RR
                         1;
 69 000030
                         1 SOMxB:
                1H BYTE 1 SOMR: .BLKB 1
 70 (000030)
                                                                ; UARTO transmit/receive mode register
                1H BYTE 1 SOBRG: .BLKB 1
 71 (000031)
                                                               ; UARTO baud rate register
 72
                         1 ;-----
 73 000032
                         1 SOTB:
                                                               ; UARTO transmission buffer register
                1H BYTE 1 SOTBL: .BLKB 1
1H BYTE 1 SOTBH: .BLKB 1
 74 (000032)
                                                                ; UARTO transmission buffer register (low-order)
 75 (000033)
                                                               ; UARTO transmission buffer register (high-order)
 78
                         1 :----
                         1 SOC:
 77 000034
                                                               ; UARTO transmit/receive control register
                1H BYTE 1 SOCL: .BLKB 1
 78 (000034)
                                                                ; UARTO transmit/receive control register 0
 79 (000035)
                1H BYTE 1 SOCH: .BLKB 1
                                                                ; UARTO transmit/receive control register 1
 80
                         1 ;-----
 81 000036
                         1 SORB:
                                                               ; UARTO receive buffer register
 82 (000038)
                1H BYTE 1 SORBL: .BLKB 1
                                                               : UARTO receive buffer register (low-order)
 83 (000037)
                1H BYTE 1 SORBH: .BLKB 1
                                                               ; UARTO receive buffer register (high-order)
 84
                         1:
 85
                         1 :=
 88
                                  Serial I/O 1 registers
                         1:
 87
                         1 ;====
 88
                         1;
 89 000038
                         1 S1MxB:
                1H BYTE 1 S1MR: .BLKB 1
1H BYTE 1 S1BRG: .BLKB 1
 90 (000038)
                                                                ; UART1 transmit/receive mode register
 91 (000039)
                                                                ; UART1 baud rate register
                         1 ;-----
 92
 93 00003A
                         1 S1TB:
                                                               ; UART1 transmission buffer register
                                                               ; UART1 transmission buffer register (low-order)
 94 (00003A)
                1H BYTE 1 S1TBL: .BLKB 1
 95 (00003B)
                 1H BYTE 1 S1TBH: .BLKB 1
                                                               : UART1 transmission buffer register (high-order)
                         1 :-----
 98
                         1 S1C:
 97 00003C
                                                               : UART1 transmit/receive control register
 98 (00003C)
                1H BYTE 1 SICL: .BLKB 1
                                                               ; UART1 transmit/receive control register 0
 99 (00003D)
                 1H BYTE 1 S1CH: .BLKB 1
                                                                ; UART1 transmit/receive control register 1
100
                         1 ;-----
101 00003E
                         1 S1RB:
                                                                ; UART1 receive buffer register
102 (00003E)
                1H BYTE 1 S1RBL: .BLKB 1
                                                               ; UART1 receive buffer register (low-order)
103 (00003F)
                1H BYTE 1 S1RBH: .BLKB 1
                                                                ; UART1 receive buffer register (high-order)
104
                         1;
```

SEQ.	LOC.	OBJ.	*1	*	.2*SOURCE STAT	rement	5*8*7*8*9*
107 108			1 ;====================================	er regi:	======================================		== =
109			1 ;=======	_			==
110 111	(000040)	2H BYTE	1; 1 TABSR: .BI	.KB 2		; Count	start flag
112 113	(000042)	2H BYTE	1 ; 1 ONSF: .BI	.KB 2		 ; One-sł	hot start flag
11 4 115	(000044)	2H BYTE	1 ;	.KB 2		 ; Up-dov	wn flag
118 117	000048		1 ;			; Timer	A0 register
118	(000048)	1H BYTE	1 TAOL: .BI	JKB 1			AO register (low-order)
119 120	(000047)	1H BYTE	1 TAOH: .BI	.KB 1		; Timer	AO register (high-order)
121	000048		1 TA1:			; Timer	Al register
	(000048)			JKB 1			Al register (low-order)
123 124	(000048)	1H BYTE	1 TA1H: .BI	LKB 1		; Timer 	Al register (high-order)
	00004A		1 TA2:			-	A2 register
	(00004A)			JKB 1			A2 register (low-order)
128		1H BYTE	1 ;	LKB 1			A2 register (high-order)
	00004C	ALL DUMP	1 TA8:	WD 4		•	A8 register
	(00004C) (00004D)			LKB 1 LKB 1			A3 register (low-order) A3 register (high-order)
132		III DIII	1 ;				
	00004E (00004E)	1H BYTE	1 TA4: 1 TA4L: .B	LKB 1		-	A4 register A4 register (low-order)
	(00004E)			LKB 1			A4 register (high-order)
136			1 ;				BO register
	(000050)	1H BYTE		LKB 1			BO register (low-order)
	(000051)			LKB 1			BO register (high-order)
140			1 ;				be registed. (inter-
141	000052		1 TB1:			; Timer	B1 register
	(000052)			LKB 1			B1 register (low-order)
143 144	(000053)	1H BYTE	1 TB1H: .B	LKB 1		; Timer 	B1 register (high-order)
	000054		1 TB2:				B2 register
	(000054)			LKB 1			B2 register (low-order)
147	(000055)	1H BYTE	1 TB2H: .B	LKB 1		; Timer	B2 register (high-order)
	000058		1 TAO1MR:			. Timer	AO, A1 mode registers
	(000058)	1H BYTE		LKB 1		-	A0 mode register
	(000057)			LKB 1			Al mode register
152	000058		1 ; 1 TA28MR:			 : Timer	A2, A3 mode registers
	(000058)	1H BYTE		LKB 1			A2 mode register
	(000059)			LKB 1			A3 mode register
158			1 ; 1 TA4B0MR:				A4, B0 mode registers
	(00005A)	1H BYTE	1 TA4MR: .B	LKB 1			A4 mode register
	(00005B)		1 TBOMR: .B				BO mode register
160			1 ; 1 TB12MR:				B1, B2 mode registers
	(00005C)	1H BYTE	1 TB1MR: .B	LKB 1			B1 mode register
	(00005D)			LKB 1			B2 mode register
164			1;				

```
SEQ. LOC. OBJ.
                      ....*...1....*...2....*...SOURCE STATEMENT....5....*...8....*...7....*...8....*...9....*...
167
168
                      1; Processor mode register
169
                      1;
171 (00005E)
              2H BYTE 1 PMR: .BLKB 2
                                                     : Processor mode register
172
                      1;
173
                      1 :==========
                      1 : Watchdog timer registers
174
                      175
178
                      1;
             1H BYTE 1 WDT: .BLKB 1
1H BYTE 1 WDC: .BLKB 1
177 (000060)
                                                      ; Watchdog timer
178 (000061)
                                                      ; Watchdog timer frequency selection flag
                      1;
180
                      181
                      1; Pulse output port mode registers
182
                      183
                      1;
184 (000062)
            2H BYTE 1 WOUTMR: .BLKB 2
                                                     ; Waveform output mode register
185 (000064)
              1H BYTE 1 POUTDR1:.BLKB 1
                                                     ; Pulse output data register 1
188 (000085)
              1H BYTE 1 POUTDRO:.BLKB 1
                                                     ; Pulse output data register 2
187
                      1;
188
                      189
                     1; Interrupt control registers
                     190
191
                     1;
                                .ORG
                                      000070H
192
193 000070
                     1 ADxSOTIC:
              1H BYTE 1 ADIC: .BLKB 1
1H BYTE 1 SOTIC: .BLKB 1
194 (000070)
                                                      ; A-D conversion interrupt control register
195 (000071)
                                                     ; UARTO transmission interrupt control register
                    1 ;-----
198
197 000072
                     1 SORxSITIC:
              1H BYTE 1 SORIC: .BLKB 1
198 (000072)
                                                      ; UARTO receive interrupt control register
              1H BYTE 1 SITIC: .BLKB 1
199 (000073)
                                                     ; UART1 transmission interrupt control register
200
                     1 ;------
201 000074
                     1 S1RxTAOIC:
              1H BYTE 1 SIRIC: .BLKB 1
1H BYTE 1 TAOIC: .BLKB 1
202 (000074)
                                                      ; UART1 receive interrupt control register
203 (000075)
                                                      ; Timer AO interrupt control register
204
                     1 :----
205 000078
                      1 TA1xTA2IC:
208 (000076)
              1H BYTE 1 TALIC: .BLKB 1
                                                     ; Timer Al interrupt control register
              IN BYTE 1 TALIC: .BLKB 1
1H BYTE 1 TALIC: .BLKB 1
207 (000077)
                                                    ; Timer A2 interrupt control register
                      1 ;-----
208
209 000078
                      1 TA3xTA4IC:
              1H BYTE 1 TASIC: .BLKB 1
210 (000078)
                                                     ; Timer A3 interrupt control register
                                      ; Timer A3 interrupt control register
; Timer A4 interrupt control register
211 (000078)
              1H BYTE 1 TA4IC: .BLKB 1
212
                      1 ;-----
213 00007A
                      1 TBOxTB1IC:
214 (00007A)
              1H BYTE 1 TBOIC: .BLKB 1
                                                      ; Timer BO interrupt control register
             1H BYTE 1 TB1IC: .BLKB 1
215 (00007B)
                                                     ; Timer Bl interrupt control register
                      1 ;-----
218
217 00007C
                      1 TB2xINTOIC:
218 (00007C)
              1H BYTE 1 TB2IC: .BLKB 1
                                                      ; Timer B2 interrupt control register
219 (00007D)
              1H BYTE 1 INTOIC: .BLKB 1
                                                      ; INTO interrupt control register
                      1 ;-----
220
221 00007E
                      1 INT1xINT2IC:
222 (00007E)
             1H BYTE 1 INT1IC: .BLKB 1
                                                      ; INT1 interrupt control register
              IN BYTE 1 INTZIC: .BLKB 1 , INTZ interrupt control register

IN BYTE 1 INTZIC: .BLKB 1 ; INTZ interrupt control register
223 (00007F)
224
                      1 ;----
225
```

9.7.2 Initialization examples

This is a setting example for a program that clears RAM and initializes stack pointer, direct page register, and data bank register.

nd da	ita ba	nk regis	ter.				
SEQ.		OBJ.		*	1 x	2SOURCE STAT	EMENT5*8*7*8*9*
		-					
242				;=====		=======================================	222222233
243				į		ization routine	=
244				;=====		*******************	
245				;			
246				;			•
247				;	Assembl	er declarations	=
248				;			•
248				;			
250				Thes	e are as	sembler declarations.	
251				; Flag	s and re	gisters used	
252				; in t	he progr	am must match	
253				thes	e declar	ations.	
254				;			
255					.SECTIO	N PROGRAM	; Section name
258					.ORG	OCOOOH	; Start address
257					.DATA	16	; Data length
258					. INDEX		; Index register length
259					.DP	0000H	; Direct page
260					.DT	OOH	; Data bank
261				:			, even week
262				:			_
263					Initial	ize registers and flags	- -
264				:		120 TOBISCOIS BIN ITABS	- -
265							
266	000000			, INITIAL			
267	000000	70		INITIAL			* Directle interment
268					SEI	D	; Disable interrupt
	00C001	U200			CLP	m,x,D	; Set data and index register length to 16 bits
269	000000	105500				to owner.	; Binary operation mode
	000003				LDX	#087FH	·
271	000008				TXS		; Stack pointer=the highest address of RAM
		A90000			LDA	A,#0	;
273	00C00A				TAD		; Direct page=OH to FFH
274	00C00B				LDT	#0	; Data bank=bank O
275	00C00E	*645E2200	L		LDM	#0022H,PMR	; Interrupt priority detection time=2 \(\phi \) cycles
276							; Microprocessor mode
277				;			
278				;			·-
279				;	Clear F	RAM	=
280				;			•
281				;			
282	00C012	A27E08			LDX	#087EH	;
283	00C015	0000GA			LDA	A,#0	; Set initial value (OH) in accumulator A
284	000018			RAM_CLR	:		;
285	000018	*9500			STA	A,0,X	; Write contents of accumulator A to specified
288	00C01A	CA			DEX	•	; RAM area in 16-bit units
287					DEX		*
288		E07E00			CPX	#07EH	•
289	00C01F		L		BNE	RAM_CLR	:
290			-	:			•
291							-
292				:	Change	register model	- =
293				•		essary)	-
294				·		essary)	<u>-</u> -
				,			. .
295				;	DAMA	0	* Potes Tournell
296	000004	DO			.DATA	ō ·	; Data length
	00C021	ro			SEM		; Data length 8 bits
298				;			
289	000000	000000		;	TOD	OUD M4 4	
		2000D0	L		JSR	SUB_T1_1	; Initialization of timer and so on
	00C025		_	E_LOOP:			
	00C025	80FE	L	_	BRA	E_LOOP	; Main routine
303				;			; :

9.7.3 Timer setting examples

(1) Timer A Timer mode (without pulse output)

This is a setting example for a program that sets the interrupt request bit to "1" every 500µs using timer A0 (refer to page 66 for information on timer mode).

SEQ.	LOC. OBJ.		·1*.	2*SOURCE	STATEMENT5*8*7*8*9*
326		1 ;====			
327		1;	Mimer	A: Timer mode J	=
328		1;	Withou	it pulse output	=
329		1 ;====	=========		
330		1;	Timer	: Timer AO	
331		1;	Mode	: Timer mode	
332		1;	Pulse ou	itput : Disabled	
333		1;	Gate fur	nction: Disabled	
334		1;	Count so	ource : f(XIN)/2	
335		1;			
336	00D000	1 SUB_T	11_1:		
337		1	.DATA	8	
338	00D000 E224	1	SEP	m, I	; Data length 8 bits, disable interrupt
339	00D002 *144001	L1	CLB	#0000001B, TABSR	; Stop timer AO count
340	00D005 *645800	L1	LDM	#0000000B, TAOMR	; Timer mode, disable pulse output and gate function
341		1			; Count source=f(XIN)/2
342		1	.DATA	16	
343	00D008 D8	1	CLM		; Data length 16 bits
344	00D009 *6446CF07	L1	LDM	#2000-1,TA0	; Set counter value (period:500 \(\mu \)s at 8MHz)
345		1	.DATA	8	
348	00D00D F8	1	SEM		; Data length 8 bits
347	00D00E *14750F	L1	CLB	#00001111B, TAOIC	; Clear timer AO interrupt request bit
348	00D011 *047507	L1	SEB	#00000111B, TAOIC	; Enable timer AO interrupt (level 7)
349	00D014 *044001	L1	SEB	#00000001B, TABSR	; Start timer AO count
350	00D017 58	1	CLI		; Enable interrupt
351		1;			
352		1;	፠ Heres	after, interrupt req	uest bit is set to "1" every time timer AO underflows.
353		1;			-
354	00D018 80	1	RTS		

(2) Timer A ····· Timer mode (with pulse output)

This is a setting example for a program that outputs the pulse of inverse phase every 500µs from the TA0out pin using timer A0 (refer to page 66 for information on timer mode).

SEQ.	LOC.	OBJ.		*1	.*2*SOURCE	STATEMENT5*8*7*8*9*
356			1	;======================================		***************************************
357					er A: Timer mode J	=
358			1	, #1t/	n pulse output	=
359			1	, =====================================		
380				Timer	: Timer AO	
361			-	Mode	: Timer mode	
362			_		output : Enabled	
363			-		function: Disabled	
384			1	-	source : f(XIN)/2	
365			1	;		
366	00D018		1	SUB_T1_2:		
367			1	.DATA	8	
368	00D019		1	SEM		; Data length 8 bits
369		*144001	LI	CLB	#0000001B,TABSR	; Stop timer AO count
370	00D01D	*845804	LI	LDM	#00000100B,TAOMR	; Timer mode, enable pulse output, disable gate function
371			1			; Count source=f(XIN)/2
372			1	.DATA	16	
373	00D020	D8	1	CLM		; Data length 18 bits
374	00D021	*8448CF07	L1	LDM	#2000-1,TA0	; Set counter value (period:500 \(\mu \)s at 8MHz)
375			1	.DATA	8	
376	00D025	F8	1	SEM		; Data length 8 bits
377	00D028	*14750F	L1	CLB	#00001111B,TA0IC	; Disable timer AO interrupt
378	00D029	*044001	L1	SEB	#0000001B,TABSR	; Start timer AO count
379			1	;		
380			1	; * Her	reafter, phase of outp	ut pulse inverts every time timer AO underflows.
381			1	;		
382	00D02C	80	1	RTS		

(3) Timer A Event counter mode

This is a setting example for a program that sets the interrupt request bit to "1" for every 100 count of external clock input to the TA1_{IN} pin (refer to page 72 for information on event counter mode).

SEQ.	LOC.	OBJ.		*	1*	2*SOU	RCE STATE	AENT5*8*7*8*9*
387			1	;====			e=======	
388			1	;	Mimer	A: Event counter	mode J	=
389			1	;=====				
380			1	;				
391			1	;	Timer	: Timer Al		
392			1	;	Mode	: Event co	unter mode	•
393			1	;	Pulse of	utput : Disabled		
394			1	;	Count pe	olarity: Fall		
395			1	;	Up/down	switch: Contents	of up/do	wn flag
398			1	;				
397	00D02D		1	SUB_T2:				
398			1	-	.DATA	8		
399	00D02D	E224	1		SEP	m, I	;	Data length 8 bits, disable interrupt
400	00D02F	*140D08	LI		CLB	#00001000B,P5D	;	Set P53/TA1IN pin to input mode
401	00D032	*144002	L1		CLB	#00000010B,TABSR	;	Stop timer Al count
402	00D035	*845701	L1		LDM	#00000001B, TA1MR	;	Event counter mode, disable pulse output
403			1			•	;	Select falling edge count, up/down flag
404	00D038	*144402	LI		CLB	#00000010B,UDF	;	Set to decrement count
405			1		.DATA	16		
406	00D03B	D8	1		CLM		;	Data length 16 bits
407	00D03C	*84486300	LI		LDM	#100-1,TA1	;	Set counter value
408			1		.DATA	8		
409	00D040	F8	1		SEM		;	Data length 8 bits
410	00D041	*14760F	LI		CLB	#00001111B.TA1IC	:	Clear timer Al interrupt request bit
411	00D044	*047603	L1		SEB	#00000011B, TA1 IC	;	Enable timer Al interrupt (level 3)
412	00D047	*044002	Ll		SEB	#00000010B,TABSR	;	Start timer Al count
413	00D04A	58	1		CLI		;	Enable interrupt
414			1	;				
415			1	;	፠ Here	after, interrupt	request b	it is set to "1" at every 100 count.
416			1	;				
417	00D04B	60	1		RTS			

(4) Timer A ····· Event counter mode (two-phase pulse signal processing function)

This is a setting example for a program that increments the count of the rising edge input to the TA2IN pin and decrements the count of the falling edge input to the TA2IN pin while the TA2OUT pin level is "H" (refer to page 72 for information on event counter mode).

SEQ.	LOC.	OBJ.		*1	*2*SOURCE	STATEMENT5*8*7*8*9*
422			1	;=========		
423			1	; FTime	r A: Two-phase pulse	signal processing function] =
424			1	;=========		
426			1	; Timer:	Timer A2	
427			1	; Mode:	Event counter mode	
428			1	;	(two-phase pulse sig	mal processing function)
429			1	;		
430	00D04C		1	SUB_T3:		
431			1	.DATA	8	
432	OODO4C	F8	1	SEM		; Data length 8 bits
433		*140D30	L1	CLB	#00110000B,P5D	; Set P54/TA20UT, P55/TA2IN pins to input mode
434	OOD 050	*144004	L1	CLB	#00000100B,TABSR	; Stop timer A2 count
435	00D053	*645811	L1	LDM	#00010001B,TA2MR	; Event counter mode
436	00D056	*644420	L1	LDM	#00100000B,UDF	; Select two-phase pulse signal processing function
437			1	.DATA	16	
438	00D059	D8	1	CLM		; Data length 16 bits
439	OODO5A	*644A0080	L1	LDM	#8000H,TA2	; Set counter value
440			1	.DATA	8	
441	OOD O SE	F8	1	SEM		; Data length 8 bits
442	OODO5F	*14770F	L1	CLB	#00001111B,TA2IC	; Disable timer A2 interrupt
443	00D062	*044004	L1	SEB	#00000100B,TABSR	; Start timer A2 count
444			1	;		
445			1	; % Her	eafter, the counter i	s incremented when rising edge is input to TA2IN pin and
446					remented when falling	edge is input to TA2IN pin while TA2OUT pin level is "H".
447			1	;		
448	00D065	60	1	RTS		

(5) Timer A ···· One-shot pulse mode (internal trigger)

This is a setting example for a program that outputs a 500µs width "H" level pulse for 1 pulse period from the TA3out pin when a trigger (internal trigger) is generated with a one-shot start flag (refer to page 79 for information on one-shot pulse mode).

```
SEQ. LOC.
             OBJ.
                              ...*..1...*..2...*..SOURCE STATEMENT...5...*...8...*..7...*..8...*..9...*..
452
 453
                                       Timer A: One-shot pulse mode J
454
                            1;
                                        When internal trigger is selected
 455
                            1 ;======
456
                            1;
                                      Timer
                                                  : Timer A3
                                                  : One-shot pulse mode
457
                            1;
                                      Mode
 458
                            1;
                                      Trigger
                                                  : One-shot start flag
 459
                                                    (Internal trigger)
                            1;
 460
                            1;
                                      Count source: f(XIN)/2
 461
                            1;
 462
     00D068
                            1 SUB_T4_1:
 463
                                      .DATA
                                             8
 484
     00D068 F8
                                      SEM
                            1
                                                                      ; Data length 8 bits
     00D067 *144008
                                      CLB
                                              #00001000B, TABSR
 465
                           L1
                                                                      ; Stop timer A3 count
     00D08A *845906
488
                                      I.DM
                                              #00000110B, TASMR
                           L1
                                                                      ; One-shot pulse mode, internal trigger
467
                            1
                                                                      ; Count source=f(XIN)/2
 468
                                      .DATA
                                              16
 489
     00D08D D8
                            1
                                      CLM
                                                                      ; Data length 16 bits
 470
     00D08E *844CD007
                                      LDM
                                              #2000,TA3
                           L1
                                                                      ; Set counter value (500 µs at 8MHz)
471
                                      .DATA
                            1
                                      SEM
 472 00D072 F8
                            1
                                                                      ; Data length 8 bits
 473 00D073 *14780F
                           L1
                                      CLB
                                              #00001111B,TA3IC
                                                                      ; Disable timer A3 interrupt
474 00D076 *044008
                                              #00001000B,TABSR
                           L1
                                      SEB
                                                                      ; Start timer A3 count
 475
     00D079 *644208
                           L1
                                      LDM
                                              #00001000B,0NSF
                                                                      ; Generate timer A3 one-shot trigger
 47R
                            1:
477
                            1;
                                      % Hereafter, "H" level pulse with the specified width (500 \mus at 8MHz) is output.
 478
                            1;
 478 00D07C 60
                                      RTS
                            1
```

(6) Timer A One-shot pulse mode (external trigger)

This is a setting example for a program that outputs a 500µs width "H" level pulse for 1 pulse period from the TA3out pin when a falling edge (external trigger) is input to the TA3in pin (refer to page 79 for information on one-shot pulse mode).

SEQ.	LOC.	OBJ.		*1	*\$OURC	E STATEMENT5*6*7*8*9*
482			1	;========		=======================================
483					mer A: One-shot pulse	
484			1	l; Wh	en external trigger is	selected =
485			1	;========	***************	
486				; Time		
487				Mode		
488				; Trig		
489					(External tr	igger)
490					t source: f(XIN)/2	
491				l ;		
492	00D07D		1	SUB_T4_2:		
493			1	.DAT	A 8	
494	00D07D		1	SEM		; Data length 8 bits
495		*140D80	LI		#10000000B,P5D	Set P57/TA3IN pin to input mode
496		*144008	LI		#00001000B,TABSR	; Stop timer A3 count
487	00D084	*645916	LI	LDM	#00010110B, TA3MR	; One-shot pulse mode, external trigger
498			1			; Count source=f(XIN)/2
499			1	.DAT	A 16	
500	00D087			CLM	H0000 T10	Data length 16 bits
501	980400	*644CD007	LI		#2000,TA3	; Set counter value (500 \mu s at 8MHz)
502			1		A 8	
503	00D08C			SEM	*********	; Data length 8 bits
504		*14780F	LI		#00001111B,TA3IC	Disable timer A3 interrupt
505	000090	*044008	LI		#00001000B,TABSR	; Start timer A3 count
506						
507						ulse with the specified width (500 \mus at 8MHz) is output
508				•	hen falling edge is in	put to TASIN pin.
509				;		
510	00D083	80	1	RTS		

(7) Timer A ···· PWM mode (16-bit PWM)

This is a setting example for a program that outputs a 16.3ms period 500µs width "H" level pulse from TA4out pin using timer A4 (refer to page 84 for information on PWM mode).

SEQ.	LOC.	OBJ.		*1	.*2*SOURC	E STATEMENT5*6*7*8*9*
515			1	;=========		
516			1	; raim	er A: PWM mode」	=
517			1	; 16-	bit PWM	=
518			1	;=========		22223334W22222
519			1	; Timer	: Timer A4	
520			1	; Mode	: PWM mode	
521			' 1	; Trigg	er : Count start :	flag
522			1	;	(Internal tr	igger)
523			1	; PWM m	ode : 16-bit PWM m	ode
524			1	; Count	source: f(XIN)/2	
525			1	;		
526	00D094		1	SUB_T5_1:		
527			1	.DATA	8	
528	00D094	F8	1	SEM		; Data length 8 bits
529	00D095	*144010	L1	CLB	#00010000B,TABSR	; Stop timer A4 count
530	00D098	*645A07	L1	LDM	#00000111B, TA4MR	; 16-bit PWM mode, internal trigger
531			1			; Count source=f(XIN)/2 (period:18.3ms at 8MHz)
532			1	.DATA	16	
533	00D09B		1	CLM		; Data length 16 bits
534	00D09C	*644ED007	L1	LDM	#2000,TA4	; Set counter value ("H" pulse width:500 μ s at 8MHz)
535			1		8	
536	OOD OAO	F8	1	SEM		; Data length 8 bits
537	OODOA1	*14790F	L1	CLB	#00001111B, TA4 IC	; Disable timer A4 interrupt
538	OODOA4	*044010	L1	SEB	#00010000B,TABSR	; Start PWM output
539			-	. ;		
540					reafter, the set puls	e is output. The pulse width of "H" level can be changed by
541				•	difying the counter v	alue of timer A4.
542				;		
543	OODOA7	60	1	RTS		

(8) Timer A ····· PWM mode (8-bit PWM)

This is a setting example for a program that outputs a 12.8ms period 500µs width "H" level from the TA4out pin using timer A4 (refer to page 84 for information on PWM mode).

SEQ.	LOC.	OBJ.		*1	*2*SOURCE	STATEMENT5*8*7*8*9*
548 547			1	; Time	r A: PWM mode J	=
548			1	; 8-bi	t PWM	=
549			1	; ==== ======	2522222222222222	
550				; Timer	: Timer A4	
551				; Mode	: PWM mode	
552				Trigge		
553				;	(Internal tri	
554				; PWM mo		9
555					source: f(XIN)/2	
556				;		
557	8A0000		1	SUB_T5_2:		
558		-	1	.DATA	8	
559	8A0000			SEM		; Data length 8 bits
580		*144010	L1	CLB	#00010000B,TABSR	; Stop timer A4 count
561	OODOAC	*645A27	Li	LDM	#00100111B,TA4MR	; 8-bit PWM mode, internal trigger
562			1		Hann 4	; Count source=f(XIN)/2
583		*644EC7	L1	LDM	#200-1,TA4L	; Set prescaler value (period:12.8ms at 8MHz)
564		*644F0A	L1	LDM	#10,TA4H	; Set counter value ("H" pulse width:500 \(mu\)s at 8MHz)
565		*14790F	Li		#00001111B,TA4IC	; Disable timer A4 interrupt
566	00DOR8	*044010	L1		#00010000B,TABSR	; Start PWM output
587				;		
568					• • • •	is output. The pulse width of "H" level can be changed by
589					ifying the counter va	lue (hign-order 8 bits) of timer A4.
570				;		
571	OODOBB	60	1	RTS		

(9) Timer B Pulse period measurement mode

This is a setting example for a program that measures the input signal pulse period by counting the interval from the falling edge to the falling edge of the signal input to the TB1_{IN} pin using timer B1 (refer to page 100 for information on pulse period measurement mode).

```
SEQ. LOC.
              OBJ.
                              ...*..1...*..2...*...SOURCE STATEMENT...5...*...8....*..7...*...8....*...9....*...
 578
                            1 :======
                                       Timer B: Pulse period measurement mode J =
 577
                            1;
 578
                            1 ;=====
                                                  : Timer B1
 579
                            1;
                                      Timer
                                                  : Pulse period measurement mode
 580
                            1;
                                      Mode
 581
                            1;
                                                     (between falling edge and falling edge)
                                      Count source: f(XIN)/64
 582
                            1;
 583
                             1;
                            1;
                                       * Timer B1 overflow period is assumed to be sufficiently
 584
 585
                            1;
                                         longer than measured pulse period.
 586
                             1;
                            1 SUB_T6:
     OODOBC
 587
                                       .DATA
                                              8
 588
     OODOBC F8
                                                                      ; Data length 8 bits
                                      SEM
 589
                            1
      OODOBD *141040
                            LI
                                      CLB
                                               #0100000B,P6D
                                                                        Set P66/TB1IN pin to input mode
      OODOCO *144040
                                      CLB
                                               #01000000B,TABSR
                                                                        Stop timer B1 count
 591
                            Li
      00D0C3 *645C82
                                       LDM
                                               #10000010B,TB1MR
 592
                            Ll
                                                                        Pulse period measurement mode, falling edge is effective
 593
                                                                        Count source=f(XIN)/64
 594
     00D0C6 *147B0F
                            L1
                                       CLB
                                               #00001111B,TB1 IC
                                                                        Clear timer B1 interrupt request bit
 595
                             1
                                                                       ; Disable timer B1 interrupt
                                                                      : Start timer B1 count
     00D0C9 *044040
                                       SER
                                               #01000000B, TABSR
 596
                            Ll
 597
                             1;
                                       * Hereafter, the counter is incremented. And the contents of the counter is transferred
 598
                             1;
                                          to the reload register and the counter is cleared when falling edge is input to TBIIN pin.
 599
                             1;
 600
     OODOCC
                             1 L1_T6:
                                       BBC
                                               #00001000B, TB1 IC, L1_T6 ; Timer B1 interrupt request bit= "1"?
      00D0CC *347B08FC
 601
                            L1
                                       .DATA
 602
                             1
 603
      OODODO D8
                                       CLM
                                                                       ; Data length 16 bits
      00D0D1 *A552
                                       LDA
                                               A,TB1
                                                                       ; Read measurement result in accumulator A
 604
                            L1
                                       .DATA
 605
                             1
 606
      00D0D3 F8
                             1
                                       SEM
                                                                       ; Data length 8 bits
 607
                             1:
      00D0D4 60
                                       RTS
```

(10) Timer B Pulse width measurement mode

This is a setting example for a program that measures the input signal pulse width by counting the interval from the falling edge to the rising edge and rising edge to the falling edge of the signal input to the TB2_{IN} pin using timer B2 (refer to page 100 for information on pulse width measurement mode).

```
SEQ. LOC.
             OBJ.
                              ...*..1...*...2...*...SOURCE STATEMENT...5...*...8...*...7...**...8...*...9...*...
 812
613
                            1;
                                       Timer B: Pulse width measurement mode J =
B14
                            1 :=
                                                  : Timer B2
615
                            1;
618
                            1;
                                      Mode
                                                  : Pulse width measurement mode
617
                                      Count source: f(XIN)/64
                            1;
818
                            1;
R19
                            1;
                                      * This program is a measurement example of the signal "H" pulse width
                                         input to the TB2IN. The timer B2 overflow period is assumed to be sufficiently
620
                            1;
                            1;
621
                                         longer than measured pulse width.
 R22
                            1;
 623
     OODOD5
                            1 SUB_T7:
                                      .DATA
                                              8
 624
                            1
 625
     00D0D5 F8
                                      SEM
                                                                      : Data length 8 bits
                            1
 626
     00D0D6 *141080
                           L1
                                      CLB
                                              #10000000B,P6D
                                                                      ; Set P67/TB2IN pin to input mode
                                                                      ; Stop timer B2 count
 627
     OODOD9 *144080
                           L1
                                      CLB
                                              #1000000B.TABSR
 628
     00D0DC *645D8A
                           L1
                                      LDM
                                              #10001010B,TB2MR
                                                                       Pulse width measurement mode
                                                                      ; Count source=f(XIN)/64
 829
                            1
     OODODF *147COF
                                              #00001111B,TB2IC
 630
                           1.1
                                      CLR
                                                                      ; Clear timer B2 interrupt request bit
 631
                                                                      ; Disable timer B2 interrupt
                            1
 632
     OODOE2 *044080
                           L1
                                      SER
                                              #1000000B,TABSR
                                                                      : Enable timer B2 count
 633
     00D0E5
                            1 L1_T7:
                                                                      ; TB2IN= "L" ?
     OODOE5 *240E80FC
                                      BBS
                                              #10000000B,P6,L1_T7
 634
                           L1
     OODOE9
                            1 L2_T7:
     00D0E9 *340E80FC
                                              #10000000B,P6,L2_T7
                                                                      ; TB2IN= "H" ?
 RSR
                           L1
                                      BBC
 637
      00D0ED *147C08
                           L1
                                      CLB
                                              #00001000B.TB2IC
                                                                      : Clear interrupt request bit
 638
      OODOFO
                            1 L3_T7:
     00D0F0 *347C08FC
                                      RRC
                                              #00001000B,TB2IC,L3_T7 ; Interrupt request bit= "1"?
 639
                           L1
 640
      00D0F4 *147C08
                                      CLB
                                              #00001000B,TB2IC
                                                                      ; Clear interrupt request bit
                                       .DATA
                                              18
 R41
                            1
 642
     00D0F7 D8
                            1
                                      CLM
                                                                      ; Data length 16 bits
                                              A,TB2
 643
      00D0F8 *A554
                           L1
                                      LDA
                                                                      ; Read measurement result
 R44
                                      .DATA
                            1
                                              ĸ
 845
     OODOFA F8
                            1
                                      SEM
                                                                      ; Data length 8 bits
 RAR
                            1;
 647 OODOFB 60
                            1
                                      RTS
```

9.7.4 Pulse output port mode setting examples

(1) Without pulse width modulation

This is a setting example for a program that outputs the contents set in pulse output data register 1 from RTP1 (P54, P55, P56, P57) each time timer A2 underflows (refer to page 104 and section "9.5 Pulse motor control application" for information on pulse output port mode).

```
LOC.
              OBJ.
                               ...*..1...*..2...*...SOURCE STATEMENT...5...*...6...*...7...*...8...*...9...*..
SEO.
R52
                             1 ;=
853
                             1;
                                        [Pulse output port mode |
854
                             1;
                                         Without pulse width modulation
855
                             1 ;=
656
                             1;
                                       Pulse output port: RTP1 (ports P54,P55,P58,P57)
657
                             1;
                                                        : Timer A2
                                       Timer
                                       Mode
R5R
                             1;
                                                        : Timer mode
859
                             1;
                                       Count source
                                                        : f(XIN)/2
RRO
                             1;
661
     OODOFC
                             1 SUB_P1_1:
662
     00D0FC 78
                             1
                                       SEI
                                                                       ; Disable interrupt
663
                             1
                                       .DATA
                                               8
884
                             1
     OODOFD F8
RRE
                             1
                                       CEM
666
     00D0FE *144004
                            LI
                                       CLB
                                               #00000100B, TABSR
                                                                       ; Stop timer A2 count
     00D101 *845804
                            L1
                                       LDM
                                               #00000100B.TA2MR
                                                                         Timer mode, enable pulse output, disable gate function
                                               #00000100B, TASMR
     00D104 *845904
RRR.
                            1.1
                                       LDM
                                                                         Enable pulse output (set P58 to output)
     00D107 *846201
                                       LDM
                                               #00000001B, WOUTMR
                                                                         Disable pulse width modulation, select RTP1
                            L1
     00D10A *84840F
                                               #00001111B, POUTDR1
                                       LIDM
                                                                         Set initial value of pulse output data register 1 (P54,P55,P56,P57)
670
                            L1
     00D10D *14770F
                            LI
                                       CLB
                                               #00001111B, TA2IC
                                                                         Clear timer A2 interrupt request bit
871
672
     00D110 *047701
                            LI
                                       SEB
                                               #0000001B, TA2IC
                                                                       ; Enable timer A2 interrupt (level 1)
673
                             1
674
                             1
                                       .DATA
675
     00D113 D8
                             1
                                       CLM
     00D114 *644A0200
                                       LDM
                                               #0002H.TA2
                                                                       ; Initial output of timer A2
676
                            LI
677
                             1
678
                             1
                                       .DATA
679
     00D118 F8
                                       SEM
                             1
                                               #00000100B.TABSR
680
     00D119 *044004
                            1.1
                                       SER
                                                                       : Start timer A2 count
RR1
     00D11C
                             1 LOOP 1:
682
     00D11C *347708FC
                            L1
                                       BBC
                                               #00001000B,TA2IC,L00P_1; Initial output complete?
683
     00D120 *144004
                            LI
                                       CLB
                                               #00000100B, TABSR
                                                                       ; Stop count
RR4
                             1
                                               .DATA 16
685
                             1
     00D123 D8
RRR
                                       CLM
                             1
     00D124 *644AFF00
R87
                            LI
                                       LDM
                                               #OOFFH,TA2
                                                                        ; Set timer A2 initial value (period:32 #s at 16MHz)
RRR
                             1
                                       .DATA
689
                             1
     00D128 F8
 690
                             1
                                       SEM
     00D129 *147708
                            1.1
                                       CLB
                                               #00001000B.TA2IC
                                                                        : Clear timer A2 interrupt request hit
691
      00D12C *044004
                                       SEB
                                               #00000100B, TABSR
                                                                        ; Start timer A2 count
692
                            L1
     00D12F 58
                                       CLI
                                                                       ; Enable interrupt
693
                             1
R94
                             1
 695
                                       * Hereafter, the contents of the pulse output data register is output to port each time
696
                             1;
                                          timer A2 underflows. The contents of pulse output data register and timer A2 register are
697
                             1;
                                          updated while processing the timer A2 interrupt.
RRR
                             1
699
     00D130 60
                                       PTS
```

(2) With pulse width modulation

This is a setting example for a program that applies pulse width modulation by timer A3 to the contents in pulse output data register 1 and outputs the result to RTP1 (P54, P55, P56, P57) each time timer A2 underflows. Pulse width modulation is performed for pulse output when the contents of the pulse output data register 1 is "1" (refer to page 104 and section "9.5 Pulse motor control application" for information on pulse output port mode).

```
SEQ. LOC.
              OBJ.
                               ...*...1...*..2...*..SOURCE STATEMENT...5...*...6...*...7...*...8...*...9...*..
 703
 704
                             1;
                                        TPulse output port mode J
                                                                                =
 705
                             1;
                                         With pulse width modulation
 706
                             1 ::
 707
                             1;
                                       Pulse output port: RTP1 (ports P54.P55.P58.P57)
 708
                             1;
                                       Timer
                                                        : Timer A2, A3
 709
                                       Mode
                                                          Timer mode (timer A2)
                             1:
                             1;
 710
                                                         : Pulse width modulation mode (timer A3)
 711
                             1;
                                                        : f(XIN)/2
                                       Count source
 712
                             1;
 713 00D131
                             1 SUB_P1_2:
 714 00D131 78
                             1
                                                                        : Disable interrupt
 715
 71R
                             1
                                        .DATA
 717 00D132 F8
                             1
                                       SEM
 718
                             1
 719 00D133 *14400C
                            LI
                                       CLB
                                               #00001100B.TABSR
                                                                        : Stop timer A2 and timer A3 count
 720 00D138 *845804
                            LI
                                       LDM
                                               #00000100B, TA2MR
                                                                        ; Timer mode, enable pulse output, disable gate function
 721 00D139 *645927
                                       LDM
                                                                        ; Pulse width modulation mode (8-bit length)
                            1.1
                                               #00100111B.TA3MR
 722 00D13C *646221
                            L1
                                       LDM
                                               #00100001B, WOUTMR
                                                                        ; Enable pulse width modulation, select RTP1
 723 00D13F *64840F
                            L1
                                       LDM
                                               #00001111B,POUTDR1
                                                                        ; Set initial value of pulse output data register 1
 724
                                                                          (P54,P55,P56,P57)
                             1
 725 00D142 *14770F
                            1.1
                                       CLR.
                                               #00001111B,TA2IC
                                                                        ; Clear timer A2 interrupt request bit
 728 00D145 *14780P
                            Li
                                       CLR
                                               #00001111R.TA3TC
                                                                        : Disable timer AS interrupt
 727
      00D148 *047701
                            LI
                                       SEB
                                               #00000001B, TA2 IC
                                                                        ; Enable timer A2 interrupt (level 1)
 728
                             1
 729
                                        .DATA
                             1
                                               16
 730 00D14B D8
                             1
 731 00D14C *644A0200
                                       LDM
                                               #0002H.TA2
                                                                        : Initial output of timer A2
                            LI
 732
 733
                             1
                                        .DATA
     00D150 P8
 734
                             1
                                       SEM
 735
     00D151 *044004
                            Ll
                                       SEB
                                                #00000100B, TABSR
                                                                        : Start timer A2 count
 736 00D154
                             1 LOOP_2:
      00D154 *347708FC
                            Ll
                                       BBC
                                               #00001000B,TA2IC,LOOP_2; Initial output complete?
 738
     00D158 *144004
                            L1
                                       CLR
                                                #00000100B,TABSR
                                                                        : Stop count
 739
                             1
 740
                             1
                                                .DATA 16
 741 00D15B D8
                                       CLM
                             1
 742 00D15C *644AFF07
                            Ll
                                       LDM
                                               #07FFH,TA2
                                                                        ; Set timer A2 initial value (period:255 \( \mu \)s at 16MHz)
 743 00D160 *644C007F
                            L1
                                       LDM
                                               #7F00H, TA3
                                                                        ; Set timer A3 initial value (period:31.8 \mus at 18MHz.
 744
                             1
                                                                        ; "H" pulse width: 15.8 \mu s at 16MHz)
 745
                             1
 748
                                        .DATA
                             1
 747 00D164 F8
                             1
                                       SEM
 748 00D185 *147708
                            LI
                                       CLB
                                                #00001000B, TA2 IC
                                                                        ; Clear timer A2 interrupt request bit
      00D168 *04400C
 749
                            L1
                                       SER
                                                #00001100B, TABSR
                                                                        ; Start timer A2 and timer A3 count
 750
      00D16B 58
                             1
                                       CLI
                                                                        : Enable interrupt
 751
                             1
 752
                             1:
                                        * Hereafter, the results of pulse width modulation by timer A3 is output to port each time
 753
                             1;
                                           timer A2 underflows. The contents of pulse output data register and each timer register are
 754
                             1;
                                           updated while processing the timer A2 interrupt.
 758 00D16C 60
                                       RTS
                             1
```

9.7.5 Serial I/O modes setting examples

(1) 8-bit UART (1-byte receive)

This is a setting example for a program that receives 1 byte at 8-bit UART of UART1 (refer to page 122 for information on serial I/O).

SEQ.	LOC.	OBJ.			.1	2*SOURC	E STATE	AENTE	·*8*9*
778			1	;=====	******				•
777			1	•	Γ8-bit	UART (1-byte rece	L (svi		:
778			_	;=====					:
779 780			1 1	-	Channel Mode	: UART1 : 8-bit UA	DT.		
780 781			i	•		t length: 1 bit	IK I		
782			i	•	Parity	: None			
783			i	•	Clock	: Internal	(9600b	og)	
784			i			unction : Disabled		,	
785			1	•					
788			1	;	8-bit U	ART (1-byte receiv	e) prog	ramming s	nodel
787			1	;			M37732		
788			1	;		•		+	
789			1					1	
790			1	;		DATA>	RxD1	1	
791			1					l	
782			1	•		<		!	
793			1	•				1	
794 795				;		•	9600bps	•	
796				;			occonha		
797	00D800			SUB_S1:					
798	000000		i	505_511	.DATA	8			
799	00D800	F8	1		SEM	•		: Data lo	ength 8 bits
800		*141440	Li		CLB	#01000000B,P8D			B/RXD1 pin to input mode
801	00D804	*843805	L1		LDM	#00000101B,S1MR		; 8-bit	JART, internal clock, 1 stop bit
802			1					; No par	ity, disable sleep mode
808	00D807	*643C04	L1		LDM	#00000100B,S1CL		; BRG co	int source=f(XIN)/2
804			1					; Select	RTS function
805		* 643919	Li		LDM	#25,S1BRG		; Set va	lue in baud rate register (9815bps at 8MHz)
808	OOD80D	*643D04	LI		LDM	#00000100B,S1CH		; Enable	receive
807				•					
808				;				t become	s "L" (receive enabled) and
809				;	a st	art bit is detecte	æ.		
810				; L1_S1:					
811 812		*343D08FC	Li	r1-21.	BBC	#00001000B,S1CH,I	1 51	· Docaiu	complete (receive completion flag= "1")?
813		*343D8003	LI		BBC	#10000000B,S1CH,I			error (error sum flag)
814		20BAD8	Li		JSR	SUB_ERRO	-		UART receive error processing routine
815				L2_S1:	4	202221110		, ,	
816			Li		LDA	A,S1RB		; Read re	eceive buffer
817		*143D04	L1		CLB	#00000100B,S1CH			receive
818	00D820	60	1		RTS				
819			1	;					

(2) 8-bit UART (1-byte transmit)

This is a setting example for a program that transmits 1 byte at 8-bit UART of UART0 (refer to page 122 for information on serial I/O).

SEQ.	LOC. OBJ.		1*2*\$0U	RCE STATEMENT5*6*7*8*9*
822		1 ;====		
823		1;	Γ8-bit UART (1-byte tra	nsmit) J =
824		1 ;====	*	
825		1;	Channel : UARTO	
826		1;	Mode : 8-bit U	AKT
827 828		1; 1;	Stop bit length: 1 bit	
829		1;	Parity : None Clock : Interna	1 (9600bps)
830		1;		
831		1;	Sleep function: Disable	u
832		1;	8-bit UART (1-byte trans	m:A\ muagramm:ng madal
833		1;	M37732	mit/ bloklamming moder
834		1;	++	
835		1:	1 1	
836		i i	1 TxDO 1> DAT	A
837		1;	1 1	
838		i i	CTSO <+	
839		1;	1 1 1	
840		1;	i i -+- GND	
841		1;	++	
842		1;	9800bps	
843		1;		
844	00D821	1 SUB_S	2:	
845		1	.DATA 8	
846	00D821 F8	1	SEM	; Data length 8 bits
847	00D822 *141401	L1	CLB #0000001B,P8D	; Set P80/CTS0 pin to input mode
848	00D825 *643005	L1	LDM #00000101B,S0MR	; 8-bit UART, internal clock, 1 stop bit
849		1		; No parity, disable sleep mode
850	00D828 *643400	L1	LDM #0000000B,SOCL	; BRG count source=f(XIN)/2
851		1		; Select CTS function
852	00D82B *643119	Li	LDM #25,SOBRG	; Set value in baud rate register (9815bps at 8MHz)
853	00D82E *643501	Li	LDM #0000001B,S0CH	: Enable transmit
854	00D831 *A582	1	LDA A,T_DATA	; Read transmit data (T_DATA)
855	00D833 *8532	L1	STA A,SOTB	; Transmit data→transmission buffer
856	00D835 *143501	Li	CLB #00000001B,S0CH	; Disable transmit
857	00D838 60	1	RTS	

(3) 8-bit UART (n-byte transmit)

This is a setting example for a program that transmits n bytes at 8-bit UART of UART0 (refer to page 122 for information on serial I/O).

```
....*...1....*...2....*...SOURCE STATEMENT....5....*...6....*...7....*...8....*...9....*...
           OBJ.
SEO. LOC.
861
                                 Γ8-bit UART (n-byte transmit) J
862
                        1;
                        883
                                 Channel : UARTO
                        1;
                                 Mode
                                             : 8-bit UART
 865
                        1;
                                 Stop bit length: 1 bit
 888
                        1;
                                 Parity : None
 887
                        1;
                                 Clock
                                              : Internal (9800bps)
 868
                        1;
                                 Sleep function: Disabled
 869
                        1;
 870
                        1;
                         1;
                                 8-bit UART (n-byte transmit) programming model
 871
                                 M37732
                        1;
 872
                                 +----+
                         1;
                                 1
 874
                        1;
                                 | TxDO |----> DATA
 875
                         1;
 876
                         1;
                                 1
                         1;
 877
                                1
                                       _ |
 878
                         1;
                                 1 CTSO 1<---- RTS
 879
                        1;
                                 1
                                      .
 880
                         1;
 881
                         1;
                                  9600bps
                         1:
 882
 883
                               Prepare transmit
 884
                         1;
 885
                         1;-
 886
                         1;
 887 00D839
                        1 SUB_S3:
                                 .DATA 8
 888
                        1
                                 .INDEX 8
 889
                        1
 890 00D839 E230
                        1
                                 SEP
                                                            ; Data length, index register length 8 bits
                                        m.x
     00D83B *141401
                                 CLB
                                        #00000001B,P8D
                                                            ; Set P80/CTS0 pin to input mode
 891
                        L1
                                                            ; 8-bit UART, internal clock, 1 stop bit
 892 OOD83E *643005
                        1.1
                                 LDM
                                        #00000101B.SOMR
 893
                        1
                                                            ; No parity, disable sleep mode
                                                           ; BRG count source=f(XIN)/2
                                        #0000000B,SOCL
     00D841 *643400
                                 I.DM
 894
                        L1
                                                            ; Select RTS function
 895
                        1
                                                             ; Set value in baud rate register (9615bps at 8MHz)
 896 00D844 *643119
                        L1
                                 LDM
                                        #25,SOBRG
                        L1
                                        #00000001B,S0CH
                                                            : Enable transmit
     00D847 x643501
                                 LDM
 897
                        1;
 292
 899
                         1 ;-----
                                 Operate transmit
 900
                        1;
 901
                         1 ;----
 902
                         1;
 903 00D84A A200
                         1
                                 LDX
                                        #0
 904 00D84C
                         1 L1_S3:
 905 00D84C *B582
                        1
                                 LDA
                                        A,T_DATA,X
                                                           ; Read transmit data
                                                             ; Transmit data→transmission buffer
 906 00D84E *8532
                        L1
                                  STA
                                        A.SOTB
                        1 L2_S3:
 907
     00D850
 908 00D850 *343502FC
                                        #00000010B,SOCH,L2_S3 ; Transmission buffer empty flag= "1"?
                                  BBC
                        L1
 909 00D854 E8
                        1
                                  INX
                                                             ; Compare with transfer data count (DAT_CNT)
 910 00D855 *E480
                        1
                                  CPX
                                        DAT CNT
 911 00D857 D0F3
                        LI
                                 BNE
                                        L1_S3
                                                             ; Continue data transmit?
 912
                         1;
 913
                         1 :-----
 914
                        1:
                                 Complete transmit
 915
 91R
                        1;
     00D859 *143501
                                 CLB
                                        #00000001B,SOCH
                                                           ; Disable transmit
 917
                        L1
 918
                         1;
 919 00D85C 60
                                  RTS
```

(4) Clock synchronous (1-byte receive)

This is a setting example for a program that receives 1 byte at clock synchronous of UART1 (refer to page 122 for information on serial I/O).

SEQ.	LOC.	OBJ.		*	1*.	2*SOURCE STAT	EMENT5*8*7*8*9*
924			1	;======		=======================================	32552 2338
925			1	;	FClock	synchronous (1-byte rece	ive)] =
926			1	;=====		77 503 503 50 50 50 50 50 50 50 50 50 50 50 50 50	
927			_	;	Channel:		
928				:		Clock synchronous	
929 930				•	Clock	External	
931				;	Clock of	nchronous (1-byte receiv	a) Twagmamming model
932				;	M37732	inclinations (1-nyte receiv	c) brogramming model
933					+	••	
934				•		<	
935				;	1	i	
936				;	I CLK1	I < CLOCK	
937			1	;	I	1	
938			1	;	RTS1	1> CTS	
838			1	;	1	I	
940				;	+	•+	
941				;			
942	00D85D			SUB_S4:	D4.004	•	
943	000000	DO	1		.DATA	8	A Barra Laurell A harri
944 945	00D85D	*141480	1 L1		SEM CLB	#01100000B,P8D	; Data length 8 bits ; Set P86/RXD1, P85/CLK1 pins to input mode
946		*643809	LI		LDM	#00001001B,S1MR	; Select clock synchronous, external clock
947		*843C04	LI		LDM	#00001001B,S10L	: Select RTS function
948		*843A55	LI		LDM	#55H,S1TB	; Set transmit dummy data
948	000001	-010100		:	LID!	#OOR JOI ID	, bot of attempt daming data
950				;	፠ With	clock synchronous serial	I/O. the transmitter
951				;		be operated even if only	
952				;			
953	00D86A	*643D05	LI		LDM	#00000101B,S1CH	; Enable receive/enable transmit
954			1	. ;			
955			1	. ;	፠ Here	after, receive operation	starts when synchronous clock
956				. ;	is i	nput to CLK1 pin.	<i>t</i>
957				;			
958	00D86D			L1_S4:			
959		*343D08FC	LI		BBC	#00001000B,S1CH,L1_S4	; Receive completion flag= "1"?
960		*343D1003	LI		BBC	#00010000B,S1CH,L2_S4	; Overrun error?
962	00D878	20C1D8	L		JSR	SUB_ERR1	; Jump to clock synchronous error processing routine
963	00D878	*AEQE	Li	L2_S4:	LDA	A,S1RB	; Read received result
964		*143D05	Li		CLB	#00000101B,S1CH	; Disable receive/disable transmit
965	JUDGIN	-140000		:	CLD	#000001010131011	DISCOLO 1000140/ GISCOLO DI GISCOLO
966	00D87D	60	1		RTS		
550	300010			•			

(5) Clock synchronous (1-byte transmit)

This is a setting example for a program that transmits 1 byte at clock synchronous of UARTO (refer to page 122 for information on serial I/O).

SEQ.	LOC. OBJ.	*.	1*	2*SOURC	E STATEMENT5*6*7*8*9*
971		1 ;====	.222222		=======================================
972		1;	rC1 ock	synchronous (1-byt	e transmit) J =
973 974		1 ;=====	Channal	: UARTO	14013542222222
975		1;		: Clock synchronous	
976		1;		: Internal (2Mbps)	
977		i ;	CIOUR	· Intollial (Minba)	
978		1;	Clock s	ynchronous (1-byte	transmit) programming model
979		1;	M37732		
980		1;	+	-+	
981		1;	ı	1	
982		1;	1 TxDC	1> DATA	
983		1;	ı	1	
984		1;) > CLOCK(2M	lbps)
985		1;	١		
986		1;) I<+	
987		1;	1	1 , 1	
988		1;	ı	1 -+- GND	
989 990		1;	+	+	
991	00D87E	1;			
992	000876	1 SUB_S5	.DATA	8	
993	00D87E F8	1	SEM	0	; Data length 8 bits
994	00D87F *141401	L1	CLB	#0000001B,P8D	; Set P80/CTSO pin to input mode
995	00D882 *643001	Li	LDM	#0000001B,F8B	; Clock synchronous, internal clock
998	00D885 *843400	Li	LDM	#0000000B,SOCL	; BRG count source=f(XIN)/2
997		1			; Select CTS function
998	00D888 *643100	L1	LDM	#0.SOBRG	; Set value in baud rate register (2Mbps at 8MHz)
999	00D88B *643501	Li	LDM	#0000001B,SOCH	; Enable transmit
1000	00D88E *A582	1	LDA	A,T_DATA	; Read transmit data (T_DATA)
1001	00D890 *8532	L1	STA	A,SOTB	; Transmit data→transmission buffer
1002	00D892 *143501	L1	CLB	#0000001B,SOCH	; Disable transmit
1003		1;			
1004	00D895 60	1	RTS		

(6) Clock synchronous (n-byte transmit)

This is a setting example for a program that transmits n bytes at clock synchronous of UART0 (refer to page 122 for information on serial I/O).

```
SEQ. LOC.
           OBJ.
                          ...*..1...*..2...*..SOURCE STATEMENT...5...*...8...*...7...*...8...*...9...*...
1008
1009
                        1;
                                「Clock synchronous (n-byte transmit)」 =
                        1010
                                 Channel: UARTO
1011
                        1;
                                 Mode : Clock synchronous
1012
                        1;
                                 Clock : Internal (2Mbps)
1013
                        1;
1014
                        1:
1015
                        1;
                                 Clock synchronous (n-byte transmit) programming model
1016
                        1;
                                 M37732
1017
                        1;
1018
                        · 1 ;
                                 I TxDO I----> DATA
1019
                        1:
                                 1
                                       - 1
1020
                                 I CLKO I----> CLOCK(2Mbps)
                        1;
1021
                                 1 ____ 1
                        1;
                                 1 CTSO 1<----- RTS
1022
                        1;
1023
                        1;
                                      - 1
1024
                        1;
1025
                         1;
1026
                        1:----
1027
                         1;
                                Prepare transmit
1028
                        1 ;-------
1029
                        1:
                        1 SUB_S6:
1030 00D896
                                 .DATA 8
1031
                        1
1032
                        1
                                 .INDEX 8
1033 00D896 E230
                                 SEP
                                                            ; Data length, index register length 8 bits
                        1
                                        x,m
                                                            ; Set P80/CTS0 pin to input mode
1034 00D898 *141401
                        L1
                                 CLB
                                        #00000001B.P8D
                                                            ; Clock synchronous, internal clock
1035 00D89B *643001
                        L1
                                 LDM
                                        #00000001B,SOMR
1036 00D89E *643400
                        L1
                               LDM
                                        #0000000B.SOCL
                                                             ; BRG count source=f(XIN)/2
                                                             ; Select CTS function
1037
                        1
                                        #0,SOBRG
1038 00D8A1 *643100
                        LI
                                 LDM
                                                             ; Set value in baud rate register (2Mbps at 8MHz)
1039 00D8A4 *643501
                                 LDM
                                        #00000001B,SOCH
                                                             : Enable transmit
                        L1
1040
                        1:
1041
                         1 :----
1042
                         1;
                                 Transmit data
1043
                         1 :-----
1044
                         1;
1045 00D8A7 A200
                                  LDX
1046 00D8A9
                         1 L1 SB:
1047 00D8A9 *B582
                         1
                                  LDA
                                        A,T_DATA,X
                                                             ; Read transmit data
1048 00D8AB *8532
                                                             ; Transmit data→transmission buffer
                        Ll
                                  STA
                                        A, SOTB
                        1 L2_S6:
1049 00D8AD
1050 00D8AD *343502FC
                                  BBC
                                        #00000010B,SOCH,L2_S8 ; Transmission buffer empty flag= "1"?
                        L1
1051 00D8B1 E8
                                  INX
                         1
                                        DAT_CNT
                                                             ; Compare with transfer data count (DAT_CNT)
1052 00D8B2 *E480
                         1
                                  CPX
1053
     00D8B4 D0F3
                        L1
                                  BNE
                                        L1_S8
                                                             ; Continue data transmit?
1054
                        1:
1055
1056
                                 Complete transmit
                         1;
1057
                         1;-
1058
                         1;
1059 00D8B6 *143501
                                  CLB
                        L1
                                        #0000001B,S0CH
                                                           ; Disable transmit
                         1;
1060
1061 00D8B9 60
                                  RTS
                         1
```

(7) Error processing

This is a setting example for a program that clears the error flag by setting the receive enable bit to "0" (receive disabled) after error processing for UART receive or clock synchronous receive and then enables the reception again (refer to page 122 for information on serial I/O).

SEQ.	LOC.	OBJ.		*1	2*SOURCE	STATE	MENT5*6*7*8*9*						
1065			1	;===========		=====	******						
1068			1	; Ferror	processing J	=							
1067			1	;==========		=====							
1068			1	;									
1069			1	;									
1070			1	; UART re	ceive error processi	ng =							
1071			1	;	*								
1072			1	;									
1073	OOD8BA		1	SUB_ERRO:									
1074			1	;	:	;							
1075			1	;	:	;	Check error type						
1076			1	;	:	;	(overrun, framing, parity)						
1077			1	;	:	;	Each error processing						
1078			1	;	:	;							
1079			1	;									
1080	OOD8BA	*143D04	L1	CLB	#00000100B,S1CH	;	Disable receive						
1081			1			;	(Clear error flag)						
1082	OOD8BD	*043D04	L1	SEB	#00000100B,S1CH	;	Enable receive						
1083	00D8C0	60	1	RTS									
1084			1	;									
1085			1	;									
1086			1	; Clock s	synchronous receive e	rror p	rocessing =						
1087			1	;									
1088			1	;									
1089	00D8C1		1	SUB_ERR1:									
1090			1	;	:	;							
1091			1	;	•	;	Overrun error processing						
1092			1	;	:	;							
1093			1	;	:	;							
1094			1	;									
1095	00D8C1	*143D04	LI	CLB	#00000100B,S1CH	;	Disable receive						
1096			1		•	;	(Clear error flag)						
1097	00D8C4	*043D04	L1	SEB	#00000100B,S1CH	;	Enable receive						
1098			1	;	•	-							
1099	00D8C7	80	1	RTS									

9.7.6 A-D conversion modes setting examples

(1) One-shot mode

This is a setting example for a program that performs an A-D conversion of input voltage to the analog input pin ANo with an internal trigger which is generated by setting the A-D conversion start flag to "1" (refer to page 158 for information on A-D converter).

SEQ.	LOC.	OBJ.	*	1*	2*SOURCE S	TATEMENT5*8*7*8*9*
1115			1 ;=====			
1116			1;	ΓA-D c	onversion (one-shot mo	de)」 =
1117			1 ;=====	======		
1118			1;	A-D con	version mode : One	-shot mode
1119			1;	Analog	input pin : ANO	
1120			1;	Trigger	: Int	ernal trigger
1121			1;	A-D con	version frequency: f(X	IN)/4
1122			1;			
1123	00E000		1 SUB_AD1	:		
1124			1	.DATA	8	
1125	00E000	F8	1	SEM		; Data length 8 bits
1128	00E001	*141101 l	.1	CLB	#00000001B,P7D	; Set P70/ANO pin to input mode
1127	00E004 3	*641E80 I	.1	LDM	#1000000B,ADCON	; One-shot mode, internal trigger,
1128			1			; A-D conversion frequency=f(XIN)/4
1129	00E007	*14700F I	.1	CLB	#00001111B,ADIC	; Clear A-D interrupt request bit, disable A-D interrupt
1130	00E00A	*041E40 I	.1	SEB	#0100000B,ADCON	; Start A-D conversion
1131			1;			
1132			1;	※ Inte	rrupt request bit is s	et to "1" when A-D conversion of ANO pin completes.
1133			1;			
1134	00E00D		1 L_AD1:			
1135	00E00D :	*347008FC I	.1	BBC	#00001000B,ADIC,L_ADI	; A-D conversion complete (interrupt request bit= "1")?
1136	00E011	*147008 I	.1	CLB	#00001000B,ADIC	; Clear A-D interrupt request bit
1137	00E014	*A520 I	.1	LDA	A, ADO	; Read conversion result (A-D register 0)
1138	00E016	60	1	RTS		

(2) Repeat mode

This is a setting example for a program that repeatedly performs A-D conversion of input voltage to the analog input pin AN₁ with an internal trigger which is generated by setting the A-D conversion start flag to "1" (refer to page 158 for information on A-D converter).

SEQ.	LOC. OBJ.	*	1*	2*SOURCE	STATEMENT5*8*7*8*9*							
1141		1 ;====:			************							
1142		1;	ΓA-D conv	version (repeat mod	de) J =							
1143		1 ;=====										
1144		1;	A-D conve	rsion mode : Re	epeat mode							
1145		1;	Analog in	put pin : Al	V1							
1148		1;	Trigger	: In	nternal trigger							
1147		1;	A-D conve	rsion frequency: f	(XIN)/4							
1148		1;										
1149	00E017	1 SUB_A	D2:									
1150		1	.DATA 8									
1151	00E017 F8	1	SEM		; Data length 8 bits							
1152	00E018 *141102	L1	CLB #	00000010B,P7D	; Set P71/AN1 pin to input mode							
1153	00E01B *641E89	L1	LDM #	10001001B,ADCON	; Repeat mode, internal trigger,							
1154		1			; A-D conversion frequency=f(XIN)/4							
1155	00E01E *041E40	L1	SEB #	01000000B,ADCON	; Start A-D conversion							
1156		1;										
1157		1;			onversion (28.5 μ s at 8MHz), the latest							
1158		1;	conver	sion result can be	obtained by reading A-D register 1 at any timing.							
1159		1;										
1160	00E021 60	1	RTS									

(3) Single sweep mode

This is a setting example for a program that sequentially performs A-D conversion of input voltage to the analog input pins AN_0 - AN_5 , starting from AN_0 , with an external trigger which is generated by changing the input level to $\overline{AD_{TRG}}$ pin from "H" to "L" with the A-D conversion start flag set to "1". A-D conversion is stopped when all selected pins (AN_0 - AN_5) are converted (refer to page 158 for information on A-D converter).

```
SEQ. LOC.
             OBJ.
                              ...*...1...*...2...*....SOURCE STATEMENT....5...*....6....*....7....*....8....*...9....*...
1163
                           1 ;=
1164
                                      TA-D conversion (single sweep mode) J =
                           1;
                           1 ;========
1185
                                                             : Single sweep mode
1166
                                     A-D conversion mode
                           1;
                                                             : ANO-AN5
1167
                           1;
                                     Analog input pin
1168
                           1;
                                     Trigger
                                                             : External trigger
                                     A-D conversion frequency: f(XIN)/4
1169
                           1:
1170
                            1:
1171 00E022
                            1 SUB_AD3:
1172
                           1
                                     .DATA
                                             8
                                                                     ; Data length 8 bits
1173 00E022 F8
                           1
                                     SEM
                                                                     ; Set ANO-AN5, ADTRG pins to input mode
1174 00E023 *1411BF
                                     CLB
                                             #10111111B,P7D
                          L1
                                                                     ; Select ANO-AN5 pin for sweep
1175 00E026 *641F02
                          L1
                                     LDM
                                             #00000010B, ADSPS
                                     LDM
                                             #10110000B, ADCON
                                                                      Single sweep mode, external trigger,
1178 00E028 *641EB0
                          L1
1177
                                                                      A-D conversion frequency=f(XIN)/4
                                                                     : Clear A-D interrupt request bit, disable A-D interrupt
L1
                                     CLB
                                             #00001111B,ADIC
1179 00E02F *041E40
                                     SEB
                                             #0100000B,ADCON
                                                                     ; Enable A-D conversion
                           L1
                            1;
1180
1181
                           1;
                                      * A-D conversion starts at falling edge input to ADTRG pin.
1182
                            1;
                           1 L_AD3:
1183 00E032
1184 00E032 *347008FC
                           Li
                                      BBC
                                             #00001000B, ADIC, L_AD3 ; Sweep complete (interrupt request bit= "1" )?
1185
     00E038 *147008
                           L1
                                     CLB
                                             #00001000B, ADIC
                                                                     ; Clear A-D interrupt request bit
                           1;
1188
                            1;
                                      * Conversion result can be obtained by reading A-D registers 0-5.
1187
                                         Then A-D conversion is resumed when falling edge is input to ADTRG pin.
1188
                            1;
                                         Clear A-D conversion start flag to "0" if reconversion is not
                            1:
1189
                                         necessary.
1190
                            1;
1191
                            1;
1192 00E039 80
                                      RTS
```

(4) Repeat sweep mode

This is a setting example for a program that sequentially performs A-D conversion of input voltage to the analog input pins AN₀-AN₇, starting from AN₀, with an internal trigger which is generated by setting the A-D conversion start flag to "1" (refer to page 158 for information on A-D converter).

```
...*...1...*...2....*...SOURCE STATEMENT....5....*...8....*...7....*...8....*...9....*...
SEQ. LOC.
            OBJ.
1195
                         1196
                         1:
                                   [A-D conversion (repeat sweep mode)] =
1197
                         1198
                                  A-D conversion mode
                                                       : Repeat sweep mode
                         1;
1199
                                  Analog input pin
                                                       : ANO-AN7
                         1;
                                                       : Internal trigger
1200
                         1;
                                  Trigger
1201
                         1;
                                  A-D conversion frequency: f(XIN)/4
1202
                         1;
1203 00E03A
                         1 SUB_AD4:
1204
                         1
                                  .DATA 8
1205 00E03A F8
                                                              ; Data length 8 bits
                                  SEM
                         1
LDM
                                         #00H,P7D
                                                              ; Set ANO-AN7 pins to input mode
                        L1
     00E03E *641F03
                                                              ; Select ANO-AN7 pin for sweep
                                  LDM
1207
                        L1
                                         #00000011B,ADSPS
1208
     00E041 *641E98
                        L1
                                  LDM
                                         #10011000B.ADCON
                                                              : Repeat sweep mode, internal trigger,
                                                              ; A-D conversion frequency=f(XIN)/4
1209
                         1
                                         #0100000B,ADCON
                                                              ; Start A-D conversion
1210 00E044 *041E40
                        L1
                                  SER
1211
                         1;
1212
                                  \divideontimes After the first A-D sweep (228 \mus at 3MHz), the latest
                         1;
1213
                         1;
                                     conversion result can be obtained by reading A-D registers 0-7
1214
                         1;
                                     at any timing.
1215
                         1;
1216 00E047 60
                                  RTS
```

9.7.7 Interrupt processing examples(1) Interrupt setting example

This is a setting example for a program that generates an $\overline{INT_1}$ interrupt request when a falling edge is input to INT1 pin (refer to page 40 for information on interrupts).

SEQ.	LOC. OBJ.		*1	*2*SOURCE	STATEMENT5*8*7*8*9*
1229		1	;=========		
1230		1	; Interr	ipt setting example	=
1231		1	;==========		=========
1232		1	;		
1233		1	; In ord	er to execute an inter	rupt, the I flag
1234		1	; must b	cleared within the m	ain routine and
1235		1	; interr	upt priority level mus	t be set to level 1
1236		1	; or gre	ater in each interrupt	control register.
1237		1	;		
1238	00E800 78	1	SEI		; The I flag is initialized to "1" after reset.
1239		1	;		
1240		1	;		
1241		1	.DATA	8	
1242	00E801 F8	1	SEM		
1243	00E802 *14100	08 L1	CLB	#00001000B,P6D	; Set P63/INT1 pin to input mode
1244	00E805 *147E0	OF L1	CLB	#00111111B, INT1IC	; Clear INT1 interrupt request bit, falling edge is effective
1245	00E808 *047E0	02 L1	SEB	#00000010B, INT 1 IC	; Set INT1 interrupt priority level to level 2
1246	00E80B 58	1	CLI		; Enable interrupt
1247		1	;		
1248		1	; × Her	eafter, INT1 interrupt	request bit is set to "1" with falling
1249		1	; edg	e of input signal to I	NT1 pin.

(2) Interrupt processing example (when memory space is 64K bytes or less.)

This is an example of a program that must be executed within an interrupt service routine. The contents of each register is stored to stack in 16-bit length before starting interrupt processing. When returning from the interrupt processing to the main routine, the stored registers are restored in 16-bit length before executing the RTI instruction (refer to page 40 for information on interrupts).

SEQ.	LOC.	OBJ.		*1*	.2*SOURCE STA	TEMENT5*6*7*8*9*
1253						
1254			1;	-	outine processing exa	
1255			1;		space is 64K bytes o	_
1256			1;		bank need not be chan	ged) =
1257			- ,			
1258	000000		1;	ATTO DUDT 1.		
1259 1260	00E80C			VTERRUPT_1:		
1261			1;	Store regi	ctorc	=
1262			1;	Store regi	2101.2	
1263			1;			
1264			i,	.DATA	16	; Register model declaration
1265			ī	. INDEX	16	, 130.223
1266	00E80C	C230	ī	CLP	m, X	; Data length, index register length 16 bits
1267	00E80E	EBOD	i	PSH	X,Y,A	; Store registers
1268			1;			
1269			1	.DATA	8	; Change register model
1270			1	. INDEX	8	
1271	00E810	E230	1	SEP	m,x	; Data length, index register length 8 bits
1272			1;			
1273			1;	:		;
1274			1;	:		; Interrupt processing
1275			1;	:		; :
1276			1;			
1277		1	1;			
1278			1;	Restore re	gisters	=
1279			1 ;			
1280			1;			
1281			1	.DATA	16	; Change register model
1282		****	1	. INDEX	16	A. D. a. A. and A.
1283	00E812	C230	1	CLP	m,x	; Data length, index register length 16 bits
1284	00E814	FROD	1	PUL	X,Y,A	; Restore registers X, Y, A
1285 1286			1;			
1286			1;		interrupt processing	 -
1288			1;		Interrupt processing	-
1289			1;			
1290	00E816	40	1	RTI		; Return to processing before interrupt
1291	300010		i;			, meaning to produce the state of the state
1292			1;		PG, and PC are resto	red automatically to their values
1293			1;		the interrupt with th	

(3) Interrupt processing example (when memory space exceeds 64K bytes.)

This is an example of a program that must be executed within an interrupt service routine. When the memory space exceeds 64K bytes, data bank register must also be stored, set, and restored in addition to the processing for "(2) when memory space is 64K bytes or less" (refer to page 40 for information on interrupts).

SEQ.	LOC.	OBJ.		1*2	2*SOURCE STA	TE	MENT5*6*7*8*9*
1296 1297 1298 1299			1; 1; 1;	Interrupt ro When memory (When data b	outine processing ex space exceeds 64K b bank is changed)	am Yt	ple 2 = es = =
1300 1301			1;====			==	=======
1302	00E817		1 INTER	RUPT_2:			;
1303			- •				
1304			1;	Store regist		Z	
1305 1306			1;				
1307			1	.DATA	16	:	Register model declaration
1308			1	. INDEX	16	ĺ	
1309	00E817	C230	1	CLP	m,X	;	Data length, index register length 16 bits
1310	00E819	EBOD	1	PSH	X,Y,A	;	Store registers
1311	00E81B	8B	1	PHT			Store data bank register
1312			1	.DATA	8	;	Change register model
1313 1314	00E81C	E230	1	. INDEX SEP	8 m,x		Data length, index register length 8 bits
1315	008910	E200	1	.DT	012H		Declare data banks used for interrupt processing
	00E81E	89C212	i	LDT	#012H		Set data bank register used for interrupt processing
1317			1;			•	
1318			1;	:		;	:
1319			1;	:		;	Interrupt processing
1320			1;	:		;	:
1321			1;				
1322 1323			1;		·		
1324				Restore reg	.s.ers 		•
1325			1;				
1326	00E821	AB	1	PLT		;	Restore data bank register
1327			1	.DATA	16		Change register model
1328			1	. INDEX	16		
1329	00E822	C230	1	CLP	m,X	;	Data length, index register length 16 bits
1330	00E824	FBOD	1	PUL	X,Y,A	;	Restore registers X, Y, A
1331			1;				
1332 1333			1;	Doduum from :			
1334			1;		nterrupt processing	<u>-</u>	
1335			1;				
1338	00E826	40	1	RTI		:	Return to processing before interrupt
1337		•	1;			•	
1338			1;	፠ The PS,	PG, PC are restored	au	tomatically to their values
1339			1;	before t	he interrupt with th	e	RTI instruction.

9.7.8 Watchdog timer setting examples

(1) Watchdog timer write routine

This is a setting example for a program that sets "FFF16" in watchdog timer when there is a write operation to the watchdog timer. This is used to detect program runaway (refer to page 172 for information on watchdog timer).

SEQ.	LOC. OF	3 J.	*1*	2*	source statement5*6*7*8*9*
1354		1	;===========		
1355		1	; [Watch	dog timer writ	ite routine」 =
1356		1	;======================================		
1357	00F000	1	WDT_SET:		
1358	00F000 08	3 1	PHP		; Store PS
1359	00F001 F8	3 1	SEM		; Data length 8 bits (Note)
1360	00F002 *85	560 L1	STA	A, WDT	; Write to watchdog timer
1361	00F004 28	3 1	PLP		; Restore PS
1362	00F005 60) 1	RTS		
1363		1	;		
1364		1	: Note: The add	ress following	ng the watchdog timer
1365		1	; contain	s the watchdo	og timer frequency
1366		1	; select	on flag. There	refore, be careful not
1367		1	; to char	nge the value	when accessing the
1368		1	; watchde	og timer in 18	B-bit unit.

(2) Watchdog timer interrupt processing example

This is a setting example for a program that performs a software reset when a watchdog timer interrupt occurs (refer to page 172 for information on watchdog timer).

SEQ.	LOC.	OBJ.		*1*	2*	.SOURCE STA	TEMENT	5 *	.6	. *	.7 .	8	3	*	.9	.*
1371			1	;==========		========										
1372			1	; Watchdog ti	mer interrupt	processing	example =									
1373			1	;==========												
1374	00F006		1	WATCH_DOG:												
1375			1	.DATA	8											
1376	00F006	F8	1	SEM			;									
1377	00F007	*045E08	L1	SEB	#00001000B,P	MR	; Softwar	e reset								
1378	00F00A	40	1	RTI												

9.7.9 Software timer setting examples


This is a setting example of a program that generates 10µs and 50µs waits without using a timer. These waits depend on the external clock input frequency and the address/data bus usage. This example assumes 8MHz external clock input frequency, 16-bit external bus width, and no wait.

SEQ.	LOC.	OBJ.	•••	*1*2	*SOURCE ST	STATEMENT5*6*7*8*9*	
1398			1 :==				
1399			1;	10 µs wait ro	ıtine	=	
1400			1 ;==				
1401			1;	f(XIN)=8MHz	1 ¢cyc=250ns	3	
1402			1;				
1403	00F800		1 WI7	T10:			
1404			1	.DATA 8			
1405	00F800	F8	1	SEM		; 2 φcyc	
1406	00F801	894920	1	RLA #32		; 6+32 φcyc	
1407			1			;	
1408			1			; Total 40 φcyc	
1409			1;				
1410			1 ;==	=======================================			
1411			1;	50 μs wait ro	utine	=	
1412			1 ;==				
1413			1;	f(XIN)=8MHz	1 ¢ cyc=250ns	5	
1414			1;				
1415	00F804		1 WIT				
1416			1	.DATA 8			
1417	00F804		1	SEM		; 2 φcyc	
1418	00F805	8949C0	1	RLA #192		6+192 φcyc	
1419			1			;	
1420			l			; Total 200 φcyc	

9.7.10 Interrupt vector table setting example

Interrupt vector setting examples are shown below. Set the branch address of appropriate interrupt at the interrupt vector address (refer to page 40 for information on interrupts).

SEQ.	LOC.	OBJ.		*1*2*	SOURCE STATEMENT5*8*7*8*9*
1454				; ==== ================================	
1455				; Interrupt vector	table =
1456				; ==== ================================	2 4 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5
1457				;	
1458				.SECTION V	ECTOR_AREA
1459				.ORG OFFD6H	
1460	OOF FDB	0000	L	.WORD INT_AD	; A-D conversion interrupt vector
1461	00FFD8	0000	L	.WORD INT_S1T	; UART1 transmission interrupt vector
1462	OOF FDA	0000	L	.WORD INT_S1R	; UART1 receive interrupt vector
1463	OOFFDC	0000	L	.WORD INT_SOT	; UARTO transmission interrupt vector
1464	OOFFDE	0000	L	.WORD INT_SOR	; UARTO receive interrupt vector
1465	OOF FEO	0000	L	.WORD INT_TB2	; Timer B2 interrupt vector
1466	OOF FE2	0000	L	.WORD INT_TB1	; Timer B1 interrupt vector
1467	OOF FE4	0000	L	.WORD INT_TBO	; Timer BO interrupt vector
1468	OOF FEB	0000	L	.WORD INT_TA4	; Timer A4 interrupt vector
1469	OOF FE8	0000	L	.WORD INT_TA3	; Timer A3 interrupt vector
1470	OOFFEA	0000	L	.WORD INT_TA2	; Timer A2 interrupt vector
1471	OOFFEC	0000	L	.WORD INT_TA1	; Timer Al interrupt vector
1472	OOF FEE	0000	L	.WORD INT_TAO	; Timer AO interrupt vector
1473	OOF FFO	0000	L	.WORD INT2	; INT2 interrupt vector
1474	00FFF2	0000	L	.WORD INT1	; INT1 interrupt vector
1475	OOF FF4	0000	L	.WORD INTO	; INTO interrupt vector
1476	OOF FF6	0000	L	.WORD INT_WDT	; Watchdog timer interrupt vector
1477	00FFF8	0000	L	.WORD RESERVED	; (Reserved area)
1478	OOFFFA	0000	L	.WORD INT_BRK	; BRK instruction interrupt vector
1479	OOF FFC	0000	L	.WORD INT_DIVO	; Zero divide interrupt vector
1480	OOFFFE	C000	L	.WORD INITIAL	; Reset vector
1481				;	
1482	,			.END	



APPENDIX

Appendix 1. SFR area memory map

Appendix 2. Control registers

Appendix 3. Stop, wait, one-wait, Ready, Hold state

Appendix 4. Package outlines

Appendix 5. Setting example of unused pins

Appendix 6. Print foot pattern examples Appendix 7. System development precautions

Appendix 8. M66800SP/FP

Appendix 9. Machine instructions

Appendix 10. Instruction code table

Appendix 1. SFR area memory map

Address (Hexadecimal nota	Registers	Access	
000000			RO ··· Read only
000001			WO ··· Write only
000002			RW ··· Read/Write
000003			? ······ Impossible to write,
000004			and undefine at reading 0 ······· Impossible to write,
000005			and fixed to "0" at reading
000006			•
000007			
000008			
000009			
00000A	Port P4 register	RW	
00000B	Port P5 register	RW	
00000C	Port P4 direction register	RW	
00000D	Port P5 direction register	RW	
00000E	Port P6 register	RW	
00000F	Port P7 register	RW	} M37730 group dose not have this register.
000010	Port P6 direction register	RW	
000011	Port P7 direction register	RW	} M37730 group dose not have this register.
000012	Port P8 register	RW	
000013	·		
000014	Port P8 direction register	RW	
000015			
		<u> </u>	
00001D		 	
00001E	A-D control register	RW	b7 b6 b5 b4 b3 b2 b1 b0
00001F	A-D sweep pin selection register		? ? ? ? ? ? ? RW RW
000020	A-D register 0	RO	
000021		<u> </u>	M37730 group dose not have these registers.
000022	A-D register 1	RO	4
000023		-	
000024	A-D register 2	RO	1 7
000025			-

Address (Hexadecimal not	<u> </u>	Access	
000026	A-D register 3	PO	
000027	A-D register 3	RO	
000028	A-D register 4	RO	
000029	The regional	1.0	M37730 group dose not have these registers.
00002A	A-D register 5	RO	in the state of th
00002B	- 3	110	
00002C	A-D register 6	RO	
00002D			
00002E	A-D register 7	RO	
00002F			
000030	UART0 transmit/receive mode register	RW	
000031	UART0 baud rate register	WO	
000032	UART0 transmission L	14/0	
000033	buffer register H	WO	b7 b6 b5 b4 b3 b2 b1 b0
000034	UART0 transmit/receive control register 0	>	? ? ? RO RW RW RW
000035	UART0 transmit/receive control register 1	-	RO RO RO RO RW RO RW
000036	LIART0 receive buffer register	RO	b7 b6 b5 b4 b3 b2 b1 b0
000037	··UART0 receive buffer register ·····	•	0 0 0 0 0 0 RO
000038	UART1 transmit/receive mode register	RW	
000039	UART1 baud rate register	WO	Mozzo
00003A	UART1 transmission L	14/0	M37730 group dose not have these registers.
00003B	buffer register H	wo	b7 b6 b5 b4 b3 b2 b1 b0
00003C	UART1 transmit/receive control register 0		? ? ? ? RO RW RW RW
00003D	UART1 transmit/receive control register 1	→	RO RO RO RO RW RO RW
00003E	L	RO	b7 b6 b5 b4 b3 b2 b1 b0
00003F	··UART1 receive buffer register — H		0 0 0 0 0 0 0 RO
000040	Count start flag	RW	*1
000041			b7b6b5b4b3b2b1b0
000042	One-shot start flag	>	? ? ? WO WO WO WO
000043			b7 b6 b5 b4 b3 b2 b1 b0
000044	Up-down flag	->	WO WO WO RW RW RW RW
000045			
000046	·Timer A0 register · · · · L	RW	
000047	H	LVV	
000048	·Timer A1 register ·····	RW	
000049	H	1144	
_			
※1: The co	ontents of M37730 group's count	start fla	9 ? RWRWRWRWRWRW
	escribed on the ringt.		: :

Address (Hexadecimal nota	Registers	Access	
00004A 00004B	-Timer A2 register	RW	
00004C 00004D	-Timer A3 register H	RW	
00004E 00004F	Timer A4 registerH	RW	
000050 000051	Timer B0 registerL	RW	
000052 000053	Timer B1 registerL	RW	M37730 group dose not have these registers.
000054	Timer B2 registerL H	RW	
000056	Timer A0 mode register	RW	
000057	Timer A1 mode register	RW	
000058	Timer A2 mode register	RW	
000059	Timer A3 mode register	RW	
00005A	Timer A4 mode register	RW	b7 b6 b5 b4 b3 b2 b1 b0
00005B	Timer B0 mode register	→	RW RW RO ? RW RW RW RW
00005C	Timer B1 mode register	→	RW RW RO ? RW RW RW RW M37730 group
00005D	Timer B2 mode register	→	RW RW RO ? RW RW RW RW these registers.
00005E	Processor mode register	→	? RW RW RW WO RW RW RW
00005F			
000060	Watchdog timer	wo	b7 b6 b5 b4 b3 b2 b1 b0
000061	Watchdog timer frequency selection flag	→	? ? ? ? ? ? RW
000062	Waveform output mode register	→	?
000063			b7 b6 b5 b4 b3 b2 b1 b0
000064	Pulse output data register 1	-	? ? ? ? wo wo wo
000065	Pulse output data register 0	→	? ? ? wo wo wo wo
000066			
_			
	ontents of M37730 group's wave t mode register are described or		BW ? RW RW RW ? RW RW

ion)											
			b7	١.		h.4	١.٥	١.		١.	
A-D conversion interrupt control regiser		ı	?	b6 ?	65 ?	b4 ?	b3 RW	b2 RW	RW	ьо RW	M37730 group dose not have
	 		?	<u> </u>	_						this register.
UARTO receive interrupt control register			?	?	?	?	RW				
UART1 transmission interrupt control regiter	→		?	?	?	?	RW	RW	RW	RW	M37730 group
UART1 receive interrupt control register	→		?	?	?	?	RW	RW	RW	RW	dose not have these registers.
Timer A0 interrupt control register			?	?	?	?	RW	RW	RW	RW	
Timer A1 interrupt control register	→		?	?	?	?	RW	RW	RW	RW	
Timer A2 interrupt control register	→		?	?	?	?	RW	RW	RW	RW	
Timer A3 interrupt control register	—		?	?	?	?	RW	RW	RW	RW	
Timer A4 interrupt control register	→		?	?	?	?	RW	RW	RW	RW	
Timer B0 interrupt control register	→		?	?	?	?	RW	RW	RW	RW	
Timer B1 interrupt control register	→		?	?	?	?	RW	RW	RW	RW	M37730 group
Timer B2 interrupt control register	→		?	?	?	?	RW	RW	RW	RW	dose not have these registers.
INTo interrupt control register	→		?	?	RW	RW	RW	RW	RW	RW	
INT ₁ interrupt control register	→		?	?	RW	RW	RW	RW	RW	RW	
INT2 interrupt control register	→		?	?	RW	RW	RW	RW	RW	RW	
Internal RAM											
	UART1 transmission interrupt control register UART1 receive interrupt control register Timer A0 interrupt control register Timer A1 interrupt control register Timer A2 interrupt control register Timer A3 interrupt control register Timer B0 interrupt control register Timer B1 interrupt control register Timer B2 interrupt control register Timer B2 interrupt control register INTo interrupt control register INT1 interrupt control register INT2 interrupt control register	UART0 receive interrupt control register UART1 transmission interrupt control register UART1 receive interrupt control register Timer A0 interrupt control register Timer A1 interrupt control register Timer A2 interrupt control register Timer A3 interrupt control register Timer B0 interrupt control register Timer B1 interrupt control register Timer B2 interrupt control register Timer B2 interrupt control register INTo interrupt control register → INT1 interrupt control register → INT2 interrupt control register	UART0 receive interrupt control register UART1 transmission interrupt control register UART1 receive interrupt control register Timer A0 interrupt control register Timer A1 interrupt control register Timer A2 interrupt control register Timer A3 interrupt control register Timer B0 interrupt control register Timer B1 interrupt control register Timer B2 interrupt control register INTo interrupt control register INT1 interrupt control register → INT2 interrupt control register →	UART0 receive interrupt control register UART1 transmission interrupt control register UART1 receive interrupt control register Timer A0 interrupt control register Timer A1 interrupt control register Timer A2 interrupt control register Timer A3 interrupt control register Timer B0 interrupt control register Timer B1 interrupt control register Timer B2 interrupt control register INTo interrupt control register ? INT1 interrupt control register ? INT2 interrupt control register ?	UART0 receive interrupt control register UART1 transmission interrupt control register UART1 receive interrupt control register Timer A0 interrupt control register Timer A1 interrupt control register Timer A2 interrupt control register Timer A3 interrupt control register Timer B0 interrupt control register Timer B1 interrupt control register Timer B2 interrupt control register INTo interrupt control register INTo interrupt control register ? ? ? ? ? ? ? ? ? ? ? ? ?	UART0 receive interrupt control register UART1 transmission interrupt control register UART1 receive interrupt control register Timer A0 interrupt control register Timer A1 interrupt control register Timer A2 interrupt control register Timer B0 interrupt control register Timer B0 interrupt control register Timer B1 interrupt control register Timer B2 interrupt control register INTo interrupt control register INTo interrupt control register TINTo interrupt control register TINTO interrupt control register RW TINTO interrupt control register RW	UART0 receive interrupt control register UART1 transmission interrupt control register UART1 receive interrupt control register Timer A0 interrupt control register Timer A1 interrupt control register Timer A2 interrupt control register Timer A3 interrupt control register Timer B0 interrupt control register Timer B1 interrupt control register Timer B2 interrupt control register INTo interrupt control register INTo interrupt control register TINTo INTO INTO INTO INTO INTO INTO INTO	UART0 receive interrupt control register UART1 transmission interrupt control register UART1 receive interrupt control register Timer A0 interrupt control register Timer A1 interrupt control register Timer A2 interrupt control register Timer A3 interrupt control register Timer B0 interrupt control register Timer B1 interrupt control register Timer B2 interrupt control register INTo interrupt control register INTo interrupt control register Timer B1 interrupt control register Timer B2 interrupt control register Timer B2 interrupt control register Timer B3 interrupt control register Timer B4 interrupt control register Timer B5 interrupt control register Timer B7 interrupt control register Timer B8 interrupt control register Timer B1 interrupt control register Timer B2 interrupt control register Timer B2 interrupt control register Timer B3 interrupt control register Timer B4 interrupt control register Timer B7 interrupt control register Timer B8 interrupt control register Timer B1 interrupt control register Timer B2 interrupt control register Timer B2 interrupt control register Timer B3 interrupt control register Timer B4 interrupt control register Timer B7 interrupt control register Timer B1 interrupt control register Timer B2 interrupt control register Timer B2 interrupt control register Timer B3 interrupt control register Timer B4 interrupt control register Timer B1 interrupt control register Timer B2 interrupt control register Timer B3 interrupt control register Timer B4 interrupt control register Timer B1 interrupt control register Timer B2 interrupt control register Timer B3 interrupt control register Timer B4 interrupt control register Timer B4 interrupt control register Timer B5 interrupt control register Timer B6 interrupt control register Timer B7 interrupt control register	UART0 receive interrupt control register UART1 transmission interrupt control register UART1 receive interrupt control register Timer A0 interrupt control register Timer A1 interrupt control register Timer A2 interrupt control register Timer B0 interrupt control register Timer B1 interrupt control register Timer B2 interrupt control register INTo interrupt control register □ ? ? ? RW RW □ RW □ RW RW □ RW	UART0 receive interrupt control register UART1 transmission interrupt control register UART1 receive interrupt control register Timer A0 interrupt control register Timer A1 interrupt control register Timer A2 interrupt control register Timer B0 interrupt control register Timer B1 interrupt control register Timer B2 interrupt control register INTo interrupt control register □ ? ? ? RW RW RW □ ? ? RW RW RW □ ? ? RW RW RW □ RW RW □ RW RW □ RW RW RW □ RW □ RW RW □ RW RW □ RW □ RW RW □ RW	UART0 receive interrupt control register UART1 transmission interrupt control register → UART1 receive interrupt control register → Timer A0 interrupt control register → Timer A1 interrupt control register → Timer A2 interrupt control register → Timer A3 interrupt control register → Timer B0 interrupt control register → Timer B1 interrupt control register → INTo INTO INTO INTO INTO INTO INTO INTO

Appendix 2. Control registers

The register structure of each control register allocated in the SFR area of M37732 group are shown on the following pages. Each table shows the bit names, functions, contents when reset is removed, and bit attributes.


* Bit attributes: Each bit in the control register is either read only, write only, or read/write. The following abbreviations are used to indicate the attribute.

R : Read W : Write

: Possible to read or write: Impossible to read or write


[M37732 Group]

1.Port Pi direction registers (I=4 to 8)




Note: There are no pins corresponding to the low-order 3 bits of port P4 direction register.

2.A-D control register




Note: AN7 pin cannot be used as analog voltage input pin when an external trigger is selected.

3.A-D sweep pin selection register



4.UARTI transmit/receive mode registers (i=0, 1)




Note: Bits 4 to 6 are ignored in clock synchronous mode.

Bit 7 must be fixed to "0" when using clock synchronous mode.

5.UARTi baud rate register

<u>b7</u>	b6	b5	<u>64</u>	<u>b3</u>	<u>b2</u>	<u>b1</u>	<u>b0</u>		OTO bould rate register (Address Of	\			
							Ш	UAI	RT0 baud rate register (Address 31 RT1 baud rate register (Address 39	16) 16)			
									. (,			
- 1				1				Bit	Bit name	Functions	At reset	R	W
- 1							L	0	When an internal clock is selecte	d in clock synchronous serial I/O	Undefined		0
						L		1	mode, set a value between 00 ₁₆ source deviding ratio.	and FF16 to set the BRG count	Undefined	X	0
				ł	L			2	source devicing ratio.		Undefined	X	0
				L				- 3	In UART mode, set a value between		Undefined	X	0
			L					4	internal clock or external clock to stratio.	set the BRG count source dividing	Undefined	X	0
		L						- 5			Undefined	X	0
	L							6	The BRG divides an input clock by n: a value set in the UARTi baud r	(n+1).	Undefined	X	0
L								7	ii. a value set iii tile OANTI baud i	ate register	Undefined	X	0

6.UARTi transmit/receive control register 0 (I=0, 1)




7.UARTi transmit/receive control register 1 (i=0, 1)

<u>Ь7</u>	p6	b5	<u>b4</u>	<u>ьз</u>	I)2 	b1	I	٦		RT0 transmit/receive control regist RT1 transmit/receive control regist				
			1							Bit	Bit name	Functions	At reset	R	W
									_	0	Transmit enable bit	0 : Transmission disabled 1 : Transmission enabled	0	0	0
							Ŀ			1	Transmission buffer empty flag	O: Data in transmission buffer register No data in transmission buffer register	1	0	X
						L	<u> </u>			2	Receive enable bit	0 : Receive disabled 1 : Receive enabled	0	0	0
				L						3	Receive completion flag	O : No data in receive buffer register 1 : Data in receive buffer register	0	0	X
			L							4	Overrun error flag	0 : No overrun error 1 : Overrun error	0	0	X
		L		*******						5	Framing error flag (in UART mode)	0 : No framing error 1 : Framing error	0	0	×
	L									6	Parity error flag (in UART mode)	0 : No parity error 1 : Parity error	0	0	X
L										7	Error sum flag (in UART mode)	0 : No error 1 : Error	0	0	×


Note: Bits 5 to 7 are ignored in clock synchronous mode.

Receive completion flag and each error flag are cleared to "0" when the low-order byte of receive buffer register is read or the receive enable bit is cleared to "0".


8.Count start flag



9.One-shot start flag




10.Up-down flag




Note: Data must be written using LDM and STA instructions for bits 5 to 7.

11.Timer Ai mode registers (I=0 to 4)



Note: In event counter mode, bits 6 and 7 are ignored.


(1)Timer mode




(2)Event counter mode

b7 X		T	b4	<u>b(</u>	3 b2	b1 0	b0 1	Tim	imer Ai mode register <event counter="" mode=""></event>							
								Bit 0	Bit name Operating mode selection bits	Functions b1b0 0 1 : Event counter mode						
								2	Pulse output function selection bit	0 : No pulse output 1 : Pulse output from TAiout pin						
								3	Count polarity selection bit	0 : Count at the falling edge of the input signal 1 : Count at the rising edge of the input signal						
			L					4	Up-down switching factor selection bit	0 : Contents of the up-down flag 1 : Input signal of the TAioυτ pin						
								5	This bit must be fixed to "0".							
	L							- 6	These bits are ignored (may be "C)" or "1").						
L								7								


(3)One-shot pulse mode



(4)PWM mode




12.Timer Bi mode registers (i=0 to 2)



Note: In timer mode and event counter mode, bit 5 is ignored and undefined at reading.


(1)Timer mode



(2)Event counter mode

₽7 × 	× ×			<u> </u>	T S		_	Γim	er Bi mode register <event count<="" th=""><th>er mode></th></event>	er mode>
							Γī	Bit	Bit name	Functions
							4	0	Operating mode selection bits	b1b0 0 1 : Event counter mode
					Į	 nga arka arka arka arka arka arka arka ar	-[2	Count polarity selection bits	b3b2 0 0 : Count at the falling edge of the input signal 0 1 : Count at the rising edge of the input signal
				L		 		3		1 0 : Count at both edges of the input signal 1 1 : This is not available.
			L			 	-[4	This bit cannot be written and is	undefined at reading.
		L				 	-[5	This bit is ignored and undefined	at reading.
	L					 	-[6	These bits are ignored (may be "	0" or "1").
L						 	-[7		

(3)Pulse period/Pulse width measurement mode




Note: The timer Bi overflow flag which is set to "1" is cleared by writing to this register with the count start flag is "1".

13.Processor mode register

0 1 0 1 0	Pro	cessor mode register (Address 5E1	6)			
	Bit	Bit name	Functions	At reset	R	w
	0	This bit must be fixed to "0".		0	0	0
	1	This bit must be fixed to "1".		1	0	0
	2	Wait bit	0 : Wait during external access 1 : No wait	0	0	0
	3	Software reset bit	Software reset activated by writing "1".	0	×	0
	4	Interrupt priority detection time selection bits	b5b4 0 0 : 7 cycles at internal clock φ	0	0	0
	5		0 1 : 4 cycles at internal clock φ 1 0 : 2 cycles at internal clock φ 1 1 : This is not available.	0	0	0
	6	This bit must be fixed to "0".		0	0	0
	7	This bit cannot be written and is u	ndefined at reading.	Undefined	×	×


14. Watchdog timer frequency selection flag



15. Waveform output mode register


b7 b6 b5 b4 b3 b2 b1 b0	Wa۱	veform output mode register (Addre	rss 6216)			
	Bit	Bit name	Functions	At reset	R	w
	0	Waveform output mode selection bits	b1b0 0 0 : Programmable I/O port 0 1 : RTP1 selected	0	0	0
	1		1 0 : RTP0 selected 1 1 : RTP0 and RTP1 selected	0	0	0
	2	This bit cannot be written and is un	ndefined at reading.	Undefined	×	×
	3	RTP0 polarity selection bit	0 : Positive polarity 1 : Negative polarity	0	0	0
	4	RTP0 pulse width modulation by timer A1 selection bit	0 : Not modulated 1 : Modulated	0	0	0
	5	RTP1 pulse width modulation by timer A3 selection bit	0 : Not modulated 1 : Modulated	0	0	0
	6	These bits cannot be written and a	are undefined at reading.	Undefined	X	X
	7			Undefined	X	X

16.Pulse output data register i (i=0, 1)




Note: Data must be written using LDM and STA instructions for bits 0 to 3.

17.A-D conversion, UART 0 and 1 transmission, UART 0 and 1 receive, timers A0 to A4, timers B0 to B2 interrupt control registers



Note: Use the SEB and CLB instructions when setting each interrupt control register.

18.INTo to INT2 interrupt control registers



Note: Use the SEB and CLB instructions when setting each interrupt control register.

[M37730 Group]

For M37730 group, the following two resisters are different from M37732 group.

1.Count start flag

b7 b6 b5 b4 b3 b2 b1 b0	Cou	unt start flag (Address 4016)				
	Bit	Bit name	Functions	At reset	R	w
	0	Timer A0 count start flag	0 : Count stop	0	O	0
	1	Timer A1 count start flag	1 : Count start	0	0	0
	2	Timer A2 count start flag		0	0	0
	3	Timer A3 count start flag]	0	0	0
	4	Timer A4 count start flag]	0	0	0
	5	Timer B0 count start flag		0	0	0
	6	These bits cannot be written and	are undefined at reading.	Undefined	X	X
,	7			Undefined	X	X

2. Waveform output mode register

b7 b6 b5 b4 b3 b2 b1 b0	Wa	veform output mode register (Addre	ess 62 ₁₆)			
	Bit	Bit name	Functions	At reset	R	w
	0	Waveform output mode selection bits	b1b0 0 0 : Programmable I/O port 0 1 : RTP1 selected	0	0	0
	1		1 0 : RTP0 selected 1 1 : RTP0 and RTP1 selected	0	0	0
	2	This bit cannot be written and is un	ndefined at reading.	Undefined	×	×
	3	RTP0 polarity selection bit	0 : Positive polarity 1 : Negative polarity	0	0	0
	4	RTP0 pulse width modulation by timer A1 selection bit	0 : Not modulated 1 : Modulated	0	0	0
	5	RTP1 pulse width modulation by timer A3 selection bit	0 : Not modulated 1 : Modulated	0	0	0
	6	This bit cannot be written and is u	ndefined at reading.	Undefined	×	×
	7	Waveform output control bit	0 : Waveform output disabled 1 : Waveform output enabled	0	0	0

Appendix 3. Stop, wait, one-wait, Ready, Hold state

1. Stop, wait, one-wait, Ready, Hold state

Table 1 shows the stop, wait, one-wait, Ready, and Hold state.

The following are some notes for items in Table 1.

(1) Oscillation

Timer A, timer B, serial I/O, and A-D converter can be used when the oscillator is operating.

(2) STP instruction

Table 2 shows the external interrupts used to remove the state (stop mode) after executing the STP instruction.

If these external interrupts are used to remove the stop mode, enable the interrupts before entering the stop mode.

Table 2 External interrupts used to remove stop mode

External interrupt	Interrupt source
External input signal	INTo, INT1, INT2
Serial I/O using external clock	UART0 reception, UART0 transmission
(clock synchronous/asynchronous)	UART1 reception, UART1 transmission
Timer interrupts in event counter mode	Timer A0, Timer A1, Timer A2, Timer A3, Timer A4,
	Timer B0, Timer B1, Timer B2

Note: M37730 group does not have UART1, Timer B1 and Timer B2.

(3) STP, WIT instructions

The reset used to remove the state (stop mode) after executing the STP instruction or the state (wait mode) after executing the WIT instruction is a hardware reset. If a hardware reset is used to remove a stop mode or wait mode, the contents of the internal RAM are the contents before executing these instructions. The state of the other internal registers are the same as described in section "3.1.2 Internal registers state at reset". The contents of the internal RAM is not retained if a hardware reset is performed in cases other than stop mode or wait mode.

If STP or WIT instruction is to be executed after writing to internal RAM, SFR, external memory, or peripheral IC, insert NOP instructions in front of these instructions. Table 3 shows the number of NOP instructions to insert.


Table 3 Number of NOP instructions to insert

Condition	NOP instructions
After writing to internal RAM and SFR	1
After writing to external memory and peripheral IC when the wait bit (bit 2 at address 5E ₁₆) is "1"	1
After writing to external memory and peripheral IC when the wait bit is "0" (one-wait mode)	3

Table 1 Stop, walt, one-walt, Ready, Hold state

Source	STP instruction	WIT instruction	Wait bit	RDY input	HOLD input
Parameter	(stop mode)	(wait mode)	(one-wait mode)	(Ready state)	(Hold state)
Oscillator	Stopped	Operating	Operating	Operating	Operating
φ1 output	Stop at "L" level	Operating	Operating	Operating	Operating
Ē output	Stop at "H" or "L" level	Stop at "H" or "L" level	"L" pulse width becomes twice at external access.	Stop at "H" or "L" level	Stop at "H" level
Bus state	Retain bus and port state	Retain bus and port state		Retain bus and port state	Bus, R/W pin, BHE pin are
Port state	when STP instruction is	when WIT instruction is		when "L" level is applied	floating. ALE pin, HLDA
	executed	executed		, ,	pin stop at "L" level.
					Ports P43-P47, P5, P6,
					P7, P8 retain state when
					"L" level is applied.
CPU	Stopped	Stopped	Operating	Stopped	Stopped
Timer	Stopped	Operating	Operating	Operating	Operating
Serial I/O			-		
A-D converter					
Watchdog timer state	Stopped (set "FFF16" in	Operating	Operating	Operating	Stopped
	watchdog timer and				
	select count source f32)				
Removing of state	Hardware reset or	Hardware reset or	Set processor mode	Return RDY input to "H"	Return HOLD input to "H"
	accepting external	accepting interrupt	register bit 2 to "1".	level.	level.
	interrupt				

Note: M37730 group does not have port P7.



Ā

✓ y

Detail F


12


M_D

1.3

14.6


14.6





APPENDIX

Appendix 4. Package outlines



Appendix 5. Setting example of unused pins

Table 4 Setting example of unused pins

Pin	Setting
Ports P43-P47, P5-P8	Set to input mode and connect to Vss through a resistor (pull-down).
BHE (Note 1), ALE (Note 2),	Open.
HLDA, Xout (Note 3)	
HOLD, RDY	Connect to Vcc through a resistor (pull-up).
AVcc	Connect to Vcc.
AVss, VREF	Connect to Vss.

Note 1: When BYTE="H".

Note 2: When BYTE="H" and address space is 64K bytes.

Note 3: When external clock is input to XIN pin.

Note 4: M37730 group dose not have port P7, AVcc pin, AVss pin and VREF pin.




Fig. 1 Setting example of unused pins

Appendix 6. Print foot pattern examples

Examples of target board print foot pattern and the IC sockets are described below.

The print foot patterns are presented as examples. The user should consider the mounting condition and the standard when specifying the dimension for mass production board.

1. M37732S4/S4A/S4BFP (package: 80P6N-A)

(1) Print foot pattern example

Figure 7 shows the print foot pattern example for the 80P6N package. This pattern can mount the 80P6N package, and IC61-0804-034 and IC61-0804-046 sockets provided by YAMAICHI ELECTRONICS Co., Ltd. which are described in "(2) IC socket".




Fig. 2 Print foot pattern example for 80P6N package

(2) IC socket

The following IC sockets provided by YAMAICHI ELECTRONICS Co., Ltd. can be connected to the M37732 group support pod M37732T-HPD of the MELPS 7700 emulator PC4816.

●80-pin LCC socket provided by YAMAICHI ELECTRONICS Co., Ltd.

Type name: IC61-0804-034 Type name: IC61-0804-046

The profile of IC61-0804-046 is higher than IC61-0804-034. IC61-0804-046 is an exclusive use of mounting on printed circuit board and easy to solder.




Fig. 3 IC socket (type name: IC61-0804-034) by YAMAICHI ELECTRONICS Co., Ltd. outline




Fig. 4 IC socket (type name: IC61-0804-046) by YAMAICHI ELECTRONICS Co., Ltd. outline

2. M37732S4LGP (package: 80P6S-A)

(1) Print foot pattern example

Figure 10 shows the print foot pattern example for the 80P6S package. This pattern can mount the 80P6S package, and the 80P6-80P6S conversion adapter which is described in "(2) Conversion adapter".




Fig. 5 Print foot pattern example for 80P6S package

(2) Conversion adapter

The 80P6-80P6S conversion adapter shown in Figure 11 converts an 80LCC connector to 80P6S pattern.

The tips of the M37732 group support pod M37732T-HPD of the MELPS 7700 emulator PC4816 can be connected to the 80LCC connector on this adapter to perform emulation in the range of 5V±5%. Note that emulation cannot be performed outside the voltage range of 5V±5% (3V for example).




Fig. 6 80P6-80P6S conversion adapter

3. M37732S4LHP (package: 80P6D-A)

(1) Print foot pattern example

Figure 12 shows the print foot pattern example for the 80P6D package. This pattern can mount the 80P6D package.




Fig. 7 Print foot pattern example for 80P6D package

(2) Conversion adapter

Conversion adapter 80LCC-QSD for converting 80LCC connector to 80P6D pattern is also available. This conversion adapter can also be used to perform emulation similar to the conversion adapter 80P6-80P6S described on the previous page. For more information on conversion adapters, contact the address at the end of this manual.

4. M37730S2/S2A/S2BFP (package: 64P6N-A)

(1) Print foot pattern example

Figure 13 shows the print foot pattern example for the 64P6N package. This pattern can mount the 64P6N package, and IC61-0644-052 socket provided by YAMAICHI ELECTRONICS Co., Ltd. which is described in "(2) IC socket".




Fig. 8 Print foot pattern example for 64P6N package

(2) IC socket

The following IC socket provided by YAMAICHI ELECTRONICS Co., Ltd. can be connected to the M37730 group support pod M37730T-HPD of the MELPS 7700 emulator PC4816.

●64-pin LCC socket provided by YAMAICHI ELECTRONICS Co., Ltd.

Type name: IC61-0644-052




Fig. 9 IC socket (type name: IC61-0644-052) by YAMAICHI ELECTRONICS Co., Ltd. outline

Appendix 7. System development precautions

When developing an M37732 group or M37730 group system, be sure to low the Vss line impedance (Vss line reinforced). This is necessary to drive the address bus at 24 bits.

Figures 15 and 16 show the print foot pattern examples with the Vss line reinforced.




Fig. 10 Print foot pattern example (parts view)




Fig. 11 Print foot pattern example (solder view)

Appendix 8. M66800SP/FP

1. Overview

The M66800SP/FP is a 16M-byte external memory control IC for the M37732 group. It uses a MAST (Mitsubishi Advanced Schottky TTL) process to enable fast operation.

2. Features

- Supports no wait operation of the M37732 group under the following conditions:
 - (1) Using 120ns (Max.) access time memory at external clock input frequency of 12MHz
 - (2) Using 100ns (Max.) access time memory at external clock input frequency of 13MHz
- Internal read/write control circuit with independent read/write output
- Two internal octal latch circuits for address
- Internal chip selectable circuit that can fully decode 16M bytes
- Internal Ready signal generating circuit
- Pin assignment that facilitates connection to M37732 group




Fig. 12 M66800SP/FP pin configuration (top view)

Appendix 9. Machine instructions

MACHINE INSTRUCTIONS

			<u> </u>				_			г				-	ing					т-					_	
Symbol	Function	Details	<u>-</u>	ΛP	+	MN	\rightarrow	_ /			DIR	+	DIR	_	-	IR,		-	IR,Y	-	DIF		(DIF	_	-	
			ор	n #	ор	n	# 0	op r	#	ор	n i	‡ oç	n	#	ор	n	#	ор	n :	# op	n	#	op r	#	ор	n i
ADC (Note 1,2)	Acc,C ← Acc+M+C	Adds the carry, the accumulator and the memory contents. The result is entered into the accumulator. When the D flag is "0", binary additions is done, and when the D flag is "1", decimal addition is done.			69 42 69	4	3			65 42 65						7	-				2 8	3	61 7 42 9 61		П	-
AND (Note 1,2)	Acc ← Acc ∧ M	Obtains the logical product of the contents of the accumulator and the contents of the memory. The result is entered into the accumulator.			29 42 29	4	3			25 42 25						5 7				L	2 8	3	21 7 42 9 21	3		
ASL (Note 1)	$\begin{array}{c} m=0 \\ \hline C \leftarrow b_{15} \cdots b_{0} \leftarrow 0 \\ m=1 \\ \hline C \leftarrow b_{7} \cdots b_{0} \leftarrow 0 \end{array}$	Shifts the accumulator or the memory contents one bit to the left. "0" is entered into bit 0 of the accumulator or the memory. The contents of bit 15 (bit 7 when the m flag is "1") of the accumulator or memory before shift is entered into the C flag.					2	1	2	06	7 :	2			16	7	2									
BBC (Note 3,5)	Mb=0 ?	Tests the specified bit of the memory. Branches when all the contents of the specified bit is "0".																		T				Ī		T
BBS (Note 3,5)	Mb=1 ?	Tests the specified bit of the memory. Branches when all the contents of the specified bit is "1".																								
BCC (Note 3)	C=0 ?	Branches when the contents of the C flag is "0".																								
BCS (Note 3)	C=1?	Branches when the contents of the C flag is "1".																								
BEQ (Note 3)	Z=1 ?	Branches when the contents of the Z flag is "1".																								
BMI (Note 3)	N=1 ?	Branches when the contents of the N flag is "1".																								
BNE (Note 3)	z=0 ?	Branches when the contents of the Z flag is "0".																								
BPL (Note 3)	N=0 ?	Branches when the contents of the N flag is "0".																								
BRA (Note 4)	PC←PC±offset PG←PG+1 (carry occured) PG←PG-1 (borrow occured)	Jumps to the address indicated by the program counter plus the offset value.											The second secon													
вяк	PC-PC+2 M(S)-PG S-S-1 M(S)-PCL S-S-1 M(S)-PCL S-S-1 M(S)-PSH S-S-1 M(S)-PSH S-S-1 I-1 PCL-ADL PCH-ADH PG-0016	Executes software interruption.	00 1	15 2						The state of the s													Annual Andreas (Annual Annual	And the state of t		
BVC (Note 3)	V=0 ?	Branches when the contents of the V flag is "0".																								
BVS (Note 3)	V=1 ?	Branches when the contents of the V flag is "1".																								
CLB (Note 5)	Mb - -0	Makes the contents of the specified bit in the memory "0".										I	4 8	3												
CLC	C←0	Makes the contents of the C flag "0".	18	2 1							LJ	\prod		Ī				Γ			Ι			Ι		
CLI	10	Makes the contents of the I flag "0".	58	2 1	Γ	Γ		I	I	Γ		I	Γ	Γ	Γ	Γ				I	Ι			I		
CLM	m←0	Makes the contents of the m flag "0".	D8	2 1				I	I			Ι	I	Ι	Γ			Γ		I	I			Ι		J
CLP	PSb←0	Specifies the bit position in the processor status register by the bit pattern of the second byte in the instruction, and sets "0" in that bit.			C2	4	2													T						
CLV	V0	Makes the contents of the V flag "0".	B8	2 1		Γ		_		Ι								Γ						Ι		T
CMP (Note 1,2)	A _{CC} -M	Compares the contents of the accumulator with the contents of the memory.				2					4			Ī	-	5							C1			
					42 C9	4	3			42 C5	6	3	l		42 D5	7	3		П	4	2 8 2	3	42 C1	9 3	42 D1	10

_		_	-		_	_	-	_	-	_	_		_	_		_	_	_			-	_			-	-	-	-	Δ,	id	_	-	in	_		-	_	_	_				_		-	-	-		-	_				_	-	_		_				_	_	Т	_		_	_	-				gis		_	7
L(D	ND.	ı,	/DI	10)	٦Ī	-	۱B	_	Т	_	38			_	_	_	_	T.	В		v		٩B		Т	AE			_	_			-	-		_	_			Т	S		П	_	ΙE	_	T	\ \ \	h 1	. T		DC I	- D	Т	_	_	7	10	n)	_			_	1,,	_	_	-	-	_		-	_	2	-	_	$\frac{1}{2}$
op r																																																					b,R			R		(S				BL				_	_			-	-	_	-			
67 1	1 7	l of	١,	1	*	op	n	ļ.	1	φ	n	f	+	op	10	1	+	19	#	1	#	op	10	1	*	ор 7F	n	1	ľ	۲	n	#	ľ	1	1	#	op	n	F	0	p r	+	#	op	n	#	ot	1	4	*	οp	n	1								op	n	H.	\vdash	IF	-	-	_		-		+-	1	+	-	-
42 1:	1	1	1	ļ	١				١				ı			1			1	1				1	- [/F 42			١												l							İ							-	1	_1	73 42						١.			•	N	٧	•	ľ	•		2	2	C
67 27 1	1	77	7			6D			1	-			ŀ	7D	L			79	3			6F				7F 3F				1	-		ļ	+	_		L		-	ļ	1	+	4				L	1	1	4		L	L	6:	3	1	_[73 33				L	-		1	1			_	_	_	L		1		4
42 1					-			l	ı				1			1			ı	1					-	42			ı																		l	İ					ĺ	1			-1	42						ľ				N	•	•	ľ	ľ	ľ	1		
27		37		+		2D 0E				-		-	ŀ	3D	1	1		39	1	+	_	2F		+	+	3F	_	L	ļ	+	-	_	ŀ	+	4	_	L		1	ł	ļ	+	4	_			L	+	+	-		L	Ļ	2:		4		33	_	L	L	L	-		1	+	-	N	_	-	ļ.	ļ.		+		
						V.											_																																																											
							L							_				L																													L	1	1				5												1	1	•	•	•	•	•	•	•	ľ		•
																																															24	1 7	7	4	2C	8	5													1	•	•	•	•	•	•		1		•
																																								I				90	4	2				I														•	ľ	1	•	•	•	•	•	•		ľ	•	•
	Ī	T	Ī																																					Ī	T			B0	4	2			1				Ī	I	1									1	1	1	•	•	•	•	•	•	•	1	1	•
П	Ī								1							1		Γ	Ī	Ī									Ī	1			Ī	T					Ī	Ī	T	1	1	F0	4	2	Ī	Ī	1	1			Ī	Ī	1	1								•	1	1	•	•	٠	٠	•	•	•	1		•
П	T	T	Ī	1				Ī	1				I						ľ	T				T			_		Ī	1			Ī	Ì					Ī	T	Ī	1		30	4	2		T	1				Ī	T	1	1							T	ŀ	ŀ	1	•	٠	٠	٠	•	•	•	1	1	•
IT	Ť	T	İ	1				T	T				Í	_		1			T	1				T	1		_		Ť	1	1		T	1					T	T	Í	1	1	D0	4	2	T	İ	1	1			T	T	1	1	1			-			T	ŀ	ŀ	1	•	•	•	•	•	•		ŀ	•	•
Ħ	T	T		1	1			ľ	1						T	1			T	1				T	1		_		T	T	1		T	T					T	T	ľ	1	1	10	4	2	T	t	1	1			T	t	†	1	1					T		ŀ	ŀ	1	•	•	٠	•	•	•	•	ţ.		-
\parallel	1	T	T	1	1				1	1		l	1			1			t	1	1			t	1	1	_		t	1			t	1					t	t	T	1	1	В0	4	2	t	t	+	1			t	t	+	1	1						l	•	1	1		•	•	•	•	•		ţ.	+	•
									1														L											1					L	Ĺ				B2	4	3																														
																																																																•												•
Ц	1	L	1	1				L				L						L	L	1				1	1		_			1			L							L				50		L	L		1				L	L	1	1				L	L	L	L	ŀ	L	1	1			_	L		L	ľ	1	•
Ц	1	\downarrow					L		1		_	L	1					L												1							L	L	L		1			70	4	2		1	1						1					L	L				L	1	•		٠	٠	L	•	L			•
							L		1	С	9	4																					L																															•	ľ		•	•	٠	•	•					٠
\vdash	+	-	+	+	+	_	-	-	+	+			1	_		+	-	L	-	+	-	_		-	+	-			+	+	-	_	-	1	-		L	L	-	Ŧ	1	+	1	-		-	F	+	1	+	-	L	L	H	1	+	+	_	_		F	F	-				•	•	•		•	•				0
Ħ	1	ļ	1	1	1				1				1			1			1	1		_		1	1		_	_	t	#			t	‡	1	_			t	ļ	1	1	1				t	ţ	1				ţ	t	1	1	1			L			t		Ŀ	1	•	•	•	0	•	•	•	ŀ		•
\parallel									1						L			L												1			L	1			L			L	1						L	l	1				L		1	1				L				ŀ	L			co	me	s '	0"		ag	_	_	
Ш	1	L	1	1	⅃		_	L	1	4		L	1		L	1		L	L	1			L	L	1			L	L	1	1		L	1			L	L	L	L	1	1	1			L	L	1	1	1			L	1	1					L	L	L	L						0						1	
C7 10 42 12 C7	-	1	1	- 1	- 1				1				-		i .	1			1	П	- 1			ł	- 1	DF 12 DF			1																									1	- 1	- 1	- 1	D3 42 D3						•	•		•	N	•	•	•	•	•	2	2	С

			T									-	_	Add	ires	sin	۵,	no-	ie							_	
Symbol	Function	Details	H	MF	,	18	им	Т		Α	Т	DI		_	IR.I	-	_	R,X	_	OIR,	νT	(DI	B)	(D)	IR,X	17	DIR)
- J		Solatio	Η-	-		-	-	+	-		+		_	-		+	_	<u> </u>	+		-	-	_	-	-	+	o n
CPX (Note 2)	х-м	Compares the contents of the index register X with the contents of the memory.			\rightarrow	E0	\rightarrow	-		Ī	-	-	2			Ī		T		Ï	7		177	9	+	1	Ï
CPY (Note 2)	Y-M	Compares the contents of the index register Y with the contents of the memory.			-	C0	2	2	Ī		C	4 4	2			Ī	Ī					Ī			T	T	П
DEC (Note 1)	Acc←Acc−1 or M←M−1	Decrements the contents of the accumilator or memory by 1.						4		4 2		6 7	2				16	7 2									
DEX	x-x-1	Decrements the contents of the index register X by 1.	CA	2	1	T	T	T	T	+	Ť	t	T		\top	†	Ť	t	t	H	\dagger	t	t	H	\dagger	t	Ħ
DEY	YY-1	Decrements the contents of the index register Y by 1.	88	2	1		T	1	T	T	T	T	T		7	Ť	Ť	T	T	П	7	T	T	П	T	+	Ħ
DIV (Note 2,10)	A(quotient)←B,A/M B(remainder)	The numeral that places the contents of accumulator B to the higher order and the contents of accumulator A to the lower order is divided by the contents of the memory. The quotient is entered into accumulator A and the remainder into accumulator B.				89 2 29	27	3			89 25	29	3				9 3 5	0 3			3	9 31	3	89 3 21	32 3	31	33
EOR (Note 1,2)	Acc←Acc VM	Logical exclusive sum is obtained of the contents of the accumulator and the contents of the memory. The result is placed into the accumulator.			4	49 42 49		-				2 6	3			L	2 7	7 3			4		3	Ш			8 2 10
INC (Note 1)	Acc←Acc+1 or M ←M+1	Increments the contents of the accumulator or memory by 1.						4		2 1	E	+-	2			+	+	7 2			Ī						
INX	x-x+1	Increments the contents of the index register X by 1.	E8	2	7	+	+	Ť	+	$^{+}$	t	t	t		+	t	†	+	t	H	+	+		H	+	t	H
INY	Y←Y+1	Increments the contents of the index register Y by 1.	-	2	\rightarrow	+	+	T	t	†	t	t	t	Н	+	†	t	t	t	Ħ	+	t	H	H	+	t	H
JMP	$\begin{array}{l} \text{ABS} \\ \text{PC}_{L} \leftarrow \text{AD}_{L} \\ \text{PC}_{L} \leftarrow \text{AD}_{L} \\ \text{PC}_{L} \leftarrow \text{AD}_{L} \\ \text{PC}_{L} \leftarrow \text{AD}_{L} \\ \text{PC}_{L} \leftarrow \text{AD}_{L} \\ \text{PC}_{H} \leftarrow \text{AD}_{L} \\ \text{PC}_{H} \leftarrow \text{AD}_{H} \\ \text{AD}_{L} \\ \text{PC}_{L} \leftarrow (\text{AD}_{H}, \text{AD}_{L}) \\ \text{PC}_{L} \leftarrow (\text{AD}_{H}, \text{AD}_{L}+1) \\ \text{L(ABS)} \\ \text{PC}_{L} \leftarrow (\text{AD}_{H}, \text{AD}_{L}+1) \\ \text{PC}_{L} \leftarrow (\text{AD}_{H}, \text{AD}_{L}+2) \\ \text{(ABS, X)} \\ \text{(ABS, X)} \\ \text{PC}_{L} \leftarrow (\text{AD}_{H}, \text{AD}_{L}+2) \\ \text{ABS} \\ \end{array}$	Places a new address into the program counter and jumps to that new address. Saves the contents of the program counter (also the con-																									
	M(S) → PC _H S→S−1 M(S)→ PC _L S→S−1 PC _L ← AD _L PC _H ← AD _H ABL M(S)→ PG S→S−1 M(S)→ PC _H S→S−1 M(S)→ PC _H S→S−1 M(S)→ PC _L S ← S−1 PC _L ← AD _L PC _H ← AD _H PG → AD _G (ABS, X) M(S)→ PC _H S→S−1 M(S)→ PC _H S→S−1 PC _L ← (AD _H , AD _L +X) PC _H ← (AD _H , AD _L +X) PC _H ← (AD _H , AD _L +X) +1)	tents of the program bank register for ABL) into the stack, and jumps to the new address.		200 A 200 A						The first of the f																	

										_					,										_	_	Ac	ldr	es	si	ng	n	100	de	-		_			_	_	_	_				_	_					_										Pro	00	es	sor	st	tat	us	reg	gis	tei	_	_
(D	IR)	L	(DI	IR)	Y.	7	ιB	s	T	AB	S,I	Ы	A	BS	S.X	T	ΑE	38	Y	Γ	ΑE	3L	1	AI	3L	x	T	Al	38)	L(A	BS) (AE	S.Z	K)		ST	ĸ	T	RE	ΕL	T	DI	R,b	.R	A	BS.	b,R	T	S	R	Т	(SI	٦).	γĪ	В	LH	·	10	1	9	8	7	6	T	5	4	3	2	T	T	0
n q	-	+	-	_	- 4			-	+		_	_	_	-	-	+		_	_	₽-	-	-	-	-		-	+	-				-	-	+	_	-	_		-	_	+-			-			_	+-		-	-	_	-	-	op		-+	ор	-	_	-	1F	_		H	+	+	-	-	D	+-	+-	+	
	Ť	ľ	ľ	Ì		<u> </u>	4	╄	+		Ī				ľ	Ī	1	_	Ë	ľ	T	T	1	-	-	ĺ	Ī	T		-		ľ	Ť	T	1		-		ľ	ľ		Ť	Ť	Ì	-		ľ	ľ			Ī		1					1			•	_	_	•	-		+	-	•		+	+	z i	-
\dagger	t	t	t	1		CC	4	3	t	t	1	1			t	t					t	t	1		_		t	t	1			l	t	t	1	1	_	-	_	T	t	T	†	1			r	İ	Ì	t	t	†	†	1		1			_		•	ŀ	†	•	N	•	†	•	•	•	•	2	2	С
1	1		t	1		CE	7	3		1			DE	8	3							-					İ		1					1	1													ļ	l					1										•	N	•		•	•	•	•	1	<u>;</u>	•
+	ł	H	+	+	-		_	-	$\frac{1}{1}$	+	+	-	_	H		\dagger	+		_	H	L	$^{\perp}$	+	_	_		t	+	+	_		l		+	+	+	_		-	H	+	+	+	+	_	_	-	+	t	+	+	+	+	+	1	+	+		_	_	•	ļ.	+		N		+		•	•		1	z	•
T	T	T	T	1	7			T	T	T	T			T	T	T	7		Г	T	T	T	1		_		T	T	T				T	T	T	1					T	T	Ť					Ī	I	T	T	1	1	1	Ī	1	1				•	Ţ.	•	•	N				•	٠	•	7	2	
19 35 27	5 3	89 37		36		89 2D	29	4	Ī				89 3D	31	4		39 39		4	89 2F		1 !		89 3F		5															Ī	Ī										39 3	10		39 : 33	33	3				•		•	•	N	٧	1	•	٠	•	•	2	2	C
17 10	2	57	7 1	1	2	4D	4	3	1	+	1	1	5D	6	3	5 5	59	6	3	4F	6	3 .	4	5F	7	4	+	t	+	-		ŀ	+	+	+	+	-		-	l	+	+	+	1	-	_	-	H		+	4	13	5	2 5	53	8	2	-	_	_	•		+	•	N		+	•	•	•	•	1	2	•
12 12	2 3	42		3		42 4D		4	1		i		42 5D	8		4		8	4	42 4F		3 !		42 5F	9	5																										12	7 .		12	0	3																	
Ť			T	1	-		7	3	t	T		-	-	8	+	+				ľ	l						t	T	1			l		1	†					l	T	T	1	1				T	İ	T	Ť	1					1				•	ŀ	•	•	N			•	٠	•	•	1	2	•
+	+	ŀ	+	+	-	_	L	-	+	+	-	_		L		+	+			-	-	+		_			-	-	+			-		+	+				L	-	+	+		+		_			+	+	+	-		+	+	+	+	-							N		+					+	z	•
T	t	t	t	7	1		_	t	t	Ť	T	٦	Г	t	t	t	7	_	H	T	t	t	1			T	t	Ť	1			T	t	t	T	1			T	t	t	t	†	1			T	t	t	T	Ť	T	Ť	1	7	T	7	1	_	_	•	Ť.		•	N			•	•	•		1	z	
T	t	t	t	1	1	4C	2	3	t	Ť	†		Г	t	Ť	t	1		Г	50	4	ıŤ.	4			t	6	c.	4	3	DC	1 8	1	3 17	c	6	3	Т	T	t	t	Ť	Ť	1		_	Г	t	t	Ť	†	1	T	1	7	1	7	1	_	Г		Ť.					. †					Ť.		
						20	6	3												22	2 8	3	4											F	÷C.	8	3																								•		•	•	•			•	•	•	•			
																																																																				The state of the s						

												,	٩dc	ires	sin	gn	od	е								
Symbol	Function	Details	11	ИP		М	М		Α	I	DI	R	D	IR,t	ı	DIF	ì,X	D	IR,	I	(DIF	۱)	(DI	R,X)	(0	OIR),
			ор	n #	ф	n	#	ор	n i	# o	pn	#	ор	n	# 0	p n	#	ор	n							n :
LDA (Note 1,2)	Acc ← M	Enters the contents of the memory into the accumulator.			42	4	3			4	2 6	3			4	2 7	3			4	2 8	3	42 !	9 3	42	10
LDM (Note 5)	M IMM	Enters the immediate value into the memory.			A9				+	+	5 4 4	3			-	4 5	3			В	2		A1	+	B1	
LDT	DT ← IMM	Enters the immediate value into the data bank register.			89 C2	5	3		1	Ī	Ī	T			1	Ī	T			Ť	T			T	Г	
LDX (Note 2)	x ← M	Enters the contents of the memory into index register X.			A2	2	2			A	6 4	2			T			В6	5	2	T			Ī		
LDY (Note 2)	Y ← M	Enters the contents of the memory into index register Y.			A0	2	2			A	4 4	2			E	4 5	2			Ī	T			T	Ī	
LSR (Note 1)	$m=0$ $0 \rightarrow \boxed{b_{15} \cdots b_0} \rightarrow C$ $m=1$ $0 \rightarrow \boxed{b_7 \cdots b_0} \rightarrow C$	Shifts the contents of the accumulator or the contents of the memory one bit to the right. The bit 0 of the accumulator or the memory is entered into the C flag. "0" is entered into bit 15 (bit 7 when the m flag is "1".)							4	╛	6 7	2			5	6 7	2									
MPY (Note 2,11)	B, AA * M	Multiplies the contents of accumulator A and the contents of the memory. The higher order of the result of operation are entered into accumulator B, and the lower order into accumulator A.			89 09		3			8		3				9 19 5	3			1	9 20 2	3	89 2 01	1 3	89 11	22
MVN (Note 8)	Mn+i←Mm+i	Transmits the data block. The transmission is done from the lower order address of the block.																		I						
MVP (Note 9)	Mn−i+-Mm−i	Transmits the data block. Transmission is done form the higher order address of the data block.																								
NOP	PC+-PC+1	Advances the program counter, but performs nothing else.	ΕA	2 1	1	T				T	T	T	Ī		1	Ī	T	Ī		1	T	П		T	T	П
ORA (Note 1,2)	Acc←AccVM	Logical sum per bit of the contents of the accumulator and the contents of the memory is obtained. The result is entered into the accumulator.			L	2 4	3			4		3			4		3			4		3			1	8
PEA	M(S)←IMM ₂ S←S−1 M(S)←IMM ₁ S←S−1	The 3rd and the 2nd bytes of the instruction are saved into the stack, in this order.								Ī										1						
PEI	M(S) ← M((DPR) + IMM +1) S←S−1 M(S) ← M((DPR) + IMM) S←S−1	Specifies 2 sequential bytes in the direct page in the 2nd byte of the instruction, and saves the contents into the stack.																								
PER	EAR-PC+IMM2,IMM1 M(S)-EARH S-S-1 M(S)-EARL S-S-1	Regards the 2nd and 3rd bytes of the instruction as 16-bit numerals, adds them to the program counter, and saves the result into the stack.																								
PHA	m=0 M(S)←A _H S←S-1 M(S)←A _L S←S-1 m=1	Saves the contents of accumulator A into the stack.																								
PHB	M(S)←A _L S←S−1 m=0	Saves the contents of accumulator B into the stack.		-	+	+	-	-		+	-	+	-	$\ $	-	+	-	-		+	1	-		+	+	
- · · · <u>-</u>	M(S)←B _H S←S−1 M(S)←B _L S←S−1	and the state of the stat																								
	m=1 M(S)←B _L S←S-1																	4								

-				-				_				_	_				_		_		_	_		_	-				do	Ire	ss	in	g i	me	od	е	_			-	_				-				_	_					_		_			_	_	Т		Pro		SS	or s	sta	us	re	gis	ter	
L(DIF	o	L(I	DIF	۲,(۶	7	A	BS	;	A	В	S,t	5	A	BS	S,X	7	AI	BS	, Y	T	A	В		4	B	۷,,	<	(A	В	s)	Ė	(A	ιB	S)	(4	BS	,x	T	s	ΓK		ı	RE	L	Ti	DIR	b,R	T	ABS	S,b,f	R	-;	SR		(5	SR)),Y	,	BL	ĸ	10	9	9 8	8	7	6	5	4	3	2	1	T
ф	n	#	op	n	1	0	p	n	#	op	r	1	#	op	n	1	#	ор	n	#	1	00	n	#	ο¢	r	1	#	ор	n	#	0	p	n	#	op	n	‡	0	p (n	#	op	n	#	0	0 1	1	ŧ o	p i	n :	#	ор	n	#	op	n	#	ор	n	#	Γ	ΙP	ıL	t	N	٧	m	x	-	-	-	-
A7	10	2	B7	11	2	A	D	4	3		Ī			BD	6	3	3	B 9	6	3	1	۱F	6	4	В	7	1	4				T	1				ľ	Ī	Ť	I	1					T	T	Ī	Ì	Ī	Ť	-	A3	5	2	B 3	8	2			T	•	Ţ.	T	_	N	-		•			Z	
42 A7	12	3	42 B7	13	3 3	Α	D						1	BD		L	1	42 B9	8	4	4	12 NF	8	5	42 BF	2 9	1	5			L																			Ì			42 A3	7	3	42 B3	10	3															
						9	С	5	4					9E	6	4	1																																																•	•	•	•	•	•	•		•
																																																															•		•	•	•	•	•	•	•	•	
						A	Ε	4	3							l		BE	6	3																																										•	•	1	•	N	•	•	•	•	•	Z	<u>.</u>
						A	С	4	3					вс		L	1																						I	-						Ī																•	•	T	•	N	•	•	•	٠	•	Z	•
						4	E	7	3					5E	8	3	3																																													•	•		•	0	•	•	•	•		Z	2 (
39)7	24	3 8	89 17	25	5 3	8	9 1 D	8	4					89 1D	20	4	•	39 19	20	4	8 0	39 :	20	5	89 1 F	2	1 5	5					1		-				-	1							1	1	+			-	89 03	19	3	89 13	22	3				•	-	+	+	N	•	•	•			Z	2
	1	1											1														Ì													-	1								T	1			1						54	7+	3		•	+	+	•	•	•	•	•	•		
				-			1																								-								ł		1				-		+	l			1		1						44	9 +	3	•		+	-	•	•	•	•	•	•		+
+	+	+	_	-	t	t	+	+			ŀ	ł	+	_			+		-	ŀ	t	+	-		-	+	t	1	-			\dagger	+			-	-	+	t	+	+	-	-		+	l	t	+	\dagger	+	t	+	+			-	-	H	-	Ē	., T		+			•	-		•			١.	+
1	10	- 1										Ī	- 1				- 1					- 1	- 1			7	1	- 1											l							Ī	T					- 1	- 1					2	١			•		Ţ	•	N	•	•	٠	•	•	Z	•
7	12	1	17	13	3	0	2 D	ь	4	L		1	-	42 ID	8	4	1	19	8	4	0	F	8	5	1F	9	1	5							,	L	L		1									1	-	1	1	Ì	42 03	7	3	13	10	3		L	L	L		1	1						L	L	1
																																							F	4 5		3																				•	•		•	•	•	•	•	•	•		
																																							D	4 6	6	2																				•	1	Ī	•	•	•	•	•	•	•	•	
																																							6	2 5	5	3																							•	•	•	•	•	•		•	1
																																							41	8 4	1	1																				•	•		•	•	•	٠	•	•	•	•	
																																							4:	2 6	5	2																				•	•		•	•	•	•	•	•	•	•	

			Γ									A	ddi	1088	sing	m	ode	,								_
Symbol	Function	Details	1	MP	Τ	IM	м	Г	A	T	DIF			R,b	_		-	_	R,Y	(0	IR)	10	DIR,X	0 (DIR)	,Y
			ор	n :	# a	ρn	#	ор	n ‡	# o	n	#	qp	n #	-	-	_	-	1 #	-		-	_	-	pn	_
PHD	M(S)+DPR _H S+S-1 M(S)+DPR _L S+S-1	Saves the contents of the direct page register into the stack.																								_
PHG	M(S)←PG S←S-1	Saves the contents of the program bank register into the stack.								Ī				Ī								T		T	П	
PHP	M(S)-PSH S-S-1 M(S)-PSL S-S-1	Saves the contents of the program status register into the stack.		and an annual services																						
PHT	M(S)←DT S←S-1	Saves the contents of the data bank register into the stack.								Ī				T					-			T		T	П	
PHX	x=0 M(S) \(\times \times \times \times \) S \(\times \times \) M(S) \(\times \times \times \) x=1 M(S) \(\times \times \times \) S \(\times \times \)	Saves the contents of the index register X into the stack.									The state of the s															
PHY	$ \begin{array}{l} x{=}0 \\ M(S) \leftarrow Y_H \\ S \leftarrow S - I_L \\ M(S) \leftarrow Y_L \\ S \leftarrow S - 1 \\ x{=}1 \\ M(S) \leftarrow Y_L \\ S \leftarrow S - 1 \end{array} $	Saves the contents of the index register Y into the stack.																								
PLA	m=0 \$\sim \text{S} + 1 \$A_t \sim M(\text{S}) \$\text{S} \text{S} + 1 \$A_t \sim M(\text{S}) m=1 \$\text{S} \text{S} + 1 \$A_t \sim M(\text{S})	Restores the contents of the stack on the accumulator A.																								
PLB	$ \begin{split} & m{=}0 \\ & S{\leftarrow}S{+}1 \\ & B_{t}{\leftarrow}M(S) \\ & S{\leftarrow}S{+}1 \\ & B_{H}{\leftarrow}M(S) \\ & m{=}1 \\ & S{\leftarrow}S{+}1 \\ & B_{t}{\leftarrow}M(S) \\ \end{split} $	Restores the contents of the stack on the accumulator B.																								
PLD	S←S+1 DPR _L ←M(S) S←S+1 DPR _H ←M(S)	Restores the contents of the stack on the direct page register.																								
PLP	S←S+1 PS _L ←M(S) S←S+1 PS _H ←M(S)	Restores the contents of the stack on the processor status register.			1					1														1		-
PLT	S←S+1 DT←M(S)	Restores the contents of the stack on the data bank register.			T				1	†			1	T	T				T			T		+	П	
PLX	x=0 S←S+1 X _L ←M(S) S←S+1 X _H ←M(S) x=1	Restores the contents of the stack on the index register X.																								
	S←S+1 X _L ←M(S)																									

Г				-		-	-	_		_	_		_						_	_							A	dd	res	Bai	no	m	or	e				-			_	_			-																Г			ce	381)r e	tei	us	re	ais	ite	r	7
10	DIF	1	1.0	DII	R) Y	7		B	-	7	۱A	S	h	A	BS	. x	ī	AF	3.5	Y	1	AR	ıL	T.	AB		_		_	_	_	_		-	AR:	s x)	S	TK			RE	L	T	DIR	h F	1	AB	IS P	ı.R	Т	s	R	T	(SI	R).	V	F	RL F	<u> </u>	10			3									
	n																																																											`#	H	IP											
OSP.	n	#	οφ	۳	+	4	XP.	n	*	٩	7	7	*	OPP	1	+	+	AP	-	#	op	l n	+	+	p ,	7	+	ф	-	*	ob	n	+*	19	1	+					οþ	n	*	0	7	7	#	O(P)	n	*	ox	+	113	+10	OP)	7	*	op	n	*		_		.							+		
																																						В	4	1																					•	•			•	•	•	•	•			•	
					T	1	1					1				T	1	1						Ť	Ī	Ī								l	Ī	Ì	ľ	В	3	1				Ť	T	T	1				Ī		1	1							•	•	ľ	†	•	•	•	٠	•		1	•	-
																																					0	8	4	1							-															•		•	•	•	•	•	•	•		•	•
				Ī							Ī													Ī													1	В	3	1					Ī		1						1								•	•	ľ	•	•	•	•	•	•			•	•
						-																																A	4	1																					•	•			•	•	•	•	•	•		•	•
																																						A	4	1																					٠	•			•	•	•	•	•	•		•	
																																						58	5	1																					•	•		• •	7	•	•	•	•	•		z	
																																					é	12	7	2																					•	•			Z	•	•	•	•	•		Z	•
																																					1	2B	5	1																					•	•			•	•	•	٠	•	•		•	•
								_																														28																										sav									
																						L																В														I									•	L	1	•					L	L	1		•
																	and the second s										And of the last of											-A	5	1																					•	•		•	N	•	•	•	•	•		z	•

			L		_	_		_	_			_	A	ddr	ess	ing	mo	ode	,		_						
Symbol	Function	Details	1	MP	Ι	IM	М	Γ	A		ı	DIR	I	DI	R,b	D	IR,	x	DI	R,Y	(DIR)	DIR	χ)	(DIF),Y
PLY	x=0 S-S+1 YLM(S) S-S+1 YHM(S) x=1 S-S+1	Restores the contents of the stack on the index register Y.	ορ	n	# 0	p n	#	ор	n	#	op	n	# 0	op r	#	ор	n	#	ор	n #	op	n	# 0	p n	#	op n	#
PSH (Note 6)	Y _L ←M(S) M(S)←A, B, X···	Saves the registers among accumulator, index register, direct page register, data bank register, program bank register, or processor status register, specified by the bit pattern of the second byte of the instruction into the stack.								,																	
PUL (Note 7)	A, B, X···←M(S)	Restores the contents of the stack to the registers among accumulator, index register, direct page register, data bank register, or processor status register, specified by the bit pattern of the second byte of the instruction.				Ī							1	1	İ					1							
RLA (Note 13)	m=0 n bit rotate left b_1s \cdots b_0 b_0 m=1 n bit rotate left b_7 \cdots b_0	Rotates the contents of the accumulator A, n bits to the left.				9 6 9 1	3																				
ROL (Note 1)	$m=0$ $-b_1 \cdots b_0 - C$ $m=1$ $-b_7 \cdots b_0 - C$	Links the accumulator or the memory to C flag, and rotates result to the left by 1 bit.						L	4		26	7	2			36	7	2		The second secon							
ROR (Note 1)	m=0 m=1 C - b ₁ - b ₀	Links the accumulator or the memory to C flag, and rotates result to the right by 1 bit.						l	4		66	7	2			76	7	2									
RTI	S-S+1 PSL-M(S) S-S+1 PSH-M(S) S-S+1 PCL-M(S) S-S+1 PCH-M(S) S-S+1 PCH-M(S) S-S+1	Returns from the interruption routine.	40	111	1																						
RTL .	S+S+1 PC _L +M(S) S+S+1 PC _H +M(S) S+S+1 PG+M(S)	Returns from the subroutine. The contents of the program bank register are also restored.	6B	8	1																						
RTS	S←S+1 PC _L ←M(S) S←S+1 PC _H ←M(S)	Returns from the subroutine. The contents of the program bank register are not restored.	60	5	1									1													
SBC (Note 1,2)	Acc, C←Acc−M−C	Subtracts the contents of the memory and the borrow from the contents of the accumulator.			4		3	1				6	1			L	5			İ	1	8	1	2 9	3	F1 8 42 10 F1	1

_					_			_			-		_		_					_	_		_			_	-	١d٥	dre	98	sir	ng	m	od	le	_												_					_	_			-	_	_			7	_		Pro	CE	88	or	sta	atu	s r	eg	ist	er	_	٦
L(D	IR)	IL.	(D	IR)	Y	_	AE	s	1	A	BS	. b	T	AE	38	X	T	AB	s.	γl	-	В	L	T	AB	L	_			_	_		_	_	_	AB	S.	0		ST	ĸ	T	R	EL	_	T _c)IR.	b.F	T.	AB	S.b.	R	Γ	SI	R	1	SF	1).	7	В	LK	7	10												C	1
op r																																																														#		IP		+	N	v	m	,		0	_	7	C	1
										-																														5																			1				•	•		•	N	•	•		•	•	•	z	•	1
																																							2	12	12																						•	•		•	•	•	•		•	•	•	•	•	
																																							FB 3i	14	412																						it o	b	ec er (on	105	is is	no	va	lue	e. 1	Αn		PS	
																																																															•	•		•	•	•	•		•	•		•	•	
							7							3 E	8	3																																															•	•		•	N	•	•		•	•	•	z	2 0	
						6E	7		3					7E	8	3																																															•			•	N	•	•		•	•	٠	Z	: 0	,
																																																															٧	alı	ie	sa	ve	d i	n s	sta	ick					
																																																															•			•	•	•	•		•	•	•	•		
																																																															•								•					
E7 1 42 1 E7		1			1		1	1					1	- 1	8	1	4	-	-1	4		8	1	П	F 2 F																													3 5 2 7 3			2 1		1				•			•	N	٧	•		•	•	•	Z	2 0	;

													A	dd	res	sin	gı	mod	je.									
Symbol	Function	Details		MP		IN	М	Ι	A			DIF	1	DI	R,t	1	DI	R,X	Ι	DIF	ı,Y	(1	OIR) (DIR	(x ,	(DI	R),
			οр	n	#	ор	1 #	‡ o	p n	#	ор	n	_		-	-	p	n ‡	ŧ 0	рп	#	op	n	# o	ρn	#	ор	n i
SEB (Note 5)	Mb←1	Makes the contents of the specified bit in the memory "1".												04	8	3												
SEC	C←1	Makes the contents of the C flag "1".	38	2	1			L			L								l	L				\perp	L	Ш	Ц	┙
SEI	1←1	Makes the contents of the I flag "1".	78	2	1			l		L							1		1					\perp	l	Ш	Ц	\perp
SEM	m←1	Makes the contents of the m flag "1".	F8	2	1					Ĺ	L								1					\perp	L		Ц	
SEP	PSb←1	Set the specified bit of the processor status register's lower byte ($\mbox{PS}_{L})$ to "1".				E2 :	3 2	2																			Ш	_
STA (Note 1)	M-Acc	Stores the contents of the accumulator into the memory.										6				4	12	7 3	1						2 9	3	91 42 91	
STP		Stops the oscillation of the oscillator.	DВ	3	1	T	T	T	T	T	T		П	1	T	Ť	Ť	1	Ť	T	T	П	1	T	T	П	Π	T
STX	M←X	Stores the contents of the index register X into the memory.	П	1	7	+	Ť	T	T	T	86	4	2	1	+	T	T	†	9	6 5	2	Т	1	T	T	Н	П	†
STY	M←Y	Stores the contents of the index register Y into the memory.			1	1	Ť	T	Ť	T	84	4	2		1	9	94	5 2	2	Ť	T	Т	1	T	T	П	П	T
TAD	DPR←A	Transmits the contents of the accumulator A to the direct page register.	5B	2	1	1	Ī	T	T	Ī	T					Ī	Ī		Ī	Ī				T	T	П		T
TAS	S←A	Transmits the contents of the accumulator A to the stack pointer.	1В	2	1	7	T	T	T	T	T	П	П	1	T	Ť	Ť	1	t	Ť	T	Г	П	Ť	T	П	П	T
TAX	X←A	Transmits the contents of the accumulator A to the index register X.	AA	2	1.	1	Ī	T	T	T					1	1	1	T	T	T	Ī			1	T	П	П	1
TAY	Y←A	Transmits the contents of the accumulator A to the index register Y.	A8	2	1		1		T	Ì					1		1	1	1	T	T	T	П	1	T	П	П	1
TBD	DPR←B	Transmits the contents of the accumulator B to the direct page register.	42 5B	4	2		T	Ī	Ī	Ī								T	1	T		Г		1	Ī		П	1
TBS	S←B	Transmits the contents of the accumulator B to the stack pointer.	42 1B	4	2		Ī												1	Ī				T	Ī		П	1
ТВХ	х⊷в	Transmits the contents of the accumulator B to the index register X.	42 AA	4	2											Ī			Ī			Ī		1	Ī		П	Ī
TBY	Y←В	Transmits the contents of the accumulator B to the index register Y.	42 A8	4	2				Ī	T									T									
TDA	A←DPR	Transmits the contents of the direct page register to the accumulator A.	7B	2	1			I		I									I					I				I
TDB	B←DPR	Transmits the contents of the direct page register to the accumulator B.	42 7B	4	2																							
TSA	A←S	Transmits the contents of the stack pointer to the accumulator A.	3 B	2	1		1	1	1	1	L	L				1	1	\perp	1	1	L	L		_	1		Ц	1
TSB	B←S	Transmits the contents of the stack pointer to the accumulator B.	42 3B	4	2																	L			1			
TSX	x←s	Transmits the contents of the stack pointer to the index register X.	ВА	2	1																	L						
TXA	A←X	Transmits the contents of the index register \boldsymbol{X} to the accumulator \boldsymbol{A} .	8A	2	1																				1			
тхв	B←X	Transmits the contents of the index register X to the accumulator B.	42 8A	4	2		1															L			1			
TXS	s←x	Transmits the contents of the index register X to the stack pointer.	9A	2	1																							
TXY	Y←X	Transmits the contents of the index register X to the index register Y.	9B	2	1																							
TYA	A⊷Y	Transmits the contents of the index register Y to the accumulator A.	98	2	1																							
ТҮВ	B←Y	Transmits the contents of the index register Y to the accumulator B.	42 98	4	2																							
TYX	X←Y	Transmits the contents of the index register Y to the index register X.	BB	2	1																							
WIT		Stops the internal clock.	CE	3	1		I	I	\prod	\int	Ĺ	L	Ĺ			\rfloor	J	J	\int	I	I	Ī		\prod	\int	\perp	\prod	\rfloor
XAB	A≒B	Exchanges the contents of the accumulator A and the con-	89	6	2	Π	T	T	Γ	Γ		Γ	Γ			Ī	1	T	T	Τ	Γ	1	П	Ī		-	Π	T

									_					_		_													,	١d٠	dre	es	sir	ng	m	00	le																							_							F	roc	ce	sso	or	sta	tus	з ге	gi	ste	ər	
(D	IR)	Ti	(D	OIR).Y	Γ	AI	BS	-	A	В	s.	b	T	AE	ıs	×	T.	ΑE	 3S	. Y	T	A	BL		A	۱B	L.		-			-				_	AE	 3S.	K)	9	ST	ĸ	T	A	Εl		T	DIR	R.b.	R	A	BS,	.b.f	R	_	SF	₹	To	SF	₹),	γĪ	E	IL.	_	10	9											7
рп																																																															00	n	#	_	IP	_		N						1		
T	Ť	Ť	+		-	-		1			;				1		۳	f	-	_	ľ	f			_	ľ	ľ			ľ		T			-	ľ	Ť			-			Ť	T				Ī	1			Ť	Ī	T	1		ľ	ľ	ľ	T	Ì		-		-	•			+	_	•		-			1		
\dagger	t	t	+	_	_	t	t	+		H	t	+		ŀ	1			t	1	_		t					t	+		-	ŀ	t				ŀ	t	+			_	H	t	t	1			İ	t	1		-	t	t	1				t	t	1	+				•		+	t	•	•		1.	1.	1.	+	•	-
I	I	Į	I				Į			L	I	ļ	_	Ŀ			_	Į	1		L	Ţ				L	1				L					I	Į	1		_			Į	ļ				ļ	I			L	L	ļ	1			L	I	1	1	1				٠	٠	+	+	-+	•	٠	+-	4	1	+	•	-
+	+	+	+		L	F	+	+		L	ļ	+		-	+		_	ł	+		ŀ	+	+	-		L	+	+				_	+	_		H	+	+	_			-	ł	+	+	_	L	ł	+	-	-	L	-	+	+		L	H	+	+	_	+	-	_	_	•		+	+	Sp	• ec	1 ifie	ㅗ	1_		_	• h	Ц.
7 10	12		7,		•		1	-	2	L	+	-		0,			2		2	_) F	_	_	0.5		,		L		+	+			ŀ	+	-	-			L	-	+	1	_	L	+	+			L	-	-	-	02	_	2	6	1		,	-	_	_		L	1	1	co				·.	T,	_		Γ.
2 12	İ	1	1			1	1	-						ı	-	-		ı				ı	1			l	2 9	1																										l	- 1		İ	3		1		-				Ĭ	ľ				٠	·		ľ			•	
7	ľ	9	7	_	_	81	5		_	L	-	1		90	D	_	Ĺ	9	9	_	Ļ.	8	3F	_	_	9F	1	1	_	L	L	1		_		L	1	1	4			L	1	1	4	_	L	1	1	4		L	-	1	4	83	Ĺ	ľ	9	3	1	4	4			_	L	ļ	+	4		_	-	ļ	+	_		L
+	+	+	+	-	H	8	1	5	3	-	ł	+		-	+	-	_	+	+		H	ł	+		_	H	+	1		H	ŀ	+	+		_	+	+	+	-			ŀ	+	+	+	_	-	+	+	+		H	ŀ	+	+	-	┝	t	ł	+	+	+	-		-	•		+	-		_	_	+-	+-	+	-	:	1
t	t	t	1	_	-	ட	:	_		H	t	†	-	t	1	-	H	t	+	_	t	t	1			H	t	+	_	H	t	t	1		-	t	t	1			H	H	t	+				t	†	1		H	t	t	+		r	t	t	\dagger	†	1	1	_	_	•	+-	4-	+	-		•	+-	†.	+	-		╀-
Ī	Ī	T	1			Ī	T	1							1			T	1			Ť	1			Ī	Ī	1				1	1			Ī	T	1					T	Ī				Ī	1				Ī	Ť				Ī	Ī	T	1	1				•	•	•	1	•	•	•	•	ŀ	1	•	•	
T	t	İ	1			İ	İ	1				1		T	1			t		_	Ĺ	İ					İ	1		l		1				İ	1	1					İ	Ť				İ	1				t	t	1			t	İ	1	1	1				•	•	1.	Ť	•	•	•	•	ļ,		•	•	,
		Ī	Ī															Ī														-					I						I	I					Ī											I	I					•	•		1	N	٠	•	•	ľ	T	•	Z	
		T	Ī			Ī					Ī	1		I	I			T				Ì					T																Ī	Ī				T					Ī	T					Ī							•	•		-	N	•	•	•	Ţ.	1	•	z	Ī
T	T	t	Ť			t	İ				t	1		T	İ			t	1			t				T	T	1		r	T	t	1			Ť	t	1			r	İ	Ť	1				1	Ť				t	†			l	Ī	Ì	1	1	1		_	r	•	•	ŀ	Ť	•	•	•		ţ.	+	•	•	
T		t	1	_	-	t	t	1		r	t	1		t	İ		h	t	1			Ì				r	t	1		l		t	1			l	t	1	1		r	l	t	†				t	†	1		H		†				l	t	t	†	1				•	•	†.	t	•	•	•	•	†.	+	•	•	
t	t	t	+		-	t		1		l		1			1		-	t	+			\dagger				ŀ	t	1		H	l	1	1			t	t	1	-	_			t					t	†			ŀ	t	t	1			l	t	t	+	1	1		_	•		†•	1	N	٠	•	•	†	+	•	z	l
t	t	t	1	_	H	T	t	1		r	t	1		t				t	1		r	t			_		t	1		-		t	1		_	İ	t	1	-			ľ	t	†				t	Ť	1	_		t	†	1		r	t	t	t	†	1				•	•		1	N	•	•	•	†·	†	•	z	t
t	t	t	1		H	t	t	1	_	r	t			t	1			t	1	_	t	t	1			l	t			r		t	1			t	t	1				İ	t	†			r	t	†		_	H	t		1	_	r	T	t	†	t	1			-	•	•	ŀ	t	N	•	•	•	ţ.	+	•	z	-
t	l	t	†	-	٢	İ	t	+		ŀ	t	1		l	1			t	1		İ	t	+	1		l	t	1			-	t	1	_		t	t	1				l	t	+			-	t	+	1		r	t	1	1		T	t	t	t	†	1				•	•	ļ.	1	N	•	•	•	ļ.	†	•	z	
t	t	t	1		H	t	t	+		t	t	+		t	†	1	l	t	1		t	t	1	1		t	t	1		Н	t	t	1	٦		t	t	1			_	t	t	t			H	t	1	1		H	t	t	1		-	t	t	t	1	1	1		-	•		†.	1	N				ϯ,	†		z	t
		I																Ī				ĺ					Ī	1								Ī							Ī	Ī															Ī							•	•	•		N	•	•		ŀ	1	•	z	-
Ī	Ī	T	Ī				T	1			İ	1		Ī	1			T				Ī					Ī	1					1			Ī	İ						T	T				İ	Ì				Ī					Ī	T	T	Ť					•	•	•	1	N	•	•	•	ŀ	1	•	z	İ
T	T	Ī				Ī	Ť	1			T			İ	1	_		T			Ī	T					T	1				T				T	Ì	1					Ī	1				İ	Ì				T	T				Ī	Ť	Ī	1					•		•	1	N	٠	•	•	ŀ	1	•	z	l
ľ	Ī	T	1				T	1				ĺ		T	1			t				Ť					T	1		T		T				Ī	Ť					T	Ť	1				t					T	Ī			Ī	Ī	T	T	1	1				•	•	•	1	N	•	•	•	1	1	•	Z	ľ
İ	T	t	1			I	-		_		T	1		Ī	1			t	1		1	t				T	1	1			T	t	1			T	t						T	1				T	Ť				İ	1	1			T	T	T	1					•	•	ŀ	1	•	•	•	ŀ	ţ.	†	•	•	-
İ	t	t	†			T	1	1			t	1		T	1		-	t	1		T	1				T	t	1				t	1			t	t	1	-			l	t	1	1			t	t				l	1				l	t	1	1	1			-	•	•	†·	†	N	•	•	•	ŀ	†	•	z	+
t	t	t	†		-	l	1	+			t	1			1			1	1			1				T	t	1			1	t	1			t	1						t	+					†	1		\vdash	1	+	1		f	t	t	t	1	1	1		r	•	•	†·	1	N	•	•		1.	+		z	
t	l	t	+					+			1	1			1	1		t	+			1	1								-	1	1		-	+	t						t	+	1			t	+	1			t	+			-	l	t	†	1	1					•	†	1	N	•	•		†.	1		z	
l	t	t	+		-	t		+			t	+		ŀ	+	-		t	+		-	+	1			l	t	+				+	+			+	+				-	l	t	\dagger				t	+	1	_	-	t	+					t		+	1				•	•	†·	+	N	•	•		†	+	•	z	1
t	t	\dagger	+		-	t	+	+	-	-	t	+		-	+			1	+	-	-	†	1			l	t	+	-	H	H	+	+	-	-	+	+	+			<u> </u>	ŀ	t	+	+			t	+	+	-	-	t	+		١	H	l	ł	+	+	+	-		-	•		+	-		•	•	1.	†.	1			
T	T	T	1			T	T	1			T	1			T		Г	Ť	7		T	Ť		1	-	Γ	T	1	_	Γ	T	T	1		Г	T	1	1			Г	T	T	Ť	1		Γ	T	Ť	1			T	1	7	Г	T	T	T	1	1	1		_	Г		•	1	1	N		•		Ţ,	1	•	z	ţ.

Symbols in machine instructions table

Symbol	Description	Symbol	Description
IMP	Implied addressing mode	\forall	Exclusive OR
IMM	Immediate addressing mode	_	Negation
Α	Accumulator addressing mode	←	Movement to the arrow direction
DIR	Direct addressing mode	Acc	Accumulator
DIR, b	Direct bit addressing mode	Acch	Accumulator's upper 8 bits
DIR, X	Direct indexed X addressing mode	Accl	Accumulator's lower 8 bits
DIR, Y	Direct indexed Y addressing mode	Α	Accumulator A
(DIR)	Direct indirect addressing mode	A _H	Accumulator A's upper 8 bits
(DIR, X)	Direct indexed X indirect addressing mode	AL	Accumulator A's lower 8 bits
(DIR), Y	Direct indirect indexed Y addressing mode	В	Accumulator B
L (DIR)	Direct indirect long addressing mode	Вн	Accumulator B's upper 8 bits
L (DIR), Y	Direct indirect long indexed Y addressing mode	B∟	Accumulator B's lower 8 bits
ABS	Absolute addressing mode	x	Index register X
ABS, b	Absolute bit addressing mode	Хн	Index register X's upper 8 bits
ABS, X	Absolute indexed X addressing mode	ΧL	Index register X's lower 8 bits
ABS, Y	Absolute indexed Y addressing mode	Y	Index register Y
ABL	Absolute long addressing mode	YH	Index register Y's upper 8 bits
ABL, X	Absolute long indexed X addressing mode	YL	Index register Y's lower 8 bits
(ABS)	Absolute indirect addressing mode	S	Stack pointer
L (ABS)	Absolute indirect long addressing mode	PC	Program counter
(ABS, X)	Absolute indexed X indirect addressing mode	PCH	Program counter's upper 8 bits
STK	Stack addressing mode	PC _L	Program counter's lower 8 bits
REL	Relative addressing mode	PG	Program bank register
DIR, b, REL	Direct bit relative addressing mode	DT	Data bank register
ABS, b, REL	Absolute bit relative addressing mode	DPR	Direct page register
SR	Stack pointer relative addressing mode	DPRH	Direct page register's upper 8 bits
(SR), Y	Stack pointer relative indirect indexed Y addressing	DPR∟	Direct page register's lower 8 bits
m	mode	PS	Processor status register
BLK	Block transfer addressing mode	PS _H	Processor status register's upper 8 bits
C	Carry flag	PS∟	Processor status register's lower 8 bits
Z	Zero flag	PSb	Processor status register's b-th bit
_	Interrupt disable flag	M(S)	Contents of memory at address indicated by stac
D	Decimal operation mode flag		pointer
x	Index register length selection flag	Mb	b-th memory location
m	Data length selection flag	AD _G	Value of 24-bit address's upper 8-bit (A ₂₃ ~A ₁₆)
V	Overflow flag	AD _H	Value of 24-bit address's middle 8-bit (A ₁₅ ~A ₈)
N	Negative flag	AD∟	Value of 24-bit address's lower 8-bit (A ₇ ~A ₀)
IPL	Processor interrupt priority level	op	Operation code
+	Addition	n #	Number of cycle
	Subtraction	i ''	Number of byte
*	Multiplication	!	Number of transfer byte or rotation
_	Division	i ₁ , i ₂	Number of registers pushed or pulled
\wedge	Logical AND		
\vee	Logical OR		

APPENDIX

Appendix 9. Machine instructions

The number of cycles shown in the table is described in case of the fastest mode for each instruction. The number of cycles shown in the table is calculated for DPR_L=0. The number of cycles in the addressing mode concerning the DPR when DPR_L=0 must be incremented by 1. The number of cycles shown in the table differs according to the bytes fetched into the instruction queue buffer, or according to whether the memory read/write address is odd or even. It also differs when the external region memory is accessed by BYTE="H".

- Note 1. The operation code at the upper row is used for accumulator A, and the operation at the lower row is used for accumulator B.
- Note 2. When setting flag m=0 to handle the data as 16-bit data in the immediate addressing mode, the number of bytes increments by 1.
- Note 3. The number of cycles increments by 2 when branching.
- Note 4. The operation code on the upper row is used for branching in the range of -128~+127, and the operation code on the lower row is used for branching in the range of -32768~+32767.
- Note 5. When handling 16-bit data with flag m=0, the byte in the table is incremented by 1.

Note 6.

Type of register	Α	В	Х	Y	DPR	DT	PG	PS
Number of cycles	2	2	2	2	2	1	1	2

The number of cycles corresponding to the register to be pushed are added. The number of cycles when no pushing is done is 12. i₁ indicates the number of registers among A, B, X, Y, DPR, and PS to be saved, while i₂ indicates the number of registers among DT and PG to be saved.

Note 7.

	Type of register	Α	В	Х	Y	DPR	DT	PS
1	Number of cycles	3	3	3	3	4	3	3

The number of cycles corresponding to the register to be pulled are added. The number of cycles when no pulling is done is 14. i₁ indicates the number of registers among A, B, X, Y, DT, and PS to be restored, while i₂=1 when DPR is to be restored.

Note 8. The number of cycles is the case when the number of bytes to be transfered is even.

When the number of bytes to be transfered is odd, the number is calculated as:

Note that, (i/2) shows the integer part when i is divided by 2.

Note 9. The number of cycles is the case when the number of bytes to be transfered is even. When the number of bytes to be transfered is odd, the number is calculated as;

$$9 + (i/2) \times 7 + 5$$

Note that, (i/2) shows the integer part when i is divided by 2.

- Note 10. The number of cycles is the case in the 16-bit÷8-bit operation. The number of cycles is incremented by 16 for 32-bit÷16-bit operation.
- Note 11. The number of cycles is the case in the 8-bit×8-bit operation. The number of cycles is incremented by 8 for 16-bit ×16-bit operation.
- Note 12. When setting flag x=0 to handle the data as 16-bit data in the immediate addressing mode, the number of bytes increments by 1.
- Note 13. When flag m is 0, the byte in the table is incremented by 1.

Appendix 10. Instruction code table

INSTRUCTION CODE TABLE-1

	D ₃ ~D ₀	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111
D ₇ ~D ₄	exadecimal notation	0	1	2	3	4	5	6	7	8	9	A	В	С	D	E	F
0000		BRK	ORA		ORA	SEB	ORA	ASL	ORA	PHP	ORA	ASL	PHD	SEB	ORA	ASL	ORA
0000	U	DNK	A,(DIR,X)		A,SR	DIR,b	A,DIR	DIR	A,L(DIR)	FHF	A,IMM	Α	F110	ABS,b	A,ABS	ABS	A,ABL
0001	1	BPL	ORA	ORA A.(DIR)	ORA	CLB DIR.b	ORA A.DIR.X	ASL DIR.X	ORA A,L(DIR),Y	CLC	ORA A.ABS.Y	DEC	TAS	CLB ABS.b	ORA A.ABS.X	ASL ABS,X	ORA A,ABL,X
	1	JSR	AND	JSR	AND	BBS	AND	ROL	AND		AND	ROL		BBS	AND	ROL	AND
0010	2	ABS	A.(DIR.X)	ABL	A.SR	DIR.b.R	A,DIR	DIR	A.L(DIR)	PLP	A,IMM	A	PLD	ABS.b.R	A,ABS	ABS	A.ABL
	+	ADO	AND	AND	AND	BBC	AND	ROL	AND		AND	INC		BBC	AND	ROL	AND
0011	3	вмі		A,(DIR)	A (CD) V	DID b D		DIR,X	A,L(DIR),Y	SEC	A,ABS,Y	A	TSA	ADC h D	A,ABS,X	ABS,X	A,ABL,X
	+		EOR	A,(DIK)	EOR	DIR,0,R	EOR	LSR	EOR		EOR	LSR		JMP	EOR	LSR	EOR
0100	4	RTI		Note 1		MVP		DIR		PHA	1		PHG	ARC	A,ABS	ABS	Ì
	1		A,(DIR,X) EOR	EOR	A,SR EOR		A,DIR EOR	LSR	A,L(DIR) EOR		A,IMM EOR	Α		JMP	EOR	LSR	A,ABL EOR
0101	5	BVC				MVN				CLI		PHY	TAD				
			A,(DIH),Y	A,(DIR)	A,(SR),Y	LDM	A,DIR,X ADC	DIR,X ROR	A,L(DIR),Y ADC		A,ABS,Y ADC	ROR		JMP	A,ABS,X ADC	ABS,X ROR	A,ABL,>
0110	6	RTS		PER		Ì				PLA			RTL				
	-		A,(DIR,X)	ADC	A,SR ADC	LDM	A,DIR ADC	ROR	A,L(DIR)		A,IMM ADC	Α		(ABS)	A,ABS ADC	ABS ROR	A,ABL ADC
0111	7	BVS				1				SEI		PLY	TDA				
		BRA	A,(DIR),Y	A,(DIR) BRA	A,(SR),Y STA	DIR,X STY	A,DIR,X STA	DIR,X STX	A,L(DIR),Y STA		A,ABS,Y			(ABS,X) STY	A,ABS,X STA	ABS,X STX	A,ABL,>
1000	8	BRA	SIA				SIA			DEY	Note 2	TXA	PHT	1			
	-	REL	A,(DIR,X)	REL	A,SR	DIR	A,DIR	DIR	A,L(DIR)		L			ABS	A,ABS	ABS	A,ABL
1001	9	всс	STA	STA	STA	STY	STA	STX	STA	TYA	STA	TXS	TXY	LDM	STA	LDM	STA
	-		+	A,(DIR)		DIR,X	A,DIR,X	DIR,Y	A,L(DIR),Y		A,ABS,Y			ABS	A,ABS,X	ABS,X	A,ABL,>
1010	A	LDY	LDA	LDX	LDA	LDY	LDA	LDX	LDA	TAY	LDA	TAX	PLT	LDY	LDA	LDX	LDA
		IMM	A,(DIR,X)	IMM	A,SR	DIR	A,DIR	DIR	A,L(DIR)		A,IMM			ABS	A,ABS	ABS	A,ABL
1011	В	BCS	LDA	LDA	LDA	LDY	LDA	LDX	LDA	CLV	LDA	TSX	TYX	LDY	LDA	LDX	LDA
	1			A,(DIR)		DIR,X	A,DIR,X	DIR,Y	A,L(DIR),Y		A,ABS,Y			ABS,X	A,ABS,X	ABS,Y	A,ABL,>
1100	С	CPY	CMP	CLP	СМР	CPY	СМР	DEC	CMP	INY	СМР	DEX	WIT	CPY	СМР	DEC	СМР
		IMM	A,(DIR,X)	IMM	A,SR	DIR	A,DIR	DIR	A,L(DIR)		A,IMM			ABS	A,ABS	ABS	A,ABL
1101	D	BNE	CMP	CMP	CMP	PEI	СМР	DEC	СМР	CLM	СМР	PHX	STP	JMP	CMP	DEC	СМР
			A,(DIR),Y	A,(DIR)	A,(SR),Y		A,DIR,X	DIR,X	A,L(DIR),Y		A,ABS,Y			+	A,ABS,X	ABS,X	A,ABL,
1110	E	CPX	SBC	SEP	SBC	CPX	SBC	INC	SBC	INX	SBC	NOP	PSH	CPX	SBC	INC	SBC
1110		IMM	A,(DIR,X)	IMM	A,SR	DIR	A,DIR	DIR	A,L(DIR)	""	A,IMM	.10.	, 5.1	ABS	A,ABS	ABS	A,ABL
1111	F	BEQ	SBC	SBC	SBC	PEA	SBC	INC	SBC	SEM	SBC	PLX	PUL	JSR	SBC	INC	SBC
1111		DEW	A,(DIR),Y	A,(DIR)	A,(SR),Y		A,DIR,X	DIR,X	A,L(DIR),Y		A,ABS,Y		'01	(ABS,X)	A,ABS,X	ABS,X	A,ABL,

Note 1: 42₁₆ specifies the contents of the INSTRUCTION CODE TABLE-2.
About the second word's codes, refer to the INSTRUCTION CODE TABLE-2.

Seg. specifies the contents of the INSTRUCTION CODE TABLE-3.

About the third word's codes, refer to the INSTRUCTION CODE TABLE-2.

INSTRUCTION CODE TABLE-2 (The first word's code of each instruction is 42₁₆)

																107	
	D ₃ ~D ₀	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111
D ₇ ~D ₄ He	xadecimal notation	0	i	2	3	4	5	6	7	8	9	Α	В	С	D	Ε	F
0000			ORA		ORA		ORA		ORA		ORA	ASL			ORA		ORA
	0		B,(DIR,X)		B,SR		B,DIR		B,L(DIR)		В,ІММ	В			B,ABS		B,ABL
0001			ORA	ORA	ORA		ORA		ORA		ORA	DEC	TD 0		ORA		ORA
	1 1		B,(DIR),Y	B,(DIR)	B,(SR),Y		B,DIR,X		B,L(DIR),Y		B,ABS,Y	В	TBS		B,ABS,X		B,ABL,X
0010	2		AND		. AND		AND		AND		AND	ROL			AND		AND
			B,(DIR,X)		B,SR		B,DIR		B,L(DIR)		в,імм	В			B,ABS		B,ABL
0011			AND	AND	AND		AND		AND		AND	INC	TSB		AND		AND
	3		B,(DIR),Y	B,(DIR)	B,(SR),Y		B,DIR,X		B,L(DIR),Y		B,ABS,Y	В			B,ABS,X		B,ABL,X
0100	4		EOR		EOR		EOR		EOR	0	EOR	LSR			EOR		EOR
			B,(DIR,X)		B,SR		B,DIR		B,L(DIR)	РНВ	В,ІММ	В			B,ABS		B,ABL
0101	5		EOR	EOR	EOR		EOR		EOR		EOR		TBD		EOR		EOR
			B,(DIR),Y	B,(DIR)	B,(SR),Y		B,DIR,X		B,L(DIR),Y		B,ABS,Y				B,ABS,X		B,ABL,X
0110	6		ADC.		ADC		ADC		ADC	D. D	ADC	ROR			ADC		ADC
			B,(DIR,X)		B,SR		B,DIR		B,L(DIR)	PLB	в,імм	В		l	B,ABS		B,ABL
0111	7		ADC	ADC	ADC		ADC		ADC		ADC		TDB		ADC		ADC
			B,(DIR),Y	B,(DIR)	B,(SR),Y		B,DIR,X		B,L(DIR),Y		B,ABS,Y		TDB		B,ABS,X		B,ABL,X
1000	8		STA		STA		STA		STA			TV D			STA		STA
			B,(DIR,X)		B,SR		B,DIR		B,L(DIR)			TXB			B,ABS		B,ABL
	9		STA	STA	STA		STA		STA		STA				STA		STA
1001			B,(DIR),Y	B,(DIR)	B,(SR),Y		B,DIR,X		B,L(DIR),Y	TYB	B,ABS,Y				B,ABS,X		B,ABL,X
1010	A		LDA		LDA		LDA		LDA		LDA			LDA		LDA	
			B,(DIR,X)		B,SR		B,DIR		B,L(DIR)	TBY	B,IMM TBX			B,ABS		B,ABL	
1011	В		LDA	LDA	LDA		LDA		LDA		LDA				LDA		LDA
			B,(DIR),Y	B,(DIR)	B,(SR),Y		B,DIR,X		B,L(DIR),Y		B,ABS,Y				B,ABS,X		B,ABL,X
1100	С		CMP		СМР		СМР		СМР		СМР				СМР		СМР
			B,(DIR,X)		B,SR		B,DIR		B,L(DIR)		В,ІММ,				B,ABS		B,ABL
1101			СМР	СМР	СМР		СМР		СМР		СМР				СМР		СМР
	D		B,(DIR),Y	B,(DIR)	B,(SR),Y		B,DIR,X		B,L(DIR),Y		B,ABS,Y				B,ABS,X		B,ABL,X
1110			SBC		SBC		SBC		SBC		SBC				SBC		SBC
	E		B,(DIR,X)		B,SR		B,DIR		B,L(DIR)		в,імм				B,ABS		B,ABL
1111	F		SBC	SBC	SBC		SBC		SBC		SBC				SBC		SBC
			B,(DIR),Y	B,(DIR)	B,(SR),Y		B,DIR,X		B,L(DIR),Y		B,ABS,Y				B,ABS,X		B,ABL,X

INSTRUCTION CODE TABLE-3 (The first word's code of each instruction is 89₁₆)

																.07	
	D ₃ ~D ₀	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111
D ₇ ~D ₄ He	exadecimal notation	0	1	2	3	4	5	6	7	8	9	A	В	С	D	E	F
0000			MPY		MPY		MPY		MPY		MPY				MPY		MPY
	0		(DIR,X)		SR		DIR		L(DIR)		ІММ				ABS		ABL
0001			MPY	MPY	MPY		MPY		MPY		MPY				MPY		MPY
	1		(DIR),Y	(DIR)	(SR),Y		DIR,X		L(DIR),Y		ABS,Y			j	ABS,X		ABL,X
0010			DIV		DIV		DIV		DIV		DIV				DIV		DIV
	2		(DIR,X)		SR		DIR		L(DIR)	XAB	IMM				ABS		ABL
0011	1		DIV	DIV	DIV		DIV		DIV		DIV				DIV		DIV
	3		(DIR),Y	(DIR)	(SR),Y		DIR,X		L(DIR),Y		ABS,Y				ABS,X		ABL,X
0100	4										RLA						
	1										IMM						
0101	5																
0110	6																
0111	7																
1000	8										,						
1001	9																
1010	A																
1011	В																
1100	С			LDT													
	-		<u> </u>	IMM					-								<u> </u>
1101	D																
1110	E																
1111	F																

CONTACT ADDRESSES FOR FURTHER INFORMATION

JAPAN:

Overseas Marketing Division **Electronics Products** Mitsubishi Electric Corporation 2-3, Marunouchi 2-chome Chiyoda-ku, Tokyo 100, Japan Telephone: (03) 3218-2863 Facsimile: (03) 3218-2852

Overseas Marketing Manager Kita-Itami Works 4-1, Mizuhara, Itami-shi, Hyogo-ken 664, Japan 526408 KMELCO J Telephone: (0727) 82-5131 Facsimile: (0727) 72-2329

HONG KONG =

Mitsubishi Electric (H.K.) Ltd. 41st fl., Manulife Tower, 169, Electric Road, North Point, Hong Kong 60800 MELCO HX Telephone: 510-0555 510-9830, 510-9822, Facsimile:

510-9803

SINGAPORE =

MELCO SALES SINGAPORE PTE, 307 Alexandra Road #05-01/02 Mitsubishi Electric Building Singapore 0315

RS 20845 MELCO Telex: Telephone: 4732308

Facsimile: 4738944

TAIWAN =

MELCO-TAIWAN CO., Ltd. 1st fl., Chung-Ling Bldg., 363, Sec. 2, Fu-Hsing S Road, Taipei R.O.C.

Telephone: (02) 735-3030 Facsimile: (02) 735-6771

25433 CHURYO "MELCO-Telex:

TAIWAN"

U.S.A.

NORTHWEST

Mitsubishi Electronics America, Inc. 1050 East Arques Avenue Sunnyvale, CA 94086

Telephone: (408) 730-5900 Facsimile: (408) 730-4972

SAN DIEGO

Mitsubishi Electronics America, Inc. 16980 Via Tazon, Suite 220 San Diego, CA 92128 Telephone: (619) 451-9618 Facsimile: (619) 592-0242

DENVER

Mitsubishi Electronics America, Inc. 4600 South Ulster Street Metropoint Building, 7th Floor Denver, CO 80237

Telephone: (303) 740-6775 Facsimile: (303) 694-0613 SOUTHWEST

Mitsubishi Electronics America, Inc. 991 Knox Street Torrance, CA 90502

Telephone: (213) 515-3993 Facsimile: (213) 217-5781

SOUTH CENTRAL

Mitsubishi Electronics America, Inc. 1501 Luna Road, Suite 124 Carrollton, TX 75006 Telephone: (214) 484-1919 Facsimile: (214) 243-0207

NORTHERN

Mitsubishi Electronics America, Inc. 15612 Highway 7 # 243 Minnetonka, MN 55345 Telephone: (612) 938-7779 Facsimile: (612) 938-5125

NORTH CENTRAL

Mitsubishi Electronics America, Inc. 800 N. Bierman Circle Mt. Prospect, IL 60056 Telephone: (312) 298-9223 Facsimile: (312) 298-0567

NORTHEAST

Mitsubishi Electronics America, Inc. 200 Unicorn Park Drive Woburn, MA 01801 Telephone: (617) 932-5700 Facsimile: (617) 938-1075

MID-ATLANTIC

Mitsubishi Electronics America, Inc. 800 Cottontail Lane Somerset, NJ 08873

Telephone: (201) 469-8833 Facsimile: (201) 469-1909

SOUTH ATLANTIC

Mitsubishi Electronics America, Inc. 2500 Gateway Center Blvd., Suite 300 Morrisville. NC 27560

Telephone: (404) 368-4850 Facsimile: (404) 662-5208

SOUTHEAST

Mitsubishi Electronics America, Inc. Town Executive Center 6100 Glades Road #210 Boca Raton, FL 33433

Telephone: (407) 487-7747 Facsimile: (407) 487-2046

CANADA =

Mitsubishi Electronics America, Inc. 6185 Ordan Drive, Unit #110 Mississauga, Ontario, Canada L5T 2E1 Telephone: (416) 670-8711 Facsimile: (416) 670-8715

Mitsubishi Electronic Sales Canada,

340 March Road, Suite 502 Kanata, Ontario, Canada K2K 2E4 Telephone: (613) 591-3348 Facsimile: (613) 591-3948

GERMANY

Mitsubishi Electric Europe GmbH Headquarters

Gothaer Str. 8

4030 Ratingen 1, Germany Telephone: 2102-486-0 Facsimile: 2102-486-367 Facsimile:

Mitsubishi Electric Europe GmbH

Munich Office Fraunhoferstr. 9

8045 Ismaning, Germany Telephone: 89-96 07 94 30 Facsimile: 89-96 07 94 11

Mitsubishi Electric Europe GmbH Stuttgart Office

Zettachring 12

7000 Stuttgart 80, Germany Telephone: 711-728 74 70 Facsimile: 711-72 47 21

Mitsubishi Electric Europe GmbH Frankfurt Office (Power Semiconductors)

Prome Madenstr. 16 W. 6140 Bonsheim

Telephone: (06251)62097/98 Facsimile: (06251)62099

FRANCE =

Mitsubishi Electric France S. A. 55, Avenue de Colmar 92563 Rueil Malmaison Cedex, France

Telephone: 1-47. 08. 78. 00 Facsimile: 1-47. 51. 36. 22

ITALY :

Mitsubishi Electric Europe GmbH Milano Branch Office Centro Direzionale Colleoni Palazzo Perseo 2 20041 Agrate Brianza

Milano, Italy

Telephone: 39-605 31 39-605 32 12 Facsimile:

SWEDEN =

Mitsubishi Electric Europe GmbH Stockholm Office Lastbilsvägen 6b

19149 Sollentuna, Sweden Telephone: 8-96 04 60 Facsimile: 8-92 76 97

Mitsubishi Electric (U.K.) Ltd.

Travellers Lane

Hatfield

Herts AL10 8×B, England, U.K. Telephone: 707-27 61 00 Facsimile: 707-27 86 92

AUSTRALIA =

Mitsubishi Electric Australia Pty. Ltd. 348 Victoria Road Rydalmere Nsw 2116, Australia Private Bag No.2 Rydalmere Nsw 2116
Telex: MESYDAA 126614

Telephone: (02) 684-7200 Facsimile: (02) 638-7072

MITSUBISHI SEMICONDUCTORS USER'S MANUAL M37732/M37730 Group

Dec. First Edition 1992

Editioned by

Committee of editing of Mitsubishi Semiconductor USER'S MANUAL

Published by

Mitsubishi Electric Corp., Semiconductor Marketing Division

This book, or parts thereof, may not be reproduced in any form without permission of Mitsubishi Electric Corporation.

©1992 MITSUBISHI ELECTRIC CORPORATION

MITSUBISHI SEMICONDUCTORS
M37732 Group
M37730 Group



If these products or technologies fall under Japanese and/or COCOM strategic restrictions, diversion contrary thereto is prohibited.