


# MECL

**INTEGRATED CIRCUITS  
MC300/MC350 SERIES**



# MECL

## MC300 SERIES

### INDEX

#### Functions and Characteristics

Logic Description

General Information

Circuit Description

Definitions

Packages

Worst-Case Transfer Characteristics

Maximum Ratings

Noise Margins

#### DEVICE SPECIFICATIONS

MC301	5-Input Gate
MC302	R-S Flip-Flop
MC303	Half-Adder
MC304	Bias Driver
MC305	Gate Expander
MC306	3-Input Gate
MC307	3-Input Gate
MC308	AC-Coupled J-K Flip-Flop
MC309	Dual 2-Input Gate
MC310	Dual 2-Input Gate
MC311	Dual 2-Input Gate
MC312A	Dual 3-Input Gate
MC313F	Quad 2-Input Gate
MC314	AC-Coupled J-K Flip-Flop
MC315	Line Driver
MC316	Lamp Driver
MC317	MECL to Saturated Logic Translator
MC318	Saturated Logic to MECL Translator

## FUNCTIONS AND CHARACTERISTICS

$V_{CC} = 0, V_{EE} = -5.2 \text{ V}, T_A = 25^\circ\text{C}$

Function	Type <sup>①</sup>	DC Output Loading Factor Each Output	Propagation Delay $t_{pd}$ ns typ	Total Power Dissipation mW typ/pkg	Case
----------	-------------------	--------------------------------------	-----------------------------------	------------------------------------	------

### GATES

5-Input OR/NOR Gate	MC301	25	7.5	37	602B,606
3-Input OR/NOR Gate	MC306	↓	7.5	37	↓
3-Input OR/NOR Gate	MC307		7.5	15	
Dual 2-Input NOR Gate	MC309		7.0	54	
Dual 2-Input NOR Gate	MC310		7.0	54	
Dual 2-Input NOR Gate	MC311		7.0	41	
Dual 3-Input NOR Gate (With Internal Bias)	MC312A		7.5	70	
Quad 2-Input NOR Gate	MC313F		7.0	125	

### FLIP-FLOPS

R-S Flip-Flop	MC302	25	11	42	602B,606
AC-Coupled J-K Flip-Flop	MC308	↓	8.5	87	↓
AC-Coupled J-K Flip-Flop	MC314		12	118	

### HALF-ADDER

Half-Adder	MC303	25	7.5	63	602B,606
------------	-------	----	-----	----	----------

### GATE EXPANDER

5-Input Gate Expander	MC305	—	4.5	—	602B,606
-----------------------	-------	---	-----	---	----------

### DRIVERS

Bias Driver	MC304	25	—	18	602B,606
Line Driver	MC315	—	14	180 <sup>②</sup>	↓
Lamp Driver	MC316	—	—	135	

### TRANSLATORS

Level Translator — MECL to Saturated Logic	MC317	7 (DTL)	27.5	63	602B,606
Level Translator — Saturated Logic to MECL	MC318	25 (MECL)	17	105	602B,606

- <sup>①</sup> G suffix denotes Metal Can, F suffix denotes Flat Package. (i.e., MC301G = Metal Can, MC301F = Flat Package.)
- <sup>②</sup> With 93-ohm load (each side)

**POSITIVE LOGIC:**  $V_{hi}$  is a logical "1",  $V_{lo}$  is a logical "0"  
**NEGATIVE LOGIC:**  $V_{hi}$  is a logical "0",  $V_{lo}$  is a logical "1"

The logic diagrams shown describe the circuits of the MC300 line and permit quick selection of those circuits required for the implementation of this particular logic system. Pertinent information such as logic equations, typical time delay, typical power dissipation, and truth tables is provided to show line compatibility. Package pin numbers and fan-in and fan-out for each device are specified on each logic diagram. The numbers at the

ends of the terminals are package pin numbers. The numbers in parentheses indicate ac loading factors at each terminal.

MECL circuits require a bias voltage which, for best results, should be obtained from a regulated, temperature-compensated, bias supply. A bias driver, type MC304, is included in the MECL line to provide this function when the bias driver is not contained in the logic element. Specifications for the bias driver are included in this section of the Data Book.

**MC302 — R-S FLIP-FLOP**

0	1	1
1	0	0
0	0	$Q^r$
1	1	N.D.

$t_{dr} = 10.5 \text{ ns}$   
 $P_D = 42 \text{ mW}$

DC Set-Reset flip-flop with expandable input and buffered outputs.

**MC301 — 5-INPUT GATE**

$5 = 6 + 7 + 8 + 9 + 10$   
 $4 = 6 + 7 + 8 + 9 + 10$

$t_{dr} = 7.5 \text{ ns}$   
 $P_D = 37 \text{ mW}$

Provides the positive logic "NOR" function and its complement simultaneously.

**MC306 — 3-INPUT GATE**

$5 = 6 + 7 + 8$   
 $4 = 6 + 7 + 8$

$t_{dr} = 6.0 \text{ ns}$   
 $P_D = 37 \text{ mW}$

Provides the positive logic "NOR" function and its complement simultaneously.

**MC308 — AC-COUPLED J-K FLIP-FLOP**

**CLOCKED J-K OPERATION**

$\bar{J}$	$\bar{K}$	$\bar{C}_0$	$Q^{r+1}$
0	0	1	$\bar{Q}^r$
0	1	1	1
1	0	1	0
1	1	1	$Q^r$

$t_{dr} = 7.5 \text{ ns}$   
 $P_D = 87 \text{ mW}$

AC-Coupled J-K flip-flop with dc Set and Reset inputs and buffered outputs for counter and shift register applications up to 15 MHz.

**R-S OPERATION**

R	S	$Q^{r+1}$
0	1	1
1	0	0
0	0	$Q^r$
1	1	N.D.

$t_{dr} = 7.5 \text{ ns}$   
 $P_D = 87 \text{ mW}$

**MC307 — 3-INPUT GATE**

$5 = 6 + 7 + 8$   
 $4 = 6 + 7 + 8$

$t_{dr} = 6.0 \text{ ns}$  \*No pull-down resistors  
 $P_D = 15 \text{ mW}$

Provides the positive logic "NOR" function and its complement simultaneously. Same as MC306, with pull-down resistors omitted, permitting a reduction of power dissipation (see schematic diagram on the data sheet).

**MC314 — AC-COUPLED J-K FLIP-FLOP**

**CLOCKED J-K OPERATION**

$\bar{J}$	$\bar{K}$	$\bar{C}_0$	$Q^{r+1}$
0	0	1	$\bar{Q}^r$
0	1	1	1
1	0	1	0
1	1	1	$Q^r$

$t_{dr} = 12 \text{ ns}$   
 $P_D = 118 \text{ mW}$

High-speed ac-coupled J-K flip-flop with dc Set and Reset inputs for counter and shift register applications up to 30 MHz operation.

**R-S OPERATION**

R	S	$Q^{r+1}$
0	1	1
1	0	0
0	0	$Q^r$
1	1	N.D.

$t_{dr} = 12 \text{ ns}$   
 $P_D = 118 \text{ mW}$

**MC309 — DUAL 2-INPUT GATE**

$6 = 7 + 8$   
 $5 = 7 + 8$

$t_{dr} = 6.5 \text{ ns}$   
 $P_D = 27 \text{ mW/gate}$

Provides the positive logic "NOR" function.

<p><b>MC310 — DUAL 2-INPUT GATE</b></p> <p>**Optional pull-down resistor. If resistor is desired, connect pin 4 to pin 5.</p> <p><math>t_{\text{del}} = 6.5 \text{ ns}</math>      <math>P_D = 27 \text{ mW/gate}</math></p> <p>Provides the positive logic "NOR" function. Same as MC309 with one output pull-down resistor optional (see schematic diagram on the data sheet).</p>	<p><b>MC311 — DUAL 2-INPUT GATE</b></p> <p>**Optional pull-down resistor. If resistor is desired, connect pin 4 to pin 5 or pin 6.</p> <p><math>t_{\text{del}} = 6.5 \text{ ns}</math>      <math>P_D = 21 \text{ mW/gate}</math></p> <p>Provides the positive logic "NOR" function. Same as MC309 with one output pull-down resistor omitted and the second optional (see schematic diagram on the data sheet).</p>	
<p><b>MC312A — DUAL 3-INPUT GATE</b></p> <p><math>t_{\text{del}} = 6.5 \text{ ns}</math> <math>P_D = 35 \text{ mW/gate}</math></p> <p>Provides the positive logic "NOR" function, and features an internal bias driver. This gate without the bias driver is available as the MC312.</p>	<p><b>MC313F — QUAD 2-INPUT GATE</b></p> <p><math>t_{\text{del}} = 6.5 \text{ ns}</math>      <math>P_D = 31 \text{ mW/gate}</math></p> <p>Provides the positive logic "NOR" function, and features an internal bias driver.</p>	<p><b>MC315 — LINE DRIVER</b></p> <p><math>t_{\text{del}} = 14 \text{ ns}</math> <math>P_D = 180 \text{ mW (with } 93 \Omega \text{ load)}</math></p> <p>Drives lines of 93 ohms or greater while providing the positive logic "NOR" function and its complement simultaneously.</p>
<p><b>MC303 — HALF-ADDER</b></p> <p><math>t_{\text{del}} = 7 \text{ ns}</math> <math>P_D = 63 \text{ mW}</math></p> <p>Provides the "SUM", "CARRY", and "NOR" functions simultaneously. If complement inputs are not used, an undefined state can occur.</p>	<p><b>MC316 — LAMP DRIVER</b></p> <p><math>P_D = 135 \text{ mW}</math></p> <p>Capable of driving 6-volt lamps. Positive "NOR" function is obtained by applying <math>V_{\text{DD}}</math> to pin 4, 5, or 6, with pins 7 and 8 used as inputs. Positive "OR" is obtained by applying <math>V_{\text{DD}}</math> to pin 7 or 8, with pins 4, 5, and 6 used as inputs.</p>	<p><b>MC317 — LEVEL TRANSLATOR</b></p> <p><math>t_{\text{del}} = 30 \text{ ns}</math> <math>P_D = 63 \text{ mW}</math></p> <p>Intended for converting non-saturated MECL signal levels to saturated logic levels. Positive "NOR" function is obtained by applying <math>V_{\text{DD}}</math> to pin 7 or 8, with pins 4, 5, and 6 used as inputs. Positive "OR" is obtained by applying <math>V_{\text{DD}}</math> to pin 4, 5, or 6, with pins 7 and 8 used as inputs.</p>
<p><b>MC318 — LEVEL TRANSLATOR</b></p> <p><math>t_{\text{del}} = 17 \text{ ns}</math> <math>P_D = 105 \text{ mW}</math></p> <p>Intended for converting saturated logic levels to non-saturated MECL signal levels. By applying DTL input logic levels as defined by logical "0" at 0.4 V and logical "1" at 5.0 V, corresponding MECL outputs are obtained as defined by logical "0" at -1.55 V and logical "1" at -0.75 V.</p>	<p><b>MC305 — 5-INPUT EXPANDER</b></p> <p><math>t_{\text{del}} = 5 \text{ ns}</math></p> <p>For use with the MC302, MC306, MC307, and MC315. Each expander unit increases the fan-in of the basic gate by five. For highest performance, a maximum of three expander units per gate is recommended.</p>	<p><b>Note:</b> Any unused input should be connected to <math>V_{\text{EE}}</math>.</p>



CIRCUIT DESCRIPTION

The MECL line of monolithic integrated logic circuits was designed as a non-saturating form of logic which eliminates transistor storage time as a speed limiting characteristic, and permits extremely high-speed operation.

The typical MECL circuit comprises a differential-amplifier input, with emitter-follower output to restore dc levels. High fan-out operation is possible because of the high input impedance of the differential amplifier and the low output impedance of the emitter followers. Power-supply noise is virtually eliminated by the nearly constant current drain of the differential amplifier, even during the transition period. Basic gate design provides for simultaneous output of both the function and its complement.

POWER-SUPPLY CONNECTIONS

Any one of the power supply nodes,  $V_{BB}$ ,  $V_{CC}$ , or  $V_{EE}$  may be used as ground; however, the manufacturer has found it most convenient to ground the  $V_{CC}$  node. In such a case:  $V_{CC} = 0$ ,  $V_{BB} = -1.15$  V,  $V_{EE} = -5.2$  V, as shown in the schematic diagram above.

SYSTEM LOGIC SPECIFICATIONS

The output logic swing of 0.8 V then varies from a low state of  $V_L = -1.55$  V to a high state of  $V_H = -0.75$  V with respect to ground.

Positive logic is used when reference is made to logical "0's" or "1's". Then

$$\begin{matrix} \text{"0"} = -1.55 \text{ V} \\ \text{"1"} = -0.75 \text{ V} \end{matrix} \quad \text{typical}$$

Dynamic logic refers to a change of logic states. Dynamic "0" is a negative going voltage excursion and a dynamic "1" is a positive going voltage excursion.


CIRCUIT OPERATION

A bias of  $-1.15$  volts is applied to the "bias input" of the differential amplifier and the logic signals are applied to the "signal input". If a logical "0" is applied, the current through  $R_{E1}$  is supplied by the fixed-biased transistor. A drop of 800 mV occurs across  $R_{C2}$ . The OR output then is  $-1.55$  V, or one  $V_{BE}$ -drop below 800 mV. Since no current flows in the "signal input" transistor, the NOR output is a  $V_{BE}$ -drop below ground, or  $-0.75$  volts. When a logical "1" level is applied to the "signal input", the current through  $R_{C2}$  is switched to the "signal input" transistor and a drop of 800 mV occurs across  $R_{C1}$ . The OR output then goes to  $-0.75$  volts and the NOR output goes to  $-1.55$  volts.

Note: Any unused input should be connected to  $V_{EE}$ .

BIAS VOLTAGE SOURCE

The bias voltage applied to the bias input is obtained from a regulated, temperature-compensated bias driver, type MC304. The temperature characteristics of the bias driver compensate for any variations in circuit operating point over the temperature range or supply voltage changes, to insure that the threshold point is always in the center of the transition region. The bias driver can be used to drive up to 25 logic elements and should be employed for all elements except those with built-in bias networks.



# GENERAL INFORMATION (continued)


## DEFINITIONS

- $e_{in}$  AC signal applied to the input
- $e_{out}$  AC signal at the output
- $I_C$  Amount of current drawn from the positive power supply by the test unit
- $I_{CEX}$  Total collector leakage current exhibited by the gate expander when all inputs are at the negative supply potential
- $I_E$  Amount of current drawn from the test unit by the negative power supply
- $I_{in}$  Current drawn by the input of the test unit when a logical "1" ( $V_H$ ) is applied to the input
- $I_L$  Current drawn from a node when that node is at ground potential
- $t_{d1}$  Time required for the output pulse to reach the 50% point of its leading edge when referenced to the 50% point of the input pulse leading edge
- $t_{d2}$  Time required for the output pulse to reach the 50% point of its trailing edge when referenced to the 50% point of the input pulse trailing edge
- $t_{df}$  Time required for a flip-flop output to reach the 50% point of its negative going edge when referenced to the 50% point of the input pulse leading edge
- $t_{dr}$  Time required for a flip-flop output to reach the 50% point of its positive going edge when referenced to the 50% point of the input pulse leading edge
- $t_f$  Time required for the output pulse to go more negative from its 90% point to its 10% point
- $t_r$  Time required for the output pulse to go more positive from its 10% point to its 90% point
- $V_1$  "NOR" output voltage – logical "1" level output voltage when a logical "0" level ( $V_L$ ) is applied to the input
- $V_2$  "OR" output voltage – logical "0" level output voltage when a logical "0" level ( $V_L$ ) is applied to the input
- $V_3$  Saturation breakpoint voltage which corresponds to the "NOR" output characteristic where the rate of change in the output voltage to the rate of change in input voltage is zero
- $V_4$  "NOR" output voltage – logical "0" level output voltage when a logical "1" level ( $V_1 \text{ max}$ ) level is applied to the input
- $V_5$  "OR" output voltage – logical "1" level output voltage when a logical "1" ( $V_1 \text{ max}$ ) level is applied to the input
- $V_6$  Output latch voltage – input voltage to a flip-flop which causes the output voltage to change from a logical "1" level to a logical "0" level and corresponds to the point where the rate of change in the output voltage to the rate of the input voltage approaches infinity
- $V_H$  Logical "1" input voltage
- $V_L$  Logical "0" input voltage
- $V_{OH}$  High-level output voltage when the saturated logic circuit output is in an "off" condition
- $V_{OL}$  Low-level output voltage when the saturated logic circuit is in an "on" condition
- $\Delta V_1$  } Change in the "1" level output voltage as the load is varied from no load to full load
- $\Delta V_5$  }

## PACKAGES

All MECL integrated circuits are available in both the TO-91, 10-lead flat package and the 10-lead metal package. To order the flat package, add suffix "F" to basic type number; to order metal package, add suffix "G".

Exception: Type MC313F is available only in the TO-86 14-lead flat package.









# GENERAL INFORMATION (continued)

## WORST-CASE TRANSFER CHARACTERISTICS

The following graphs show minimum and maximum limits of major parameters associated with the transfer characteristics of the MECL line. Min-Max limits, given at three different temperatures can be interpreted for design purposes as 10% to 90% spreads at all points on the curve except for guaranteed points in the Electrical Characteristics tables.



## MAXIMUM RATINGS

Characteristic	Symbol	Rating	Unit
Power Supply Voltage ( $V_{CC} = 0 \text{ Vdc}$ )	$V_{EE}$	-10	Vdc
Base Input Voltage ( $V_{CC} = 0 \text{ Vdc}$ )	$V_{in}$	0 Vdc to $V_{EE}$	Vdc
Output Source Current	$I_o$	20	mAdc
Storage Temperature Range	$T_{stg}$	-65 to +150	°C

Ratings above which device life may be impaired:

Power Supply Voltage ( $V_{CC} = 0 \text{ Vdc}$ )	$V_{EE}$	-10	Vdc
Base Input Voltage ( $V_{CC} = 0 \text{ Vdc}$ )	$V_{in}$	0 Vdc to $V_{EE}$	Vdc
Output Source Current	$I_o$	20	mAdc
Storage Temperature Range	$T_{stg}$	-65 to +150	°C

Recommended maximum ratings above which performance may be degraded:

Operating Temperature Range	$T_A$	-55 to +125	°C
AC Fan-In (Expandable Gates)	m	18	—
AC Fan-Out* (Gates and Flip-Flops)	n	15	—


\*Although a minimum dc fan-out of 25 is guaranteed in each electrical specification, it is recommended that the maximum ac fan-out of 15 be used for high-speed operation.

## NOISE MARGINS (90 PERCENTILE)


The following graphs show worst-case Noise Margins as a function of temperature and fan-out. Top graph illustrates the advantage gained through use of MC304 bias driver, as compared with non-compensated fixed bias source, bottom.

Note: Any unused input should be connected to  $V_{EE}$ .

USING MC304




USING FIXED  $V_{BB}$  of -1.15 V




5-INPUT GATE

MC301


A 5-input gate that provides the positive logic "OR" function and its complement simultaneously.




SWITCHING TIME TEST CIRCUIT




PROPAGATION DELAY




RISE AND FALL TIME





TYPICAL INPUT CHARACTERISTICS



TYPICAL OUTPUT CHARACTERISTICS



SWITCHING CHARACTERISTICS (10% to 90% distribution)



— —55°C and +25°C  
 - - - +125°C

MC301 (continued)



ELECTRICAL CHARACTERISTICS

Characteristic	Test Conditions					dV <sub>in</sub>	I <sub>L</sub>	Ground	Symbol Pin No in ( )	Test Limits						Unit
	V <sub>dc</sub> ± 1%									-55°C		+25°C		+125°C		
	V <sub>H</sub> Pin No	V <sub>I max</sub> Pin No	V <sub>L</sub> Pin No	V <sub>EE</sub> Pin No	V <sub>BB</sub> Pin No					Min	Max	Min	Max	Min	Max	
Power Supply Drain Current	—	—	—	2,6,7,8,9,10	1	—	3	I <sub>t</sub> (2)	—	8.85	—	8.85	—	8.15	mAdc	
Input Current	6 7 8 9 10	—	—	2,7,8,9,10 2,6,8,9,10 2,6,7,9,10 2,6,7,8,10 2,6,7,8,9	1 1 1 1 1	—	3 3 3 3 3	I <sub>in</sub> (6) I <sub>in</sub> (7) I <sub>in</sub> (8) I <sub>in</sub> (9) I <sub>in</sub> (10)	— — — — —	— — — — —	100 — — — —	— — — — —	— — — — —	— — — — —	μAdc ↓	
"NOR" Logical "1" Output Voltage	—	—	6 7 8 9 10	2,7,8,9,10 2,6,8,9,10 2,6,7,9,10 2,6,7,8,10 2,6,7,8,9	1 1 1 1 1	—	3 3 3 3 3	V <sub>O</sub> (5) V <sub>O</sub> (5) V <sub>O</sub> (5) V <sub>O</sub> (5) V <sub>O</sub> (5)	-0.825 — — — —	-0.945 — — — —	-0.690 — — — —	-0.795 — — — —	-0.525 — — — —	-0.655 — — — —	V <sub>dc</sub> ↓	
"NOR" Logical "0" Output Voltage	—	6 7 8 9 10	—	2,7,8,9,10 2,6,8,9,10 2,6,7,9,10 2,6,7,8,10 2,6,7,8,9	1 1 1 1 1	—	3 3 3 3 3	V <sub>O</sub> (5) V <sub>O</sub> (5) V <sub>O</sub> (5) V <sub>O</sub> (5) V <sub>O</sub> (5)	-1.560 — — — —	-1.850 — — — —	-1.465 — — — —	-1.750 — — — —	-1.340 — — — —	-1.675 — — — —	V <sub>dc</sub> ↓	
"OR" Logical "1" Output Voltage	—	6 7 8 9 10	—	2,7,8,9,10 2,6,8,9,10 2,6,7,9,10 2,6,7,8,10 2,6,7,8,9	1 1 1 1 1	—	3 3 3 3 3	V <sub>O</sub> (4) V <sub>O</sub> (4) V <sub>O</sub> (4) V <sub>O</sub> (4) V <sub>O</sub> (4)	-0.825 — — — —	-0.945 — — — —	-0.690 — — — —	-0.795 — — — —	-0.525 — — — —	-0.655 — — — —	V <sub>dc</sub> ↓	
"OR" Logical "0" Output Voltage	—	6 7 8 9 10	—	2,7,8,9,10 2,6,8,9,10 2,6,7,9,10 2,6,7,8,10 2,6,7,8,9	1 1 1 1 1	—	3 3 3 3 3	V <sub>O</sub> (4) V <sub>O</sub> (4) V <sub>O</sub> (4) V <sub>O</sub> (4) V <sub>O</sub> (4)	-1.560 — — — —	-1.850 — — — —	-1.465 — — — —	-1.750 — — — —	-1.340 — — — —	-1.675 — — — —	V <sub>dc</sub> ↓	
"NOR" Output Voltage Change (No load to full load)	—	—	6	2,7,8,9,10	1	—	5⊕	3	ΔV <sub>O</sub> (5)	—	-0.055	—	-0.055	—	-0.060	Volts
"OR" Output Voltage Change (No load to full load)	—	6	—	2,7,8,9,10	1	—	4⊕	3	ΔV <sub>O</sub> (4)	—	-0.055	—	-0.055	—	-0.060	Volts
"NOR" Saturation Breakpoint Voltage	—	—	—	2,7,8,9,10 2,6,8,9,10 2,6,7,9,10 2,6,7,8,10 2,6,7,8,9	1 1 1 1 1	6⊕ 7⊕ 8⊕ 9⊕ 10⊕	—	3 3 3 3 3	V <sub>O</sub> (5) V <sub>O</sub> (5) V <sub>O</sub> (5) V <sub>O</sub> (5) V <sub>O</sub> (5)	— — — — —	-0.40 — — — —	— — — — —	-0.55 — — — —	— — — — —	-0.58 — — — —	V <sub>dc</sub> ↓
Switching Times	Pulse In	Pulse Out	—	—	—	—	—	—	—	Typ	Max	Typ	Max	Typ	Max	ns ↓
Propagation Delay Time	6	4	—	2,7,8,9,10	1	—	—	3	t <sub>pd</sub> (4)	8.0	12.0	8.5	12.5	10.0	15.5	
	6	5	—	2,7,8,9,10	1	—	—	3	t <sub>pd</sub> (5)	6.5	10.0	6.5	11.0	7.5	14.0	
	6	4	—	2,7,8,9,10	1	—	—	3	t <sub>pd</sub> (4)	5.5	9.0	6.0	10.0	8.0	12.0	
	6	5	—	2,7,8,9,10	1	—	—	3	t <sub>pd</sub> (5)	7.5	11.0	8.0	12.5	10.0	15.5	
Rise Time	6	4	—	2,7,8,9,10	1	—	—	3	t <sub>r</sub> (4)	6.5	9.0	7.0	10.0	10.5	15.5	
	6	5	—	2,7,8,9,10	1	—	—	3	t <sub>r</sub> (5)	8.5	14.0	9.0	14.5	11.0	17.5	
Fall Time	6	4	—	2,7,8,9,10	1	—	—	3	t <sub>f</sub> (4)	7.0	11.5	7.5	13.0	10.0	16.0	
	6	5	—	2,7,8,9,10	1	—	—	3	t <sub>f</sub> (5)	7.0	12.0	7.5	12.5	10.0	15.5	

Pins not listed are left open

⊕ Input voltage is adjusted to obtain dV "NOR" / dV<sub>in</sub> = "0".

⊙ Current test conditions: no load = 0; full load = -2.5mAdc ± 5%.



"OR" OUTPUT


— -55°C and +25°C  
 - -125°C

# R-S FLIP-FLOP


MECL MC300 series

## MC302


DC Set-Reset flip-flop with an expandable input and buffered outputs.




### SWITCHING TIME TEST CIRCUIT



### TRANSFER CHARACTERISTICS



### SWITCHING TIME WAVEFORMS




# MC302 (continued)

## ELECTRICAL CHARACTERISTICS

Characteristic	Test Conditions Vdc ± 1%				dV <sub>in</sub> Pin No	I <sub>L</sub> Pin No	Ground Pin No	Symbol Pin No in ( )	Test Limits						Unit
	@ Test Temperature		-55°C						+25°C		+125°C				
	Pin No	Pin No	Min	Max					Min	Max	Min	Max			
Power Supply Drain Current	—	—	—	2,6,7,9,10	—	—	3	I <sub>q</sub> (6)	—	10.35	—	10.35	—	9.52	mAdc
Input Current	6	—	—	2,7,9,10	—	—	3	I <sub>ia</sub> (6)	—	—	—	100	—	—	μAdc
	7	—	—	2,6,9,10	—	—	3	I <sub>ia</sub> (7)	—	—	—	—	—	—	↓
	9	—	—	2,6,7,10	—	—	3	I <sub>ia</sub> (9)	—	—	—	—	—	—	↓
	10	—	—	2,6,7,9	—	—	3	I <sub>ia</sub> (10)	—	—	—	—	—	—	↓
"Q" Logical "1" Output Voltage	—	—	6Ⓞ	2,7,9,10	—	—	3	V <sub>i</sub> (5)	-0.825	-0.945	-0.690	-0.795	-0.525	-0.655	Vdc
	—	—	7Ⓞ	2,6,9,10	—	—	3	V <sub>i</sub> (5)	-0.825	-0.945	-0.690	-0.795	-0.525	-0.655	Vdc
"Q" Logical "0" Output Voltage	—	—	9Ⓞ	2,6,7,10	—	—	3	V <sub>i</sub> (5)	-1.560	-1.850	-1.465	-1.750	-1.340	-1.675	Vdc
	—	—	10Ⓞ	2,6,7,9	—	—	3	V <sub>i</sub> (5)	-1.560	-1.850	-1.465	-1.750	-1.340	-1.675	Vdc
"Q̄" Logical "1" Output Voltage	—	—	9Ⓞ	2,6,7,10	—	—	3	V <sub>i</sub> (4)	-0.825	-0.945	-0.690	-0.795	-0.525	-0.655	Vdc
	—	—	10Ⓞ	2,6,7,9	—	—	3	V <sub>i</sub> (4)	-0.825	-0.945	-0.690	-0.795	-0.525	-0.655	Vdc
"Q̄" Logical "0" Output Voltage	—	—	6Ⓞ	2,7,9,10	—	—	3	V <sub>i</sub> (4)	-1.560	-1.850	-1.465	-1.750	-1.340	-1.675	Vdc
	—	—	7Ⓞ	2,6,9,10	—	—	3	V <sub>i</sub> (4)	-1.560	-1.850	-1.465	-1.750	-1.340	-1.675	Vdc
"Q" Output Voltage Change	—	6	—	2,7,9,10	—	5Ⓞ	3	ΔV <sub>i</sub> (5)	—	-0.055	—	-0.055	—	-0.060	Volts
"Q̄" Output Voltage Change	—	10	—	2,6,7,9	—	4Ⓞ	3	ΔV <sub>i</sub> (4)	—	-0.055	—	-0.055	—	-0.060	Volts
"Q" Saturation Breakpoint Voltage	—	—	—	2,7,9	6,10Ⓞ	—	3	V <sub>s</sub> (5)	—	-0.50	—	-0.65	—	-0.75	Vdc
"Q̄" Saturation Breakpoint Voltage	—	—	—	2,7,9	6,10Ⓞ	—	3	V <sub>s</sub> (4)	—	-0.50	—	-0.65	—	-0.75	Vdc
"Q" or "Q̄" Latch Voltage	—	—	—	2,7,9	6,10Ⓞ	—	3	V <sub>l</sub> (6,10)	-1.16	-1.34	-1.09	-1.21	-0.93	-1.07	Vdc
Switching Times	Pulse In	Pulse Out							Typ	Max	Typ	Max	Typ	Max	ns
	Propagation Delay Time	6,10	4,5	—	2,7,9	—	3	t <sub>pd</sub> (4,5)	9.0	14.0	10.5	16.0	22.0	29.0	
		6,10	4,5	—	2,7,9	—	3	t <sub>pd</sub> (4,5)	8.5	14.0	11.5	19.5	16.0	24.0	
	Rise Time	6,10	4,5	—	2,7,9	—	3	t <sub>r</sub> (4,5)	9.0	15.0	11.5	19.0	23.0	31.0	
Fall Time	6,10	4,5	—	2,7,9	—	3	t <sub>f</sub> (4,5)	7.0	13.0	12.5	19.5	18.0	29.0		

Pins not listed are left open. ① Input voltage is adjusted to obtain dV<sub>i</sub>"Q"/dV<sub>in</sub> = 0; dV<sub>i</sub>"Q̄"/dV<sub>in</sub> = 0. ② Current test conditions: no load = 0; full load = -2.5 mAdc ± 5%.  
 ③ Apply momentary V<sub>in</sub> to set output, then V<sub>i</sub> for measurement. ④ Input voltage is adjusted to obtain dV<sub>i</sub>/dV<sub>in</sub> = 0.

## SWITCHING CHARACTERISTICS (10% to 90% distribution)




# HALF-ADDER


# MECL MC300 series

## MC303


Half-adder that provides the "SUM", "CARRY", and "NOR" functions simultaneously.




### SWITCHING TIMES TEST CIRCUIT




### PROPAGATION DELAY





### RISE AND FALL TIMES



### RECOVERY CHARACTERISTICS WITH SIMULTANEOUS "0" ON ALL INPUTS



### SWITCHING CHARACTERISTICS (10% to 90% distribution)




— —55°C and +25°C  
 - - - +125°C



## MC304

Bias driver that compensates for changes in circuit parameters with temperature.



## ELECTRICAL CHARACTERISTICS

Characteristic	$V_{EE}$ Pin No	$I_L$ Pin No	Ground Pin No	Symbol Pin No in ( )	Test Limits						Unit
					-55°C		+25°C		+125°C		
					Min	Max	Min	Max	Min	Max	
Power Supply Drain Current	2	—	3	$I_E(2)$	—	4.4	—	4.4	—	4.0	mAdc
Output Voltage	2	1⊕	3	$V_{BB}$	-1.19	-1.32	-1.09	-1.22	-0.95	-1.08	Vdc

Pins not listed are left open.

⊕ Current test conditions: no load = 0; full load = -2.5 mAdc ±5%.

## CIRCUIT DESCRIPTION

## Circuit Operation:

The divider network  $R_1$ ,  $R_2$ ,  $D_1$ ,  $D_2$  compensates for temperature variations of the base-emitter voltages of  $Q_1$ , and of the driven gates, producing a bias voltage for the MECL logic circuits that maintains a constant set of dc operating conditions over the temperature range of -55 to +125°C. In addition, compensation for power supply variations is achieved, since the bias output voltage is derived from the system supply.

Either of the supply voltage nodes may be used as ground, however the ground potential of the bias driver must coincide with that of the logic system. Thus, if  $V_{CC}$  is grounded in the logic system, then —

$$V_{CC} = 0; \quad V_{EE} = -5.2 \text{ V}; \\ V_{BB} = -1.15 \text{ nominal output voltage at } 25^\circ\text{C}$$




# GATE EXPANDER

# MECL MC300 series

## MC305

A 5-input expander for use with the MC302, MC306, MC307, and MC315. Each expander unit increases the fan-in of the basic gate by five.




### ELECTRICAL CHARACTERISTICS

Characteristic	Test Conditions						Symbol	Test Limits						Unit
	Vdc ± 1%							-55°C		+25°C		+125°C		
	V <sub>EE</sub> Pin No	V <sub>BB</sub> Pin No	V <sub>CC</sub> Pin No	V <sub>CS</sub> Pin No	V <sub>BE</sub> Pin No	I <sub>E</sub> Pin No		Min	Max	Min	Max	Min	Max	
Base Leakage Current	4	6	—	—	—	—	I <sub>in</sub> (6)	—	0.5	—	0.5	—	2.0	μAdc
	4	7	—	—	—	—	I <sub>in</sub> (7)	—	—	—	—	—	—	—
	4	8	—	—	—	—	I <sub>in</sub> (8)	—	—	—	—	—	—	—
	4	9	—	—	—	—	I <sub>in</sub> (9)	—	—	—	—	—	—	—
	4	10	—	—	—	—	I <sub>in</sub> (10)	—	—	—	—	—	—	—
Collector Leakage Current	—	—	5	—	6,7,8,9,10	—	I <sub>ce</sub> (5)	—	1.0	—	1.0	—	100.0	μAdc
Input Voltage	—	—	—	5	—	4	V <sub>ae</sub> (4)	-0.810	-0.880	-0.680	-0.730	-0.490	-0.540	Vdc
	—	—	—	5	—	4	V <sub>ae</sub> (7)	—	—	—	—	—	—	—
	—	—	—	5	—	4	V <sub>ae</sub> (8)	—	—	—	—	—	—	—
	—	—	—	5	—	4	V <sub>ae</sub> (9)	—	—	—	—	—	—	—
	—	—	—	5	—	4	V <sub>ae</sub> (10)	—	—	—	—	—	—	—
Switching Times	Pulse In	Pulse Out	—	—	—	—	—	Typ	Max	Typ	Max	Typ	Max	—
Propagation Delay Time	8	⓪	—	—	—	—	t <sub>pd</sub>	5.0	8.0	5.0	8.5	5.5	9.5	ns
	8	⓪	—	—	—	—	t <sub>cd</sub>	4.0	8.0	4.0	8.0	4.5	10.0	—
Rise Time	8	⓪	—	—	—	—	t <sub>r</sub>	8.0	10.5	8.5	11.5	6.5	13.0	—
Fall Time	8	⓪	—	—	—	—	t <sub>f</sub>	3.0	8.5	3.5	8.5	4.5	9.5	—


Pins not listed are left open. ⓪ See Switching Time Test Circuit.

### SWITCHING TIME TEST CIRCUIT




MC306 · MC307

Expandable 3-input gates that provide the positive logic "NOR" function and its complement simultaneously. MC307 omits output pull-down resistors, permitting reduction of power dissipation.




\*Resistors  $R_O$  are omitted in MC307 circuits to permit reduction of Power Dissipation in systems where logic operations are performed at circuit outputs.


SWITCHING TIME TEST CIRCUIT



PROPAGATION DELAY




RISE AND FALL TIME




Fan-in obtained with MC305 input expanders; all but driven input connected to  $-5.2$  V.

MC306, MC307 (continued)



SWITCHING CHARACTERISTICS (10% to 90% distribution)



# MC306, MC307 (continued)

## ELECTRICAL CHARACTERISTICS



Characteristic	Test Conditions						Test Limits						Unit				
	V <sub>dc</sub> ± 1%						-55°C		+25°C		+125°C						
	V <sub>H</sub> Pin No	V <sub>I,max</sub> Pin No	V <sub>L</sub> Pin No	V <sub>EE</sub> Pin No	V <sub>BB</sub> Pin No	dV <sub>in</sub> Pin No	I <sub>L</sub> Pin No	Ground Pin No	Symbol Pin No in ( )	Min	Max	Min		Max	Min	Max	
<b>Power Supply</b>	MC306	—	—	—	2,6,7,8	1	—	—	3	I <sub>e</sub> (2)	—	8.85	—	8.85	—	8.15	mAdc
<b>Drain Current</b>	MC307	—	—	—	2,6,7,8	1	—	—	3	I <sub>e</sub> (2)	—	3.6	—	3.6	—	3.3	mAdc
<b>Input Current</b>		6	—	—	2,7,8	1	—	—	3	I <sub>in</sub> (6)	—	—	—	100	—	—	μAdc
		7	—	—	2,6,8	1	—	—	3	I <sub>in</sub> (7)	—	—	—	—	—	—	μAdc
		8	—	—	2,6,7	1	—	—	3	I <sub>in</sub> (8)	—	—	—	—	—	—	μAdc
<b>"NOR" Logical "1" Output Voltage</b>		—	—	6	2,7,8	1	—	—	3	V <sub>I</sub> (5)	-0.825	-0.945	-0.690	-0.795	-0.525	-0.655	V <sub>dc</sub>
		—	—	7	2,6,8	1	—	—	3	V <sub>I</sub> (5)	↓	↓	↓	↓	↓	↓	V <sub>dc</sub>
		—	—	8	2,6,7	1	—	—	3	V <sub>I</sub> (5)	↓	↓	↓	↓	↓	↓	V <sub>dc</sub>
<b>"NOR" Logical "0" Output Voltage</b>		—	6	—	2,7,8	1	—	—	3	V <sub>O</sub> (5)	-1.560	-1.850	-1.465	-1.750	-1.340	-1.675	V <sub>dc</sub>
		—	7	—	2,6,8	1	—	—	3	V <sub>O</sub> (5)	↓	↓	↓	↓	↓	↓	V <sub>dc</sub>
		—	8	—	2,6,7	1	—	—	3	V <sub>O</sub> (5)	↓	↓	↓	↓	↓	↓	V <sub>dc</sub>
<b>"OR" Logical "1" Output Voltage</b>		—	6	—	2,7,8	1	—	—	3	V <sub>I</sub> (4)	-0.825	-0.945	-0.690	-0.795	-0.525	-0.655	V <sub>dc</sub>
		—	7	—	2,6,8	1	—	—	3	V <sub>I</sub> (4)	↓	↓	↓	↓	↓	↓	V <sub>dc</sub>
		—	8	—	2,6,7	1	—	—	3	V <sub>I</sub> (4)	↓	↓	↓	↓	↓	↓	V <sub>dc</sub>
<b>"OR" Logical "0" Output Voltage</b>		—	6	—	2,7,8	1	—	—	3	V <sub>O</sub> (4)	-1.560	-1.850	-1.465	-1.750	-1.340	-1.675	V <sub>dc</sub>
		—	7	—	2,6,8	1	—	—	3	V <sub>O</sub> (4)	↓	↓	↓	↓	↓	↓	V <sub>dc</sub>
		—	8	—	2,6,7	1	—	—	3	V <sub>O</sub> (4)	↓	↓	↓	↓	↓	↓	V <sub>dc</sub>
<b>"NOR" Output Voltage Change (No load to full load)</b>		—	—	6	2,7,8	1	—	5Ⓞ	3	ΔV <sub>I</sub> (5)	—	-0.055	—	-0.055	—	-0.060	Volts
<b>"OR" Output Voltage Change (No load to full load)</b>		—	6	—	2,7,8	1	—	4Ⓞ	3	ΔV <sub>O</sub> (4)	—	-0.055	—	-0.055	—	-0.060	Volts
<b>"NOR" Saturation Breakpoint Voltage</b>		—	—	—	2,7,8	1	6Ⓞ	7Ⓞ	3	V <sub>S</sub> (5)	—	-0.40	—	-0.55	—	-0.68	V <sub>dc</sub>
		—	—	—	2,6,8	1	7Ⓞ	—	3	V <sub>S</sub> (5)	—	↓	—	↓	—	↓	V <sub>dc</sub>
		—	—	—	2,6,7	1	8Ⓞ	—	3	V <sub>S</sub> (5)	—	↓	—	↓	—	↓	V <sub>dc</sub>
<b>Switching Times</b>		Pulse In	Pulse Out								Typ	Max	Typ	Max	Typ	Max	
<b>Propagation Delay Time</b>		6	4	—	2,7,8	1	—	—	3	t <sub>PH</sub> (4)	7.0	11.0	7.0	11.5	9.5	14.5	ns
		6	5	—	2,7,8	1	—	—	3	t <sub>PL</sub> (5)	5.5	10.0	5.5	10.5	7.0	12.5	
		6	4	—	2,7,8	1	—	—	3	t <sub>OH</sub> (4)	5.5	10.0	5.5	11.0	7.0	12.5	
		6	5	—	2,7,8	1	—	—	3	t <sub>OL</sub> (5)	7.0	10.5	7.0	11.0	9.5	14.5	
<b>Rise Time</b>		6	4	—	2,7,8	1	—	—	3	t <sub>r</sub> (4)	6.0	8.5	6.0	10.0	8.0	13.0	
		6	5	—	2,7,8	1	—	—	3	t <sub>r</sub> (5)	7.5	11.5	7.5	12.5	9.5	15.0	
<b>Fall Time</b>		6	4	—	2,7,8	1	—	—	3	t <sub>f</sub> (4)	6.5	10.5	6.5	12.0	9.0	15.0	
		6	5	—	2,7,8	1	—	—	3	t <sub>f</sub> (5)	6.5	12.0	6.5	12.5	9.0	15.0	

Pins not listed are left open.

Ⓞ Input voltage is adjusted to obtain dV "NOR" / dV<sub>in</sub> = 0.

Ⓞ Current test conditions: no load = 0; full load = -2.5mAdc ± 5%.

## SWITCHING CHARACTERISTICS (10% to 90% distribution)



### "OR" OUTPUT


— -55°C and +25°C  
 - - - +125°C

# AC-COUPLED J-K FLIP-FLOP

MECL MC300 series

## MC308

AC-coupled J-K flip-flop with dc Set and Reset inputs and buffered outputs for counter and shift register applications up to 15 MHz.



### TRANSFER CHARACTERISTICS




FIGURE 1 - SWITCHING TIME TEST CIRCUIT AND WAVEFORMS




FIGURE 2 - INPUT WAVEFORM TO ESTABLISH MINIMUM TOGGLE FREQUENCY




FIGURE 3 - SENSITIVITY (NO TOGGLE)





FIGURE 4 - SENSITIVITY (TOGGLE)




ELECTRICAL CHARACTERISTICS

Characteristic	Test Conditions V <sub>dc</sub> ± 1%				dV <sub>in</sub> Pin No	I <sub>L</sub> Pin No	Ground Pin No	Symbol Pin No in ( )	Test Limits						Unit
	@ Test Temperature								-55°C		+25°C		+125°C		
	Pin No	Pin No	Pin No	Pin No					Min	Max	Min	Max	Min	Max	
Power Supply Drain Current	—	7,10	—	1,2,6,8,9	—	—	3	I <sub>cc</sub> (2)	—	22.0	—	21.0	—	19.5	mAdc
Input Current	7	—	—	1,2,6,8,9,10	—	—	3	I <sub>in</sub> (7)	—	—	—	100	—	—	μAdc
	8	—	—	1,2,6,7,9,10	—	—	3	I <sub>in</sub> (8)	—	—	—	—	—	—	↓
	9	—	—	1,2,6,7,8,10	—	—	3	I <sub>in</sub> (9)	—	—	—	—	—	—	↓
	10	—	—	1,2,6,7,8,9	—	—	3	I <sub>in</sub> (10)	—	—	—	—	—	—	↓
"Q" Logical "1" Output Voltage	—	—	6⊕	1,2,7,8,9,10	—	—	3	V <sub>i</sub> (5)	-0.825	-0.945	-0.690	-0.795	-0.525	-0.655	Vdc
"Q" Logical "0" Output Voltage	—	—	1⊕	2,6,7,8,9,10	—	—	3	V <sub>i</sub> (5)	-1.560	-1.850	-1.465	-1.750	-1.340	-1.675	Vdc
"Q̄" Logical "1" Output Voltage	—	—	1⊕	2,6,7,8,9,10	—	—	3	V <sub>i</sub> (4)	-0.825	-0.945	-0.690	-0.795	-0.525	-0.655	Vdc
"Q̄" Logical "0" Output Voltage	—	—	6⊕	1,2,7,8,9,10	—	—	3	V <sub>i</sub> (4)	-1.560	-1.850	-1.465	-1.750	-1.340	-1.675	Vdc
"Q" Output Voltage Change	—	6	—	1,2,7,8,9,10	—	5⊕	3	ΔV <sub>i</sub> (5)	—	-0.055	—	-0.055	—	-0.060	Volts
"Q̄" Output Voltage Change	—	1	—	2,6,7,8,9,10	—	4⊕	3	ΔV <sub>i</sub> (4)	—	-0.055	—	-0.055	—	-0.060	Volts
"Q" Saturation Breakpoint Voltage	—	—	—	1,2,7,8,9,10	6⊕	—	3	V <sub>i</sub> (5)	—	-0.50	—	-0.65	—	-0.75	Vdc
"Q̄" Saturation Breakpoint Voltage	—	—	—	2,6,7,8,9,10	1⊕	—	3	V <sub>i</sub> (4)	—	-0.50	—	-0.65	—	-0.75	Vdc
"Q" or "Q̄" Latch Voltage	—	—	—	2,7,8,9,10	1,6⊕	—	3	V <sub>s</sub> (1,6)	-1.16	-1.34	-1.09	-1.21	-0.93	-1.07	Vdc
Toggle Frequency (See Figures 1 and 2)	Pulse In	Pulse Out	—	1,2,6,9	—	—	3	f <sub>toggle</sub>	—	—	15	—	—	—	MHz
Sensitivity (No Toggle)	7,10	4	—	1,2,6,8,9	—	—	3	—	←	←	←	←	←	←	See Figure 3
Sensitivity (Toggle)	7,10	4.5	—	1,2,6,8,9	—	—	3	—	←	←	←	←	←	←	See Figure 3
Switching Times	7,10	4.5	—	1,2,6,8,9	—	—	3	—	←	←	←	←	←	←	See Figure 4
Propagation Delay	7,10	4.5	—	1,2,6,8,9	—	—	3	t <sub>pd</sub> (4,5)	Typ	Max	Typ	Max	Typ	Max	ns
Rise Time	7,10	4.5	—	1,2,6,8,9	—	—	3	t <sub>r</sub> (4,5)	7.0	11.5	7.0	12.5	9.5	18.5	↓
Fall Time	7,10	4.5	—	1,2,6,8,9	—	—	3	t <sub>f</sub> (4,5)	8.5	14.0	8.5	14.5	10.0	16.5	↓
	7,10	4.5	—	1,2,6,8,9	—	—	3	t <sub>r</sub> (4,5)	6.5	13.0	6.5	13.0	10.0	18.5	↓
	7,10	4.5	—	1,2,6,8,9	—	—	3	t <sub>f</sub> (4,5)	7.5	14.5	8.5	15.5	11.5	20.0	↓

Pins not listed are left open. ⊕ Input voltage is adjusted to obtain dV<sub>in</sub>/dV<sub>in</sub> = 0. ⊕ Current test conditions: no load = 0 to full load = -2.5 mAdc ± 5%.  
 ⊕ Apply momentary V<sub>in</sub> to set output, then V<sub>in</sub> for measurement. ⊕ Input voltage is adjusted to obtain dV<sub>i</sub>/dV<sub>in</sub> = ∞.

SWITCHING CHARACTERISTICS (10% to 90% distribution)






— -55°C and +25°C  
 - -125°C

## DUAL 2-INPUT GATES


MECL MC300 series

### MC309 · MC310 · MC311


Dual 2-input gates that provide the positive logic "NOR" function. MC309 has two output pull-down resistors; MC310 has one of the output pull-down resistors optional; MC311 omits one output pull-down resistor and has the second optional.




### SWITCHING TIME TEST CIRCUIT




### PROPAGATION DELAY




### RISE AND FALL TIME



### TYPICAL INPUT CHARACTERISTICS



### TYPICAL OUTPUT CHARACTERISTICS





# MC309, MC310, MC311 (continued)

## ELECTRICAL CHARACTERISTICS

Characteristic	$V_H$ Pin No	$V_{I,max}$ Pin No	$V_L$ Pin No	$V_{EE}$ Pin No	$V_{BB}$ Pin No	$dV_{in}$ Pin No	$I_L$ Pin No	Ground Pin No	Symbol Pin No in ( )	Test Conditions $V_{dc} \pm 1\%$						Unit
										Test Limits						
										-55°C		+25°C		+125°C		
Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max					
Power Supply	MC309, MC310	—	—	—	2,7,8,9,10	1	—	3	$I_E(2)$	—	13.0	—	13.0	—	12.0	mAdc
Drain Current	MC311	—	—	—	2,7,8,9,10	1	—	3	$I_E(2)$	—	10.1	—	10.1	—	9.3	mAdc
Input Current	7	—	—	—	2,8,9,10	1	—	3	$I_{in}(7)$	—	—	—	100	—	—	$\mu$ Adc
	8	—	—	—	2,7,9,10	1	—	3	$I_{in}(8)$	—	—	—	—	—	—	$\mu$ Adc
	9	—	—	—	2,7,8,10	1	—	3	$I_{in}(9)$	—	—	—	—	—	—	$\mu$ Adc
"NOR" Logical "1" Output Voltage	—	—	7	—	2,8,9,10	1	—	3	$V_O(6)$	-0.825	-0.945	-0.690	-0.795	-0.525	-0.655	Vdc
	—	—	8	—	2,7,9,10	1	—	3	$V_O(6)$	↓	↓	↓	↓	↓	↓	Vdc
	—	—	9	—	2,7,8,10	1	—	3	$V_O(5)$	↓	↓	↓	↓	↓	↓	Vdc
	—	—	10	—	2,7,8,9	1	—	3	$V_O(5)$	↓	↓	↓	↓	↓	↓	Vdc
"NOR" Logical "0" Output Voltage	—	7	—	—	2,8,9,10	1	—	3	$V_O(6)$	-1.560	-1.850	-1.465	-1.750	-1.340	-1.675	Vdc
	—	8	—	—	2,7,9,10	1	—	3	$V_O(6)$	↓	↓	↓	↓	↓	↓	Vdc
	—	9	—	—	2,7,8,10	1	—	3	$V_O(5)$	↓	↓	↓	↓	↓	↓	Vdc
	—	10	—	—	2,7,8,9	1	—	3	$V_O(5)$	↓	↓	↓	↓	↓	↓	Vdc
"NOR" Output Voltage Change (No load to full load)	—	—	—	—	2,7,8,9,10	1	—	6Ⓞ	$\Delta V_O(6)$	—	-0.055	—	-0.055	—	-0.060	Vdc
	—	—	—	—	2,7,8,9,10	1	—	5Ⓞ	$\Delta V_O(5)$	—	-0.055	—	-0.055	—	-0.060	Vdc
"NOR" Saturation Breakpoint Voltage	—	—	—	—	2,8,9,10	1	7Ⓞ	3	$V_B(6)$	—	-0.40	—	-0.55	—	-0.68	Vdc
	—	—	—	—	2,7,9,10	1	8Ⓞ	3	$V_B(6)$	—	↓	—	↓	—	↓	Vdc
	—	—	—	—	2,7,8,10	1	9Ⓞ	3	$V_B(5)$	—	↓	—	↓	—	↓	Vdc
	—	—	—	—	2,7,8,9	1	10Ⓞ	3	$V_B(5)$	—	↓	—	↓	—	↓	Vdc
Switching Times	Pulse In	Pulse Out								Typ	Max	Typ	Max	Typ	Max	
	Propagation Delay Time								$t_{pd}(6)$	5.5	10.0	6.0	11.0	7.0	12.0	ns
								$t_{pd}(5)$	5.5	10.0	6.0	11.0	7.0	12.0		
								$t_{pd}(6)$	6.5	13.0	7.0	13.5	9.5	15.0		
								$t_{pd}(5)$	6.5	13.0	7.0	13.5	9.5	15.0		
Rise Time								$t_r(6)$	6.0	12.0	6.0	12.0	7.0	13.5		
								$t_r(5)$	6.0	12.0	6.0	12.0	7.0	13.5		
Fall Time								$t_f(6)$	7.0	13.0	7.5	14.0	9.5	17.0		
								$t_f(5)$	7.0	13.0	7.5	14.0	9.5	17.0		

Pins not listed are left open For MC310, connect pin 4 to pin 5 for all tests Ⓞ Input voltage is adjusted to obtain  $dV_{"NOR"}/dV_{in} = 0$ .  
 Ⓞ Current test conditions: no load = 0; full load = -2.5 mAdc  $\pm 5\%$ .

## SWITCHING CHARACTERISTICS (10% to 90% distribution)



— -55°C and +25°C  
 - - - +125°C




# DUAL 3-INPUT GATE


MECL MC300 series

## MC312A


Dual 3-input gate that provides the positive logic "NOR" function, and features an internal bias driver. This gate is available without bias driver as MC312.




### SWITCHING TIME TEST CIRCUIT




### PROPAGATION DELAY




### RISE AND FALL TIME



### TYPICAL INPUT CHARACTERISTICS



### TYPICAL OUTPUT CHARACTERISTICS



# MC312A (continued)


## ELECTRICAL CHARACTERISTICS

Characteristic	$V_{IH}$ Pin No	$V_{I,max}$ Pin No	$V_L$ Pin No	$V_{EE}$ Pin No	$dV_{in}$ Pin No	$I_L$ Pin No	Ground Pin No	Symbol Pin No in ( )	Test Conditions						Unit
									Vdc ± 1%						
									-55°C		+25°C		+125°C		
Min	Max	Min	Max	Min	Max	Min	Max	Min	Max						
Power Supply Drain Current	—	—	—	1,2,6,7,8,9,10	—	—	3	$I_{cc}$ (2)	—	17.7	—	17.0	—	16.4	mAdc
Input Current	1	—	—	2,6,7,8,9,10	—	—	3	$I_{in}$ (1)	—	—	—	100	—	—	$\mu$ Adc
	6	—	—	1,2,7,8,9,10	—	—	3	$I_{in}$ (6)	—	—	—	—	—	—	—
	7	—	—	1,2,6,8,9,10	—	—	3	$I_{in}$ (7)	—	—	—	—	—	—	—
	8	—	—	1,2,6,7,9,10	—	—	3	$I_{in}$ (8)	—	—	—	—	—	—	—
	9	—	—	1,2,6,7,8,10	—	—	3	$I_{in}$ (9)	—	—	—	—	—	—	—
"NOR" Logical "1" Output Voltage	—	—	6	1,2,7,8,9,10	—	—	3	$V_O$ (5)	-0.825	-0.945	-0.690	-0.795	-0.525	-0.655	Vdc
	—	—	7	1,2,6,8,9,10	—	—	3	$V_O$ (5)	—	—	—	—	—	—	—
	—	—	8	1,2,6,7,9,10	—	—	3	$V_O$ (5)	—	—	—	—	—	—	—
	—	—	1	2,6,7,8,9,10	—	—	3	$V_O$ (4)	—	—	—	—	—	—	—
	—	—	9	1,2,6,7,8,10	—	—	3	$V_O$ (4)	—	—	—	—	—	—	—
"NOR" Logical "0" Output Voltage	—	6	—	1,2,7,8,9,10	—	—	3	$V_O$ (5)	-1.560	-1.850	-1.465	-1.750	-1.340	-1.675	Vdc
	—	7	—	1,2,6,8,9,10	—	—	3	$V_O$ (5)	—	—	—	—	—	—	—
	—	8	—	1,2,6,7,9,10	—	—	3	$V_O$ (5)	—	—	—	—	—	—	—
	—	1	—	2,6,7,8,9,10	—	—	3	$V_O$ (4)	—	—	—	—	—	—	—
	—	9	—	1,2,6,7,8,10	—	—	3	$V_O$ (4)	—	—	—	—	—	—	—
"NOR" Output Voltage Change	—	—	6	1,2,7,8,9,10	—	5Ⓞ	3	$\Delta V_O$ (5)	—	-0.055	—	-0.055	—	-0.060	Volts
	—	—	1	2,6,7,8,9,10	—	4Ⓞ	3	$\Delta V_O$ (4)	—	-0.055	—	-0.055	—	-0.060	Volts
"NOR" Saturation Breakpoint Voltage	—	—	—	1,2,7,8,9,10	6Ⓞ	—	3	$V_O$ (5)	—	-0.40	—	-0.55	—	-0.68	Vdc
	—	—	—	1,2,6,8,9,10	7Ⓞ	—	3	$V_O$ (5)	—	—	—	—	—	—	—
	—	—	—	1,2,6,7,9,10	8Ⓞ	—	3	$V_O$ (5)	—	—	—	—	—	—	—
	—	—	—	2,6,7,8,9,10	1Ⓞ	—	3	$V_O$ (4)	—	—	—	—	—	—	—
	—	—	—	1,2,6,7,8,10	9Ⓞ	—	3	$V_O$ (4)	—	—	—	—	—	—	—
Switching Times	Pulse In	Pulse Out							Typ	Max	Typ	Max	Typ	Max	
Propagation Delay Time	6	5	—	1,2,7,8,9,10	—	—	3	$t_{pd}$ (5)	6.5	10.5	6.5	10.5	7.5	11.5	ns
	1	4	—	2,6,7,8,9,10	—	—	3	$t_{pd}$ (4)	6.5	10.5	6.5	10.5	7.5	11.5	
	6	5	—	1,2,7,8,9,10	—	—	3	$t_{pd}$ (5)	8.5	11.5	8.5	11.5	10.0	15.0	
	1	4	—	2,6,7,8,9,10	—	—	3	$t_{pd}$ (4)	8.5	11.5	8.5	11.5	10.0	15.0	
Rise Time	6	5	—	1,2,7,8,9,10	—	—	3	$t_r$ (5)	9.0	12.5	9.5	12.5	11.5	15.5	
	1	4	—	2,6,7,8,9,10	—	—	3	$t_r$ (4)	9.0	12.5	9.5	12.5	11.5	15.5	
Fall Time	6	5	—	1,2,7,8,9,10	—	—	3	$t_f$ (5)	8.5	14.0	9.0	14.0	11.5	17.0	
	1	4	—	2,6,7,8,9,10	—	—	3	$t_f$ (4)	8.5	14.0	9.0	14.0	11.5	17.0	

Pins not listed are left open.

Ⓞ Input voltage is adjusted to obtain  $dV_{in} \text{ "NOR" } / dV_{in} = 0$ . Ⓞ Current test conditions: no load = 0; full load = -2.5 mAdc ± 5%.

## SWITCHING CHARACTERISTICS (10% to 90% distribution)




— -55°C and +25°C  
 - -125°C

# QUAD 2-INPUT GATE


MECL MC300 series

## MC313F


Quad 2-input gate that provides the positive logic "NOR" function, and features an internal bias driver.




### SWITCHING TIME TEST CIRCUIT




### PROPAGATION DELAY




### RISE AND FALL TIME



### TYPICAL INPUT CHARACTERISTICS



### TYPICAL OUTPUT CHARACTERISTICS




MC313F (continued)

ELECTRICAL CHARACTERISTICS

Characteristic	Test Conditions V <sub>dc</sub> ± 1%				dV <sub>in</sub> Pin No	I <sub>L</sub> Pin No	Ground Pin No	Symbol Pin No in ( )	Test Limits						Unit
	@ Test Temperature		V <sub>dc</sub> ± 1%						-55°C		+25°C		+125°C		
	-55°C	+25°C	Min	Max					Min	Max	Min	Max	Min	Max	
Power Supply Drain Current	—	—	—	1.3,6,7,9,10,11,12,14	—	—	4	I <sub>cc</sub> (3)	—	31.0	—	30.0	—	29.0	mAdc
Input Current	1	—	—	3,6,7,9,10,11,12,14	—	—	4	I <sub>in</sub> (1)	—	—	—	100	—	—	μAdc
	6	—	—	1,3,7,9,10,11,12,14	—	—	4	I <sub>in</sub> (6)	—	—	—	—	—	—	
	7	—	—	1,3,6,9,10,11,12,14	—	—	4	I <sub>in</sub> (7)	—	—	—	—	—	—	
	9	—	—	1,3,6,7,10,11,12,14	—	—	4	I <sub>in</sub> (9)	—	—	—	—	—	—	
	10	—	—	1,3,6,7,9,11,12,14	—	—	4	I <sub>in</sub> (10)	—	—	—	—	—	—	
	11	—	—	1,3,6,7,9,10,12,14	—	—	4	I <sub>in</sub> (11)	—	—	—	—	—	—	
	12	—	—	1,3,6,7,9,10,11,14	—	—	4	I <sub>in</sub> (12)	—	—	—	—	—	—	
"NOR" Logical "1" Output Voltage	—	—	1	3,6,7,9,10,11,12,14	—	—	4	V <sub>O</sub> (2)	-0.825	-0.945	-0.690	-0.795	-0.525	-0.655	Vdc
	—	—	6	1,3,7,9,10,11,12,14	—	—	4	V <sub>O</sub> (5)	—	—	—	—	—	—	
	—	—	7	1,3,6,9,10,11,12,14	—	—	4	V <sub>O</sub> (5)	—	—	—	—	—	—	
	—	—	9	1,3,6,7,10,11,12,14	—	—	4	V <sub>O</sub> (8)	—	—	—	—	—	—	
	—	—	10	1,3,6,7,9,11,12,14	—	—	4	V <sub>O</sub> (8)	—	—	—	—	—	—	
	—	—	11	1,3,6,7,9,10,12,14	—	—	4	V <sub>O</sub> (13)	—	—	—	—	—	—	
	—	—	12	1,3,6,7,9,10,11,14	—	—	4	V <sub>O</sub> (13)	—	—	—	—	—	—	
"NOR" Logical "0" Output Voltage	—	1	—	3,6,7,9,10,11,12,14	—	—	4	V <sub>O</sub> (2)	-1.560	-1.850	-1.465	-1.750	-1.340	-1.675	Vdc
	—	6	—	1,3,7,9,10,11,12,14	—	—	4	V <sub>O</sub> (5)	—	—	—	—	—	—	
	—	7	—	1,3,6,9,10,11,12,14	—	—	4	V <sub>O</sub> (5)	—	—	—	—	—	—	
	—	9	—	1,3,6,7,10,11,12,14	—	—	4	V <sub>O</sub> (8)	—	—	—	—	—	—	
	—	10	—	1,3,6,7,9,11,12,14	—	—	4	V <sub>O</sub> (8)	—	—	—	—	—	—	
	—	11	—	1,3,6,7,9,10,12,14	—	—	4	V <sub>O</sub> (13)	—	—	—	—	—	—	
	—	12	—	1,3,6,7,9,10,11,14	—	—	4	V <sub>O</sub> (13)	—	—	—	—	—	—	
"NOR" Output Voltage Change (No load to full load)	—	—	—	1,3,6,7,9,10,11,12,14	—	2Ⓞ	4	ΔV <sub>O</sub> (2)	—	-0.055	—	-0.055	—	-0.060	Volts
	—	—	—	1,3,6,7,9,10,11,12,14	—	5Ⓞ	4	ΔV <sub>O</sub> (5)	—	—	—	—	—	—	
	—	—	—	1,3,6,7,9,10,11,12,14	—	8Ⓞ	4	ΔV <sub>O</sub> (8)	—	—	—	—	—	—	
	—	—	—	1,3,6,7,9,10,11,12,14	—	13Ⓞ	4	ΔV <sub>O</sub> (13)	—	—	—	—	—	—	
"NOR" Saturation Breakpoint Voltage	—	—	—	1,3,6,7,9,10,11,12,14	1Ⓞ	—	4	V <sub>O</sub> (2)	—	-0.40	—	-0.55	—	-0.68	Vdc
	—	—	—	1,3,6,7,9,10,11,12,14	7Ⓞ	—	4	V <sub>O</sub> (5)	—	—	—	—	—	—	
	—	—	—	1,3,6,7,9,10,11,12,14	10Ⓞ	—	4	V <sub>O</sub> (8)	—	—	—	—	—	—	
	—	—	—	1,3,6,7,9,10,11,12,14	12Ⓞ	—	4	V <sub>O</sub> (13)	—	—	—	—	—	—	
Switching Time	Pulse In	Pulse Out	—	3,6,7,9,10,11,12,14	—	—	4	t <sub>pd</sub> (2)	Typ	Max	Typ	Max	Typ	Max	ns
									6.5	11.0	6.5	11.0	8.0	14.5	
	6	5	—	1,3,7,9,10,11,12,14	—	—	4	t <sub>pd</sub> (5)	—	—	—	—	—	—	
	9	8	—	1,3,6,7,10,11,12,14	—	—	4	t <sub>pd</sub> (5)	—	—	—	—	—	—	
	11	13	—	1,3,6,7,9,10,12,14	—	—	4	t <sub>pd</sub> (13)	—	—	—	—	—	—	
	11	2	—	3,6,7,9,10,11,12,14	—	—	4	t <sub>pd</sub> (2)	8.5	13.5	8.5	13.5	10.0	16.0	
	6	5	—	1,3,7,9,10,11,12,14	—	—	4	t <sub>pd</sub> (5)	—	—	—	—	—	—	
	9	8	—	1,3,6,7,10,11,12,14	—	—	4	t <sub>pd</sub> (5)	—	—	—	—	—	—	
	11	13	—	1,3,6,7,9,10,12,14	—	—	4	t <sub>pd</sub> (13)	—	—	—	—	—	—	
	Rise Time	1	2	—	3,6,7,9,10,11,12,14	—	—	4	t <sub>r</sub> (2)	8.5	12.5	9.0	12.5	11.0	15.5
		6	5	—	1,3,7,9,10,11,12,14	—	—	4	t <sub>r</sub> (5)	—	—	—	—	—	—
		9	8	—	1,3,6,7,10,11,12,14	—	—	4	t <sub>r</sub> (5)	—	—	—	—	—	—
		11	13	—	1,3,6,7,9,10,12,14	—	—	4	t <sub>r</sub> (13)	—	—	—	—	—	—
Fall Time	1	2	—	3,6,7,9,10,11,12,14	—	—	4	t <sub>f</sub> (2)	9.0	14.0	9.5	14.0	11.5	17.0	
	6	5	—	1,3,7,9,10,11,12,14	—	—	4	t <sub>f</sub> (5)	—	—	—	—	—	—	
	9	8	—	1,3,6,7,10,11,12,14	—	—	4	t <sub>f</sub> (5)	—	—	—	—	—	—	
	11	13	—	1,3,6,7,9,10,12,14	—	—	4	t <sub>f</sub> (13)	—	—	—	—	—	—	

Pins not listed are left open Ⓞ Input voltage is adjusted to obtain dV "NOR" / dV<sub>in</sub> = 0. Ⓞ Current test conditions: no load = 0; full load = -2.5mAdc ± 5%.

SWITCHING CHARACTERISTICS (10% to 90% distribution)




# AC-COUPLED J-K FLIP-FLOP

# MECL MC300 series

## MC314

High-speed ac-coupled J-K flip-flop with dc Set and Reset input for counter and shift register applications up to 30 MHz operation.



### TRANSFER CHARACTERISTICS




FIGURE 1 - SWITCHING TIME TEST CIRCUIT AND WAVEFORMS




FIGURE 2 - INPUT WAVEFORM TO ESTABLISH MINIMUM TOGGLE FREQUENCY




FIGURE 3 - SENSITIVITY (NO TOGGLE)





FIGURE 4 - SENSITIVITY (TOGGLE)





# MC314 (continued)

## ELECTRICAL CHARACTERISTICS

Characteristic	Test Conditions			Test Limits			Unit									
	Vdc ± 1%															
	V <sub>H</sub> Pin No	V <sub>I max</sub> Pin No	V <sub>L</sub> Pin No	V <sub>EE</sub> Pin No	dV <sub>I in</sub> Pin No	I <sub>L</sub> Pin No		Ground Pin No	Symbol Pin No in ( )	-55°C Min	-55°C Max	+25°C Min	+25°C Max	+125°C Min	+125°C Max	
@ Test Temperature { -55°C, +25°C, +125°C																
Power Supply Drain Current	—	7,10	—	1,2,6,8,9	—	—	3	I <sub>E</sub> (2)	—	28.5	—	28.5	—	27.5	mAdc	
Input Current	7	—	—	1,2,6,8,9,10	—	—	3	I <sub>in</sub> (7)	—	—	—	100	—	—	μAdc	
	8	—	—	1,2,6,7,9,10	—	—	3	I <sub>in</sub> (8)	—	—	—	—	—	—	↓	
	9	—	—	1,2,6,7,8,10	—	—	3	I <sub>in</sub> (9)	—	—	—	—	—	—	↓	
	10	—	—	1,2,6,7,8,9	—	—	3	I <sub>in</sub> (10)	—	—	—	—	—	—	↓	
"Q" Logical "1" Output Voltage	—	—	6Ⓞ	1,2,7,8,9,10	—	—	3	V <sub>I</sub> (5)	-0.825	-0.945	-0.690	-0.795	-0.525	-0.655	Vdc	
"Q" Logical "0" Output Voltage	—	—	1Ⓞ	2,6,7,8,9,10	—	—	3	V <sub>I</sub> (5)	-1.560	-1.850	-1.465	-1.750	-1.340	-1.675	Vdc	
"Q̄" Logical "1" Output Voltage	—	—	1Ⓞ	2,6,7,8,9,10	—	—	3	V <sub>I</sub> (4)	-0.825	-0.945	-0.690	-0.795	-0.525	-0.655	Vdc	
"Q̄" Logical "0" Output Voltage	—	—	6Ⓞ	1,2,7,8,9,10	—	—	3	V <sub>I</sub> (4)	-1.560	-1.850	-1.465	-1.750	-1.340	-1.675	Vdc	
"Q" Output Voltage Change	—	6	—	1,2,7,8,9,10	—	5Ⓞ	3	ΔV <sub>I</sub> (5)	—	-0.055	—	-0.055	—	-0.060	Volts	
"Q̄" Output Voltage Change	—	1	—	2,6,7,8,9,10	—	4Ⓞ	3	ΔV <sub>I</sub> (4)	—	-0.055	—	-0.055	—	-0.060	Volts	
"Q" Saturation Breakpoint Voltage	—	—	—	1,2,7,8,9,10	6Ⓞ	—	3	V <sub>S</sub> (5)	—	-0.50	—	-0.65	—	-0.75	Vdc	
"Q̄" Saturation Breakpoint Voltage	—	—	—	2,6,7,8,9,10	1Ⓞ	—	3	V <sub>S</sub> (4)	—	-0.50	—	-0.65	—	-0.75	Vdc	
"Q" or "Q̄" Latch Voltage	—	—	—	2,7,8,9,10	1,6Ⓞ	—	3	V <sub>L</sub> (1,6)	-1.16	-1.34	-1.09	-1.21	-0.93	-1.07	Vdc	
Toggle Frequency (See Figures 1 and 2)	Pulse In	Pulse Out	—	1,2,6,9	—	—	3	f <sub>freq</sub>	—	—	30	—	—	—	MHz	
	7,10	5	—	1,2,6,9	—	—	3									
Sensitivity (No Toggle)	7,10	4	—	1,2,6,8,9	—	—	3									
	8,9	5	—	1,2,6,7,10	—	—	3									
Sensitivity (Toggle)	7,10	4,5	—	1,2,6,8,9	—	—	3									
Switching Times	Propagation Delay Time	7,10	4,5	—	1,2,6,8,9	—	—	3	t <sub>pd</sub> (4,5)	11.0	16.0	12.0	16.0	14.0	24.0	ns
		7,10	4,5	—	1,2,6,8,9	—	—	3	t <sub>pd</sub> (4,5)	12.0	16.0	13.0	16.0	15.0	24.0	
		7,10	4,5	—	1,2,6,8,9	—	—	3	t <sub>r</sub> (4,5)	11.5	16.0	12.5	16.0	15.0	26.0	
		7,10	4,5	—	1,2,6,8,9	—	—	3	t <sub>f</sub> (4,5)	11.5	16.0	12.5	16.0	15.0	26.0	

Pins not listed are left open.    Ⓞ Input voltage is adjusted to obtain dV<sub>in</sub>/dV<sub>in</sub> = 0.    Ⓞ Current test conditions: no load = 0; full load = -2.5 mAdc ± 5%.  
 Ⓞ Apply momentary V<sub>I max</sub> to set output, then V<sub>I in</sub> for measurement.    Ⓞ Input voltage is adjusted to obtain dV<sub>I</sub>/dV<sub>I</sub> = ∞.

### SWITCHING CHARACTERISTICS (10% to 90% distribution)





— — — -55°C and +25°C  
 - - - - +125°C

# LINE DRIVER

# MECL MC300 series

## MC315

Line driver for driving lines of 93 ohms or greater while providing the positive logic "NOR" function and its complement simultaneously.



### ELECTRICAL CHARACTERISTICS

		Test Conditions				
		V <sub>dc</sub> ± 1%				
@ Test Temperature	-55°C	—	-0.945	-1.450	-5.20	-1.25
	+25°C	-0.690	-0.795	-1.350	-5.20	-1.15
	+125°C	—	-0.655	-1.300	-5.20	-1.00

Characteristic	V <sub>H</sub> Pin No	V <sub>I max</sub> Pin No	V <sub>L</sub> Pin No	V <sub>EE</sub> Pin No	V <sub>BB</sub> Pin No	I <sub>L</sub> Ⓣ Pin No	Ground Pin No	Symbol Pin No in ( )	Test Limits						Unit	
									-55°C		+25°C		+125°C			
									Min	Max	Min	Max	Min	Max		
Power Supply Drain Current	—	—	—	2.6, 7, 8	1	4, 5	3	I <sub>E</sub> (2)	—	45	—	45	—	45	mAdc	
Input Current	6	—	—	2.7, 8	1	—	3	I <sub>is</sub> (6)	—	—	—	100	—	—	μAdc	
	7	—	—	2.6, 8	1	—	3	I <sub>is</sub> (7)	—	—	—	—	—	—	μAdc	
	8	—	—	2.6, 7	1	—	3	I <sub>is</sub> (8)	—	—	—	—	—	—	μAdc	
"NOR" Logical "1" Output Voltage	—	—	6	2.7, 8	1	4, 5	3	V <sub>o</sub> (6)	-0.805	-0.945	-0.670	-0.795	-0.505	-0.655	V <sub>dc</sub>	
	—	—	7	2.6, 8	1	4, 5	3	V <sub>o</sub> (7)	—	—	—	—	—	—	V <sub>dc</sub>	
	—	—	8	2.6, 7	1	4, 5	3	V <sub>o</sub> (8)	—	—	—	—	—	—	V <sub>dc</sub>	
"NOR" Logical "0" Output Voltage	—	6	—	2.7, 8	1	4, 5	3	V <sub>o</sub> (6)	-1.540	-1.850	-1.450	-1.750	-1.320	-1.675	V <sub>dc</sub>	
	—	7	—	2.6, 8	1	4, 5	3	V <sub>o</sub> (7)	—	—	—	—	—	—	V <sub>dc</sub>	
	—	8	—	2.6, 7	1	4, 5	3	V <sub>o</sub> (8)	—	—	—	—	—	—	V <sub>dc</sub>	
"OR" Logical "1" Output Voltage	—	6	—	2.7, 8	1	4, 5	3	V <sub>o</sub> (6)	-0.805	-0.945	-0.670	-0.795	-0.505	-0.655	V <sub>dc</sub>	
	—	7	—	2.6, 8	1	4, 5	3	V <sub>o</sub> (7)	—	—	—	—	—	—	V <sub>dc</sub>	
	—	8	—	2.6, 7	1	4, 5	3	V <sub>o</sub> (8)	—	—	—	—	—	—	V <sub>dc</sub>	
"OR" Logical "0" Output Voltage	—	6	—	2.7, 8	1	4, 5	3	V <sub>o</sub> (6)	-1.540	-1.850	-1.450	-1.750	-1.320	-1.675	V <sub>dc</sub>	
	—	7	—	2.6, 8	1	4, 5	3	V <sub>o</sub> (7)	—	—	—	—	—	—	V <sub>dc</sub>	
	—	8	—	2.6, 7	1	4, 5	3	V <sub>o</sub> (8)	—	—	—	—	—	—	V <sub>dc</sub>	
Switching Times	Pulse In	Pulse Out								Typ	Max	Typ	Max	Typ	Max	ns
Propagation Delay Time	6	5	—	2.7, 8	1	—	3	t <sub>pd</sub> (5)	10.0	20.0	10.0	20.0	15.0	30.0	↓	
	6	4	—	2.7, 8	1	—	3	t <sub>pd</sub> (4)	12.0	25.0	12.0	25.0	17.0	34.0		
	6	5	—	2.7, 8	1	—	3	t <sub>pd</sub> (5)	12.0	25.0	12.0	25.0	13.0	30.0		
	6	4	—	2.7, 8	1	—	3	t <sub>pd</sub> (4)	10.0	20.0	10.0	20.0	11.0	25.0		
Rise Time	6	5	—	2.7, 8	1	—	3	t <sub>r</sub> (5)	13.0	25.0	13.0	25.0	16.0	31.0		
	6	4	—	2.7, 8	1	—	3	t <sub>r</sub> (4)	10.0	20.0	10.0	20.0	14.5	26.0		
Fall Time	6	5	—	2.7, 8	1	—	3	t <sub>f</sub> (5)	15.0	35.0	15.0	35.0	20.0	40.0		
	6	4	—	2.7, 8	1	—	3	t <sub>f</sub> (4)	15.0	35.0	15.0	35.0	20.0	40.0		


Pins not listed are left open. Ⓣ Output is loaded with a 93-ohm resistor.

# LAMP DRIVER

MECL MC300 series

## MC316

Lamp driver that provides "OR" or "NOR" logic depending on the bias arrangement used and is capable of driving 6V lamps.



### ELECTRICAL CHARACTERISTICS

Characteristic	Test Conditions								Symbol Pin No in ( )	Test Limits						Unit
	Vdc ± 1%							mAdc		-55°C		+25°C		+125°C		
	V <sub>H</sub> Pin No	V <sub>I,max</sub> Pin No	V <sub>L</sub> Pin No	V <sub>EE</sub> Pin No	V <sub>BB</sub> Pin No	V <sub>CC</sub> Pin No	I <sub>L</sub> ⊕ Pin No			Ground Pin No	Min	Max	Min	Max	Min	
Power Supply Drain Current	—	4,5,6	—	2,7	8	10	—	3	I <sub>C</sub> (10)	—	21.0	—	21.0	—	20.5	
	—	4,5,6	—	2,7	8	10	—	3	I <sub>L</sub> (2)	—	8.0	—	8.0	—	7.7	mAdc
Input Current	4	—	—	2,5,6,7	8	10	—	3	I <sub>in</sub> (4)	—	—	—	200	—	—	μAdc
	5	—	—	2,4,6,7	8	10	—	3	I <sub>in</sub> (5)	—	—	—	—	—	—	↓
	6	—	—	2,4,5,7	8	10	—	3	I <sub>in</sub> (6)	—	—	—	—	—	—	↓
	7	—	—	2,4,5,6	8	10	—	3	I <sub>in</sub> (7)	—	—	—	—	—	—	↓
	8	—	—	2,4,5,7	6	10	—	3	I <sub>in</sub> (8)	—	—	—	—	—	—	↓
Output Voltage, Low	—	—	6	2,4,5,7	8	10	9	3	V <sub>OL</sub> (9)	—	0.9	—	1.0	—	0.8	
	—	—	6	2,4,5,8	7	10	9	3	V <sub>OL</sub> (9)	—	0.9	—	1.0	—	0.8	
Output Voltage, High	—	4	—	2,5,6,7	8	10,9 ⊕	—	3	V <sub>OH</sub> (4)	—	—	—	5.8	—	5.8	Vdc
	—	5	—	2,4,6,7	8	10,9 ⊕	—	3	V <sub>OH</sub> (5)	—	—	—	—	—	—	↓
	—	6	—	2,4,5,7	8	10,9 ⊕	—	3	V <sub>OH</sub> (6)	—	—	—	—	—	—	↓
	—	6	—	2,4,5,8	7	10,9 ⊕	—	3	V <sub>OH</sub> (6)	—	—	—	—	—	—	↓

Pins not listed are left open. ⊕ Pin 9 is connected to Vcc through a 10 k-ohm resistor.  
 ⊕ I<sub>L</sub> specified for ambient temperature conditions. I<sub>L</sub> = 100 mAdc at Tc = +125°C is acceptable, requiring a heat sink.





# MECL-TO-SATURATED LOGIC TRANSLATOR

# MECL MC300 series

## MC317

Level translator intended for converting non-saturated MECL signal levels to saturated logic levels; provides "OR" or "NOR" logic depending on the bias arrangement used.



### ELECTRICAL CHARACTERISTICS


Characteristic	Test Conditions								Ground Pin No	Symbol Pin No in ( )	Test Limits						Unit
	Vdc ± 1%										mAdc						
	V <sub>H</sub> Pin No	V <sub>I</sub> max Pin No	V <sub>L</sub> Pin No	V <sub>EE</sub> Pin No	V <sub>BB</sub> Pin No	V <sub>CC</sub> Pin No	I <sub>L</sub> Pin No	Min			Max	Min	Max	Min	Max		
Power Supply Drain Current	—	6	—	2,4,5,7	8	10	—	3	I <sub>C</sub> (10)	—	7.0	—	7.0	—	6.8	mAdc	
	—	—	—	2,4,5,6,7	8	10	—	3	I <sub>E</sub> (2)	—	7.0	—	7.0	—	6.8	mAdc	
Input Current	4	—	—	2,5,6,7	8	10	—	3	I <sub>in</sub> (4)	—	—	—	200	—	—	μAdc	
	5	—	—	2,4,6,7	8	10	—	3	I <sub>in</sub> (5)	—	—	—	—	—	—	μAdc	
	6	—	—	2,4,5,7	8	10	—	3	I <sub>in</sub> (6)	—	—	—	—	—	—	μAdc	
	7	—	—	2,4,5,8	6	10	—	3	I <sub>in</sub> (7)	—	—	—	—	—	—	μAdc	
	8	—	—	2,4,5,7	6	10	—	3	I <sub>in</sub> (8)	—	—	—	—	—	—	μAdc	
Output Voltage, High	—	—	—	2,4,5,6,7	8	10	—	3	V <sub>OH</sub> (9)	—	—	5.8	—	—	—	Vdc	
	—	—	—	2,4,5,6,8	7	10	—	3	V <sub>OH</sub> (9)	—	—	5.8	—	—	—	Vdc	
Output Voltage, Low	—	4	—	2,5,6,7	8	10	9	3	V <sub>OL</sub> (9)	—	0.45	—	0.45	—	0.50	Vdc	
	—	5	—	2,4,6,7	8	10	9	3	V <sub>OL</sub> (9)	—	—	—	—	—	—	Vdc	
	—	6	—	2,4,5,7	8	10	9	3	V <sub>OL</sub> (9)	—	—	—	—	—	—	Vdc	
	—	6	—	2,4,5,8	7	10	9	3	V <sub>OL</sub> (9)	—	—	—	—	—	—	Vdc	
Switching Times	Pulse In	Pulse Out								Typ	Max	Typ	Max	Typ	Max		
	6	9	—	2,4,5,7	8	10	—	3	t <sub>on</sub>	27.5	40.0	27.5	35.0	29.5	35.0	ns	
Turn-On Time	8	9	—	2,4,5,7	6	10	—	3	t <sub>on</sub>	27.5	40.0	27.5	35.0	29.5	35.0	ns	
	6	9	—	2,4,5,7	8	10	—	3	t <sub>off</sub>	25.0	40.0	26.0	35.0	27.0	40.0	ns	
Turn-Off Time	8	9	—	2,4,5,7	6	10	—	3	t <sub>off</sub>	25.0	40.0	26.0	35.0	27.0	40.0	ns	

**SATURATED LOGIC-TO-MECL  
DUAL TRANSLATOR**


**MECL MC300 series**

**MC318**

Level translator intended for converting saturated logic levels to non-saturated MECL signal levels.



**SWITCHING CHARACTERISTICS AND WAVEFORMS**



**ELECTRICAL CHARACTERISTICS**

Characteristic	Test Conditions				Ground Pin No	Symbol Pin No in ( )	Test Limits						Unit
	V <sub>dc</sub> ± 1%						-55°C		+25°C		+125°C		
	V Pin No	V Pin No	V <sub>EE</sub> Pin No	V <sub>CC</sub> Pin No			Min	Max	Min	Max	Min	Max	
Power Supply Drain Current	—	—	2	7	3	I <sub>c</sub> (7) I <sub>g</sub> (2)	—	4.0 24.0	—	4.0 24.0	—	3.9 23.3	mAdc
Input Load Current	—	—	2	7	3,6	I <sub>i</sub> (5) I <sub>i</sub> (6) I <sub>i</sub> (9) I <sub>i</sub> (10)	—	—	—	8.0	—	—	mAdc
Input Reverse Current	—	—	2	5,7 6,7 7,9 7,10	3,6 3,5 3,10 3,9	I <sub>r</sub> (5) I <sub>r</sub> (6) I <sub>r</sub> (9) I <sub>r</sub> (10)	—	—	—	0.5	—	2.0	μAdc
"OR" Logical "1" Output Voltage	—	5 6 9 10	2 2 2 2	7 7 7 7	3 3 3 3	V <sub>o</sub> (4) V <sub>o</sub> (4) V <sub>o</sub> (1) V <sub>o</sub> (1)	-0.825 -0.945	-0.690	-0.795	-0.525	-0.655	—	Vdc
"OR" Logical "0" Output Voltage	5 6 9 10	— — — —	2 2 2 2	7 7 7 7	3 3 3 3	V <sub>o</sub> (4) V <sub>o</sub> (4) V <sub>o</sub> (1) V <sub>o</sub> (1)	-1.560 -1.850	-1.465	-1.750	-1.340	-1.675	—	Vdc
Bias Voltage Output Current	—	—	2	7	3	V <sub>ee</sub> (8)	-1.19 -1.32	-1.09	-1.22	-0.95	-1.08	—	Vdc
Switching Times	Pulse In	Pulse Out					Typ	Max	Typ	Max	Typ	Max	
Propagation Delay Time	5	4	2	7	3	t <sub>pd</sub> (4)	16.5	27.0	15.0	23.0	19.0	28.0	ns
	9	1	2	7	3	t <sub>pd</sub> (1)	16.5	27.0	15.0	23.0	19.0	28.0	
Rise Time	5	4	2	7	3	t <sub>r</sub> (4)	13.0	20.0	15.5	23.0	20.0	31.0	↓
	9	1	2	7	3	t <sub>r</sub> (1)	13.0	20.0	15.5	23.0	20.0	31.0	
Fall Time	5	4	2	7	3	t <sub>f</sub> (4)	8.0	15.0	7.0	13.0	9.5	16.0	↓
	9	1	2	7	3	t <sub>f</sub> (1)	8.0	15.0	7.0	13.0	9.5	16.0	

Pins not listed are left open.

# MECL

## MC350 SERIES

### INDEX

Functions and Characteristics

Logic Description

General Information

Circuit Description

Definitions

Packages

Worst-Case Transfer Characteristics

Maximum Ratings

Noise Margins

### DEVICE SPECIFICATIONS

MC351	5-Input Gate
MC352A	R-S Flip-Flop
MC353	Half-Adder
MC354	Bias Driver
MC355	Gate Expander
MC356	3-Input Gate
MC357	3-Input Gate
MC358A	AC-Coupled J-K Flip-Flop
MC359	Dual 2-Input Gate
MC360	Dual 2-Input Gate
MC361	Dual 2-Input Gate
MC362A	Dual 3-Input Gate
MC363F	Quad 2-Input Gate
MC364	AC-Coupled J-K Flip-Flop
MC365	Line Driver
MC366	Lamp Driver
MC367	MECL to Saturated Logic Translator
MC368	Saturated Logic to MECL Translator
MC369F	Dual 4-Input Clock Driver/High-Speed Gate
MC369G	Dual 2-Input Clock Driver/High-Speed Gate

## FUNCTIONS AND CHARACTERISTICS

$V_{CC} = 0, V_{EE} = -5.2 \text{ V}, T_A = 25^\circ\text{C}$

Function	Type ①	DC Output Loading Factor Each Output	Propagation Delay $t_{pd}$ ns typ	Total Power Dissipation mW typ/pkg	Case
----------	--------	--------------------------------------	-----------------------------------	------------------------------------	------

### GATES

5-Input OR/NOR Gate	MC351	25	7.5	37	602B,606
3-Input OR/NOR Gate	MC356	↓	7.5	37	↓
3-Input OR/NOR Gate	MC357	↓	7.5	15	↓
Dual 2-Input NOR Gate	MC359	↓	7.0	54	↓
Dual 2-Input NOR Gate	MC360	↓	7.0	54	↓
Dual 2-Input NOR Gate	MC361	↓	7.0	41	↓
Dual 3-Input NOR Gate (With Internal Bias)	MC362A	↓	7.5	70	↓
Quad 2-Input NOR Gate	MC363F	↓	7.0	125	607
Dual 4-Input High-Speed Gate	MC369F	100	3.0	250	607
Dual 2-Input High-Speed Gate	MC369G	100	3.0	250	602B

### FLIP-FLOPS

R-S Flip-Flop	MC352A	25	11	42	602B,606
AC-Coupled J-K Flip-Flop	MC358A	↓	8.5	87	↓
AC-Coupled J-K Flip-Flop	MC364	↓	12	118	↓

### HALF-ADDER

Half-Adder	MC353	25	7.5	63	602B,606
------------	-------	----	-----	----	----------

### GATE EXPANDER

5-Input Gate Expander	MC355	—	4.5	—	602B,606
-----------------------	-------	---	-----	---	----------

### DRIVERS

Bias Driver	MC354	25	—	18	602B,606
Line Driver	MC365	—	14	270 ②	↓
Lamp Driver	MC366	—	—	135	↓
Dual 4-Input Clock Driver	MC369F	100	3.0	250	607
Dual 2-Input Clock Driver	MC369G	100	3.0	250	602B

### TRANSLATORS

Level Translator — MECL to Saturated Logic	MC367	7 (DTL)	27.5	63	602B,606
Level Translator — Saturated Logic to MECL	MC368	25 (MECL)	17	105	602B,606

① G suffix denotes Metal Can, F suffix denotes Flat Package. (i.e., MC351G = Metal Can, MC351F = Flat Package.)

② With 50-ohm load (each side)

# LOGIC DESCRIPTION

# MECL MC350 series

**POSITIVE LOGIC:**  $V_{hi}$  is a logical "1",  $V_{li}$  is a logical "0"  
**NEGATIVE LOGIC:**  $V_{hi}$  is a logical "0",  $V_{li}$  is a logical "1"

The logic diagrams shown describe the circuits of the MC350 line and permit quick selection of those circuits required for the implementation of this particular logic system. Pertinent information such as logic equations, typical time delay, typical power dissipation, and truth tables is provided to show line compatibility. Package pin numbers and fan-in and fan-out for each device are specified on each logic diagram. The numbers at the

ends of the terminals are package pin numbers. The numbers in parentheses indicate ac loading factors at each terminal.

MECL circuits require a bias voltage which, for best results, should be obtained from a regulated, temperature-compensated, bias supply. A bias driver, type MC354, is included in the MECL line to provide this function when the bias driver is not contained in the logic element. Specifications for the bias driver are included in this section of the Data Book.

<p><b>MC352A — R-S FLIP-FLOP</b></p> <p>DC Set-Reset flip-flop with expandable input and buffered outputs. This flip-flop is available without buffered outputs as MC352.</p>	<p><b>MC358A — AC-COUPLED J-K FLIP-FLOP</b></p> <p><b>CLOCKED J-K OPERATION</b></p> <table border="1"> <thead> <tr> <th><math>\bar{J}_s</math></th> <th><math>\bar{K}_s</math></th> <th><math>\bar{C}_o</math></th> <th><math>Q^{n+1}</math></th> </tr> </thead> <tbody> <tr> <td><math>\phi</math></td> <td><math>\phi</math></td> <td>0</td> <td><math>Q^n</math></td> </tr> <tr> <td>0</td> <td>0</td> <td>1</td> <td><math>\bar{Q}^n</math></td> </tr> <tr> <td>0</td> <td>1</td> <td>1</td> <td>1</td> </tr> <tr> <td>1</td> <td>0</td> <td>1</td> <td>0</td> </tr> <tr> <td>1</td> <td>1</td> <td>1</td> <td><math>Q^n</math></td> </tr> </tbody> </table> <p>The <math>\bar{J}_s</math> and <math>\bar{K}_s</math> inputs refer to logic levels while the <math>\bar{C}_o</math> input refers to dynamic logic swings. The <math>J_s</math> and <math>K_s</math> inputs would be changed to a logical "1" only while the <math>\bar{C}_o</math> input is in a logic "1" state. (<math>\bar{C}_o</math> maximum "1" level = <math>V_{cc} - 0.6</math> volts)</p> <p><b>R-S OPERATION</b></p> <table border="1"> <thead> <tr> <th>R</th> <th>S</th> <th><math>Q^{n+1}</math></th> </tr> </thead> <tbody> <tr> <td>0</td> <td>1</td> <td>1</td> </tr> <tr> <td>1</td> <td>0</td> <td>0</td> </tr> <tr> <td>0</td> <td>0</td> <td><math>Q^n</math></td> </tr> <tr> <td>1</td> <td>1</td> <td>N.D.</td> </tr> </tbody> </table> <p>AC-Coupled J-K flip-flop with dc Set and Reset inputs and buffered outputs for counter and shift register applications up to 15 MHz.</p>	$\bar{J}_s$	$\bar{K}_s$	$\bar{C}_o$	$Q^{n+1}$	$\phi$	$\phi$	0	$Q^n$	0	0	1	$\bar{Q}^n$	0	1	1	1	1	0	1	0	1	1	1	$Q^n$	R	S	$Q^{n+1}$	0	1	1	1	0	0	0	0	$Q^n$	1	1	N.D.	<p><b>MC364 — AC-COUPLED J-K FLIP-FLOP</b></p> <p><b>CLOCKED J-K OPERATION</b></p> <table border="1"> <thead> <tr> <th><math>\bar{J}</math></th> <th><math>\bar{K}</math></th> <th><math>\bar{C}_o</math></th> <th><math>Q^{n+1}</math></th> </tr> </thead> <tbody> <tr> <td><math>\phi</math></td> <td><math>\phi</math></td> <td>0</td> <td><math>Q^n</math></td> </tr> <tr> <td>0</td> <td>0</td> <td>1</td> <td><math>\bar{Q}^n</math></td> </tr> <tr> <td>0</td> <td>1</td> <td>1</td> <td>1</td> </tr> <tr> <td>1</td> <td>0</td> <td>1</td> <td>0</td> </tr> <tr> <td>1</td> <td>1</td> <td>1</td> <td><math>Q^n</math></td> </tr> </tbody> </table> <p>The <math>\bar{J}</math> and <math>\bar{K}</math> inputs refer to logic levels while the <math>\bar{C}_o</math> input refers to dynamic logic swings. The <math>J</math> and <math>K</math> inputs should be changed to a logical "1" only while the <math>\bar{C}_o</math> input is in a logic "1" state. (<math>\bar{C}_o</math> maximum "1" level = <math>V_{cc} - 0.6</math> volts)</p> <p><b>R-S OPERATION</b></p> <table border="1"> <thead> <tr> <th>R</th> <th>S</th> <th><math>Q^{n+1}</math></th> </tr> </thead> <tbody> <tr> <td>0</td> <td>1</td> <td>1</td> </tr> <tr> <td>1</td> <td>0</td> <td>0</td> </tr> <tr> <td>0</td> <td>0</td> <td><math>Q^n</math></td> </tr> <tr> <td>1</td> <td>1</td> <td>N.D.</td> </tr> </tbody> </table> <p>High-speed ac-coupled J-K flip-flop with dc Set and Reset inputs for counter and shift register applications up to 30 MHz operation.</p>	$\bar{J}$	$\bar{K}$	$\bar{C}_o$	$Q^{n+1}$	$\phi$	$\phi$	0	$Q^n$	0	0	1	$\bar{Q}^n$	0	1	1	1	1	0	1	0	1	1	1	$Q^n$	R	S	$Q^{n+1}$	0	1	1	1	0	0	0	0	$Q^n$	1	1	N.D.
$\bar{J}_s$	$\bar{K}_s$	$\bar{C}_o$	$Q^{n+1}$																																																																													
$\phi$	$\phi$	0	$Q^n$																																																																													
0	0	1	$\bar{Q}^n$																																																																													
0	1	1	1																																																																													
1	0	1	0																																																																													
1	1	1	$Q^n$																																																																													
R	S	$Q^{n+1}$																																																																														
0	1	1																																																																														
1	0	0																																																																														
0	0	$Q^n$																																																																														
1	1	N.D.																																																																														
$\bar{J}$	$\bar{K}$	$\bar{C}_o$	$Q^{n+1}$																																																																													
$\phi$	$\phi$	0	$Q^n$																																																																													
0	0	1	$\bar{Q}^n$																																																																													
0	1	1	1																																																																													
1	0	1	0																																																																													
1	1	1	$Q^n$																																																																													
R	S	$Q^{n+1}$																																																																														
0	1	1																																																																														
1	0	0																																																																														
0	0	$Q^n$																																																																														
1	1	N.D.																																																																														
<p><b>MC351 — 5-INPUT GATE</b></p> <p>Provides the positive logic "NOR" function and its complement simultaneously.</p>	<p><b>MC357 — 3-INPUT GATE</b></p> <p>Provides the positive logic "NOR" function and its complement simultaneously. Same as MC356, with pull-down resistors omitted, permitting a reduction of power dissipation (see schematic diagram on the data sheet).</p>	<p><b>MC359 — DUAL 2-INPUT GATE</b></p> <p>Provides the positive logic "NOR" function.</p>																																																																														

# LOGIC DESCRIPTION (continued)

<p><b>MC360 — DUAL 2-INPUT GATE</b></p> <p>**Optional pull-down resistor. If resistor is desired, connect pin 4 to pin 5.</p> <p><math>t_{PH} = 6.5 \text{ ns}</math>      <math>P_D = 27 \text{ mW/gate}</math></p> <p>Provides the positive logic "NOR" function. Same as MC359 with one output pull-down resistor optional (see schematic diagram on the data sheet).</p>	<p><b>MC361 — DUAL 2-INPUT GATE</b></p> <p>**Optional pull-down resistor. If resistor is desired, connect pin 4 to pin 5 or pin 6.</p> <p><math>t_{PH} = 6.5 \text{ ns}</math>      <math>P_D = 21 \text{ mW/gate}</math></p> <p>Provides the positive logic "NOR" function. Same as MC359 with one output pull-down resistor omitted and the second optional (see schematic diagram on the data sheet).</p>	<p><b>MC362A — DUAL 3-INPUT GATE</b></p> <p><math>t_{PH} = 7.5 \text{ ns}</math> <math>P_D = 35 \text{ mW/gate}</math></p> <p>Provides the positive logic "NOR" function, and features an internal bias driver. This gate without the bias driver is available as the MC362.</p>
<p><b>MC363F — QUAD 2-INPUT GATE</b></p> <p><math>t_{PH} = 6.5 \text{ ns}</math>      <math>P_D = 31 \text{ mW/gate}</math></p> <p>Provides the positive logic "NOR" function, and features an internal bias driver.</p>	<p><b>MC365 — LINE DRIVER</b></p> <p><math>t_{PH} = 14 \text{ ns}</math> <math>P_D = 270 \text{ mW (with } 50 \Omega \text{ load)}</math></p> <p>Drives lines of 50 ohms or greater while providing the positive logic "NOR" function and its complement simultaneously.</p>	<p><b>MC369F — HIGH-SPEED CLOCK DRIVER OR DUAL 4-INPUT GATE</b></p> <p><math>t_{PH} = 3 \text{ ns}</math> <math>P_D = 125 \text{ mW/gate}</math></p> <p>Provides the positive logic "NOR" function and its complement simultaneously.</p>
<p><b>MC369G — HIGH-SPEED CLOCK DRIVER OR DUAL 2-INPUT GATE</b></p> <p><math>t_{PH} = 3 \text{ ns}</math> <math>P_D = 125 \text{ mW/gate}</math></p> <p>Provides the positive logic "NOR" function and its complement simultaneously.</p>	<p><b>MC353 — HALF-ADDER</b></p> <p><math>t_{PH} = 7 \text{ ns}</math> <math>P_D = 63 \text{ mW}</math></p> <p>Provides the "SUM", "CARRY", and "NOR" functions simultaneously. If complement inputs are not used, an undefined state can occur.</p>	<p><b>MC366 — LAMP DRIVER</b></p> <p><math>P_D = 135 \text{ mW}</math></p> <p>Capable of driving 6-volt lamps. Positive "NOR" function is obtained by applying <math>V_{DD}</math> to pin 4, 5, or 6, with pins 7 and 8 used as inputs. Positive "OR" is obtained by applying <math>V_{DD}</math> to pin 7 or 8, with pins 4, 5, and 6 used as inputs.</p>
<p><b>MC367 — LEVEL TRANSLATOR</b></p> <p><math>t_{PH} = 30 \text{ ns}</math> <math>P_D = 63 \text{ mW}</math></p> <p>Intended for converting non-saturated MECL signal levels to saturated logic levels. Positive "NOR" function is obtained by applying <math>V_{DD}</math> to pin 7 or 8, with pins 4, 5, and 6 used as inputs. Positive "OR" is obtained by applying <math>V_{DD}</math> to pin 4, 5, or 6, with pins 7 and 8 used as inputs.</p>	<p><b>MC368 — LEVEL TRANSLATOR</b></p> <p><math>t_{PH} = 17 \text{ ns}</math> <math>P_D = 105 \text{ mW}</math></p> <p>Intended for converting saturated logic levels to non-saturated MECL signal levels. By applying DTL input logic levels as defined by logical "0" at 0.4 V and logical "1" at 5.0 V, corresponding MECL outputs are obtained as defined by logical "0" at -1.55 V and logical "1" at -0.75 V.</p>	<p><b>MC355 — 5-INPUT EXPANDER</b></p> <p><math>t_{PH} = 5 \text{ ns}</math></p> <p>For use with the MC352A, MC356, MC357, and MC365. Each expander unit increases the fan-in of the basic gate by five. For highest performance, a maximum of three expander units per gate is recommended.</p>

CIRCUIT DESCRIPTION

The MECL line of monolithic integrated logic circuits was designed as a non-saturating form of logic which eliminates transistor storage time as a speed limiting characteristic, and permits extremely high-speed operation.

The typical MECL circuit comprises a differential-amplifier input, with emitter-follower output to restore dc levels. High fan-out operation is possible because of the high input impedance of the differential amplifier and the low output impedance of the emitter followers. Power-supply noise is virtually eliminated by the nearly constant current drain of the differential amplifier, even during the transition period. Basic gate design provides for simultaneous output of both the function and its complement.

POWER-SUPPLY CONNECTIONS

Any one of the power supply nodes,  $V_{BB}$ ,  $V_{CC}$ , or  $V_{EE}$  may be used as ground; however, the manufacturer has found it most convenient to ground the  $V_{CC}$  node. In such a case:  $V_{CC} = 0$ ,  $V_{BB} = -1.15$  V,  $V_{EE} = -5.2$  V, as shown in the schematic diagram above.

SYSTEM LOGIC SPECIFICATIONS

The output logic swing of 0.8 V then varies from a low state of  $V_L = -1.55$  V to a high state of  $V_H = -0.75$  V with respect to ground.

Positive logic is used when reference is made to logical "0's" or "1's". Then

$$\begin{matrix} \text{"0"} = -1.55 \text{ V} \\ \text{"1"} = -0.75 \text{ V} \end{matrix} \left. \vphantom{\begin{matrix} \text{"0"} \\ \text{"1"} \end{matrix}} \right\} \text{typical}$$

Dynamic logic refers to a change of logic states. Dynamic "0" is a negative going voltage excursion and a dynamic "1" is a positive going voltage excursion.


CIRCUIT OPERATION

A fixed bias of  $-1.15$  volts is applied to the "bias input" of the differential amplifier and the logic signals are applied to the "signal input". If a logical "0" is applied, the current through  $R_E$  is supplied by the fixed-biased transistor. A drop of 800 mV occurs across  $R_{C2}$ . The OR output then is  $-1.55$  V, or one  $V_{BE}$ -drop below 800 mV. Since no current flows in the "signal input" transistor, the NOR output is a  $V_{BE}$ -drop below ground, or  $-0.75$  volts. When a logical "1" level is applied to the "signal input", the current through  $R_{C2}$  is switched to the "signal input" transistor and a drop of 800 mV occurs across  $R_{C1}$ . The OR output then goes to  $-0.75$  volts and the NOR output goes to  $-1.55$  volts.

Note: Any unused input should be connected to  $V_{EE}$ .

BIAS VOLTAGE SOURCE

The bias voltage applied to the bias input is obtained from a regulated, temperature-compensated bias driver, type MC354. The temperature characteristics of the bias driver compensate for any variations in circuit operating point over the temperature range or supply voltage changes, to insure that the threshold point is always in the center of the transition region. The bias driver can be used to drive up to 25 logic elements and should be employed for all elements except those with built-in bias networks.



# GENERAL INFORMATION (continued)


## DEFINITIONS

- $e_{in}$  AC signal applied to the input
- $e_{out}$  AC signal at the output
- $I_C$  Amount of current drawn from the positive power supply by the test unit
- $I_{CEX}$  Total collector leakage current exhibited by the gate expander when all inputs are at the negative supply potential
- $I_E$  Amount of current drawn from the test unit by the negative power supply
- $I_{in}$  Current drawn by the input of the test unit when a logical "1" ( $V_H$ ) is applied to the input
- $I_L$  Current drawn from a node when that node is at ground potential
- $t_{d1}$  Time required for the output pulse to reach the 50% point of its leading edge when referenced to the 50% point of the input pulse leading edge
- $t_{d2}$  Time required for the output pulse to reach the 50% point of its trailing edge when referenced to the 50% point of the input pulse trailing edge
- $t_{df}$  Time required for a flip-flop output to reach the 50% point of its negative going edge when referenced to the 50% point of the input pulse leading edge
- $t_{dr}$  Time required for a flip-flop output to reach the 50% point of its positive going edge when referenced to the 50% point of the input pulse leading edge
- $t_f$  Time required for the output pulse to go more negative from its 90% point to its 10% point
- $t_r$  Time required for the output pulse to go more positive from its 10% point to its 90% point
- $V_1$  "NOR" output voltage — logical "1" level output voltage when a logical "0" level ( $V_L$ ) is applied to the input
- $V_2$  "OR" output voltage — logical "0" level output voltage when a logical "0" level ( $V_L$ ) is applied to the input
- $V_3$  Saturation breakpoint voltage which corresponds to the "NOR" output characteristic where the rate of change in the output voltage to the rate of change in input voltage is zero
- $V_4$  "NOR" output voltage — logical "0" level output voltage when a logical "1" level ( $V_1 \text{ max}$ ) level is applied to the input
- $V_5$  "OR" output voltage — logical "1" level output voltage when a logical "1" ( $V_1 \text{ max}$ ) level is applied to the input
- $V_6$  Output latch voltage — input voltage to a flip-flop which causes the output voltage to change from a logical "1" level to a logical "0" level and corresponds to the point where the rate of change in the output voltage to the rate of the input voltage approaches infinity
- $V_H$  Logical "1" input voltage
- $V_L$  Logical "0" input voltage
- $V_{OH}$  High-level output voltage when the saturated logic circuit output is in an "off" condition
- $V_{OL}$  Low-level output voltage when the saturated logic circuit output is in an "on" condition
- $\Delta V_1$  Change in the "1" level output voltage as the load is varied from no load to full load
- $\Delta V_5$  Change in the "1" level output voltage as the load is varied from no load to full load

## PACKAGES

All MECL integrated circuits are available in both the TO-91, 10-lead flat package and the 10-lead metal package. To order the flat package, add suffix "F" to basic type number; to order metal package, add suffix "G".

Exceptions: Types MC363F and MC369F are available only in the TO-86, 14-lead flat package; type MC369G is available only in the metal package.









# GENERAL INFORMATION (continued)

## WORST-CASE TRANSFER CHARACTERISTICS

The following graphs show minimum and maximum limits of major parameters associated with the transfer characteristics of the MECL line. Min-Max limits, given at three different temperatures can be interpreted for design purposes as 10% to 90% spreads at all points on the curve except for guaranteed points in the Electrical Characteristics tables.



## MAXIMUM RATINGS

Characteristic	Symbol	Rating	Unit
Power Supply Voltage ( $V_{CC} = 0$ )	$V_{EE}$	-10	Vdc
Base Input Voltage ( $V_{CC} = 0$ )	$V_{in}$	0 Vdc to $V_{EE}$	Vdc
Output Source Current	$I_o$	20	mAdc
Storage Temperature Range	$T_{stg}$	-65 to +150	°C

Ratings above which device life may be impaired:

Power Supply Voltage ( $V_{CC} = 0$ )	$V_{EE}$	-10	Vdc
Base Input Voltage ( $V_{CC} = 0$ )	$V_{in}$	0 Vdc to $V_{EE}$	Vdc
Output Source Current	$I_o$	20	mAdc
Storage Temperature Range	$T_{stg}$	-65 to +150	°C

Recommended maximum ratings above which performance may be degraded:



Operating Temperature Range	$T_A$	0 to +75	°C
AC Fan-In (Expandable Gates)	m	18	—
AC Fan-Out* (Gates and Flip-Flops)	n	15	—

\*Although a minimum dc fan-out of 25 is guaranteed in each electrical specification, it is recommended that the maximum ac fan-out of 15 be used for high-speed operation.

## NOISE MARGINS (90 PERCENTILE)

The following graphs show worst-case Noise Margins as a function of temperature and fan-out. Top graph illustrates the advantage gained through use of MC354 bias driver, as compared with non-compensated fixed bias source, bottom.

Note: Any unused input should be connected to  $V_{EE}$ .




# 5-INPUT GATE


MECL MC350 series

## MC351


A 5-input gate that provides the positive logic "OR" function and its complement simultaneously.




### SWITCHING TIME TEST CIRCUIT




### PROPAGATION DELAY




### RISE AND FALL TIME





### TYPICAL INPUT CHARACTERISTICS



### TYPICAL OUTPUT CHARACTERISTICS



### SWITCHING CHARACTERISTICS (10% to 90% distribution)



### "NOR" OUTPUT

— 0°C and +25°C  
 - - - +75°C

# MC351 (continued)



## ELECTRICAL CHARACTERISTICS

Characteristic	V <sub>H</sub> Pin No	V <sub>I,max</sub> Pin No	V <sub>L</sub> Pin No	V <sub>EE</sub> Pin No	V <sub>BB</sub> Pin No	dV <sub>in</sub> Pin No	I <sub>L</sub> Pin No	Ground Pin No	Symbol Pin No in ( )	Test Conditions V <sub>dc</sub> ± 1%						Unit
										@ Test Temperature						
										0°C		+25°C		+75°C		
Power Supply Drain Current	—	—	—	2,6,7,8,9,10	1	—	—	3	I <sub>e</sub> (2)	—	9.25	—	8.85	—	8.15	mAdc
Input Current	6	—	—	2,7,8,9,10	1	—	—	3	I <sub>ia</sub> (6)	—	—	—	100	—	—	μAdc
	7	—	—	2,6,8,9,10	1	—	—	3	I <sub>ia</sub> (7)	—	—	—	—	—	—	—
	8	—	—	2,6,7,9,10	1	—	—	3	I <sub>ia</sub> (8)	—	—	—	—	—	—	—
	9	—	—	2,6,7,8,10	1	—	—	3	I <sub>ia</sub> (9)	—	—	—	—	—	—	—
"NOR" Logical "1" Output Voltage	—	—	6	2,7,8,9,10	1	—	—	3	V <sub>i</sub> (5)	-0.715	-0.850	-0.670	-0.795	-0.590	-0.725	Vdc
	—	—	7	2,6,8,9,10	1	—	—	3	V <sub>i</sub> (5)	—	—	—	—	—	—	—
	—	—	8	2,6,7,9,10	1	—	—	3	V <sub>i</sub> (5)	—	—	—	—	—	—	—
	—	—	9	2,6,7,8,10	1	—	—	3	V <sub>i</sub> (5)	—	—	—	—	—	—	—
"NOR" Logical "0" Output Voltage	—	6	—	2,7,8,9,10	1	—	—	3	V <sub>i</sub> (5)	—	—	—	—	—	—	—
	—	7	—	2,6,8,9,10	1	—	—	3	V <sub>i</sub> (5)	-1.510	-1.880	-1.465	-1.750	-1.395	-1.730	Vdc
	—	8	—	2,6,7,9,10	1	—	—	3	V <sub>i</sub> (5)	—	—	—	—	—	—	—
	—	9	—	2,6,7,8,10	1	—	—	3	V <sub>i</sub> (5)	—	—	—	—	—	—	—
"OR" Logical "1" Output Voltage	—	6	—	2,7,8,9,10	1	—	—	3	V <sub>s</sub> (4)	-0.715	-0.850	-0.670	-0.795	-0.590	-0.725	Vdc
	—	7	—	2,6,8,9,10	1	—	—	3	V <sub>s</sub> (4)	—	—	—	—	—	—	—
	—	8	—	2,6,7,9,10	1	—	—	3	V <sub>s</sub> (4)	—	—	—	—	—	—	—
	—	9	—	2,6,7,8,10	1	—	—	3	V <sub>s</sub> (4)	—	—	—	—	—	—	—
"OR" Logical "0" Output Voltage	—	—	6	2,7,8,9,10	1	—	—	3	V <sub>s</sub> (4)	—	—	—	—	—	—	—
	—	—	7	2,6,8,9,10	1	—	—	3	V <sub>s</sub> (4)	-1.510	-1.880	-1.465	-1.750	-1.395	-1.730	Vdc
	—	—	8	2,6,7,9,10	1	—	—	3	V <sub>s</sub> (4)	—	—	—	—	—	—	—
	—	—	9	2,6,7,8,10	1	—	—	3	V <sub>s</sub> (4)	—	—	—	—	—	—	—
"NOR" Output Voltage Change (No load to full load)	—	—	6	2,7,8,9,10	1	—	5⊕	3	ΔV <sub>i</sub> (5)	—	-0.055	—	-0.055	—	-0.065	Volts
"OR" Output Voltage Change (No load to full load)	—	6	—	2,7,8,9,10	1	—	4⊕	3	ΔV <sub>s</sub> (4)	—	-0.055	—	-0.055	—	-0.065	Volts
"NOR" Saturation Breakpoint Voltage	—	—	—	2,7,8,9,10	1	6⊕	—	3	V <sub>s</sub> (5)	—	-0.51	—	-0.55	—	-0.63	Vdc
	—	—	—	2,6,8,9,10	1	7⊕	—	3	V <sub>s</sub> (5)	—	—	—	—	—	—	—
	—	—	—	2,6,7,9,10	1	8⊕	—	3	V <sub>s</sub> (5)	—	—	—	—	—	—	—
	—	—	—	2,6,7,8,10	1	9⊕	—	3	V <sub>s</sub> (5)	—	—	—	—	—	—	—
Switching Times	Pulse In	Pulse Out	—	—	—	—	—	—	—	—	—	—	—	—	—	—
	6	4	—	2,7,8,9,10	1	—	—	3	t <sub>di</sub> (4)	Typ	Max	Typ	Max	Typ	Max	ns
Propagation Delay Time	6	5	—	2,7,8,9,10	1	—	—	3	t <sub>di</sub> (5)	9.0	12.5	9.0	12.5	9.5	16.0	
	6	4	—	2,7,8,9,10	1	—	—	3	t <sub>dr</sub> (4)	7.0	11.0	7.0	11.0	7.5	13.0	
	6	5	—	2,7,8,9,10	1	—	—	3	t <sub>dr</sub> (5)	6.5	11.0	6.5	11.0	7.5	13.0	
	6	4	—	2,7,8,9,10	1	—	—	3	t <sub>dr</sub> (5)	8.5	12.5	8.5	12.5	10.0	16.0	
Rise Time	6	4	—	2,7,8,9,10	1	—	—	3	t <sub>r</sub> (4)	8.0	12.0	8.0	12.0	9.5	15.5	
	6	5	—	2,7,8,9,10	1	—	—	3	t <sub>r</sub> (5)	9.5	14.5	10.0	14.5	11.0	17.0	
Fall Time	6	4	—	2,7,8,9,10	1	—	—	3	t <sub>f</sub> (4)	9.5	15.0	10.0	15.0	11.0	17.5	
	6	5	—	2,7,8,9,10	1	—	—	3	t <sub>f</sub> (5)	9.0	15.0	9.5	15.0	10.5	17.5	

Pins not listed are left open

⊕ Input voltage is adjusted to obtain dV "NOR" / dV<sub>in</sub> = "0".

⊙ Current test conditions: no load = 0; full load = -2.5mAdc ± 5%.



"OR" OUTPUT


— 0°C and +25°C  
- - - +75°C

# R-S FLIP-FLOP


MECL MC350 series

## MC352A


DC Set-Reset flip-flop with an expandable input and buffered outputs. This flip-flop is available without buffered outputs as MC352.




### SWITCHING TIME TEST CIRCUIT



### TRANSFER CHARACTERISTICS



### SWITCHING TIME WAVEFORMS





# MC352A (continued)

## ELECTRICAL CHARACTERISTICS

Characteristic	Test Conditions				Test Limits						Unit				
	$V_{dc} \pm 1\%$				0°C		+25°C		+75°C						
	$V_{IH}$ Pin No	$V_{I,max}$ Pin No	$V_{L} \textcircled{\ominus}$ Pin No	$V_{EE}$ Pin No	Min	Max	Min	Max	Min	Max					
Power Supply Drain Current	—	—	—	2,6,7,9,10	—	—	3	$I_E$ (6)	—	10.35	—	10.35	—	9.52	mAdc
Input Current	6	—	—	2,7,9,10	—	—	3	$I_{in}$ (6)	—	—	—	100	—	—	$\mu$ Adc
	7	—	—	2,6,9,10	—	—	3	$I_{in}$ (7)	—	—	—	—	—	—	↓
	9	—	—	2,6,7,10	—	—	3	$I_{in}$ (9)	—	—	—	—	—	—	↓
	10	—	—	2,6,7,9	—	—	3	$I_{in}$ (10)	—	—	—	—	—	—	↓
"Q" Logical "1" Output Voltage	—	—	6	2,7,9,10	—	—	3	$V_O$ (5)	-0.715	-0.850	-0.670	-0.795	-0.590	-0.725	Vdc
	—	—	7	2,6,9,10	—	—	3	$V_O$ (5)	-0.715	-0.850	-0.670	-0.795	-0.590	-0.725	Vdc
"Q" Logical "0" Output Voltage	—	—	9	2,6,7,10	—	—	3	$V_O$ (5)	-1.510	-1.880	-1.465	-1.750	-1.395	-1.730	Vdc
	—	—	10	2,6,7,9	—	—	3	$V_O$ (5)	-1.510	-1.880	-1.465	-1.750	-1.395	-1.730	Vdc
"Q̄" Logical "1" Output Voltage	—	—	9	2,6,7,10	—	—	3	$V_O$ (4)	-0.715	-0.850	-0.670	-0.795	-0.590	-0.725	Vdc
	—	—	10	2,6,7,9	—	—	3	$V_O$ (4)	-0.715	-0.850	-0.670	-0.795	-0.590	-0.725	Vdc
"Q̄" Logical "0" Output Voltage	—	—	6	2,7,9,10	—	—	3	$V_O$ (4)	-1.510	-1.880	-1.465	-1.750	-1.395	-1.730	Vdc
	—	—	7	2,6,9,10	—	—	3	$V_O$ (4)	-1.510	-1.880	-1.465	-1.750	-1.395	-1.730	Vdc
"Q" Output Voltage Change	—	6	—	2,7,9,10	—	5 $\textcircled{\ominus}$	3	$\Delta V_O$ (5)	—	-0.065	—	-0.065	—	-0.075	Volts
"Q̄" Output Voltage Change	—	10	—	2,6,7,9	—	4 $\textcircled{\ominus}$	3	$\Delta V_O$ (4)	—	-0.065	—	-0.065	—	-0.075	Volts
"Q" Saturation Breakpoint Voltage	—	—	—	2,7,9	6,10 $\textcircled{\ominus}$	—	3	$V_S$ (5)	—	-0.61	—	-0.65	—	-0.73	Vdc
"Q̄" Saturation Breakpoint Voltage	—	—	—	2,7,9	6,10 $\textcircled{\ominus}$	—	3	$V_S$ (4)	—	-0.61	—	-0.65	—	-0.73	Vdc
"Q" or "Q̄" Latch Voltage	—	—	—	2,7,9	6,10 $\textcircled{\ominus}$	—	3	$V_L$ (6,10)	-1.11	-1.25	-1.09	-1.21	-1.02	-1.14	Vdc
Switching Times	Pulse In	Pulse Out							Typ	Max	Typ	Max	Typ	Max	
Propagation Delay Time	6,10	4,5	—	2,7,9	—	—	3	$t_{pd}$ (4,5)	10.0	18.0	10.5	16.0	13.5	22.0	ns
	6,10	4,5	—	2,7,9	—	—	3	$t_{pd}$ (4,5)	11.0	19.5	11.5	19.5	14.0	22.0	
Rise Time	6,10	4,5	—	2,7,9	—	—	3	$t_r$ (4,5)	11.0	19.0	11.5	19.0	13.5	26.0	↓
Fall Time	6,10	4,5	—	2,7,9	—	—	3	$t_f$ (4,5)	12.0	19.5	12.5	19.5	14.0	26.0	↓

Pins not listed are left open.  $\textcircled{\ominus}$  Input voltage is adjusted to obtain  $dV_{"Q"}/dV_{in} = 0$ ;  $dV_{"Q̄"}/dV_{in} = 0$ .  $\textcircled{\ominus}$  Current test conditions: no load = 0; full load = -2.5 mAdc  $\pm 5\%$ .  
 $\textcircled{\ominus}$  Apply momentary  $V_{I,max}$  to set output, then  $V_L$  for measurement.  $\textcircled{\ominus}$  Input voltage is adjusted to obtain  $dV_L/dV_{in} \rightarrow \infty$ .

## SWITCHING CHARACTERISTICS (10% to 90% distribution)




— 0°C and +25°C  
 - - - +75°C

# HALF-ADDER



MECL MC350 series

## MC353


Half-adder that provides the "SUM", "CARRY", and "NOR" functions simultaneously.




### SWITCHING TIMES TEST CIRCUIT



### RECOVERY CHARACTERISTICS WITH SIMULTANEOUS "0" ON ALL INPUTS



### SWITCHING CHARACTERISTICS (10% to 90% distribution)



— 0°C and +25°C  
 - - - +75°C


MC353 (continued)

ELECTRICAL CHARACTERISTICS

Characteristic	V <sub>I</sub> Pin No	V <sub>I</sub> max Pin No	V <sub>L</sub> Pin No	V <sub>EE</sub> Pin No	V <sub>BB</sub> Pin No	dV <sub>in</sub> Pin No	I <sub>L</sub> Pin No	Ground Pin No	Symbol Pin No in ( )	Test Limits						Unit		
										Test Conditions V <sub>dc</sub> ± 1%								
										0°C		+25°C		+75°C				
@ Test Temperature { 0°C +25°C +75°C											—		—		—			
											-0.850		-1.350		-5.20		-1.18	
											-0.670		-0.795		-1.350		-5.20	-1.15
											-0.725		-1.350		-5.20		-1.08	
Power Supply Drain Current	—	—	—	2,7,8,9,10	1	—	—	3	I <sub>E</sub> (2)	—	15.9	—	15.3	—	14.1	mAdc		
Input Current	7	—	—	2,8,9,10	1	—	—	3	I <sub>in</sub> (7)	—	—	—	100	—	—	μAdc		
	8	—	—	2,7,9,10	1	—	—	3	I <sub>in</sub> (8)	—	—	—	—	—	—	—		
	9	—	—	2,7,8,10	1	—	—	3	I <sub>in</sub> (9)	—	—	—	—	—	—	—		
"NOR" Logical "1" Output Voltage	—	—	9	2,7,8,10	1	—	—	3	V <sub>1</sub> (5)	-0.715	-0.850	-0.670	-0.795	-0.590	-0.725	Vdc		
	—	—	10	2,7,8,9	1	—	—	3	V <sub>1</sub> (5)	-0.715	-0.850	-0.670	-0.795	-0.590	-0.725	Vdc		
"NOR" Logical "0" Output Voltage	—	9	—	2,7,8,10	1	—	—	3	V <sub>4</sub> (5)	-1.510	-1.880	-1.465	-1.750	-1.395	-1.730	Vdc		
	—	10	—	2,7,8,9	1	—	—	3	V <sub>4</sub> (5)	-1.510	-1.880	-1.465	-1.750	-1.395	-1.730	Vdc		
"CARRY" Logical "1" Output Voltage	—	—	7	2,8,9,10	1	—	—	3	V <sub>1</sub> (6)	-0.715	-0.850	-0.670	-0.795	-0.590	-0.725	Vdc		
	—	—	8	2,7,9,10	1	—	—	3	V <sub>1</sub> (6)	-0.715	-0.850	-0.670	-0.795	-0.590	-0.725	Vdc		
"CARRY" Logical "0" Output Voltage	—	7	—	2,8,9,10	1	—	—	3	V <sub>4</sub> (6)	-1.510	-1.880	-1.465	-1.750	-1.395	-1.730	Vdc		
	—	8	—	2,7,9,10	1	—	—	3	V <sub>4</sub> (6)	-1.510	-1.880	-1.465	-1.750	-1.395	-1.730	Vdc		
"SUM" Logical "1" Output Voltage	—	7,9	—	2,8,10	1	—	—	3	V <sub>5</sub> (4)	-0.715	-0.850	-0.670	-0.795	-0.590	-0.725	Vdc		
	—	8,10	—	2,7,9	1	—	—	3	V <sub>5</sub> (4)	-0.715	-0.850	-0.670	-0.795	-0.590	-0.725	Vdc		
"SUM" Logical "0" Output Voltage	—	7	10	2,8,9	1	—	—	3	V <sub>2</sub> (4)	-1.510	-1.880	-1.465	-1.750	-1.395	-1.730	Vdc		
	—	8	10	2,7,9	1	—	—	3	V <sub>2</sub> (4)	-1.510	-1.880	-1.465	-1.750	-1.395	-1.730	Vdc		
"NOR" Output Voltage Change (No load to full load)	—	—	10	—	2,7,8,9	1	—	5⊕	3	ΔV <sub>1</sub> (5)	—	0.055	—	0.055	—	0.065	Volts	
	—	—	—	7	2,8,9,10	1	—	6⊕	3	ΔV <sub>1</sub> (6)	—	0.055	—	0.055	—	0.065	Volts	
"SUM" Output Voltage Change (No load to full load)	—	7,10	—	2,8,9	1	—	—	4⊕	3	ΔV <sub>5</sub> (4)	—	0.055	—	0.055	—	0.065	Volts	
"NOR" Saturation Breakpoint Voltage	—	—	—	2,7,8,9	1	10⊖	—	3	V <sub>3</sub> (5)	—	0.510	—	0.550	—	0.630	Vdc		
"CARRY" Saturation Breakpoint Voltage	—	—	—	2,8,9,10	1	7⊖	—	3	V <sub>3</sub> (6)	—	0.510	—	0.550	—	0.630	Vdc		
Switching Times											Typ	Max	Typ	Max	Typ	Max	ns	
	Propagation Delay Time	—	—	—	2,7,8,9	1	Pulse In	Pulse Out	3	t <sub>pl</sub> (5)	6.5	11.0	6.5	11.0	7.0	13.0		
Rise Time	—	—	—	2,8,9,10	1	7	6	3	t <sub>ra</sub> (5)	6.5	11.0	6.5	11.0	7.0	13.0			
	—	—	—	2,8,9	1	10	4	3	t <sub>ra</sub> (4)	8.5	11.5	8.5	11.5	10.0	15.0			
	—	—	—	2,7,8,9	1	10	5	3	t <sub>ra</sub> (5)	8.5	13.5	8.5	13.5	10.0	16.0			
	—	—	—	2,8,9,10	1	7	6	3	t <sub>ra</sub> (6)	8.5	13.5	8.5	13.5	10.0	16.0			
	—	—	—	2,8,9	1	10	4	3	t <sub>ra</sub> (4)	6.0	11.0	6.0	11.0	7.5	12.0			
	—	—	—	2,7,8,9	1	10	5	3	t <sub>r</sub> (5)	9.0	12.5	9.0	12.5	11.0	15.5			
Fall Time	—	—	—	2,8,9,10	1	7	6	3	t <sub>f</sub> (6)	9.0	12.5	9.0	12.5	11.0	15.5			
	—	—	—	2,8,9	1	10	4	3	t <sub>f</sub> (4)	7.0	11.5	7.0	11.5	9.0	13.0			
											9.0	14.0	9.5	14.0	11.5	17.0		
											9.0	14.0	9.5	14.0	12.0	17.0		

Pins not listed are left open. ⊕ Input voltage is adjusted to obtain dV<sub>in</sub>"NOR"/dV<sub>in</sub> = 0 or dV<sub>in</sub>"CARRY"/dV<sub>in</sub> = 0.  
 ⊖ Current test conditions: no load = 0; full load = -2.5 mAdc ±5%.

SWITCHING CHARACTERISTICS (10% to 90% distribution)




# BIAS DRIVER

MECL MC350 series

## MC354

Bias driver that compensates for changes in circuit parameters with temperature.



### ELECTRICAL CHARACTERISTICS

Characteristic	V <sub>EE</sub> Pin No	I <sub>L</sub> Pin No	Ground Pin No	Symbol Pin No in ( )	Test Limits						Unit
					0°C		+25°C		+75°C		
					Min	Max	Min	Max	Min	Max	
Power Supply Drain Current	2	—	3	I <sub>E</sub> (2)	—	4.6	—	4.4	—	4.0	mAdc
Output Voltage	2	1⊕	3	V <sub>BB</sub>	-1.14	-1.27	-1.09	-1.22	-1.04	-1.18	Vdc

Pins not listed are left open.

⊕ Current test conditions: no load = 0; full load = -2.5 mAdc ±5%.

@ Test Temperature { 0°C  
+25°C  
+75°C

Test Conditions	V <sub>BB</sub>
V <sub>dc</sub> ± 1%	-5.20
	-5.20
	-5.20

### CIRCUIT DESCRIPTION

#### Circuit Operation:

The divider network R<sub>1</sub>, R<sub>2</sub>, D<sub>1</sub>, D<sub>2</sub> compensates for temperature variations of the base-emitter voltages of Q<sub>1</sub>, and of the driven gates, producing a bias voltage for the MECL logic circuits that maintains a constant set of dc operating conditions over the temperature range of 0 to +75°C. In addition, compensation for power supply variations is achieved, since the bias output voltage is derived from the system supply.

Either of the supply voltage nodes may be used as ground, however the ground potential of the bias driver must coincide with that of the logic system. Thus, if V<sub>CC</sub> is grounded in the logic system, then —

$$V_{CC} = 0; \quad V_{EE} = -5.2 \text{ V};$$

$$V_{BB} = -1.15 \text{ nominal output voltage at } 25^\circ\text{C}$$




# GATE EXPANDER

# MECL MC350 series

## MC355

A 5-input expander for use with the MC352A, MC356, MC357, and MC365. Each expander unit increases the fan-in of the basic gate by five.




### ELECTRICAL CHARACTERISTICS

Characteristic	Test Conditions						Ground Pin No	Symbol Pin No in ( )	Test Limits						Unit
	Vdc ± 1%								0°C		+25°C		+75°C		
	V <sub>EE</sub> Pin No	V <sub>BB</sub> Pin No	V <sub>CC</sub> Pin No	V <sub>CB</sub> Pin No	V <sub>BE</sub> Pin No	I <sub>E</sub> Pin No			Min	Max	Min	Max	Min	Max	
Base Leakage Current	4	6	—	—	—	—	5	I <sub>in</sub> (6)	—	0.5	—	0.5	—	2.0	μAdc
	4	7	—	—	—	—	5	I <sub>in</sub> (7)	—	—	—	—	—	—	—
	4	8	—	—	—	—	5	I <sub>in</sub> (8)	—	—	—	—	—	—	—
	4	9	—	—	—	—	5	I <sub>in</sub> (9)	—	—	—	—	—	—	—
	4	10	—	—	—	—	5	I <sub>in</sub> (10)	—	—	—	—	—	—	—
Collector Leakage Current	—	—	5	—	6,7,8,9,10	—	4	I <sub>cbx</sub> (5)	—	1.0	—	1.0	—	15.0	μAdc
Input Voltage	—	—	—	5	—	4	6	V <sub>in</sub> (4)	0.730	0.780	0.680	0.730	0.580	0.630	Vdc
	—	—	—	5	—	4	7	V <sub>in</sub> (4)	—	—	—	—	—	—	—
	—	—	—	5	—	4	8	V <sub>in</sub> (4)	—	—	—	—	—	—	—
	—	—	—	5	—	4	9	V <sub>in</sub> (4)	—	—	—	—	—	—	—
	—	—	—	5	—	4	10	V <sub>in</sub> (4)	—	—	—	—	—	—	—
Switching Times	Pulse In	Pulse Out	—	—	—	—	—	—	Typ	Max	Typ	Max	Typ	Max	—
Propagation Delay Time	8	⊙	—	—	—	—	—	t <sub>d1</sub>	4.5	9.5	4.5	9.5	5.5	13.0	ns
	8	⊙	—	—	—	—	—	t <sub>d2</sub>	4.0	9.0	4.0	9.0	4.5	12.0	—
Rise Time	8	⊙	—	—	—	—	—	t <sub>r</sub>	8.5	13.0	8.5	13.0	9.0	15.0	—
Fall Time	8	⊙	—	—	—	—	—	t <sub>f</sub>	3.5	10.5	3.5	10.5	4.0	11.5	—


Pins not listed are left open. ⊙ See Switching Time Test Circuit.

### SWITCHING TIME TEST CIRCUIT




**MC356 • MC357**


Expandable 3-input gates that provide the positive logic "NOR" function and its complement simultaneously. MC357 omits output pull-down resistors, permitting reduction of power dissipation.




**SWITCHING TIME TEST CIRCUIT**



**PROPAGATION DELAY**




**RISE AND FALL TIME**




Fan-in obtained with MC355 input expanders; all but driven input connected to -5.2 V.

MC356, MC357 (continued)



SWITCHING CHARACTERISTICS (10% to 90% distribution)



# MC356, MC357 (continued)

## ELECTRICAL CHARACTERISTICS



Characteristic	Test Conditions V <sub>cc</sub> ± 1%						dV <sub>in</sub> Pin No	L <sub>in</sub> Pin No	Ground Pin No	Symbol Pin No in ( )	Test Limits						Unit
	0°C		+25°C		+75°C						0°C		+25°C		+75°C		
	Min	Max	Min	Max	Min	Max					Min	Max	Min	Max	Min	Max	
Power Supply	MC396	—	—	—	2,6,7,8	1	—	—	3	I <sub>cc</sub> (2)	—	9.25	—	8.85	—	8.15	mAdc
Drain Current	MC357	—	—	—	2,6,7,8	1	—	—	3	I <sub>cc</sub> (2)	—	3.8	—	3.6	—	3.3	mAdc
Input Current	6	—	—	—	2,7,8	1	—	—	3	I <sub>in</sub> (6)	—	—	—	100	—	—	μAdc
	7	—	—	—	2,6,8	1	—	—	3	I <sub>in</sub> (7)	—	—	—	↓	—	—	↓
	8	—	—	—	2,6,7	1	—	—	3	I <sub>in</sub> (8)	—	—	—	↓	—	—	↓
"NOR" Logical "1" Output Voltage	—	—	—	6	2,7,8	1	—	—	3	V <sub>1</sub> (5)	-0.715	-0.850	-0.670	-0.795	-0.590	-0.725	Vdc
	—	—	—	7	2,6,8	1	—	—	3	V <sub>1</sub> (5)	↓	↓	↓	↓	↓	↓	↓
	—	—	—	8	2,6,7	1	—	—	3	V <sub>1</sub> (5)	↓	↓	↓	↓	↓	↓	↓
"NOR" Logical "0" Output Voltage	—	6	—	—	2,7,8	1	—	—	3	V <sub>2</sub> (5)	-1.510	-1.880	-1.465	-1.750	-1.395	-1.730	Vdc
	—	7	—	—	2,6,8	1	—	—	3	V <sub>2</sub> (5)	↓	↓	↓	↓	↓	↓	↓
	—	8	—	—	2,6,7	1	—	—	3	V <sub>2</sub> (5)	↓	↓	↓	↓	↓	↓	↓
"OR" Logical "1" Output Voltage	—	6	—	—	2,7,8	1	—	—	3	V <sub>3</sub> (4)	-0.715	-0.850	-0.670	-0.795	-0.590	-0.725	Vdc
	—	7	—	—	2,6,8	1	—	—	3	V <sub>3</sub> (4)	↓	↓	↓	↓	↓	↓	↓
	—	8	—	—	2,6,7	1	—	—	3	V <sub>3</sub> (4)	↓	↓	↓	↓	↓	↓	↓
"OR" Logical "0" Output Voltage	—	—	6	—	2,7,8	1	—	—	3	V <sub>4</sub> (4)	-1.510	-1.880	-1.465	-1.750	-1.395	-1.730	Vdc
	—	—	7	—	2,6,8	1	—	—	3	V <sub>4</sub> (4)	↓	↓	↓	↓	↓	↓	↓
	—	—	8	—	2,6,7	1	—	—	3	V <sub>4</sub> (4)	↓	↓	↓	↓	↓	↓	↓
"NOR" Output Voltage Change (No load to full load)	—	—	6	2,7,8	1	—	—	5⊕	3	ΔV <sub>1</sub> (5)	—	-0.055	—	-0.055	—	-0.065	Volts
"OR" Output Voltage Change (No load to full load)	—	6	—	2,7,8	1	—	—	4⊕	3	ΔV <sub>2</sub> (4)	—	-0.055	—	-0.055	—	-0.065	Volts
"NOR" Saturation Breakpoint Voltage	—	—	—	—	2,7,8	1	8⊕	—	3	V <sub>5</sub> (5)	—	-0.51	—	-0.55	—	-0.63	Vdc
	—	—	—	—	2,6,8	1	7⊕	—	3	V <sub>5</sub> (5)	—	↓	—	↓	—	↓	↓
	—	—	—	—	2,6,7	1	8⊕	—	3	V <sub>5</sub> (5)	—	↓	—	↓	—	↓	↓
Switching Times	Pulse In	Pulse Out									Typ	Max	Typ	Max	Typ	Max	ns
Propagation Delay Time	6	4	—	—	2,7,8	1	—	—	3	t <sub>pd</sub> (4)	8.5	11.5	8.5	11.5	10.0	15.0	↓
	6	5	—	—	2,7,8	1	—	—	3	t <sub>pd</sub> (5)	6.5	10.5	6.5	10.5	7.5	11.5	
	6	4	—	—	2,7,8	1	—	—	3	t <sub>pd</sub> (4)	6.0	11.0	6.0	11.0	7.5	12.0	
	6	5	—	—	2,7,8	1	—	—	3	t <sub>pd</sub> (5)	8.5	11.5	8.5	11.5	10.0	15.0	
Rise Time	6	4	—	—	2,7,8	1	—	—	3	t <sub>r</sub> (4)	7.0	11.5	7.0	11.5	9.0	13.0	↓
	6	5	—	—	2,7,8	1	—	—	3	t <sub>r</sub> (5)	9.0	12.5	9.5	12.5	11.5	15.5	
Fall Time	6	4	—	—	2,7,8	1	—	—	3	t <sub>f</sub> (4)	9.0	14.0	9.5	14.0	12.0	17.0	↓
	6	5	—	—	2,7,8	1	—	—	3	t <sub>f</sub> (5)	8.5	14.0	9.0	14.0	11.5	17.0	

Pins not listed are left open

⊕ Input voltage is adjusted to obtain dV "NOR" / dV<sub>in</sub> = 0.

⊙ Current test conditions: no load = 0; full load = -2.5mAdc ± 5%.


## SWITCHING CHARACTERISTICS (10% to 90% distribution)



— 0°C and +25°C  
- - - +75°C

MC358A

AC-coupled J-K flip-flop with dc Set and Reset inputs and buffered outputs for counter and shift register applications up to 15 MHz.



TRANSFER CHARACTERISTICS




FIGURE 1 — SWITCHING TIME TEST CIRCUIT AND WAVEFORMS




FIGURE 2 — INPUT WAVEFORM TO ESTABLISH MINIMUM TOGGLE FREQUENCY




FIGURE 3 — SENSITIVITY (NO TOGGLE)





FIGURE 4 — SENSITIVITY (TOGGLE)









DUAL 2-INPUT GATES

MC359 • MC360 • MC361


Dual 2-input gates that provide the positive logic "NOR" function. MC359 has two output pull-down resistors; MC360 has one of the output pull-down resistors optional; MC361 omits one output pull-down resistor and has the second optional.




SWITCHING TIME TEST CIRCUIT




PROPAGATION DELAY




RISE AND FALL TIME



TYPICAL INPUT CHARACTERISTICS



TYPICAL OUTPUT CHARACTERISTICS





# MC359, MC360, MC361 (continued)

## ELECTRICAL CHARACTERISTICS

Characteristic	V <sub>H</sub> Pin No	V <sub>I max</sub> Pin No	V <sub>L</sub> Pin No	Test Conditions V <sub>dc</sub> ±1%				dV <sub>in</sub> Pin No	I <sub>L</sub> Pin No	Ground Pin No	Symbol Pin No in ( )	Test Limits						Unit
				0°C		+25°C						+75°C						
				Min	Max	Min	Max					Min	Max					
Power Supply	MC360, MC360	—	—	—	2,7,8,9,10	1	—	—	3	I <sub>g</sub> (2)	—	13.55	—	13.0	—	12.0	mAdc	
Brain Current	MC361	—	—	—	2,7,8,9,10	1	—	—	3	I <sub>g</sub> (2)	—	10.5	—	10.1	—	9.2	mAdc	
Input Current	7	—	—	—	2,8,9,10	1	—	—	3	I <sub>in</sub> (7)	—	—	—	100	—	—	μAdc	
	8	—	—	—	2,7,9,10	1	—	—	3	I <sub>in</sub> (8)	—	—	—	—	—	—	↓	
	9	—	—	—	2,7,8,10	1	—	—	3	I <sub>in</sub> (9)	—	—	—	—	—	—	↓	
	10	—	—	—	2,7,8,9	1	—	—	3	I <sub>in</sub> (10)	—	—	—	—	—	—	↓	
"NOR" Logical "1" Output Voltage	—	—	7	—	2,8,9,10	1	—	—	3	V <sub>i</sub> (6)	-0.715	-0.850	-0.670	-0.795	-0.590	-0.725	Vdc	
	—	—	8	—	2,7,9,10	1	—	—	3	V <sub>i</sub> (6)	↓	↓	↓	↓	↓	↓	↓	
	—	—	9	—	2,7,8,10	1	—	—	3	V <sub>i</sub> (5)	↓	↓	↓	↓	↓	↓	↓	
	—	—	10	—	2,7,8,9	1	—	—	3	V <sub>i</sub> (5)	↓	↓	↓	↓	↓	↓	↓	
"NOR" Logical "0" Output Voltage	—	7	—	—	2,8,9,10	1	—	—	3	V <sub>e</sub> (6)	-1.510	-1.880	-1.465	-1.750	-1.395	-1.730	Vdc	
	—	8	—	—	2,7,9,10	1	—	—	3	V <sub>e</sub> (6)	↓	↓	↓	↓	↓	↓	↓	
	—	9	—	—	2,7,8,10	1	—	—	3	V <sub>e</sub> (5)	↓	↓	↓	↓	↓	↓	↓	
	—	10	—	—	2,7,8,9	1	—	—	3	V <sub>e</sub> (5)	↓	↓	↓	↓	↓	↓	↓	
"NOR" Output Voltage Change (No load to full load)	—	—	—	—	2,7,8,9,10	1	—	6⊙	3	ΔV <sub>i</sub> (6)	—	-0.055	—	-0.055	—	-0.065	Vdc	
	—	—	—	—	2,7,8,9,10	1	—	5⊙	3	ΔV <sub>e</sub> (5)	—	-0.055	—	-0.055	—	-0.065	Vdc	
"NOR" Saturation Breakpoint Voltage	—	—	—	—	2,8,9,10	1	7⊙	—	3	V <sub>s</sub> (6)	—	-0.51	—	-0.55	—	-0.63	Vdc	
	—	—	—	—	2,7,9,10	1	8⊙	—	3	V <sub>s</sub> (6)	—	↓	—	↓	—	↓	↓	
	—	—	—	—	2,7,8,10	1	9⊙	—	3	V <sub>s</sub> (5)	—	↓	—	↓	—	↓	↓	
	—	—	—	—	2,7,8,9	1	10⊙	—	3	V <sub>s</sub> (5)	—	↓	—	↓	—	↓	↓	
Switching Times	Pulse In	Pulse Out									Typ	Max	Typ	Max	Typ	Max	ns	
	Propagation Delay Time																	
	7	6	—	—	2,8,9,10	1	—	—	3	t <sub>en</sub> (6)	6.5	11.0	6.5	11.0	8.0	14.5	↓	
	10	5	—	—	2,7,8,9	1	—	—	3	t <sub>en</sub> (5)	6.5	11.0	6.5	11.0	8.0	14.5		
	7	6	—	—	2,8,9,10	1	—	—	3	t <sub>er</sub> (6)	8.5	13.5	8.5	13.5	10.0	16.0		
	10	5	—	—	2,7,8,9	1	—	—	3	t <sub>er</sub> (5)	8.5	13.5	8.5	13.5	10.0	16.0		
	Rise Time																	
	7	6	—	—	2,8,9,10	1	—	—	3	t <sub>r</sub> (6)	8.5	12.5	9.0	12.5	11.0	15.5	↓	
	10	5	—	—	2,7,8,9	1	—	—	3	t <sub>r</sub> (5)	8.5	12.5	9.0	12.5	11.0	15.5		
	Fall Time																	
	7	6	—	—	2,8,9,10	1	—	—	3	t <sub>f</sub> (6)	9.0	14.0	9.5	14.0	11.5	17.0		
	10	5	—	—	2,7,8,9	1	—	—	3	t <sub>f</sub> (5)	9.0	14.0	9.5	14.0	11.5	17.0		

Pins not listed are left open. For MC360, connect pin 4 to pin 5 for all tests. ⊙ Input voltage is adjusted to obtain dV "NOR" / dV<sub>in</sub> = 0.  
 ⊙ Current test conditions: no load = 0; full load = -2.5 mAdc ±5%.

## SWITCHING CHARACTERISTICS (10% to 90% distribution)



— 0°C and +25°C  
 - - - +75°C




# DUAL 3-INPUT GATE


# MECL MC350 series

## MC362A


Dual 3-input gate that provides the positive logic "NOR" function, and features an internal bias driver as MC362.




### SWITCHING TIME TEST CIRCUIT




### PROPAGATION DELAY




### RISE AND FALL TIME



### TYPICAL INPUT CHARACTERISTICS



### TYPICAL OUTPUT CHARACTERISTICS



MC362A (continued)


ELECTRICAL CHARACTERISTICS

Characteristic	Test Conditions				dV <sub>in</sub> Pin No	I <sub>L</sub> Pin No	Ground Pin No	Symbol Pin No in ( )	Test Limits						Unit			
	V <sub>dc</sub> ± 1%								0°C		+25°C		+75°C					
	V <sub>I1</sub> Pin No	V <sub>I1max</sub> Pin No	V <sub>I</sub> Pin No	V <sub>EE</sub> Pin No					Min	Max	Min	Max	Min	Max				
Power Supply Drain Current	—	—	—	1,2,6,7,8,9,10	—	—	3	I <sub>cc</sub> (2)	—	17.7	—	17.0	—	16.4	mAdc			
Input Current	1	—	—	2,6,7,8,9,10	—	—	3	I <sub>in</sub> (1)	—	—	—	100	—	—	μAdc			
	6	—	—	1,2,7,8,9,10	—	—	3	I <sub>in</sub> (6)	—	—	—	—	—	↓				
	7	—	—	1,2,6,8,9,10	—	—	3	I <sub>in</sub> (7)	—	—	—	—	↓					
	8	—	—	1,2,6,7,9,10	—	—	3	I <sub>in</sub> (8)	—	—	—	—				↓		
	9	—	—	1,2,6,7,8,10	—	—	3	I <sub>in</sub> (9)	—	—	—	—					↓	
	10	—	—	1,2,6,7,8,9	—	—	3	I <sub>in</sub> (10)	—	—	—	—						↓
"NOR" Logical "1" Output Voltage	—	—	6	1,2,7,8,9,10	—	—	3	V <sub>I</sub> (5)	—0.715	—0.850	—0.670	—0.795	—0.590	—0.725	Vdc			
	—	—	7	1,2,6,8,9,10	—	—	3	V <sub>I</sub> (5)	↓	↓	↓	↓	↓	↓				
	—	—	8	1,2,6,7,9,10	—	—	3	V <sub>I</sub> (5)	↓	↓	↓	↓	↓			↓		
	—	—	1	2,6,7,8,9,10	—	—	3	V <sub>I</sub> (4)	↓	↓	↓	↓	↓				↓	
	—	—	9	1,2,6,7,8,10	—	—	3	V <sub>I</sub> (4)	↓	↓	↓	↓	↓					↓
	—	—	10	1,2,6,7,8,9	—	—	3	V <sub>I</sub> (4)	↓	↓	↓	↓	↓					
"NOR" Logical "0" Output Voltage	—	6	—	1,2,7,8,9,10	—	—	3	V <sub>O</sub> (5)	—1.510	—1.880	—1.465	—1.750	—1.395	—1.730	Vdc			
	—	7	—	1,2,6,8,9,10	—	—	3	V <sub>O</sub> (5)	↓	↓	↓	↓	↓	↓				
	—	8	—	1,2,6,7,9,10	—	—	3	V <sub>O</sub> (5)	↓	↓	↓	↓	↓			↓		
	—	1	—	2,6,7,8,9,10	—	—	3	V <sub>O</sub> (4)	↓	↓	↓	↓	↓				↓	
	—	9	—	1,2,6,7,8,10	—	—	3	V <sub>O</sub> (4)	↓	↓	↓	↓	↓					↓
	—	10	—	1,2,6,7,8,9	—	—	3	V <sub>O</sub> (4)	↓	↓	↓	↓	↓					
"NOR" Output Voltage Change	—	—	6	1,2,7,8,9,10	—	5⊕	3	ΔV <sub>I</sub> (5)	—	—0.055	—	—0.055	—	—0.065	Volts			
	—	—	1	2,6,7,8,9,10	—	4⊕	3	ΔV <sub>I</sub> (4)	—	—0.055	—	—0.055	—	—0.065				
"NOR" Saturation Breakpoint Voltage	—	—	—	1,2,7,8,9,10	—	6⊕	3	V <sub>S</sub> (5)	—	—0.51	—	—0.55	—	—0.63	Vdc			
	—	—	—	1,2,6,8,9,10	—	7⊕	3	V <sub>S</sub> (5)	—	—	—	—	—	↓				
	—	—	—	1,2,6,7,9,10	—	8⊕	3	V <sub>S</sub> (5)	—	—	—	—	—			↓		
	—	—	—	2,6,7,8,9,10	—	1⊕	3	V <sub>S</sub> (4)	—	—	—	—	—				↓	
	—	—	—	1,2,6,7,8,10	—	9⊕	3	V <sub>S</sub> (4)	—	—	—	—	—					↓
	—	—	—	1,2,6,7,8,9	—	10⊕	3	V <sub>S</sub> (4)	—	—	—	—	—					
Switching Times	Pulse In	Pulse Out							Typ	Max	Typ	Max	Typ	Max	ns			
	Propagation Delay Time							t <sub>pd</sub> (5)	6.5	10.5	6.5	10.5	7.5	11.5				
		1	4	—	2,6,7,8,9,10	—	—	3	t <sub>pd</sub> (4)	6.5	10.5	6.5	10.5	7.5	11.5			
		6	5	—	1,2,7,8,9,10	—	—	3	t <sub>pd</sub> (5)	8.5	11.5	8.5	11.5	10.0	15.0			
		1	4	—	2,6,7,8,9,10	—	—	3	t <sub>pd</sub> (4)	8.5	11.5	8.5	11.5	10.0	15.0			
Rise Time		6	5	—	1,2,7,8,9,10	—	—	3	t <sub>r</sub> (5)	9.0	12.5	9.5	12.5	11.5	15.5			
		1	4	—	2,6,7,8,9,10	—	—	3	t <sub>r</sub> (4)	9.0	12.5	9.5	12.5	11.5	15.5			
Fall Time		6	5	—	1,2,7,8,9,10	—	—	3	t <sub>f</sub> (5)	8.5	14.0	9.0	14.0	11.5	17.0			
		1	4	—	2,6,7,8,9,10	—	—	3	t <sub>f</sub> (4)	8.5	14.0	9.0	14.0	11.5	17.0			

Pins not listed are left open.

⊕ Input voltage is adjusted to obtain dV "NOR" / dV<sub>in</sub> = 0. ⊕ Current test conditions: no load = 0; full load = -2.5 mAdc ± 5%.

SWITCHING CHARACTERISTICS (10% to 90% distribution)




# QUAD 2-INPUT GATE


MECL MC350 series

## MC363F


Quad 2-input gate that provides the positive logic "NOR" function, and features an internal bias driver.




### SWITCHING TIME TEST CIRCUIT




### PROPAGATION DELAY




### RISE AND FALL TIME



### TYPICAL OUTPUT CHARACTERISTICS



### TYPICAL INPUT CHARACTERISTICS





MC363F (continued)

ELECTRICAL CHARACTERISTICS

Characteristic	Test Conditions V <sub>dc</sub> ± 1%				dV <sub>in</sub> Pin No	I <sub>L</sub> Pin No	Ground Pin No	Symbol Pin No in ( )	Test Limits						Unit							
	@ Test Temperature		V <sub>dc</sub> ± 1%						0°C		+25°C		+75°C									
	0°C	+25°C	+75°C	Min					Max	Min	Max	Min	Max									
Power Supply Drain Current	—	—	—	1,3,6,7,9,10,11,12,14	—	—	4	I <sub>cc</sub> (3)	—	31.0	—	30.0	—	29.0	mAdc							
Input Current	1	—	—	3,6,7,9,10,11,12,14	—	—	4	I <sub>in</sub> (1)	—	—	—	100	—	—	μAdc							
	6	—	—	1,3,7,9,10,11,12,14	—	—	4	I <sub>in</sub> (6)	—	—	—	—	—	—								
	7	—	—	1,3,6,9,10,11,12,14	—	—	4	I <sub>in</sub> (7)	—	—	—	—	—	—								
	9	—	—	1,3,6,7,9,10,11,12,14	—	—	4	I <sub>in</sub> (9)	—	—	—	—	—	—								
	10	—	—	1,3,6,7,9,11,12,14	—	—	4	I <sub>in</sub> (10)	—	—	—	—	—	—								
	11	—	—	1,3,6,7,9,10,12,14	—	—	4	I <sub>in</sub> (11)	—	—	—	—	—	—								
	12	—	—	1,3,6,7,9,10,11,14	—	—	4	I <sub>in</sub> (12)	—	—	—	—	—	—								
"NOR" Logical "1" Output Voltage	—	—	1	3,6,7,9,10,11,12,14	—	—	4	V <sub>o</sub> (2)	—	—	—	—	—	—	V <sub>dc</sub>							
	—	—	6	1,3,7,9,10,11,12,14	—	—	4	V <sub>o</sub> (5)	—	—	—	—	—	—								
	—	—	7	1,3,6,9,10,11,12,14	—	—	4	V <sub>o</sub> (5)	—	—	—	—	—	—								
	—	—	9	1,3,6,7,10,11,12,14	—	—	4	V <sub>o</sub> (8)	—	—	—	—	—	—								
	—	—	10	1,3,6,7,9,11,12,14	—	—	4	V <sub>o</sub> (8)	—	—	—	—	—	—								
	—	—	11	1,3,6,7,9,10,12,14	—	—	4	V <sub>o</sub> (8)	—	—	—	—	—	—								
	—	—	12	1,3,6,7,9,10,11,14	—	—	4	V <sub>o</sub> (13)	—	—	—	—	—	—								
"NOR" Logical "0" Output Voltage	—	—	1	3,6,7,9,10,11,12,14	—	—	4	V <sub>o</sub> (2)	—	—	—	—	—	—	V <sub>dc</sub>							
	—	—	6	1,3,7,9,10,11,12,14	—	—	4	V <sub>o</sub> (5)	—	—	—	—	—	—								
	—	—	7	1,3,6,9,10,11,12,14	—	—	4	V <sub>o</sub> (5)	—	—	—	—	—	—								
	—	—	9	1,3,6,7,10,11,12,14	—	—	4	V <sub>o</sub> (8)	—	—	—	—	—	—								
	—	—	10	1,3,6,7,9,11,12,14	—	—	4	V <sub>o</sub> (8)	—	—	—	—	—	—								
	—	—	11	1,3,6,7,9,10,12,14	—	—	4	V <sub>o</sub> (8)	—	—	—	—	—	—								
	—	—	12	1,3,6,7,9,10,11,14	—	—	4	V <sub>o</sub> (13)	—	—	—	—	—	—								
"NOR" Output Voltage Change (No load to full load)	—	—	—	1,3,6,7,9,10,11,12,14	—	2Ⓞ	4	ΔV <sub>o</sub> (2)	—	—	—	—	—	—	Volts							
	—	—	—	1,3,6,7,9,10,11,12,14	—	5Ⓞ	4	ΔV <sub>o</sub> (5)	—	—	—	—	—	—								
	—	—	—	1,3,6,7,9,10,11,12,14	—	8Ⓞ	4	ΔV <sub>o</sub> (8)	—	—	—	—	—	—								
	—	—	—	1,3,6,7,9,10,11,12,14	—	13Ⓞ	4	ΔV <sub>o</sub> (13)	—	—	—	—	—	—								
"NOR" Saturation Breakpoint Voltage	—	—	—	3,6,7,9,10,11,12,14	1Ⓞ	—	4	V <sub>o</sub> (2)	—	—	—	—	—	—	V <sub>dc</sub>							
	—	—	—	1,3,6,9,10,11,12,14	7Ⓞ	—	4	V <sub>o</sub> (5)	—	—	—	—	—	—								
	—	—	—	1,3,6,7,9,11,12,14	10Ⓞ	—	4	V <sub>o</sub> (8)	—	—	—	—	—	—								
	—	—	—	1,3,6,7,9,10,11,14	12Ⓞ	—	4	V <sub>o</sub> (13)	—	—	—	—	—	—								
Switching Time	Pulse In	Pulse Out	—	3,6,7,9,10,11,12,14	—	—	4	t <sub>pd</sub> (2)	Typ	Max	Typ	Max	Typ	Max	ns							
									6.5	11.0	6.5	11.0	8.0	14.5								
	1	2							—	1,3,7,9,10,11,12,14	—	—	—	4		t <sub>pd</sub> (5)	—	—	—	—		
	9	8							—	1,3,6,7,10,11,12,14	—	—	—	4		t <sub>pd</sub> (8)	—	—	—	—		
	11	13							—	1,3,6,7,9,10,12,14	—	—	—	4		t <sub>pd</sub> (13)	—	—	—	—		
	1	2							—	3,6,7,9,10,11,12,14	—	—	—	4		t <sub>pd</sub> (2)	8.5	13.5	8.5	13.5	10.0	16.0
	6	5							—	1,3,7,9,10,11,12,14	—	—	—	4		t <sub>pd</sub> (5)	—	—	—	—	—	
9	8	—	1,3,6,7,10,11,12,14	—	—	—	4	t <sub>pd</sub> (8)	—	—	—	—	—									
11	13	—	1,3,6,7,9,10,12,14	—	—	—	4	t <sub>pd</sub> (13)	—	—	—	—	—									
Rise Time	1	2	—	3,6,7,9,10,11,12,14	—	—	4	t <sub>r</sub> (2)	8.5	12.5	9.0	12.5	11.0	15.5								
	6	5	—	1,3,7,9,10,11,12,14	—	—	4	t <sub>r</sub> (5)	—	—	—	—	—	—								
	9	8	—	1,3,6,7,10,11,12,14	—	—	4	t <sub>r</sub> (8)	—	—	—	—	—	—								
	11	13	—	1,3,6,7,9,10,12,14	—	—	4	t <sub>r</sub> (13)	—	—	—	—	—	—								
Fall Time	1	2	—	3,6,7,9,10,11,12,14	—	—	4	t <sub>f</sub> (2)	9.0	14.0	9.5	14.0	11.5	17.0								
	6	5	—	1,3,7,9,10,11,12,14	—	—	4	t <sub>f</sub> (5)	—	—	—	—	—	—								
	9	8	—	1,3,6,7,10,11,12,14	—	—	4	t <sub>f</sub> (8)	—	—	—	—	—	—								
	11	13	—	1,3,6,7,9,10,12,14	—	—	4	t <sub>f</sub> (13)	—	—	—	—	—	—								

Pins not listed are left open. Ⓞ Input voltage is adjusted to obtain dV "NOR" / dV<sub>in</sub> = 0. Ⓞ Current test conditions: no load = 0; full load = -2.5mAdc ± 5%.

SWITCHING CHARACTERISTICS (10% to 90% distribution)




"NOR"

— 0°C and +25°C  
- - - +75°C

MC364

High-speed ac-coupled J-K flip-flop with dc Set and Reset input for counter and shift register applications up to 30 MHz operation.



TRANSFER CHARACTERISTICS




FIGURE 1 — SWITCHING TIME TEST CIRCUIT AND WAVEFORMS




FIGURE 2 — INPUT WAVEFORM TO ESTABLISH MINIMUM TOGGLE FREQUENCY




FIGURE 3 — SENSITIVITY (NO TOGGLE)





FIGURE 4 — SENSITIVITY (TOGGLE)




ELECTRICAL CHARACTERISTICS

Characteristic	Test Conditions V <sub>dc</sub> ± 1%				dV <sub>in</sub> Pin No	I <sub>L</sub> Pin No	Ground Pin No	Symbol Pin No in ( )	Test Limits						Unit		
	0°C		+25°C						+75°C		0°C		+25°C			+75°C	
	Min	Max	Min	Max					Min	Max	Min	Max	Min	Max		Min	Max
Power Supply Drain Current	—	7,10	—	1,2,6,8,9	—	—	3	I <sub>e</sub> (2)	—	30.0	—	28.5	—	28.0	mAdc		
Input Current	7	—	—	1,2,6,8,9,10	—	—	3	I <sub>is</sub> (7)	—	—	—	100	—	—	μAdc		
	8	—	—	1,2,6,7,9,10	—	—	3	I <sub>is</sub> (8)	—	—	—	—	—	↓			
	9	—	—	1,2,6,7,8,10	—	—	3	I <sub>is</sub> (9)	—	—	—	—	—				
	10	—	—	1,2,6,7,8,9	—	—	3	I <sub>is</sub> (10)	—	—	—	—	—				
"Q" Logical "1" Output Voltage	—	—	6⊕	1,2,7,8,9,10	—	—	3	V <sub>o</sub> (5)	-0.715	-0.850	-0.670	-0.795	-0.590	-0.725	Vdc		
"Q" Logical "0" Output Voltage	—	—	1⊕	2,6,7,8,9,10	—	—	3	V <sub>z</sub> (5)	-1.510	-1.880	-1.465	-1.750	-1.395	-1.730	Vdc		
"Q̄" Logical "1" Output Voltage	—	—	1⊕	2,6,7,8,9,10	—	—	3	V <sub>i</sub> (4)	-0.715	-0.850	-0.670	-0.795	-0.590	-0.725	Vdc		
"Q̄" Logical "0" Output Voltage	—	—	6⊕	1,2,7,8,9,10	—	—	3	V <sub>z</sub> (4)	-1.510	-1.880	-1.465	-1.750	-1.395	-1.730	Vdc		
"Q" Output Voltage Change	—	6	—	1,2,7,8,9,10	—	5⊕	3	ΔV <sub>i</sub> (5)	—	-0.065	—	-0.065	—	-0.075	Volts		
"Q̄" Output Voltage Change	—	1	—	2,6,7,8,9,10	—	4⊕	3	ΔV <sub>i</sub> (4)	—	-0.065	—	-0.065	—	-0.075	Volts		
"Q" Saturation Breakpoint Voltage	—	—	—	1,2,7,8,9,10	6⊕	—	3	V <sub>s</sub> (5)	—	-0.61	—	-0.65	—	-0.73	Vdc		
"Q̄" Saturation Breakpoint Voltage	—	—	—	2,6,7,8,9,10	1⊕	—	3	V <sub>s</sub> (4)	—	-0.61	—	-0.65	—	-0.73	Vdc		
"Q" or "Q̄" Latch Voltage	—	—	—	2,7,8,9,10	1,6⊕	—	3	V <sub>h</sub> (1,6)	-1.11	-1.25	-1.09	-1.21	-1.02	-1.14	Vdc		
Toggle Frequency (See Figures 1 and 2)	Pulse In	Pulse Out	—	1,2,6,9	—	—	3	f <sub>req</sub>	—	—	30	—	—	—	MHz		
	7,10	5	—	1,2,6,9	—	—	3										
Sensitivity (No Toggle)	7,10	4	—	1,2,6,8,9	—	—	3								See Figure 3		
	8,9	5	—	1,2,6,7,10	—	—	3										
Sensitivity (Toggle)	7,10	4,5	—	1,2,6,8,9	—	—	3								See Figure 4		
Switching Times	Propagation Delay Time		7,10	4,5	—	1,2,6,8,9	—	3	t <sub>pd</sub> (4,5)	11.0	18.0	12.0	18.0	14.0	24.0	ns	
			7,10	4,5	—	1,2,6,8,9	—	3	t <sub>er</sub> (4,5)	12.0	18.0	13.0	18.0	15.0	24.0		
	Rise Time		7,10	4,5	—	1,2,6,8,9	—	3	t <sub>r</sub> (4,5)	11.5	20.0	12.5	21.0	15.0	26.0		
	Fall Time		7,10	4,5	—	1,2,6,8,9	—	3	t <sub>f</sub> (4,5)	11.5	18.0	12.5	21.0	15.0	26.0		

Pins not listed are left open. ⊕ Input voltage is adjusted to obtain dV<sub>out</sub>/dV<sub>in</sub> = 0. ⊕ Current test conditions: no load = 0; full load = -2.5 mAdc ± 5%.  
 ⊕ Apply momentary V<sub>i,max</sub> to set output, then V<sub>i</sub> for measurement. ⊕ Input voltage is adjusted to obtain dV<sub>i</sub>/dV<sub>in</sub> = ∞.

SWITCHING CHARACTERISTICS (10% to 90% distribution)




# LINE DRIVER


# MECL MC350 series

## MC365

Line driver for driving lines of 50 ohms or greater while providing the positive logic "NOR" function and its complement simultaneously.



### SWITCHING TIMES TEST CIRCUIT AND WAVEFORMS



### ELECTRICAL CHARACTERISTICS

Characteristic	Test Conditions					I <sub>o</sub> (1)	Ground Pin No	Symbol Pin No in ( )	Test Limits						Unit
	V <sub>dc</sub> ± 1%								0°C		+25°C		+75°C		
	V <sub>H</sub> Pin No	V <sub>I max</sub> Pin No	V <sub>L</sub> Pin No	V <sub>EE</sub> Pin No	V <sub>BB</sub> Pin No				Min	Max	Min	Max	Min	Max	
Power Supply Drain Current	—	—	—	2.6, 7.8	1	4.5	3	I <sub>e</sub> (2)	—	68	—	65	—	63	mAdc
Input Current	6	—	—	2.7, 8	1	—	3	I <sub>ia</sub> (6)	—	—	—	100	—	—	μAdc
	7	—	—	2.6, 8	1	—	3	I <sub>ia</sub> (7)	—	—	—	—	—	—	↓
	8	—	—	2.6, 7	1	—	3	I <sub>ia</sub> (8)	—	—	—	—	—	—	↓
"NOR" Logical "1" Output Voltage	—	—	6	2.7, 8	1	4.5	3	V <sub>o</sub> (6)	-0.695	-0.850	-0.650	-0.795	-0.570	-0.725	Vdc
	—	—	7	2.6, 8	1	4.5	3	V <sub>o</sub> (7)	—	—	—	—	—	—	↓
	—	—	8	2.6, 7	1	4.5	3	V <sub>o</sub> (8)	—	—	—	—	—	—	↓
"NOR" Logical "0" Output Voltage	—	6	—	2.7, 8	1	4.5	3	V <sub>a</sub> (6)	-1.495	-1.880	-1.450	-1.750	-1.395	-1.730	Vdc
	—	7	—	2.6, 8	1	4.5	3	V <sub>a</sub> (7)	—	—	—	—	—	—	↓
	—	8	—	2.6, 7	1	4.5	3	V <sub>a</sub> (8)	—	—	—	—	—	—	↓
"OR" Logical "1" Output Voltage	—	6	—	2.7, 8	1	4.5	3	V <sub>o</sub> (6)	-0.695	-0.850	-0.650	-0.795	-0.570	-0.725	Vdc
	—	7	—	2.6, 8	1	4.5	3	V <sub>o</sub> (7)	—	—	—	—	—	—	↓
	—	8	—	2.6, 7	1	4.5	3	V <sub>o</sub> (8)	—	—	—	—	—	—	↓
"OR" Logical "0" Output Voltage	—	6	—	2.7, 8	1	4.5	3	V <sub>a</sub> (6)	-1.495	-1.880	-1.450	-1.750	-1.395	-1.730	Vdc
	—	7	—	2.6, 8	1	4.5	3	V <sub>a</sub> (7)	—	—	—	—	—	—	↓
	—	8	—	2.6, 7	1	4.5	3	V <sub>a</sub> (8)	—	—	—	—	—	—	↓
Switching Times	Pulse In	Pulse Out	—	2.7, 8	1	—	3	t <sub>pd</sub> (5)	Typ	Max	Typ	Max	Typ	Max	ns
Propagation Delay Time	6	5	—	2.7, 8	1	—	3	t <sub>pd</sub> (4)	12.0	20.0	12.0	20.0	13.5	25.0	
	6	4	—	2.7, 8	1	—	3	t <sub>pd</sub> (5)	16.0	25.0	16.0	25.0	18.5	30.0	
	6	5	—	2.7, 8	1	—	3	t <sub>dr</sub> (5)	14.0	25.0	14.0	25.0	16.0	30.0	
	6	4	—	2.7, 8	1	—	3	t <sub>dr</sub> (4)	10.0	20.0	10.0	20.0	11.0	23.0	
Rise Time	6	5	—	2.7, 8	1	—	3	t <sub>r</sub> (5)	16.5	25.0	16.0	25.0	19.0	30.0	
	6	4	—	2.7, 8	1	—	3	t <sub>r</sub> (4)	13.0	20.0	13.0	20.0	15.5	25.0	
Fall Time	6	5	—	2.7, 8	1	—	3	t <sub>f</sub> (5)	20.5	35.0	20.5	35.0	26.0	47.0	
	6	4	—	2.7, 8	1	—	3	t <sub>f</sub> (4)	20.0	35.0	20.0	35.0	23.0	47.0	


Pins not listed are left open. (1) Output is loaded with a 50-ohm resistor.

# LAMP DRIVER

MECL MC 350 series

## MC366

Lamp driver that provides "OR" or "NOR" logic depending on the bias arrangement used and is capable of driving 6V lamps.



### ELECTRICAL CHARACTERISTICS

Characteristic	Test Conditions								Ground Pin No	Symbol Pin No in ( )	Test Limits						Unit
	Vdc ± 1%							mAdc			0°C		+25°C		+75°C		
	V <sub>H</sub> Pin No	V <sub>I max</sub> Pin No	V <sub>L</sub> Pin No	V <sub>EE</sub> Pin No	V <sub>as</sub> Pin No	V <sub>CC</sub> Pin No	I <sub>L</sub> Pin No				Min	Max	Min	Max	Min	Max	
Power Supply Drain Current	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	mAdc
	—	4,5,6	—	2,7	8	10	—	3	I <sub>c</sub> (10)	—	22.5	—	21.5	—	20.7	—	mAdc
	—	4,5,6	—	2,7	8	10	—	3	I <sub>g</sub> (2)	—	8.4	—	8.0	—	7.7	—	mAdc
Input Current	4	—	—	2,5,6,7	8	10	—	3	I <sub>is</sub> (4)	—	—	—	200	—	—	—	μAdc
	5	—	—	2,4,6,7	8	10	—	3	I <sub>is</sub> (5)	—	—	—	—	—	—	—	μAdc
	6	—	—	2,4,5,7	8	10	—	3	I <sub>is</sub> (6)	—	—	—	—	—	—	—	μAdc
	7	—	—	2,4,5,6	8	10	—	3	I <sub>is</sub> (7)	—	—	—	—	—	—	—	μAdc
	8	—	—	2,4,5,7	6	10	—	3	I <sub>is</sub> (8)	—	—	—	—	—	—	—	μAdc
Output Voltage, Low	—	—	6	2,4,5,7	8	10	9	3	V <sub>OL</sub> (9)	—	0.9	—	1.0	—	1.25	—	Vdc
	—	—	6	2,4,5,8	7	10	9	3	V <sub>OL</sub> (9)	—	0.9	—	1.0	—	1.25	—	Vdc
Output Voltage, High	—	4	—	2,5,6,7	8	10,9Ⓞ	—	3	V <sub>OH</sub> (4)	—	—	—	5.8	—	5.8	—	Vdc
	—	5	—	2,4,6,7	8	10,9Ⓞ	—	3	V <sub>OH</sub> (5)	—	—	—	—	—	—	—	Vdc
	—	6	—	2,4,5,7	8	10,9Ⓞ	—	3	V <sub>OH</sub> (6)	—	—	—	—	—	—	—	Vdc
	—	6	—	2,4,5,8	7	10,9Ⓞ	—	3	V <sub>OH</sub> (6)	—	—	—	—	—	—	—	Vdc

Pins not listed are left open. Ⓞ Pin 9 is connected to Vcc through a 10 k-ohm resistor.





# MECL-TO-SATURATED TRANSLATOR

MECL MC350 series

## MC367

Level translator intended for converting non-saturated MECL signal levels to saturated logic levels; provides "OR" or "NOR" logic depending on the bias arrangement used.



### ELECTRICAL CHARACTERISTICS


Characteristic	Test Conditions								Ground Pin No	Symbol Pin No in ( )	Test Limits						Unit
	V <sub>dc</sub> ± 1%										mAdc						
	V <sub>H</sub> Pin No	V <sub>I</sub> max Pin No	V <sub>L</sub> Pin No	V <sub>EE</sub> Pin No	V <sub>BB</sub> Pin No	V <sub>CC</sub> Pin No	I <sub>L</sub> Pin No	0°C			+25°C		+75°C				
	—	-0.850	-1.350	-5.20	-1.18	+6.0	10	10									
	—	-0.670	-0.795	-1.350	-5.20	-1.15	+6.0	10									
	—	-0.725	-1.350	-5.20	-1.08	+6.0	10										
Power Supply Drain Current	6	—	—	2,4,5,7	8	10	—	3	I <sub>c</sub> (10)	—	7.3	—	7.0	—	6.8	mAdc	
	—	—	—	2,4,5,6,7	8	10	—	3	I <sub>c</sub> (2)	—	7.3	—	7.0	—	6.8	mAdc	
Input Current	4	—	—	2,5,6,7	8	10	—	3	I <sub>in</sub> (4)	—	—	—	200	—	—	μAdc	
	5	—	—	2,4,6,7	8	10	—	3	I <sub>in</sub> (5)	—	—	—	—	—	—	μAdc	
	6	—	—	2,4,5,7	8	10	—	3	I <sub>in</sub> (6)	—	—	—	—	—	—	μAdc	
	7	—	—	2,4,5,8	6	10	—	3	I <sub>in</sub> (7)	—	—	—	—	—	—	μAdc	
	8	—	—	2,4,5,7	6	10	—	3	I <sub>in</sub> (8)	—	—	—	—	—	—	μAdc	
Output Voltage, High	—	—	—	2,4,5,6,7	8	10	—	3	V <sub>OH</sub> (9)	—	—	5.8	—	—	—	Vdc	
	—	—	—	2,4,5,6,8	7	10	—	3	V <sub>OH</sub> (9)	—	—	5.8	—	—	—	Vdc	
Output Voltage, Low	—	4	—	2,5,6,7	8	10	9	3	V <sub>OL</sub> (9)	—	0.45	—	0.45	—	0.50	Vdc	
	—	5	—	2,4,6,7	8	10	9	3	V <sub>OL</sub> (9)	—	—	—	—	—	—	Vdc	
	—	6	—	2,4,5,7	8	10	9	3	V <sub>OL</sub> (9)	—	—	—	—	—	—	Vdc	
	—	6	—	2,4,5,8	7	10	9	3	V <sub>OL</sub> (9)	—	—	—	—	—	—	Vdc	
Switching Times	Pulse In	Pulse Out								Typ	Max	Typ	Max	Typ	Max		
Turn-On Time	6	9	—	2,4,5,7	8	10	—	3	t <sub>on</sub> (9)	27.5	40.0	27.5	40.0	29.5	43.0	ns	
	8	9	—	2,4,5,7	6	10	—	3	t <sub>on</sub> (9)	27.5	40.0	27.5	40.0	29.5	43.0	ns	
Turn-Off Time	6	9	—	2,4,5,7	8	10	—	3	t <sub>off</sub> (9)	25.0	40.0	26.0	40.0	27.0	43.0	ns	
	8	9	—	2,4,5,7	6	10	—	3	t <sub>off</sub> (9)	25.0	40.0	26.0	40.0	27.0	43.0	ns	

**SATURATED LOGIC-TO-MECL  
TRANSLATOR**


**MECL MC350 series**

**MC368**

Level translator intended for converting saturated logic levels to non-saturated MECL signal levels.



**SWITCHING CHARACTERISTICS AND WAVEFORMS**



**ELECTRICAL CHARACTERISTICS**

Characteristic	Test Conditions Vdc ± 1%				Ground Pin No	Symbol Pin No in ( )	Test Limits						Unit
	@ Test Temperature		Vdc ± 1%				0°C		+25°C		+75°C		
	0°C	+25°C	+25°C	+75°C			Min	Max	Min	Max	Min	Max	
Power Supply Drain Current	—	—	2	7	3	Ic (7) Ie (2)	—	4.2 21.9	—	4.0 21.0	—	3.9 20.2	mAdc
Input Load Current	—	—	2	7	3,5 3,6 3,9	Ii (5) Ii (6) Ii (9) Ii (10)	—	—	—	8.5	—	—	mAdc
Input Reverse Current	—	—	2	5,7 6,7 7,9 7,10	3,6 3,5 3,10 3,9	Ii (5) Ii (6) Ii (9) Ii (10)	—	—	—	0.5	—	2.0	μAdc
"OR" Logical "1" Output Voltage	—	5 6 9 10	2 2 2 2	2 7 7 7	3 3 3 3	V <sub>o</sub> (4) V <sub>o</sub> (4) V <sub>o</sub> (1) V <sub>o</sub> (1)	-0.715 ↓	-0.850 ↓	-0.670 ↓	-0.795 ↓	-0.570 ↓	-0.725 ↓	Vdc
"OR" Logical "0" Output Voltage	5 6 9 10	— — — —	2 2 2 2	7 7 7 7	3 3 3 3	V <sub>o</sub> (4) V <sub>o</sub> (4) V <sub>o</sub> (1) V <sub>o</sub> (1)	-1.510 ↓	-1.880 ↓	-1.450 ↓	-1.750 ↓	-1.395 ↓	-1.730 ↓	Vdc
Bias Voltage Output	—	—	2	7	3	V <sub>BB</sub> (8)	-1.14	-1.27	-1.09	-1.22	-1.04	-1.18	Vdc
Switching Times	Pulse In	Pulse Out					Typ	Max	Typ	Max	Typ	Max	
Propagation Delay Time	5	4	2	7	3	t <sub>er</sub> (4)	14.5	24.0	15.0	24.0	19.0	28.0	ns
	9	1	2	7	3	t <sub>er</sub> (1)	14.5	24.0	15.0	24.0	19.0	28.0	
Rise Time	5	4	2	7	3	t <sub>r</sub> (4)	15.5	23.0	15.5	23.0	19.0	28.0	ns
	9	1	2	7	3	t <sub>r</sub> (1)	15.5	23.0	15.5	23.0	19.0	28.0	
Fall Time	5	4	2	7	3	t <sub>f</sub> (4)	6.5	13.0	7.0	13.0	8.0	14.0	ns
	9	1	2	7	3	t <sub>f</sub> (1)	6.5	13.0	7.0	13.0	8.0	14.0	


Pins not listed are left open.

**DUAL 4-INPUT CLOCK DRIVER  
AND HIGH-SPEED GATE**


**MECL MC350 series**

**MC369F**



High-speed clock driver or dual 4-input gate that provides the positive logic "NOR" function and its complement simultaneously.




**SWITCHING TIME TEST CIRCUIT**



**PROPAGATION DELAY**



**RISE AND FALL TIME**



ELECTRICAL CHARACTERISTICS

Characteristic	V <sub>H</sub> Pin No	V <sub>I,max</sub> Pin No	V <sub>L</sub> Pin No	Test Conditions				dV <sub>in</sub> Pin No	L <sub>c</sub> Pin No	Ground Pin No	Symbol Pin No in ( )	Test Limits						Unit
				V <sub>dc</sub> ± 1%								0°C		+25°C		+75°C		
				@ Test Temperature								Min	Max	Min	Max	Min	Max	
Power Supply Drain Current	—	—	—	2,5,6,7,8,11,12,13,14	—	—	3	I <sub>e</sub> (2)	—	—	—	60	—	—	—	—	mAdc	
Input Current	5	—	—	2,5,6,7,8,11,12,13,14	—	—	3	I <sub>ia</sub> (5)	—	—	—	200	—	—	—	—	μAdc	
	6	—	—	2,5,6,7,8,11,12,13,14	—	—	3	I <sub>ia</sub> (6)	—	—	—	—	—	—	—	—	μAdc	
	7	—	—	2,5,6,7,8,11,12,13,14	—	—	3	I <sub>ia</sub> (7)	—	—	—	—	—	—	—	—	μAdc	
	8	—	—	2,5,6,7,8,11,12,13,14	—	—	3	I <sub>ia</sub> (8)	—	—	—	—	—	—	—	—	μAdc	
	11	—	—	2,5,6,7,8,11,12,13,14	—	—	3	I <sub>ia</sub> (11)	—	—	—	—	—	—	—	—	μAdc	
	12	—	—	2,5,6,7,8,11,12,13,14	—	—	3	I <sub>ia</sub> (12)	—	—	—	—	—	—	—	—	μAdc	
"NOR" Logical "1" Output Voltage	—	—	5	2,5,6,7,8,11,12,13,14	—	—	3	V <sub>o</sub> (4)	—0.700	—0.900	—0.650	—0.825	—0.550	—0.770	—	—	Vdc	
	—	—	6	2,5,6,7,8,11,12,13,14	—	—	3	V <sub>o</sub> (4)	—	—	—	—	—	—	—	—	Vdc	
	—	—	7	2,5,6,7,8,11,12,13,14	—	—	3	V <sub>o</sub> (4)	—	—	—	—	—	—	—	—	Vdc	
	—	—	8	2,5,6,7,8,11,12,13,14	—	—	3	V <sub>o</sub> (4)	—	—	—	—	—	—	—	—	Vdc	
	—	—	11	2,5,6,7,8,11,12,13,14	—	—	3	V <sub>o</sub> (1)	—	—	—	—	—	—	—	—	Vdc	
	—	—	12	2,5,6,7,8,11,12,13,14	—	—	3	V <sub>o</sub> (1)	—	—	—	—	—	—	—	—	Vdc	
"NOR" Logical "0" Output Voltage	—	5	—	2,5,6,7,8,11,12,13,14	—	—	3	V <sub>o</sub> (4)	—1.510	—1.880	—1.465	—1.850	—1.395	—1.790	—	—	Vdc	
	—	6	—	2,5,6,7,8,11,12,13,14	—	—	3	V <sub>o</sub> (4)	—	—	—	—	—	—	—	—	Vdc	
	—	7	—	2,5,6,7,8,11,12,13,14	—	—	3	V <sub>o</sub> (4)	—	—	—	—	—	—	—	—	Vdc	
	—	8	—	2,5,6,7,8,11,12,13,14	—	—	3	V <sub>o</sub> (4)	—	—	—	—	—	—	—	—	Vdc	
	—	11	—	2,5,6,7,8,11,12,13,14	—	—	3	V <sub>o</sub> (1)	—	—	—	—	—	—	—	—	Vdc	
	—	12	—	2,5,6,7,8,11,12,13,14	—	—	3	V <sub>o</sub> (1)	—	—	—	—	—	—	—	—	Vdc	
"OR" Logical "1" Output Voltage	—	5	—	2,5,6,7,8,11,12,13,14	—	—	3	V <sub>o</sub> (9)	—0.700	—0.900	—0.650	—0.825	—0.550	—0.770	—	—	Vdc	
	—	6	—	2,5,6,7,8,11,12,13,14	—	—	3	V <sub>o</sub> (9)	—	—	—	—	—	—	—	—	Vdc	
	—	7	—	2,5,6,7,8,11,12,13,14	—	—	3	V <sub>o</sub> (9)	—	—	—	—	—	—	—	—	Vdc	
	—	8	—	2,5,6,7,8,11,12,13,14	—	—	3	V <sub>o</sub> (9)	—	—	—	—	—	—	—	—	Vdc	
	—	11	—	2,5,6,7,8,11,12,13,14	—	—	3	V <sub>o</sub> (10)	—	—	—	—	—	—	—	—	Vdc	
	—	12	—	2,5,6,7,8,11,12,13,14	—	—	3	V <sub>o</sub> (10)	—	—	—	—	—	—	—	—	Vdc	
"OR" Logical "0" Output Voltage	—	5	—	2,5,6,7,8,11,12,13,14	—	—	3	V <sub>o</sub> (9)	—1.510	—1.880	—1.465	—1.850	—1.395	—1.790	—	—	Vdc	
	—	6	—	2,5,6,7,8,11,12,13,14	—	—	3	V <sub>o</sub> (9)	—	—	—	—	—	—	—	—	Vdc	
	—	7	—	2,5,6,7,8,11,12,13,14	—	—	3	V <sub>o</sub> (9)	—	—	—	—	—	—	—	—	Vdc	
	—	8	—	2,5,6,7,8,11,12,13,14	—	—	3	V <sub>o</sub> (9)	—	—	—	—	—	—	—	—	Vdc	
	—	11	—	2,5,6,7,8,11,12,13,14	—	—	3	V <sub>o</sub> (10)	—	—	—	—	—	—	—	—	Vdc	
	—	12	—	2,5,6,7,8,11,12,13,14	—	—	3	V <sub>o</sub> (10)	—	—	—	—	—	—	—	—	Vdc	
"NOR" Output Voltage Change	—	5	—	2,5,6,7,8,11,12,13,14	—	4Ⓞ	3	ΔV <sub>o</sub> (4)	—	—0.100	—	—0.100	—	—0.130	—	—	Volts	
	—	11	—	2,5,6,7,8,11,12,13,14	—	1Ⓞ	3	ΔV <sub>o</sub> (1)	—	—0.100	—	—0.100	—	—0.130	—	—	Volts	
	—	5	—	2,5,6,7,8,11,12,13,14	—	9Ⓞ	3	ΔV <sub>o</sub> (9)	—	—0.100	—	—0.100	—	—0.130	—	—	Volts	
"OR" Output Voltage Change	—	11	—	2,5,6,7,8,11,12,13,14	—	10Ⓞ	3	ΔV <sub>o</sub> (10)	—	—0.100	—	—0.100	—	—0.130	—	—	Volts	
	—	—	—	2,5,6,7,8,11,12,13,14	5Ⓞ	—	3	V <sub>o</sub> (5)	—	—0.51	—	—0.55	—	—0.63	—	—	Vdc	
	—	—	—	2,5,6,7,8,11,12,13,14	6Ⓞ	—	3	V <sub>o</sub> (6)	—	—	—	—	—	—	—	—	Vdc	
	—	—	—	2,5,6,7,8,11,12,13,14	7Ⓞ	—	3	V <sub>o</sub> (7)	—	—	—	—	—	—	—	—	Vdc	
	—	—	—	2,5,6,7,8,11,12,13,14	8Ⓞ	—	3	V <sub>o</sub> (8)	—	—	—	—	—	—	—	—	Vdc	
	—	—	—	2,5,6,7,8,11,12,13,14	11Ⓞ	—	3	V <sub>o</sub> (11)	—	—	—	—	—	—	—	—	Vdc	
	—	—	—	2,5,6,7,8,11,12,13,14	12Ⓞ	—	3	V <sub>o</sub> (12)	—	—	—	—	—	—	—	—	Vdc	
	—	—	—	2,5,6,7,8,11,12,13,14	13Ⓞ	—	3	V <sub>o</sub> (13)	—	—	—	—	—	—	—	—	Vdc	
	—	—	—	2,5,6,7,8,11,12,13,14	14Ⓞ	—	3	V <sub>o</sub> (14)	—	—	—	—	—	—	—	—	Vdc	
	—	—	—	2,5,6,7,8,11,12,13,14	—	—	—	—	—	—	—	—	—	—	—	—	—	Vdc
Switching Times	Pulse In	Pulse Out	Fan-Out	Pin No	Pin No	Pin No	Pin No	Symbol	Typ		Max		Typ		Max		ns	
									Fan-Out = 1		Fan-Out = 10		Fan-Out = 1		Fan-Out = 10			
									Fan-Out = 1		Fan-Out = 10		Fan-Out = 1		Fan-Out = 10			
									Fan-Out = 1		Fan-Out = 10		Fan-Out = 1		Fan-Out = 10			
									Fan-Out = 1		Fan-Out = 10		Fan-Out = 1		Fan-Out = 10			
									Fan-Out = 1		Fan-Out = 10		Fan-Out = 1		Fan-Out = 10			
									Fan-Out = 1		Fan-Out = 10		Fan-Out = 1		Fan-Out = 10			
									Fan-Out = 1		Fan-Out = 10		Fan-Out = 1		Fan-Out = 10			
									Fan-Out = 1		Fan-Out = 10		Fan-Out = 1		Fan-Out = 10			
									Fan-Out = 1		Fan-Out = 10		Fan-Out = 1		Fan-Out = 10			
									Fan-Out = 1		Fan-Out = 10		Fan-Out = 1		Fan-Out = 10			
									Fan-Out = 1		Fan-Out = 10		Fan-Out = 1		Fan-Out = 10			


Pins not listed are left open. Ⓞ Input voltage is adjusted to obtain dV "NOR" / dV<sub>in</sub> = 0. Ⓞ Current test conditions: no load = 0; full load = -10 mAdc ± 5%.

**DUAL 2-INPUT CLOCK DRIVER  
AND HIGH-SPEED GATE**


**MECL MC350 series**

**MC369G**



High-speed clock driver or dual 2-input gate that provides the positive logic "NOR" function and its complement simultaneously.




**SWITCHING TIME TEST CIRCUIT**



**PROPAGATION DELAY**



**RISE AND FALL TIME**



MC369G (continued)

ELECTRICAL CHARACTERISTICS

Characteristic	Test Conditions V <sub>dc</sub> ± 1%				dV <sub>in</sub> Pin No	I <sub>L</sub> Pin No	Ground Pin No	Symbol Pin No in ( )	Test Limits						Unit
	V <sub>H</sub> Pin No	V <sub>I max</sub> Pin No	V <sub>L</sub> Pin No	V <sub>EE</sub> Pin No					0°C		+25°C		+75°C		
									Min	Max	Min	Max	Min	Max	
Power Supply Drain Current	—	—	—	2,5,6,9,10	—	—	3	I <sub>c</sub> (2)	—	—	—	60	—	—	mAdc
Input Current	5	—	—	2,6,9,10	—	—	3	I <sub>in</sub> (5)	—	—	—	200	—	—	μAdc
	6	—	—	2,5,9,10	—	—	3	I <sub>in</sub> (6)	—	—	—	↓	—	—	↓
	9	—	—	2,5,6,10	—	—	3	I <sub>in</sub> (9)	—	—	—	↓	—	—	↓
	10	—	—	2,5,6,9	—	—	3	I <sub>in</sub> (10)	—	—	—	↓	—	—	↓
"NOR" Logical "1" Output Voltage	—	—	5	2,6,9,10	—	—	3	V <sub>i</sub> (4)	-0.700	-0.900	-0.650	-0.825	-0.550	-0.770	Vdc
	—	—	6	2,5,9,10	—	—	3	V <sub>i</sub> (4)	↓	↓	↓	↓	↓	↓	↓
	—	—	9	2,5,6,10	—	—	3	V <sub>i</sub> (1)	↓	↓	↓	↓	↓	↓	↓
	—	—	10	2,5,6,9	—	—	3	V <sub>i</sub> (1)	↓	↓	↓	↓	↓	↓	↓
"NOR" Logical "0" Output Voltage	—	5	—	2,6,9,10	—	—	3	V <sub>e</sub> (4)	-1.510	-1.880	-1.465	-1.850	-1.395	-1.790	Vdc
	—	6	—	2,5,9,10	—	—	3	V <sub>e</sub> (4)	↓	↓	↓	↓	↓	↓	↓
	—	9	—	2,5,6,10	—	—	3	V <sub>e</sub> (1)	↓	↓	↓	↓	↓	↓	↓
	—	10	—	2,5,6,9	—	—	3	V <sub>e</sub> (1)	↓	↓	↓	↓	↓	↓	↓
"OR" Logical "1" Output Voltage	—	5	—	2,6,9,10	—	—	3	V <sub>e</sub> (7)	-0.700	-0.900	-0.650	-0.825	-0.550	-0.770	Vdc
	—	6	—	2,5,9,10	—	—	3	V <sub>e</sub> (7)	↓	↓	↓	↓	↓	↓	↓
	—	9	—	2,5,6,10	—	—	3	V <sub>e</sub> (8)	↓	↓	↓	↓	↓	↓	↓
	—	10	—	2,5,6,9	—	—	3	V <sub>e</sub> (8)	↓	↓	↓	↓	↓	↓	↓
"OR" Logical "0" Output Voltage	—	—	5	2,6,9,10	—	—	3	V <sub>i</sub> (7)	-1.510	-1.880	-1.465	-1.850	-1.395	-1.790	Vdc
	—	—	6	2,5,9,10	—	—	3	V <sub>i</sub> (7)	↓	↓	↓	↓	↓	↓	↓
"NOR" Output Voltage Change	—	—	5	2,6,9,10	—	4⊙	3	ΔV <sub>i</sub> (4)	—	-0.100	—	-0.100	—	-0.130	Volts
	—	—	9	2,5,6,10	—	1⊙	3	ΔV <sub>i</sub> (1)	—	-0.100	—	-0.100	—	-0.130	Volts
	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
"OR" Output Voltage Change	—	5	—	2,6,9,10	—	7⊙	3	ΔV <sub>e</sub> (7)	—	-0.100	—	-0.100	—	-0.130	Volts
	—	9	—	2,5,6,10	—	8⊙	3	ΔV <sub>e</sub> (8)	—	-0.100	—	-0.100	—	-0.130	Volts
"NOR" Saturation Breakpoint Voltage	—	—	—	2,6,9,10	5⊙	—	3	V <sub>s</sub> (4)	—	-0.51	—	-0.55	—	-0.63	Vdc
	—	—	—	2,5,9,10	6⊙	—	3	V <sub>s</sub> (4)	—	↓	—	↓	—	↓	↓
	—	—	—	2,5,6,10	9⊙	—	3	V <sub>s</sub> (1)	—	↓	—	↓	—	↓	↓
	—	—	—	2,5,6,9	10⊙	—	3	V <sub>s</sub> (1)	—	↓	—	↓	—	↓	↓
Switching Times Propagation Delay Time	Pulse In	Pulse Out							Typ	Max	Typ	Max	Typ	Max	
															ns
Fan-Out = 1	5	4	—	2,6,9,10	—	—	3	t <sub>del</sub> (4)	3	5	3	5	4	6	↓
	5	7	—	2,6,9,10	—	—	3	t <sub>del</sub> (7)	↓	6	↓	6	↓	7	
	9	1	—	2,5,6,10	—	—	3	t <sub>del</sub> (1)	↓	5	↓	5	↓	6	
	9	8	—	2,5,6,10	—	—	3	t <sub>del</sub> (8)	↓	6	↓	6	↓	7	
Fan-Out = 10	5	4	—	2,6,9,10	—	—	3	t <sub>del</sub> (4)	3	6	3	6	4	7	
	5	7	—	2,6,9,10	—	—	3	t <sub>del</sub> (7)	↓	5	↓	5	↓	6	
	9	1	—	2,5,6,10	—	—	3	t <sub>del</sub> (1)	↓	6	↓	6	↓	7	
	9	8	—	2,5,6,10	—	—	3	t <sub>del</sub> (8)	↓	5	↓	5	↓	6	
Rise Time, Fan-Out = 1	5	4	—	2,6,9,10	—	—	3	t <sub>r</sub> (4)	4	7	4	7	5	9	
	5	7	—	2,6,9,10	—	—	3	t <sub>r</sub> (7)	↓	6	↓	6	↓	8	
	9	1	—	2,5,6,10	—	—	3	t <sub>r</sub> (1)	↓	7	↓	7	↓	9	
	9	8	—	2,5,6,10	—	—	3	t <sub>r</sub> (8)	↓	6	↓	6	↓	8	
Fan-Out = 10	5	4	—	2,6,9,10	—	—	3	t <sub>r</sub> (4)	4	9	4	9	5	10	
	5	7	—	2,6,9,10	—	—	3	t <sub>r</sub> (7)	↓	4	↓	4	↓	5	
	9	1	—	2,5,6,10	—	—	3	t <sub>r</sub> (1)	↓	5	↓	5	↓	6	
	9	8	—	2,5,6,10	—	—	3	t <sub>r</sub> (8)	↓	4	↓	4	↓	5	
Fall Time, Fan-Out = 1	5	4	—	2,6,9,10	—	—	3	t <sub>f</sub> (4)	4	6	4	6	5	7	
	5	7	—	2,6,9,10	—	—	3	t <sub>f</sub> (7)	↓	↓	↓	↓	↓	↓	
	9	1	—	2,5,6,10	—	—	3	t <sub>f</sub> (1)	↓	↓	↓	↓	↓	↓	
	9	8	—	2,5,6,10	—	—	3	t <sub>f</sub> (8)	↓	↓	↓	↓	↓	↓	
Fan-Out = 10	5	4	—	2,6,9,10	—	—	3	t <sub>f</sub> (4)	6	11	6	11	7	12	
	5	7	—	2,6,9,10	—	—	3	t <sub>f</sub> (7)	↓	↓	↓	↓	↓	↓	
	9	1	—	2,5,6,10	—	—	3	t <sub>f</sub> (1)	↓	↓	↓	↓	↓	↓	
	9	8	—	2,5,6,10	—	—	3	t <sub>f</sub> (8)	↓	↓	↓	↓	↓	↓	

Pins not listed are left open. ⊙ Input voltage is adjusted to obtain dV "NOR" / dV<sub>in</sub> = 0. ⊙ Current test conditions: no load = 0; full load = -10 mAdc ± 5%.