


MEDIUM-POWER

MRTL

**INTEGRATED CIRCUITS
MC900/MC800 SERIES**



MEDIUM-POWER
MRTL
INTEGRATED CIRCUITS

INDEX

General Information

Summary of Devices Available in Metal Cans

Summary of Devices Available in Flat Packages

DEVICE SPECIFICATIONS

MC900, MC800	Buffers
MC901, MC801	Counter Adapters
MC902, MC802	R-S Flip-Flops
MC903, MC803	3-Input Gates
MC904, MC804	Half Adders
MC905, MC805	Half-Shift Registers
MC906, MC806	Half-Shift Registers without Inverter
MC907, MC807	4-Input Gates
MC914, MC814	Dual 2-Input Gates
MC915, MC815	Dual 3-Input Gates
MC916, MC816	J-K Flip-Flops
MC924, MC824	Quad 2-Input Gates
MC925, MC825	Dual 4-Input Gates
MC926, MC826	J-K Flip-Flops
MC927, MC827	Quad Inverters
MC929, MC829	5-Input Gates
MC971, MC871	Quad Exclusive OR Gates
MC974, MC874	J-K Flip-Flops
MC975, MC875	Dual Half-Adders
MC983, MC883	Dual Half-Shift Registers
MC984, MC884	Dual Half-Shift Registers without Inverters
MC985, MC885	Quad 2-Input Expanders
MC986, MC886	Dual 4-Input Expanders
MC988, MC888	Dual 3-Input Buffers (Non-Inverting)
MC989, MC889	Hex Inverters
MC990, MC890	Dual J-K Flip-Flops
MC991, MC891	Dual J-K Flip-Flops
MC992, MC892	Triple 3-Input Gates
MC996, MC896	Dual Full Adders
MC997, MC897	Dual Full Subtractors
MC999, MC899	Dual Buffers
MC9919, MC9819	Hex Expanders

FUNCTIONS AND CHARACTERISTICS

$V_{CC} = 3.0 V \pm 10\%$, $T_A = 25^\circ C$

Function	Type ①		Case	Output Loading Factor each output	Propagation Delay t_{pd} ns typ	Total Power Dissipation mW typ/pkg
	-55 to +125°C	0 to +100°C				

GATES

3-Input NOR Gate	MC903	MC803	601, 606	5	12	19/5.0 ②
4-Input NOR Gate	MC907	MC807	601, 606	5	12	19/5.0 ②
Dual 2-Input NOR Gate	MC914	MC814	601, 606	5	12	38/10 ②
Dual 3-Input NOR Gate	MC915	MC815	603, 606	5	12	38/10 ②
Quad 2-Input NOR Gate	MC924	MC824	607	5	12	76/20 ②
Dual 4-Input NOR Gate	MC925	MC825	607	5	12	38/10 ②
5-Input NOR Gate	MC929	MC829	601, 606	5	12	19/5.0 ②
Quad Exclusive OR Gate	MC971	MC871	607	5	12	72
Triple 3-Input NOR Gate	MC992	MC892	607	5	12	57/15 ②

BUFFERS

Buffer	MC900	MC800	601, 606	25	20	16/45 ②
Dual 3-Input Buffer, non inverting	MC988	MC888	607	25	24	128/42 ②
Dual Buffer	MC999	MC899	603, 606	25	20	32/90 ②

FLIP-FLOPS

R-S Flip-Flop	MC902	MC802	601	4	14	22
J-K Flip-Flop	MC916	MC816	601, 606	3	30	62/54 ③
J-K Flip-Flop	MC926	MC826	603, 606	5	35	130/65 ③
J-K Flip-Flop	MC974	MC874	601	5	35	130/65 ③
Dual J-K Flip-Flop	MC990	MC890	607	3	35	124/108 ③
Dual J-K Flip-Flop	MC991	MC891	607	5	40	155/130 ③

HALF-SHIFT REGISTERS

Half-Shift Register	MC905	MC805	601, 606	4	22	53
Half-Shift Register (w/o Inverter)	MC906	MC806	601, 606	4	22	36
Dual Half-Shift Register	MC983	MC883	607	4	22	110
Dual Half-Shift Register w/Inverter	MC984	MC884	607	4	22	75

ADDERS and SUBTRACTORS

Half Adder	MC904	MC804	601, 606	5	14	45
Dual Half Adder	MC975	MC875	607	5	20	90
Dual Full Adder	MC996	MC896	607	5	60	190
Dual Full Subtractor	MC997	MC897	607	5	60	190

COUNTER ADAPTERS

Counter Adapter	MC901	MC801	601	5	22	55
-----------------	-------	-------	-----	---	----	----

INVERTERS

Quad Inverter	MC927	MC827	603, 606	5	12	76/20 ②
Hex Inverter	MC989	MC889	607	5	12	76/20 ②

EXPANDERS

Quad 2-Input Expander	MC985	MC885	607	—	12	17/— ②
Dual 4-Input Expander	MC986	MC886	607	—	12	17/— ②
Hex Expander	MC9919	MC9819	607	—	12	13/— ②


① G Suffix denotes Metal Can, F suffix denotes Flat Package; i.e., MC900G = Metal Can, MC900F = Flat Package.

② Inputs High/Inputs Low

③ Only Clock Input High/Inputs Low

GENERAL INFORMATION

MRTL MC900/800 series



MAXIMUM RATINGS
(T_A = 25°C)

Rating	Symbol	Value	Unit
Input Voltage	—	±4	Vdc
Power Supply Voltage (Pulsed ≤ 1 s)	—	+12	Vdc
Operating Temperature Range	MC900 Series MC800 Series T _A	-55 to +125 0 to +100	°C
Storage Temperature Range	T _{stg}	-65 to +150	°C

TEST CONDITION TOLERANCES

V_{NOT} = ±10 mV V_{CC} = ±10 mV V_{IN} = ±2 mV V_{ON} = ±2 mV V_{OFF} = ±2 mV

DEFINITIONS


- I_{AS}, I_{AS}, I_{AS} Minimum available output current from a device with an output loading of 3, 4, or 5. Output voltage not to fall below the value of V_{in}.
- I_{AB} Minimum available output current from a buffer. Output voltage not to fall below the value of V_{on}.
- I_{CEX} Collector current of a circuit when V_{in} is applied to the output pin and V_{off} is applied to the input pins.
- I_{in} Maximum input current drawn by one input of a gate with V_{in} applied. All other gate inputs are returned to V_{NOT}.
- 2 I_{in}, 3 I_{in} Maximum input current drawn by one input of a device with 2 or 3 bases internally tied together.
- V_{NOT} A high-value voltage applied to an input of a device to insure saturation of the driven transistor.
- V_{CC} Supply voltage.
- V_{CE(sat)} Maximum saturation voltage with V_{NOT} applied to the input.
- V_{in} Minimum high-level voltage applied to the input of a device.
- V_{off} The maximum voltage which may be applied to an input terminal without turning the transistor on.
- V_{on} The minimum voltage which may be applied to an input terminal that will turn the transistor on.
- V_{out} The maximum output voltage with V_{on} applied to the input.
- V_R Value of external resistor connected to V_{CC} for test purposes.
V_H = highest node resistor value
V_L = lowest node resistor value

- Release Time The time that the J or K input data must be held after the negative-going clock input transition in order to propagate correct data.
- Set-up Time The time that the J or K input data must be present prior to the negative-going clock input transition in order to propagate correct data.


GENERAL RULES

- The number of load circuits that may be driven from an output is determined by the output loading factor and the sum of all input loading factors for the circuits connected to that output. The summation of the input loading factors should not exceed the stated drive capability of the output.
- A gate output connected in parallel with another output reduces the drive capability by 1/2 load. (Paralleling gate circuits requires a V_{CC} connection to only one of the gates.)
- Any number of gates may be paralleled if the input loading is increased by 1/4 load, if only one gate is connected to V_{CC}.
- If the counter adapter is paralleled with another circuit, the output drive capability must be reduced by 2 loads. The reason for this drive reduction is the 1280-ohm resistance that connects the output terminals on the counter adapter.
- All unused inputs should be returned to ground.
- When paralleling gates with V_{CC} connected, a maximum of 4 outputs may be paralleled where the input loading factor is increased by 2.33.


OUTLINE DIMENSIONS



Pin 4 connected to case.
G SUFFIX
METAL PACKAGE
CASE 601
TO-99




Pin 5 connected to case.
G SUFFIX
METAL PACKAGE
CASE 603
TO-100



Lead 1 identified by color dot or by shoulder on lead. All leads electrically isolated from package.

F SUFFIX
CERAMIC PACKAGE
CASE 606
TO-91



Lead 1 identified by color dot or by elbow on lead. All leads electrically isolated from package.


F SUFFIX
CERAMIC PACKAGE
CASE 607
TO-86

MRTL DEVICES AVAILABLE IN METAL CANS


The logic diagrams on these two pages describe the MC900/MC800 MRTL integrated circuits available in metal cans, and permit quick selection of those circuits required for the implementation of a system design. Pertinent information such as logic equations, truth tables, typical propagation delay time (t_{pd}), typical package power dissipation (P_D), pin numbers, input loading, and fan-out is shown for each device. The package pin number is shown adjacent to the terminal end. The number in parenthesis indicates the input loading factor (when on the circuit input terminal) or load driving ability – fan-out – (when on the circuit output terminal).

The number of load circuits that may be driven from an output is determined by the output loading factor and the sum of all input loading factors for the circuits connected to that output. The summation of the input loading factors should not exceed the stated drive capability of the output. Loading data are valid over the temperature range of -55 to $+125^\circ\text{C}$ for the MC900 Series, and 0 to $+100^\circ\text{C}$ for the MC800 Series, with $V_{CC} = 3.0 \text{ V} \pm 10\%$. For the TO-99 metal can, V_{CC} is applied to pin 8, with ground connected to pin 4. For the TO-100 metal can, V_{CC} is applied to pin 10, with ground connected to pin 5.


GATES



INVERTERS




BUFFERS




FLIP-FLOPS

**MC916G • MC816G
J-K Flip-Flop**




$t_{pd} = 30$ ns
 $P_D = 62$ mW (Only Clock Input High)
 54 mW (Inputs Low)

**MC926G • MC826G
J-K Flip-Flop**



$t_{pd} = 35$ ns
 $P_D = 130$ mW (Only Clock Input High)
 65 mW (Inputs Low)

**MC974G • MC874G
J-K Flip-Flop**



$t_{pd} = 35$ ns
 $P_D = 130$ mW (Only Clock Input High)
 65 mW (Inputs Low)

J-K FLIP-FLOP TRUTH TABLES

DIRECT INPUT OPERATION ①
 MC926 and MC826 only


S _D	C _D	Q	Q̄
0	0	Q	Q̄
1	0	1	0
0	1	0	1
1	1	0	0

CLOCKED INPUT OPERATION ③
 all types

t_n ②		t_{n+1}	
S	C	Q	Q̄
1	1	Q _n	Q̄ _n
1	0	1	0
0	1	0	1
0	0	Q̄ _n	Q _n ④

1. Clock (T) to remain unchanged.
2. The output state will not change when the input state goes from S_D = C_D to S_D = C_D = 0. The output state cannot be predetermined in the case where the input goes from S_D = C_D = 1 to S_D = C_D = 0.
3. Direct inputs (C_D and S_D) must be low.
4. The time period prior to the negative transition of the clock pulse is denoted t_n and the time period subsequent to this transition is denoted t_{n+1} .
5. Q_n is the state of the Q output in the time period t_n .

**MC902G • MC802G
R-S Flip-Flop**




$t_{pd} = 14$ ns
 $P_D = 22$ mW

R	S	Q _{n+1}
0	0	Q _n
0	1	1
1	0	0
1	1	0

HALF-SHIFT REGISTERS


**MC905G • MC805G
Half-Shift Register**



$t_{pd} = 22$ ns
 $P_D = 53$ mW

$7 = \overline{5} (1 + 2)$
 $5 = \overline{7} (2 + 3)$
 $6 = \overline{2}$

**MC906G • MC806G
Half-Shift Register
(Without Inverter)**




$t_{pd} = 22$ ns
 $P_D = 36$ mW

$7 = \overline{5} (1 + 2)$
 $5 = \overline{7} (2 + 3)$

HALF ADDERS

**MC904G • MC804G
Half Adder**




$7 = (1 + 2) (3 + 5)$
 $6 = 3 + 5$
 $t_{pd} = 14$
 $P_D = 45$

IF: $3 = \overline{1}$, & $5 = \overline{2}$
 THEN: $6 = 1 + 2$
 $7 = 1 + \overline{2} + \overline{1} + 2$

COUNTER ADAPTERS

**MC901G • MC801G
Counter Adapter**



$t_{pd} = 22$ ns
 $P_D = 55$ mW










$7 = 1 + 2$
 $5 = (\overline{1} + 2) \overline{3}$

MRTL DEVICES AVAILABLE IN FLAT PACKAGES

The logic diagrams on these four pages describe the MC900/MC800 MRTL integrated circuits available in flat packages, and permit quick selection of those circuits required for the implementation of a system design. Pertinent information such as logic equations, truth tables, typical propagation delay time (t_{pd}), typical package power dissipation (P_D), pin numbers, input loading, and fan-out is shown for each device. The package pin number is shown adjacent to the terminal end. The number in parenthesis indicates the input loading factor (when on the circuit input terminal) or load driving ability – fan-out – (when on the circuit output terminal).

The number of load circuits that may be driven from an output is determined by the output loading factor and the sum of all input loading factors for the circuits connected to that output. The summation of the input loading factors should not exceed the stated drive capability of the output. Loading data are valid over the temperature range of -55 to $+125^\circ\text{C}$ for the MC900 Series, and 0 to $+100^\circ\text{C}$ for the MC800 Series, with $V_{CC} = 3.0\text{ V} \pm 10\%$. For the TO-91 flat package, V_{CC} is applied to pin 10, with ground connected to pin 5. For the TO-86 flat package, V_{CC} is applied to pin 14, with ground connected to pin 7.

GATES

<p>MC903F • MC803F 3-Input Gate</p>  <p>$8 = \overline{2 + 3 + 4}$</p> <p>$t_{pd} = 12\text{ ns}$ $P_D = 19\text{ mW}$ (Input High) 5 mW (Inputs Low)</p>	<p>MC907F • MC807F 4-Input Gate</p>  <p>$8 = \overline{2 + 3 + 4 + 7}$</p> <p>$t_{pd} = 12\text{ ns}$ $P_D = 19\text{ mW}$ (Input High) 5 mW (Inputs Low)</p>	<p>MC914F • MC814F Dual 2-Input Gate</p>  <p>$9 = \overline{2 + 3}$</p> <p>$t_{pd} = 12\text{ ns}$ $P_D = 38\text{ mW}$ (Input High) 10 mW (Inputs Low)</p>
<p>MC915F • MC815F Dual 3-Input Gate</p>  <p>$4 = \overline{1 + 2 + 3}$</p> <p>$t_{pd} = 12\text{ ns}$ $P_D = 38\text{ mW}$ (Input High) 10 mW (Inputs Low)</p>	<p>MC924F • MC824F Quad 2-Input Gate</p>  <p>$3 = \overline{1 + 2}$</p> <p>$t_{pd} = 12\text{ ns}$ $P_D = 76\text{ mW}$ (Input High) 20 mW (Inputs Low)</p>	<p>MC971F • MC871F Quad Exclusive "OR" Gate</p>  <p>$3 = 1 \cdot \overline{2} + \overline{1} \cdot 2$</p> <p>$t_{pd} = 12\text{ ns}$ $P_D = 72\text{ mW}$</p>
<p>MC925F • MC825F Dual 4-Input Gate</p>  <p>$1 = \overline{2 + 3 + 5 + 6}$</p> <p>$t_{pd} = 12\text{ ns}$ $P_D = 38\text{ mW}$ (Input High) 10 mW (Inputs Low)</p>	<p>MC992F • MC892F Triple 3-Input Gate</p>  <p>$6 = \overline{3 + 4 + 5}$</p> <p>$t_{pd} = 12\text{ ns}$ $P_D = 57\text{ mW}$ (Input High) 15 mW (Inputs Low)</p>	
<p>MC929F • MC829F 5-Input Gate</p>  <p>$9 = \overline{2 + 3 + 4 + 7 + 8}$</p> <p>$t_{pd} = 12\text{ ns}$ $P_D = 19\text{ mW}$ (Input High) 5 mW (Inputs Low)</p>		

BUFFERS

<p style="text-align: center;">MC900F • MC800F Buffer</p> <p> $9 = \bar{4}$ $7 = \bar{4}$ $t_{pd} = 15 \text{ ns}$ $P_D = 16 \text{ mW (Input High)}$ $45 \text{ mW (Inputs Low)}$ </p>	<p style="text-align: center;">MC999F • MC899F Dual Buffer</p> <p> $3 = \bar{2}$ $4 = \bar{2}$ $t_{pd} = 15 \text{ ns}$ $P_D = 32 \text{ mW (Input High)}$ $90 \text{ mW (Inputs Low)}$ </p>	<p style="text-align: center;">MC988F • MC888F Dual 3-Input Buffer (Non-Inverting)</p> <p> $t_{pd} = 24 \text{ ns}$ $P_D = 128 \text{ mW (Input High)}$ $42 \text{ mW (Inputs Low)}$ $3 = 4 + 5 + 6$ $2 = 4 + 5 + 6$ $1 = 4 + 5 + 6$ Outputs 1, 2, or 3 may not be used simultaneously. Outputs 11, 12, or 13 may not be used simultaneously. </p>
---	--	--

FLIP-FLOPS

<p style="text-align: center;">MC916F • MC816F J-K Flip-Flop</p> <p> $t_{pd} = 30 \text{ ns}$ $P_D = 62 \text{ mW (Only Clock Inputs High)}$ $54 \text{ mW (Inputs Low)}$ </p>	<p style="text-align: center;">MC926F • MC826F J-K Flip-Flop</p> <p> $t_{pd} = 35 \text{ ns}$ $P_D = 130 \text{ mW (Only Clock Inputs High)}$ $65 \text{ mW (inputs Low)}$ </p>	<p style="text-align: center;">MC990F • MC890F Dual J-K Flip-Flop</p> <p> $t_{pd} = 35 \text{ ns}$ $P_D = 124 \text{ mW (Only Clock Inputs High)}$ $108 \text{ mW (Inputs Low)}$ </p>
--	---	---

DIRECT INPUT OPERATION ①

S _D	C _D	Q	Q̄
0	0	②	②
1	0	1	0
0	1	0	1
1	1	0	0

J-K FLIP-FLOP TRUTH TABLES

1. Clock (T) to remain unchanged.
2. The output state will not change when the input state goes from S_D = C̄_D to S_D = C_D = 0. The output state cannot be predetermined in the case where the input goes from S_D = C_D = 1 to S_D = C_D = 0.
3. Direct inputs (C_D and S_D) must be low.
4. The time period prior to the negative transition of the clock pulse is denoted t_n and the time period subsequent to this transition is denoted t_{n+1}.
5. Q_n is the state of the Q output in the time period t_n.

CLOCKED INPUT OPERATION ③
all types


t _n ④		t _{n+1}	
S	C	Q	Q̄
1	1	Q _n	Q̄ _n
1	0	1	0
0	1	0	1
0	0	Q̄ _n	Q _n ⑤

MC991F • MC891F
Dual J-K Flip-Flop

$t_{pd} = 40 \text{ ns}$
 $P_D = 155 \text{ mW (Only Clock Input High)}$
 $130 \text{ mW (Inputs Low)}$

HALF ADDERS


MC904F • MC804F
Half Adder



$9 = (2 + 3) (4 + 7)$
 $8 = \overline{4 + 7}$
 $t_{pd} = 14 \text{ ns}$
 $P_D = 45 \text{ mW}$

IF: $4 = \bar{2}$, & $7 = \bar{3}$
 THEN: $8 = 2 \cdot 3$
 $9 = 2 \cdot \bar{3} + \bar{2} \cdot 3$

MC975F • MC875F
Dual Half Adder





$t_{pd} = 20 \text{ ns}$
 $P_D = 120 \text{ mW}$

$2 = (3 + 4) (5 + 6)$
 $1 = \bar{5} + \bar{6}$

FULL ADDER

MC996F • MC896F
Dual Full Adder





$C_o = ABC_i + AB\bar{C}_i + A\bar{B}C_i + \bar{A}BC_i$
 $S = ABC_i + AB\bar{C}_i + A\bar{B}C_i + \bar{A}B\bar{C}_i$

$t_{pd} = 60 \text{ ns}$
 $P_D = 190 \text{ mW}$

TRUTH TABLE				
Input Logic Level			Output Logic Level	
A	B	C _i	S	C _o
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

FULL SUBTRACTOR

MC997F • MC897F
Dual Full Subtractor




$D = YXB_i + Y\bar{X}\bar{B}_i + \bar{Y}XB_i + \bar{Y}\bar{X}B_i$
 $B_o = \bar{Y}\bar{X}B_i + Y\bar{X}\bar{B}_i + YXB_i + YXB_i$


$t_{pd} = 60 \text{ ns}$
 $P_D = 190 \text{ mW}$

TRUTH TABLE				
Input Logic Level			Output Logic Level	
X	Y	B _i	D	B _o
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1


HALF-SHIFT REGISTERS



INVERTERS





EXPANDERS



MC900 • MC800

Available in TO-99 metal can, add "G" suffix.
 Available in TO-91 flat package, add "F" suffix.

The buffer is designed to drive a greater number of load circuits than the basic RTL circuit. Because this circuit has a very low output impedance the rise times of output waveforms are maintained when driving capacitive loads. A resistor which is internally connected to the input allows for capacitive coupling to the input, the differentiation of input waveforms, and various multivibrator applications.




Outputs e and g may not be used simultaneously

PIN CONNECTIONS

SCHEMATIC	a	c	d	e	g	h
G PACKAGE (TO-99)	1	3	4	5	7	8
F PACKAGE (TO-91)	2	3	4	5	7	8

SWITCHING TIMES TEST CIRCUIT AND WAVEFORMS



ELECTRICAL CHARACTERISTICS

Characteristic	Symbol	Pin Under Test	MC900 Test Limits												MC800 Test Limits						TEST VOLTAGE VALUES (Volts)							Gnd
			-55°C		+25°C		+125°C		Unit	0°C		+25°C		+100°C		Unit	V _{in}	V _{on}	V _{BOT}	V _{off}	V _{CC}	V _R *						
			Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max								Min	Max				
			Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max						
Input Current	2 I _{In}	c	-	990	-	870	-	940	μA _{dC}	-	1010	-	900	-	900	μA _{dC}	c	-	-	-	h	-	d					
Output Current	I _{AB}	e	12.4	-	12.7	-	11.8	-	mA _{dC}	12.6	-	11.9	-	11.25	-	mA _{dC}	-	e	-	c	h	-	d					
	I _{A5}	g	2.47	-	2.54	-	2.35	-	mA _{dC}	2.52	-	2.38	-	2.25	-	mA _{dC}	-	g	-	c	h	-	d					
Output Voltage	V _{out}	e	-	710	-	300	-	320	mV _{dC}	-	574	-	400	-	370	mV _{dC}	-	c	-	-	h	e	d					
		g	-	710	-	300	-	320	mV _{dC}	-	574	-	400	-	370	mV _{dC}	-	c	-	-	h	-	d					
Saturation Voltage	V _{CE(sat)}	e	-	200	-	210	-	280	mV _{dC}	-	290	-	260	-	340	mV _{dC}	-	-	c	-	h	e	d					
		g	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	c	-	h	-	d					
		g	-	↓	-	↓	-	↓	↓	↓	-	↓	-	↓	-	↓	↓	-	-	-	a,h	-	↓					
Switching Time	t	c+c-	-	-	-	30	-	-	ns	-	-	-	30	-	-	ns	Pulse In	Pulse Out	-	-	h	-	d					
		c-e+	-	-	-	45	-	-	↓	-	-	-	45	-	-	↓	c	e	-	-	-	-	↓					
		c+g-	-	-	-	28	-	-	↓	-	-	-	28	-	-	↓	↓	e	g	-	-	-	-	↓				
		c-g+	-	-	-	32	-	-	↓	-	-	-	32	-	-	↓	↓	g	g	-	-	↓	-	↓				


Pins not listed are left open.

* Resistor Value to V_{CC}


@Test Temperature	TEST VOLTAGE VALUES (Volts)						(Ohms)
	V _{in}	V _{on}	V _{BOT}	V _{off}	V _{CC}	V _R *	
MC900 { -55°C	1.014	1.014	1.50	0.710	3.00	680	
+25°C	0.844	0.815	1.50	0.565	3.00	680	
+125°C	0.674	0.674	1.50	0.320	3.00	680	
MC800 { 0°C	0.909	0.909	1.50	0.574	3.00	680	
+25°C	0.844	0.844	1.50	0.554	3.00	680	
+100°C	0.710	0.710	1.50	0.370	3.00	680	

MC900, MC800 (continued)


SWITCHING CHARACTERISTICS







INPUT CURRENT



AVAILABLE OUTPUT CURRENT





OUTPUT VOLTAGE




MC901 • MC801

Available in TO-99 metal can, add "G" suffix.

This device provides the true output at pin 7 and the complement output at pin 5 for an input applied to pin 1. A positive gating signal may be applied to pin 2 to inhibit both outputs. A positive signal applied to pin 3 will hold output pin 5 at near-ground potential. The output nodes are returned separately to the power supply so that the outputs might be paralleled with other circuits.



SWITCHING TIME TEST CIRCUITS AND WAVEFORMS




ELECTRICAL CHARACTERISTICS

Characteristic	Symbol	Pin Under Test	TEST VOLTAGE VALUES (Volts)												TEST VOLTAGE APPLIED TO PINS LISTED BELOW:					Gnd			
			MC901 Test Limits		MC901 Test Limits		MC901 Test Limits		MC801 Test Limits		MC801 Test Limits		MC801 Test Limits		V _{in}	V _{on}	V _{BOT}	V _{off}	V _{CC}				
			-55°C		+25°C		+125°C		0°C		+25°C		+100°C										
			Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit								
Input Current	2 I _{in}	1	-	990	-	870	-	940	μA _{dc}	-	1010	-	900	-	900	μA _{dc}	1	-	2	-	6, 8	4	
	2 I _{in}	2	-	↓	-	↓	-	↓	↓	-	↓	-	↓	-	↓	↓	2	-	1	-	↓	↓	
	2 I _{in}	2	-	-	-	-	-	-	-	-	-	-	-	-	-	-	2	-	-	-	-	-	
	I _{in}	3	-	495	-	435	-	470	↓	-	504	-	450	-	450	↓	3	-	1	-	↓	↓	
Output Current	I _{A5}	5	2.47	-	2.54	-	2.35	-	mA _{dc}	2.52	-	2.38	-	2.25	-	mA _{dc}	-	5	-	1, 3	6, 8	4	
		5	↓	-	↓	-	↓	-	↓	↓	-	↓	-	↓	-	↓	-	2, 5	1	3	↓	↓	
		7	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	1, 7	-	-	↓	↓
		7	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	2, 7	-	-	↓	↓
Output Voltage	V _{out}	5	-	710	-	300	-	320	mV _{dc}	-	574	-	400	-	370	mV _{dc}	-	3	2	-	6, 8	4	
Saturation Voltage	V _{CE(sat)}	5	-	200	-	210	-	280	mV _{dc}	-	290	-	260	-	340	mV _{dc}	-	1	-	2	6, 8	4	
		5	-	↓	-	↓	-	↓	↓	-	↓	-	↓	-	↓	↓	-	-	2, 3	-	↓	↓	
		7	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	1, 2	-	↓	↓
Switching Time	t	1+5-	-	-	-	42	-	-	ns	-	-	-	42	-	-	ns	Pulse In	Pulse Out	-	-	6, 8	4	
		1-5+	-	-	-	42	-	-	-	-	-	-	-	-	-								
		1+7+	-	-	-	38	-	-	-	-	-	-	38	-	-	-							
		1-7-	-	-	-	36	-	-	-	-	-	-	36	-	-	-							


Pins not listed are left open.

MC902 • MC802

Available in TO-99 Metal Can, Add "G" Suffix




This flip-flop is formed by internally cross-coupling two basic RTL NOR gates.



R	S	Q^{n+1}	Q^n
0	0		Q^n
0	1	1	
1	0	0	
1	1	0	

SWITCHING TIME TEST CIRCUIT AND WAVEFORM



ELECTRICAL CHARACTERISTICS

		TEST VOLTAGE VALUES (Volts)				
		V _{in}	V _{on}	V _{BOT}	V _{off}	V _{CC}
MC902	-55°C	1.014	1.014	1.50	0.710	3.00
	+25°C	0.844	0.815	1.50	0.565	3.00
	+125°C	0.874	0.874	1.50	0.320	3.00
MC802	0°C	0.909	0.909	1.50	0.574	3.00
	+25°C	0.844	0.844	1.50	0.554	3.00
	+100°C	0.710	0.710	1.50	0.370	3.00

Characteristic	Symbol	Pin Under Test	MC902 Test Limits							MC802 Test Limits							TEST VOLTAGE APPLIED TO PINS LISTED BELOW:					Gnd
			-55°C		+25°C		+125°C		Unit	0°C		+25°C		+100°C		Unit	V _{in}	V _{on}	V _{BOT}	V _{off}	V _{CC}	
			Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	
Input Current	I _{in}	1 3	-	495	-	435	-	470	μA _{dc}	-	504	-	450	-	450	μA _{dc}	1 3	-	5 7	-	8 8	4 4
Output Current	I _{A4} I _{A4}	5 7	1.98	-	2.19	-	1.88	-	mA _{dc}	2.02	-	2.05	-	1.80	-	mA _{dc}	-	5 7	1 3	3 1	8 8	4 4
Output Voltage	V _{out}	5 5 7 7	-	710	-	300	-	320	mV _{dc}	-	574	-	400	-	370	mV _{dc}	-	3 7 1 5	1 3 -	-	8 ↓	4 ↓
Saturation Voltage	V _{CE(sat)}	5 5 7 7	-	200	-	210	-	280	mV _{dc}	-	290	-	260	-	340	mV _{dc}	-	-	1,3 - 1,3 -	-	8 ↓	4 4,5 † 4 4,7 †
Switching Time	t	1+7- 1-7+	-	-	-	20 30	-	-	ns ns	-	-	-	20 30	-	-	ns ns	Pulse In 1 1	Pulse Out 7 7	-	-	8 8	4 4



Pins 2 and 6 omitted. Other pins not listed are left open. † Silicon Diode to Ground

MC903 • MC803

Available in TO-99 Metal Can, Add "G" Suffix.

Available in TO-91 Flat Package, Add "F" Suffix.


Provides the positive logic NOR function. Individual gate elements may be paralleled or used with other logic elements for increasing the number of inputs (subject to loading rules).



PIN CONNECTIONS

SCHEMATIC	a	b	c	d	e	f	g	h
G PACKAGE (TO-99)	1	2	3	4	—	6	—	8
F PACKAGE (TO-91)	2	3	4	5	7	8	9	10

SWITCHING TIME TEST CIRCUIT AND WAVEFORM



ELECTRICAL CHARACTERISTICS


Characteristic	Symbol	Pin Under Test	TEST VOLTAGE VALUES (Volts)																Gnd			
			@Test Temperature																			
			-55°C		+25°C		+125°C		0°C		+25°C		+100°C		V _{in}	V _{on}	V _{BOT}	V _{off}		V _{CC}		
			Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit	V _{in}	V _{on}	V _{BOT}		V _{off}	V _{CC}	
Input Current	I _{In}	a b c	-	495	-	435	-	470	μA _{dc}	-	504	-	450	-	450	μA _{dc}	a b c	-	b, c a, c a, b	-	h ↓	d ↓
Output Current	I _{A5}	f	2.47	-	2.54	-	2.35	-	mA _{dc}	2.52	-	2.38	-	2.25	-	mA _{dc}	-	f	-	a, b, c	h	d
Output Leakage Current	I _{CEX}	f	-	100	-	218	-	235	μA _{dc}	-	100	-	225	-	225	μA _{dc}	f	-	-	a, b, c	-	d
Output Voltage	V _{out}	f ↓	-	710	-	300	-	320	mV _{dc}	-	574	-	400	-	370	mV _{dc}	-	a b c	-	-	h ↓	d ↓
Saturation Voltage	V _{CE(sat)}	f ↓	-	200	-	210	-	280	mV _{dc}	-	290	-	260	-	340	mV _{dc}	-	-	a b c	-	h ↓	d ↓
Switching Time	t	b-f- b-f+	-	-	-	20	-	-	ns	-	-	-	20	-	-	ns	Pulse In b b	Pulse Out f f	-	-	h h	d d

Pins not listed are left open


Pins e and g omitted

TYPICAL CURVES


SWITCHING CHARACTERISTICS




OUTPUT VOLTAGE




CURRENT



NOISE THRESHOLD



TEST CIRCUIT FOR NOISE THRESHOLD MEASUREMENTS




NOTE: V_{CC} and ground connections made to all devices
 UNIT 1 - Negative dc voltage with respect to ground applied to pin d.
 UNIT 2 - Positive dc voltage with respect to ground applied to pin d.

MC904 • MC804


Available in TO-99 metal can, add "G" suffix.
 Available in TO-91 flat package, add "F" suffix.

This half-adder device can be used to supply the SUM and CARRY operations on two input signals. If the inputs are applied to pins a and b, and their complements to pins c and e, the SUM of the inputs appears on pin g while the CARRY appears on pin f.




PIN CONNECTIONS

SCHEMATIC	a	b	c	d	e	f	g	h
G PACKAGE (TO-99)	1	2	3	4	5	6	7	8
F PACKAGE (TO-91)	2	3	4	5	7	8	9	10



SWITCHING TIME TEST CIRCUITS AND WAVEFORMS



ELECTRICAL CHARACTERISTICS

		TEST VOLTAGE VALUES (Volts)				
		V _{in}	V _{on}	V _{BOT}	V _{off}	V _{CC}
MC904	-55°C	1.014	1.014	1.50	0.710	3.00
	+25°C	0.844	0.815	1.50	0.565	3.00
	+125°C	0.674	0.674	1.50	0.320	3.00
MC804	0°C	0.909	0.909	1.50	0.574	3.00
	+25°C	0.844	0.844	1.50	0.554	3.00
	+100°C	0.710	0.710	1.50	0.370	3.00



Characteristic	Symbol	Pin Under Test	MC904 Test Limits						MC804 Test Limits						TEST VOLTAGE APPLIED TO PINS LISTED BELOW:					Gnd		
			-55°C		+25°C		+125°C		0°C		+25°C		+100°C		V _{in}	V _{on}	V _{BOT}	V _{off}	V _{CC}			
			Min	Max	Min	Max	Min	Max	Unit	Min	Max	Min	Max	Unit								
Input Current	I _{in}	a	-	495	-	435	-	470	μA _{dc}	-	504	-	450	-	450	μA _{dc}	a	-	b	-	h	d
		b	-	↓	-	↓	-	↓	↓	-	↓	-	↓	-	↓	↓	b	-	a	-	↓	↓
		c	-	↓	-	↓	-	↓	↓	-	↓	-	↓	-	↓	↓	c	-	e	-	↓	↓
		e	-	↓	-	↓	-	↓	↓	-	↓	-	↓	-	↓	↓	e	-	e	-	↓	↓
Output Current	I _{A4} I _{A5} I _{A5}	f	1.98	-	2.19	-	1.88	-	mA _{dc}	2.02	-	2.05	-	1.80	-	mA _{dc}	-	f	-	c, e	h	d
		g	2.47	-	2.54	-	2.35	-	↓	2.52	-	2.38	-	2.25	-	↓	-	a, c, g	-	-	↓	↓
		g	2.47	-	2.54	-	2.35	-	↓	2.52	-	2.38	-	2.25	-	↓	-	b, e, g	-	-	↓	↓
Output Voltage	V _{out}	f	-	710	-	300	-	320	mV _{dc}	-	574	-	400	-	370	mV _{dc}	-	c	-	-	h	d
		f	-	↓	-	↓	-	↓	↓	-	↓	-	↓	-	↓	↓	-	e	-	-	↓	↓
		g	-	↓	-	↓	-	↓	↓	-	↓	-	↓	-	↓	↓	-	f	a, b	-	↓	↓
Saturation Voltage	V _{CE(sat)}	f	-	200	-	210	-	280	mV _{dc}	-	290	-	260	-	340	mV _{dc}	-	-	c	-	h	d
		f	-	↓	-	↓	-	↓	↓	-	↓	-	↓	-	↓	↓	-	e	-	-	↓	↓
		g	-	↓	-	↓	-	↓	↓	-	↓	-	↓	-	↓	↓	-	a, b	c, e	-	↓	↓
		g	-	↓	-	↓	-	↓	↓	-	↓	-	↓	-	↓	↓	-	c, e	a, b	-	↓	↓
Switching Time	t	a+g+	-	-	-	36	-	-	ns	-	-	-	36	-	-	ns	Pulse In	Pulse Out	-	-	h	d
		a-g-	-	-	-	36	-	-	↓	-	-	-	36	-	-	↓	a	g	-	-	↓	↓
		c+f-	-	-	-	20	-	-	↓	-	-	-	20	-	-	↓	a	g	-	-	↓	↓
		c-f+	-	-	-	30	-	-	↓	-	-	-	30	-	-	↓	c	f	-	-	↓	↓

Pins not listed are left open.

MC905 • MC805





Available in TO-99 metal can, add "G" suffix.
 Available in TO-91 flat package, add "F" suffix.

This half-shift register is a bistable storage element with a built-in inverter for the gating signal. Information coming in on pins a and c will be transferred to pins g and e when the gating signal, pin b, goes low. If all three inputs, a, b, and c, are low, the outputs, g and e, will both be low.



PIN CONNECTIONS								
SCHEMATIC	a	b	c	d	e	f	g	h
G PACKAGE (TO-99)	1	2	3	4	5	6	7	8
F PACKAGE (TO-91)	2	3	4	5	7	8	9	10

SWITCHING TIME TEST CIRCUITS AND WAVEFORMS



ELECTRICAL CHARACTERISTICS

MC905, MC805 (continued)

@Test Temperature
 MC905 { -55°C
 +25°C
 +125°C
 0°C
 MC805 { +25°C
 +100°C





TEST VOLTAGE VALUES (Volts)				
V _{in}	V _{on}	V _{BOT}	V _{off}	V _{CC}
1.014	1.014	1.50	0.710	3.00
0.844	0.815	1.50	0.565	3.00
0.674	0.674	1.50	0.320	3.00
0.909	0.909	1.50	0.574	3.00
0.844	0.844	1.50	0.554	3.00
0.710	0.710	1.50	0.370	3.00

Characteristic	Symbol	Pin Under Test	MC905 Test Limits							MC805 Test Limits						TEST VOLTAGE APPLIED TO PINS LISTED BELOW:					Gnd		
			-55°C		+25°C		+125°C			0°C		+25°C		+100°C		V _{in}	V _{on}	V _{BOT}	V _{off}	V _{CC}			
			Min	Max	Min	Max	Min	Max	Unit	Min	Max	Min	Max	Min	Max							Unit	
Input Current	I _{In}	a	-	495	-	435	-	470	μA _{dc}	-	504	-	450	-	450	μA _{dc}	a	-	b	-	h	d	
	3 I _{In}	b	-	1480	-	1300	-	1410	↓	-	1510	-	1350	-	1350	↓	b	-	a, c	-	↓	↓	
	I _{In}	c	-	495	-	435	-	470	↓	-	504	-	450	-	450	↓	c	-	b	-	↓	↓	
Output Current	I _{A4}	e	1.98	-	2.19	-	1.88	-	mA _{dc}	2.02	-	2.05	-	1.80	-	mA _{dc}	-	b, e	-	-	h	d, g †	
	I _{A4}	e	1.98	-	2.19	-	1.88	-	↓	2.02	-	2.05	-	1.80	-	↓	-	c, e	-	-	↓	d	
	I _{A5}	f	2.47	-	2.54	-	2.35	-	↓	2.52	-	2.38	-	2.25	-	↓	-	f	-	b	-	d	
	I _{A4}	g	1.98	-	2.19	-	1.88	-	↓	2.02	-	2.05	-	1.80	-	↓	-	b, g	-	-	-	d, e †	
	I _{A4}	g	1.98	-	2.19	-	1.88	-	↓	2.02	-	2.05	-	1.80	-	↓	-	a, g	-	-	-	d	
Output Voltage	V _{out}	e	-	710	-	300	-	320	mV _{dc}	-	574	-	400	-	370	mV _{dc}	-	g	b, c	-	h	d	
		f	-	↓	-	↓	-	↓	↓	-	↓	-	↓	-	↓	↓	-	b	-	-	-	↓	
Saturation Voltage	V _{CE(sat)}	e	-	200	-	210	-	280	mV _{dc}	-	290	-	260	-	340	mV _{dc}	-	-	a, b, c	-	h	d, e †	
		e	-	↓	-	↓	-	↓	↓	-	↓	-	↓	-	↓	↓	-	-	b	-	b, c	-	d, g †
		f	-	↓	-	↓	-	↓	↓	-	↓	-	↓	-	↓	↓	-	-	-	-	-	-	d
		g	-	↓	-	↓	-	↓	↓	-	↓	-	↓	-	↓	↓	-	-	a, b, c	-	a, b	-	d, g †
		g	-	↓	-	↓	-	↓	↓	-	↓	-	↓	-	↓	↓	-	-	-	-	a, b	-	d, e
Switching Time	t	a+g+	-	-	-	40	-	-	ns	-	-	-	40	-	-	ns	a	g	-	-	h	d, e	
		a-g-	-	-	-	40	-	-	↓	-	-	-	40	-	-	↓	a	g	-	-	↓	d, e	
		b+f-	-	-	-	28	-	-	↓	-	-	-	28	-	-	↓	b	f	-	-	↓	d	
		b-f+	-	-	-	24	-	-	↓	-	-	-	24	-	-	↓	b	f	-	-	↓	d	



† Silicon Diode to Ground Pins not listed are left open.

TYPICAL CURVES



SWITCHING CHARACTERISTICS



INPUT CURRENT



AVAILABLE OUTPUT CURRENT





HALF-SHIFT REGISTERS
(WITHOUT INVERTER)

MRTL MC900/800 series

MC906 • MC806

Available in TO-99 Metal Can, Add "G" Suffix.
Available in TO-91 Flat Package, Add "F" Suffix.


This half-shift register is a bistable storage element. Information coming in on pins a and c will be transferred to pins g and e when the gating signal, pin b, goes low. If all three inputs, a, b, and c, are low, the outputs, g and e, will both be low.



PIN CONNECTIONS

SCHEMATIC	a	b	c	d	e	—	g	h
G PACKAGE (TO-99)	1	2	3	4	5	6	7	8
F PACKAGE (TO-91)	2	3	4	5	7	8	9	10

SWITCHING TIME TEST CIRCUIT AND WAVEFORM



ELECTRICAL CHARACTERISTICS

		TEST VOLTAGE VALUES (Volts)				
		V _{in}	V _{on}	V _{BOT}	V _{off}	V _{CC}
MC906	-55°C	1.014	1.014	1.50	0.710	3.00
	+25°C	0.844	0.815	1.50	0.565	3.00
	+125°C	0.674	0.674	1.50	0.320	3.00
MC806	0°C	0.909	0.909	1.50	0.574	3.00
	+25°C	0.844	0.844	1.50	0.554	3.00
	+100°C	0.710	0.710	1.50	0.370	3.00



Characteristic	Symbol	Pin Under Test	MC906 Test Limits							MC806 Test Limits							TEST VOLTAGE APPLIED TO PINS LISTED BELOW:					Gnd
			-55°C		+25°C		+125°C		Unit	0°C		+25°C		+100°C		Unit	V _{in}	V _{on}	V _{BOT}	V _{off}	V _{CC}	
			Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	
Input Current	I _{In}	a	-	495	-	435	-	470	μA _{dc}	-	504	-	450	-	450	μA _{dc}	a	-	b	-	h	d
	2 I _{In}	b	-	990	-	870	-	940	↓	-	1010	-	900	-	900	↓	b	-	a, c	-	h	↓
	I _{In}	c	-	495	-	435	-	470	↓	-	504	-	450	-	450	↓	c	-	b	-	h	↓
Output Current	I _{A4}	e	1.98	-	2.19	-	1.88	-	mA _{dc}	2.02	-	2.05	-	1.80	-	mA _{dc}	-	b, e	-	-	h	d, g †
		e	↓	-	↓	-	↓	-	↓	-	↓	-	↓	-	↓	-	c, e	-	-	-	h	d
		g	↓	-	↓	-	↓	-	↓	-	↓	-	↓	-	↓	-	a, g	-	-	-	h	d, e †
Output Voltage	V _{out}	e	-	710	-	300	-	320	mV _{dc}	-	574	-	400	-	370	mV _{dc}	-	g	b, c	-	h	d
		g	-	710	-	300	-	320	mV _{dc}	-	574	-	400	-	370	mV _{dc}	-	e	a, b	-	h	d
Saturation Voltage	V _{CE(sat)}	e	-	200	-	210	-	280	mV _{dc}	-	290	-	260	-	340	mV _{dc}	-	-	a, b, c	-	h	d, e †
		e	-	↓	-	↓	-	↓	↓	-	↓	-	↓	-	↓	↓	-	-	b, c	-	h	d, g †
		g	-	↓	-	↓	-	↓	↓	-	↓	-	↓	-	↓	↓	-	-	a, b, c	-	h	d, g †
Switching Time	t	a+g+	-	-	-	40	-	-	ns	-	-	-	40	-	-	ns	Pulse In	Pulse Out	-	-	h	d, e
		a-g-	-	-	-	40	-	-	ns	-	-	-	40	-	-	ns	a	g	-	-	h	d, e

† Silicon Diode to Ground
Pins not listed are left open.

MC907 • MC807

Available in TO-99 Metal Can, Add "G" Suffix.
 Available in TO-91 Flat Package, Add "F" Suffix.


Provides positive logic NOR function. Individual gate elements may be paralleled or used with other logic elements for increasing the number of inputs (subject to loading rules).



PIN CONNECTIONS

SCHEMATIC	a	b	c	d	e	f	-	h
G PACKAGE (TO-99)	1	2	3	4	5	6	7	8
F PACKAGE (TO-91)	2	3	4	5	7	8	9	10

SWITCHING TIME TEST CIRCUIT AND WAVEFORM



ELECTRICAL CHARACTERISTICS

		TEST VOLTAGE VALUES (Volts)				
@Test Temperature		V _{in}	V _{on}	V _{BOT}	V _{off}	V _{CC}
MC907	-55°C	1.014	1.014	1.50	0.710	3.00
	+25°C	0.844	0.815	1.50	0.565	3.00
	+125°C	0.674	0.674	1.50	0.320	3.00
MC807	0°C	0.909	0.909	1.50	0.574	3.00
	+25°C	0.844	0.844	1.50	0.554	3.00
	+100°C	0.710	0.710	1.50	0.370	3.00



Characteristic	Symbol	Pin Under Test	MC907 Test Limits							MC807 Test Limits							TEST VOLTAGE APPLIED TO PINS LISTED BELOW:					
			-55°C		+25°C		+125°C		Unit	0°C		+25°C		+100°C		Unit	V _{in}	V _{on}	V _{BOT}	V _{off}	V _{CC}	Gnd
			Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max							
Input Current	I _{in}	a b c e	-	495	-	435	-	470	μA _{dc}	-	504	-	450	-	450	μA _{dc}	a b c e	-	b, c, e a, c, e a, b, e	-	h	d
Output Current	I _{A5}	f	2.47	-	2.54	-	2.35	-	mA _{dc}	2.52	-	2.38	-	2.25	-	mA _{dc}	-	f	-	a, b, c, e	h	d
Output Leakage Current	I _{CEX}	f	-	100	-	218	-	235	μA _{dc}	-	100	-	225	-	225	μA _{dc}	f	-	-	a, b, c, e	-	d
Output Voltage	V _{out}	f	-	710	-	300	-	320	mV _{dc}	-	574	-	400	-	370	mV _{dc}	-	a b c e	-	-	h	d
Saturation Voltage	V _{CE(sat)}	f	-	200	-	210	-	280	mV _{dc}	-	290	-	260	-	340	mV _{dc}	-	-	a b c e	-	h	d
Switching Time	t	b+f- b-f+	-	-	-	20 28	-	-	ns ns	-	-	-	20 28	-	-	ns ns	Pulse In	Pulse Out	-	-	h h	d d

Pins not listed are left open.

MC914 • MC814

Available in TO-99 Metal Can, Add "G" Suffix.
 Available in TO-91 Flat Package, Add "F" Suffix.


Two 2-input positive logic NOR gates in a single package may be used independently, paralleled for increasing the number of inputs (subject to loading rules), or cross-connected to form bistable elements.



PIN CONNECTIONS

SCHEMATIC	a	b	c	d	e	f	g	h
G PACKAGE (TO-99)	1	2	3	4	5	6	7	8
F PACKAGE (TO-91)	2	3	4	5	7	8	9	10

SWITCHING TIME TEST CIRCUIT AND WAVEFORM



ELECTRICAL CHARACTERISTICS

Test procedures are shown for one gate only.
Other gates are tested in the same manner.

		TEST VOLTAGE VALUES (Volts)				
		V _{in}	V _{on}	V _{BOT}	V _{off}	V _{CC}
MC914	-55°C	1.014	1.014	1.50	0.710	3.00
	+25°C	0.844	0.815	1.50	0.565	3.00
	+125°C	0.674	0.674	1.50	0.320	3.00
MC814	0°C	0.909	0.909	1.50	0.574	3.00
	+25°C	0.844	0.844	1.50	0.554	3.00
	+100°C	0.710	0.710	1.50	0.370	3.00



Characteristic	Symbol	Pin Under Test	MC914 Test Limits							MC814 Test Limits						TEST VOLTAGE APPLIED TO PINS LISTED BELOW:					Gnd	
			-55°C		+25°C		+125°C			0°C		+25°C		+100°C		V _{in}	V _{on}	V _{BOT}	V _{off}	V _{CC}		
			Min	Max	Min	Max	Min	Max	Unit	Min	Max	Min	Max	Min	Max							Unit
Input Current	I _{in}	a b	- -	495 495	- -	435 435	- -	470 470	μA _{dc} μA _{dc}	- -	504 504	- -	450 450	- -	450 450	μA _{dc} μA _{dc}	a b	- -	b a	- -	h h	d d
Output Current	I _{A5}	g	2.47	-	2.54	-	2.35	-	mA _{dc}	2.52	-	2.38	-	2.25	-	mA _{dc}	-	g	-	a, b	h	d
Output Leakage Current	I _{CEX}	g	-	100	-	218	-	235	μA _{dc}	-	100	-	225	-	225	μA _{dc}	g	-	-	a, b	-	d
Output Voltage	V _{out}	g g	- -	710 710	- -	300 300	- -	320 320	mV _{dc} mV _{dc}	- -	574 574	- -	400 400	- -	370 370	mV _{dc} mV _{dc}	- -	a b	- -	- -	h h	d d
Saturation Voltage	V _{CE(sat)}	g g	- -	200 200	- -	210 210	- -	280 280	mV _{dc} mV _{dc}	- -	290 290	- -	260 260	- -	340 340	mV _{dc} mV _{dc}	- -	- -	a b	- -	h h	d d
Switching Time	t	a+g- a-g+	- -	- -	- -	20 28	- -	- -	ns ns	- -	- -	- -	20 28	- -	- -	ns ns	Pulse In a a	Pulse Out g g	- -	- -	h h	d d

Ground inputs of gate not under test. Other pins not listed are left open.

MC915 • MC815


Available in TO-100 Metal Can, Add "G" Suffix.
 Available in TO-91 Flat Package, Add "F" Suffix.

Two 3-input positive logic NOR gates in a single package may be used independently, paralleled for increasing the number of inputs (subject to loading rules), or cross-connected to form bistable elements.



"F" PACKAGE AND "G" PACKAGE
 PIN-OUTS ARE THE SAME

SWITCHING TIMES TEST CIRCUIT AND WAVEFORMS



ELECTRICAL CHARACTERISTICS

Test procedures are shown for one gate only.
Other gates are tested in the same manner.


@Test Temperature	TEST VOLTAGE VALUES (Volts)					
	V _{in}	V _{on}	V _{BOT}	V _{off}	V _{CC}	
MC915	-55°C	1.014	1.014	1.50	0.710	3.00
	+25°C	0.844	0.815	1.50	0.565	3.00
	+125°C	0.674	0.674	1.50	0.320	3.00
MC815	0°C	0.909	0.909	1.50	0.574	3.00
	+25°C	0.844	0.844	1.50	0.554	3.00
	+100°C	0.710	0.710	1.50	0.370	3.00

Characteristic	Symbol	Pin Under Test	MC915 Test Limits							MC815 Test Limits						TEST VOLTAGE APPLIED TO PINS LISTED BELOW:					Gnd	
			-55°C		+25°C		+125°C		Unit	0°C		+25°C		+100°C		Unit	V _{in}	V _{on}	V _{BOT}	V _{off}		V _{CC}
			Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max		Min	Max	Unit	V _{in}		V _{on}
Input Current	I _{in}	1 2 3	-	495	-	435	-	470	μA _{dc}	-	504	-	450	-	450	μA _{dc}	1 2 3	-	2, 3 1, 3 1, 2	-	10	5
Output Current	I _{A5}	4	2.47	-	2.54	-	2.35	-	mA _{dc}	2.52	-	2.38	-	2.25	-	mA _{dc}	-	4	-	1, 2, 3	10	5
Output Leakage Current	I _{CEX}	4	-	100	-	218	-	235	μA _{dc}	-	100	-	225	-	225	μA _{dc}	4	-	-	1, 2, 3	-	5
Output Voltage	V _{out}	4 ↓	-	710	-	300	-	320	mV _{dc}	-	574	-	400	-	370	mV _{dc}	-	1 2 3	-	-	10	5
Saturation Voltage	V _{CE(sat)}	4 ↓	-	200	-	210	-	280	mV _{dc}	-	290	-	260	-	340	mV _{dc}	-	-	1 2 3	-	10	5
Switching Time	t	2+4- 2-4+	-	-	-	20	-	-	ns	-	-	-	20	-	-	ns	Pulse In	Pulse Out	-	-	10	5
			-	-	-	28	-	-	ns	-	-	28	-	-	ns	2			4	-	-	10

Ground inputs of gate not under test. Other pins not listed are left open.

MC916 • MC816

Available in TO-99 Metal Can, Add "G" Suffix
 Available in TO-91 Flat Package, Add "F" Suffix



J-K flip-flop with a direct clear input in addition to the clocked input.

CLOCKED INPUT OPERATION ①

t_n ②		t_{n+1} ②	
S	C	Q	\bar{Q}
1	1	Q_n ③	\bar{Q}_n
1	0	1	0
0	1	0	1
0	0	\bar{Q}_n	Q_n ③

① Direct input (C_D) must be low.
 ② The time period prior to the negative transition of the clock pulse is denoted t_n and the time period subsequent to this transition is denoted t_{n+1} .
 ③ Q_n is the state of the Q output in the time period t_n .

PIN CONNECTIONS

SCHEMATIC	a	b	c	d	e	f	g	h
G PACKAGE (TO-99)	1	2	3	4	5	6	7	8
F PACKAGE (TO-91)	2	3	4	5	7	8	9	10

ELECTRICAL CHARACTERISTICS

	@Test Temperature	TEST VOLTAGE VALUES (Volts)				
		V _{in}	V _{on}	V _{BOT}	V _{off}	V _{CC}
MC916	-55°C	1.014	1.014	1.50	0.710	3.00
	+25°C	0.844	0.815	1.50	0.565	3.00
	+125°C	0.674	0.674	1.50	0.320	3.00
MC816	0°C	0.909	0.909	1.50	0.574	3.00
	+25°C	0.844	0.844	1.50	0.554	3.00
	+100°C	0.710	0.710	1.50	0.370	3.00

Characteristic	Symbol	Pin Under Test	MC916 Test Limits						MC816 Test Limits						TEST VOLTAGE APPLIED TO PINS LISTED BELOW:					Gnd		
			-55°C		+25°C		+125°C		0°C		+25°C		+100°C		V _{in}	V _{on}	V _{BOT}	V _{off}	V _{CC}			
			Min	Max	Min	Max	Min	Max	Unit	Min	Max	Min	Max	Unit								
Input Current	I _{in} 2 I _{in} I _{in}	a b c f	- - - -	495 990 495 495	- - - -	435 870 435 435	- - - -	470 940 470 470	μA _{dc} ↓ ↓ ↓	- - - -	504 1010 504 504	- - - -	450 900 450 450	- - - -	450 900 450 450	μA _{dc} ↓ ↓ ↓	a b c f	- - - -	e a, c, g g e	- - - -	h ↓ ↓ ↓	d ↓ ↓ ↓
Output Current	I _{A3}	e e g	1.48 ↓ -	- - -	1.52 ↓ -	- - -	1.41 ↓ -	- - -	mA _{dc} ↓ ↓	1.51 ↓ -	- - -	1.43 ↓ -	- - -	1.35 ↓ -	- - -	mA _{dc} ↓ ↓	- - -	e e, f g	a, f a c	- - -	h ↓ ↓	d d d, e †
Output Voltage	V _{out}	g g † g † g † §	- - - -	710 ↓ -	- - -	300 ↓ -	- - -	320 ↓ -	mV _{dc} ↓ ↓ ↓	- - - -	574 ↓ -	- - -	400 ↓ -	- - -	370 ↓ -	mV _{dc} ↓ ↓ ↓	- - - -	f a, c c	- - -	a a, c	h ↓ ↓	d, e d, f
Saturation Voltage	V _{CE(sat)}	e g g	- - -	200 ↓ -	- - -	210 ↓ -	- - -	280 ↓ -	mV _{dc} ↓ ↓	- - -	290 ↓ -	- - -	260 ↓ -	- - -	340 ↓ -	mV _{dc} ↓ ↓	- - -	- - -	f f	h ↓ ↓	d, e † d, e d, g †	
Turn-On Voltage	V _{on}	g † § g † § g † #*	1014 ↓ -	- - -	815 ↓ -	- - -	674 ↓ -	- - -	mV _{dc} ↓ ↓	909 ↓ -	- - -	844 ↓ -	- - -	710 ↓ -	- - -	mV _{dc} ↓ ↓	- - -	a, c a a	- - -	c c a, c	h ↓ ↓	d, f

† Silicon Diode to Ground

* MC916 pin g loaded by: 1.52 mA_{dc} (+25°C), MC816 pin g loaded by: 1.42 mA_{dc} (+25°C)
 1.48 mA_{dc} (-55°C) 1.51 mA_{dc} (0°C)
 1.41 mA_{dc} (+125°C) 1.35 mA_{dc} (+100°C)

Pins not listed are left open.

‡ Pin b = Clock pulse to pin b (see Figure 1).

§ Pin e = LOW } Set by a momentary ground prior to the application
 # Pin g = LOW } of the negative-going Clock Pulse.

MC916, MC816 (continued)

FIGURE 1 — CLOCK PULSE DEFINITION





FIGURE 2 — TOGGLE MODE TEST CIRCUIT



MC816		
T_A	V_L	V_H
25°C	0.554 V	0.894 V
0°C	0.574 V	0.959 V
100°C	0.370 V	0.760 V

MC916		
T_A	V_L	V_H
25°C	0.565 V	0.865 V
-55°C	0.710 V	1.064 V
125°C	0.320 V	0.724 V

All voltages $\pm 10 \text{ mV}$

SWITCHING TIME TEST CIRCUITS AND WAVEFORMS

FIGURE 3A — CLOCK-TO-OUTPUT PROPAGATION DELAY TIME




FIGURE 3B — SET-UP AND RELEASE TIME





FIGURE 3C — TEST CIRCUIT




SWITCHING TIMES

Test	Figure No.	Maximum
		Over Full Temperature Range (ns)
t_{r-o-}	3A, 3C	60
t_{r-o+}	3A, 3C	60
t_{r-o-}	3A, 3C	100
t_{r-o+}	3A, 3C	100
$t_{s=1}$	3B, 3C	50
$t_{c=1}$	3B, 3C	50
t_{r-s}	3B, 3C	50
t_{r-c}	3B, 3C	50
t_{cD-Q-}	4	50
t_{cD-Q+}	4	90

- Change of state occurs on trailing edge of clock pulse.
- With a high level on C_{in} and with the proper SET and CLEAR inputs for a low level at \bar{Q} , \bar{Q} will be high except for a short period after the negative-going edge of a clock pulse. \bar{Q} will go low for up to 50 ns, and then return to a high level within 100 ns after a negative clock transition.


FIGURE 4 — DIRECT CLEAR PROPAGATION DELAY TIME




TYPICAL CURVES

TYPICAL PROPAGATION DELAY TIME


$t_{r-\phi-}$ and $t_{r-\phi+}$




$t_{r-\phi-}$ and $t_{r-\phi+}$




$t_{c_0+\phi+}$ and $t_{c_0+\phi-}$




TOGGLE FREQUENCY VARIATIONS WITH FAN-OUT AND V_{CC}



VARIATIONS WITH V_{CC} AND TEMPERATURE





VARIATIONS WITH LOAD CAPACITANCE AND TEMPERATURE




MC924 • MC824

Available in TO-86 Flat Package, Add "F" Suffix.

This gate element consists of four 2-input positive logic NOR gate circuits in a single package. The gate circuits may be used independently, or connected together to form flip-flops or non-inverting gates.



SWITCHING TIMES TEST CIRCUIT AND WAVEFORMS



ELECTRICAL CHARACTERISTICS

Test procedures are shown for one gate only.
Other gates are tested in the same manner.

	@Test Temperature	TEST VOLTAGE VALUES (Volts)				
		V _{in}	V _{on}	V _{BOT}	V _{off}	V _{CC}
MC924	-55°C	1.014	1.014	1.50	0.710	3.00
	+25°C	0.844	0.815	1.50	0.565	3.00
	+125°C	0.674	0.674	1.50	0.320	3.00
MC824	0°C	0.909	0.909	1.50	0.574	3.00
	+25°C	0.844	0.844	1.50	0.554	3.00
	+100°C	0.710	0.710	1.50	0.370	3.00



Characteristic	Symbol	Pin Under Test	MC924 Test Limits							MC824 Test Limits							TEST VOLTAGE APPLIED TO PINS LISTED BELOW:					Gnd
			-55°C		+25°C		+125°C			0°C		+25°C		+100°C			V _{in}	V _{on}	V _{BOT}	V _{off}	V _{CC}	
			Min	Max	Min	Max	Min	Max	Unit	Min	Max	Min	Max	Min	Max	Unit						
Input Current	I _{in}	1 2	-	495	-	435	-	470	μA _{dc}	-	504	-	450	-	450	μA _{dc}	1 2	-	2 1	-	14 14	7 7
Output Current	I _{A5}	3	2.47	-	2.54	-	2.35	-	mA _{dc}	2.52	-	2.38	-	2.25	-	mA _{dc}	3	-	-	1,2	14	7
Output Leakage Current	I _{CEX}	3	-	100	-	218	-	235	μA _{dc}	-	100	-	225	-	225	μA _{dc}	-	3	-	1,2	-	7
Output Voltage	V _{out}	3 3	-	710	-	300	-	320	mV _{dc} mV _{dc}	-	574	-	400	-	370	mV _{dc} mV _{dc}	-	1 2	-	-	14 14	2,7 1,7
Saturation Voltage	V _{CE(sat)}	3 3	-	200	-	210	-	280	mV _{dc} mV _{dc}	-	290	-	260	-	340	mV _{dc} mV _{dc}	-	-	1 2	-	14 14	2,7 1,7
Switching Time	t	1+3- 1-3+	-	-	-	20 28	-	-	ns ns	-	-	-	20 28	-	-	ns ns	Pulse In 1	Pulse Out 3 3	-	-	14 14	2,7 2,7

Ground inputs of gates not under test. Other pins not listed are left open.


MC925 • MC825

Available in TO-86 Flat Package, Add "F" Suffix.

Two 4-input positive logic NOR gates in a single package may be used independently, paralleled for increasing the number of inputs (subject to loading rules), or cross-connected to form bistable elements.



SWITCHING TIMES TEST CIRCUIT AND WAVEFORMS



ELECTRICAL CHARACTERISTICS

Test procedures are shown for one gate only.
Other gates are tested in the same manner.

@Test Temperature	TEST VOLTAGE VALUES (Volts)					
	V _{in}	V _{on}	V _{BOT}	V _{off}	V _{CC}	
MC925	-55°C	1.014	1.014	1.50	0.710	3.00
	+25°C	0.844	0.815	1.50	0.565	3.00
	+125°C	0.674	0.674	1.50	0.320	3.00
MC825	0°C	0.909	0.909	1.50	0.574	3.00
	+25°C	0.844	0.844	1.50	0.554	3.00
	+100°C	0.710	0.710	1.50	0.370	3.00


Characteristic	Symbol	Pin Under Test	MC925 Test Limits						Unit	MC825 Test Limits						Unit	TEST VOLTAGE APPLIED TO PINS LISTED BELOW:					Gnd
			-55°C		+25°C		+125°C			0°C		+25°C		+100°C			V _{in}	V _{on}	V _{BOT}	V _{off}	V _{CC}	
			Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	
Input Current	I _{in}	2	-	495	-	435	-	470	μA _{dc}	-	504	-	450	-	450	μA _{dc}	2	-	3, 5, 6	-	14	7
		3	-	↓	-	↓	-	↓	↓	-	↓	-	↓	-	↓	↓	3	-	2, 5, 6	-	↓	↓
		5	-	↓	-	↓	-	↓	↓	-	↓	-	↓	-	↓	↓	5	-	2, 3, 6	-	↓	↓
		6	-	↓	-	↓	-	↓	↓	-	↓	-	↓	-	↓	↓	6	-	2, 3, 5	-	↓	↓
Output Current	I _{A5}	1	2.47	-	2.54	-	2.35	-	mA _{dc}	2.52	-	2.38	-	2.25	-	mA _{dc}	-	1	-	2, 3, 5, 6	14	7
Output Leakage Current	I _{CEX}	1	-	100	-	218	-	235	μA _{dc}	-	100	-	225	-	225	μA _{dc}	1	-	-	2, 3, 5, 6	-	7
Output Voltage	V _{out}	1	-	710	-	300	-	320	mV _{dc}	-	574	-	400	-	370	mV _{dc}	-	2	-	-	14	3, 5, 6, 7
		↓	-	↓	-	↓	-	↓	↓	-	↓	-	↓	-	↓	↓	-	3	-	-	↓	2, 5, 6, 7
		↓	-	↓	-	↓	-	↓	↓	-	↓	-	↓	-	↓	↓	-	5	-	-	↓	2, 3, 6, 7
		↓	-	↓	-	↓	-	↓	↓	-	↓	-	↓	-	↓	↓	-	6	-	-	↓	2, 3, 5, 7
Saturation Voltage	V _{CE(sat)}	1	-	200	-	210	-	280	mV _{dc}	-	290	-	260	-	340	mV _{dc}	-	-	2	-	14	3, 5, 6, 7
		↓	-	↓	-	↓	-	↓	↓	-	↓	-	↓	-	↓	↓	-	3	-	-	↓	2, 5, 6, 7
		↓	-	↓	-	↓	-	↓	↓	-	↓	-	↓	-	↓	↓	-	5	-	-	↓	2, 3, 6, 7
		↓	-	↓	-	↓	-	↓	↓	-	↓	-	↓	-	↓	↓	-	6	-	-	↓	2, 3, 5, 7
Switching Time	t	3-1-	-	-	-	20	-	-	ns	-	-	-	20	-	-	ns	Pulse In	Pulse Out	-	-	14	2, 5, 6, 7
		3-1+	-	-	-	28	-	-	ns	-	-	-	28	-	-	ns	3	1	-	-	14	2, 5, 6, 7

Ground inputs of gate not under test. Other pins not listed are left open.

MC926 • MC826

Available in TO-100 Metal Can, Add "G" Suffix
 Available in TO-91 Flat Package, Add "F" Suffix

J-K flip-flop with direct clear and direct set inputs in addition to the clocked inputs.



$t_{pd} = 35 \text{ ns typ}$
 $P_D = 130 \text{ mW typ (Only Clock Input High)}$
 $65 \text{ mW typ (Inputs Low)}$

DIRECT INPUT OPERATION ①


S_D	C_D	Q	\bar{Q}
0	0	②	③
1	0	1	0
0	1	0	1
1	1	0	0

CLOCKED INPUT OPERATION ④

t_n ④		t_{n+1} ④	
S	C	Q	\bar{Q}
1	1	Q_n ⑤	\bar{Q}_n
1	0	1	0
0	1	0	1
0	0	\bar{Q}_n	Q_n ⑤

- ① Clock (T) to remain unchanged.
- ② The output state will not change when the input state goes from $S_D = \bar{C}_D$ to $S_D = C_D = 0$. The output state cannot be predetermined in the case where the input goes from $S_D = C_D = 1$ to $S_D = C_D = 0$.
- ③ Direct inputs (C_D and S_D) must be low.
- ④ The time period prior to the negative transistor of the clock pulse is denoted t_n and the time period subsequent to this transition is denoted t_{n+1} .
- ⑤ Q_n is the state of the Q output in the time period t_n .

"F" PACKAGE AND "G" PACKAGE
 PIN-OUTS ARE THE SAME.



TYPICAL RESISTANCE VALUES

- R1 = 600 Ω
- R2 = 2 k Ω
- R3 = 640 Ω
- R4 = 300 Ω
- R5 = 550 Ω
- R6 = 900 Ω
- R7 = 700 Ω
- R8 = 3 k Ω

ELECTRICAL CHARACTERISTICS

		TEST VOLTAGE VALUES (Volts)				
		V _{in}	V _{on}	V _{BOT}	V _{off}	V _{CC}
MC926	-55°C	1.014	1.014	1.50	0.710	3.00
	+25°C	0.844	0.815	1.50	0.565	3.00
	+125°C	0.674	0.674	1.50	0.320	3.00
MC826	0°C	0.909	0.909	1.50	0.574	3.00
	+25°C	0.844	0.844	1.50	0.554	3.00
	+100°C	0.710	0.710	1.50	0.370	3.00

Characteristic	Symbol	Pin Under Test	MC926 Test Limits							MC826 Test Limits						TEST VOLTAGE APPLIED TO PINS LISTED BELOW:					Gnd	
			-55°C		+25°C		+125°C		Unit	0°C		+25°C		+100°C		Unit	V _{in}	V _{on}	V _{BOT}	V _{off}		V _{CC}
			Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max		Min	Max				
Input Current	I _{in}	1	-	495	-	435	-	470	μA _{dc}	-	504	-	450	-	450	μA _{dc}	1	-	-	-	10	5
	I _{in}	2	-	495	-	435	-	470	↓	-	504	-	450	-	450	↓	2	-	8	-	↓	↓
	2 I _{in}	3	-	990	-	870	-	940	↓	-	1010	-	900	-	900	↓	3	-	2, 4	-	↓	↓
	I _{in}	4	-	495	-	435	-	470	↓	-	504	-	450	-	450	↓	4	-	1	-	↓	↓
	I _{in}	8	-	495	-	435	-	470	↓	-	504	-	450	-	450	↓	8	-	-	-	↓	↓
Output Current	I _{A5}	7	2.47	-	2.54	-	2.35	-	mA _{dc}	2.52	-	2.38	-	2.25	-	mA _{dc}	-	7, 8	1	-	10	5
		9	2.47	-	2.54	-	2.35	-	mA _{dc}	2.52	-	2.38	-	2.25	-	mA _{dc}	-	1, 9	8	-	10	5
Saturation Voltage	V _{CE(sat)}	7	-	200	-	210	-	280	mV _{dc}	-	290	-	260	-	340	mV _{dc}	-	1	-	8	10	5
		7#†	-	↓	-	↓	-	↓	↓	-	↓	-	↓	-	↓	↓	-	2	-	4	↓	↓
		7#‡	-	↓	-	↓	-	↓	↓	-	↓	-	↓	-	↓	↓	-	-	-	2, 4	↓	↓
		7§†	-	↓	-	↓	-	↓	↓	-	↓	-	↓	-	↓	↓	-	2, 4	-	-	↓	↓
		9	-	↓	-	↓	-	↓	↓	-	↓	-	↓	-	↓	↓	-	8	-	1	↓	↓
		9§†	-	↓	-	↓	-	↓	↓	-	↓	-	↓	-	↓	↓	-	4	-	2	↓	↓
		9#†	-	↓	-	↓	-	↓	↓	-	↓	-	↓	-	↓	↓	-	2, 4	-	-	↓	↓
		9§†	-	↓	-	↓	-	↓	↓	-	↓	-	↓	-	↓	↓	-	-	-	2, 4	↓	↓

§ Pin 1 = High }
 # Pin 8 = High } Set by momentary application of V_{BOT} prior to the application of the negative going clock pulse.

† Pin 3 =

Pins not listed are left open.

MC926, MC826 (continued)

FIGURE 1 — CLOCK PULSE DEFINITION





FIGURE 2 — TOGGLE MODE TEST CIRCUIT



SWITCHING TIME TEST CIRCUITS AND WAVEFORMS

FIGURE 3A — CLOCK-TO-OUTPUT PROPAGATION DELAY TIME






FIGURE 3B — SET-UP AND RELEASE TIME



For definitions of set-up and release times, see General Information Section.

FIGURE 3C — TEST CIRCUIT




SWITCHING TIMES

Test	Figure No.	Over Full Temperature Range (ns)	
		Minimum	Maximum
t_{r-Q-}	3A, 3C	25#	90
t_{r-Q+}	3A, 3C	25#	90
t_{s+}	3A, 3C	25#	90
t_{s-}	3B, 3C	—	50
t_{s+}	3B, 3C	—	30
t_{s-}	3B, 3C	—	50
t_{c+}	3B, 3C	—	30
t_{c-}	3B, 3C	—	0*
t_{r-s+}	3B, 3C	—	+5*
t_{r-s-}	3B, 3C	—	0*
t_{r-c+}	3B, 3C	—	+5*
t_{r-c-}	3B, 3C	—	—
t_{c0+} or t_{c0-} to output -	4	—	90
t_{c0+} or t_{c0-} to output +	4	—	70

Lightly loaded * Negative switching time means the inputs can momentarily change before the clock pulse transition.

FIGURE 4 — DIRECT CLEAR PROPAGATION DELAY TIME





MC927 • MC827


Available in TO-100 Metal Can, Add "G" Suffix.

Available in TO-91 Flat Package, Add "F" Suffix.

Four individual circuits each perform the simple inversion function.



SWITCHING TIME TEST CIRCUIT AND WAVEFORM



ELECTRICAL CHARACTERISTICS

Test procedures are shown for one inverter only.
Other inverters are tested in the same manner.

		TEST VOLTAGE VALUES (Volts)				
		V _{in}	V _{on}	V _{BOT}	V _{off}	V _{CC}
MC927	-55°C	1.014	1.014	1.50	0.710	3.00
	+25°C	0.844	0.815	1.50	0.565	3.00
	+125°C	0.674	0.674	1.50	0.320	3.00
MC827	0°C	0.909	0.909	1.50	0.574	3.00
	+25°C	0.844	0.844	1.50	0.554	3.00
	+100°C	0.710	0.710	1.50	0.370	3.00

Characteristic	Symbol	Pin Under Test	MC927 Test Limits							MC827 Test Limits							TEST VOLTAGE APPLIED TO PINS LISTED BELOW:					Grd
			-55°C		+25°C		+125°C		Unit	0°C		+25°C		+100°C		Unit	V _{in}	V _{on}	V _{BOT}	V _{off}	V _{CC}	
			Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max		Min	Max	Min	Max		
Input Current	I _{in}	1*	-	495	-	435	-	470	μA _{dc}	-	504	-	450	-	450	μA _{dc}	1	-	*	-	10	5
Output Current	I _{A5}	6	2.47	-	2.54	-	2.35	-	mA _{dc}	2.52	-	2.38	-	2.25	-	mA _{dc}	-	6	-	4	10	5
Output Leakage Current	I _{CEX}	6	-	100	-	218	-	235	μA _{dc}	-	100	-	225	-	225	μA _{dc}	6	-	-	4	-	5
Output Voltage	V _{out}	6	-	710	-	300	-	320	mV _{dc}	-	574	-	400	-	370	mV _{dc}	-	4	1, 2, 3	-	10	5
Saturation Voltage	V _{CE(sat)}	6	-	200	-	210	-	280	mV _{dc}	-	290	-	260	-	340	mV _{dc}	-	-	1, 2, 3, 4	-	10	5
Switching Time	t	1+9- 1-9+	-	-	-	20	-	-	ns	-	-	-	20	-	-	ns	Pulse In	Pulse Out	-	-	10	5
			-	-	-	28	-	-	ns	-	-	-	28	-	-	ns						

* To simulate worse case conditions, the output of inverter under test is tied to the output of another inverter which has its input taken to V_{BOT}



Ground inputs of inverters not used in test.
Other pins not listed are left open

MC929 • MC829

Available in TO-99 Metal Can, Add "G" Suffix.

Available in TO-91 Flat Package, Add "F" Suffix.



Provides positive logic NOR function. Individual gates may be paralleled with other logic elements for increasing the number of inputs (subject to loading rules).



PIN CONNECTIONS

SCHEMATIC	a	b	c	d	e	f	g	h
G PACKAGE (TO-99)	1	2	3	4	5	6	7	8
F PACKAGE (TO-91)	2	3	4	5	7	8	9	10

SWITCHING TIME TEST CIRCUIT AND WAVEFORM



ELECTRICAL CHARACTERISTICS

Characteristic	Symbol	Pin Under Test	TEST VOLTAGE VALUES (Volts)												Gnd								
			MC929 Test Limits			MC829 Test Limits			TEST VOLTAGE APPLIED TO PINS LISTED BELOW:			V _{in}	V _{on}	V _{BOT}		V _{off}	V _{CC}						
			-55°C	+25°C	+125°C	0°C	+25°C	+100°C	Min	Max	Unit												
Input Current	I _{in}	a b c e f	-	495	-	435	-	470	μA _{dc}	-	504	-	450	-	450	μA _{dc}	a b c e f	-	-	b, c, e, f a, c, e, f a, b, e, f a, b, c, e, f	-	h	d
Output Current	I _{A5}	g	2.47	-	2.54	-	2.35	-	mA _{dc}	2.52	-	2.38	-	2.25	-	mA _{dc}	-	g	-	a, b, c, e, f	h	d	
Output Leakage Current	I _{CEX}	g	-	100	-	218	-	235	μA _{dc}	-	100	-	225	-	225	μA _{dc}	g	-	-	a, b, c, e, f	-	d	
Output Voltage	V _{out}	g	-	710	-	300	-	320	mV _{dc}	-	574	-	400	-	370	mV _{dc}	-	a b c e f	-	-	h	d	
Saturation Voltage	V _{CE(sat)}	g	-	200	-	210	-	280	mV _{dc}	-	290	-	260	-	340	mV _{dc}	-	-	a b c e f	-	h	d	
Switching Time	t	a+g- a-g+	-	-	-	20 28	-	-	ns ns	-	-	-	20 28	-	-	ns ns	Pulse In a a	Pulse Out g g	-	-	h h	a, c, d, e, f a, c, d, e, f	

Pins not listed are left open.

		TEST VOLTAGE VALUES (Volts)				
@Test Temperature		V _{in}	V _{on}	V _{BOT}	V _{off}	V _{CC}
MC929	-55°C	1.014	1.014	1.50	0.710	3.00
	+25°C	0.844	0.815	1.50	0.565	3.00
	+125°C	0.674	0.674	1.50	0.320	3.00
MC829	0°C	0.909	0.909	1.50	0.574	3.00
	+25°C	0.844	0.844	1.50	0.554	3.00
	+100°C	0.710	0.710	1.50	0.370	3.00

MC929, MC829 (continued)


QUAD EXCLUSIVE OR GATES

MRTL MC900/800 series

MC971 • MC871

Available in TO-86 flat package, add "F" suffix

Four gate arrays designed to provide the Exclusive OR function. The output is high only if one input is high and all other inputs are low.



ELECTRICAL CHARACTERISTICS


Test procedures are shown for only one gate. The other gates are tested in the same manner.

@Test Temperature	TEST VOLTAGE VALUES (Volts)					
	V _{in}	V _{on}	V _{BOY}	V _{off}	V _{CC}	
MC971	-55°C	1.014	1.014	1.50	0.710	3.00
	+25°C	0.844	0.815	1.50	0.565	3.00
MC871	+125°C	0.674	0.674	1.50	0.320	3.00
	0°C	0.909	0.909	1.50	0.574	3.00
	+25°C	0.844	0.844	1.50	0.554	3.00
	+100°C	0.710	0.710	1.50	0.370	3.00


Characteristic	Symbol	Pin Under Test	MC971 Test Limits								MC871 Test Limits								TEST VOLTAGE APPLIED TO PINS LISTED BELOW:					Gnd
			-55°C		+25°C		+125°C		Unit	0°C		+25°C		+100°C		Unit	V _{in}	V _{on}	V _{BOY}	V _{off}	V _{CC}			
			Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max		Min	Max	Min	Max				
Input Current	I _{in}	1 2	-	990	-	870	-	940	μA	-	1008	-	900	-	900	μA	1	-	2	-	14	7		
Output Current	I _{AS}	3	2.47	-	2.54	-	2.35	mA	2.52	-	2.38	-	2.25	-	2.38	mA	-	1.3	-	2	14	7		
Output Voltage	V _{out}	3	-	710	-	300	-	320	mV	-	574	-	400	-	370	mV	-	-	-	1.2	14	7		
Switching Time	t	1-3 1-3 2-3 2-3	-	-	-	40	-	-	ns	-	-	-	40	-	-	ns	Pulse In		Pulse Out		14	7		
																	1	2	3	-	-	-		
																	1	2	1	-	-	-		
																	2	-	-	1	-	-		
																	2	-	-	1	-	-		

Ground inputs of gates not under test. Other pins not listed are left open.

MC971, MC871 (continued)





SWITCHING TIMES TEST CIRCUIT AND WAVEFORMS



MC974 • MC874

Available in TO-99 metal can, add "G" suffix.

J-K flip-flop with a direct clear input in addition to the clocked inputs.



ELECTRICAL CHARACTERISTICS

Characteristic	Symbol	Pin Under Test	TEST VOLTAGE VALUES (Volts)															Gnd				
			MC974 Test Limits			MC874 Test Limits			TEST VOLTAGE APPLIED TO PINS LISTED BELOW:													
			Min	Max	Unit	Min	Max	Unit	V _{in}	V _{on}	V _{BOT}	V _{off}	V _{CC}									
Input Current	I _{in}	1	-	495	-	435	-	470	μA _{dc}	-	504	-	450	-	450	μA _{dc}	1	-	6	-	8	4
	I _{in} *	2	-	990	-	870	-	940	μA _{dc}	-	1008	-	900	-	900	μA _{dc}	2	-	1,3	-	-	-
	I _{in}	3 Δ	-	495	-	435	-	470	μA _{dc}	-	504	-	450	-	450	μA _{dc}	3	-	-	-	-	-
	I _{in}	6	-	495	-	435	-	470	μA _{dc}	-	504	-	450	-	450	μA _{dc}	6	-	-	-	-	-
Output Current	I _{A5}	5	2.47	-	2.54	-	2.35	-	mA _{dc}	2.52	-	2.38	-	2.25	-	mA _{dc}	-	5,6	-	-	8	4
		7 Δ	2.47	-	2.54	-	2.35	-	mA _{dc}	2.52	-	2.38	-	2.25	-	mA _{dc}	-	7	-	-	8	4
Saturation Voltage	V _{CE(sat)}	5 † §	-	200	-	210	-	280	mV _{dc}	-	290	-	260	-	340	mV _{dc}	-	1	-	3	8	4
		5 † §	-	-	-	-	-	-	mV _{dc}	-	-	-	-	-	-	mV _{dc}	-	-	-	1,3	-	-
		5 Δ §	-	-	-	-	-	-	mV _{dc}	-	-	-	-	-	-	mV _{dc}	-	1,3	-	-	-	-
		7 Δ	-	-	-	-	-	-	mV _{dc}	-	-	-	-	-	-	mV _{dc}	-	6	-	-	-	-
		7 † §	-	-	-	-	-	-	mV _{dc}	-	-	-	-	-	-	mV _{dc}	-	1,3	-	-	-	-
		7 Δ §	-	-	-	-	-	-	mV _{dc}	-	-	-	-	-	-	mV _{dc}	-	3	-	1	-	-
		7 Δ §	-	-	-	-	-	-	mV _{dc}	-	-	-	-	-	-	mV _{dc}	-	-	-	1,3	-	-

Pins not listed are left open.

Δ Preset the flip-flop by the following procedure:

- (1) Momentarily apply V_{BOT} to pin 6 to preclear flip-flop.
- (2) After V_{BOT} is removed from pin 6, ground pins 1 and 3.
- (3) Apply a negative-going clock pulse to pin 2 (see note §) while pins 1 and 3 are still grounded. This changes the state of the flip-flop to the SET condition.
- (4) Remove the grounds from pins 1 and 3, and proceed with the test.

† Momentarily apply V_{BOT} to pin 6 prior to the arrival of the negative-going clock pulse to effect a change of state.

§ Clock Pulse to pin 2.

@ Test Temperature

MC974

{ -55°C
+25°C
+125°C


MC874

{ 0°C
+25°C
+100°C

TEST VOLTAGE VALUES (Volts)				
V _{in}	V _{on}	V _{BOT}	V _{off}	V _{CC}
1.014	1.014	1.50	0.710	3.00
0.844	0.815	1.50	0.565	3.00
0.674	0.674	1.50	0.320	3.00
0.909	0.909	1.50	0.574	3.00
0.844	0.844	1.50	0.554	3.00
0.710	0.710	1.50	0.370	3.00

MC974, MC874 (continued)

FIGURE 1 — CLOCK PULSE DEFINITION




SEQUENCE OF EVENTS:

- A. Voltage applied to Clock pin is raised to V_H . t_r is not critical, however should be less than $1.0 \mu s$.
- B. Biases of all other inputs are applied. V_{CC} is applied with interruption throughout the testing.
- C. Apply momentary ground (when applicable).
- D. Clock pulse is allowed to fall to V_L . t_f must remain within 10 ns minimum and 100 ns maximum.
- E. Electrical measurements are read out. Load current overshoot must be limited to 10% or the flip-flop may be tripped and the wrong output conditions occur.

FIGURE 2 — TOGGLE MODE TEST CIRCUIT

$f = 8 \text{ MHz}$
 DUTY CYCLE = 25% to 75%
 $t_r, t_f \leq 10 \text{ ns}$



MC874		
T_A	V_L	V_H
25°C	0.554 V	0.894 V
0°C	0.574 V	0.959 V
100°C	0.370 V	0.760 V

MC974		
T_A	V_L	V_H
25°C	0.565 V	0.865 V
-55°C	0.710 V	1.064 V
125°C	0.320 V	0.724 V

All voltages $\pm 10 \text{ mV}$

SWITCHING TIME TEST CIRCUITS AND WAVEFORMS

FIGURE 3A — CLOCK-TO-OUTPUT PROPAGATION DELAY TIME






FIGURE 3B — SET-UP AND RELEASE TIME



For definitions of set-up and release times, see General Information Section.

FIGURE 3C — TEST CIRCUIT

$f = 1.0 \text{ MHz}$
 $1.0 \text{ ns} < \text{PW} < 200 \text{ ns}$
 DUTY CYCLE = 50%



CIRCUIT LOAD	C^*	R
Heavy	100 pF	90 Ω
Light	15 pF/450 Ω	

*Includes jig and probe capacitance


D = 1N3063 OR EQUIVALENT

SWITCHING TIMES

Test	Figure No.	Over Full Temperature Range (ns)	
		Minimum	Maximum
t_{r-Q-}	3A, 3C	25#	90
t_{r-Q+}	3A, 3C	25#	90
t_{s-Q+}	3A, 3C	25#	90
t_{s-Q-}	3A, 3C	25#	90
t_{s-T-}	3B, 3C	—	50
t_{s-T+}	3B, 3C	—	30
t_{c-T-}	3B, 3C	—	50
t_{c-T+}	3B, 3C	—	30
t_{r-S+}	3B, 3C	—	0*
t_{r-S-}	3B, 3C	—	+5*
t_{r-C+}	3B, 3C	—	0*
t_{r-C-}	3B, 3C	—	+5*
t_{C_D-Q-}	4	—	90
t_{C_D-Q+}	4	—	70

Lightly loaded * Negative switching time means the inputs can momentarily change before the clock pulse transition.

FIGURE 4 — DIRECT CLEAR PROPAGATION DELAY TIME



D = 1N3063 OR EQUIVALENT



DUAL HALF-ADDERS

MRTL MC900/800 series


MC975 • MC875

Available in TO-86 flat package, add "F" suffix.

A dual half-adder device contained in a single package. Each can be used to supply the SUM and CARRY operations on two input signals. For example, if the inputs are applied to pins 3 and 4, and their complements to pins 5 and 6, the SUM of the inputs appears on pin 2 while the CARRY appears on pin 1.



SWITCHING TIMES TEST CIRCUITS AND WAVEFORMS



ELECTRICAL CHARACTERISTICS

Test procedures are shown for one half-adder only.
The other half-adder is tested in the same manner.

		TEST VOLTAGE VALUES (Volts)				
		V _{in}	V _{on}	V _{BOT}	V _{off}	V _{CC}
MC975	-55°C	1.014	1.014	1.50	0.710	3.00
	+25°C	0.844	0.815	1.50	0.565	3.00
	+125°C	0.674	0.674	1.50	0.320	3.00
MC875	0°C	0.909	0.909	1.50	0.574	3.00
	+25°C	0.844	0.844	1.50	0.554	3.00
	+100°C	0.710	0.710	1.50	0.370	3.00

Characteristic	Symbol	Pin Under Test	MC975 Test Limits							MC875 Test Limits						TEST VOLTAGE APPLIED TO PINS LISTED BELOW:					Grd	
			-55°C		+25°C		+125°C		Unit	0°C		+25°C		+100°C		Unit	V _{in}	V _{on}	V _{BOT}	V _{off}		V _{CC}
			Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max							
Input Current	I _{in}	3 4 5 6	-	495	-	435	-	470	μAdc	-	504	-	450	-	450	μAdc	3 4 5 6	-	4 3 6 5	-	14	7
Output Current	I _{A4} I _{A5} I _{A5}	1 2 2	1.98 2.47 2.47	-	2.19 2.54 2.54	-	1.88 2.35 2.35	-	mAdc	2.02 2.52 2.52	-	2.05 2.38 2.38	-	1.80 2.25 2.25	-	mAdc	-	1 2, 3, 5 2, 4, 6	-	5, 6	14	7
Output Voltage	V _{out}	1 1 2	-	710	-	300	-	320	mVdc	-	574	-	400	-	370	mVdc	-	5 6 1	-	3, 4	14	7
Saturation Voltage	V _{CE(sat)}	1 1 2 2	-	200	-	210	-	280	mVdc	-	290	-	260	-	340	mVdc	-	-	5 6 3, 4 5, 6	-	14	7
Switching Time	t	6+1- 6-1+ 4+2+ 4-2-	-	-	-	20 30 36 36	-	-	ns	-	-	-	20 30 36 36	-	-	ns	Pulse In 6 6 4 4	Pulse Out 1 1 2 2	-	-	14	7 7 1, 7 1, 7

Ground input pins of half-adder not under test. Other pins not listed are left open.



DUAL HALF-SHIFT REGISTERS

MRTL MC900/800 series


MC983 • MC883

Available in TO-86 flat package, add "F" suffix.

Two half-shift registers in a single package, each having a built-in inverter for the gating signal. For example, information coming in on pins 4 and 6 will be transferred to pins 3 and 1 when the gating signal, pin 5, goes low. If all three inputs, 4, 5, and 6, are low, the outputs, 1 and 3, will both be low.



SWITCHING TIMES TEST CIRCUITS AND WAVEFORMS



ELECTRICAL CHARACTERISTICS

Test procedures are shown for one half-shift register only.
The other half-shift register is tested in the same manner.

		TEST VOLTAGE VALUES (Volts)				
@Test Temperature		V _{in}	V _{on}	V _{BOT}	V _{off}	V _{CC}
MC983	-55°C	1.014	1.014	1.50	0.710	3.00
	+25°C	0.844	0.815	1.50	0.565	3.00
	+125°C	0.674	0.674	1.50	0.320	3.00
MC883	0°C	0.909	0.909	1.50	0.574	3.00
	+25°C	0.844	0.844	1.50	0.554	3.00
	+100°C	0.710	0.710	1.50	0.370	3.00



Characteristic	Symbol	Pin Under Test	MC983 Test Limits								MC883 Test Limits						TEST VOLTAGE APPLIED TO PINS LISTED BELOW:					Grd
			-55°C		+25°C		+125°C		Unit	0°C		+25°C		+100°C		Unit	V _{in}	V _{on}	V _{BOT}	V _{off}	V _{CC}	
			Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	
Input Current	I _{in}	4	-	495	-	435	-	470	μAdc	-	504	-	450	-	450	μAdc	4	-	5	-	14	7
	3I _{in}	5	-	1485	-	1305	-	1410	↓	-	1512	-	1350	-	1350	↓	5	-	4, 6	-	↓	↓
	I _{in}	6	-	495	-	435	-	470	↓	-	504	-	450	-	450	↓	6	-	5	-	↓	↓
Output Current	IA4	1	1.98	-	2.19	-	1.88	-	mAdc	2.02	-	2.05	-	1.80	-	mAdc	-	1, 5	-	-	14	3*, 7
	IA4	1	1.98	-	2.19	-	1.88	-	↓	2.02	-	2.05	-	1.80	-	↓	-	1, 6	-	-	↓	7
	IA5	2	2.47	-	2.54	-	2.35	-	↓	2.52	-	2.38	-	2.25	-	↓	-	2	-	5	↓	7
	IA4	3	1.98	-	2.19	-	1.88	-	↓	2.02	-	2.05	-	1.80	-	↓	-	3, 5	-	-	↓	1*, 7
	IA4	3	1.98	-	2.19	-	1.88	-	↓	2.02	-	2.05	-	1.80	-	↓	-	3, 4	-	-	↓	7
Output Voltage	V _{out}	1	-	710	-	300	-	320	mVdc	-	574	-	400	-	370	mVdc	-	3	5, 6	-	14	7
		2	-	↓	-	↓	-	↓	↓	-	↓	-	↓	-	↓	↓	-	5	-	-	↓	↓
		3	-	↓	-	↓	-	↓	↓	-	↓	-	↓	-	↓	↓	-	1	4, 5	-	↓	↓
Saturation Voltage	V _{CE(sat)}	1	-	200	-	210	-	280	mVdc	-	290	-	260	-	340	mVdc	-	-	4, 5, 6	-	14	1*, 7
		1	-	↓	-	↓	-	↓	↓	-	↓	-	↓	-	↓	↓	-	-	-	5, 6	↓	2, 7
		2	-	↓	-	↓	-	↓	↓	-	↓	-	↓	-	↓	↓	-	-	5	-	↓	7
		3	-	↓	-	↓	-	↓	↓	-	↓	-	↓	-	↓	↓	-	-	4, 5, 6	-	↓	3*, 7
		3	-	↓	-	↓	-	↓	↓	-	↓	-	↓	-	↓	↓	-	-	-	5, 6	↓	1, 7
Switching Time	t	4+3+	-	-	-	40	-	-	ns	-	-	-	40	-	-	ns	-	-	-	-	14	1, 7
		4-3-	-	-	-	40	-	-	↓	-	-	-	40	-	-	↓	-	-	-	-	↓	1, 7
		5+2-	-	-	-	28	-	-	↓	-	-	-	28	-	-	↓	-	-	-	-	↓	7
		5-2+	-	-	-	24	-	-	↓	-	-	-	24	-	-	↓	-	-	-	-	↓	7

Ground input pins of half-shift register not under test. Other pins not listed are left open. *Momentary ground.

MC984 • MC884

Available in TO-86 flat package, add "F" suffix.

This bistable storage element consists of two half-shift registers in a single package. For example, information coming in on pins 4 and 6 will be transferred to pins 3 and 1 when the gating signal, pin 5, goes low. If all three inputs, 4, 5, and 6, are low, the outputs, 3 and 1, will both be low.



$$3 = \bar{1}(4 + 5)$$


$$1 = \bar{3}(6 + 5)$$

$$t_{pd} = 22 \text{ ns typ}$$

$$P_D = 75 \text{ mW typ}$$

NUMBER IN PARENTHESIS INDICATES
MRTL LOADING FACTOR.

SWITCHING TIMES TEST CIRCUIT AND WAVEFORMS



ELECTRICAL CHARACTERISTICS

Test procedures shown are for one half-shift register only.
The other half-shift register is tested in the same manner.

		TEST VOLTAGE VALUES (Volts)				
		V _{in}	V _{on}	V _{BOT}	V _{off}	V _{CC}
MC984	-55°C	1.014	1.014	1.50	0.710	3.00
	+25°C	0.844	0.815	1.50	0.565	3.00
	+125°C	0.674	0.674	1.50	0.320	3.00
MC884	0°C	0.909	0.909	1.50	0.574	3.00
	+25°C	0.844	0.844	1.50	0.554	3.00
	+100°C	0.710	0.710	1.50	0.370	3.00


Characteristic	Symbol	Pin Under Test	MC984 Test Limits							MC884 Test Limits							TEST VOLTAGE APPLIED TO PINS LISTED BELOW:					
			-55°C		+25°C		+125°C		Unit	0°C		+25°C		+100°C		Unit	V _{in}	V _{on}	V _{BOT}	V _{off}	V _{CC}	Grd
			Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max		Min	Max	Min	Max		
Input Current	I _{in}	4	-	495	-	435	-	470	μA _{dc}	-	504	-	450	-	450	μA _{dc}	4	-	5	-	14	7
	2I _{in}	5	-	990	-	870	-	940	↓	-	1008	-	900	-	900	↓	5	-	4, 6	-	↓	↓
	I _{in}	6	-	495	-	435	-	470	↓	-	504	-	450	-	450	↓	6	-	5	-	↓	↓
Output Current	I _{A4}	1	1.98	-	2.19	-	1.88	-	mA _{dc}	2.02	-	2.05	-	1.80	-	mA _{dc}	-	1, 5	-	-	14	3*, 7
		1	↓	-	↓	-	↓	-	↓	-	↓	-	↓	-	↓	-	-	1, 6	-	-	↓	7
		3	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	3, 5	-	-	↓	1*, 7
		3	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	3, 4	-	-	↓	7
Output Voltage	V _{out}	1	-	710	-	300	-	320	mV _{dc}	-	574	-	400	-	370	mV _{dc}	-	3	5, 6	-	14	7
		3	-	710	-	300	-	320	mV _{dc}	-	574	-	400	-	370	mV _{dc}	-	1	4, 5	-	14	7
Saturation Voltage	V _{CE}	1	-	200	-	210	-	280	mV _{dc}	-	290	-	260	-	340	mV _{dc}	-	-	4, 5, 6	-	14	1*, 7
		1	-	-	-	-	-	-	-	-	↓	-	-	-	-	-	-	-	5, 6	-	↓	3, 7
		3	-	-	-	-	-	-	-	-	↓	-	-	-	-	-	-	-	4, 5, 6	-	↓	3*, 7
		3	-	-	-	-	-	-	-	-	↓	-	-	-	-	-	-	-	4, 5	-	↓	1, 7
Switching Time	t	4+3+	-	-	-	40	-	-	ns	-	-	-	40	-	-	ns	Pulse In	Pulse Out	-	-	14	1, 7
		4-3-	-	-	-	40	-	-	ns	-	-	-	40	-	-	ns	4	3	-	-	14	1, 7

Ground input pins of half-shift register not under test. Other pins not listed are left open. *Momentary ground.


MC985 • MC885

Available in TO-86 flat package, add "F" suffix.

Four 2-input expanders housed in a single package increase the input capability of MRTL gates.



When an expander is added to a gate, subtract 0.4 load unit from the output of the gate for each expander circuit added.



ELECTRICAL CHARACTERISTICS

Test procedures are shown for one expander only.
Other expanders are tested in the same manner.

		TEST VOLTAGE VALUES					
		(Volts)					(Ohms)
@Test Temperature		V _{in}	V _{on}	V _{BOT}	V _{off}	V _{CC}	V _R *
MC985	-55°C	1.014	1.014	1.50	0.710	3.00	680
	+25°C	0.844	0.815	1.50	0.565	3.00	680
	+125°C	0.674	0.674	1.50	0.320	3.00	680
MC885	0°C	0.909	0.909	1.50	0.574	3.00	680
	+25°C	0.844	0.844	1.50	0.554	3.00	680
	+100°C	0.710	0.710	1.50	0.370	3.00	680

Characteristic	Symbol	Pin Under Test	MC985 Test Limits						MC885 Test Limits						TEST VOLTAGE APPLIED TO PINS LISTED BELOW:						Gnd		
			-55°C		+25°C		+125°C		0°C		+25°C		+100°C		V _{in}	V _{on}	V _{BOT}	V _{off}	V _{CC}	V _R *			
			Min	Max	Min	Max	Min	Max	Unit	Min	Max	Min	Max	Unit									
Input Current	I _{in}	1	-	495	-	435	-	470	μA _{dc}	-	504	-	450	-	450	μA _{dc}	1	-	2	-	14	3	7
		2	-	495	-	435	-	470	μA _{dc}	-	504	-	450	-	450	μA _{dc}	2	-	1	-	14	3	7
Output Leakage Current	I _{CEX}	3	-	100	-	218	-	235	μA _{dc}	-	100	-	225	-	225	μA _{dc}	3	-	-	1, 2	14	-	7
Output Voltage	V _{out}	3	-	710	-	300	-	320	mV _{dc}	-	574	-	400	-	370	mV _{dc}	-	1	-	-	14	3	2, 7
		3	-	710	-	300	-	320	mV _{dc}	-	574	-	400	-	370	mV _{dc}	-	2	-	-	14	3	1, 7
Saturation Voltage	V _{CE(sat)}	3	-	200	-	210	-	280	mV _{dc}	-	290	-	260	-	340	mV _{dc}	-	-	1	-	14	3	2, 7
		3	-	200	-	210	-	280	mV _{dc}	-	290	-	260	-	340	mV _{dc}	-	-	2	-	14	3	1, 7



Ground inputs of expanders not under test. Other pins not listed are left open.

* Resistor Value to V_{CC}

MC986 • MC886

Available in TO-86 flat package, add "F" suffix.

Two 4-input gate expanders housed in a single package may be used independently or combined. Each of these expanders increases the input capability of a standard MRTL gate by four.



ELECTRICAL CHARACTERISTICS

Test procedures are shown for one expander only.
The other expander is tested in the same manner.

		TEST VOLTAGE VALUES					
		(Volts)					(Ohms)
@Test Temperature		V _{in}	V _{on}	V _{BOT}	V _{off}	V _{CC}	V _R *
MC986	-55°C	1.014	1.014	1.50	0.710	3.00	680
	+25°C	0.844	0.815	1.50	0.565	3.00	680
	+125°C	0.674	0.674	1.50	0.320	3.00	680
MC886	0°C	0.909	0.909	1.50	0.574	3.00	680
	+25°C	0.844	0.844	1.50	0.554	3.00	680
	+100°C	0.710	0.710	1.50	0.370	3.00	680


Characteristic	Symbol	Pin Under Test	MC986 Test Limits							MC886 Test Limits							TEST VOLTAGE APPLIED TO PINS LISTED BELOW:							Gnd
			-55°C		+25°C		+125°C		Unit	0°C		+25°C		+100°C		Unit	V _{in}	V _{on}	V _{BOT}	V _{off}	V _{CC}	V _R *		
			Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max		
Input Current	I _{in}	2 3 5 6	-	495	-	435	-	470	μA _{dc}	-	504	-	450	-	450	μA _{dc}	2 3 5 6	-	3, 5, 6 2, 5, 6 2, 3, 6 2, 3, 5	-	14	1	7	
Output Leakage Current	I _{CEX}	1	-	100	-	218	-	235	μA _{dc}	-	100	-	225	-	225	μA _{dc}	1	-	-	2, 3, 5, 6	14	-	7	
Output Voltage	V _{out}	1	-	710	-	300	-	320	mV _{dc}	-	574	-	400	-	370	mV _{dc}	-	2 3 5 6	-	-	14	1	3, 5, 6, 7 2, 5, 6, 7 2, 3, 6, 7 2, 3, 5, 7	
Saturation Voltage	V _{CE(sat)}	1	-	200	-	210	-	280	mV _{dc}	-	290	-	260	-	340	mV _{dc}	-	-	2 3 5 6	-	14	1	3, 5, 6, 7 2, 5, 6, 7 2, 3, 6, 7 2, 3, 5, 7	

Ground inputs of expander not under test. Other pins not listed are left open.


* Resistor Value to V_{CC}.

MC988 • MC888

Available in TO-86 Flat Package, Add "F" Suffix.




Two 3-input positive logic NOR gates, each followed by an inverting and a non-inverting high fan-out amplifier, are provided in a single package. For each section, the output from each stage is available. If more than one output is used, however, the full loading factors cannot be employed since each output provides the drive for the succeeding stage.



Outputs 1, 2, or 3 may not be used simultaneously.
Outputs 11, 12, or 13 may not be used simultaneously.

SWITCHING TIME TEST CIRCUIT AND WAVEFORM



Test each output independently. For each test, use only the load associated with the output under test (pin 2 test uses the same load as pin 3 test). Outputs not under test should be left open.

ELECTRICAL CHARACTERISTICS

Test procedures are shown for one buffer only.
The other buffer is tested in the same manner.

		TEST VOLTAGE VALUES					
		(Volts)					(Ohms)
@ Test Temperature		V _{in}	V _{on}	V _{BOT}	V _{off}	V _{CC}	V _R ⁺
MC988	-55°C	1.014	1.014	1.50	0.710	3.00	680
	+25°C	0.844	0.815	1.50	0.565	3.00	680
	+125°C	0.674	0.674	1.50	0.320	3.00	680
MC888	0°C	0.909	0.909	1.50	0.574	3.00	680
	+25°C	0.844	0.844	1.50	0.554	3.00	680
	+100°C	0.710	0.710	1.50	0.370	3.00	680

Characteristic	Symbol	Pin Under Test	MC988 Test Limits						MC888 Test Limits						TEST VOLTAGE APPLIED TO PINS LISTED BELOW:							Gnd	
			-55°C		+25°C		+125°C		0°C		+25°C		+100°C		V _{in}	V _{on}	V _{BOT}	V _{off}	V _{CC}	V _R ⁺			
			Min	Max	Min	Max	Min	Max	Unit	Min	Max	Min	Max	Unit									
Input Current	I _{in}	4	-	495	-	435	-	470	μA _{dc}	-	504	-	450	-	450	μA _{dc}	4	-	5, 6	-	14	-	7
		5	-	↓	-	↓	-	↓	↓	-	↓	-	↓	↓	↓	↓	5, 6	-	↓	-	↓	↓	
		6	-	↓	-	↓	-	↓	↓	-	↓	-	↓	↓	↓	↓	4, 5	-	↓	-	↓	↓	
Output Current	I _{AB} I _{A5} I _{A3}	1	12.4	-	12.7	-	11.8	-	mA _{dc}	12.6	-	11.9	-	11.25	-	mA _{dc}	-	1	-	3	14	-	7, 11
		2	2.47	-	2.54	-	2.35	-	↓	2.52	-	2.38	-	2.25	-	↓	-	2	-	3	↓	-	7, 11
		3	1.48	-	1.52	-	1.41	-	↓	1.51	-	1.43	-	1.35	-	↓	-	3	-	4, 5, 6	↓	-	7
Output Voltage	V _{out}	1	-	710	-	300	-	320	mV _{dc}	-	574	-	400	-	370	mV _{dc}	-	3	-	-	14	1	4, 5, 6, 7, 11
		2	-	↓	-	↓	-	↓	↓	-	↓	-	↓	-	↓	↓	-	3	-	-	↓	-	4, 5, 6, 7, 11
		3	-	↓	-	↓	-	↓	↓	-	↓	-	↓	-	↓	↓	-	6	-	-	↓	-	4, 5, 7
		3	-	↓	-	↓	-	↓	↓	-	↓	-	↓	-	↓	↓	-	5	-	-	↓	-	4, 6, 7
		3	-	↓	-	↓	-	↓	↓	-	↓	-	↓	-	↓	↓	-	4	-	-	↓	-	5, 6, 7
Saturation Voltage	V _{CE(sat)}	1	-	200	-	210	-	280	mV _{dc}	-	290	-	260	-	340	mV _{dc}	-	-	3	-	14	1	4, 5, 6, 7, 11
		2	-	↓	-	↓	-	↓	↓	-	↓	-	↓	-	↓	↓	-	-	3	-	↓	-	4, 5, 6, 7, 11
		3	-	↓	-	↓	-	↓	↓	-	↓	-	↓	-	↓	↓	-	-	6	-	↓	-	4, 5, 7
		3	-	↓	-	↓	-	↓	↓	-	↓	-	↓	-	↓	↓	-	-	5	-	↓	-	4, 6, 7
		3	-	↓	-	↓	-	↓	↓	-	↓	-	↓	-	↓	↓	-	-	4	-	↓	-	5, 6, 7
Switching Time	t	4+1+	-	-	-	65	-	-	ns	-	-	-	65	-	-	ns	Pulse In	Pulse Out	-	-	14	-	5, 6, 7
		4-1-	-	-	-	58	-	-	↓	-	-	-	58	-	-	↓	4	1	-	-	↓	-	↓
		4+2+	-	-	-	42.5	-	-	↓	-	-	-	42.5	-	-	↓	4	2	-	-	↓	-	↓
		4-2-	-	-	-	42.5	-	-	↓	-	-	-	42.5	-	-	↓	4	2	-	-	↓	-	↓
		4+3-	-	-	-	20	-	-	↓	-	-	-	20	-	-	↓	4	3	-	-	↓	-	↓
		4-3+	-	-	-	28	-	-	↓	-	-	-	28	-	-	↓	4	3	-	-	↓	-	↓
		4	-	-	-	-	-	-	↓	-	-	-	-	-	-	↓	4	3	-	-	↓	-	↓
		4	-	-	-	-	-	-	↓	-	-	-	-	-	-	↓	4	3	-	-	↓	-	↓

Ground inputs of buffer not under test. Other pins not listed are left open.

* Resistor Value to V_{CC}.

ELECTRICAL CHARACTERISTICS

Test procedures are shown for one inverter only.
Other inverters are tested in the same manner.

		TEST VOLTAGE VALUES (Volts)				
@Test Temperature		V _{in}	V _{on}	V _{BOT}	V _{off}	V _{CC}
MC989	-55°C	1.014	1.014	1.50	0.710	3.00
	+25°C	0.844	0.815	1.50	0.565	3.00
	+125°C	0.674	0.674	1.50	0.320	3.00
MC889	0°C	0.909	0.909	1.50	0.574	3.00
	+25°C	0.844	0.844	1.50	0.554	3.00
	+100°C	0.710	0.710	1.50	0.370	3.00

Characteristic	Symbol	Pin Under Test	MC989 Test Limits						Unit	MC889 Test Limits						TEST VOLTAGE APPLIED TO PINS LISTED BELOW:					Gnd	
			-55°C		+25°C		+125°C			0°C		+25°C		+100°C		V _{in}	V _{on}	V _{BOT}	V _{off}	V _{CC}		
			Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max							Unit
Input Current	I _{in}	1 *	-	495	-	435	-	470	μAdc	-	504	-	450	-	450	μAdc	1	-	-	-	14	7
Output Current	I _{A5}	6	2.47	-	2.54	-	2.35	-	mAdc	2.52	-	2.38	-	2.25	-	mAdc	-	6	-	1	14	7
Output Leakage Current	I _{CEX}	6	-	100	-	218	-	235	μAdc	-	100	-	225	-	225	μAdc	6	-	-	1	-	7
Output Voltage	V _{out}	6	-	710	-	300	-	320	mVdc	-	574	-	400	-	370	mVdc	-	1	-	-	14	7
Saturation Voltage	V _{CE(sat)}	6	-	200	-	210	-	280	mVdc	-	290	-	260	-	340	mVdc	-	-	1	-	14	7
Switching Time	t	1+6- 1-6+	-	-	-	20	-	-	ns	-	-	-	20	-	-	ns	Pulse In	Pulse Out	-	-	14	7
			-	-	-	28	-	-	ns	-	-	-	28	-	-	ns	1	6	-	-	14	7

Ground inputs of inverters not used in test.

Other pins not listed are left open.

* To simulate worse case conditions, the output of inverter under test is tied to the output of another inverter which has its input taken to V_{BOT}.


DUAL J-K FLIP-FLOPS

MRTL MC900/800 series

MC990 • MC890

Available in TO-86 flat package, add "F" suffix.


Two J-K flip-flops in a single package. Each flip-flop has a direct clear input in addition to the clocked inputs.



CLOCKED INPUT OPERATION ①

t_n ②		t_{n+1} ②	
S	C	Q	\bar{Q}
1	1	Q_n ③	\bar{Q}_n
1	0	1	0
0	1	0	1
0	0	\bar{Q}_n	Q_n ③

- ① Direct input (C_D) must be low
- ② The time period prior to the negative transition of the clock pulse is denoted t_n and the time period subsequent to this transition is denoted t_{n+1} .
- ③ Q_n is the state of the Q output in the time period t_n .



ELECTRICAL CHARACTERISTICS

Test procedures are shown for one flip-flop only.
The other flip-flop is tested in the same manner.

		TEST VOLTAGE VALUES (Volts)				
@ Test Temperature		V _{in}	V _{on}	V _{BOT}	V _{off}	V _{CC}
MC990	-55°C	1.014	1.014	1.50	0.710	3.00
	+25°C	0.844	0.815	1.50	0.565	3.00
	+125°C	0.674	0.674	1.50	0.320	3.00
MC890	0°C	0.909	0.909	1.50	0.574	3.00
	+25°C	0.844	0.844	1.50	0.554	3.00
	+100°C	0.710	0.710	1.50	0.370	3.00

Characteristic	Symbol	Pin Under Test	MC990 Test Limits							MC890 Test Limits							TEST VOLTAGE APPLIED TO PINS LISTED BELOW:					Gnd	
			-55°C		+25°C		+125°C		Unit	0°C		+25°C		+100°C		Unit	V _{in}	V _{on}	V _{BOT}	V _{off}	V _{CC}		
			Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max		Min	Max					
Input Current	I _{in}	1	-	495	-	435	-	470	μA _{dc}	-	504	-	450	-	450	μA _{dc}	1	-	3	-	14	4, 5, 6, 7	
	I _{in}	4	-	495	-	435	-	470	↓	-	504	-	450	-	450	↓	4	-	2	-	↓	1, 5, 6, 7	
	2 I _{in}	5	-	990	-	870	-	940	↓	-	1010	-	900	-	900	↓	5	-	4, 6	-	↓	1, 7	
	I _{in}	6	-	495	-	435	-	470	↓	-	504	-	450	-	450	↓	6	-	3	-	↓	1, 4, 5, 7	
Output Current	I _{A3}	2#	1.48	-	1.52	-	1.41	-	mA _{dc}	1.51	-	1.43	-	1.35	-	mA _{dc}	-	2	4	1	14	5, 6, 7	
		3	↓	-	↓	-	↓	-	↓	-	↓	-	↓	-	↓	-	-	3	1, 6	-	↓	4, 5, 7	
		3	↓	-	↓	-	↓	-	↓	-	↓	-	↓	-	↓	-	1, 3	6	-	-	↓	4, 5, 7	
Output Voltage	V _{out}	2	-	710	-	300	-	320	mV _{dc}	-	574	-	400	-	370	mV _{dc}	-	1	-	-	14	3, 4, 5, 6, 7	
		2Δ§	-	↓	-	↓	-	↓	↓	-	↓	-	↓	-	↓	↓	-	4, 6	-	-	↓	1, 7	
		2#§	-	↓	-	↓	-	↓	↓	-	↓	-	↓	-	↓	↓	-	4	-	6	↓	1, 7	
		2#§	-	↓	-	↓	-	↓	↓	-	↓	-	↓	-	↓	↓	-	-	-	4, 6	↓	1, 7	
		2†	-	-	-	-	-	-	↓	-	-	-	-	-	-	↓	-	-	-	-	↓	1, 6, 7	
		2*	-	-	-	-	-	-	↓	-	-	-	-	-	-	↓	-	-	-	-	↓	1, 6, 7	
		3#§	-	710	-	-	-	320	↓	-	574	-	-	-	370	↓	-	4, 6	-	-	-	↓	1, 7
		3Δ§	-	↓	-	↓	-	↓	↓	-	↓	-	↓	-	↓	↓	-	6	-	4	↓	↓	
		3Δ§	-	↓	-	↓	-	↓	↓	-	↓	-	↓	-	↓	↓	-	-	-	4, 6	↓	↓	
	Saturation Voltage	V _{CE(sat)}	2	-	200	-	210	-	280	mV _{dc}	-	290	-	260	-	340	mV _{dc}	-	-	1	-	14	3, 4, 5, 6, 7
		2Δ	-	↓	-	↓	-	↓	↓	-	↓	-	↓	-	↓	↓	-	-	-	-	↓	1, 4, 5, 6, 7	
		3#	-	-	-	-	-	-	↓	-	-	-	-	-	↓	↓	-	-	1	-	↓	4, 5, 6, 7	
Turn On Voltage	V _{on}	2†	-	-	0.815	-	-	-	V _{dc}	-	-	0.844	-	-	-	V _{dc}	-	-	-	-	14	1, 4, 7	
		2**	-	-	0.815	-	-	-	V _{dc}	-	-	0.844	-	-	-	V _{dc}	-	-	-	-	14	1, 4, 7	

Ground inputs of flip-flop not under test. Pins not listed are left open.

Pin 3 = LOW } Set by a momentary ground prior to the application of
Δ Pin 2 = LOW } the negative-going clock pulse.

§ Clock Pulse to Pin 5 (See Figure 1)

† Clock Pulse on Pin 5, data pulse on Pin 4 (See Figure 2)


‡ Clock Pulse on Pin 5, data pulse on Pin 6 (See Figure 2)

* Clock Pulse on Pin 5, data pulse on Pin 4, momentary ground on Pin 2 (See Figure 3)

** Clock Pulse on Pin 5, data pulse on Pin 6, momentary ground on Pin 3 (See Figure 3)

CLOCK PULSE DEFINITIONS

FIGURE 1



SEQUENCE OF EVENTS:


- A. Voltage applied to Clock pin is raised to V_{IH} . t_r is not critical, however should be less than $1.0 \mu s$.
- B. Biases of all other inputs are applied. V_{CC} is applied without interruption throughout the testing.
- C. Apply momentary ground (when applicable).
- D. Clock pulse is allowed to fall to V_L . t_f must remain within 10 ns minimum and 100 ns maximum.
- E. Electrical measurements are read out. Load current overshoot must be limited to 10% or the flip-flop may be tripped and the wrong output conditions occur.

MC890		
T_A	V_L	V_{IH}
25°C	0.594 V	0.894 V
0°C	0.574 V	0.959 V
100°C	0.370 V	0.760 V

All voltages ± 10 mV

MC990		
T_A	V_L	V_{IH}
25°C	0.565 V	0.865 V
-55°C	0.710 V	1.064 V
125°C	0.320 V	0.674 V

FIGURE 2



INPUT PULSE


REQUIREMENTS:

- $V_{IL} = 0.200$ V max
- $V_{IH} = 0.894$ V min, 1.500 V max
- $t_r \leq 10$ ns
- $t_f \leq 10$ ns
- $f = 1.0$ MHz typ

NOTE:

Measurements for output voltages should be taken at least 100 ns after pulses have occurred.

FIGURE 3



INPUT PULSE REQUIREMENTS:

- $V_{IL} = 0.200$ V max
- $V_{IH} = 0.894$ V min, 1.500 V max
- $t_r \leq 10$ ns
- $t_f \leq 10$ ns
- $f = 1.0$ MHz typ


SEQUENCE OF EVENTS:

- A. Apply all dc biases required.
- B. Apply momentary ground to pin indicated. This sets the flip-flop. Momentary ground must occur before the pulses shown above every time, or the flip-flop will toggle to the wrong condition every alternate pulse.
- C. After momentary ground has been released, apply pulses marked above.
- D. Measure voltage of designated output after the pulse. Measurements for output voltages should be taken at least 100 ns after pulses have occurred.

SWITCHING TIMES


Test	Figure No.	Maximum (ns)	
		@ 25°C Only	Over Full Temperature Range
t_{r-Q-}	5	40	60
t_{f-Q-}	5	80	100
t_{r-Q+}	5	40	60
t_{f-Q+}	5	80	100
t_{c_D+Q-}	6	—	50
t_{c_D+Q+}	6	—	90

FIGURE 4 — TOGGLE MODE TEST CIRCUIT



SWITCHING TIME TEST CIRCUITS AND WAVEFORMS


FIGURE 5



CIRCUIT COMPONENTS:
 $R1 = 51 \Omega \pm 1\%$. $C1 = 100 \text{ pF}$
 $R2 = 150 \Omega \pm 1\%$. including jig
 $D1 = 1N3063$ or and probe.
 equivalent.

NOTE:
 The TOG pulse is developed by the inverter and 100 pF capacitor. This pulse returns the state of the flip-flop so that the test pulse can be repeated.

FIGURE 6




DUAL J-K FLIP-FLOPS

MRTL MC900/800 series

MC991 • MC891

Available in TO-86 flat package, add "F" suffix.

Two J-K flip-flops in a single package.
Each flip-flop has a direct clear input in addition to the clocked inputs.




CLOCKED INPUT OPERATION ①

t_n ②		t_{n+1} ②	
S	C	Q	\bar{Q}
1	1	Q_n ③	\bar{Q}_n
1	0	1	0
0	1	0	1
0	0	\bar{Q}_n	Q_n ③

$t_{pd} = 40$ ns typ
 $f_{reg} = 4.0$ MHz max
 $P_D = 155$ mW typ (Only Clock Input High)
 130 mW typ (Inputs Low)

1. Direct input (C_D) must be low.
2. The time period prior to the negative transition of the clock pulse is denoted t_n and the time period subsequent to this transition is denoted t_{n+1} .
3. Q_n is the state of the Q output in the time period t_n .

NUMBER IN PARENTHESIS INDICATES MRTL LOADING FACTOR.



TYPICAL RESISTANCE VALUES

R1 = 300 Ω R4 = 640 Ω R7 = 2.0 k
 R2 = 550 Ω R5 = 700 Ω R8 = 3.0 k
 R3 = 600 Ω R6 = 900 Ω

ELECTRICAL CHARACTERISTICS

Test procedures are shown for one flip-flop only.
The other flip-flop is tested in the same manner.

@Test Temperature	TEST VOLTAGE VALUES (Volts)				
	V _{in}	V _{on}	V _{BOT}	V _{off}	V _{CC}
MC991 { -55°C	1.014	1.014	1.50	0.710	3.00
+25°C	0.844	0.815	1.50	0.565	3.00
+125°C	0.674	0.674	1.50	0.320	3.00
MC891 { 0°C	0.909	0.909	1.50	0.574	3.00
+25°C	0.844	0.844	1.50	0.554	3.00
+100°C	0.710	0.710	1.50	0.370	3.00

Characteristic	Symbol	Pin Under Test	MC991 Test Limits						Unit	MC891 Test Limits						Unit	TEST VOLTAGE APPLIED TO PINS LISTED BELOW:					Grd	
			-55°C		+25°C		+125°C			0°C		+25°C		+100°C			V _{in}	V _{on}	V _{BOT}	V _{off}	V _{CC}		
			Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min		Max
Input Current	I _{in}	4 §	-	495	-	435	-	470	μAdc	-	600	-	600	-	570	μAdc	4	-	-	-	14	7	
	2I _{in}	5	-	990	-	870	-	940	↓	-	1200	-	1200	-	1140	↓	5	-	4, 6	-	↓	↓	
	I _{in}	6	-	495	-	435	-	470	↓	-	600	-	600	-	570	↓	6	-	1	-	↓	↓	
	I _{in}	1	-	495	-	435	-	470	↓	-	600	-	600	-	570	↓	1	-	-	-	↓	↓	
Output Current	I _{A5}	2 §	2.47	-	2.54	-	2.35	-	mAdc	3.0	-	3.0	-	2.85	-	mAdc	-	2	-	-	14	7	
		3	2.47	-	2.54	-	2.35	-	mAdc	3.0	-	3.0	-	2.85	-	mAdc	-	1, 3	-	-	14	7	
Output Voltage	V _{out}	2† ④	-	710	-	300	-	320	mVdc	-	500	-	400	-	400	mVdc	-	4	-	-	14	1, 7	
		2‡ ⑤	-	↓	-	↓	-	↓	↓	-	↓	-	↓	-	↓	↓	-	4	-	6	↓	↓	
		2† ⑥	-	↓	-	↓	-	↓	↓	-	↓	-	↓	-	↓	↓	-	4	-	-	↓	↓	
		2† ⑦	-	↓	-	↓	-	↓	↓	-	↓	-	↓	-	↓	↓	-	4	-	6	↓	↓	
		3† ④	-	↓	-	↓	-	↓	↓	↓	-	↓	-	↓	-	↓	↓	-	6	-	4	↓	↓
		3† ⑤	-	↓	-	↓	-	↓	↓	↓	-	↓	-	↓	-	↓	↓	-	6	-	4	↓	↓
		3† ⑥	-	↓	-	↓	-	↓	↓	↓	-	↓	-	↓	-	↓	↓	-	6	-	4	↓	↓
		3† ⑦	-	↓	-	↓	-	↓	↓	↓	-	↓	-	↓	-	↓	↓	-	6	-	4	↓	↓
Saturation Voltage	V _{CE(sat)}	2§	-	200	-	210	-	280	mVdc	-	400	-	300	-	350	mVdc	-	1	-	-	14	7	
		2* #	-	↓	-	↓	-	↓	↓	-	↓	-	↓	-	↓	↓	-	4, 6	-	-	↓	↓	
		2* §	-	↓	-	↓	-	↓	↓	-	↓	-	↓	-	↓	↓	-	4	-	6	↓	↓	
		2* ‡	-	↓	-	↓	-	↓	↓	-	↓	-	↓	-	↓	↓	-	4, 6	-	4, 6	↓	↓	
		3* #	-	↓	-	↓	-	↓	↓	-	↓	-	↓	-	↓	↓	-	6	-	4	↓	↓	

Ground input pins of flip-flop not under test. Other pins not listed are left open.

§ Preset the flip-flop by the following procedure:

- (1) Momentarily apply V_{BOT} to pin 1 to preclear the flip-flop.
- (2) After V_{BOT} is removed from pin 1, ground pins 4 and 6.
- (3) Apply a negative-going clock pulse to pin 5 (see note *) while pins 4 and 6 are still grounded. This changes the state of the flip-flop to the SET condition.
- (4) Remove the grounds from pins 4 and 6 and proceed with the test.

* Clock pulse to pin 5, see Figure 1.

Pin 1 = HIGH, set by a momentary application of V_{BOT} prior to the application of the negative-going clock.

† Clock pulse to pin 5, data pulse to pin 6.

‡ Clock pulse to pin 5, data pulse to pin 4.

④ = See Figure 4.


⑤ = See Figure 5.

⑥ = See Figure 6.

⑦ = See Figure 7.

MC991, MC891 (continued)


FIGURE 1 — CLOCK PULSE DEFINITION



SEQUENCE OF EVENTS

- Voltage applied to Clock pin is raised to V_H . t_r is not critical but should be $< 1.0 \mu s$.
- Biases of all other inputs are applied. V_{CC} is applied without interruption throughout the testing.
- Apply momentary ground (when applicable).
- Clock pulse is allowed to fall to V_L . t_f must remain within 10 ns minimum and 200 ns maximum.
- Electrical measurements are read out. Load current overshoot must be limited to 10% or the flip-flop may be tripped and the wrong output conditions occur.

FIGURE 2 — TOGGLE MODE TEST CIRCUIT




MC991		
T_A	V_L	V_H
+25°C	+0.565 V \pm 10 mV	+0.844 V \pm 10 mV
-55°C	+0.710 V \pm 10 mV	+1.014 V \pm 10 mV
+125°C	+0.320 V \pm 10 mV	+0.674 V \pm 10 mV

MC891		
T_A	V_L	V_H
+25°C	+0.554 V \pm 10 mV	+1.430 V \pm 10 mV
0°C	+0.574 V \pm 10 mV	+1.310 V \pm 10 mV
+100°C	+0.370 V \pm 10 mV	+1.190 V \pm 10 mV

SWITCHING TIMES TEST CIRCUIT AND WAVEFORMS

FIGURE 3 — SWITCHING TIMES TEST CIRCUIT



SWITCHING TIMES

Test	Figure No.	Maximum ns @ +25°C
t_{r-Q-}	3A	60
t_{r-Q+}	3A	60
t_{r-Q-}	3A	60
t_{r-Q+}	3A	60
t_{CD+Q-}	3B	90
t_{CD+Q+}	3B	70

$f = 1.0$ MHz
 $1.0 \text{ ns} < t_r \text{ or } t_f < 10 \text{ ns}$
 C1 = 100 pF INCLUDING PROBE & JIG CAPACITANCE

FIGURE 3A — CLOCK-TO-OUTPUT PROPAGATION DELAY TIME





FIGURE 3B — DIRECT CLEAR PROPAGATION DELAY TIME



TEST WAVEFORMS FOR V_{out} TESTS

FIGURE 4




FIGURE 5




FIGURE 6







FIGURE 7




MC992 • MC892

Available in TO-86 Flat Package, Add "F" Suffix.

Three 3-input positive logic NOR gates in a single package may be used independently, paralleled for increased number of inputs (subject to loading rules), or cross coupled to form bistable elements.



SWITCHING TIMES TEST CIRCUIT AND WAVEFORMS



ELECTRICAL CHARACTERISTICS

Test procedures are shown for one gate only.
Other gates are tested in the same manner.

		TEST VOLTAGE VALUES (Volts)				
		V _{in}	V _{on}	V _{BOT}	V _{off}	V _{CC}
MC992	-55°C	1.014	1.014	1.50	0.710	3.00
	+25°C	0.844	0.815	1.50	0.565	3.00
	+125°C	0.674	0.674	1.50	0.320	3.00
MC892	0°C	0.909	0.909	1.50	0.574	3.00
	+25°C	0.844	0.844	1.50	0.554	3.00
	+100°C	0.710	0.710	1.50	0.370	3.00



Characteristic	Symbol	Pin Under Test	MC992 Test Limits						MC892 Test Limits						TEST VOLTAGE APPLIED TO PINS LISTED BELOW:					Gnd		
			-55°C		+25°C		+125°C		0°C		+25°C		+100°C		V _{in}	V _{on}	V _{BOT}	V _{off}	V _{CC}			
			Min	Max	Min	Max	Min	Max	Unit	Min	Max	Min	Max	Min							Max	Unit
Input Current	I _{in}	3 4 5	-	495 ↓	-	435 ↓	-	470 ↓	μA _{dc}	-	504 ↓	-	450 ↓	-	450 ↓	μA _{dc}	3 4 5	-	4, 5 3, 5 3, 4	-	14 ↓	7 ↓
Output Current	I _{A5}	6	2.47	-	2.54	-	2.35	-	mA _{dc}	2.52	-	2.38	-	2.25	-	mA _{dc}	-	6	-	3, 4, 5	14	7
Output Leakage Current	I _{CEX}	6	-	100	-	218	-	235	μA _{dc}	-	100	-	225	-	225	μA _{dc}	6	-	-	3, 4, 5	-	7
Output Voltage	V _{out}	6 ↓	-	710 ↓	-	300 ↓	-	320 ↓	mV _{dc}	-	574 ↓	-	400 ↓	-	370 ↓	mV _{dc}	-	3 4 5	-	-	14 ↓	4, 5, 7 3, 5, 7 3, 4, 7
Saturation Voltage	V _{CE(sat)}	6 ↓	-	200 ↓	-	210 ↓	-	280 ↓	mV _{dc}	-	290 ↓	-	260 ↓	-	340 ↓	mV _{dc}	-	-	3 4 5	-	14 ↓	4, 5, 7 3, 5, 7 3, 4, 7
Switching Time	t	4+6- 4-6+	-	-	-	20	-	-	ns	-	-	-	20	-	-	ns	Pulse In 4 4	Pulse Out 6 6	-	-	14	3, 5, 7
			-	-	-	28	-	-	ns	-	-	28	-	-	ns	14					3, 5, 7	

Ground inputs of gates not under test. Other pins not listed are left open.

MC996 • MC896

Available in TO-86 flat package, add "F" suffix.

Provides the SUM and CARRY functions while requiring only AUGEND (A) and ADDEND (B) inputs with CARRY IN.



TRUTH TABLE				
INPUT LOGIC LEVEL			OUTPUT LOGIC LEVEL	
A	B	C _i	S	C _o
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

POSITIVE LOGIC

$$C_o = ABC_i + A\bar{B}C_i + \bar{A}BC_i$$

$$S = ABC_i + A\bar{B}C_i + \bar{A}BC_i$$

$t_{pd} = 60 \text{ ns typ}$
 $P_o = 190 \text{ mW typ}$

NUMBER IN PARENTHESIS INDICATES MRTL LOADING FACTOR

ELECTRICAL CHARACTERISTICS


Test procedures are shown for only one adder.
The other adder is tested in the same manner.

		TEST VOLTAGE VALUES (Volts)				
		V _{In}	V _{on}	V _{BOT}	V _{off}	V _{CC}
MC996	@Test Temperature					
	-55°C	1.014	1.014	1.50	0.710	3.00
	+25°C	0.844	0.815	1.50	0.565	3.00
MC896	+125°C	0.874	0.874	1.50	0.320	3.00
	0°C	0.909	0.909	1.50	0.574	3.00
	+25°C	0.844	0.844	1.50	0.554	3.00
	+100°C	0.710	0.710	1.50	0.370	3.00


Characteristic	Symbol	Pin Under Test	MC996 Test Limits							MC896 Test Limits							TEST VOLTAGE APPLIED TO PINS LISTED BELOW:					Gnd	
			-55°C		+25°C		+125°C		Unit	0°C		+25°C		+100°C		Unit	V _{In}	V _{on}	V _{BOT}	V _{off}	V _{CC}		
			Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max		Min	Max					
Input Current	I _{In}	2 3 5	-	1485	-	1305	-	1410	μAdc	-	1512	-	1350	-	1350	μAdc	2 3 5	-	-	-	14	7	
Output Current	I _{A4}	1 ↓ 6	1.98	-	2.19	-	1.88	-	mAdc	2.02	-	2.05	-	1.80	-	mAdc	-	1,2 1,3 1,5 1,2,3,5 2,3,6 2,5,6 3,5,6 2,3,5,6	-	3,5 2,5 2,3 5 3 2 -	14	7	
Output Voltage	V _{out}	1 ↓ 6	-	710	-	300	-	320	mVdc	-	574	-	400	-	370	mVdc	-	2,3 3,5 2,5 -	-	2,3,5 5 2 3 2,3,5 3,5 2,5 2,3	14	7	
Switching Time	t	5+1+ 5-1- 5+6+ 5-6- 3+1+ 3-1- 3+6+ 3-6- 2+1- 2-1+ 2+6+ 2-6-	-	-	-	75 75 85 65 75 75 85 65 70 80 70 80	-	-	ns	-	-	-	-	75 75 85 65 75 75 85 65 70 80 70 80	-	-	ns	Pulse In 5 ↓ 3 ↓ 2	2,3 2,3 2 2 -	Pulse Out 1 1 6 6 1 1 6 6 1 1 6 6	-	14	7

Ground input pins of adder not under test.
Other pins not listed are left open.

MC996, MC896 (continued)





SWITCHING TIMES TEST CIRCUIT AND WAVEFORMS



MC997 • MC897

Available in TO-86 flat package, add "F" suffix.

Provides the DIFFERENCE and BORROW functions while requiring only MINUEND (X) and SUBTRAHEND (Y) inputs with BORROW IN.



TRUTH TABLE				
INPUT LOGIC LEVEL			OUTPUT LOGIC LEVEL	
X	Y	B _i	D	B _o
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1

POSITIVE LOGIC

$$D = YXB_i + Y\bar{X}\bar{B}_i + \bar{Y}XB_i + \bar{Y}\bar{X}\bar{B}_i$$

$$B_o = \bar{Y}\bar{X}B_i + Y\bar{X}\bar{B}_i + Y\bar{X}B_i + YXB_i$$

$t_{pd} = 60 \text{ ns typ}$
 $P_D = 190 \text{ mW typ}$

NUMBER IN PARENTHESIS INDICATES MRTL LOADING FACTOR

ELECTRICAL CHARACTERISTICS

Test procedures are shown for only one subtractor.
The other subtractor is tested in the same manner.

		TEST VOLTAGE VALUES (Volts)				
		V _{in}	V _{on}	V _{BOT}	V _{off}	V _{CC}
MC997	-55°C	1.014	1.014	1.50	0.710	3.00
	+25°C	0.844	0.815	1.50	0.565	3.00
	+125°C	0.674	0.674	1.50	0.320	3.00
MC897	0°C	0.909	0.909	1.50	0.574	3.00
	+25°C	0.844	0.844	1.50	0.554	3.00
	+100°C	0.710	0.710	1.50	0.370	3.00



Characteristic	Symbol	Pin Under Test	MC997 Test Limits						MC897 Test Limits						TEST VOLTAGE APPLIED TO PINS LISTED BELOW:					Gnd		
			-55°C		+25°C		+125°C		0°C		+25°C		+100°C		V _{in}	V _{on}	V _{BOT}	V _{off}	V _{CC}			
			Min	Max	Min	Max	Min	Max	Unit	Min	Max	Min	Max	Unit							Min	Max
Input Current	3 I _{in}	2 3 5	-	1485	-	1305	-	1410	μA _{dc}	-	1512	-	1350	-	1350	μA _{dc}	2 3 5	-	-	-	14	7
Output Current	I _{A4}	1 ↓ 6	1.98	-	2.19	-	1.88	-	mA _{dc}	2.02	-	2.05	-	1.80	-	mA _{dc}	-	1, 2 1, 3 1, 5 1, 2, 3, 5 2, 3, 5, 6	-	3, 5 2, 5 2, 3	14	7
Output Voltage	V _{out}	1 ↓ 6	-	710	-	300	-	320	mV _{dc}	-	574	-	400	-	370	mV _{dc}	-	2, 3 2, 3 2, 5 2, 5 3, 5	-	2, 3, 5 5 2 3 3	7	14
Switching Time	t	5+1+ 5-1- 5+6+ 5-6- 3+1+ 3-1- 3+6- 3-6+ 2+1- 2-1+ 2+6+ 2-6-	-	-	-	60 60 65 60	-	-	ns	-	-	-	60 60 65 60	-	-	ns	Pulse In 5 ↓ 3 ↓ 2 ↓ 2	2, 3 ↓ - - 2 2 3 3, 5 3, 5	Pulse Out 1 1 6 6 1 1 6 6 1 3 1 6 6	-	14	7

Ground input pins of subtractor not under test.
Other pins not listed are left open.

MC999 • MC899

Available in TO-100 Metal Can, Add "G" Suffix.
 Available in TO-91 Flat Package, Add "F" Suffix.


The dual buffer is designed to drive a greater number of load circuits than the basic RTL circuit. Because this circuit has a very low output impedance the rise times of output waveforms are maintained when driving capacitive loads. A resistor which is internally connected to the input allows for capacitive coupling to the input, the differentiation of input waveforms and various multivibrator applications.



Outputs 3 and 4 may not be used simultaneously
 Outputs 9 and 6 may not be used simultaneously

"F" PACKAGE AND "G" PACKAGE PIN-OUTS ARE THE SAME

SWITCHING TIMES TEST CIRCUIT AND WAVEFORMS



ELECTRICAL CHARACTERISTICS

Test procedures are shown for one buffer only.
The other buffer is tested in the same manner.

		TEST VOLTAGE VALUES					
		(Volts)					(Ohms)
@ Test Temperature		V _{in}	V _{on}	V _{BOT}	V _{off}	V _{CC}	V _R *
MC999	-55°C	1.014	1.014	1.50	0.710	3.00	680
	+25°C	0.844	0.815	1.50	0.565	3.00	680
	+125°C	0.674	0.674	1.50	0.320	3.00	680
MC899	0°C	0.909	0.909	1.50	0.574	3.00	680
	+25°C	0.844	0.844	1.50	0.554	3.00	680
	+100°C	0.710	0.710	1.50	0.370	3.00	680

Characteristic	Symbol	Pin Under Test	MC999 Test Limits						MC899 Test Limits						TEST VOLTAGE APPLIED TO PINS LISTED BELOW:						Grd		
			-55°C		+25°C		+125°C		0°C		+25°C		+100°C		V _{in}	V _{on}	V _{BOT}	V _{off}	V _{CC}	V _R *			
			Min	Max	Min	Max	Min	Max	Unit	Min	Max	Min	Max	Min								Max	Unit
Input Current	2 I _{in}	2	-	990	-	870	-	940	μA _{dc}	-	1010	-	900	-	900	μA _{dc}	2	-	-	-	10	-	5
Output Current	I _{A5}	3	2.47	-	2.54	-	2.35	-	mA _{dc}	2.52	-	2.38	-	2.25	-	mA _{dc}	-	3	-	2	10	-	5
	I _{AB}	4	12.4	-	12.7	-	11.8	-	mA _{dc}	12.6	-	11.9	-	11.25	-	mA _{dc}	-	4	-	2	10	-	5
Output Voltage	V _{out}	3	-	710	-	300	-	320	mV _{dc}	-	574	-	400	-	370	mV _{dc}	-	2	-	-	10	-	5
		4	-	710	-	300	-	320	mV _{dc}	-	574	-	400	-	370	mV _{dc}	-	2	-	-	10	4	5
Saturation Voltage	V _{CE(sat)}	3	-	200	-	210	-	280	mV _{dc}	-	290	-	260	-	340	mV _{dc}	-	-	2	-	10	-	5
		3	-	-	-	-	-	-	mV _{dc}	-	-	-	-	-	-	mV _{dc}	-	-	-	-	1, 10	-	-
		4	-	↓	-	↓	-	↓	mV _{dc}	-	↓	-	↓	-	↓	mV _{dc}	-	-	2	-	10	4	↓
Switching Time	t	2+3-	-	-	-	28	-	-	ns	-	-	-	28	-	-	ns	Pulse In	Pulse Out	-	-	10	-	5
		2-3+	-	-	-	32	-	-	ns	-	-	-	32	-	-	ns	2	3	-	-	↓	-	↓
		2+4-	-	-	-	30	-	-	ns	-	-	-	30	-	-	ns	↓	3	-	-	↓	-	↓
		2-4+	-	-	-	45	-	-	ns	-	-	-	45	-	-	ns	↓	4	-	-	↓	-	↓
		2-4+	-	-	-	45	-	-	ns	-	-	-	45	-	-	ns	↓	4	-	-	↓	-	↓



Ground inputs of buffer not under test. Other pins not listed are left open.

* Resistor value to V_{CC}

MC9919 • MC9819

Available in TO-86 flat package, add "F" suffix.

Six individual expanders are contained in a single package providing increased input capability for MRTL gates.



ELECTRICAL CHARACTERISTICS

Test procedures are shown for one expander only.
The other expanders are tested in the same manner.

	@Test Temperature	TEST VOLTAGE VALUES					
		(Volts)					(Ohms)
		V _{In}	V _{on}	V _{BOT}	V _{off}	V _{CC}	V _R ⁺
MC9919	-55°C	1.014	1.014	1.50	0.710	3.00	680
	+25°C	0.844	0.815	1.50	0.565	3.00	680
	+125°C	0.674	0.674	1.50	0.320	3.00	680
MC9819	0°C	0.909	0.909	1.50	0.574	3.00	680
	+25°C	0.844	0.844	1.50	0.554	3.00	680
	+100°C	0.710	0.710	1.50	0.370	3.00	680

Characteristic	Symbol	Pin Under Test	MC9919 Test Limits							MC9819 Test Limits							TEST VOLTAGE APPLIED TO PINS LISTED BELOW:						Gnd
			-55°C		+25°C		+125°C		Unit	0°C		+25°C		+100°C		Unit	V _{In}	V _{on}	V _{BOT}	V _{off}	V _{CC}	V _R ⁺	
			Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max								
Input Current	I _{In}	1	-	495	-	435	-	470	μAdc	-	504	-	450	-	450	μAdc	1	-	-	-	14	6	7
Output Leakage Current	I _{CEX}	6	-	100	-	218	-	235	μAdc	-	100	-	225	-	225	μAdc	6	-	-	1	14	-	7
Output Voltage	V _{out}	6	-	710	-	300	-	320	mVdc	-	574	-	400	-	370	mVdc	-	1	-	-	14	6	7
Saturation Voltage	V _{CE(sat)}	6	-	200	-	210	-	280	mVdc	-	290	-	260	-	340	mVdc	-	-	1	-	14	6	7

Ground inputs of expanders not used in test. Other pins not listed are left open.

* Resistor value to V_{CC}.