



MOTOROLA INC.



MOTOROLA SCHOTTKY TTL DATA



SCHOTTKY TTL DATA

**Selection Information
LS/ALS/FAST**

1

Circuit Characteristics

2

**Design Considerations
Symbol Definitions and Testing**

3


LS Data Sheets

4

SCHOTTKY TTL

ALS Data Sheets

5



FAST Data Sheets

6

RAM/PROM Data Sheets

7

Reliability Data

8

Package Outlines

9



MOTOROLA

SCHOTTKY TTL

Prepared by
Technical Information Center

Low Power Schottky (LSTTL) has become the industry standard logic in recent years, replacing the original 7400 TTL with lower power and higher speeds. In addition to offering the standard LS TTL circuits, Motorola offers the Advanced Low Power Schottky TTL family (ALS) and the FAST Schottky TTL family. Complete specifications for each of these families are provided in data sheet form. Functional selector guides not only provide an overview of already introduced devices but planned introduction dates of new products.

This book also provides data sheets for TTL RAMs/PROMs and information regarding circuit characteristics, design considerations and testing, reliability data and package outlines.

Motorola reserves the right to make changes to any product herein to improve reliability, function or design. Motorola does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its present patent rights nor the rights of others.

Series D
Third Printing
©1983, Semiconductor Components Sector
Previous Edition ©1981
"All Rights Reserved"

MOSAIC and SOIC are trademarks of Motorola Inc.
FAST is a trademark of Fairchild Camera and Instrument Corporation.

CONTENTS

	Page
ALPHA/NUMERICAL INDEX OF DEVICES	ii
CHAPTER 1 — SELECTION INFORMATION, LS/ALS/FAST	1-1
CHAPTER 2 — CIRCUIT CHARACTERISTICS	2-1
Family Characteristics	2-2
LS TTL	2-2
ALS TTL	2-2
FAST TTL	2-2
Circuit Features	2-2
Input Configuration	2-3
Input Characteristics	2-3
Output Configuration	2-4
Output Characteristics	2-4
AC Switching Characteristics	2-5
CHAPTER 3 — DESIGN CONSIDERATIONS, SYMBOL DEFINITIONS AND TESTING	3-1
DESIGN CONSIDERATIONS	3-2
Selecting TTL Logic	3-2
Noise Immunity	3-2
Power Consumption	3-2
Fan-In and Fan-Out	3-3
Wired-OR Applications	3-4
Unused Inputs	3-5
Input Capacitance	3-5
Line Driving	3-5
Output Rise and Fall Times	3-5
Interconnection Delays	3-5
Absolute Maximum Ratings	3-6
DEFINITION OF SYMBOLS AND TERMS	3-7
Currents	3-7
Voltages	3-7
AC Switching Parameters and Waveforms	3-8
TESTING	3-10
DC Test Circuits	3-10
AC Test Circuits	3-11
CHAPTER 4 — LS DATA SHEETS	4-1
CHAPTER 5 — ALS DATA SHEETS	5-1
CHAPTER 6 — FAST DATA SHEETS	6-1
CHAPTER 7 — RAM/PROM DATA SHEETS	7-1
CHAPTER 8 — RELIABILITY DATA	8-1
High-Reliability Standard Programs	8-2
The "Better" Program	8-4
"RAP" Reliability Audit Program	8-6
CHAPTER 9 — PACKAGE OUTLINES	9-1

ALPHANUMERIC INDEX OF DEVICES

Device	Description	Page
MC54F/74F00	Quad 2-Input NAND Gate	6-2
MC54F/74F02	Quad 2-Input NOR Gate	6-4
MC54F/74F04	Hex Inverter	6-6
MC54F/74F08	Quad 2-Input AND Gate	6-8
MC54F/74F10	Triple 3-Input NAND Gate	6-10
MC54F/74F11	Triple 3-Input AND Gate	6-12
MC54F/74F20	Dual 4-Input NAND Gate	6-14
MC54F/74F32	Quad 2-Input OR Gate	6-16
MC54F/74F64	4-2-2-3 Input AND/OR/INVERT/Gate	6-18
MC54F/74F74	Dual D Flip Flop	6-20
MC54F/74F86	Quad Exclusive/OR Gate	6-23
MC54F/74F109	Dual J-K Flip Flop w/Preset	6-25
MC54F/74F138	1 of 8 Decoder/Demultiplexer	6-28
MC54F/74F139	Dual 1- of 4 Decoder	6-32
MC54F/74F153	Dual 4-Input Multiplexer	6-36
MC54F/74F157	Quad 2-Input Multiplexer	6-39
MC54F/74F158	Quad 2-Input Multiplexer	6-42
MC54F/74F175	Quad D Flip Flop	6-45
MC54F/74F181	4-Bit ALU	6-48
MC54F/74F182	Look Ahead Carry Generator	6-53
MC54F/74F190	Up/Down Decade Counter	6-56
MC54F/74F191	Up/Down Binary Counter	6-60
MC54F/74F194	Universal Shift Register	6-66
MC54F/74F251	8-Input Multiplexer/3-State	6-69
MC54F/74F253	Dual 4-Input Multiplexer/3-State	6-72
MC54F/74F257	Quad 2-Input Multiplexer/3-State	6-75
MC54F/74F258	Quad 2-Input Multiplexer, Inverting/3-State	6-78
MC54F/74F283	4-Bit Full Adder	6-81
MC54F/74F350	4-Bit Shifter/3-State	6-85
MC54F/74F352	Dual 4-Input Multiplexer	6-90
MC54F/74F353	Dual 4-Input Multiplexer/3-State	6-93
MC54F/74F373	Octal Transparent Latch/3-State	6-96
MC54F/74F374	Octal D Flip Flop/3-State	6-99
MC54F/74F381	4-Bit ALU	6-102
MC54F/74F521	Octal Comparator	6-107
MC54F/74F533	Octal Transparent Latch/3-State	6-110
MC54F/74F534	Octal D Flip Flop/3-State	6-113
MC54F/74F2960	Error Detection and Correction Circuit	6-116
MC74F2968	Dynamic Memory Controller	6-121
MC74F2969	Dynamic Memory Timing Controllers	6-122
MC74F2970	Dynamic Memory Timing Controllers	6-122
MCM7621,A	512 X 4 PROM, 3-State	7-2
MCM7641,A	512 X 8 PROM, 3-State	7-6
MCM7643,A	1024 X 4 PROM, 3-State	7-10
MCM7681,A	1024 X 8 Bit Programmable Read Only Memories	7-14
MCM7685,A	2048 X 4 PROM, 3-State	7-18
MCM76161,A	2048 X 8 PROM, 3-State	7-22
MCM93415	1024 X 1 RAM, Open Collector	7-26
MCM93422	256 X 4 RAM, 3-State	7-30
MCM93L422	256 X 4 RAM, 3-State	7-30
MCM93425	1024 X 1 Ram, 3-State	7-35
SN54ALS/74ALS00	Quad 2-Input NAND Gate	5-2
SN54ALS/74ALS02	Quad 2-Input NOR Gate	5-4
SN54ALS/74ALS03	Quad 2-Input NAND Gate, Open-Collector	5-6
SN54ALS/74ALS04	HEX Inverter	5-8

ALPHANUMERIC INDEX OF DEVICES (Continued)

Device	Description	Page
SN54ALS/74ALS05	HEX Inverter, Open-Collector	5-10
SN54ALS/74ALS08	Quad 2-Input AND Gate	5-12
SN54ALS/74ALS09	Quad 2-Input AND Gate, Open-Collector	5-14
SN54ALS/74ALS10	Triple 3-Input NAND Gate	5-16
SN54ALS/74ALS11	Triple 3-Input AND Gate	5-18
SN54ALS/74ALS12	Triple 3-Input NAND Gate, Open-Collector	5-20
SN54ALS/74ALS15	Triple 3-Input AND Gate, Open-Collector	5-22
SN54ALS/74ALS20	Dual 4-Input NAND Gate	5-24
SN54ALS/74ALS21	Dual 4-Input AND Gate	5-26
SN54ALS/74ALS22	Dual 4-Input NAND Gate, Open-Collector	5-28
SN54ALS/74ALS27	Triple 3-Input NOR Gate	5-30
SN54ALS/74ALS37	Quad 2-Input NAND Buffer	5-32
SN54ALS/74ALS38	Quad 2-Input NAND Buffer, Open-Collector	5-34
SN54ALS/74ALS74	Dual D Flip Flop	5-36
SN54ALS/74ALS157	Quad 2-Input Multiplexer/Non-Inverting	5-38
SN54ALS/74ALS158	Quad 2-Input Multiplexer/Inverting	5-38
SN54ALS/74ALS160	BCD Decade Counter/Asynchronous Reset (9310 Type)	5-42
SN54ALS/74ALS161	4-Bit Binary Counter, Asynchronous Reset (9316 Type)	5-42
SN54ALS/74ALS162	BCD Decade Counter/Synchronous Reset	5-42
SN54ALS/74ALS163	4-Bit Binary Counter/Synchronous Reset	5-42
SN54ALS/74ALS190	Up/Down Decade Counter	5-51
SN54ALS/74ALS191	Up/Down Binary Counter	5-51
SN54ALS/74ALS192	Up/Down Decade Counter w/Clear	5-58
SN54ALS/74ALS193	Up/Down Binary Counter w/Clear	5-58
SN54ALS/74ALS240	Octal Bus/Line Driver/Inverting/3-State	5-65
SN54ALS/74ALS241	Octal Bus/Line Driver/3-State	5-65
SN54ALS/74ALS242	Quad Bus Transceiver/Inverting/3-State	5-68
SN54ALS/74ALS243	Quad Bus Transceiver/Non-Inverting/3-State	5-68
SN54ALS/74ALS244	Octal Driver/Non-Inverting/3-State	5-71
SN54ALS/74ALS245	Octal Bus Transceiver/Non-Inverting/3-State	5-74
SN54LS/74LS00	Quad 2-Input NAND Gate	4-2
SN54LS/74LS01	Quad 2-Input NAND Gate, Open-Collector	4-3
SN54LS/74LS02	Quad 2-Input NOR Gate	4-4
SN54LS/74LS03	Quad 2-Input NAND Gate, Open-Collector	4-5
SN54LS/74LS04	Hex Inverter	4-6
SN54LS/74LS05	Hex Inverter, Open-Collector	4-7
SN54LS/74LS08	Quad 2-Input AND Gate	4-8
SN54LS/74LS09	Quad 2-Input AND Gate, Open Collector	4-9
SN54LS/74LS10	Triple 3-Input NAND Gate	4-10
SN54LS/74LS11	Triple 3-Input AND Gate	4-11
SN54LS/74LS12	Triple 3-Input NAND Gate, Open-Collector	4-12
SN54LS/74LS13	Dual 4-Dual Schmitt Trigger	4-13
SN54LS/74LS14	Hex Schmitt Trigger	4-13
SN54LS/74LS15	Triple 3-Input AND Gate, Open-Collector	4-16
SN54LS/74LS20	Dual 4-Input NAND Gate	4-17
SN54LS/74LS21	Dual 4-Input AND Gate	4-18
SN54LS/74LS22	Dual 4-Input NAND Gate, Open-Collector	4-19
SN54LS/74LS26	Quad 2-Input NAND Buffer, Open-Collector	4-20
SN54LS/74LS27	Triple 3-Input NOR Gate	4-21
SN54LS/74LS28	Quad 2-Input NOR Buffer	4-22
SN54LS/74LS30	8-Input NAND Gate	4-23
SN54LS/74LS32	Quad 2-Input OR Gate	4-24
SN54LS/74LS33	Quad 2-Input NOR Buffer, Open-Collector	4-25
SN54LS/74LS37	Quad 2-Input NAND Buffer	4-26
SN54LS/74LS38	Quad 2-Input NAND Buffer, Open Collector	4-27

ALPHANUMERIC INDEX OF DEVICES (Continued)

Device	Description	Page
SN54LS/74LS40	Dual 4-Input NAND Buffer	4-28
SN54LS/74LS42	1-of-10 Decoder	4-29
SN54LS/74LS47	BCD to 7-Segment Decoder/Driver, Open-Collector	4-32
SN54LS/74LS48	BCD to 7-Segment Decoder/Driver	4-35
SN54LS/74LS49	BCD to 7-Segment Decoder/Driver, Open-Collector	4-35
SN54LS/74LS51	Dual AND-OR-INVERT Gate	4-39
SN54LS/74LS54	3-2-2-3-Input AND-OR-INVERT Gate	4-40
SN54LS/74LS55	2-Wide 4-Input AND-OR-INVERT Gate	4-41
SN54LS/74LS73A	Dual JK Flip-Flop	4-42
SN54LS/74LS74A	Dual D Flip-Flop	4-45
SN54LS/74LS75	4-Bit Bi-Stable Latch with Q and \bar{Q}	4-48
SN54LS/74LS76A	Dual JK Flip-Flop	4-52
SN54LS/74LS77	4-Bit Bi-Stable Latch with Q	4-48
SN54LS/74LS78A	Dual JK Flip-Flop	4-54
SN54LS/74LS83A	4-Bit Full Adder	4-56
SN54LS/74LS85	4-Bit Magnitude Comparator	4-59
SN54LS/74LS86	Quad Exclusive OR Gate	4-63
SN54LS/74LS90	Decade Counter	4-64
SN54LS/74LS91	8-Bit Shift Register	4-70
SN54LS/74LS92	Divide-by-12 Counter	4-64
SN54LS/74LS93	4-Bit Binary Counter	4-64
SN54LS/74LS95B	4-Bit Shift Register	4-72
SN54LS/74LS107A	Dual JK Flip-Flop	4-76
SN54LS/74LS109A	Dual JK Edge-Triggered Flip-Flop	4-78
SN54LS/74LS112A	Dual JK Edge-Triggered Flip-Flop	4-80
SN54LS/74LS113A	Dual JK Edge-Triggered Flip-Flop	4-82
SN54LS/74LS114A	Dual JK Edge-Triggered Flip-Flop	4-84
SN54LS/74LS122	Retriggerable Monostable Multivibrator	4-86
SN54LS/74LS123	Retriggerable Monostable Multivibrator	4-86
SN54LS/74LS125A	Quad 3-State Buffer, Low Enable	4-93
SN54LS/74LS126A	Quad 3-State Buffer, High Enable	4-93
SN54LS/74LS132	Quad 2-Input Schmitt Trigger	4-95
SN54LS/74LS133	13-Input NAND Gate	4-98
SN54LS/74LS136	Quad Exclusive OR Gate, Open-Collector	4-99
SN54LS/74LS137	3-Line to 8-Line Decoder/Demultiplexer	4-100
SN54LS/74LS138	1-of-8 Decoder/Demultiplexer	4-102
SN54LS/74LS139	Dual 1-of-4 Decoder/Demultiplexer	4-105
SN54LS/74LS145	1-of-10 Decoder/Driver, Open-Collector	4-108
SN54LS/74LS147	10-Input to 4-Line Priority Encoder	4-111
SN54LS/74LS148	8-Input to 3-Line Priority Encoder	4-111
SN54LS/74LS151	8-Input Multiplexer	4-115
SN54LS/74LS153	Dual 4-Input Multiplexer	4-118
SN54LS/74LS155	Dual 1-of-4 Decoder/Demultiplexer	4-121
SN54LS/74LS156	Dual 1-of-4 Decoder/Demultiplexer, Open-Collector	4-121
SN54LS/74LS157	Quad 2-Input Multiplexer, Noninverting	4-125
SN54LS/74LS158	Quad 2-Input Multiplexer, Inverting	4-128
SN54LS/74LS160A	BCD Decade Counter, Asynchronous Reset (9310 Type)	4-131
SN54LS/74LS161A	4-Bit Binary Counter, Asynchronous Reset (9316 Type)	4-131
SN54LS/74LS162A	BCD Decade Counter, Synchronous Reset	4-131
SN54LS/74LS163A	4-Bit Binary Counter, Synchronous Reset	4-131
SN54LS/74LS164	8-Bit Shift Register, Serial-In/Parallel Out	4-137
SN54LS/74LS165	8-Bit Shift Register, Parallel-In/Serial-Out	4-141
SN54LS/74LS166	8-Bit Shift Register, Parallel-In/Serial-Out	4-144
SN54LS/74LS168A	Up/Down Decade Counter	4-148
SN54LS/74LS169A	Up/Down Binary Counter	4-148

ALPHANUMERIC INDEX OF DEVICES (Continued)

Device	Description	Page
SN54LS/74LS170	4 x 4 Register File, Open-Collector	4-153
SN54LS/74LS173A	4-Bit D-Type Register, 3-State	4-157
SN54LS/74LS174	Hex D-Type Flip-Flop with Clear	4-161
SN54LS/74LS175	Quad D-Type Flip-Flop with Clear	4-164
SN54LS/74LS181	4-Bit ALU	4-167
SN54LS/74LS182	Carry Lookahead Generator	4-173
SN54LS/74LS183	Dual Carry-Save Full Adder	4-177
SN54LS/74LS190	Up/Down Decade Counter	4-179
SN54LS/74LS191	Up/Down Binary Counter	4-179
SN54LS/74LS192	Up/Down Decade Counter	4-186
SN54LS/74LS193	Up/Down Binary Counter	4-186
SN54LS/74LS194A	4-Bit Right/Left Shift Register	4-192
SN54LS/74LS195A	4-Bit Shift Register (9300 Type)	4-196
SN54LS/74LS196	Decade Counter	4-200
SN54LS/74LS197	4-Bit Binary Counter	4-200
SN54LS/74LS221	Dual Monostable Multivibrator	4-206
SN54LS/74LS240	Octal Inverting Bus/Line Driver	4-211
SN54LS/74LS241	Octal Bus Line Driver	4-211
SN54LS/74LS242	Quad Bus Transceiver, Inverting	4-214
SN54LS/74LS243	Quad Bus Transceiver, Noninverting	4-214
SN54LS/74LS244	Octal 3-State Driver, Noninverting	4-211
SN54LS/74LS245	Octal Bus Transceiver, Noninverting	4-217
SN54LS/74LS247	BCD to 7-Segment Decoder/Driver, Open-Collector	4-219
SN54LS/74LS248	BCD to 7-Segment Decoder/Driver	4-219
SN54LS/74LS249	BCD to 7-Segment Decoder/Driver, Open-Collector	4-219
SN54LS/74LS251	8-Input Multiplexer, 3-State	4-225
SN54LS/74LS253	Dual 4-Input Multiplexer, 3-State	4-229
SN54LS/74LS256	Dual 4-Bit Addressable Latch	4-232
SN54LS/74LS257A	Quad 2-Input Multiplexer, 3-State	4-236
SN54LS/74LS258A	Quad 2-Input Multiplexer, 3-State	4-236
SN54LS/74LS259	8-Bit Addressable Latch (9334)	4-239
SN54LS/74LS260	Dual 5-Input NOR Gate	4-243
SN54LS/74LS266	Quad Exclusive NOR Gate, Open-Collector	4-244
SN54LS/74LS273	Octal D-Type Flip-Flop with Clear	4-245
SN54LS/74LS279	Quad Set-Reset Latch	4-248
SN54LS/74LS280	9-Bit Odd/Even Parity Generator/Checker	4-249
SN54LS/74LS283	4-Bit Full Adder (Rotated LS83A)	4-251
SN54LS/74LS290	Decade Counter	4-254
SN54LS/74LS293	4-Binary Counter	4-254
SN54LS/74LS295A	4-Bit Shift Register, 3-State	4-259
SN54LS/74LS298	Quad 2-Input Multiplexer with Output Register	4-263
SN54LS/74LS299	8-Bit Shift/Storage Register, 3-State	4-266
SN54LS/74LS322A	8-Bit Shift Register with Sign Extend	4-269
SN54LS/74LS323	8-Bit Universal Shift/Storage Register, 3-State	4-272
SN54LS/74LS348	8-Input to 3-Line Priority Encoder, 3-State	4-276
SN54LS/74LS352	Dual 4-Input Multiplexer	4-279
SN54LS/74LS353	Dual 4-Input Multiplexer, 3-State LS352	4-282
SN54LS/74LS365A	Hex Buffer with Common Enable, 3-State	4-286
SN54LS/74LS366A	Hex Inverter with Common Enable, 3-State	4-286
SN54LS/74LS367A	Hex Buffer, 4-Bit and 2-Bit, 3-State	4-286
SN54LS/74LS368A	Hex Inverter, 4-Bit and 2-Bit, 3-State	4-286
SN54LS/74LS373	Octal Transparent Latch, 3-State	4-288
SN54LS/74LS374	Octal D-Type Flip-Flop, 3-State	4-288
SN54LS/74LS375	4-Bit Bi-Stable Latch with Q and \bar{Q}	4-293
SN54LS/74LS377	Octal D-Type Flip-Flop with Enable	4-296

ALPHANUMERIC INDEX OF DEVICES (Continued)

Device	Description	Page
SN54LS/74LS378	Hex D-Type Flip-Flop with Enable	4-296
SN54LS/74LS379	4-Bit D-Type Flip-Flop with Enable	4-296
SN54LS/74LS385	Quadruple Serial Adder/Subtractor	4-300
SN54LS/74LS386	Quad Exclusive OR Gate	4-303
SN54LS/74LS390	Dual Decade Counter	4-304
SN54LS/74LS393	Dual 4-Bit Binary Counter	4-304
SN54LS/74LS395	4-Bit Shift Register, 3-State	4-308
SN54LS/74LS398	Quad 2-Input Multiplexer with Output Register	4-312
SN54LS/74LS399	Quad 2-Input Multiplexer with Output Register	4-312
SN54LS/74LS490	Dual Decade Counter	4-315
SN54LS/74LS540	Octal Inverting Bus/Line Driver	4-318
SN54LS/74LS541	Octal Bus/Line Driver	4-318
SN54LS/74LS568	Decade Up/Down Counter, 3-State	4-321
SN54LS/74LS569	Binary Up/Down Counter, 3-State	4-321
SN54LS/74LS604	16-to-8 Multiplexer, 3-State	4-326
SN54LS/74LS605	16-to-8 Multiplexer, Open Collector	4-326
SN54LS/74LS606	16-to-8 Multiplexer, 3-State	4-326
SN54LS/74LS607	16-to-8 Multiplexer, Open-Collector	4-326
SN54LS/74LS620	Octal Transceiver with Storage, 3-State	4-330
SN54LS/74LS621	Octal Transceiver with Storage, Open-Collector	4-330
SN54LS/74LS622	Octal Transceiver with Storage, Open-Collector	4-330
SN54LS/74LS623	Octal Transceiver with Storage, 3-State	4-330
SN54LS/74LS640	Octal Bus Transceiver with 3-State Output	4-334
SN54LS/74LS641	Octal Bus Transceiver with 3-State Output	4-334
SN54LS/74LS642	Octal Bus Transceiver with 3-State Output	4-334
SN54LS/74LS643	Octal Bus Transceiver, True, Inverting, 3-State	4-334
SN54LS/74LS644	Octal Bus Transceiver, True, Inverting, Open-Collector	4-334
SN54LS/74LS645	Octal Bus Transceiver with 3-State Output	4-334
SN54LS/74LS668	Synchronous 4-Bit Up/Down Decade Counter	4-338
SN54LS/74LS669	Synchronous 4-Bit Up/Down Binary Counter	4-338
SN54LS/74LS670	4 x 4 Register File, 3-State	4-343
SN54LS/74LS673	16-Bit Shift Register, 3-State	4-347
SN54LS/74LS674	16-Bit Shift Register, 3-State	4-347
SN54LS/74LS682	8-Bit Magnitude Comparator, 3-State	4-351
SN54LS/74LS683	8-Bit Magnitude Comparator, Open-Collector	4-351
SN54LS/74LS684	8-Bit Magnitude Comparator, 3-State	4-351
SN54LS/74LS685	8-Bit Magnitude Comparator, Open-Collector	4-351
SN54LS/74LS686	8-Bit Magnitude Comparator with Enable, 3-State	4-351
SN54LS/74LS687	8-Bit Magnitude Comparator with Enable, Open-Collector	4-351
SN54LS/74LS688	8-Bit Magnitude Comparator, 3-State	4-351
SN54LS/74LS689	8-Bit Magnitude Comparator, Open-Collector	4-351
SN54LS/74LS716	Programmable Decade Counter (MC4016)	4-358
SN54LS/74LS718	Programmable Binary Counter (MC4018)	4-358
SN74LS724	Voltage Controlled Oscillator	4-369
SN54LS/74LS748	8-Input to 3-Line Priority Encoder (Glitchless)	4-111
SN74LS783	Synchronous Address Multiplexer (MC6883)	4-372
SN54LS/74LS795	Octal Buffer (81LS95), 3-State	4-397
SN54LS/74LS796	Octal Buffer (81LS96), 3-State	4-397
SN54LS/74LS797	Octal Buffer (81LS97), 3-State	4-397
SN54LS/74LS798	Octal Buffer (81LS98), 3-State	4-397
SN54LS/74LS848	8-Input to 3-Line Priority Encoder, 3-State (Glitchless)	4-276

Selection Information LS/ALS/FAST

SCHOTTKY TTL



GENERAL INFORMATION

TTL in Perspective

Since its introduction, TTL has become the most popular digital logic family. It has evolved from gold doped saturated logic, to Schottky clamped logic and finally to Advanced Schottky clamped logic. The popularity of TTL stems from its ease of use, low cost, medium-to-high speed operation, and good output drive capability.

Motorola offers three Schottky clamped TTL logic families — LS, ALS, and FAST™. All three families are pin and functionally compatible and can easily be combined in a system to achieve maximum performance at minimum cost.

LS, Low-Power Schottky, is currently the largest and most popular of the three. It is low-cost and provides moderate speed at low power.

ALS, Advanced Low-Power Schottky, offers an im-

proved speed — power product compared to LS as a result of advanced MOSAIC (oxide isolated) processing. Other important features of ALS include improved noise margins, reduced input currents, and superior line driving characteristics.

FAST™, another advanced Schottky TTL line, offers a 20-to-30 percent improvement in speed over standard Schottky logic at about 20 percent of the power. As with ALS, FAST™ offers improved noise margins, reduced input currents and superior line driving characteristics. Additionally, FAST designs incorporate powerdown circuitry on three-state outputs, and buffered outputs on all storage devices. These design improvements provide the logic designer with additional flexibility and more reliable system operation.

TTL Family Comparisons

General Characteristics for Schottky TTL Logic

(ALL MAXIMUM RATINGS)		LS		ALS			FAST		
Characteristic	Symbol	54LSxxx	74LSxxx	54ALSxxx	74ALSxxx		54Fxxx	74Fxxx	Units
Operating Voltage Range	V _{CC}	5 ± 10%	5 ± 5%	5 ± 10%	5 ± 10%	5 ± 5%	5 ± 10%	5 ± 5%	V _{dc}
Operating Temperature Range	T _A	-55 to 125	0 to 70	-55 to 125	0 to 70	0 to 70	-55 to 125	0 to 70	°C
Input Current	I _{IN} I _{IH}	20	20	20	20	20	20	20	μA
	I _{IN} I _{IL}	-400	-400	-100	-100	-100	-600	-600	
Output Drive Standard Output	I _{OH}	-0.4	-0.4	-0.4	-0.4	-0.4	-1.0	-1.0	mA
	I _{OL}	4.0	8.0	4.0	8.0	8.0	20	20	
	I _{SC}	-20 to -100	-20 to -100	-25 to -150	-25 to -150	-25 to -150	-60 to -150	-60 to -150	
Buffer Output	I _{OH}	-12	-15	-12	-15	-15	-12	-15	mA
	I _{OL}	12	24	12	24	24	48	64	
	I _{SC}	-40 to -225	-40 to -225	-50 to -225	-50 to -225	-50 to -225	-100 to -225	-100 to -225	
Buffer Line Driving Capability: Minimum R _t into 2.5 V		178	84	178	84	84	43	32	Ω
	Minimum R _t into 5.0 V	381	189	381	189	189	95	71	Ω

Speed/Power Characteristics for Schottky TTL Logic(1)

(ALL TYPICAL RATINGS)

Characteristic	Symbol	LS	ALS	FAST	Units
Quiescent Supply Current/Gate	I _G	0.4	0.2	1.1	mA
Power/Gate (Quiescent)	P _G	2.0	1.0	5.5	mW
Propagation Delay	t _p	9.0	5.0	3.7	ns
Speed Power Product	—	18	5.0	19.2	μJ
Clock Frequency (D-F/F)	f _{max}	33	35	125	MHz
Clock Frequency (Counter)	f _{max}	40	45	125	MHz

NOTES: 1. Specifications are shown for the following conditions:

- V_{CC} = 5.0 V_{dc} (AC);
- T_A = 25°C
- C_L = 50 pF for ALS, FAST; 15 pF for LS

FAST is a trademark of Fairchild Camera and Instrument Corporation.
MOSAIC I is a trademark of Motorola Inc.

**High Performance
ALS-TTL-Compatible
Macrocell Arrays**

In addition to standard logic lines, Motorola also offers a variety of TTL-compatible Macrocell Arrays. These products provide a means for developing economical custom LSI/VLSI logic circuits. Performance is achieved by the combination of an advanced MOSAIC I (Motorola Oxide-Isolated Self-Aligned Implanted Circuit) oxide isolated bipolar integrated circuit process and a series gated emitter-coupled logic (ECL) macrocell circuit technology. Input and output circuits provide level translation to and from the internal array logic for standard TTL/MOS interface.

Each cell within the arrays contains a number of unconnected transistors and resistors. Stored within a computer are the specifications to automatically interconnect these elements forming SSI/MSI logic cells (rather than simple gates) called macrocells. These macrocells take the form of standard logic blocks such as dual type D flip-flops, dual full adders, quad latches and many other pre-defined "library" functions. Presently, the macrocell library for the ALS-TTL arrays contains more than 80 logic functions.

Generating an LSI/VLSI design is simply a matter of selecting the appropriate macrocells and describing the proper interconnection network to implement the design. Motorola's CAD (Computer-Aided-Design) interface provides automatic placement and routing of the cells (intraconnection of the cell itself is automatically accomplished when placed), full logic and fault-testing

**MCA500ALS
MCA1300ALS
MCA2800ALS**


capabilities, AC delay simulations, generation of test tapes and custom metallization to complete the IC processing sequence.

The ability to stockpile fully diffused wafers provides a very fast turnaround time (the time from customer notification of a completed design to delivery of finished parts) of currently nine weeks.

ALS-TTL MCA Selection Chart

	MCA 500ALS	MCA 1300ALS	MCA 2800ALS
Configuration			
Max Gate Equivalent	533	1280	2720
Major Macrocells	24	60	130
I/O Ports	57	76	120
Input/Interface Cells	26	40	
Output Macrocells	24	40	
Performance			
Max Gate Delay (M Cell)	4.0 ns	3.0 ns	1.1 ns
Max Toggle Frequency	80 MHz	80 MHz	125 MHz
Maximum Power Dissipation	1.0 W	1.4 W	2.5 W
Packages			
Dual-In-Line	28, 40, 48	40, 48	—
Chip Carrier	68	68, 84	149PG
Temperature Range	0-70°C	0-70°C	0-70°C
Supply Voltage	5.0 V ± 5%	5.0 V ± 5%	5.0 V ± 5%
Availability	Now	Now	Now

Typical MCA Layout — 1300ALS



Numeric Listing

1

LS TTL

SN54LS00 Series (–55 to +125°C)

SN74LS00 Series (0 to +70°C)

Suffix: N . . . Plastic (only 74-series)

J . . . Ceramic (54/74 series)

Device	Function	Samples	Pins
LS00	Quad 2-Input NAND Gate	A	14
LS01	Quad 2-Input NAND Gate, Open-Collector	A	14
LS02	Quad 2-Input NOR Gate	A	14
LS03	Quad 2-Input NAND Gate, Open-Collector	A	14
LS04	Hex Inverter	A	14
LS05	Hex Inverter, Open-Collector	A	14
LS08	Quad 2-Input AND Gate	A	14
LS09	Quad 2-Input AND Gate, Open-Collector	A	14
LS10	Triple 3-Input NAND Gate	A	14
LS11	Triple 3-Input AND Gate	A	14
LS12	Triple 3-Input NAND Gate, Open-Collector	A	14
LS13	Dual 4-Input Schmitt Trigger	A	14
LS14	Hex Schmitt Trigger	A	14
LS15	Triple 3-Input AND Gate, Open-Collector	A	14
LS20	Dual 4-Input NAND Gate	A	14
LS21	Dual 4-Input AND Gate	A	14
LS22	Dual 4-Input NAND Gate, Open-Collector	A	14
LS26	Quad 2-Input NAND, High Voltage	A	14
LS27	Triple 3-Input NOR Gate	A	14
LS28	Quad 2-Input NOR Buffer	A	14
LS30	8-Input NAND Gate	A	14
LS32	Quad 2-Input OR Gate	A	14
LS33	Quad 2-Input NOR Buffer, Open-Collector	A	14
LS37	Quad 2-Input NAND Buffer	A	14
LS38	Quad 2-Input NAND Buffer, Open-Collector	A	14
LS40	Dual 4-Input NAND Buffer	A	14
LS42	1-of-10 Decoder	A	16
LS47	BCD to 7-Segment Decoder/Driver, Open-Collector	A	16
LS48	BCD to 7-Segment Decoder/Driver, with Pull-Ups	A	16
LS49	BCD to 7-Segment Decoder/Driver, Open-Collector	A	16
LS51	Dual AND-OR-INVERT Gate	A	14
LS54	3-2-2-3 Input AND-OR-INVERT Gate	A	14
LS55	2-Wide 4-Input AND-OR-INVERT Gate	A	14
LS73A	Dual JK Flip-Flop	A	14
LS74A	Dual D Flip-Flop	A	14
LS75	4-Bit Bi-Stable Latch with Q and \bar{Q}	A	16
LS76A	Dual JK Flip-Flop	A	16
LS77	4-Bit Bi-Stable Latch	A	14
LS78A	Dual JK Flip-Flop with Preset	A	14
LS83A	4-Bit Full Adder	A	16
LS85	4-Bit Magnitude Comparator	A	16
LS86	Quad Exclusive OR Gate	A	14

A = Announced

Device	Function	Samples	Pins
LS90	Decade Counter	A	14
LS91	8-Bit Shift Register Serial-In/Serial-Out	A	14
LS92	Divide-By-12 Counter	A	14
LS93	4-Bit Binary Counter	A	14
LS95B	4-Bit Shift Register	A	14
LS107A	Dual JK Flip-Flop with Clear	A	14
LS109A	Dual JK Flip-Flop with Preset	A	16
LS112A	Dual JK Edge-Triggered Flip-Flop	A	16
LS113A	Dual JK Edge-Triggered Flip-Flop	A	14
LS114A	Dual JK Edge-Triggered Flip-Flop	A	14
LS122	Retriggerable Monostable Multivibrator	A	14
LS123	Dual Retriggerable Monostable Multivibrator	A	16
LS125A	Quad Buffer, Low Enable, 3-State	A	14
LS126A	Quad Buffer, High Enable, 3-State	A	14
LS132	Quad 2-Input Schmitt Trigger	A	14
LS133	13-Input NAND Gate	A	16
LS136	Quad Exclusive OR Gate, Open-Collector	A	14
LS137	3-Line to 8-Line Decoder/Demultiplexer	A	16
LS138	1-of-8 Decoder/Demultiplexer	A	16
LS139	Dual 1-of-4 Decoder/Demultiplexer	A	16
LS145	1-of-10 Decoder/Driver, Open-Collector	A	16
LS147	10-Line Decimal to 4-Line Priority Encoder	A	16
LS148	8-Input to 3-Line Priority Encoder	A	16
LS151	8-Input Multiplexer	A	16
LS153	Dual 4-Input Multiplexer	A	16
LS155	Dual 1-of-4 Decoder	A	16
LS156	Dual 1-of-4 Decoder, Open-Collector	A	16
LS157	Quad 2-Input Multiplexer, Non-Inverting	A	16
LS158	Quad 2-Input Multiplexer, Inverting	A	16
LS160	BCD Decade Counter, Asynchronous Reset (9310 Type)	A	16
LS161A	4-Bit Binary Counter, Asynchronous Reset (9316 Type)	A	16
LS162A	BCD Decade Counter, Synchronous Reset	A	16
LS163A	4-Bit Binary Counter, Synchronous Reset	A	16
LS164	8-Bit Serial-In/Parallel-Out Shift Register	A	14
LS165	8-Bit Parallel-In/Serial-Out Shift Register	A	16
LS166	8-Bit Parallel-In/Serial-Out Shift Register	A	16
LS168	Up/Down Decade Counter	A	16
LS169	Up/Down Binary Counter	A	16
LS170	4 x 4 Register File, Open-Collector	A	16
LS173A	4-Bit D Register, 3-State	A	16
LS174	Hex D Flip-Flop with Clear	A	16
LS175	Quad D Flip-Flop with Clear	A	16
LS181	4-Bit ALU	A	24
LS182	Look Ahead Carry Generator	A	16
LS183	Dual Carry/Save Full Adder	A	14
LS190	Up/Down Decade Counter	A	16
LS191	Up/Down Binary Counter	A	16
LS192	Up/Down Decade Counter with Clear	A	16
LS193	Up/Down Binary Counter with Clear	A	16
LS194A	4-Bit Right/Left Shift Register	A	16
LS195A	4-Bit Shift Register (9300 Type)	A	16
LS196	Decade Counter, Asynchronously Presettable	A	14
LS197	4-Bit Binary Counter, Asynchronously Presettable	A	14

NUMERIC LISTING (continued)



Device	Function	Samples	Pins
LS221	Dual One-Shot (Very Stable)	A	16
LS240	Octal Bus/Line Driver, Inverting 3-State	A	20
LS241	Octal Bus/Line Driver, 3-State	A	20
LS242	Quad Bus Transceiver, Inverting, 3-State	A	14
LS243	Quad Bus Transceiver, Non-Inverting, 3-State	A	14
LS244	Octal Driver, Non-Inverting, 3-State	A	20
LS245	Octal Bus Transceiver, Non-Inverting, 3-State	A	20
LS247	BCD to 7-Segment Decoder/Driver, Open-Collector	A	16
LS248	BCD to 7-Segment Decoder/Driver with Pull-Ups	A	16
LS249	BCD to 7-Segment Decoder/Driver, Open-Collector	A	16
LS251	8-Input Multiplexer, 3-State	A	16
LS253	Dual 4-Input Multiplexer, 3-State	A	16
LS256	Dual 4-Bit Addressable Latch	A	16
LS257A	Quad 2-Input Multiplexer, Non-Inverting, 3-State	A	16
LS258A	Quad 2-Input Multiplexer, Inverting 3-State	A	16
LS259	8-Bit Addressable Latch (9334)	A	16
LS260	Dual 5-Input NOR Gate	A	14
LS266	Quad Exclusive NOR Gate, Open-Collector	A	14
LS273	Octal D Flip-Flop with Clear	A	20
LS279	Quad Set/Reset Latch	A	16
LS280	8-Bit Odd/Even Parity Generator/Checker	A	14
LS283	4-Bit Full Adder (Rotated LS83A)	A	16
LS290	Decade Counter (Divide By 2 and 5)	A	14
LS293	4-Bit Binary Counter	A	16
LS295A	4-Bit Shift Register, 3-State	A	14
LS298	Quad 2-Multiplexer, with Output Register	A	16
LS299	8-Bit Shift/Storage Register, 3-State	A	20
LS322A	8-Bit Shift Register with Sign Extend, 3-State	A	20
LS323	8-Bit Shift/Storage Register, 3-State	A	20
LS348	8-Input to 3-Line Priority Encoder, 3-State	A	16
LS352	Dual 4-Multiplexer (Inverting LS153)	A	16
LS353	Dual 4-Multiplexer (3-State LS352)	A	16
LS365A	Hex Buffer, Common Enable, 3-State	A	16
LS366A	Hex Inverter, Common Enable, 3-State	A	16
LS367A	Hex Buffer, 4-Bit and 2-Bit, 3-State	A	16
LS368A	Hex Inverter, 4-Bit and 2-Bit, 3-State	A	16
LS373	Octal Transparent Latch, 3-State	A	20
LS374	Octal D Flip-Flop, 3-State	A	20
LS375	Quad Latch	A	16
LS377	Octal D Flip-Flop with Enable	A	20
LS378	Hex D Flip-Flop with Enable	A	16
LS379	4-Bit D Flip-Flop with Enable	A	16
LS385	Quad 4-Bit Adder/Subtractor	A	20
LS386	2-Input Quad/Exclusive OR Gate	A	14
LS390	Dual Decade Counter	A	16
LS393	Dual 4-Bit Binary Counter	A	14
LS395	4-Bit Shift Register, 3-State	A	16
LS398	Quad 2-Input Multiplexer with Output Register	A	20
LS399	Quad 2-Input Multiplexer with Output Register	A	16

Device	Function	Samples	Pins
LS490	Dual Decade Counter	A	16
LS540	Octal Buffer/Line Driver, 3-State	A	20
LS541	Octal Buffer/Line Driver, 3-State	A	20
LS568	Decade Up/Down Counter, 3-State	A	20
LS569	Binary Up/Down Counter, 3-State	A	20
LS604	16-to-8 Multiplexer, 3-State	A	28
LS605	16-to-8 Multiplexer, Open-Collector	A	28
LS606	16-to-8 Multiplexer, 3-State	A	28
LS607	16-to-8 Multiplexer, Open-Collector	A	28
LS620	Octal Transceiver with Storage, 3-State	A	20
LS621	Octal Transceiver with Storage, Open-Collector	A	20
LS622	Octal Transceiver with Storage, Open-Collector	A	20
LS623	Octal Transceiver with Storage, 3-State	A	20
LS640	Octal Bus Transceiver, Inverting, 3-State	A	20
LS641	Octal Bus Transceiver, Non-Inverting, Open-Collector	A	20
LS642	Octal Bus Transceiver, Inverting, Open-Collector	A	20
LS643	Octal Bus Transceiver, True, Inverting, 3-State	A	20
LS644	Octal Bus Transceiver, True, Inverting, Open-Collector	A	20
LS645	Octal Bus Transceiver, Non-Inverting, 3-State	A	20
LS668	Synchronous 4-Bit Up/Down Decade Counter	A	16
LS669	Synchronous 4-Bit Up/Down Binary Counter	A	16
LS670	4 x 4 Register File, 3-State	A	16
LS673	16-Bit Serial-In/Serial-Out Shift Register, 3-State	A	24
LS674	16-Bit Parallel-In/Serial-Out Shift Register, 3-State	A	24
LS682	8-Bit Magnitude Comparator	A	20
LS683	8-Bit Magnitude Comparator, Open-Collector	A	20
LS684	8-Bit Magnitude Comparator	A	20
LS685	8-Bit Magnitude Comparator, Open-Collector	A	20
LS686	8-Bit Magnitude Comparator with Enable	A	24
LS687	8-Bit Magnitude Comparator with Enable	A	24
LS688	8-Bit Magnitude Comparator	A	20
LS689	8-Bit Magnitude Comparator, Open-Collector	A	20
LS716	Programmable Decade Counter (MC4016)	A	16
LS718	Programmable Binary Counter (MC4018)	A	16
LS724	Voltage Controlled Multivibrator	A	8
LS748	8-Input to 3-Line Priority Encoder	A	16
LS783*	Synchronous Address Multiplexer (MC6883)	A	40
LS795	Octal Buffer (81LS95), 3-State	A	20
LS796	Octal Buffer (81LS96), 3-State	A	20
LS797	Octal Buffer (81LS97), 3-State	A	20
LS798	Octal Buffer (81LS98), 3-State	A	20
LS848	8-Input to 3-Line Priority Encoder, 3-State	A	16

*74LS only.

FAST TTL

MC54F00 Series (–55 to +125°C)

MC74F00 Series (0 to +70°C)

Suffix: N . . . Plastic (only 74-series)

J . . . Ceramic (54/74 series)

Device	Function	Samples	Pins
F00	Quad 2-Input NAND Gate	A	14
F02	Quad 2-Input NOR Gate	A	14
F04	Hex Inverter	A	14
F08	Quad 2-Input AND Gate	A	14
F10	Triple 3-Input NAND Gate	A	14
F11	Triple 3-Input AND Gate	A	14
F20	Dual 4-Input NAND Gate	A	14
F32	Quad 2-Input OR Gate	A	14
F64	4-2-2-3 Input AND-OR-INVERT Gate	A	14
F74	Dual D Flip-Flop	A	14
F86	Quad Ex/OR Gate	3Q83	14
F109	Dual J-K Flip-Flop w/Preset	A	16
F112	Dual J-K Flip-Flop	3Q83	16
F113	Dual J-K Flip-Flop	3Q83	14
F114	Dual J-K Flip-Flop	3Q83	14
F138	1-of-8 Decoder/Demultiplexer	3Q83	16
F139	Dual 1-of-4 Decoder/Demultiplexer	3Q83	16
F151	8-Input Multiplexer	4Q83	16
F153	Dual 4-Input Multiplexer	A	16
F157	Quad 2-Input Multiplexer	4Q83	16
F158	Quad 2-Input Multiplexer	4Q83	16
F160	BCD Decade Counter, Asynchronous Reset	4Q83	16
F161	4-Bit Binary Counter, Asynchronous Reset	4Q83	16
F162	BCD Decade Counter, Synchronous Reset	4Q83	16
F163	4-Bit Binary Counter, Synchronous Reset	4Q83	16
F168	Up/Down Decade Counter	1H84	16
F169	Up/Down Binary Counter	1H84	16
F174	Hex D Flip-Flop	3Q83	16
F175	Quad D Flip-Flop	3Q83	16
F181	4-Bit ALU	1H84	24
F182	Look Ahead Carry Generator	1H84	16
F189	64-Bit RAM/3-State	2H84	16
F190	Up/Down Decade Counter	4Q83	16
F191	Up/Down Binary Counter	4Q83	16
F192	Up/Down Decade Counter with Clear	4Q83	16
F193	Up/Down Binary Counter with Clear	4Q83	16
F194	Universal Shift Register	4Q83	16
F195	4-Bit Shift Register	4Q83	16
F240	Octal Bus/Line Driver/Inverting/3-State	A	20
F241	Octal Bus/Line Driver/3-State	A	20
F242	Quad Bus Transceiver/Inverting/3-State	A	14
F243	Quad Bus Transceiver/Non-Inverting/3-State	A	14
F244	Octal Bus Driver/Non-Inverting/3-State	A	20
F245	Octal Bus Transceiver	A	20
F251	8-Input Multiplexer/3-State	4Q83	16
F253	Dual 4-Input Multiplexer/3-State	A	16
F257	Quad 2-Input Multiplexer/3-State	4Q83	16
F258	Quad 2-Input Multiplexer, Inverting/3-State	4Q83	16
F280	9-Bit Odd/Even Parity Gen/Checker	2H84	14
F283	4-Bit Full Adder	2H84	20
F289	64-Bit RAM, Open-Collector	2H84	16
F299	8-Bit Shift/Store Register	1H84	20
F323	8-Bit Universal Shift/Storage Register	1H84	20
F350	4-Bit Shifter/3-State	1H84	16
F352	Dual 4-Input Multiplexer	A	16
F353	Dual 4-Input Multiplexer/3-State	A	20

Device	Function	Samples	Pins
F373	Octal Transparent Latch/3-State	3Q83	16
F374	Octal D Flip-Flop/3-State	A	16
F378	Hex Parallel D Register w/Enable	3Q83	20
F379	Quad Parallel Register w/Enable	3Q83	20
F381	4-Bit ALU	1H84	20
F382	4-Bit ALU	1H84	20
F521	Octal Comparator	1Q84	20
F533	Octal Transparent Latch/3-State	A	20
F534	Octal D Flip-Flop/3-State	A	20
F537	1-of-10 Decoder/3-State	1H84	20
F538	1-of-8 Decoder/3-State	1H84	20
F539	1-of-4 Decoder/3-State	1H84	20
F620	Octal Bus Transceiver/Inverting/3-State	3Q83	20
F623	Octal Bus Transceiver/3-State	3Q83	20
F640	Octal Bus Transceiver/Inverting/3-State	3Q83	20
F643	Octal Bus Transceiver/Inverting/True/3-State	3Q83	20
F2960	Error Detection and Correction Unit (EDAC)	3Q83	48
F2961	EDAC Bus Buffer, Inverting	1H84	24
F2962	EDAC Bus Buffer, Non-Inverting	1H84	24
F2968	Dynamic Memory Controller	4Q83	48
F2969	Memory Timing Controller w/EDAC	4Q83	48
F2970	Memory Timing Controller w/o EDAC	4Q83	24

ALS TTL

SN54ALS00 Series (–55 to +125°C)

SN74ALS00 Series (0 to +70°C)

Suffix: N . . . Plastic (only 74-series)

J . . . Ceramic (54/74 series)

Device	Function	Samples	Pins
ALS00	Quad 2-Input NAND Gate	A	14
ALS01	Quad 2-Input NAND Gate, Open-Collector	4Q83	14
ALS02	Quad 2-Input NOR Gate	A	14
ALS03	Quad 2-Input NAND Gate, Open-Collector	A	14
ALS04	Hex Inverter	A	14
ALS05	Hex Inverter, Open-Collector	A	14
ALS08	Quad 2-Input AND Gate	A	14
ALS09	Quad 2-Input AND Gate, Open-Collector	A	14
ALS10	Triple 3-Input NAND Gate	A	14
ALS11	Triple 3-Input AND Gate	A	14
ALS12	Triple 3-Input NAND Gate, Open-Collector	A	14
ALS13	Dual 4-Input Schmitt Trigger	4Q83	14
ALS14	Hex Schmitt Trigger	4Q83	14
ALS15	Triple 3-Input NAND Gate, Open-Collector	A	14
ALS20	Dual 4-Input NAND Gate	A	14
ALS21	Dual 4-Input AND Gate	A	14
ALS22	Dual 4-Input NAND Gate, Open-Collector	A	14
ALS27	Triple 3-Input NOR Gate	A	14
ALS28	Quad 2-Input NOR Buffer	4Q83	14
ALS32	Quad 2-Input OR Gate	4Q83	14
ALS33	Quad 2-Input NOR Buffer, Open-Collector	4Q83	14

NUMERIC LISTING (continued)

Device	Function	Samples	Pins
ALS37	Quad 2-Input NAND Buffer	A	14
ALS38	Quad 2-Input NAND Buffer, Open-Collector	A	14
ALS40	Dual 4-Input NAND Buffer	4Q83	14
ALS51	Dual 2-Wide, 2-3-Input AND-OR-INVERT Gate	A	14
ALS55	2-Wide, 4-Input AND-OR-INVERT Gate	A	14
ALS74	Dual D Flip-Flop	A	14
ALS91	8-Bit Serial-In/Serial-Out Shift Register	1H84	14
ALS109	Dual J-K Flip-Flop w/Preset	4Q83	16
ALS132	Quad 2-Input Schmitt Trigger	4Q83	14
ALS138	1-of-8 Decoder/Demultiplexer	4Q83	16
ALS139	Dual 1-of-4 Decoder/Demultiplexer	4Q83	16
ALS151	8-Input Multiplexer	3Q83	16
ALS153	Dual 4-Input Multiplexer	1Q84	16
ALS157	Quad 2-Input Multiplexer/Non-Inverting	A	16
ALS158	Quad 2-Input Multiplexer/Inverting	A	16
ALS160	BCD Decade Counter/Asynchronous Reset (9310 Type)	A	16
ALS161	4-Bit Binary Counter, Asynchronous Reset (9316 Type)	A	16
ALS162	BCD Decade Counter/Synchronous Reset	A	16
ALS163	4-Bit Binary Counter/Synchronous Reset	A	16
ALS164	8-Bit Serial-In/Parallel-Out Shift Register	1H84	14
ALS168	4-Bit Up/Down Decade Counter/Synchronous Reset	4Q83	16
ALS169	4-Bit Up/Down Binary Counter/Synchronous Reset	4Q83	16
ALS190	Up/Down Decade Counter	A	16
ALS191	Up/Down Binary Counter	A	16
ALS192	Up/Down Decade Counter w/Clear	A	16
ALS193	Up/Down Binary Counter w/Clear	A	16
ALS238	1-of-8 Decoder/Demultiplexer/(Active High)	4Q83	16
ALS239	Dual 1-of-4 Decoder/Demultiplexer/(Active High)	4Q83	16
ALS240	Octal Bus/Line Driver/Inverting/3-State	A	20
ALS241	Octal Bus/Line Driver/3-State	A	20
ALS242	Quad Bus Transceiver/Inverting/3-State	A	14
ALS243	Quad Bus Transceiver/Non-Inverting/3-State	A	14
ALS244	Octal Driver/Non-Inverting/3-State	A	20
ALS245	Octal Bus Transceiver/Non-Inverting/3-State	A	20
ALS251	8-Input Multiplexer/3-State	3Q83	16
ALS253	Dual 4-Input Multiplexer/3-State	1H84	16
ALS257	Quad 2-Input Multiplexer/Non-Inverting/3-State	1H84	16
ALS258	Quad 2-Input Multiplexer/Inverting/3-State	1H84	16
ALS273	Octal D Flip-Flop w/Clear	A	20
ALS352	Dual 4-Multiplexer/Inverting ALS153	1H84	16
ALS353	Dual 4-Multiplexer/3-State ALS352	1H84	16
ALS373	Octal Transparent Latch/3-State	3Q83	20
ALS374	Octal D Flip-Flop/3-State	3Q83	20
ALS377	Octal D Flip-Flop w/Enable	A	20
ALS533	Octal Transparent Latch/Inverting	1H84	20
ALS534	Octal D-Type Flip-Flop/Inverting	1H84	20
ALS537	1-of-10 Decoder/3-State	1H84	20
ALS538	1-of-8 Decoder/3-State	1H84	20
ALS539	Dual 1-of-4 Decoder/3-State	1H84	20
ALS540	Octal Buffer/3-State	4Q83	20
ALS541	Octal Buffer/3-State	4Q83	20
ALS560	4-Bit Decade Counter/3-State	A	20
ALS561	4-Bit Binary Counter/3-State	A	20
ALS563	8-Bit Latch/3-State	1H84	20
ALS564	Octal D Flip-Flop/3-State	1H84	20
ALS568	Decade Up/Down Counter/3-State	4Q83	20
ALS569	Binary Up/Down Counter/3-State	4Q83	20
ALS573	Octal Transparent Latch/3-State	1H84	20
ALS574	Octal D Flip-Flop/3-State	1H84	20

Device	Function	Samples	Pins
ALS575	Octal D Flip-Flop/Synchronous Clear/3-State	1H84	20
ALS576	Octal D Flip-Flop/Inverting/3-State	1H84	20
ALS577	Octal D Flip-Flop/Inverting/Synchronous Clear/3-State	1H84	20
ALS580	Octal Transparent Latch/Inverting/3-State	1H84	20
ALS620	Octal Transceiver w/Storage/3-State	A	20
ALS621	Octal Transceiver w/Storage/Open-Collector	A	20
ALS622	Octal Transceiver w/ Storage/Open-Collector	A	20
ALS623	Octal Transceiver w/Storage/3-State	A	20
ALS638	Octal Bus Transceiver/Inverting/3-State	A	20
ALS639	Octal Bus Transceiver/3-State	A	20
ALS640	Octal Bus Transceiver/Inverting/3-State	A	20
ALS641	Octal Bus Transceiver/Non-Inverting/Open-Collector	A	20
ALS642	Octal Bus Transceiver/Inverting/Open-Collector	A	20
ALS643	Octal Bus Transceiver/True/Inverting/3-State	A	20
ALS644	Octal Bus Transceiver/True/Inverting/Open-Collector	A	20
ALS646	Octal Transceiver/Latch/Multiplexer/Non-Inverting/3-State	1H84	24
ALS647	Octal Transceiver/Latch/Multiplexer/Non-Inverting/Open-Collector	1H84	24
ALS648	Octal Transceiver/Latch/Multiplexer/Inverting/3-State	1H84	24
ALS649	Octal Transceiver/Latch/Multiplexer/Inverting/Open-Collector	1H84	24
ALS651	Octal Bus Transceiver/Register/3-State	1H84	24
ALS652	Octal Bus Transceiver/Register/3-State	1H84	24
ALS653	Octal Bus Transceiver/Register	1H84	24
ALS654	Octal Bus Transceiver/Register	1H84	24
ALS671	Bidirectional Shift Register/Latch/Multiplexer/3-State	4Q83	20
ALS672	Bidirectional Shift Register/Latch/Multiplexer/3-State	4Q83	20
ALS690	Decade Counter/Latch/Multiplexer/Asynchronous Reset/3-State	A	20
ALS691	Binary Counter/Latch/Multiplexer/Asynchronous Reset/3-State	A	20
ALS692	Decade Counter/Latch/Multiplexer/Synchronous Reset/3-State	A	20
ALS693	Binary Counter/Latch/Multiplexer/Synchronous Reset/3-State	A	20
ALS694	Decade Counter/Latch/Multiplexer/Synchronous/Asynchronous Reset/3-State	A	20
ALS695	Binary Counter/Latch/Multiplexer/Synchronous/Asynchronous Reset/3-State	A	20
ALS696	Decade Counter/Register/Multiplexer/3-State	4Q83	20
ALS697	Binary Counter/Register/Multiplexer/3-State	4Q83	20
ALS698	Decade Counter/Register/Multiplexer/3-State	4Q83	20
ALS699	Binary Counter/Register/Multiplexer/3-State	4Q83	20
ALS790	Error Detection and Correction Circuit	F2960	
ALS873	Octal Transparent Latch	2H84	24
ALS874	Octal D Flip-Flop	2H84	24
ALS876	Octal D Flip-Flop/Inverting	2H84	24
ALS878	Dual 4-Bit D Flip-Flop/Synchronous Clear/3-State	2H84	24
ALS879	Dual 4-Bit D Flip-Flop/Inverting Synchronous Clear/3-State	2H84	24
ALS880	Octal Transparent Latch/Inverting	2H84	24



TTL Memories

MCM76xxx Series PROM
MCM93xxx Series RAM

*Suffix: D . . . Ceramic DIP
P . . . Plastic DIP
C . . . 0 to +75°C (Commercial)
M . . . -55 to +125°C (Military)

*Example: MCM7621DC, MCM7621DM, etc.

Device	Function	T _{AA} (ns)	Samples	Pins
MCM27S25	512 x 8 PROM, 3-State, Registered	30/15*	2Q84	24
MCM27S27	512 x 8 PROM, 3-State, Registered	35/20*	2Q84	22
MCM27S35	1k x 8 PROM, 3-State, Registered	35/20*	2Q84	24
MCM27S37	1k x 8 PROM, 3-State, Registered	35/20*	2Q84	24
MCM27S45	2k x 8 PROM, 3-State, Registered	35/20*	1Q84	24
MCM27S47	2k x 8 PROM, 3-State, Registered	35/20*	1Q84	24
MCM7621	512 x 4 PROM, 3-State	70	A	16
MCM7621A	512 x 4 PROM, 3-State	60	A	16
MCM7641	512 x 8 PROM, 3-State	70	A	24
MCM7641A	512 x 8 PROM, 3-State	60	A	24
MCM7643	1024 x 4 PROM, 3-State	70	A	18
MCM7643A	1024 x 4 PROM, 3-State	50	A	18
MCM7649	512 x 8 PROM, 3-State	70	A	20
MCM7649A	512 x 8 PROM, 3-State	50	3Q83	20
MCMXXXXX	512 x 8 PROM, 3-State	35	1984	20
MCM7681	1024 x 8 PROM, 3-State	70	A	24
MCM7681A	1024 x 8 PROM, 3-State	50	3Q83	24
MCMXXXXX	1k x 8 PROM, 3-State	35	1984	24
MCM7685	2048 x 4 PROM, 3-State	70	A	18
MCM7685A	2048 x 4 PROM, 3-State	55	A	18
MCM76161	2048 x 8 PROM, 3-State	70	A	24
MCM76161A	2048 x 8 PROM, 3-State	60	A	24
MCMXXXXXX	2k x 8 PROM, 3-State	35	1984	24
MCM76165A	4096 x 4 PROM, 3-State	50	3Q83	20
MCM93422	256 x 4 RAM, 3-State	45	A	22
MCM93L422	256 x 4 RAM, 3-State	60	A	22
MCM93415	1024 x 1 RAM, Open-Collector	45	A	18
MCM93425	1024 x 1 RAM, 3-State	45	A	18

*For Registered PROMs, t_{SA} t_{PHL} (Address setup time propagation delay, clock to output)

Functional Selection

Abbreviations

S = Synchronous
A = Asynchronous
B = Both Synchronous and Asynchronous

2S = 2-State Output
3S = 3-State Output
OC = Open-Collector Output

P = Planned (See Numeric List for latest availability status.)

Inverters

Description	Type of Output	No.	LS	ALS	FAST
Hex	2S	04	X	X	X
	OC	05	X	X	

AND Gates

Description	Type of Output	No.	LS	ALS	FAST
Quad 2-Input	2S	08	X	X	X
	OC	09	X	X	
Triple 3-Input	2S	11	X	X	X
	OC	15	X	X	
Dual 4-Input	2S	21	X	X	

NAND Gates

Description	Type of Output	No.	LS	ALS	FAST
Quad 2-Input	2S	00	X	X	X
	OC	01	X	X	
	OC	03	X	X	
Quad 2-Input, High Voltage	OC	26	X		
	OC	27	X		
Triple 3-Input	2S	10	X	X	X
	OC	12	X	X	
Dual 4-Input	2S	20	X	X	X
	OC	22	X	X	
8-Input	2S	30	X		
13-Input	2S	133	X		

OR

Description	Type of Output	No.	LS	ALS	FAST
Quad 2-Input	2S	32	X	P	X

NOR

Description	Type of Output	No.	LS	ALS	FAST
Quad 2-Input	2S	2	X	X	X
Triple 3-Input	2S	27	X	X	
Dual 5-Input	2S	260	X		

Exclusive OR

Description	Type of Output	No.	LS	ALS	FAST
Quad 2-Input	2S	86	X		P
	OC	136	X		
	2S	386	X		

Exclusive NOR

Description	Type of Output	No.	LS	ALS	FAST
Quad 2-Input	OC	266	X		

AND-OR-INVERT Gates

Description	Type of Output	No.	LS	ALS	FAST
Dual 2-Wide, 2-Input/3-Input	2S	51	X	X	
4-Wide, 2-3-2-3-Input	2S	54	X		
2-Wide, 4-Input	2S	55	X	X	
4-Wide, 4-2-2-3-Input	2S	64			X

Schmitt Triggers

Description	Type of Output	No.	LS	ALS	FAST
Dual 4-Input NAND Gate	2S	13	X	P	
Hex, Inverting	2S	14	X	P	
Quad 2-Input NAND Gate	2S	132	X	P	

SSI Flip-Flops

Description	Clock Edge	No.	LS	ALS	FAST
Dual D w/Set & Clear	Pos	74	X	X	X
Dual JK w/Set	Neg	113	X		P
Dual JK w/Clear	Neg	73	X		
	Neg	107	X		
Dual JK w/Set & Clear	Neg	76	X		
	Neg	78	X		
	Neg	112	X		P
	Neg	114	X		P
Dual JK̄ w/Set & Clear	Pos	109	X	P	X

Multiplexers

Description	Type of Output	No.	LS	ALS	FAST
Quad 2-to-1, Non-Inverting	2S	157	X	X	P
	3S	257	X	P	P
Quad 2-to-1, Inverting	2S	158	X	X	P
	3S	258	X	P	P
Dual 4-to-1, Non-Inverting	2S	153	X	P	X
	3S	253	X	P	X
Dual 4-to-1, Inverting	2S	352	X	P	X
	3S	353	X	P	X
8-to-1	2S	151	X	P	P
	3S	251	X	P	P
Quad 2-to-1 with Output Register	2S	298	X		
	2S	398	X		
	2S	399	X		

Encoders

Description	Type of Output	No.	LS	ALS	FAST
10- to 4-Line BCD	2S	147	X		
8- to 3-Line Priority Encoder	2S	148	X		
	3S	348	X		
	2S	748	X		
	3S	848	X		

Register Files

Description	Type of Output	No.	LS	ALS	FAST
4 x 4	OC	170	X		
	3S	670	X		

Shift Registers

Description	No. of Bits	Type of Output	Mode*				No.	LS	ALS	FAST
			SR	SL	Hold	Reset				
Serial In-Serial Out	8	2S	X				91	X	P	
Serial In-Parallel Out	8	2S	X			A	164	X	P	
Parallel In-Serial Out	8	2S	X		X		165	X		
	8	2S	X		X	A	166	X		
	16	3S	X		X		674	X		
Parallel In-Parallel Out	4	2S	X				95	X		
	4	2S	X	X	X	A	194	X		P
	4	2S	X			A	195	X		P
	4	3S	X			A	295	X		
	4	3S	X			A	395	X		
Parallel In-Parallel Out, Bidirectional	8	3S	X	X	X	A	299	X		
	8	3S	X	X	X	S	323	X		P
Sign Extended Bidirectional	8	3S	X		X	A	322	X		
Serial In-Parallel Out with Storage Register	16	2S/3S	X		X	S	673	X		
Parallel In-Parallel Out with Storage Register/Mux	4	3S	X	X	X	A	671		P	
	4	3S	X	X	X	S	672		P	

* SR = Shift Right
SL = Shift Left

Decoders/Demultiplexers

Description	Type of Output	No.	LS	ALS	FAST
Dual 1-of-4	2S	139	X	P	P
	2S	155	X		
	OC	156	X		
	2S	239		P	
1-of-8	3S	539		P	P
	2S	138	X	P	P
	2S	238		P	
	3S	538		P	P
1-of-8 with Latch	2S	137	X		
1-of-10	2S	42	X		
	3S	537		P	P

Latches

Description	No. of Bits	Type of Output	No.	LS	ALS	FAST
Transparent, Non-Inverting	4	2S	77	X		
	8	3S	373	X	P	P
	8	3S	573		P	
Transparent, Inverting	8	3S	533		P	X
	8	3S	563		P	
	8	3S	580		P	
Transparent, Q and \bar{Q} Outputs	4	2S	75	X		
	4	2S	375	X		
Quad Set-Reset Latch	4	2S	279	X		
Addressable	8	2S	259	X		
Dual 4-Bit Addressable	4	2S	256	X		
Dual 4-Bit Transparent, Non-Inverting	8	3S	873		P	
Dual 4-Bit Transparent, Inverting	8	3S	880		P	

Asynchronous Counters — Negative Edge-Triggered*

Description	Load	Set	Reset	No.	LS	ALS	FAST
Decade (2/5)	X	X	X	90	X		
			X	196	X		
			X	290	X		
Dual Decade (2/5)			X	390	X		
Dual Decade Modulo 12 (2/6)		X	X	490	X		
4-Bit Binary (2/8)	X		X	92	X		
			X	93	X		
			X	197	X		
			X	293	X		
Dual 4-Bit Binary			X	393	X		
Divide-By-N (0-9)	X		X	716*	X		
Divide-By-N (0-15)	X		X	718*	X		

*The 716 and 718 are positive edge-triggered.

Display Decoders/Drivers with Open-Collector Outputs*

Description	No.	LS	ALS	FAST
1-of-10	145	X		
BCD-to-7 Segment	47	X		
	48*	X		
	49	X		
	247	X		
	248*	X		
	249	X		

*The 48 and 248 have internal pullup resistors to V_{CC} on their outputs.

Cascadable* Synchronous Counters — Positive Edge-Triggered

Description	Type of Output	Load	Reset	No.	LS	ALS	FAST
Decade	2S	S	A	160	X	X	P
	2S	S	S	162	X	X	P
	3S	B	B	560			P
Decade, Up/Down	2S	S		168	X	P	P
	2S	A		190	X	X	P
	2S	A	A	192	X	X	P
	3S	S	B	568	X	P	
4-Bit Binary	2S	S	S	668	X		
	2S	S	A	161	X	X	P
	2S	S	S	163	X	X	P
	3S	B	B	561			P
4-Bit Binary, Up/Down	2S	S		169	X	P	P
	2S	A		191	X	X	P
	2S	A	A	193	X	X	P
	3S	S	B	569	X	P	
Decade with Latch/Mux	2S	S		669	X		
	3S	S	A	690		P	
	3S	S	S	692		P	
Decade with Register/Mux	3S	S	S	694		P	
	3S	S	A	696		P	
4-Bit Binary w/ Latch/Mux	3S	S	S	698		P	
	3S	S	A	691		P	
	3S	S	S	693		P	
4-Bit Binary w/ Register/Mux	3S	S	S	695		P	
	3S	S	A	697		P	
	3S	S	S	699		P	

*The 192 and 193 do not provide a clock enable for synchronous cascading.

MSI Flip-Flops/Registers

Description	No. of Bits	Type of Output	Set or Reset	Clock Enable	No.	LS	ALS	FAST
D-Type, Non-Inverting	4	3S	A	X	173	X		
	4	2S		X	377	X	X	
	6	2S	A		174	X		
	6	2S		X	378	X		P
	8	2S	A		273	X	X	
	8	3S			374	X		X
	8	3S			574		P	
	8	3S	S		575		P	
D-Type, Inverting	8	3S			534		P	X
	8	3S			564		P	
	8	3S			576		P	
	8	3S	S		577		P	
D-Type, Q and \bar{Q} Outputs	4	2S	A		175	X		P
	4	2S		X	379	X		P
Dual 4-Bit, Non-Inverting	8	3S	A		874		P	
	8	3S	S		878		P	
Dual 4-Bit, Inverting	8	3S	A		876		P	
	8	3S	S		879		P	
Dual 8-Bit with Multiplexers	16	3S			604	X		
	16	OC			605	X		
	16	3S			606	X		
	16	OC			607	X		

Arithmetic Operators

Description	No.	LS	ALS	FAST
4-Bit Adder	83	X		
	283	X		P
	181	X		P
	381			P
4-Bit ALU	382			P
	182	X		P
Look Ahead Carry Generator	182	X		P
Quad 4-Bit Adder/Subtractor	385	X		
Dual Carry/Save Full Adder	183	X		
4-Bit Barrel Shifter	350			P

Magnitude Comparators

Description	Type of Output	P=Q	P>Q	P<Q	No.	LS	ALS	FAST
4-Bit	2S	X	X	X	85	X		
8-Bit	2S	X	X		682	X		
	OC	X	X		683	X		
	2S	X	X		684	X		
	OC	X	X		685	X		
	2S	X			521			P
8-Bit with Output Enable	2S	X	X		686	X		
	OC	X	X		687	X		
	2S	X			688	X		
	OC	X			689	X		

Parity Generators/Checkers

Description	No.	LS	ALS	FAST
9-Bit Odd/Even Parity Generator/Checker	280	X		P

Dynamic Memory Support

Description	No.	LS	ALS	FAST
Synchronous Address Multiplexer (MC6883)	783	X		
Error Detection and Correction Circuit (EDAC)	2960			P
EDAC Bus Buffer	2961			P
	2962			P
Dynamic Memory Controller	2968			P
Dynamic Memory Timing Controller with EDAC	2969			P
Dynamic Memory Timing Controller without EDAC	2970			P

VCOs and Multivibrators

Description	No.	LS	ALS	FAST
Retriggerable Monostable Multivibrator	122	X		
Dual 122	123	X		
Precision Non-Retriggerable Monostable Multivibrator	221	X		
Voltage/Crystal Controlled Oscillator	724	X		

Buffers/Line Drivers

Description	Type of Output	No.	LS	ALS	FAST
Quad 2-Input NOR	2S	28	X	P	
	OC	33	X	P	
Quad 2-Input NAND	2S	37	X	X	
	OC	38	X	X	
Dual 4-Input NAND	2S	40	X	P	
Quad, Non-Inverting	3S	125	X		
	3S	126	X		
Hex, Non-Inverting	3S	365	X		
	3S	367	X		
Hex, Inverting	3S	366	X		
	3S	368	X		
Octal, Non-Inverting	3S	241	X	X	P
	3S	244	X	X	P
	3S	541	X	P	
	3S	795	X		
	3S	797	X		
Octal, Inverting	3S	240	X	X	P
	3S	540	X	P	
	3S	796	X		
	3S	798	X		


Transceivers

Description	Type of Output	No.	LS	ALS	FAST	
Quad, Non-Inverting	3S	243	X	X	P	
Quad, Inverting	3S	242	X	X	P	
Octal, Non-Inverting	3S	245	X	X	X	
	3S	645	X			
	OC	621	X	X		
	3S	623	X	X	X	
	3S/OC	639		X		
	OC	641	X	X		
	Octal, Inverting	3S	620	X	X	X
		OC	622	X	X	
		3S/OC	638	X	X	
		3S	640	X	X	X
Octal, Non-Inverting with Register/Mux	OC	642	X	X		
	3S	643	X	X	X	
	OC	644	X	X		
	3S	646		P		
Octal, Inverting with Register/Mux	OC	647		P		
	3S	652		P		
	OC/3S	654		P		
	3S	648		P		
Octal, Inverting with Register/Mux	OC	649		P		
	3S	651		P		
	OC/3S	653		P		

RAM

Description	Type of Output	No.	LS	ALS	FAST
16-by-4	3S	189			P
	OC	289			P

SCHOTTKY TTL



CIRCUIT CHARACTERISTICS

FAMILY CHARACTERISTICS

LS TTL

The Low Power Schottky (LS TTL) family combines a current and power reduction improvement over standard 7400 TTL by a factor of 5. This is accomplished by using Schottky diode clamping to prevent saturation and advanced processing.

ALS TTL

The Advanced Low Power Schottky TTL family (ALS TTL) provides a 50% power reduction compared to standard 54/74 LS TTL and yet offers improved circuit performance over standard LS due to Motorola's state-of-the-art oxide isolated process (MOSAIC). ALS also differs from LS in that PNP transistors on the input stage are utilized to lower input currents and raise thresholds.

FAST TTL

The FAST Schottky TTL family provides a 75-80% power reduction compared to standard Schottky (54/74S) TTL and yet offers a 20-40% improvement in circuit performance over the standard Schottky due to the MOSAIC process. Also, FAST circuits contain additional circuitry to provide a flatter power/frequency curve. The input configuration of FAST uses a lower input current which translates into higher fanout.

CIRCUIT FEATURES

Circuit features of LS, ALS and FAST are best understood by examining the TTL 2-input NAND gate of each family (Figures 2-1-a,b,c). The input/output circuits of other functions are almost identical.




FIGURE 2-1a
LS00 — 2-INPUT NAND GATE




FIGURE 2-1b
ALS00 — 2-INPUT NAND GATE




FIGURE 2-1c
F00 — 2-INPUT NAND GATE

2

INPUT CONFIGURATION. Motorola LSTTL circuits do not use the multi-emitter input structure that originally gave TTL its name. Most LS elements use a DTL type input circuit with Schottky diodes to perform the AND function, as exemplified by D3 and D4 in Figure 2-1a. Compared to the classical multi-emitter structure, this circuit is faster and increases the input breakdown voltage. Inputs of this type are tested for leakage with an applied input voltage of 7.0 V and the input breakdown voltage is typically 15 V or more.

The ALS00 differs from the LS00 in that Q6, Q7 and Q8 have been added to reduce input current (I_{IL}) by a factor of 4, and increase input threshold from approximately 1.1 to 1.5 volts.

The F00 input configuration utilizes a PN diode (D5 and D6) rather than the PNP transistor used in ALS. This is required due to the high speed response of FAST™ logic. The PNP transistor, a relatively large device in current bipolar logic technology, has an associated capacitance large enough to make the gate input susceptible to ac noise. The PN diode results in much better ac noise immunity at the expense of increased input current.

Another input arrangement often used in LS MSI has three diodes connected as shown in Figure 2-2. This configuration gives a slightly higher input threshold than that of Figure 2-1a. A third input configuration that is sometimes used in LS TTL employs a vertical PNP transistor as shown in Figure 2-3. As with the ALS input, this arrangement also gives a higher input threshold and has the additional advantage of reducing the amount of current that the signal source must sink. Both the diode cluster arrangement and the PNP input configuration have breakdown voltage ratings greater than 7.0 V.

All inputs are provided with clamping diodes, exemplified by D1 and D2 in Figure 2-1a,b,c. These diodes conduct when an input signal goes negative, which limits undershoot and helps to control ringing on long signal lines following a HIGH-to-LOW transition. These diodes are intended only for the suppression of transient currents and should not be used as steady-state clamps in interface applications. A clamp current exceeding 2 mA and with a duration greater than 500 ns can activate a parasitic lateral NPN transistor, which in turn can steal current from internal nodes of an LS circuit and thus cause logic errors.




FIGURE 2-2
DIODE CLUSTER INPUT




FIGURE 2-3
PNP INPUT

INPUT CHARACTERISTICS — Figure 2-4 shows the typical input characteristics of LS, ALS, and FAST™. Typical transfer characteristics can be found in Figure 2-5 and input threshold variation with temperature information is provided in Table 2-1.




FIGURE 2-4
TYPICAL INPUT CURRENT VS. INPUT VOLTAGE




FIGURE 2-5
TYPICAL OUTPUT vs
INPUT VOLTAGE CHARACTERISTIC

	-55°C	+25°C	+125°C
FAST	1.8	1.5	1.3
ALS	1.8	1.5	1.3
S	1.5	1.3	1.1
LS	1.2	1.0	0.8

TABLE 2.1
TYPICAL INPUT THRESHOLD VARIATION
WITH TEMPERATURE

OUTPUT CONFIGURATION. The output circuitry of LSTTL has several features not found in conventional TTL. A few of these features are discussed below.

Referring to Figures 2-1a,b,c, the base of the pull-down output transistor Q5 is returned to ground through Q3 and a pair of resistors instead of through a simple resistor. This arrangement is called a squaring network since it squares up the transfer characteristics (Figure 2-5) by preventing conduction in the phase splitter Q1 until the input voltage rises high enough to allow Q1 to supply base current to Q5. The squaring network also improves the propagation delay by providing a low resistance path to discharge capacitance at the base of Q5 during turn-off.

The output pull-up circuit is a 2-transistor Darlington circuit with the base of the output transistor returned through a 5k resistor to the output terminals, unlike 74H and 74S where it is returned to ground which is a more power consuming configuration. This configuration allows the output to pull up to one V_{BE} below V_{CC} for low values of output current.

The ALS00 and F00 outputs include clamping diodes to limit undershoot and control ringing on long signal lines. As with the input diode clamps, these diodes are intended for transient suppression only and should not be used as steady state clamps.

The F00 output configuration also includes additional circuitry to improve the rise time and decrease the power consumption at high operating frequencies. This circuit, which consists of Q9, D7, D8, and D9 causes Q5 to off more quickly on LOW to HIGH output transitions.

Figure 2-6 shows the extra circuitry used to obtain the "high Z" condition in 3-state outputs. When the Output Enable signal is HIGH, both the phase splitter and the Darlington pull-up are turned off. In this condition the output circuitry is non-conducting, which allows the outputs of two or more such circuits to be connected together in a bus application wherein only one output is enabled at any particular time.

FAST™ 3-state outputs have some additional circuitry due to the nature of the environment in which they are used. The effective capacitive load of a 3-state output tends to increase at high bus rates. The addition of Q10 reduces this effect by clamping the base of Q5 low when the device is in the high impedance state. In the high Z state, the output capacitance is about 5 pF for 24 mA outputs and about 12 pF for 64 mA outputs.

An additional feature of many FAST™ 3-state devices is the incorporation of power-up circuitry to guarantee that the output will not sink current if the device is disabled during the application or removal of power.




FIGURE 2-6
TYPICAL 3-STATE OUTPUT CONTROL

OUTPUT CHARACTERISTICS. Figure 2-7 shows the LOW-state output characteristics for LS, ALS and FAST™. For LOW I_{OL} values, the pull-down transistor is clamped out of deep saturation to shorten the turn-off delay. Figure 2-8 shows the HIGH-state output characteristics.




FIGURE 2-7a — OUTPUT LOW CHARACTERISTIC




FIGURE 2-7b — OUTPUT LOW CHARACTERISTIC




FIGURE 2-8a — OUTPUT HIGH CHARACTERISTIC




FIGURE 2-8b — OUTPUT HIGH CHARACTERISTIC

AC SWITCHING CHARACTERISTICS. The propagation through a logic element depends on power supply voltage, ambient temperature, and output load. The effect of each of these parameters on ac propagation is shown in Figures 2-9 through 2-11.

The delay through a logic element will increase to some extent when multiple outputs switch simultaneously due to inductance internal to the IC package. This effect can be seen by comparing Figures 2-11e and 2-11f.

For LS TTL, limits are guaranteed at 25°C, VCC = 5.0 V, and Cl = 15 pF (normally, resistive load has minimal effect on propagation delay). ALS and FAST™ TTL limits are guaranteed over the commercial or military temperature and supply voltage ranges and with Cl = 50 pF.




FIGURE 2-9




FIGURE 2-10




FIGURE 2-11a*




FIGURE 2-11b*




FIGURE 2-11c*




FIGURE 2-11d*




FIGURE 2-11e*




FIGURE 2-11f

*Data for Figures 2-11a through 2-11e was taken with only one output switching at a time. Figure 2-11F data was taken with all 8 inputs of the F240 tied together.

Design Considerations Symbol Definitions and Testing

3

SCHOTTKY TTL



DESIGN CONSIDERATIONS

SELECTING TTL LOGIC. TTL Families may be mixed in a system for optimum performance. For instance, in new designs, ALS would commonly be used in non-critical speed paths to minimize power consumption while FAST™ TTL would be used in high speed paths. The ratio of ALS to FAST™ will depend on overall system design goals.

NOISE IMMUNITY. When mixing TTL families it is often desirable to know the guaranteed noise immunity for both LOW and HIGH logic levels. Table 3.1 lists the guaranteed logic levels for various TTL families and can be used to calculate noise margin. Table 3.2 specifies these noise margins for systems containing LS, S, ALS and/or FAST™ TTL. Note that Table 3.2 represents "worst case" limits and assumes a maximum power supply and temperature variation across the IC's which are interconnected, as well as maximum rated load. Increased noise immunity can be achieved by designing with decreased maximum allowable operating ranges.

TABLE 3.1
Worst Case TTL Logic Levels

Electrical Characteristics

	TTL Families	Military (—55 to ±125°C)				Commercial (0 to 70°C)				UNITS
		V _{IL}	V _{IH}	V _{OL}	V _{OH}	V _{IL}	V _{IH}	V _{OL}	V _{OH}	
TTL	Standard TTL 9000, 54/74	0.8	2.0	0.4	2.4	0.8	2.0	0.4	2.4	V
HTTL	High Speed TTL 54H/74H	0.8	2.0	0.4	2.4	0.8	2.0	0.4	2.4	V
LPTTL	Low Power TTL 93L00 (MSI)	0.7	2.0	0.3	2.4	0.8	2.0	0.3	2.4	V
STTL	Schottky TTL 54S/74S, 93S00	0.8	2.0	0.5	2.5	0.8	2.0	0.5	2.7	V
LS TTL	Low Power Schottky TTL 54LS/74LS	0.7	2.0	0.4	2.5	0.8	2.0	0.5	2.7	V
ALS TTL (5% V _{CC})	Advanced LS TTL, 54ALS/74ALS					0.8	2.0	0.5	2.75	V
(10% V _{CC})		0.8	2.0	0.4	2.5	0.8	2.0	0.5	2.5	V
FAST TTL(5% V _{CC})	Advanced S TTL, 54F/74F					0.8	2.0	0.5	2.7	V
(10% V _{CC})		0.8	2.0	0.5	2.5	0.8	2.0	0.5	2.5	V

V_{OL} and V_{OH} are the voltages generated at the output V_{IL} and V_{IH} are the voltage required at the input to generate the appropriate levels. The numbers given above are guaranteed worst-case values.

TABLE 3.2a
LOW Level Noise Margins (Military)

From	To				Units
	LS	S	ALS	FAST	
LS	300	400	400	400	mV
S	200	300	300	300	mV
ALS	300	400	400	400	mV
FAST™	200	300	300	300	mV

From "V_{OL}" to "V_{IL}"

TABLE 3.2b
HIGH Level Noise Margins (Military)

From	To				Units
	LS	S	ALS	FAST	
LS	500	500	500	500	mV
S	500	500	500	500	mV
ALS	500	500	500	500	mV
FAST™	500	500	500	500	mV

From "V_{OH}" to "V_{IH}"

TABLE 3.2c
LOW Level Noise Margins (Commercial)

From	To				Units
	LS	S	ALS	FAST	
LS	300	300	300	300	mV
S	300	300	300	300	mV
ALS	300	300	300	300	mV
FAST™	300	300	300	300	mV

From "V_{OL}" to "V_{IL}"

TABLE 3.2d
HIGH Level Noise Margins (Commercial)

From	To				Units
	LS	S	ALS	FAST	
LS	700	700	700	700	mV
S	700	700	700	700	mV
ALS (5% V _{CC})	750	750	750	750	mV
FAST (5% V _{CC})	700	700	700	700	mV
ALS (10% V _{CC})	500	500	500	500	mV
FAST (10% V _{CC})	500	500	500	500	mV

From "V_{OH}" to "V_{IH}"

POWER CONSUMPTION. With the exception of ECL, all logic families exhibit increased power consumption at high frequencies. Figure 3.1 shows this characteristic for common logic families. As indicated in the figure, TTL devices are more efficient at high frequencies than CMOS.




FIGURE 3-1
AVERAGE GATE POWER DISSIPATION
versus FREQUENCY

FAN-IN AND FAN-OUT. In order to simplify designing with Motorola TTL devices, the input and output loading parameters of all families are normalized to the following values:

- 1 TTL Unit Load (U.L.) = 40 μ A
in the HIGH state (Logic "1")
- 1 TTL Unit Load (U.L.) = 1.6 mA
in the LOW state (Logic "0")

Input loading and output drive factors of all products described in this handbook are related to these definitions.

EXAMPLES — INPUT LOAD

1. A 7400 gate, which has a maximum I_{LL} of 1.6 mA and I_{IH} of 40 μ A is specified as having an input load factor of 1 U.L. (Also called a fan-in of 1 load.)
2. The 74LS95B which has a value of I_{LL} = 0.8 mA and I_{IH} of 40 μ A on the CP terminal, is specified as having an input LOW load factor of

$$\frac{0.8 \text{ mA}}{1.6 \text{ mA}} \text{ or } 0.5 \text{ U.L.} \quad \text{and an input HIGH load factor of} \quad \frac{40 \mu\text{A}}{40 \mu\text{A}} \text{ or } 1 \text{ U.L.}$$

3. The 74LS00 gate which has an I_{LL} of 0.4 mA and an I_{IH} of 20 μ A, has an input LOW load factor of

$$\frac{0.4 \text{ mA}}{1.6 \text{ mA}} \text{ or } 0.25 \text{ U.L.} \quad \text{an input HIGH load factor of} \quad \frac{20 \mu\text{A}}{40 \mu\text{A}} \text{ or } 0.5 \text{ U.L.}$$

EXAMPLES — OUTPUT DRIVE

1. The output of the 7400 will sink 16 mA in the LOW (logic "0") state and source 800 μ A in the HIGH (logic "1") state. The normalized output LOW drive factor is therefore

$$\frac{16 \text{ mA}}{1.6 \text{ mA}} = 10 \text{ U.L.}$$

and the output HIGH drive factor is

$$\frac{800 \mu\text{A}}{40 \mu\text{A}} \text{ or } 20 \text{ U.L.}$$

2. The output of the 74LS00 will sink 8.0 mA in the LOW state and source 400 μ A in the HIGH state. The normalized output LOW drive factor is

$$\frac{8.0 \text{ mA}}{1.6 \text{ mA}} \text{ or } 5 \text{ U.L.}$$

and the output HIGH drive factor is

$$\frac{400 \mu\text{A}}{40 \mu\text{A}} \text{ or } 10 \text{ U.L.}$$

Relative load and drive factors for the basic TTL families are given in Table 3.3.

FAMILY	INPUT LOAD		OUTPUT DRIVE	
	HIGH	LOW	HIGH	LOW
74LS00	0.5 U.L.	0.25 U.L.	10 U.L.	5 U.L.
7400	1 U.L.	1 U.L.	20 U.L.	10 U.L.
9000	1 U.L.	1 U.L.	20 U.L.	10 U.L.
74H00	1.25 U.L.	1.25 U.L.	25 U.L.	12.5 U.L.
74S00	1.25 U.L.	1.25 U.L.	25 U.L.	12.5 U.L.
74 ALS	0.5 U.L.	0.0625 U.L.	10 U.L.	5 U.L.
74 FAST	0.5 U.L.	0.375 U.L.	25 U.L.	12.5 U.L.

TABLE 3.3

Values for MSI devices vary significantly from one element to another. Consult the appropriate data sheet for actual characteristics.

WIRED-OR APPLICATIONS. Certain TTL devices are provided with an "open" collector output to permit the Wired-OR (actually Wired-AND) function. This is achieved by connecting open collector outputs together and adding an external pull-up resistor.

The value of the pull-up resistor is determined by considering the fan-out of the OR tie and the number of devices in the OR tie. The pull-up resistor value is chosen from a range between maximum value (established to maintain the required V_{OH} with all the OR tied outputs HIGH) and a minimum value (established so that the OR tie fan-out is not exceeded when only one output is LOW).

MINIMUM AND MAXIMUM PULL-UP RESISTOR VALUES

$$R_{X(MIN)} = \frac{V_{CC(MAX)} - V_{OL}}{I_{OL} - N_2(LOW) \cdot 1.6 \text{ mA}}$$

$$R_{X(MAX)} = \frac{V_{CC(MIN)} - V_{OH}}{N_1 \cdot I_{OH} + N_2(HIGH) \cdot 40 \mu\text{A}}$$

where:

- R_x = External Pull-up Resistor
- N_1 = Number of Wired-OR Outputs
- N_2 = Number of Input Unit Loads (U.L.) being Driven
- $I_{OH} = I_{CEX}$ = Output HIGH Leakage Current
- I_{OL} = LOW Level Fan-out Current of Driving Element
- V_{OL} = Output LOW Voltage Level (0.5 V)
- V_{OH} = Output HIGH Voltage Level (2.4 V)
- V_{CC} = Power Supply Voltage

Example: Four 74LS03 gate outputs driving four other LS gates or MSI inputs.

$$R_{X(\text{MIN})} = \frac{5.25 \text{ V} - 0.5 \text{ V}}{8 \text{ mA} - 1.6 \text{ mA}} = \frac{4.75 \text{ V}}{6.4 \text{ mA}} = 742 \Omega$$

$$R_{X(\text{MAX})} = \frac{4.75 \text{ V} - 2.4 \text{ V}}{4 \bullet 100 \mu\text{A} + 2 \bullet 40 \mu\text{A}} = \frac{2.35 \text{ V}}{0.48 \text{ mA}} = 4.9 \text{ k}\Omega$$

where:

N_1	= 4
N_2 (HIGH)	= $4 \bullet 0.5 \text{ U.L.} = 2 \text{ U.L.}$
N_2 (LOW)	= $4 \bullet 0.25 \text{ U.L.} = 1 \text{ U.L.}$
I_{OH}	= $100 \mu\text{A}$
I_{OL}	= 8 mA
V_{OL}	= 0.5 V
V_{OH}	= 2.4 V

Any value of pull-up resistor between 742 Ω and 4.9 k Ω can be used. The lower values yield the fastest speeds while the higher values yield the lowest power dissipation.

UNUSED INPUTS. For best noise immunity and switching speed, unused TTL inputs should not be left floating, but should be held between 2.4 V and the absolute maximum input voltage.

Two possible ways of handling unused inputs are:

1. Connect unused input to V_{CC} . LS, ALS and FAST™ TTL inputs have a breakdown voltage $> 7.0 \text{ V}$ and require, therefore, no series resistor.
2. Connect the unused input to the output of an unused gate that is forced HIGH.

CAUTION: Do not connect an unused LS, ALS or FAST™ input to another input of the same NAND or AND function. This method, recommended for normal TTL, increases the input coupling capacitance and thus reduces the ac noise immunity.

INPUT CAPACITANCE. As a rule of thumb, LS, ALS and FAST™ TTL inputs have an average capacitance of 5 pF for DIP packages. For an input that serves more than one internal function, each additional function adds approximately 1.5 pF.

LINE DRIVING — Because of its superior capacitive drive characteristics, TTL logic is often used in line driving applications which require various termination techniques to maintain signal integrity. Parameters associated with this application are listed in Table 3.4.

It is also often necessary to construct load lines to determine reflection waveforms in line driving applications. The input and output characteristic graphs of section 2 (Figs. 2-4, 2-7 and 2-8) can be very useful for this purpose.

OUTPUT RISE AND FALL TIMES provide important information in determining reflection waveforms and crosstalk coefficients. Typical rise and fall times are approximately 6.0 ns for ALS and LS and about 2.0 ns for FAST with a 50 pF load (measured 10-90%). Output rise and fall times become longer as capacitive load is increased.

INTERCONNECTION DELAYS. For those parts of a system in which timing is critical, designers should take into account the finite delay along the interconnections. These range from about 0.12 to 0.15 ns/inch for the type of interconnections normally used in TTL systems. Exceptions occur in systems using ground planes to reduce ground noise during a logic transition; ground planes give higher distributed capacitance and delays of about 0.15 to 0.22 ns/inch.

Most interconnections on a logic board are short enough that the wiring and load capacitance can be treated as a lumped capacitance for purposes of estimating their effect on the propagation delay of the driving circuit. When an interconnection is long enough that its delay is one-fourth to one-half of the signal transition time, the driver output waveform exhibits noticeable slope changes during a transition. This is evidence that during the initial portion of the output voltage transition the driver sees the characteristic impedance of the interconnection (normally 100 Ω to 200 Ω), which for transient conditions appears as a resistor returned to the quiescent voltage existing just before the beginning of the transition. This characteristic impedance forms a voltage divider with the driver output impedance, tending to produce a signal transition having the same rise or fall time as in the no-load condition but with a reduced amplitude. This attenuated signal travels to the far end of the interconnection, which is essentially an unterminated transmission line, where upon the signal starts doubling. Simultaneously, a reflection voltage is generated which has the same amplitude and polarity as the original signal, e.g., if the driver output signal is positive-going the reflection will be positive-going, and as it travels back toward the driver it adds to the line voltage. At the instant the reflection arrives at the driver it adds algebraically to the still-rising driver output, accelerating the transition rate and producing the noticeable change in slope.

(ALL MAXIMUM RATINGS)		LS		ALS			FAST		Units
Characteristic	Symbol	54LSxxx	74LSxxx	54ALSxxx	74ALSxxx		54Fxxx	74Fxxx	
Operating Voltage Range	V _{CC}	5 ± 10%	5 ± 5%	5 ± 10%	5 ± 10%	5 ± 5%	5 ± 10%	5 ± 5%	V _{dc}
Output Drive: Standard Output	I _{OH}	-0.4	-0.4	-0.4	-0.4	-0.4	-1.0	-1.0	mA
	I _{OL}	4.0	8.0	4.0	8.0	8.0	20	20	mA
	I _{sc}	-20 to -100	-20 to -100	-25 to -150	-25 to -150	-25 to -150	-60 to -150	-60 to -150	mA
Buffer Output	I _{OH}	-12	-15	-12	-12	-15	-12	-15	mA
	I _{OL}	12	24	12	12	24	48	64	mA
	I _{sc}	-40 to -225	-40 to -225	-50 to -225	-50 to -225	-50 to -225	-100 to -225	-100 to -225	mA
Buffer Line Driving Capability:									
Minimum R _t into 2.5 v		178	84	178	84	84	43	32	Ω
Minimum R _t into 5.0 v		381	189	381	189	189	95	71	Ω

TABLE 3.4
OUTPUT CHARACTERISTICS FOR SCHOTTKY TTL LOGIC

If an interconnection is of such length that its delay is longer than half the signal transition time, the attenuated output of the driver has time to reach substantial completion before the reflection arrives. In the limit, the waveform observed at the driver output is a 2-step signal with a pedestal. In this circumstance the first load circuit to receive a full signal is the one at the far end, because of the doubling effect, while the last one to receive a full signal is the one nearest the driver since it must wait for the reflection to complete the transition. Thus, in a worst-case situation, the net contribution to the overall delay is twice the delay of the interconnection because the initial part of the signal must travel to the far end of the line and the reflection must return.

When load circuits are distributed along an interconnection, the input capacitance of each will cause a small reflection having a polarity opposite that of the signal transition, and each capacitance also slows the transition rate of the signal as it passes by. The series of small reflections, arriving back at the driver, is subtractive and has the effect of reducing the apparent amplitude of the signal. The successive slowing of the transition rate of the transmitted signal means that it takes longer for the signal to rise or fall to the threshold level of any particular load circuit. A rough but workable approach is to treat the load capacitances as an increase in the intrinsic distributed capacitance of the interconnection. Increasing the distributed capacitance of a transmission line reduces its impedance and increases its delay. A good approximation for ordinary TTL interconnections is that distributed load capacitance decreases the characteristic impedance by about one-third and increases the delay by one-half.

ABSOLUTE MAXIMUM RATINGS (above which the useful life may be impaired)

	LS	ALS	FAST
Storage Temperature	-65°C to +150°C	-65°C to +150°C	-65°C to +150°C
Temperature (Ambient) Under Bias	-55°C to +125°C	-55°C to +125°C	-55°C to +125°C
V _{CC} Pin Potential to Ground Pin	-0.5 V to +7.0 V	-0.5 V to +7.0 V	-0.5 V to +7.0 V
*Input Voltage (dc) Diode Inputs	-0.5 V to 15 V	-0.5 V to 5.5 V	-0.5 V to 5.5 V
*Input Current (dc)	-30 mA to +5.0 mA	-30 mA to +5.0 mA	-30 mA to +5.0 mA
Voltage Applied to Open Collector Outputs (Output HIGH)	-0.5 V to +10 V	-0.5 V to +5.5 V	-0.5 V to +5.5 V
High Level Voltage Applied to Disabled 3-State Output	5.5 V	5.5 V	5.5 V

*Either input voltage limit or input circuit limit is sufficient to protect the inputs — Circuits with 5.5 V maximum limits are listed below.

Device types having inputs limited to 5.5 V are as follows:

SN74LS242/243, SN74LS245	— Inputs connected to outputs.
SN74LS640/641/642/645	— Inputs connected to outputs.
SN74LS299/322A/323	— Certain Inputs.
SN74LS673/674	— Certain Inputs.

DEFINITION OF SYMBOLS AND TERMS USED IN THIS DATABOOK

CURRENTS — Positive current is defined as conventional current flow into a device. Negative current is defined as conventional current flow out of a device. All current limits are specified as absolute values.


I_{CC}	Supply Current — The current flowing into the V_{CC} supply terminal of a circuit with the specified input conditions and the outputs open. When not specified, input conditions are chosen to guarantee worst case operation.
I_{IH}	Input HIGH current — The current flowing into an input when a specified HIGH voltage is applied.
I_{IL}	Input LOW current — The current flowing out of an input when a specified LOW voltage is applied.
I_{OH}	Output HIGH current. The leakage current flowing into a turned off open collector output with a specified HIGH output voltage applied. For devices with a pull-up circuit, the I_{OH} is the current flowing out of an output which is in the HIGH state.
I_{OL}	Output LOW current — The current flowing into an output which is in the LOW state.
I_{OS}	Output short-circuit current — The current flowing out of an output which is in the HIGH state when that output is short circuit to ground (or other specified potential).
I_{OZH}	Output off current HIGH — The current flowing into a disabled 3-state output with a specified HIGH output voltage applied.
I_{OZL}	Output off current LOW — The current flowing out of a disabled 3-state output with a specified LOW output voltage applied.

VOLTAGES — All voltages are referenced to ground. Negative voltage limits are specified as absolute values (*i.e.*, -10 V is greater than -1.0 V).


V_{CC}	Supply voltage — The range of power supply voltage over which the device is guaranteed to operate within the specified limits.
$V_{IK(\text{MAX})}$	Input clamp diode voltage — The most negative voltage at an input when 18 mA is forced out of that input terminal. This parameter guarantees the integrity of the input diode which is intended to clamp negative ringing at the input terminal.
V_{IH}	Input HIGH voltage — The range of input voltages that represents a logic HIGH in the system.
$V_{IH(\text{MIN})}$	Minimum input HIGH voltage — The minimum allowed input HIGH in a logic system. This value represents the guaranteed input HIGH threshold for the device.
V_{IL}	Input LOW voltage — The range of input voltages that represents a logic LOW in the system.
$V_{IL(\text{MAX})}$	Maximum input LOW voltage — The maximum allowed input LOW in a system. This value represents the guaranteed input LOW threshold for the device.
$V_{OH(\text{MIN})}$	Output HIGH voltage — The minimum voltage at an output terminal for the specified output current I_{OH} and at the minimum value of V_{CC} .
$V_{OL(\text{MAX})}$	Output LOW voltage — The maximum voltage at an output terminal sinking the maximum specified load current I_{OL} .
V_{T+}	Positive-going threshold voltage — The input voltage of a variable threshold device (<i>i.e.</i> , Schmitt Trigger) that is interpreted as a V_{IH} as the input transition rises from below $V_{T-(\text{MIN})}$.
V_{T-}	Negative-going threshold voltage — The input voltage of a variable threshold device (<i>i.e.</i> , Schmitt Trigger) that is interpreted as a V_{IL} as the input transition falls from above $V_{T+(\text{MAX})}$.

AC SWITCHING PARAMETERS AND WAVEFORMS


- t_{PLH}** **Propagation delay LOW-TO-HIGH:**
The time delay from when the input is 1.3 V (1.5 for FAST) to when the output reaches 1.3 V (1.5 for FAST), while the output changes to a logic HIGH.
- t_{PHL}** **Propagation delay HIGH-TO-LOW:**
The time delay from when the input is 1.3 V (1.5 for FAST) to when the output reaches 1.3 V (1.5 for FAST), while the output changes to a logic LOW.



- t_r** **Waveform Rise Time:**
LOW to HIGH logic transition time, measured from the 10% to 90% points of the waveform.
- t_f** **Waveform Fall Time:**
HIGH to LOW logic transition time, measured the 90% to the 10% points of the waveform.



- t_{PHZ}** **Output disable time: HIGH to Z**
The time delay between the specified amplitude point on the enable input and when the output falls 0.5 V (0.3 V for FAST) from the steady-state HIGH level.
- t_{PZH}** **Output enable time: Z to HIGH**
The time delay between the specified amplitude points on the enable input and the output, when the output is going from a disabled state to a logic HIGH state.




t_{PLZ} **Output disable time: LOW to Z**

The time delay between the specified amplitude point on the enable input and when the output rises 0.5 V (0.3 V for FAST) from the steady-state LOW level.

t_{PZL} **Output enable time: Z to LOW**


The time delay between the specified amplitude points on the enable input and the output when the output is going from a disabled state to a logic LOW state.



t_{rec}

Recovery time

Time required between an asynchronous signal (SET, RESET, CLEAR or PARALLEL load) and the active edge of a synchronous control signal, to insure that the device will properly respond to the synchronous signal.



t_h


Hold Time

The interval of time from the active edge of the control signal (usually the clock) to when the data to be recognized is no longer required to ensure proper interpretation of the data. A negative hold time indicates that the data may be removed at some time prior to the active edge of the control signal.

t_s

Setup time


The interval of time during which the data to be recognized is required to remain constant prior to the active edge of the control signal to ensure proper data recognition.



t_w or t_{pw}

Pulse width

The time between the specified amplitude points (1.3 V for LS & ALS, 1.5 V for FAST) on the leading and trailing edges of a pulse.



f_{MAX}

Toggle frequency/operating frequency

The maximum rate at which clock pulses meeting the clock requirements (*i.e.*, t_{wH} , t_{wL} , and t_r , t_f) may be applied to a sequential circuit. Above this frequency the device may cease to function.

f_{MAXmin}

Guaranteed maximum clock frequency







The lowest possible value for f_{MAX} .

3

TESTING

DC TEST CIRCUITS

The following test circuits and forcing functions represent Motorola's typical DC test procedures



*The test for I_o (ALS devices) is performed in the same manner as I_{OS} except 2.25 volts is forced on the output instead of 0.0 V.

**Unless otherwise indicated, input conditions are selected to produce a worst case condition.


AC TEST CIRCUITS The following test circuits and conditions represent Motorola's typical test procedures. AC waveforms and terminology can be found on pages 3-8 to 3-10.

Proper testing requires that care be taken in the construction of AC test fixtures. This is especially true of FAST™ TTL.

Maintaining a 50 Ω environment on the ac test fixture, as well as the use of multilayer boards with internal V_{CC} and ground planes is highly recommended for FAST™ TTL. Bypassing with both electrolytic and high quality RF type capacitors should be provided on the board. Lead lengths for all components should be kept as short as possible (Motorola uses and recommends chip capacitors and resistors for ac test fixtures). Following these rules will result in cleaner waveforms as well as better correlation between Motorola and the FAST™ TTL consumer.

LS TEST CIRCUITS

Test Circuit for Standard Output Devices




PULSE GENERATOR SETTINGS (UNLESS OTHERWISE SPECIFIED)

	LS	ALS	FAST
Frequency =	1MHZ	1MHZ	1MHZ
Duty Cycle =	50%	50%	50%
1 _{TLH} (t _r) =	6 ns (15)*	6ns	2.5ns
1 _{TFL} (t _f) =	6ns (15)*	6ns	2.5ns
Amplitude =	0 to 3 V	0 to 3 V	0 to 3 V


*The specified propagation delay limits can be guaranteed with a 15 ns input rise time on all parameters except those requiring narrow pulse widths. Any frequency measurement over 15 MHz or pulse width less than 30 ns must be performed with a 6 ns input rise time.

Test Circuit for Open Collector Output Devices




*includes all probe and jig capacitance

Optional LS Load (Guaranteed—Not Tested)



ALS and FAST TEST CIRCUITS



*includes all probe and jig capacitance

Note: for ALS open collector outputs with I_{OL} = 8 mA, replace R1 and R2 with 1000 Ω resistors.

3

SCHOTTKY TTL


LS Data Sheets

4





SN54LS00 SN74LS00



J Suffix — Case 632-07 (Ceramic)
N Suffix — Case 646-05 (Plastic)

QUAD 2-INPUT NAND GATE LOW POWER SCHOTTKY

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V _{CC}	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
T _A	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
I _{OH}	Output Current — High	54, 74			-0.4	mA
I _{OL}	Output Current — Low	54 74			4.0 8.0	mA

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)


SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS	
		MIN	TYP	MAX			
V _{IH}	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage for All Inputs	
V _{IL}	Input LOW Voltage	54		0.7	V	Guaranteed Input LOW Voltage for All Inputs	
		74		0.8			
V _{IK}	Input Clamp Diode Voltage		-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA	
V _{OH}	Output HIGH Voltage	54	2.5	3.5	V	V _{CC} = MIN, I _{OH} = MAX, V _{IN} = V _{IH} or V _{IL} per Truth Table	
		74	2.7	3.5	V		
V _{OL}	Output LOW Voltage	54, 74		0.25	0.4	V	V _{CC} = V _{CC} MIN, V _{IN} = V _{IL} or V _{IH} per Truth Table
		74		0.35	0.5	V	
I _{IH}	Input HIGH Current			20	μA	V _{CC} = MAX, V _{IN} = 2.7 V	
I _{IL}	Input LOW Current			0.1	mA	V _{CC} = MAX, V _{IN} = 7.0 V	
I _{OS}	Short Circuit Current			-0.4	mA	V _{CC} = MAX, V _{IN} = 0.4 V	
I _{CC}	Power Supply Current Total, Output HIGH Total, Output LOW			-20	mA	V _{CC} = MAX	
				1.6	4.4	mA	V _{CC} = MAX

AC CHARACTERISTICS: T_A = 25°C

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
t _{PLH}	Turn Off Delay, Input to Output		9.0	15	ns	V _{CC} = 5.0 V C _L = 15 pF
t _{PHL}	Turn On Delay, Input to Output		10	15	ns	



**SN54LS01
SN74LS01**



*OPEN COLLECTOR OUTPUTS

J Suffix — Case 632-07 (Ceramic)
N Suffix — Case 646-05 (Plastic)

QUAD 2-INPUT NAND GATE

LOW POWER SCHOTTKY

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V _{CC}	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
T _A	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
V _{OH}	Output Voltage — High	54, 74			5.5	V
I _{OL}	Output Current — Low	54 74			4.0 8.0	mA

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)


SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
V _{IH}	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage for All Inputs
V _{IL}	Input LOW Voltage	54		0.7	V	Guaranteed Input LOW Voltage for All Inputs
		74		0.8		
V _{IK}	Input Clamp Diode Voltage		-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA
I _{OH}	Output HIGH Current	54, 74		100	μA	V _{CC} = MIN, V _{OH} = MAX
V _{OL}	Output LOW Voltage	54, 74	0.25	0.4	V	I _{OL} = 4.0 mA
		74	0.35	0.5	V	I _{OL} = 8.0 mA
I _{IH}	Input HIGH Current			20	μA	V _{CC} = MAX, V _{IN} = 2.7 V
				0.1	mA	V _{CC} = MAX, V _{IN} = 7.0 V
I _{IL}	Input LOW Current			-0.4	mA	V _{CC} = MAX, V _{IN} = 0.4 V
I _{CC}	Power Supply Current Total, Output HIGH Total, Output LOW			1.6	mA	V _{CC} = MAX
				4.4		

AC CHARACTERISTICS: T_A = 25°C

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
t _{PLH}	Turn Off Delay, Input to Output		17	32	ns	V _{CC} = 5.0 V C _L = 15 pF, R _L = 2.0 kΩ
t _{PHL}	Turn On Delay, Input to Output		15	28	ns	



SN54LS02 SN74LS02



J Suffix — Case 632-07 (Ceramic)
N Suffix — Case 646-05 (Plastic)

QUAD 2-INPUT NOR GATE LOW POWER SCHOTTKY

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V _{CC}	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
T _A	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
I _{OH}	Output Current — High	54, 74			-0.4	mA
I _{OL}	Output Current — Low	54 74			4.0 8.0	mA

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)


SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
V _{IH}	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage for All Inputs
V _{IL}	Input LOW Voltage	54		0.7	V	Guaranteed Input LOW Voltage for All Inputs
		74		0.8		
V _{IK}	Input Clamp Diode Voltage		-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA
V _{OH}	Output HIGH Voltage	54	2.5	3.5	V	V _{CC} = MIN, I _{OH} = MAX, V _{IN} = V _{IH} or V _{IL} per Truth Table
		74	2.7	3.5	V	
V _{OL}	Output LOW Voltage	54, 74	0.25	0.4	V	V _{CC} = V _{CC} MIN, V _{IN} = V _{IL} or V _{IH} per Truth Table
		74	0.35	0.5	V	
I _{IH}	Input HIGH Current			20	μA	V _{CC} = MAX, V _{IN} = 2.7 V
				0.1	mA	V _{CC} = MAX, V _{IN} = 7.0 V
I _{IL}	Input LOW Current			-0.4	mA	V _{CC} = MAX, V _{IN} = 0.4 V
I _{OS}	Short Circuit Current	-20		-100	mA	V _{CC} = MAX
I _{CC}	Power Supply Current Total, Output HIGH Total, Output LOW			3.2	mA	V _{CC} = MAX
				5.4		

AC CHARACTERISTICS: T_A = 25°C

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
t _{PLH}	Turn Off Delay, Input to Output		10	15	ns	V _{CC} = 5.0 V C _L = 15 pF
t _{PHL}	Turn On Delay, Input to Output		10	15	ns	



MOTOROLA



*OPEN COLLECTOR OUTPUTS

J Suffix — Case 632-07 (Ceramic)
N Suffix — Case 646-05 (Plastic)

**SN54LS03
SN74LS03**

QUAD 2-INPUT NAND GATE
LOW POWER SCHOTTKY

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V _{CC}	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
T _A	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
V _{OH}	Output Voltage — High	54, 74			5.5 70	V
I _{OL}	Output Current — Low	54 74			4.0 8.0	mA

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)


SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS	
		MIN	TYP	MAX			
V _{IH}	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage for All Inputs	
V _{IL}	Input LOW Voltage	54		0.7	V	Guaranteed Input LOW Voltage for All Inputs	
		74		0.8			
V _{IK}	Input Clamp Diode Voltage		-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA	
I _{OH}	Output HIGH Current	54, 74		100	μA	V _{CC} = MIN, V _{OH} = MAX	
V _{OL}	Output LOW Voltage	54, 74		0.25	0.4	I _{OL} = 4.0 mA	V _{CC} = V _{CC} MIN, V _{IN} = V _{IL} or V _{IH} per Truth Table
		74		0.35	0.5	I _{OL} = 8.0 mA	
I _{IH}	Input HIGH Current			20	μA	V _{CC} = MAX, V _{IN} = 2.7 V	
				0.1	mA	V _{CC} = MAX, V _{IN} = 7.0 V	
I _{IL}	Input LOW Current			-0.4	mA	V _{CC} = MAX, V _{IN} = 0.4 V	
I _{CC}	Power Supply Current Total, Output HIGH Total, Output LOW			1.6	mA	V _{CC} = MAX	
				4.4			

AC CHARACTERISTICS: T_A = 25°C

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
t _{PLH}	Turn Off Delay, Input to Output		17	32	ns	V _{CC} = 5.0 V C _L = 15 pF, R _L = 2.0 kΩ
t _{PHL}	Turn On Delay, Input to Output		15	28	ns	



SN54LS04 SN74LS04



J Suffix — Case 632-07 (Ceramic)
N Suffix — Case 646-05 (Plastic)

HEX INVERTER

LOW POWER SCHOTTKY

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V _{CC}	Supply Voltage	54	4.5	5.0	5.5	V
		74	4.75	5.0	5.25	
T _A	Operating Ambient Temperature Range	54	-55	25	125	°C
		74	0	25	70	
I _{OH}	Output Current — High	54, 74			-0.4	mA
I _{OL}	Output Current — Low	54			4.0	mA
		74			8.0	

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)


SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS	
		MIN	TYP	MAX			
V _{IH}	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage for All Inputs	
V _{IL}	Input LOW Voltage	54		0.7	V	Guaranteed Input LOW Voltage for All Inputs	
		74		0.8			
V _{IK}	Input Clamp Diode Voltage		-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA	
V _{OH}	Output HIGH Voltage	54	2.5	3.5	V	V _{CC} = MIN, I _{OH} = MAX, V _{IN} = V _{IH} or V _{IL} per Truth Table	
		74	2.7	3.5	V		
V _{OL}	Output LOW Voltage	54, 74		0.25	0.4	V	I _{OL} = 4.0 mA V _{CC} = V _{CC} MIN, V _{IN} = V _{IL} or V _{IH} per Truth Table
		74		0.35	0.5		
I _{IH}	Input HIGH Current			20	μA	V _{CC} = MAX, V _{IN} = 2.7 V	
				0.1	mA	V _{CC} = MAX, V _{IN} = 7.0 V	
I _{IL}	Input LOW Current			-0.4	mA	V _{CC} = MAX, V _{IN} = 0.4 V	
I _{OS}	Short Circuit Current	-20		-100	mA	V _{CC} = MAX	
I _{CC}	Power Supply Current Total, Output HIGH Total, Output LOW			2.4	mA	V _{CC} = MAX	
				6.6			

AC CHARACTERISTICS: T_A = 25°C

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
t _{PLH}	Turn Off Delay, Input to Output		9.0	15	ns	V _{CC} = 5.0 V C _L = 15 pF
t _{PHL}	Turn On Delay, Input to Output		10	15	ns	



SN54LS05 SN74LS05



*OPEN COLLECTOR OUTPUTS

J Suffix — Case 632-07 (Ceramic)
N Suffix — Case 646-05 (Plastic)

HEX INVERTER

LOW POWER SCHOTTKY

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V _{CC}	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
T _A	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
V _{OH}	Output Voltage — High	54, 74			5.5	V
I _{OL}	Output Current — Low	54 74			4.0 8.0	mA

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)


SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
V _{IH}	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage for All Inputs
V _{IL}	Input LOW Voltage	54		0.7	V	Guaranteed Input LOW Voltage for All Inputs
		74		0.8		
V _{IK}	Input Clamp Diode Voltage		-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA
I _{OH}	Output HIGH Current	54, 74		100	μA	V _{CC} = MIN, V _{OH} = MAX
V _{OL}	Output LOW Voltage	54, 74	0.25	0.4	V	V _{CC} = V _{CC} MIN, V _{IN} = V _{IL} or V _{IH} per Truth Table
		74	0.35	0.5	V	
I _{IH}	Input HIGH Current			20	μA	V _{CC} = MAX, V _{IN} = 2.7 V
				0.1	mA	V _{CC} = MAX, V _{IN} = 7.0 V
I _{IL}	Input LOW Current			-0.4	mA	V _{CC} = MAX, V _{IN} = 0.4 V
I _{CC}	Power Supply Current Total, Output HIGH Total, Output LOW			2.4	mA	V _{CC} = MAX
				6.6		

AC CHARACTERISTICS: T_A = 25°C

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
t _{PLH}	Turn Off Delay, Input to Output		17	32	ns	V _{CC} = 5.0 V C _L = 15 pF, R _L = 2.0 kΩ
t _{PHL}	Turn On Delay, Input to Output		15	28	ns	



SN54LS08 SN74LS08



J Suffix — Case 632-07 (Ceramic)
N Suffix — Case 646-05 (Plastic)

QUAD 2-INPUT AND GATE LOW POWER SCHOTTKY

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V _{CC}	Supply Voltage	54	4.5	5.0	5.5	V
		74	4.75	5.0	5.25	
T _A	Operating Ambient Temperature Range	54	-55	25	125	°C
		74	0	25	70	
I _{OH}	Output Current — High	54, 74			-0.4	mA
I _{OL}	Output Current — Low	54			4.0	mA
		74			8.0	

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)


SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS	
		MIN	TYP	MAX			
V _{IH}	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage for All Inputs	
V _{IL}	Input LOW Voltage	54		0.7	V	Guaranteed Input LOW Voltage for All Inputs	
		74		0.8			
V _{IK}	Input Clamp Diode Voltage		-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA	
V _{OH}	Output HIGH Voltage	54	2.5	3.5	V	V _{CC} = MIN, I _{OH} = MAX, V _{IN} = V _{IH} or V _{IL} per Truth Table	
		74	2.7	3.5	V		
V _{OL}	Output LOW Voltage	54, 74		0.25	0.4	V	V _{CC} = V _{CC} MIN, V _{IN} = V _{IL} or V _{IH} per Truth Table
		74		0.35	0.5	V	
I _{IH}	Input HIGH Current			20	μA	V _{CC} = MAX, V _{IN} = 2.7 V	
				0.1	mA	V _{CC} = MAX, V _{IN} = 7.0 V	
I _{IL}	Input LOW Current			-0.4	mA	V _{CC} = MAX, V _{IN} = 0.4 V	
I _{OS}	Short Circuit Current		-20	-100	mA	V _{CC} = MAX	
I _{CC}	Power Supply Current Total, Output HIGH Total, Output LOW			4.8	mA	V _{CC} = MAX	
				8.8			

AC CHARACTERISTICS: T_A = 25°C

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
t _{PLH}	Turn Off Delay, Input to Output		8.0	15	ns	V _{CC} = 5.0 V C _L = 15 pF
t _{PHL}	Turn On Delay, Input to Output		10	20	ns	



SN54LS09 SN74LS09



*OPEN COLLECTOR OUTPUTS

J Suffix — Case 632-07 (Ceramic)
N Suffix — Case 646-05 (Plastic)

QUAD 2-INPUT AND GATE LOW POWER SCHOTTKY

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V _{CC}	Supply Voltage	54	4.5	5.0	5.5	V
		74	4.75	5.0	5.25	
T _A	Operating Ambient Temperature Range	54	-55	25	125	°C
		74	0	25	70	
V _{OH}	Output Voltage — High	54, 74			5.5	V
I _{OL}	Output Current — Low	54			4.0	mA
		74			8.0	

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)


SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
V _{IH}	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage for All Inputs
V _{IL}	Input LOW Voltage	54		0.7	V	Guaranteed Input LOW Voltage for All Inputs
		74		0.8		
V _{IK}	Input Clamp Diode Voltage		-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA
I _{OH}	Output HIGH Current	54, 74		100	μA	V _{CC} = MIN, V _{OH} = MAX
V _{OL}	Output LOW Voltage	54, 74	0.25	0.4	V	I _{OL} = 4.0 mA I _{OL} = 8.0 mA V _{CC} = V _{CC} MIN, V _{IN} = V _{IL} or V _{IH} per Truth Table
		74	0.35	0.5	V	
I _{IH}	Input HIGH Current			20	μA	V _{CC} = MAX, V _{IN} = 2.7 V
				0.1	mA	V _{CC} = MAX, V _{IN} = 7.0 V
I _{IL}	Input LOW Current			-0.4	mA	V _{CC} = MAX, V _{IN} = 0.4 V
I _{CC}	Power Supply Current Total, Output HIGH Total, Output LOW			4.8	mA	V _{CC} = MAX
				8.8		

AC CHARACTERISTICS: T_A = 25°C

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
t _{PLH}	Turn Off Delay, Input to Output		20	35	ns	V _{CC} = 5.0 V C _L = 15 pF, R _L = 2.0 kΩ
t _{PHL}	Turn On Delay, Input to Output		17	35	ns	



SN54LS10 SN74LS10



J Suffix — Case 632-07 (Ceramic)
N Suffix — Case 646-05 (Plastic)

TRIPLE 3-INPUT NAND GATE LOW POWER SCHOTTKY

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V _{CC}	Supply Voltage	54	4.5	5.0	5.5	V
		74	4.75	5.0	5.25	
T _A	Operating Ambient Temperature Range	54	-55	25	125	°C
		74	0	25	70	
I _{OH}	Output Current — High	54, 74			-0.4	mA
I _{OL}	Output Current — Low	54			4.0	mA
		74			8.0	

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)


SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS	
		MIN	TYP	MAX			
V _{IH}	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage for All Inputs	
V _{IL}	Input LOW Voltage	54		0.7	V	Guaranteed Input LOW Voltage for All Inputs	
		74		0.8			
V _{IK}	Input Clamp Diode Voltage		-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA	
V _{OH}	Output HIGH Voltage	54	2.5	3.5	V	V _{CC} = MIN, I _{OH} = MAX, V _{IN} = V _{IH} or V _{IL} per Truth Table	
		74	2.7	3.5	V		
V _{OL}	Output LOW Voltage	54, 74		0.25	0.4	I _{OL} = 4.0 mA	V _{CC} = V _{CC} MIN, V _{IN} = V _{IL} or V _{IH} per Truth Table
		74		0.35	0.5	I _{OL} = 8.0 mA	
I _{IH}	Input HIGH Current				20	μA	V _{CC} = MAX, V _{IN} = 2.7 V
					0.1	mA	V _{CC} = MAX, V _{IN} = 7.0 V
I _{IL}	Input LOW Current				-0.4	mA	V _{CC} = MAX, V _{IN} = 0.4 V
I _{OS}	Short Circuit Current	-20			-100	mA	V _{CC} = MAX
I _{CC}	Power Supply Current Total, Output HIGH Total, Output LOW				1.2	mA	V _{CC} = MAX
					3.3		

AC CHARACTERISTICS: T_A = 25°C

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
t _{PLH}	Turn Off Delay, Input to Output		9.0	15	ns	V _{CC} = 5.0 V C _L = 15 pF
t _{PHL}	Turn On Delay, Input to Output		10	15	ns	



SN54LS11 SN74LS11



J Suffix — Case 632-07 (Ceramic)
N Suffix — Case 646-05 (Plastic)

TRIPLE 3-INPUT AND GATE

LOW POWER SCHOTTKY

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V _{CC}	Supply Voltage	54	4.5	5.0	5.5	V
		74	4.75	5.0	5.25	
T _A	Operating Ambient Temperature Range	54	-55	25	125	°C
		74	0	25	70	
I _{OH}	Output Current — High	54, 74			-0.4	mA
I _{OL}	Output Current — Low	54			4.0	mA
		74			8.0	

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)


SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
V _{IH}	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage for All Inputs
V _{IL}	Input LOW Voltage	54		0.7	V	Guaranteed Input LOW Voltage for All Inputs
		74		0.8		
V _{IK}	Input Clamp Diode Voltage		-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA
V _{OH}	Output HIGH Voltage	54	2.5	3.5	V	V _{CC} = MIN, I _{OH} = MAX, V _{IN} = V _{IH} or V _{IL} per Truth Table
		74	2.7	3.5	V	
V _{OL}	Output LOW Voltage	54, 74	0.25	0.4	V	I _{OL} = 4.0 mA I _{OL} = 8.0 mA V _{CC} = V _{CC} MIN, V _{IN} = V _{IL} or V _{IH} per Truth Table
		74	0.35	0.5	V	
I _{IH}	Input HIGH Current			20	μA	V _{CC} = MAX, V _{IN} = 2.7 V
				0.1	mA	
I _{IL}	Input LOW Current			-0.4	mA	V _{CC} = MAX, V _{IN} = 0.4 V
I _{OS}	Short Circuit Current	-20		-100	mA	V _{CC} = MAX
I _{CC}	Power Supply Current Total, Output HIGH Total, Output LOW			3.6	mA	V _{CC} = MAX
				6.6		

AC CHARACTERISTICS: T_A = 25°C

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
t _{PLH}	Turn Off Delay, Input to Output		8.0	15	ns	V _{CC} = 5.0 V C _L = 15 pF
t _{PHL}	Turn On Delay, Input to Output		10	20	ns	



MOTOROLA



*OPEN COLLECTOR OUTPUT

J Suffix — Case 632-07 (Ceramic)
N Suffix — Case 646-05 (Plastic)

**SN54LS12
SN74LS12**

TRIPLE 3-INPUT NAND GATE

LOW POWER SCHOTTKY

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V _{CC}	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
T _A	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
V _{OH}	Output Voltage — High	54, 74			5.5	V
I _{OL}	Output Current — Low	54 74			4.0 8.0	mA

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
V _{IH}	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage for All Inputs
V _{IL}	Input LOW Voltage	54		0.7	V	Guaranteed Input LOW Voltage for All Inputs
		74		0.8		
V _{IK}	Input Clamp Diode Voltage		-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA
I _{OH}	Output HIGH Current	54, 74		100	μA	V _{CC} = MIN, V _{OH} = MAX
V _{OL}	Output LOW Voltage	54, 74	0.25	0.4	V	I _{OL} = 4.0 mA
		74	0.35	0.5	V	I _{OL} = 8.0 mA
I _{IH}	Input HIGH Current			20	μA	V _{CC} = MAX, V _{IN} = 2.7 V
				0.1	mA	V _{CC} = MAX, V _{IN} = 7.0 V
I _{IL}	Input LOW Current			-0.4	mA	V _{CC} = MAX, V _{IN} = 0.4 V
I _{CC}	Power Supply Current Total, Output HIGH Total, Output LOW			1.4	mA	V _{CC} = MAX
				3.3		

AC CHARACTERISTICS: T_A = 25°C

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
t _{PLH}	Turn Off Delay, Input to Output		17	32	ns	V _{CC} = 5.0 V C _L = 15 pF, R _L = 2.0 kΩ
t _{PHL}	Turn On Delay, Input to Output		15	28	ns	

4



**SN54LS/74LS13
SN54LS/74LS14**


DESCRIPTION — The SN54LS/74LS13 and SN54LS/74LS14 contain logic gates/inverters which accept standard TTL input signals and provide standard TTL output levels. They are capable of transforming slowly changing input signals into sharply defined, jitter-free output signals. Additionally, they have greater noise margin than conventional inverters.

Each circuit contains a Schmitt trigger followed by a Darlington level shifter and a phase splitter driving a TTL totem pole output. The Schmitt trigger uses positive feedback to effectively speed-up slow input transitions, and provide different input threshold voltages for positive and negative-going transitions. This hysteresis between the positive-going and negative-going input thresholds (typically 800 mV) is determined internally by resistor ratios and is essentially insensitive to temperature and supply voltage variations.


**SCHMITT TRIGGERS
DUAL GATE/HEX INVERTER
LOW POWER SCHOTTKY**

LOGIC AND CONNECTION DIAGRAMS

SN54LS/74LS13



SN54LS/74LS14



J Suffix — Case 632-07 (Ceramic)
N Suffix — Case 646-05 (Plastic)

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V _{CC}	Supply Voltage	54	4.5	5.0	5.5	V
		74	4.75	5.0	5.25	
T _A	Operating Ambient Temperature Range	54	-55	25	125	°C
		74	0	25	70	
I _{OH}	Output Current — High	54, 74			-0.4	mA
I _{OL}	Output Current — Low	54			4.0	mA
		74			8.0	


4

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
V_{T+}	Positive-Going Threshold Voltage	1.5		2.0	V	$V_{CC} = 5.0\text{ V}$
V_{T-}	Negative-Going Threshold Voltage	0.6		1.1	V	$V_{CC} = 5.0\text{ V}$
$V_{T+} - V_{T-}$	Hysteresis	0.4	0.8		V	$V_{CC} = 5.0\text{ V}$
V_{IK}	Input Clamp Diode Voltage		-0.65	-1.5	V	$V_{CC} = \text{MIN}$, $I_{IN} = -18\text{ mA}$
V_{OH}	Output HIGH Voltage	54	2.5	3.4	V	$V_{CC} = \text{MIN}$, $I_{OH} = -400\text{ }\mu\text{A}$, $V_{IN} = V_{IL}$
		74	2.7	3.4		
V_{OL}	Output LOW Voltage	54, 74	0.25	0.4	V	$V_{CC} = \text{MIN}$, $I_{OL} = 4.0\text{ mA}$, $V_{IN} = 2.0\text{ V}$
		74	0.35	0.5		
I_{T+}	Input Current at Positive-Going Threshold		-0.14		mA	$V_{CC} = 5.0\text{ V}$, $V_{IN} = V_{T+}$
I_{T-}	Input Current at Negative-Going Threshold		-0.18		mA	$V_{CC} = 5.0\text{ V}$, $V_{IN} = V_{T-}$
I_{IH}	Input HIGH Current		1.0	20	μA	$V_{CC} = \text{MAX}$, $V_{IN} = 2.7\text{ V}$
				0.1	mA	$V_{CC} = \text{MAX}$, $V_{IN} = 7.0\text{ V}$
I_{IL}	Input LOW Current			-0.4	mA	$V_{CC} = \text{MAX}$, $V_{IN} = 0.4\text{ V}$
I_{OS}	Short Circuit Current	-20		-100	mA	$V_{CC} = \text{MAX}$, $V_{OUT} = 0\text{ V}$
I_{CC}	Power Supply Current Total, Output HIGH	LS13	2.9	6.0	mA	$V_{CC} = \text{MAX}$
		LS14	8.6	16		
	Total, Output LOW	LS13	4.1	7.0		
		LS14	12	21		

AC CHARACTERISTICS: $T_A = 25^\circ\text{C}$

SYMBOL	PARAMETER	MAX		UNITS	TEST CONDITIONS
		LS13	LS14		
t_{PLH}	Propagation Delay, Input to Output	22	22	ns	$V_{CC} = 5.0\text{ V}$ $C_L = 15\text{ pF}$
t_{PHL}	Propagation Delay, Input to Output	27	22	ns	



4




Fig. 1

THRESHOLD VOLTAGE AND HYSTERESIS VERSUS POWER SUPPLY VOLTAGE




Fig. 2

THRESHOLD VOLTAGE HYSTERESIS VERSUS TEMPERATURE





Fig. 3



SN54LS15 SN74LS15



*OPEN COLLECTOR OUTPUTS

J Suffix — Case 632-07 (Ceramic)
N Suffix — Case 646-05 (Plastic)

TRIPLE 3-INPUT AND GATE

LOW POWER SCHOTTKY

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V_{CC}	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
T_A	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
V_{OH}	Output Voltage — High	54, 74			5.5	V
I_{OL}	Output Current — Low	54 74			4.0 8.0	mA

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
V_{IH}	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage for All Inputs
V_{IL}	Input LOW Voltage	54		0.7	V	Guaranteed Input LOW Voltage for All Inputs
		74		0.8		
V_{IK}	Input Clamp Diode Voltage		-0.65	-1.5	V	$V_{CC} = \text{MIN}$, $I_{IN} = -18 \text{ mA}$
I_{OH}	Output HIGH Current	54, 74		100	μA	$V_{CC} = \text{MIN}$, $V_{OH} = \text{MAX}$
V_{OL}	Output LOW Voltage	54, 74	0.25	0.4	V	$I_{OL} = 4.0 \text{ mA}$ $V_{CC} = V_{CC} \text{ MIN}$, $V_{IN} = V_{IL} \text{ or } V_{IH}$ per Truth Table
		74	0.35	0.5	V	
I_{IH}	Input HIGH Current			20	μA	$V_{CC} = \text{MAX}$, $V_{IN} = 2.7 \text{ V}$
				0.1	mA	$V_{CC} = \text{MAX}$, $V_{IN} = 7.0 \text{ V}$
I_{IL}	Input LOW Current			-0.4	mA	$V_{CC} = \text{MAX}$, $V_{IN} = 0.4 \text{ V}$
I_{CC}	Power Supply Current Total, Output HIGH Total, Output LOW			3.6	mA	$V_{CC} = \text{MAX}$
				6.6		


AC CHARACTERISTICS: $T_A = 25^\circ\text{C}$

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
t_{PLH}	Turn Off Delay, Input to Output		20	35	ns	$V_{CC} = 5.0 \text{ V}$ $C_L = 15 \text{ pF}$, $R_L = 2.0 \text{ k}\Omega$
t_{PHL}	Turn On Delay, Input to Output		17	35	ns	



MOTOROLA

SN54LS20 SN74LS20



J Suffix — Case 632-07 (Ceramic)
 N Suffix — Case 646-05 (Plastic)

DUAL 4-INPUT NAND GATE

LOW POWER SCHOTTKY

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V _{CC}	Supply Voltage	54	4.5	5.0	5.5	V
		74	4.75	5.0	5.25	
T _A	Operating Ambient Temperature Range	54	-55	25	125	°C
		74	0	25	70	
I _{OH}	Output Current — High	54, 74			-0.4	mA
I _{OL}	Output Current — Low	54			4.0	mA
		74			8.0	

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)


SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
V _{IH}	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage for All Inputs
V _{IL}	Input LOW Voltage	54		0.7	V	Guaranteed Input LOW Voltage for All Inputs
		74		0.8		
V _{IK}	Input Clamp Diode Voltage		-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA
V _{OH}	Output HIGH Voltage	54	2.5	3.5	V	V _{CC} = MIN, I _{OH} = MAX, V _{IN} = V _{IH} or V _{IL} per Truth Table
		74	2.7	3.5	V	
V _{OL}	Output LOW Voltage	54, 74	0.25	0.4	V	V _{CC} = V _{CC} MIN, V _{IN} = V _{IL} or V _{IH} per Truth Table
		74	0.35	0.5	V	
I _{IH}	Input HIGH Current			20	μA	V _{CC} = MAX, V _{IN} = 2.7 V
				0.1	mA	V _{CC} = MAX, V _{IN} = 7.0 V
I _{IL}	Input LOW Current			-0.4	mA	V _{CC} = MAX, V _{IN} = 0.4 V
I _{OS}	Short Circuit Current	-20		-100	mA	V _{CC} = MAX
I _{CC}	Power Supply Current Total, Output HIGH Total, Output LOW			0.8	mA	V _{CC} = MAX
				2.2		

AC CHARACTERISTICS: T_A = 25°C

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
t _{PLH}	Turn Off Delay, Input to Output		9.0	15	ns	V _{CC} = 5.0 V C _L = 15 pF
t _{PHL}	Turn On Delay, Input to Output		10	15	ns	



SN54LS21 SN74LS21



J Suffix — Case 632-07 (Ceramic)
N Suffix — Case 646-05 (Plastic)

DUAL 4-INPUT AND GATE
LOW POWER SCHOTTKY

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V _{CC}	Supply Voltage	54	4.5	5.0	5.5	V
		74	4.75	5.0	5.25	
T _A	Operating Ambient Temperature Range	54	-55	25	125	°C
		74	0	25	70	
I _{OH}	Output Current — High	54, 74			-0.4	mA
I _{OL}	Output Current — Low	54			4.0	mA
		74			8.0	

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)


SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS	
		MIN	TYP	MAX			
V _{IH}	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage for All Inputs	
V _{IL}	Input LOW Voltage	54		0.7	V	Guaranteed Input LOW Voltage for All Inputs	
		74		0.8			
V _{IK}	Input Clamp Diode Voltage		-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA	
V _{OH}	Output HIGH Voltage	54	2.5	3.5	V	V _{CC} = MIN, I _{OH} = MAX, V _{IN} = V _{IH} or V _{IL} per Truth Table	
		74	2.7	3.5	V		
V _{OL}	Output LOW Voltage	54, 74		0.25	0.4	V	I _{OL} = 4.0 mA V _{CC} = V _{CC} MIN, V _{IN} = V _{IL} or V _{IH} per Truth Table
		74		0.35	0.5		
I _{IH}	Input HIGH Current			20	μA	V _{CC} = MAX, V _{IN} = 2.7 V	
I _{IL}				0.1	mA	V _{CC} = MAX, V _{IN} = 7.0 V	
I _{IL}	Input LOW Current			-0.4	mA	V _{CC} = MAX, V _{IN} = 0.4 V	
I _{OS}	Short Circuit Current	-20		-100	mA	V _{CC} = MAX	
I _{CC}	Power Supply Current Total, Output HIGH Total, Output LOW			2.4	mA	V _{CC} = MAX	
				4.4			

AC CHARACTERISTICS: T_A = 25°C

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
t _{PLH}	Turn Off Delay, Input to Output		8.0	15	ns	V _{CC} = 5.0 V C _L = 15 pF
t _{PHL}	Turn On Delay, Input to Output		10	20	ns	



SN54LS22 SN74LS22



*OPEN COLLECTOR OUTPUTS

J Suffix — Case 632-07 (Ceramic)
N Suffix — Case 646-05 (Plastic)

DUAL 4-INPUT NAND GATE LOW POWER SCHOTTKY

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V _{CC}	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
T _A	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
V _{OH}	Output Voltage — High	54, 74			5.5	V
I _{OL}	Output Current — Low	54 74			4.0 8.0	mA

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)


SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
V _{IH}	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage for All Inputs
V _{IL}	Input LOW Voltage	54		0.7	V	Guaranteed Input LOW Voltage for All Inputs
		74		0.8		
V _{IK}	Input Clamp Diode Voltage		-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA
I _{OH}	Output HIGH Current	54, 74		100	μA	V _{CC} = MIN, V _{OH} = MAX
V _{OL}	Output LOW Voltage	54, 74	0.25	0.4	V	I _{OL} = 4.0 mA V _{CC} = V _{CC} MIN, V _{IN} = V _{IL} or V _{IH} per Truth Table
		74	0.35	0.5	V	
I _{IH}	Input HIGH Current			20	μA	V _{CC} = MAX, V _{IN} = 2.7 V
				0.1	mA	V _{CC} = MAX, V _{IN} = 7.0 V
I _{IL}	Input LOW Current			-0.4	mA	V _{CC} = MAX, V _{IN} = 0.4 V
I _{CC}	Power Supply Current Total, Output HIGH Total, Output LOW			0.8	mA	V _{CC} = MAX
				2.2		

AC CHARACTERISTICS: T_A = 25°C

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
t _{PLH}	Turn Off Delay, Input to Output		17	32	ns	V _{CC} = 5.0 V C _L = 15 pF, R _L = 2.0 kΩ
t _{PHL}	Turn On Delay, Input to Output		15	28	ns	



SN54LS26 SN74LS26



*OPEN COLLECTOR OUTPUTS

J Suffix — Case 632-07 (Ceramic)
N Suffix — Case 646-05 (Plastic)

QUAD 2-INPUT NAND BUFFER

LOW POWER SCHOTTKY

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V _{CC}	Supply Voltage		54	4.5	5.0	V
			74	4.75	5.0	
T _A	Operating Ambient Temperature Range		54	-55	25	°C
			74	0	25	
V _{OH}	Output Voltage — High	54, 74			15	V
I _{OL}	Output Current — Low		54		4.0	mA
			74		8.0	

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
V _{IH}	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage for All Inputs
V _{IL}	Input LOW Voltage	54		0.7	V	Guaranteed Input LOW Voltage for All Inputs
		74		0.8		
V _{IK}	Input Clamp Diode Voltage		-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA
I _{OH}	Output HIGH Current	54, 74		1000	μA	V _{CC} = MIN, V _{OH} = MAX
		54, 74		50	μA	V _{CC} = MIN, V _{OH} = 12 V
V _{OL}	Output LOW Voltage	54, 74	0.25	0.4	V	I _{OL} = 4.0 mA I _{OL} = 8.0 mA V _{CC} = V _{CC} MIN, V _{IN} = V _{IL} or V _{IH} per Truth Table
		74	0.35	0.5	V	
I _{IH}	Input HIGH Current			20	μA	V _{CC} = MAX, V _{IN} = 2.4 V
				0.1	mA	V _{CC} = MAX, V _{IN} = 7.0 V
I _{IL}	Input LOW Current			-0.4	mA	V _{CC} = MAX, V _{IN} = 0.4 V
I _{CC}	Power Supply Current Total, Output HIGH Total, Output LOW			1.6	mA	V _{CC} = MAX
				4.4		


AC CHARACTERISTICS: T_A = 25°C

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
t _{PLH}	Turn Off Delay, Input to Output		17	32	ns	V _{CC} = 5.0 V C _L = 15 pF, R _L = 2.0 kΩ
t _{PHL}	Turn On Delay, Input to Output		15	28	ns	

4



SN54LS27 SN74LS27



J Suffix — Case 632-07 (Ceramic)
N Suffix — Case 646-05 (Plastic)

TRIPLE 3-INPUT NOR GATE
LOW POWER SCHOTTKY

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V _{CC}	Supply Voltage	54	4.5	5.0	5.5	V
		74	4.75	5.0	5.25	
T _A	Operating Ambient Temperature Range	54	-55	25	125	°C
		74	0	25	70	
I _{OH}	Output Current — High	54, 74			-0.4	mA
I _{OL}	Output Current — Low	54			4.0	mA
		74			8.0	

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)


SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
V _{IH}	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage for All Inputs
V _{IL}	Input LOW Voltage	54		0.7	V	Guaranteed Input LOW Voltage for All Inputs
		74		0.8		
V _{IK}	Input Clamp Diode Voltage		-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA
V _{OH}	Output HIGH Voltage	54	2.5	3.5	V	V _{CC} = MIN, I _{OH} = MAX, V _{IN} = V _{IH} or V _{IL} per Truth Table
		74	2.7	3.5	V	
V _{OL}	Output LOW Voltage	54, 74		0.25	0.4	I _{OL} = 4.0 mA I _{OL} = 8.0 mA
		74		0.35	0.5	
I _{IH}	Input HIGH Current			20	μA	V _{CC} = MAX, V _{IN} = 2.7 V
				0.1	mA	V _{CC} = MAX, V _{IN} = 7.0 V
I _{IL}	Input LOW Current			-0.4	mA	V _{CC} = MAX, V _{IN} = 0.4 V
I _{OS}	Short Circuit Current	-20		-100	mA	V _{CC} = MAX
I _{CC}	Power Supply Current Total, Output HIGH Total, Output LOW			4.0	mA	V _{CC} = MAX
				6.8		

AC CHARACTERISTICS: T_A = 25°C

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
t _{pLH}	Turn Off Delay, Input to Output		10	15	ns	V _{CC} = 5.0 V C _L = 15 pF
t _{pHL}	Turn On Delay, Input to Output		10	15	ns	



SN54LS28 SN74LS28



J Suffix — Case 632-07 (Ceramic)
N Suffix — Case 646-05 (Plastic)

QUAD 2-INPUT NOR BUFFER LOW POWER SCHOTTKY

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V _{CC}	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
T _A	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
I _{OH}	Output Current — High	54, 74			-1.2	mA
I _{OL}	Output Current — Low	54 74			12 24	mA

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)


SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS	
		MIN	TYP	MAX			
V _{IH}	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage for All Inputs	
V _{IL}	Input LOW Voltage	54		0.7	V	Guaranteed Input LOW Voltage for All Inputs	
		74		0.8			
V _{IK}	Input Clamp Diode Voltage		-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA	
V _{OH}	Output HIGH Voltage	54	2.5	3.5	V	V _{CC} = MIN, I _{OH} = MAX, V _{IN} = V _{IH} or V _{IL} per Truth Table	
		74	2.7	3.5	V		
V _{OL}	Output LOW Voltage	54, 74		0.25	0.4	V	V _{CC} = V _{CC} MIN, V _{IN} = V _{IL} or V _{IH} per Truth Table
		74		0.35	0.5	V	
I _{IH}	Input HIGH Current			20	μA	V _{CC} = MAX, V _{IN} = 2.7 V	
				0.1	mA	V _{CC} = MAX, V _{IN} = 7.0 V	
I _{IL}	Input LOW Current			-0.4	mA	V _{CC} = MAX, V _{IN} = 0.4 V	
I _{OS}	Short Circuit Current	-30		-130	mA	V _{CC} = MAX	
I _{CC}	Power Supply Current Total, Output HIGH Total, Output LOW			3.6	mA	V _{CC} = MAX	
				13.8			

AC CHARACTERISTICS: T_A = 25°C

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
t _{PLH}	Propagation Delay		12	24	ns	V _{CC} = 5.0 V C _L = 45 pF, R _L = 667 Ω
t _{PHL}	Propagation Delay		12	24	ns	



SN54LS30 SN74LS30



J Suffix — Case 632-07 (Ceramic)
N Suffix — Case 646-05 (Plastic)

8-INPUT NAND GATE LOW POWER SCHOTTKY

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V _{CC}	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
T _A	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
I _{OH}	Output Current — High	54, 74			-0.4	mA
I _{OL}	Output Current — Low	54 74			4.0 8.0	mA

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)


SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
V _{IH}	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage for All Inputs
V _{IL}	Input LOW Voltage	54		0.7	V	Guaranteed Input LOW Voltage for All Inputs
		74		0.8		
V _{IK}	Input Clamp Diode Voltage		-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA
V _{OH}	Output HIGH Voltage	54	2.5	3.5	V	V _{CC} = MIN, I _{OH} = MAX, V _{IN} = V _{IH} or V _{IL} per Truth Table
		74	2.7	3.5	V	
V _{OL}	Output LOW Voltage	54,74	0.25	0.4	V	I _{OL} = 4.0 mA I _{OL} = 8.0 mA V _{CC} = V _{CC} MIN, V _{IN} = V _{IL} or V _{IH} per Truth Table
		74	0.35	0.5	V	
I _{IH}	Input HIGH Current			20	μA	V _{CC} = MAX, V _{IN} = 2.7 V
				0.1	mA	V _{CC} = MAX, V _{IN} = 7.0 V
I _{IL}	Input LOW Current			-0.4	mA	V _{CC} = MAX, V _{IN} = 0.4 V
I _{OS}	Short Circuit Current	-20		-100	mA	V _{CC} = MAX
I _{CC}	Power Supply Current Total, Output HIGH Total, Output LOW			0.5	mA	V _{CC} = MAX
				1.1		

AC CHARACTERISTICS: T_A = 25°C

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
t _{PLH}	Turn Off Delay, Input to Output		8.0	15	ns	V _{CC} = 5.0 V C _L = 15 pF
t _{PHL}	Turn On Delay, Input to Output		13	20	ns	



SN54LS32 SN74LS32



J Suffix — Case 632-07 (Ceramic)
N Suffix — Case 646-05 (Plastic)

QUAD 2-INPUT OR GATE
LOW POWER SCHOTTKY

GUARANTEED OPERATING RANGES


SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V _{CC}	Supply Voltage	54	4.5	5.0	5.5	V
		74	4.75	5.0	5.25	
T _A	Operating Ambient Temperature Range	54	-55	25	125	°C
		74	0	25	70	
I _{OH}	Output Current — High	54, 74			-0.4	mA
I _{OL}	Output Current — Low	54			4.0	mA
		74			8.0	

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
V _{IH}	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage for All Inputs
V _{IL}	Input LOW Voltage	54		0.7	V	Guaranteed Input LOW Voltage for All Inputs
		74		0.8		
V _{IK}	Input Clamp Diode Voltage		-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA
V _{OH}	Output HIGH Voltage	54	2.5	3.5	V	V _{CC} = MIN, I _{OH} = MAX, V _{IN} = V _{IH} or V _{IL} per Truth Table
		74	2.7	3.5	V	
V _{OL}	Output LOW Voltage	54, 74		0.25	0.4	V _{CC} = V _{CC} MIN, V _{IN} = V _{IL} or V _{IH} per Truth Table
		74		0.35	0.5	
I _{IH}	Input HIGH Current			20	μA	V _{CC} = MAX, V _{IN} = 2.7 V
				0.1	mA	V _{CC} = MAX, V _{IN} = 7.0 V
I _{IL}	Input LOW Current			-0.4	mA	V _{CC} = MAX, V _{IN} = 0.4 V
I _{OS}	Short Circuit Current	-20		-100	mA	V _{CC} = MAX
I _{CC}	Power Supply Current Total, Output HIGH Total, Output LOW			6.2	mA	V _{CC} = MAX
				9.8		

AC CHARACTERISTICS: T_A = 25°C

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
t _{PLH}	Turn Off Delay, Input to Output		14	22	ns	V _{CC} = 5.0 V C _L = 15 pF
t _{PHL}	Turn On Delay, Input to Output		14	22	ns	



*OPEN COLLECTOR OUTPUTS

J Suffix — Case 632-07 (Ceramic)
N Suffix — Case 646-05 (Plastic)

SN54LS33 SN74LS33

QUAD 2-INPUT NOR BUFFER

LOW POWER SCHOTTKY

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V _{CC}	Supply Voltage	54	4.5	5.0	5.5	V
		74	4.75	5.0	5.25	
T _A	Operating Ambient Temperature Range	54	-55	25	125	°C
		74	0	25	70	
V _{OH}	Output Voltage — High	54, 74			5.5	V
I _{OL}	Output Current — Low	54, 74			12 24	mA

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)


SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
V _{IH}	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage for All Inputs
V _{IL}	Input LOW Voltage	54		0.7	V	Guaranteed Input LOW Voltage for All Inputs
		74		0.8		
V _{IK}	Input Clamp Diode Voltage		-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA
I _{OH}	Output HIGH Current	54, 74		250	μA	V _{CC} = MIN, V _{OH} = MAX
V _{OL}	Output LOW Voltage	54, 74	0.25	0.4	V	I _{OL} = 12 mA
		74	0.35	0.5	V	I _{OL} = 24 mA
I _{IH}	Input HIGH Current			20	μA	V _{CC} = MAX, V _{IN} = 2.7 V
				0.1	mA	V _{CC} = MAX, V _{IN} = 7.0 V
I _{IL}	Input LOW Current			-0.4	mA	V _{CC} = MAX, V _{IN} = 0.4 V
I _{CC}	Power Supply Current Total, Output HIGH Total, Output LOW			3.6	mA	V _{CC} = MAX
				13.8		

AC CHARACTERISTICS: T_A = 25°C

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
t _{PLH}	Turn Off Delay, Input to Output		20	32	ns	V _{CC} = 5.0 V, R _L = 667 Ω C _L = 45 pF
t _{PHL}	Turn On Delay, Input to Output		18	28	ns	



SN54LS37 SN74LS37



J Suffix — Case 632-07 (Ceramic)
N Suffix — Case 646-05 (Plastic)

QUAD 2-INPUT NAND BUFFER

LOW POWER SCHOTTKY

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V _{CC}	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
T _A	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
I _{OH}	Output Current — High	54, 74			-1.2	mA
I _{OL}	Output Current — Low	54 74			12 24	mA

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
V _{IH}	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage for All Inputs
V _{IL}	Input LOW Voltage	54		0.7	V	Guaranteed Input LOW Voltage for All Inputs
		74		0.8		
V _{IK}	Input Clamp Diode Voltage		-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA
V _{OH}	Output HIGH Voltage	54	2.5	3.5	V	V _{CC} = MIN, I _{OH} = MAX, V _{IN} = V _{IH} or V _{IL} per Truth Table
		74	2.7	3.5	V	
V _{OL}	Output LOW Voltage	54, 74	0.25	0.4	V	I _{OL} = 12 mA I _{OL} = 24 mA V _{CC} = V _{CC} MIN, V _{IN} = V _{IL} or V _{IH} per Truth Table
		74	0.35	0.5	V	
I _{IH}	Input HIGH Current			20	μA	V _{CC} = MAX, V _{IN} = 2.7 V
I _{IL}	Input LOW Current			0.1	mA	V _{CC} = MAX, V _{IN} = 7.0 V
I _{IL}	Input LOW Current			-0.4	mA	V _{CC} = MAX, V _{IN} = 0.4 V
I _{OS}	Short Circuit Current	-30		-130	mA	V _{CC} = MAX
I _{CC}	Power Supply Current Total, Output HIGH Total, Output LOW			2.0	mA	V _{CC} = MAX
				12		


AC CHARACTERISTICS: T_A = 25°C

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
t _{PLH}	Turn Off Delay, Input to Output		12	24	ns	V _{CC} = 5.0 V, R _L = 667 Ω C _L = 45 pF
t _{PHL}	Turn On Delay, Input to Output		12	24	ns	



MOTOROLA

**SN54LS38
SN74LS38**



*OPEN COLLECTOR OUTPUTS

J Suffix — Case 632-07 (Ceramic)
N Suffix — Case 646-05 (Plastic)

QUAD 2-INPUT NAND BUFFER

LOW POWER SCHOTTKY

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V _{CC}	Supply Voltage	54	4.5	5.0	5.5	V
		74	4.75	5.0	5.25	
T _A	Operating Ambient Temperature Range	54	-55	25	125	°C
		74	0	25	70	
V _{OH}	Output Voltage — High	54, 74			5.5	V
I _{OL}	Output Current — Low	54			12	mA
		74			24	



DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)


SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
V _{IH}	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage for All Inputs
V _{IL}	Input LOW Voltage	54		0.7	V	Guaranteed Input LOW Voltage for All Inputs
		74		0.8		
V _{IK}	Input Clamp Diode Voltage		-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA
I _{OH}	Output HIGH Current	54, 74		250	μA	V _{CC} = MIN, V _{OH} = MAX
V _{OL}	Output LOW Voltage	54, 74	0.25	0.4	V	I _{OL} = 12 mA I _{OL} = 24 mA V _{CC} = V _{CC} MIN, V _{IN} = V _{IL} or V _{IH} per Truth Table
		74	0.35	0.5	V	
I _{IH}	Input HIGH Current			20	μA	V _{CC} = MAX, V _{IN} = 2.4 V
				0.1	mA	V _{CC} = MAX, V _{IN} = 7.0 V
I _{IL}	Input LOW Current			-0.4	mA	V _{CC} = MAX, V _{IN} = 0.4 V
I _{CC}	Power Supply Current Total, Output HIGH Total, Output LOW			2.0	mA	V _{CC} = MAX
				12		

AC CHARACTERISTICS: T_A = 25°C

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
t _{PLH}	Turn Off Delay, Input to Output		20	32	ns	V _{CC} = 5.0 V, R _L = 667 Ω C _L = 45 pF
t _{PHL}	Turn On Delay, Input to Output		18	28		



SN54LS40 SN74LS40



J Suffix — Case 632-07 (Ceramic)
N Suffix — Case 646-05 (Plastic)

DUAL 4-INPUT NAND BUFFER

LOW POWER SCHOTTKY

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V _{CC}	Supply Voltage	54	4.5	5.0	5.5	V
		74	4.75	5.0	5.25	
T _A	Operating Ambient Temperature Range	54	-55	25	125	°C
		74	0	25	70	
I _{OH}	Output Current — High	54, 74			-1.2	mA
I _{OL}	Output Current — Low	54			12	mA
		74			24	

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER		LIMITS			UNITS	TEST CONDITIONS
			MIN	TYP	MAX		
V _{IH}	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage for All Inputs
V _{IL}	Input LOW Voltage	54			0.7	V	Guaranteed Input LOW Voltage for All Inputs
		74			0.8		
V _{IK}	Input Clamp Diode Voltage			-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA
V _{OH}	Output HIGH Voltage	54	2.5	3.5		V	V _{CC} = MIN, I _{OH} = MAX, V _{IN} = V _{IH} or V _{IL} per Truth Table
		74	2.7	3.5		V	
V _{OL}	Output LOW Voltage	54, 74		0.25	0.4	V	I _{OL} = 12 mA I _{OL} = 24 mA V _{CC} = V _{CC} MIN, V _{IN} = V _{IL} or V _{IH} per Truth Table
		74		0.35	0.5	V	
I _{IH}	Input HIGH Current				20	μA	V _{CC} = MAX, V _{IN} = 2.7 V
					0.1	mA	V _{CC} = MAX, V _{IN} = 7.0 V
I _{IL}	Input LOW Current				-0.4	mA	V _{CC} = MAX, V _{IN} = 0.4 V
I _{OS}	Short Circuit Current		-30		-130	mA	V _{CC} = MAX
I _{CC}	Power Supply Current Total, Output HIGH Total, Output LOW				1.0	mA	V _{CC} = MAX
					6.0		

AC CHARACTERISTICS: T_A = 25°C

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
t _{PLH}	Turn Off Delay, Input to Output		12	24	ns	V _{CC} = 5.0 V, R _L = 667 Ω C _L = 45 pF
t _{PHL}	Turn On Delay, Input to Output		12	24	ns	



SN54LS42 SN74LS42

DESCRIPTION — The LSTTL/MSI SN54LS/74LS42 is a Multipurpose Decoder designed to accept four BCD inputs and provide ten mutually exclusive outputs. The LS42 is fabricated with the Schottky barrier diode process for high speed and is completely compatible with all Motorola TTL families.

- MULTI-FUNCTION CAPABILITY
- MUTUALLY EXCLUSIVE OUTPUTS
- DEMULTIPLEXING CAPABILITY
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS

ONE-OF-TEN DECODER

LOW POWER SCHOTTKY

PIN NAMES

$A_0 - A_3$ Address Inputs
 $\bar{0}$ to $\bar{9}$ Outputs, Active LOW (Note b)


LOADING (Note a)

HIGH	LOW
0.5 U.L.	0.25 U.L.
10 U.L.	5(2.5) U.L.

NOTES:


- 1 TTL Unit Load (U.L.) = 40 μ A HIGH/1.6 mA LOW.
- The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.

LOGIC SYMBOL




V_{CC} = Pin 16
 GND = Pin 8

LOGIC DIAGRAM



V_{CC} = Pin 16
 GND = Pin 8
 ○ = Pin Numbers

CONNECTION DIAGRAM DIP (TOP VIEW)



J Suffix — Case 620-08 (Ceramic)
 N Suffix — Case 648-05 (Plastic)

NOTE:

The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.



FUNCTIONAL DESCRIPTION — The LS42 decoder accepts four active HIGH BCD inputs and provides ten mutually exclusive active LOW outputs, as shown by logic symbol or diagram. The active LOW outputs facilitate addressing other MSI units with LOW input enables.

The logic design of the LS42 ensures that all outputs are HIGH when binary codes greater than nine are applied to the inputs.

The most significant input A_3 produces a useful inhibit function when the LS42 is used as a one-of-eight decoder. The A_3 input can also be used as the Data input in an 8-output demultiplexer application.

TRUTH TABLE

A_0	A_1	A_2	A_3	$\bar{0}$	$\bar{1}$	$\bar{2}$	$\bar{3}$	$\bar{4}$	$\bar{5}$	$\bar{6}$	$\bar{7}$	$\bar{8}$	$\bar{9}$
L	L	L	L	L	H	H	H	H	H	H	H	H	H
H	L	L	L	H	L	H	H	H	H	H	H	H	H
L	H	L	L	H	H	L	H	H	H	H	H	H	H
H	H	L	L	H	H	H	L	H	H	H	H	H	H
L	L	H	L	H	H	H	H	L	H	H	H	H	H
H	L	H	L	H	H	H	H	L	H	H	H	H	H
L	H	H	L	H	H	H	H	H	L	H	H	H	H
H	H	H	L	H	H	H	H	H	H	L	H	H	H
L	L	L	H	H	H	H	H	H	H	H	L	H	H
H	L	L	H	H	H	H	H	H	H	H	H	L	H
L	H	L	H	H	H	H	H	H	H	H	H	H	L
H	H	L	H	H	H	H	H	H	H	H	H	H	L
L	L	H	H	H	H	H	H	H	H	H	H	H	L
H	L	H	H	H	H	H	H	H	H	H	H	H	L
L	H	H	H	H	H	H	H	H	H	H	H	H	L
H	H	H	H	H	H	H	H	H	H	H	H	H	L

H = HIGH Voltage Level
L = LOW Voltage Level

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V_{CC}	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
T_A	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
I_{OH}	Output Current — High	54, 74			-0.4	mA
I_{OL}	Output Current — Low	54 74			4.0 8.0	mA

4

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
V _{IH}	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage for All Inputs
V _{IL}	Input LOW Voltage	54		0.7	V	Guaranteed Input LOW Voltage for All Inputs
		74		0.8		
V _{IK}	Input Clamp Diode Voltage		-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA
V _{OH}	Output HIGH Voltage	54	2.5	3.5	V	V _{CC} = MIN, I _{OH} = MAX, V _{IN} = V _{IH} or V _{IL} per Truth Table
		74	2.7	3.5	V	
V _{OL}	Output LOW Voltage	54, 74	0.25	0.4	V	I _{OL} = 4.0 mA V _{CC} = V _{CC} MIN, V _{IN} = V _{IL} or V _{IH} per Truth Table
		74	0.35	0.5	V	
I _{IH}	Input HIGH Current			20	μA	V _{CC} = MAX, V _{IN} = 2.7 V
				0.1	mA	
I _{IL}	Input LOW Current			-0.4	mA	V _{CC} = MAX, V _{IN} = 0.4 V
I _{OS}	Short Circuit Current	-20		-100	mA	V _{CC} = MAX
I _{CC}	Power Supply Current			13	mA	V _{CC} = MAX

AC CHARACTERISTICS: T_A = 25°C

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
t _{PLH} t _{PHL}	Propagation Delay (2 Levels)		15 15	25 25	ns	V _{CC} = 5.0 V C _L = 15 pF
t _{PLH} t _{PHL}	Propagation Delay (3 Levels)		20 20	30 30	ns	

4

AC WAVEFORMS




Fig. 1




Fig. 2



SN54LS47 SN74LS47

BCD TO 7-SEGMENT DECODER/DRIVER LOW POWER SCHOTTKY

DESCRIPTION — The SN54LS/74LS47 are Low Power Schottky BCD to 7-Segment Decoder/Drivers consisting of NAND gates, input buffers and seven AND-OR-INVERT gates. They offer active LOW, high sink current outputs for driving indicators directly. Seven NAND gates and one driver are connected in pairs to make BCD data and its complement available to the seven decoding AND-OR-INVERT gates. The remaining NAND gate and three input buffers provide lamp test, blanking input/ripple-blanking output and ripple-blanking input.

The circuits accept 4-bit binary-coded-decimal (BCD) and, depending on the state of the auxiliary inputs, decodes this data to drive a 7-segment display indicator. The relative positive-logic output levels, as well as conditions required at the auxiliary inputs, are shown in the truth tables. Output configurations of the SN54LS/74LS47 are designed to withstand the relatively high voltages required for 7-segment indicators.

These outputs will withstand 15 V with a maximum reverse current of 250 μ A. Indicator segments requiring up to 24 mA of current may be driven directly from the SN74LS47 high performance output transistors. Display patterns for BCD input counts above nine are unique symbols to authenticate input conditions.

The SN54LS/74LS47 incorporates automatic leading and/or trailing-edge zero-blanking control (RBI and RBO). Lamp test (LT) may be performed at any time which the BI/RBO node is a HIGH level. This device also contains an overriding blanking input (BI) which can be used to control the lamp intensity or to inhibit the outputs.

- LAMP INTENSITY MODULATION CAPABILITY
- OPEN COLLECTOR OUTPUTS
- LAMP TEST PROVISION
- LEADING/TRAILING ZERO SUPPRESSION
- INPUT CLAMP DIODES LIMIT HIGH-SPEED TERMINATION EFFECTS

PIN NAMES

A, B, C, D	BCD Inputs
RBI	Ripple Blanking Input
LT	Lamp Test Input
BI/RBO	Blanking Input or Ripple Blanking Output
\bar{a} , to \bar{g}	Outputs


LOADING (Note a)

	HIGH	LOW
A, B, C, D	0.5 U.L.	0.25 U.L.
RBI	0.5 U.L.	0.25 U.L.
LT	0.5 U.L.	0.25 U.L.
BI/RBO	0.5 U.L.	0.75 U.L.
Ripple Blanking Output	1.2 U.L.	2.0 U.L.
Open-Collector		15 (7.5) U.L.

Notes:


- a) 1 Unit Load (U.L.) = 40 μ A HIGH, 1.6 mA LOW
 b) Output current measured at $V_{OUT} = 0.5$ V
 Output LOW drive factor is 7.5 U.L. for Military (54) and 15 U.L. for Commercial (74) Temperature Ranges.

LOGIC SYMBOL





V_{CC} = Pin 16
 GND = Pin 8

CONNECTION DIAGRAM DIP (TOP VIEW)



J Suffix — Case 620-08 (Ceramic)
 N Suffix — Case 648-05 (Plastic)

LOGIC DIAGRAM



NUMERICAL DESIGNATIONS – RESULTANT DISPLAYS

TRUTH TABLE

DECIMAL OR FUNCTION	INPUTS					OUTPUTS							NOTE		
	\overline{LT}	\overline{RBI}	D	C	B	A	$\overline{BI}/\overline{RBO}$	\overline{a}	\overline{b}	\overline{c}	\overline{d}	\overline{e}		\overline{f}	\overline{g}
0	H	H	L	L	L	L	H	L	L	L	L	L	L	H	A
1	H	X	L	L	L	H	H	H	L	L	H	L	H	H	A
2	H	X	L	L	H	L	H	L	L	H	L	L	H	L	
3	H	X	L	L	H	H	H	L	L	L	L	H	H	L	
4	H	X	L	H	L	L	H	H	L	L	H	H	L	L	
5	H	X	L	H	L	H	H	L	H	L	L	H	L	L	
6	H	X	L	H	H	L	H	H	H	L	L	L	L	L	
7	H	X	L	H	H	H	H	L	L	L	H	H	H	L	
8	H	X	H	L	L	L	H	L	L	L	L	L	L	L	
9	H	X	H	L	L	H	H	L	L	L	H	H	L	L	
10	H	X	H	L	H	L	H	H	H	H	L	L	H	L	
11	H	X	H	L	H	H	H	H	H	L	L	H	H	L	
12	H	X	H	H	L	L	H	H	L	H	H	H	L	L	
13	H	X	H	H	L	H	H	L	H	H	L	H	L	L	
14	H	X	H	H	H	L	H	H	H	H	L	L	L	L	
15	H	X	H	H	H	H	H	H	H	H	H	H	H	H	
\overline{BI}	X	X	X	X	X	X	L	H	H	H	H	H	H	H	B
\overline{RBI}	H	L	L	L	L	L	L	H	H	H	H	H	H	H	C
\overline{LT}	L	X	X	X	X	X	H	L	L	L	L	L	L	L	D

H = HIGH Voltage Level
 L = LOW Voltage Level
 X = Immaterial

NOTES:

- (A) $\overline{BI}/\overline{RBO}$ is wire-AND logic serving as blanking input (BI) and/or ripple-blanking output (\overline{RBO}). The blanking out (BI) must be open or held at a HIGH level when output functions 0 through 15 are desired, and ripple-blanking input (\overline{RBI}) must be open or at a HIGH level if blanking of a decimal 0 is not desired. X = input may be HIGH or LOW.
- (B) When a LOW level is applied to the blanking input (forced condition) all segment outputs go to a LOW level regardless of the state of any other input condition.
- (C) When ripple-blanking input (\overline{RBI}) and inputs A, B, C, and D are at LOW level, with the lamp test input at HIGH level, all segment outputs go to a HIGH level and the ripple-blanking output (\overline{RBO}) goes to a LOW level (response condition).
- (D) When the blanking input/ripple-blanking output ($\overline{BI}/\overline{RBO}$) is open or held at a HIGH level, and a LOW level is applied to lamp test input, all segment outputs go to a LOW level.



GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER	MIN	TYP	MAX	UNIT	
V _{CC}	Supply Voltage	54	4.5	5.0	V	
		74	4.75	5.0		
T _A	Operating Ambient Temperature Range	54	-55	25	°C	
		74	0	25		
I _{OH}	Output Current — High $\overline{BI}/\overline{RBO}$	54,74			-50	μA
I _{OL}	Output Current — Low $\overline{BI}/\overline{RBO}$ $\overline{BI}/\overline{RBO}$	54			1.6	mA
		74			3.2	
V _{O (off)}	Off-State Output Voltage \overline{a} to \overline{g}	54,74			15	V
I _{O (on)}	On-State Output Current \overline{a} to \overline{g} \overline{a} to \overline{g}	54			12	mA
		74			24	

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (Unless otherwise specified)

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
V _{IH}	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Threshold Voltage for All Inputs
V _{IL}	Input LOW Voltage	54 74		0.7 0.8	V	Guaranteed Input LOW Threshold Voltage for All Inputs
V _{IK}	Input Clamp Diode Voltage		-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA
V _{OH}	Output HIGH Voltage, $\overline{BI}/\overline{RBO}$	2.4	4.2		V	V _{CC} = MIN, I _{OH} = -50 μA, V _{IN} = V _{IN} or V _{IL} per Truth Table
V _{OL}	Output LOW Voltage $\overline{BI}/\overline{RBO}$	54,74	0.25	0.4	V	I _{OL} = 1.6 mA V _{CC} = MIN, V _{IN} = V _{IN} or V _{IL} per Truth Table
		74	0.35	0.5	V	
I _{O (off)}	Off-State Output Current \overline{a} thru \overline{g}			250	μA	V _{CC} = MAX, V _{IN} = V _{IN} or V _{IL} per Truth Table, V _{O (off)} = 15 V
V _{O (on)}	On-State Output Voltage \overline{a} thru \overline{g}	54,74	0.25	0.4	V	I _{O(on)} = 12 mA V _{CC} = MAX, V _{IN} = V _{IH} or V _{IL} per Truth Table
		74	0.35	0.5	V	
I _{IH}	Input HIGH Current			20	μA	V _{CC} = MAX, V _{IN} = 2.7 V
				0.1	mA	
I _{IL}	Input LOW Current $\overline{BI}/\overline{RBO}$ Any Input except $\overline{BI}/\overline{RBO}$			-1.2 -0.4	mA	V _{CC} = MAX, V _{IN} = 0.4 V
I _{OS $\overline{BI}/\overline{RBO}$}	Output Short Circuit Current	-0.3		-2.0	mA	V _{CC} = MAX, V _{OUT} = 0 V
I _{CC}	Power Supply Current		7.0	13	mA	V _{CC} = MAX

AC CHARACTERISTICS: T_A = 25°C

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
t _{PHL}	Propagation Delay, Address Input to Segment Output			100	ns	V _{CC} = 5.0 V C _L = 15 pF
t _{PLH}				100	ns	
t _{PHL}	Propagation Delay, \overline{RBI} Input To Segment Output			100	ns	
t _{PLH}				100	ns	

AC WAVEFORMS




Fig. 1




Fig. 2

4



SN54LS/74LS48 SN54LS/74LS49


DESCRIPTION — The SN54LS/74LS48 and SN54LS/74LS49 are BCD to 7-Segment Decoders consisting of NAND gates, input buffers and seven AND-OR-INVERT gates. The LS49 offers active HIGH open-collector outputs for current-sourcing applications to drive logic circuits or discrete, active components. Seven NAND gates and one driver are connected in pairs to make BCD data and its complement available to the seven decoding AND-OR-INVERT gates. The remaining NAND gate and three input buffers provide lamp test, blanking input/ripple-blanking input for the LS48. Four NAND gates and four input buffers provide BCD data and its complement and a buffer provides blanking input for the LS49.

The circuits accept 4-bit binary-coded-decimal (BCD) and, depending on the state of the auxiliary inputs, decodes this data to drive other components. The relative positive logic output levels, as well as conditions required at the auxiliary inputs, are shown in the truth tables.



The LS48 circuit incorporates automatic leading and/or trailing edge zero-blanking control (RBI and RBO). Lamp Test (LT) may be activated any time when the BI/RBO node is HIGH. Both devices contain an overriding blanking input (BI) which can be used to control the lamp intensity or to inhibit the outputs.

- LAMP INTENSITY MODULATION CAPABILITY
- INTERNAL PULL-UPS ELIMINATE NEED FOR EXTERNAL RESISTORS ON SN54LS/74LS48
- OPEN COLLECTOR OUTPUTS ON SN54LS/74LS49
- INPUT CLAMP DIODES ELIMINATE HIGH-SPEED TERMINATION EFFECTS


BCD TO 7-SEGMENT DECODER LOW POWER SCHOTTKY



LOGIC SYMBOL




DIP (TOP VIEW) SN54LS/74LS48



J Suffix — Case 620-08 (Ceramic)
N Suffix — Case 648-05 (Plastic)

SN54LS/74LS49



J Suffix — Case 632-07 (Ceramic)
N Suffix — Case 646-05 (Plastic)



PIN NAMES


A, B, C, D,	BCD Inputs
<u>RBI</u>	Ripple Blanking (Active Low) Input
<u>LT</u>	Lamp Test (Active Low) Input
<u>BI/RBO</u>	Blanking Input or Ripple Blanking Output (Active Low)
<u>BI</u>	Blanking (Active Low) Input
a to g	Outputs (Note b)

LOADING (Note a)

	HIGH	LOW
	0.5 U.L.	0.25 U.L.
	0.5 U.L.	0.25 U.L.
	0.5 U.L.	0.25 U.L.
	0.5 U.L.	0.75 U.L.
	1.2 U.L.	2(1) U.L.
	0.5 U.L.	0.25 U.L.
Open Collector		3.75 (1.25) U.L. (48)
Open Collector		5 (2.5) U.L. (49)

NOTES:

- a) Unit Load (U.L.) = 40 μ A HIGH/1.6 mA LOW
- b) Output current measured at $V_{OUT} = 0.5$ V
- Output LOW drive factor is SN54LS/74LS48: 1.25 U.L. for Military (54), 3.75 U.L. for Commercial (74).
SN54LS/74LS49: 2.5 U.L. for Military (54), 5 U.L. for Commercial (74) Temperature Ranges.



NUMERICAL DESIGNATIONS – RESULTANT DISPLAYS

**TRUTH TABLE
SN54LS/74LS48**

DECIMAL OR FUNCTION	INPUTS					OUTPUTS							NOTE		
	LT	RBI	D	C	B	A	BI/RBO	a	b	c	d	e		f	g
0	H	H	L	L	L	L	H	H	H	H	H	H	H	L	1
1	H	X	L	L	L	L	H	H	L	H	L	L	L	L	1
2	H	X	L	L	H	L	H	H	H	L	H	L	H	H	
3	H	X	L	L	H	H	H	H	H	H	L	L	L	H	
4	H	X	L	H	L	L	H	L	H	L	H	L	L	H	
5	H	X	L	H	L	H	H	H	L	H	H	L	L	H	
6	H	X	L	H	H	L	H	L	L	H	H	L	L	H	
7	H	X	L	H	H	H	H	H	H	L	L	L	L	L	
8	H	X	H	L	L	L	H	H	H	H	H	H	H	H	
9	H	X	H	L	L	H	H	H	H	L	L	L	L	H	
10	H	X	H	L	H	L	H	L	L	L	H	L	L	H	
11	H	X	H	L	H	H	H	L	L	H	H	L	L	H	
12	H	X	H	L	L	L	H	L	H	L	L	L	L	H	
13	H	X	H	H	L	H	H	H	L	L	H	L	L	H	
14	H	X	H	H	H	L	H	L	L	L	H	H	H	H	
15	H	X	H	H	H	H	H	L	L	L	L	L	L	L	
BI	X	X	X	X	X	X	L	L	L	L	L	L	L	L	2
RBI	H	L	L	L	L	L	L	L	L	L	L	L	L	L	3
LT	L	X	X	X	X	X	H	H	H	H	H	H	H	H	4

NOTES:

- (1) BI/RBO is wired-AND logic serving as blanking input (BI) and/or ripple-blanking output (RBO). The blanking out (BI) must be open or held at a HIGH level when output functions 0 through 15 are desired, and ripple-blanking input (RBI) must be open or at a HIGH level if blanking of a decimal 0 is not desired. X=input may be HIGH or LOW.
- (2) When a LOW level is applied to the blanking input (forced condition) all segment outputs go to a LOW level, regardless of the state of any other input condition.
- (3) When ripple-blanking input (RBI) and inputs A, B, C, and D are at LOW level, with the lamp test input at HIGH level, all segment outputs go to a HIGH level and the ripple-blanking output (RBO) goes to a LOW level (response condition).
- (4) When the blanking input/ripple-blanking output (BI/RBO) is open or held at a HIGH level, and a LOW level is applied to lamp-test input, all segment outputs go to a LOW level.

**TRUTH TABLE
SN54LS/74LS49**

DECIMAL OR FUNCTION	INPUTS					OUTPUTS							NOTE
	D	C	B	A	<u>BI</u>	a	b	c	d	e	f	g	
0	L	L	L	L	H	H	H	H	H	H	L	L	1
1	L	L	L	H	H	L	H	L	L	L	L	L	
2	L	L	H	L	H	H	L	H	L	L	L	H	
3	L	L	H	H	H	H	H	L	L	L	L	H	
4	L	H	L	L	H	L	H	L	L	L	H	H	
5	L	H	L	H	H	H	L	H	L	L	H	H	
6	L	H	L	L	H	L	L	H	H	H	H	H	
7	L	H	H	H	H	H	H	L	L	L	L	L	
8	H	L	L	L	H	H	H	H	H	H	H	H	
9	H	L	L	H	H	H	H	L	L	L	H	H	
10	H	L	H	L	L	L	L	L	L	L	H	L	
11	H	L	H	H	L	L	L	L	L	L	L	H	
12	H	H	L	L	L	H	L	L	L	L	L	H	
13	H	H	L	H	H	H	L	L	L	L	H	H	
14	H	H	H	L	L	L	L	L	H	H	H	H	
15	H	H	H	H	L	L	L	L	L	L	L	L	
<u>BI</u>	X	X	X	X	L	L	L	L	L	L	L	L	2

NOTES:

- (1) The blanking input must be open or held at a HIGH level when output functions 0 through 15 are desired.
- (2) When a LOW level is applied to the blanking input all segment outputs go to a LOW level regardless of the state of any other input condition. X = input may be HIGH or LOW.

H = HIGH Voltage Level
L = LOW Voltage Level
X = Immaterial

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V _{CC}	Supply Voltage		54 74	4.5 4.75	5.0 5.0 5.5 5.25	V
T _A	Operating Ambient Temperature Range		54 74	-55 0	25 25 125 70	°C
I _{OH}	Output Current — High	\bar{a} to \bar{g}	54,74			-100 μ A
I _{OH}	Output Current — High	\bar{BI}/\bar{RBO}	54,74			-50 μ A
I _{OL}	Output Current — Low	\bar{a} to \bar{g}	54 74			2.0 6.0 mA
I _{OL}	Output Current — Low	\bar{BI}/\bar{RBO} \bar{BI}/\bar{RBO}	54 74			1.6 3.2 mA

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER		LIMITS			UNITS	TEST CONDITIONS
			MIN	TYP	MAX		
V _{IH}	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage for All Inputs
V _{IL}	Input LOW Voltage	54			0.7	V	Guaranteed Input LOW Voltage for All Inputs
		74			0.8		
V _{IK}	Input Clamp Diode Voltage				-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA
V _{OH}	Output HIGH Voltage		2.4	4.2		μ A	V _{CC} = MIN, I _{OH} = -50 μ A, V _{IN} = V _{IH} or U.L. per Truth Table
I _O	Output Current \bar{a} to \bar{g}		-2.0	-1.3		mA	V _{CC} = MIN, V _O = 0.85 V Input Conditioner as for V _{OH}
V _{OL}	Output LOW Voltage \bar{a} to \bar{g}	54,74			0.4	V	I _{OL} = 2.0 mA V _{CC} =MIN, V _{IH} =2.0 V
		74			0.5	V	I _{OL} = 6.0 mA V _{IL} = V _{IL} MAX
V _{OL}	Output LOW Voltage \bar{BI}/\bar{RBO}	54,74			0.4	V	I _{OL} = 1.6 mA V _{CC} =MAX, V _{IH} =2.0 V
		74			0.5	V	I _{OL} = 3.2 mA V _{IL} = V _{IL} MAX
I _{IH}	Input HIGH Current (Except \bar{BI}/\bar{RBO})				20	μ A	V _{CC} = MAX, V _{IN} = 2.7 V
					0.1	mA	V _{CC} = MAX, V _{IN} = 7.0 V
I _{IL}	Input LOW Current (Except \bar{BI}/\bar{RBO})				-0.4	mA	V _{CC} = MAX, V _{IN} = 0.4 V
I _{IL}	Input LOW Current \bar{BI}/\bar{RBO}				-1.2	mA	V _{CC} = MAX, V _{IN} = 0.4 V
I _{CC}	Power Supply Current			25	38	mA	V _{CC} = MAX

AC CHARACTERISTICS: V_{CC} = 5.0 V T_A = 25°C

SYMBOL	PARAMETER		LIMITS			UNITS	TEST CONDITIONS
			MIN	TYP	MAX		
t _{PHL}	Propagation delay time, HIGH-to-LOW level output from A Input				100	ns	C _L = 15 pF, R _L = 4.0 k Ω
t _{PLH}	Propagation delay time, LOW-to-HIGH level output from A Input				100	ns	
t _{PHL}	Propagation delay time, HIGH-to-LOW level output from \bar{BI} Input				100	ns	C _L = 15 pF, R _L = 6.0 k Ω
t _{PLH}	Propagation delay time, LOW-to-HIGH level output from \bar{BI} Input				100	ns	

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V _{CC}	Supply Voltage	54	4.5	5.0	5.5	V
		74	4.75	5.0	5.25	
T _A	Operating Ambient Temperature Range	54	-55	25	125	°C
		74	0	25	70	
V _{OH}	Output Voltage — High	54, 74			5.5	V
I _{OL}	Output Current — Low	54			4.0	mA
		74			8.0	

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)


SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
V _{IH}	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage
V _{IL}	Input LOW Voltage	54		0.7	V	Guarantee Input LOW Voltage
		74		0.8	V	
V _{IK}	Input Clamp Diode Voltage			-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA
I _{OH}	Output HIGH Current			250	μA	V _{CC} = MIN, V _{IH} = 2.0 V V _{IL} = V _{IL} MAX, V _{OH} = 5.5 V
V _{OL}	Output LOW Voltage	54, 74		0.4	V	I _{OL} = 4.0 mA, V _{CC} = MIN, V _{IH} = 2.0 V
		74		0.5	V	I _{OL} = 8.0 mA, V _{IL} = V _{IL} MAX
I _{IH}	Input Current HIGH			20	μA	V _{CC} = MAX, V _{IN} = 2.7 V
				0.1	mA	V _{CC} = MAX, V _{IN} = 7.0 V
I _{IL}	Input Current LOW			-0.4	mA	V _{CC} = MAX, V _{IN} = 0.4 V
I _{CC}	Power Supply Current		8.0	15	mA	V _{CC} = MAX

AC CHARACTERISTICS: V_{CC} = 5.0 V, T_A = 25°

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
t _{PHL}	Propagation delay time, HIGH-to-LOW level output from A Input			100	ns	C _L = 15 pF, R _L = 2.0 kΩ
t _{PLH}	Propagation delay time, LOW-to-HIGH level output from A Input			100	ns	
t _{PHL}	Propagation delay time, HIGH-to-LOW level output from \overline{RBI} Input			100	ns	C _L = 15 pF, R _L = 6.0 kΩ
t _{PLH}	Propagation delay time, LOW-to-HIGH level output from \overline{RBI} Input			100	ns	



SN54LS51 SN74LS51



J Suffix — Case 632-07 (Ceramic)
N Suffix — Case 646-05 (Plastic)

**DUAL 2-WIDE 2-INPUT /
3-INPUT AND-OR-INVERT GATE**
LOW POWER SCHOTTKY

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V _{CC}	Supply Voltage	54	4.5	5.0	5.5	V
		74	4.75	5.0	5.25	
T _A	Operating Ambient Temperature Range	54	-55	25	125	°C
		74	0	25	70	
I _{OH}	Output Current — High	54, 74			-0.4	mA
I _{OL}	Output Current — Low	54			4.0	mA
		74			8.0	

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
V _{IH}	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage for All Inputs
V _{IL}	Input LOW Voltage	54		0.7	V	Guaranteed Input LOW Voltage for All Inputs
		74		0.8		
V _{IK}	Input Clamp Diode Voltage		-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA
V _{OH}	Output HIGH Voltage	54	2.5	3.5	V	V _{CC} = MIN, I _{OH} = MAX, V _{IN} = V _{IH} or V _{IL} per Truth Table
		74	2.7	3.5	V	
V _{OL}	Output LOW Voltage	54, 74	0.25	0.4	V	V _{CC} = V _{CC} MIN, V _{IN} = V _{IL} or V _{IH} per Truth Table
		74	0.35	0.5	V	
I _{IH}	Input HIGH Current			20	μA	V _{CC} = MAX, V _{IN} = 2.7 V
				0.1	mA	V _{CC} = MAX, V _{IN} = 7.0 V
I _{IL}	Input LOW Current			-0.4	mA	V _{CC} = MAX, V _{IN} = 0.4 V
I _{OS}	Short Circuit Current	-20		-100	mA	V _{CC} = MAX
I _{CC}	Power Supply Current Total, Output HIGH Total, Output LOW			1.6	mA	V _{CC} = MAX
				2.8		


AC CHARACTERISTICS: T_A = 25°C

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
t _{PLH}	Turn Off Delay, Input to Output		12	20	ns	V _{CC} = 5.0 V
t _{PHL}	Turn On Delay, Input to Output		12.5	20	ns	C _L = 15 pF

4



SN54LS54 SN74LS54



J Suffix — Case 632-07 (Ceramic)
N Suffix — Case 646-05 (Plastic)

3-2-2-3-INPUT AND-OR-INVERT GATE LOW POWER SCHOTTKY

GUARANTEED OPERATING RANGES


SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V _{CC}	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
T _A	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
I _{OH}	Output Current — High	54, 74			-0.4	mA
I _{OL}	Output Current — Low	54 74			4.0 8.0	mA

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS	
		MIN	TYP	MAX			
V _{IH}	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage for All Inputs	
V _{IL}	Input LOW Voltage	54		0.7	V	Guaranteed Input LOW Voltage for All Inputs	
		74		0.8			
V _{IK}	Input Clamp Diode Voltage		-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA	
V _{OH}	Output HIGH Voltage	54	2.5	3.5	V	V _{CC} = MIN, I _{OH} = MAX, V _{IN} = V _{IH} or V _{IL} per Truth Table	
		74	2.7	3.5	V		
V _{OL}	Output LOW Voltage	54, 74		0.25	0.4	V	V _{CC} = V _{CC} MIN, V _{IN} = V _{IL} or V _{IH} per Truth Table
		74		0.35	0.5	V	
I _{IH}	Input HIGH Current			20	μA	V _{CC} = MAX, V _{IN} = 2.7 V	
				0.1	mA	V _{CC} = MAX, V _{IN} = 7.0 V	
I _{IL}	Input LOW Current			-0.4	mA	V _{CC} = MAX, V _{IN} = 0.4 V	
I _{OS}	Short Circuit Current	-20		-100	mA	V _{CC} = MAX	
I _{CC}	Power Supply Current Total, Output HIGH Total, Output LOW			1.6	mA	V _{CC} = MAX	
				2.0			

AC CHARACTERISTICS: T_A = 25°C

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
t _{PLH}	Turn Off Delay, Input to Output		12	20	ns	V _{CC} = 5.0 V C _L = 15 pF
t _{PHL}	Turn On Delay, Input to Output		12.5	20	ns	



J Suffix — Case 632-07 (Ceramic)
N Suffix — Case 646-05 (Plastic)

SN54LS55 SN74LS55

**2-WIDE 4-INPUT
AND - OR - INVERT GATE**
LOW POWER SCHOTTKY

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V _{CC}	Supply Voltage	54	4.5	5.0	5.5	V
		74	4.75	5.0	5.25	
T _A	Operating Ambient Temperature Range	54	-55	25	125	°C
		74	0	25	70	
I _{OH}	Output Current — High	54, 74			-0.4	mA
I _{OL}	Output Current — Low	54			4.0	mA
		74			8.0	

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
V _{IH}	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage for All Inputs
V _{IL}	Input LOW Voltage	54		0.7	V	Guaranteed Input LOW Voltage for All Inputs
		74		0.8		
V _{IK}	Input Clamp Diode Voltage		-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA
V _{OH}	Output HIGH Voltage	54	2.5	3.5	V	V _{CC} = MIN, I _{OH} = MAX, V _{IN} = V _{IH} or V _{IL} per Truth Table
		74	2.7	3.5	V	
V _{OL}	Output LOW Voltage	54, 74	0.25	0.4	V	I _{OL} = 4.0 mA I _{OL} = 8.0 mA V _{CC} = V _{CC} MIN, V _{IN} = V _{IL} or V _{IH} per Truth Table
		74		0.35	0.5	
I _{IH}	Input HIGH Current			20	μA	V _{CC} = MAX, V _{IN} = 2.7 V
I _{IL}	Input LOW Current			0.1	mA	V _{CC} = MAX, V _{IN} = 7.0 V
I _{IL}	Input LOW Current			-0.4	mA	V _{CC} = MAX, V _{IN} = 0.4 V
I _{OS}	Short Circuit Current	-20		-100	mA	V _{CC} = MAX
I _{CC}	Power Supply Current Total, Output HIGH Total, Output LOW			0.8	mA	V _{CC} = MAX
				1.3		

AC CHARACTERISTICS: T_A = 25°C


SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
t _{PLH}	Turn Off Delay, Input to Output		12	20	ns	V _{CC} = 5.0 V
t _{PHL}	Turn On Delay, Input to Output		12.5	20	ns	C _L = 15 pF

SN54LS73A SN74LS73A

DESCRIPTION — The SN54LS/74LS73A offers individual J, K, clear, and clock inputs. These dual flip-flops are designed so that when the clock goes HIGH, the inputs are enabled and data will be accepted. The logic level of the J and K inputs may be allowed to change when the clock pulse is HIGH and the bistable will perform according to the truth table as long as minimum set-up times are observed. Input data is transferred to the outputs on the negative-going edge of the clock pulse.

DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP LOW POWER SCHOTTKY


LOGIC SYMBOL



V_{CC} = Pin 4
GND = Pin 11

J Suffix — Case 632-07 (Ceramic)
N Suffix — Case 646-05 (Plastic)

LOGIC DIAGRAM (Each Flip-Flop)



DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
V _{IH}	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage for All Inputs
V _{IL}	Input LOW Voltage	54		0.7	V	Guaranteed Input LOW Voltage for All Inputs
		74		0.8		
V _{IK}	Input Clamp Diode Voltage		-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA
V _{OH}	Output HIGH Voltage	54	2.5	3.5	V	V _{CC} = MIN, I _{OH} = MAX, V _{IN} = V _{IH} or V _{IL} per Truth Table
		74	2.7	3.5	V	
V _{OL}	Output LOW Voltage	54,74	0.25	0.4	V	V _{CC} = V _{CC} MIN, V _{IN} = V _{IL} or V _{IH} per Truth Table
		74	0.35	0.5	V	
I _{IH}	Input HIGH Current	J, K		20	μA	V _{CC} = MAX, V _{IN} = 2.7 V
		Clear		60		
		Clock		80		
I _{IL}	Input LOW Current	J, K		0.1	mA	V _{CC} = MAX, V _{IN} = 7.0 V
		Clear		0.3		
		Clock		0.4		
I _{IOS}	Short Circuit Current			-0.4 -0.8	mA	V _{CC} = MAX, V _{IN} = 0.4 V
I _{OS}	Short Circuit Current		-20	-100	mA	V _{CC} = MAX
I _{CC}	Power Supply Current			6.0	mA	V _{CC} = MAX

MODE SELECT – TRUTH TABLE

OPERATING MODE	INPUTS			OUTPUTS	
	\overline{C}_D	J	K	Q	\overline{Q}
Reset (Clear)	L	X	X	L	H
Toggle	H	h	h	\overline{q}	q
Load "0" (Reset)	H	l	h	L	H
Load "1" (Set)	H	h	l	H	L
Hold	H	l	l	q	\overline{q}

H, h = HIGH Voltage Level
 L, l = LOW Voltage Level
 X = Don't Care
 l, h (q) = Lower case letters indicate the state of the referenced input (or output) one set-up time prior to the HIGH to LOW clock transition.

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V _{CC}	Supply Voltage	54	4.5	5.0	5.5	V
		74	4.75	5.0	5.25	
T _A	Operating Ambient Temperature Range	54	-55	25	125	°C
		74	0	25	70	
I _{OH}	Output Current — High	54, 74			-0.4	mA
I _{OL}	Output Current — Low	54			4.0	mA
		74			8.0	



AC CHARACTERISTICS: T_A = 25°C, V_{CC} = 5.0 V


SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
f _{MAX}	Maximum Clock Frequency	30	45		MHz	V _{CC} = 5.0 V C _L = 15 pF
t _{PLH}	Propagation Delay, Clock to Output		15	20	ns	
t _{PHL}			15	20	ns	

AC SETUP REQUIREMENTS: T_A = 25°C

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
t _W	Clock Pulse Width High	20			ns	V _{CC} = 5.0 V
t _W	Set Pulse Width	25			ns	
t _s	Setup Time	20			ns	
t _h	Hold Time	0			ns	

AC WAVEFORMS


Fig. 1 CLOCK TO OUTPUT DELAYS, DATA SET-UP AND HOLD TIMES, CLOCK PULSE WIDTH



*The shaded areas indicate when the input is permitted to change for predictable output performance.

4

Fig. 2 SET AND CLEAR TO OUTPUT DELAYS, SET AND CLEAR PULSE WIDTHS





MOTOROLA


SN54LS74A SN54LS74A

DESCRIPTION - The SN54LS/74LS74A dual edge-triggered flip-flop utilizes Schottky TTL circuitry to produce high speed D-type flip-flops. Each flip-flop has individual clear and set inputs, and also complementary Q and \bar{Q} outputs.

Information at input D is transferred to the Q output on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level of the clock pulse and is not directly related to the transition time of the positive-going pulse. When the clock input is at either the HIGH or the LOW level, the D input signal has no effect.

**DUAL D-TYPE POSITIVE
EDGE-TRIGGERED FLIP-FLOP**
LOW POWER SCHOTTKY


LOGIC SYMBOL



V_{CC} = Pin 14
GND = Pin 7

J Suffix — Case 632-07 (Ceramic)
N Suffix — Case 646-05 (Plastic)

LOGIC DIAGRAM (EACH FLIP-FLOP)



4

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
V _{IH}	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage for All Inputs
V _{IL}	Input LOW Voltage	54		0.7	V	Guaranteed Input LOW Voltage for All Inputs
		74		0.8		
V _{IK}	Input Clamp Diode Voltage		-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA
V _{OH}	Output HIGH Voltage	54	2.5	3.5	V	V _{CC} = MIN, I _{OH} = MAX, V _{IN} = V _{IH} or V _{IL} per Truth Table
		74	2.7	3.5	V	
V _{OL}	Output LOW Voltage	54,74	0.25	0.4	V	I _{OL} = 4.0 mA
		74	0.35	0.5	V	I _{OL} = 8.0 mA
I _{IH}	Input High Current Data, Clock Set, Clear			20 40	μA	V _{CC} = MAX, V _{IN} = 2.7 V
	Data, Clock Set, Clear			0.1 0.2	mA	V _{CC} = MAX, V _{IN} = 7.0 V
I _{IL}	Input LOW Current Data, Clock Set, Clear			-0.4 -0.8	mA	V _{CC} = MAX, V _{IN} = 0.4 V
I _{OS}	Output Short Circuit Current	-20		-100	mA	V _{CC} = MAX
I _{CC}	Power Supply Current			8.0	mA	V _{CC} = MAX

MODE SELECT — TRUTH TABLE

OPERATING MODE	INPUTS			OUTPUTS	
	\overline{S}_D	\overline{C}_D	D	Q	\overline{Q}
Set	L	H	X	H	L
Reset (Clear)	H	L	X	L	H
*Undetermined	L	L	X	H	H
Load "1" (Set)	H	H	h	H	L
Load "0" (Reset)	H	H	l	L	H

*Both outputs will be HIGH while both \overline{S}_D and \overline{C}_D are LOW, but the output states are unpredictable if \overline{S}_D and \overline{C}_D go HIGH simultaneously.

H, h = HIGH Voltage Level

L, l = LOW Voltage Level

X = Don't Care

l, h (q) = Lower case letters indicate the state of the referenced input (or output) one set-up time prior to the LOW to HIGH clock transition.

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V _{CC}	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
T _A	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
I _{OH}	Output Current — High	54, 74			-0.4	mA
I _{OL}	Output Current — Low	54 74			4.0 8.0	mA

AC CHARACTERISTICS: T_A = 25°C, V_{CC} = 5.0 V


SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS	
		MIN	TYP	MAX			
f _{MAX}	Maximum Clock Frequency	25	33		MHz	Fig. 1	V _{CC} = 5.0 V, C _L = 15 pF
t _{PLH}	Clock, Clear, Set to Output	13	25		ns	Fig. 1	
t _{PHL}			25	40		ns	

AC SETUP REQUIREMENTS: T_A = 25°C, V_{CC} = 5.0 V

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS	
		MIN	TYP	MAX			
t _{W(H)}	Clock	25			ns	Fig. 1	V _{CC} = 5.0 V
t _{W(L)}	Clear, Set	25			ns	Fig. 2	
t _s	Data Setup Time — HIGH LOW	20			ns	Fig. 1	
		20			ns		
t _h	Hold Time	5.0			ns	Fig. 1	


AC WAVEFORMS

Fig. 1 CLOCK TO OUTPUT DELAYS, DATA SET-UP AND HOLD TIMES, CLOCK PULSE WIDTH



*The shaded areas indicate when the input is permitted to change for predictable output performance

Fig. 2 SET AND CLEAR TO OUTPUT DELAYS, SET AND CLEAR PULSE WIDTHS





SN54LS/74LS75 SN54LS/74LS77

DESCRIPTION — The TTL/MSI SN54LS/74LS75 and SN54LS/74LS77 are latches used as temporary storage for binary information between processing units and input/output or indicator units. Information present at a data (D) input is transferred to the Q output when the Enable is HIGH and the Q output will follow the data input as long as the Enable remains HIGH. When the Enable goes LOW, the information (that was present at the data input at the time the transition occurred) is retained at the Q output until the Enable is permitted to go HIGH.

The SN54LS/74LS75 features complementary Q and \bar{Q} output from a 4-bit latch and is available in the 16-pin packages. For higher component density applications the SN54LS/74LS77 4-bit latch is available in the 14-pin package with \bar{Q} outputs omitted.

4-BIT D LATCH

LOW POWER SCHOTTKY

PIN NAMES

D ₁ ...D ₄	Data Inputs
E ₀₋₁	Enable Input Latches 0, 1
E ₂₋₃	Enable Input Latches 2, 3
Q ₁ ...Q ₄	Latch Outputs (Note b)
Q ₁ ...Q ₄	Complimentary Latch Outputs (Note b)

LOADING (Note a)

	HIGH	LOW
D ₁ ...D ₄	0.5 U.L.	0.25 U.L.
E ₀₋₁	2.0 U.L.	1.0 U.L.
E ₂₋₃	2.0 U.L.	1.0 U.L.
Q ₁ ...Q ₄	10 U.L.	5(2.5) U.L.
Q ₁ ...Q ₄	10 U.L.	5(2.5) U.L.

Notes:

- a. 1 Unit Load (U.L.) = 40 μ A HIGH
- b. The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.

TRUTH TABLE

(Each latch)


t _n	t _{n+1}
D	Q
H	H
L	L

NOTES:

- t_n = bit time before enable negative-going transition
- t_{n+1} = bit time after enable negative-going transition


LOGIC SYMBOLS

SN54LS/74LS75



V_{CC} = Pin 5
GND = Pin 12


SN54LS/74LS77



V_{CC} = Pin 4
GND = Pin 11
NC = Pin 7, 10


CONNECTION DIAGRAMS DIP (TOP VIEW)

SN54LS/74LS75



J Suffix — Case 620-08 (Ceramic) J Suffix — Case 632-07 (Ceramic)
N Suffix — Case 648-05 (Plastic) N Suffix — Case 646-05 (Plastic)

SN54LS/74LS77



DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER		LIMITS			UNITS	TEST CONDITIONS
			MIN	TYP	MAX		
V _{IH}	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage for All Inputs
V _{IL}	Input LOW Voltage	54			0.7	V	Guaranteed Input LOW Voltage for All Inputs
		74			0.8		
V _{IK}	Input Clamp Diode Voltage			-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA
V _{OH}	Output HIGH Voltage	54	2.5	3.5		V	V _{CC} = MIN, I _{OH} = MAX, V _{IN} = V _{IH} or V _{IL} per Truth Table
		74	2.7	3.5		V	
V _{OL}	Output LOW Voltage	54,74		0.25	0.4	V	I _{OL} = 4.0 mA
		74		0.35	0.5	V	I _{OL} = 8.0 mA
I _{IH}	Input HIGH Current	D Input			20	μA	V _{CC} = MAX, V _{IN} = 2.7 V
		E Input			80		
I _{IL}	Input LOW Current	D Input			0.1	mA	V _{CC} = MAX, V _{IN} = 7.0 V
		E Input			0.4		
I _{OS}	Short Circuit Current		-20		-100	mA	V _{CC} = MAX
I _{CC}	Power Supply Current				12	mA	V _{CC} = MAX

AC CHARACTERISTICS: T_A = 25°C, V_{CC} = 5.0 V

SYMBOL	PARAMETER		LIMITS			UNITS	TEST CONDITIONS
			MIN	TYP	MAX		
t _{PLH}	Propagation Delay, Data to Q			15	27	ns	V _{CC} = 5.0 V C _L = 15 pF
t _{PHL}				9.0	17		
t _{PLH}	Propagation Delay, Data to \bar{Q}			12	20	ns	
t _{PHL}				7.0	15		
t _{PLH}	Propagation Delay, Enable to Q			15	27	ns	
t _{PHL}				14	25		
t _{PLH}	Propagation Delay, Enable to \bar{Q}			16	30	ns	
t _{PHL}				7.0	15		

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)


SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
V_{IH}	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage for All Inputs
V_{IL}	Input LOW Voltage	54		0.7	V	Guaranteed Input LOW Voltage for All Inputs
		74		0.8		
V_{IK}	Input Clamp Diode Voltage		-0.65	-1.5	V	$V_{CC} = \text{MIN}$, $I_{IN} = -18 \text{ mA}$
V_{OH}	Output HIGH Voltage	54	2.5	3.5	V	$V_{CC} = \text{MIN}$, $I_{OH} = \text{MAX}$, $V_{IN} = V_{IH}$ or V_{IL} per Truth Table
		74	2.7	3.5	V	
V_{OL}	Output LOW Voltage	54,74	0.25	0.4	V	$I_{OL} = 4.0 \text{ mA}$ $V_{CC} = V_{CC} \text{ MIN}$, $V_{IN} = V_{IL}$ or V_{IH} per Truth Table
		74	0.35	0.5	V	
I_{IH}	Input HIGH Current	D Input		20	μA	$V_{CC} = \text{MAX}$, $V_{IN} = 2.7 \text{ V}$
		E Input		80		
		D Input		0.1	mA	$V_{CC} = \text{MAX}$, $V_{IN} = 7.0 \text{ V}$
		E Input		0.4		
I_{IL}	Input LOW Current	D Input		-0.4	mA	$V_{CC} = \text{MAX}$, $V_{IN} = 0.4 \text{ V}$
		E Input		-1.6		
I_{OS}	Short Circuit Current	-20		-100	mA	$V_{CC} = \text{MAX}$
I_{CC}	Power Supply Current			13	mA	$V_{CC} = \text{MAX}$

4

AC CHARACTERISTICS: $T_A = 25^\circ\text{C}$, $V_{CC} = 5.0 \text{ V}$

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
t_{PLH}	Propagation Delay, Data to Q		11	19	ns	$V_{CC} = 5.0 \text{ V}$ $C_L = 15 \text{ pF}$
t_{PHL}			9.0	17		
t_{PLH}	Propagation Delay, Enable to Q		10	18	ns	
t_{PHL}			10	18		

LOGIC DIAGRAM



GUARANTEED OPERATING RANGES


SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V _{CC}	Supply Voltage	54	4.5	5.0	5.5	V
		74	4.75	5.0	5.25	
T _A	Operating Ambient Temperature Range	54	-55	25	125	°C
		74	0	25	70	
I _{OH}	Output Current — High	54, 74			-0.4	mA
I _{OL}	Output Current — Low	54			4.0	mA
		74			8.0	

AC SETUP REQUIREMENTS: T_A = 25°C, V_{CC} = 5.0 V

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
t _W	Enable Pulse Width High	20			ns	V _{CC} = 5.0 V
t _s	Setup Time	20			ns	
t _h	Hold Time	0			ns	



AC WAVE FORMS



DEFINITION OF TERMS:

SETUP TIME (t_s) — is defined as the minimum time required for the correct logic level to be present at the logic input prior to the clock transition from HIGH-to-LOW in order to be recognized and transferred to the outputs.

HOLD TIME (t_h) — is defined as the minimum time following the clock transition from HIGH-to-LOW that the logic level must be maintained at the input in order to ensure continued recognition. A negative HOLD TIME indicates that the correct logic level may be released prior to the clock transition from HIGH-to-LOW and still be recognized.



SN54LS76A SN74LS76A

DESCRIPTION — The SN54LS/74LS76A offers individual J, K, Clock Pulse, Direct Set and Direct Clear inputs. These dual flip-flops are designed so that when the clock goes HIGH, the inputs are enabled and data will be accepted. The Logic Level of the J and K inputs will perform according to the Truth Table as long as minimum set-up times are observed. Input data is transferred to the outputs on the HIGH-to-LOW clock transitions.

**DUAL JK FLIP-FLOP
WITH SET AND CLEAR**
LOW POWER SCHOTTKY

MODE SELECT — TRUTH TABLE

OPERATING MODE	INPUTS				OUTPUTS	
	$\overline{S_D}$	$\overline{C_D}$	J	K	Q	\overline{Q}
Set	L	H	X	X	H	L
Reset (Clear)	H	L	X	X	L	H
*Undetermined	L	L	X	X	H	H
Toggle	H	H	h	h	\overline{q}	q
Load "0" (Reset)	H	H	l	h	L	H
Load "1" (Set)	H	H	h	l	H	L
Hold	H	H	l	l	q	\overline{q}

*Both outputs will be HIGH while both $\overline{S_D}$ and $\overline{C_D}$ are LOW, but the output states are unpredictable if $\overline{S_D}$ and $\overline{C_D}$ go HIGH simultaneously.


H,h = HIGH Voltage Level

L,l = LOW Voltage Level

X = Immaterial

l,h (q) = Lower case letters indicate the state of the referenced input (or output) one set-up time prior to the HIGH-to-LOW clock transition.


LOGIC SYMBOL



V_{CC} = Pin 5
GND = Pin 13

J Suffix — Case 620-08 (Ceramic)
N Suffix — Case 648-05 (Plastic)

LOGIC DIAGRAM



4

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V _{CC}	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
T _A	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
I _{OH}	Output Current — High	54, 74			-0.4	mA
I _{OL}	Output Current — Low	54 74			4.0 8.0	mA

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER		LIMITS			UNITS	TEST CONDITIONS
			MIN	TYP	MAX		
V _{IH}	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage for All Inputs
V _{IL}	Input LOW Voltage	54			0.7	V	Guaranteed Input LOW Voltage for All Inputs
		74			0.8		
V _{IK}	Input Clamp Diode Voltage			-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA
V _{OH}	Output HIGH Voltage	54	2.5	3.5		V	V _{CC} = MIN, I _{OH} = MAX, V _{IN} = V _{IH} or V _{IL} per Truth Table
		74	2.7	3.5		V	
V _{OL}	Output LOW Voltage	54,74		0.25	0.4	V	I _{OL} = 4.0 mA I _{OL} = 8.0 mA V _{CC} = V _{CC} MIN, V _{IN} = V _{IL} or V _{IH} per Truth Table
		74		0.35	0.5	V	
I _{IH}	Input HIGH Current	J, K Clear Clock			20 60 80	μA	V _{CC} = MAX, V _{IN} = 2.7 V
		J, K Clear Clock			0.1 0.3 0.4	mA	V _{CC} = MAX, V _{IN} = 7.0 V
I _{IL}	Input LOW Current	J, K Clear, Clock			-0.4 -0.8	mA	V _{CC} = MAX, V _{IN} = 0.4 V
I _{OS}	Short Circuit Current		-20		-100	mA	V _{CC} = MAX
I _{CC}	Power Supply Current				6.0	mA	V _{CC} = MAX

AC CHARACTERISTICS: T_A = 25°C, V_{CC} = 5.0 V

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
f _{MAX}	Maximum Clock Frequency	30	45		MHz	V _{CC} = 5.0 V C _L = 15 pF
t _{PLH}	Clock, Clear, Set to Output		15	20	ns	
t _{PHL}				15	20	

AC SETUP REQUIREMENTS: T_A = 25°C, V_{CC} = 5.0 V

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
t _W	Clock Pulse Width High	20			ns	V _{CC} = 5.0 V
t _W	Clear Set Pulse Width	25			ns	
t _s	Setup Time	20			ns	
t _h	Hold Time	0			ns	

SN54LS78A SN74LS78A

DUAL JK FLIP-FLOP

LOW POWER SCHOTTKY

DESCRIPTION — The SN54LS/74LS78A offers individual J, K, and Direct Set inputs as well as common Clock Pulse and Common Direct Clear Inputs. These dual Flip-Flops are designed so that when the clock goes HIGH, the inputs are enabled and data will be accepted. The Logic Level of the J and K inputs may be allowed to change when the clock level is HIGH and the bistable will perform according to the Truth Table as long as minimum setup times are observed. Input data is transferred to the outputs on the HIGH-to-LOW Clock Transition.

J Suffix — Case 632-07 (Ceramic)
N Suffix — Case 646-05 (Plastic)


MODE SELECT — TRUTH TABLE

OPERATING MODE	INPUTS				OUTPUTS	
	\overline{S}_D	\overline{C}_D	J	K	Q	\overline{Q}
Set	L	H	X	X	H	L
Reset (Clear)	H	L	X	X	L	H
*Undetermined	L	L	X	X	H	H
Toggle	H	H	h	h	\overline{q}	q
Load "0" (Reset)	H	H	l	h	L	H
Load "1" (Set)	H	H	h	l	H	L
Hold	H	H	l	l	q	\overline{q}

*Both outputs will be HIGH while both \overline{S}_D and \overline{C}_D are LOW, but the output states are unpredictable if \overline{S}_D and \overline{C}_D go HIGH simultaneously.

- H, h = HIGH Voltage Level
- L, l = LOW Voltage Level
- X = Immaterial
- l, h (q) = Lower case letters indicate the state of the referenced input (or output) one set-up time prior to the HIGH-to-LOW clock transition.

LOGIC SYMBOL



GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
VCC	Supply Voltage	54	4.5	5.0	5.5	V
		74	4.75	5.0	5.25	
T _A	Operating Ambient Temperature Range	54	-55	25	125	°C
		74	0	25	70	
I _{OH}	Output Current — High	54, 74			-0.4	mA
I _{OL}	Output Current — Low	54			4.0	mA
		74			8.0	

4

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
V _{IH}	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage for All Inputs
V _{IL}	Input LOW Voltage	54		0.7	V	Guaranteed Input LOW Voltage for All Inputs
		74		0.8		
V _{IK}	Input Clamp Diode Voltage		-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA
V _{OH}	Output HIGH Voltage	54	2.5	3.5	V	V _{CC} = MIN, I _{OH} = MAX, V _{IN} = V _{IH} or V _{IL} per Truth Table
		74	2.7	3.5	V	
V _{OL}	Output LOW Voltage	54,74	0.25	0.4	V	I _{OL} = 4.0 mA
		74	0.35	0.5	V	I _{OL} = 8.0 mA
I _{IH}	Input HIGH Current J, K Clear Set Clock			20 120 60 160	μA	V _{CC} = MAX, V _{IN} = 2.7 V
	J, K Clear Set Clock			0.1 0.6 0.3 0.8	mA	V _{CC} = MAX, V _{IN} = 7.0 V
I _{IL}	Input LOW Current J, K Set Clock, Clear			-0.4 -0.8 -1.6	mA	V _{CC} = MAX, V _{IN} = 0.4 V
I _{OS}	Output Short Circuit Current	-20		-100	mA	V _{CC} = MAX, V _{OUT} = 0 V
I _{CC}	Power Supply Current		4.0	6.0	mA	V _{CC} = MAX, V _{CP} = 0 V

AC CHARACTERISTICS: T_A = 25°C, V_{CC} = 5.0 V

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
f _{MAX}	Maximum Clock Frequency	30	45		MHz	V _{CC} = 5.0 V C _L = 15 pF
t _{PLH}	Clear, Clock, Set to Output		15	20	ns	
t _{PHL}			15	20	ns	

AC SETUP REQUIREMENTS: T_A = 25°C, V_{CC} = 5.0 V

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
t _W	Clock Pulse Width High	20			ns	V _{CC} = 5.0 V
t _W	Clear Set Pulse Width	25			ns	
t _s	Setup Time	20			ns	
t _h	Hold Time	0			ns	

SN54LS83A SN74LS83A

DESCRIPTION — The SN54LS/74LS83A is a high-speed 4-Bit Binary Full Adder with internal carry lookahead. It accepts two 4-bit binary words (A_1 — A_4 , B_1 — B_4) and a Carry Input (C_0). It generates the binary Sum outputs Σ_1 — Σ_4 and the Carry Output (C_4) from the most significant bit. The LS83A operates with either active HIGH or active LOW operands (positive or negative logic). The SN54LS/74LS283 is recommended for new designs since it is identical in function with this device and features standard corner power pins.

4-BIT BINARY FULL ADDER WITH FAST CARRY

LOW POWER SCHOTTKY

PIN NAMES

A_1 — A_4 Operand A Inputs
 B_1 — B_4 Operand B Inputs
 C_0 Carry Input
 Σ_1 — Σ_4 Sum Outputs (Note b)
 C_4 Carry Output (Note b)


LOADING (Note a)

	HIGH	LOW
A_1 — A_4	1.0 U.L.	0.5 U.L.
B_1 — B_4	1.0 U.L.	0.5 U.L.
C_0	0.5 U.L.	0.25 U.L.
Σ_1 — Σ_4	10 U.L.	5(2.5) U.L.
C_4	10 U.L.	5(2.5) U.L.


NOTES:

- 1 TTL Unit Load (U.L.) = $40 \mu\text{A}$ HIGH/1.6 mA LOW.
- The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for commercial (74) Temperature Ranges.

LOGIC SYMBOL




CONNECTION DIAGRAM DIP (TOP VIEW)



J Suffix — Case 620-08 (Ceramic)
 N Suffix — Case 648-05 (Plastic)

NOTE.
 The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package



4

FUNCTIONAL DESCRIPTION — The LS83A adds two 4-bit binary words (A plus B) plus the incoming carry. The binary sum appears on the sum outputs (Σ_1 — Σ_4) and outgoing carry (C_4) outputs.

$$C_0 + (A_1+B_1)+2(A_2+B_2)+4(A_3+B_3)+8(A_4+B_4) = \Sigma_1+2\Sigma_2+4\Sigma_3+8\Sigma_4+16C_4$$

Where: (+) = plus

Due to the symmetry of the binary add function the LS83A can be used with either all inputs and outputs active HIGH (positive logic) or with all inputs and outputs active LOW (negative logic). Note that with active HIGH Inputs, Carry Input can not be left open, but must be held LOW when no carry in is intended.

Example:

	C ₀	A ₁	A ₂	A ₃	A ₄	B ₁	B ₂	B ₃	B ₄	Σ_1	Σ_2	Σ_3	Σ_4	C ₄	
Logic Levels	L	L	H	L	H	H	L	L	H	H	H	L	L	H	
Active HIGH	0	0	1	0	1	1	0	0	1	1	1	0	0	1	(10+9 = 19)
Active LOW	1	1	0	1	0	0	1	1	0	0	0	1	1	0	(carry+5+6 = 12)

Interchanging inputs of equal weight does not affect the operation, thus C₀, A₁, B₁, can be arbitrarily assigned to pins 10, 11, 13, etc.



FUNCTIONAL TRUTH TABLE

C(n-1)	A _n	B _n	Σ_n	C _n
L	L	L	L	L
L	L	H	H	L
L	H	L	H	L
L	H	H	L	H
H	L	L	H	L
H	L	H	L	H
H	H	L	L	H
H	H	H	H	H

C₁ — C₃ are generated internally
 C₀ — is an external input
 C₄ — is an output generated internally

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V _{CC}	Supply Voltage	54	4.5	5.0	5.5	V
		74	4.75	5.0	5.25	
T _A	Operating Ambient Temperature Range	54	-55	25	125	°C
		74	0	25	70	
I _{OH}	Output Current — High	54, 74			-0.4	mA
I _{OL}	Output Current — Low	54			4.0	mA
		74			8.0	

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS	
		MIN	TYP	MAX			
V _{IH}	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage for All Inputs	
V _{IL}	Input LOW Voltage	54		0.7	V	Guaranteed Input LOW Voltage for All Inputs	
		74		0.8			
V _{IK}	Input Clamp Diode Voltage		-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA	
V _{OH}	Output HIGH Voltage	54	2.5	3.5	V	V _{CC} = MIN, I _{OH} = MAX, V _{IN} = V _{IH} or V _{IL} per Truth Table	
		74	2.7	3.5	V		
V _{OL}	Output LOW Voltage	54,74		0.25	0.4	V	I _{OL} = 4.0 mA I _{OL} = 8.0 mA V _{CC} = V _{CC} MIN, V _{IN} = V _{IL} or V _{IH} per Truth Table
		74		0.35	0.5	V	
I _{IH}	Input HIGH Current C _O A or B			20 40	μA	V _{CC} = MAX, V _{IN} = 2.7 V	
	C _O A or B			0.1 0.2	mA	V _{CC} = MAX, V _{IN} = 7.0 V	
I _{IL}	Input LOW Current C _O A or B			-0.4 -0.8	mA	V _{CC} = MAX, V _{IN} = 0.4 V	
I _{OS}	Output Short Circuit Current	-20		-100	mA	V _{CC} = MAX	
I _{CC}	Power Supply Current All Inputs Grounded All Inputs at 4.5 V, Except B All Inputs at 4.5 V			39 34 34	mA	V _{CC} = MAX	

AC CHARACTERISTICS: T_A = 25°C

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
t _{PLH} t _{PHL}	Propagation Delay, C _O Input to any Σ Output		16 15	24 24	ns	V _{CC} = 5.0 V C _L = 15 pF Figures 1 and 2
t _{PLH} t _{PHL}	Propagation Delay, Any A or B Input to Σ Outputs		15 15	24 24	ns	
t _{PLH} t _{PHL}	Propagation Delay, C _O Input to C ₄ Output		11 15	17 22	ns	
t _{PLH} t _{PHL}	Propagation Delay, Any A or B Input to C ₄ Output		11 12	17 17	ns	

AC WAVEFORMS




Fig. 1




Fig. 2

4



SN54LS85 SN74LS85

DESCRIPTION — The SN54LS/74LS85 is a 4-Bit Magnitude Comparator which compares two 4-bit words (A, B), each word having four Parallel Inputs (A_0 - A_3 , B_0 - B_3); A_3 , B_3 being the most significant inputs. Operation is not restricted to binary codes, the device will work with any monotonic code. Three Outputs are provided: "A greater than B" ($O_{A > B}$), "A less than B" ($O_{A < B}$), "A equal to B" ($O_{A = B}$). Three Expander Inputs, $I_{A > B}$, $I_{A < B}$, $I_{A = B}$, allow cascading without external gates. For proper compare operation, the Expander Inputs to the least significant position must be connected as follows: $I_{A < B} = I_{A > B} = L$, $I_{A = B} = H$. For serial (ripple) expansion, the $O_{A > B}$, $O_{A < B}$ and $O_{A = B}$ Outputs are connected respectively to the $I_{A > B}$, $I_{A < B}$, and $I_{A = B}$ inputs of the next most significant comparator, as shown in Figure 1. Refer to Applications section of data sheet for high speed method of comparing large words.

The Truth Table on the following page describes the operation of the SN54LS/74LS85 under all possible logic conditions. The upper 11 lines describe the normal operation under all conditions that will occur in a single device or in a series expansion scheme. The lower five lines describe the operation under abnormal conditions on the cascading inputs. These conditions occur when the parallel expansion technique is used.

- EASILY EXPANDABLE
- BINARY OR BCD COMPARISON
- $O_{A > B}$, $O_{A < B}$, AND $O_{A = B}$ OUTPUTS AVAILABLE

PIN NAMES

A_0 - A_3 , B_0 - B_3	Parallel Inputs
$I_{A = B}$	A = B Expander Inputs
$I_{A < B}$, $I_{A > B}$	A < B, A > B, Expander Inputs
$O_{A > B}$	A Greater Than B Output (Note b)
$O_{A < B}$	B Greater Than A Output (Note b)
$O_{A = B}$	A Equal to B Output (Note b)

Notes:

- a. 1 TTL Unit Load (U.L.) = 40 μ A HIGH/1.6 mA LOW
- b. The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.


LOADING (Note a)

	HIGH	LOW
$I_{A > B}$	1.5 U.L.	0.75 U.L.
$I_{A < B}$	1.5 U.L.	0.75 U.L.
$I_{A = B}$	0.5 U.L.	0.25 U.L.
$O_{A > B}$	10 U.L.	5 (2.5) U.L.
$O_{A < B}$	10 U.L.	5 (2.5) U.L.
$O_{A = B}$	10 U.L.	5 (2.5) U.L.

4-BIT MAGNITUDE COMPARATOR


LOW POWER SCHOTTKY

LOGIC SYMBOL




V_{CC} = Pin 16
GND = Pin 8

**CONNECTION DIAGRAM
DIP (TOP VIEW)**



J Suffix — Case 620-08 (Ceramic)
N Suffix — Case 648-05 (Plastic)

NOTE:
The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.



TRUTH TABLE


COMPARING INPUTS				CASCADING INPUTS			OUTPUTS		
A ₃ B ₃	A ₂ B ₂	A ₁ B ₁	A ₀ B ₀	I _A >B	I _A <B	I _A =B	O _A >B	O _A <B	O _A =B
A ₃ >B ₃	X	X	X	X	X	X	H	L	L
A ₃ <B ₃	X	X	X	X	X	X	L	H	L
A ₃ =B ₃	A ₂ >B ₂	X	X	X	X	X	H	L	L
A ₃ =B ₃	A ₂ <B ₂	X	X	X	X	X	L	H	L
A ₃ =B ₃	A ₂ =B ₂	A ₁ >B ₁	X	X	X	X	H	L	L
A ₃ =B ₃	A ₂ =B ₂	A ₁ <B ₁	X	X	X	X	L	H	L
A ₃ =B ₃	A ₂ =B ₂	A ₁ =B ₁	A ₀ >B ₀	X	X	X	H	L	L
A ₃ =B ₃	A ₂ =B ₂	A ₁ =B ₁	A ₀ <B ₀	X	X	X	L	H	L
A ₃ =B ₃	A ₂ =B ₂	A ₁ =B ₁	A ₀ =B ₀	H	L	L	H	L	L
A ₃ =B ₃	A ₂ =B ₂	A ₁ =B ₁	A ₀ =B ₀	L	H	L	L	H	L
A ₃ =B ₃	A ₂ =B ₂	A ₁ =B ₁	A ₀ =B ₀	X	X	H	L	L	H
A ₃ =B ₃	A ₂ =B ₂	A ₁ =B ₁	A ₀ =B ₀	H	H	L	L	L	L
A ₃ =B ₃	A ₂ =B ₂	A ₁ =B ₁	A ₀ =B ₀	L	L	L	H	H	L

H = HIGH Level
L = LOW Level
X = IMMATERIAL

4

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V _{CC}	Supply Voltage	54	4.5	5.0	5.5	V
		74	4.75	5.0	5.25	
T _A	Operating Ambient Temperature Range	54	-55	25	125	°C
		74	0	25	70	
I _{OH}	Output Current — High	54, 74			-0.4	mA
I _{OL}	Output Current — Low	54			4.0	mA
		74			8.0	



L = LOW Level
H = HIGH Level

Fig. 1. COMPARING TWO n-BIT WORDS


APPLICATIONS

Figure 2 shows a high speed method of comparing two 24-bit words with only two levels of device delay. With the technique shown in Figure 1, six levels of device delay result when comparing two 24-bit words. The parallel technique can be expanded to any number of bits, see Table 1.

TABLE I

WORD LENGTH	NUMBER OF PKGS.
1-4 Bits	1
5-24 Bits	2 - 6
25-120 Bits	8 - 31

NOTE:
The SN54LS/74LS85 can be used as a 5-bit comparator only when the outputs are used to drive the A₀-A₃ and B₀-B₃ inputs of another SN54LS/74LS85 as shown in Figure 2 in positions #1, 2, 3, and 4



MSB = Most Significant Bit
LSB = Least Significant Bit
L = LOW Level
H = HIGH Level
NC = No Connection

Fig. 2. COMPARISON OF TWO 24-BIT WORDS



DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER		LIMITS			UNITS	TEST CONDITIONS
			MIN	TYP	MAX		
V _{IH}	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage for All Inputs
V _{IL}	Input LOW Voltage	54			0.7	V	Guaranteed Input LOW Voltage for All Inputs
		74			0.8		
V _{IK}	Input Clamp Diode Voltage			-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA
V _{OH}	Output HIGH Voltage	54	2.5	3.5		V	V _{CC} = MIN, I _{OH} = MAX, V _{IN} = V _{IH} or V _{IL} per Truth Table
		74	2.7	3.5		V	
V _{OL}	Output LOW Voltage	54,74		0.25	0.4	V	I _{OL} = 4.0 mA V _{CC} = V _{CC} MIN, V _{IN} = V _{IL} or V _{IH} per Truth Table
		74		0.35	0.5	V	
I _{IH}	Input HIGH Current A < B, A > B Other Inputs				20 60	μA	V _{CC} = MAX, V _{IN} = 2.7 V
	A < B, A > B Other Inputs				0.1 0.3	mA	
I _{IL}	Input LOW Current A < B, A > B Other Inputs				-0.4 -1.2	mA	V _{CC} = MAX, V _{IN} = 0.4 V
I _{OS}	Output Short Circuit Current		-20		-100	mA	V _{CC} = MAX
I _{CC}	Power Supply Current				20	mA	V _{CC} = MAX

4

AC CHARACTERISTICS: T_A = 25°C, V_{CC} = 5.0 V

SYMBOL	PARAMETER		LIMITS			UNITS	TEST CONDITIONS
			MIN	TYP	MAX		
t _{PLH} t _{PHL}	Any A or B to A < B, A > B			24 20	36 30	ns	V _{CC} = 5.0 V C _L = 15 pF
t _{PLH} t _{PHL}	Any A or B to A = B			27 23	45 45		
t _{PLH} t _{PHL}	A < B or A = B to A > B			14 11	22 17		
t _{PLH} t _{PHL}	A = B to A = B			13 13	20 26		
t _{PLH} t _{PHL}	A > B or A = B to A < B			14 11	22 17		

AC WAVEFORMS




Fig. 3





Fig. 4



TRUTH TABLE

IN		OUT
A	B	Z
L	L	L
L	H	H
H	L	H
H	H	L

SN54LS86
SN74LS86

QUAD 2-INPUT
EXCLUSIVE OR GATE
LOW POWER SCHOTTKY

J Suffix — Case 632-07 (Ceramic)
N Suffix — Case 646-05 (Plastic)

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V _{CC}	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
T _A	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
I _{OH}	Output Current — High	54, 74			-0.4	mA
I _{OL}	Output Current — Low	54 74			4.0 8.0	mA

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
V _{IH}	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage for All Inputs
V _{IL}	Input LOW Voltage	54		0.7	V	Guaranteed Input LOW Voltage for All Inputs
		74		0.8		
V _{IK}	Input Clamp Diode Voltage		-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA
V _{OH}	Output HIGH Voltage	54	2.5	3.5	V	V _{CC} = MIN, I _{OH} = MAX, V _{IN} = V _{IH} or V _{IL} per Truth Table
		74	2.7	3.5	V	
V _{OL}	Output LOW Voltage	54, 74	0.25	0.4	V	I _{OL} = 4.0 mA I _{OL} = 8.0 mA V _{CC} = V _{CC} MIN, V _{IN} = V _{IL} or V _{IH} per Truth Table
		74	0.35	0.5	V	
I _{IH}	Input HIGH Current			40	μA	V _{CC} = MAX, V _{IN} = 2.7 V
				0.2	mA	
I _{IL}	Input LOW Current			-0.8	mA	V _{CC} = MAX, V _{IN} = 0.4 V
I _{OS}	Short Circuit Current		-20	-100	mA	V _{CC} = MAX
I _{CC}	Power Supply Current			10	mA	V _{CC} = MAX

AC CHARACTERISTICS: T_A = 25°C

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
t _{PLH}	Propagation Delay, Other Input LOW		12	23	ns	V _{CC} = 5.0 V C _L = 15 pF
t _{PHL}			10	17		
t _{PLH}	Propagation Delay, Other Input HIGH		20	30	ns	
t _{PHL}			13	22		



SN54LS/74LS90
SN54LS/74LS92
SN54LS/74LS93

DESCRIPTION — The SN54LS/74LS90, SN54LS/74LS92 and SN54LS/74LS93 are high-speed 4-bit ripple type counters partitioned into two sections. Each counter has a divide-by-two section and either a divide-by-five (LS90), divide-by-six (LS92) or divide-by-eight (LS93) section which are triggered by a HIGH-to-LOW transition on the clock inputs. Each section can be used separately or tied together (Q to \overline{CP}) to form BCD, bi-quinary, modulo-12, or modulo-16 counters. All of the counters have a 2-input gated Master Reset (Clear), and the LS90 also has a 2-input gated Master Set (Preset 9).

J Suffix — Case 632-07 (Ceramic)
 N Suffix — Case 646-05 (Plastic)

**DECADE COUNTER;
 DIVIDE-BY-TWELVE COUNTER;
 4-BIT BINARY COUNTER**
LOW POWER SCHOTTKY

- **LOW POWER CONSUMPTION . . . TYPICALLY 45 mW**
- **HIGH COUNT RATES . . . TYPICALLY 42 MHz**
- **CHOICE OF COUNTING MODES . . . BCD, BI-QUINARY, DIVIDE-BY-TWELVE, BINARY**
- **INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS**

PIN NAMES

\overline{CP}_0	Clock (Active LOW going edge) Input to ÷2 Section
\overline{CP}_1	Clock (Active LOW going edge) Input to ÷5 Section (LS90), ÷6 Section (LS92)
\overline{CP}_1	Clock (Active LOW going edge) Input to ÷8 Section (LS93)
MR ₁ , MR ₂	Master Reset (Clear) Inputs
MS ₁ , MS ₂	Master Set (Preset-9, LS90) Inputs
Q ₀	Output from ÷2 Section (Notes b & c)
Q ₁ , Q ₂ , Q ₃	Outputs from ÷5 (LS90), ÷6 (LS92), ÷8 (LS93) Sections (Note b)


LOADING (Note a)

	HIGH	LOW
\overline{CP}_0	0.5 U.L.	1.5 U.L.
\overline{CP}_1	0.5 U.L.	2.0 U.L.
\overline{CP}_1	0.5 U.L.	1.0 U.L.
MR ₁ , MR ₂	0.5 U.L.	0.25 U.L.
MS ₁ , MS ₂	0.5 U.L.	0.25 U.L.
Q ₀	10 U.L.	5(2.5) U.L.
Q ₁ , Q ₂ , Q ₃	10 U.L.	5(2.5) U.L.

Notes:


- 1 TTL Unit Load (U.L.) = 40 μ A HIGH/1.6 mA LOW.
- The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for commercial (74) Temperature Ranges.
- The Q₀ Outputs are guaranteed to drive the full fan-out plus the \overline{CP}_1 input of the device.
- To insure proper operation the rise (t_r) and fall time (t_f) of the clock must be less than 100 ns.

LOGIC SYMBOL




V_{CC} = Pin 5
 GND = Pin 10
 NC = Pins 4, 13

LS92




V_{CC} = Pin 5
 GND = Pin 10
 NC = Pins 2, 3, 4, 13

LS93



V_{CC} = Pin 5
 GND = Pin 10
 NC = Pins 4, 6, 7, 13



FUNCTIONAL DESCRIPTION — The LS90, LS92, and LS93 are 4-bit ripple type Decade, Divide-By-Twelve, and Binary Counters respectively. Each device consists of four master/slave flip-flops which are internally connected to provide a divide-by-two section and a divide-by-five (LS90), divide-by-six (LS92), or divide-by-eight (LS93) section. Each section has a separate clock input which initiates state changes of the counter on the HIGH-to-LOW clock transition. State changes of the Q outputs do not occur simultaneously because of internal ripple delays. Therefore, decoded output signals are subject to decoding spikes and should not be used for clocks or strobes. The Q_0 output of each device is designed and specified to drive the rated fan-out plus the \overline{CP}_1 input of the device.

A gated AND asynchronous Master Reset ($MR_1 \bullet MR_2$) is provided on all counters which overrides and clocks and resets (clears) all the flip-flops. A gated AND asynchronous Master Set ($MS_1 \bullet MS_2$) is provided on the LS90 which overrides the clocks and the MR inputs and sets the outputs to nine (HLLH).

Since the output from the divide-by-two section is not internally connected to the succeeding stages, the devices may be operated in various counting modes.

LS90

- A. BCD Decade (8421) Counter — The \overline{CP}_1 input must be externally connected to the Q_0 output. The \overline{CP}_0 input receives the incoming count and a BCD count sequence is produced.
- B. Symmetrical Bi-quinary Divide-By-Ten Counter — The Q_3 output must be externally connected to the \overline{CP}_0 input. The input count is then applied to the \overline{CP}_1 input and a divide-by-ten square wave is obtained at output Q_0 .
- C. Divide-By-Two and Divide-By-Five Counter — No external interconnections are required. The first flip-flop is used as a binary element for the divide-by-two function (\overline{CP}_0 as the input and Q_0 as the output). The \overline{CP}_1 input is used to obtain binary divide-by-five operation at the Q_3 output.

LS92

- A. Modulo 12, Divide-By-Twelve Counter — The \overline{CP}_1 input must be externally connected to the Q_0 output. The \overline{CP}_0 input receives the incoming count and Q_3 produces a symmetrical divide-by-twelve square wave output.
- B. Divide-By-Two and Divide-By-Six Counter — No external interconnections are required. The first flip-flop is used as a binary element for the divide-by-two function. The \overline{CP}_1 input is used to obtain divide-by-three operation at the Q_1 and Q_2 outputs and divide-by-six operation at the Q_3 output.

LS93

- A. 4-Bit Ripple Counter — The output Q_0 must be externally connected to input \overline{CP}_1 . The input count pulses are applied to input \overline{CP}_0 . Simultaneous divisions of 2, 4, 8, and 16 are performed at the Q_0 , Q_1 , Q_2 , and Q_3 outputs as shown in the truth table.
- B. 3-Bit Ripple Counter — The input count pulses are applied to input \overline{CP}_1 . Simultaneous frequency divisions of 2, 4, and 8 are available at the Q_1 , Q_2 , and Q_3 outputs. Independent use of the first flip-flop is available if the reset function coincides with reset of the 3-bit ripple-through counter.

**LS90
MODE SELECTION**

RESET/SET INPUTS				OUTPUTS			
MR ₁	MR ₂	MS ₁	MS ₂	Q ₀	Q ₁	Q ₂	Q ₃
H	H	L	X	L	L	L	L
H	H	X	L	L	L	L	L
X	X	H	H	H	L	L	H
L	X	L	X	Count			
X	L	X	L	Count			
L	X	X	L	Count			
X	L	L	X	Count			

H = HIGH Voltage Level
L = LOW Voltage Level
X = Don't Care

**LS92 AND LS93
MODE SELECTION**

RESET INPUTS		OUTPUTS			
MR ₁	MR ₂	Q ₀	Q ₁	Q ₂	Q ₃
H	H	L	L	L	L
L	H	Count			
H	L	Count			
L	L	Count			

H = HIGH Voltage Level
L = LOW Voltage Level
X = Don't Care

**LS90
BCD COUNT SEQUENCE**

COUNT	OUTPUT			
	Q ₀	Q ₁	Q ₂	Q ₃
0	L	L	L	L
1	H	L	L	L
2	L	H	L	L
3	H	H	L	L
4	L	L	H	L
5	H	L	H	L
6	L	H	H	L
7	H	H	H	L
8	L	L	L	H
9	H	L	L	H

NOTE: Output Q₀ is connected to Input CP₁ for BCD count.

**LS92
TRUTH TABLE**

COUNT	OUTPUT			
	Q ₀	Q ₁	Q ₂	Q ₃
0	L	L	L	L
1	H	L	L	L
2	L	H	L	L
3	H	H	L	L
4	L	L	H	L
5	H	L	H	L
6	L	L	L	H
7	H	L	L	H
8	L	H	L	H
9	H	H	L	H
10	L	L	H	H
11	H	L	H	H

Note: Output Q₀ connected to input CP₁.

**LS93
TRUTH TABLE**

COUNT	OUTPUT			
	Q ₀	Q ₁	Q ₂	Q ₃
0	L	L	L	L
1	H	L	L	L
2	L	H	L	L
3	H	H	L	L
4	L	L	H	L
5	H	L	H	L
6	L	H	H	L
7	H	H	H	L
8	L	L	L	H
9	H	L	L	H
10	L	H	L	H
11	H	H	L	H
12	L	L	H	H
13	H	L	H	H
14	L	H	H	H
15	H	H	H	H

Note: Output Q₀ connected to input CP₁.

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V _{CC}	Supply Voltage	54	4.5	5.0	5.5	V
		74	4.75	5.0	5.25	
T _A	Operating Ambient Temperature Range	54	-55	25	125	°C
		74	0	25	70	
I _{OH}	Output Current — High	54, 74			-0.4	mA
I _{OL}	Output Current — Low	54			4.0	mA
		74			8.0	

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS	
		MIN	TYP	MAX			
V _{IH}	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage for All Inputs	
V _{IL}	Input LOW Voltage	54		0.7	V	Guaranteed Input LOW Voltage for All Inputs	
		74		0.8			
V _{IK}	Input Clamp Diode Voltage		-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA	
V _{OH}	Output HIGH Voltage	54	2.5	3.5	V	V _{CC} = MIN, I _{OH} = MAX, V _{IN} = V _{IH} or V _{IL} per Truth Table	
		74	2.7	3.5	V		
V _{OL}	Output LOW Voltage	54, 74		0.25	0.4	V	I _{OL} = 4.0 mA I _{OL} = 8.0 mA V _{CC} = V _{CC} MIN, V _{IN} = V _{IL} or V _{IH} per Truth Table
		74		0.35	0.5	V	
I _{IH}	Input HIGH Current			20	μA	V _{CC} = MAX, V _{IN} = 2.7 V	
				0.1	mA	V _{CC} = MAX, V _{IN} = 7.0 V	
I _{IL}	Input LOW Current MS, MR CP ₀ CP ₁ (LS90, LS92) CP ₁ (LS93)			-0.4	mA	V _{CC} = MAX, V _{IN} = 0.4 V	
				-2.4			
				-3.2			
				-1.6			
I _{OS}	Short Circuit Current	-20		-100	mA	V _{CC} = MAX	
I _{CC}	Power Supply Current			15	mA	V _{CC} = MAX	

4

AC CHARACTERISTICS: $T_A = 25^\circ\text{C}$, $V_{CC} = 5.0\text{ V}$, $C_L = 15\text{ pF}$

SYMBOL	PARAMETER	LIMITS									UNITS
		LS90			LS92			LS93			
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
f_{MAX}	$\overline{\text{CP}}_0$ Input Clock Frequency	32			32			32			MHz
f_{MAX}	$\overline{\text{CP}}_1$ Input Clock Frequency	16			16			16			MHz
t_{PLH} t_{PHL}	Propagation Delay, $\overline{\text{CP}}_0$ Input to Q_0 Output		10 12	16 18		10 12	16 18		10 12	16 18	ns
t_{PLH} t_{PHL}	$\overline{\text{CP}}_0$ Input to Q_3 Output		32 34	48 50		32 34	48 50		46 46	70 70	ns
t_{PLH} t_{PHL}	$\overline{\text{CP}}_1$ Input to Q_1 Output		10 14	16 21		10 14	16 21		10 14	16 21	ns
t_{PLH} t_{PHL}	$\overline{\text{CP}}_1$ Input to Q_2 Output		21 23	32 35		10 14	16 21		21 23	32 35	ns
t_{PLH} t_{PHL}	$\overline{\text{CP}}_1$ Input to Q_3 Output		21 23	32 35		21 23	32 35		34 34	51 51	ns
t_{PLH}	MS Input to Q_0 and Q_3 Outputs		20	30							ns
t_{PHL}	MS Input to Q_1 and Q_2 Outputs		26	40							ns
t_{PHL}	MR Input to Any Output		26	40		26	40		26	40	ns

AC SETUP REQUIREMENTS: $T_A = 25^\circ\text{C}$, $V_{CC} = 5.0\text{ V}$

SYMBOL	PARAMETER	LIMITS						UNITS
		LS90		LS92		LS93		
		MIN	MAX	MIN	MAX	MIN	MAX	
t_W	$\overline{\text{CP}}_0$ Pulse Width	15		15		15		ns
t_W	$\overline{\text{CP}}_1$ Pulse Width	30		30		30		ns
t_W	MS Pulse Width	15						ns
t_W	MR Pulse Width	15		15		15		ns
t_{rec}	Recovery Time MR to $\overline{\text{CP}}$	25		25		25		ns

RECOVERY TIME (t_{rec}) is defined as the minimum time required between the end of the reset pulse and the clock transition from HIGH-to-LOW in order to recognize and transfer HIGH data to the Q outputs.

AC WAVE FORMS




Fig. 1

*The number of Clock Pulses required between the t_{PHL} and t_{PLH} measurements can be determined from the appropriate Truth Tables.




Fig. 2




Fig. 3





SN54LS91 SN74LS91

DESCRIPTION — The SN54LS/74LS91 is an 8-Bit Serial-In/Serial Out Shift Register. This device features eight R-S master-slave flip-flops, input gating and a clock driver. By gating single-rail data and input control thru inputs A, B, and an internal inverter, complementary outputs to the first bit of the shift register are formed. An inverting clock driver provides the drive for the internal common clock line. The clock pulse inverter driver causes this circuitry to shift information one-bit on the positive edge of the input clock pulse.


8-BIT SHIFT REGISTERS

LOW POWER SCHOTTKY

FUNCTION TABLE


INPUTS AT t_n		OUTPUTS AT t_{n+8}	
A	B	Q_H	\bar{Q}_H
H	H	H	L
L	X	L	H
X	L	L	H

H = HIGH, L = LOW
 X = Irrelevant
 t_n = Reference bit time
 t_{n+8} = Bit time after 8
 LOW to High Clock
 transition



J Suffix — Case 632-07 (Ceramic)
 N Suffix — Case 646-05 (Plastic)

FUNCTIONAL BLOCK DIAGRAM



GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
VCC	Supply Voltage	54	4.5	5.0	5.5	V
		74	4.75	5.0	5.25	
TA	Operating Ambient Temperature Range	54	-55	25	125	°C
		74	0	25	70	
IOH	Output Current — High	54, 74			-0.4	mA
IOL	Output Current — Low	54			4.0	mA
		74			8.0	

4

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS	
		MIN	TYP	MAX			
V_{IH}	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage for All Inputs	
V_{IL}	Input LOW Voltage	54		0.7	V	Guaranteed Input LOW Voltage for All Inputs	
		74		0.8			
V_{IK}	Input Clamp Diode Voltage		-0.65	-1.5	V	$V_{CC} = \text{MIN}$, $I_{IN} = -18 \text{ mA}$	
V_{OH}	Output HIGH Voltage	54	2.5	3.5	V	$V_{CC} = \text{MIN}$, $I_{OH} = \text{MAX}$, $V_{IN} = V_{IH}$ or V_{IL} per Truth Table	
		74	2.7	3.5	v		
V_{OL}	Output LOW Voltage	54,74		0.25	0.4	V	$I_{OL} = 4.0 \text{ mA}$ $V_{CC} = V_{CC} \text{ MIN}$, $V_{IN} = V_{IL}$ or V_{IH} per Truth Table
		74		0.35	0.5	V	
I_{IH}	Input HIGH Current			20	μA	$V_{CC} = \text{MAX}$, $V_{IN} = 2.7 \text{ V}$	
				0.1	mA	$V_{CC} = \text{MAX}$, $V_{IN} = 7.0 \text{ V}$	
I_{IL}	Input LOW Current			-0.4	mA	$V_{CC} = \text{MAX}$, $V_{IN} = 0.4 \text{ V}$	
I_{OS}	Short Circuit Current	-20		-100	mA	$V_{CC} = \text{MAX}$	
I_{CC}	Power Supply Current			20	mA	$V_{CC} = \text{MAX}$	

AC CHARACTERISTICS: $T_A = 25^\circ\text{C}$, $V_{CC} = 5.0 \text{ V}$

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
f_{MAX}	Maximum Clock Frequency	10	18		MHz	$V_{CC} = 5.0 \text{ V}$ $C_L = 15 \text{ pF}$
t_{PLH}	Propagation Delay LOW to HIGH		24	40	ns	
t_{PHL}	Propagation Delay HIGH to LOW		27	40	ns	

AC SETUP REQUIREMENTS: $T_A = 25^\circ\text{C}$, $V_{CC} = 5.0 \text{ V}$

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
t_W	Clock Pulse Width Low	25			ns	$V_{CC} = 5.0 \text{ V}$
t_s	Setup Time	25			ns	
t_h	Hold Time	0			ns	



SN54LS95B SN74LS95B

DESCRIPTION — The SN54LS/74LS95B is a 4-Bit Shift Register with serial and parallel synchronous operating modes. The serial shift right and parallel load are activated by separate clock inputs which are selected by a mode control input. The data is transferred from the serial or parallel D inputs to the Q outputs synchronous with the HIGH to LOW transition of the appropriate clock input.

The LS95B is fabricated with the Schottky barrier diode process for high speed and is completely compatible with all Motorola TTL families.

4-BIT SHIFT REGISTER

LOW POWER SCHOTTKY

- SYNCHRONOUS, EXPANDABLE SHIFT RIGHT
- SYNCHRONOUS SHIFT LEFT CAPABILITY
- SYNCHRONOUS PARALLEL LOAD
- SEPARATE SHIFT AND LOAD CLOCK INPUTS
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS

PIN NAMES

S	Mode Control Input
D _S	Serial Data Input
P ₀ — P ₃	Parallel Data Inputs
CP ₁	Serial Clock (Active LOW Going Edge) Input
CP ₂	Parallel Clock (Active LOW Going Edge) Input
Q ₀ — Q ₃	Parallel Outputs (Note b)


LOADING (Note a)

	HIGH	LOW
S	0.5 U.L.	0.25 U.L.
D _S	0.5 U.L.	0.25 U.L.
P ₀ — P ₃	0.5 U.L.	0.25 U.L.
CP ₁	0.5 U.L.	0.25 U.L.
CP ₂	0.5 U.L.	0.25 U.L.
Q ₀ — Q ₃	10 U.L.	5(2.5)U.L.

NOTES:

- a. 1 TTL Unit Load (U.L.) = 40 μA HIGH/1.6 mA LOW.
- b. The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.

CONNECTION DIAGRAM DIP (TOP VIEW)




VCC = Pin 14
GND = Pin 7

J Suffix — Case 632-07 (Ceramic)
N Suffix — Case 646-05 (Plastic)

NOTE:

The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package

LOGIC DIAGRAM



FUNCTIONAL DESCRIPTION — The LS95B is a 4-Bit Shift Register with serial and parallel synchronous operating modes. It has a Serial (D_S) and four Parallel ($P_0 - P_3$) Data inputs and four Parallel Data outputs ($Q_0 - Q_3$). The serial or parallel mode of operation is controlled by a Mode Control input (S) and two Clock Inputs (\overline{CP}_1) and (\overline{CP}_2). The serial (right-shift) or parallel data transfers occur synchronous with the HIGH to LOW transition of the selected clock input.

When the Mode Control input (S) is HIGH, \overline{CP}_2 is enabled. A HIGH to LOW transition on enabled \overline{CP}_2 transfers parallel data from the $P_0 - P_3$ inputs to the $Q_0 - Q_3$ outputs.

When the Mode Control input (S) is LOW, \overline{CP}_1 is enabled. A HIGH to LOW transition on enabled \overline{CP}_1 transfers the data from Serial input (D_S) to Q_0 and shifts the data in Q_0 to Q_1 , Q_1 to Q_2 , and Q_2 to Q_3 respectively (right-shift). A left-shift is accomplished by externally connecting Q_3 to P_2 , Q_2 to P_1 , and Q_1 to P_0 , and operating the LS95B in the parallel mode (S = HIGH).

For normal operation, S should only change states when both Clock inputs are LOW. However, changing S from LOW to HIGH while \overline{CP}_2 is HIGH, or changing S from HIGH to LOW while \overline{CP}_1 is HIGH and \overline{CP}_2 is LOW will not cause any changes on the register outputs.

MODE SELECT — TRUTH TABLE

OPERATING MODE	INPUTS					OUTPUTS			
	S	\overline{CP}_1	\overline{CP}_2	D_S	P_n	Q_0	Q_1	Q_2	Q_3
Shift	L	$\overline{\text{L}}$	X	l	X	L	q_0	q_1	q_2
	L	$\overline{\text{L}}$	X	h	X	H	q_0	q_1	q_2
Parallel Load	H	X	$\overline{\text{L}}$	X	P_n	P_0	P_1	P_2	P_3
Mode Change	$\overline{\text{L}}$	L	L	X	X	No Change			
	$\overline{\text{H}}$	L	L	X	X	No Change			
	$\overline{\text{L}}$	H	L	X	X	No Change			
	$\overline{\text{H}}$	H	L	X	X	Undetermined			
	$\overline{\text{L}}$	L	H	X	X	Undetermined			
	$\overline{\text{H}}$	L	H	X	X	No Change			
	$\overline{\text{L}}$	H	H	X	X	Undetermined			
	$\overline{\text{H}}$	H	H	X	X	No Change			

L = LOW Voltage Level

H = HIGH Voltage Level

X = Don't Care

l = LOW Voltage Level one set-up time prior to the HIGH to LOW clock transition.

h = HIGH Voltage Level one set-up time prior to the HIGH to LOW clock transition.

P_n = Lower case letters indicate the state of the referenced input (or output) one set-up time prior to the HIGH to LOW clock transition.

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V _{CC}	Supply Voltage	54	4.5	5.0	5.5	V
		74	4.75	5.0	5.25	
T _A	Operating Ambient Temperature Range	54	-55	25	125	°C
		74	0	25	70	
I _{OH}	Output Current — High	54, 74			-0.4	mA
I _{OL}	Output Current — Low	54			4.0	mA
		74			8.0	

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS	
		MIN	TYP	MAX			
V _{IH}	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage for All Inputs	
V _{IL}	Input LOW Voltage	54		0.7	V	Guaranteed Input LOW Voltage for All Inputs	
		74		0.8			
V _{IK}	Input Clamp Diode Voltage		-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA	
V _{OH}	Output HIGH Voltage	54	2.5	3.5	V	V _{CC} = MIN, I _{OH} = MAX, V _{IN} = V _{IH} or V _{IL} per Truth Table	
		74	2.7	3.5	V		
V _{OL}	Output LOW Voltage	54, 74		0.25	0.4	I _{OL} = 4.0 mA	V _{CC} = V _{CC} MIN, V _{IN} = V _{IL} or V _{IH} per Truth Table
		74		0.35	0.5	I _{OL} = 8.0 mA	
I _{IH}	Input HIGH Current			20	μA	V _{CC} = MAX, V _{IN} = 2.7 V	
				0.1	mA	V _{CC} = MAX, V _{IN} = 7.0 V	
I _{IL}	Input LOW Current			-0.4	mA	V _{CC} = MAX, V _{IN} = 0.4 V	
I _{OS}	Short Circuit Current	-20		-100	mA	V _{CC} = MAX	
I _{CC}	Power Supply Current			21	mA	V _{CC} = MAX	

4

AC CHARACTERISTICS: $T_A = 25^\circ\text{C}$, $V_{CC} = 5.0\text{ V}$

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
f_{MAX}	Maximum Clock Frequency	25	36		MHz	$V_{CC} = 5.0\text{ V}$ $C_L = 15\text{ pF}$
t_{PLH}	$\overline{\text{CP}}$ to Output		18	27	ns	
t_{PHL}			21	32	ns	

AC SETUP REQUIREMENTS: $T_A = 25^\circ\text{C}$, $V_{CC} = 5.0\text{ V}$

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
t_W	$\overline{\text{CP}}$ Pulse Width	20			ns	$V_{CC} = 5.0\text{ V}$
t_s	Data Setup Time	20			ns	
t_h	Data Hold Time	20			ns	
t_s	Mode Control Setup Time	20			ns	
t_h	Mode Control Hold Time	20			ns	

DESCRIPTIONS OF TERMS:

SETUP TIME (t_s) — is defined as the minimum time required for the correct logic level to be present at the logic input prior to the clock transition from HIGH to LOW in order to be recognized and transferred to the outputs.

HOLD TIME (t_h) — is defined as the minimum time following the clock transition from HIGH to LOW that the logic level must be maintained at the input in order to ensure continued recognition. A negative HOLD TIME indicates that the correct logic level may be released prior to the clock transition from HIGH to LOW and still be recognized.

AC WAVEFORMS

The shaded areas indicate when the input is permitted to change for predictable output performance.




Fig. 1




Fig. 2

SN54LS107A SN74LS107A


DESCRIPTION — The SN54LS/74LS107A is a Dual JK Flip-Flop with individual J, K, Direct Clear and Clock Pulse inputs. Output changes are initiated by the HIGH-to-LOW transition of the clock. A LOW signal on CD input overrides the other inputs and makes the Q output LOW.

The SN54LS/74LS107A is the same as the SN54LS/74LS73A but has corner power pins.

DUAL JK FLIP-FLOP


LOW POWER SCHOTTKY

LOGIC SYMBOL



V_{CC} = 14
GND = 7

**CONNECTION DIAGRAM
DIP (TOP VIEW)**



J Suffix — Case 632-07 (Ceramic)
N Suffix — Case 646-05 (Plastic)

NOTE:
The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V _{CC}	Supply Voltage	54	4.5	5.0	5.5	V
		74	4.75	5.0	5.25	
T _A	Operating Ambient Temperature Range	54	-55	25	125	°C
		74	0	25	70	
I _{OH}	Output Current — High	54, 74			-0.4	mA
I _{OL}	Output Current — Low	54			4.0	mA
		74			8.0	

4

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER		LIMITS			UNITS	TEST CONDITIONS
			MIN	TYP	MAX		
V_{IH}	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage for All Inputs
V_{IL}	Input LOW Voltage	54			0.7	V	Guaranteed Input LOW Voltage for All Inputs
		74			0.8		
V_{IK}	Input Clamp Diode Voltage			-0.65	-1.5	V	$V_{CC} = \text{MIN}$, $I_{IN} = -18 \text{ mA}$
V_{OH}	Output HIGH Voltage	54	2.5	3.5		V	$V_{CC} = \text{MIN}$, $I_{OH} = \text{MAX}$, $V_{IN} = V_{IH}$ or V_{IL} per Truth Table
		74	2.7	3.5		V	
V_{OL}	Output LOW Voltage	54,74		0.25	0.4	V	$I_{OL} = 4.0 \text{ mA}$ $I_{OL} = 8.0 \text{ mA}$ $V_{CC} = V_{CC} \text{ MIN}$, $V_{IN} = V_{IL}$ or V_{IH} per Truth Table
		74		0.35	0.5	V	
I_{IH}	Input HIGH Current	J, K Clear Clock			20 60 80	μA	$V_{CC} = \text{MAX}$, $V_{IN} = 2.7 \text{ V}$
		J, K Clear Clock			0.1 0.3 0.4	mA	
I_{IL}	Input LOW Current	J, K Clear and Clock			-0.4 -0.8	mA	$V_{CC} = \text{MAX}$, $V_{IN} = 0.4 \text{ V}$
I_{OS}	Short Circuit Current		-20		-100	mA	$V_{CC} = \text{MAX}$
I_{CC}	Power Supply Current				6.0	mA	$V_{CC} = \text{MAX}$

AC CHARACTERISTICS: $T_A = 25^\circ\text{C}$, $V_{CC} = 5.0 \text{ V}$

SYMBOL	PARAMETER		LIMITS			UNITS	TEST CONDITIONS
			MIN	TYP	MAX		
f_{MAX}	Maximum Clock Frequency		30	45		MHz	$V_{CC} = 5.0 \text{ V}$ $C_L = 15 \text{ pF}$
t_{PLH}	Propagation Delay, Clock to Output			15	20	ns	
t_{PHL}	Clock to Output			15	20	ns	

AC SETUP REQUIREMENTS: $T_A = 25^\circ\text{C}$, $V_{CC} = 5.0 \text{ V}$

SYMBOL	PARAMETER		LIMITS			UNITS	TEST CONDITIONS
			MIN	TYP	MAX		
t_W	Clock Pulse Width		20			ns	$V_{CC} = 5.0 \text{ V}$
t_W	Set Pulse Width		25			ns	
t_s	Setup Time		20			ns	
t_h	Hold Time		0			ns	




SN54LS109A SN74LS109A

DESCRIPTION — The SN54LS/74LS109A consists of two high speed completely independent transition clocked JK flip-flops. The clocking operation is independent of rise and fall times of the clock waveform. The JK design allows operation as a D flip-flop by simply connecting the J and K pins together.

**DUAL JK POSITIVE
EDGE-TRIGGERED FLIP-FLOP
LOW POWER SCHOTTKY**


LOGIC SYMBOL



V_{CC} = Pin 16
GND = Pin 8

J Suffix — Case 620-08 (Ceramic)
N Suffix — Case 648-05 (Plastic)

LOGIC DIAGRAM



DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
V _{IH}	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage for All Inputs
V _{IL}	Input LOW Voltage	54		0.7	V	Guaranteed Input LOW Voltage for All Inputs
		74		0.8		
V _{IK}	Input Clamp Diode Voltage		-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA
V _{OH}	Output HIGH Voltage	54	2.5	3.5	V	V _{CC} = MIN, I _{OH} = MAX, V _{IN} = V _{IH} or V _{IL} per Truth Table
		74	2.7	3.5	V	
V _{OL}	Output LOW Voltage	54,74	0.25	0.4	V	I _{OL} = 4.0 mA I _{OL} = 8.0 mA V _{CC} = V _{CC} MIN, V _{IN} = V _{IL} or V _{IH} per Truth Table
		74	0.35	0.5	V	
I _{IH}	Input HIGH Current J, K-bar, Clock Set, Clear			20 40	μA	V _{CC} = MAX, V _{IN} = 2.7 V
	J, K-bar, Clock Set, Clear			0.1 0.2	mA	V _{CC} = MAX, V _{IN} = 7.0 V
I _{IL}	Input LOW Current J, K-bar, Clock Set, Clear			-0.4 -0.8	mA	V _{CC} = MAX, V _{IN} = 0.4 V
I _{OS}	Output Short Circuit Current	-20		-100	mA	V _{CC} = MAX
I _{CC}	Power Supply Current			8.0	mA	V _{CC} = MAX

4

MODE SELECT – TRUTH TABLE

OPERATING MODE	INPUTS				OUTPUTS	
	\overline{S}_D	\overline{C}_D	J	\overline{K}	Q	\overline{Q}
Set	L	H	X	X	H	L
Reset (Clear)	H	L	X	X	L	H
*Undetermined	L	L	X	X	H	H
Load "1" (Set)	H	H	h	h	H	L
Hold	H	H	l	h	q	\overline{q}
Toggle	H	H	h	l	\overline{q}	q
Load "0" (Reset)	H	H	l	l	L	H

*Both outputs will be HIGH while both \overline{S}_D and \overline{C}_D are LOW, but the output states are unpredictable if \overline{S}_D and \overline{C}_D go HIGH simultaneously.

H,h = HIGH Voltage Level

L,l = LOW Voltage Level

X = Don't Care

l, h (q) = Lower case letters indicate the state of the referenced input (or output) one set-up time prior to the LOW to HIGH clock transition.

4

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V _{CC}	Supply Voltage	54	4.5	5.0	5.5	V
		74	4.75	5.0	5.25	
T _A	Operating Ambient Temperature Range	54	-55	25	125	°C
		74	0	25	70	
I _{OH}	Output Current — High	54, 74			-0.4	mA
I _{OL}	Output Current — Low	54			4.0	mA
		74			8.0	

AC CHARACTERISTICS: T_A = 25°C, V_{CC} = 5.0 V

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
f _{MAX}	Maximum Clock Frequency	25	33		MHz	V _{CC} = 5.0 V C _L = 15 pF
t _{PLH}	Clock, Clear, Set to Output		13	25	ns	
t _{PHL}			25	40	ns	

AC SETUP REQUIREMENTS: T_A = 25°C, V_{CC} = 5.0 V

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
t _W	Clock High Clear, Set Pulse Width	25			ns	V _{CC} = 5.0 V
t _s	Data Setup Time — HIGH LOW	35			ns	
		25			ns	
t _h	Hold Time	5.0			ns	




SN54LS112A SN74LS112A

DESCRIPTION — The SN54LS/74LS112A dual JK flip-flop features individual J, K, clock, and asynchronous set and clear inputs to each flip-flop. When the clock goes HIGH, the inputs are enabled and data will be accepted. The logic level of the J and K inputs may be allowed to change when the clock pulse is HIGH and the bistable will perform according to the truth table as long as minimum set-up and hold time are observed. Input data is transferred to the outputs on the negative-edge of the clock pulse.

**DUAL JK NEGATIVE
EDGE-TRIGGERED FLIP-FLOP**
LOW POWER SCHOTTKY


LOGIC SYMBOL



VCC = Pin 16
GND = Pin 8

J Suffix — Case 620-08 (Ceramic)
N Suffix — Case 648-05 (Plastic)

**LOGIC DIAGRAM
(EACH FLIP-FLOP)**



DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
V _{IH}	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage for All Inputs
V _{IL}	Input LOW Voltage	54		0.7	V	Guaranteed Input LOW Voltage for All Inputs
		74		0.8		
V _{IK}	Input Clamp Diode Voltage		-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA
V _{OH}	Output HIGH Voltage	54	2.5	3.5	V	V _{CC} = MIN, I _{OH} = MAX, V _{IN} = V _{IH} or V _{IL} per Truth Table
		74	2.7	3.5	V	
V _{OL}	Output LOW Voltage	54,74	0.25	0.4	V	I _{OL} = 4.0 mA I _{OL} = 8.0 mA V _{CC} = V _{CC} MIN, V _{IN} = V _{IL} or V _{IH} per Truth Table
		74	0.35	0.5	V	
I _{IH}	Input HIGH Current	J, K Set, Clear Clock		20	μA	V _{CC} = MAX, V _{IN} = 2.7 V
				60		
				80		
I _{IL}	Input LOW Current	J, K Set, Clear Clock		0.1	mA	V _{CC} = MAX, V _{IN} = 7.0 V
				0.3		
				0.4		
I _{IL}	Input LOW Current	J, K Clear, Set, Clk		-0.4 -0.8	mA	V _{CC} = MAX, V _{IN} = 0.4 V
I _{OS}	Short Circuit Current		-20	-100	mA	V _{CC} = MAX
I _{CC}	Power Supply Current			6.0	mA	V _{CC} = MAX

4

MODE SELECT – TRUTH TABLE

OPERATING MODE	INPUTS				OUTPUTS	
	\bar{S}_D	\bar{C}_D	J	K	Q	\bar{Q}
Set	L	H	X	X	H	L
Reset (Clear)	H	L	X	X	L	H
*Undetermined	L	L	X	X	H	H
Toggle	H	H	h	h	\bar{q}	q
Load "0" (Reset)	H	H	l	h	L	H
Load "1" (Set)	H	H	h	l	H	L
Hold	H	H	l	l	q	\bar{q}

*Both outputs will be HIGH while both \bar{S}_D and \bar{C}_D are LOW, but the output states are unpredictable if \bar{S}_D and \bar{C}_D go HIGH simultaneously.

H, h = HIGH Voltage Level

L, l = LOW Voltage Level

X = Don't Care

l, h (q) = Lower case letters indicate the state of the referenced input (or output) one set-up time prior to the HIGH to LOW clock transition.

4

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V _{CC}	Supply Voltage	54	4.5	5.0	5.5	V
		74	4.75	5.0	5.25	
T _A	Operating Ambient Temperature Range	54	-55	25	125	°C
		74	0	25	70	
I _{OH}	Output Current — High	54, 74			-0.4	mA
I _{OL}	Output Current — Low	54			4.0	mA
		74			8.0	

AC CHARACTERISTICS: T_A = 25°C, V_{CC} = 5.0 V

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
f _{MAX}	Maximum Clock Frequency	30	45		MHz	V _{CC} = 5.0 V C _L = 15 pF
t _{PLH}	Propagation Delay, Clock		15	20	ns	
t _{PHL}	Clear, Set to Output		15	20	ns	

AC SETUP REQUIREMENTS: T_A = 25°C, V_{CC} = 5.0 V


SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
t _W	Clock Pulse Width High	20			ns	V _{CC} = 5.0 V
t _W	Clear, Set Pulse Width	25			ns	
t _s	Setup Time	20			ns	
t _h	Hold Time	0			ns	

SN54LS113A SN74LS113A

DESCRIPTION — The SN54LS/74LS113A offers individual J, K, set, and clock inputs. These monolithic dual flip-flops are designed so that when the clock goes HIGH, the inputs are enabled and data will be accepted. The logic level of the J and K inputs may be allowed to change when the clock pulse is HIGH and the bistable will perform according to the truth table as long as minimum setup times are observed. Input data is transferred to the outputs on the negative-going edge of the clock pulse.

**DUAL JK NEGATIVE
EDGE-TRIGGERED FLIP-FLOP**
LOW POWER SCHOTTKY


LOGIC SYMBOL



V_{CC} = Pin 14
GND = Pin 7

J Suffix — Case 632-07 (Ceramic)
N Suffix — Case 646-05 (Plastic)

**LOGIC DIAGRAM
(EACH FLIP-FLOP)**



DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
V_{IH}	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage for All Inputs
V_{IL}	Input LOW Voltage	54		0.7	V	Guaranteed Input LOW Voltage for All Inputs
		74		0.8		
V_{IK}	Input Clamp Diode Voltage		-0.65	-1.5	V	$V_{CC} = \text{MIN}$, $I_{IN} = -18 \text{ mA}$
V_{OH}	Output HIGH Voltage	54	2.5	3.5	V	$V_{CC} = \text{MIN}$, $I_{OH} = \text{MAX}$, $V_{IN} = V_{IH}$ or V_{IL} per Truth Table
		74	2.7	3.5	V	
V_{OL}	Output LOW Voltage	54,74	0.25	0.4	V	$I_{OL} = 4.0 \text{ mA}$ $V_{CC} = V_{CC} \text{ MIN}$, $V_{IN} = V_{IL}$ or V_{IH} per Truth Table
		74	0.35	0.5	V	
I_{IH}	Input HIGH Current	J, K		20	μA	$V_{CC} = \text{MAX}$, $V_{IN} = 2.7 \text{ V}$
		Set		60		
		Clock		80		
I_{IL}	Input LOW Current	J, K		0.1	mA	$V_{CC} = \text{MAX}$, $V_{IN} = 7.0 \text{ V}$
		Set		0.3		
		Clock		0.4		
I_{IL}	Input LOW Current	J, K		-0.4	mA	$V_{CC} = \text{MAX}$, $V_{IN} = 0.4 \text{ V}$
Set, Clock		-0.8				
I_{OS}	Short Circuit Current		-20	-100	mA	$V_{CC} = \text{MAX}$
I_{CC}	Power Supply Current			6.0	mA	$V_{CC} = \text{MAX}$

MODE SELECT – TRUTH TABLE

OPERATING MODE	INPUTS			OUTPUTS	
	\bar{S}_D	J	K	Q	\bar{Q}
Set	L	X	X	H	L
Toggle	H	h	h	\bar{q}	q
Load "0" (Reset)	H	l	h	L	H
Load "1" (Set)	H	h	l	H	L
Hold	H	l	l	q	\bar{q}

H,h = HIGH Voltage Level

L,l = LOW Voltage Level

X = Don't Care

l, h (q) = Lower case letters indicate the state of the referenced input (or output) one set-up time prior to the HIGH to LOW clock transition.

4

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V _{CC}	Supply Voltage	54	4.5	5.0	5.5	V
		74	4.75	5.0	5.25	
T _A	Operating Ambient Temperature Range	54	-55	25	125	°C
		74	0	25	70	
I _{OH}	Output Current — High	54, 74			-0.4	mA
I _{OL}	Output Current — Low	54			4.0	mA
		74			8.0	

AC CHARACTERISTICS: T_A = 25°C, V_{CC} = 5.0 V

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS V _{CC} = 5.0 V C _L = 15 pF
		MIN	TYP	MAX		
f _{MAX}	Maximum Clock Frequency	30	45		MHz	
t _{PLH}	Propagation Delay, Clock		15	20	ns	
t _{PHL}	Set to Output		15	20	ns	

AC SETUP REQUIREMENTS: T_A = 25°C, V_{CC} = 5.0 V

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS V _{CC} = 5.0 V
		MIN	TYP	MAX		
t _W	Clock Pulse Width High	20			ns	
t _W	Set Pulse Width	25			ns	
t _s	Setup Time	20			ns	
t _h	Hold Time	0			ns	




SN54LS114A SN74LS114A

DESCRIPTION — The SN54LS/74LS114A offers common clock and common clear inputs and individual J, K, and set inputs. These monolithic dual flip-flops are designed so that when the clock goes HIGH, the inputs are enabled and data will be accepted. The logic level of the J and K inputs may be allowed to change when the clock pulse is HIGH and the bistable will perform according to the truth table as long as minimum set-up times are observed. Input data is transferred to the outputs on the negative-going edge of the clock pulse.

DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP LOW POWER SCHOTTKY


LOGIC SYMBOL



V_{CC} = Pin 14
GND = Pin 7

J Suffix — Case 632-07 (Ceramic)
N Suffix — Case 646-05 (Plastic)

**LOGIC DIAGRAM
(EACH FLIP-FLOP)**



4

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS	
		MIN	TYP	MAX			
V_{IH}	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage for All Inputs	
V_{IL}	Input LOW Voltage	54		0.7	V	Guaranteed Input LOW Voltage for All Inputs	
		74		0.8			
V_{IK}	Input Clamp Diode Voltage		-0.65	-1.5	V	$V_{CC} = \text{MIN}$, $I_{IN} = -18 \text{ mA}$	
V_{OH}	Output HIGH Voltage	54	2.5	3.5	V	$V_{CC} = \text{MIN}$, $I_{OH} = \text{MAX}$, $V_{IN} = V_{IH}$ or V_{IL} per Truth Table	
		74	2.7	3.5	V		
V_{OL}	Output LOW Voltage	54,74		0.25	V	$I_{OL} = 4.0 \text{ mA}$ $I_{OL} = 8.0 \text{ mA}$ $V_{CC} = V_{CC} \text{ MIN}$, $V_{IN} = V_{IL}$ or V_{IH} per Truth Table	
		74		0.35	V		
I_{IH}	Input HIGH Current	J, K Set Clear Clock			20	μA	$V_{CC} = \text{MAX}$, $V_{IN} = 2.7 \text{ V}$
					60		
					120		
					160		
I_{IL}	Input LOW Current	J, K Set Clear, Clock			0.1	mA	$V_{CC} = \text{MAX}$, $V_{IN} = 7.0 \text{ V}$
					0.3		
					0.6		
					0.8		
I_{IL}	Input LOW Current	J, K Set Clear, Clock			-0.4 -0.8 -1.6	mA	$V_{CC} = \text{MAX}$, $V_{IN} = 0.4 \text{ V}$
I_{OS}	Output Short Circuit Current		-20		-100	mA	$V_{CC} = \text{MAX}$
I_{CC}	Power Supply Current				6.0	mA	$V_{CC} = \text{MAX}$

MODE SELECT – TRUTH TABLE

OPERATING MODE	INPUTS				OUTPUTS	
	\bar{S}_D	\bar{C}_D	J	K	Q	\bar{Q}
Set	L	H	X	X	H	L
Reset (Clear)	H	L	X	X	L	H
*Undetermined	L	L	X	X	H	H
Toggle	H	H	h	h	\bar{q}	q
Load "0" (Reset)	H	H	l	h	L	H
Load "1" (Set)	H	H	h	l	H	L
Hold	H	H	l	l	q	\bar{q}

*Both outputs will be HIGH while both \bar{S}_D and \bar{C}_D are LOW, but the output states are unpredictable if \bar{S}_D and \bar{C}_D go HIGH simultaneously.

H,h = HIGH Voltage Level

L,l = LOW Voltage Level

X = Don't Care

l, h (q) = Lower case letters indicate the state of the referenced input (or output) one set-up time prior to the HIGH to LOW clock transition.

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V _{CC}	Supply Voltage		54	4.5	5.0	V
			74	4.75	5.0	5.25
T _A	Operating Ambient Temperature Range		54	-55	25	°C
			74	0	25	70
I _{OH}	Output Current — High	54, 74			-0.4	mA
I _{OL}	Output Current — Low		54		4.0	mA
			74		8.0	

AC CHARACTERISTICS: T_A = 25°C, V_{CC} = 5.0 V

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
f _{MAX}	Maximum Clock Frequency	30	45		MHz	V _{CC} = 5.0 V C _L = 15 pF
t _{PLH}	Propagation Delay, Clock,		15	20	ns	
t _{PHL}	Clear, Set to Output		15	20	ns	

AC SETUP REQUIREMENTS: T_A = 25°C, V_{CC} = 5.0 V

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
t _W	Clock Pulse Width High	20			ns	V _{CC} = 5.0 V
t _W	Clear, Set Pulse Width	25			ns	
t _s	Setup Time	20			ns	
t _h	Hold Time	0			ns	

DESCRIPTION — These d-c triggered multivibrators feature pulse width control by three methods. The basic pulse width is programmed by selection of external resistance and capacitance values. The LS122 has an internal timing resistor that allows the circuits to be used with only an external capacitor. Once triggered, the basic pulse width may be extended by retriggering the gated low-level-active (A) or high-level-active (B) inputs, or be reduced by use of the overriding clear.

The LS122 and LS123 have Schmitt trigger inputs to ensure jitter-free triggering from the B input with transition rates as slow as 0.1 millivolt per nanosecond.

- OVERRIDING CLEAR TERMINATES OUTPUT PULSE
- COMPENSATED FOR V_{CC} AND TEMPERATURE VARIATIONS
- D-C TRIGGERED FROM ACTIVE-HIGH OR ACTIVE-LOW GATED LOGIC INPUTS
- RETRIGGERABLE FOR VERY LONG OUTPUT PULSES, UP TO 100% DUTY CYCLE
- INTERNAL TIMING RESISTORS ON LS122

LS122
FUNCTIONAL TABLE

CLEAR	INPUTS				OUTPUTS	
	A1	A2	B1	B2	Q	\bar{Q}
L	X	X	X	X	L	H
X	H	H	X	X	L	H
X	X	X	L	X	L	H
X	X	X	X	L	L	H
H	L	X	↑	H	∩	∪
H	L	X	H	↑	∩	∪
H	X	L	↑	H	∩	∪
H	X	L	H	↑	∩	∪
H	H	↓	H	H	∩	∪
H	↓	↓	H	H	∩	∪
H	↓	H	H	H	∩	∪
↑	L	X	H	H	∩	∪
↑	X	L	H	H	∩	∪

LS123
FUNCTIONAL TABLE

CLEAR	INPUTS		OUTPUTS	
	A	B	Q	\bar{Q}
L	X	X	L	H
X	H	X	L	H
X	X	L	L	H
H	L	↑	∩	∪
H	↓	H	∩	∪
↑	L	H	∩	∪

NOTES:


1. An external timing capacitor may be connected between C_{ext} and R_{ext}/C_{ext} (positive).
2. To use the internal timing resistor of the LS122, connect R_{int} to V_{CC} .
3. For improved pulse width accuracy connect an external resistor between R_{ext}/C_{ext} and V_{CC} with R_{int} open-circuited.
4. To obtain variable pulse widths, connect an external variable resistance between R_{int}/C_{ext} and V_{CC} .

SN54LS/74LS122 SN54LS/74LS123

RETRIGGERABLE MONOSTABLE MULTIVIBRATORS LOW POWER SCHOTTKY

SN54LS/74LS122

(TOP VIEW) (SEE NOTES 1 THRU 4)




J Suffix — Case 632-07 (Ceramic)
N Suffix — Case 646-05 (Plastic)

NC — NO internal connection

SN54LS/74LS123

(TOP VIEW) (SEE NOTES 1 THRU 4)



J Suffix — Case 620-08 (Ceramic)
N Suffix — Case 648-05 (Plastic)

TYPICAL APPLICATION DATA

The output pulse t_W is a function of the external components, C_{ext} and R_{ext} or C_{ext} and R_{int} on the LS122. For values of $C_{ext} \geq 1000$ pF, the output pulse at $V_{CC} = 5.0$ V and $V_{RC} = 5.0$ V (see Figures 1, 2, and 3) is given by

$$t_W = K R_{ext} C_{ext} \text{ where } K \text{ is nominally } 0.45$$

If C_{ext} is in pF and R_{ext} is in k Ω then t_W is in nanoseconds.

The C_{ext} terminal of the LS122 and LS123 is an internal connection to ground, however for the best system performance C_{ext} should be hard-wired to ground.

Care should be taken to keep R_{ext} and C_{ext} as close to the monostable as possible with a minimum amount of inductance between the R_{ext}/C_{ext} junction and the R_{ext}/C_{ext} pin. Good groundplane and adequate bypassing should be designed into the system for optimum performance to insure that no false triggering occurs.

It should be noted that the C_{ext} pin is internally connected to ground on the LS122 and LS123, but not on the LS221. Therefore, if C_{ext} is hard-wired externally to ground, substitution of a LS221 onto a LS123 socket will cause the LS221 to become non-functional.

The switching diode is not needed for electrolytic capacitance application and should not be used on the LS122 and LS123.

To find the value of K for $C_{ext} \geq 1000$ pF, refer to Figure 4. Variations on V_{CC} or V_{RC} can cause the value of K to change, as can the temperature of the LS123, LS122. Figures 5 and 6 show the behaviour of the circuit shown in Figures 1 and 2 if separate power supplies are used for V_{CC} and V_{RC} . If V_{CC} is tied to V_{RC} , Figure 7 shows how K will vary with V_{CC} and temperature. Remember, the changes in R_{ext} and C_{ext} with temperature are not calculated and included in the graph.

As long as $C_{ext} \geq 1000$ pF and $5K \leq R_{ext} \leq 260$ K (SN74LS122/123) or $5K \leq R_{ext} \leq 160$ K (SN54LS122/123), the change in K with respect to R_{ext} is negligible.

If $C_{ext} \leq 1000$ pF the graph shown on Figure 8 can be used to determine the output pulse width. Figure 9 shows how K will change for $C_{ext} \leq 1000$ pF if V_{CC} and V_{RC} are connected to the same power supply. The pulse width t_W in nanoseconds is approximated by


$$t_W = 6 + 0.05 C_{ext} (\text{pF}) + 0.45 R_{ext} (\text{k}\Omega) C_{ext} + 11.6 R_{ext}$$

In order to trim the output pulse width, it is necessary to include a variable resistor between V_{CC} and the R_{ext}/C_{ext} pin or between V_{CC} and the R_{ext} pin of the LS122. Figure 10, 11, and 12 show how this can be done. R_{ext} remote should be kept as close to the monostable as possible.

Retriggering of the part, as shown in Figure 3, must not occur before C_{ext} is discharged or the retrigger pulse will not have any effect. The discharge time of C_{ext} in nanoseconds is guaranteed to be less than $0.22 C_{ext}$ (pF) and is typically $0.05 C_{ext}$ (pF).

For the smallest possible deviation in output pulse widths from various devices, it is suggested that C_{ext} be kept ≥ 1000 pF.

WAVEFORMS



GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V _{CC}	Supply Voltage	54	4.5	5.0	5.5	V
		74	4.75	5.0	5.25	
T _A	Operating Ambient Temperature Range	54	-55	25	125	°C
		74	0	25	70	
I _{OH}	Output Current — High	54,74			-0.4	mA
I _{OL}	Output Current — Low	54			4.0	mA
		74			8.0	
R _{ext}	External Timing Resistance	54	5.0		180	kΩ
		74	5.0		260	
C _{ext}	External Capacitance	54,74	No Restriction			
R _{ext} /C _{ext}	Wiring Capacitance at R _{ext} /C _{ext} Terminal	54,74			50	pF

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
V _{IH}	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage for All Inputs
V _{IL}	Input LOW Voltage	54		0.7	V	Guaranteed Input LOW Voltage for All Inputs
		74		0.8		
V _{IK}	Input Clamp Diode Voltage		-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA
V _{OH}	Output HIGH Voltage	54	2.5	3.5	V	V _{CC} = MIN, I _{OH} = MAX, V _{IN} = V _{IH} or V _{IL} per Truth Table
		74	2.7	3.5	v	
V _{OL}	Output LOW Voltage	54,74		0.25	0.4	I _{OL} = 4.0 mA I _{OL} = 8.0 mA V _{CC} = V _{CC} MIN, V _{IN} = V _{IL} or V _{IH} per Truth Table
		74		0.35	0.5	
I _{IH}	Input HIGH Current			20	μA	V _{CC} = MAX, V _{IN} = 2.7 V
I _{IL}	Input LOW Current			0.1	mA	V _{CC} = MAX, V _{IN} = 7.0 V
I _{OS}	Short Circuit Current		-20	-100	mA	V _{CC} = MAX
I _{CC}	Power Supply Current	LS122		11	mA	V _{CC} = MAX
		LS123		20		

AC CHARACTERISTICS: T_A = 25°C, V_{CC} = 5.0 V

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
t _{PLH}	Propagation Delay, A to Q		23	33	ns	C _{ext} = 0 C _L = 15 pF R _{ext} = 5.0 kΩ R _L = 2.0 kΩ
t _{PHL}	Propagation Delay, A to \bar{Q}		32	45		
t _{PLH}	Propagation Delay, B to Q		23	44	ns	
t _{PHL}	Propagation Delay, B to \bar{Q}		34	56		
t _{PLH}	Propagation Delay, Clear to \bar{Q}		28	45	ns	
t _{PHL}	Propagation Delay, Clear to Q		20	27		
t _{W min}	A or B to Q		116	200	ns	
t _{WQ}	A to B to Q	4.0	4.5	5.0	μs	C _{ext} = 1000 pF, R _{ext} = 10 kΩ, C _L = 15 pF, R _L = 2.0 kΩ

AC SETUP REQUIREMENTS: T_A = 25°C, V_{CC} = 5.0 V

SYMBOL	PARAMETER	LIMITS			UNITS
		MIN	TYP	MAX	
t _W	Pulse Width	40			ns

4




Fig. 1




Fig. 2




Fig. 3




Fig. 4




Fig. 5




Fig. 6




Fig. 7




Fig. 8

4




Fig. 9




Fig. 10 — LS123 REMOTE TRIMMING CIRCUIT




Fig. 11—LS122 REMOTE TRIMMING CIRCUIT WITHOUT R_{ext}




Fig. 12—LS122 REMOTE TRIMMING CIRCUIT WITH R_{int}

4



MOTOROLA

**SN54LS/74LS125A
SN54LS/74LS126A**

TRUTH TABLES

LS125A

INPUTS		OUTPUT
E	D	
L	L	L
L	H	H
H	X	(Z)

LS126A


INPUTS		OUTPUT
E	D	
H	L	L
H	H	H
L	X	(Z)

L = LOW Voltage Level
H = HIGH Voltage Level
X = Don't Care
(Z) = High Impedance (off)


J Suffix — Case 632-07 (Ceramic)
N Suffix — Case 646-05 (Plastic)

QUAD 3-STATE BUFFERS

LOW POWER SCHOTTKY



LS125A



LS126A

4

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
V_{IH}	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage for All Inputs
V_{IL}	Input LOW Voltage	54		0.7	V	Guaranteed Input LOW Voltage for All Inputs
		74		0.8		
V_{IK}	Input Clamp Diode Voltage		-0.65	-1.5	V	$V_{CC} = \text{MIN}$, $I_{IN} = -18 \text{ mA}$
V_{OH}	Output HIGH Voltage	54	2.4		V	$V_{CC} = \text{MIN}$, $I_{OH} = \text{MAX}$, $V_{IN} = V_{IH}$ or V_{IL} per Truth Table
		74	2.4		V	
V_{OL}	Output LOW Voltage	54, 74	0.25	0.4	V	$I_{OL} = 12 \text{ mA}$ $V_{CC} = V_{CC} \text{ MIN}$, $V_{IN} = V_{IL}$ or V_{IH} per Truth Table
		74	0.35	0.5	V	
I_{OZH}	Output Off Current HIGH			20	μA	$V_{CC} = \text{MAX}$, $V_{OUT} = 2.4 \text{ V}$
I_{OZL}	Output Off Current LOW			-20	μA	$V_{CC} = \text{MAX}$, $V_{OUT} = 0.4 \text{ V}$
I_{IH}	Input HIGH Current			20	μA	$V_{CC} = \text{MAX}$, $V_{IN} = 2.7 \text{ V}$
I_{IL}	Input LOW Current			0.1	mA	$V_{CC} = \text{MAX}$, $V_{IN} = 7.0 \text{ V}$
I_{OS}	Short Circuit Current			-0.4	mA	$V_{CC} = \text{MAX}$, $V_{IN} = 0.4 \text{ V}$
I_{CC}	Power Supply Current	LS125A		20	mA	$V_{CC} = \text{MAX}$, $V_{IN} = 0 \text{ V}$, $V_E = 4.5 \text{ V}$
		LS126A		22		
						$V_{IN} = 0 \text{ V}$, $V_E = 0 \text{ V}$



GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V _{CC}	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
T _A	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
I _{OH}	Output Current — High	54 74			-1.0 -2.6	mA
I _{OL}	Output Current — Low	54 74			12 24	mA

AC CHARACTERISTICS: T_A = 25°C

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
t _{PLH}	Propagation Delay, Data to Output	LS125A	9.0	15	ns	Fig. 2
t _{PLH}		LS126A	9.0	15		
t _{PHL}		LS125A	7.0	18		
t _{PHL}		LS126A	8.0	18		
t _{PZH}	Output Enable Time to HIGH Level	LS125A	12	20	ns	Figs. 4, 5
t _{PZH}		LS126A	16	25		
t _{PZL}	Output Enable Time to LOW Level	LS125A	15	25	ns	Figs. 3, 5
t _{PZL}		LS126A	21	35		
t _{PHZ}	Output Disable Time from HIGH Level	LS125A		20	ns	Figs. 4, 5
t _{PHZ}		LS126A		25		
t _{PLZ}	Output Disable Time from LOW Level	LS125A		20	ns	Figs. 3, 5
t _{PLZ}		LS126A		25		

4



SYMBOL	SW1	SW2
t _{PZH}	Open	Closed
t _{PZL}	Closed	Open
t _{PLZ}	Closed	Closed
t _{PHZ}	Closed	Closed



MOTOROLA


**SN54LS132
SN74LS132**

DESCRIPTION — The SN54LS/74LS132 contains four 2-Input NAND Gates which accept standard TTL input signals and provide standard TTL output levels. They are capable of transforming slowly changing input signals into sharply defined, jitter-free output signals. Additionally, they have greater noise margin than conventional NAND Gates.

Each circuit contains a 2-input Schmitt trigger followed by a Darlington level shifter and a phase splitter driving a TTL totem pole output. The Schmitt trigger uses positive feedback to effectively speed-up slow input transitions, and provide different input threshold voltages for positive and negative-going transitions. This hysteresis between the positive-going and negative-going input thresholds (typically 800 mV) is determined internally by resistor ratios and is essentially insensitive to temperature and supply voltage variations. As long as one input remains at a more positive voltage than V_{T+} (MAX), the gate will respond to the transitions of the other input as shown in Figure 1.

**QUAD 2-INPUT
SCHMITT TRIGGER NAND GATE
LOW POWER SCHOTTKY**

**LOGIC AND CONNECTION DIAGRAM
DIP (TOP VIEW)**



J Suffix — Case 632-07 (Ceramic)
N Suffix — Case 646-05 (Plastic)

**V_{IN} VERSUS V_{OUT}
TRANSFER FUNCTION**




Fig. 1

4

GUARANTEED OPERATING RANGES


SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V _{CC}	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
T _A	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
I _{OH}	Output Current — High	54, 74			-0.4	mA
I _{OL}	Output Current — Low	54 74			4.0 8.0	mA

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
V _{T+}	Positive-Going Threshold Voltage	1.5		2.0	V	V _{CC} = 5.0 V
V _{T-}	Negative-Going Threshold Voltage	0.6		1.1	V	V _{CC} = 5.0 V
V _{T+} -V _{T-}	Hysteresis	0.4	0.8		V	V _{CC} = 5.0 V
V _{IK}	Input Clamp Diode Voltage		-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA
V _{OH}	Output HIGH Voltage	54	2.5	3.4	V	V _{CC} = MIN, I _{OH} = -400 μA, V _{IN} = V _{IL}
		74	2.7	3.4		
V _{OL}	Output LOW Voltage	54,74	0.25	0.4	V	V _{CC} = MIN, I _{OL} = 4.0 mA, V _{IN} = 2.0 V
		74	0.35	0.5	V	V _{CC} = MIN, I _{OL} = 8.0 mA, V _{IN} = 2.0 V
I _{T+}	Input Current at Positive-Going Threshold		-0.14		mA	V _{CC} = 5.0 V, V _{IN} = V _{T+}
I _{T-}	Input Current at Negative-Going Threshold		-0.18		mA	V _{CC} = 5.0 V, V _{IN} = V _{T-}
I _{IH}	Input HIGH Current			20	μA	V _{CC} = MAX, V _{IN} = 2.7 V
				0.1	mA	V _{CC} = MAX, V _{IN} = 7.0 V
I _{IL}	Input LOW Current			-0.4	mA	V _{CC} = MAX, V _{IN} = 0.4 V
I _{OS}	Output Short Circuit Current	-20		-100	mA	V _{CC} = MAX, V _{OUT} = 0 V
I _{CC}	Power Supply Current Total, Output HIGH		5.9	11	mA	V _{CC} = MAX, V _{IN} = 0 V
	Total, Output LOW		8.2	14	mA	V _{CC} = MAX, V _{IN} = 4.5 V

AC CHARACTERISTICS: T_A = 25°C

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
t _{PLH}	Turn Off Delay, Input to Output		22		ns	V _{CC} = 5.0 V
t _{PHL}	Turn On Delay, Input to Output		22		ns	C _L = 15 pF



**THRESHOLD VOLTAGE AND HYSTERESIS
VERSUS
POWER SUPPLY VOLTAGE**




Fig. 2

**THRESHOLD VOLTAGE AND HYSTERESIS
VERSUS
TEMPERATURE**





Fig. 3



SN54LS133 SN74LS133



J Suffix — Case 620-08 (Ceramic)
N Suffix — Case 648-05 (Plastic)

13-INPUT NAND GATE LOW POWER SCHOTTKY

GUARANTEED OPERATING RANGES


SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V _{CC}	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
T _A	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
I _{OH}	Output Current — High	54, 74			-0.4	mA
I _{OL}	Output Current — Low	54 74			4.0 8.0	mA

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
V _{IH}	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage for All Inputs
V _{IL}	Input LOW Voltage	54		0.7	V	Guaranteed Input LOW Voltage for All Inputs
		74		0.8		
V _{IK}	Input Clamp Diode Voltage		-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA
V _{OH}	Output HIGH Voltage	54	2.5	3.5	V	V _{CC} = MIN, I _{OH} = MAX, V _{IN} = V _{IH} or V _{IL} per Truth Table
		74	2.7	3.5	V	
V _{OL}	Output LOW Voltage	54, 74	0.25	0.4	V	V _{CC} = V _{CC} MIN, V _{IN} = V _{IL} or V _{IH} per Truth Table
		74	0.35	0.5	V	
I _{IH}	Input HIGH Current			20	μA	V _{CC} = MAX, V _{IN} = 2.7 V
I _{IL}				0.1	mA	V _{CC} = MAX, V _{IN} = 7.0 V
I _{IL}	Input LOW Current			-0.4	mA	V _{CC} = MAX, V _{IN} = 0.4 V
I _{OS}	Short Circuit Current	-20		-100	mA	V _{CC} = MAX
I _{CC}	Power Supply Current Total, Output HIGH Total, Output LOW			0.5	mA	V _{CC} = MAX
				1.1		

AC CHARACTERISTICS: T_A = 25°C

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
t _{PLH}	Turn Off Delay, Input to Output		10	15	ns	V _{CC} = 5.0 V C _L = 15 pF
t _{PHL}	Turn On Delay, Input to Output		40	59	ns	



*OPEN COLLECTOR OUTPUTS

J Suffix — Case 632-07 (Ceramic)
N Suffix — Case 646-05 (Plastic)

TRUTH TABLE

IN		OUT
A	B	Z
L	L	L
L	H	H
H	L	H
H	H	L

SN54LS136
SN74LS136

QUAD 2-INPUT
EXCLUSIVE OR GATE
LOW POWER SCHOTTKY

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V _{CC}	Supply Voltage	54	4.5	5.0	5.5	V
		74	4.75	5.0	5.25	
T _A	Operating Ambient Temperature Range	54	-55	25	125	°C
		74	0	25	70	
V _{OH}	Output Voltage — High	54, 74			5.5	V
I _{OL}	Output Current — Low	54			4.0	mA
74				8.0		

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)


SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
V _{IH}	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage for All Inputs
V _{IL}	Input LOW Voltage	54		0.7	V	Guaranteed Input LOW Voltage for All Inputs
		74		0.8		
V _{IK}	Input Clamp Diode Voltage		-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA
I _{OH}	Output HIGH Current	54, 74		100	μA	V _{CC} = MIN, V _{OH} = MAX
V _{OL}	Output LOW Voltage	54, 74	0.25	0.4	V	V _{CC} = V _{CC} MIN, V _{IN} = V _{IL} or V _{IH} per Truth Table
		74	0.35	0.5	V	
I _{IH}	Input HIGH Current			40	μA	V _{CC} = MAX, V _{IN} = 2.7 V
				0.2	mA	V _{CC} = MAX, V _{IN} = 7.0 V
I _{IL}	Input LOW Current			-0.8	mA	V _{CC} = MAX, V _{IN} = 0.4 V
I _{CC}	Power Supply Current			10	mA	V _{CC} = MAX

AC CHARACTERISTICS: T_A = 25°C

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
t _{PLH}	Propagation Delay, Other Input LOW		18	30	ns	V _{CC} = 5.0 V C _L = 15 pF, R _L = 2.0 kΩ
t _{PHL}			18	30		
t _{PLH}	Propagation Delay, Other Input HIGH		18	30	ns	
t _{PHL}			18	30		



SN54LS137 SN74LS137



3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS WITH ADDRESS LATCHES

LOW POWER SCHOTTKY

J Suffix — Case 620-08 (Ceramic)
N Suffix — Case 648-05 (Plastic)

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V _{CC}	Supply Voltage	54	4.5	5.0	5.5	V
		74	4.75	5.0	5.25	
T _A	Operating Ambient Temperature Range	54	-55	25	125	°C
		74	0	25	70	
I _{OH}	Output Current — High	54, 74			-0.4	mA
I _{OL}	Output Current — Low	54			4.0	mA
		74			8.0	


DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
V _{IH}	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage for All Inputs
V _{IL}	Input LOW Voltage	54		0.7	V	Guaranteed Input LOW Voltage for All Inputs
		74		0.8		
V _{IK}	Input Clamp Diode Voltage		-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA
V _{OH}	Output HIGH Voltage	54	2.5	3.5	V	V _{CC} = MIN, I _{OH} = MAX, V _{IN} = V _{IH} or V _{IL} per Truth Table
		74	2.7	3.5	V	
V _{OL}	Output LOW Voltage	54, 74		0.25	0.4	I _{OL} = 4.0 mA I _{OL} = 8.0 mA
		74		0.35	0.5	
I _{IH}	Input HIGH Current			20	μA	V _{CC} = MAX, V _{IN} = 2.7 V
				0.1	mA	V _{CC} = MAX, V _{IN} = 7.0 V
I _{IL}	Input LOW Current			-0.4	mA	V _{CC} = MAX, V _{IN} = 0.4 V
I _{OS}	Short Circuit Current	-20		-100	mA	V _{CC} = MAX
I _{CC}	Power Supply Current			18	mA	V _{CC} = MAX

FUNCTION TABLE

INPUTS						OUTPUTS							
ENABLE			SELECT										
$\overline{G1}$	G1	$\overline{G2}$	C	B	A	Y0	Y1	Y2	Y3	Y4	Y5	Y6	Y7
X	X	H	X	X	X	H	H	H	H	H	H	H	H
X	L	X	X	X	X	H	H	H	H	H	H	H	H
L	H	L	L	L	L	L	H	H	H	H	H	H	H
L	H	L	L	L	H	H	L	H	H	H	H	H	H
L	H	L	L	H	L	H	H	L	H	H	H	H	H
L	H	L	L	H	H	H	H	L	H	H	H	H	H
L	H	L	H	L	L	H	H	H	H	L	H	H	H
L	H	L	H	L	H	H	H	H	H	H	L	H	H
L	H	L	H	H	L	H	H	H	H	H	H	L	H
L	H	L	H	H	H	H	H	H	H	H	H	H	L
H	H	L	X	X	X	Output corresponding to stored address, L; all others, H							

H = high level, L = low level, X = irrelevant



AC CHARACTERISTICS: $V_{CC} = 5.0 V, T_A = 25^\circ C$

SYMBOL	PARAMETER	LEVELS OF DELAY	LIMITS			UNIT	TEST CONDITIONS
			MIN	TYP	MAX		
t_{PLH}	Propagation Delay Time, A,B,C to Y	2		11	17	ns	$V_{CC} = 5.0 V$ $C_L = 15 pF$
t_{PHL}	Propagation Delay Time, A,B,C to Y	4		25	38		
t_{PLH}	Propagation Delay Time, A,B,C to Y	3		16	24	ns	
t_{PHL}	Propagation Delay Time, A,B,C to Y	3		19	29		
t_{PLH}	Propagation Delay Time, Enable $\overline{G2}$ to Y	2		13	21	ns	
t_{PHL}	Propagation Delay Time, Enable $\overline{G2}$ to Y	2		16	27		
t_{PLH}	Propagation Delay Time, Enable G1 to Y	3		14	21	ns	
t_{PHL}	Propagation Delay Time, Enable G1 to Y	3		18	27		
t_{PLH}	Propagation Delay Time, Enable $\overline{G1}$ to Y	3		18	27	ns	
t_{PHL}	Propagation Delay Time, Enable $\overline{G1}$ to Y	4		25	38		

AC SETUP REQUIREMENTS: $T_A = 25^\circ C, V_{CC} = 5.0 V$

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
t_W	Pulse Width — Enable at $\overline{G1}$	15			ns	$V_{CC} = 5.0 V$
t_s	Setup Time, A,B,C	10			ns	
t_h	Hold Time, A,B,C	10			ns	



SN54LS138 SN74LS138

DESCRIPTION — The LSTTL/MSI SN54LS/74LS138 is a high speed 1-of-8 Decoder/Demultiplexer. This device is ideally suited for high speed bipolar memory chip select address decoding. The multiple input enables allow parallel expansion to a 1-of-24 decoder using just three LS138 devices or to a 1-of-32 decoder using four LS138s and one inverter. The LS138 is fabricated with the Schottky barrier diode process for high speed and is completely compatible with all Motorola TTL families.

**1-OF-8-DECODER/
DEMULTIPLEXER**
LOW POWER SCHOTTKY

- DEMULTIPLEXING CAPABILITY
- MULTIPLE INPUT ENABLE FOR EASY EXPANSION
- TYPICAL POWER DISSIPATION OF 32 mW
- ACTIVE LOW MUTUALLY EXCLUSIVE OUTPUTS
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS

PIN NAMES


$A_0 - A_2$	Address Inputs
\bar{E}_1, \bar{E}_2	Enable (Active LOW) Inputs
E_3	Enable (Active HIGH) Input
$\bar{O}_0 - \bar{O}_7$	Active LOW Outputs (Note b)

LOADING (Note a)	
HIGH	LOW
0.5 U.L.	0.25 U.L.
0.5 U.L.	0.25 U.L.
0.5 U.L.	0.25 U.L.
10 U.L.	5(2.5) U.L.

NOTES:


- 1 TTL Unit Load (U.L.) = 40 μ A HIGH/1.6 mA LOW.
- The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.

LOGIC SYMBOL



V_{CC} = Pin 16
GND = Pin 8


CONNECTION DIAGRAM DIP (TOP VIEW)



J Suffix — Case 620-08 (Ceramic)
N Suffix — Case 648-05 (Plastic)

NOTE
The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package

LOGIC DIAGRAM



4

FUNCTIONAL DESCRIPTION – The LS138 is a high speed 1-of-8 Decoder/Demultiplexer fabricated with the low power Schottky barrier diode process. The decoder accepts three binary weighted inputs (A_0, A_1, A_2) and when enabled provides eight mutually exclusive active LOW outputs ($\bar{O}_0-\bar{O}_7$). The LS138 features three Enable inputs, two active LOW (\bar{E}_1, \bar{E}_2) and one active HIGH (E_3). All outputs will be HIGH unless \bar{E}_1 and \bar{E}_2 are LOW and E_3 is HIGH. This multiple enable function allows easy parallel expansion of the device to a 1-of-32 (5 lines to 32 lines) decoder with just four LS138s and one inverter. (See Figure a.)

The LS138 can be used as an 8-output demultiplexer by using one of the active LOW Enable inputs as the data input and the other Enable inputs as strobes. The Enable inputs which are not used must be permanently tied to their appropriate active HIGH or active LOW state.

TRUTH TABLE

INPUTS			OUTPUTS										
\bar{E}_1	\bar{E}_2	E_3	A_0	A_1	A_2	\bar{O}_0	\bar{O}_1	\bar{O}_2	\bar{O}_3	\bar{O}_4	\bar{O}_5	\bar{O}_6	\bar{O}_7
H	X	X	X	X	X	H	H	H	H	H	H	H	H
X	H	X	X	X	X	H	H	H	H	H	H	H	H
X	X	L	X	X	X	H	H	H	H	H	H	H	H
L	L	H	L	L	L	L	H	H	H	H	H	H	H
L	L	H	H	L	L	H	L	H	H	H	H	H	H
L	L	H	L	H	L	H	H	L	H	H	H	H	H
L	L	H	H	H	L	H	H	H	L	H	H	H	H
L	L	H	L	L	H	H	H	H	H	L	H	H	H
L	L	H	H	L	H	H	H	H	H	H	L	H	H
L	L	H	L	H	H	H	H	H	H	H	H	L	H
L	L	H	H	H	H	H	H	H	H	H	H	H	L

H = HIGH Voltage Level
 L = LOW Voltage Level
 X = Don't Care




Fig. a.

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V _{CC}	Supply Voltage	54	4.5	5.0	5.5	V
		74	4.75	5.0	5.25	
T _A	Operating Ambient Temperature Range	54	-55	25	125	°C
		74	0	25	70	
I _{OH}	Output Current — High	54, 74			-0.4	mA
I _{OL}	Output Current — Low	54			4.0	mA
		74			8.0	

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
V _{IH}	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage for All Inputs
V _{IL}	Input LOW Voltage	54		0.7	V	Guaranteed Input LOW Voltage for All Inputs
		74		0.8		
V _{IK}	Input Clamp Diode Voltage		-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA
V _{OH}	Output HIGH Voltage	54	2.5	3.5	V	V _{CC} = MIN, I _{OH} = MAX, V _{IN} = V _{IH} or V _{IL} per Truth Table
		74	2.7	3.5	V	
V _{OL}	Output LOW Voltage	54, 74	0.25	0.4	V	I _{OL} = 4.0 mA V _{CC} = V _{CC} MIN, V _{IN} = V _{IL} or V _{IH} per Truth Table
		74	0.35	0.5	V	
I _{IH}	Input HIGH Current			20	μA	V _{CC} = MAX, V _{IN} = 2.7 V
				0.1	mA	V _{CC} = MAX, V _{IN} = 7.0 V
I _{IL}	Input LOW Current			-0.4	mA	V _{CC} = MAX, V _{IN} = 0.4 V
I _{OS}	Short Circuit Current	-20		-100	mA	V _{CC} = MAX
I _{CC}	Power Supply Current			10	mA	V _{CC} = MAX

AC CHARACTERISTICS: T_A = 25°C

SYMBOL	PARAMETER	LEVEL OF DELAY	LIMITS			UNITS	TEST CONDITIONS
			MIN	TYP	MAX		
t _{PLH}	Propagation Delay Address to Output	2		13	20	ns	V _{CC} = 5.0 V C _L = 15 pF
t _{PHL}		2		27	41		
t _{PLH}	Propagation Delay Address to Output	3		18	27	ns	
t _{PHL}		3		26	39		
t _{PLH}	Propagation Delay Enable to Output	2		12	18	ns	
t _{PHL}		2		21	32		
t _{PLH}	Propagation Delay Enable to Output	3		17	26	ns	
t _{PHL}		3		25	38		

AC WAVEFORMS




Fig. 1




Fig. 2

4



SN54LS139 SN74LS139

DESCRIPTION — The LSTTL/MSI SN54LS/74LS139 is a high speed Dual 1-of-4 Decoder/Demultiplexer. The device has two independent decoders, each accepting two inputs and providing four mutually exclusive active LOW Outputs. Each decoder has an active LOW Enable input which can be used as a data input for a 4-output demultiplexer. Each half of the LS139 can be used as a function generator providing all four minterms of two variables. The LS139 is fabricated with the Schottky barrier diode process for high speed and is completely compatible with all Motorola TTL families.

DUAL 1-OF-4-DECODER/ DEMULTIPLEXER LOW POWER SCHOTTKY

- SCHOTTKY PROCESS FOR HIGH SPEED
- MULTIFUNCTION CAPABILITY
- TWO COMPLETELY INDEPENDENT 1-OF-4 DECODERS
- ACTIVE LOW MUTUALLY EXCLUSIVE OUTPUTS
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS


PIN NAMES

A_0, A_1	Address Inputs
\bar{E}	Enable (Active LOW) Input
$\bar{O}_0 - \bar{O}_3$	Active LOW Outputs (Note b)


LOADING (Note a)	
HIGH	LOW
0.5 U.L.	0.25 U.L.
0.5 U.L.	0.25 U.L.
10 U.L.	5 (2.5) U.L.

NOTES:

- 1 TTL Unit Load (U.L.) = 40 μ A HIGH/1.6 mA LOW.
- The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.




LOGIC SYMBOL



V_{CC} = Pin 16
 GND = Pin 8

CONNECTION DIAGRAM DIP (TOP VIEW)



J Suffix — Case 620-08 (Ceramic)
 N Suffix — Case 648-05 (Plastic)

NOTE
 The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

4

FUNCTIONAL DESCRIPTION — The LS139 is a high speed dual 1-of-4 decoder/demultiplexer fabricated with the Schottky barrier diode process. The device has two independent decoders, each of which accept two binary weighted inputs (A_0, A_1) and provide four mutually exclusive active LOW outputs (\bar{O}_0 - \bar{O}_3). Each decoder has an active LOW Enable (\bar{E}). When \bar{E} is HIGH all outputs are forced HIGH. The enable can be used as the data input for a 4-output demultiplexer application.

Each half of the LS139 generates all four minterms of two variables. These four minterms are useful in some applications, replacing multiple gate functions as shown in Fig. a, and thereby reducing the number of packages required in a logic network.

TRUTH TABLE

INPUTS			OUTPUTS			
\bar{E}	A_0	A_1	\bar{O}_0	\bar{O}_1	\bar{O}_2	\bar{O}_3
H	X	X	H	H	H	H
L	L	L	L	H	H	H
L	H	L	H	L	H	H
L	L	H	H	H	L	H
L	H	H	H	H	H	L

H = HIGH Voltage Level
 L = LOW Voltage Level
 X = Don't Care




Fig. a

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V _{CC}	Supply Voltage	54	4.5	5.0	5.5	V
		74	4.75	5.0	5.25	
T _A	Operating Ambient Temperature Range	54	-55	25	125	°C
		74	0	25	70	
I _{OH}	Output Current — High	54, 74			-0.4	mA
I _{OL}	Output Current — Low	54			4.0	mA
		74			8.0	

4

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
V _{IH}	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage for All Inputs
V _{IL}	Input LOW Voltage	54		0.7	V	Guaranteed Input LOW Voltage for All Inputs
		74		0.8		
V _{IK}	Input Clamp Diode Voltage		-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA
V _{OH}	Output HIGH Voltage	54	2.5	3.5	V	V _{CC} = MIN, I _{OH} = MAX, V _{IN} = V _{IH} or V _{IL} per Truth Table
		74	2.7	3.5	V	
V _{OL}	Output LOW Voltage	54,74	0.25	0.4	V	I _{OL} = 4.0 mA V _{CC} = V _{CC} MIN, V _{IN} = V _{IL} or V _{IH} per Truth Table
		74	0.35	0.5	V	
I _{IH}	Input HIGH Current			20	μA	V _{CC} = MAX, V _{IN} = 2.7 V
				0.1	mA	V _{CC} = MAX, V _{IN} = 7.0 V
I _{IL}	Input LOW Current			-0.4	mA	V _{CC} = MAX, V _{IN} = 0.4 V
I _{OS}	Short Circuit Current	-20		-100	mA	V _{CC} = MAX
I _{CC}	Power Supply Current			11	mA	V _{CC} = MAX

AC CHARACTERISTICS: T_A = 25°C

SYMBOL	PARAMETER	LEVEL OF DELAY	LIMITS			UNITS	TEST CONDITIONS
			MIN	TYP	MAX		
t _{PLH}	Propagation Delay Address to Output	2		13	20	ns	V _{CC} = 5.0 V C _L = 15 pF
t _{PHL}	Propagation Delay Address to Output	2		22	33		
t _{PLH}	Propagation Delay Address to Output	3		18	29	ns	
t _{PHL}	Propagation Delay Address to Output	3		25	38		
t _{PLH}	Propagation Delay Enable to Output	2		16	24	ns	
t _{PHL}	Propagation Delay Enable to Output	2		21	32		




Fig. 1




Fig. 2

SN54LS145 SN74LS145

DESCRIPTION — The SN54LS/74LS145, 1-of-10 Decoder/Driver, is designed to accept BCD inputs and provide appropriate outputs to drive 10-digit incandescent displays. All outputs remain off for all invalid binary input conditions. It is designed for use as indicator/relay drivers or as an open-collector logic circuit driver. Each of the high breakdown output transistors will sink up to 80 mA of current. Typical power dissipation is 35 mW. This device is fully compatible with all TTL families.

1-OF-10 DECODER/DRIVER OPEN-COLLECTOR LOW POWER SCHOTTKY


- LOW POWER VERSION OF 54/74145
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS

LOADING (Note a)

	HIGH	LOW
Open Collector	0.5 U.L.	0.25 U.L.
		15 (7.5) U.L.

PIN NAMES


P₀, P₁, P₂, P₃ BCD Inputs
Q₀ to Q₉ Outputs (Note b)




NOTES:

- a. 1 TTL Unit Load (U.L.) = 40 μ A HIGH/1.6 mA LOW.
b. The Output LOW drive factor is 7.5 U.L. for Military (54) and 15 U.L. for Commercial (74) Temperature Ranges

LOGIC DIAGRAM



CONNECTION DIAGRAM DIP (TOP VIEW)



J Suffix — Case 620-08 (Ceramic)
N Suffix — Case 648-05 (Plastic)

TRUTH TABLE

INPUTS				OUTPUTS									
P ₃	P ₂	P ₁	P ₀	\bar{Q}_0	\bar{Q}_1	\bar{Q}_2	\bar{Q}_3	\bar{Q}_4	\bar{Q}_5	\bar{Q}_6	\bar{Q}_7	\bar{Q}_8	\bar{Q}_9
L	L	L	L	L	H	H	H	H	H	H	H	H	H
L	L	L	H	H	L	H	H	H	H	H	H	H	H
L	L	H	L	H	H	L	H	H	H	H	H	H	H
L	L	H	H	H	H	H	L	H	H	H	H	H	H
L	H	L	L	H	H	H	H	L	H	H	H	H	H
L	H	L	H	H	H	H	H	H	L	H	H	H	H
L	H	H	L	H	H	H	H	H	H	L	H	H	H
L	H	H	H	H	H	H	H	H	H	H	L	H	H
H	L	L	L	H	H	H	H	H	H	H	H	L	H
H	L	L	H	H	H	H	H	H	H	H	H	H	L
H	L	H	L	H	H	H	H	H	H	H	H	H	H
H	L	H	H	H	H	H	H	H	H	H	H	H	H
H	H	L	L	H	H	H	H	H	H	H	H	H	H
H	H	L	H	H	H	H	H	H	H	H	H	H	H
H	H	H	L	H	H	H	H	H	H	H	H	H	H
H	H	H	H	H	H	H	H	H	H	H	H	H	H

H = HIGH Voltage Level
L = LOW Voltage Level

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V _{CC}	Supply Voltage	54	4.5	5.0	5.5	V
		74	4.75	5.0	5.25	
T _A	Operating Ambient Temperature Range	54	-55	25	125	°C
		74	0	25	70	
V _{OH}	Output Voltage — High	54, 74			15	V
I _{OL}	Output Current — Low	54			12	mA
		74			24	

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER		LIMITS			UNITS	TEST CONDITIONS
			MIN	TYP	MAX		
V_{IH}	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage for All Inputs
V_{IL}	Input LOW Voltage	54		0.7	V	Guaranteed Input LOW Voltage for All Inputs	
		74		0.8			
V_{IK}	Input Clamp Diode Voltage			-0.65	-1.5	V	$V_{CC} = \text{MIN}$, $I_{IN} = -18 \text{ mA}$
I_{OH}	Output HIGH Current		54,74		250	μA	$V_{CC} = \text{MIN}$, $V_{OH} = \text{MAX}$
V_{OL}	Output LOW Voltage	54,74		0.25	0.4	V	$V_{CC} = V_{CC} \text{ MIN}$, $V_{IN} = V_{IL} \text{ or } V_{IH}$ per Truth Table
		74		0.35	0.5	V	
		54,74		2.3	3.0	V	
I_{IH}	Input HIGH Current				20	μA	$V_{CC} = \text{MAX}$, $V_{IN} = 2.7 \text{ V}$
					0.1	mA	$V_{CC} = \text{MAX}$, $V_{IN} = 7.0 \text{ V}$
I_{IL}	Input LOW Current				-0.4	mA	$V_{CC} = \text{MAX}$, $V_{IN} = 0.4 \text{ V}$
I_{CC}	Power Supply Current				13	mA	$V_{CC} = \text{MAX}$, $V_{IN} = \text{GND}$

AC CHARACTERISTICS: $T_A = 25^\circ\text{C}$

SYMBOL	PARAMETER		LIMITS			UNITS	TEST CONDITIONS
			MIN	TYP	MAX		
t_{PHL}	Propagation Delay				50	ns	$V_{CC} = 5.0 \text{ V}$ $C_L = 45 \text{ pF}$
t_{PLH}	P_n Input to Q_n Output				50		

4

AC WAVEFORMS




Fig. 1




Fig. 2



SN54LS/74LS147 SN54LS/74LS148 SN54LS/74LS748

DESCRIPTION — The SN54LS/74LS147 and the SN54LS/74LS148 are Priority Encoders. They provide priority decoding of the inputs to ensure that only the highest order data line is encoded. Both devices have data inputs and outputs which are active at the low logic level.

The LS147 encodes nine data lines to four-line (8-4-2-1) BCD. The implied decimal zero condition does not require an input condition because zero is encoded when all nine data lines are at a high logic level.

The LS148 encodes eight data lines to three-line (4-2-1) binary (octal). By providing cascading circuitry (Enable Input EI and Enable Output EO) octal expansion is allowed without needing external circuitry.

The SN54LS/74LS748 is a proprietary Motorola part incorporating a built-in deglitcher network which minimizes glitches on the GS output. The glitch occurs on the negative going transition of the EI input when data inputs 0-7 are at logical ones.

The only dc parameter differences between the LS148 and the LS748 are that (1) Pin 10 (input 0) has a fan-in of 2 on the LS748 versus a fan-in of 1 on the LS148; (2) Pins 1, 2, 3, 4, 11, 12 and 13 (inputs 1, 2, 3, 4, 5, 6, 7) have a fan-in of 3 on the LS748 versus a fan-in of 2 on the LS148.

The only ac difference is that t_{pHL} from EI to EO is changed from 40 to 45 ns.

**SN54LS/74LS147
FUNCTION TABLE**

INPUTS									OUTPUTS			
1	2	3	4	5	6	7	8	9	D	C	B	A
H	H	H	H	H	H	H	H	H	H	H	H	H
X	X	X	X	X	X	X	X	L	L	H	H	L
X	X	X	X	X	X	X	L	H	L	H	H	H
X	X	X	X	X	X	L	H	H	H	L	L	L
X	X	X	X	X	L	H	H	H	H	L	L	H
X	X	X	X	L	H	H	H	H	H	L	H	L
X	X	L	H	H	H	H	H	H	H	L	H	L
X	L	H	H	H	H	H	H	H	H	L	H	L
L	H	H	H	H	H	H	H	H	H	H	L	L

**SN54LS/74LS148
SN54LS/74LS748
FUNCTION TABLE**


INPUTS								OUTPUTS				
EI	0	1	2	3	4	5	6	A2	A1	A0	GS	EO
H	X	X	X	X	X	X	X	H	H	H	H	H
L	H	H	H	H	H	H	H	H	H	H	H	L
L	X	X	X	X	X	X	L	L	L	L	L	H
L	X	X	X	X	X	L	H	L	L	H	L	H
L	X	X	X	X	L	H	H	L	H	L	L	H
L	X	X	X	L	H	H	H	H	L	L	L	H
L	X	X	L	H	H	H	H	H	L	H	L	H
L	X	L	H	H	H	H	H	H	L	H	L	H
L	L	H	H	H	H	H	H	H	H	H	L	H

H = high logic level, L = low logic level, X = irrelevant


10-LINE-TO-4-LINE AND 8-LINE-TO-3-LINE PRIORITY ENCODERS

LOW POWER SCHOTTKY

**SN54LS/74LS147
(TOP VIEW)**




**SN54LS/74LS148
SN54LS/74LS748
(TOP VIEW)**




J Suffix — Case 620-08 (Ceramic)
N Suffix — Case 648-05 (Plastic)

4


FUNCTIONAL BLOCK DIAGRAMS



SN54LS/74LS147



SN54LS/74LS148



SN54LS/74LS748

4

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V _{CC}	Supply Voltage	54	4.5	5.0	5.5	V
		74	4.75	5.0	5.25	
T _A	Operating Ambient Temperature Range	54	-55	25	125	°C
		74	0	25	70	
I _{OH}	Output Current — High	54,74			-0.4	mA
I _{OL}	Output Current — Low	54			4.0	mA
		74			8.0	

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
V _{IH}	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage for All Inputs
V _{IL}	Input LOW Voltage	54		0.7	V	Guaranteed Input LOW Voltage for All Inputs
		74		0.8		
V _{IK}	Input Clamp Diode Voltage		-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA
V _{OH}	Output HIGH Voltage	54	2.5	3.5	V	V _{CC} = MIN, I _{OH} = MAX, V _{IN} = V _{IH} or V _{IL} per Truth Table
		74	2.7	3.5	V	
V _{OL}	Output LOW Voltage	54,74		0.25	0.4	I _{OL} = 4.0 mA
		74		0.35	0.5	I _{OL} = 8.0 mA
I _{IH}	Input HIGH Current All Others Input 0 (LS748) Inputs 1-7 (LS148) Inputs 1-7 (LS748)			20 40 40 60	μA	V _{CC} = MAX, V _{IN} = 2.7 V
	All Others Input 0 (LS748) Inputs 1-7 (LS148) Inputs 1-7 (LS748)			0.1 0.2 0.2 0.3	mA	V _{CC} = MAX, V _{IN} = 7.0 V
I _{IL}	Input LOW Current All others Input 0 (LS748) Inputs 1-7 (LS148) Inputs 1-7 (LS748)			-0.4 -0.8 -0.8 -1.2	mA	V _{CC} = MAX, V _{IN} = 0.4 V
I _{OS}	Short Circuit Current	-20		-100	mA	V _{CC} = MAX
I _{CC}	Power Supply Current			20	mA	V _{CC} = MAX, Inputs 7, EI, GND, Others Open
				17	mA	V _{CC} = MAX, All open



AC CHARACTERISTICS: $V_{CC} = 5.0\text{ V}$, $T_A = 25^\circ\text{C}$

SN54LS/74LS147

SYMBOL	FROM (INPUT)	TO (OUTPUT)	WAVEFORM	LIMITS			UNIT	TEST CONDITIONS
				MIN	TYP	MAX		
t _{PLH}	Any	Any	In-phase output		12	18	ns	C _L = 15 pF, R _L = 2 kΩ
t _{PHL}					12	18		
t _{PLH}	Any	Any	Out-of-phase output		21	33	ns	
t _{PHL}					15	23		

SN54LS/74LS148

SN54LS/74LS748

SYMBOL	FROM (INPUT)	TO (OUTPUT)	WAVEFORM	LIMITS			UNIT	TEST CONDITIONS
				MIN	TYP	MAX		
t _{PLH}	1 thru 7	A0, A1, or A2	In-phase output		14	18	ns	C _L = 15 pF, R _L = 2 kΩ,
t _{PHL}					15	25		
t _{PLH}	1 thru 7	A0, A1, or A2	Out-of-phase output		20	36	ns	
t _{PHL}					16	29		
t _{PLH}	0 thru 7	EO	Out-of-phase output		7.0	18	ns	
t _{PHL}					25	40		
t _{PLH}	0 thru 7	GS	In-phase output		35	55	ns	
t _{PHL}					9.0	21		
t _{PLH}	EI	A0, A1, or A2	In-phase output		16	25	ns	
t _{PHL}					12	25		
t _{PLH}	EI	GS	In-phase output		12	17	ns	
t _{PHL}					14	36		
t _{PLH}	EI	EO	In-phase output		12	21	ns	
t _{PHL}					28	40		
					30	45		(LS148) (LS748)

4



MOTOROLA

SN54LS151 SN74LS151

DESCRIPTION — The TTL/MSI SN54LS/74LS151 is a high speed 8-Input Digital Multiplexer. It provides, in one package, the ability to select one bit of data from up to eight sources. The LS151 can be used as a universal function generator to generate any logic function of four variables. Both assertion and negation outputs are provided.

8-INPUT MULTIPLEXER

LOW POWER SCHOTTKY

- SCHOTTKY PROCESS FOR HIGH SPEED
- MULTIFUNCTION CAPABILITY
- ON-CHIP SELECT LOGIC DECODING
- FULLY BUFFERED COMPLEMENTARY OUTPUTS
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS

PIN NAMES

$S_0 - S_2$	Select Inputs
\bar{E}	Enable (Active LOW) Input
$I_0 - I_7$	Multiplexer Inputs
Z	Multiplexer Output (Note b)
\bar{Z}	Complementary Multiplexer Output (Note b)


LOADING (Note a)

	HIGH	LOW
$S_0 - S_2$	0.5 U.L.	0.25 U.L.
\bar{E}	0.5 U.L.	0.25 U.L.
$I_0 - I_7$	0.5 U.L.	0.25 U.L.
Z	10 U.L.	5 (2.5) U.L.
\bar{Z}	10 U.L.	5 (2.5) U.L.

NOTES:


- 1 TTL Unit Load (U.L.) = 40 μ A HIGH/1.6 mA LOW.
- The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.

LOGIC SYMBOL




VCC = Pin 16
GND = Pin 8

LOGIC DIAGRAM



VCC = Pin 16
GND = Pin 8
○ = Pin Numbers

CONNECTION DIAGRAM DIP (TOP VIEW)



J Suffix — Case 620-08
(Ceramic)
N Suffix — Case 648-05
(Plastic)

FUNCTIONAL DESCRIPTION — The LS151 is a logical implementation of a single pole, 8-position switch with the switch position controlled by the state of three Select inputs, S_0, S_1, S_2 . Both assertion and negation outputs are provided. The Enable input (E) is active LOW. When it is not activated, the negation output is HIGH and the assertion output is LOW regardless of all other inputs. The logic function provided at the output is:

$$Z = \bar{E} \cdot (I_0 \cdot \bar{S}_0 \cdot \bar{S}_1 \cdot \bar{S}_2 + I_1 \cdot S_0 \cdot \bar{S}_1 \cdot \bar{S}_2 + I_2 \cdot \bar{S}_0 \cdot S_1 \cdot \bar{S}_2 + I_3 \cdot S_0 \cdot S_1 \cdot \bar{S}_2 + I_4 \cdot \bar{S}_0 \cdot \bar{S}_1 \cdot S_2 + I_5 \cdot S_0 \cdot \bar{S}_1 \cdot S_2 + I_6 \cdot \bar{S}_0 \cdot S_1 \cdot S_2 + I_7 \cdot S_0 \cdot S_1 \cdot S_2)$$

The LS151 provides the ability, in one package, to select from eight sources of data or control information. By proper manipulation of the inputs, the LS151 can provide any logic function of four variables and its negation.

TRUTH TABLE

\bar{E}	S_2	S_1	S_0	I_0	I_1	I_2	I_3	I_4	I_5	I_6	I_7	\bar{Z}	Z
H	X	X	X	X	X	X	X	X	X	X	X	H	L
L	L	L	L	L	X	X	X	X	X	X	X	H	L
L	L	L	L	H	X	X	X	X	X	X	X	L	H
L	L	L	H	X	L	X	X	X	X	X	X	H	L
L	L	L	H	X	H	X	X	X	X	X	X	L	H
L	L	H	L	X	X	L	X	X	X	X	X	H	L
L	L	H	L	X	X	H	X	X	X	X	X	L	H
L	L	H	H	X	X	X	L	X	X	X	X	H	L
L	L	H	H	X	X	X	H	X	X	X	X	L	H
L	H	L	L	X	X	X	X	L	X	X	X	H	L
L	H	L	L	X	X	X	X	H	X	X	X	L	H
L	H	L	H	X	X	X	X	X	L	X	X	H	L
L	H	L	H	X	X	X	X	X	H	X	X	L	H
L	H	H	L	X	X	X	X	X	X	L	X	H	L
L	H	H	L	X	X	X	X	X	X	H	X	L	H
L	H	H	H	X	X	X	X	X	X	X	L	H	L
L	H	H	H	X	X	X	X	X	X	X	H	L	H

H = HIGH Voltage Level
 L = LOW Voltage Level
 X = Don't Care

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V _{CC}	Supply Voltage	54	4.5	5.0	5.5	V
		74	4.75	5.0	5.25	
T _A	Operating Ambient Temperature Range	54	-55	25	125	°C
		74	0	25	70	
I _{OH}	Output Current — High	54, 74			-0.4	mA
I _{OL}	Output Current — Low	54			4.0	mA
		74			8.0	

4

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
V _{IH}	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage for All Inputs
V _{IL}	Input LOW Voltage	54		0.7	V	Guaranteed Input LOW Voltage for All Inputs
		74		0.8		
V _{IK}	Input Clamp Diode Voltage		-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA
V _{OH}	Output HIGH Voltage	54	2.5	3.5	V	V _{CC} = MIN, I _{OH} = MAX, V _{IN} = V _{IH} or V _{IL} per Truth Table
		74	2.7	3.5	V	
V _{OL}	Output LOW Voltage	54,74	0.25	0.4	V	I _{OL} = 4.0 mA, V _{CC} = V _{CC} MIN, V _{IN} = V _{IL} or V _{IH} per Truth Table
		74	0.35	0.5	V	
I _{IH}	Input HIGH Current			20	μA	V _{CC} = MAX, V _{IN} = 2.7 V
				0.1	mA	
I _{IL}	Input LOW Current			-0.4	mA	V _{CC} = MAX, V _{IN} = 0.4 V
I _{OS}	Short Circuit Current	-20		-100	mA	V _{CC} = MAX
I _{CC}	Power Supply Current			10	mA	V _{CC} = MAX

AC CHARACTERISTICS: T_A = 25°C

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
t _{PLH}	Propagation Delay Select to Output Z		27	43	ns	V _{CC} = 5.0 V C _L = 15 pF
t _{PHL}			18	30		
t _{PLH}	Propagation Delay Select to Output \bar{Z}		14	23	ns	
t _{PHL}			20	32		
t _{PLH}	Propagation Delay Enable to Output Z		26	42	ns	
t _{PHL}			20	32		
t _{PLH}	Propagation Delay Enable to Output \bar{Z}		15	24	ns	
t _{PHL}			18	30		
t _{PLH}	Propagation Delay Data to Output Z		20	32	ns	
t _{PHL}			16	26		
t _{PLH}	Propagation Delay Data to Output \bar{Z}		13	21	ns	
t _{PHL}			12	20		



AC WAVEFORMS




Fig. 1




Fig. 2

SN54LS153 SN74LS153

DESCRIPTION — The LSTTL/MSI SN54LS/74LS153 is a very high speed Dual 4-Input Multiplexer with common select inputs and individual enable inputs for each section. It can select two bits of data from four sources. The two buffered outputs present data in the true (non-inverted) form. In addition to multiplexer operation, the LS153 can generate any two functions of three variables. The LS153 is fabricated with the Schottky barrier diode process for high speed and is completely compatible with all Motorola TTL families.

DUAL 4-INPUT MULTIPLEXER

LOW POWER SCHOTTKY

- **MULTIFUNCTION CAPABILITY**
- **NON-INVERTING OUTPUTS**
- **SEPARATE ENABLE FOR EACH MULTIPLEXER**
- **INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS**

PIN NAMES


S_0	Common Select Input
E	Enable (Active LOW) Input
I_0, I_1	Multiplexer Inputs
Z	Multiplexer Output (Note b)

LOADING (Note a)	
HIGH	LOW
0.5 U.L.	0.25 U.L.
0.5 U.L.	0.25 U.L.
0.5 U.L.	0.25 U.L.
10 U.L.	5 (2.5) U.L.

NOTES:


- 1 TTL Unit Load (U.L.) = 40 μ A HIGH/1.6 mA LOW.
- The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.

LOGIC SYMBOL




V_{CC} = Pin 16
GND = Pin 8

LOGIC DIAGRAM



CONNECTION DIAGRAM DIP (TOP VIEW)



J Suffix — Case 620-08 (Ceramic)
N Suffix — Case 648-05 (Plastic)

NOTE
The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package

FUNCTIONAL DESCRIPTION — The LS153 is a Dual 4-Input Multiplexer fabricated with Low Power, Schottky barrier diode process for high speed. It can select two bits of data from up to four sources under the control of the common Select Inputs (S_0, S_1). The two 4-input multiplexer circuits have individual active LOW Enables (\bar{E}_a, \bar{E}_b) which can be used to strobe the outputs independently. When the Enables (\bar{E}_a, \bar{E}_b) are HIGH, the corresponding outputs (Z_a, Z_b) are forced LOW.

The LS153 is the logic implementation of a 2-pole, 4-position switch, where the position of the switch is determined by the logic levels supplied to the two Select Inputs. The logic equations for the outputs are shown below.

$$Z_a = \bar{E}_a \cdot (I_{0a} \cdot \bar{S}_1 \cdot \bar{S}_0 + I_{1a} \cdot \bar{S}_1 \cdot S_0 + I_{2a} \cdot S_1 \cdot \bar{S}_0 + I_{3a} \cdot S_1 \cdot S_0)$$

$$Z_b = \bar{E}_b \cdot (I_{0b} \cdot \bar{S}_1 \cdot \bar{S}_0 + I_{1b} \cdot \bar{S}_1 \cdot S_0 + I_{2b} \cdot S_1 \cdot \bar{S}_0 + I_{3b} \cdot S_1 \cdot S_0)$$

The LS153 can be used to move data from a group of registers to a common output bus. The particular register from which the data came would be determined by the state of the Select Inputs. A less obvious application is a function generator. The LS153 can generate two functions of three variables. This is useful for implementing highly irregular random logic.

TRUTH TABLE

SELECT INPUTS		INPUTS (a or b)					OUTPUT
S_0	S_1	\bar{E}	I_0	I_1	I_2	I_3	Z
X	X	H	X	X	X	X	L
L	L	L	L	X	X	X	L
L	L	L	H	X	X	X	H
H	L	L	X	L	X	X	L
H	L	L	X	H	X	X	H
L	H	L	X	X	L	X	L
L	H	L	X	X	H	X	H
H	H	L	X	X	X	L	L
H	H	L	X	X	X	H	H

H = HIGH Voltage Level

L = LOW Voltage Level

X = Don't Care

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V_{CC}	Supply Voltage	54	4.5	5.0	5.5	V
		74	4.75	5.0	5.25	
T_A	Operating Ambient Temperature Range	54	-55	25	125	°C
		74	0	25	70	
I_{OH}	Output Current — High	54, 74			-0.4	mA
I_{OL}	Output Current — Low	54			4.0	mA
		74			8.0	

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
V _{IH}	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage for All Inputs
V _{IL}	Input LOW Voltage	54		0.7	V	Guaranteed Input LOW Voltage for All Inputs
		74		0.8		
V _{IK}	Input Clamp Diode Voltage		-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA
V _{OH}	Output HIGH Voltage	54	2.5	3.5	V	V _{CC} = MIN, I _{OH} = MAX, V _{IN} = V _{IH} or V _{IL} per Truth Table
		74	2.7	3.5	V	
V _{OL}	Output LOW Voltage	54,74	0.25	0.4	V	I _{OL} = 4.0 mA V _{CC} = V _{CC} MIN, V _{IN} = V _{IL} or V _{IH} per Truth Table
		74	0.35	0.5	V	
I _{IH}	Input HIGH Current			20	μA	V _{CC} = MAX, V _{IN} = 2.7 V
I _{IL}	Input LOW Current			0.1	mA	V _{CC} = MAX, V _{IN} = 7.0 V
I _{IL}	Input LOW Current			-0.4	mA	V _{CC} = MAX, V _{IN} = 0.4 V
I _{OS}	Short Circuit Current	-20		-100	mA	V _{CC} = MAX
I _{CC}	Power Supply Current			10	mA	V _{CC} = MAX

AC CHARACTERISTICS: T_A = 25°C

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS	
		MIN	TYP	MAX			
t _{PLH}	Propagation Delay Data to Output		10	15	ns	Fig. 2	V _{CC} = 5.0 V C _L = 15 pF
t _{PHL}	Data to Output		17	26			
t _{PLH}	Propagation Delay Select to Output		19	29	ns	Fig. 1	
t _{PHL}	Select to Output		25	38			
t _{PLH}	Propagation Delay Enable to Output		16	24	ns	Fig. 2	
t _{PHL}	Enable to Output		21	32			

AC WAVEFORMS




Fig. 1




Fig. 2

4



SN54LS/74LS155 SN54LS/74LS156

DESCRIPTION — The SN54LS/74LS155 and SN54LS/74LS156 are high speed Dual 1-of-4 Decoder/Demultiplexers. These devices have two decoders with common 2-bit Address inputs and separate gated Enable inputs. Decoder "a" has an Enable gate with one active HIGH and one active LOW input. Decoder "b" has two active LOW Enable inputs. If the Enable functions are satisfied, one output of each decoder will be LOW as selected by the wired-OR (DOT-AND) decoding and function generator applications.

The LS155 and LS156 are fabricated with the Schottky barrier diode process for high speed and are completely compatible with all Motorola TTL families.

DUAL 1-OF-4 DECODER/ DEMULTIPLEXER LS156-OPEN-COLLECTOR LOW POWER SCHOTTKY

- SCHOTTKY PROCESS FOR HIGH SPEED
- MULTIFUNCTION CAPABILITY
- COMMON ADDRESS INPUTS
- TRUE OR COMPLEMENT DATA DEMULTIPLEXING
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS

PIN NAMES

A_0, A_1	Address Inputs
\bar{E}_a, \bar{E}_b	Enable (Active LOW) Inputs
E_a	Enable (Active HIGH) Input
$\bar{O}_0 - \bar{O}_3$	Active LOW Outputs (Note b)


LOADING (Note a)

	HIGH	LOW
A_0, A_1	0.5 U.L.	0.25 U.L.
\bar{E}_a, \bar{E}_b	0.5 U.L.	0.25 U.L.
E_a	0.5 U.L.	0.25 U.L.
$\bar{O}_0 - \bar{O}_3$	10 U.L.	5 (2.5) U.L.


NOTES:

- 1 TTL Unit Load (U.L.) = 40 μ A HIGH/1.6 mA LOW.
- The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges. The HIGH level drive for the LS156 must be established by an external resistor.

LOGIC DIAGRAM




LOGIC SYMBOL



V_{CC} = Pin 16
 GND = Pin 8

CONNECTION DIAGRAM DIP (TOP VIEW)



J Suffix — Case 620-08
 (Ceramic)
 N Suffix — Case 648-05
 (Plastic)

NOTE:
 The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package



FUNCTIONAL DESCRIPTION — The LS155 and LS156 are Dual 1-of-4 Decoder/Demultiplexers with common Address inputs and separate gated Enable inputs. When enabled, each decoder section accepts the binary weighted Address inputs (A_0, A_1) and provides four mutually exclusive active LOW outputs ($\bar{O}_0-\bar{O}_3$). If the Enable requirements of each decoder are not met, all outputs of that decoder are HIGH.

Each decoder section has a 2-input enable gate. The enable gate for Decoder "a" requires one active HIGH input and one active LOW input ($E_a \cdot \bar{E}_a$). In demultiplexing applications, Decoder "a" can accept either true or complemented data by using the \bar{E}_a or E_a inputs respectively. The enable gate for Decoder "b" requires two active LOW inputs ($\bar{E}_b \cdot \bar{E}_b$). The LS155 or LS156 can be used as a 1-of-8 Decoder/Demultiplexer by tying E_a to \bar{E}_b and relabeling the common connection as (A_2). The other \bar{E}_b and \bar{E}_a are connected together to form the common enable.

The LS155 and LS156 can be used to generate all four minterms of two variables. These four minterms are useful in some applications replacing multiple gate functions as shown in Fig. a. The LS156 has the further advantage of being able to AND the minterm functions by tying outputs together. Any number of terms can be wired-AND as shown below.

$$f = (E + A_0 + A_1) \cdot (E + \bar{A}_0 + A_1) \cdot (E + A_0 + \bar{A}_1) \cdot (E + \bar{A}_0 + \bar{A}_1)$$

where $E = E_a + \bar{E}_a$; $E = E_b + E_b$




Fig. a

TRUTH TABLE

ADDRESS		ENABLE "a"		OUTPUT "a"				ENABLE "b"		OUTPUT "b"			
A_0	A_1	E_a	\bar{E}_a	\bar{O}_0	\bar{O}_1	\bar{O}_2	\bar{O}_3	\bar{E}_b	\bar{E}_b	\bar{O}_0	\bar{O}_1	\bar{O}_2	\bar{O}_3
X	X	L	X	H	H	H	H	H	X	H	H	H	H
X	X	X	H	H	H	H	H	X	H	H	H	H	H
L	L	H	L	L	H	H	H	L	L	L	H	H	H
H	L	H	L	H	L	H	H	L	L	H	L	H	H
L	H	H	L	H	H	L	H	L	L	H	H	L	H
H	H	H	L	H	H	H	L	L	L	H	H	H	L

H = HIGH Voltage Level
 L = LOW Voltage Level
 X = Don't Care

4

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V _{CC}	Supply Voltage	54	4.5	5.0	5.5	V
		74	4.75	5.0	5.25	
T _A	Operating Ambient Temperature Range	54	-55	25	125	°C
		74	0	25	70	
I _{OH}	Output Current — High	54, 74			-0.4	mA
I _{OL}	Output Current — Low	54			4.0	mA
		74			8.0	

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS	
		MIN	TYP	MAX			
V _{IH}	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage for All Inputs	
V _{IL}	Input LOW Voltage	54		0.7	V	Guaranteed Input LOW Voltage for All Inputs	
		74		0.8			
V _{IK}	Input Clamp Diode Voltage		-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA	
V _{OH}	Output HIGH Voltage	54	2.5	3.5	V	V _{CC} = MIN, I _{OH} = MAX, V _{IN} = V _{IH} or V _{IL} per Truth Table	
		74	2.7	3.5	V		
V _{OL}	Output LOW Voltage	54,74		0.25	0.4	I _{OL} = 4.0 mA	V _{CC} = V _{CC} MIN, V _{IN} = V _{IL} or V _{IH} per Truth Table
		74		0.35	0.5	I _{OL} = 8.0 mA	
I _{IH}	Input HIGH Current			20	μA	V _{CC} = MAX, V _{IN} = 2.7 V	
				0.1	mA	V _{CC} = MAX, V _{IN} = 7.0 V	
I _{IL}	Input LOW Current			-0.4	mA	V _{CC} = MAX, V _{IN} = 0.4 V	
I _{OS}	Short Circuit Current	-20		-100	mA	V _{CC} = MAX	
I _{CC}	Power Supply Current			10	mA	V _{CC} = MAX	



AC CHARACTERISTICS T_A = 25°C

SYMBOL	PARAMETER	LIMITS		UNITS	TEST CONDITIONS
		TYP	MAX		
t _{PLH}	Propagation Delay	10	15	ns	V _{CC} = 5.0 V C _L = 15 pF
t _{PHL}	Address, E _A or E _B to Output	19	30	ns	
t _{PLH}	Propagation Delay	17	26	ns	
t _{PHL}	Address to Output	19	30	ns	
t _{PLH}	Propagation Delay	18	27	ns	
t _{PHL}	E _A to Output	18	27	ns	

AC WAVEFORMS




Fig. 1




Fig. 2

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V _{CC}	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
T _A	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
V _{OH}	Output Voltage — High	54, 74			5.5	V
I _{OL}	Output Current — Low	54 74			4.0 8.0	mA

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
V _{IH}	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage for All Inputs
V _{IL}	Input LOW Voltage	54		0.7	V	Guaranteed Input LOW Voltage for All Inputs
		74		0.8		
V _{IK}	Input Clamp Diode Voltage		-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA
I _{OH}	Output HIGH Current	54, 74		100	μA	V _{CC} = MIN, V _{OH} = MAX
V _{OL}	Output LOW Voltage	54, 74	0.25	0.4	V	I _{OL} = 4.0 mA, V _{CC} = V _{CC} MIN, V _{IN} = V _{IL} or V _{IH} per Truth Table
		74	0.35	0.5	V	I _{OL} = 8.0 mA
I _{IH}	Input HIGH Current			20	μA	V _{CC} = MAX, V _{IN} = 2.7 V
				0.1	mA	V _{CC} = MAX, V _{IN} = 7.0 V
I _{IL}	Input LOW Current			-0.4	mA	V _{CC} = MAX, V _{IN} = 0.4 V
I _{CC}	Power Supply Current			10	mA	V _{CC} = MAX

AC CHARACTERISTICS T_A = 25°C

SYMBOL	PARAMETER	LIMITS		UNITS	TEST CONDITIONS
		TYP	MAX		
t _{PLH}	Propagation Delay Address, E _a or E _b to Output	25	40	ns	V _{CC} = 5.0 V C _L = 15 pF R _L = 2 kΩ
t _{PHL}	Propagation Delay Address to Output	34	51	ns	
t _{PLH}	Propagation Delay Address to Output	31	46	ns	
t _{PHL}	Propagation Delay Address to Output	34	51	ns	
t _{PLH}	Propagation Delay E _a to Output	32	48	ns	
t _{PHL}	Propagation Delay E _a to Output	32	48	ns	

AC WAVEFORMS




Fig. 1




Fig. 2

4



MOTOROLA

SN54LS157 SN74LS157

DESCRIPTION — The LSTTL/MSI SN54LS/74LS157 is a high speed Quad 2-Input Multiplexer. Four bits of data from two sources can be selected using the common Select and Enable inputs. The four buffered outputs present the selected data in the true (non-inverted) form. The LS157 can also be used to generate any four of the 16 different functions of two variables. The LS157 is fabricated with the Schottky barrier diode process for high speed and is completely compatible with all Motorola TTL families.

QUAD 2-INPUT MULTIPLEXER

LOW POWER SCHOTTKY

- SCHOTTKY PROCESS FOR HIGH SPEED
- MULTIFUNCTION CAPABILITY
- NON-INVERTING OUTPUTS
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS

PIN NAMES

S	Common Select Input
\bar{E}	Enable (Active LOW) Input
$I_{0a} - I_{0d}$	Data Inputs from Source 0
$I_{1a} - I_{1d}$	Data Inputs from Source 1
$Z_a - Z_d$	Multiplexer Outputs (Note b)


LOADING (Note a)

	HIGH	LOW
S	1.0 U.L.	0.5 U.L.
\bar{E}	1.0 U.L.	0.5 U.L.
$I_{0a} - I_{0d}$	0.5 U.L.	0.25 U.L.
$I_{1a} - I_{1d}$	0.5 U.L.	0.25 U.L.
$Z_a - Z_d$	10 U.L.	5 (2.5) U.L.

NOTES:


- 1 TTL Unit Load (U.L.) = 40 μ A HIGH/1.6 mA LOW.
- The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.

LOGIC SYMBOL



VCC = Pin 16
GND = Pin 8


CONNECTION DIAGRAM DIP (TOP VIEW)



J Suffix — Case 620-08 (Ceramic)
N Suffix — Case 648-05 (Plastic)

NOTE
The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package

LOGIC DIAGRAM



FUNCTIONAL DESCRIPTION — The LS157 is a Quad 2-Input Multiplexer fabricated with the Schottky barrier diode process for high speed. It selects four bits of data from two sources under the control of a common Select Input (S). The Enable Input (\bar{E}) is active LOW. When \bar{E} is HIGH, all of the outputs (Z) are forced LOW regardless of all other inputs.

The LS157 is the logic implementation of a 4-pole, 2-position switch where the position of the switch is determined by the logic levels supplied to the Select Input. The logic equations for the outputs are shown below:

$$Z_a = \bar{E} \cdot (I_{1a} \cdot S + I_{0a} \cdot \bar{S}) \quad Z_b = \bar{E} \cdot (I_{1b} \cdot S + I_{0b} \cdot \bar{S})$$

$$Z_c = \bar{E} \cdot (I_{1c} \cdot S + I_{0c} \cdot \bar{S}) \quad Z_d = \bar{E} \cdot (I_{1d} \cdot S + I_{0d} \cdot \bar{S})$$

A common use of the LS157 is the moving of data from two groups of registers to four common output busses. The particular register from which the data comes is determined by the state of the Select Input. A less obvious use is as a function generator. The LS157 can generate any four of the 16 different functions of two variables with one variable common. This is useful for implementing highly irregular logic.

TRUTH TABLE

ENABLE	SELECT INPUT	INPUTS		OUTPUT
\bar{E}	S	I ₀	I ₁	Z
H	X	X	X	L
L	H	X	L	L
L	H	X	H	H
L	L	L	X	L
L	L	H	X	H

H = HIGH Voltage Level

L = LOW Voltage Level

X = Don't Care

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V _{CC}	Supply Voltage	54	4.5	5.0	5.5	V
		74	4.75	5.0	5.25	
T _A	Operating Ambient Temperature Range	54	-55	25	125	°C
		74	0	25	70	
I _{OH}	Output Current — High	54, 74			-0.4	mA
I _{OL}	Output Current — Low	54			4.0	mA
		74			8.0	

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
V_{IH}	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage for All Inputs
V_{IL}	Input LOW Voltage	54		0.7	V	Guaranteed Input LOW Voltage for All Inputs
		74		0.8		
V_{IK}	Input Clamp Diode Voltage		-0.65	-1.5	V	$V_{CC} = \text{MIN}$, $I_{IN} = -18 \text{ mA}$
V_{OH}	Output HIGH Voltage	54	2.5	3.5	V	$V_{CC} = \text{MIN}$, $I_{OH} = \text{MAX}$, $V_{IN} = V_{IH}$ or V_{IL} per Truth Table
		74	2.7	3.5	V	
V_{OL}	Output LOW Voltage	54,74	0.25	0.4	V	$I_{OL} = 4.0 \text{ mA}$
		74	0.35	0.5	V	$I_{OL} = 8.0 \text{ mA}$
I_{IH}	Input HIGH Current $I_{O,1}$ E,S			20 40	μA	$V_{CC} = \text{MAX}$, $V_{IN} = 2.7 \text{ V}$
				0.1 0.2	mA	$V_{CC} = \text{MAX}$, $V_{IN} = 7.0 \text{ V}$
I_{IL}	Input LOW Current $I_{O,1}$ E,S			-0.4 -0.8	mA	$V_{CC} = \text{MAX}$, $V_{IN} = 0.4 \text{ V}$
I_{OS}	Short Circuit Current	-20		-100	mA	$V_{CC} = \text{MAX}$
I_{CC}	Power Supply Current			16	mA	$V_{CC} = \text{MAX}$



AC CHARACTERISTICS: $T_A = 25^\circ\text{C}$

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
t_{PLH} t_{PHL}	Propagation Delay Data to Output		9.0 14	14	ns	$V_{CC} = 5.0 \text{ V}$ $C_L = 15 \text{ pF}$
t_{PLH} t_{PHL}	Propagation Delay Enable to Output		13 14	20 21	ns	
t_{PLH} t_{PHL}	Propagation Delay Select to Output		15 18	23 27	ns	




Fig. 1

AC WAVEFORMS




Fig. 2



SN54LS158 SN74LS158

DESCRIPTION — The LSTTL/MSI SN54LS/74LS158 is a high speed Quad 2-Input Multiplexer. It selects four bits of data from two sources using the common Select and Enable inputs. The four buffered outputs present the selected data in the inverted form. The LS158 can also generate any four of the 16 different functions of two variables. The LS158 is fabricated with the Schottky barrier diode process for high speed and is completely compatible with all Motorola TTL families.

QUAD 2-INPUT MULTIPLEXER

LOW POWER SCHOTTKY

- SCHOTTKY PROCESS FOR HIGH SPEED
- MULTIFUNCTION CAPABILITY
- INVERTED OUTPUTS
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS

PIN NAMES


S	Common Select Input
E	Enable (Active LOW) Input
$I_{0a} - I_{0d}$	Data Inputs from Source 0
$I_{1a} - I_{1d}$	Data Inputs from Source 1
$Z_a - Z_d$	Inverted Outputs (Note b)

LOADING (Note a)	
HIGH	LOW
1.0 U.L.	0.5 U.L.
1.0 U.L.	0.5 U.L.
0.5 U.L.	0.25 U.L.
0.5 U.L.	0.25 U.L.
10 U.L.	5 (2.5) U.L.


NOTES:

- 1 TTL Unit Load (U.L.) = 40 μ A HIGH/1.6 mA LOW.
- The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.


LOGIC DIAGRAM



LOGIC SYMBOL



CONNECTION DIAGRAM DIP (TOP VIEW)



NOTE
The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package

FUNCTIONAL DESCRIPTION — The LS158 is a Quad 2-Input Multiplexer fabricated with the Schottky barrier diode process for high speed. It selects four bits of data from two sources under the control of a common Select Input (S) and presents the data in inverted form at the four outputs. The Enable Input (\bar{E}) is active LOW. When \bar{E} is HIGH, all of the outputs (\bar{Z}) are forced HIGH regardless of all other inputs.

The LS158 is the logic implementation of a 4-pole, 2-position switch where the position of the switch is determined by the logic levels supplied to the Select Input.

A common use of the LS158 is the moving of data from two groups of registers to four common output busses. The particular register from which the data comes is determined by the state of the Select Input. A less obvious use is as a function generator. The LS158 can generate four functions of two variables with one variable common. This is useful for implementing gating functions.

TRUTH TABLE

ENABLE	SELECT INPUT	INPUTS		OUTPUT
\bar{E}	S	I ₀	I ₁	\bar{Z}
H	X	X	X	H
L	L	L	X	H
L	L	H	X	L
L	H	X	L	H
L	H	X	H	L

H = HIGH Voltage Level

L = LOW Voltage Level

X = Don't Care

4

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V _{CC}	Supply Voltage	54	4.5	5.0	5.5	V
		74	4.75	5.0	5.25	
T _A	Operating Ambient Temperature Range	54	-55	25	125	°C
		74	0	25	70	
I _{OH}	Output Current — High	54, 74			-0.4	mA
I _{OL}	Output Current — Low	54			4.0	mA
		74			8.0	

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
V_{IH}	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage for All Inputs
V_{IL}	Input LOW Voltage	54		0.7	V	Guaranteed Input LOW Voltage for All Inputs
		74		0.8		
V_{IK}	Input Clamp Diode Voltage		-0.65	-1.5	V	$V_{CC} = \text{MIN}$, $I_{IN} = -18 \text{ mA}$
V_{OH}	Output HIGH Voltage	54	2.5	3.5	V	$V_{CC} = \text{MIN}$, $I_{OH} = \text{MAX}$, $V_{IN} = V_{IH}$ or V_{IL} per Truth Table
		74	2.7	3.5	V	
V_{OL}	Output LOW Voltage	54,74	0.25	0.4	V	$I_{OL} = 4.0 \text{ mA}$, $V_{CC} = V_{CC} \text{ MIN}$, $V_{IN} = V_{IL}$ or V_{IH} per Truth Table
		74	0.35	0.5	V	$I_{OL} = 8.0 \text{ mA}$
I_{IH}	Input HIGH Current $I_{O,11}$ \bar{E}, S			20 40	μA	$V_{CC} = \text{MAX}$, $V_{IN} = 2.7 \text{ V}$
				0.1 0.2	mA	$V_{CC} = \text{MAX}$, $V_{IN} = 7.0 \text{ V}$
I_{IL}	Input LOW Current $I_{O,11}$ \bar{E}, S			-0.4 -0.8	mA	$V_{CC} = \text{MAX}$, $V_{IN} = 0.4 \text{ V}$
I_{OS}	Short Circuit Current	-20		-100	mA	$V_{CC} = \text{MAX}$
I_{CC}	Power Supply Current			8.0	mA	$V_{CC} = \text{MAX}$

AC CHARACTERISTICS: $T_A = 25^\circ\text{C}$

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS	
		MIN	TYP	MAX			
t_{PLH} t_{PHL}	Propagation Delay Data to Output		7.0 10	12 15	ns	Fig. 2	$V_{CC} = 5.0 \text{ V}$ $C_L = 15 \text{ pF}$
t_{PLH} t_{PHL}	Propagation Delay Enable to Output		11 18	17 24	ns	Fig. 1	
t_{PLH} t_{PHL}	Propagation Delay Select to Output		13 16	20 24	ns	Fig. 2	

AC WAVEFORMS




Fig. 1




Fig. 2

4



SN54LS/74LS160A
SN54LS/74LS161A
SN54LS/74LS162A
SN54LS/74LS163A

DESCRIPTION — The LS160A/161A/162A/163A are high-speed 4-bit synchronous counters. They are edge-triggered, synchronously presettable, and cascadable MSI building blocks for counting, memory addressing, frequency division and other applications. The LS160A and LS162A count modulo 10 (BCD). The LS161A and LS163A count modulo 16 (binary).

The LS160A and LS161A have an asynchronous Master Reset (Clear) input that overrides, and is independent of, the clock and all other control inputs. The LS162A and LS163A have a Synchronous Reset (Clear) input that overrides all other control inputs, but is active only during the rising clock edge.

**BCD DECADE COUNTERS/
 4-BIT BINARY COUNTERS**

LOW POWER SCHOTTKY

	BCD (Modulo 10)	Binary (Modulo 16)
Asynchronous Reset	LS160A	LS161A
Synchronous Reset	LS162A	LS163A

- **SYNCHRONOUS COUNTING AND LOADING**
- **TWO COUNT ENABLE INPUTS FOR HIGH SPEED SYNCHRONOUS EXPANSION**
- **TERMINAL COUNT FULLY DECODED**
- **EDGE-TRIGGERED OPERATION**
- **TYPICAL COUNT RATE OF 35 MHz**

PIN NAMES

\overline{PE}	Parallel Enable (Active LOW) Input
P_0 - P_3	Parallel Inputs
CEP	Count Enable Parallel Input
CET	Count Enable Trickle Input
CP	Clock (Active HIGH Going Edge) Input
\overline{MR}	Master Reset (Active LOW) Input
\overline{SR}	Synchronous Reset (Active LOW) Input
Q_0 - Q_3	Parallel Outputs (Note b)
TC	Terminal Count Output (Note b)


LOADING (Note a)

	HIGH	LOW
\overline{PE}	1.0 U.L.	0.5 U.L.
P_0 - P_3	0.5 U.L.	0.25 U.L.
CEP	0.5 U.L.	0.25 U.L.
CET	1.0 U.L.	0.5 U.L.
CP	0.5 U.L.	0.25 U.L.
\overline{MR}	0.5 U.L.	0.25 U.L.
\overline{SR}	1.0 U.L.	0.5 U.L.
Q_0 - Q_3	10 U.L.	5 (2.5) U.L.
TC	10 U.L.	5 (2.5) U.L.

NOTES:

- 1 TTL Unit Load (U.L.) = 40 μ A HIGH/1.6 mA LOW.
- The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.

STATE DIAGRAM




LOGIC EQUATIONS

Count Enable = $CEP \cdot CET \cdot PE$
 TC for LS160A & LS162A = $CET \cdot Q_0 \cdot \overline{Q_1} \cdot \overline{Q_2} \cdot Q_3$
 TC for LS161A & LS163A = $CET \cdot Q_0 \cdot Q_1 \cdot Q_2 \cdot Q_3$
 Preset = $\overline{PE} \cdot CP +$ (rising clock edge)
 Reset = \overline{MR} (LS160A & LS161A)
 Reset = $\overline{SR} \cdot CP +$ (rising clock edge)
 (LS162A & LS163A)

NOTE:
 The LS160A and LS162A can be preset to any state, but will not count beyond 9. If preset to state 10, 11, 12, 13, 14, or 15, it will return to its normal sequence within two clock pulses.


LOGIC SYMBOL



V_{CC} = Pin 16
 GND = Pin 8

*MR for LS160A and LS161A
 *SR for LS162A and LS163A

**CONNECTION DIAGRAMS
 DIP (TOP VIEW)**



*MR for LS160A and LS161A
 *SR for LS162A and LS163A

J Suffix — Case 620-08
 (Ceramic)
 N Suffix — Case 648-05
 (Plastic)

NOTE:
 The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package

FUNCTIONAL DESCRIPTION — The LS160A/161A/162A/163A are 4-bit synchronous counters with a synchronous Parallel Enable (Load) feature. These counters consist of four edge-triggered D flip-flops with the appropriate data routing networks feeding the D inputs. All changes of the Q outputs (except due to the asynchronous Master Reset in the LS160A and LS161A) occur as a result of, and synchronous with, the LOW to HIGH transition of the Clock input (CP). As long as the set-up time requirements are met, there are no special timing or activity constraints on any of the mode control or data inputs.

Three control inputs — Parallel Enable (\overline{PE}), Count Enable Parallel (CEP) and Count Enable Trickle (CET) — select the mode of operation as shown in the tables below. The Count Mode is enabled when the CEP, CET, and \overline{PE} inputs are HIGH. When the \overline{PE} is LOW, the counters will synchronously load the data from the parallel inputs into the flip-flops on the LOW to HIGH transition of the clock. Either the CEP or CET can be used to inhibit the count sequence. With the \overline{PE} held HIGH, a LOW on either the CEP or CET inputs at least one set-up time prior to the LOW to HIGH clock transition will cause the existing output states to be retained. The AND feature of the two Count Enable inputs (CET•CEP) allows synchronous cascading without external gating and without delay accumulation over any practical number of bits or digits.

The Terminal Count (TC) output is HIGH when the Count Enable Trickle (CET) input is HIGH while the counter is in its maximum count state (HLLH for the BCD counters, HHHH for the Binary counters). Note that TC is fully decoded and will, therefore, be HIGH only for one count state.

The LS160A and LS162A count modulo 10 following a binary coded decimal (BCD) sequence. They generate a TC output when the CET input is HIGH while the counter is in state 9 (HLLH). From this state they increment to state 0 (LLLL). If loaded with a code in excess of 9 they return to their legitimate sequence within two counts, as explained in the state diagram. States 10 through 15 do *not* generate a TC output.

The LS161A and LS163A count modulo 16 following a binary sequence. They generate a TC when the CET input is HIGH while the counter is in state 15 (HHHH). From this state they increment to state 0 (LLLL).

The Master Reset (\overline{MR}) of the LS160A and LS161A is asynchronous. When the \overline{MR} is LOW, it overrides all other input conditions and sets the outputs LOW. The \overline{MR} pin should never be left open. If not used, the \overline{MR} pin should be tied through a resistor to V_{CC} , or to a gate output which is permanently set to a HIGH logic level.

The active LOW Synchronous Reset (\overline{SR}) input of the LS162A and LS163A acts as an edge-triggered control input, overriding CET, CEP and \overline{PE} , and resetting the four counter flip-flops on the LOW to HIGH transition of the clock. This simplifies the design from race-free logic controlled reset circuits, e.g., to reset the counter synchronously after reaching a predetermined value.

MODE SELECT TABLE

* \overline{SR}	\overline{PE}	CET	CEP	Action on the Rising Clock Edge (\uparrow)
L	X	X	X	RESET (Clear)
H	L	X	X	LOAD ($P_n \rightarrow Q_n$)
H	H	H	H	COUNT (Increment)
H	H	L	X	NO CHANGE (Hold)
H	H	X	L	NO CHANGE (Hold)

*For the LS162A and LS163A only.
 H = HIGH Voltage Level
 L = LOW Voltage Level
 X = Don't Care

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V_{CC}	Supply Voltage	54	4.5	5.0	5.5	V
		74	4.75	5.0	5.25	
T_A	Operating Ambient Temperature Range	54	-55	25	125	°C
		74	0	25	70	
I_{OH}	Output Current — High	54, 74			-0.4	mA
I_{OL}	Output Current — Low	54			4.0	mA
		74			8.0	

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS	
		MIN	TYP	MAX			
V_{IH}	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage for All Inputs	
V_{IL}	Input LOW Voltage	54		0.7	V	Guaranteed Input LOW Voltage for All Inputs	
		74		0.8			
V_{IK}	Input Clamp Diode Voltage		-0.65	-1.5	V	$V_{CC} = \text{MIN}$, $I_{IN} = -18 \text{ mA}$	
V_{OH}	Output HIGH Voltage	54	2.5	3.5	V	$V_{CC} = \text{MIN}$, $I_{OH} = \text{MAX}$, $V_{IN} = V_{IH}$ or V_{IL} per Truth Table	
		74	2.7	3.5	V		
V_{OL}	Output LOW Voltage	54,74		0.25	0.4	V	$I_{OL} = 4.0 \text{ mA}$ $V_{CC} = V_{CC} \text{ MIN}$, $V_{IN} = V_{IL}$ or V_{IH} per Truth Table
		74		0.35	0.5	V	
I_{IH}	Input HIGH Current \overline{MR} , Data, CEP, Clock PE, CET			20 40	μA	$V_{CC} = \text{MAX}$, $V_{IN} = 2.7 \text{ V}$	
	\overline{MR} , Data, CEP, Clock PE, CET			0.1 0.2	mA	$V_{CC} = \text{MAX}$, $V_{IN} = 7.0 \text{ V}$	
I_{IL}	Input LOW Current \overline{MR} , Data, CEP, Clock PE, CET			-0.4 -0.8	mA	$V_{CC} = \text{MAX}$, $V_{IN} = 0.4 \text{ V}$	
I_{OS}	Short Circuit Current	-20		-100	mA	$V_{CC} = \text{MAX}$	
I_{CC}	Power Supply Current Total, Output HIGH Total, Output LOW			31	mA	$V_{CC} = \text{MAX}$	
				32			

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
V_{IH}	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage for All Inputs
V_{IL}	Input LOW Voltage	54		0.7	V	Guaranteed Input LOW Voltage for All Inputs
		74		0.8		
V_{IK}	Input Clamp Diode Voltage		-0.65	-1.5	V	$V_{CC} = \text{MIN}$, $I_{IN} = -18 \text{ mA}$
V_{OH}	Output HIGH Voltage	54	2.5	3.5	V	$V_{CC} = \text{MIN}$, $I_{OH} = \text{MAX}$, $V_{IN} = V_{IH}$ or V_{IL} per Truth Table
		74	2.7	3.5	V	
V_{OL}	Output LOW Voltage	54,74	0.25	0.4	V	$I_{OL} = 4.0 \text{ mA}$
		74	0.35	0.5	V	$I_{OL} = 8.0 \text{ mA}$
I_{IH}	Input HIGH Current Data, CEP, Clock PE, CET, SR			20 40	μA	$V_{CC} = \text{MAX}$, $V_{IN} = 2.7 \text{ V}$
	Data, CEP, Clock PE, CET, SR			0.1 0.2	mA	$V_{CC} = \text{MAX}$, $V_{IN} = 7.0 \text{ V}$
I_{IL}	Input LOW Current Data, CEP, Clock PE, CET, SR			-0.4 -0.8	mA	$V_{CC} = \text{MAX}$, $V_{IN} = 0.4 \text{ V}$
I_{OS}	Short Circuit Current	-20		-100	mA	$V_{CC} = \text{MAX}$
I_{CC}	Power Supply Current Total, Output HIGH			31	mA	$V_{CC} = \text{MAX}$
	Total, Output LOW			32		

AC CHARACTERISTICS: $T_A = 25^\circ\text{C}$

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
f_{MAX}	Maximum Clock Frequency	25	32		MHz	$V_{\text{CC}} = 5.0\text{ V}$ $C_L = 15\text{ pF}$
t_{PLH}	Propagation Delay		20	35	ns	
t_{PHL}	Clock to TC		18	35	ns	
t_{PLH}	Propagation Delay		13	24	ns	
t_{PHL}	Clock to Q		18	27	ns	
t_{PLH}	Propagation Delay		9.0	14	ns	
t_{PHL}	CET to TC		9.0	14	ns	
t_{PHL}	$\overline{\text{MR}}$ or $\overline{\text{SR}}$ to Q		20	28	ns	

AC SETUP REQUIREMENTS: $T_A = 25^\circ\text{C}$

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
t_{WCP}	Clock Pulse Width Low	25			ns	$V_{\text{CC}} = 5.0\text{ V}$
t_{W}	$\overline{\text{MR}}$ or $\overline{\text{SR}}$ Pulse Width	20			ns	
t_{s}	Setup Time, other*	20			ns	
t_{s}	Setup Time PE or $\overline{\text{SR}}$	25			ns	
t_{h}	Hold Time, Any Input	0			ns	

*CEP, CET or DATA

DEFINITION OF TERMS:

SETUP TIME (t_{s}) – is defined as the minimum time required for the correct logic level to be present at the logic input prior to the clock transition from LOW to HIGH in order to be recognized and transferred to the outputs.

HOLD TIME (t_{h}) – is defined as the minimum time following the clock transition from LOW to HIGH that the logic level must be maintained at the input in order to ensure continued recognition. A negative HOLD TIME indicates that the correct logic level may be released prior to the clock transition from LOW to HIGH and still be recognized.

RECOVERY TIME (t_{rec}) – is defined as the minimum time required between the end of the reset pulse and the clock transition from LOW to HIGH in order to recognize and transfer HIGH Data to the Q outputs.

AC WAVEFORMS




Fig. 1




Fig. 2

AC WAVEFORMS (Cont'd)

COUNT ENABLE TRICKLE INPUT
 TO TERMINAL COUNT OUTPUT DELAYS

The positive TC pulse occurs when the outputs are in the ($Q_0 \bullet \overline{Q_1} \bullet \overline{Q_2} \bullet Q_3$) state for the LS160 and LS162 and the ($Q_0 \bullet Q_1 \bullet Q_2 \bullet Q_3$) state for the LS161 and LS163.




Fig. 3

Other Conditions: $CP = \overline{PE} = CEP = \overline{MR} = H$

CLOCK TO TERMINAL COUNT DELAYS.

The positive TC pulse is coincident with the output state ($Q_0 \bullet \overline{Q_1} \bullet \overline{Q_2} \bullet Q_3$) for the LS161 and LS163 and ($Q_0 \bullet Q_1 \bullet Q_2 \bullet Q_3$) for the LS161 and LS163.




Fig. 4

Other Conditions: $\overline{PE} = CEP = CET = \overline{MR} = H$

SETUP TIME (t_s) AND HOLD TIME (t_h)
 FOR PARALLEL DATA INPUTS.

The shaded areas indicate when the input is permitted to change for predictable output performance.




Fig. 5

Other Conditions: $\overline{PE} = L, \overline{MR} = H$

SETUP TIME (t_s) AND HOLD TIME (t_h) FOR COUNT
 ENABLE (CEP) AND (CET) AND PARALLEL ENABLE
 (\overline{PE}) INPUTS.

The shaded areas indicate when the input is permitted to change for predictable output performance.




Fig. 6




Fig. 7

Other Conditions: $\overline{PE} = H, \overline{MR} = H$

4



SN54LS164 SN74LS164

DESCRIPTION — The SN54LS/74LS164 is a high speed 8-Bit Serial-In Parallel-Out Shift Register. Serial data is entered through a 2-Input AND gate synchronous with the LOW to HIGH transition of the clock. The device features an asynchronous Master Reset which clears the register setting all outputs LOW independent of the clock. It utilizes the Schottky diode clamped process to achieve high speeds and is fully compatible with all Motorola TTL products.

SERIAL-IN PARALLEL-OUT SHIFT REGISTER LOW POWER SCHOTTKY

- TYPICAL SHIFT FREQUENCY OF 35 MHz
- ASYNCHRONOUS MASTER RESET
- GATED SERIAL DATA INPUT
- FULLY SYNCHRONOUS DATA TRANSFERS
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS

PIN NAMES

A, B	Data Inputs
CP	Clock (Active HIGH Going Edge) Input
\overline{MR}	Master Reset (Active LOW) Input
$Q_0 - Q_7$	Outputs (Note b)


LOADING (Note a)

	HIGH	LOW
A, B	0.5 U.L.	0.25 U.L.
CP	0.5 U.L.	0.25 U.L.
\overline{MR}	0.5 U.L.	0.25 U.L.
$Q_0 - Q_7$	10 U.L.	5(2.5) U.L.


NOTES:

- 1 TTL Unit Load (U.L.) = 40 μ A HIGH/1.6 mA LOW.
- The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.

LOGIC SYMBOL



CONNECTION DIAGRAM DIP (TOP VIEW)




J Suffix — Case 632-07 (Ceramic)
N Suffix — Case 646-05 (Plastic)

NOTE:

The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

LOGIC DIAGRAM



V_{CC} = Pin 14

GND = Pin 7

○ = Pin Numbers

FUNCTIONAL DESCRIPTION — The LS164 is an edge-triggered 8-bit shift register with serial data entry and an output from each of the eight stages. Data is entered serially through one of two inputs (A or B); either of these inputs can be used as an active HIGH Enable for data entry through the other input. An unused input must be tied HIGH, or both inputs connected together.

Each LOW-to-HIGH transition on the Clock (CP) input shifts data one place to the right and enters into Q_0 the logical AND of the two data inputs ($A \cdot B$) that existed before the rising clock edge. A LOW level on the Master Reset (\overline{MR}) input overrides all other inputs and clears the register asynchronously, forcing all Q outputs LOW.

MODE SELECT — TRUTH TABLE

OPERATING MODE	INPUTS			OUTPUTS	
	\overline{MR}	A	B	Q_0	$Q_1 - Q_7$
Reset (Clear)	L	X	X	L	L - L
Shift	H	l	l	L	$q_0 - q_6$
	H	l	h	L	$q_0 - q_6$
	H	h	l	L	$q_0 - q_6$
	H	h	h	H	$q_0 - q_6$

L (l) = LOW Voltage Levels

H (h) = HIGH Voltage Levels

X = Don't Care

q_n = Lower case letters indicate the state of the referenced input or output one set-up time prior to the LOW to HIGH clock transition.

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V_{CC}	Supply Voltage	54	4.5	5.0	5.5	V
		74	4.75	5.0	5.25	
T_A	Operating Ambient Temperature Range	54	-55	25	125	°C
		74	0	25	70	
I_{OH}	Output Current — High	54, 74			-0.4	mA
I_{OL}	Output Current — Low	54			4.0	mA
		74			8.0	

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
V _{IH}	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage for All Inputs
V _{IL}	Input LOW Voltage	54		0.7	V	Guaranteed Input LOW Voltage for All Inputs
		74		0.8		
V _{IK}	Input Clamp Diode Voltage		-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA
V _{OH}	Output HIGH Voltage	54	2.5	3.5	V	V _{CC} = MIN, I _{OH} = MAX, V _{IN} = V _{IH} or V _{IL} per Truth Table
		74	2.7	3.5	V	
V _{OL}	Output LOW Voltage	54,74	0.25	0.4	V	I _{OL} = 4.0 mA
		74	0.35	0.5	V	I _{OL} = 8.0 mA
I _{IH}	Input HIGH Current			20	μA	V _{CC} = MAX, V _{IN} = 2.7 V
				0.1	mA	
I _{IL}	Input LOW Current			-0.4	mA	V _{CC} = MAX, V _{IN} = 0.4 V
I _{OS}	Short Circuit Current	-20		-100	mA	V _{CC} = MAX
I _{CC}	Power Supply Current			27	mA	V _{CC} = MAX

AC CHARACTERISTICS: T_A = 25°C

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
f _{MAX}	Maximum Clock Frequency	25	36		MHz	V _{CC} = 5 V C _L = 15 pF
t _{PHL}	Propagation Delay MR to Output Q		24	36	ns	
t _{PLH} t _{PHL}	Propagation Delay Clock to Output Q		17 21	27 32	ns	


AC SETUP REQUIREMENTS: T_A = 25°C

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
t _W	CP, MR Pulse Width	20			ns	V _{CC} = 5 V
t _s	Data Setup Time	15			ns	
t _h	Data Hold Time	5.0			ns	

AC WAVEFORMS

*The shaded areas indicate when the input is permitted to change for predictable output performance

CLOCK TO OUTPUT DELAYS AND CLOCK PULSE WIDTH



CONDITIONS: $\overline{MR} = H$

Fig. 1

MASTER RESET PULSE WIDTH, MASTER RESET TO OUTPUT DELAY AND MASTER RESET TO CLOCK RECOVERY TIME




Fig. 2

DATA SETUP AND HOLD TIMES




Fig. 3

4

SN54LS165 SN74LS165

DESCRIPTION — The SN54LS/74LS165 is an 8-bit parallel load or serial-in register with complementary outputs available from the last stage. Parallel inputting occurs asynchronously when the Parallel Load (PL) input is LOW. With PL HIGH, serial shifting occurs on the rising edge of the clock; new data enters via the Serial Data (DS) input. The 2-input OR clock can be used to combine two independent clock sources, or one input can act as an active LOW clock enable.

8-BIT PARALLEL-TO-SERIAL CONVERTER

LOW POWER SCHOTTKY


PIN NAMES

CP₁, CP₂ Clock (LOW-to-HIGH Going Edge) Inputs
 DS Serial Data Input
 PL Asynchronous Parallel Load (Active LOW) Input
 P₀-P₇ Parallel Data Inputs
 Q₇ Serial Output from Last State (Note b)
 Q₇ Complementary Output (Note b)

LOADING (Note a)

	HIGH	LOW
CP ₁ , CP ₂	0.5 U.L.	0.25 U.L.
DS	0.5 U.L.	0.25 U.L.
PL	1.5 U.L.	0.75 U.L.
P ₀ -P ₇	0.5 U.L.	0.25 U.L.
Q ₇	10 U.L.	5 (2.5) U.L.
Q ₇	10 U.L.	5 (2.5) U.L.

LOGIC SYMBOL



V_{CC} = Pin 16
 GND = Pin 8

NOTES:


- 1 TTL Unit Load (U.L.) = 40 μA HIGH/1.6 mA LOW.
- The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.

TRUTH TABLE

PL	CP		CONTENTS								RESPONSE
	1	2	Q ₀	Q ₁	Q ₂	Q ₃	Q ₄	Q ₅	Q ₆	Q ₇	
L	X	X	P ₀	P ₁	P ₂	P ₃	P ₄	P ₅	P ₆	P ₇	Parallel Entry
H	L	↗	D _S	Q ₀	Q ₁	Q ₂	Q ₃	Q ₄	Q ₅	Q ₆	Right Shift
H	H	↗	Q ₀	Q ₁	Q ₂	Q ₃	Q ₄	Q ₅	Q ₆	Q ₇	No Change
H	↗	L	D _S	Q ₀	Q ₁	Q ₂	Q ₃	Q ₄	Q ₅	Q ₆	Right Shift
H	↗	H	Q ₀	Q ₁	Q ₂	Q ₃	Q ₄	Q ₅	Q ₆	Q ₇	No Change

H = HIGH Voltage Level
 L = LOW Voltage Level
 X = Immaterial

CONNECTION DIAGRAM DIP (TOP VIEW)




J Suffix — Case 620-08 (Ceramic)
 N Suffix — Case 648-05 (Plastic)

NOTE:

The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

LOGIC DIAGRAM



FUNCTIONAL DESCRIPTION — The SN54LS/74LS165 contains eight clocked master/slave RS flip-flops connected as a shift register, with auxiliary gating to provide overriding asynchronous parallel entry. Parallel data enters when the \overline{PL} signal is LOW. The parallel data can change while \overline{PL} is LOW, provided that the recommended setup and hold times are observed.

For clock operation, \overline{PL} must be HIGH. The two clock inputs perform identically; one can be used as a clock inhibit by applying a HIGH signal. To avoid double clocking, however, the inhibit signal should only go HIGH while the clock is HIGH. Otherwise, the rising inhibit signal will cause the same response as a rising clock edge. The flip-flops are edge-triggered for serial operations. The serial input data can change at any time, provided only that the recommended setup and hold times are observed, with respect to the rising edge of the clock.

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V_{CC}	Supply Voltage	54	4.5	5.0	5.5	V
		74	4.75	5.0	5.25	
T_A	Operating Ambient Temperature Range	54	-55	25	125	°C
		74	0	25	70	
I_{OH}	Output Current — High	54, 74			-0.4	mA
I_{OL}	Output Current — Low	54			4.0	mA
		74			8.0	

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER		LIMITS			UNITS	TEST CONDITIONS
			MIN	TYP	MAX		
V_{IH}	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage for All Inputs
V_{IL}	Input LOW Voltage	54			0.7	V	Guaranteed Input LOW Voltage for All Inputs
		74			0.8		
V_{IK}	Input Clamp Diode Voltage			-0.65	-1.5	V	$V_{CC} = \text{MIN}$, $I_{IN} = -18 \text{ mA}$
V_{OH}	Output HIGH Voltage	54	2.5	3.5		V	$V_{CC} = \text{MIN}$, $I_{OH} = \text{MAX}$, $V_{IN} = V_{IH}$ or V_{IL} per Truth Table
		74	2.7	3.5		V	
V_{OL}	Output LOW Voltage	54,74		0.25	0.4	V	$I_{OL} = 4.0 \text{ mA}$
		74		0.35	0.5	V	$I_{OL} = 8.0 \text{ mA}$
I_{IH}	Input HIGH Current Other Inputs \overline{PL} Input				20 60	μA	$V_{CC} = \text{MAX}$, $V_{IN} = 2.7 \text{ V}$
	Other Inputs \overline{PL} Input				0.1 0.3	mA	
I_{IL}	Input LOW Current Other Inputs \overline{PL} Input				-0.4 -1.2	mA	$V_{CC} = \text{MAX}$, $V_{IN} = 0.4 \text{ V}$
	Short Circuit Current		-20		-100	mA	
I_{CC}	Power Supply Current				36	mA	$V_{CC} = \text{MAX}$

AC CHARACTERISTICS: $T_A = 25^\circ\text{C}$

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
f_{MAX}	Maximum Input Clock Frequency	25	35		MHz	$V_{\text{CC}} = 5.0\text{ V}$ $C_L = 15\text{ pF}$
t_{PLH} t_{PHL}	Propagation Delay PL to Output		22	35	ns	
t_{PLH} t_{PHL}	Propagation Delay Clock to Output		27	40	ns	
t_{PLH} t_{PHL}	Propagation Delay P7 to Q7		14	25	ns	
t_{PLH} t_{PHL}	Propagation Delay P7 to Q7		21	30	ns	
t_{PLH} t_{PHL}	Propagation Delay P7 to Q7		21	30	ns	

AC SETUP REQUIREMENTS: $T_A = 25^\circ\text{C}$

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
t_{W}	CP Clock Pulse Width	25			ns	$V_{\text{CC}} = 5.0\text{ V}$
t_{W}	PL Pulse Width	15			ns	
t_{s}	Parallel Data Setup Time	10			ns	
t_{s}	Serial Data Setup Time	20			ns	
t_{s}	CP1 to CP2 Setup Time ¹	30			ns	
t_{h}	Hold Time	0			ns	
t_{rec}	Recovery Time, PL to CP	45			ns	

¹ The role of CP1, and CP2 in an application may be interchanged

DEFINITION OF TERMS

SETUP TIME (t_{s}) — is defined as the minimum time required for the correct logic level to be present at the logic input prior to the clock transition from LOW-to-HIGH in order to be recognized and transferred to the outputs

HOLD TIME (t_{h}) — is defined as the minimum time following the clock transition from LOW-to-HIGH that the logic level must be maintained at the input in order to ensure continued recognition. A negative hold time indicates that the correct logic level may be released prior to the clock transition from LOW-to-HIGH and still be recognized

RECOVERY TIME (t_{rec}) — is defined as the minimum time required between the end of the PL pulse and the clock transition from LOW-to-HIGH in order to recognize and transfer loaded Data to the Q outputs.

AC WAVEFORMS




Fig. 1




Fig. 2




Fig. 3




Fig. 4

DESCRIPTION — The SN54LS/74LS166 is an 8-Bit Shift Register. Designed with all inputs buffered, the drive requirements are lowered to one 54LS/74LS standard load. By utilizing input clamping diodes, switching transients are minimized and system design simplified.



The LS166 is a parallel-in or serial-in, serial-out shift register and has a complexity of 77 equivalent gates with gated clock inputs and an overriding clear input. The shift/load input establishes the parallel-in or serial-in mode. When high, this input enables the serial data input and couples the eight flip-flops for serial shifting with each clock pulse. Synchronous loading occurs on the next clock pulse when this is low and the parallel data inputs are enabled. Serial data flow is inhibited during parallel loading. Clocking is done on the low-to-high level edge of the clock pulse via a two input positive NOR gate, which permits one input to be used as a clock enable or clock inhibit function. Clocking is inhibited when either of the clock inputs are held high, holding either input low enables the other clock input. This will allow the system clock to be free running and the register stopped on command with the other clock input. A change from low-to-high on the clock inhibit input should only be done when the clock input is high. A buffered direct clear input overrides all other inputs, including the clock, and sets all flip-flops to zero.

- **SYNCHRONOUS LOAD**
- **DIRECT OVERRIDING CLEAR**
- **PARALLEL TO SERIAL CONVERSION**


SN54LS166 SN74LS166

8-BIT SHIFT REGISTERS

LOW POWER SCHOTTKY



Typical Clear, Shift, Load, Inhibit, and Shift Sequences



FUNCTION TABLE

CLEAR	SHIFT/LOAD	INPUTS				INTERNAL OUTPUTS		OUTPUT Q _H
		CLOCK INHIBIT	CLOCK	SERIAL	PARALLEL A . . . H	Q _A	Q _B	
L	X	X	X	X	X	L	L	L
H	X	L	L	X	X	Q _{A0}	Q _{B0}	Q _{H0}
H	L	L	↑	X	a . . . h	a	b	h
H	H	L	↑	H	X	H	Q _{An}	Q _{Gn}
H	H	L	↑	L	X	L	Q _{An}	Q _{Gn}
H	X	H	↑	X	X	Q _{A0}	Q _{B0}	Q _{H0}

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V _{CC}	Supply Voltage	54	4.5	5.0	5.5	V
		74	4.75	5.0	5.25	
T _A	Operating Ambient Temperature Range	54	-55	25	125	°C
		74	0	25	70	
I _{OH}	Output Current — High	54,74			-0.4	mA
I _{OL}	Output Current — Low	54			4.0	mA
		74			8.0	


DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
V _{IH}	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage for All Inputs
V _{IL}	Input LOW Voltage	54		0.7	V	Guaranteed Input LOW Voltage for All Inputs
		74		0.8		
V _{IK}	Input Clamp Diode Voltage		-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA
V _{OH}	Output HIGH Voltage	54	2.5	3.5	V	V _{CC} = MIN, I _{OH} = MAX, V _{IN} = V _{IH} or V _{IL} per Truth Table
		74	2.7	3.5	V	
V _{OL}	Output LOW Voltage	54,74	0.25	0.4	V	I _{OL} = 4.0 mA I _{OL} = 8.0 mA V _{CC} = V _{CC} MIN, V _{IN} = V _{IL} or V _{IH} per Truth Table
		74	0.35	0.5	V	
I _{IH}	Input HIGH Current			20	μA	V _{CC} = MAX, V _{IN} = 2.7 V
				0.1	mA	V _{CC} = MAX, V _{IN} = 7.0 V
I _{IL}	Input LOW Current			-0.4	mA	V _{CC} = MAX, V _{IN} = 0.4 V
I _{OS}	Short Circuit Current	-20		-100	mA	V _{CC} = MAX
I _{CC}	Power Supply Current			38	mA	V _{CC} = MAX

AC WAVEFORMS

TEST TABLE FOR SYNCHRONOUS INPUTS

DATA INPUT FOR TEST	SHIFT/LOAD	OUTPUT TESTED
H	0 V	Q_H at t_{n+1}
Serial Input	4.5 V	Q_H at t_{n+8}



Note 1 t_n = bit time before clocking transition
 t_{n+1} = bit time after one clocking transition
 t_{n+8} = bit time after eight clocking transitions
 LS166 $V_{ref} = 1.3 \text{ V}$.



AC CHARACTERISTICS: $T_A = 25^\circ\text{C}$

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
f_{MAX}	Maximum Clock Frequency	25	35		MHz	$V_{CC} = 5.0 \text{ V}$ $C_L = 15 \text{ pF}$
t_{PHL}	Clear to Output		19	30	ns	
t_{PLH} t_{PHL}	Clock to Output		23 24	35 35	ns	

AC SETUP REQUIREMENTS: $T_A = 25^\circ\text{C}$

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
t_W	Clock Clear Pulse Width	30			ns	$V_{CC} = 5.0 \text{ V}$
t_s	Mode Control Setup Time	30			ns	
t_s	Data Setup Time	20			ns	
t_h	Hold Time, Any Input	15			ns	



SN54LS/74LS168A SN54LS/74LS169A

DESCRIPTION — The SN54LS/74LS168A and SN54LS/74LS169A are fully synchronous 4-stage up/down counters featuring a preset capability for programmable operation, carry lookahead for easy cascading and a U/D input to control the direction of counting. The SN54LS/74LS168A counts in a BCD decade (8, 4, 2, 1) sequence, while the SN54LS/74LS169A operates in a Modulo 16 binary sequence. All state changes, whether in counting or parallel loading, are initiated by the LOW-to-HIGH transition of the clock.

- LOW POWER DISSIPATION 100mW TYPICAL
- HIGH-SPEED COUNT FREQUENCY 30 MHz TYPICAL
- FULLY SYNCHRONOUS OPERATION
- FULL CARRY LOOKAHEAD FOR EASY CASCADING
- SINGLE UP/DOWN CONTROL INPUT
- POSITIVE EDGE-TRIGGER OPERATION
- INPUT CLAMP DIODES LIMIT HIGH-SPEED TERMINATION EFFECTS

BCD DECADE/MODULO 16 BINARY SYNCHRONOUS BI-DIRECTIONAL COUNTERS

LOW POWER SCHOTTKY

PIN NAMES

CEP	Count Enable Parallel (Active LOW) Input
CET	Count Enable Trickle (Active LOW) Input
CP	Clock Pulse (Active positive going edge) Input
PE	Parallel Enable (Active LOW) Input
U/D	Up-Down Count Control Input
P ₀ -P ₃	Parallel Data Inputs
Q ₀ -Q ₃	Flip-Flop Outputs
TC	Terminal Count (Active LOW) Output



LOADING (Note a)

	HIGH	LOW
U/D	0.5 U.L.	0.25 U.L.
CEP	1.0 U.L.	0.5 U.L.
CP	0.5 U.L.	0.25 U.L.
PE	0.5 U.L.	0.25 U.L.
U/D	0.5 U.L.	0.25 U.L.
P ₀ -P ₃	0.5 U.L.	0.25 U.L.
Q ₀ -Q ₃	10 U.L.	5 (2.5) U.L.
TC	10 U.L.	5 (2.5) U.L.

NOTES:

- a. 1 TTL Unit Load (U.L.) = 40 μA HIGH/1.6 mA LOW.
 b. The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.

STATE DIAGRAMS




SN54LS/74LS168A

UP TC = $Q_0 \cdot Q_3 \cdot (\overline{U/D})$ ———→ Count Up
 DOWN TC = $\overline{Q_0} \cdot \overline{Q_1} \cdot \overline{Q_2} \cdot \overline{Q_3} \cdot (\overline{U/D})$ - - - - -> Count Down

SN54LS/74LS169A


UP TC = $Q_0 \cdot Q_1 \cdot Q_2 \cdot Q_3 \cdot (\overline{U/D})$
 DOWN TC = $\overline{Q_0} \cdot \overline{Q_1} \cdot \overline{Q_2} \cdot \overline{Q_3} \cdot (\overline{U/D})$

LOGIC SYMBOL



V_{CC} = Pin 16
 GND = Pin 8

CONNECTION DIAGRAM DIP (TOP VIEW)




J Suffix — Case 620-08 (Ceramic)
 N Suffix — Case 648-05 (Plastic)

NOTE:


The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package

LOGIC DIAGRAMS

SN54LS/74LS168A



SN54LS/74LS169A



GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V _{CC}	Supply Voltage	54	4.5	5.0	5.5	V
		74	4.75	5.0	5.25	
T _A	Operating Ambient Temperature Range	54	-55	25	125	°C
		74	0	25	70	
I _{OH}	Output Current — High	54, 74			-0.4	mA
I _{OL}	Output Current — Low	54			4.0	mA
		74			8.0	

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER		LIMITS			UNITS	TEST CONDITIONS
			MIN	TYP	MAX		
V _{IH}	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage for All Inputs
V _{IL}	Input LOW Voltage	54			0.7	V	Guaranteed Input LOW Voltage for All Inputs
		74			0.8		
V _{IK}	Input Clamp Diode Voltage			-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA
V _{OH}	Output HIGH Voltage	54	2.5	3.5		V	V _{CC} = MIN, I _{OH} = MAX, V _{IN} = V _{IH} or V _{IL} per Truth Table
		74	2.7	3.5		V	
V _{OL}	Output LOW Voltage	54, 74		0.25	0.4	V	I _{OL} = 4.0 mA V _{CC} = V _{CC} MIN, V _{IN} = V _{IL} or V _{IH} per Truth Table
		74		0.35	0.5	V	
I _{IH}	Input HIGH Current Other Inputs CET Input				20 40	μA	V _{CC} = MAX, V _{IN} = 2.7 V
	Other Input CET Input				0.1 0.2	mA	
I _{IL}	Input LOW Current Other Input CET Input				-0.4 -0.8	mA	V _{CC} = MAX, V _{IN} = 0.4 V
I _{OS}	Short Circuit Current		-20		-100	mA	V _{CC} = MAX
I _{CC}	Power Supply Current				34	mA	V _{CC} = MAX

4

FUNCTIONAL DESCRIPTION — The SN54LS/74LS168A and SN54LS/74LS169A use edge-triggered D-type flip-flops and that have no constraints on changing the control or data input signals in either state of the Clock. The only requirement is that the various inputs attain the desired state at least a set-up time before the rising edge of the clock and remain valid for the recommended hold time thereafter.

The parallel load operation takes precedence over the other operations, as indicated in the Mode Select Table. When \overline{PE} is LOW, the data on the P₀-P₃ inputs enters the flip-flops on the next rising edge of the Clock. In order for counting to occur, both \overline{CEP} and \overline{CET} must be LOW and \overline{PE} must be HIGH. The U/ \overline{D} input then determines the direction of counting.

The Terminal Count (\overline{TC}) output is normally HIGH and goes LOW, provided that \overline{CET} is LOW, when a counter reaches zero in the COUNT DOWN mode or reaches 15 (9 for the SN54LS/74LS168A) in the COUNT UP mode. The \overline{TC} output state is not a function of the Count Enable Parallel (\overline{CEP}) input level. The \overline{TC} output of the SN54LS/74LS168A decade counter can also be LOW in the illegal states 11, 13 and 15, which can occur when power is turned on or via parallel loading. If an illegal state occurs, the SN54LS/74LS168A will return to the legitimate sequence within two counts. Since the \overline{TC} signal is derived by decoding the flip-flop states, there exists the possibility of decoding spikes on \overline{TC} . For this reason the use of \overline{TC} as a clock signal is not recommended.

MODE SELECT TABLE

\overline{PE}	\overline{CEP}	\overline{CET}	U/ \overline{D}	Action on Rising Clock Edge
L	X	X	X	Load (P _n ← Q _n)
H	L	L	H	Count Up (increment)
H	L	L	L	Count Down (decrement)
H	H	X	X	No Change (Hold)
H	X	H	X	No Change (Hold)

H = HIGH Voltage Level
 L = LOW Voltage Level
 X = immaterial



AC CHARACTERISTICS: T_A = 25°C, V_{CC} = 5.0 V

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
f _{MAX}	Maximum Clock Frequency	25	32		MHz	V _{CC} = 5.0 V C _L = 15 pF
t _{PLH} t _{PHL}	Propagation Delay, Clock to \overline{TC}		23 23	35 35	ns	
t _{PLH} t _{PHL}	Propagation Delay, Clock to any Q		13 15	20 23	ns	
t _{PLH} t _{PHL}	Propagation Delay, \overline{CET} to \overline{TC}		15 15	20 20	ns	
t _{PLH} t _{PHL}	Propagation Delay, U/ \overline{D} to \overline{TC}		17 19	25 29	ns	

AC SETUP REQUIREMENTS: T_A = 25°C,

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
t _W	Clock Pulse Width	25			ns	V _{CC} = 5.0 V
t _s	Setup Time, Data or Enable	20			ns	
t _s	Setup Time \overline{PE}	25			ns	
t _s	Setup Time U/ \overline{D}	30			ns	
t _h	Hold Time Any Input	0			ns	

AC WAVEFORMS

CLOCK TO OUTPUT DELAYS, COUNT FREQUENCY, AND CLOCK PULSE WIDTH.




Fig. 1

COUNT ENABLE TRICKLE INPUT TO TERMINAL COUNT OUTPUT DELAYS




Fig. 2

CLOCK TO TERMINAL DELAYS




Fig. 3

SETUP TIME (t_s) AND HOLD (t_h) FOR PARALLEL DATA INPUTS.





Fig. 4

SETUP TIME AND HOLD TIME FOR COUNT ENABLE AND PARALLEL ENABLE INPUTS, AND UP-DOWN CONTROL INPUTS



The shaded areas indicate when the input is permitted to change for predictable output performance.

Fig. 5

UP-DOWN INPUT TO TERMINAL COUNT OUTPUT DELAYS




Fig. 6



SN54LS170 SN74LS170

DESCRIPTION — The TTL/MSI SN54LS/74LS170 is a high-speed, low-power 4 x 4 Register File organized as four words by four bits. Separate read and write inputs, both address and enable, allow simultaneous read and write operation.

Open-collector outputs make it possible to connect up to 128 outputs in a wired-AND configuration to increase the word capacity up to 512 words. Any number of these devices can be operated in parallel to generate an n-bit length.

The SN54LS/74LS670 provides a similar function to this device but it features 3-state outputs.

**4 x 4 REGISTER FILE
OPEN-COLLECTOR
LOW POWER SCHOTTKY**

- **SIMULTANEOUS READ/WRITE OPERATION**
- **EXPANDABLE TO 512 WORDS OF n-BITS**
- **TYPICAL ACCESS TIME OF 20 ns**
- **LOW LEAKAGE OPEN-COLLECTOR OUTPUTS FOR EXPANSION**
- **TYPICAL POWER DISSIPATION OF 125 mW**

PIN NAMES


D ₁ -D ₄	Data Inputs
W _A , W _B	Write Address Inputs
\bar{E}_W	Write Enable (Active LOW) Input
R _A , R _B	Read Address Inputs
\bar{E}_R	Read Enable (Active LOW) Input
Q ₁ -Q ₄	Outputs (Note b)

LOADING (Note a)	
HIGH	LOW
0.5 U.L.	0.25 U.L.
0.5 U.L.	0.25 U.L.
1.0 U.L.	0.5 U.L.
0.5 U.L.	0.25 U.L.
1.0 U.L.	0.5 U.L.
Open-Collector	5(2.5)U.L.

NOTES:


- a. 1 TTL Unit Load (U.L.) = 40 μ A HIGH/1.6 mA LOW
 b. The Output LOW drive factor is 2.5 U.L. for Military (54) and 5.0 U.L. for Commercial (74) Temperature Ranges. The Output HIGH drive must be supplied by an external resistor to V_{CC}.

LOGIC SYMBOL



V_{CC} = Pin 16
GND = Pin 8

**CONNECTION DIAGRAM
DIP (TOP VIEW)**




J Suffix — Case 620-08 (Ceramic)
N Suffix — Case 648-05 (Plastic)

NOTE:
The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.



LOGIC DIAGRAM



V_{CC} = Pin 16
 GND = Pin 8
 ○ = Pin Numbers

4

WRITE FUNCTION TABLE (SEE NOTES A, B, AND C)

WRITE INPUTS			WORD			
W _B	W _A	W̄ _W	0	1	2	3
L	L	L	Q = D	Q ₀	Q ₀	Q ₀
L	H	L	Q ₀	Q = D	Q ₀	Q ₀
H	L	L	Q ₀	Q ₀	Q = D	Q ₀
H	H	L	Q ₀	Q ₀	Q ₀	Q = D
X	X	H	Q ₀	Q ₀	Q ₀	Q ₀

READ FUNCTION TABLE (SEE NOTES A AND D)

READ INPUTS			OUTPUTS			
R _B	R _A	R̄ _R	Q1	Q2	Q3	Q4
L	L	L	W0B1	W0B2	W0B3	W0B4
L	H	L	W1B1	W1B2	W1B3	W1B4
H	L	L	W2B1	W2B2	W2B3	W2B4
H	H	L	W3B1	W3B2	W3B3	W3B4
X	X	H	H	H	H	H

NOTES A H = high level L = low level, X = irrelevant
 B (Q = D) = The four selected internal flip-flop outputs will assume the states applied to the four external data inputs
 C Q₀ = the level of Q before the indicated input conditions were established
 D W0B1 = The first bit of word 0, etc

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V _{CC}	Supply Voltage	54 74	4.5 4.75	5.0	5.5 5.25	V
T _A	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
V _{OH}	Output Voltage — High	54, 74			5.5	V
I _{OL}	Output Current — Low	54 74			4.0 8.0	mA

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
V _{IH}	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage for All Inputs
V _{IL}	Input LOW Voltage	54		0.7	V	Guaranteed Input LOW Voltage for All Inputs
		74		0.8		
V _{IK}	Input Clamp Diode Voltage		-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA
I _{OH}	Output High Current	54, 74		100	μA	V _{CC} = MIN, V _{OH} = MAX
V _{OL}	Output LOW Voltage	54, 74	0.25	0.4	V	I _{OL} = 4.0 mA
		74	0.35	0.5	V	I _{OL} = 8.0 mA
I _{IH}	Input HIGH Current Any D, R, W R̄, W̄			20 40	μA	V _{CC} = MAX, V _{IN} = 2.4 V
	Any D, R, W R̄, W̄			0.1 0.2	mA	V _{CC} = MAX, V _{IN} = 7.0 V
I _{IL}	Input LOW Current Any D, R, W R̄, W̄			-0.4 -0.8	mA	V _{CC} = MAX, V _{IN} = 0.4 V
I _{CC}	Power Supply Current			40	mA	V _{CC} = MAX



AC CHARACTERISTICS: $T_A = 25^\circ\text{C}$

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
t_{PLH} t_{PHL}	Propagation Delay, Negative-Going \bar{E}_R to Q Outputs		20 20	30 30	ns	Fig. 1 Fig. 2 Fig. 1 Fig. 1 $V_{CC} = 5\text{ V}$ $C_L = 15\text{ pF}$ $R_L = 2\text{ k}\Omega$
t_{PLH} t_{PHL}	Propagation Delay, R_A or R_B to Q Outputs		25 24	40 40	ns	
t_{PLH} t_{PHL}	Propagation Delay, Negative-Going \bar{E}_W to Q Outputs		30 26	45 40	ns	
t_{PLH} t_{PHL}	Propagation Delay, Data Inputs to Q Outputs		30 22	45 35	ns	

AC SETUP REQUIREMENTS: $T_A = 25^\circ\text{C}$

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
t_W	Pulse Width, \bar{E}_R , \bar{E}_W	25			ns	$V_{CC} = 5\text{ V}$ $R_L = 2\text{ k}\Omega$
t_s	Setup Time, Data to \bar{E}_W	10			ns	
t_s	Setup Time, W_A , W_B to \bar{E}_W	15			ns	
t_h	Hold Time, Data to \bar{E}_W	15			ns	
t_h	Hold Time, W_A , W_B to \bar{E}_W	5.0			ns	
t_{LATCH}	Latch Time	25			ns	

4

VOLTAGE WAVEFORMS




Fig. 1




Fig. 2

SN54LS173A SN74LS173A

DESCRIPTION — The SN54LS/74LS173A is a high-speed 4-Bit Register featuring 3-state outputs for use in bus-organized systems. The clock is fully edge-triggered allowing either a load from the D inputs or a hold (retain register contents) depending on the state of the Input Enable Lines ($\overline{IE}_1, \overline{IE}_2$). A HIGH on either Output Enable line ($\overline{OE}_1, \overline{OE}_2$) brings the output to a high impedance state without affecting the actual register contents. A HIGH on the Master Reset (MR) input resets the Register regardless of the state of the Clock (CP), the Output Enable ($\overline{OE}_1, \overline{OE}_2$) or the Input Enable ($\overline{IE}_1, \overline{IE}_2$) lines.

- FULLY EDGE-TRIGGERED
- 3-STATE OUTPUTS
- GATED INPUT AND OUTPUT ENABLES
- INPUT CLAMP DIODES LIMIT HIGH-SPEED TERMINATION EFFECTS

PIN NAMES

D_0 - D_3	Data Inputs
\overline{IE}_1 - \overline{IE}_2	Input Enable (Active LOW)
\overline{OE}_1 - \overline{OE}_2	Output Enable (Active LOW) Inputs
CP	Clock Pulse (Active HIGH Going Edge) Input
MR	Master Reset input (Active HIGH)
Q_0 - Q_3	Outputs (Note b)

LOADING (Note a)	
HIGH	LOW
0.5 U.L.	0.25 U.L.
0.5 U.L.	0.25 U.L.
0.5 U.L.	0.25 U.L.
0.5 U.L.	0.25 U.L.
0.5 U.L.	0.25 U.L.
65(25)U.L.	15(7.5)U.L.


NOTES:

- a 1 TTL Unit Load (U.L.) = 40 μ A HIGH/1.6 mA LOW
 b The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges

4-BIT D-TYPE REGISTER WITH 3-STATE OUTPUTS


LOW POWER SCHOTTKY

LOGIC SYMBOL




V_{CC} = Pin 16
GND = Pin 8

LOGIC DIAGRAM



V_{CC} = Pin 16
GND = Pin 8
○ = Pin Numbers

CONNECTION DIAGRAM DIP (TOP VIEW)



J Suffix — Case 620-08 (Ceramic)
N Suffix — Case 648-05 (Plastic)

NOTE:
The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V _{CC}	Supply Voltage	54	4.5	5.0	5.5	V
		74	4.75	5.0	5.25	
T _A	Operating Ambient Temperature Range	54	-55	25	125	°C
		74	0	25	70	
I _{OH}	Output Current — High	54			-1.0	mA
74				-2.6		
I _{OL}	Output Current — Low	54			12	mA
		74			24	

TRUTH TABLE

MR	CP	TE ₁	TE ₂	D _n	Q _n
H	x	x	x	x	L
L	L	x	x	x	Q _n
L	J	H	x	x	Q _n
L	J	x	H	x	Q _n
L	J	L	L	L	L
L	J	L	L	H	H

H = HIGH Voltage Level
 L = LOW Voltage Level
 X = Immaterial

When either OE₁ or OE₂ are HIGH, the output is in the off state (High Impedance); however this does not affect the contents or sequential operation of the register.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS	
		MIN	TYP	MAX			
V _{IH}	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage for All Inputs	
V _{IL}	Input LOW Voltage	54		0.7	V	Guaranteed Input LOW Voltage for All Inputs	
		74		0.8			
V _{IK}	Input Clamp Diode Voltage		-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA	
V _{OH}	Output HIGH Voltage	54	2.4	3.4	V	V _{CC} = MIN, I _{OH} = MAX, V _{IN} = V _{IH} or V _{IL} per Truth Table	
		74	2.4	3.1	V		
V _{OL}	Output LOW Voltage	54,74		0.25	0.4	V	V _{CC} = V _{CC} MIN, V _{IN} = V _{IL} or V _{IH} per Truth Table
		74		0.35	0.5	V	
I _{OZH}	Output Off Current HIGH			20	μA	V _{CC} = MAX, V _O = 2.4 V	
I _{OZL}	Output Off Current LOW			-20	μA	V _{CC} = MAX, V _O = 0.4 V	
I _{IH}	Input HIGH Current			0.1	mA	V _{CC} = MAX, V _{IN} = 2.7 V	
I _{IL}	Input LOW Current			-0.4	mA	V _{CC} = MAX, V _{IN} = 0.4 V	
I _{OS}	Short Circuit Current		-30	-130	mA	V _{CC} = MAX	
I _{CC}	Power Supply Current			30	mA	V _{CC} = MAX	

4

AC CHARACTERISTICS: $T_A = 25^\circ\text{C}$





SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
f_{MAX}	Maximum Input Clock Frequency	30	50		MHz	$V_{CC} = 5.0\text{ V}$ $C_L = 45\text{ pF}$ $R_L = 667\ \Omega$
t_{PLH}	Propagation Delay, Clock to Output		17	25	ns	
t_{PHL}	Propagation Delay, MR To Output		22	30	ns	
t_{PZH}	Output Enable Time		15	23	ns	
t_{PZL}	Output Disable Time		18	27	ns	$C_L = 5.0\text{ pF}$ $R_L = 667\ \Omega$
t_{PLZ}	Output Disable Time		11	17	ns	
t_{PHZ}	Output Disable Time		11	17	ns	

AC SETUP REQUIREMENTS: $T_A = 25^\circ\text{C}$


SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
t_W	Clock or MR Pulse Width	20			ns	$V_{CC} = 5.0\text{ V}$
t_s	Data Enable Setup Time	35			ns	
t_s	Data Setup Time	17			ns	
t_h	Hold Time, Any Input	0			ns	
t_{rec}	Recovery Time	10			ns	

4

AC WAVEFORMS



AC LOAD CIRCUIT



*Includes Jig and Probe Capacitance

Fig. 5

SWITCH POSITIONS

SYMBOL	SW1	SW2
t _{PZH}	Open	Closed
t _{PZL}	Closed	Open
t _{PLZ}	Closed	Closed
t _{PHZ}	Closed	Closed

4



SN54LS174 SN74LS174

DESCRIPTION — The LSTTL/MSI SN54LS/74LS174 is a high speed Hex D Flip-Flop. The device is used primarily as a 6-bit edge-triggered storage register. The information on the D inputs is transferred to storage during the LOW to HIGH clock transition. The device has a Master Reset to simultaneously clear all flip-flops. The LS174 is fabricated with the Schottky barrier diode process for high speed and is completely compatible with all Motorola TTL families.

HEX D FLIP-FLOP

LOW POWER SCHOTTKY

- EDGE-TRIGGERED D-TYPE INPUTS
- BUFFERED-POSITIVE EDGE-TRIGGERED CLOCK
- ASYNCHRONOUS COMMON RESET
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS

PIN NAMES

$D_0 - D_5$	Data Inputs
CP	Clock (Active HIGH Going Edge) Input
\overline{MR}	Master Reset (Active LOW) Input
$Q_0 - Q_5$	Outputs (Note b)


LOADING (Note a)

	HIGH	LOW
0.5 U.L.	0.5 U.L.	0.25 U.L.
0.5 U.L.	0.5 U.L.	0.25 U.L.
0.5 U.L.	0.5 U.L.	0.25 U.L.
10 U.L.	5 (2.5) U.L.	

NOTES:


- 1 TTL Unit Load (U.L.) = 40 μ A HIGH/1.6 mA LOW.
- The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.

LOGIC SYMBOL



V_{CC} = Pin 16
GND = Pin 8


CONNECTION DIAGRAM DIP (TOP VIEW)



J Suffix — Case 620-08
(Ceramic)
N Suffix — Case 648-05
(Plastic)

NOTE:
The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

LOGIC DIAGRAM



V_{CC} = Pin 16
GND = Pin 8
○ = Pin Numbers

FUNCTIONAL DESCRIPTION — The LS174 consists of six edge-triggered D flip-flops with individual D inputs and Q outputs. The Clock (CP) and Master Reset (\overline{MR}) are common to all flip-flops.

Each D input's state is transferred to the corresponding flip-flop's output following the LOW to HIGH Clock (CP) transition.

A LOW input to the Master Reset (\overline{MR}) will force all outputs LOW independent of Clock or Data inputs. The LS174 is useful for applications where the true output only is required and the Clock and Master Reset are common to all storage elements.

TRUTH TABLE

Inputs (t = n, $\overline{MR} = H$)	Outputs (t = n+1) Note 1
D	Q
H	H
L	L

Note 1: t = n + 1 indicates conditions after next clock.

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V _{CC}	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
T _A	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
I _{OH}	Output Current — High	54, 74			-0.4	mA
I _{OL}	Output Current — Low	54 74			4.0 8.0	mA

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
V _{IH}	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage for All Inputs
V _{IL}	Input LOW Voltage	54		0.7	V	Guaranteed Input LOW Voltage for All Inputs
		74		0.8		
V _{IK}	Input Clamp Diode Voltage		-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA
V _{OH}	Output HIGH Voltage	54	2.5	3.5	V	V _{CC} = MIN, I _{OH} = MAX, V _{IN} = V _{IH} or V _{IL} per Truth Table
		74	2.7	3.5	V	
V _{OL}	Output LOW Voltage	54, 74	0.25	0.4	V	I _{OL} = 4.0 mA V _{CC} = V _{CC} MIN, V _{IN} = V _{IL} or V _{IH} per Truth Table
		74	0.35	0.5	V	
I _{IH}	Input HIGH Current			20	μA	V _{CC} = MAX, V _{IN} = 2.7 V
				0.1	mA	V _{CC} = MAX, V _{IN} = 7.0 V
I _{IL}	Input LOW Current			-0.4	mA	V _{CC} = MAX, V _{IN} = 0.4 V
I _{OS}	Short Circuit Current	-20		-100	mA	V _{CC} = MAX
I _{CC}	Power Supply Current			26	mA	V _{CC} = MAX

AC CHARACTERISTICS: $T_A = 25^\circ\text{C}$


SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
f_{MAX}	Maximum Input Clock Frequency	30	40		MHz	$V_{\text{CC}} = 5.0\text{ V}$ $C_L = 15\text{ pF}$
t_{PHL}	Propagation Delay, $\overline{\text{MR}}$ to Output		23	35	ns	
t_{PLH} t_{PHL}	Propagation Delay, Clock to Output		20 21	30 30	ns	

AC SETUP REQUIREMENTS: $T_A = 25^\circ\text{C}$

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
t_{W}	Clock or $\overline{\text{MR}}$ Pulse Width	20			ns	$V_{\text{CC}} = 5.0\text{ V}$
t_{s}	Data Setup Time	20			ns	
t_{h}	Data Hold Time	5.0			ns	
t_{rec}	Recovery Time	25			ns	

AC WAVEFORMS

CLOCK TO OUTPUT DELAYS, CLOCK PULSE WIDTH, FREQUENCY, SETUP AND HOLD TIMES DATA TO CLOCK



*The shaded areas indicate when the input is permitted to change for predictable output performance.

Fig. 1

MASTER RESET TO OUTPUT DELAY, MASTER RESET PULSE WIDTH, AND MASTER RESET RECOVERY TIME




Fig. 2

DEFINITIONS OF TERMS:

SETUP TIME (t_s) – is defined as the minimum time required for the correct logic level to be present at the logic input prior to the clock transition from LOW to HIGH in order to be recognized and transferred to the outputs.

HOLD TIME (t_h) – is defined as the minimum time following the clock transition from LOW to HIGH that the logic level must be maintained at the input in order to ensure continued recognition. A negative HOLD TIME indicates that the correct logic level may be released prior to the clock transition from LOW to HIGH and still be recognized.

RECOVERY TIME (t_{rec}) – is defined as the minimum time required between the end of the reset pulse and the clock transition from LOW to HIGH in order to recognize and transfer HIGH Data to the Q outputs.



SN54LS175 SN74LS175

DESCRIPTION — The LSTTL/MSI SN54LS/74LS175 is a high speed Quad D Flip-Flop. The device is useful for general flip-flop requirements where clock and clear inputs are common. The information on the D inputs is stored during the LOW to HIGH clock transition. Both true and complemented outputs of each flip-flop are provided. A Master Reset input resets all flip-flops, independent of the Clock or D inputs, when LOW.

The LS175 is fabricated with the Schottky barrier diode process for high speed and is completely compatible with all Motorola TTL families.

QUAD D FLIP-FLOP

LOW POWER SCHOTTKY

- EDGE-TRIGGERED D-TYPE INPUTS
- BUFFERED-POSITIVE EDGE-TRIGGERED CLOCK
- CLOCK TO OUTPUT DELAYS OF 30 ns
- ASYNCHRONOUS COMMON RESET
- TRUE AND COMPLEMENT OUTPUT
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS

PIN NAMES

$D_0 - D_3$	Data Inputs
CP	Clock (Active HIGH Going Edge) Input
MR	Master Reset (Active LOW) Input
$Q_0 - Q_3$	True Outputs (Note b)
$\bar{Q}_0 - \bar{Q}_3$	Complemented Outputs (Note b)


LOADING (Note a)

	HIGH	LOW
$D_0 - D_3$	0.5 U.L.	0.25 U.L.
CP	0.5 U.L.	0.25 U.L.
MR	0.5 U.L.	0.25 U.L.
$Q_0 - Q_3$	10 U.L.	5(2.5) U.L.
$\bar{Q}_0 - \bar{Q}_3$	10 U.L.	5(2.5) U.L.

NOTES:


- a. 1 TTL Unit Load (U.L.) = 40 μ A HIGH/1.6 mA LOW.
 b. The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.

LOGIC DIAGRAM




V_{CC} = Pin 16
 GND = Pin 8
 ○ = Pin Numbers

LOGIC SYMBOL



V_{CC} = Pin 16
 GND = Pin 8

CONNECTION DIAGRAM DIP (TOP VIEW)



J Suffix — Case 620-08 (Ceramic)
 N Suffix — Case 648-05 (Plastic)

NOTE:
 The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

4

FUNCTIONAL DESCRIPTION — The LS175 consists of four edge-triggered D flip-flops with individual D inputs and Q and \bar{Q} outputs. The Clock and Master Reset are common. The four flip-flops will store the state of their individual D inputs on the LOW to HIGH Clock (CP) transition, causing individual Q and \bar{Q} outputs to follow. A LOW input on the Master Reset (\bar{MR}) will force all Q outputs LOW and \bar{Q} outputs HIGH independent of Clock or Data inputs.

The LS175 is useful for general logic applications where a common Master Reset and Clock are acceptable.

TRUTH TABLE

Inputs ($t = n, \bar{MR} = H$)		Outputs ($t = n+1$) Note 1	
D		Q	\bar{Q}
L		L	H
H		H	L

Note 1 $t = n + 1$ indicates conditions after next clock.

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V _{CC}	Supply Voltage	54	4.5	5.0	5.5	V
		74	4.75	5.0	5.25	
T _A	Operating Ambient Temperature Range	54	-55	25	125	°C
		74	0	25	70	
I _{OH}	Output Current — High	54, 74			-0.4	mA
I _{OL}	Output Current — Low	54			4.0	mA
		74			8.0	

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)


SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS	
		MIN	TYP	MAX			
V _{IH}	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage for All Inputs	
V _{IL}	Input LOW Voltage	54		0.7	V	Guaranteed Input LOW Voltage for All Inputs	
		74		0.8			
V _{IK}	Input Clamp Diode Voltage		-0.65	-1.5	V	V _{CC} = MIN, I _{IJN} = -18 mA	
V _{OH}	Output HIGH Voltage	54	2.5	3.5	V	V _{CC} = MIN, I _{OH} = MAX, V _{IN} = V _{IH} or V _{IL} per Truth Table	
		74	2.7	3.5	V		
V _{OL}	Output LOW Voltage	54, 74		0.25	0.4	V	I _{OL} = 4.0 mA V _{CC} = V _{CC} MIN, V _{IN} = V _{IL} or V _{IH} per Truth Table
		74		0.35	0.5	V	
I _{IH}	Input HIGH Current			20	μA	V _{CC} = MAX, V _{IN} = 2.7 V	
				0.1	mA	V _{CC} = MAX, V _{IN} = 7.0 V	
I _{IL}	Input LOW Current			-0.4	mA	V _{CC} = MAX, V _{IN} = 0.4 V	
I _{OS}	Short Circuit Current	-20		-100	mA	V _{CC} = MAX	
I _{CC}	Power Supply Current			18	mA	V _{CC} = MAX	

AC CHARACTERISTICS: $T_A = 25^\circ\text{C}$

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
f_{MAX}	Maximum Input Clock Frequency	30	40		MHz	$V_{\text{CC}} = 5.0\text{ V}$ $C_L = 15\text{ pF}$
t_{PLH} t_{PHL}	Propagation Delay, $\overline{\text{MR}}$ to Output		20 20	30 30	ns	
t_{PLH} t_{PHL}	Propagation Delay, Clock to Output		13 16	25 25	ns	

AC SETUP REQUIREMENTS: $T_A = 25^\circ\text{C}$

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
t_{W}	Clock or $\overline{\text{MR}}$ Pulse Width	20			ns	$V_{\text{CC}} = 5.0\text{ V}$
t_{s}	Data Setup Time	20			ns	
t_{h}	Data Hold Time	5.0			ns	
t_{rec}	Recovery Time	25			ns	

AC WAVEFORMS**CLOCK TO OUTPUT DELAYS,
CLOCK PULSE WIDTH, FREQUENCY,
SETUP AND HOLD TIMES DATA TO CLOCK**

*The shaded areas indicate when the input is permitted to change for predictable output performance.

Fig. 1


**MASTER RESET TO OUTPUT DELAY,
MASTER RESET PULSE WIDTH,
AND MASTER RESET RECOVERY TIME**

Fig. 2

DEFINITIONS OF TERMS:

SETUP TIME (t_s) — is defined as the minimum time required for the correct logic level to be present at the logic input prior to the clock transition from LOW to HIGH in order to be recognized and transferred to the outputs.

HOLD TIME (t_h) — is defined as the minimum time following the clock transition from LOW to HIGH that the logic level must be maintained at the input in order to ensure continued recognition. A negative HOLD TIME indicates that the correct logic level may be released prior to the clock transition from LOW to HIGH and still be recognized.

RECOVERY TIME (t_{rec}) — is defined as the minimum time required between the end of the reset pulse and the clock transition from LOW to HIGH in order to recognize and transfer HIGH Data to the Q outputs.



SN54LS181 SN74LS181

DESCRIPTION — The SN54LS/74LS181 is a 4-bit Arithmetic Logic Unit (ALU) which can perform all the possible 16 logic, operations on two variables and a variety of arithmetic operations.

- PROVIDES 16 ARITHMETIC OPERATIONS
ADD, SUBTRACT, COMPARE, DOUBLE, PLUS
TWELVE OTHER ARITHMETIC OPERATIONS
- PROVIDES ALL 16 LOGIC OPERATIONS OF TWO VARIABLES
EXCLUSIVE—OR, COMPARE, AND, NAND, OR,
NOR, PLUS TEN OTHER LOGIC OPERATIONS
- FULL LOOKAHEAD FOR HIGH SPEED ARITHMETIC
OPERATION ON LONG WORDS
- INPUT CLAMP DIODES

**4-BIT ARITHMETIC
LOGIC UNIT**
LOW POWER SCHOTTKY

PIN NAMES




$\bar{A}_0-\bar{A}_3, \bar{B}_0-\bar{B}_3$	Operand (Active LOW) Inputs
S_0-S_3	Function — Select Inputs
M	Mode Control Input
C_n	Carry Input
$\bar{F}_0-\bar{F}_3$	Function (Active LOW) Outputs
A = B	Comparator Output
\bar{G}	Carry Generator (Active LOW) Output
\bar{P}	Carry Propagate (Active LOW) Output
C_{n+4}	Carry Output

LOADING (Note a)

	HIGH	LOW
$\bar{A}_0-\bar{A}_3, \bar{B}_0-\bar{B}_3$	1.5 U.L.	0.75 U.L.
S_0-S_3	2.0 U.L.	1.0 U.L.
M	0.5 U.L.	0.25 U.L.
C_n	2.5 U.L.	1.25 U.L.
$\bar{F}_0-\bar{F}_3$	10 U.L.	5 (2.5) U.L.
A = B	Open Collector	5 (2.5) U.L.
\bar{G}	10 U.L.	10 U.L.
\bar{P}	10 U.L.	5 U.L.
C_{n+4}	10 U.L.	5 (2.5) U.L.

NOTES:

- 1 TTL Unit Load (U.L.) = 40 μ A HIGH/1.6 mA LOW
- The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.



J Suffix — Case 623-05
(Ceramic)
N Suffix — Case 649-03
(Plastic)

NOTE:
The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-line Package.

FUNCTIONAL DESCRIPTION — The SN54LS/74LS181 is a 4-bit high speed parallel Arithmetic Logic Unit (ALU). Controlled by the four Function Select Inputs (S_0, S_1, S_2, S_3) and the Mode Control Input (M), it can perform all the 16 possible logic operations or 16 different arithmetic operations on active HIGH or active LOW operands. The Function Table lists these operations.

When the Mode Control Input (M) is HIGH, all internal carries are inhibited and the device performs logic operations on the individual bits as listed. When the Mode Control Input is LOW, the carries are enabled and the device performs arithmetic operations on the two 4-bit words. The device incorporates full internal carry lookahead and provides for either ripple carry between devices using the C_{n+4} output, or for carry lookahead between packages using the signals \bar{P} (Carry Propagate) and \bar{G} (Carry Generate). \bar{P} and \bar{G} are not affected by carry in. When speed requirements are not stringent, the LS181 can be used in a simple ripple carry mode by connecting the Carry Output (C_{n+4}) signal to the Carry Input (C_n) of the next unit. For high speed operation the LS181 is used in conjunction with the 9342 or 93S42 carry lookahead circuit. One carry lookahead package is required for each group of the four LS181 devices. Carry lookahead can be provided at various levels and offers high speed capability over extremely long word lengths.

The $A = B$ output from the LS181 goes HIGH when all four \bar{F} outputs are HIGH and can be used to indicate logic equivalence over four bits when the unit is in the subtract mode. The $A = B$ output is open collector and can be wired-AND with other $A = B$ outputs to give a comparison for more than four bits. The $A = B$ signal can also be used with the C_{n+4} signal to indicate $A > B$ and $A < B$.

The Function Table lists the arithmetic operations that are performed without a carry in. An incoming carry adds a one to each operation. Thus, select code LHHH generates A minus B minus 1 (2s complement notation) without a carry in and generates A minus B when a carry is applied. Because subtraction is actually performed by complementary addition (1s complement), a carry out means borrow; thus a carry is generated when there is no underflow and no carry is generated when there is underflow.

As indicated, the LS181 can be used with either active LOW inputs producing active LOW outputs or with active HIGH inputs producing active HIGH outputs. For either case the table lists the operations that are performed to the operands labeled inside the logic symbol

4

FUNCTION TABLE

MODE SELECT INPUTS $S_3 S_2 S_1 S_0$	ACTIVE LOW INPUTS & OUTPUTS (M = H)		ACTIVE HIGH INPUTS & OUTPUTS (M = H)	
	LOGIC (M = H)	ARITHMETIC** (M = L) ($C_n = L$)	LOGIC (M = H)	ARITHMETIC** (M = L) ($C_n = H$)
L L L L	\bar{A}	A minus 1	\bar{A}	A
L L L H	$\bar{A}\bar{B}$	AB minus 1	$\bar{A} + \bar{B}$	A + B
L L H L	$\bar{A} + \bar{B}$	$\bar{A}\bar{B}$ minus 1	$\bar{A}B$	A + \bar{B}
L L H H	Logical 1	minus 1	Logical 0	minus 1
L H L L	$\bar{A} + \bar{B}$	A plus ($A + \bar{B}$)	$\bar{A}\bar{B}$	A plus $\bar{A}\bar{B}$
L H L H	\bar{B}	AB plus ($A + \bar{B}$)	\bar{B}	(A + B) plus $\bar{A}\bar{B}$
L H L L	$A \oplus B$	A minus B minus 1	$A \oplus B$	A minus B minus 1
L H H H	$A + \bar{B}$	A + \bar{B}	$\bar{A}\bar{B}$	AB minus 1
H L L L	$\bar{A}\bar{B}$	A plus ($A + B$)	$\bar{A} + \bar{B}$	A plus AB
H L L H	$A \oplus B$	A plus B	$\bar{A} \oplus \bar{B}$	A plus B
H L H L	B	$\bar{A}\bar{B}$ plus ($A + B$)	B	($A + \bar{B}$) plus AB
H L H H	A + B	A + B	AB	AB minus 1
H H L L	Logical 0	A plus A*	Logical 1	A plus A*
H H L H	$\bar{A}\bar{B}$	AB plus A	$A + \bar{B}$	(A + B) plus A
H H H L	AB	$\bar{A}\bar{B}$ plus A	A + B	($A + \bar{B}$) plus A
H H H H	A	A	A	A minus 1

L = LOW Voltage Level


H = HIGH Voltage Level

*Each bit is shifted to the next more significant position


**Arithmetic operations expressed in 2s complement notation

LOGIC SYMBOLS

ACTIVE LOW OPERANDS



ACTIVE HIGH OPERANDS



GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V _{CC}	Supply Voltage	54	4.5	5.0	5.5	V
		74	4.75	5.0	5.25	
T _A	Operating Ambient Temperature Range	54	-55	25	125	°C
		74	0	25	70	
I _{OH}	Output Current — High	54, 74			-0.4	mA
I _{OL}	Output Current — Low	54			4.0	mA
		74			8.0	
V _{OH}	Output Voltage — High (A=B only)	54, 74			5.5	V

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS		
		MIN	TYP	MAX				
V _{IH}	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage for All Inputs		
V _{IL}	Input LOW Voltage	54		0.7	V	Guaranteed Input LOW Voltage for All Inputs		
		74		0.8				
V _{IK}	Input Clamp Diode Voltage		-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA		
V _{OH}	Output HIGH Voltage	54	2.5	3.5	V	V _{CC} = MIN, I _{OH} = MAX, V _{IN} = V _{IH} or V _{IL} per Truth Table		
		74	2.7	3.5	V			
V _{OL}	Output LOW Voltage Except \bar{G} and \bar{P}	54, 74		0.25	0.4	V	V _{CC} = V _{CC} MIN, V _{IN} = V _{IL} or V _{IH} per Truth Table	
		74		0.35	0.5	V		
	Output \bar{G}	54, 74			0.7	V		I _{OL} = 4.0 mA
	Output \bar{P}	54			0.6	V		I _{OL} = 8.0 mA
74				0.5	V	I _{OL} = 8.0 mA		
I _{OH}	Output HIGH Current	54, 74			100	μA	V _{CC} = MIN, I _{OH} = MAX, V _{IN} = V _{IH} or V _{IL} per Truth Table	
I _{IH}	Input HIGH Current Mode Input Any \bar{A} or \bar{B} Input Any S Input C _N Input				20 60 80 100	μA	V _{CC} = MAX, V _{IN} = 2.7 V	
	Mode Input Any \bar{A} or \bar{B} Input Any S Input C _N Input				0.1 0.3 0.4 0.5	mA	V _{CC} = MAX, V _{IN} = 7.0 V	
I _{IL}	Input Low Current Mode Input Any \bar{A} or \bar{B} Input Any S Input C _N Input				-0.4 -1.2 -1.6 -2.0	mA	V _{CC} = MAX, V _{IN} = 0.4 V	
I _{OS}	Short Circuit Current		-20		-100	mA	V _{CC} = MAX	
I _{CC}	Power Supply Current See Note 1A	54			32	mA	V _{CC} = MAX	
		74			34			
	See Note 1B	54			35			
		74			37			

Note 1.

With outputs open, I_{CC} is measured for the following conditions:

A. S0 through S3, M, and A inputs are at 4.5 V, all other inputs are grounded.

B. S0 through S3 and M are at 4.5 V, all other inputs are grounded.

AC CHARACTERISTICS: $T_A = 25^\circ\text{C}$, $V_{CC} = 5.0\text{ V}$, Pin 12 = GND, $C_L = 15\text{ pF}$

SYMBOL	PARAMETER	LIMITS		UNITS	CONDITIONS
		TYP	MAX		
t_{PLH} t_{PHL}	Propagation Delay, (C_n to C_{n+4})	18 13	27 20	ns	$M = 0\text{ V}$, (Sum or Diff Mode) See Fig. 4 and Tables I and II
t_{PLH} t_{PHL}	(C_n to \bar{F} Outputs)	17 13	26 20	ns	$M = 0\text{ V}$, (Sum Mode) See Fig. 4 and Table I
t_{PLH} t_{PHL}	(\bar{A} or \bar{B} Inputs to \bar{G} Output)	19 15	29 23	ns	$M = S_1 = S_2 = 0\text{ V}$, $S_0 = S_3 = 4.5\text{ V}$ (Sum Mode) See Fig. 4 and Table I
t_{PLH} t_{PHL}	(\bar{A} or \bar{B} Inputs to \bar{G} Output)	21 21	32 32	ns	$M = S_0 = S_3 = 0\text{ V}$, $S_1 = S_2 = 4.5\text{ V}$ (Diff Mode) See Fig. 5 and Table II
t_{PLH} t_{PHL}	(\bar{A} or \bar{B} Inputs to \bar{P} Output)	20 20	30 30	ns	$M = S_1 = S_2 = 0\text{ V}$, $S_0 = S_3 = 4.5\text{ V}$ (Sum Mode) See Fig. 4 and Table I
t_{PLH} t_{PHL}	(\bar{A} or \bar{B} Inputs to \bar{P} Output)	20 22	30 33	ns	$M = S_0 = S_3 = 0\text{ V}$, $S_1 = S_2 = 4.5\text{ V}$ (Diff Mode) See Fig. 5 and Table II
t_{PLH} t_{PHL}	(\bar{A} or \bar{B} Inputs to any \bar{F} Output)	21 13	32 20	ns	$M = S_1 = S_2 = 0\text{ V}$, $S_0 = S_3 = 4.5\text{ V}$ (Sum Mode) See Fig. 4 and Table I
t_{PLH} t_{PHL}	(\bar{A} or \bar{B} Inputs to any \bar{F} Output)	21 21	32 32	ns	$M = S_0 = S_3 = 0\text{ V}$, $S_1 = S_2 = 4.5\text{ V}$ (Diff Mode) See Fig. 5 and Table II
t_{PLH} t_{PHL}	(\bar{A} or \bar{B} Inputs to \bar{F} Outputs)	22 26	33 38	ns	$M = 4.5\text{ V}$ (Logic Mode) See Fig. 4 and Table III
t_{PLH} t_{PHL}	(\bar{A} or \bar{B} Inputs to C_{n+4} Output)	25 25	38 38	ns	$M = 0\text{ V}$, $S_0 = S_3 = 4.5\text{ V}$, $S_1 = S_2 = 0\text{ V}$ (Sum Mode) See Fig. 6 and Table I
t_{PLH} t_{PHL}	(\bar{A} or \bar{B} Inputs to C_{n+4} Output)	27 27	41 41	ns	$M = 0\text{ V}$, $S_0 = S_3 = 0\text{ V}$, $S_1 = S_2 = 4.5\text{ V}$ (Diff Mode)
t_{PLH} t_{PHL}	(\bar{A} or \bar{B} Inputs to $A = B$ Output)	33 41	50 62	ns	$M = S_0 = S_3 = 0\text{ V}$, $S_1 = S_2 = 4.5\text{ V}$ $R_L = 2\text{ k}\Omega$ (Diff Mode) See Fig. 5 and Table II

4

AC WAVEFORMS




Fig. 4




Fig. 5




Fig. 6

DIFF MODE TEST TABLE II

FUNCTION INPUTS: $S_1 = S_2 = 4.5\text{ V}$, $S_0 = S_3 = M = 0\text{ V}$

PARAMETER	INPUT UNDER TEST	OTHER INPUT SAME BIT		OTHER DATA INPUTS		OUTPUT UNDER TEST
		APPLY 4.5 V	APPLY GND	APPLY 4.5 V	APPLY GND	
t_{PLH} t_{PHL}	\bar{A}	None	\bar{B}	Remaining \bar{A}	Remaining \bar{B} , C_n	\bar{F}_i
t_{PLH} t_{PHL}	\bar{B}	\bar{A}	None	Remaining \bar{A}	Remaining \bar{B} , C_n	\bar{F}_i
t_{PLH} t_{PHL}	\bar{A}_i	None	\bar{B}_i	Remaining \bar{B} , C_n	Remaining \bar{A}	$\bar{F}_i + 1$
t_{PLH} t_{PHL}	\bar{B}_i	\bar{A}_i	None	Remaining \bar{B} , C_n	Remaining \bar{A}	$\bar{F}_i + 1$
t_{PLH} t_{PHL}	\bar{A}	None	\bar{B}	None	Remaining \bar{A} and \bar{B} , C_n	\bar{P}
t_{PLH} t_{PHL}	\bar{B}	\bar{A}	None	None	Remaining \bar{A} and \bar{B} , C_n	\bar{P}
t_{PLH} t_{PHL}	\bar{A}	\bar{B}	None	None	Remaining \bar{A} and \bar{B}_i , C_n	\bar{G}
t_{PLH} t_{PHL}	\bar{B}	None	\bar{A}	None	Remaining \bar{A} and \bar{B} , C_n	\bar{G}
t_{PLH} t_{PHL}	\bar{A}	None	\bar{B}	Remaining \bar{A}	Remaining \bar{B} , C_n	$A = B$
t_{PLH} t_{PHL}	\bar{B}	\bar{A}	None	Remaining \bar{A}	Remaining \bar{B} , C_n	$A = B$
t_{PLH} t_{PHL}	\bar{A}	\bar{B}	None	None	Remaining \bar{A} and \bar{B} , C_n	$C_n + 4$
t_{PLH} t_{PHL}	\bar{B}	None	\bar{A}	None	Remaining \bar{A} and \bar{B} , C_n	$C_n + 4$
t_{PLH} t_{PHL}	C_n	None	None	All \bar{A} and \bar{B}	None	$C_n + 4$

LOGIC MODE TEST TABLE III

PARAMETER	INPUT UNDER TEST	OTHER INPUT SAME BIT		OTHER DATA INPUTS		OUTPUT UNDER TEST	FUNCTION INPUTS
		APPLY 4.5 V	APPLY GND	APPLY 4.5 V	APPLY GND		
t_{PLH} t_{PHL}	\bar{A}	None	\bar{B}	None	Remaining \bar{A} and \bar{B} , C_n	Any \bar{F}	$S_1 = S_2 = M = 4.5\text{ V}$ $S_0 = S_3 = 0\text{ V}$
t_{PLH} t_{PHL}	\bar{B}	None	\bar{A}	None	Remaining \bar{A} and \bar{B} , C_n	Any \bar{F}	$S_1 = S_2 = M = 4.5\text{ V}$ $S_0 = S_3 = 0\text{ V}$

SUM MODE TEST TABLE I

FUNCTION INPUTS: $S_0 = S_3 = 4.5 \text{ V}$, $S_1 = S_2 = M = 0 \text{ V}$

PARAMETER	INPUT UNDER TEST	OTHER INPUT SAME BIT		OTHER DATA INPUTS		OUTPUT UNDER TEST
		APPLY 4.5 V	APPLY GND	APPLY 4.5 V	APPLY GND	
t_{PLH} t_{PHL}	\bar{A}_I	\bar{B}_I	None	Remaining \bar{A} and \bar{B}	C_n	\bar{F}_I
t_{PLH} t_{PHL}	\bar{B}_I	\bar{A}_I	None	Remaining \bar{A} and \bar{B}	C_n	\bar{F}_I
t_{PLH} t_{PHL}	\bar{A}_I	\bar{B}_I	None	C_n	Remaining \bar{A} and \bar{B}	$\bar{F}_I + 1$
t_{PLH} t_{PHL}	\bar{B}_I	\bar{A}_I	None	C_n	Remaining \bar{A} and \bar{B}	$\bar{F}_I + 1$
t_{PLH} t_{PHL}	\bar{A}	\bar{B}	None	None	Remaining \bar{A} and \bar{B} , C_n	\bar{P}
t_{PLH} t_{PHL}	\bar{B}	\bar{A}	None	None	Remaining \bar{A} and \bar{B} , C_n	\bar{P}
t_{PLH} t_{PHL}	\bar{A}	None	\bar{B}	Remaining \bar{B}	Remaining \bar{A} , C_n	\bar{G}
t_{PLH} t_{PHL}	\bar{B}	None	\bar{A}	Remaining \bar{B}	Remaining \bar{A} , C_n	\bar{G}
t_{PLH} t_{PHL}	\bar{A}	None	\bar{B}	Remaining \bar{B}	Remaining \bar{A} , C_n	C_{n+4}
t_{PLH} t_{PHL}	\bar{B}	None	\bar{A}	Remaining \bar{B}	Remaining \bar{A} , C_n	C_{n+4}
t_{PLH} t_{PHL}	C_n	None	None	All \bar{A}	All \bar{B}	Any \bar{F} or C_{n+4}



SN54LS182 SN74LS182

DESCRIPTION — The SN54LS/74LS182 is a high-speed Carry Lookahead Generator. It is generally used with the SN54LS/74LS181 4-Bit Arithmetic Logic Unit to provide high speed lookahead over word lengths of more than four bits. The carry lookahead generator is fully compatible with all members of the Motorola TTL Family.

- PROVIDES CARRY LOOKAHEAD ACROSS A GROUP OF FOUR ALUs
- MULTI-LEVEL LOOKAHEAD FOR HIGH-SPEED ARITHMETIC OPERATION OVER LONG WORD LENGTHS
- INPUT CLAMP DIODES LIMIT HIGH-SPEED TERMINATION EFFECTS

CARRY LOOKAHEAD GENERATOR

LOW POWER SCHOTTKY

PIN NAMES


C_n	Carry Input
\bar{G}_n, \bar{G}_2	Carry Generate (Active LOW) Inputs
\bar{G}_1	Carry Generate (Active LOW) Input
\bar{G}_3	Carry Generate (Active LOW) Input
\bar{P}_n, \bar{P}_1	Carry Propagate (Active LOW) Inputs
\bar{P}_2	Carry Propagate (Active LOW) Input
\bar{P}_3	Carry Propagate (Active LOW) Input
$C_{n+x}, C_{n+y}, C_{n+z}$	Carry Outputs (Note b)
\bar{G}	Carry Generate (Active LOW) Output (Note b)
\bar{P}	Carry Propagate (Active LOW) Output (Note b)

LOADING (Note a)


	HIGH	LOW
C_n	0.5 U.L.	0.25 U.L.
\bar{G}_n, \bar{G}_2	3.5 U.L.	1.75 U.L.
\bar{G}_1	4.0 U.L.	2.0 U.L.
\bar{G}_3	2.0 U.L.	1.0 U.L.
\bar{P}_n, \bar{P}_1	2.0 U.L.	1.0 U.L.
\bar{P}_2	1.5 U.L.	0.75 U.L.
\bar{P}_3	1.0 U.L.	0.5 U.L.
$C_{n+x}, C_{n+y}, C_{n+z}$	10 U.L.	5 (2.5) U.L.
\bar{G}	10 U.L.	5 (2.5) U.L.
\bar{P}	10 U.L.	5 (2.5) U.L.

NOTES:

- a 1 Unit Load (U.L.) = 40 μ A HIGH / 1.6 mA LOW
 b The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.




LOGIC SYMBOL



$V_{CC} = \text{Pin } 16$
 $GND = \text{Pin } 8$

CONNECTION DIAGRAM DIP (TOP VIEW)



J Suffix — Case 620-08 (Ceramic)
 N Suffix — Case 648-05 (Plastic)

NOTE:
 The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

FUNCTIONAL DESCRIPTION — The SN54LS/74LS182, carry lookahead generator accepts up to four pairs of active LOW Carry Propagate ($\overline{P_0}, \overline{P_1}, \overline{P_2}, \overline{P_3}$) and Carry Generate ($\overline{G_0}, \overline{G_1}, \overline{G_2}, \overline{G_3}$) signals and an active HIGH Carry Input (C_n) and provides anticipated active HIGH carries ($C_{n+x}, C_{n+y}, C_{n+z}$) across four groups of binary adders. The SN54LS/74LS182 also has active LOW Carry Propagate (\overline{P}) and Carry Generate (\overline{G}) outputs which may be used for further levels of lookahead.

The logic equations provided at the outputs are:

$$C_{n+x} = G_0 + P_0 C_n$$

$$C_{n+y} = G_1 + P_1 G_0 = P_1 P_0 C_n$$

$$C_{n+z} = G_2 + P_2 G_1 = P_2 P_2 G_0 + P_2 P_1 P_0 C_n$$

$$\overline{G} = G_3 + P_3 G_2 + P_3 P_2 G_1 + P_3 P_2 P_1 G_0$$

$$\overline{P} = P_3 P_2 P_1 P_0$$

Also, the SN54LS/74LS182 can be used with binary ALUs in an active LOW or active HIGH input operand mode. The connections to and from the ALU to the carry lookahead generator are identical in both cases.

TRUTH TABLE

INPUTS									OUTPUTS				
C_n	$\overline{G_0}$	$\overline{P_0}$	$\overline{G_1}$	$\overline{P_1}$	$\overline{G_2}$	$\overline{P_2}$	$\overline{G_3}$	$\overline{P_3}$	C_{n+x}	C_{n+y}	C_{n+z}	\overline{G}	\overline{P}
X	H	H							L				
L	H	X							L				
X	L	X							H				
H	X	L							H				
X	X	X	H	H						L			
X	H	H	H	X						L			
L	H	X	H	X						L			
X	X	X	L	X						H			
X	L	X	X	L						H			
H	X	L	X	L						H			
X	X	X	X	X	H	H					L		
X	X	X	H	H	H	X					L		
X	H	H	H	X	H	X					L		
L	H	X	H	X	H	X					L		
X	X	X	X	X	L	X					H		
X	X	X	L	X	X	L					H		
X	L	X	X	L	X	L					H		
H	X	L	X	L	X	L					H		
X			X	X	X	X	H	H				H	
X			X	X	H	H	H	X				H	
X			H	H	H	X	H	X				H	
H			H	X	H	X	H	X				H	
X			X	X	X	X	L	X				L	
X			X	X	L	X	X	L				L	
X			L	X	X	L	X	L				L	
L			X	L	X	L	X	L				L	
		H		X		X		X					H
		X		H		X		X					H
		X		X		H		X					H
		X		X		X		H					H
		L		L		L		L					L

H = HIGH Voltage Level
 L = LOW Voltage Level
 X = Immaterial

4

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V _{CC}	Supply Voltage	54	4.5	5.0	5.5	V
		74	4.75	5.0	5.25	
T _A	Operating Ambient Temperature Range	54	-55	25	125	°C
		74	0	25	70	
I _{OH}	Output Current — High	54, 74			-0.4	mA
I _{OL}	Output Current — Low	54			4.0	mA
		74			8.0	

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
V _{IH}	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage for All Inputs
V _{IL}	Input LOW Voltage	54		0.7	V	Guaranteed Input LOW Voltage for All Inputs
		74		0.8		
V _{IK}	Input Clamp Diode Voltage		-0.65	-1.5	V	V _{CC} = MIN I _{IN} = -18 mA
V _{OH}	Output HIGH Voltage	54	2.5		V	I _{OH} = MAX V _{CC} = MIN, V _{IN} = V _{IH} or V _{IL} per Truth Table
		74	2.7			
V _{OL}	Output LOW Voltage	54,74		0.25	V	I _{OL} = 4.0 mA V _{CC} = MIN, V _{IN} = V _{IH} or V _{IL} per Truth Table
		74		0.35		
I _{IH}	C _n G ₀ , G ₂ G ₃ , P ₀ , P ₁ P ₂ P ₃ G ₁			20 140 80 60 40 160	μA	V _{IN} = 2.7 V V _{CC} = MAX
				0.1 0.7 0.4 0.3 0.2 0.8		
I _{IL}	C _n G ₀ , G ₂ G ₃ , P ₀ , P ₁ P ₂ P ₃ G ₁			-0.4 -2.8 -1.6 -1.2 -0.8 -3.2	mA	V _{IN} = 0.4 V V _{CC} = MAX
I _{OS}	Output Short-Circuit Current	-20		-100	mA	V _{CC} = MAX V _{OUT} = 0 V
I _{CC}	Power Supply Current Total, Output HIGH Total, Output LOW			12	mA	V _{CC} = MAX
				16		



AC CHARACTERISTICS: $T_A = 25^\circ\text{C}$, $V_{CC} = 5.0\text{ V}$, $C_L = 15\text{ pF}$

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
t_{PLH} t_{PHL}	$(C_n \text{ to } C_{n+x}, C_{n+y}, C_{n+z})$		12 17	25 30	ns	$\bar{P}_0 = \bar{P}_1 = \bar{P}_2 = \bar{G}nd$, $\bar{G}_0 = \bar{G}_1 = \bar{G}_2 = 4.5\text{ V}$, Fig. 1
t_{PLH} t_{PHL}	$(\bar{P}_0, \bar{P}_1, \text{ or } \bar{P}_2 \text{ to } C_{n+x}, C_{n+y}, C_{n+z})$		9.0 10	21 22	ns	$\bar{P}_x = Gnd$ (if not under test), $C_n = \bar{G}_0 = \bar{G}_1 = \bar{G}_2 = 4.5\text{ V}$, Fig. 2
t_{PLH} t_{PHL}	$(\bar{G}_0, \bar{G}_1, \text{ or } \bar{G}_2 \text{ to } C_{n+x}, C_{n+y}, C_{n+z})$		9.0 10	21 22	ns	$\bar{G}_x = 4.5\text{ V}$ (if not under test), $C_n = \bar{P}_0 = \bar{P}_1 = \bar{P}_2 = Gnd$, Fig. 2
t_{PLH} t_{PHL}	$(\bar{P}_1, \bar{P}_2 \text{ or } \bar{P}_3 \text{ to } \bar{G})$		12 8.0	24 20	ns	$\bar{P}_x = Gnd$ (if not under test), $\bar{G}_0 = \bar{G}_1 = \bar{G}_2 = \bar{G}_3 = C_n = 0.0\text{ V}$, Fig. 1
t_{PLH} t_{PHL}	$(\bar{G}_0, \bar{G}_1, \bar{G}_2 \text{ or } \bar{G}_3 \text{ to } \bar{G})$		13 8.0	25 20	ns	$\bar{G}_x = 4.5\text{ V}$ (if not under test), $\bar{P}_1 = \bar{P}_2 = \bar{P}_3 = Gnd$, Fig. 1
t_{PLH} t_{PHL}	$(\bar{P}_0, \bar{P}_1, \bar{P}_2 \text{ or } \bar{P}_3 \text{ to } \bar{P})$		12 8.0	24 20	ns	$\bar{P}_x = Gnd$ (if not under test), Fig. 1

AC WAVEFORMS




Fig. 1




Fig. 2



DESCRIPTION—The SN54LS/74LS183 is a Dual Adder. This device features high-speed, high-fan-out Darlington outputs and all inputs are diode clamped for system design simplification. An individual carry output from each bit is featured for use in multiple-input, carry-save techniques to produce true sum and true carry outputs with no more than two gate delays.

- FOR USE IN HIGH-SPEED WALLACE-TREE SUMMING NETWORKS
- HIGH-SPEED, HIGH-FAN-OUT DARLINGTON OUTPUTS

FUNCTION TABLE


INPUTS			OUTPUTS	
C_n	B	A	Σ	C_{n+1}
L	L	L	L	L
L	L	H	H	L
L	H	L	H	L
L	H	H	L	H
H	L	L	H	L
H	L	H	L	H
H	H	L	L	H
H	H	H	H	H

H = high level, L = low level

SN54LS183 SN74LS183


DUAL CARRY-SAVE FULL ADDER

LOW POWER SCHOTTKY



4

FUNCTIONAL BLOCK DIAGRAM



GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V _{CC}	Supply Voltage	54	4.5	5.0	5.5	V
		74	4.75	5.0	5.25	
T _A	Operating Ambient Temperature Range	54	-55	25	125	°C
		74	0	25	70	
I _{OH}	Output Current — High	54, 74			-0.4	mA
I _{OL}	Output Current — Low	54			4.0	mA
		74			8.0	

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
V _{IH}	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage for All Inputs
V _{IL}	Input LOW Voltage	54		0.7	V	Guaranteed Input LOW Voltage for All Inputs
		74		0.8		
V _{IK}	Input Clamp Diode Voltage		-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA
V _{OH}	Output HIGH Voltage	54	2.5	3.5	V	V _{CC} = MIN, I _{OH} = MAX, V _{IN} = V _{IH} or V _{IL} per Truth Table
		74	2.7	3.5	V	
V _{OL}	Output LOW Voltage	54, 74	0.25	0.4	V	I _{OL} = 4.0 mA V _{CC} = V _{CC} MIN, V _{IN} = V _{IL} or V _{IH} per Truth Table
		74	0.35	0.5	V	
I _{IH}	Input HIGH Current			60	μA	V _{CC} = MAX, V _{IN} = 2.7 V
				0.3	mA	V _{CC} = MAX, V _{IN} = 7.0 V
I _{IL}	Input LOW Current			-1.2	mA	V _{CC} = MAX, V _{IN} = 0.4 V
I _{OS}	Short Circuit Current	-20		-100	mA	V _{CC} = MAX
I _{CC}	Power Supply Current Total, Output HIGH Total, Output LOW			14	mA	V _{CC} = MAX
				17		

AC CHARACTERISTICS: T_A = 25°C

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
t _{PLH}	Propagation Delay Time, Low-to-High Level Output		9.0	15	ns	V _{CC} = 5.0 V C _L = 15 pF
t _{PHL}	Propagation Delay Time, High-to-Low Level Output		20	33	ns	





SN54LS/74LS190 SN54LS/74LS191

DESCRIPTION — The SN54LS/74LS190 is a synchronous UP/DOWN BCD Decade (8421) Counter and the SN54LS/74LS191 is a synchronous UP/DOWN Modulo-16 Binary Counter. State changes of the counters are synchronous with the LOW-to-HIGH transition of the Clock Pulse input.

An asynchronous Parallel Load (\overline{PL}) input overrides counting and loads the data present on the P_n inputs into the flip-flops, which makes it possible to use the circuits as programmable counters. A Count Enable (\overline{CE}) input serves as the carry/borrow input in multi-stage counters. An Up/Down Count Control ($\overline{U/D}$) input determines whether a circuit counts up or down. A Terminal Count (TC) output and a Ripple Clock (\overline{RC}) output provide overflow/underflow indication and make possible a variety of methods for generating carry/borrow signals in multi-stage counter applications.

- LOW POWER . . . 90 mW TYPICAL DISSIPATION
- HIGH SPEED . . . 25 MHz TYPICAL COUNT FREQUENCY
- SYNCHRONOUS COUNTING
- ASYNCHRONOUS PARALLEL LOAD
- INDIVIDUAL PRESET INPUTS
- COUNT ENABLE AND UP/DOWN CONTROL INPUTS
- CASCADABLE
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS

PRESETTABLE BCD/DECADE UP/DOWN COUNTERS PRESETTABLE 4-BIT BINARY UP/DOWN COUNTERS LOW POWER SCHOTTKY




PIN NAMES

\overline{CE}	Count Enable (Active LOW) Input
CP	Clock Pulse (Active HIGH going edge) Input
$\overline{U/D}$	Up/Down Count Control Input
\overline{PL}	Parallel Load Control (Active LOW) Input
P_n	Parallel Data Inputs
Q_n	Flip-Flop Outputs (Note b)
\overline{RC}	Ripple Clock Output (Note b)
TC	Terminal Count Output (Note b)


LOADING (Note a)	
HIGH	LOW
1.5 U.L.	0.7 U.L.
0.5 U.L.	0.25 U.L.
0.5 U.L.	0.25 U.L.
0.5 U.L.	0.25 U.L.
0.5 U.L.	0.25 U.L.
10 U.L.	5 (2.5) U.L.
10 U.L.	5 (2.5) U.L.
10 U.L.	5 (2.5) U.L.

NOTES:


- a. 1 TTL Unit Load (U.L.) = 40 μ A HIGH/1.6 mA LOW.
- b. The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.



LOGIC DIAGRAMS



DECADE COUNTER
LS190



BINARY COUNTER
LS191

V_{CC} = Pin 16
GND = Pin 8
○ = Pin Numbers

4

FUNCTIONAL DESCRIPTION — The LS190 is a synchronous Up/Down BCD Decade Counter and the LS191 is a synchronous Up/Down 4-Bit Binary Counter. The operating modes of the LS190 decade counter and the LS191 binary counter are identical, with the only difference being the count sequences as noted in the state diagrams. Each circuit contains four master/slave flip-flops, with internal gating and steering logic to provide individual preset, count-up and count-down operations.

Each circuit has an asynchronous parallel load capability permitting the counter to be preset to any desired number. When the Parallel Load (\overline{PL}) input is LOW, information present on the Parallel Data inputs (P_0-P_3) is loaded into the counter and appears on the Q outputs. This operation overrides the counting functions, as indicated in the Mode Select Table.

A HIGH signal on the \overline{CE} input inhibits counting. When \overline{CE} is LOW, internal state changes are initiated synchronously by the LOW-to-HIGH transition of the clock input. The direction of counting is determined by the $\overline{U/D}$ input signal, as indicated in the Mode Select Table. When counting is to be enabled, the \overline{CE} signal can be made LOW when the clock is in either state. However, when counting is to be inhibited, the LOW-to-HIGH \overline{CE} transition must occur only while the clock is HIGH. Similarly, the $\overline{U/D}$ signal should only be changed when either \overline{CE} or the clock is HIGH.

Two types of outputs are provided as overflow/underflow indicators. The Terminal Count (TC) output is normally LOW and goes HIGH when a circuit reaches zero in the count-down mode or reaches maximum (9 for the LS190, 15 for the LS191) in the count-up mode. The TC output will then remain HIGH until a state change occurs, whether by counting or presetting or until $\overline{U/D}$ is changed. The TC output should not be used as a clock signal because it is subject to decoding spikes.

The TC signal is also used internally to enable the Ripple Clock (\overline{RC}) output. The \overline{RC} output is normally HIGH. When \overline{CE} is LOW and TC is HIGH, the \overline{RC} output will go LOW when the clock next goes LOW and will stay LOW until the clock goes HIGH again. This feature simplifies the design of multi-stage counters, as indicated in Figures a and b. In Figure a, each \overline{RC} output is used as the clock input for the next higher stage. This configuration is particularly advantageous when the clock source has a limited drive capability, since it drives only the first stage. To prevent counting in all stages it is only necessary to inhibit the first stage, since a HIGH signal on \overline{CE} inhibits the \overline{RC} output pulse, as indicated in the \overline{RC} Truth Table. A disadvantage of this configuration, in some applications, is the timing skew between state changes in the first and last stages. This represents the cumulative delay of the clock as it ripples through the preceding stages.

A method of causing state changes to occur simultaneously in all stages is shown in Figure b. All clock inputs are driven in parallel and the \overline{RC} outputs propagate the carry/borrow signals in ripple fashion. In this configuration the LOW state duration of the clock must be long enough to allow the negative-going edge of the carry/borrow signal to ripple through to the last stage before the clock goes HIGH. There is no such restriction on the HIGH state duration of the clock, since the \overline{RC} output of any package goes HIGH shortly after its CP input goes HIGH.

The configuration shown in Figure c avoids ripple delays and their associated restrictions. The \overline{CE} input signal for a given stage is formed by combining the TC signals from all the preceding stages. Note that in order to inhibit counting an enable signal must be included in each carry gate. The simple inhibit scheme of Figures a and b doesn't apply, because the TC output of a given stage is not affected by its own \overline{CE} .

MODE SELECT TABLE

INPUTS				MODE
\overline{PL}	\overline{CE}	$\overline{U/D}$	CP	
H	L	L	┌	Count Up
H	L	H	└	Count Down
L	X	X	X	Preset (Asyn.)
H	H	X	X	No Change (Hold)

RC TRUTH TABLE

INPUTS			\overline{RC} OUTPUT
\overline{CE}	TC*	CP	
L	H	┌	┌
H	X	X	└
X	L	X	H

*TC is generated internally

- L = LOW Voltage Level
- H = HIGH Voltage Level
- X = Don't Care
- ┌ = LOW-to-HIGH Clock Transition
- └ = LOW Pulse

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V _{CC}	Supply Voltage	54	4.5	5.0	5.5	V
		74	4.75	5.0	5.25	
T _A	Operating Ambient Temperature Range	54	-55	25	125	°C
		74	0	25	70	
I _{OH}	Output Current — High	54, 74			-0.4	mA
I _{OL}	Output Current — Low	54			4.0	mA
		74			8.0	

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
V _{IH}	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage for All Inputs
V _{IL}	Input LOW Voltage	54		0.7	V	Guaranteed Input LOW Voltage for All Inputs
		74		0.8		
V _{IK}	Input Clamp Diode Voltage		-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA
V _{OH}	Output HIGH Voltage	54	2.5	3.5	V	V _{CC} = MIN, I _{OH} = MAX, V _{IN} = V _{IH} or V _{IL} per Truth Table
		74	2.7	3.5	V	
V _{OL}	Output LOW Voltage	54, 74	0.25	0.4	V	I _{OL} = 4.0 mA I _{OL} = 8.0 mA V _{CC} = V _{CC} MIN, V _{IN} = V _{IL} or V _{IH} per Truth Table
		74	0.35	0.5	V	
I _{IH}	Input HIGH Current Other Inputs CE			20 60	μA	V _{CC} = MAX, V _{IN} = 2.7 V
	Other Inputs CE			0.1 0.3	mA	
I _{IL}	Input LOW Current Other Inputs CE			-0.4 -1.2	mA	V _{CC} = MAX, V _{IN} = 0.4 V
I _{OS}	Short Circuit Current	-20		-100	mA	V _{CC} = MAX
I _{CC}	Power Supply Current			35	mA	V _{CC} = MAX

AC CHARACTERISTICS: $T_A = 25^\circ\text{C}$

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
f_{MAX}	Maximum Clock Frequency	20	25		MHz	$V_{\text{CC}} = 5.0\text{ V}$ $C_L = 15\text{ pF}$
t_{PLH} t_{PHL}	Propagation Delay, PL to Output Q		22 33	33 50	ns	
t_{PLH} t_{PHL}	Data to Output Q		20 27	32 40	ns	
t_{PLH} t_{PHL}	Clock to $\overline{\text{RC}}$		13 16	20 24	ns	
t_{PLH} t_{PHL}	Clock to Output Q		16 24	24 36	ns	
t_{PLH} t_{PHL}	Clock to TC		28 37	42 52	ns	
t_{PLH} t_{PHL}	$\overline{\text{U}}/\text{D}$ to $\overline{\text{RC}}$		30 30	45 45	ns	
t_{PLH} t_{PHL}	$\overline{\text{U}}/\text{D}$ to TC		21 22	33 33	ns	
t_{PLH} t_{PHL}	$\overline{\text{CE}}$ to $\overline{\text{RC}}$		21 22	33 33	ns	

AC SETUP REQUIREMENTS: $T_A = 25^\circ\text{C}$

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
t_{W}	CP Pulse Width	25			ns	$V_{\text{CC}} = 5.0\text{ V}$
t_{W}	$\overline{\text{PL}}$ Pulse Width	35			ns	
t_{s}	Data Setup Time	20			ns	
t_{h}	Data Hold Time	5.0			ns	
t_{rec}	Recovery Time	40			ns	

DEFINITIONS OF TERMS:

SETUP TIME (t_{s}) is defined as the minimum time required for the correct logic level to be present at the logic input prior to the clock transition from LOW-to-HIGH in order to be recognized and transferred to the outputs.

HOLD TIME (t_{h}) is defined as the minimum time following the clock transition from LOW-to-HIGH that the logic level must be maintained at the input in order to ensure continued recognition. A negative HOLD TIME indicates that the correct logic level may be released prior to the clock transition from LOW-to-HIGH and still be recognized.

RECOVERY TIME (t_{rec}) is defined as the minimum time required between the end of the reset pulse and the clock transition from LOW-to-HIGH in order to recognize and transfer HIGH data to the Q outputs.




Fig. a) n-stage counter using ripple clock.

4




Fig. b) Synchronous n-stage counter using ripple carry/borrow.




Fig. c) Synchronous n-stage counter with parallel gated carry/borrow.

AC WAVEFORMS




Fig. 1





Fig. 2



NOTE: $\overline{PL} = \text{LOW}$

Fig. 3




Fig. 4





Fig. 5



*The shaded areas indicate when the input is permitted to change for predictable output performance.

Fig. 6




Fig. 7




Fig. 8

SN54LS/74LS192 SN54LS/74LS193

DESCRIPTION — The SN54LS/74LS192 is an UP/DOWN BCD Decade (8421) Counter and the SN54LS/74LS193 is an UP/DOWN MODULO-16 Binary Counter. Separate Count Up and Count Down Clocks are used and in either counting mode the circuits operate synchronously. The outputs change state synchronous with the LOW-to-HIGH transitions on the clock inputs.

Separate Terminal Count Up and Terminal Count Down outputs are provided which are used as the clocks for a subsequent stages without extra logic, thus simplifying multistage counter designs. Individual preset inputs allow the circuits to be used as programmable counters. Both the Parallel Load (PL) and the Master Reset (MR) inputs asynchronously override the clocks.

- **LOW POWER . . . 95 mW TYPICAL DISSIPATION**
- **HIGH SPEED . . . 40 MHz TYPICAL COUNT FREQUENCY**
- **SYNCHRONOUS COUNTING**
- **ASYNCHRONOUS MASTER RESET AND PARALLEL LOAD**
- **INDIVIDUAL PRESET INPUTS**
- **CASCADING CIRCUITRY INTERNALLY PROVIDED**
- **INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS**

PIN NAMES

CP _U	Count Up Clock Pulse Input
CP _D	Count Down Clock Pulse Input
MR	Asynchronous Master Reset (Clear) Input
PL	Asynchronous Parallel Load (Active LOW) Input
P _n	Parallel Data Inputs
Q _n	Flip-Flop Outputs (Note b)
\overline{TC}_D	Terminal Count Down (Borrow) Output (Note b)
\overline{TC}_U	Terminal Count Up (Carry) Output (Note b)


LOADING (Note a)

	HIGH	LOW
CP _U	0.5 U.L.	0.25 U.L.
CP _D	0.5 U.L.	0.25 U.L.
MR	0.5 U.L.	0.25 U.L.
PL	0.5 U.L.	0.25 U.L.
P _n	0.5 U.L.	0.25 U.L.
Q _n	10 U.L.	5(2.5) U.L.
\overline{TC}_D	10 U.L.	5(2.5) U.L.
\overline{TC}_U	10 U.L.	5(2.5) U.L.

NOTES:

- 1 TTL Unit Load (U.L.) = 40 μ A HIGH/1.6 mA LOW
- The Output LOW drive factor is 2.5 U.L. for MILITARY (54) and 5 U.L. for COMMERCIAL (74) Temperature Ranges.

STATE DIAGRAMS



LS192 LOGIC EQUATIONS FOR TERMINAL COUNT

$$\overline{TC}_U = Q_0 \cdot Q_3 \cdot CP_U$$


$$\overline{TC}_D = \overline{Q_0} \cdot \overline{Q_1} \cdot \overline{Q_2} \cdot \overline{Q_3} \cdot CP_D$$

LS193 LOGIC EQUATIONS FOR TERMINAL COUNT

$$\overline{TC}_U = Q_0 \cdot Q_1 \cdot Q_2 \cdot Q_3 \cdot CP_U$$


$$\overline{TC}_D = \overline{Q_0} \cdot \overline{Q_1} \cdot \overline{Q_2} \cdot \overline{Q_3} \cdot CP_D$$

COUNT UP ———
COUNT DOWN - - - -




PRESETTABLE BCD/DECADE UP/DOWN COUNTER PRESETTABLE 4-BIT BINARY UP/DOWN COUNTER LOW POWER SCHOTTKY

LOGIC SYMBOL



V_{CC} = Pin 16
GND = Pin 8


CONNECTION DIAGRAM DIP (TOP VIEW)




J Suffix — Case 620-08 (Ceramic)
N Suffix — Case 648-05 (Plastic)

NOTE:
The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

LOGIC DIAGRAMS



LS192



LS193

V_{CC} = Pin 16
 GND = Pin 8
 ○ = Pin Number



FUNCTIONAL DESCRIPTION — The LS192 and LS193 are Asynchronously Presetable Decade and 4-Bit Binary Synchronous UP/DOWN (Reversible) Counters. The operating modes of the LS192 decade counter and the LS193 binary counter are identical, with the only difference being the count sequences as noted in the State Diagrams. Each circuit contains four master/slave flip-flops, with internal gating and steering logic to provide master reset, individual preset, count up and count down operations.

Each flip-flop contains JK feedback from slave to master such that a LOW-to-HIGH transition on its T input causes the slave, and thus the Q output to change state. Synchronous switching, as opposed to ripple counting, is achieved by driving the steering gates of all stages from a common Count Up line and a common Count Down line, thereby causing all state changes to be initiated simultaneously. A LOW-to-HIGH transition on the Count Up input will advance the count by one; a similar transition on the Count Down input will decrease the count by one. While counting with one clock input, the other should be held HIGH. Otherwise, the circuit will either count by twos or not at all, depending on the state of the first flip-flop, which cannot toggle as long as either Clock input is LOW.

The Terminal Count Up (\overline{TC}_U) and Terminal Count Down (\overline{TC}_D) outputs are normally HIGH. When a circuit has reached the maximum count state (9 for the LS192, 15 for the LS193), the next HIGH-to-LOW transition of the Count Up Clock will cause \overline{TC}_U to go LOW. \overline{TC}_U will stay LOW until CP_U goes HIGH again, thus effectively repeating the Count Up Clock, but delayed by two gate delays. Similarly, the \overline{TC}_D output will go LOW when the circuit is in the zero state and the Count Down Clock goes LOW. Since the TC outputs repeat the clock waveforms, they can be used as the clock input signals to the next higher order circuit in a multistage counter.

Each circuit has an asynchronous parallel load capability permitting the counter to be preset. When the Parallel Load (\overline{PL}) and the Master Reset (MR) inputs are LOW, information present on the Parallel Data inputs (P_0, P_3) is loaded into the counter and appears on the outputs regardless of the conditions of the clock inputs. A HIGH signal on the Master Reset input will disable the preset gates, override both Clock inputs, and latch each Q output in the LOW state. If one of the Clock inputs is LOW during and after a reset or load operation, the next LOW-to-HIGH transition of that Clock will be interpreted as a legitimate signal and will be counted.

MODE SELECT TABLE

MR	\overline{PL}	CP_U	CP_D	MODE
H	X	X	X	Reset (Asyn.)
L	L	X	X	Preset (Asyn.)
L	H	H	H	No Change
L	H	J	H	Count Up
L	H	H	J	Count Down

L = LOW Voltage Level

H = HIGH Voltage Level

X = Don't Care

J = LOW-to-HIGH Clock Transition

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V _{CC}	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
T _A	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
I _{OH}	Output Current — High	54, 74			-0.4	mA
I _{OL}	Output Current — Low	54 74			4.0 8.0	mA

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER		LIMITS			UNITS	TEST CONDITIONS
			MIN	TYP	MAX		
V _{IH}	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage for All Inputs
V _{IL}	Input LOW Voltage	54			0.7	V	Guaranteed Input LOW Voltage for All Inputs
		74			0.8		
V _{IK}	Input Clamp Diode Voltage			-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA
V _{OH}	Output HIGH Voltage	54	2.5	3.5		V	V _{CC} = MIN, I _{OH} = MAX, V _{IN} = V _{IH} or V _{IL} per Truth Table
		74	2.7	3.5		V	
V _{OL}	Output LOW Voltage	54, 74		0.25	0.4	V	I _{OL} = 4.0 mA
		74		0.35	0.5	V	I _{OL} = 8.0 mA
I _{IH}	Input HIGH Current				20	μA	V _{CC} = MAX, V _{IN} = 2.7 V
					0.1	mA	V _{CC} = MAX, V _{IN} = 7.0 V
I _{IL}	Input LOW Current				-0.4	mA	V _{CC} = MAX, V _{IN} = 0.4 V
I _{OS}	Short Circuit Current		-20		-100	mA	V _{CC} = MAX
I _{CC}	Power Supply Current				34	mA	V _{CC} = MAX

AC CHARACTERISTICS: T_A = 25°C

SYMBOL	PARAMETER		LIMITS			UNITS	TEST CONDITIONS
			MIN	TYP	MAX		
f _{MAX}	Maximum Clock Frequency		25	32		MHz	V _{CC} = 5.0 V C _L = 15 pF
t _{PLH}	C _{PJ} Input to T _{CJ} Output			17	26	ns	
t _{PHL}	T _{CJ} Output			18	24	ns	
t _{PLH}	C _{PD} Input to T _{CD} Output			16	24	ns	
t _{PHL}	T _{CD} Output			15	24	ns	
t _{PLH}	Clock to Q			27	38	ns	
t _{PHL}	Q to Clock			30	47	ns	
t _{PLH}	P _L to Q			24	40	ns	
t _{PHL}	Q to P _L			25	40	ns	
t _{PHL}	MR Input to Any Output			23	35	ns	



AC SETUP REQUIREMENTS: $T_A = 25^\circ\text{C}$

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
t_W	Any Pulse Width	20			ns	$V_{CC} = 5.0\text{ V}$
t_S	Data Setup Time	20			ns	
t_H	Data Hold Time	5.0			ns	
t_{rec}	Recovery Time	40			ns	

DEFINITIONS OF TERMS:

SETUP TIME (t_S) is defined as the minimum time required for the correct logic level to be present at the logic input prior to the \overline{PL} transition from LOW-to-HIGH in order to be recognized and transferred to the outputs.

HOLD TIME (t_H) is defined as the minimum time following the \overline{PL} transition from LOW-to-HIGH that the logic level must be maintained at the input in order to ensure continued recognition. A negative HOLD TIME indicates that the correct logic level may be released prior to the \overline{PL} transition from LOW-to-HIGH and still be recognized.

RECOVERY TIME (t_{rec}) is defined as the minimum time required between the end of the reset pulse and the clock transition from LOW-to-HIGH in order to recognize and transfer HIGH data to the Q outputs.

AC WAVEFORMS




Fig. 1





Fig. 2



NOTE: $\overline{P_L}$ = LOW

Fig. 3




Fig. 4





Fig. 5



*The shaded areas indicate when the input is permitted to change for predictable output performance.

Fig. 6




Fig. 7

SN54LS194A SN74LS194A

DESCRIPTION — The SN54LS/74LS194A is a High Speed 4-Bit Bidirectional Universal Shift Register. As a high speed multifunctional sequential building block, it is useful in a wide variety of applications. It may be used in serial-serial, shift left, shift right, serial-parallel, parallel-serial, and parallel-parallel data register transfers. The LS194A is similar in operation to the LS195A Universal Shift Register, with added features of shift left without external connections and hold (do nothing) modes of operation. It utilizes the Schottky diode clamped process to achieve high speeds and is fully compatible with all Motorola TTL families.

4-BIT BIDIRECTIONAL UNIVERSAL SHIFT REGISTER LOW POWER SCHOTTKY

- TYPICAL SHIFT FREQUENCY OF 36 MHz
- ASYNCHRONOUS MASTER RESET
- HOLD (DO NOTHING) MODE
- FULLY SYNCHRONOUS SERIAL OR PARALLEL DATA TRANSFERS
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS

PIN NAMES

S_0, S_1 Mode Control Inputs

$P_0 - P_3$ Parallel Data Inputs

D_{SR} Serial (Shift Right) Data Input

D_{SL} Serial (Shift Left) Data Input

CP Clock (Active HIGH Going Edge) Input

\overline{MR} Master Reset (Active LOW) Input

$Q_0 - Q_3$ Parallel Outputs (Note b)

LOADING (Note a)


	HIGH	LOW
S_0, S_1	0.5 U.L.	0.25 U.L.
$P_0 - P_3$	0.5 U.L.	0.25 U.L.
D_{SR}	0.5 U.L.	0.25 U.L.
D_{SL}	0.5 U.L.	0.25 U.L.
CP	0.5 U.L.	0.25 U.L.
\overline{MR}	0.5 U.L.	0.25 U.L.
$Q_0 - Q_3$	10 U.L.	5(2.5) U.L.

NOTES

a. 1 TTL Unit Load (U.L.) = 40 μ A HIGH/1.6 mA LOW.


b. The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.

CONNECTION DIAGRAM DIP (TOP VIEW)



J Suffix — Case 620-08 (Ceramic)
N Suffix — Case 648-05 (Plastic)

LOGIC DIAGRAM



FUNCTIONAL DESCRIPTION — The Logic Diagram and Truth Table indicate the functional characteristics of the LS194A 4-Bit Bidirectional Shift Register. The LS194A is similar in operation to the Motorola LS195A Universal Shift Register when used in serial or parallel data register transfers. Some of the common features of the two devices are described below:

1. All data and mode control inputs are edge-triggered, responding only to the LOW to HIGH transition of the Clock (CP). The only timing restriction, therefore, is that the mode control and selected data inputs must be stable one set-up time prior to the positive transition of the clock pulse.
2. The register is fully synchronous, with all operations taking place in less than 15 ns (typical) making the device especially useful for implementing very high speed CPUs, or the memory buffer registers.
3. The four parallel data inputs (P_0, P_1, P_2, P_3) are D-type inputs. When both S_0 and S_1 are HIGH, the data appearing on $P_0, P_1, P_2,$ and P_3 inputs is transferred to the $Q_0, Q_1, Q_2,$ and Q_3 outputs respectively following the next LOW to HIGH transition of the clock.
4. The asynchronous Master Reset (\overline{MR}), when LOW, overrides all other input conditions and forces the Q outputs LOW.

Special logic features of the LS194A design which increase the range of application are described below:

1. Two mode control inputs (S_0, S_1) determine the synchronous operation of the device. As shown in the Mode Selection Table, data can be entered and shifted from left to right (shift right, $Q_0 \rightarrow Q_1,$ etc.) or right to left (shift left, $Q_3 \rightarrow Q_2,$ etc.), or parallel data can be entered loading all four bits of the register simultaneously. When both S_0 and S_1 are LOW, the existing data is retained in a "do nothing" mode without restricting the HIGH to LOW clock transition.
2. D-type serial data inputs (D_{SR}, D_{SL}) are provided on both the first and last stages to allow multistage shift right or shift left data transfers without interfering with parallel load operation.



MODE SELECT – TRUTH TABLE

OPERATING MODE	INPUTS						OUTPUTS			
	\overline{MR}	S_1	S_0	D_{SR}	D_{SL}	P_n	Q_0	Q_1	Q_2	Q_3
Reset	L	X	X	X	X	X	L	L	L	L
Hold	H	l	l	X	X	X	q_0	q_1	q_2	q_3
Shift Left	H	h	l	X	l	X	q_1	q_2	q_3	L
	H	h	l	X	h	X	q_1	q_2	q_3	H
Shift Right	H	l	h	l	X	X	L	q_0	q_1	q_2
	H	l	h	h	X	X	H	q_0	q_1	q_2
Parallel Load	H	h	h	X	X	p_n	p_0	p_1	p_2	p_3

L = LOW Voltage Level
 H = HIGH Voltage Level
 X = Don't Care
 l = LOW voltage level one set-up time prior to the LOW to HIGH clock transition
 h = HIGH voltage level one set-up time prior to the LOW to HIGH clock transition
 p_n (q_n) = Lower case letters indicate the state of the referenced input (or output) one set-up time prior to the LOW to HIGH clock transition.

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V _{CC}	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
T _A	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
I _{OH}	Output Current — High	54, 74			-0.4	mA
I _{OL}	Output Current — Low	54 74			4.0 8.0	mA

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS	
		MIN	TYP	MAX			
V _{IH}	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage for All Inputs	
V _{IL}	Input LOW Voltage	54		0.7	V	Guaranteed Input LOW Voltage for All Inputs	
		74		0.8			
V _{IK}	Input Clamp Diode Voltage		-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA	
V _{OH}	Output HIGH Voltage	54	2.5	3.5	V	V _{CC} = MIN, I _{OH} = MAX, V _{IN} = V _{IH} or V _{IL} per Truth Table	
		74	2.7	3.5	V		
V _{OL}	Output LOW Voltage	54,74		0.25	0.4	V	I _{OL} = 4.0 mA V _{CC} = V _{CC} MIN, V _{IN} = V _{IL} or V _{IH} per Truth Table
		74		0.35	0.5	V	
I _{IH}	Input HIGH Current			20	μA	V _{CC} = MAX, V _{IN} = 2.7 V	
				0.1	mA	V _{CC} = MAX, V _{IN} = 7.0 V	
I _{IL}	Input LOW Current			-0.4	mA	V _{CC} = MAX, V _{IN} = 0.4 V	
I _{OS}	Short Circuit Current	-20		-100	mA	V _{CC} = MAX	
I _{CC}	Power Supply Current			23	mA	V _{CC} = MAX	

AC CHARACTERISTICS: T_A = 25°C

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
f _{MAX}	Maximum Clock Frequency	25	36		MHz	V _{CC} = 5.0 V C _L = 15 pF
t _{PLH}	Propagation Delay, Clock to Output		14	22	ns	
t _{PHL}	Propagation Delay, MR to Output		17	26	ns	
t _{PHL}	Propagation Delay, MR to Output		19	30	ns	

AC SETUP REQUIREMENTS: $T_A = 25^\circ\text{C}$

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
t_W	Clock or $\overline{\text{MR}}$ Pulse Width	20			ns	$V_{CC} = 5.0\text{ V}$
t_s	Mode Control Setup Time	30			ns	
t_s	Data Setup Time	20			ns	
t_h	Hold Time, Any Input	0			ns	
t_{rec}	Recovery Time	25			ns	

DEFINITIONS OF TERMS:

SETUP TIME (t_s) — is defined as the minimum time required for the correct logic level to be present at the logic input prior to the clock transition from LOW to HIGH in order to be recognized and transferred to the outputs.


HOLD TIME (t_h) — is defined as the minimum time following the clock transition from LOW to HIGH that the logic level must be maintained at the input in order to ensure continued recognition. A negative HOLD TIME indicates that the correct logic level may be released prior to the clock transition from LOW to HIGH and still be recognized.

RECOVERY TIME (t_{rec}) — is defined as the minimum time required between the end of the reset pulse and the clock transition from LOW to HIGH in order to recognize and transfer HIGH Data to the Q outputs.

AC WAVEFORMS

The shaded areas indicate when the input is permitted to change for predictable output performance.


**CLOCK TO OUTPUT DELAYS
CLOCK PULSE WIDTH AND f_{max}**



OTHER CONDITIONS: $S_1 = L, \overline{\text{MR}} = H, S_0 = H$

Fig. 1


**MASTER RESET PULSE WIDTH,
MASTER RESET TO OUTPUT DELAY AND
MASTER RESET TO CLOCK RECOVERY TIME**



OTHER CONDITIONS: $S_0, S_1 = H$
 $P_0 = P_1 = P_2 = P_3 = H$

Fig. 2


**SETUP (t_s) AND HOLD (t_h) TIME FOR SERIAL
DATA (D_{SR}, D_{SL}) AND PARALLEL DATA (P_0, P_1, P_2, P_3)**



OTHER CONDITIONS: $\overline{\text{MR}} = H$
* D_{SR} set-up time affects Q_0 only
 D_{SL} set-up time affects Q_3 only

Fig. 3

SETUP (t_s) AND HOLD (t_h) TIME FOR S INPUT



OTHER CONDITIONS: $\overline{\text{MR}} = H$

Fig. 4



SN54LS195A SN74LS195A

DESCRIPTION — The SN54LS/74LS195A is a high speed 4-Bit Shift Register offering typical shift frequencies of 39 MHz. It is useful for a wide variety of register and counting applications. It utilizes the Schottky diode clamped process to achieve high speeds and is fully compatible with all Motorola TTL products.

- TYPICAL SHIFT RIGHT FREQUENCY OF 39 MHz
- ASYNCHRONOUS MASTER RESET
- J, \bar{K} INPUTS TO FIRST STAGE
- FULLY SYNCHRONOUS SERIAL OR PARALLEL DATA TRANSFERS
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS

**UNIVERSAL 4-BIT
SHIFT REGISTER**
LOW POWER SCHOTTKY

PIN NAMES

\bar{PE}	Parallel Enable (Active LOW) Input
$P_0 - P_3$	Parallel Data Inputs
J	First Stage J (Active HIGH) Input
\bar{K}	First Stage K (Active LOW) Input
CP	Clock (Active HIGH Going Edge) Input
\bar{MR}	Master Reset (Active LOW) Input
$Q_0 - Q_3$	Parallel Outputs (Note b)
\bar{Q}_3	Complementary Last Stage Output (Note b)


LOADING (Note a)

HIGH	LOW
0.5 U.L.	0.25 U.L.
0.5 U.L.	0.25 U.L.
0.5 U.L.	0.25 U.L.
0.5 U.L.	0.25 U.L.
0.5 U.L.	0.25 U.L.
0.5 U.L.	0.25 U.L.
10 U.L.	5(2.5) U.L.
10 U.L.	5(2.5) U.L.

NOTES:


- a. 1 TTL Unit Load (U.L.) = 40 μ A HIGH/1.6 mA LOW.
- b. The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.

LOGIC SYMBOL




V_{CC} = Pin 16
GND = Pin 8

LOGIC DIAGRAM



CONNECTION DIAGRAM DIP (TOP VIEW)



J Suffix — Case 620-08
(Ceramic)
N Suffix — Case 648-05
(Plastic)

NOTE:
The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

FUNCTIONAL DESCRIPTION — The Logic Diagram and Truth Table indicate the functional characteristics of the LS195A 4-Bit Shift Register. The device is useful in a wide variety of shifting, counting and storage applications. It performs serial, parallel, serial to parallel, or parallel to serial data transfers at very high speeds.

The LS195A has two primary modes of operation, shift right ($Q_0 \rightarrow Q_1$) and parallel load which are controlled by the state of the Parallel Enable (\overline{PE}) input. When the PE input is HIGH, serial data enters the first flip-flop Q_0 via the J and \overline{K} inputs and is shifted one bit in the direction $Q_0 \rightarrow Q_1 \rightarrow Q_2 \rightarrow Q_3$ following each LOW to HIGH clock transition. The \overline{JK} inputs provide the flexibility of the JK type input for special applications, and the simple D type input for general applications by tying the two pins together. When the \overline{PE} input is LOW, the LS195A appears as four common clocked D flip-flops. The data on the parallel inputs P_0, P_1, P_2, P_3 is transferred to the respective Q_0, Q_1, Q_2, Q_3 outputs following the LOW to HIGH clock transition. Shift left operations ($Q_3 \rightarrow Q_2$) can be achieved by tying the Q_n outputs to the P_{n-1} inputs and holding the \overline{PE} input LOW.

All serial and parallel data transfers are synchronous, occurring after each LOW to HIGH clock transition. Since the LS195A utilizes edge-triggering, there is no restriction on the activity of the J, \overline{K} , P_n and \overline{PE} inputs for logic operation — except for the set-up and release time requirements.

A LOW on the asynchronous Master Reset (\overline{MR}) input sets all Q outputs LOW, independent of any other input condition.

MODE SELECT — TRUTH TABLE

OPERATING MODES	INPUTS					OUTPUTS				
	\overline{MR}	\overline{PE}	J	\overline{K}	P_n	Q_0	Q_1	Q_2	Q_3	\overline{Q}_3
Asynchronous Reset	L	X	X	X	X	L	L	L	L	H
Shift, Set First Stage	H	h	h	h	X	H	q_0	q_1	q_2	\overline{q}_2
Shift, Reset First Stage	H	h	l	l	X	L	q_0	q_1	q_2	\overline{q}_2
Shift, Toggle First Stage	H	h	h	l	X	\overline{q}_0	q_0	q_1	q_2	\overline{q}_2
Shift, Retain First Stage	H	h	l	h	X	q_0	q_0	q_1	q_2	\overline{q}_2
Parallel Load	H	l	X	X	P_n	P_0	P_1	P_2	P_3	\overline{P}_3

L = LOW voltage levels

H = HIGH voltage levels

X = Don't Care

l = LOW voltage level one set-up time prior to the LOW to HIGH clock transition.

h = HIGH voltage level one set-up time prior to the LOW to HIGH clock transition.

P_n (q_n) = Lower case letters indicate the state of the referenced input (or output) one set-up time prior to the LOW to HIGH clock transition.

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V_{CC}	Supply Voltage	54	4.5	5.0	5.5	V
		74	4.75	5.0	5.25	
T_A	Operating Ambient Temperature Range	54	-55	25	125	°C
		74	0	25	70	
I_{OH}	Output Current — High	54, 74			-0.4	mA
I_{OL}	Output Current — Low	54			4.0	mA
		74			8.0	

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
V _{IH}	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage for All Inputs
V _{IL}	Input LOW Voltage	54		0.7	V	Guaranteed Input LOW Voltage for All Inputs
		74		0.8		
V _{IK}	Input Clamp Diode Voltage		-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA
V _{OH}	Output HIGH Voltage	54	2.5	3.5	V	V _{CC} = MIN, I _{OH} = MAX, V _{IN} = V _{IH} or V _{IL} per Truth Table
		74	2.7	3.5	V	
V _{OL}	Output LOW Voltage	54,74	0.25	0.4	V	I _{OL} = 4.0 mA V _{CC} = V _{CC} MIN, V _{IN} = V _{IL} or V _{IH} per Truth Table
		74	0.35	0.5	V	
I _{IH}	Input HIGH Current			20	μA	V _{CC} = MAX, V _{IN} = 2.7 V
				0.1	mA	V _{CC} = MAX, V _{IN} = 7.0 V
I _{IL}	Input LOW Current			-0.4	mA	V _{CC} = MAX, V _{IN} = 0.4 V
I _{OS}	Short Circuit Current	-20		-100	mA	V _{CC} = MAX
I _{CC}	Power Supply Current			21	mA	V _{CC} = MAX

AC CHARACTERISTICS: T_A = 25°C

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
f _{MAX}	Maximum Clock Frequency	30	39		MHz	V _{CC} = 5.0 V C _L = 15 pF
t _{PLH}	Propagation Delay Clock to Output		14	22	ns	
t _{PHL}	Propagation Delay Clock to Output		17	26	ns	
t _{PHL}	Propagation Delay MR to Output		19	30	ns	

AC SETUP REQUIREMENTS: T_A = 25°C

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
t _W	CP Clock Pulse Width	16			ns	V _{CC} = 5.0 V
t _W	MR Pulse Width	12			ns	
t _s	PE Setup Time	25			ns	
t _s	Data Setup Time	15			ns	
t _{rec}	Recovery Time	25			ns	
t _{rel}	PE Release Time			10	ns	
t _h	Data Hold Time	0			ns	

SETUP TIME (t_s) is defined as the minimum time required for the correct logic level to be present at the logic input prior to the clock transition from LOW to HIGH in order to be recognized and transferred to the outputs.


HOLD TIME (t_h) is defined as the minimum time following the clock transition from LOW to HIGH that the logic level must be maintained at the input in order to ensure continued recognition. A negative HOLD TIME indicates that the correct logic level may be released prior to the clock transition from LOW to HIGH and still be recognized.

RECOVERY TIME (t_{rec}) is defined as the minimum time required between the end of the reset pulse and the clock transition from LOW to HIGH in order to recognize and transfer HIGH data to the Q outputs.

AC WAVEFORMS

The shaded areas indicate when the input is permitted to change for predictable output performance.


CLOCK TO OUTPUT DELAYS AND CLOCK PULSE WIDTH



CONDITIONS: $J = \overline{PE} = \overline{MR} = H$
 $\overline{K} = L$

Fig. 1


SETUP (t_s) AND HOLD (t_h) TIME FOR SERIAL DATA (J & \overline{K}) AND PARALLEL DATA (P_0, P_1, P_2, P_3)



CONDITIONS: $\overline{MR} = H$
 *J and \overline{K} set-up time affects Q_0 only

Fig. 2


MASTER RESET PULSE WIDTH, MASTER RESET TO OUTPUT DELAY AND MASTER RESET TO CLOCK RECOVERY TIME



CONDITIONS: $\overline{PE} = L$
 $P_0 = P_1 = P_2 = P_3 = H$

Fig. 3

SETUP (t_s) AND HOLD (t_h) TIME FOR \overline{PE} INPUT



CONDITIONS: $\overline{MR} = H$
 * Q_0 state will be determined by J and \overline{K} inputs

Fig. 4





SN54LS/74LS196 SN54LS/74LS197

DESCRIPTION — The SN54LS/74LS196 decade counter is partitioned into divide-by-two and divide-by-five sections which can be combined to count either in BCD (8,4,2,1) sequence or in a bi-quinary mode producing a 50% duty cycle output. The SN54LS/74LS197 contains divide-by-two and divide-by-eight sections which can be combined to form a modulo-16 binary counter. Low Power Schottky technology is used to achieve typical count rates of 70 MHz and power dissipation of only 80 mW.

Both circuit types have a Master Reset (\overline{MR}) input which overrides all other inputs and asynchronously forces all outputs LOW. A Parallel Load input (\overline{PL}) overrides clocked operations and asynchronously loads the data on the Parallel Data inputs (P_n) into the flip-flops. This preset feature makes the circuits usable as programmable counters. The circuits can also be used as 4-bit latches, loading data from the Parallel Data inputs when \overline{PL} is LOW and storing the data when \overline{PL} is HIGH.

- **LOW POWER CONSUMPTION — TYPICALLY 80 mW**
- **HIGH COUNTING RATES — TYPICALLY 70 MHz**
- **CHOICE OF COUNTING MODES — BCD, BI-QUINARY, BINARY**
- **ASYNCHRONOUS PRESETTABLE**
- **ASYNCHRONOUS MASTER RESET**
- **EASY MULTISTAGE CASCADING**
- **INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS**

PIN NAMES

\overline{CP}_0	Clock (Active LOW Going Edge) Input to Divide-by-Two Section
\overline{CP}_1 (LS196)	Clock (Active LOW Going Edge) Input to Divide-by-Five Section
\overline{CP}_1 (LS197)	Clock (Active LOW Going Edge) Input to Divide-by-Eight Section
\overline{MR}	Master Reset (Active LOW) Input
\overline{PL}	Parallel Load (Active LOW) Input
P_0 - P_3	Data Inputs
Q_0 - Q_3	Outputs (Notes b, c)

LOADING (Note a)


	HIGH	LOW
\overline{CP}_0	1.0 U.L.	1.5 U.L.
\overline{CP}_1	2.0 U.L.	1.75 U.L.
\overline{MR}	1.0 U.L.	0.8 U.L.
\overline{PL}	1.0 U.L.	0.5 U.L.
P_0 - P_3	0.5 U.L.	0.25 U.L.
Q_0 - Q_3	0.5 U.L.	0.25 U.L.
	10 U.L.	5(2.5) U.L.

NOTES:

- a 1 TTL Unit Load (U.L.) = 40 μ A HIGH/1.6 mA LOW.
 b. The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.
 c. In addition to loading shown, Q_0 can also drive \overline{CP}_1 .


4-STAGE PRESETTABLE RIPPLE COUNTERS LOW POWER SCHOTTKY

LOGIC SYMBOL



V_{CC} = Pin 14
 GND = Pin 7


CONNECTION DIAGRAM DIP (TOP VIEW)




J Suffix — Case 632-07 (Ceramic)
 N Suffix — Case 646-05 (Plastic)

NOTE:
 The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

LOGIC DIAGRAM



LS196



LS197

V_{CC} = Pin 14
 GND = Pin 7
 ○ = Pin Numbers

FUNCTIONAL DESCRIPTION — The LS196 and LS197 are asynchronously presettable decade and binary ripple counters. The LS196 Decade Counter is partitioned into divide-by-two and divide-by-five sections while the LS197 is partitioned into divide-by-two and divide-by-eight sections, with all sections having a separate Clock input. In the counting modes, state changes are initiated by the HIGH to LOW transition of the clock signals. State changes of the Q outputs, however, do not occur simultaneously because of the internal ripple delays. When using external logic to decode the Q outputs, designers should bear in mind that the unequal delays can lead to decoding spikes and thus a decoded signal should not be used as a clock or strobe. The $\overline{CP_0}$ input serves the Q_0 flip-flop in both circuit types while the $\overline{CP_1}$ input serves the divide-by-five or divide-by-eight section. The Q_0 output is designed and specified to drive the rated fan-out plus the $\overline{CP_1}$ input. With the input frequency connected to $\overline{CP_0}$ and Q_0 driving $\overline{CP_1}$, the LS197 forms a straightforward module-16 counter, with Q_0 the least significant output and Q_3 the most significant output.

The LS196 Decade Counter can be connected up to operate in two different count sequences, as indicated in the tables of Figure 2. With the input frequency connected to $\overline{CP_0}$ and with Q_0 driving $\overline{CP_1}$, the circuit counts in the BCD (8, 4, 2, 1) sequence. With the input frequency connected to $\overline{CP_1}$ and Q_3 driving $\overline{CP_0}$, Q_0 becomes the low frequency output and has a 50% duty cycle waveform. Note that the maximum counting rate is reduced in the latter (bi-quinary) configuration because of the interstage gating delay within the divide-by-five section.

The LS196 and LS197 have an asynchronous active LOW Master Reset input (MR) which overrides all other inputs and forces all outputs LOW. The counters are also asynchronously presettable. A LOW on the Parallel Load input (PL) overrides the clock inputs and loads the data from Parallel Data (P_0 — P_3) inputs into the flip-flops. While PL is LOW, the counters act as transparent latches and any change in the P_n inputs will be reflected in the outputs.

4

Figure 2: LS196 COUNT SEQUENCES

DECADE (NOTE 1)					BI-QUINARY (NOTE 2)				
COUNT	Q_3	Q_2	Q_1	Q_0	COUNT	Q_0	Q_3	Q_2	Q_1
0	L	L	L	L	0	L	L	L	L
1	L	L	L	H	1	L	L	L	H
2	L	L	H	L	2	L	L	H	L
3	L	L	H	H	3	L	L	H	H
4	L	H	L	L	4	L	H	L	L
5	L	H	L	H	5	H	L	L	L
6	L	H	H	L	6	H	L	L	H
7	L	H	H	H	7	H	L	H	L
8	H	L	L	L	8	H	L	H	H
9	H	L	L	H	9	H	H	L	L

- NOTES:
 1. Signal applied to $\overline{CP_0}$, Q_0 connected to $\overline{CP_1}$.
 2. Signal applied to $\overline{CP_1}$, Q_3 connected to $\overline{CP_0}$.

MODE SELECT TABLE

INPUTS			RESPONSE
\overline{MR}	PL	\overline{CP}	
L	X	X	Reset (Clear)
H	L	X	Parallel Load
H	H	\downarrow	Count

- H = HIGH Voltage Level
 L = LOW Voltage Level
 X = Don't Care
 \downarrow = HIGH to Low Clock Transition

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V _{CC}	Supply Voltage	54	4.5	5.0	5.5	V
		74	4.75	5.0	5.25	
T _A	Operating Ambient Temperature Range	54	-55	25	125	°C
		74	0	25	70	
I _{OH}	Output Current — High	54, 74			-0.4	mA
I _{OL}	Output Current — Low	54			4.0	mA
		74			8.0	

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
V _{IH}	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage for All Inputs
V _{IL}	Input LOW Voltage	54		0.7	V	Guaranteed Input LOW Voltage for All Inputs
		74		0.8		
V _{IK}	Input Clamp Diode Voltage		-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA
V _{OH}	Output HIGH Voltage	54	2.5	3.5	V	V _{CC} = MIN, I _{OH} = MAX, V _{IN} = V _{IH} or V _{IL} per Truth Table
		74	2.7	3.5	V	
V _{OL}	Output LOW Voltage	54,74		0.25	0.4	I _{OL} = 4.0 mA
		74		0.35	0.5	I _{OL} = 8.0 mA
I _{IH}	Input HIGH Current Data, PL MR, CP ₀ (LS196) MR, CP ₀ , CP ₁ (LS197) CP ₁ (LS196)			20 40 40 80	μA	V _{CC} = MAX, V _{IN} = 2.7 V
	Data, PL MR, CP ₀ (LS196) MR, CP ₀ , CP ₁ (LS197) CP ₁ (LS196)			0.1 0.2 0.2 0.4	mA	V _{CC} = MAX, V _{IN} = 7.0 V
I _{IL}	Input LOW Current Data, PL MR CP ₀ CP ₁ (LS196) CP ₁ (LS197)			-0.4 -0.8 -2.4 -2.8 -1.3	mA	V _{CC} = MAX = V _{IN} = 0.4 V
I _{OS}	Short Circuit Current	-20		-100	mA	V _{CC} = MAX
I _{CC}	Power Supply Current			27	mA	V _{CC} = MAX



AC CHARACTERISTICS: $T_A = 25^\circ\text{C}$

SYMBOL	PARAMETER	LIMITS						UNITS	TEST CONDITIONS
		LS196			LS197				
		MIN	TYP	MAX	MIN	TYP	MAX		
f_{MAX}	Maximum Clock Frequency	30	40		30	40		MHz	$V_{\text{CC}} = 5.0\text{ V}$ $C_L = 15\text{ pF}$
t_{PLH} t_{PHL}	$\overline{\text{CP}}_0$ Input to Q_0 Output		8.0 13	15 20		8.0 14	15 21	ns	
t_{PLH} t_{PHL}	$\overline{\text{CP}}_1$ Input to Q_1 Output		16 22	24 33		12 23	19 35	ns	
t_{PLH} t_{PHL}	$\overline{\text{CP}}_1$ Input to Q_2 Output		38 41	57 62		34 42	51 63	ns	
t_{PLH} t_{PHL}	$\overline{\text{CP}}_1$ Input to Q_3 Output		12 30	18 45		55 63	78 95	ns	
t_{PLH} t_{PHL}	Data to Output		20 29	30 44		18 29	27 44	ns	
t_{PLH} t_{PHL}	$\overline{\text{PL}}$ Input to Any Output		27 30	41 45		26 30	39 45	ns	
t_{PHL}	$\overline{\text{MR}}$ Input to Any Output		34	51		34	51	ns	

4

AC SETUP REQUIREMENTS: $T_A = 25^\circ\text{C}$

SYMBOL	PARAMETER	LIMITS						UNITS	TEST CONDITIONS
		LS196			LS197				
		MIN	TYP	MAX	MIN	TYP	MAX		
t_W	$\overline{\text{CP}}_0$ Pulse Width	20			20			ns	$V_{\text{CC}} = 5.0\text{ V}$
t_W	$\overline{\text{CP}}_1$ Pulse Width	30			30			ns	
t_W	$\overline{\text{PL}}$ Pulse Width	20			20			ns	
t_W	$\overline{\text{MR}}$ Pulse Width	15			15			ns	
t_s	Data Input Setup Time — HIGH	10			10			ns	
t_s	Data Input Setup Time — LOW	15			15			ns	
t_h	Data Hold Time — HIGH	$t_W(\overline{\text{PL}})$			$t_W(\overline{\text{PL}})$			ns	
t_h	Data Hold Time — LOW	$t_W(\overline{\text{PL}})$			$t_W(\overline{\text{PL}})$			ns	
t_{rec}	Recovery Time	30			30			ns	

DEFINITIONS OF TERMS:

SETUP TIME (t_s) — is defined as the minimum time required for the correct logic level to be present at the logic input prior to the clock transition from HIGH to LOW in order to be recognized and transferred to the outputs.

HOLD TIME (t_h) — is defined as the minimum time following the clock transition from HIGH to LOW that the logic level must be maintained at the input in order to ensure continued recognition. A negative HOLD TIME indicates that the correct logic level may be released prior to the clock transition from HIGH to LOW and still be recognized.

RECOVERY TIME (t_{rec}) — is defined as the minimum time required between the end of the reset pulse and the clock transition from HIGH to LOW in order to recognize and transfer LOW Data to the Q outputs.

AC WAVEFORMS





Fig. 1



NOTE: $\overline{P_L} = \text{LOW}$

Fig. 2




Fig. 3





Fig. 4



*The shaded areas indicate when the input is permitted to change for predictable output performance.

Fig. 5



DESCRIPTION — Each multivibrator of the LS221 features a negative-transition-triggered input and a positive-transition-triggered input either of which can be used as an inhibit input.


Pulse triggering occurs at a voltage level and is not related to the transition time of the input pulse. Schmitt-trigger input circuitry for B input allows jitter-free triggering for inputs as slow as 1 volt/second, providing the circuit with excellent noise immunity. A high immunity to V_{CC} noise is also provided by internal latching circuitry.

Once triggered, the outputs are independent of further transitions of the inputs and are a function of the timing components. The output pulses can be terminated by the overriding clear. Input pulse width may be of any duration relative to the output pulse width. Output pulse width may be varied from 35 nanoseconds to a maximum of 70 s by choosing appropriate timing components. With $R_{ext} = 2\text{ k}\Omega$ and $C_{ext} = 0$, a typical output pulse of 30 nanoseconds is achieved. Output rise and fall times are independent of pulse length.

Pulse width stability is achieved through internal compensation and is virtually independent of V_{CC} and temperature. In most applications, pulse stability will only be limited by the accuracy of external timing components.

Jitter-free operation is maintained over the full temperature and V_{CC} ranges for greater than six decades of timing capacitance (10pF to 10 μ F), and greater than one decade of timing resistance (2 to 70 k Ω for the SN54LS221, and 2 to 100 k Ω for the SN74LS221). Pulse width is defined by the relationship: $t_w(\text{out}) = C_{ext}R_{ext} \ln 2 \approx 0.7 C_{ext}R_{ext}$. If pulse cutoff is not critical, capacitance up to 1000 μ F and resistance as low as 1.4 k Ω may be used. The range of jitter-free pulse widths is extended if V_{CC} is 5 V and 25°C temperature.

- SN54LS221 and SN74LS221 IS A DUAL HIGHLY STABLE ONE-SHOT
- OVERRIDING CLEAR TERMINATES OUTPUT PULSE
- PIN OUT IS IDENTICAL TO SN54LS/74LS123




SN54LS221 SN74LS221

DUAL MONOSTABLE MULTIVIBRATORS WITH SCHMITT-TRIGGER INPUTS

LOW POWER SCHOTTKY

(TOP VIEW)



positive logic: Low input to clear resets Q low and \bar{Q} high regardless of d-c levels at A or B inputs.

J Suffix — Case 620-08 (Ceramic)
N Suffix — Case 648-05 (Plastic)

FUNCTION TABLE

(EACH MONOSTABLE)

INPUTS			OUTPUTS	
CLEAR	A	B	Q	\bar{Q}
L	X	X	L	H
X	H	X	L	H
X	X	L	L	H
H	L	\uparrow	\square	\square
H	\downarrow	H	\square	\square
\uparrow	L	H	\square	\square

TYPE	TYPICAL POWER DISSIPATION	MAXIMUM OUTPUT PULSE LENGTH
SN54LS221	23 mW	49 s
SN74LS221	23 mW	70 s

Once in the pulse trigger mode, the output pulse width is determined by $t_W = R_{ext}C_{ext}\ln 2$, as long as R_{ext} and C_{ext} are within their minimum and maximum values and the duty cycle is less than 50%. This pulse width is essentially independent of V_{CC} and temperature variations. Output pulse widths varies typically no more than $\pm 0.5\%$ from device to device.

If the duty cycle, defined as being $100 \cdot \frac{t_W}{T}$ where T is the period of the input pulse, rises above 50%, the output pulse width will

become shorter. If the duty cycle varies between low and high values, this causes the output pulse width to vary in length, or jitter. To reduce jitter to a minimum, R_{ext} should be as large as possible. (Jitter is independent of C_{ext}). With $R_{ext} = 100K$, jitter is not appreciable until the duty cycle approaches 90%.

Although the LS221 is pin-for-pin compatible with the LS123, it should be remembered that they are not functionally identical. The LS123 is retriggerable so that the output is dependent upon the input transitions once it is high. This is not the case for the LS221. Also note that it is recommended to externally ground the LS123 C_{ext} pin. However, this cannot be done on the LS221.

The SN54LS/74LS221 is a dual, monolithic, non-retriggerable, high-stability one shot. The output pulse width, t_W can be varied over 9 decades of timing by proper selection of the external timing components, R_{ext} and C_{ext} .

Pulse triggering occurs at a voltage level and is, therefore, independent of the input slew rate. Although all three inputs have this Schmitt-trigger effect, only the B input should be used for very long transition triggers ($\geq 1.0 \mu V/s$). High immunity to V_{CC} noise (typically 1.5 V) is achieved by internal latching circuitry. However, standard V_{CC} bypassing is strongly recommended.

The LS221 has four basic modes of operation.

Clear Mode: If the clear input is held low, *irregardless of the previous output state and other input states*, the Q output is low.

Inhibit Mode: If either the A input is high or the B input is low, once the Q output goes low, it cannot be retriggered by other inputs.

Pulse Trigger

Mode: This occurs when none of the other modes are in effect and the Q output is low. A proper transition by either the CLR, A or B input, as shown in the truth table, will cause the Q output to go high and remain high for the pulse time t_W .

Once triggered, as long as the output remains high, all input transitions (except for Clear, see Note 4) are ignored.

Overriding

Clear Mode: If the Q output is high, it may be forced low by bringing the clear input low.

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V_{CC}	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
T_A	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
I_{OH}	Output Current — High	54,74			-0.4	mA
I_{OL}	Output Current — Low	54 74			4.0 8.0	mA

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS	
		MIN	TYP	MAX			
V_{T+}	Positive-Going Threshold Voltage at A Input		1.0	2.0	V	$V_{CC} = \text{MIN}$	
V_{T-}	Negative-Going Threshold Voltage at A Input	54	0.7	1.0	V	$V_{CC} = \text{MIN}$	
		74	0.8	1.0	V		
V_{T+}	Positive-Going Threshold Voltage at B Input		1.0	2.0	V	$V_{CC} = \text{MIN}$	
V_{T-}	Negative-Going Threshold Voltage at B Input	54	0.7	0.9	V	$V_{CC} = \text{MIN}$	
		74	0.8	0.9	V		
V_{IK}	Input Clamp Voltage			-1.5	V	$V_{CC} = \text{MIN}, I_{IN} = -18 \text{ mA}$	
V_{OH}	Output HIGH Voltage	54	2.5	3.4	V	$V_{CC} = \text{MIN}, I_{OH} = \text{MAX}$	
		74	2.7	3.4	V		
V_{OL}	Output LOW Voltage	54		0.25	0.4	$I_{OL} = 4.0 \text{ mA}$	$V_{CC} = \text{MIN}$
		74		0.35	0.5	$I_{OL} = 8.0 \text{ mA}$	
I_{IH}	Input HIGH Current			20	μA	$V_{CC} = \text{MAX}, V_{IN} = 2.7 \text{ V}$	
				0.1	mA	$V_{CC} = \text{MAX}, V_{IN} = 7.0 \text{ V}$	
I_{IL}	Input LOW Current Input A Input B Clear			-0.4	mA	$V_{CC} = \text{MAX}, V_{IN} = 0.4 \text{ V}$	
				-0.8			
				-0.8			
I_{OS}	Short Circuit Current	-20		-100	mA	$V_{CC} = \text{MAX}$	
I_{CC}	Power Supply Current Quiescent Triggered		4.7	11	mA	$V_{CC} = \text{MAX}$	
			19	27			

AC CHARACTERISTICS: $V_{CC} = 5.0\text{ V}$, $T_A = 25^\circ\text{C}$

SYMBOL	FROM (INPUT)	TO (OUTPUT)	LIMITS			UNIT	TEST CONDITIONS	
			MIN	TYP	MAX			
t _{PLH}	A	Q		45	70	ns	C _L = 15 pF, See Figure 1	
	B	Q		35	55			
t _{PHL}	A	\bar{Q}		50	80	ns		C _{ext} = 80 pF, R _{ext} = 2 kΩ
	B	\bar{Q}		40	65			
t _{PHL}	Clear	Q		35	55	ns		
t _{PLH}	Clear	\bar{Q}		44	65	ns		
t _{W(out)}	A or B	Q or \bar{Q}	70	120	150	ns	C _{ext} = 80 pF, R _{ext} = 2 Ω	
			20	47	70		C _{ext} = 0, R _{ext} = 2 kΩ	
			600	670	750		C _{ext} = 100 pF, R _{ext} = 10 kΩ	
			6	6.9	7.5		ms	C _{ext} = 1 μF, R _{ext} = 10 kΩ

AC SETUP REQUIREMENTS $V_{CC} = 5.0\text{ V}$, $T_A = 25^\circ\text{C}$

SYMBOL	PARAMETER	LIMITS			UNITS
		MIN	TYP	MAX	
dv/dt	Rate of Rise or Fall of Input Pulse	Schmitt, B	1.0		V/s
		Logic Input, A	1.0		V/μs
t _W	Input Pulse Width	A or B, t _{W(in)}	40		ns
		Clear, t _W (clear)	40		
t _s	Clear-Inactive-State Setup Time	15		ns	
R _{ext}	External Timing Resistance	54	1.4	70	kΩ
		74	1.4	100	
C _{ext}	External Timing Capacitance	0		1000	μF
	Output Duty Cycle	RT = 2.0 kΩ		50	%
		R _T = MAX R _{ext}		90	

AC WAVEFORMS




Fig. 1

4



MOTOROLA

SN54LS/74LS240
SN54LS/74LS241
SN54LS/74LS244


DESCRIPTION — The SN54LS/74LS240, 241 and 244 are Octal Buffers and Line Drivers designed to be employed as memory address drivers, clock drivers and bus-oriented transmitters/receivers which provide improved PC board density

- HYSTERESIS AT INPUTS TO IMPROVE NOISE MARGINS
- 3-STATE OUTPUTS DRIVE BUS LINES OR BUFFER MEMORY ADDRESS REGISTERS
- INPUT CLAMP DIODES LIMIT HIGH-SPEED TERMINATION EFFECTS

OCTAL BUFFER/LINE DRIVER
WITH 3-STATE OUTPUTS

LOW POWER SCHOTTKY

LOGIC AND CONNECTION DIAGRAMS DIP (TOP VIEW)



TRUTH TABLES

SN54LS/74LS240

INPUTS			OUTPUT
$\overline{1G}$	$\overline{2G}$	D	
L	L	H	H
L	H	L	L
H	X	X	(Z)

SN54LS/74LS244

INPUTS			OUTPUT
$\overline{1G}$	$\overline{2G}$	D	
L	L	L	L
L	H	H	H
H	X	X	(Z)

SN54LS/74LS241

INPUTS			INPUTS			OUTPUT
$\overline{1G}$	D	OUTPUT	$\overline{2G}$	D	OUTPUT	
L	L	L	H	L	L	L
L	H	H	H	H	H	H
H	X	(Z)	L	X	(Z)	(Z)

H = HIGH Voltage Level
 L = LOW Voltage Level
 X = Immaterial
 Z = HIGH Impedance

J Suffix — Case 732-03 (Ceramic)
 N Suffix — Case 738-01 (Plastic)



GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V _{CC}	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
T _A	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
I _{OH}	Output Current — High	54,74			-3.0	mA
		54 74			-12 -15	mA
I _{OL}	Output Current — Low	54 74			12 24	mA

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS	
		MIN	TYP	MAX			
V _{IH}	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage for All Inputs	
V _{IL}	Input LOW Voltage	54		0.7	V	Guaranteed Input LOW Voltage for All Inputs	
		74		0.8			
V _{T+} — V _{T-}	Hysteresis	0.2	0.4		V	V _{CC} = MIN	
V _{IK}	Input Clamp Diode Voltage		-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA	
V _{OH}	Output HIGH Voltage	54,74	2.4	3.4	V	V _{CC} = MIN, I _{OH} = -3.0 mA	
		54,74	2.0		V	V _{CC} = MIN, I _{OH} = MAX	
V _{OL}	Output LOW Voltage	54,74		0.25	0.4	I _{OL} = 12 mA	V _{CC} = V _{CC} MIN, V _{IN} = V _{IL} or V _{IH} per Truth Table
		74		0.35	0.5	I _{OL} = 24 mA	
I _{OZH}	Output Off Current HIGH			20	μA	V _{CC} = MAX, V _{OUT} = 2.4 V	
I _{OZL}	Output Off Current LOW			-20	μA	V _{CC} = MAX, V _{OUT} = 0.4 V	
I _{IH}	Input HIGH Current			20	μA	V _{CC} = MAX, V _{IN} = 2.7 V	
				0.1	mA	V _{CC} = MAX, V _{IN} = 7.0 V	
I _{IL}	Input LOW Current			-0.2	mA	V _{CC} = MAX, V _{IN} = 0.4 V	
I _{OS}	Output Short Circuit Current	-40		-225	mA	V _{CC} = MAX	
I _{CC}	Power Supply Current Total, Output HIGH			27	mA	V _{CC} = MAX	
	Total, Output LOW	LS240		44			
		LS241/244		46			
	Total at HIGH Z	LS240		50			
LS241/244			54				

4

AC CHARACTERISTICS: $T_A = 25^\circ\text{C}$, $V_{CC} = 5.0\text{ V}$

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
t_{PLH} t_{PHL}	Propagation Delay, Data to Output LS240		9.0 12	14 18	ns	$C_L = 45\text{ pF}$, $R_L = 667\ \Omega$
t_{PLH} t_{PHL}	Propagation Delay, Data to Output LS241/244		12 12	18 18	ns	
t_{PZH}	Output Enable Time to HIGH Level		15	23	ns	
t_{PZL}	Output Enable Time to LOW Level		20	30	ns	
t_{PLZ}	Output Disable Time from LOW Level		15	25	ns	$C_L = 5.0\text{ pF}$ $R_L = 667\ \Omega$
t_{PHZ}	Output Disable Time from HIGH Level		10	18	ns	

AC WAVEFORMS




Fig. 1




Fig. 2




Fig. 3





Fig. 4



SWITCH POSITIONS

SYMBOL	SW1	SW2
t_{PZH}	Open	Closed
t_{PZL}	Closed	Open
t_{PLZ}	Closed	Closed
t_{PHZ}	Closed	Closed

Fig. 5



DESCRIPTION — The SN54LS/74LS242 and SN54LS/74LS243 are Quad Bus Transmitters/Receivers designed for 4-line asynchronous 2-way data communications between data buses.

- HYSTERISIS AT INPUTS TO IMPROVE NOISE IMMUNITY
- 2-WAY ASYNCHRONOUS DATA BUS COMMUNICATION
- INPUT CLAMP DIODES LIMIT HIGH-SPEED TERMINATION EFFECTS

TRUTH TABLES

SN54LS/74LS242

INPUTS		OUTPUT	INPUTS		OUTPUT
$\bar{G}AB$	D		$\bar{G}AB$	D	
L	L	H	L	X	(Z)
L	H	L	H	L	H
H	X	(Z)	H	H	L

SN54LS/74LS243

INPUTS		OUTPUT	INPUTS		OUTPUT
$\bar{G}AB$	D		$\bar{G}AB$	D	
L	L	L	L	X	(Z)
L	H	H	H	L	L
H	X	(Z)	H	H	H

H = HIGH Voltage Level
 L = LOW Voltage Level
 X = Immaterial
 Z = HIGH Impedence


**SN54LS/74LS242
 SN54LS/74LS243**

QUAD BUS TRANSCEIVER


LOW POWER SCHOTTKY

**LOGIC AND CONNECTION DIAGRAMS
 DIP (TOP VIEW)**

SN54LS/74LS242



SN54LS/74LS243



J Suffix — Case 632-07 (Ceramic)
 N Suffix — Case 646-05 (Plastic)

NOTE:
 The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package

4

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V _{CC}	Supply Voltage	54	4.5	5.0	5.5	V
		74	4.75	5.0	5.25	
T _A	Operating Ambient Temperature Range	54	-55	25	125	°C
		74	0	25	70	
I _{OH}	Output Current — High	54,74			-3.0	mA
		54,74			-12 -15	
I _{OL}	Output Current — Low	54			12	mA
		74			24	

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER		LIMITS			UNITS	TEST CONDITIONS	
			MIN	TYP	MAX			
V _{IH}	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage for All Inputs	
V _{IL}	Input LOW Voltage	54			0.7	V	Guaranteed Input LOW Voltage for All Inputs	
		74			0.8			
V _{T+} — V _{T-}	Hysteresis		0.2	0.4		V	V _{CC} = MIN	
V _{IK}	Input Clamp Diode Voltage			-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA	
V _{OH}	Output HIGH Voltage	54,74	2.4	3.4		V	V _{CC} = MIN, I _{OH} = -3.0 mA	
		54,74	2.0			V	V _{CC} = MIN, I _{OH} = MAX	
V _{OL}	Output LOW Voltage	54,74		0.25	0.4	V	I _{OL} = 12 mA, V _{CC} = V _{CC} MIN, V _{IN} = V _{IL} or V _{IH} per Truth Table	
		74		0.35	0.5	V	I _{OL} = 24 mA	
I _{OZH}	Output Off Current HIGH				40	μA	V _{CC} = MAX, V _{OUT} = 2.4 V	
I _{OZL}	Output Off Current LOW				-200	μA	V _{CC} = MAX, V _{OUT} = 0.4 V	
I _{IH}	Input HIGH Current	D, \bar{E}_1 , E ₂			20	μA	V _{CC} = MAX, V _{IN} = 2.7 V	
		\bar{E}_1 , E ₂			0.1	mA	V _{CC} = MAX, V _{IN} = 7.0 V	
		D Input			0.1	mA	V _{CC} = MAX, V _{IN} = 5.5 V	
I _{IL}	Input LOW Current				-0.2	mA	V _{CC} = MAX, V _{IN} = 0.4 V	
I _{OS}	Output Short Circuit Current		-40		-225	mA	V _{CC} = MAX	
I _{CC}	Power Supply Current Total, Output HIGH				38	mA	V _{CC} = MAX	
	Total, Output LOW				50			
	Total at HIGH Z		LS242					50
			LS243					54

AC CHARACTERISTICS: $T_A = 25^\circ\text{C}$, $V_{CC} = 5.0\text{ V}$

SYMBOL	PARAMETER	LIMITS						UNITS	TEST CONDITIONS
		LS242			LS243				
		MIN	TYP	MAX	MIN	TYP	MAX		
t_{PLH}	Propagation Delay, Data to Output		9.0	14		12	18	ns	$C_L = 45\text{ pF}$ $R_L = 667\ \Omega$
t_{PHL}			12	18		12	18		
t_{PZH}	Output Enable Time to HIGH Level		15	23		15	23	ns	
t_{PZL}	Output Enable Time to LOW Level		20	30		20	30	ns	
t_{PLZ}	Output Disable Time from LOW Level		15	25		15	25	ns	$C_L = 5.0\text{ pF}$ $R_L = 667\ \Omega$
t_{PHZ}	Output Disable Time from HIGH Level		10	18		10	18	ns	

AC WAVEFORMS




Fig. 1




Fig. 2




Fig. 3





Fig. 4



SWITCH POSITIONS

SYMBOL	SW1	SW2
t_{PZH}	Open	Closed
t_{PZL}	Closed	Open
t_{PLZ}	Closed	Closed
t_{PHZ}	Closed	Closed

Fig. 5

4



MOTOROLA

DESCRIPTION — The SN54LS/74LS245 is an Octal Bus Transmitter/Receiver designed for 8-line asynchronous 2-way data communication between data buses. Direction Input (DIR) controls transmission of Data from bus A to bus B or bus B to bus A depending upon its logic level. The Enable input (\bar{E}) can be used to isolate the buses.

- HYSTERESIS INPUTS TO IMPROVE NOISE IMMUNITY
- 2-WAY ASYNCHRONOUS DATA BUS COMMUNICATION
- INPUT DIODES LIMIT HIGH-SPEED TERMINATION EFFECTS

TRUTH TABLE

INPUTS		OUTPUT
\bar{G}	DIR	
L	L	Bus B Data to Bus A
L	H	Bus A Data to Bus B
H	X	Isolation


H = HIGH Voltage Level
 L = LOW Voltage Level
 X = Immaterial

SN54LS245
SN74LS245

OCTAL BUS TRANSCEIVER

LOW POWER SCHOTTKY

LOGIC AND CONNECTION DIAGRAM
DIP (TOP VIEW)



J Suffix — Case 732-03 (Ceramic)
 N Suffix — Case 738-01 (Plastic)



GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V _{CC}	Supply Voltage	54	4.5	5.0	5.5	V
		74	4.75	5.0	5.25	
T _A	Operating Ambient Temperature Range	54	-55	25	125	°C
		74	0	25	70	
I _{OH}	Output Current — High	54,74			-3.0	mA
		54,74			-12 -15	
I _{OL}	Output Current — Low	54			12	mA
		74			24	

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER		LIMITS			UNITS	TEST CONDITIONS
			MIN	TYP	MAX		
V _{IH}	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage for All Inputs
V _{IL}	Input LOW Voltage	54			0.7	V	Guaranteed Input LOW Voltage for All Inputs
		74			0.8		
V _{T+} - V _{T-}	Hysteresis		0.2	0.4		V	V _{CC} = MIN
V _{IK}	Input Clamp Diode Voltage			-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA
V _{OH}	Output HIGH Voltage	54,74	2.4	3.4		V	V _{CC} = MIN, I _{OH} = -3.0 mA
		54,74	2.0			V	V _{CC} = MIN, I _{OH} = MAX
V _{OL}	Output LOW Voltage	54,74		0.25	0.4	V	I _{OL} = 12 mA
		74		0.35	0.5	V	I _{OL} = 24 mA
							V _{CC} = V _{CC} MIN, V _{IN} = V _{IL} or V _{IH} per Truth Table
I _{OZH}	Output Off Current HIGH				20	μA	V _{CC} = MAX, V _{OUT} = 2.4 V
I _{OZL}	Output Off Current LOW				-200	μA	V _{CC} = MAX, V _{OUT} = 0.4 V
I _{IH}	Input HIGH Current	A or B, DR or \bar{E}			20	μA	V _{CC} = MAX, V _{IN} = 2.7 V
		DR or \bar{E}			0.1	mA	V _{CC} = MAX, V _{IN} = 7.0 V
		A or B			0.1	mA	V _{CC} = MAX, V _{IN} = 5.5 V
I _{IL}	Input LOW Current				-0.2	mA	V _{CC} = MAX, V _{IN} = 0.4 V
I _{OS}	Output Short Circuit Current		-40		-225	mA	V _{CC} = MAX
I _{CC}	Power Supply Current Total, Output HIGH				70	mA	V _{CC} = MAX
	Total, Output LOW				90		
	Total at HIGH Z				95		

AC CHARACTERISTICS: T_A = 25°C, V_{CC} = 5.0 V

SYMBOL	PARAMETER		LIMITS			UNITS	TEST CONDITIONS
			MIN	TYP	MAX		
t _{PLH}	Propagation Delay, Data to Output			8.0	12	ns	C _L = 45 pF R _L = 667 Ω
t _{PHL}				8.0	12		
t _{pZH}	Output Enable Time to HIGH Level			25	40	ns	
t _{pZL}	Output Enable Time to LOW Level			27	40	ns	
t _{pLZ}	Output Disable Time from LOW Level			15	25	ns	C _L = 5.0 pF R _L = 667 Ω
t _{pHZ}	Output Disable Time from HIGH Level			15	25	ns	



DESCRIPTION — The SN54LS/74LS247 thru SN54LS/74LS249 are BCD-to-Seven-Segment Decoder/Drivers.

The LS247 and LS248 are functionally and electrically identical to the LS47 and LS48 with the same pinout configuration. The LS249 is a 16-pin version of the 14-pin LS49 and includes full functional capability for lamp test and ripple blanking which was not available in the LS49.

The composition of all characters, except the 6 and 9 are identical between the LS247, 248, 249 and the LS47, 48 and 49. The LS47 thru 49 compose the 6 and 9 without tails, the LS247 thru 249 compose the 6 and 9 with the tails. The LS247 has active-low outputs for direct drive of indicators. The LS248 and 249 have active-high outputs for driving lamp buffers.

All types feature a lamp test input and have full ripple-blanking input/output controls. On all types an automatic leading and/or trailing-edge zero-blanking control (RBI and RBO) is incorporated and an overriding blanking input (BI) is contained which may be used to control the lamp intensity by pulsing or to inhibit the output's lamp test may be performed at any time when the BI/RBO node is at high level. Segment identification and resultant displays are shown below. Display pattern for BCD input counts above 9 are unique symbols to authenticate input conditions.

LS247

- OPEN-COLLECTOR OUTPUTS DRIVE INDICATORS DIRECTLY
- LAMP-TEST PROVISION
- LEADING/TRAILING ZERO SUPPRESSION

LS248


- INTERNAL PULL-UPS ELIMINATE NEED FOR EXTERNAL RESISTORS
- LAMP-TEST PROVISION
- LEADING/TRAILING ZERO SUPPRESSION

LS249

- OPEN-COLLECTOR OUTPUTS
- LAMP-TEST PROVISION
- LEADING/TRAILING ZERO SUPPRESSION



NUMERICAL DESIGNATIONS AND RESULTANT DISPLAYS




SEGMENT IDENTIFICATION


**SN54LS/74LS247
SN54LS/74LS248
SN54LS/74LS249**

**BCD-TO-SEVEN-SEGMENT
DECODERS/DRIVERS
LOW POWER SCHOTTKY**

SN54LS/74LS247
(TOP VIEW)



SN54LS/74LS248
SN54LS/74LS249
(TOP VIEW)



J Suffix — Case 620-08 (Ceramic)
N Suffix — Case 648-05 (Plastic)




ALL CIRCUIT TYPES FEATURE LAMP INTENSITY MODULATION CAPABILITY


TYPE	DRIVER OUTPUTS				TYPICAL POWER DISSIPATION
	ACTIVE LEVEL	OUTPUT CONFIGURATION	SINK CURRENT	MAX VOLTAGE	
SN54LS247	low	open-collector	12 mA	15 V	35 mW
SN54LS248	high	2-k Ω pull-up	2.0 mA	5.5 V	125 mW
SN54LS249	high	open-collector	4.0 mA	5.5 V	40 mW
SN74LS247	low	open-collector	24 mA	15 V	35 mW
SN74LS248	high	2-k Ω pull-up	6.0 mA	5.5 V	125 mW
SN74LS249	high	open-collector	8.0 mA	5.5 V	40 mW

LOGIC DIAGRAM

LS247



LS248, LS249



4

LS247
FUNCTION TABLE

DECIMAL OR FUNCTION	INPUTS						BI/RBO†	OUTPUTS							NOTE
	LT	RBI	D	C	B	A		a	b	c	d	e	f	g	
0	H	H	L	L	L	L	H	ON	ON	ON	ON	ON	ON	OFF	
1	H	X	L	L	L	H	H	OFF	ON	ON	OFF	OFF	OFF	OFF	
2	H	X	L	L	H	L	H	ON	ON	OFF	ON	ON	OFF	ON	
3	H	X	L	L	H	H	H	ON	ON	ON	ON	OFF	OFF	ON	
4	H	X	L	H	L	L	H	OFF	ON	ON	OFF	OFF	ON	ON	
5	H	X	L	H	L	H	H	ON	OFF	ON	ON	OFF	ON	ON	
6	H	X	L	H	H	L	H	ON	OFF	ON	ON	ON	ON	ON	
7	H	X	L	H	H	H	H	ON	ON	ON	OFF	OFF	OFF	OFF	
8	H	X	H	L	L	L	H	ON	ON	ON	ON	ON	ON	ON	
9	H	X	H	L	L	H	H	ON	ON	ON	ON	OFF	ON	ON	
10	H	X	H	L	H	L	H	OFF	OFF	OFF	ON	ON	OFF	ON	
11	H	X	H	L	H	H	H	OFF	OFF	ON	ON	OFF	OFF	ON	
12	H	X	H	H	L	L	H	OFF	ON	OFF	OFF	OFF	ON	ON	
13	H	X	H	H	L	H	H	ON	OFF	OFF	ON	OFF	ON	ON	
14	H	X	H	H	H	L	H	OFF	OFF	OFF	ON	ON	ON	ON	
15	H	X	H	H	H	H	H	OFF	OFF	OFF	OFF	OFF	OFF	OFF	
BI	X	X	X	X	X	X	L	OFF	OFF	OFF	OFF	OFF	OFF	OFF	
RBI	H	L	L	L	L	L	L	OFF	OFF	OFF	OFF	OFF	OFF	OFF	
LT	L	X	X	X	X	X	H	ON	ON	ON	ON	ON	ON	ON	



LS248, LS249
FUNCTION TABLE

DECIMAL OR FUNCTION	INPUTS						BI/RBO†	OUTPUTS							NOTE
	LT	RBI	D	C	B	A		a	b	c	d	e	f	g	
0	H	H	L	L	L	L	H	H	H	H	H	H	H	L	
1	H	X	L	L	L	H	H	L	H	H	L	L	L	L	
2	H	X	L	L	H	L	H	H	H	L	H	L	H	H	
3	H	X	L	L	H	H	H	H	H	H	H	L	L	H	
4	H	X	L	H	L	L	H	L	H	H	L	L	H	H	
5	H	X	L	H	L	H	H	H	L	H	H	L	H	H	
6	H	X	L	H	H	L	H	H	L	H	H	H	H	H	
7	H	X	L	H	H	H	H	H	H	H	L	L	L	L	
8	H	X	H	L	L	L	H	H	H	H	H	H	H	H	
9	H	X	H	L	L	H	H	H	H	H	H	L	H	H	
10	H	X	H	L	H	L	H	L	L	L	H	H	L	H	
11	H	X	H	L	H	H	H	L	L	H	H	L	L	H	
12	H	X	H	H	L	L	H	L	H	L	L	L	H	H	
13	H	X	H	H	L	H	H	H	L	L	L	H	L	H	
14	H	X	H	H	H	L	H	L	L	L	H	H	H	H	
15	H	X	H	H	H	H	H	L	L	L	L	L	L	L	
BI	X	X	X	X	X	X	L	L	L	L	L	L	L	L	
RBI	H	L	L	L	L	L	L	L	L	L	L	L	L	L	
LT	L	X	X	X	X	X	H	H	H	H	H	H	H	H	

H = high level, L = low level, X = irrelevant

- NOTES: 1. The blanking input (BI) must be open or held at a high logic level when output functions 0 through 15 are desired. The ripple-blanking input (RBI) must be open or high if blanking of a decimal zero is not desired.
 2. When a low logic level is applied directly to the blanking input (BI), all segment outputs are off regardless of the level of any other input.
 3. When ripple-blanking input (RBI) and inputs A, B, C, and D are at a low level with the lamp test input high, all segment outputs go off and the ripple-blanking output (RBO) goes to a low level (response condition).
 4. When the blanking input/ripple blanking output (BI/RBO) is open or held high and a low is applied to the lamp-test input, all segment outputs are on.
 †BI/RBO is wire-AND logic serving as blanking input (BI) and/or ripple-blanking output (RBO).

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V _{CC}	Supply Voltage	54	4.5	5.0	5.5	V
		74	4.75	5.0	5.25	
T _A	Operating Ambient Temperature Range	54	-55	25	125	°C
		74	0	25	70	
I _{OH}	Output Current — High BI/RBO	54,74			-50	μA
I _{OL}	Output Current — Low BI/RBO	54			1.6	mA
		74			3.2	
V _{O(off)}	Off-State Output Voltage a—g	54,74			15	V
I _{O(on)}	On-State Output Current a—g	54			12	mA
		74			24	

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
V _{IH}	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage for All Inputs
V _{IL}	Input LOW Voltage	54		0.7	V	Guaranteed Input LOW Voltage for All Inputs
		74		0.8		
V _{IK}	Input Clamp Diode Voltage		-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA
V _{OH}	Output HIGH Voltage BI/RBO	54	2.4	4.2	V	V _{CC} = MIN, I _{OH} = MAX, V _{IN} = V _{IH} or V _{IL} per Truth Table
		74	2.4	4.2	V	
V _{OL}	Output LOW Voltage BI/RBO	54,74		0.25	0.4	I _{OL} = 1.6 mA I _{OL} = 3.2 mA V _{CC} = V _{CC} MIN, V _{IN} = V _{IL} or V _{IH} per Truth Table
		74		0.35	0.5	
I _{O(off)}	Off-State Output Current a—g	54,74			250	μA V _{CC} = MAX, V _{IH} = 2.0 V, V _{O(off)} = 15 V, V _{IL} = MAX
V _{O(on)}	On-State Output Voltage a—g	54,74		0.25	0.4	I _{O(on)} = 12 mA I _{O(on)} = 24 mA V _{CC} = MIN, V _{IH} = 2.0 V, V _{IL} per Truth Table
		74		0.35	0.5	
I _{IH}	Input HIGH Current				20	μA V _{CC} = MAX, V _{IN} = 2.7 V
I _{IL}	Input LOW Current Any Input, except BI/RBO BI/RBO				0.1	mA V _{CC} = MAX, V _{IN} = 7.0 V
I _{IL}	Input LOW Current Any Input, except BI/RBO BI/RBO				-0.4	mA V _{CC} = MAX, V _{IN} = 0.4 V
					-1.2	
I _{OS}	Short Circuit Current BI/RBO		-0.3		-2.0	mA V _{CC} = MAX
I _{CC}	Power Supply Current			7.0	13	mA V _{CC} = MAX

AC CHARACTERISTICS: V_{CC} = 5.0 V, T_A = 25°C

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
t _{PLH}	Turn-Off Time from A Input			100	ns	C _L = 15 pF, R _L = 665 Ω
t _{PHL}	Turn-On Time from A Input			100		
t _{PHL}	Turn-Off Time from RBI Input			100	ns	
t _{PLH}	Turn-On Time from RBI Input			100		

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V _{CC}	Supply Voltage	54	4.5	5.0	5.5	V
		74	4.75	5.0	5.25	
T _A	Operating Ambient Temperature Range	54	-55	25	125	°C
		74	0	25	70	
I _{OH}	Output Current — High BI/RBO a—g	54,74			-50	μA
		54,74			-100	
I _{OL}	Output Current — Low BI/RBO BI/RBO a—g a—g	54			1.6	mA
		74			3.2	
		54			2.0	
		74			6.0	

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS	
		MIN	TYP	MAX			
V _{IH}	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage for All Inputs	
V _{IL}	Input LOW Voltage	54		0.7	V	Guaranteed Input LOW Voltage for All Inputs	
		74		0.8			
V _{IK}	Input Clamp Diode Voltage		-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA	
V _{OH}	Output HIGH Voltage a—g and BI/RBO	54	2.4	4.2	V	V _{CC} = MIN, I _{OH} = MAX, V _{IN} = V _{IH} or V _{IL} per Truth Table	
		74	2.4	4.2	V		
I _O	Output Current a—g	54,74	-1.3	-2.0	mA	V _{CC} = MIN, V _O = 0.85 V, Input Conditions as for V _{OH}	
V _{OL}	Output LOW Voltage a—g	54,74		0.25	0.4	V	V _{CC} = MIN, V _{IH} = 2.0 V, V _{IL} = per Truth Table
		74		0.35	0.5		
	BI/RBO	54,74		0.25	0.4	V	
		74		0.35	0.5		
I _{IH}	Input HIGH Current Any Input, except BI/RBO			20	μA	V _{CC} = MAX, V _{IN} = 2.7 V	
				0.1	mA	V _{CC} = MAX, V _{IN} = 7.0 V	
I _{IL}	Input LOW Current Any Input, except BI/RBO BI/RBO			-0.4	mA	V _{CC} = MAX, V _{IN} = 0.4 V	
				-1.2			
I _{OS}	Short Circuit Current BI/RBO	-0.3		-2.0	mA	V _{CC} = MAX	
I _{CC}	Power Supply Current		25	38	mA	V _{CC} = MAX	

AC CHARACTERISTICS: V_{CC} = 5.0 V, T_A = 25°C

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
t _{PHL}	Propagation Delay Time, High-to-Low-Level Output from A Input			100	ns	C _L = 15 pF, R _L = 4.0 kΩ
t _{PLH}	Propagation Delay Time, Low-to-High-Level Output from A Input			100		
t _{PHL}	Propagation Delay Time, High-to-Low-Level Output from RBI Input			100	ns	C _L = 15 pF, R _L = 6.0 kΩ
t _{PLH}	Propagation Delay Time, Low-to-High-Level Output from RBI Input			100		



GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER			MIN	TYP	MAX	UNIT
V _{CC}	Supply Voltage		54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
T _A	Operating Ambient Temperature Range		54 74	-55 0	25 25	125 70	°C
I _{OH}	Output Current — High	BI/RBO	54,74			-50	μA
I _{OL}	Output Current — Low	BI/RBO BI/RBO	54 74			1.6 3.2	mA
V _{OH}	Output Voltage — High	a—g	54,74			5.5	V
I _{OL}	Output Current — Low	a—g a—g	54 74			4.0 8.0	mA

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER		LIMITS			UNITS	TEST CONDITIONS
			MIN	TYP	MAX		
V _{IH}	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage for All Inputs
V _{IL}	Input LOW Voltage	54			0.7	V	Guaranteed Input LOW Voltage for All Inputs
		74			0.8		
V _{IK}	Input Clamp Diode Voltage			-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA
V _{OH}	Output HIGH Voltage BI/RBO	54	2.4	4.2		V	V _{CC} = MIN, I _{OH} = MAX, V _{IN} = V _{IH} or V _{IL} per Truth Table
		74	2.4	4.2		V	
I _{OH}	Output HIGH Current a—g	54,74			250	μA	V _{CC} = MIN, V _{IH} = 2.0 V, V _{OH} = 5.5 V, V _{IL} = MAX
V _{OL}	Output LOW Voltage BI/RBO	54,74		0.25	0.4	V	V _{CC} = MIN, V _{IH} = 2.0 V, V _{IL} = per Truth Table
		74		0.35	0.5		
	a—g	54,74		0.25	0.4	V	
		74		0.35	0.5		
I _{IH}	Input HIGH Current Any Input, except BI/RBO				20	μA	V _{CC} = MAX, V _{IN} = 2.7 V
					0.1	mA	V _{CC} = MAX, V _{IN} = 7.0 V
I _{IL}	Input LOW Current Any Input, except BI/RBO BI/RBO				-0.4	mA	V _{CC} = MAX, V _{IN} = 0.4 V
					-1.2		
I _{OS}	Short Circuit Current BI/RBO		-0.3		-2.0	mA	V _{CC} = MAX
I _{CC}	Power Supply Current			8.0	15	mA	V _{CC} = MAX

AC CHARACTERISTICS: V_{CC} = 5.0 V, T_A = 25°C

SYMBOL	PARAMETER		LIMITS			UNITS	TEST CONDITIONS
			MIN	TYP	MAX		
t _{PHL}	Propagation Delay Time, High-to-Low-Level Output from A Input				100	ns	C _L = 15 pF, R _L = 2.0 kΩ
t _{PLH}	Propagation Delay Time, Low-to-High-Level Output from A Input				100		
t _{PHL}	Propagation Delay Time, High-to-Low-Level Output from RBI Input				100	ns	C _L = 15 pF, R _L = 6.0 kΩ
t _{PLH}	Propagation Delay Time, Low-to-High-Level Output from RBI Input				100		



MOTOROLA

SN54LS251 SN74LS251

DESCRIPTION — The TTL/MSI SN54LS/74LS251 is a high speed 8-Input Digital Multiplexer. It provides, in one package, the ability to select one bit of data from up to eight sources. The LS251 can be used as a universal function generator to generate any logic function of four variables. Both assertion and negation outputs are provided.

- SCHOTTKY PROCESS FOR HIGH SPEED
- MULTIFUNCTION CAPABILITY
- ON-CHIP SELECT LOGIC DECODING
- INVERTING AND NON-INVERTING 3-STATE OUTPUTS
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS

**8-INPUT MULTIPLEXER
WITH 3-STATE OUTPUTS**
LOW POWER SCHOTTKY

PIN NAMES

- $S_0 - S_2$ Select Inputs
- \bar{E}_0 Output Enable (Active LOW) Inputs
- $I_0 - I_7$ Multiplexer Inputs
- Z Multiplexer Output (Note b)
- \bar{Z} Complementary Multiplexer Output (Note b)


LOADING (Note a)

	HIGH	LOW
$S_0 - S_2$	0.5 U.L.	0.25 U.L.
\bar{E}_0	0.5 U.L.	0.25 U.L.
$I_0 - I_7$	0.5 U.L.	0.25 U.L.
Z	65 (25) U.L.	15 (7.5) U.L.
\bar{Z}	65 (25) U.L.	15 (7.5) U.L.

NOTES:

- a. 1 TTL Unit Load (U.L.) = 40 μ A HIGH/1.6 mA LOW.
- b. The Output LOW drive factor is 7.5 U.L. for Military (54) and 15 U.L. for Commercial (74) Temperature Ranges. The Output HIGH drive factor is 25 U.L. for Military (54) and 65 U.L. for Commercial (74) Temperature Ranges.


CONNECTION DIAGRAM DIP (TOP VIEW)



J Suffix — Case 620-08 (Ceramic)
N Suffix — Case 648-05 (Plastic)

NOTE:
The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package

LOGIC DIAGRAM



V_{CC} = Pin 16
 GND = Pin 8
○ = Pin Numbers

4

FUNCTIONAL DESCRIPTION — The LS251 is a logical implementation of a single pole, 8-position switch with the switch position controlled by the state of three Select inputs, S_0, S_1, S_2 . Both assertion and negation outputs are provided. The Output Enable input (\bar{E}_0) is active LOW. When it is activated, the logic function provided at the output is:

$$Z = \bar{E}_0 \cdot (I_0 \cdot \bar{S}_0 \cdot \bar{S}_1 \cdot \bar{S}_2 + I_1 \cdot S_0 \cdot \bar{S}_1 \cdot \bar{S}_2 + I_2 \cdot \bar{S}_0 \cdot S_1 \cdot \bar{S}_2 + I_3 \cdot S_0 \cdot S_1 \cdot \bar{S}_2 + I_4 \cdot \bar{S}_0 \cdot \bar{S}_1 \cdot S_2 + I_5 \cdot S_0 \cdot \bar{S}_1 \cdot S_2 + I_6 \cdot \bar{S}_0 \cdot S_1 \cdot S_2 + I_7 \cdot S_0 \cdot S_1 \cdot S_2)$$

When the Output Enable is HIGH, both outputs are in the high impedance (high Z) state. This feature allows multiplexer expansion by tying the outputs of up to 128 devices together. When the outputs of the 3-state devices are tied together, all but one device must be in the high impedance state to avoid high currents that would exceed the maximum ratings. The Output Enable signals should be designed to ensure there is no overlap in the active LOW portion of the enable voltages.

TRUTH TABLE

\bar{E}_0	S_2	S_1	S_0	I_0	I_1	I_2	I_3	I_4	I_5	I_6	I_7	\bar{Z}	Z
H	X	X	X	X	X	X	X	X	X	X	X	(Z)	(Z)
L	L	L	L	L	X	X	X	X	X	X	X	H	L
L	L	L	L	H	X	X	X	X	X	X	X	L	H
L	L	L	H	X	L	X	X	X	X	X	X	H	L
L	L	L	H	X	H	X	X	X	X	X	X	L	H
L	L	H	L	X	X	L	X	X	X	X	X	H	L
L	L	H	L	X	X	H	X	X	X	X	X	L	H
L	L	H	H	X	X	X	L	X	X	X	X	H	L
L	L	H	H	X	X	X	H	X	X	X	X	L	H
L	H	L	L	X	X	X	X	L	X	X	X	H	L
L	H	L	L	X	X	X	X	H	X	X	X	L	H
L	H	L	H	X	X	X	X	X	L	X	X	H	L
L	H	L	H	X	X	X	X	X	H	X	X	L	H
L	H	H	L	X	X	X	X	X	X	L	X	H	L
L	H	H	L	X	X	X	X	X	X	H	X	L	H
L	H	H	H	X	X	X	X	X	X	X	L	H	L
L	H	H	H	X	X	X	X	X	X	X	H	L	H

H = HIGH Voltage Level
 L = LOW Voltage Level
 X = Don't Care
 (Z) = High Impedance (Off)

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V_{CC}	Supply Voltage	54	4.5	5.0	5.5	V
		74	4.75	5.0	5.25	
T_A	Operating Ambient Temperature Range	54	-55	25	125	°C
		74	0	25	70	
I_{OH}	Output Current — High	54			-1.0	mA
		74			-2.6	
I_{OL}	Output Current — Low	54			12	mA
		74			24	



DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER		LIMITS			UNITS	TEST CONDITIONS	
			MIN	TYP	MAX			
V _{IH}	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage for All Inputs	
V _{IL}	Input LOW Voltage	54			0.7	V	Guaranteed Input LOW Voltage for All Inputs	
		74			0.8			
V _{IK}	Input Clamp Diode Voltage			-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA	
V _{OH}	Output HIGH Voltage	54	2.4	3.4		V	V _{CC} = MIN, I _{OH} = MAX, V _{IN} = V _{IH} or V _{IL} per Truth Table	
		74	2.4	3.1		V		
V _{OL}	Output LOW Voltage	54,74		0.25	0.4	V	I _{OL} = 12 mA	V _{CC} = V _{CC} MIN, V _{IN} = V _{IL} or V _{IH} per Truth Table
		74		0.35	0.5	V	I _{OL} = 24 mA	
I _{OZH}	Output Off Current HIGH				20	μA	V _{CC} = MAX, V _{OUT} = 2.4 V	
I _{OZL}	Output Off Current LOW				-20	μA	V _{CC} = MAX, V _{OUT} = 0.4 V	
I _{IH}	Input HIGH Current				20	μA	V _{CC} = MAX, V _{IN} = 2.7 V	
					0.1	mA	V _{CC} = MAX, V _{IN} = 7.0 V	
I _{IL}	Input LOW Current				-0.4	mA	V _{CC} = MAX, V _{IN} = 0.4 V	
I _{OS}	Short Circuit Current		-30		-130	mA	V _{CC} = MAX	
I _{CC}	Power Supply Current				10	mA	V _{CC} = MAX, V _E = 0.0 V	
					12	mA	V _{CC} = MAX, V _E = 4.5 V	

AC CHARACTERISTICS: T_A = 25°C, V_{CC} = 5.0 V

SYMBOL	PARAMETER		LIMITS			UNITS	TEST CONDITIONS	
			MIN	TYP	MAX			
t _{PLH} t _{PHL}	Propagation Delay, Select to Z Output			20 21	33 33	ns	Fig. 1	C _L = 15 pF, R _L = 2K Ω
t _{PLH} t _{PHL}	Propagation Delay, Select to Z Output			29 28	45 45	ns	Fig. 2	
t _{PLH} t _{PHL}	Propagation Delay, Data to Z Output			10 9.0	15 15	ns	Fig. 1	
t _{PLH} t _{PHL}	Propagation Delay, Data to Z Output			17 18	28 28	ns	Fig. 2	
t _{PZH} t _{PZL}	Output Enable Time to Z Output			17 24	27 40	ns	Figs. 4, 5	
t _{PZH} t _{PZL}	Output Enable Time to Z Output			30 26	45 40	ns	Figs. 3, 5	
t _{PHZ} t _{PLZ}	Output Disable Time to Z Output			37 15	55 25	ns	Figs. 3, 5	C _L = 5 pF R _L = 667 Ω
t _{PHZ} t _{PLZ}	Output Disable Time to Z Output			30 15	45 25	ns	Figs. 4, 5	

3-STATE AC WAVEFORMS




Fig. 1




Fig. 2




Fig. 3





Fig. 4

4

AC LOAD CIRCUIT



*Includes Jig and Probe Capacitance

SWITCH POSITIONS

SYMBOL	SW1	SW2
t_{PZH}	Open	Closed
t_{PZL}	Closed	Open
t_{PLZ}	Closed	Closed
t_{PHZ}	Closed	Closed

Fig. 5



MOTOROLA

SN54LS253 SN74LS253

DESCRIPTION — The LSTTL/MSI SN54LS/74LS253 is a Dual 4-Input Multiplexer with 3-state outputs. It can select two bits of data from four sources using common select inputs. The outputs may be individually switched to a high impedance state with a HIGH on the respective Output Enable (\bar{E}_O) inputs, allowing the outputs to interface directly with bus oriented systems. It is fabricated with the Schottky barrier diode process for high speed and is completely compatible with all Motorola TTL families.

DUAL 4-INPUT MULTIPLEXER WITH 3-STATE OUTPUTS LOW POWER SCHOTTKY

- SCHOTTKY PROCESS FOR HIGH SPEED
- MULTIFUNCTION CAPABILITY
- NON-INVERTING 3-STATE OUTPUTS
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS


PIN NAMES

S_0, S_1	Common Select Inputs
Multiplexer A	
\bar{E}_{0a}	Output Enable (Active LOW) Input
$I_{0a} - I_{3a}$	Multiplexer Inputs
Z_a	Multiplexer Output (Note b)
Multiplexer B	
\bar{E}_{0b}	Output Enable (Active LOW) Input
$I_{0b} - I_{3b}$	Multiplexer Inputs
Z_b	Multiplexer Output (Note b)

LOADING (Note a)	
HIGH	LOW
0.5 U.L.	0.25 U.L.
0.5 U.L.	0.25 U.L.
0.5 U.L.	0.25 U.L.
65(25) U.L.	15(7.5) U.L.
0.5 U.L.	0.25 U.L.
0.5 U.L.	0.25 U.L.
65(25) U.L.	15(7.5) U.L.


- NOTES:**
- 1 TTL Unit Load (U.L.) = 40 μ A HIGH/1.6 mA LOW.
 - The Output LOW drive factor is 7.5 U.L. for Military (54) and 15 U.L. for Commercial (74) Temperature Ranges. The Output HIGH drive factor is 25 U.L. for Military (54) and 65 U.L. for Commercial (74) Temperature Ranges.

LOGIC SYMBOL




V_{CC} = Pin 16
GND = Pin 8

CONNECTION DIAGRAM DIP (TOP VIEW)



J Suffix — Case 620-08 (Ceramic)
N Suffix — Case 648-05 (Plastic)

NOTE
The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package



FUNCTIONAL DESCRIPTION — The LS253 contains two identical 4-Input Multiplexers with 3-state outputs. They select two bits from four sources selected by common select inputs (S_0, S_1). The 4-input multiplexers have individual Output Enable ($\bar{E}_{0a}, \bar{E}_{0b}$) inputs which when HIGH, forces the outputs to a high impedance (high Z) state.

The LS253 is the logic implementation of a 2-pole, 4-position switch, where the position of the switch is determined by the logic levels supplied to the two select inputs. The logic equations for the outputs are shown below:

$$Z_a = \bar{E}_{0a} \cdot (I_{0a} \cdot \bar{S}_1 \cdot \bar{S}_0 + I_{1a} \cdot \bar{S}_1 \cdot S_0 + I_{2a} \cdot S_1 \cdot \bar{S}_0 + I_{3a} \cdot S_1 \cdot S_0)$$

$$Z_b = \bar{E}_{0b} \cdot (I_{0b} \cdot \bar{S}_1 \cdot \bar{S}_0 + I_{1b} \cdot \bar{S}_1 \cdot S_0 + I_{2b} \cdot S_1 \cdot \bar{S}_0 + I_{3b} \cdot S_1 \cdot S_0)$$

If the outputs of 3-state devices are tied together, all but one device must be in the high impedance state to avoid high currents that would exceed the maximum ratings. Designers should ensure that Output Enable signals to 3-state devices whose outputs are tied together are designed so that there is no overlap.

TRUTH TABLE

SELECT INPUTS		DATA INPUTS				OUTPUT ENABLE	OUTPUT
S_0	S_1	I_0	I_1	I_2	I_3	\bar{E}_0	Z
X	X	X	X	X	X	H	(Z)
L	L	L	X	X	X	L	L
L	L	H	X	X	X	L	H
H	L	X	L	X	X	L	L
H	L	X	H	X	X	L	H
L	H	X	X	L	X	L	L
L	H	X	X	H	X	L	H
H	H	X	X	X	L	L	L
H	H	X	X	X	H	L	H

H = HIGH Level

L = LOW Level

X = Irrelevant

(Z) = High Impedance (off)

Address inputs S_0 and S_1 are common to both sections.

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V_{CC}	Supply Voltage	54	4.5	5.0	5.5	V
		74	4.75	5.0	5.25	
T_A	Operating Ambient Temperature Range	54	-55	25	125	°C
		74	0	25	70	
I_{OH}	Output Current — High	54			-1.0	mA
		74			-2.6	
I_{OL}	Output Current — Low	54			12	mA
		74			24	

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER		LIMITS			UNITS	TEST CONDITIONS	
			MIN	TYP	MAX			
V _{IH}	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage for All Inputs	
V _{IL}	Input LOW Voltage	54			0.7	V	Guaranteed Input LOW Voltage for All Inputs	
		74			0.8			
V _{IK}	Input Clamp Diode Voltage			-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA	
V _{OH}	Output HIGH Voltage	54	2.4	3.4		V	V _{CC} = MIN, I _{OH} = MAX, V _{IN} = V _{IH} or V _{IL} per Truth Table	
		74	2.4	3.1		V		
V _{OL}	Output LOW Voltage	54,74		0.25	0.4	V	I _{OL} = 12 mA	V _{CC} = V _{CC} MIN, V _{IN} = V _{IL} or V _{IH} per Truth Table
		74		0.35	0.5	V		
I _{OZH}	Output Off Current HIGH				20	μA	V _{CC} = MAX, V _{OUT} = 2.4 V	
I _{OZL}	Output Off Current LOW				-20	μA	V _{CC} = MAX, V _{OUT} = 0.4 V	
I _{IH}	Input HIGH Current				20	μA	V _{CC} = MAX, V _{IN} = 2.7 V	
I _{IL}	Input LOW Current				0.1	mA	V _{CC} = MAX, V _{IN} = 7.0 V	
I _{IL}	Input LOW Current				-0.4	mA	V _{CC} = MAX, V _{IN} = 0.4 V	
I _{OS}	Short Circuit Current		-30		-130	mA	V _{CC} = MAX	
I _{CC}	Power Supply Current				12	mA	V _{CC} = MAX, V _E = 0.0 V	
					14	mA	V _{CC} = MAX, V _E = 4.5 V	

AC CHARACTERISTICS: T_A = 25°C, V_{CC} = 5.0 V (See SN54LS251 for Waveforms)

SYMBOL	PARAMETER		LIMITS			UNITS	TEST CONDITIONS	
			MIN	TYP	MAX			
t _{PLH} t _{PHL}	Propagation Delay, Data to Output			17 13	25 20	ns	Fig. 1	C _L = 45 pF, R _L = 667 Ω
t _{PLH} t _{PHL}	Propagation Delay, Select to Output			30 21	45 32	ns	Fig. 1	
t _{PZH} t _{PZL}	Output Enable Time			15 15	28 23	ns	Figs. 4, 5	
t _{PHZ} t _{PLZ}	Output Disable Time			27 18	41 27	ns	Figs. 3, 5	C _L = 5.0 pF R _L = 667 Ω

SN54LS256 SN74LS256

DESCRIPTION — The SN54LS/74LS256 is a Dual 4-Bit Addressable Latch with common control inputs; these include two Address inputs (A_0, A_1), an active LOW Enable input (\bar{E}) and an active LOW Clear input ($\bar{C}\bar{L}$). Each latch has a Data input (D) and four outputs (Q_0 - Q_3).

When the Enable (\bar{E}) is HIGH and the Clear input ($\bar{C}\bar{L}$) is LOW, all outputs (Q_0 - Q_3) are LOW. Dual 4-channel demultiplexing occurs when the ($\bar{C}\bar{L}$) and \bar{E} are both LOW. When $\bar{C}\bar{L}$ is HIGH and \bar{E} is LOW, the selected output (Q_0 - Q_3), determined by the Address inputs, follows D . When the \bar{E} goes HIGH, the contents of the latch are stored. When operating in the addressable latch mode (\bar{E} =LOW, $\bar{C}\bar{L}$ =HIGH), changing more than one bit of the Address (A_0, A_1) could impose a transient wrong address. Therefore, this should be done only while in the memory mode (\bar{E} = $\bar{C}\bar{L}$ =HIGH).

DUAL 4-BIT ADDRESSABLE LATCH LOW POWER SCHOTTKY

- SERIAL-TO-PARALLEL CAPABILITY
- OUTPUT FROM EACH STORAGE BIT AVAILABLE
- RANDOM (ADDRESSABLE) DATA ENTRY
- EASILY EXPANDABLE
- ACTIVE LOW COMMON CLEAR
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS

PIN NAMES

A_0, A_1	Address Inputs
D_a, D_b	Data Inputs
\bar{E}	Enable Input (Active LOW)
$\bar{C}\bar{L}$	Clear Input (Active LOW)
Q_{0a} - Q_{3a} , Q_{0b} - Q_{3b}	Parallel Latch Outputs (Note b)


LOADING (Note a)

	HIGH	LOW
A_0, A_1	0.5 U.L.	0.25 U.L.
D_a, D_b	0.5 U.L.	0.25 U.L.
\bar{E}	1.0 U.L.	0.5 U.L.
$\bar{C}\bar{L}$	0.5 U.L.	0.25 U.L.
Q_{0a} - Q_{3a} , Q_{0b} - Q_{3b}	10 U.L.	5(2.5) U.L.

NOTES:

- a. 1 TTL Unit Load (U.L.) = 40 μ A HIGH/1.6 mA LOW
 b. The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges


CONNECTION DIAGRAM DIP (TOP VIEW)




J Suffix — Case 620-08 (Ceramic)
 N Suffix — Case 648-05 (Plastic)

NOTE
 The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package

LOGIC DIAGRAM



LOGIC SYMBOL



V_{CC} = Pin 16
GND = Pin 8

TRUTH TABLE

CL	\bar{E}	D	A ₀	A ₁	Q ₀	Q ₁	Q ₂	Q ₃	MODE
L	H	X	X	X	L	L	L	L	Clear
L	L	L	L	L	L	L	L	L	Demultiplex
L	L	H	L	L	H	L	L	L	
L	L	L	H	L	L	L	L	L	
L	L	H	H	L	L	H	L	L	
L	L	L	L	H	L	L	L	L	
L	L	H	L	H	L	L	H	L	
L	L	L	H	H	L	L	L	L	
L	L	H	H	H	L	L	L	H	
H	H	X	X	X	Q _{N-1}	Q _{N-1}	Q _{N-1}	Q _{N-1}	Memory
H	L	L	L	L	L	Q _{N-1}	Q _{N-1}	Q _{N-1}	Addressable Latch
H	L	H	L	L	H	Q _{N-1}	Q _{N-1}	Q _{N-1}	
H	L	L	H	L	Q _{N-1}	L	Q _{N-1}	Q _{N-1}	
H	L	H	H	L	Q _{N-1}	H	Q _{N-1}	Q _{N-1}	
H	L	L	L	H	Q _{N-1}	Q _{N-1}	L	Q _{N-1}	
H	L	H	L	H	Q _{N-1}	Q _{N-1}	H	Q _{N-1}	
H	L	L	H	H	Q _{N-1}	Q _{N-1}	Q _{N-1}	L	
H	L	H	H	H	Q _{N-1}	Q _{N-1}	Q _{N-1}	H	

H = High Voltage Level
L = LOW Voltage Level
X = Immaterial

MODE SELECTION

\bar{E}	CL	MODE
L	H	Addressable Latch
H	H	Memory
L	L	Dual 4-Channel Demultiplexer
H	L	Clear

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V _{CC}	Supply Voltage	54	4.5	5.0	5.5	V
		74	4.75	5.0	5.25	
T _A	Operating Ambient Temperature Range	54	-55	25	125	°C
		74	0	25	70	
I _{OH}	Output Current — High	54, 74			-0.4	mA
I _{OL}	Output Current — Low	54			4.0	mA
		74			8.0	



DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
V_{IH}	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage for All Inputs
V_{IL}	Input LOW Voltage	54		0.7	V	Guaranteed Input LOW Voltage for All Inputs
		74		0.8		
V_{IK}	Input Clamp Diode Voltage		-0.65	-1.5	V	$V_{CC} = \text{MIN}$, $I_{IN} = -18 \text{ mA}$
V_{OH}	Output HIGH Voltage	54	2.4	3.5	V	$V_{CC} = \text{MIN}$, $I_{OH} = \text{MAX}$, $V_{IN} = V_{IH}$ or V_{IL} per Truth Table
		74	2.4	3.5	V	
V_{OL}	Output LOW Voltage	54,74	0.25	0.4	V	$I_{OL} = 4.0 \text{ mA}$
		74	0.35	0.5	V	$I_{OL} = 8.0 \text{ mA}$
I_{IH}	Input HIGH Current Others \bar{E} Input			20 40	μA	$V_{CC} = \text{MAX}$, $V_{IN} = 2.7 \text{ V}$
	Others \bar{E} Input			0.1 0.2	mA	$V_{CC} = \text{MAX}$, $V_{IN} = 7.0 \text{ V}$
I_{IL}	Input LOW Current Others \bar{E} Input			-0.4 -0.8	mA	$V_{CC} = \text{MAX}$, $V_{IN} = 0.4 \text{ V}$
I_{OS}	Short Circuit Current	-20		-100	mA	$V_{CC} = \text{MAX}$
I_{CC}	Power Supply Current			25	mA	$V_{CC} = \text{MAX}$

AC CHARACTERISTICS: $T_A = 25^\circ\text{C}$


SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
t_{PLH}	Turn-Off Delay, Enable to Output		20	27	ns	$V_{CC} = 5.0 \text{ V}$, $C_L = 15 \text{ pF}$ Fig. 1
t_{PHL}	Turn-On Delay, Enable to Output		16	24	ns	
t_{PLH}	Turn-Off Delay, Data to Output		20	30	ns	$V_{CC} = 5.0 \text{ V}$, $C_L = 15 \text{ pF}$ Fig. 2
			13	20		
t_{PLH}	Turn-Off Delay, Address to Output		20	30	ns	$V_{CC} = 5.0 \text{ V}$, $C_L = 15 \text{ pF}$ Fig. 3
			14	24		
t_{PHL}	Turn-On Delay, Clear to Output		12	23	ns	$V_{CC} = 5.0 \text{ V}$, $C_L = 15 \text{ pF}$ Fig. 5

AC SETUP REQUIREMENTS: $T_A = 25^\circ\text{C}$

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
t_s	Data Setup Time	20			ns	$V_{CC} = 5.0\text{ V}$ Fig. 4
t_s	Address Setup Time	0			ns	Fig. 6
t_h	Data Hold Time	0			ns	$V_{CC} = 5.0\text{ V}$ Fig. 4
t_h	Address Hold Time	15			ns	$V_{CC} = 5\text{ V}$ Fig. 6
t_{W}	Enable Pulse Width	15			ns	$V_{CC} = 5.0\text{ V}$ Fig. 1


AC WAVEFORMS

Fig. 1 TURN-ON AND TURN-OFF DELAYS, ENABLE TO OUTPUT AND ENABLE PULSE WIDTH




OTHER CONDITIONS: $\overline{C\bar{L}} = \text{H}$, $\text{A} = \text{STABLE}$

Fig. 2 TURN-ON AND TURN-OFF DELAYS, DATA TO OUTPUT




OTHER CONDITIONS: $\overline{E} = \text{L}$, $\overline{C\bar{L}} = \text{H}$, $\text{A} = \text{STABLE}$

Fig. 3 TURN-ON AND TURN-OFF DELAYS, ADDRESS TO OUTPUT




OTHER CONDITIONS: $\overline{E} = \text{L}$, $\overline{C\bar{L}} = \text{L}$, $\text{D} = \text{H}$

Fig. 4 SETUP AND HOLD TIME, DATA TO ENABLE



OTHER CONDITIONS: $\overline{C} = \text{H}$, $\text{A} = \text{STABLE}$


Fig. 5 TURN-ON DELAY, CLEAR TO OUTPUT



OTHER CONDITIONS: $\overline{E} = \text{H}$

Fig. 6 SETUP TIME, ADDRESS TO ENABLE

(SEE NOTES 1 AND 2)



OTHER CONDITIONS: $\overline{C\bar{L}} = \text{H}$

NOTES:


1. The Address to Enable Setup Time is the time before the HIGH-to-LOW Enable transition that the Address must be stable so that the correct latch is addressed and the other latches are not affected.
2. The shaded areas indicate when the inputs are permitted to change for predictable output performance.

SN54LS/74LS257A SN54LS/74LS258A

DESCRIPTION — The LSTTL/MSI SN54LS/74LS257A and the SN54LS/74LS258A are Quad 2-Input Multiplexers with 3-state outputs. Four bits of data from two sources can be selected using a Common Data Select input. The four outputs present the selected data in true (non-inverted) form. The outputs may be switched to a high impedance state with a HIGH on the common Output Enable (E_O) Input, allowing the outputs to interface directly with bus oriented systems. It is fabricated with the Schottky barrier diode process for high speed and is completely compatible with all Motorola TTL families.


**QUAD 2-INPUT MULTIPLEXER
WITH 3-STATE OUTPUTS**
LOW POWER SCHOTTKY

- SCHOTTKY PROCESS FOR HIGH SPEED
- MULTIPLEXER EXPANSION BY TYING OUTPUTS TOGETHER
- NON-INVERTING 3-STATE OUTPUTS
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS




**CONNECTION DIAGRAM
DIP (TOP VIEW)**

SN54LS/74LS257A



V_{CC} = Pin 16
 GND = Pin 8

SN54LS/74LS258A



J Suffix — Case 620-08 (Ceramic)
N Suffix — Case 648-05 (Plastic)

NOTE
The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package

FUNCTIONAL DESCRIPTION — The LS257A and LS258A are Quad 2-Input Multiplexers with 3-state outputs. They select four bits of data from two sources each under control of a Common Data Select Input. When the Select Input is LOW, the I₀ inputs are selected and when Select is HIGH, the I₁ inputs are selected. The data on the selected inputs appears at the outputs in true (non-inverted) form for the LS257A and in the inverted form for the LS258A.

The LS257A and LS258A are the logic implementation of a 4-pole, 2-position switch where the position of the switch is determined by the logic levels supplied to the Select Input. The logic equations for the outputs are shown below:

$$\begin{aligned}
 \text{LS257A} \quad Z_a &= \bar{E}_0 \cdot (I_{1a} \cdot S + I_{0a} \cdot \bar{S}) & Z_b &= \bar{E}_0 \cdot (I_{1b} \cdot S + I_{0b} \cdot \bar{S}) \\
 Z_c &= \bar{E}_0 \cdot (I_{1c} \cdot S + I_{0c} \cdot \bar{S}) & Z_d &= \bar{E}_0 \cdot (I_{1d} \cdot S + I_{0d} \cdot \bar{S}) \\
 \text{LS258A} \quad \bar{Z}_a &= \bar{E}_0 \cdot (I_{1a} \cdot S + I_{0a} \cdot \bar{S}) & \bar{Z}_b &= \bar{E}_0 \cdot (I_{1b} \cdot S + I_{0b} \cdot \bar{S}) \\
 \bar{Z}_c &= \bar{E}_0 \cdot (I_{1c} \cdot S + I_{0c} \cdot \bar{S}) & \bar{Z}_d &= \bar{E}_0 \cdot (I_{1d} \cdot S + I_{0d} \cdot \bar{S})
 \end{aligned}$$

When the Output Enable Input (\bar{E}_0) is HIGH, the outputs are forced to a high impedance "off" state. If the outputs are tied together, all but one device must be in the high impedance state to avoid high currents that would exceed the maximum ratings. Designers should ensure that Output Enable signals to 3-state devices whose outputs are tied together are designed so there is no overlap.

TRUTH TABLE

OUTPUT ENABLE	SELECT INPUT	DATA INPUTS		OUTPUTS LS257A	OUTPUTS LS258A
\bar{E}_0	S	I ₀	I ₁	Z	\bar{Z}
H	X	X	X	(Z)	(Z)
L	H	X	L	L	H
L	H	X	H	H	L
L	L	L	X	L	H
L	L	H	X	H	L

H = HIGH Voltage Level
 L = LOW Voltage Level
 X = Don't Care
 (Z) = High impedance (off)

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V _{CC}	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
T _A	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
I _{OH}	Output Current — High	54 74			-1.0 -2.6	mA
I _{OL}	Output Current — Low	54 74			12 24	mA



DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER		LIMITS			UNITS	TEST CONDITIONS	
			MIN	TYP	MAX			
V _{IH}	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage for All Inputs	
V _{IL}	Input LOW Voltage	54			0.7	V	Guaranteed Input LOW Voltage for All Inputs	
		74			0.8			
V _{IK}	Input Clamp Diode Voltage			-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA	
V _{OH}	Output HIGH Voltage	54	2.4	3.4		V	V _{CC} = MIN, I _{OH} = MAX, V _{IN} = V _{IH} or V _{IL} per Truth Table	
		74	2.4	3.1		V		
V _{OL}	Output LOW Voltage	54,74		0.25	0.4	V	I _{OL} = 12 mA I _{OL} = 24 mA	V _{CC} = V _{CC} MIN, V _{IN} = V _{IL} or V _{IH} per Truth Table
		74		0.35	0.5	V		
I _{OZH}	Output Off Current — HIGH					20	μA	V _{CC} = MAX, V _{OUT} = 2.4 V
I _{OZL}	Output Off Current — LOW					-20	μA	V _{CC} = MAX, V _{OUT} = 0.4 V
I _{IH}	Input HIGH Current	Other Inputs				20	μA	V _{CC} = MAX, V _{IN} = 2.7 V
		S Inputs				40	μA	
		Other Inputs				0.1	mA	V _{CC} = MAX, V _{IN} = 7.0 V
		S Inputs				0.2	mA	
I _{IL}	Input LOW Current	Other Inputs				-0.4	mA	V _{CC} = MAX, V _{IN} = 0.4 V
		S Inputs				-0.8	mA	
I _{OS}	Short Circuit Current		-30			-130	mA	V _{CC} = MAX
I _{CC}	Power Supply Current							V _{CC} = MAX
	Total, Output HIGH	LS257A				10	mA	
		LS258A				7.0	mA	
	Total, Output LOW	LS257A				16	mA	
LS258A					14	mA		
	Total, Output 3-State					19	mA	

AC CHARACTERISTICS: T_A = 25°C, V_{CC} = 5.0 V (See SN54LS251 for Waveforms)

SYMBOL	PARAMETER		LIMITS			UNITS	TEST CONDITIONS	
			MIN	TYP	MAX			
t _{PLH} t _{PHL}	Propagation Delay, Data to Output			12 12	18 18	ns	Fig. 1, 2	C _L = 45 pF
t _{PLH} t _{PHL}	Propagation Delay, Select to Output			14 14	21 21	ns	Fig. 1, 2	C _L = 45 pF
t _{PZH}	Output Enable Time to HIGH Level			20	30	ns	Figs. 4, 5	C _L = 45 pF
t _{PZL}	Output Enable Time to LOW Level			20	30	ns	Figs. 3, 5	R _L = 667 Ω
t _{PLZ}	Output Disable Time to LOW Level			16	25	ns	Figs. 3, 5	C _L = 5.0 pF
t _{PHZ}	Output Disable Time from HIGH Level			18	30	ns	Figs. 4, 5	R _L = 667 Ω

4



SN54LS259 SN74LS259

DESCRIPTION — The SN54LS/74LS259 is a high-speed 8-Bit Addressable Latch designed for general purpose storage applications in digital systems. It is a multifunctional device capable of storing single line data in eight addressable latches, and also a 1-of-8 decoder and demultiplexer with active HIGH outputs. The device also incorporates an active LOW common Clear for resetting all latches, as well as, an active LOW Enable.

- SERIAL-TO-PARALLEL CONVERSION
- EIGHT BITS OF STORAGE WITH OUTPUT OF EACH BIT AVAILABLE
- RANDOM (ADDRESSABLE) DATA ENTRY
- ACTIVE HIGH DEMULTIPLEXING OR DECODING CAPABILITY
- EASILY EXPANDABLE
- COMMON CLEAR

PIN NAMES

A₀, A₁, A₂ Address Inputs
 D Data Input
 E Enable (Active LOW) Input
 C Clear (Active LOW) Input
 Q₀ to Q₇ Parallel Latch Outputs (Note b)

LOADING (Note a)	
HIGH	LOW
0.5 U.L.	0.25 U.L.
0.5 U.L.	0.25 U.L.
1.0 U.L.	0.5 U.L.
0.5 U.L.	0.25 U.L.
10 U.L.	5(2.5) U.L.


NOTES:

- a. 1 TTL Unit Load (U.L.) = 40 μA HIGH/1.6 mA LOW.
 b. The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.

8-BIT ADDRESSABLE LATCH


LOW POWER SCHOTTKY

CONNECTION DIAGRAM DIP (TOP VIEW)



J Suffix — Case 620-08 (Ceramic)
 N Suffix — Case 648-05 (Plastic)

LOGIC DIAGRAM



VCC = Pin 16
 GND = Pin 8
 ○ = Pin Numbers

4

FUNCTIONAL DESCRIPTION — The SN54LS/74LS259 has four modes of operation as shown in the mode selection table. In the addressable latch mode, data on the Data line (D) is written into the addressed latch. The addressed latch will follow the data input with all non-addressed latches remaining in their previous states. In the memory mode, all latches remain in their previous state and are unaffected by the Data or Address inputs.

In the one-of-eight decoding or demultiplexing mode, the addressed output will follow the state of the D input with all other inputs in the LOW state. In the clear mode all outputs are LOW and unaffected by the address and data inputs.

When operating the SN54LS/74LS259 as an addressable latch, changing more than one bit of the address could impose a transient wrong address. Therefore, this should only be done while in the memory mode.

The truth table below summarizes the operations.

MODE SELECTION

\bar{E}	\bar{C}	MODE
L	H	Addressable Latch
H	H	Memory
L	L	Active HIGH Eight-Channel Demultiplexer
H	L	Clear

TRUTH TABLE

PRESENT OUTPUT STATES

\bar{C}	\bar{E}	D	A ₀	A ₁	A ₂	Q ₀	Q ₁	Q ₂	Q ₃	Q ₄	Q ₅	Q ₆	Q ₇	MODE	
L	H	X	X	X	X	L	L	L	L	L	L	L	L	Clear Demultiplexer	
L	L	L	L	L	L	L	L	L	L	L	L	L	L		
L	L	H	L	L	L	H	L	L	L	L	L	L	L		
L	L	L	H	L	L	L	L	L	L	L	L	L	L		
L	L	L	L	H	L	L	L	L	L	L	L	L	L		
L	L	H	H	L	L	L	H	L	L	L	L	L	L		
.		
.		
.		
.		
L	L	H	H	H	H	L	L	L	L	L	L	L	H	Memory	
H	H	X	X	X	X	Q_{N-1} →									
H	I	L	L	L	L	L	Q_{N-1}	Q_{N-1}	Q_{N-1}	Q_{N-1}	Q_{N-1}	Q_{N-1}	Q_{N-1}		Addressable Latch
H	L	H	L	L	L	H	Q_{N-1}	Q_{N-1}	Q_{N-1}	Q_{N-1}	Q_{N-1}	Q_{N-1}	Q_{N-1}		
H	L	L	H	L	L	Q_{N-1}	L	Q_{N-1}	Q_{N-1}	Q_{N-1}	Q_{N-1}	Q_{N-1}	Q_{N-1}		
H	L	H	H	L	L	Q_{N-1}	H	Q_{N-1}	Q_{N-1}	Q_{N-1}	Q_{N-1}	Q_{N-1}	Q_{N-1}		
.		
.		
.		
.		
.		
H	L	L	H	H	H	Q_{N-1}	Q_{N-1}	Q_{N-1}	Q_{N-1}	Q_{N-1}	Q_{N-1}	Q_{N-1}	L		
H	L	H	H	H	H	Q_{N-1}	Q_{N-1}	Q_{N-1}	Q_{N-1}	Q_{N-1}	Q_{N-1}	Q_{N-1}	H		

X = Don't Care Condition
 L = LOW Voltage Level
 H = HIGH Voltage Level
 Q_{N-1} = Previous Output State

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V _{CC}	Supply Voltage	54	4.5	5.0	5.5	V
		74	4.75	5.0	5.25	
T _A	Operating Ambient Temperature Range	54	-55	25	125	°C
		74	0	25	70	
I _{OH}	Output Current — High	54,74			-0.4	mA
I _{OL}	Output Current — Low	54			4.0	mA
		74			8.0	

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS	
		MIN	TYP	MAX			
V_{IH}	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage for All Inputs	
V_{IL}	Input LOW Voltage	54		0.7	V	Guaranteed Input LOW Voltage for All Inputs	
		74		0.8			
V_{IK}	Input Clamp Diode Voltage		-0.65	-1.5	V	$V_{CC} = \text{MIN}$, $I_{IN} = -18 \text{ mA}$	
V_{OH}	Output HIGH Voltage	54	2.5	3.5	V	$V_{CC} = \text{MIN}$, $I_{OH} = \text{MAX}$, $V_{IN} = V_{IH}$ or V_{IL} per Truth Table	
		74	2.7	3.5	V		
V_{OL}	Output LOW Voltage	54,74		0.25	0.4	$I_{OL} = 4.0 \text{ mA}$	$V_{CC} = V_{CC} \text{ MIN}$, $V_{IN} = V_{IL}$ or V_{IH} per Truth Table
		74		0.35	0.5	$I_{OL} = 8.0 \text{ mA}$	
I_{IH}	Input HIGH Current				20	$V_{CC} = \text{MAX}$, $V_{IN} = 2.7 \text{ V}$	
					0.1	$V_{CC} = \text{MAX}$, $V_{IN} = 7.0 \text{ V}$	
I_{IL}	Input LOW Current			-0.4	mA	$V_{CC} = \text{MAX}$, $V_{IN} = 0.4 \text{ V}$	
I_{OS}	Short Circuit Current	-20		-100	mA	$V_{CC} = \text{MAX}$	
I_{CC}	Power Supply Current			36	mA	$V_{CC} = \text{MAX}$	

AC CHARACTERISTICS: $T_A = 25^\circ\text{C}$, $V_{CC} = 5.0 \text{ V}$


SYMBOL	PARAMETER	LIMITS			UNITS	CONDITIONS
		MIN	TYP	MAX		
t_{PLH}	Turn-Off Delay, Enable to Output		22	35	ns	$C_L = 15 \text{ pF}$
t_{PHL}	Turn-On Delay, Enable to Output		15	24	ns	
t_{PLH}	Turn-Off Delay, Data to Output		20	32	ns	
t_{PHL}	Turn-On Delay, Data to Output		13	21	ns	
t_{PLH}	Turn-Off Delay, Address to Output		24	38	ns	
t_{PHL}	Turn-On Delay, Address to Output		18	29	ns	
t_{PLH}	Turn-Off Delay, Clear to Output		17	27	ns	
t_{PHL}	Turn-On Delay, Clear to Output		17	27	ns	

AC SETUP REQUIREMENTS: $T_A = 25^\circ\text{C}$, $V_{CC} = 5.0\text{ V}$

SYMBOL	PARAMETER	LIMITS			UNITS
		MIN	TYP	MAX	
t_s	Input Setup Time	20			ns
t_W	Pulse Width, Clear or Enable	15			ns
t_h	Hold Time, Data	5.0			ns
t_{th}	Hold Time, Address	20			ns


AC WAVEFORMS

Fig. 1 TURN-ON AND TURN-OFF DELAYS, ENABLE TO OUTPUT AND ENABLE PULSE WIDTH




OTHER CONDITIONS: $\bar{C} = H$, $A = \text{STABLE}$

Fig. 2 TURN-ON AND TURN-OFF DELAYS, DATA TO OUTPUT




OTHER CONDITIONS: $\bar{E} = L$, $\bar{C} = H$, $A = \text{STABLE}$

Fig. 3 TURN-ON AND TURN-OFF DELAYS, ADDRESS TO OUTPUT




OTHER CONDITIONS: $\bar{E} = L$, $\bar{C} = L$, $D = H$

Fig. 4 SETUP AND HOLD TIME, DATA TO ENABLE




OTHER CONDITIONS: $\bar{C} = H$, $A = \text{STABLE}$

Fig. 5 TURN-ON DELAY, CLEAR TO OUTPUT



OTHER CONDITIONS: $\bar{E} = H$

Fig. 6 SETUP TIME, ADDRESS TO ENABLE (SEE NOTES 1 AND 2)



OTHER CONDITIONS: $\bar{C} = H$

NOTES:


1. The Address to Enable Setup Time is the time before the HIGH-to-LOW Enable transition that the Address must be stable so that the correct latch is addressed and the other latches are not affected.
2. The shaded areas indicate when the inputs are permitted to change for predictable output performance.

4



MOTOROLA

SN54LS260 SN74LS260



J Suffix — Case 632-07 (Ceramic)
N Suffix — Case 646-05 (Plastic)

DUAL 5-INPUT NOR GATE

LOW POWER SCHOTTKY

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V _{CC}	Supply Voltage	54	4.5	5.0	5.5	V
		74	4.75	5.0	5.25	
T _A	Operating Ambient Temperature Range	54	-55	25	125	°C
		74	0	25	70	
I _{OH}	Output Current — High	54, 74			-0.4	mA
I _{OL}	Output Current — Low	54			4.0	mA
		74			8.0	

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)


SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
V _{IH}	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage for All Inputs
V _{IL}	Input LOW Voltage	54		0.7	V	Guaranteed Input LOW Voltage for All Inputs
		74		0.8		
V _{IK}	Input Clamp Diode Voltage		-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA
V _{OH}	Output HIGH Voltage	54	2.5	3.5	V	V _{CC} = MIN, I _{OH} = MAX, V _{IN} = V _{IH} or V _{IL} per Truth Table
		74	2.7	3.5	V	
V _{OL}	Output LOW Voltage	54, 74	0.25	0.4	V	I _{OL} = 4.0 mA, V _{CC} = V _{CC} MIN, V _{IN} = V _{IL} or V _{IH} per Truth Table
		74	0.35	0.5	V	
I _{IH}	Input HIGH Current			20	μA	V _{CC} = MAX, V _{IN} = 2.7 V
				0.1	mA	V _{CC} = MAX, V _{IN} = 7.0 V
I _{IL}	Input LOW Current			-0.4	mA	V _{CC} = MAX, V _{IN} = 0.4 V
I _{OS}	Short Circuit Current	-20		-100	mA	V _{CC} = MAX
I _{CC}	Power Supply Current Total, Output HIGH			4.0	mA	V _{CC} = MAX
				5.5		
	Total, Output LOW					

AC CHARACTERISTICS: T_A = 25°C

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
t _{PLH}	Turn Off Delay, Input to Output		5.0	15	ns	V _{CC} = 5.0 V
t _{PHL}	Turn On Delay, Input to Output		6.0	15	ns	C _L = 15 pF



SN54LS266 SN74LS266



TRUTH TABLE

IN		OUT
A	B	Z
L	L	H
L	H	L
H	L	L
H	H	H

**QUAD 2-INPUT
EXCLUSIVE NOR GATE**
LOW POWER SCHOTTKY

*OPEN COLLECTOR OUTPUTS

J Suffix — Case 632-07 (Ceramic)
N Suffix — Case 646-05 (Plastic)

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT	
V_{CC}	Supply Voltage		54 74	4.5 5.0	5.5 5.25	V	
T_A	Operating Ambient Temperature Range		54 74	-55 0	25 25	125 70	°C
V_{OH}	Output Voltage — High		54,74			5.5	V
I_{OL}	Output Current — Low		54 74			4.0 8.0	mA

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
V_{IH}	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage for All Inputs
V_{IL}	Input LOW Voltage	54		0.7	V	Guaranteed Input LOW Voltage for All Inputs
		74		0.8		
V_{IK}	Input Clamp Diode Voltage		-0.65	-1.5	V	$V_{CC} = \text{MIN}$, $I_{IN} = -18 \text{ mA}$
I_{OH}	Output HIGH Current	54,74		100	μA	$V_{CC} = \text{MIN}$, $V_{OH} = \text{MAX}$
V_{OL}	Output LOW Voltage	54,74	0.25	0.4	V	$I_{OL} = 4.0 \text{ mA}$ $V_{CC} = V_{CC \text{ MIN}}$ $V_{IN} = V_{IL} \text{ or } V_{IH}$ per Truth Table
		74	0.35	0.5	V	
I_{IH}	Input HIGH Current			40	μA	$V_{CC} = \text{MAX}$, $V_{IN} = 2.7 \text{ V}$
				0.2	mA	$V_{CC} = \text{MAX}$, $V_{IN} = 7.0 \text{ V}$
I_{IL}	Input LOW Current			-0.8	mA	$V_{CC} = \text{MAX}$, $V_{IN} = 0.4 \text{ V}$
I_{CC}	Power Supply Current			13	mA	$V_{CC} = \text{MAX}$

AC CHARACTERISTICS: $T_A = 25^\circ\text{C}$

SYMBOL	PARAMETER	LIMITS			UNITS	CONDITIONS
		MIN	TYP	MAX		
t_{PLH} t_{PHL}	Propagation Delay, Other Input LOW		18 18	30 30	ns	$V_{CC} = 5.0 \text{ V}$ $C_L = 15 \text{ pF}$, $R_L = 2.0 \text{ k}\Omega$
t_{PLH} t_{PHL}	Propagation Delay, Other Input HIGH		18 18	30 30	ns	



SN54LS273 SN74LS273

DESCRIPTION — The SN54LS/74LS273 is a high-speed 8-Bit Register. The register consists of eight D-Type Flip-Flops with a Common Clock and an asynchronous active LOW Master Reset. This device is supplied in a 20-pin package featuring 0.3 inch lead spacing.

- 8-BIT HIGH SPEED REGISTER
- PARALLEL REGISTER
- COMMON CLOCK AND MASTER RESET
- INPUT CLAMP DIODES LIMIT HIGH-SPEED TERMINATION EFFECTS

8-BIT REGISTER WITH CLEAR

LOW POWER SCHOTTKY

PIN NAMES

CP Clock (Active HIGH Going Edge) Input
 D₀–D₇ Data Inputs
 MR Master Reset (Active LOW) Input
 Q₀–Q₇ Register Outputs (Note b)

LOADING (Note a)		
	HIGH	LOW
CP	0.5 U.L.	0.25 U.L.
D ₀ –D ₇	0.5 U.L.	0.25 U.L.
MR	0.5 U.L.	0.25 U.L.
Q ₀ –Q ₇	10 U.L.	5(2.5) U.L.

NOTES:


- a. 1 TTL Unit Load (U.L.) = 40 μA HIGH/1.6 mA LOW
 b. The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.

TRUTH TABLE

MR	CP	D _x	Q _x
L	X	X	L
H	⌋	H	H
H	⌋	L	L


H = High Logic Level
 L = Low Logic Level
 X = Immaterial

CONNECTION DIAGRAM DIP (TOP VIEW)



J Suffix — Case 732-03 (Ceramic)
 N Suffix — Case 738-01 (Plastic)

4



FUNCTIONAL DESCRIPTION — The SN54LS/74LS273 is an 8-Bit Parallel Register with a common Clock and common Master Reset.

When the \overline{MR} input is LOW, the Q outputs are LOW, independent of the other inputs. Information meeting the setup and hold time requirements of the D inputs is transferred to the Q outputs on the LOW-to-HIGH transition of the clock input.

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V _{CC}	Supply Voltage	54	4.5	5.0	5.5	V
		74	4.75	5.0	5.25	
T _A	Operating Ambient Temperature Range	54	-55	25	125	°C
		74	0	25	70	
I _{OH}	Output Current — High	54,74			-0.4	mA
I _{OL}	Output Current — Low	54			4.0	mA
		74			8.0	

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
V _{IH}	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage for All Inputs
V _{IL}	Input LOW Voltage	54		0.7	V	Guaranteed Input LOW Voltage for All Inputs
		74		0.8		
V _{IK}	Input Clamp Diode Voltage		-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA
V _{OH}	Output HIGH Voltage	54	2.5	3.5	V	V _{CC} = MIN, I _{OH} = MAX, V _{IN} = V _{IH} or V _{IL} per Truth Table
		74	2.7	3.5	V	
V _{OL}	Output LOW Voltage	54,74	0.25	0.4	V	I _{OL} = 4.0 mA I _{OL} = 8.0 mA V _{CC} = V _{CC} MIN, V _{IN} = V _{IL} or V _{IH} per Truth Table
		74	0.35	0.5	V	
I _{IH}	Input HIGH Current			20	μA	V _{CC} = MAX, V _{IN} = 2.7 V
				0.1	mA	V _{CC} = MAX, V _{IN} = 7.0 V
I _{IL}	Input LOW Current			-0.4	mA	V _{CC} = MAX, V _{IN} = 0.4 V
I _{OS}	Short Circuit Current	-20		-100	mA	V _{CC} = MAX
I _{CC}	Power Supply Current			27	mA	V _{CC} = MAX

AC CHARACTERISTICS: $T_A = 25^\circ\text{C}$, $V_{CC} = 5.0\text{ V}$


SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
f_{MAX}	Maximum Input Clock Frequency	30	40		MHz	Fig. 1
t_{PHL}	Propagation Delay, $\overline{\text{MR}}$ to Q Output		18	27	ns	Fig. 2
t_{PLH}	Propagation Delay, Clock to Output		17	27	ns	Fig. 1
t_{PHL}	Propagation Delay, Clock to Output		18	27	ns	Fig. 1

AC SETUP REQUIREMENTS: $T_A = 25^\circ\text{C}$, $V_{CC} = 5.0\text{ V}$

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
t_w	Pulse Width, Clock or Clear	20			ns	Fig. 1
t_s	Data Setup Time	20			ns	Fig. 1
t_h	Hold Time	5.0			ns	Fig. 1
t_{rec}	Recovery Time	25			ns	Fig. 2

AC WAVEFORMS

CLOCK TO OUTPUT DELAYS, CLOCK PULSE WIDTH, FREQUENCY, SETUP AND HOLD TIMES DATA TO CLOCK



*The shaded areas indicate when the input is permitted to change for predictable output performance.

Fig. 1

MASTER RESET TO OUTPUT DELAY, MASTER RESET PULSE WIDTH, AND MASTER RESET RECOVERY TIME





Fig. 2

DEFINITION OF TERMS:

SETUP TIME (t_s) — is defined as the minimum time required for the correct logic level to be present at the logic input prior to the clock transition from LOW-to-HIGH in order to be recognized and transferred to the outputs.

HOLD TIME (t_h) — is defined as the minimum time following the clock transition from LOW-to-HIGH that the logic level must be maintained at the input in order to ensure continued recognition. A negative HOLD TIME indicates that the correct logic level may be released prior to the clock transition from LOW-to-HIGH and still be recognized.

RECOVERY TIME (t_{rec}) — is defined as the minimum time required between the end of the reset pulse and the clock transition from LOW-to-HIGH in order to recognize and transfer HIGH data to the Q outputs.



INPUTS			OUTPUT (Q)
\bar{S}_1	\bar{S}_2	\bar{R}	(Q)
L	L	L	h
L	X	H	H
X	L	L	H
H	H	L	L
H	H	H	No Change

L = LOW Voltage Level
H = HIGH Voltage Level
X = Don't Care
h = The output is HIGH as long as \bar{S}_1 or \bar{S}_2 is LOW. If all inputs go HIGH simultaneously, the output state is indeterminate, otherwise, it follows the Truth Table.

SN54LS279 SN74LS279

QUAD SET-RESET LATCH LOW POWER SCHOTTKY

J Suffix — Case 620-08 (Ceramic)
N Suffix — Case 648-05 (Plastic)

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V_{CC}	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
T_A	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
I_{OH}	Output Current — High	54,74			-0.4	mA
I_{OL}	Output Current — Low	54 74			4.0 8.0	mA

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
V_{IH}	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage for All Inputs
V_{IL}	Input LOW Voltage	54		0.7	V	Guaranteed Input LOW Voltage for All Inputs
		74		0.8		
V_{IK}	Input Clamp Diode Voltage		-0.65	-1.5	V	$V_{CC} = \text{MIN}$, $I_{IN} = -18 \text{ mA}$
V_{OH}	Output HIGH Voltage	54	2.5	3.5	V	$V_{CC} = \text{MIN}$, $I_{OH} = \text{MAX}$, $V_{IN} = V_{IH}$ or V_{IL} per Truth Table
		74	2.7	3.5	V	
V_{OL}	Output LOW Voltage	54,74	0.25	0.4	V	$I_{OL} = 4.0 \text{ mA}$ $I_{OL} = 8.0 \text{ mA}$ $V_{CC} = V_{CC} \text{ MIN}$, $V_{IN} = V_{IL}$ or V_{IH} per Truth Table
		74	0.35	0.5	V	
I_{IH}	Input HIGH Current			20	μA	$V_{CC} = \text{MAX}$, $V_{IN} = 2.7 \text{ V}$
I_{IL}	Input LOW Current			0.1	mA	$V_{CC} = \text{MAX}$, $V_{IN} = 7.0 \text{ V}$
I_{OS}	Short Circuit Current	-20		-100	mA	$V_{CC} = \text{MAX}$, $V_{IN} = 0.4 \text{ V}$
I_{CC}	Power Supply Current			7.0	mA	$V_{CC} = \text{MAX}$

AC CHARACTERISTICS: $T_A = 25^\circ\text{C}$

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
t_{PLH} t_{PHL}	Propagation Delay, \bar{S} to Output		12 13	22 21	ns	$V_{CC} = 5.0 \text{ V}$ $C_L = 15 \text{ pF}$
t_{PHL}	Propagation Delay, \bar{R} to Output		15	27	ns	

4



MOTOROLA

DESCRIPTION — The SN54LS/74LS280 is a Universal 9-Bit Parity Generator/Checker. It features odd/even outputs to facilitate either odd or even parity. By cascading, the word length is easily expanded.

The LS280 is designed without the expander input implementation, but the corresponding function is provided by an input at Pin 4 and the absence of any connection at Pin 3. This design permits the LS280 to be substituted for the LS180 which results in improved performance. The LS280 has buffered inputs to lower the drive requirements to one LS unit load.

- GENERATES EITHER ODD OF EVEN PARITY FOR NINE DATA LINES
- TYPICAL DATA-TO-OUTPUT DELAY OF ONLY 33 ns
- CASCADABLE FOR n-BITS
- CAN BE USED TO UPGRADE SYSTEMS USING MSI PARITY CIRCUITS
- TYPICAL POWER DISSIPATION = 80 mW

FUNCTION TABLE

NUMBER OF INPUTS A THRU I THAT ARE HIGH	OUTPUTS Σ EVEN Σ ODD
0, 2, 4, 6, 8	H L
1, 3, 5, 7, 9	L H


H = high level, L = low level

**SN54LS280
SN74LS280**

**9-BIT ODD/EVEN PARITY
GENERATORS/CHECKERS**


LOW POWER SCHOTTKY

(TOP VIEW)



J Suffix — Case 632-07 (Ceramic)
N Suffix — Case 646-05 (Plastic)

FUNCTIONAL BLOCK DIAGRAM



GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V _{CC}	Supply Voltage	54	4.5	5.0	5.5	V
		74	4.75	5.0	5.25	
T _A	Operating Ambient Temperature Range	54	-55	25	125	°C
		74	0	25	70	
I _{OH}	Output Current — High	54,74			-0.4	mA
I _{OL}	Output Current — Low	54			4.0	mA
		74			8.0	

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS	
		MIN	TYP	MAX			
V _{IH}	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage for All Inputs	
V _{IL}	Input LOW Voltage	54		0.7	V	Guaranteed Input LOW Voltage for All Inputs	
		74		0.8			
V _{IK}	Input Clamp Diode Voltage		-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA	
V _{OH}	Output HIGH Voltage	54	2.5	3.5	V	V _{CC} = MIN, I _{OH} = MAX, V _{IN} = V _{IH} or V _{IL} per Truth Table	
		74	2.7	3.5	V		
V _{OL}	Output LOW Voltage	54,74		0.25	0.4	I _{OL} = 4.0 mA	V _{CC} = V _{CC} MIN, V _{IN} = V _{IL} or V _{IH} per Truth Table
		74		0.35	0.5	I _{OL} = 8.0 mA	
I _{IH}	Input HIGH Current			20	μA	V _{CC} = MAX, V _{IN} = 2.7 V	
I _{IL}	Input LOW Current			0.1	mA	V _{CC} = MAX, V _{IN} = 7.0 V	
I _{IL}	Input LOW Current			-0.4	mA	V _{CC} = MAX, V _{IN} = 0.4 V	
I _{OS}	Short Circuit Current	-20		-100	mA	V _{CC} = MAX	
I _{CC}	Power Supply Current			27	mA	V _{CC} = MAX	

AC CHARACTERISTICS: T_A = 25°C, V_{CC} = 5.0 V

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
t _{PLH}	Propagation Delay, Data to Output Σ EVEN		33	50	ns	C _L = 15 pF
t _{PHL}			29	45		
t _{PLH}	Propagation Delay, Data to Output Σ ODD		23	35	ns	
t _{PHL}			31	50		

4



SN54LS283 SN74LS283

DESCRIPTION — The SN54LS/74LS283 is a high-speed 4-Bit Binary Full Adder with internal carry lookahead. It accepts two 4-bit binary words (A_1 — A_4 , B_1 — B_4) and a Carry Input (C_0). It generates the binary Sum outputs (Σ_1 — Σ_4) and the Carry Output (C_4) from the most significant bit. The LS283 operates with either active HIGH or active LOW operands (positive or negative logic).

4-BIT BINARY FULL ADDER WITH FAST CARRY

LOW POWER SCHOTTKY

PIN NAMES

A_1 — A_4 Operand A Inputs
 B_1 — B_4 Operand B Inputs
 C_0 Carry Input
 Σ_1 — Σ_4 Sum Outputs (Note b)
 C_4 Carry Output (Note b)


LOADING (Note a)

	HIGH	LOW
A_1 — A_4	1.0 U.L.	0.5 U.L.
B_1 — B_4	1.0 U.L.	0.5 U.L.
C_0	0.5 U.L.	0.25 U.L.
Σ_1 — Σ_4	10 U.L.	5(2.5) U.L.
C_4	10 U.L.	5(2.5) U.L.

NOTES:


- a 1 TTL Unit Load (U.L.) = 40 μ A HIGH/1.6 mA LOW.
 b. The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.

LOGIC SYMBOL




V_{CC} = Pin 16
 GND = Pin 8

LOGIC DIAGRAM



V_{CC} = Pin 16
 GND = Pin 8
 ○ = Pin Numbers

CONNECTION DIAGRAM DIP (TOP VIEW)



J Suffix — Case 620-08 (Ceramic)
 N Suffix — Case 648-05 (Plastic)

NOTES:
 The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package

4

FUNCTIONAL DESCRIPTION — The LS283 adds two 4-bit binary words (A plus B) plus the incoming carry. The binary sum appears on the sum outputs (Σ_1 — Σ_4) and outgoing carry (C_4) outputs.

$$C_0 + (A_1+B_1)+2(A_2+B_2)+4(A_3+B_3)+8(A_4+B_4) = \Sigma_1+2\Sigma_2+4\Sigma_3+8\Sigma_4+16C_4$$

Where: (+) = plus

Due to the symmetry of the binary add function the LS283 can be used with either all inputs and outputs active HIGH (positive logic) or with all inputs and outputs active LOW (negative logic). Note that with active HIGH inputs, Carry Input can not be left open, but must be held LOW when no carry in is intended.

Example:

	C ₀	A ₁	A ₂	A ₃	A ₄	B ₁	B ₂	B ₃	B ₄	Σ ₁	Σ ₂	Σ ₃	Σ ₄	C ₄
logic levels	L	L	H	L	H	H	L	L	H	H	H	L	L	H
Active HIGH	0	0	1	0	1	1	0	0	1	1	1	0	0	1
Active LOW	1	1	0	1	0	0	1	1	0	0	0	1	1	0

(10+9=19)
(carry+5+6=12)

Interchanging inputs of equal weight does not affect the operation, thus C₀, A₁, B₁, can be arbitrarily assigned to pins 7, 5 or 3.

FUNCTIONAL TRUTH TABLE

C (n-1)	A _n	B _n	Σ _n	C _n
L	L	L	L	L
L	L	H	H	L
L	H	L	H	L
L	H	H	L	H
H	L	L	H	L
H	L	H	L	H
H	H	L	L	H
H	H	H	H	H

C₁ — C₃ are generated internally

C₀ is an external input

C₄ is an output generated internally

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V _{CC}	Supply Voltage	54	4.5	5.0	5.5	V
		74	4.75	5.0	5.25	
T _A	Operating Ambient Temperature Range	54	-55	25	125	°C
		74	0	25	70	
I _{OH}	Output Current — High	54,74			-0.4	mA
I _{OL}	Output Current — Low	54			4.0	mA
		74			8.0	

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER		LIMITS			UNITS	TEST CONDITIONS	
			MIN	TYP	MAX			
V _{IH}	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage for All Inputs	
V _{IL}	Input LOW Voltage	54			0.7	V	Guaranteed Input LOW Voltage for All Inputs	
		74			0.8			
V _{IK}	Input Clamp Diode Voltage			-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA	
V _{OH}	Output HIGH Voltage	54	2.5	3.5		V	V _{CC} = MIN, I _{OH} = MAX, V _{IN} = V _{IH} or V _{IL} per Truth Table	
		74	2.7	3.5		V		
V _{OL}	Output LOW Voltage	54, 74		0.25	0.4	V	I _{OL} = 4.0 mA	V _{CC} = V _{CC} MIN, V _{IN} = V _{IL} or V _{IH} per Truth Table
		74		0.35	0.5	V		
I _{IH}	Input HIGH Current	C ₀			20	μA	V _{CC} = MAX, V _{IN} = 2.7 V	
		Any A or B			40	μA		
		C ₀			0.1	mA	V _{CC} = MAX, V _{IN} = 7.0 V	
		Any A or B			0.2	mA		
I _{IL}	Input LOW Current	C ₀			-0.4	mA	V _{CC} = MAX, V _{IN} = 0.4 V	
		Any A or B			-0.8	mA		
I _{OS}	Short Circuit Current		-20			mA	V _{CC} = MAX	
I _{CC}	Power Supply Current					mA	V _{CC} = MAX	
	Total, Output HIGH				34			
	Total, Output LOW				39			



AC CHARACTERISTICS: T_A = 25°C, V_{CC} = 5.0 V

SYMBOL	PARAMETER		LIMITS			UNITS	CONDITIONS	
			MIN	TYP	MAX			
t _{PLH}	Propagation Delay, C ₀ Input to Any Σ Output			16	24	ns	C _L = 15 pF Figures 1 and 2	
t _{PHL}	to Any Σ Output			15	24			
t _{PLH}	Propagation Delay, Any A or B Input to Σ Outputs			15	24	ns		
t _{PHL}	to Σ Outputs			15	24			
t _{PLH}	Propagation Delay, C ₀ Input to C ₄ Output			11	17	ns		
t _{PHL}	to C ₄ Output			11	22			
t _{PLH}	Propagation Delay, Any A or B Input to C ₄ Output			11	17	ns		
t _{PHL}	to C ₄ Output			12	17			

AC WAVEFORMS




Fig. 1




Fig. 2



SN54LS/74LS290 SN54LS/74LS293

DESCRIPTION — The SN54LS/74LS290 and SN54LS/74LS293 are high-speed 4-bit ripple type counters partitioned into two sections. Each counter has a divide-by-two section and either a divide-by-five (LS290) or divide-by-eight (LS293) section which are triggered by a HIGH-to-LOW transition on the clock inputs. Each section can be used separately or tied together (Q to \overline{CP}) to form BCD, Bi-quinary, or Modulo-16 counters. Both of the counters have a 2-input gated Master Reset (Clear), and the LS290 also has a 2-input gated Master Set (Preset 9).

DECADE COUNTER; 4-BIT BINARY COUNTER

LOW POWER SCHOTTKY

- CORNER POWER PIN VERSIONS OF THE LS90 and LS93
- LOW POWER CONSUMPTION . . . TYPICALLY 45 mW
- HIGH COUNT RATES . . . TYPICALLY 42 MHz
- CHOICE OF COUNTING MODES . . . BCD, BI-QUINARY, BINARY
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS

PIN NAMES

\overline{CP}_0	Clock (Active LOW going edge) Input to ÷2 Section.
\overline{CP}_1	Clock (Active LOW going edge) Input to ÷5 Section (LS290).
\overline{CP}_1	Clock (Active LOW going edge) Input to ÷8 Section (LS293).
MR ₁ , MR ₂	Master Reset (Clear) Inputs
MS ₁ , MS ₂	Master Set (Preset-9, LS290) Inputs
Q ₀	Output from ÷2 Section (Notes b & c)
Q ₁ , Q ₂ , Q ₃	Outputs from ÷5 & ÷8 Sections (Note b)


LOADING (Note a)

	HIGH	LOW
\overline{CP}_0	0.05 U.L.	1.5 U.L.
\overline{CP}_1	0.05 U.L.	2.0 U.L.
\overline{CP}_1	0.05 U.L.	1.0 U.L.
MR ₁ , MR ₂	0.5 U.L.	0.25 U.L.
MS ₁ , MS ₂	0.5 U.L.	0.25 U.L.
Q ₀	10 U.L.	5(2.5) U.L.
Q ₁ , Q ₂ , Q ₃	10 U.L.	5(2.5) U.L.

NOTES:


- 1 TTL Unit Load (U.L.) = 40 μ A HIGH/16 mA LOW
- The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.
- The Q₀ Outputs are guaranteed to drive the full fan-out plus the \overline{CP}_1 input of the device.

LOGIC SYMBOL




V_{CC} = Pin 14
GND = Pin 7
NC = Pins 2, 6

LS293



V_{CC} = Pin 14
GND = Pin 7
NC = Pins 1, 2, 3, 6

CONNECTION DIAGRAM DIP (TOP VIEW)




J Suffix — Case 632-07 (Ceramic)
N Suffix — Case 646-05 (Plastic)

NOTE.
The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.


LOGIC DIAGRAMS

LS290



○ = Pin Numbers
 V_{CC} = Pin 14
 GND = 7

LS293



○ = Pin Numbers
 V_{CC} = Pin 14
 GND = 7

FUNCTIONAL DESCRIPTION — The LS290 and LS293 are 4-bit ripple type Decade, and 4-Bit Binary counters respectively. Each device consists of four master/slave flip-flops which are internally connected to provide a divide-by-two section and a divide-by-five (LS290) or divide-by-eight (LS293) section. Each section has a separate clock input which initiates state changes of the counter on the HIGH-to-LOW clock transition. State changes of the Q outputs do not occur simultaneously because of internal ripple delays. Therefore, decoded output signals are subject to decoding spikes and should not be used for clocks or strobes. The Q_0 output of each device is designed and specified to drive the rated fan-out plus the \overline{CP}_1 input of the device.

A gated AND asynchronous Master Reset ($MR_1 \cdot MR_2$) is provided on both counters which overrides the clocks and resets (clears) all the flip-flops. A gated AND asynchronous Master Set ($MS_1 \cdot MS_2$) is provided on the LS290 which overrides the clocks and the MR inputs and sets the outputs to nine (HLLH).

Since the output from the divide-by-two section is not internally connected to the succeeding stages, the devices may be operated in various counting modes:

LS290

- A. BCD Decade (8421) Counter — the \overline{CP}_1 input must be externally connected to the Q_0 output. The \overline{CP}_0 input receives the incoming count and a BCD count sequence is produced.
- B. Symmetrical Bi-quinary Divide-By-Ten Counter — The Q_3 output must be externally connected to the \overline{CP}_0 input. The input count is then applied to the \overline{CP}_1 input and a divide-by-ten square wave is obtained at output Q_0 .
- C. Divide-By-Two and Divide-By-Five Counter — No external interconnections are required. The first flip-flop is used as a binary element for the divide-by-two function (\overline{CP}_0 as the input and Q_0 as the output). The \overline{CP}_1 input is used to obtain binary divide-by-five operation at the Q_3 output.

LS293

- A. 4-Bit Ripple Counter — The output Q_0 must be externally connected to input \overline{CP}_1 . The input count pulses are applied to input \overline{CP}_0 . Simultaneous division of 2, 4, 8, and 16 are performed at the Q_0 , Q_1 , Q_2 , and Q_3 outputs as shown in the truth table.
- B. 3-Bit Ripple Counter — The input count pulses are applied to input \overline{CP}_1 . Simultaneous frequency divisions of 2, 4, and 8 are available at the Q_1 , Q_2 , and Q_3 outputs. Independent use of the first flip-flop is available if the reset function coincides with reset of the 3-bit ripple-through counter.

LS290 MODE SELECTION

RESET/SET INPUTS				OUTPUTS			
MR ₁	MR ₂	MS ₁	MS ₂	Q ₀	Q ₁	Q ₂	Q ₃
H	H	L	X	L	L	L	L
H	H	X	L	L	L	L	L
X	X	H	H	H	L	L	H
L	X	L	X		Count		
X	L	X	L		Count		
L	X	X	L		Count		
X	L	L	X		Count		

LS293 MODE SELECTION

RESET INPUTS		OUTPUTS			
MR ₁	MR ₂	Q ₀	Q ₁	Q ₂	Q ₃
H	H	L	L	L	L
L	H		Count		
H	L		Count		
L	L		Count		

4

LS290
BCD COUNT SEQUENCE

COUNT	OUTPUT			
	Q ₀	Q ₁	Q ₂	Q ₃
0	L	L	L	L
1	H	L	L	L
2	L	H	L	L
3	H	H	L	L
4	L	L	H	L
5	H	L	H	L
6	L	H	H	L
7	H	H	H	L
8	L	L	L	H
9	H	L	L	H

NOTE: Output Q₀ is connected to Input CP₁ for BCD count.

H = HIGH Voltage Level
L = LOW Voltage Level
X = Don't Care

TRUTH TABLE

COUNT	OUTPUT			
	Q ₀	Q ₁	Q ₂	Q ₃
0	L	L	L	L
1	H	L	L	L
2	L	H	L	L
3	H	H	L	L
4	L	L	H	L
5	H	L	H	L
6	L	H	H	L
7	H	H	H	L
8	L	L	L	H
9	H	L	L	H
10	L	H	L	H
11	H	H	L	H
12	L	L	H	H
13	H	L	H	H
14	L	H	H	H
15	H	H	H	H

Note: Output Q₀ connected to input CP₁.

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V _{CC}	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
T _A	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
I _{OH}	Output Current — High	54, 74			-0.4	mA
I _{OL}	Output Current — Low	54 74			4.0 8.0	mA

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS	
		MIN	TYP	MAX			
V _{IH}	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage for All Inputs	
V _{IL}	Input LOW Voltage	54		0.7	V	Guaranteed Input LOW Voltage for All Inputs	
		74		0.8			
V _{IK}	Input Clamp Diode Voltage		-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA	
V _{OH}	Output HIGH Voltage	54	2.5	3.5	V	V _{CC} = MIN, I _{OH} = MAX, V _{IN} = V _{IH} or V _{IL} per Truth Table	
		74	2.7	3.5	V		
V _{OL}	Output LOW Voltage	54,74		0.25	0.4	I _{OL} = 4.0 mA	V _{CC} = V _{CC} MIN, V _{IN} = V _{IL} or V _{IH} per Truth Table
		74		0.35	0.5	I _{OL} = 8.0 mA	
I _{IH}	Input HIGH Current				20	μA	V _{CC} = MAX, V _{IN} = 2.7 V
					0.1	mA	V _{CC} = MAX, V _{IN} = 7.0 V
I _{IL}	Input LOW Current MS, MR CP ₀ CP ₁ (LS290) CP ₁ (LS293)				-0.4 -2.4 -3.2 -1.6	mA	V _{CC} = MAX, V _{IN} = 0.4 V
I _{OS}	Short Circuit Current	-20			-100	mA	V _{CC} = MAX
I _{CC}	Power Supply Current				15	mA	V _{CC} = MAX

AC CHARACTERISTICS: $T_A = 25^\circ\text{C}$, $V_{CC} = 5.0\text{ V}$, $C_L = 15\text{ pF}$

SYMBOL	PARAMETER	LIMITS						UNITS
		LS290			LS293			
		MIN	TYP	MAX	MIN	TYP	MAX	
f_{MAX}	$\overline{\text{CP}}_0$ Input Clock Frequency	32			32			MHz
f_{MAX}	$\overline{\text{CP}}_1$ Input Clock Frequency	16			16			MHz
t_{PLH} t_{PHL}	Propagation Delay, CP_0 Input to Q_0 Output		10 12	16 18		10 12	16 18	ns
t_{PLH} t_{PHL}	$\overline{\text{CP}}_0$ Input to Q_3 Output		32 34	48 50		46 46	70 70	ns
t_{PLH} t_{PHL}	$\overline{\text{CP}}_1$ Input to Q_1 Output		10 14	16 21		10 14	16 21	ns
t_{PLH} t_{PHL}	$\overline{\text{CP}}_1$ Input to Q_2 Output		21 23	32 35		21 23	32 35	ns
t_{PLH} t_{PHL}	$\overline{\text{CP}}_1$ Input to Q_3 Output		21 23	32 35		34 34	51 51	ns
t_{PHL}	MS Input to Q_0 and Q_3 Outputs		20	30				ns
t_{PHL}	MS Input to Q_1 and Q_2 Outputs		26	40				ns
t_{PHL}	MR Input to Any Output		26	40		26	40	ns

AC SETUP REQUIREMENTS: $T_A = 25^\circ\text{C}$, $V_{CC} = 5.0\text{ V}$

SYMBOL	PARAMETER	LIMITS				UNITS
		LS290		LS293		
		MIN	MAX	MIN	MAX	
t_W	$\overline{\text{CP}}_0$ Pulse Width	15		15		ns
t_W	$\overline{\text{CP}}_1$ Pulse Width	30		30		ns
t_W	MS Pulse Width	15				ns
t_W	MR Pulse Width	15		15		ns
t_{rec}	Recovery Time MR to $\overline{\text{CP}}$	25		25		ns

RECOVERY TIME (t_{rec}) is defined as the minimum time required between the end of the reset pulse and the clock transition from HIGH-to-LOW in order to recognize and transfer HIGH data to the Q outputs.

AC WAVE FORMS




Fig. 1

*The number of Clock Pulses required between the t_{PHL} and t_{PLH} measurements can be determined from the appropriate Truth Tables.




Fig. 2




Fig. 3



SN54LS295A SN74LS295A

DESCRIPTION — The SN54LS/74LS295A is a 4-Bit Shift Register with serial and parallel synchronous operating modes, and independent 3-state output buffers. The Parallel Enable input (PE) controls the shift-right or parallel load operation. All data transfers and shifting occur synchronous with the HIGH to LOW clock transition.

The 3-State output buffers are controlled by an active HIGH Output Enable input (EO). Disabling the output buffers does not affect the shifting or loading of input data, but it does inhibit serial expansion.

The LS295A is fabricated with the Schottky barrier diode process for high speed and is completely compatible with all Motorola TTL families.

4-BIT SHIFT REGISTERS WITH 3-STATE OUTPUTS

LOW POWER SCHOTTKY

- FULLY SYNCHRONOUS SERIAL OR PARALLEL DATA TRANSFERS
- NEGATIVE EDGE-TRIGGERED CLOCK INPUT
- PARALLEL ENABLE MODE CONTROL INPUT
- 3-STATE BUSSABLE OUTPUT BUFFERS
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS

PIN NAMES

PE	Parallel Enable Input
D _S	Serial Data Input
P ₀ —P ₃	Parallel Data Input
E _O	Output Enable Input
CP	Clock Pulse (Active LOW Going Edge) Input
Q ₀ —Q ₃	3-State Outputs (Note b)


LOADING (Note a)

	HIGH	LOW
PE	0.5 U.L.	0.25 U.L.
D _S	0.5 U.L.	0.25 U.L.
P ₀ —P ₃	0.5 U.L.	0.25 U.L.
E _O	0.5 U.L.	0.25 U.L.
CP	0.5 U.L.	0.25 U.L.
Q ₀ —Q ₃	10(25) U.L.	15(2.5) U.L.

NOTES:

- a. 1 TTL Unit Load (U.L.) = 40 μA HIGH/1.6 mA LOW.
- b. The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges. The Output HIGH drive factor is 25 U.L. for Military (54) and 65 U.L. for Commercial (74) Temperature Ranges.

CONNECTION DIAGRAM DIP (TOP VIEW)




J Suffix — Case 632-07 (Ceramic)
N Suffix — Case 646-05 (Plastic)

NOTE:
The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.



LOGIC DIAGRAM



FUNCTIONAL DESCRIPTION — The LS295A is a 4-Bit Shift Register with serial and parallel synchronous operating modes. It has a Serial Data (D_S) and four Parallel Data (P_0 – P_3) inputs and four parallel 3-State output buffers (Q_0 – Q_3). When the Parallel Enable (PE) input is HIGH, data is transferred from the Parallel Data Inputs (P_0 – P_3) into the register synchronous with the HIGH to LOW transition of the Clock (\overline{CP}). When the PE is LOW, a HIGH to LOW transition on the clock transfers the serial data on the D_S input to register Q_0 , and shifts data from Q_0 to Q_1 , Q_1 to Q_2 and Q_2 to Q_3 . The input data and parallel enable are fully edge-triggered and must be stable only one set-up time before the HIGH to LOW clock transition.

The 3-State output buffers are controlled by an active HIGH Output Enable input (E_O). When the E_O is HIGH, the four register outputs appear at the Q_0 – Q_3 outputs. When E_O is LOW, the outputs are forced to a high impedance "off" state. The 3-State output buffers are completely independent of the register operation, i.e., the input transitions on the E_O input do not affect the serial or parallel data transfers of the register. If the outputs are tied together, all but one device must be in the high impedance state to avoid high currents that would exceed the maximum ratings. Designers should ensure that Output Enable signals to 3-State devices whose outputs are tied together are designed so there is no overlap.

MODE SELECT – TRUTH TABLE

OPERATING MODE	INPUTS				OUTPUTS*			
	PE	\overline{CP}	D_S	P_n	Q_0	Q_1	Q_2	Q_3
Shift Right	l	\downarrow	l	X	L	q_0	q_1	q_2
	l	\downarrow	h	X	H	q_0	q_1	q_2
Parallel Load	h	\downarrow	X	p_n	p_0	p_1	p_2	p_3

*The indicated data appears at the Q outputs when E_O is HIGH. When E_O is LOW, the indicated data is loaded into the register, but the outputs are all forced to the high impedance "off" state.

- L = LOW Voltage Levels
- H = HIGH Voltage Levels
- X = Don't Care

$p_n(q_n)$ = Lower case letters indicate the state of the referenced input (or output) one set-up time prior to the HIGH to LOW clock transition.

l = LOW Voltage Level one set-up time prior to the HIGH to LOW clock transition.

h = HIGH Voltage Level one set-up time prior to the HIGH to LOW clock transition.

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V_{CC}	Supply Voltage	54	4.5	5.0	5.5	V
		74	4.75	5.0	5.25	
T_A	Operating Ambient Temperature Range	54	-55	25	125	°C
		74	0	25	70	
I_{OH}	Output Current — High	54,74			-0.4	mA
I_{OL}	Output Current — Low	54			4.0	mA
		74			8.0	



DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
V _{IH}	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage for All Inputs
V _{IL}	Input LOW Voltage	54		0.7	V	Guaranteed Input LOW Voltage for All Inputs
		74		0.8		
V _{IK}	Input Clamp Diode Voltage		-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA
V _{OH}	Output HIGH Voltage	54	2.5	3.5	V	V _{CC} = MIN, I _{OH} = MAX, V _{IN} = V _{IH} or V _{IL} per Truth Table
		74	2.7	3.5	V	
V _{OL}	Output LOW Voltage	54,74	0.25	0.4	V	I _{OL} = 4.0 mA, V _{CC} = V _{CC} MIN, V _{IN} = V _{IL} or V _{IH} per Truth Table
		74	0.35	0.5	V	
I _{OZH}	Output Off Current HIGH			20	μA	V _{CC} = MAX, V _{OUT} = 2.4 V
I _{OZL}	Output Off Current LOW			-20	μA	V _{CC} = MAX, V _{OUT} = 0.4 V
I _{IH}	Input HIGH Current			20	μA	V _{CC} = MAX, V _{IN} = 2.7 V
				0.1	mA	
I _{IL}	Input LOW Current			-0.4	mA	V _{CC} = MAX, V _{IN} = 0.4 V
I _{OS}	Short Circuit Current	-20		-100	mA	V _{CC} = MAX
I _{CC}	Power Supply Current					V _{CC} = MAX, E _O = 4.5 V, \overline{CP} momentary 3.0 V, then GND
	Total, Output HIGH Total, Output LOW			29 33	mA	V _{CC} = MAX, E _O = GND, \overline{CP} = GND

4

AC CHARACTERISTICS: T_A = 25°C

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
f _{MAX}	Maximum Clock Frequency	30	45		MHz	C _L = 15 pF V _{CC} = 5.0 V
t _{PLH}	Propagation Delay Clock to Output		14 19	20 30	ns	
t _{PZH}	Output Enable Time to HIGH LEVEL		18	26	ns	
t _{PZL}	Output Enable Time to LOW Level		20	30	ns	
t _{PLZ}	Output Disable Time from LOW Level		13	20	ns	C _L = 5.0 pF
t _{PHZ}	Output Disable Time from HIGH Level		13	20	ns	

AC SETUP REQUIREMENTS: $T_A = 25^\circ\text{C}$, $V_{CC} = 5.0\text{ V}$

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
t_W	Clock Pulse Width	16			ns	$V_{CC} = 5.0\text{ V}$ $C_L = 15\text{ pF}$
t_S	Data Setup Time	20			ns	
t_H	Data Hold Time	0			ns	

DEFINITION OF TERMS:


SETUP TIME (t_S) — is defined as the minimum time required for the correct logic level to be present at the logic input prior to the clock transition from HIGH to LOW in order to be recognized and transferred to the outputs.

HOLD TIME (t_H) — is defined as the minimum time following the clock transition from HIGH to LOW that the logic level must be maintained at the input in order to ensure continued recognition. A negative HOLD TIME indicates that the correct logic level may be released prior to the clock transition from HIGH to LOW and still be recognized.

4

AC WAVEFORMS

The shaded areas indicate when the input is permitted to change for predictable output performance.



*The Data Input is D_S for PE = LOW and P_n for PE = HIGH.

Fig. 1




Fig. 2



SN54LS298 SN74LS298

DESCRIPTION — The SN54LS/74LS298 is a Quad 2-Port Register. It is the logical equivalent of a quad 2-input multiplexer followed by a quad 4-bit edge-triggered register. A Common Select input selects between two 4-bit input ports (data sources.) The selected data is transferred to the output register synchronous with the HIGH to LOW transition of the Clock input.

The LS298 is fabricated with the Schottky barrier process for high speed and is completely compatible with all Motorola TTL families.

- SELECT FROM TWO DATA SOURCES
- FULLY EDGE-TRIGGERED OPERATION
- TYPICAL POWER DISSIPATION OF 65 mW
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS

PIN NAMES

S	Common Select Input
CP	Clock (Active LOW Going Edge) Input
I _{0a} —I _{0d}	Data Inputs From Source 0
I _{1a} —I _{1d}	Data Inputs From Source 1
Q _a —Q _d	Register Outputs (Note b)

LOADING (Note a)

	HIGH	LOW
I _{0a} —I _{0d}	0.5 U.L.	0.25 U.L.
I _{1a} —I _{1d}	0.5 U.L.	0.25 U.L.
Q _a —Q _d	0.5 U.L.	0.25 U.L.
Q _a —Q _d	10 U.L.	5(2.5) U.L.


NOTES:

- 1 TTL Unit Load (U.L.) = 40 μ A HIGH/1.6 mA LOW.
- The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.

QUAD 2-INPUT MULTIPLEXER WITH STORAGE


LOW POWER SCHOTTKY

LOGIC SYMBOL



V_{CC} = Pin 16
GND = Pin 8


LOGIC OR BLOCK DIAGRAM



V_{CC} = Pin 16
GND = Pin 8

○ = Pin Numbers

CONNECTION DIAGRAM DIP (TOP VIEW)



J Suffix — Case 620-08 (Ceramic)
N Suffix — Case 648-05 (Plastic)

NOTE:

The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

FUNCTIONAL DESCRIPTION — The LS298 is a high speed Quad 2-Port Register. It selects four bits of data from two sources (ports) under the control of a Common Select Input (S). The selected data is transferred to the 4-bit output register synchronous with the HIGH to LOW transition of the Clock input (\overline{CP}). The 4-bit output register is fully edge-triggered. The Data inputs (I) and Select input (S) must be stable only one setup time prior to the HIGH to LOW transition of the clock for predictable operation.

TRUTH TABLE

INPUTS			OUTPUT
S	I ₀	I ₁	Q
l	l	X	L
l	h	X	H
h	X	l	L
h	X	h	H

L = LOW Voltage Level

H = HIGH Voltage Level

X = Don't Care

l = LOW Voltage Level one setup time prior to the HIGH to LOW clock transition.

h = HIGH Voltage Level one setup time prior to the HIGH to LOW clock transition.

4

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V _{CC}	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
T _A	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
I _{OH}	Output Current — High	54,74			-0.4	mA
I _{OL}	Output Current — Low	54 74			4.0 8.0	mA

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
V _{IH}	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage for All Inputs
V _{IL}	Input LOW Voltage	54		0.7	V	Guaranteed Input LOW Voltage for All Inputs
		74		0.8		
V _{IK}	Input Clamp Diode Voltage		-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA
V _{OH}	Output HIGH Voltage	54	2.5	3.5	V	V _{CC} = MIN, I _{OH} = MAX, V _{IN} = V _{IH} or V _{IL} per Truth Table
		74	2.7	3.5	V	
V _{OL}	Output LOW Voltage	54,74	0.25	0.4	V	I _{OL} = 4.0 mA I _{OL} = 8.0 mA V _{CC} = V _{CC} MIN, V _{IN} = V _{IL} or V _{IH} per Truth Table
		74	0.35	0.5	V	
I _{IH}	Input HIGH Current			20	μA	V _{CC} = MAX, V _{IN} = 2.7 V
				0.1	mA	V _{CC} = MAX, V _{IN} = 7.0 V
I _{IL}	Input LOW Current			-0.4	mA	V _{CC} = MAX, V _{IN} = 0.4 V
I _{OS}	Short Circuit Current	-20		-100	mA	V _{CC} = MAX
I _{CC}	Power Supply Current			21	mA	V _{CC} = MAX

AC CHARACTERISTICS: $T_A = 25^\circ\text{C}$, $V_{CC} = 5.0\text{ V}$

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
tPLH	Propagation Delay,		18	27	ns	$V_{CC} = 5.0\text{ V}$
tPHL	Clock to Output		21	32	ns	$C_L = 15\text{ pF}$

AC SETUP REQUIREMENTS: $T_A = 25^\circ\text{C}$, $V_{CC} = 5.0\text{ V}$

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
tW	Clock Pulse Width	20			ns	$V_{CC} = 5.0\text{ V}$
t _s	Data Setup Time	15			ns	
t _s	Select Setup Time	25			ns	
t _h	Data Hold Time	5.0			ns	
t _h	Select Hold Time	0				

DEFINITIONS OF TERMS:

SETUP TIME (t_s) – is defined as the minimum time required for the correct logic level to be present at the logic input prior to the clock transition from LOW to HIGH in order to be recognized and transferred to the outputs.

HOLD TIME (t_h) – is defined as the minimum time following the clock transition from LOW to HIGH that the logic level must be maintained at the input in order to ensure continued recognition. A negative HOLD TIME indicates that the correct logic level may be released prior to the clock transition from LOW to HIGH and still be recognized.

AC WAVEFORMS




Fig. 1




Fig. 2

*The shaded areas indicate when the input is permitted to change for predictable output performance.

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT	
V _{CC}	Supply Voltage		54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
T _A	Operating Ambient Temperature Range		54 74	-55 0	25 25	125 70	°C
I _{OH}	Output Current — High	Q ₀ , Q ₇	54, 74			-0.4	mA
I _{OL}	Output Current — Low	Q ₀ , Q ₇ Q ₀ , Q ₇	54 74			4.0 8.0	mA
I _{OH}	Output Current — High	I/O ₀ —I/O ₇ I/O ₀ —I/O ₇	54 74			-1.0 -2.6	mA
I _{OL}	Output Current — Low	I/O ₀ —I/O ₇ I/O ₀ —I/O ₇	54 74			12 24	mA

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER		LIMITS			UNITS	TEST CONDITIONS
			MIN	TYP	MAX		
V _{IH}	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage for All Inputs
V _{IL}	Input LOW Voltage	54			0.7	V	Guaranteed Input LOW Voltage for All Inputs
		74			0.8		
V _{IK}	Input Clamp Diode Voltage			-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA
V _{OH}	Output HIGH Voltage I/O ₀ —I/O ₇	54	2.4	3.2		V	V _{CC} = MIN, I _{OH} = MAX
		74	2.4	3.1		V	
V _{OH}	Output HIGH Voltage Q ₀ , Q ₇	54	2.5	3.4		V	V _{CC} = MIN, I _{OH} = MAX
		74	2.7	3.4		V	
V _{OL}	Output LOW Voltage I/O ₀ —I/O ₇	54, 74		0.25	0.4	V	I _{OL} = 12 mA I _{OL} = 24 mA V _{CC} = V _{CC} MIN, V _{IN} = V _{IL} or V _{IH} per Truth Table
		74		0.35	0.5	V	
V _{OL}	Output LOW Voltage Q ₀ —Q ₇	54, 74			0.4	V	I _{OL} = 4.0 mA I _{OL} = 8.0 mA V _{CC} = V _{CC} MIN, V _{IN} = V _{IL} or V _{IH} per Truth Table
		74			0.5	V	
I _{OZH}	Output Off Current HIGH I/O ₀ —I/O ₇				40	μA	V _{CC} = MAX, V _{OUT} = 2.4 V
I _{OZL}	Output Off Current LOW I/O ₀ —I/O ₇				-400	μA	V _{CC} = MAX, V _{OUT} = 0.4 V
I _{IH}	Input HIGH Current	Others			20	μA	V _{CC} = MAX, V _{IN} = 2.7 V
		S ₀ , S ₁ , I/O ₀ —I/O ₇			40	μA	
		Others			0.1	mA	V _{CC} = MAX, V _{IN} = 7.0 V
		S ₀ , S ₁ I/O ₀ —I/O ₇			0.2	mA	
				0.1	mA	V _{CC} = MAX, V _{IN} = 5.5 V	
I _{IL}	Input LOW Current	Others			-0.4	mA	V _{CC} = MAX, V _{IN} = 0.4 V
		S ₀ , S ₁			-0.8	mA	
I _{OS}	Short Circuit Current	Q ₀ , Q ₇	-20		-100	mA	V _{CC} = MAX
		I/O ₀ —I/O ₇	-30		-130	mA	V _{CC} = MAX
I _{CC}	Power Supply Current				53	mA	V _{CC} = MAX

FUNCTION TABLE

INPUTS									RESPONSE
MR	S ₁	S ₀	OE ₁	OE ₂	CP	DS ₀	DS ₇		
L	X	X	H	X	X	X	X	Asynchronous Reset; Q ₀ = Q ₇ = LOW	
L	X	X	X	H	X	X	X	I/O Voltage Undetermined	
L	H	H	X	X	X	X	X		
L	L	X	L	L	X	X	X	Asynchronous Reset; Q ₀ = Q ₇ = LOW	
L	X	L	L	L	X	X	X	I/O Voltage LOW	
X	L	H	X	X		D	X	Shift Right; D→Q ₀ ; Q ₀ →Q ₁ ; etc.	
H	L	H	L	L		D	X	Shift Right; D→Q ₀ & I/O ₀ ; Q ₀ →Q ₁ & I/O ₁ ; etc.	
H	H	L	X	X		X	D	Shift Left; D→Q ₇ ; Q ₇ →Q ₆ ; etc.	
H	H	L	L	L		X	D	Shift Left; D→Q ₇ & I/O ₇ ; Q ₇ →Q ₆ & I/O ₆ ; etc.	
H	H	H	X	X		X	X	Parallel Load; I/O _n →Q _n	
H	L	L	H	X	X	X	X	Hold: I/O Voltage undetermined	
H	L	L	X	H	X	X	X		
H	L	L	L	L	X	X	X	Hold: I/O _n = Q _n	

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

AC CHARACTERISTICS: T_A = 25°C, V_{CC} = 5.0 V

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
f _{MAX}	Maximum Clock Frequency	25	35		MHz	C _L = 15 pF
t _{PHL}	Propagation Delay, Clock to Q ₀ or Q ₇		26	39	ns	
t _{PLH}	Propagation Delay, Clock to Q ₀ or Q ₇		22	33	ns	
t _{PHL}	Propagation Delay, Clear to Q ₀ or Q ₇		27	40	ns	
t _{PHL}	Propagation Delay, Clock to I/O ₀ —I/O ₇		26	39	ns	C _L = 45 pF, R _L = 667 Ω
t _{PLH}	Propagation Delay, Clock to I/O ₀ —I/O ₇		17	25	ns	
t _{PHL}	Propagation Delay, Clear to I/O ₀ —I/O ₇		26	40	ns	
t _{PZH}	Output Enable Time		13	21	ns	
t _{PZL}	Output Disable Time		19	30	ns	
t _{PHZ}	Output Disable Time		10	15	ns	C _L = 5.0 pF
t _{PLZ}	Output Disable Time		10	15	ns	

AC SETUP REQUIREMENTS: T_A = 25°C, V_{CC} = 5.0 V

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
t _W	Clock Pulse Width HIGH	30			ns	V _{CC} = 5.0 V
t _W	Clock Pulse Width LOW	10			ns	
t _W	Clock Pulse Width LOW	20			ns	
t _s	Data Setup Time	20			ns	
t _s	Select Setup Time	35			ns	
t _h	Data Hold Time	0			ns	
t _h	Select Hold Time	10			ns	
t _{rec}	Recovery Time	20			ns	

DEFINITION OF TERMS:

SETUP TIME (t_s) is defined as the minimum time required for the correct logic level to be present at the logic input prior to the clock transition from LOW-to-HIGH in order to be recognized and transferred to the outputs.

HOLD TIME (t_h) is defined as the minimum time following the clock transition from LOW-to-HIGH that the logic level must be maintained at the input in order to ensure continued recognition. A negative HOLD TIME indicates that the correct logic level may be released prior to the clock transition from LOW-to-HIGH and still be recognized.

RECOVERY TIME (t_{rec}) is defined as the minimum time required between the end of the reset pulse and the clock transition from LOW-to-HIGH in order to recognize and transfer HIGH Data to the Q outputs.



MOTOROLA



DESCRIPTION — These 8-bit shift registers have multiplexed input/output data ports to accomplish full 8-bit data handling in a single 20-pin package. Serial data may enter the shift-right register through either DO or D1 inputs as selected by the data select pin. A serial output is also provided. Synchronous parallel loading is achieved by taking the register enable and the S/ \bar{P} inputs low. This places the three-state input/output ports in the data input mode. Data is entered on the low-to-high clock transition. The data extend function repeats the sign in the Q_A flip-flop during shifting. An overriding clear input clears the internal registers when taken low whether the outputs are enabled or off. The output enable does not affect synchronous operation of the register.

- MULTIPLEXED INPUTS/OUTPUTS PROVIDE IMPROVED BIT DENSITY
- SIGN EXTEND FUNCTION
- DIRECT OVERRIDING CLEAR
- 3-STATE OUTPUTS DRIVE BUS LINES DIRECTLY

**SN54LS322A
SN74LS322A**

**8-BIT SHIFT REGISTERS
WITH SIGN EXTEND**

LOW POWER SCHOTTKY



GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER			MIN	TYP	MAX	UNIT
V _{CC}	Supply Voltage		54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
T _A	Operating Ambient Temperature Range		54 74	-55 0	25 25	125 70	°C
I _{OH}	Output Current — High	Q _H '	54, 74			-0.4	mA
I _{OL}	Output Current — Low	Q _H ' Q _H '	54 74			4.0 8.0	mA
I _{OH}	Output Current — High	Q _A -Q _H Q _A -Q _H	54 74			-1.0 -2.6	mA
I _{OL}	Output Current — Low	Q _A -Q _H Q _A -Q _H	54 74			12 24	mA

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER		LIMITS			UNITS	TEST CONDITIONS	
			MIN	TYP	MAX			
V _{IH}	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage for All Inputs	
V _{IL}	Input LOW Voltage	54			0.7	V	Guaranteed Input LOW Voltage for All Inputs	
		74			0.8			
V _{IK}	Input Clamp Diode Voltage			-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA	
V _{OH}	Output HIGH Voltage Q _A -Q _H	54	2.4	3.2		V	V _{CC} = MIN, I _{OH} = MAX	
		74	2.4	3.2		V		
V _{OH}	Output HIGH Voltage Q _H '	54	2.5	3.4		V	V _{CC} = MIN, I _{OH} = MAX	
		74	2.7	3.4		V		
V _{OL}	Output LOW Voltage Q _A -Q _H	54, 74		0.25	0.4	V	I _{OL} = 12 mA	V _{CC} = V _{CC} MIN, V _{IN} = V _{IL} or V _{IH} per Truth Table
		74		0.35	0.5	V	I _{OL} = 24 mA	
V _{OL}	Output LOW Voltage Q _H '	54, 74			0.4	V	I _{OL} = 4.0 mA	V _{CC} = V _{CC} MIN, V _{IN} = V _{IL} or V _{IH} per Truth Table
		74			0.5	V	I _{OL} = 8.0 mA	
I _{OZH}	Output Off Current HIGH Q _A -Q _H				40	μA	V _{CC} = MAX, V _{OUT} = 2.4 V	
I _{OZL}	Output Off Current LOW Q _A -Q _H				-400	μA	V _{CC} = MAX, V _{OUT} = 0.4 V	
I _{IH}	Input HIGH Current	Other			20	μA	V _{CC} = MAX, V _{IN} = 2.7 V	
		A-H, Data Select			40	μA		
		Sign Extend			60	μA		
		Other			0.1	mA	V _{CC} = MAX, V _{IN} = 7.0 V	
		Data Select			0.2	mA		
		Sign Extend			0.3	mA		
I _{IL}	Input LOW Current	A-H			0.1	mA	V _{CC} = MAX, V _{IN} = 5.5 V	
		Other			-0.4	mA	V _{CC} = MAX, V _{IN} = 0.4 V	
		Data Select			-0.8	mA		
I _{OS}	Short Circuit Current	Other			-1.2	mA		
		Q _H '	-20		-100	mA	V _{CC} = MAX	
		Q _A -Q _H	-30		-130	mA	V _{CC} = MAX	
I _{CC}	Power Supply Current				60	mA	V _{CC} = MAX	

4

FUNCTION TABLE

OPERATION	INPUTS							INPUTS/OUTPUTS				OUTPUT QH'
	CLEAR	REGISTER ENABLE	S/ \bar{P}	SIGN EXTEND	DATA SELECT	OUTPUT ENABLE	CLOCK	A/QA	B/QB	C/QC ... H/QH		
Clear	L L	H X	X H	X X	X X	L L	X X	L L	L L	L L	L L	L L
Hold	H	H	X	X	X	L	X	QA0	QB0	QC0	QH0	QH0
Shift Right	H	L	H	H	L	L	↑	D0	QA _n	QB _n	QC _n	QH _n
Sign Extend	H	L	H	L	X	L	↑	D1	QA _n	QB _n	QC _n	QH _n
Load	H	L	L	X	X	X	↑	a	b	c	h	h

When the output enable is high, the eight input/output terminals are disabled to the high-impedance state; however, sequential operation or clearing of the register is not affected. If both the register enable input and the S/ \bar{P} input are low while the clear input is low, the register is cleared while the eight input/output terminals are disabled to the high-impedance state.

H = high level (steady state)
 L = low level (steady state)
 X = irrelevant (any input, including transitions)
 ↑ = transition from low to high level
 QA0 ... QH0 = the level of QA through QH, respectively, before the indicated steady-state conditions were established
 QA_n ... QH_n = the level of QA through QH, respectively, before the most recent ↑ transition of the clock
 D0, D1 = the level of steady-state inputs at inputs D0 and D1 respectively
 a ... h = the level of steady-state inputs at inputs A through H respectively

AC CHARACTERISTICS: TA = 25°C, VCC = 5.0 V

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
f _{MAX}	Maximum Clock Frequency	25	35		MHz	CL = 15 pF
t _{PHL} t _{PLH}	Propagation Delay, Clock to QH'		26 22	35 33	ns	
t _{PHL}	Propagation Delay, Clear to QH'		27	35	ns	CL = 45 pF, RL = 667 Ω
t _{PHL} t _{PLH}	Propagation Delay, Clock to QA-QH		22 16	33 25	ns	
t _{PHL}	Propagation Delay, Clear to QA-QH		22	35	ns	
t _{PZH} t _{PZL}	Output Enable Time		15 15	35 35	ns	
t _{PHZ} t _{PLZ}	Output Disable Time		15 15	25 25	ns	CL = 5.0 pF

AC SETUP REQUIREMENTS: TA = 25°C, VCC = 5.0 V

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
t _W	Clock Pulse Width HIGH	30			ns	VCC = 5.0 V
t _W	Clock Pulse Width LOW	10			ns	
t _W	Clear Pulse Width LOW	20			ns	
t _s	Data Setup Time	20			ns	
t _s	Select Setup Time	10			ns	
t _h	Data Hold Time	0			ns	
t _h	Select Hold Time	10			ns	
t _{rec}	Recovery Time	20			ns	

DEFINITION OF TERMS:

SETUP TIME t_s is defined as the minimum time required for the correct logic level to be present at the logic input prior to the clock transition from LOW-to-HIGH in order to be recognized and transferred to the outputs.

HOLD TIME t_h is defined as the minimum time following the clock transition from LOW-to-HIGH that the logic level must be maintained at the input in order to ensure continued recognition. A negative HOLD TIME indicates that the correct logic level may be released prior to the clock transition from LOW-to-HIGH and still be recognized.

RECOVERY TIME t_{rec} is defined as the minimum time required between the end of the reset pulse and the clock transition from LOW-to-HIGH in order to recognize and transfer HIGH Data to the Q outputs.





SN54LS323 SN74LS323

DESCRIPTION — The SN54LS/74LS323 is an 8-Bit Universal Shift/Storage Register with 3-state outputs. Its function is similar to the SN54LS/74LS299 with the exception of Synchronous Reset. Parallel load inputs and flip-flop outputs are multiplexed to minimize pin count. Separate inputs and outputs are provided for flip-flops Q₀ and Q₇ to allow easy cascading.

Four operation modes are possible: hold (store), shift left, shift right, and parallel load. All modes are activated on the LOW-to-HIGH transition of the Clock.

- **COMMON I/O FOR REDUCED PIN COUNT**
- **FOUR OPERATION MODES: SHIFT LEFT, SHIFT RIGHT, PARALLEL LOAD AND STORE**
- **SEPARATE CONTINUOUS INPUTS AND OUTPUTS FROM Q₀ AND Q₇ ALLOW EASY CASCADING**
- **FULLY SYNCHRONOUS RESET**
- **3-STATE OUTPUTS FOR BUS ORIENTED APPLICATIONS**
- **INPUT CLAMP DIODES LIMIT HIGH-SPEED TERMINATION EFFECTS**

8-BIT SHIFT/STORAGE REGISTER WITH 3-STATE OUTPUTS

LOW POWER SCHOTTKY


PIN NAMES

		LOADING (Note a)	
		HIGH	LOW
CP	Clock Pulse (active positive-going edge) Input	0.5 U.L.	0.25 U.L.
DS ₀	Serial Data Input For Right Shift	0.5 U.L.	0.25 U.L.
DS ₇	Serial Data Input For Left Shift	0.5 U.L.	0.25 U.L.
I/O _n	Parallel Data Input or Parallel Output (3-State) (Note c)	1.0 U.L.	0.5 U.L.
$\overline{OE}_1, \overline{OE}_2$	3-State Output Enable (active LOW) Inputs	65(25) U.L.	15(7.5) U.L.
Q ₀ , Q ₇	Serial Outputs (Note b)	10 U.L.	5(2.5) U.L.
S ₀ , S ₁	Mode Select Inputs	1 U.L.	
SR	Synchronous Reset (active LOW) Input	0.5 U.L.	0.25 U.L.

NOTES:


- a. 1 TTL LOAD = 40 μ A HIGH/1.6 mA LOW.
- b. The output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial Temperature Ranges.
- c. The output LOW drive factor is 7.5 U.L. for Military (54) and 15 U.L. for Commercial Temperature Ranges. The output HIGH drive factor is 25 U.L. for Military (54) and 65 U.L. for Commercial Temperature Ranges.

CONNECTION DIAGRAM DIP (TOP VIEW)



J Suffix — Case 732-03 (Ceramic)
N Suffix — Case 738-01 (Plastic)

NOTE:
The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.



4

FUNCTIONAL DESCRIPTION The logic diagram and truth table indicate the functional characteristics of the SN54LS/74LS323 Universal Shift/Storage Register. This device is similar in operation to the SN54LS/74LS299 except for synchronous reset. A partial list of the common features are described below:

1. They use eight D-type edge-triggered flip-flops that respond only to the LOW-to-HIGH transition of the Clock (CP). The only timing restriction, therefore, is that the mode control (S_0 , S_1) and data inputs (DS_0 , DS_7 , I/O_0 - I/O_7) may be stable at least a setup time prior to the positive transition of the Clock Pulse.
2. When $S_0 = S_1 = 1$, I/O_0 - I/O_7 are parallel inputs to flip-flops Q_0 - Q_7 respectively, and the outputs of Q_0 - Q_7 are in the high impedance state regardless of the state of \overline{OE}_1 or \overline{OE}_2 .

An important unique feature of the SN54LS/74LS323 is a fully Synchronous Reset that requires only to be stable at least one setup time prior to the positive transition of the Clock Pulse.

TRUTH TABLE

INPUTS								RESPONSE
SR	S_1	S_0	\overline{OE}_1	\overline{OE}_2	CP	DS_0	DS_7	
L	X	X	H	X		X	X	Synchronous Reset, $Q_0 = Q_7 = \text{LOW}$ I/O voltage undetermined
L	X	X	X	H		X	X	
L	H	H	X	X		X	X	
L	L	X	L	L		X	X	Synchronous Reset, $Q_0 = Q_7 = \text{LOW}$ I/O voltage LOW
L	X	L	L	L		X	X	
H	L	H	X	X		D	X	Shift Right; $D \rightarrow Q_0$, $Q_0 \rightarrow Q_1$, etc
H	L	H	L	L		D	X	Shift Right, $D \rightarrow Q_0$ & I/O_0 , $Q_0 \rightarrow Q_1$ & I/O_1 , etc
H	H	L	X	X		X	D	Shift Left; $D \rightarrow Q_7$, $Q_7 \rightarrow Q_6$, etc
H	H	L	L	L		X	D	Shift Left, $D \rightarrow Q_7$ & I/O_7 , $Q_7 \rightarrow Q_6$ & I/O_6 , etc
H	H	H	X	X		X	X	Parallel Load $I/O_n \rightarrow Q_n$
H	L	L	H	X	X	X	X	Hold, I/O Voltage Undetermined
H	L	L	X	H	X	X	X	
H	L	L	L	L	X	X	X	Hold, $I/O_n = Q_n$

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT	
V _{CC}	Supply Voltage		54 74	4.5 4.75	5.0 5.25	V	
T _A	Operating Ambient Temperature Range		54 74	-55 0	25 25	125 70	°C
I _{OH}	Output Current — High	Q ₀ , Q ₇	54, 74			-0.4	mA
I _{OL}	Output Current — Low	Q ₀ , Q ₇ Q ₀ , Q ₇	54 74			4.0 8.0	mA
I _{OH}	Output Current — High	1/O ₀ —1/O ₇ 1/O ₀ —1/O ₇	54 74			-1.0 -2.6	mA
I _{OL}	Output Current — Low	1/O ₀ —1/O ₇ 1/O ₀ —1/O ₇	54 74			12 24	mA

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS	
		MIN	TYP	MAX			
V _{IH}	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage for All Inputs	
V _{IL}	Input LOW Voltage	54		0.7	V	Guaranteed Input LOW Voltage for All Inputs	
		74		0.8			
V _{IK}	Input Clamp Diode Voltage		-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA	
V _{OH}	Output HIGH Voltage 1/O ₀ —1/O ₇	54	2.4	3.2	V	V _{CC} = MIN, I _{OH} = MAX	
		74	2.4	3.1	V		
V _{OH}	Output HIGH Voltage Q ₀ , Q ₇	54	2.5	3.4	V	V _{CC} = MIN, I _{OH} = MAX	
		74	2.7	3.4	V		
V _{OL}	Output LOW Voltage 1/O ₀ —1/O ₇	54, 74		0.25	0.4	V	I _{OL} = 12 mA V _{CC} = V _{CC} MIN, V _{IN} = V _{IL} or V _{IH} per Truth Table
		74		0.35	0.5	V	
V _{OL}	Output LOW Voltage Q ₀ —Q ₇	54, 74			0.4	V	V _{CC} = V _{CC} MIN, V _{IN} = V _{IL} or V _{IH} per Truth Table
		74			0.5	V	
I _{OZH}	Output Off Current HIGH 1/O ₀ —1/O ₇				40	μA	V _{CC} = MAX, V _{OUT} = 2.4 V
I _{OZL}	Output Off Current LOW 1/O ₀ —1/O ₇				-400	μA	V _{CC} = MAX, V _{OUT} = 0.4 V
I _{IH}	Input HIGH Current	Others			20	μA	V _{CC} = MAX, V _{IN} = 2.7 V
		S ₀ , S ₁ , 1/O ₀ —1/O ₇			40	μA	
		Others			0.1	mA	V _{CC} = MAX, V _{IN} = 7.0 V
		S ₀ , S ₁ , 1/O ₀ —1/O ₇			0.2	mA	
I _{IL}	Input LOW Current	Others			-0.4	mA	V _{CC} = MAX, V _{IN} = 0.4 V
		S ₀ , S ₁			-0.8	mA	
I _{OS}	Short Circuit Current	Q ₀ , Q ₇	-20		-100	mA	V _{CC} = MAX
		1/O ₀ —1/O ₇	-30		-130	mA	V _{CC} = MAX
I _{CC}	Power Supply Current				53	mA	V _{CC} = MAX

AC CHARACTERISTICS: $T_A = 25^\circ\text{C}$, $V_{CC} = 5.0\text{ V}$

SYMBOL	PARAMETER	LIMITS			UNITS	CONDITIONS
		MIN	TYP	MAX		
f _{MAX}	Maximum Clock Frequency	25	35		MHz	$C_L = 15\text{ pF}$
t _{PHL} t _{PLH}	Propagation Delay, Clock to Q ₀ or Q ₇		26 22	39 33	ns	
t _{PHL} t _{PLH}	Propagation Delay, Clock to I/O ₀ -I/O ₇		25 17	39 25	ns	$C_L = 45\text{ pF}$, $R_L = 667\ \Omega$
t _{PZH} t _{PZL}	Output Enable Time		14 20	21 30	ns	
t _{PHZ} t _{PLZ}	Output Disable Time		10 10	15 15	ns	$C_L = 5.0\text{ pF}$

AC SETUP REQUIREMENTS: $T_A = 25^\circ\text{C}$, $V_{CC} = 5.0\text{ V}$

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
t _W	Clock Pulse Width HIGH	30			ns	$V_{CC} = 5.0\text{ V}$
t _W	Clock Pulse Width LOW	10			ns	
t _W	Clock Pulse Width LOW	20			ns	
t _S	Data Setup Time	20			ns	
t _S	Select Setup Time	35			ns	
t _H	Data Hold Time	0			ns	
t _H	Select Hold Time	10			ns	
t _{rec}	Recovery Time	20			ns	

DEFINITION OF TERMS:

SETUP TIME t_S is defined as the minimum time required for the correct logic level to be present at the logic input prior to the clock transition from LOW-to-HIGH in order to be recognized and transferred to the outputs.

HOLD TIME t_H is defined as the minimum time following the clock transition from LOW-to-HIGH that the logic level must be maintained at the input in order to ensure continued recognition. A negative HOLD TIME indicates that the correct logic level may be released prior to the clock transition from LOW-to-HIGH and still be recognized.

RECOVERY TIME t_{rec} is defined as the minimum time required between the end of the reset pulse and the clock transition from LOW-to-HIGH in order to recognize and transfer HIGH Data to the Q outputs.



DESCRIPTION — 1The SN54LS/74LS348 and the SN54LS/74LS848 are eight input priority encoders which provide the 8-line to 3-line function.

The outputs(A0-A2) and inputs (0-7) are active low. The active low input which has the highest priority (input 7 has the highest) is represented on the outputs (output A0 is the lowest bit). An example would be if inputs 1, 2 and 4 were low, then a binary 4 would be represented on the outputs.

The GS (Group Signal) output is active low when any of the inputs are low. It serves to indicate when any of the inputs are active.

A0, A1 and A2 are three-state outputs. This allows for up to 64 line expansion without the need for special external circuitry.

A logical one on the Enable Input (EI) forces A0, A1 and A2 to the disabled state and outputs GS and EO to the high state. A high on all data inputs (0-7) together with a low on the EI input disables outputs A0, A1, and A2 and forces output GS to the high state and output EO to the low state.

Use of the EI input in conjunction with the EO output provides for the capability of having priority encoding of n input signals.

The LS848 has special internal circuitry providing for a greatly reduced negative going glitch on the GS (Group Signal) output and on a reduced tendency for the A0, A1 and A2 outputs to become momentarily enabled. Both of these occurrences happen when the EI input goes from a logical one to a logical zero and all data inputs (0-7) are held at logical ones. The internal glitch reduction circuitry does add an additional fan-in of one on all data inputs (compared to that of the LS348).

FUNCTION TABLE


INPUTS		OUTPUTS											
EI	0	1	2	3	4	5	6	7	A2	A1	A0	GS	EO
H	X	X	X	X	X	X	X	X	Z	Z	Z	H	H
L	H	H	H	H	H	H	H	H	Z	Z	Z	H	L
L	X	X	X	X	X	X	X	L	L	L	L	L	H
L	X	X	X	X	X	L	H	L	L	L	L	L	H
L	X	X	X	X	L	H	H	L	L	L	L	L	H
L	X	X	X	L	H	H	H	L	L	L	L	L	H
L	X	X	L	H	H	H	H	L	L	L	L	L	H
L	X	L	H	H	H	H	H	H	L	L	L	L	H
L	L	H	H	H	H	H	H	H	H	L	L	L	H

H = high logic level
 L = low logic level
 X = irrelevant
 Z = high impedance state

**SN54LS/74LS348
 SN54LS/74LS848**


8-INPUT PRIORITY ENCODER

LOW POWER SCHOTTKY




J Suffix — Case 620-08 (Ceramic)
 N Suffix — Case 648-05 (Plastic)

BLOCK DIAGRAMS



SN54LS/74LS348



SN54LS/74LS848

4

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT	
V _{CC}	Supply Voltage		54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
T _A	Operating Ambient Temperature Range		54 74	-55 0	25 25	125 70	°C
I _{OH}	Output Current — High EO, GS		54,74			-0.4	mA
I _{OH}	Output Current — High A0, A1, A2 A0, A1, A2		54 74			-1.0 -2.6	mA
I _{OL}	Output Current — Low EO, GS		54 74			4.0 8.0	mA
I _{OL}	Output Current — Low A0, A1, A2 A0, A1, A2		54 74			12 24	mA

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER		LIMITS			UNITS	TEST CONDITIONS
			MIN	TYP	MAX		
V _{IH}	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage for All Inputs
V _{IL}	Input LOW Voltage	54			0.7	V	Guaranteed Input LOW Voltage for All Inputs
		74			0.8		
V _{IK}	Input Clamp Diode Voltage			-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA
V _{OH}	Output HIGH Voltage A0, A1, A2 EO, GS EO, GS	54,74	2.4	3.1		V	V _{CC} = MIN, I _{OH} = MAX, V _{IN} = V _{IH} or V _{IL} per Truth Table
		54	2.5	3.5		V	
		74	2.7	3.5		V	
V _{OL}	Output LOW Voltage	54,74		0.25	0.4	V	I _{OL} = 4.0 mA I _{OL} = 8.0 mA V _{CC} = V _{CC} MIN, V _{IN} = V _{IL} or V _{IH} per Truth Table
		74		0.35	0.5	V	
I _{IH}	Input HIGH Current Input 0, E1 — LS348 Input 0 — LS848 Other — LS348 Other — LS848				20	μA	V _{CC} = MAX, V _{IN} = 2.7 V
					40	μA	
					40	μA	
					60	μA	
	Input 0, E1 — LS348 Input 0 — LS848 Other — LS348 Other — LS848				0.1	mA	V _{CC} = MAX, V _{IN} = 7.0 V
					0.2	mA	
I _{IL}	Input LOW Current Input 0, E1 — LS348 Input 0 — LS848 Other — LS348 Other — LS848				-0.4	mA	V _{CC} = MAX, V _{IN} = 0.4 V
					-0.8	mA	
					-0.8	mA	
					-1.2	mA	
I _{OS}	Short Circuit Current EO, GS A0,A1,A2	-20			-120	mA	V _{CC} = MAX
		-30			-130	mA	
I _{CC}	Power Supply Current Total, Output HIGH Total, Output LOW			12	23	mA	V _{CC} = MAX, All Inputs and Outputs Open
				13	25		V _{CC} = MAX, Inputs 7, E1 = GND All Others Open



AC CHARACTERISTICS: $V_{CC} = 5.0\text{ V}$, $T_A = 25^\circ\text{C}$

SYMBOL	FROM (INPUT)	TO (OUTPUT)	WAVEFORM	LS348 LIMITS			LS848 LIMITS			UNIT	TEST CONDITIONS
				MIN	TYP	MAX	MIN	TYP	MAX		
t_{PLH}	1 thru 7	A0, A1, or A2	In-Phase output	11	17		12	18	ns	$C_L = 45\text{ pF}$ $R_L = 667\ \Omega$	
t_{PHL}				20	30		20	30			
t_{PLH}	1 thru 7	A0, A1, or A2	Out-of-Phase output	23	35		23	35	ns		
t_{PHL}				23	35		23	35			
t_{PZH}	EI	A0, A1, or A2		25	39		25	39	ns		
t_{PZL}				24	41		24	41			
t_{PLH}	0 thru 7	EO	Out-of-Phase output	11	18		11	18	ns		
t_{PHL}				26	40		26	40			
t_{PLH}	0 thru 7	GS	In-Phase output	38	55		38	55	ns	$C_L = 15\text{ pF}$ $R_L = 2.0\text{ k}\Omega$	
t_{PHL}				9.0	21		9.0	21			
t_{PLH}	EI	GS	In-Phase output	11	17		11	17	ns		
t_{PHL}				14	36		14	36			
t_{PLH}	EI	EO	In-Phase output	17	21		17	21	ns		
t_{PHL}				25	40		30	45			
t_{PHZ}	EI	A0, A1 or A2		18	27		18	27	ns	$C_L = 5.0\text{ pF}$ $R_L = 667\ \Omega$	
t_{PLZ}				23	35		23	35			

SN54LS352 SN74LS352

DESCRIPTION — The SN54LS/74LS352 is a very high-speed Dual 4-Input Multiplexer with Common Select inputs and individual Enable inputs for each section. It can select two bits of data from four sources. The two buffered outputs present data in the inverted (complementary) form. The SN54LS/74LS352 is the functional equivalent of the SN54LS/74LS153 except with inverted outputs.

- INVERTED VERSION OF THE SN54LS/74LS153
- SEPARATE ENABLES FOR EACH MULTIPLEXER
- INPUT CLAMP DIODE LIMIT HIGH SPEED TERMINATION EFFECTS

DUAL 4-INPUT MULTIPLEXER

LOW POWER SCHOTTKY

PIN NAMES

S_0, S_1 Common Select Inputs
 \bar{E} Enable (Active LOW) Input
 I_0-I_3 Multiplexer Inputs
 Z Multiplexer Outputs (note b)


LOADING (Note a)

	HIGH	LOW
S_0, S_1	0.5 U.L.	0.25 U.L.
\bar{E}	0.5 U.L.	0.25 U.L.
I_0-I_3	0.5 U.L.	0.25 U.L.
Z	10 U.L.	5(2.5) U.L.

NOTES:


- a. 1 TTL Unit Load (U.L.) = 40 μ A HIGH/1.6 mA LOW.
 b. The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges

LOGIC SYMBOL




V_{CC} = Pin 16
 GND = Pin 8

LOGIC DIAGRAM



V_{CC} = Pin 16
 GND = Pin 8
 ○ = Pin Numbers

CONNECTION DIAGRAM DIP (TOP VIEW)



J Suffix — Case 620-08 (Ceramic)
 N Suffix — Case 648-05 (Plastic)

NOTE:
 The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

FUNCTIONAL DESCRIPTION — The SN54LS/74LS352 is a Dual 4-Input Multiplexer. It selects two bits of data from up to four sources under the control of the common Select Inputs (S_0, S_1). The two 4-input multiplexer circuits have individual active LOW Enables (\bar{E}_a, \bar{E}_b) which can be used to strobe the outputs independently. When the Enables (\bar{E}_a, \bar{E}_b) are HIGH, the corresponding outputs (\bar{Z}_a, \bar{Z}_b) are forced HIGH.

The logic equations for the outputs are shown below.

$$\bar{Z}_a = \bar{E}_a \cdot (I_{0a} \cdot \bar{S}_1 \cdot \bar{S}_0 + I_{1a} \cdot \bar{S}_1 \cdot S_0 + I_{2a} \cdot S_1 \cdot \bar{S}_0 + I_{3a} \cdot S_1 \cdot S_0)$$

$$\bar{Z}_b = \bar{E}_b \cdot (I_{0b} \cdot \bar{S}_1 \cdot \bar{S}_0 + I_{1b} \cdot \bar{S}_1 \cdot S_0 + I_{2b} \cdot S_1 \cdot \bar{S}_0 + I_{3b} \cdot S_1 \cdot S_0)$$

The SN54LS/74LS352 can be used to move data from a group of registers to a common output bus. The particular register from which the data came would be determined by the state of the Select Inputs. A less obvious application is a function generator. The SN54LS/74LS352 can generate two functions of three variables. This is useful for implementing highly irregular random logic.

TRUTH TABLE

SELECT INPUTS			INPUTS (a or b)				OUTPUT
S_0	S_1	\bar{E}	I_0	I_1	I_2	I_3	\bar{Z}
X	X	H	X	X	X	X	H
L	L	L	L	X	X	X	H
L	L	L	H	X	X	X	L
H	L	L	X	L	X	X	H
H	L	L	X	H	X	X	L
L	H	L	X	X	L	X	H
L	H	L	X	X	H	X	L
H	H	L	X	X	X	L	H
H	H	L	X	X	X	H	L

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V_{CC}	Supply Voltage	54	4.5	5.0	5.5	V
		74	4.75	5.0	5.25	
T_A	Operating Ambient Temperature Range	54	-55	25	125	°C
		74	0	25	70	
I_{OH}	Output Current — High	54, 74			-0.4	mA
I_{OL}	Output Current — Low	54, 74			4.0, 8.0	mA

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
V _{IH}	Input HIGH Voltage	2.0			v	Guaranteed Input HIGH Voltage for All Inputs
V _{IL}	Input LOW Voltage	54		0.7	v	Guaranteed Input LOW Voltage for All Inputs
		74		0.8		
V _{IK}	Input Clamp Diode Voltage		-0.65	-1.5	v	V _{CC} = MIN, I _{IN} = -18 mA
V _{OH}	Output HIGH Voltage	54	2.5	3.5	v	V _{CC} = MIN, I _{OH} = MAX, V _{IN} = V _{IH} or V _{IL} per Truth Table
		74	2.7	3.5	v	
V _{OL}	Output LOW Voltage	54,74	0.25	0.4	v	I _{OL} = 4.0 mA V _{CC} = V _{CC} MIN, V _{IN} = V _{IL} or V _{IH} per Truth Table
		74	0.35	0.5	v	
I _{IH}	Input HIGH Current			20	μA	V _{CC} = MAX, V _{IN} = 2.7 V
I _{IL}	Input LOW Current			0.1	mA	V _{CC} = MAX, V _{IN} = 7.0 V
I _{IL}	Input LOW Current			-0.4	mA	V _{CC} = MAX, V _{IN} = 0.4 V
I _{OS}	Short Circuit Current	-20		-100	mA	V _{CC} = MAX
I _{CC}	Power Supply Current			10	mA	V _{CC} = MAX

AC CHARACTERISTICS: T_A = 25°C, V_{CC} = 5.0 V

SYMBOL	PARAMETER	LIMITS			UNITS	CONDITIONS
		MIN	TYP	MAX		
t _{PLH} t _{PHL}	Propagation Delay, Select to Output		19 25	29 38	ns	V _{CC} = 5.0 V C _L = 15 pF
t _{PLH} t _{PHL}	Propagation Delay, Enable to Output		16 21	24 32	ns	
t _{PLH} t _{PHL}	Propagation Delay, Data to Output		13 17	20 26	ns	

AC WAVEFORMS




Fig. 1




Fig. 2

SN54LS353 SN74LS353

DESCRIPTION — The LSTTL/MSI SN54LS/74LS353 is a Dual 4-Input Multiplexer with 3-state outputs. It can select two bits of data from four sources using common select inputs. The outputs may be individually switched to a high impedance state with a HIGH on the respective Output Enable (E_O) inputs, allowing the outputs to interface directly with bus oriented systems. It is fabricated with the Schottky barrier diode process for high speed and is completely compatible with all TTL families.

DUAL 4-INPUT MULTIPLEXER WITH 3-STATE OUTPUTS

LOW POWER SCHOTTKY

- INVERTED VERSION OF SN54LS/74LS253
- SCHOTTKY PROCESS FOR HIGH SPEED
- MULTIFUNCTION CAPABILITY
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS

PIN NAMES

S_0, S_1 Common Select Inputs

Multiplexer A

\bar{E}_{Oa} Output Enable (Active LOW) Input
 $I_{0a}-I_{3a}$ Multiplexer Inputs
 Z_a Multiplexer Output (Note b)

Multiplexer B

\bar{E}_{Ob} Output Enable (Active LOW) Input
 $I_{0b}-I_{3b}$ Multiplexer Inputs
 Z_b Multiplexer Output (Note b)


LOADING (Note a)

	HIGH	LOW
S_0, S_1	0.5 U.L.	0.25 U.L.
\bar{E}_{Oa}	0.5 U.L.	0.25 U.L.
$I_{0a}-I_{3a}$	0.5 U.L.	0.25 U.L.
Z_a	65(25)U.L.	15(7.5) U.L.
\bar{E}_{Ob}	0.5 U.L.	0.25 U.L.
$I_{0b}-I_{3b}$	0.5 U.L.	0.25 U.L.
Z_b	65(25)U.L.	15(7.5) U.L.

NOTES


- a 1 TTL Unit Load (U.L.) = 40 μ A HIGH/1.6 mA LOW
 b The Output LOW drive factor is 7.5 U.L. for Military (54) and 15 U.L. for Commercial (74) Temperature Ranges. The Output HIGH drive factor is 25 U.L. for Military and 65 U.L. for Commercial Temperature Ranges.

LOGIC SYMBOL



V_{CC} = Pin 16
 GND = Pin 8


CONNECTION DIAGRAM DIP (TOP VIEW)



J Suffix — Case 620-08 (Ceramic)
 N Suffix — Case 648-05 (Plastic)

NOTE:
 The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

LOGIC DIAGRAM



FUNCTIONAL DESCRIPTION — The SN54LS/74LS353 contains two identical 4-input Multiplexers with 3-state outputs. They select two bits from four sources selected by common select inputs (S₀, S₁). The 4-input multiplexers have individual Output Enable (E_{0a}, E_{0b}) inputs which when HIGH, forces the outputs to a high impedance (high Z) state.

The logic equations for the outputs are shown below:

$$\begin{aligned} Z_a &= \overline{E_{0a}} \cdot (I_{0a} \cdot \overline{S_1} \cdot \overline{S_0} + I_{1a} \cdot \overline{S_1} \cdot S_0 + I_{2a} \cdot S_1 \cdot \overline{S_0} + I_{3a} \cdot S_1 \cdot S_0) \\ Z_b &= \overline{E_{0b}} \cdot (I_{0b} \cdot \overline{S_1} \cdot \overline{S_0} + I_{1b} \cdot \overline{S_1} \cdot S_0 + I_{2b} \cdot S_1 \cdot \overline{S_0} + I_{3b} \cdot S_1 \cdot S_0) \end{aligned}$$

If the outputs of 3-state devices are tied together, all but one device must be in the high impedance state to avoid high currents that would exceed the maximum ratings. Designers should ensure that Output Enable signals to 3-state devices whose outputs are tied together are designed so that there is no overlap.

TRUTH TABLE

SELECT INPUTS		DATA INPUTS				OUTPUT ENABLE	OUTPUT
S ₀	S ₁	I ₀	I ₁	I ₂	I ₃	$\overline{E_0}$	Z
X	X	X	X	X	X	H	(Z)
L	L	L	X	X	X	L	H
L	L	H	X	X	X	L	L
H	L	X	L	X	X	L	H
H	L	X	H	X	X	L	L
L	H	X	X	L	X	L	H
L	H	X	X	H	X	L	L
H	H	X	X	X	L	L	H
H	H	X	X	X	H	L	L

H = HIGH Level
 L = LOW Level
 X = Immaterial
 (Z) = High Impedance (off)
 Address inputs S₀ and S₁ are common to both sections.

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V _{CC}	Supply Voltage	54	4.5	5.0	5.5	V
		74	4.75	5.0	5.25	
T _A	Operating Ambient Temperature Range	54	-55	25	125	°C
		74	0	25	70	
I _{OH}	Output Current — High	54			-1.0	mA
		74			-2.6	
I _{OL}	Output Current — Low	54			12	mA
		74			24	



DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS	
		MIN	TYP	MAX			
V_{IH}	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage for All Inputs	
V_{IL}	Input LOW Voltage	54		0.7	V	Guaranteed Input LOW Voltage for All Inputs	
		74		0.8			
V_{IK}	Input Clamp Diode Voltage		-0.65	-1.5	V	$V_{CC} = \text{MIN}$, $I_{IN} = -18 \text{ mA}$	
V_{OH}	Output HIGH Voltage	54	2.4	3.4	V	$V_{CC} = \text{MIN}$, $I_{OH} = \text{MAX}$, $V_{IN} = V_{IH}$ or V_{IL} per Truth Table	
		74	2.4	3.1	V		
V_{OL}	Output LOW Voltage $Q_A - Q_H$	54,74		0.25	0.4	V	$I_{OL} = 12 \text{ mA}$ $I_{OL} = 24 \text{ mA}$ $V_{CC} = V_{CC} \text{ MIN}$, $V_{IN} = V_{IL}$ or V_{IH} per Truth Table
		74		0.35	0.5	V	
I_{OZH}	Output Off Current HIGH			20	μA	$V_{CC} = \text{MAX}$, $V_{OUT} = 2.7 \text{ V}$	
I_{OZL}	Output Off Current LOW			-20	μA	$V_{CC} = \text{MAX}$, $V_{OUT} = 0.4 \text{ V}$	
I_{IH}	Input HIGH Current			20	μA	$V_{CC} = \text{MAX}$, $V_{IN} = 2.7 \text{ V}$	
				0.1	mA	$V_{CC} = \text{MAX}$, $V_{IN} = 7.0 \text{ V}$	
I_{IL}	Input LOW Current			-0.4	mA	$V_{CC} = \text{MAX}$, $V_{IN} = 0.4 \text{ V}$	
I_{OS}	Short Circuit Current	-30		-130	mA	$V_{CC} = \text{MAX}$	
I_{CC}	Power Supply Current Total, Output 3-State			14	mA	$V_{CC} = \text{MAX}$	
	Total, Output LOW			12			

4

AC CHARACTERISTICS: $T_A = 25^\circ\text{C}$, $V_{CC} = 5.0 \text{ V}$

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS	
		MIN	TYP	MAX			
t_{PLH}	Propagation Delay, Data to Output		11	25	ns	Fig. 1	$C_L = 15 \text{ pF}$
t_{PHL}			13	20			
t_{PLH}	Propagation Delay, Select to Output		20	45	ns	Fig. 1 or 2	
t_{PHL}			21	32			
t_{PZH}	Output Enable Time to HIGH Level		11	23	ns	Figs. 4, 5	
t_{PZL}	Output Enable Time to LOW Level		15	23	ns	Figs. 3, 5	
t_{PLZ}	Output Disable Time from LOW Level		12	27	ns	Figs. 3, 5	
t_{PHZ}	Output Disable Time from HIGH Level		27	41	ns	Figs. 4, 5	$C_L = 5.0 \text{ pF}$

3 - STATE WAVEFORMS




Fig. 1




Fig. 2




Fig. 3





Fig. 4

4

AC LOAD CIRCUIT



*Includes Jig and Probe Capacitance

Fig. 5

SWITCH POSITIONS

SYMBOL	SW1	SW2
t_{PZH}	Open	Closed
t_{PZL}	Closed	Open
t_{PLZ}	Closed	Closed
t_{PHZ}	Closed	Closed



MOTOROLA

DESCRIPTION — These devices are high speed hex buffers with 3-state outputs. They are organized as single 6-bit or 2-bit/4-bit, with inverting or non-inverting data (D) paths. The outputs are designed to drive 15 TTL Unit Loads or 60 Low Power Schottky loads when the Enable (E) is LOW.

When the Output Enable (E) is HIGH, the outputs are forced to a high impedance "off" state. If the outputs of the 3-state devices are tied together, all but one device must be in the high impedance state to avoid high currents that would exceed the maximum ratings. Designers should ensure that Output Enable signals to 3-state devices whose outputs are tied together are designed so there is no overlap.

J Suffix — Case 620-08 (Ceramic)
N Suffix — Case 648-05 (Plastic)


SN54LS/74LS365A
SN54LS/74LS366A
SN54LS/74LS367A
SN54LS/74LS368A

3-STATE HEX BUFFERS

LOW POWER SCHOTTKY

4


SN54LS/74LS365A
HEX 3-STATE BUFFER WITH
COMMON 2-INPUT NOR ENABLE



TRUTH TABLE

INPUTS			OUTPUT
\bar{E}_1	\bar{E}_2	D	
L	L	L	L
L	L	H	H
H	X	X	(Z)
X	H	X	(Z)


SN54LS/74LS366A
HEX 3-STATE INVERTER BUFFER
WITH COMMON 2-INPUT NOR ENABLE



TRUTH TABLE

INPUTS			OUTPUT
\bar{E}_1	\bar{E}_2	D	
L	L	L	H
L	L	H	L
H	X	X	(Z)
X	H	X	(Z)


SN54LS/74LS367A
HEX 3-STATE BUFFER
SEPARATE 2-BIT AND 4-BIT SECTIONS



TRUTH TABLE

INPUTS		OUTPUT
\bar{E}	D	
L	L	L
L	H	H
H	X	(Z)

SN54LS/74LS368A
HEX 3-STATE INVERTER BUFFER
SEPARATE 2-BIT AND 4-BIT SECTIONS



TRUTH TABLE

INPUTS		OUTPUT
\bar{E}	D	
L	L	H
L	H	L
H	X	(Z)

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V _{CC}	Supply Voltage	54	4.5	5.0	5.5	V
		74	4.75	5.0	5.25	
T _A	Operating Ambient Temperature Range	54	-55	25	125	°C
		74	0	25	70	
I _{OH}	Output Current — High	54			-1.0	mA
		74			-2.6	
I _{OL}	Output Current — Low	54			12	mA
		74			24	

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS	
		MIN	TYP	MAX			
V _{IH}	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage for All Inputs	
V _{IL}	Input LOW Voltage	54		0.7	V	Guaranteed Input LOW Voltage for All Inputs	
		74		0.8			
V _{IK}	Input Clamp Diode Voltage		-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA	
V _{OH}	Output HIGH Voltage	54	2.4	3.4	V	V _{CC} = MIN, I _{OH} = MAX, V _{IN} = V _{IH} or V _{IL} per Truth Table	
		74	2.4	3.1	v		
V _{OL}	Output LOW Voltage	54,74		0.25	0.4	V	I _{OL} = 12 mA I _{OL} = 24 mA V _{CC} = V _{CC} MIN, V _{IN} = V _{IL} or V _{IH} per Truth Table
		74		0.35	0.5	V	
I _{OZH}	Output Off Current HIGH			20	μA	V _{CC} = MAX, V _{OUT} = 2.4 V	
I _{OZL}	Output Off Current LOW			-20	μA	V _{CC} = MAX, V _{OUT} = 0.4 V	
I _{IH}	Input HIGH Current			20	μA	V _{CC} = MAX, V _{IN} = 2.7 V	
				0.1	mA	V _{CC} = MAX, V _{IN} = 7.0 V	
I _{IL}	Input LOW Current E Inputs			-0.4	mA	V _{CC} = MAX, V _{IN} = 0.4 V	
		D Inputs			-20	μA	V _{CC} = MAX, V _{IN} = 0.5 V Either, E Input at 2 V
					-0.4	mA	V _{CC} = MAX, V _{IN} = 0.4 V Both E Inputs at 0.4 V
I _{OS}	Short Circuit Current	-40		-225	mA	V _{CC} = MAX	
I _{CC}	Power Supply Current LS365A, 367A LS366A, 368A			24	mA	V _{CC} = MAX	
				21			

AC CHARACTERISTICS: T_A = 25°C, V_{CC} = 5.0 V

SYMBOL	PARAMETER	LIMITS						UNITS	TEST CONDITIONS
		LS365A/LS367A			LS366A/LS368A				
		MIN	TYP	MAX	MIN	TYP	MAX		
t _{PLH} t _{PHL}	Propagation Delay		10 9.0	16 22		7.0 12	15 18	ns	C _L = 45 pF, R _L = 667 Ω
t _{PZH} t _{PZL}	Output Enable Time		19 24	35 40		18 28	35 45		
t _{PHZ} t _{PLZ}	Output Disable Time			30 35			32 35	ns	C _L = 5.0 pF





SN54LS/74LS373 SN54LS/74LS374

DESCRIPTION — The SN54LS/74LS373 consists of eight latches with 3-state outputs for bus organized system applications. The flip-flops appear transparent to the data (data changes asynchronously) when Latch Enable (LE) is HIGH. When LE is LOW, the data that meets the setup times is latched. Data appears on the bus when the Output Enable (\overline{OE}) is LOW. When \overline{OE} is HIGH the bus output is in the high impedance state.

The SN54LS/74LS374 is a high-speed, low-power Octal D-type Flip-Flop featuring separate D-type inputs for each flip-flop and 3-state outputs for bus oriented applications. A buffered Clock (CP) and Output Enable (OE) is common to all flip-flops. The SN54LS/74LS374 is manufactured using advanced Low Power Schottky technology and is compatible with all Motorola TTL families.

- EIGHT LATCHES IN A SINGLE PACKAGE
- 3-STATE OUTPUTS FOR BUS INTERFACING
- HYSTERESIS ON LATCH ENABLE
- EDGE-TRIGGERED D-TYPE INPUTS
- BUFFERED POSITIVE EDGE-TRIGGERED CLOCK
- HYSTERESIS ON CLOCK INPUT TO IMPROVE NOISE MARGIN
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS

PIN NAMES

		LOADING (Note a)	
		HIGH	LOW
D ₀ -D ₇	Data Inputs	0.5 U.L.	0.25 U.L.
LE	Latch Enable (Active HIGH) Input	0.5 U.L.	0.25 U.L.
CP	Clock (Active HIGH going edge) Input	0.5 U.L.	0.25 U.L.
\overline{OE}	Output Enable (Active LOW) Input	0.5 U.L.	0.25 U.L.
O ₀ -O ₇	Outputs (Note b)	65(25)U.L.	15(7.5) U.L.

NOTES:

- a. 1 TTL Unit Load (U.L.) = 40 μ A HIGH/1.6 mA LOW.
 b. The Output LOW drive factor is 7.5 U.L. for Military and 25 U.L. for Commercial (74) Temperature Ranges. The Output HIGH drive factor is 25 U.L. for Military (54) and 65 U.L. for Commercial (74) Temperature Ranges.

TRUTH TABLE

LS373				LS374			
D _n	LE	\overline{OE}	O _n	D _n	CP	\overline{OE}	O _n
H	H	L	H	H		L	H
L	H	L	L	L		L	L
X	X	H	Z*	X	X	H	Z*

H = HIGH Voltage Level
 L = LOW Voltage Level
 X = Immaterial
 Z = High Impedance


*Note. Contents of flip-flops unaffected by the state of the Output Enable input (\overline{OE})

OCTAL TRANSPARENT LATCH WITH 3-STATE OUTPUTS;


OCTAL D-TYPE FLIP-FLOP WITH 3-STATE OUTPUT

LOW POWER SCHOTTKY

CONNECTION DIAGRAM DIP (TOP VIEW)



CONNECTION DIAGRAM DIP (TOP VIEW)




J Suffix — Case 732-03 (Ceramic)
 N Suffix — Case 738-01 (Plastic)

NOTE:


The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

LOGIC DIAGRAMS

SN54LS/74LS373



SN54LS/74LS374



V_{CC} = Pin 20
 GND = Pin 10
 ○ = Pin Numbers

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V _{CC}	Supply Voltage	54	4.5	5.0	5.5	V
		74	4.75	5.0	5.25	
T _A	Operating Ambient Temperature Range	54	-55	25	125	°C
		74	0	25	70	
I _{OH}	Output Current — High	54			-1.0	mA
		74			-2.6	
I _{OL}	Output Current — Low	54			12	mA
		74			24	

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
V _{IH}	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage for All Inputs
V _{IL}	Input LOW Voltage	54		0.7	V	Guaranteed Input LOW Voltage for All Inputs
		74		0.8		
V _{IK}	Input Clamp Diode Voltage		-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA
V _{OH}	Output HIGH Voltage	54	2.4	3.4	V	V _{CC} = MIN, I _{OH} = MAX, V _{IN} = V _{IH} or V _{IL} per Truth Table
		74	2.4	3.1	V	
V _{OL}	Output LOW Voltage	54,74	0.25	0.4	V	I _{OL} = 12 mA V _{CC} = V _{CC} MIN, V _{IN} = V _{IL} or V _{IH} per Truth Table
		74	0.35	0.5	V	
I _{OZH}	Output Off Current HIGH			20	μA	V _{CC} = MAX, V _{OUT} = 2.4 V
I _{OZL}	Output Off Current LOW			-20	μA	V _{CC} = MAX, V _{OUT} = 0.4 V
I _{IH}	Input HIGH Current			20	μA	V _{CC} = MAX, V _{IN} = 2.7 V
				0.1	mA	
I _{IL}	Input LOW Current			-0.4	mA	V _{CC} = MAX, V _{IN} = 0.4 V
I _{OS}	Short Circuit Current	-30		-130	mA	V _{CC} = MAX
I _{CC}	Power Supply Current			40	mA	V _{CC} = MAX

4

AC CHARACTERISTICS: T_A = 25°C, V_{CC} = 5.0 V

SYMBOL	PARAMETER	LIMITS						UNITS	TEST CONDITIONS
		LS373			LS374				
		MIN	TYP	MAX	MIN	TYP	MAX		
f _{MAX}	Maximum Clock Frequency				35	50		MHz	C _L = 45 pF, R _L = 667 Ω
t _{PLH}	Propagation Delay, Data to Output		12	18				ns	
t _{PHL}			12	18				ns	
t _{PLH}	Clock or Enable to Output		20	30		15	28	ns	
t _{PHL}			18	30		19	28		
t _{PZH}	Output Enable Time		15	28		20	28	ns	
t _{PZL}			25	36		21	28		
t _{PHZ}	Output Disable Time		12	20		12	20	ns	C _L = 5.0 pF
t _{PLZ}			15	25		15	25		

AC SETUP REQUIREMENTS: T_A = 25°C, V_{CC} = 5.0 V

SYMBOL	PARAMETER	LIMITS				UNITS
		LS373		LS374		
		MIN	MAX	MIN	MAX	
t _W	Clock Pulse Width	15		15		ns
t _s	Setup Time	5.0		20		ns
t _h	Hold Time	20		0		ns

DEFINITION OF TERMS:

SETUP TIME (t_s) — is defined as the minimum time required for the correct logic level to be present at the logic input prior to LE transition from HIGH-to-LOW in order to be recognized and transferred to the outputs.

HOLD TIME (t_h) — is defined as the minimum time following the LE transition from HIGH-to-LOW that the logic level must be maintained at the input in order to ensure continued recognition.

AC WAVEFORMS




Fig. 1




Fig. 2





Fig. 3

AC LOAD CIRCUIT



*Includes Jip and Probe Capacitance.

Fig. 4

SWITCH POSITIONS

SYMBOL	SW1	SW2
t_{PZH}	Open	Closed
t_{PZL}	Closed	Open
t_{PLZ}	Closed	Closed
t_{PHZ}	Closed	Closed

AC WAVEFORMS




Fig. 5




Fig. 6





Fig. 7

SWITCH POSITIONS

SYMBOL	SW1	SW2
t_{PZH}	Open	Closed
t_{PZL}	Closed	Open
t_{PLZ}	Closed	Closed
t_{PHZ}	Closed	Closed

AC LOAD CIRCUIT



*Includes Jig and Probe Capacitance.

Fig. 8

4



DESCRIPTION — The SN54LS/74LS375 is a 4-Bit D-Type Latch for use as temporary storage for binary information between processing limits and input/output or indicator units. When the Enable (E) is HIGH, information present at the D input will be transferred to the Q output and, if E is HIGH, the Q output will follow the input. When E goes LOW, the information present at the D input prior to its setup time will be retained at the Q outputs.

TRUTH TABLE
(Each latch)

t_n	t_{n+1}
D	Q
H	H
L	L

NOTES:
 t_n = bit time before enable negative-going transition
 t_{n+1} = bit time after enable negative-going transition

PIN NAMES

- D₁—D₄ Data Inputs
- E₀—1 Enable Input Latches 0, 1
- E₂—3 Enable Input Latches 2, 3
- Q₁—Q₄ Latch Outputs (Note b)
- Q̄₁—Q̄₄ Complimentary Latch Outputs (Note b)


LOADING (Note a)

	HIGH	LOW
D ₁ —D ₄	0.5 U.L.	0.25 U.L.
E ₀ —1	2.0 U.L.	1.0 U.L.
E ₂ —3	2.0 U.L.	1.0 U.L.
Q ₁ —Q ₄	10 U.L.	5(2.5) U.L.
Q̄ ₁ —Q̄ ₄	10 U.L.	5(2.5) U.L.

NOTES:

- a 1 Unit Load (U.L.) = 40 μ A HIGH/1.6 mA LOW
- b. The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.

LOGIC DIAGRAM




SN54LS375
SN74LS375


4-BIT D LATCH

LOW POWER SCHOTTKY

LOGIC SYMBOL



CONNECTION DIAGRAM
DIP (TOP VIEW)



J Suffix — Case 620-08 (Ceramic)
 N Suffix — Case 648-05 (Plastic)

NOTE:
 The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.



DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)


SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
V_{IH}	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage for All Inputs
V_{IL}	Input LOW Voltage	54		0.7	V	Guaranteed Input LOW Voltage for All Inputs
		74		0.8		
V_{IK}	Input Clamp Diode Voltage		-0.65	-1.5	V	$V_{CC} = \text{MIN}$, $I_{IN} = -18 \text{ mA}$
V_{OH}	Output HIGH Voltage	54	2.5	3.5	V	$V_{CC} = \text{MIN}$, $I_{OH} = \text{MAX}$, $V_{IN} = V_{IH}$ or V_{IL} per Truth Table
		74	2.7	3.5	V	
V_{OL}	Output LOW Voltage	54,74	0.25	0.4	V	$I_{OL} = 4.0 \text{ mA}$ $I_{OL} = 8.0 \text{ mA}$ $V_{CC} = V_{CC} \text{ MIN}$, $V_{IN} = V_{IL}$ or V_{IH} per Truth Table
		74	0.35	0.5	V	
I_{IH}	Input HIGH Current	D Input		20	μA	$V_{CC} = \text{MAX}$, $V_{IN} = 2.7 \text{ V}$
		E Input		80		
I_{IL}	Input LOW Current	D Input		0.1	mA	$V_{CC} = \text{MAX}$, $V_{IN} = 7.0 \text{ V}$
		E Input		0.4		
I_{IS}	Short Circuit Current	-20		-100	mA	$V_{CC} = \text{MAX}$
I_{CC}	Power Supply Current			12	mA	$V_{CC} = \text{MAX}$

4

AC CHARACTERISTICS: $T_A = 25^\circ\text{C}$, $V_{CC} = 5.0 \text{ V}$

SYMBOL	PARAMETER	LIMITS			UNITS	CONDITIONS
		MIN	TYP	MAX		
t_{PLH}	Propagation Delay, Data to Q		15	27	ns	$V_{CC} = 5.0 \text{ V}$ $C_L = 15 \text{ pF}$
t_{PHL}			9.0	17		
t_{PLH}	Propagation Delay, Data to \bar{Q}		12	20	ns	
t_{PHL}			7.0	15		
t_{PLH}	Propagation Delay, Enable to Q		15	27	ns	
t_{PHL}			14	25		
t_{PLH}	Propagation Delay, Enable to \bar{Q}		16	30	ns	
t_{PHL}			7.0	15		

LOGIC DIAGRAM



GUARANTEED OPERATING RANGES


SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V _{CC}	Supply Voltage	54	4.5	5.0	5.5	V
		74	4.75	5.0	5.25	
T _A	Operating Ambient Temperature Range	54	-55	25	125	°C
		74	0	25	70	
I _{OH}	Output Current — High	54, 74			-0.4	mA
I _{OL}	Output Current — Low	54			4.0	mA
		74			8.0	

AC SETUP REQUIREMENTS: T_A = 25°C, V_{CC} = 5.0 V

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
t _W	Enable Pulse Width	20			ns	V _{CC} = 5.0 V
t _s	Setup Time	20			ns	
t _h	Hold Time	0			ns	



AC WAVEFORMS



DEFINITION OF TERMS:

SETUP TIME (t_s) — is defined as the minimum time required for the correct logic level to be present at the logic input prior to the clock transition from LOW-to-HIGH in order to be recognized and transferred to the outputs.

HOLD TIME (t_h) — is defined as the minimum time following the clock transition from LOW-to-HIGH that the logic level must be maintained at the input in order to ensure continued recognition. A negative HOLD TIME indicates that the correct logic level may be released prior to the clock transition from LOW-to-HIGH and still be recognized.



DESCRIPTION — The SN54LS/74LS377 is an 8-bit register built using advanced Low Power Schottky technology. This register consists of eight D-type flip-flops with a buffered common clock and a buffered common clock enable.

The SN54LS/74LS378 is a 6-Bit Register with a buffered common enable. This device is similar to the SN54LS/74LS174, but with common Enable rather than common Master Reset.

The SN54LS/74LS379 is a 4-Bit Register with buffered common Enable. This device is similar to the SN54LS/74LS175 but features the common Enable rather than common Master Reset.

- 8-BIT HIGH SPEED PARALLEL REGISTERS
- POSITIVE EDGE-TRIGGERED D-TYPE FLIP FLOPS
- FULLY BUFFERED COMMON CLOCK AND ENABLE INPUTS
- TRUE AND COMPLEMENTED OUTPUTS
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS

PIN NAMES

E	Enable (Active LOW) Input
D ₀ —D ₃	Data Inputs
CP	Clock (Active HIGH Going Edge) Input
Q ₀ —Q ₃	True Outputs (Note b)
\bar{Q} ₀ — \bar{Q} ₃	Complemented Outputs (Note b)

LOADING (Note a)

	HIGH	LOW
0.5 U.L.	0.5 U.L.	0.25 U.L.
0.5 U.L.	0.5 U.L.	0.25 U.L.
0.5 U.L.	0.5 U.L.	0.25 U.L.
10 U.L.	10 U.L.	5(2.5) U.L.
10 U.L.	10 U.L.	5(2.5) U.L.

NOTES:


- 1 TTL Unit Load (U.L.) = 40 μ A HIGH/1.6 mA LOW.
- The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.

4

SN54LS/74LS377
SN54LS/74LS378
SN54LS/74LS379


OCTAL D FLIP-FLOP WITH ENABLE;
HEX D FLIP-FLOP WITH ENABLE;
4-BIT D FLIP-FLOP WITH ENABLE

LOW POWER SCHOTTKY




LOGIC DIAGRAMS


SN54LS/74LS377



SN54LS/74LS378



SN54LS/74LS379



GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V _{CC}	Supply Voltage	54	4.5	5.0	5.5	V
		74	4.75	5.0	5.25	
T _A	Operating Ambient Temperature Range	54	-55	25	125	°C
		74	0	25	70	
I _{OH}	Output Current — High	54,74			-0.4	mA
I _{OL}	Output Current — Low	54			4.0	mA
		74			8.0	

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER		LIMITS			UNITS	TEST CONDITIONS
			MIN	TYP	MAX		
V _{IH}	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage for All Inputs
V _{IL}	Input LOW Voltage	54			0.7	V	Guaranteed Input LOW Voltage for All Inputs
		74			0.8		
V _{IK}	Input Clamp Diode Voltage			-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA
V _{OH}	Output HIGH Voltage	54	2.5	3.5		V	V _{CC} = MIN, I _{OH} = MAX, V _{IN} = V _{IH} or V _{IL} per Truth Table
		74	2.7	3.5		V	
V _{OL}	Output LOW Voltage	54,74		0.25	0.4	V	I _{OL} = 4.0 mA V _{CC} = V _{CC} MIN, V _{IN} = V _{IL} or V _{IH} per Truth Table
		74		0.35	0.5	V	
I _{IH}	Input HIGH Current				20	μA	V _{CC} = MAX, V _{IN} = 2.7 V
I _{IL}	Input LOW Current				-0.1	mA	V _{CC} = MAX, V _{IN} = 7.0 V
I _{OS}	Short Circuit Current		-20		-100	mA	V _{CC} = MAX
I _{CC}	Power Supply Current	LS377			28	mA	V _{CC} = MAX, NOTE 1
		LS378			22		
		LS379			15		

Note: With all inputs open and GND applied to all data and enable inputs, I_{CC} is measured after a momentary GND, then 4.5 V is applied to clock.

AC CHARACTERISTICS: T_A = 25°C, V_{CC} = 5.0 V

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
f _{MAX}	Maximum Clock Frequency	30	40		MHz	V _{CC} = 5.0 V C _L = 15 pF
t _{PLH}	Propagation Delay, Clock to Output		17	27	ns	
t _{PHL}			18	27		

AC SETUP REQUIREMENTS: T_A = 25°C, V_{CC} = 5.0 V

SYMBOL	PARAMETER		LIMITS			UNITS	TEST CONDITIONS
			MIN	TYP	MAX		
t _W	Any Pulse Width		20			V _{CC} = 5.0 V	
t _s	Data Setup Time		20		ns		
t _s	Enable Setup Time	Inactive — State	10		ns		
		Active — State	25		ns		
t _h	Any Hold Time		5.0		ns		




DEFINITION OF TERMS:

SETUP TIME (t_s) — is defined as the minimum time required for the correct logic level to be present at the logic input prior to the clock transition from LOW-to-HIGH in order to be recognized and transferred to the outputs.

HOLD TIME (t_h) — is defined as the minimum time following the clock transition from LOW-to-HIGH that the logic level must be maintained at the input in order to ensure continued recognition. A negative HOLD TIME indicates that the correct logic level may be released prior to the clock transition from LOW-to-HIGH and still be recognized.

4

TRUTH TABLE


\bar{E}	CP	D_n	Q_n	\bar{Q}_n
H		X	No Change	No Change
L		H	H	L
L		L	L	H

L = LOW Voltage Level
 H = HIGH Voltage Level
 X = Immaterial

AC WAVEFORMS


SN54LS/74LS377

CLOCK TO OUTPUT DELAYS
 CLOCK PULSE WIDTH, FREQUENCY,
 SETUP AND HOLD TIMES DATA OR ENABLE TO CLOCK




SN54LS/74LS378

CLOCK TO OUTPUT DELAYS
 CLOCK PULSE WIDTH, FREQUENCY,
 SETUP AND HOLD TIMES DATA OR ENABLE TO CLOCK



SN54LS/74LS379

CLOCK TO OUTPUT DELAYS
 CLOCK PULSE WIDTH, FREQUENCY,
 SETUP AND HOLD TIMES DATA, ENABLE TO CLOCK



*The shaded areas indicate when the input is permitted to change for predictable output performance



SN54LS385 SN74LS385

DESCRIPTION — The SN54LS/74LS385 is a general-purpose adder/subtractor which is useful as a companion part to the SN54LS/74LS384 two's-complement multiplier. The LS385 contains four independent adder/subtractor elements with common clock and clear.

Each of four independent sum (Σ) outputs reflects the respective A and B input and is controlled by the S/\bar{A} pin.


When low, the clear input asynchronously resets the sum flip-flop low and the carry flip-flop either high in the subtract mode or low in the add mode. The clock is positive-edge triggered and controls the sum and carry flip-flops.

- FOUR SYNCHRONOUS ELEMENTS IN A SINGLE 20-PIN PACKAGE
- INDEPENDENT TWO'S-COMPLEMENT ADDITION/SUBTRACTION
- BUFFERED CLOCK AND DIRECT CLEAR INPUTS

QUADRUPLE SERIAL ADDERS/SUBTRACTORS


LOW POWER SCHOTTKY

CONNECTION DIAGRAM DIP (TOP VIEW)



J Suffix — Case 732-03 (Ceramic)
N Suffix — Case 738-01 (Plastic)

BLOCK DIAGRAM



FUNCTION TABLE

SELECTED FUNCTION	INPUTS				INTERNAL CARRY D INPUT		OUTPUT	
	CLEAR	S/ \bar{A}	A	B	CLOCK	BEFORE \uparrow	AFTER \uparrow	AFTER \uparrow
Clear	L	L	X	X	X	L	L	L
	L	H	X	X	X	H	H	L
Add	H	L	L	L	\uparrow	L	L	L
	H	L	L	L	\uparrow	H	L	H
	H	L	L	H	\uparrow	L	L	H
	H	L	L	H	\uparrow	H	H	L
	H	L	H	L	\uparrow	L	L	H
	H	L	H	L	\uparrow	H	H	L
	H	L	H	H	\uparrow	L	H	L
	H	L	H	H	\uparrow	H	H	H
Subtract	H	H	L	L	\uparrow	L	L	H
	H	H	L	L	\uparrow	H	H	L
	H	H	L	H	\uparrow	L	L	L
	H	H	L	H	\uparrow	H	L	H
	H	H	H	L	\uparrow	L	H	L
	H	H	H	L	\uparrow	H	H	H
	H	H	H	H	\uparrow	L	L	H
	H	H	H	H	\uparrow	H	H	L

H = high level, L = low level, X = irrelevant.

 \uparrow = transition from low to high level at the clock input

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V _{CC}	Supply Voltage	54	4.5	5.0	5.5	V
		74	4.75	5.0	5.25	
T _A	Operating Ambient Temperature Range	54	-55	25	125	°C
		74	0	25	70	
I _{OH}	Output Current — High	54,74			-0.4	mA
I _{OL}	Output Current — Low	54			4.0	mA
		74			8.0	

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS	
		MIN	TYP	MAX			
V_{IH}	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage for All Inputs	
V_{IL}	Input LOW Voltage	54		0.7	V	Guaranteed Input LOW Voltage for All Inputs	
		74		0.8			
V_{IK}	Input Clamp Diode Voltage		-0.65	-1.5	V	$V_{CC} = \text{MIN}$, $I_{IN} = -18 \text{ mA}$	
V_{OH}	Output HIGH Voltage	54	2.5	3.5	V	$V_{CC} = \text{MIN}$, $I_{OH} = \text{MAX}$, $V_{IN} = V_{IH}$ or V_{IL} per Truth Table	
		74	2.7	3.5	V		
V_{OL}	Output LOW Voltage	54,74		0.25	0.4	$I_{OL} = 4.0 \text{ mA}$	$V_{CC} = V_{CC} \text{ MIN}$, $V_{IN} = V_{IL}$ or V_{IH} per Truth Table
		74		0.35	0.5	$I_{OL} = 8.0 \text{ mA}$	
I_{IH}	Input HIGH Current			20	μA	$V_{CC} = \text{MAX}$, $V_{IN} = 2.7 \text{ V}$	
I_{IL}	Input LOW Current			0.1	mA	$V_{CC} = \text{MAX}$, $V_{IN} = 7.0 \text{ V}$	
I_{OS}	Short Circuit Current	-20		-0.4	mA	$V_{CC} = \text{MAX}$, $V_{IN} = 0.4 \text{ V}$	
I_{CC}	Power Supply Current			-100	mA	$V_{CC} = \text{MAX}$	
				75	mA	$V_{CC} = \text{MAX}$	

AC CHARACTERISTICS: $T_A = 25^\circ\text{C}$, $V_{CC} = 5.0 \text{ V}$

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
f_{MAX}	Maximum Clock Frequency	30	40		MHz	$V_{CC} = 5.0 \text{ V}$ $C_L = 15 \text{ pF}$
t_{PLH}	Propagation Delay, Clock to Σ		14	22	ns	
t_{PHL}			18	27		
t_{PHL}	Propagation Delay Clear to Σ		18	30	ns	


AC SETUP REQUIREMENTS: $T_A = 25^\circ\text{C}$, $V_{CC} = 5.0 \text{ V}$

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
t_W	Clock Pulse Width	16			ns	$V_{CC} = 5.0 \text{ V}$
t_s	Setup Time	10			ns	
t_h	Hold Time	0			ns	



MOTOROLA

**SN54LS386
SN74LS386**



J Suffix — Case 632-07 (Ceramic)
N Suffix — Case 646-05 (Plastic)

**QUAD 2-INPUT
EXCLUSIVE-OR GATE**

LOW POWER SCHOTTKY

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V _{CC}	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
T _A	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
I _{OH}	Output Current — High	54,74			-0.4	mA
I _{OL}	Output Current — Low	54 74			4.0 8.0	mA

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
V _{IH}	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage for All Inputs
V _{IL}	Input LOW Voltage	54		0.7	V	Guaranteed Input LOW Voltage for All Inputs
		74		0.8		
V _{IK}	Input Clamp Diode Voltage		-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA
V _{OH}	Output HIGH Voltage	54	2.5	3.5	V	V _{CC} = MIN, I _{OH} = MAX, V _{IN} = V _{IH} or V _{IL} per Truth Table
		74	2.7	3.5	V	
V _{OL}	Output LOW Voltage	54,74		0.25	0.4	I _{OL} = 4.0 mA
		74		0.35	0.5	I _{OL} = 8.0 mA
I _{IH}	Input HIGH Current			40	μA	V _{CC} = MAX, V _{IN} = 2.7 V
				0.2	mA	V _{CC} = MAX, V _{IN} = 7.0 V
I _{IL}	Input LOW Current			-0.8	mA	V _{CC} = MAX, V _{IN} = 0.4 V
I _{OS}	Short Circuit Current	-20		-100	mA	V _{CC} = MAX
I _{CC}	Power Supply Current			10	mA	V _{CC} = MAX

AC CHARACTERISTICS: T_A = 25°C

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
t _{PLH}	Propagation Delay, Other		12	23	ns	V _{CC} = 5.0 V
t _{PHL}	Input LOW		10	17		
t _{PLH}	Propagation Delay, Other		20	30	ns	C _L = 15 pF
t _{PHL}	Input HIGH		13	22		



DESCRIPTION — The SN54LS/74LS390 and SN54LS/74LS393 each contain a pair of high-speed 4-stage ripple counters. Each half of the LS390 is partitioned into a divide-by-two section and a divide-by-five section, with a separate clock input for each section. The two sections can be connected to count in the 8.4.2.1 BCD code or they can count in a biquinary sequence to provide a square wave (50% duty cycle) at the final output.

Each half of the LS393 operates as a Modulo-16 binary divider, with the last three stages triggered in a ripple fashion. In both the LS390 and the LS393, the flip-flops are triggered by a HIGH-to-LOW transition of their CP inputs. Each half of each circuit type has a Master Reset input which responds to a HIGH signal by forcing all four outputs to the LOW state.

- DUAL VERSIONS OF LS290 AND LS293
- LS390 HAS SEPARATE CLOCKS ALLOWING $\div 2$, $\div 2.5$, $\div 5$
- INDIVIDUAL ASYNCHRONOUS CLEAR FOR EACH COUNTER
- TYPICAL MAX COUNT FREQUENCY OF 50 MHz
- INPUT CLAMP DIODES MINIMIZE HIGH SPEED TERMINATION EFFECTS

PIN NAMES

\overline{CP}	Clock (Active LOW going edge)
\overline{CP}_0	Input to +16 (LS393) Clock (Active LOW going edge)
\overline{CP}_1	Input to $\div 2$ (LS390) Clock (Active LOW going edge)
MR	Master Reset (Active HIGH) Input
Q_0 — Q_3	Flip-Flop outputs (Note b)

LOADING (Note a)

		LOADING (Note a)	
		HIGH	LOW
\overline{CP}		0.5 U.L.	1.0 U.L.
\overline{CP}_0		0.5 U.L.	1.0 U.L.
\overline{CP}_1		0.5 U.L.	1.5 U.L.
MR		0.5 U.L.	0.25 U.L.
Q_0 — Q_3		10 U.L.	5(2.5) U.L.

NOTES:

- a. 1 TTL Unit Load (U.L.) = 40 μ A HIGH/1.6 mA LOW.
- b. The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.


**SN54LS/74LS390
SN54LS/74LS393**

**DUAL DECADE COUNTER;
DUAL 4-STAGE
BINARY COUNTER**

LOW POWER SCHOTTKY


**CONNECTION DIAGRAMS
DIP (TOP VIEW)**

SN54LS/74LS390



J Suffix — Case 620-08 (Ceramic)
N Suffix — Case 648-05 (Plastic)

SN54LS/74LS393



J Suffix — Case 632-07 (Ceramic)
N Suffix — Case 646-05 (Plastic)


NOTE:

The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.


FUNCTIONAL DESCRIPTION—Each half of the SN54LS/74LS393 Operates in the Modulo 16 binary sequence, as indicated in the ÷16 Truth Table. The first flip-flop is triggered by HIGH-to-LOW transitions of the CP input signal. Each of the other flip-flops is triggered by a HIGH-to-LOW transition of the Q output of the preceding flip-flop. Thus state changes of the Q outputs do not occur simultaneously. This means that logic signals derived from combinations of these outputs will be subject to decoding spikes and, therefore, should not be used as clocks for other counters, registers or flip-flops. A HIGH signal on MR forces all outputs to the LOW state and prevents counting.

Each half of the 'LS390 contains a ÷5 section that is independent except for the common MR function. The ÷5 section operates in 4.2.1 binary sequence, as shown in the ÷5 Truth Table, with the third stage output exhibiting a 20% duty cycle when the input frequency is constant. To obtain a ÷10 function having a 50% duty cycle output, connect the input signal to \overline{CP}_1 and connect the Q_3 output to the \overline{CP}_0 input; the Q_0 output provides the desired 50% duty cycle output. If the input frequency is connected to \overline{CP}_0 and the Q_0 output is connected to \overline{CP}_1 , a decade divider operating in the 8.4.2.1 BCD code is obtained, as shown in the BCD Truth Table. Since the flip-flops change state asynchronously, logic signals derived from combinations of 'LS390 outputs are also subject to decoding spikes. A HIGH signal on MR forces all outputs LOW and prevents counting.

SN54LS/74LS390 LOGIC DIAGRAM (one half shown)



SN54LS/74LS393 LOGIC DIAGRAM (one half shown)



SN54LS/74LS390 BCD
TRUTH TABLE
(Input on CP₀; Q₀ CP₁)

COUNT	OUTPUTS			
	Q ₃	Q ₂	Q ₁	Q ₀
0	L	L	L	L
1	L	L	L	H
2	L	L	H	L
3	L	L	H	H
4	L	H	L	L
5	L	H	L	H
6	L	H	H	L
7	L	H	H	H
8	H	L	L	L
9	H	L	L	H

SN54LS/74LS390 ÷ 5
TRUTH TABLE
(Input on CP₁)

COUNT	OUTPUTS		
	Q ₃	Q ₂	Q ₁
0	L	L	L
1	L	L	H
2	L	H	L
3	L	H	H
4	H	L	L

SN54LS/74LS393
TRUTH TABLE

COUNT	OUTPUTS			
	Q ₃	Q ₂	Q ₁	Q ₀
0	L	L	L	L
1	L	L	L	H
2	L	L	H	L
3	L	L	H	H
4	L	H	L	L
5	L	H	L	H
6	L	H	H	L
7	L	H	H	H
8	H	L	L	L
9	H	L	L	H
10	H	L	H	L
11	H	L	H	H
12	H	H	L	L
13	H	H	L	H
14	H	H	H	L
15	H	H	H	H

H = HIGH Voltage Level
L = LOW Voltage Level

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V _{CC}	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
T _A	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
I _{OH}	Output Current — High	54,74			-0.4	mA
I _{OL}	Output Current — Low	54 74			4.0 8.0	mA

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
V _{IH}	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage for All Inputs
V _{IL}	Input LOW Voltage	54		0.7	V	Guaranteed Input LOW Voltage for All Inputs
		74		0.8		
V _{IK}	Input Clamp Diode Voltage		-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA
V _{OH}	Output HIGH Voltage	54	2.5	3.5	V	V _{CC} = MIN, I _{OH} = MAX, V _{IN} = V _{IH} or V _{IL} per Truth Table
		74	2.7	3.5	V	
V _{OL}	Output LOW Voltage	54,74		0.25	0.4	V _{CC} = V _{CC} MIN, V _{IN} = V _{IL} or V _{IH} per Truth Table
		74		0.35	0.5	
I _{IH}	Input HIGH Current			20	μA	V _{CC} = MAX, V _{IN} = 2.7 V
				0.1	mA	V _{CC} = MAX, V _{IN} = 7.0 V
I _{IL}	Input LOW Current	MR		-0.4	mA	V _{CC} = MAX, V _{IN} = 0.4 V
		CP, CP ₀		-1.6	mA	
		CP ₁		-2.4	mA	
I _{OS}	Short Circuit Current	-20		-100	mA	V _{CC} = MAX
I _{CC}	Power Supply Current			26	mA	V _{CC} = MAX

4

AC CHARACTERISTICS: $T_A = 25^\circ\text{C}$, $V_{CC} = 5.0\text{ V}$

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
f_{MAX}	Maximum Clock Frequency $\overline{\text{CP}}_0$ to Q_0	25	35		MHz	$C_L = 15\text{ pF}$
f_{MAX}	Maximum Clock Frequency $\overline{\text{CP}}_1$ to Q_1	12.5	20		MHz	
t_{PLH} t_{PHL}	Propagation Delay, $\overline{\text{CP}}$ to Q_0 LS393		12 13	20 20	ns	
t_{PLH} t_{PHL}	$\overline{\text{CP}}_0$ to Q_0 LS390		12 13	20 20	ns	
t_{PLH} t_{PHL}	$\overline{\text{CP}}$ to Q_3 LS393		40 40	60 60	ns	
t_{PLH} t_{PHL}	$\overline{\text{CP}}_0$ to Q_2 LS390		37 39	60 60	ns	
t_{PLH} t_{PHL}	$\overline{\text{CP}}_1$ to Q_1 LS390		13 14	21 21	ns	
t_{PLH} t_{PHL}	$\overline{\text{CP}}_1$ to Q_2 LS390		24 26	39 39	ns	
t_{PLH} t_{PHL}	$\overline{\text{CP}}_1$ to Q_3 LS390		13 14	21 21	ns	
t_{PHL}	MR to Any Input LS390/393		24	39	ns	

AC SETUP REQUIREMENTS: $T_A = 25^\circ\text{C}$, $V_{CC} = 5.0\text{ V}$

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
t_W	Clock Pulse Width LS393	20			ns	$V_{CC} = 5.0\text{ V}$
t_W	$\overline{\text{CP}}_0$ Pulse Width LS390	20			ns	
t_W	$\overline{\text{CP}}_1$ Pulse Width LS390	40			ns	
t_W	MR Pulse Width LS390/393	20			ns	
t_{rec}	Recovery Time LS390/393	25			ns	

AC WAVEFORMS




Fig. 1




Fig. 2

*The number of Clock Pulses required between the t_{PHL} and t_{PLH} measurements can be determined from the appropriate Truth Table



SN54LS395 SN74LS395

DESCRIPTION — The SN54LS/74LS395 is a 4-Bit Register with 3-state outputs and can operate in either a synchronous parallel load or a serial shift-right mode, as determined by the Select input. An asynchronous active LOW Master Reset (MR) input overrides the synchronous operations and clears the register. An active HIGH Output Enable (OE) input controls the 3-state output buffers, but does not interfere with the other operations. The fourth stage also has a conventional output for linking purposes in multi-stage serial operations.

4-BIT SHIFT REGISTER WITH 3-STATE OUTPUTS

LOW POWER SCHOTTKY

- SHIFT LEFT OR PARALLEL 4-BIT REGISTER
- 3-STATE OUTPUTS
- INPUT CLAMP DIODES LIMIT HIGH-SPEED TERMINATION EFFECTS

PIN NAMES


P ₀ -P ₃	Parallel Inputs
D _S	Serial Data Input
S	Mode Select Input
CP	Clock (Active LOW) Input
MR	Master Reset (Active LOW) Input
OE	Output Enable (Active HIGH) Input
O ₀ -O ₃	3-State Register Outputs
Q ₃	Register Output

LOADING (Note a)


	HIGH	LOW
P ₀ -P ₃	0.5 U.L.	0.25 U.L.
D _S	0.5 U.L.	0.25 U.L.
S	0.5 U.L.	0.25 U.L.
CP	0.5 U.L.	0.25 U.L.
MR	0.5 U.L.	0.25 U.L.
OE	0.5 U.L.	0.25 U.L.
O ₀ -O ₃	65(25) U.L.	15(7.5) U.L.
Q ₃	10 U.L.	5 (2.5) U.L.

NOTES:

- 1 TTL Unit Load (U.L.) = 40 μA HIGH/1.6 mA LOW.
- The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.




LOGIC SYMBOL



V_{CC} = Pin 16
GND = Pin 8

CONNECTION DIAGRAM DIP (TOP VIEW)



J Suffix — Case 620-08 (Ceramic)
N Suffix — Case 648-05 (Plastic)

NOTE:

The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

FUNCTIONAL DESCRIPTION — The SN54LS/74LS395 contains four D-type edge-triggered flip-flops and auxiliary gating to select a D input either from a Parallel (P_n) input or from the preceding stage. When the Select input is HIGH, the P_n inputs are enabled. A LOW signal on the S input enables the serial inputs for shift-right operations, as indicated in the Truth Table.

State changes are initiated by HIGH-to-LOW transitions on the Clock Pulse (CP) input. Signals on the P_n, D_S and S inputs can change when the Clock is in either state, provided that the recommended set-up and hold times are observed. When the S input is LOW, a CP HIGH-LOW transition transfers data in Q₀ to Q₁, Q₁ to Q₂, and Q₂ to Q₃. A left-shift is accomplished by connecting the outputs back to the P_n inputs, but offset one place to the left, i.e., Q₃ to P₂, Q₂ to P₁ and Q₁ to P₀, with P₃ acting as the linking input from another package

When the \overline{OE} input is HIGH, the output buffers are disabled and the Q₀—Q₃ outputs are in a high impedance condition. The shifting, parallel loading or resetting operations can still be accomplished, however.

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V _{CC}	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
T _A	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
I _{OH}	Output Current — High	54,74			-0.4	mA
I _{OL}	Output Current — Low	54 74			4.0 8.0	mA

4

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
V _{IH}	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage for All Inputs
V _{IL}	Input LOW Voltage	54		0.7	V	Guaranteed Input LOW Voltage for All Inputs
		74		0.8		
V _{IK}	Input Clamp Diode Voltage		-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA
V _{OH}	Output HIGH Voltage	54	2.5	3.5	V	V _{CC} = MIN, I _{OH} = MAX, V _{IN} = V _{IH} or V _{IL} per Truth Table
		74	2.7	3.5	V	
V _{OL}	Output LOW Voltage	54,74		0.25	0.4	I _{OL} = 4.0 mA I _{OL} = 8.0 mA V _{CC} = V _{CC} MIN, V _{IN} = V _{IL} or V _{IH} per Truth Table
		74		0.35	0.5	
I _{OZH}	Output Off Current HIGH			20	μA	V _{CC} = MAX, V _O = 2.4 V
I _{OZL}	Output Off Current LOW			-20	μA	V _{CC} = MAX, V _O = 0.4 V
I _{IH}	Input HIGH Current			20	μA	V _{CC} = MAX, V _{IN} = 2.7 V
I _{IL}	Input LOW Current			-0.1	mA	V _{CC} = MAX, V _{IN} = 7.0 V
I _{IL}	Input LOW Current			-0.4	mA	V _{CC} = MAX, V _{IN} = 0.4 V
I _{OS}	Short Circuit Current	-20		-100	mA	V _{CC} = MAX
I _{CC}	Power Supply Current Total, Output HIGH			31	mA	V _{CC} = MAX, \overline{OE} = GND, \overline{CP} = GND
	Total, Output LOW			34	mA	V _{CC} = MAX, \overline{OE} = 4.5 V, \overline{CP} momentary 3.0 V then GND

AC CHARACTERISTICS: $T_A = 25^\circ\text{C}$




SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
f_{MAX}	Maximum Input Clock Frequency	30	45		MHz	$V_{CC} = 5.0\text{ V}$ $C_L = 15\text{ pF}$
t_{PHL}	Propagation Delay, Clear to Output		22	35	ns	
t_{PLH}	Propagation Delay, Low to High		15	30	ns	
t_{PHL}	Propagation Delay, High to Low		25	30	ns	
t_{PZH} t_{PZL}	Output Enable Time		15 17	25 25	ns	
t_{PLZ} t_{PHZ}	Output Disable Time		12 11	20 17	ns	$C_L = 5.0\text{ pF}$

AC SETUP REQUIREMENTS: $T_A = 25^\circ\text{C}$

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
t_W	Clock Pulse Width	16			ns	$V_{CC} = 5.0\text{ V}$
t_s	Setup Time, Mode Select	40			ns	
t_s	Setup Time, All Others	20			ns	
t_h	Data Hold Time	10			ns	

4

MODE SELECT — TRUTH TABLE

Operating Mode	Inputs @ t_n					Outputs @ t_{n+1}			
	\overline{MR}	\overline{CP}	S	D_s	P_n	O_0	O_1	O_2	O_3
Asynchronous Reset	L	X	X	X	X	L	L	L	L
Shift, SET First Stage	H		L	H	X	H	O_{0n}	O_{1n}	O_{2n}
Shift, RESET First Stage	H		L	L	X	L	O_{0n}	O_{1n}	O_{2n}
Parallel Load	H		H	X	P_n	P_0	P_1	P_2	P_3

H = HIGH Voltage Level
L = LOW Voltage Level
X = Immaterial


$t_{n, n+1}$ = time before and after CP HIGH-to-LOW transition

NOTE

When \overline{OE} is HIGH, outputs O_0 — O_3 are in the high impedance state; however, this does not affect other operations or the O_3 output.

AC WAVEFORMS

The shaded areas indicate when the input is permitted to change for predictable output performance.



*The Data Input is D_0 for $S = \text{LOW}$ and P_n for $S = \text{HIGH}$

Fig. 1




Fig. 2




Fig. 3





Fig. 4

AC LOAD CIRCUIT



*Includes Jig and Probe Capacitance.

Fig. 5

SWITCH POSITIONS

SYMBOL	SW1	SW2
t_{PZH}	Open	Closed
t_{PZL}	Closed	Open
t_{PLZ}	Closed	Closed
t_{PHZ}	Closed	Closed



DESCRIPTION — The SN54LS/74LS398 and SN54LS/74LS399 are Quad 2-Port Registers. They are the logical equivalent of a quad 2-input multiplexer followed by a quad 4-bit edge-triggered register. A Common Select input selects between two 4-bit input ports (data sources). The selected data is transferred to the output register on the LOW-to-HIGH transition of the Clock input. The SN54LS/74LS398 features both Q and \bar{Q} inputs, while the SN54LS/74LS399 has only Q outputs.

- SELECT FROM TWO DATA SOURCES
- FULLY POSITIVE EDGE-TRIGGERED OPERATION
- BOTH TRUE AND COMPLEMENTED OUTPUTS ON SN54LS/74LS398
- INPUT CLAMP DIODES LIMIT HIGH-SPEED TERMINATION EFFECTS

PIN NAMES

S	Common Select Input
CP	Clock (Active HIGH Going Edge) Input
$I_{0a}-I_{0d}$	Data Inputs From Source 0
$I_{1a}-I_{1d}$	Data Inputs From Source 1
Q_a-Q_d	Register True Outputs (Note b)
$\bar{Q}_a-\bar{Q}_d$	Register Complementary Outputs (Note b)


LOADING (Note a)

	HIGH	LOW
S	0.5 U.L.	0.25 U.L.
CP	0.5 U.L.	0.25 U.L.
$I_{0a}-I_{0d}$	0.5 U.L.	0.25 U.L.
$I_{1a}-I_{1d}$	0.5 U.L.	0.25 U.L.
Q_a-Q_d	10 U.L.	5(2.5) U.L.
$\bar{Q}_a-\bar{Q}_d$	10 U.L.	5(2.5) U.L.

NOTES:

- a. 1 TTL Unit Load (U.L.) = 40 μ A HIGH/1.6 mA LOW.
 b. The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.

FUNCTIONAL BLOCK DIAGRAM



* SN54LS/74LS398 only


SN54LS/74LS398
SN54LS/74LS399

QUAD 2-PORT REGISTER

LOW POWER SCHOTTKY

CONNECTION DIAGRAM
 DIP (TOP VIEW)

SN54LS/74LS398




VCC = Pin 20
 GND = Pin 10

J Suffix — Case 732-03 (Ceramic)
 N Suffix — Case 738-01 (Plastic)

CONNECTION DIAGRAM
 DIP (TOP VIEW)

SN54LS/74LS399



VCC = 16
 GND = 8

J Suffix — Case 620-08 (Ceramic)
 N Suffix — Case 648-05 (Plastic)

FUNCTIONAL DESCRIPTION — The SN54LS/74LS398 and SN54LS/74LS399 are high-speed Quad 2-Port Registers. They select four bits of data from two sources (Ports) under the control of a common Select Input (S). The selected data is transferred to a 4-Bit Output Register synchronous with the LOW-to-HIGH transition of the Clock input (CP). The 4-Bit RS type output register is fully edge-triggered. The Data inputs (I) and Select inputs (S) must be stable only a setup time prior to and hold time after the LOW-to-HIGH transition of the Clock input for predictable operation. The SN54LS/74LS398 has both Q and \bar{Q} Outputs available.

FUNCTION TABLE

INPUTS			OUTPUTS	
S	I ₀	I ₁	Q	\bar{Q} *
l	l	X	L	H
l	h	X	H	L
h	X	l	L	H
h	X	h	H	L

*SN54LS/74LS398 only

l = LOW Voltage Level one setup time prior to the LOW-to-HIGH clock transition
 h = HIGH Voltage Level one setup time prior to the LOW-to-HIGH clock transition
 L = LOW Voltage Level
 H = HIGH Voltage Level
 X = Immaterial

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V _{CC}	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
T _A	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
I _{OH}	Output Current — High	54,74			-0.4	mA
I _{OL}	Output Current — Low	54 74			4.0 8.0	mA

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
V _{IH}	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage for All Inputs
V _{IL}	Input LOW Voltage	54		0.7	V	Guaranteed Input LOW Voltage for All Inputs
		74		0.8		
V _{IK}	Input Clamp Diode Voltage		-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA
V _{OH}	Output HIGH Voltage	54	2.5	3.5	V	V _{CC} = MIN, I _{OH} = MAX, V _{IN} = V _{IH} or V _{IL} per Truth Table
		74	2.7	3.5	V	
V _{OL}	Output LOW Voltage	54,74	0.25	0.4	V	I _{OL} = 4.0 mA I _{OL} = 8.0 mA V _{CC} = V _{CC} MIN, V _{IN} = V _{IL} or V _{IH} per Truth Table
		74	0.35	0.5	V	
I _{IH}	Input HIGH Current			20	μA	V _{CC} = MAX, V _{IN} = 2.7 V
				0.1	mA	V _{CC} = MAX, V _{IN} = 7.0 V
I _{IL}	Input LOW Current			-0.4	mA	V _{CC} = MAX, V _{IN} = 0.4 V
I _{OS}	Short Circuit Current	-20		-100	mA	V _{CC} = MAX
I _{CC}	Power Supply Current			13	mA	V _{CC} = MAX

AC CHARACTERISTICS: $T_A = 25^\circ\text{C}$, $V_{CC} = 5.0\text{ V}$

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
t_{PLH}	Propagation Delay, Clock to Output Q		18	27	ns	$V_{CC} = 5.0\text{ V}$ $C_L = 15\text{ pF}$
t_{PHL}			21	32		

AC SETUP REQUIREMENTS: $T_A = 25^\circ\text{C}$

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
t_{WV}	Clock Pulse Width	20			ns	$V_{CC} = 5.0\text{ V}$
t_s	Data Setup Time	25			ns	
t_s	Select Setup Time	45			ns	
t_h	Hold Time, Any Input	0			ns	

DEFINITIONS OF TERMS:

SETUP TIME (t_s) — is defined as the minimum time required for the correct logic level to be present at the logic input prior to the clock transition from LOW-to-HIGH in order to be recognized and transferred to the outputs.

HOLD TIME (t_h) — is defined as the minimum time following the clock transition from LOW-to-HIGH that the logic level must be maintained at the input in order to ensure continued recognition. A negative Hold Time indicates that the correct logic level may be released prior to the clock transition from LOW-to-HIGH and still be recognized.

4

AC WAVEFORMS




Fig. 1




Fig. 2




Fig. 3

*The shaded areas indicate when the input is permitted to change for predictable output performance.



SN54LS490 SN74LS490

DESCRIPTION — The SN54LS/74LS490 contains a pair of high-speed 4-stage ripple counters. Each half of the SN54LS/74LS490 has individual Clock, Master Reset and Master Set (Preset 9) inputs. Each section counts in the 8, 4, 2, 1 BCD code.

- DUAL VERSION OF SN54LS/74LS90
- INDIVIDUAL ASYNCHRONOUS CLEAR AND PRESET TO 9 FOR EACH COUNTER
- COUNT FREQUENCY — TYPICALLY 65 MHz
- INPUT CLAMP DIODES LIMIT HIGH-SPEED TERMINATION EFFECTS

DUAL DECADE COUNTER

LOW POWER SCHOTTKY

PIN NAMES

MS	Master Set (Set to 9) Input
MR	Master Reset
CP	Clock Input (Active LOW Going Edge)
Q ₀ —Q ₃	Counter Outputs (Note b)


LOADING (Note a)

	HIGH	LOW
0.5 U.L.	0.5 U.L.	0.25 U.L.
0.5 U.L.	0.5 U.L.	0.25 U.L.
1.5 U.L.	1.5 U.L.	1.5 U.L.
10 U.L.	5(2.5) U.L.	

NOTES:


- 1 TTL Unit Load (U.L.) = 40 μ A HIGH/1.6 mA LOW.
- The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.

CONNECTION DIAGRAM DIP (TOP VIEW)



J Suffix — Case 620-08 (Ceramic)
N Suffix — Case 648-05 (Plastic)

LOGIC DIAGRAM (ONE HALF SHOWN)



TRUTH TABLE

COUNT	OUTPUTS			
	Q ₃	Q ₂	Q ₁	Q ₀
0	L	L	L	L
1	L	L	L	H
2	L	L	H	L
3	L	L	H	H
4	L	H	L	L
5	L	H	L	H
6	L	H	H	L
7	L	H	H	H
8	H	L	L	L
9	H	L	L	H

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V _{CC}	Supply Voltage	54	4.5	5.0	5.5	V
		74	4.75	5.0	5.25	
T _A	Operating Ambient Temperature Range	54	-55	25	125	°C
		74	0	25	70	
I _{OH}	Output Current — High	54,74			-0.4	mA
I _{OL}	Output Current — Low	54			4.0	mA
		74			8.0	

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
V _{IH}	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage for All Inputs
V _{IL}	Input LOW Voltage	54		0.7	V	Guaranteed Input LOW Voltage for All Inputs
		74		0.8		
V _{IK}	Input Clamp Diode Voltage		-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA
V _{OH}	Output HIGH Voltage	54	2.5	3.5	V	V _{CC} = MIN, I _{OH} = MAX, V _{IN} = V _{IH} or V _{IL} per Truth Table
		74	2.7	3.5	V	
V _{OL}	Output LOW Voltage	54,74	0.25	0.4	V	I _{OL} = 4.0 mA I _{OL} = 8.0 mA V _{CC} = V _{CC} MIN, V _{IN} = V _{IL} or V _{IH} per Truth Table
		74	0.35	0.5	V	
I _{IH}	Input HIGH Current			20	μA	V _{CC} = MAX, V _{IN} = 2.7 V
				0.1	mA	V _{CC} = MAX, V _{IN} = 7.0 V
I _{IL}	Input LOW Current	MS, MR		-0.4	mA	V _{CC} = MAX, V _{IN} = 0.4 V
		Clock		-1.6	mA	
I _{OS}	Short Circuit Current	-20		-100	mA	V _{CC} = MAX
I _{CC}	Power Supply Current			26	mA	V _{CC} = MAX

AC SETUP REQUIREMENTS: T_A = 25°C, V_{CC} = 5.0 V

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
t _W	Any Pulse Width	20			ns	V _{CC} = 5.0 V
t _s	MR or MS to Setup Time	25			ns	

AC CHARACTERISTICS: $T_A = 25^\circ\text{C}$

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS	
		MIN	TYP	MAX			
f_{MAX}	Maximum Clock Frequency	25	35		MHz	Fig. 1	$V_{\text{CC}} = 5.0\text{ V}$ $C_L = 15\text{ pF}$
t_{PLH} t_{PHL}	Propagation Delay, $\overline{\text{CP}}$ to Q_0		12 13	20 20	ns	Fig. 1	
t_{PLH} t_{PHL}	Propagation Delay, $\overline{\text{CP}}$ to Q_1 or Q_3		24 26	39 39	ns	Fig. 3	
t_{PLH} t_{PHL}	Propagation Delay, $\overline{\text{CP}}$ to Q_2		32 36	54 54	ns	Fig. 2	
t_{PHL}	Propagation Delay, MR to Output		24	39	ns	Fig. 2	
t_{PLH} t_{PHL}	Propagation Delay, MS to Output		24 20	39 36	ns	Fig. 2	

AC WAVEFORMS




Fig. 1




Fig. 2




Fig. 3

*The number of Clock Pulses required between the t_{PHL} and t_{PLH} measurements can be determined from the Truth Table.



SN54LS/74LS540 SN54LS/74LS541

DESCRIPTION — The SN54LS/74LS540 and SN54LS/74LS541 are octal buffers and line drivers with the same functions as the LS240 and LS241, but with pinouts on the opposite side of the package.


These device types are designed to be used as memory address drivers, clockdrivers and bus-oriented transmitters/receivers. These devices are especially useful as output ports for the microprocessors, allowing ease of layout and greater PC board density.

- HYSTERESIS AT INPUTS TO IMPROVE NOISE MARGIN
- PNP INPUTS REDUCE LOADING
- 3-STATE OUTPUTS DRIVE BUS LINES
- INPUTS AND OUTPUTS OPPOSITE SIDE OF PACKAGE, ALLOWING EASIER INTERFACE TO MICROPROCESSORS
- INPUT CLAMP DIODES LIMIT HIGH-SPEED TERMINATION EFFECTS

INPUTS			OUTPUTS	
E ₁	E ₂	D	LS540	LS541
L	L	H	L	H
H	X	X	Z	Z
X	H	X	Z	Z
L	L	L	H	L

L = LOW Voltage Level
H = HIGH Voltage Level
X = Immaterial
Z = High Impedance


BLOCK DIAGRAM




OCTAL BUFFER/LINE DRIVER WITH 3-STATE OUTPUTS LOW POWER SCHOTTKY

LOGIC DIAGRAMS AND CONNECTION DIAGRAMS DIP (TOP VIEW)

SN54LS/74LS540



SN54LS/74LS541



J Suffix — Case 732-03 (Ceramic)
N Suffix — Case 738-01 (Plastic)

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V _{CC}	Supply Voltage	54	4.5	5.0	5.5	V
		74	4.75	5.0	5.25	
T _A	Operating Ambient Temperature Range	54	-55	25	125	°C
		74	0	25	70	
I _{OH}	Output Current — High	54			-12	mA
		74			-15	
I _{OL}	Output Current — Low	54			12	mA
		74			24	

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
V _{IH}	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage for All Inputs
V _{IL}	Input LOW Voltage	54		0.7	V	Guaranteed Input LOW Voltage for All Inputs
		74		0.8		
V _{IK}	Input Clamp Diode Voltage		-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA
V _{OH}	Output HIGH Voltage	54,74	2.4	3.4	V	V _{CC} = MIN, I _{OH} = -3.0 mA
		54,74	2.0		V	V _{CC} = MIN, I _{OH} = MAX, V _{IL} = 0.5 V
V _{OL}	Output LOW Voltage	54,74		0.25	V	I _{OL} = 12 mA, V _{CC} = V _{CC} MIN, V _{IN} = V _{IL} or V _{IH} per Truth Table
		74		0.35	V	I _{OL} = 24 mA
V _{T+} , V _{T-}	Hysteresis	0.2	0.4		V	V _{CC} = MIN
I _{OZH}	Output Off Current High			20	μA	V _{CC} = MAX, V _{OUT} = 2.4 V
I _{OZL}	Output Off Current Low			-20	μA	V _{CC} = MAX, V _{OUT} = 0.4 V
I _{IH}	Input HIGH Current			20	μA	V _{CC} = MAX, V _{IN} = 2.7 V
				0.1	mA	V _{CC} = MAX, V _{IN} = 7.0 V
I _{IL}	Input LOW Current			-0.2	mA	V _{CC} = MAX, V _{IN} = 0.4 V
I _{OS}	Short Circuit Current	-40		-225	mA	V _{CC} = MAX
I _{CC}	Power Supply Current Total, Output HIGH	LS540		25	mA	V _{CC} = MAX
		LS541		32	mA	
	Total, Output LOW	LS540		45	mA	
		LS541		52	mA	
	Total Output 3-State	LS540		52	mA	
		LS541		55	mA	



AC CHARACTERISTICS: $T_A = 25^\circ\text{C}$

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
t_{PLH}	Propagation Delay, Data to Output	LS540	9.0	15	ns	$V_{CC} = 5.0\text{ V}$ $C_L = 45\text{ pF}$ $R_L = 667\ \Omega$
t_{PLH}		LS541	12	15		
t_{PHL}		LS540	12	15		
t_{PHL}		LS541	12	18		
t_{PZH}	Output Enable Time to HIGH Level	LS540	15	25	ns	$C_L = 5.0\text{ pF}$
t_{PZH}		LS541	15	32		
t_{PZL}	Output Enable Time to LOW Level	LS540	20	38	ns	
t_{PZL}		LS541	20	38		
t_{PHZ}	Output Disable Time from HIGH Level	LS540	10	18	ns	
t_{PLZ}	Output Disable Time from LOW Level	LS540	15	25	ns	
		LS541	15	29		

4




Fig. 1




Fig. 2




Fig. 3





Fig. 4



SWITCH POSITIONS

SYMBOL	SW1	SW2
t_{PZH}	Open	Closed
t_{PZL}	Closed	Open
t_{PLZ}	Closed	Closed
t_{PHZ}	Closed	Closed

Fig. 5



SN54LS/74LS568 SN54LS/74LS569


DESCRIPTION —The SN54LS/74LS568 and SN54LS/74LS569 are designed as programmable up/down BCD and Binary counters respectively. These devices have 3-state outputs for use in bus organized systems. With the exception of output enable (\overline{OE}) and asynchronous clear ($\overline{ACL R}$), all functions occur on the positive edge of the clock pulse (CP).

When the \overline{LOAD} input is LOW, the outputs will be programmed by the parallel data inputs (A, B, C, D) on the next clock edge. Enabling of the counters occurs only when \overline{CEP} and \overline{CET} are LOW and \overline{LOAD} is HIGH. Direction of the count is controlled by the up-down input (U/D), HIGH counts up and LOW counts down. High-speed counting and cascading is implemented by internal look-ahead carry logic and an active LOW ripple carry output (RCO). On the LS568, the RCO is LOW at binary 9 during up-count and during down-count it is LOW at binary 0. On the LS569, the RCO is LOW at binary 15 during up-count and during down-count it is also LOW at binary 0. During normal cascading operation \overline{RCO} connected to the succeeding block at \overline{CET} is the only requisite. When counting and when RCO is LOW, the clocked carry output (CCO) provides a HIGH-LOW-HIGH pulse for a duration equal to the LOW time of the clock pulse. Two active LOW reset lines are provided, a master reset asynchronous clear ($\overline{ACL R}$) and a synchronous clear (\overline{SCLR}). When in a HIGH state, the output control (\overline{OE}) input forces the counter output into a HIGH impedance state and when LOW, the counter outputs are enabled.

FOUR-BIT UP/DOWN COUNTERS WITH THREE-STATE OUTPUTS

LOW POWER SCHOTTKY

CONNECTION DIAGRAM
(TOP VIEW)



J Suffix — Case 732-03 (Ceramic)
N Suffix — Case 738-01 (Plastic)
V_{CC} = Pin 20
GND = Pin 10
Note: Pin 1 is marked for orientation.


4

FUNCTION TABLE

CP	INPUTS										OUTPUTS							
	D	C	B	A	LOAD	\overline{CET}	\overline{CEP}	U/D	$\overline{ACL R}$	\overline{SCLR}	\overline{OE}	RCO	CCO	Y _D	Y _C		Y _B	Y _A
↑	X	X	X	X	H	L	L	H	H	H	L	A/R	A/R	(Q _T - CP) + 1				Count Up
↑	X	X	X	X	H	L	L	L	H	H	L	A/R	A/R	(Q _T - CP) - 1				Count Down
↑	X	X	X	X	H	H	X	X	H	H	L	H	H	NC	NC	NC	NC	Count Inhibit
↑	X	X	X	X	H	L	H	X	H	H	L	A/R	H	NC	NC	NC	NC	Count Inhibit
↓	X	X	X	X	X	L	L	H	H	H	L	L	L	↑	H	H	H	Overflow (LS569)
↓	X	X	X	X	X	L	L	H	H	H	L	L	L	↑	H	H	H	Overflow (LS569)
↓	X	X	X	X	X	L	L	H	H	H	L	L	L	↑	H	L	L	Overflow (LS568)
↓	X	X	X	X	X	L	L	H	H	H	L	L	L	↑	H	L	L	Overflow (LS568)
↓	X	X	X	X	X	H	X	H	H	H	L	H	H	H	H	H	H	Overflow Inhibit (LS569)
↓	X	X	X	X	X	H	X	H	H	H	L	H	H	H	L	L	H	Overflow Inhibit (LS568)
↓	X	X	X	X	X	L	L	L	H	H	L	L	L	↓	L	L	L	Underflow
↓	X	X	X	X	X	L	L	L	H	H	L	L	L	↓	L	L	L	Underflow
↓	X	X	X	X	X	H	X	L	H	H	L	H	H	L	L	L	L	Underflow Inhibit
↓	L	H	L	H	L	X	X	X	X	H	H	L	H	H	L	H	H	Load Example
↓	X	X	X	X	X	X	X	X	H	H	L	L	H	H	L	L	L	Clear (Synchronous)
↓	X	X	X	X	X	L	L	L	H	L	L	L	L	↓	L	L	L	Clear (Synchronous)
↓	X	X	X	X	X	L	H	L	H	L	L	L	L	↓	L	L	L	Clear (Synchronous)
↓	X	X	X	X	X	H	X	L	H	L	L	H	H	↓	L	L	L	Clear (Synchronous)
X	X	X	X	X	X	X	X	H	L	X	L	H	H	L	L	L	L	Asynchronous Clear
↓	X	X	X	X	X	L	L	L	L	X	L	L	L	↓	L	L	L	Asynchronous Clear
X	X	X	X	X	X	L	H	L	L	X	L	L	L	↓	L	L	L	Asynchronous Clear
X	X	X	X	X	X	H	X	L	L	X	L	H	H	↓	L	L	L	Asynchronous Clear
X	X	X	X	X	X	X	X	X	X	X	H	X	X					Output Disabled


(Q_T - CP) = Output state prior to clock edge
A/R = Assumes required output state: High except during Overflow and Underflow
X = Don't care
NC = No change

LOGIC DIAGRAMS




4

SN54LS/74LS568



SN54LS/74LS569



DEFINITION OF FUNCTIONAL TERMS

A, B, C, D The four programmable data inputs.

\overline{CEP} Count Enable Parallel. Can be used to enable and inhibit counting in high speed cascaded operation. \overline{CEP} must be LOW to count.

\overline{CET} Count Enable Trickle. Enables the ripple carry output for cascaded operation. Must be LOW to count.

CP Clock Pulse. All synchronous functions occur on the LOW-to-HIGH transition of the clock.

\overline{LOAD} Enables parallel load of counter outputs from data inputs on the next clock edge. Must be HIGH to count.

U/\overline{D} Up/Down Count Control. HIGH counts up and LOW counts down.

\overline{ACLR} Asynchronous Clear. Master reset of counters to zero when \overline{ACLR} is LOW, independent of the clock.

\overline{SCLR} Synchronous clear of counters to zero on the next clock edge when \overline{SCLR} is LOW.


\overline{OE} A HIGH on the output control sets the four counter outputs in the high impedance, and a LOW, enables the output.

Y_A, Y_B, Y_C, Y_D The four counter outputs.

\overline{RCO} Ripple Carry Output. Output will be LOW on the maximum count on up-count. Upon down-count, \overline{RCO} is LOW at 0000.

CCO Clock Carry Output. While counting and \overline{RCO} is LOW, CCO will follow the clock HIGH-LOW-HIGH transition.

LOW-POWER SCHOTTKY INPUT/OUTPUT CURRENT INTERFACE CONDITIONS



Note: Actual current flow direction shown

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V _{CC}	Supply Voltage	54	4.5	5.0	5.5	V
		74	4.75	5.0	5.25	
T _A	Operating Ambient Temperature Range	54	-55	25	125	°C
		74	0	25	70	
I _{OH}	Output Current — High Except \overline{RCO} , CCO	54			-1.0	mA
		74			-2.6	
I _{OH}	Output Current — High \overline{RCO} , CCO	54,74			-0.44	mA
I _{OL}	Output Current — Low Except \overline{RCO} , CCO	54			12	mA
		74			24	
I _{OL}	Output Current — Low, \overline{RCO} , CCO	54			4	mA
		74			8	

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER		LIMITS			UNITS	TEST CONDITIONS
			MIN	TYP	MAX		
V _{IH}	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage for All Inputs
V _{IL}	Input LOW Voltage	54			0.7	V	Guaranteed Input LOW Voltage for All Inputs
		74			0.8		
V _{IK}	Input Clamp Diode Voltage			-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA
V _{OH}	Output HIGH Voltage \overline{RCO} , CCO	54	2.4	3.4		V	V _{CC} = MIN, I _{OH} = MAX, V _{IN} = V _{IH} or V _{IL} per Truth Table
		74	2.4	3.1		V	
		54	2.5	3.5		V	
		74	2.7	3.5		V	
V _{OL}	Output LOW Voltage	54,74		0.25	0.4	V	I _{OL} = I _{OL} MAX, V _{CC} = V _{CC} MIN, V _{IN} = V _{IL} or V _{IH} per Truth Table
		74		0.35	0.5	V	
I _{OZH}	Output Off Current—High				20	μA	V _{CC} = MAX, V _O = 2.4 V
I _{OZL}	Output Off Current—Low				-20	μA	V _{CC} = MAX, V _O = 0.4 V
I _{IH}	Input HIGH Current				20	μA	V _{CC} = MAX, V _{IN} = 2.7 V
					0.1	mA	V _{CC} = MAX, V _{IN} = 7.0 V
I _{IL}	Input LOW Current	Others			-0.4	mA	V _{CC} = MAX, V _{IN} = 0.4 V
		\overline{CET}			-0.8	mA	
I _{OS}	Short Circuit Current	\overline{RCO} , CCO	-20		-100	mA	V _{CC} = MAX
		Others	-30		-130	mA	
I _{CC}	Power Supply Current, 3-State				43	mA	V _{CC} = MAX

4


AC CHARACTERISTICS: $T_A = 25^\circ\text{C}$

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
f_{MAX}	Maximum Toggle Frequency	25			MHz	$V_{CC} = 5.0\text{ V}$ $C_L = 45\text{ pF}$ $R_L = 667\ \Omega$
t_{PLH}	Propagation Delay Clock to Q		15	24	ns	
t_{PHL}	Propagation Delay Clock to \overline{Q}		23	35	ns	
t_{PLH}	Propagation Delay \overline{CET} to \overline{RCO}		14	24	ns	
t_{PHL}	Propagation Delay \overline{CET} to \overline{RCO}		14	24	ns	
t_{PLH}	Propagation Delay U/D to \overline{RCO}		20	30	ns	
t_{PHL}	Propagation Delay U/D to \overline{RCO}		15	24	ns	
t_{PLH}	Propagation Delay Clock to \overline{RCO}		25	40	ns	
t_{PHL}	Propagation Delay Clock to \overline{RCO}		26	40	ns	
t_{PLH}	Propagation Delay \overline{CET} or \overline{CEP} to CCO		12	20	ns	
t_{PHL}	Propagation Delay \overline{CET} or \overline{CEP} to CCO		20	30	ns	
t_{PLH}	Propagation Delay Clock to CCO		17	27	ns	
t_{PHL}	Propagation Delay Clock to CCO		26	40	ns	
t_{PLH}	Propagation Delay ACLR to Q		21	32	ns	
t_{PHL}	Propagation Delay ACLR to Q		21	32	ns	
t_{PZH}	Output Enable Time		10	16	ns	$C_L = 5.0\text{ pF}$
t_{PZL}	Output Enable Time		17	24	ns	
t_{PHZ}	Output Disable Time		20	25	ns	
t_{PLZ}	Output Disable Time		17	27	ns	

AC SETUP REQUIREMENTS: $T_A = 25^\circ\text{C}$, $V_{CC} = 5.0\text{ V}$

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
t_W	Clock Pulse Width	30			ns	$V_{CC} = 5.0\text{ V}$
t_s	Setup Time, A, B, C, D	20			ns	
t_s	Setup Time, \overline{SCLR}	20			ns	
t_s	Setup Time, \overline{LOAD}	30			ns	
t_s	Setup Time, U/ \overline{D}	50			ns	
t_s	Setup Time, \overline{CET} , \overline{CEP}	32			ns	
t_h	Hold Time, Any Inputs	0			ns	

MICROPROGRAMMABLE DUAL-EVENT 8-BIT COUNTERS






DESCRIPTION — The SN54LS/74LS604 thru SN54LS/74LS607 are multiplexed latches designed for storing data from two input buses, A and B, and providing the stored data from either the A or B register to the output bus.

Data is loaded by the clock on the positive going transition (low-level to high-level). Control of the active and high impedance states of the outputs is also on the clock pin. The outputs are in the HIGH impedance or OFF state when the clock pin is LOW and the outputs are enabled when the clock pin is HIGH.

The SN54LS/74LS604 and 605 are designed for high speed operation and the SN54LS/74LS606 and 607 are designed to eliminate decoding voltage spikes. The SN54LS/74LS 604 and 606 have 3-state outputs while the SN54LS/74LS605 and 607 are open collector.


BLOCK DIAGRAM



SN54LS/74LS604
SN54LS/74LS605
SN54LS/74LS606
SN54LS/74LS607

OCTAL 2-INPUT
MULTIPLEXED LATCHES
LOW POWER SCHOTTKY

CONNECTION DIAGRAM
(TOP VIEW)



J Suffix — Case 733-02 (Ceramic)
N Suffix — Case 710-02 (Plastic)

FUNCTION TABLE

INPUTS				OUTPUTS
A1-A8	B1-B8	SELECT A/ \bar{B}	CLOCK	Y1-Y8
A data	B data	L	↑	B data
A data	B data	H	↑	A data
X	X	X	L	Z or Off
X	X	L	H	B register stored data
X	X	H	H	A register stored data

H = high level (steady state) L = low level (steady state)
X = irrelevant Z = high-impedance state
Off = H if pull-up resistor is connected to open-collector output
↑ = transition from low to high level

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V _{CC}	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
T _A	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
I _{OH}	Output Current — High	54 74			-1.0 -2.6	mA
I _{OL}	Output Current — Low	54 74			12 24	mA

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS	
		MIN	TYP	MAX			
V _{IH}	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage for All Inputs	
V _{IL}	Input LOW Voltage	54		0.7	V	Guaranteed Input LOW Voltage for All Inputs	
		74		0.8			
V _{IK}	Input Clamp Diode Voltage		-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA	
V _{OH}	Output HIGH Voltage	54	2.4	3.4	V	V _{CC} = MIN, I _{OH} = MAX, V _{IN} = V _{IH} or V _{IL} per Truth Table	
		74	2.4	3.1	V		
V _{OL}	Output LOW Voltage	54,74		0.25	0.4	I _{OL} = 12 mA	V _{CC} = V _{CC} MIN, V _{IN} = V _{IL} or V _{IH} per Truth Table
		74		0.35	0.5	I _{OL} = 24 mA	
I _{OZH}	Output Off Current HIGH			20	μA	V _{CC} = MAX, V _O = 2.4 V	
I _{OZL}	Output Off Current LOW			-20	μA	V _{CC} = MAX, V _O = 0.4 V	
I _{IH}	Input HIGH Current			20	μA	V _{CC} = MAX, V _{IN} = 2.7 V	
				-0.1	mA	V _{CC} = MAX, V _{IN} = 7.0 V	
I _{IL}	Input LOW Current	A,B		-0.4	mA	V _{CC} = MAX, V _{IN} = 0.4 V	
		CK, Select		-0.2	mA		
I _{OS}	Short Circuit Current	-30		-130	mA	V _{CC} = MAX	
I _{CC}	Power Supply Current			70	mA	V _{CC} = MAX	

4

AC CHARACTERISTICS: $T_A = 25^\circ\text{C}$

SYMBOL	PARAMETER	LS604			LS606			UNITS	TEST CONDITIONS
		LIMITS			LIMITS				
		MIN	TYP	MAX	MIN	TYP	MAX		
t_{PLH} t_{PHL}	Select A/ \bar{B} , Data: A = H, B = L		15 23	25 35		36 16	50 30	ns	$V_{CC} = 5.0\text{ V}$ $C_L = 45\text{ pF}$ $R_L = 667\ \Omega$
t_{PLH} t_{PHL}	Select A/ \bar{B} , Data: A = L, B = H		31 19	45 30		22 22	35 35	ns	
t_{PZH} t_{PZL}	Clock to Output		19 27	30 40		27 35	40 50	ns	
t_{PLZ} t_{PHZ}	Clock to Output		20 15	30 25		20 15	30 25	ns	$C_L = 5.0\text{ pF}$

AC SETUP REQUIREMENTS: $T_A = 25^\circ\text{C}$

SYMBOL	PARAMETER	LIMITS			UNITS	CONDITIONS
		MIN	TYP	MAX		
t_W	Clock Pulse Width	20			ns	$V_{CC} = 5.0\text{ V}$
t_s	Setup Time	20			ns	
t_h	Hold Time	0			ns	

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V _{CC}	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
T _A	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
V _{OH}	Output Voltage — High	54,74			5.5	V
I _{OL}	Output Current — Low	54 74			12 24	mA

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
V _{IH}	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage for All Inputs
V _{IL}	Input LOW Voltage	54		0.7	V	Guaranteed Input LOW Voltage for All Inputs
		74		0.8		
V _{IK}	Input Clamp Diode Voltage		-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA
I _{OH}	Output HIGH Current	54,74		250	μA	V _{CC} = MIN, V _{OH} = MAX
V _{OL}	Output LOW Voltage	54,74	0.25	0.4	V	I _{OL} = 12 mA V _{CC} = V _{CC} MIN, V _{IN} = V _{IL} or V _{IH} per Truth Table
		74	0.35	0.5	V	
I _{IH}	Input HIGH Current			20	μA	V _{CC} = MAX, V _{IN} = 2.7 V V _{CC} = MAX, V _{IN} = 7.0 V
				0.1	mA	
I _{IL}	Input LOW Current	A, B		-0.4	mA	V _{CC} = MAX, V _{IN} = 0.4 V
		CK, Select		-0.2	mA	
I _{CC}	Power Supply Current			60	mA	V _{CC} = MAX



AC CHARACTERISTICS: T_A = 25°C

SYMBOL	PARAMETER	LS605			LS607			UNITS	TEST CONDITIONS
		LIMITS			LIMITS				
		MIN	TYP	MAX	MIN	TYP	MAX		
t _{PLH} t _{PHL}	Select A/ \bar{B} , Data: A = H, B = L		28 28	40 40		51 21	70 30	ns	V _{CC} = 5.0 V C _L = 45 pF, R _L = 667 Ω
t _{PLH} t _{PHL}	Select A/ \bar{B} , Data: A = L, B = H		39 25	60 40		28 28	40 40		
t _{PLH} t _{PHL}	Clock to Output		27 25	40 40		30 32	45 45		

AC SETUP REQUIREMENTS: T_A = 25°C

SYMBOL	PARAMETER	LIMITS			UNITS	CONDITIONS
		MIN	TYP	MAX		
t _W	Clock Pulse Width	20			ns	V _{CC} = 5.0 V
t _s	Setup Time	20			ns	
t _h	Hold Time	0			ns	



DESCRIPTION — The SN54LS/74LS620 thru SN54LS/74LS623 series are octal bus transceivers designed for asynchronous two-way communication between data buses. Control function implementation allows maximum timing flexibility. Enable inputs may be used to disable the device so that buses are effectively isolated. Depending on the Logic Levels at the enable inputs, Data transmission is allowed from the A bus to the B bus or from the B bus to the A bus. The dual-enable configuration gives the LS620 thru LS623 the capability to store data by simultaneous enabling of $\bar{G}BA$ and GAB . Each output reinforces its input in this transceiver configuration. Thus, when both control inputs are enabled all other data sources to the two sets of bus lines (16 in all) will remain at their last states. The 8-bit codes appearing on the two sets of buses will be identical for the LS621 and LS623 devices or complementary for the LS620 and LS622.

SN54LS/74LS620
SN54LS/74LS621
SN54LS/74LS622
SN54LS/74LS623

OCTAL BUS TRANSCEIVERS


LOW POWER SCHOTTKY

BLOCK DIAGRAMS



CONNECTION DIAGRAM

(TOP VIEW)



J Suffix — Case 732-03 (Ceramic)
 N Suffix — Case 738-01 (Plastic)

FUNCTION TABLE

ENABLE INPUTS		OPERATION	
$\bar{G}BA$	GAB	LS620, LS622	LS621, LS623
L	L	\bar{B} data to A bus	B data to A bus
H	H	\bar{A} data to B bus	A data to B bus
H	L	Isolation	Isolation
L	H	\bar{B} data to A bus, \bar{A} data to B bus	B data to A bus, A data to B bus

H = high level, L = low level, X = irrelevant

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V _{CC}	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
T _A	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
I _{OH}	Output Current — High	54,74			-3.0	mA
		54 74			-12 -15	mA
I _{OL}	Output Current — Low	54 74			12 24	mA

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
V _{IH}	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage for All Inputs
V _{IL}	Input LOW Voltage	54		0.5	V	Guaranteed Input LOW Voltage for All Inputs
		74		0.6		
V _{T+} —V _{T-}	Hysteresis	0.2	0.4		V	V _{CC} = MIN
V _{IK}	Input Clamp Diode Voltage		-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA
V _{OH}	Output HIGH Voltage	54,74	2.4	3.4	V	V _{CC} = MIN, I _{OH} = -3.0 mA
		54,74	2.0		V	V _{CC} = MIN, I _{OH} = MAX
V _{OL}	Output LOW Voltage	54,74		0.25	0.4	I _{OL} = 12 mA
		74		0.35	0.5	I _{OL} = 24 mA
						V _{CC} = V _{CC} MIN, V _{IN} = V _{IL} or V _{IH} per Truth Table
I _{OZH}	Output Off Current HIGH			20	μA	V _{CC} = MAX, V _{OUT} = 2.4 V
I _{OZL}	Output Off Current LOW			-400	μA	V _{CC} = MAX, V _{OUT} = 4.0 V
I _{IH}	Input HIGH Current	A or B, \bar{G} BA or GAB		20	μA	V _{CC} = MAX, V _{IN} = 2.7 V
		\bar{G} BA or GAB		0.1	mA	V _{CC} = MAX, V _{IN} = 7.0 V
		A or B		0.1	mA	V _{CC} = MAX, V _{IN} = 5.5 V
I _{IL}	Input LOW Current			-0.4	mA	V _{CC} = MAX, V _{IN} = 0.4 V
I _{OS}	Short Circuit Current	-40		-225	mA	V _{CC} = MAX
I _{CC}	Power Supply Current			70	mA	V _{CC} = MAX
	Total Output HIGH			90		
	Total at HIGH Z			95		



AC CHARACTERISTICS: $T_A = 25^\circ\text{C}$, $V_{CC} = 5.0\text{V}$

SYMBOL	PARAMETER	LS620			LS623			UNITS	TEST CONDITIONS
		LIMITS			LIMITS				
		MIN	TYP	MAX	MIN	TYP	MAX		
t_{PLH} t_{PHL}	Propagation Delay A to B		6.0 8.0	10 15		8.0 11	15 15	ns	$C_L = 45\text{ pF}$, $R_L = 667\ \Omega$
t_{PLH} t_{PHL}	Propagation Delay B to A		6.0 8.0	10 15		8.0 11	15 15	ns	
t_{PZL} t_{PZH}	Output Enable Time $\overline{G}BA$ to A		31 23	40 40		31 26	40 40	ns	
t_{PZL} t_{PZH}	Output Enable Time GAB to B		31 23	40 40		31 26	40 40	ns	
t_{PLZ} t_{PHZ}	Output Disable Time $\overline{G}BA$ to A		15 15	25 25		15 15	25 25	ns	$C_L = 5.0\text{ pF}$
t_{PLZ} t_{PHZ}	Output Disable Time GAB to B		15 15	25 25		15 15	25 25	ns	

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V _{CC}	Supply Voltage		54 74	4.5 5.0	5.0 5.25	V
T _A	Operating Ambient Temperature Range		54 74	-55 0	25 25	°C
V _{OH}	Output Voltage — High		54, 74		5.5	mA
I _{OL}	Output Current — Low		54 74		12 24	mA

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
V _{IH}	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage for All Inputs
V _{IL}	Input LOW Voltage	54		0.5	V	Guaranteed Input LOW Voltage for All Inputs
		74		0.6		
V _{T+} —V _{T-}	A or B Input	0.2	0.4		V	V _{CC} = MIN
V _{IK}	Input Clamp Diode Voltage		-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA
I _{OH}	Output HIGH Current	54, 74		100	μA	V _{CC} = MIN, V _{OH} = MAX
V _{OL}	Output LOW Voltage	54, 74	0.25	0.4	V	I _{OL} = 12 mA I _{OL} = 24 mA V _{CC} = V _{CC} MIN, V _{IN} = V _{IL} or V _{IH} per Truth Table
		74	0.35	0.5	V	
I _{IH}	Input HIGH Current			20	μA	V _{CC} = MAX, V _{IN} = 2.7 V
				-0.1	mA	V _{CC} = MAX, V _{IN} = 7.0 V
I _{IL}	Input LOW Current			-0.4	mA	V _{CC} = MAX, V _{IN} = 0.4 V
I _{CC}	Power Supply Current Total, Output HIGH			70	mA	V _{CC} = MAX
				90	mA	V _{CC} = MAX



AC CHARACTERISTICS: T_A = 25°C, V_{CC} = 5.0 V

SYMBOL	PARAMETER	LS621			LS622			UNITS	TEST CONDITIONS
		LIMITS			LIMITS				
		MIN	TYP	MAX	MIN	TYP	MAX		
t _{PLH} t _{PHL}	Propagation Delay A to B		17 16	25 25		19 14	25 25	ns	C _L = 45 pF, R _L = 667 Ω
t _{PLH} t _{PHL}	Propagation Delay B to A		17 16	25 25		19 14	25 25		
t _{PLH} t _{PHL}	Output Disable Time G _{BA} to A		23 34	40 50		26 43	40 60		
t _{PLH} t _{PHL}	Output Disable Time G _{AB} to B		25 37	40 50		28 39	40 60		

SN54LS/74LS640 thru SN54LS/74LS645

DESCRIPTION — These octal bus transceivers are designed for asynchronous two-way communication between data buses. Control function implementation minimizes external timing requirements. These circuits allow data transmission from the A bus to B or from the B bus to A bus depending upon the logic level of the direction control (DIR) input. Enable input (\bar{G}) can disable the device so that the buses are effectively isolated.

OCTAL BUS TRANSCEIVERS

LOW POWER SCHOTTKY

DEVICE	OUTPUT	LOGIC
LS640	3-State	Inverting
LS641	Open-Collector	True
LS642	Open-Collector	Inverting
LS643	3-State	True and Inverting
LS644	Open-Collector	True and Inverting
LS645	3-State	True


FUNCTION TABLE

CONTROL		OPERATION		
INPUTS		LS640	LS641	LS643
\bar{G}	DIR	LS642	LS645	LS644
L	L	\bar{B} data to A bus	B data to A bus	B data to A bus
L	H	\bar{A} data to B bus	A data to B bus	\bar{A} data to B bus
H	X	Isolation	Isolation	Isolation


H = High level, L = low level, X = irrelevant

4

CONNECTION DIAGRAMS (TOP VIEW)




SN54LS/74LS640
SN54LS/74LS642



SN54LS/74LS641
SN54LS/74LS645

SN54LS/74LS643
SN54LS/74LS644



J Suffix — Case 732-03 (Ceramic)
N Suffix — Case 738-01 (Plastic)

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V _{CC}	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
T _A	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
I _{OH}	Output Current — High	54,74			-3.0	mA
		54 74			-12 -15	mA
I _{OL}	Output Current — Low	54 74			12 24	mA

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
V _{IH}	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage for All Inputs
V _{IL}	Input LOW Voltage	54		0.5	V	Guaranteed Input LOW Voltage for All Inputs
		74		0.6		
V _{IK}	Input Clamp Diode Voltage		-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA
V _{OH}	Output HIGH Voltage	54,74	2.4	3.4	V	V _{CC} = MIN, I _{OH} = -3.0 mA
		54,74	2.0		V	V _{CC} = MIN, I _{OH} = MAX
V _{OL}	Output LOW Voltage	54,74		0.25	0.4	I _{OL} = 12 mA
		74		0.35	0.5	I _{OL} = 24 mA
						V _{CC} = V _{CC} MIN, V _{IN} = V _{IL} or V _{IH} per Truth Table
I _{OZH}	Output Off Current HIGH			20	μA	V _{CC} = MAX, V _{OUT} = 2.4 V
I _{OZL}	Output Off Current LOW			-400	μA	V _{CC} = MAX, V _{OUT} = 0.4 V
I _{IH}	Input HIGH Current	A or B, DIR or \bar{G}		20	μA	V _{CC} = MAX, V _{IN} = 2.7 V
		DIR or \bar{G}		0.1	mA	V _{CC} = MAX, V _{IN} = 7.0 V
		A or B		0.1	mA	V _{CC} = MAX, V _{IN} = 5.5 V
I _{IL}	Input LOW Current			-0.4	mA	V _{CC} = MAX, V _{IN} = 0.4 V
I _{OS}	Output Short Circuit Current	-40		-225	mA	V _{CC} = MAX
I _{CC}	Power Supply Current				mA	V _{CC} = MAX
	Total Output HIGH			70		
	Total Output LOW			90		
	Total at HIGH Z			95		

4

AC CHARACTERISTICS: $T_A = 25^\circ\text{C}$, $V_{CC} = 5.0\text{ V}$

SYMBOL	PARAMETER	LIMITS									UNITS	TEST CONDITIONS
		LS640			LS643			LS645				
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		
t _{PLH} t _{PHL}	Propagation Delay, A to B		6.0 8.0	10 15		6.0 9.0	10 15		8.0 11	15 15	ns	$C_L = 45\text{ pF}$, $R_L = 667\ \Omega$
t _{PLH} t _{PHL}	Propagation Delay, B to A		6.0 8.0	10 15		8.0 11	15 15		8.0 11	15 15	ns	
t _{PZL} t _{PZH}	Output Enable Time \bar{G} , DIR to A		31 23	40 40		32 27	45 40		31 26	40 40	ns	
t _{PZL} t _{PZH}	Output Enable Time \bar{G} , DIR to B		31 23	40 40		32 23	45 40		31 26	40 40	ns	
t _{PLZ} t _{PHZ}	Output Disable Time \bar{G} , DIR to A		15 15	25 25		15 15	25 25		15 15	25 25	ns	
t _{PLZ} t _{PHZ}	Output Disable Time \bar{G} , DIR to B		15 15	25 25		15 15	25 25		15 15	25 25	ns	

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V _{CC}	Supply Voltage		54	4.5	5.0	V
			74	4.75	5.0	
T _A	Operating Ambient Temperature Range		54	-55	25	°C
			74	0	25	
V _{OH}	Output Voltage — High	54,74			5.5	V
I _{OL}	Output Current — Low		54			mA
			74			

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER		LIMITS			UNITS	TEST CONDITIONS
			MIN	TYP	MAX		
V _{IH}	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage for All Inputs
V _{IL}	Input LOW Voltage	54			0.5	V	Guaranteed Input LOW Voltage for All Inputs
		74			0.6		
V _{IK}	Input Clamp Diode Voltage			-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA
I _{OH}	Output HIGH Current	54,74			100	μA	V _{CC} = MIN, V _{OH} = MAX
V _{OL}	Output LOW Voltage	54,74		0.25	0.4	V	I _{OL} = 12 mA
		74		0.35	0.5	V	I _{OL} = 24 mA
I _{IH}	Input HIGH Current				20	μA	V _{CC} = MAX, V _{IN} = 2.7 V
					-0.1	mA	V _{CC} = MAX, V _{IN} = 7.0 V
I _{IL}	Input LOW Current				-0.4	mA	V _{CC} = MAX, V _{IN} = 0.4 V
I _{CC}	Power Supply Current Total, Output HIGH				70	mA	V _{CC} = MAX
	Total, Output LOW				90	mA	V _{CC} = MAX
	Total at HIGH Z				95	mA	V _{CC} = MAX

AC CHARACTERISTICS: T_A = 25°C, V_{CC} = 5.0 V

SYMBOL	PARAMETER	LIMITS									UNITS	TEST CONDITIONS
		LS641			LS642			LS644				
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		
t _{PLH}	Propagation Delay, A to B		17	25		19	25		17	25	ns	C _L = 45 pF, R _L = 667 Ω
t _{PHL}			16	25		14	25		14	25		
t _{PLH}	Propagation Delay, B to A		17	25		19	25		19	25		
t _{PHL}			16	25		14	25		16	25		
t _{PLH}	Propagation Delay, G, DIR to A		23	40		26	40		26	40		
t _{PHL}			34	50		43	60		43	60		
t _{PLH}	Propagation Delay, G, DIR to B		25	40		28	40		25	40		
t _{PHL}			37	50		39	60		37	50		



DESCRIPTION — The SN54LS/74LS668 and SN54LS/74LS669 are synchronous 4-bit up/down counters. The LS668 is a decade counter and the LS669 is a 4-bit binary counter. For high speed counting applications, these presettable counters feature an internal carry look-ahead for cascading purposes. By clocking all flip-flops simultaneously so the outputs change coincident with each other (when instructed to do so by the count enable inputs and internal gating) synchronous operation is provided. This helps to eliminate output counting spikes, normally associated with asynchronous (ripple-clock) counters. The four master-slave flip-flops are triggered on the rising (positive-going) edge of the clock waveform by a buffered clock input.

Circuitry of the load inputs allows loading with the carry-enable output of the cascaded counters. Because loading is synchronous, disabling of the counter by setting up a low level on the load input will cause the outputs to agree with the data inputs after the next clock pulse.

Cascading counters for N-bit synchronous applications are provided by the carry look-ahead circuitry, without additional gating. Two count-enable inputs and a carry output help accomplish this function. Count-enable inputs (\bar{P} and \bar{T}) must both be low to count. The level of the up-down input determines the direction of the count. When the input level is low, the counter counts down, and when the input is high, the count is up. Input \bar{T} is fed forward to enable the carry output. The carry output will now produce a low level output pulse with a duration \approx equal to the high portion of the Q_A output when counting up and when counting down \approx equal to the low portion of the Q_A output. This low level carry pulse may be utilized to enable successive cascaded stages. Regardless of the level of the clock input, transitions at the \bar{P} or \bar{T} inputs are allowed. By diode-clamping all inputs, transmission line effects are minimized which allows simplification of system design.

Any changes at control inputs (ENABLE \bar{P} , ENABLE \bar{T} , LOAD, UP/DOWN) will have no effect on the operating mode until clocking occurs because of the fully independent clock circuits. Whether enabled, disabled, loading or counting, the function of the counter is dictated entirely by the conditions meeting the stable setup and hold times.

PROGRAMMABLE LOOK-AHEAD UP/DOWN BINARY/DECADE COUNTERS


- FULLY SYNCHRONOUS OPERATION FOR COUNTING AND PROGRAMMING
- INTERNAL LOOK-AHEAD FOR FAST COUNTING
- CARRY OUTPUT FOR n-BIT CASCADING
- FULLY INDEPENDENT CLOCK CIRCUIT
- BUFFERED OUTPUTS

**SN54LS/74LS668
SN54LS/74LS669**

**SYNCHRONOUS 4-BIT
UP/DOWN COUNTERS**

LOW POWER SCHOTTKY

**CONNECTION DIAGRAM
(TOP VIEW)**




J Suffix — Case 620-08 (Ceramic)
N Suffix — Case 648-05 (Plastic)


4

BLOCK DIAGRAMS

SN54LS/74LS669



SN54LS/74LS668



4

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V _{CC}	Supply Voltage	54	4.5	5.0	5.5	V
		74	4.75	5.0	5.25	
T _A	Operating Ambient Temperature Range	54	-55	25	125	°C
		74	0	25	70	
I _{OH}	Output Current — High	54,74			-0.4	mA
I _{OL}	Output Current — Low	54			4.0	mA
		74			8.0	

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER		LIMITS			UNITS	TEST CONDITIONS
			MIN	TYP	MAX		
V _{IH}	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage for All Inputs
V _{IL}	Input LOW Voltage	54			0.7	V	Guaranteed Input LOW Voltage for All Inputs
		74			0.8		
V _{IK}	Input Clamp Diode Voltage			-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA
V _{OH}	Output HIGH Voltage	54	2.5	3.5		V	V _{CC} = MIN, I _{OH} = MAX, V _{IN} = V _{IH} or V _{IL} per Truth Table
		74	2.7	3.5		V	
V _{OL}	Output LOW Voltage	54,74		0.25	0.4	V	I _{OL} = 4.0 mA V _{CC} = V _{CC} MIN, V _{IN} = V _{IL} or V _{IH} per Truth Table
		74		0.35	0.5	V	
I _{IH}	Input HIGH Current	Others			20	μA	V _{CC} = MAX, V _{IN} = 2.7 V
		Load			40	μA	
		Others			0.1	mA	V _{CC} = MAX, V _{IN} = 7.0 V
		Load			0.2	mA	
I _{IL}	Input LOW Current	Others			-0.4	mA	V _{CC} = MAX, V _{IN} = 0.4 V
		Load			-0.8	mA	
I _{OS}	Short Circuit Current		-20		-100	mA	V _{CC} = MAX
I _{CC}	Power Supply Current				34	mA	V _{CC} = MAX

4


AC CHARACTERISTICS: $T_A = 25^\circ\text{C}$, $V_{CC} = 5.0\text{ V}$

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
f_{MAX}	Maximum Clock Frequency	25	32		MHz	$C_L = 15\text{ pF}$
t_{PLH} t_{PHL}	Propagation Delay, Clock to $\overline{\text{RCO}}$		26 40	40 60	ns	
t_{PLH} t_{PHL}	Propagation Delay Clock to Any Q		18 18	27 27	ns	
t_{PLH} t_{PHL}	Enable to $\overline{\text{RCO}}$		11 29	17 45	ns	
t_{PLH} t_{PHL}	$\text{U}/\overline{\text{D}}$ to $\overline{\text{RCO}}$		22 26	35 40	ns	

AC SETUP REQUIREMENTS: $T_A = 25^\circ\text{C}$, $V_{CC} = 5.0\text{ V}$


SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
t_W	Clock Pulse Width	20			ns	$V_{CC} = 5.0\text{ V}$
t_s	Data Setup Time	20			ns	
t_s	Enable Setup Time	35			ns	
t_s	Load Setup Time	25			ns	
t_s	$\text{U}/\overline{\text{D}}$ Setup Time	30			ns	
t_h	Hold Time, Any Input	0			ns	

PARAMETER MEASUREMENT INFORMATION



4

VOLTAGE WAVEFORMS





MOTOROLA

DESCRIPTION — The TTL/MSI SN54LS/74LS670 is a high-speed, low-power 4 x 4 Register File organized as four words by four bits. Separate read and write inputs, both address and enable, allow simultaneous read and write operation.

The 3-state outputs make it possible to connect up to 128 outputs to increase the word capacity up to 512 words. Any number of these devices can be operated in parallel to generate an n-bit length.

The SN54LS/74LS170 provides a similar function to this device but it features open-collector outputs.

- **SIMULTANEOUS READ/WRITE OPERATION**
- **EXPANDABLE TO 512 WORDS BY n-BITS**
- **TYPICAL ACCESS TIME OF 20 ns**
- **3-STATE OUTPUTS FOR EXPANSION**
- **TYPICAL POWER DISSIPATION OF 125 mW**

PIN NAMES

D ₁ -D ₄	Data Inputs
W _A , W _B	Write Address Inputs
\bar{E} _W	Write Enable (Active LOW) Input
R _A , R _B	Read Address Inputs
\bar{E} _R	Read Enable (Active LOW) Input
Q ₁ -Q ₄	Outputs (Note b)

LOADING (Note a)

	HIGH	LOW
D ₁ -D ₄	0.5 U.L.	0.25 U.L.
W _A , W _B	0.5 U.L.	0.25 U.L.
\bar{E} _W	1.0 U.L.	0.5 U.L.
R _A , R _B	0.5 U.L.	0.25 U.L.
\bar{E} _R	1.5 U.L.	0.75 U.L.
Q ₁ -Q ₄	65(25) U.L.	15(7.5) U.L.


NOTES:

- a. 1 TTL Unit Load (U.L.) = 40 μ A HIGH/1.6 mA LOW.
 b. The Output LOW drive factor is 2.5 U.L. for Military (54) and 5.0 U.L. for Commercial (74) Temperature Ranges. The Output HIGH drive factor is 25 U.L. for Military and 65 U.L. for Commercial Temperature Ranges.

**SN54LS670
SN74LS670**


**4 x 4 REGISTER FILE
WITH 3-STATE OUTPUTS
LOW POWER SCHOTTKY**

LOGIC SYMBOL



V_{CC} = Pin 16
GND = Pin 8


**CONNECTION DIAGRAM
DIP (TOP VIEW)**



J Suffix — Case 620-08 (Ceramic)
N Suffix — Case 648-05 (Plastic)

NOTE:
The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

LOGIC DIAGRAM



○ = Pin Numbers
 VCC = Pin 16
 GND = Pin 8

4

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V _{CC}	Supply Voltage	54	4.5	5.0	5.5	V
		74	4.75	5.0	5.25	
T _A	Operating Ambient Temperature Range	54	-55	25	125	°C
		74	0	25	70	
I _{OH}	Output Current — High	54 74			-1.0 -2.6	mA
I _{OL}	Output Current — Low	54 74			12 24	mA

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS	
		MIN	TYP	MAX			
V _{IH}	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage for All Inputs	
V _{IL}	Input LOW Voltage	54		0.7	V	Guaranteed Input LOW Voltage for All Inputs	
		74		0.8			
V _{IK}	Input Clamp Diode Voltage		-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA	
V _{OH}	Output HIGH Voltage	54	2.4	3.4	V	V _{CC} = MIN, I _{OH} = MAX, V _{IN} = V _{IH} or V _{IL} per Truth Table	
		74	2.4	3.1	V		
V _{OL}	Output LOW Voltage	54,74		0.25	0.4	V	I _{OL} = 12 mA I _{OL} = 24 mA V _{CC} = V _{CC} MIN, V _{IN} = V _{IL} or V _{IH} per Truth Table
		74		0.35	0.5	V	
I _{OZH}	Output Off Current HIGH			20	μA	V _{CC} = MAX, V _O = 2.4 V	
I _{OZL}	Output Off Current LOW			-20	μA	V _{CC} = MAX, V _O = 0.4 V	
I _{IH}	Input HIGH Current D, R, W E _W E _R			20 40 60	μA	V _{CC} = MAX, V _{IN} = 2.7 V	
				0.1 0.2 0.3	mA		
I _{IL}	Input LOW Current D, R, W E _W E _R			-0.4 -0.8 -1.2	mA	V _{CC} = MAX, V _{IN} = 0.4 V	
I _{OS}	Short Circuit Current	-30		-130	mA	V _{CC} = MAX	
I _{CC}	Power Supply Current			50	mA	V _{CC} = MAX	

AC CHARACTERISTICS: $T_A = 25^\circ\text{C}$

SYMBOL	PARAMETER	LIMITS			UNITS	CONDITIONS
		MIN	TYP	MAX		
t _{PLH} t _{PHL}	Propagation Delay, R _A or R _B to Output		23 25	40 45	ns	V _{CC} = 5.0 V C _L = 45 pF
t _{PLH} t _{PHL}	Propagation Delay, \bar{E}_W to Output		26 28	45 50	ns	
t _{PLH} t _{PHL}	Propagation Delay, Data to Output		25 23	45 40	ns	
t _{PZH} t _{PZL}	Output Enable Time		15 22	35 40	ns	
t _{PLZ} t _{PHZ}	Output Disable Time		16 30	35 50	ns	C _L = 5.0 pF

AC SETUP REQUIREMENTS: $T_A = 25^\circ\text{C}$

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
t _W	Pulse Width	25			ns	V _{CC} = 5.0 V
t _s	Setup Time, (D)	10			ns	
t _s	Setup Time, (W)	15			ns	
t _h	Hold Time (D)	15			ns	
t _h	Hold Time (W)	5.0			ns	
t _{rec}	Recovery Time	25			ns	

4

AC WAVEFORMS




Fig. 1




Fig. 2




Fig. 3



SN54LS/74LS673 SN54LS/74LS674

DESCRIPTION — The SN54LS/74LS673 and SN54LS/74LS674 are 3-state 16-bit shift registers.

The LS673 is a 16-bit shift register and a 16-bit storage register in a single package. Serial entry and/or data reading is accomplished via a 3-state input/output (SER/Q15) port to the shift register.

Since the storage register is connected in a parallel data loop with the shift register, it may be asynchronously cleared by taking the store-clear input to a low state. The storage register may be parallel loaded with data from the shift register to provide status of the shift register via the parallel outputs. Upon command, the shift register may be parallel loaded with storage register data.

When a high logic level exists at the chip-select (\overline{CS}) input, both the shift register and storage register clocks are disabled, and the SER/Q15 is placed in a high impedance state. The store-clear function is not disabled by the chip-select.

CAUTION! To prevent false clocking of either the shift register or storage register via the chip-select input, the shift clock should be low during low-to-high transition and the store clock should be low during the high-to-low transition of chip-select.

The LS674 is a 16-bit parallel-in, serial-out shift register. Access for serial data entry or reading the shift register word in a recirculating loop is provided by a 3-state input/output (SER/Q15) port.

The LS674 has four basic modes of operation:

1. Hold
2. Write
3. Read
4. Load


CAUTION! Transition from low-to-high level at the chip-select input should be made only when the clock input is low to avoid false clocking.

16-BIT SHIFT REGISTERS


LOW POWER SCHOTTKY

CONNECTION DIAGRAMS (TOP VIEW)

SN54LS/74LS673



SN54LS/74LS674



NC — No internal connection

J Suffix — Case 623-05 (Ceramic)
N Suffix — Case 649-03 (Plastic)



FUNCTION TABLES

SN54LS/74LS673


INPUTS					SER/ Q15	SHIFT REGISTER FUNCTIONS				STORAGE REGISTER	
\overline{CS}	R/ \overline{W}	SH CLK	STRCLR	MODE/ STRCLK		SHIFT	READ FROM SERIAL OUTPUT	WRITE INTO SERIAL OUTPUT	PARALLEL LOAD	FUNCTIONS	
									CLEAR	LOAD	
H	X	X	X	X	Z	NO	NO	NO	NO		NO
X	X	X	L	X						YES	
L	L	↓	X	X	Z	YES	NO	YES	NO		
L	H	X	X	X	Q15		YES	NO			NO
L	H	↓	X	L	Q14n	YES	YES	NO	NO		NO
L	H	↓	L	H	L	NO	YES		YES	YES	NO
L	H	↓	H	H	Y15n	NO	YES		YES	NO	NO
L	L	X	H	↑	Z		NO		NO	NO	YES

SN54LS/74LS674

INPUTS				SER/ Q15	OPERATION
\overline{CS}	R/ \overline{W}	MODE	CLK		
H	X	X	X	Z	Do nothing
L	L	X	↓	Z	Shift and write (serial load)
L	H	L	↓	Q14n	Shift and read
L	H	H	↓	P15	Parallel load

H = high level (steady state)
 L = low level (steady state)
 ↓ = transition from low to high level
 ↓ = transition from high to low level
 X = irrelevant (any input including transitions)
 Z = high impedance, input mode
 Q14n = content of 14th bit of the shift register before the most recent ↓ transition of the clock.
 Q15 = present content of 15th bit of the shift register
 Y15n = content of the 15th bit of the storage register before the most recent ↓ transition of the clock.
 P15 = level of input P15

BLOCK DIAGRAMS



4

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER			MIN	TYP	MAX	UNIT
V _{CC}	Supply Voltage		54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
T _A	Operating Ambient Temperature Range		54 74	-55 0	25 25	125 70	°C
I _{OH}	Output Current — High	SER/Q15 SER/Q15	54 74			-1.0 -2.6	mA
I _{OL}	Output Current — Low	SER/Q15 SER/Q15	54 74			12 24	mA
I _{OH}	Output Current — High	Y0-Y15	54,74			-0.4	mA
I _{OL}	Output Current — Low	Y0-Y15 Y0-Y15	54 74			4.0 8.0	mA

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER		LIMITS			UNITS	TEST CONDITIONS	
			MIN	TYP	MAX			
V _{IH}	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage for All Inputs	
V _{IL}	Input LOW Voltage	54			0.7	V	Guaranteed Input LOW Voltage for All Inputs	
		74			0.8			
V _{IK}	Input Clamp Diode Voltage			-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA	
V _{OH}	Output HIGH Voltage SER/Q15	54	2.4	3.2		V	V _{CC} = MIN, I _{OH} = MAX	
		74	2.4	3.2		V		
V _{OH}	Output HIGH Voltage Y0-Y15	54	2.5	3.4		V	V _{CC} = MIN, I _{OH} = MAX	
		74	2.7	3.4		V		
V _{OL}	Output LOW Voltage	54,74		0.25	0.4	V	I _{OL} = 12 mA	V _{CC} = V _{CC} MIN, V _{IN} = V _{IL} or V _{IH} per Truth Table
		74		0.35	0.5	V	I _{OL} = 24 mA	
I _{OZH}	Output Off Current HIGH				40	μA	V _{CC} = MAX, V _{OUT} = 2.4 V	
I _{OZL}	Output Off Current LOW				-400	μA	V _{CC} = MAX, V _{OUT} = 0.4 V	
I _{IH}	Input HIGH Current	Others			20	μA	V _{CC} = MAX, V _{IN} = 2.7 V	
		SER/Q15			40	μA		
		Others			0.1	0.1	mA	V _{CC} = MAX, V _{IN} = 7.0 V V _{CC} = MAX, V _{IN} = 5.5 V
SER/Q15								
I _{IL}	Input LOW Current				-0.4	mA	V _{CC} = MAX, V _{IN} = 0.4 V	
I _{OS}	Short Circuit Current	Y0-Y15	-20		-100	mA	V _{CC} = MAX	
		LS673						
		SER/Q15	-30		-130	mA		
I _{CC}	Power Supply Current	LS674			40	mA	V _{CC} = MAX	
		LS673			80			
		LS673						



AC CHARACTERISTICS: $T_A = 25^\circ\text{C}$

SYMBOL	PARAMETER	LIMITS						UNITS	TEST CONDITIONS
		LS673			LS674				
		MIN	TYP	MAX	MIN	TYP	MAX		
f_{MAX}	Maximum Clock Frequency	20	28		20	28		MHz	$V_{\text{CC}} = 5.0\text{ V}$ $C_L = 45\text{ pF}$ $R_L = 667\Omega$
t_{PLH} t_{PHL}	Propagation Delay, MODE/STRCLK to Y0-Y15		28 30	45 45				ns	
t_{PHL}	Propagation Delay, STRCLR to Y0-Y15		25	40				ns	
t_{PLH} t_{PHL}	Propagation Delay, SH CLK to SER/Q15		21 26	33 40					
t_{PLH} t_{PHL}	Propagation Delay, CLK to SER/Q15					21 26	33 40	ns	
t_{PZH} t_{PZL}	Output Enable Time, $\overline{\text{CS}}$, R/ $\overline{\text{W}}$ to SER/Q15		30 30	45 45		30 30	45 45	ns	
t_{PLZ} t_{PHZ}	Output Disable Time, $\overline{\text{CS}}$, R/ $\overline{\text{W}}$ to SER/Q15		25 25	40 40		25 25	40 40	ns	$C_L = 5.0\text{ pF}$

AC SETUP REQUIREMENTS: $T_A = 25^\circ\text{C}$

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
t_{W}	Clock Clear Pulse Width	20			ns	$V_{\text{CC}} = 5.0\text{ V}$
t_{s}	Setup Time, SER/Q15, P0-P15	20			ns	
t_{s}	Setup Time, MODE, R/ $\overline{\text{W}}$, $\overline{\text{CS}}$	35			ns	
t_{h}	Hold Time, Any Input	0			ns	

4



SN54LS/74LS682 thru SN54LS/74LS689

DESCRIPTION — The SN54LS/74LS682 thru SN54LS/74LS689 are 8-bit magnitude comparators. These device types are designed to perform comparisons between two eight-bit binary or BCD words. All device types provide $\overline{P=Q}$ outputs and the LS682 thru LS687 have $\overline{P>Q}$ outputs also.

The LS682, LS684, LS686 and LS688 are totem pole devices. The LS683, LS685, LS687 and LS689 are open-collector devices.

The LS682 and LS683 have a 20 k Ω pullup resistor on the Q inputs for analog or switch data.

8-BIT MAGNITUDE COMPARATORS

LOW POWER SCHOTTKY

FUNCTION TABLE

TYPE	$\overline{P=Q}$	$\overline{P>Q}$	OUTPUT ENABLE	OUTPUT CONFIGURATION	PULLUP
LS682	yes	yes	no	totem-pole	yes
LS683	yes	yes	no	open-collector	yes
LS684	yes	yes	no	totem-pole	no
LS685	yes	yes	no	open-collector	no
LS686	yes	yes	yes	totem-pole	no
LS687	yes	yes	yes	open-collector	no
LS688	yes	no	yes	totem-pole	no
LS689	yes	no	yes	open-collector	no


INPUTS			OUTPUTS	
DATA	ENABLES		$\overline{P=Q}$	$\overline{P>Q}$
P, Q	$\overline{G_1}$	$\overline{G_2}$		
P = Q	L	L	L	H
P > Q	L	L	H	L
P < Q	L	L	H	H
X	H	H	H	H

H = high level, L = low level, X = irrelevant

4


CONNECTION DIAGRAMS (TOP VIEW)

SN54LS/74LS682 THRU SN54LS/74LS685




J Suffix — Case 732-03 (Ceramic)
N Suffix — Case 738-01 (Plastic)

SN54LS/74LS686 SN54LS/74LS687



J Suffix — Case 758-01 (Ceramic)
N Suffix — Case 724-02 (Plastic)

SN54LS/74LS688 SN54LS/74LS689



J Suffix — Case 732-03 (Ceramic)
N Suffix — Case 738-01 (Plastic)

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V _{CC}	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
T _A	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
I _{OH}	Output Current — High	54,74			-0.4	mA
I _{OL}	Output Current — Low	54 74			12 24	mA


DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
V _{IH}	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage for All Inputs
V _{IL}	Input LOW Voltage	54		0.7	V	Guaranteed Input LOW Voltage for All Inputs
		74		0.8		
V _{IK}	Input Clamp Diode Voltage		-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA
V _{OH}	Output HIGH Voltage	54	2.5	3.5	V	V _{CC} = MIN, I _{OH} = MAX, V _{IN} = V _{IH} or V _{IL} per Truth Table
		74	2.7	3.5	V	
V _{OL}	Output LOW Voltage	54,74	0.25	0.4	V	I _{OL} = 12 mA I _{OL} = 24 mA V _{CC} = V _{CC} MIN, V _{IN} = V _{IL} or V _{IH} per Truth Table
		74	0.35	0.5	V	
I _{IH}	Input HIGH Current			20	μA	V _{CC} = MAX, V _{IN} = 2.7 V
		LS682-Q Inputs		0.1	mA	V _{CC} = MAX, V _{IN} = 5.5 V
		Others		0.1	mA	V _{CC} = MAX, V _{IN} = 7.0 V
I _{IL}	Input LOW Current	LS682-Q Inputs		-0.4	mA	V _{CC} = MAX, V _{IN} = 0.4 V
		Others		-0.2	mA	
I _{OS}	Short Circuit Current		-30	-130	mA	V _{CC} = MAX
I _{CC}	Power Supply Current	LS682		70	mA	V _{CC} = MAX
		LS684		65	mA	
		LS686		75	mA	
		LS688		65	mA	


4

SN54LS/74LS683 ● SN54LS/74LS685
 SN54LS/74LS687 ● SN54LS/74LS689

BLOCK DIAGRAMS




SN54LS/74LS682 thru LS685



SN54LS/74LS686, LS687

BLOCK DIAGRAM



SN54LS/74LS688, LS689

4

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V _{CC}	Supply Voltage	54	4.5	5.0	5.5	V
		74	4.75	5.0	5.25	
T _A	Operating Ambient Temperature Range	54	-55	25	125	°C
		74	0	25	70	
V _{OH}	Output Voltage — High	54,74			5.5	V
I _{OL}	Output Current — Low	54			12	mA
		74			24	

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER		LIMITS			UNITS	TEST CONDITIONS
			MIN	TYP	MAX		
V _{IH}	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage for All Inputs
V _{IL}	Input LOW Voltage	54			0.7	V	Guaranteed Input LOW Voltage for All Inputs
		74			0.8		
V _{IK}	Input Clamp Diode Voltage			-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA
I _{OH}	Output HIGH Current	54			250	μA	V _{CC} = MIN, V _{OH} = MAX
		74			100	μA	
V _{OL}	Output LOW Voltage	54,74		0.25	0.4	V	I _{OL} = 12 mA I _{OL} = 24 mA V _{CC} = V _{CC} MIN, V _{IN} = V _{IL} or V _{IH} per Truth Table
		74		0.35	0.5	V	
I _{IH}	Input HIGH Current				20	μA	V _{CC} = MAX, V _{IN} = 2.7 V
		LS683-Q Inputs			0.1	mA	V _{CC} = MAX, V _{IN} = 5.5 V
		Others			0.1	mA	V _{CC} = MAX, V _{IN} = 7.0 V
I _{IL}	Input LOW Current	LS683-Q Inputs			-0.4	mA	V _{CC} = MAX, V _{IN} = 0.4 V
		Others			-0.2	mA	
I _{CC}	Power Supply Current	LS683			70	mA	V _{CC} = MAX
		LS685			65	mA	
		LS687			75	mA	
		LS689			65	mA	



AC CHARACTERISTICS: $T_A = 25^\circ\text{C}$

SN54LS/74LS682

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
t_{PLH} t_{PHL}	Propagation Delay, P to $\overline{P=Q}$		13 15	25 25	ns	$V_{CC} = 5.0\text{ V}$ $C_L = 45\text{ pF}$ $R_L = 667\ \Omega$
t_{PLH} t_{PHL}	Propagation Delay, Q to $\overline{P=Q}$		14 15	25 25	ns	
t_{PLH} t_{PHL}	Propagation Delay, P to $\overline{P>Q}$		20 15	30 30	ns	
t_{PLH} t_{PHL}	Propagation Delay, Q to $\overline{P>Q}$		21 19	30 30	ns	

SN54LS/74LS683

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
t_{PLH} t_{PHL}	Propagation Delay, P to $\overline{P=Q}$		30 20	45 30	ns	$V_{CC} = 5.0\text{ V}$ $C_L = 45\text{ pF}$ $R_L = 667\ \Omega$
t_{PLH} t_{PHL}	Propagation Delay, Q to $\overline{P=Q}$		24 23	35 35	ns	
t_{PLH} t_{PHL}	Propagation Delay, P to $\overline{P>Q}$		31 17	45 30	ns	
t_{PLH} t_{PHL}	Propagation Delay, Q to $\overline{P>Q}$		30 21	45 30	ns	

SN54LS/74LS684

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
t_{PLH} t_{PHL}	Propagation Delay, P to $\overline{P=Q}$		15 17	25 25	ns	$V_{CC} = 5.0\text{ V}$ $C_L = 45\text{ pF}$ $R_L = 667\ \Omega$
t_{PLH} t_{PHL}	Propagation Delay, Q to $\overline{P=Q}$		16 15	25 25	ns	
t_{PLH} t_{PHL}	Propagation Delay, P to $\overline{P>Q}$		22 17	30 30	ns	
t_{PLH} t_{PHL}	Propagation Delay, Q to $\overline{P>Q}$		24 20	30 30	ns	

SN54LS/74LS685

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
t_{PLH} t_{PHL}	Propagation Delay, P to $\overline{P=Q}$		30 19	45 35	ns	$V_{CC} = 5.0\text{ V}$ $C_L = 45\text{ pF}$ $R_L = 667\ \Omega$
t_{PLH} t_{PHL}	Propagation Delay, Q to $\overline{P=Q}$		24 23	45 35	ns	
t_{PLH} t_{PHL}	Propagation Delay, P to $\overline{P>Q}$		32 16	45 35	ns	
t_{PLH} t_{PHL}	Propagation Delay, Q to $\overline{P>Q}$		30 20	45 35	ns	

AC CHARACTERISTICS: $T_A = 25^\circ\text{C}$

SN54LS/74LS686

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
t_{PLH} t_{PHL}	Propagation Delay, P to $\overline{P} = \overline{Q}$		13 20	25 30	ns	$V_{CC} = 5.0\text{ V}$ $C_L = 45\text{ pF}$ $R_L = 667\ \Omega$
t_{PLH} t_{PHL}	Propagation Delay, Q to $\overline{P} = \overline{Q}$		13 21	25 30	ns	
t_{PLH} t_{PHL}	Propagation Delay, \overline{G} , $\overline{G1}$ to $\overline{P} = \overline{Q}$		11 19	20 30	ns	
t_{PLH} t_{PHL}	Propagation Delay, P to $\overline{P} > \overline{Q}$		19 15	30 30	ns	
t_{PLH} t_{PHL}	Propagation Delay, Q to $\overline{P} > \overline{Q}$		18 19	30 30	ns	
t_{PLH} t_{PHL}	Propagation Delay, $\overline{G2}$ to $\overline{P} > \overline{Q}$		21 16	30 25	ns	

SN54LS/74LS687

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
t_{PLH} t_{PHL}	Propagation Delay, P to $\overline{P} = \overline{Q}$		24 20	35 30	ns	$V_{CC} = 5.0\text{ V}$ $C_L = 45\text{ pF}$ $R_L = 667\ \Omega$
t_{PLH} t_{PHL}	Propagation Delay, Q to $\overline{P} = \overline{Q}$		24 20	35 30	ns	
t_{PLH} t_{PHL}	Propagation Delay, \overline{G} , $\overline{G1}$ to $\overline{P} = \overline{Q}$		21 18	35 30	ns	
t_{PLH} t_{PHL}	Propagation Delay, P to $\overline{P} > \overline{Q}$		24 16	35 30	ns	
t_{PLH} t_{PHL}	Propagation Delay, Q to $\overline{P} > \overline{Q}$		24 16	35 30	ns	
t_{PLH} t_{PHL}	Propagation Delay, $\overline{G2}$ to $\overline{P} > \overline{Q}$		24 15	35 30	ns	

SN54LS/74LS688

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
t_{PLH} t_{PHL}	Propagation Delay, P to $\overline{P} = \overline{Q}$		12 17	18 23	ns	$V_{CC} = 5.0\text{ V}$ $C_L = 45\text{ pF}$ $R_L = 667\ \Omega$
t_{PLH} t_{PHL}	Propagation Delay, Q to $\overline{P} = \overline{Q}$		12 17	18 23	ns	
t_{PLH} t_{PHL}	Propagation Delay, \overline{G} , $\overline{G1}$ to $\overline{P} = \overline{Q}$		12 13	18 20	ns	

SN54LS/74LS689

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
t_{PLH} t_{PHL}	Propagation Delay, P to $\overline{P} = \overline{Q}$		24 22	40 35	ns	$V_{CC} = 5.0\text{ V}$ $C_L = 45\text{ pF}$ $R_L = 667\ \Omega$
t_{PLH} t_{PHL}	Propagation Delay, Q to $\overline{P} = \overline{Q}$		24 22	40 35	ns	
t_{PLH} t_{PHL}	Propagation Delay, \overline{G} , $\overline{G1}$ to $\overline{P} = \overline{Q}$		22 19	35 30	ns	





SN54LS/74LS716 SN54LS/74LS718

DESCRIPTION — These monolithic devices are programmable, cascadable, modulo-N-counters. The SN54LS/74LS716 can be programmed to divide by any number (N) from 0 thru 9, the SN54LS/74LS718 from 0 thru 15.

The parallel enable (\overline{PE}) input enables the parallel data inputs D0 thru D3. All zeros are entered into the counter by applying a logic "0" level to the master reset (\overline{MR}) and \overline{PE} inputs. This causes the counter to stop counting (count = 0). All data inputs are independent of the logic level of the Clock.

Modulo-N counters are useful in frequency synthesizers, in phase-locked loops, and in other applications where a simple method for frequency division is needed.

All Types:

Input Loading Factor:
Clock, \overline{PE} = 2
D0, D1, D2, D3, Gate = 1
 \overline{MR} = 4
Output Loading Factor = 8


Total Power Dissipation =
85 mW typ/pkg
Propagation Delay Time:
Clock to Q3 = 50 ns typ
Clock to Bus = 35 ns typ

PROGRAMMABLE MODULO-N COUNTERS

LOW POWER SCHOTTKY

CONNECTION DIAGRAM DIP (TOP VIEW)

V_{CC} = Pin 16
Gnd = Pin 8



J Suffix — Case 620-08 (Ceramic)
N Suffix — Case 648-05 (Plastic)

SN54LS/74LS718


COUNT	OUTPUT			
	Q3	Q2	Q1	Q0
15	1	1	1	1
14	1	1	1	0
13	1	1	0	1
12	1	1	0	0
11	1	0	1	1
10	1	0	1	0
9	1	0	0	1
8	1	0	0	0
7	0	1	1	1
6	0	1	1	0
5	0	1	0	1
4	0	1	0	0
3	0	0	1	1
2	0	0	1	0
1	0	0	0	1
0	0	0	0	0

SN54LS/74LS716


COUNT	OUTPUT			
	Q3	Q2	Q1	Q0
9	1	0	0	1
8	1	0	0	0
7	0	1	1	1
6	0	1	1	0
5	0	1	0	1
4	0	1	0	0
3	0	0	1	1
2	0	0	1	0
1	0	0	0	1
0	0	0	0	0

LOGIC DIAGRAMS



SN54LS/74LS716



SN54LS/74LS718



SWITCHING TIME TEST CIRCUIT AND VOLTAGE WAVEFORMS



SWITCHING TIME TEST PROCEDURES ($T_A = 25^\circ\text{C}$)
 (Letters shown in test columns refer to waveforms.)

TEST	SYMBOL	INPUT				OUTPUT		LIMITS		
		Clock Pin 6	Gate Pin 4	D0, D1, D2 Pins 5, 11, 14	D3, $\overline{\text{PE}}$, $\overline{\text{MR}}$ Pins 2, 3, 10	Bus Pin 12	Q3 Pin 1	Min	Max	Unit
Toggle Frequency (Check before measuring propagation delay.)	f_{tog}	T	T	Gnd	2.5 V	—	U	8.0	—	MHz
Propagation Delay Clock to Bus	t_{PLH}	V	V	Gnd	2.5 V	W	—	—	65	ns
Propagation Delay Gate to Q3	t_{PLH}	Y	Y	Gnd	2.5 V	—	Z	—	35	ns
Propagation Delay Clock 1 to Q3 SN54LS/74LS716 SN54LS/74LS718	t_{PHL}	V	V	Gnd	2.5 V	—	X	—	45 78	ns ns

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V _{CC}	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
T _A	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
I _{OH}	Output Current — High	54 74			-1.0 -2.6	mA
I _{OL}	Output Current — Low	54 74			12 24	mA

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
V _{IH}	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage for All Inputs
V _{IL}	Input LOW Voltage	54		0.7	V	Guaranteed Input LOW Voltage for All Inputs
		74		0.8		
V _{IK}	Input Clamp Diode Voltage		-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA
V _{OH}	Output HIGH Voltage	54	2.4	3.5	V	V _{CC} = MIN, I _{OH} = MAX, V _{IN} = V _{IH} or V _{IL} per Truth Table
		74	2.4	3.5	V	
V _{OL}	Output LOW Voltage	54,74	0.25	0.4	V	I _{OL} = 12 mA I _{OL} = 24 mA V _{CC} = V _{CC} MIN, V _{IN} = V _{IL} or V _{IH} per Truth Table
		74	0.35	0.5	V	
I _{IH}	Input HIGH Current Data, Clock, Gate Enable MR			20 40 80	μA	V _{CC} = MAX, V _{IN} = 2.7 V
				0.1 0.2 0.4	mA	
I _{IL}	Input LOW Current Data, Clock, Gate Enable MR			-0.4 -0.8 -1.6	mA	V _{CC} = MAX, V _{IN} = 0.4 V
I _{OS}	Short Circuit Current	Others	-30	-130	mA	V _{CC} = MAX
		R Output	-1.8	-3.8	mA	
I _{CC}	Power Supply Current		17	32	mA	V _{CC} = MAX







Fig. 1 — SINGLE-STAGE OPERATION

4

OPERATING CHARACTERISTICS

Operation of both counters is essentially the same. The SN54LS/74LS716 has a maximum modulus of ten while the SN54LS/74LS718 is capable of dividing by up to sixteen. Minor differences in the programming procedure will be covered in the discussion of cascaded stages.

Suitable connections for operating a single stage are shown in Figure 1, as well as appropriate waveforms. The desired modulus is applied to the data inputs D0, D1, D2, and D3 in binary SN74LS718 or binary coded decimal SN74LS716 positive logic format. If a number greater than nine (BCD 1001) is applied to the SN74LS716 it treats the most significant bit position as a zero; if for example, binary fourteen (1110) were applied to an SN74LS716 the counter would divide by six. BCD eight is programmed in Figure 1. As \overline{PE} is taken low the states on the parallel inputs are transferred to their respective outputs. Subsequent positive transitions of the input clock will decrement the counter until the all zero state is detected by the bus gate. The resulting positive transition of the bus line is internally inverted and fed back to the preset gating circuitry but does not yet preset the counter since the gate-clock input is still high. As the clock returns to the low state the counter is set to the programmed state, taking the bus line low. The net result is one positive pulse on the bus line for every N clock pulses. The output pulse width is approximately equal to one clock pulse high time.

Operation will continue in this fashion until the data on the programmable inputs is changed. Since the preset circuitry is inhibited except when the counter is in the zero state, preset data may be changed while clocking is occurring. If it is necessary to enter a new number before the counter has reached zero this can be done by momentarily taking \overline{PE} low. Countdown will continue from the new number on the next positive clock transition.

The counters can be made to divide by 10 (SN74LS716) or 16 (SN74LS718) by inhibiting the preset logic. This may be done by either holding the gate input high or by holding the bus line low.

The normal connections for cascading stages are indicated in Figure 2, with the appropriate waveforms. Note that the gate input of each stage is connected to the clock; all bus outputs are tied to one of the internal pullup resistors, R. The total modulus for cascaded SN74LS716's is determined from $N_T = N_0 + 10N_1 + 100N_2 + \dots$; N_T for SN74LS718's is given by $N_T = N_0 + 16N_1 + 256N_2 + \dots$. Stated another way, the BCD equivalent of each decimal digit is applied to respective SN74LS716 stages while the data inputs of the SN74LS718 stages are treated as part of one long binary number. The difference in programming is illustrated in Figure 2 where $N_T = 245$ is coded for both counter types.

Cascaded operation can be further clarified by referring to the timing diagram of Figure 2. For the SN74LS716 counting begins with the first positive clock transition after the data has been set in. After the five clock pulses, the least-significant stage has been counted down to zero. The bus line does not go high at this time since the three bus terminals are wire-ORed and the other two stages are not in the zero state. Since no reset occurs, the next positive clock edge advances the least significant stage to the nine (1001) state, causing the second stage to be decremented. The process continues in this manner with the least significant stage now dividing by ten. The second stage eventually counts down to zero and also reverts to dividing by ten. Each pulse out of the second stage decrements the third until it reaches zero. At this time the bus line goes high; it remains high until the clock goes low, causing all three stages to be reset to the programmed count again.

Maximum operating frequency of the basic SN74LS716/718 counter is limited by the time required for reprogramming at the end of each count down cycle. Operation can be extended to approximately 25 MHz by adding an "early decode" feature as shown in Figure 3. The appropriate connections for three stages are shown; however up to eight stages can be satisfactorily cascaded. Note the following differences between this and the non-extended method: the counter gate inputs are not connected to the input clock; all Parallel Enables are connected to the \overline{Q} output of a type D flip-flop formed by gates G1 through G6; the bus terminal of the least significant stage is grounded; all other bus terminals and one internal resistor, R, are connected together and serve as a data input to the flip-flop. Four additional data inputs are provided for decoding the "two" state of the least significant stage. Circuit operation is illustrated in the waveforms of Figure 3 where the timing for the end of a count-down cycle is shown in expanded form. The counter parallel inputs are assumed to have N = 245 applied. Timing is now shown for the third stage since it has already been counted down to the all zero state. As the next-to-least significant stage reaches zero, the common bus line goes high. Count down of the least significant stage continues until the "two" state is reached. This condition causes the remaining D inputs to the flip-flop to be high. The next-to-last clock pulse of the cycle then triggers the flip-flop Q output high. \overline{Q} simultaneously takes the parallel enable of all stages low, resetting the programmed data to the outputs. The next input pulse clocks Q (f_{OUT}) back to the zero stage, since the data inputs to the flip-flop are no longer all high. The positive output pulse is one input clock period in duration. Note that division by N equal to 1 or 2 is not available using this method.




Fig. 2 — CASCADED OPERATION

4





Fig. 3 — INCREASING OPERATING RANGE

APPLICATIONS INFORMATION

A typical system application for programmable counters is illustrated in the frequency synthesizer shown in Figure 4. There the counter provides a means of digitally selecting some integral multiple of a stable reference frequency. The circuit phase locks the output, f_{VCO} , of a voltage controlled oscillator to a reference frequency, f_{ref} .¹ Circuit operation is such that $f_{VCO} = Nf_{ref}$, where N is the divider ratio of the feedback counter.

In many synthesizer applications the VCO is operated at VHF frequencies too high for direct division by TTL counters. In these cases the VCO output is usually prescaled by using a suitable fixed divided-by-M ECL circuit as shown in Figure 5. For this configuration, $f_{VCO} = NMf_{ref}$, where N is variable (programmable) and M is fixed. Design of the optimum loop filter requires that the input reference frequency be as high as possible where the upper limit is established by the required channel spacing. Since $f_{VCO} = Nf_{ref}$ in the non-prescaled case, if N is changed by one, the VCO output changes by f_{ref} , or the synthesizer channel spacing is just equal to f_{ref} . When the prescaler is used as in Figure 5, $f_{VCO} = NMf_{ref}$, and a change of one in N results in the VCO changing by Mf_{ref} , i.e., if f_{ref} is set equal to the minimum permissible channel spacing as is desirable, then only every M channels in a given band can be selected. One solution is to set $f_{ref} = \text{channel spacing} / M$ but this leads to more stringent loop filter requirements.

An alternate approach that avoids this problem is provided by the counter configuration shown in Figure 6.² It too uses a prescaler ahead of a programmable counter, however the modulus of the prescaler is now controlled by a third counter, causing it to alternate between M and M + 1. Operation is best explained by assuming that all three counters have been set for the beginning of a cycle: the prescaler for division by (M + 1), the modulus control counter for division by N_{MC} , and the

4




Fig. 4 — MTTL PHASE-LOCKED LOOP




Fig. 5 — MTTL-MECL PHASE-LOCKED LOOP

1 See Motorola Application Note AN-535 and the MC4344/4044 Data Sheet for detailed explanation of overall circuit operation




Fig. 6 — FEEDBACK COUNTERS WITH DUAL MODULUS PRESCALER

programmable counter for division by N_{pc} . The prescaler will divide by $(M + 1)$ until the modulus control counter has counted down to zero; at this time, the all zero state is detected and causes the prescaler to divide by M until the programmable counter has also counted down to zero. When this occurs, a cycle is complete and each counter is reset to its original modulus in readiness for the next cycle. For this configuration,

$$f_{out} = \frac{f_{in}}{MN_{pc} + N_{mc}}$$

In terms of the synthesizer application, $f_{VCO} = (MN_{pc} + N_{mc}) f_{ref}$ and channels can be selected every f_{ref} by letting N_{pc} and N_{mc} take on suitable integer values, including zero.

A simplified example of this technique is shown in Figure 7. The MC12013 Dual Modulus Prescaler divides by either 10 or 11 as shown in Figure 7. If the E3 and E4 Enable inputs are high at the start of a prescaler cycle, division by 10 results; if the Enable inputs are low at the beginning of the cycle, division by 11 results. The zero detection circuitry of the MC12014 Counter Control Logic is connected to monitor the outputs of the modulus control counter; this provides a suitable enable signal at E0 as the modulus control counter reaches its terminal (zero) count. The remainder of the MC12014 is connected to extend the operating frequency of the programmable counter chain.

A specific example of this technique is shown in Figure 8. There the feedback divider circuitry required for generating frequencies between the 144 MHz and 178 MHz with 30 kHz channel spacing is shown.²




Fig. 7 — FREQUENCY DIVISION: $f_o = f_{in}/MN_{pc} = N_{mc}$

2. This application is discussed in greater detail in the MC 12014 Counter Control Logic data sheet.




Fig. 8 — 144 to 178 MHz FREQUENCY SYNTHESIZER
WITH 30 kHz CHANNEL SPACING

SN74LS724

Advance Information



VOLTAGE CONTROLLED OSCILLATOR

DESCRIPTION — The SN74LS724 is a low power Voltage Controlled Oscillator. With an external capacitor connected across Pins 1 and 8, the output frequency can be varied over a 3.5 to 1 range by adjusting the control voltage input (V_{in}) from 1.0 to 5.0 volts.

The LS724 is ideal for video game and microcomputer applications. It can be used to generate sound IF, a colorburst reference, and/or a microprocessor clock. Also, the output rise and fall times are slow compared to standard LS logic so the generation of electromagnetic interference is reduced.

FEATURES:

- CAN BE USED AS A VOLTAGE CONTROLLED OR CRYSTAL CONTROLLED OSCILLATOR
- 8-PIN DIP REQUIRES MINIMAL PC BOARD SPACE
- REDUCED RISE AND FALL TIMES FOR LESS EMI
- LOW POWER — 45 mW MAX



*Cx is optional


(Cx may be necessary to trim oscillator frequency or improve performance.)

This document contains information on a new product. Specifications and information herein are subject to change without notice.

VOLTAGE-CONTROLLED OSCILLATOR

LOW POWER SCHOTTKY

**CONNECTION DIAGRAM DIP
(TOP VIEW)**



Case 626-04 (Plastic)
Case 693-02 (Ceramic)

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER	MIN	TYP	MAX	UNIT
V_{CC}	Supply Voltage	4.75	5.0	5.25	V
T_A	Operating Ambient Temperature Range	0	25	70	°C
I_{OH}	Output Current — High			-0.4	mA
I_{OL}	Output Current — Low			4.0	mA


DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	LIMITS			CONDITIONS
		MIN	MAX	UNITS	
V_{OH}	Output HIGH Voltage	2.7		V	$I_{OH} = -0.4$ mA, $V_{CC} = \text{MIN}$
V_{OL}	Output LOW Voltage		0.5	V	$I_{OL} = 4.0$ mA, $V_{CC} = \text{MIN}$
I_{IN}	Input HIGH Current		100	μ A	$V_{IN} = 5.0$ V, $V_{CC} = \text{MAX}$
I_{OS}	Short Circuit Current	-8.0	-25	mA	$V_O = 0$ V, $V_{CC} = \text{MAX}$
I_{CC}	Supply Current		8.5	mA	$V_{CC} = \text{MAX}$

AC CHARACTERISTICS: $V_{CC} = 5.0$ V, $T_A = 25^\circ\text{C}$, $C_L = 15$ pF

SYMBOL	TEST	CONDITIONS	VALUE			UNITS
			MIN	TYP	MAX	
f_{max}^*	Maximum Operating Frequency	$C_x = 10$ pF, $V_{IN} = 5.0$ Vdc $V_{CC} = 5.0$ Vdc Load = 15 pF	11	16		MHz
f_{HIGH} f_{LOW}	Ratio of Frequency of Oscillation Over Specified Input Voltage Range	$C_x = 100$ pF V_{IN} HIGH = 5.0 Vdc V_{IN} LOW = 1.0 Vdc	3.5 to 1.0	4.0 to 1.0		—

*Due to the low power nature of this device, some degradation of output swing can be expected as output frequency exceeds 9.0 MHz. With $V_{CC} = 5.0$ V, the guaranteed V_{OH} level drops from 2.7 volts at 9.0 MHz to 2.0 volts at 16 MHz.



For dc test purposes the LS724 output can be forced into a HIGH (V_{OH}) or LOW (V_{OL}) logic state as shown.

APPLICATIONS INFORMATION

In order to improve frequency stability, separate V_{CC} and ground pins are provided to allow the oscillator to be isolated from the logic power supply. However, both ground lines must be connected externally to ensure proper operation. It is also recommended that the oscillator V_{CC} be bypassed with a good RF type capacitor of 500 to 1000 pF.

When used as a voltage controlled oscillator, the center frequency can be approximated by:

$$f_c \text{ (MHz)} \approx \frac{130}{C_x \text{ (pF)}} : V_{in} \approx 4.25 \text{ V}$$

The relationship between control input voltage, external capacitance and output frequency can be found in Figure 1 which is valid for values of capacitance in excess of 100 pF. For values of capacitance less than 100 pF, Figure 2 should be used.

FREQUENCY STABILITY

Oscillator output frequency is somewhat dependent on temperature and power supply voltage. Typical frequency variation at $V_{in} = 5.0 \text{ V}$ is approximately $\pm 10\%$ over the V_{CC} range and approximately $\pm 7\%$ over the 0°C to 70°C temperature range. As with any oscillator, internal noise will also cause the output frequency to drift slightly.

FIGURE 1 — FREQUENCY CAPACITANCE PRODUCT





FIGURE 2 — FREQUENCY CAPACITANCE PRODUCT TYPICAL CURVES



SYNCHRONOUS ADDRESS MULTIPLEXER

The SN74LS783/MC6883 brings together the MC6809E (MPU), the MC6847 (Color Video Display Generator) and dynamic RAM to form a highly effective, compact and cost effective computer and display system.

- MC6809E, MC6800, MC6801E, MC68000 and MC6847 (VDG) Compatible
- Transparent MPU/VDG/Refresh
- RAM size — 4K, 8K, 16K, 32K or 64K Bytes (Dynamic or Static)
- Addressing Range — 96K Bytes
- Single Crystal Provides All Timing
- Register Programmable:
 - VDG Addressing Modes
 - VDG Offset (0 to 64K)
 - RAM Size
 - Page Switch
 - MPU Rate (Crystal ÷ 16 or ÷ 8)
 - MPU Rate (Address Dependent or Independent)
- System "Device Selects" Decoded 'On Chip'
- Timing is Optimized for Standard Dynamic RAMs
- +5.0 V Only Operation
- Easy Synchronization of Multiple SAM Systems
- DMA Mode

SN74LS783 MC6883


SYNCHRONOUS ADDRESS MULTIPLEXER

LOW POWER SCHOTTKY

PIN ASSIGNMENT

1	A11	VCC	40
2	A10	A12	39
3	A9	A13	38
4	A8	A14	37
5	OscIn	A15	36
6	OscOut	Z7	35 (RAS1)
7	VClk	Z6	34
8	DA0	Z5	33
9	HS	Z4	32
10	WE	Z3	31
11	CAS	Z2	30
12	RAS0	Z1	29
13	Q	Z0	28
14	E	S0	27
15	R/W	S1	26
16	A0	S2	25
17	A1	A7	24
18	A2	A6	23
19	A3	A5	22
20	Gnd	A4	21

SYSTEM BLOCK DIAGRAM



MAXIMUM RATINGS ($T_A = 25^\circ\text{C}$ unless otherwise noted.)

Rating	Symbol	Value	Unit
Power Supply Voltage	V_{CC}	-0.5 to +7.0	Vdc
Input Voltage (Except Osc_{IN})	V_I	-0.5 to 10	Vdc
Input Current (Except Osc_{IN})	I_I	-30 to +5.0	mA
Output Voltage	V_O	-0.5 to +7.0	Vdc
Operating Ambient Temperature Range	T_A	0 to +70	$^\circ\text{C}$
Storage Temperature Range	T_{stg}	-65 to +150	$^\circ\text{C}$
Input Voltage Osc_{IN}	$V_{\text{IOsc}_{IN}}$	-0.5 to V_{CC}	Vdc
Input Current Osc_{IN}	$I_{\text{IOsc}_{IN}}$	-0.5 to +5.0	mA

GUARANTEED OPERATING RANGES

Parameter	Symbol	Min	Typ	Max	Unit
Supply Voltage	V_{CC}	4.75	5.0	5.25	V
Operating Ambient Temperature Range	T_A	0	25	75	$^\circ\text{C}$
Output Current High RAS0, RAS1, CAS, WE All Other Outputs	I_{OH}	—	—	-1.0 -0.2	mA
Output Current Low RAS0, RAS1, CAS, WE VCIk All Other Outputs	I_{OL}	—	—	8.0 0.8 4.0	mA

DC CHARACTERISTICS (Unless otherwise noted specifications apply over recommended power supply and temperature ranges.)


Characteristic	Symbol	Min	Typ	Max	Units
Input Voltage — High Logic State	V_{IH}	2.0	—	—	V
Input Voltage — Low Logic State	V_{IL}	—	—	0.8	V
Input Clamp Voltage ($V_{CC} = \text{Min}$, $I_{IN} = -18 \text{ mA}$) All Inputs Except Osc_{IN}	V_{IK}	—	—	-1.5	V
Input Current — High Logic State at Max Input Voltage ($V_{CC} = \text{Max}$, $V_{IN} = 5.25 \text{ V}$) VCik Input ($V_{CC} = \text{Max}$, $V_{IN} = 5.25 \text{ V}$) DA0 Input ($V_{CC} = \text{Max}$, $V_{IN} = 5.25 \text{ V}$, $\text{Osc}_{IN} = \text{Gnd}$) Osc_{OUT} Input ($V_{CC} = \text{Max}$, $V_{IN} = 7.0 \text{ V}$) All Other Inputs Except Osc_{IN}	I_I	—	—	200 100 250 100	μA
Input Current High Logic State All Inputs Except VCik, ($V_{CC} = \text{Max}$, $V_{IN} = 2.7 \text{ V}$) DA0 Osc_{IN} , Osc_{OUT}	I_{IH}	—	—	20	μA
Input Current — Low Logic State ($V_{CC} = \text{Max}$, $V_{IN} = 0.4 \text{ V}$) DA0 Input ($V_{CC} = \text{Max}$, $V_{IN} = 0.4 \text{ V}$) VCik Input ($V_{CC} = \text{Max}$, $V_{IN} = 0.4 \text{ V}$, $\text{Osc}_{IN} = \text{Gnd}$) Osc_{OUT} Input ($V_{CC} = \text{Max}$, $V_{IN} = 0.4 \text{ V}$) All Other Inputs Except Osc_{IN}	I_{IL}	—	— -30	-1.2 -60 -8 -4	mA
Output Voltage — High Logic State ($V_{CC} = \text{Min}$, $I_{OH} = -1.0 \text{ mA}$) RAS0, RAS1, CAS, WE ($V_{CC} = \text{Min}$, $I_{OH} = -0.2 \text{ mA}$) E, Q ($V_{CC} = \text{Min}$, $I_{OH} = -0.2 \text{ mA}$) All Other Outputs	$V_{OH(C)}$ $V_{OH(E)}$ V_{OH}	3.0 $V_{CC} - 0.75$ 2.7	— — —	— — —	V
Output Voltage — Low Logic State ($V_{CC} = \text{Min}$, $I_{OL} = 8.0 \text{ mA}$) RAS0, RAS1, CAS, WE ($V_{CC} = \text{Min}$, $I_{OL} = 4.0 \text{ mA}$) E, Q Outputs ($V_{CC} = \text{Min}$, $I_{OL} = 0.8 \text{ mA}$) VCik Output ($V_{CC} = \text{Min}$, $I_{OL} = 4.0 \text{ mA}$) All Other Outputs	$V_{OL(C)}$ $V_{OL(E)}$ $V_{OL(V)}$ V_{OL}	— — — —	— — — —	0.5 0.5 0.6 0.5	V
Power Supply Current	I_{CC}	—	180	230	mA
Output Short-Circuit Current	I_{OS}	30	—	225	mA

AC CHARACTERISTICS (4.75 V ≤ V_{CC} ≤ 5.25 V and 0 ≤ T_A ≤ 70°C, unless otherwise noted).

Characteristic	Symbol	Min	Typ	Max	Units
Propagation Delay Times (See Circuit in Figure 9) Oscillator-In to Oscillator-Out Oscillator-In to Oscillator-Out	t _d (OL-OH) t _d (OH-OL)	—	3.0 20	—	ns
(C _L = 195 pF) A0 thru A15 to Z0, Z1, Z2 thru Z7 (C _L = 30 pF) A0 thru A15, R/W to S0, S1, S3	t _d (A-Z) t _d (A-S)	—	28 18	—	
(C _L = 95 pF) Oscillator-Out to $\overline{\text{RAS0}}$ (C _L = 95 pF) Oscillator-Out to $\overline{\text{RAS0}}$	t _d (OL-R0H) t _d (OL-R0L)	—	20 18	—	
(C _L = 95 pF) Oscillator-Out to $\overline{\text{RAS1}}$ (C _L = 95 pF) Oscillator-Out to $\overline{\text{RAS1}}$	t _d (OL-R1H) t _d (OL-R1L)	—	22 20	—	
(C _L = 195 pF) Oscillator-Out to $\overline{\text{CAS}}$ (C _L = 195 pF) Oscillator-Out to $\overline{\text{CAS}}$	t _d (OL-CH) t _d (OL-CL)	—	20 20	—	
(C _L = 195 pF) Oscillator-Out to $\overline{\text{WE}}$ (C _L = 195 pF) Oscillator-Out to $\overline{\text{WE}}$	t _d (OL-WH) t _d (OL-WL)	—	22 40	—	
(C _L = 100 pF) Oscillator-Out to E (C _L = 100 pF) Oscillator-Out to E	t _d (OL-EH) t _d (OL-EL)	—	55 25	—	
(C _L = 100 pF) Oscillator-Out to Q (C _L = 100 pF) Oscillator-Out to Q	t _d (OL-QH) t _d (OL-QL)	—	55 25	—	
(C _L = 30 pF) Oscillator-Out to VClk (C _L = 30 pF) Oscillator-Out to VClk	t _d (OH-VH) t _d (OH-VL)	—	50 65	—	
(C _L = 195 pF) Oscillator-Out to Row Address (C _L = 195 pF) Oscillator-Out to Column Address	t _d (OL-AR) t _d (OL-AC)	—	36 33	—	
(C _L = 15 pF) Oscillator-Out to DA0 Earliest(1) (C _L = 15 pF) Oscillator-Out to DA0 Latest(1)	t _d (OL-DH) t _d (OL-DH)	—	-15 +15	—	
(C _L = 95 pF on $\overline{\text{RAS}}$, C _L = 195 pF on $\overline{\text{CAS}}$) $\overline{\text{CAS}}$ to $\overline{\text{RAS}}$	t _d (CL-RH)	—	208	—	
Setup Time for A0 thru A15, R/W Rate = +16 Rate = +8	t _{su} (A)	—	28 28	—	ns
Hold Time for A0 thru A15, R/W Rate = +16 Rate = +8	t _h (A)	—	30 30	—	ns
Width of HS Low ²	t _{wL} (HS)	2.0	5.0	6.0	μs

Notes: 1. When using the SAM with an MC6847, the rising edge of DA0 is confined within the range shown in the timing diagrams (unless the synchronizing process is incomplete.) The synchronization process requires a maximum of 32 cycles of OscOut for completion.
2. t_{wL}(HS) wider than 6.0 μs may yield more than 8 sequential refresh addresses.

FIGURE 1 — PROPAGATION DELAY TIMES VERSUS LOAD CAPACITANCE



4

PIN DESCRIPTION TABLE


		Name	No.	Function
Input Pins	Power	V _{CC}	40	Apply + 5 volts ± 5%. SAM draws less than 230 mA.
		Gnd	20	
		MPU Address and Control	A15	36
	A14		37	
	A13		38	
	A12		39	
	A11		1	
	A10		2	
	A9		3	
	A8		4	
	A7		24	
	A6		23	
	A5		22	
	A4		21	
	A3	19		
A2	18			
A1	17			
A0	16			
VDG Control	R/W	15	MPU READ or WRITE. This signal comes directly from the MPU and is used to enable writing to the SAM control register, dynamic RAM (via \overline{WE}), and to enable device select #0.	
	Osc _{In}	5	Apply 14.31818* MHz crystal and 2.5–30 pF trimmer to ground. See page 12.	
	DA0	8	Display Address DA0. The primary function of this pin is to input the least significant bit of a 16-bit video display address. The more significant 15-bits are outputs from an internal 15-bit counter which is clocked by DA0. The secondary function of this pin is to indirectly input the logic level of the VDG "FS" (field synchronization pulse) for vertical video address updating.	
	\overline{HS}	9	Horizontal Synchronization. The primary function of this pin is to detect the falling edge of VDG "HS" pulse in order to initiate eight dynamic RAM refresh cycles. The secondary function is to reset up to 4 least significant bits of the internal video address counter.	
	VClk	7	VDG Clock. The primary function of this pin is to output a 3.579545 MHz square wave** to the VDG "Clk" pin. The secondary function resets the SAM when this VClk pin is pulled to logic "0" level, acting as an input .	
	Osc _{Out}	6	Apply 1.5 kΩ resistor to 14.31818* MHz crystal and 33 pF capacitor to ground. See page 12.	
Output Pins	Device Selects	S2	25	Most Significant Bit (Device Select Bits). The binary value of S2, S1, S0 selects one of eight "chunks" of MPU address space (numbers 0 through 7). Varying in length, these "chunks" provide efficient memory mapping for ROMs, RAMs, Input/Output devices, and MPU Vectors. (Requires 74LS 138-type demultiplexer).
		S1	26	
		S0	27	
	MPU Clocks	E	14	E (Enable Clock) "E" and "Q" are 90° out of phase and are both used as MPU clocks for the MC6809E. For the MC6800 and MC6801E, only "E" is used. "E" is also used for many MC6800 peripheral chips.
		Q	13	Q (Quadrature Clock).
	RAM Address	Z7†	35	Most Significant Bit First, the least significant address bits from the MPU or "VDG" are presented to Z0–Z5 (4K x 1 RAMs) or Z0–Z6 (16K x 1 RAMs) or Z0–Z7 (64K x 1 RAMs). Next, the most significant address bits from the MPU or "VDG" are presented to Z0–Z5 (4K x 1 RAMs) or Z0–Z6 (16K x 1 RAMs) or Z0–Z7 (64K x 1 RAMs). Note that for 4K x 1 and 16K x 1 RAMs, Z7 (Pin 35) is not needed for address information. Therefore, Pin 35 is used for a second row address select which is labeled (RAS1). Least Significant Bit.
		Z6†	34	
		Z5†	33	
		Z4†	32	
		Z3†	31	
Z2†		30		
Z1†		29		
Z0†	28			
RAM Control	$\overline{RAS1}\dagger$	35	Row Address Strobe One. This pulse strobes the least significant 6,7 or 8 address bits into dynamic RAMs in Bank #1.	
	$\overline{RAS0}\dagger$	12	Row Address Strobe Zero. This pulse strobes the least significant 6,7 or 8 address bits into dynamic RAMs in Bank #0.	
	$\overline{CAS}\dagger$	11	Column Address Strobe. This pulse strobes the most significant 6,7 or 8 address bits into dynamic RAMs.	
	$\overline{WE}\dagger$	10	Write Enable. When low, this pulse enables the MPU to write into dynamic RAM.	

*14.31818 MHz is 4 times 3.579545 MHz television color subcarrier. Other frequencies may be used. (See page 12.)

**When VDG and SAM are not yet synchronized the "square wave" will stretch (see page 10.)


† Due to fast transitions, ferrite beads in series with these outputs may be necessary to avoid high frequency (≈ 60 MHz) resonances.

FIGURE 3—TIMING WAVEFORMS for MPU RATE = FAST



MOTOROLA SCHOTTKY TTL DEVICES
4-377

FIGURE 4 — SAM BLOCK DIAGRAM



4

SAM BLOCK DIAGRAM DESCRIPTION

MPU Addresses (A0 – A15):

These 16 signals come directly from the MPU and are used to directly address up to 64K memory locations (K=1024) or to indirectly address up to 96K memory locations, by using a paging bit "P" (see pages 17 and 18 for memory maps.) Each input is approximately equivalent to one low power Schottky load.

VDG Address Counter (B0 – B15):

These 16 signals are derived from one input (DA0) which is the least significant bit of the VDG address. Most of the counter is simply binary. However, to duplicate the various addressing modes of the MC6847 VDG, ADDRESS MODIFIER logic is used. Selected by three VDG mode bits (V2, V1, and V0) from the SAM CONTROL REGISTER, eight address modifications are obtained as shown in Figure 5.

Also, notice that bits B9-B15 may be loaded from bits F0-F6 from the CONTROL REGISTER. This allows the starting address of the VDG display to be offset (in ½K increments) from \$0000 to \$FFFF. B9-B15 are loaded when a VERTICAL PRE-LOAD(VP) pulse is generated. VP goes active (high) when \overline{HS} from the VDG rises if DA0 is high (or a high impedance.) This condition should occur only while the TV electron beam is in vertical blanking and is simply implemented by connecting \overline{FS} and \overline{MS} together on the MC6847. The VP pulse also clears bits B1 – B8.

Finally, a HORIZONTAL RESET (HR) pulse may also affect the counter by clearing bits B1 – B3 or B1 – B4 when \overline{HS} from the VDG is LOW (see Figure 5.) The HR pulse should occur only while the TV electron beam is in horizontal blanking.

In summary, DA0 clocks the VDG ADDRESS COUNTER; HR initializes the horizontal portion and VP initializes the vertical portion of the VDG ADDRESS COUNTER.

REFresh Address Counter (C0 – C6):

A seven bit binary counter with outputs labeled C0 – C6 supplies bursts of eight* sequential addresses triggered by a HS high to low transition. Thus, while the TV electron beam is in horizontal blanking, eight sequential addresses are accessed. Likewise, the next eight addresses are accessed during the next horizontal blanking period, etc. In this manner, all 128 addresses are refreshed in less than 1.1 milliseconds.

Address Multiplexer:

Occupying a large portion of the block diagram in Figure 4, is the address multiplexer which outputs bits Z0-Z7 (as addresses to dynamic RAM's.) Inputs to the address multiplexer include the VDG address (B0 – B15) the REFresh address (C0- C6) and the MPU address (A0 – A15) or (A0 – A14 plus one paging bit "P"). The paging bit "P" is one bit in the SAM CONTROL REGISTER that is used in place of A15 when memory map TYPe #0 is selected (via the SAM CONTROL REGISTER "TY" bit.)

Figure 6 shows which inputs are routed to Z0 – Z7 and when the routing occurs relative to one SAM machine cycle. Notice that Z7 and $\overline{RAS1}$ share the same pin. Z7 is selected if "M1" in the SAM CONTROL REGISTER IS HIGH (Memory size = 64K.)

Address Decode:

At the top left of Figure 4, is the Address Decode block. Outputs S2, S1, and S0 form a three bit encoded binary word(S). Thus S may be one of eight values (0 through 7) with each value representing a different range of MPU addresses. (To enable peripheral ROM's or I/O, decode the S2, S1, and S0 bits into eight separate signals by using a 74LS138, 74LS155 or 74LS156. Notice that S2, S1, and S0 are **not** gated with any timing signals such as E or Q.)

Along with the A5 – A15 inputs is the MEMORY MAP TYPe bit (TY.) This bit is soft-programmable (as are all 16 bits in the SAM CONTROL REGISTER,) and selects one of two memory maps. Memory map #0 is intended to be used in systems that are primarily ROM based. Whereas, memory map #1 is intended for a primarily RAM based system with 64K contiguous RAM locations (minus 256 locations.) The various meanings of S2, S1, S0 are tabulated in Figure 16 (page 19) and again on pages 17 and 18.

In addition to S2, S1, and S0 outputs is a decode of \$FFC0 through \$FFDF which, when gated with E and $\overline{R/W}$, results in the write strobe for the SAM CONTROL REGISTER.

SAM Control Register

As shown in Figure 4, the CONTROL REGISTER has 16 "outputs":

VDG Addressing Modes:	V2, V1, V0	MPU Rate:	R1, R0
VDG Address OFFset:	F6, F5, F4, F3, F2, F1, F0	Memory Size (RAM):	M1, M0
32K Page Switch:	P	Memory Map TYPe:	TY

When the SAM is reset (see page 10,) all 16 bits are cleared. To set any one of these 16 bits, the MPU simply writes to a unique** odd address (within \$FFC1 through \$FFDF.) To clear any one of these 16 bits, the MPU

* If \overline{HS} is held low longer than 8 μ s, then the number of sequential addresses in one refresh "BURST" is proportional to the time interval during which \overline{HS} is low.

** See pages 17 or 18 for specific addresses.

† In this document, the "\$" symbol always precedes hexadecimal characters.

simply writes to a unique** even address (within \$FFCO through \$FFDE.) Note that the data on the MPU data bus is irrelevant.

Inputs to the control register include A4, A3, A2, A1 (which are used to select which one of 16 bits is to be cleared or set), A0 (which determines the polarity . . . clear or set,) and R/W, E and \$FFCO – \$FFDF (which restrict the method, timing and addresses for changing one of the 16 bits.) For more detailed descriptions of the purposes of the 16 control bits, refer to related sections in the BLOCK DIAGRAM DESCRIPTION (pages 8 through 12) and the PROGRAMMING GUIDE (pages 14 through 18).

** See pages 17 or 18 for specific addresses.

FIGURE 5 — VDG ADDRESS MODIFIER

Mode			Division Variables		Bits Cleared by HS (low)
V2	V1	V0	X	Y	
0	0	0	1	12	B1-B4
0	0	1	3	1	B1-B3
0	1	0	1	3	B1-B4
0	1	1	2	1	B1-B3
1	0	0	1	2	B1-B4
1	0	1	1	1	B1-B3
1	1	0	1	1	B1-B4
1	1	1	1	1	None (DMA MODE)

FIGURE 6 — SIGNAL ROUTING for ADDRESS MULTIPLEXER

Memory Size		Signal Source	Row/Column	Signals Routed to Z0-Z7								Timing (Figure 2)	
M1	M0			Z7	Z6	Z5	Z4	Z3	Z2	Z1	Z0		
4K	0	0	MPU	ROW	*	A6	A5	A4	A3	A2	A1	A0	T7-TA
				COL	*	L	A11	A10	A9	A8	A7	A6	TA-TF
			VDG	ROW	*	B6	B5	B4	B3	B2	B1	B0	TF-T2
				COL	*	L	B11	B10	B9	B8	B7	B6	T2-T7
			REF	ROW	*	C6	C5	C4	C3	C2	C1	C0	TF-T2
				COL	*	L	L	L	L	L	L	L	T2-T7
16K	0	1	MPU	ROW	*	A6	A5	A4	A3	A2	A1	A0	T7-TA
				COL	*	A13	A12	A11	A10	A9	A8	A7	TA-TF
			VDG	ROW	*	B6	B5	B4	B3	B2	B1	B0	TF-T2
				COL	*	B13	B12	B11	B10	B9	B8	B7	T2-T7
			REF	ROW	*	C6	C5	C4	C3	C2	C1	C0	TF-T2
				COL	*	L	L	L	L	L	L	L	T2-T7
64K (dynamic)	1	0	MPU	ROW	A7	A6	A5	A4	A3	A2	A1	A0	T7-TA
				COL	P/A15***	A14	A13	A12	A11	A10	A9	A8	TA-TF
			VDG	ROW	B7	B6	B5	B4	B3	B2	B1	B0	TF-T2
				COL	B15	B14	B13	B12	B11	B10	B9	B8	T2-T7
			REF	ROW	L	C6	C5	C4	C3	C2	C1	C0	TF-T2
				COL	L	L	L	L	L	L	L	L	T2-T7
64K (static)	1	1	MPU	ROW	A7	A6	A5	A4	A3	A2	A1	A0	T7-T9
				COL	P/A15***	A14	A13	A12	A11	A10	A9	A8	T9-TF
			VDG	ROW	B7	B6	B5	B4	B3	B2	B1	B0	TF-T1
				COL	B15	B14	B13	B12	B11	B10	B9	B8	T1-T7
			REF	ROW	L	C6	C5	C4	C3	C2	C1	C0	TF-T1
				COL	L	L	L	L	L	L	L	L	T1-T7

Notes: "L" implies logical LOW level.

*Z7 functions as RAS1 and its level is address dependent. For example, when using two banks of 16K x 1 RAMs, $\overline{RAS0}$ is active for addresses \$0000 to \$3FFF and RAS1 is active for addresses \$4000 to \$7FFF.

***If Map Type = 0, then page bit 'P' is the output (otherwise A15).

4

Internal Reset

By lowering V_{CC} below 0.6 volts for at least one millisecond, a **complete** SAM reset is initiated and is completed within 500 nanoseconds after V_{CC} rises above 4.25 volts.

NOTE: In some applications, (for example, multiple "VDG-RAM" systems controlled by a single MPU) multiple SAM ICs can be synchronized as follows:

- Drive all SAM's from one external oscillator.
- Stop external oscillator.
- Lower V_{CC} below 0.6 volts for at least 1.0 millisecond.
- Raise V_{CC} to 5.0 volts.
- Start external oscillator.
- Wait at least 500 nanoseconds.


Now, the "E" clocks from all SAM's should be in-phase.

External Reset

When the VClk pin on SAM is forced below 0.8 volts for at least eight cycles of "oscillator-out", the SAM becomes **partially** reset. That is, all bits in the SAM control register are cleared. However, signals such as RAS, CAS, WE, E or Q are **not** stopped (as they are with an **internal** reset), since the SAM must maintain dynamic RAM refresh even during this external reset period.

Figure 7 shows how VClk can be pulled low through diode D1 when node "A" is low.* When node "A" is high, only the backbiased capacitance of diode D1 loads the 3.58 MHz on VClk. Diode D2 helps discharge C1 (Power-on-Reset capacitor) when power is turned off. Diode D3 allows the MPU reset time constant R2C2 to be greater than the SAM reset time constant. Thereby, ensuring **release** of the SAM reset **prior** to attempting to program the SAM control register.

FIGURE 7 — EXTERNAL RESET CIRCUITRY



VDG Synchronization

In order for the VDG and MPU to share the same dynamic RAM (see page 13), the **VDG clock must be stopped** until the VDG data fetch and MPU data fetch are synchronized as shown in Figure 12. Once synchronized, the VDG clock resumes its 3.579545 MHz rate and is not stopped again unless an extreme temperature change (or SAM reset) occurs. When stopped, the VDG clock remains stopped for **no more than 32 OscOut** cycles (approximately 2 microseconds.)

In the block diagram in Figure 4, DA0 enters a block labeled VDG Timing Error Detector. If DA0 rises **between** time reference points** τ_A and τ_C , then Error is high and VClk is the result of dividing BOSC (Buffered OscOut ≈ 14 MHz) by four. However, if DA0 rises **outside** the time Window τ_A to τ_C , then Error goes LOW and the VDG stops. A START pulse at time reference point τ_B (center of Window) restarts the VDG . . . properly synchronized.

*Use a diode with sufficiently low forward voltage drop to meet V_{IL} requirement at VClk.


**See timing diagrams on page 5 and 6.

Changing the MPU Rate (by changing SAM control register bits R0, R1).

Two bits in the SAM control register determine the period of both "E" and "Q" MPU clocks. Three rate modes are implemented as follows:

RATE MODE	R1	R0	
SLOW	0	0	The frequency of "E" (and "Q") is $f_{crystal} \div 16$. This rate mode is automatically selected when the SAM is reset. Note that system timing is least critical in this "SLOW" rate mode.
A.D. (Address Dependent)	0	1	The frequency of "E" (and "Q") is either $f_{crystal} \div 16$ or $f_{crystal} \div 8$, depending on the address the MPU is presenting.
FAST	1	X	The frequency of "E" (and "Q") is $f_{crystal} \div 8$. This is accomplished by stealing the time that is normally used for VDG/REFRESH, and using this time for the MPU. Note: Neither VDG display nor dynamic RAM refresh are available in the "FAST" rate mode. (Both are available in SLOW and A.D. rate modes).

When changing between any two of the three rate modes, the following procedures must be followed to ensure that MPU timing specifications are met:



May be ANY address from \$0000 to \$7FFF.

SEQUENCE #1:

```

7D 00 00 TST #0000 ... Synchronizes STA instruction to write during T2-TG (See Figure #8).*
21 00 00 BRN 00
B7 FF D6 STA #FFD6 ... Clears bit R0
    
```


*Note: "TST" instruction affects MC6809E condition code register.

Changing the MPU Rate (In Address Dependent Mode)

When the SAM control register bits "R1", and "R0" are programmed to "0" and "1", respectively, the Address Dependent Rate Mode is selected. In this mode, the $\div 16$ MPU rate is automatically used when addressing within \$0000 to \$7FFF* or \$FF00 to \$FF1F ranges. Otherwise the $\div 8$ MPU rate is automatically used. (Refer to Figure 8 for sample "E" and "Q" waveforms yielding $\div 8$ to $\div 16$ and $\div 16$ to $\div 8$ rate changes). This mode often nearly doubles the MPU throughput while still providing transparent VDG and dynamic, RAM refresh functions. For example, since much of the MPU's time may be spent performing internal MPU functions (address = \$FFFF)**, accessing ROM (address = \$8000 to \$FEFF) or accessing I/O (address = \$FF20 — \$FF5F), the faster $f_{crystal} \div 8$ MPU rate may be used much of the time.

Note: The VDG operates normally when using the SLOW or A.D. rate modes. However, in the FAST rate mode, the VDG is not allowed access to the dynamic RAM.

FIGURE 8 — RATE CHANGE E AND Q WAVEFORMS




*When using Memory Map 0, addresses \$0000 to \$7FFF may access Dynamic RAM.

**The MC6809 outputs \$FFFF on A0-A15 when no other valid addresses are being presented.

4

Oscillator


In Figure 4, an amplifier between Osc_{IN} and Osc_{OUT} provides the gain for oscillation (using a crystal as shown in Figure 9.) Alternately, Pin 5 (Osc_{IN}) may be grounded while Pin 6 (Osc_{OUT}) may be driven at low-power Schottky levels as shown in Figure 10. Also, see V_{IH}, V_{IL} on page 2.



AC Specifications*

	Max	Typ	Min	Units
t _{pH} (Osc)	—	30	22	ns
t _{pL} (Osc)	—	30	22	ns
t _{cyc} (Osc)	—	70	62.4	ns

FIGURE 9 — CRYSTAL OSCILLATOR



Suggested Component Values

Freq. MHz	CV*	CF*	R1*	R2*	R3*	X1
14.31818	2.5-30 pF	33 pF	1.5 kΩ	~ 100K	10K	*
16.0000	2.5-30 pF	33 pF	1.5 kΩ	~ 100K	10K	*

Recommended Crystal Parameters

	14.31818 MHz**	16.0000 MHz**
R _S	10 Ω ± 2.0 Ω	10 Ω ± 2.0 Ω
C _O	5.0 pF ± 1.5 pF	6.0 pF ± 1.0 pF
C ₁	0.0245 pF ± 15%	0.0319 pF ± 15%
L ₁	5.05 mH	3.1 mH
Q	50K ± 10K	40K ± 10K

Calibration Tolerance: 0.002% at 26°C
 Temperature Tolerance: 0.001% 0°C to 70°C





FIGURE 10 — TTL CLOCK INPUT



Typical input capacitances are 3.0 pF for Pin 5 and 5.5 pF for Pin 6.

*Optimum values depend on characteristics of the crystal (X1). For many applications, VClk must be 3.579545 MHz ± 50 Hz! Hence, Osc_{OUT} must be made similarly "drift resistant" (by balancing temperature coefficients of X1, CV, CF, R1, R2 and R3).
 **Specifically cut for MC6883 are International Crystal Manufacturing, Inc. Crystals (#167568 for 14.31818 MHz or #167569 for 16.0 MHz). However, other crystals may be used.

THEORY OF OPERATION


Video or No Video

Although the MC6883 may be used as a dynamic RAM controller **without** a video display*, most applications are likely to include a MC6847 video display generator (VDG). Therefore, this document emphasizes MC6883 with MC6847 systems.

Shared RAM (with interleaved DMA)


To minimize the number of RAM and interface chips, both the MPU and VDG share common dynamic RAM. Yet, the use of common RAM creates an apparent difficulty. That is, the MPU and VDG must both access the RAM without contention. This difficulty is overcome by taking advantage of the timing and architecture of Motorola MPU's (MC6800, MC6801E, MC6809E, MC68000). Specifically, **all** MPU accesses of external memory **always** occur in the **latter half** of the machine cycle, as shown below:

FIGURE 11 — MOTOROLA MPU TIMING



Similarly, the MC6847 (non-interlaced) VDG transfers a data byte in a half machine cycle (E or $\Phi 2$). Thus, when properly positioned, VDG and MPU RAM accesses interleave without contention as shown below:

FIGURE 12 — MOTOROLA MPU WITH VDG TIMING



This Interleaved Direct Memory Access (IDMA) is synchronized via the MC6883 by centering the VDG data window half-way between MPU data windows.**

The result is a shared RAM system without MPU/VDG RAM access contention, with both MPU and VDG running uninterrupted at normal operating speed, each transparent to the other.

RAM Refresh

Dynamic RAM refresh is accomplished by accessing eight*** sequential addresses every 64*** microseconds until 128 consecutive addresses have been accessed. To avoid RAM access contention between REFRESH and MPU, each of the 128 refresh accesses occupies the "VDG half" of the interleaved DMA (IDMA). Furthermore, refresh accesses occur only during the television retrace period (at which time the VDG doesn't need to access RAM).

In summary, the VDG, MPU and MC6883's Refresh Counter all transparently access the common dynamic RAM without contention or interruption.

Why IDMA?

Use of the interleaved direct memory access results in fast modification to variable portions of display RAM, by the MPU, without any distracting flashes on the screen (due to RAM access contention.) In addition, the MPU is not slowed down nor stopped by the MC6883; thereby, assuring accurate software timing loops without costly additional hardware timers. Furthermore, additional hardware and software to give "access permission" to the MPU is eliminated since the MPU may access RAM at any time.

* Only 1 pin, (DA0) out of 40 pins is dedicated to the video display.

** See VDG synchronization (page 10) for more detail.

*** When not using a MC6847, HS may be wired low for continuous transparent refresh.

“Systems On Silicon” Concept

Total Timing

For most applications, the SAM can supply complete system timing from its on-chip precision 14.31818 MHz oscillator. This includes buffered MPU clocks (E and Q), VDG clock, color subcarrier (3.58 MHz), row address select (RAS), column address select (CAS) and write enable (WE).

Total Address Decode


For most applications, the SAM plus a “1 of 8 decoder” chip completely decodes I/O, ROM and RAM chip selects without wasting memory address space and without needlessly chopping-up contiguous address space. Chip selects are positioned in address space to allow three types of memory (RAM, local ROM and cartridge ROM) independent room for growth. For example, RAM may grow from address \$0000-up, cartridge ROM may grow from address \$FEFF-down and local ROM may grow from \$FBFF-down. Alternately, if the application requires minimum ROM and maximum contiguous RAM, a second choice of two memory maps places RAM from \$0000 to \$FEFF. (See pages 17 and 18.)

In both memory maps all I/O, MPU vectors, SAM control registers, and some reserved address spaces are efficiently contained between addresses \$FF00 and \$FFFF.

How Much RAM?

Using nine SAM pins (Z0 – Z7 and $\overline{\text{RAS0}}$) the following combinations require no additional address logic.

FIGURE 13 — RAM CONFIGURATIONS



PROGRAMMING GUIDE

SAM — Programmability

The SAM contains a 16-bit control register which allows the MC6809E to program the SAM for the following options:

- VDG Addressing Mode 3-bits
- VDG Address Offset 7-bits
- 32K Page Switch 1-bit
- MPU Rate 2-bits
- Memory Size 2-bits
- Map Type 1-bit

Note that when the SAM is **reset** by first applying power or by manual hardware reset,† all control register bits are **cleared** (to a logic “0”).

VDG Addressing Mode

Three bits (V2, V1, V0) control the sequence of DISPLAY ADDRESSES generated by the SAM (which are used to scan dynamic RAM for video information). For example, if you wish to display Dynamic RAM data as INTERNAL ALPHANUMERIC VIDEO, you should program‡ the MC6847 for the INTERNAL ALPHANUMERIC MODE and CLEAR BITS V2, V1 and V0 in the SAM. The table on the following page summarizes the available modes:

† See Figure 7 for manual reset circuit.

‡ Typically, part of a PIA (MC6821) at location \$FF22 is used to control MC6847 modes. (See MC6847 Data Sheet.)

Mode Type	MC6847 Mode					SAM Mode		
	G/ \bar{A}	GM2	GM1	GM0 EXT/ \bar{I}	CSS	V2	V1	V0
Internal Alphanumerics	0	X	X	0	X	0	0	0
External Alphanumerics	0	X	X	1	X	0	0	0
OSemigraphics — 4	0	X	X	0	X	0	0	0
Semigraphics — 6	0	X	X	1	X	0	0	0
Semigraphics — 8*	0	X	X	0	X	0	1	0
Semigraphics — 12*	0	X	X	0	X	1	0	0
Semigraphics — 24*	0	X	X	0	X	1	1	0
Full Graphics — 1C	1	0	0	0	X	0	0	1
Full Graphics — 1R	1	0	0	1	X	0	0	1
Full Graphics — 2C	1	0	1	0	X	0	1	0
Full Graphics — 2R	1	0	1	1	X	0	1	1
Full Graphics — 3C	1	1	0	0	X	1	0	0
Full Graphics — 3R	1	1	0	1	X	1	0	1
Full Graphics — 6C	1	1	1	0	X	1	1	0
Full Graphics — 6R	1	1	1	1	X	1	1	0
Direct Memory Access†	X	X	X	X	X	1	1	1


*S8, S12, & S24 modes are not described in the MC6847 Data Sheet. See appendix "A".

†DMA is identical to 6R except as shown in Figure 5 on page 9.

4

VDG Address Offset

Seven bits (F6, F5, F4, F3, F2, F1 and F0) determine the **Starting Address** for the video display. The "Starting Address" is defined as "the address corresponding to data displayed in the **Upper Left** corner of the TV screen". The "Starting Address" is shown below in binary:



Note that the "Starting Address" may be placed anywhere within the 64K address space with a resolution of $\frac{1}{2}$ K (the size of one alphanumeric page).

The F6-F0 bits take effect during the TV vertical synchronization pulse (i.e., when \overline{FS} from MC6847 is low).

Page Switch

One bit (P1) is used "in place of" A15 from the MC6809E in order to refer access within \$0000-\$7FFF to one of two 32K byte **pages** of RAM. If the system does not use more than 32K bytes of RAM, P1 can be ignored.**

**When using 4K x 1 RAMS, two banks of eight IC's are allowed. This accounts for Addresses \$0000-1FFF. Also, this same RAM can be addressed at \$2000-\$3FFF, \$4000-\$5FFF and \$6000-\$7FFF.

MPU Rate

Two bits (R1, R0) control the clock rate to the MC6809E MPU. The options are:

RATE (FREQUENCY OF "E" CLOCK)	R1	R0
0.9 MHz (Crystal Frequency ÷ 16) Slow	0	0
0.9/1.8 MHz (Address Dependent Rate)	0	1
1.8 MHz (Crystal Frequency ÷ 8) Fast	1	X
(Typical Crystal Frequency = 14.31818 MHz)		

In the "address dependent rate" mode, accesses to \$0000-\$7FFF and \$FF00-\$FF1F are slowed to 0.9 MHz (crystal frequency ÷ 16) and all other addresses are accessed at 1.8 MHz (crystal frequency ÷ 8.)

Note: "Slow" (0.9 MHz) operation can be accomplished using 1.0 MHz MC6809E and MC6821 devices. For "Fast" (1.8 MHz) operation, 2.0 MHz MC68B09E and MC68B21 devices must be used.

Memory Size

Two bits (M1 and M0) determine RAM memory size. The options are:

SIZE	M1	M0
One or two banks of 4K × 1 dynamic RAMs	0	0
One or two banks of 16K × 1 dynamic RAMs	0	1
One bank of 64K × 1 dynamic RAMs	1	0
Up to 64K static RAM*	1	1

*Requires a latch for demultiplexing the RAM address.



IMPORTANT!

Note: Be sure to program the SAM for the correct memory size **before** using RAM (i.e., for a subroutine stack).

Map Type

One bit (TY) is used to select between two memory map configurations.

Refer to pages 17, 18 and 19 for details. Early versions of the SAM did not allow the "Fast" MPU rate to be used in conjunction with Map Type "TY = 1". Devices manufactured after January 1, 1983 allow both "Fast" and "Slow" MPU rates to be used with Map Type "TY = 1." (Date of manufacture is marked on devices as YYWW where YY is the year and WW is the week of manufacture.)

Writing To The SAM Control Register

Any bit in the control register (CR) may be set by writing to a specific unique address. Each bit has two unique addresses . . . writing to the **even #** address **clears** the bit and writing to the **odd #** address **sets** the bit. (Data on the data bus is irrelevant in this procedure.) The specific addresses are tabulated on pages 17 and 18.

If desired, a short routine may be written to program the SAM CR "a word at a time". For example, the following routine copies "B" bits from "A" register to SAM CR addresses beginning with address "X".

SAM1	46	ROR	A
	24	06	BCC SAM2
	30	01	INX (LEAX1,X)
	A7	80	STA O,X+
	20	02	BRA SAM3
SAM2	A7	81	STA O,X++
SAM3	5A	DEC	B
	26	F2	BNE SAM1
	39		RTS





FIGURE 14 — MEMORY MAP (TYPE #0)




*Note:

M.S. = Most Significant
L.S. = Least Significant
S = Set Bit
C = Clear Bit
(All bits are cleared when SAM is reset.)
S = Device Select value = 4 x S2 + 2 x S1 + 1 x S0

**May also be RAM

FIGURE 15 — MEMORY MAP (TYPE #1)



*Note:

M.S. = Most Significant
L.S. = Least Significant

S = Set Bit
C = Clear Bit

(All bits are cleared when SAM is reset.)

S = Device Select value = 4 x S2 + 2 x S1 + 1 x S0

FIGURE 16 — MEMORY ALLOCATION TABLE
(Also, see the memory MAPs on pages 17 and 18.)

Type # 0: (Primarily for ROM based systems)

Address Range	$S = 4(S2) + 2$ (S1) + S0 S Value	Intended Use
\$FFF2 to FFFF	2	MC6809E Vectors: <u>Reset</u> , <u>NMI</u> , <u>SWI</u> , <u>IRQ</u> , <u>FIRQ</u> , <u>SWI2</u> , <u>SWI3</u> .
FFE0 to FFF1	2	Reserved for future MPU enhancements.
FFC0 to FFDF	7	SAM Control Register: V0, - V2, F0 - F6, P, R0, R1, M0, M1, TY.
FF60 to FFBF	7	Reserved for future control register enhancements.
FF40 to FF5F	6	I/O ₂ : Input/Output (PIAs, ACIAs, etc.) To subdivide, use A0 - A4.
FF20 to FF3F	5	I/O ₁ : Input/Output (PIAs, ACIAs, etc.) To subdivide, use A0 - A4.
FF00 to FF1F	4	I/O ₀ : Input/Output (PIAs, ACIAs, etc.) To subdivide, use A0 - A4.
C000 to FEFF	3	ROM2: 16K addresses. External cartridge ROM*.
A000 to BFFF	2	ROM1: 8K addresses. Internal ROM*. Note that MC6809E vector addresses select this ROM*.
8000 to 9FFF	1	ROM0: 8K addresses. Internal ROM*.
0000 to 7FFF	0 if R/W = 1 7 if R/W = 0	RAM: 32K addresses. RAM shared by MPU and VDG.

*Not restricted to ROM. For example, RAM or I/O may be used here.

Type # 1: (Primarily for RAM based systems)

Address Range	$S = 4(S2) + 2$ (S1) + S0 S Value	Intended Use
\$FFF2 to FFFF	2	MC6809E Vectors: <u>Reset</u> , <u>NMI</u> , <u>SWI</u> , <u>IRQ</u> , <u>FIRQ</u> , <u>SWI2</u> , <u>SWI3</u> .
FFE0 to FFF1	2	Reserved for future MPU enhancements.
FFC0 to FFDF	7	SAM Control Register: V0 - V2, F0 - F6, P, R0, R1, M0, M1, TY.
FF60 to FFBF	7	Small ROM: Boot load program and initial MC6809 vectors.
FF40 to FF5F	6	I/O ₂ : Input/Output (PIAs, ACIAs, etc.) To subdivide, use A0-A4.
FF20 to FF3F	5	I/O ₁ : Input/Output (PIAs, ACIAs, etc.) To subdivide, use A0 - A4.
FF00 to FF1F	4	I/O ₀ : Input/Output (PIAs, ACIAs, etc.) To subdivide, use A2 - A4.
0000 to FEFF	0 if R/W = 1	RAM: 64K(-256) addresses, shared by MPU and VDG. (If R/W = 0 then S = 3 for \$C000-\$FEFF; S = 2 for \$A000-\$BFFF; S = 1 for \$8000-\$9FFF and S = 7 for \$0000-\$7FFF.)

APPENDIX A

VDG/SAM Video Display System Offers 3 New Modes

by
Paul Fletcher

There are three new modes created when the VDG and SAM are used together in a video display system. These modes offer alphanumeric compatibility with 8 color low-to-high resolution graphics, 64Hx64V, 64Hx96V, 64Hx192V. The new modes S8, S12, and S24 are created by placing the VDG in the Alpha Internal mode and having the SAM in a 2K, 3K or 6K full color graphics mode. In all modes the VDG's S/A and Inv. pins are connected to data bits DD7 and DD6 to allow switching on the fly between Alpha and Semigraphics and between inverted and non-inverted alpha. This method is used in most VDG systems to obtain maximum flexibility.

The three modes divide the standard 8*12 dot box used by the VDG for the standard alpha and semigraphics modes into eight 4*3 dot boxes for the S8 mode, twelve 4*2 dot boxes for the S12 mode, and twenty-four 4*1 dot boxes for the S24 mode. Figure 17 shows the arrangement of these boxes. One byte is needed to control two horizontally consecutive boxes. It therefore takes four bytes for the S8, six bytes for the S12, and 12 bytes for the S24 mode to control the entire 8*12 dot box. These two horizontally consecutive boxes have four combinations of luminance controlled by bits B0 - B3. For conven-

ience B2 should be made equal to B0 and B3 should be made equal to B1. This eliminates a screen placement problem which would cause other codes to change patterns when moved vertically on the screen. The illuminated boxes can be one of eight colors which are controlled by B4 - B6 (see Figure 18). The bytes needed to control all the boxes in the 8*12 dot box must be spaced 32 address spaces apart in the display RAM because of the addressing scheme originally used in the VDG and duplicated by the SAM. This means to place an alphanumeric character on the TV screen it requires 4, 6, or 12 bytes depending on the mode used. These bytes are placed 32 memory locations apart in the display RAM (see Figure 18). This multiple byte format allows the mixing of character rows of different characters in the same 8*12 dot box creating new characters and symbols. It also allows overlining and underlining in eight colors by switching to semigraphics at the correct time.

These new modes optimize the memory versus screen density tradeoffs for RF performance on color TVs. This could make them the most versatile of all the modes depending on the users creativity and the software sophistication.



APPENDIX B
Memory Decode for "MAP TYPE = 1"







FIGURE 17 — DISPLAY MODES S8, S12, S24
Bit/Visible Dot Correlation




- Alphanumeric Compatible



Left	Right	***
Red	Red	\$XX00 (\$BF)
Blue	Off	\$XX20 (\$AA)
Off	Green	\$XX40 (\$85)
Orange	Orange	\$XX60 (\$FF)
Off	Off	\$XX80 (\$80)
Yellow	Yellow	\$XXA0 (\$9F)

- Options: One of 8 colors for L or R or both. Off = Black




Blue	Blue	\$XX00 (\$AF)
Black	Black	\$XX20 (\$80)
Black	Black	\$XX40 (\$80)
•	•	\$XX60 (\$14)
•	•	\$XX80 (\$18)
•	•	\$XXA0 (\$18)
•	•	\$XXC0 (\$18)
•	•	\$XXE0 (\$18)
•	•	\$X100 (\$18)
•	•	\$X120 (\$18)
Black	Black	\$X140 (\$80)
Green	Green	\$X160 (\$8F)

- Underline, Overline
- Mix Character Dot Rows

*** Characters will always remain in standard VDG positions.

4

FIGURE 18 — S8 DISPLAY FORMAT EXAMPLES



S8 Screen Memory Map







FIGURE 19 — EXAMPLE of MC6809E, MC6883 and MC6847 COMPUTER



4



MC6847 Mode Control & Misc I/O connects here.

*This pin number on 8 different RAM chips is connected to this point.



FIGURE 20 — EQUIVALENT OF OSCILLATOR INPUT AND OUTPUT




FIGURE 21 — DA0 INPUT




FIGURE 22 — VCIk INPUT/OUTPUT




FIGURE 23 — E AND Q OUTPUTS




FIGURE 24 — TYPICAL INPUT





FIGURE 25 — TYPICAL OUTPUT



4



**SN54LS/74LS795
SN54LS/74LS796
SN54LS/74LS797
SN54LS/74LS798**

TRI-STATE OCTAL BUFFERS


LOW POWER SCHOTTKY

DESCRIPTION — The SN54LS/74LS795 thru SN54LS/74LS798 device types provide a second source for the 71/81LS95 thru 71/81LS98 series. These devices are octal low power Schottky versions of the 70/8095 thru 70/8098 3-STATE Hex Buffers. The LS795 and LS797 are noninverting and the LS796 and LS798 are inverting functions. On each buffer, one of the two inputs is used as a control line to gate the output into the high impedance state, while the other input passes the data through the buffer. On the LS795 and LS796 access is through a 2-input NOR gate, with all eight 3-STATE enable lines common. On the LS797 and LS798, four buffers are enabled from one common line and the other four buffers from another common line. On all device types the 3-STATE condition is achieved by applying a high logic level to the enable pins.


TRUTH TABLES

LS795				LS796				LS797			LS798		
INPUTS		OUTPUT		INPUTS		OUTPUT		INPUTS	OUTPUT		INPUTS	OUTPUT	
$\bar{G}1$	$\bar{G}2$	A	Y	$\bar{G}1$	$\bar{G}2$	A	Y	\bar{G}	A	Y	\bar{G}	A	Y
H	X	X	Z	H	X	X	Z	H	X	Z	H	X	Z
X	H	X	Z	X	H	X	Z	L	H	H	L	H	L
L	L	H	H	L	L	H	L	L	L	L	L	L	H
L	L	L	L	L	L	L	H						


LOGIC DIAGRAMS




SN54LS/74LS795



SN54LS/74LS796



SN54LS/74LS797



SN54LS/74LS798

J Suffix — Case 732-03 (Ceramic)
N Suffix — Case 738-01 (Plastic)

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V _{CC}	Supply Voltage	54	4.5	5.0	5.5	V
		74	4.75	5.0	5.25	
T _A	Operating Ambient Temperature Range	54	-55	25	125	°C
		74	0	25	70	
I _{OH}	Output Current — High	54			-2.6	mA
		74			-5.0	
I _{OL}	Output Current — Low	54			8.0	mA
		74			16	

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS	
		MIN	TYP	MAX			
V _{IH}	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage for All Inputs	
V _{IL}	Input LOW Voltage	54		0.7	V	Guaranteed Input LOW Voltage for All Inputs	
		74		0.8			
V _{IK}	Input Clamp Diode Voltage		-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA	
V _{OH}	Output HIGH Voltage	54	2.5	3.5	V	V _{CC} = MIN, I _{OH} = MAX	
		74	2.7	3.5	V		
V _{OL}	Output LOW Voltage	54,74		0.25	0.4	V	I _{OL} = 8.0 mA I _{OL} = 16 mA V _{CC} = V _{CC} MIN, V _{IN} = V _{IL} or V _{IH} per Truth Table
		74		0.35	0.5	V	
I _{OZH}	Output Off Current—High			20	μA	V _{CC} = MAX, V _{OUT} = 2.4 V	
I _{OZL}	Output Off Current—Low			-20	μA	V _{CC} = MAX, V _{OUT} = 0.4 V	
I _{IH}	Input HIGH Current			20	μA	V _{CC} = MAX, V _{IN} = 2.7 V	
				-0.1	mA	V _{CC} = MAX, V _{IN} = 7.0 V	
I _{IL}	Input LOW Current A Input, Both \bar{G} at 0.4 V \bar{G} Input			-0.36	mA	V _{CC} = MAX, V _{IN} = 0.4 V	
				-0.36			
I _{OS}	Short Circuit Current			-20	μA	V _{CC} = MAX, V _{IN} = 0.5 V	
				-130			mA
I _{CC}	Power Supply Current	LS795/LS797		26	mA	V _{CC} = MAX	
		LS796/LS798		21	mA		

AC CHARACTERISTICS: T_A = 25°C

SYMBOL	PARAMETER	LIMITS						UNITS	TEST CONDITIONS
		LS795/LS797			LS796/LS798				
		MIN	TYP	MAX	MIN	TYP	MAX		
t _{PLH} t _{PHL}	Propagation Delay		11 15	16 22		6.0 13	10 17	ns	V _{CC} = 5.0 V
t _{PZH} t _{PZL}	Output Enable Time		16 13	25 20		17 16	27 25		
t _{PHZ} t _{PLZ}	Output Disable Time		13 19	20 27		13 18	20 27	ns	C _L = 5.0 pF

4

SCHOTTKY TTL



ALS Data Sheets

5


description

These devices contain four independent 2-input NAND gates. They perform the boolean functions $Y = \overline{A \cdot B}$ or $Y = \overline{A + B}$ in positive logic.


The SN54ALS00 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74ALS00 is characterized for operation from 0°C to 70°C .

FUNCTION TABLE (each gate)

INPUTS		OUTPUT
A	B	Y
H	H	L
L	X	H
X	L	H

(TOP VIEW)


J Suffix—Case 632-07 (Ceramic)
N Suffix—Case 646-05 (Plastic)

logic symbol


Pin numbers shown are for J and N packages.

Portions of this data sheet are reprinted with permission from the Texas Instruments 1983 ALS/AS Logic Circuits Data Book.

TYPES SN54ALS00, SN74ALS00
QUADRUPLE 2-INPUT POSITIVE-NAND GATES

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V_{CC}	7 V
Input voltage	7 V
Operating free-air temperature range: SN54ALS00	-55 °C to 125 °C
SN74ALS00	0 °C to 70 °C
Storage temperature range	-65 °C to 150 °C

recommended operating conditions

		SN54ALS00			SN74ALS00			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
V_{CC}	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
V_{IH}	High-level input voltage	2			2			V
V_{IL}	Low-level input voltage				0.8			V
I_{OH}	High-level output current				-0.4			mA
I_{OL}	Low-level output current				4			mA
					8			
T_A	Operating free-air temperature	-55	125		0	70		°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	SN54ALS00			SN74ALS00			UNIT
		MIN	TYP†	MAX	MIN	TYP†	MAX	
V_{IK}	$V_{CC} = 4.5 V$, $I_I = -18 mA$			-1.5			-1.5	V
V_{OH}	$I_{OH} = -0.4 mA$ $I_{OH} = -0.4 mA$	$V_{CC} - 2$			$V_{CC} - 2$			V
V_{OL}	$V_{CC} = 4.5 V$, $I_{OL} = 4 mA$	0.25	0.4		0.25	0.4		V
	$V_{CC} = 4.5 V$, $I_{OL} = 8 mA$				0.35	0.5		
I_I	$V_{CC} = 5.5 V$, $V_I = 7 V$			0.1			0.1	mA
I_{IH}	$V_{CC} = 5.5 V$, $V_I = 2.7 V$			20			20	µA
I_{IL}	$V_{CC} = 5.5 V$, $V_I = 0.4 V$			-0.1			-0.1	mA
I_{O*}	$V_{CC} = 5.5 V$, $V_O = 2.25 V$	-30		-112	-30		-112	mA
I_{CCH}	$V_{CC} = 5.5 V$, $V_I = 0 V$			0.80			0.80	mA
I_{CCL}	$V_{CC} = 5.5 V$, $V_I = 4.5 V$			2.2			2.2	mA

†All typical values are at $V_{CC} = 5 V$, $T_A = 25 °C$.

*The current produced by grounding the outputs is approximately twice that produced with 2.25 V on the outputs

switching characteristics

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 5 V$, $C_L = 15 pF$, $R_L = 500 \Omega$, $T_A = 25 °C$	$V_{CC} = 4.5 V$ to $5.5 V$, $C_L = 50 pF$, $R_L = 500 \Omega$, $T_A = MIN$ to MAX				UNIT
				SN54ALS00		SN74ALS00		
				TYP	MIN	MAX	MIN	
t_{PLH}	A or B	Y	4	3	14	3	13	ns
t_{PHL}	A or B	Y	3	2	11	2	9	ns


description

These devices contain four independent 2-input NOR gates. They perform the boolean functions $Y = \overline{A+B}$ or $Y = \overline{A} \cdot \overline{B}$ in positive logic.


The SN54ALS02 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74ALS02 is characterized for operation from 0°C to 70°C .

FUNCTION TABLE (each gate)

INPUTS		OUTPUT
A	B	Y
H	X	L
X	H	L
L	L	H



J Suffix—Case 632-07 (Ceramic)
N Suffix—Case 646-05 (Plastic)

logic symbol


Pin numbers shown are for J and N packages.

Portions of this data sheet are reprinted with permission from the Texas Instruments 1983 ALS/AS Logic Circuits Data Book.

TYPES SN54ALS02, SN74ALS02 QUADRUPLE 2-INPUT POSITIVE-NOR GATES

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V_{CC}	7 V
Input voltage	7 V
Operating free-air temperature range: SN54ALS02	-55 °C to 125 °C
SN74ALS02	0 °C to 70 °C
Storage temperature range	-65 °C to 150 °C

recommended operating conditions

		SN54ALS02			SN74ALS02			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
V_{CC}	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
V_{IH}	High-level input voltage	2			2			V
V_{IL}	Low-level input voltage			0.8			0.8	V
I_{OH}	High-level output current			-0.4			-0.4	mA
I_{OL}	Low-level output current			4			8	mA
T_A	Operating free-air temperature	-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	SN54ALS02		SN74ALS02		UNIT		
		MIN	TYP†	MAX	MIN		TYP†	MAX
V_{IK}	$V_{CC} = 4.5 V$, $I_I = -18 mA$			-1.5		-1.5	V	
V_{OH}	$I_{OH} = -0.4 mA$	$V_{CC}-2$					V	
	$I_{OH} = -0.4 mA$			$V_{CC}-2$				
V_{OL}	$V_{CC} = 4.5 V$, $I_{OL} = 4 mA$	0.25	0.4	0.25	0.4	V		
	$V_{CC} = 4.5 V$, $I_{OL} = 8 mA$			0.35	0.5			
I_I	$V_{CC} = 5.5 V$, $V_I = 7 V$		0.1			0.1	mA	
I_{IH}	$V_{CC} = 5.5 V$, $V_I = 2.7 V$		20			20	μA	
I_{iL}	$V_{CC} = 5.5 V$, $V_I = 0.4 V$		-0.1			-0.1	mA	
I_{O*}	$V_{CC} = 5.5 V$, $V_O = 2.25 V$	-30		-112		-30	-112	mA
I_{CCH}	$V_{CC} = 5.5 V$, $V_I = 0 V$			1.6		1.6	mA	
I_{CCL}	$V_{CC} = 5.5 V$, $V_I = 4.5 V$			2.7		2.7	mA	

†All typical values are at $V_{CC} = 5 V$, $T_A = 25 °C$.

*The current produced by grounding the outputs is approximately twice that produced with 2.25 V on the outputs


switching characteristics

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 5 V$, $C_L = 15 pF$, $R_L = 500 \Omega$, $T_A = 25 °C$	$V_{CC} = 4.5 V$ to $5.5 V$, $C_L = 50 pF$, $R_L = 500 \Omega$, $T_A = \text{MIN to MAX}$				UNIT
				'ALS02		SN74ALS02		
				TYP	MIN	MAX	MIN	
t_{PLH}	A or B	Y	6	3	16	3	15	ns
t_{PHL}	A or B	Y	5	3	14	3	11	ns

description

These devices contain four independent 2-input NAND gates. They perform the boolean functions $Y = \overline{A \cdot B}$ or $Y = \overline{A + B}$ in positive logic. The open-collector outputs require pull-up resistors to perform correctly. They may be connected to other open-collector outputs to implement active-low wired-OR or active-high wired-AND functions. Open-collector devices are often used to generate higher V_{OH} levels.


The SN54ALS03 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74ALS03 is characterized for operation from 0°C to 70°C .



J Suffix—Case 632-07 (Ceramic)
 N Suffix—Case 646-05 (Plastic)

FUNCTION TABLE (each gate)

INPUTS		OUTPUT
A	B	Y
H	H	L
L	X	H
X	L	H

logic symbol


Pin numbers shown are for J and N packages.

Portions of this data sheet are reprinted with permission from the Texas Instruments 1983 ALS/AS Logic Circuits Data Book.

**TYPES SN54ALS03, SN74ALS03
 QUADRUPLE 2-INPUT POSITIVE-NAND GATES
 WITH OPEN-COLLECTOR OUTPUTS**

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V_{CC}	7 V
Input voltage	7 V
Off-state output voltage	7 V
Operating free-air temperature range: SN54ALS03	- 55°C to 125°C
SN74ALS03	0°C to 70°C
Storage temperature range	- 65°C to 150°C

recommended operating conditions

		SN54ALS03			SN74ALS03			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
V_{CC}	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
V_{IH}	High-level input voltage	2			2			V
V_{IL}	Low-level input voltage			0.8			0.8	V
V_{OH}	High-level output voltage			5.5			5.5	V
I_{OL}	Low-level output current			4			8	mA
T_A	Operating free-air temperature	- 55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	SN54ALS03			SN74ALS03			UNIT
		MIN	TYP†	MAX	MIN	TYP†	MAX	
V_{IK}	$V_{CC} = 4.5 V, I_I = -18 mA$			- 1.5			- 1.5	V
I_{OH}	$V_{CC} = 4.5 V, V_{OH} = 5.5 V$			0.1			0.1	mA
V_{OL}	$V_{CC} = 4.5 V, I_{OL} = 4 mA$		0.25	0.4		0.25	0.4	V
	$V_{CC} = 4.5 V, I_{OL} = 8 mA$					0.35	0.5	
I_I	$V_{CC} = 5.5 V, V_I = 7 V$			0.1			0.1	mA
I_{IH}	$V_{CC} = 5.5 V, V_I = 2.7 V$			20			20	μA
I_{IL}	$V_{CC} = 5.5 V, V_I = 0.4 V$			- 0.1			- 0.1	mA
I_{CCH}	$V_{CC} = 5.5 V, V_I = 0 V$			0.8			0.8	mA
I_{CCL}	$V_{CC} = 5.5 V, V_I = 4.5 V$			2.2			2.2	mA

†All typical values are at $V_{CC} = 5 V, T_A = 25°C$.

switching characteristics


PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 5 V,$ $C_L = 15 pF,$ $R_L = 2 k\Omega,$ $T_A = 25°C$	$V_{CC} = 4.5 V \text{ to } 5.5 V,$ $C_L = 50 pF,$ $R_L = 2 k\Omega,$ $T_A = \text{MIN to MAX}$				UNIT
				SN54ALS03		SN74ALS03		
				TYP	MIN	MAX	MIN	
t_{PLH}	A or B	Y	8	3	20	3	15	ns
t_{PHL}	A or B	Y	12	5	26	5	22	ns



description

These devices contain six independent inverters. They perform the boolean function $Y = \overline{A}$.


The SN54ALS04 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74ALS04 is characterized for operation from 0°C to 70°C .



FUNCTION TABLE
(each inverter)

INPUT A	OUTPUT Y
H	L
L	H

J Suffix—Case 632-07 (Ceramic)
N Suffix—Case 646-05 (Plastic)

logic symbol


Pin numbers shown are for J and N packages

Portions of this data sheet are reprinted with permission from the Texas Instruments 1983 ALS/AS Logic Circuits Data Book.

TYPES SN54ALS04, SN74ALS04 HEX INVERTERS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V_{CC}	7 V
Input voltage	7 V
Operating free-air temperature range: SN54ALS04	-55 °C to 125 °C
SN74ALS04	0 °C to 70 °C
Storage temperature range	-65 °C to 150 °C

recommended operating conditions

		SN54ALS04			SN74ALS04			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
V_{CC}	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
V_{IH}	High-level input voltage	2			2			V
V_{IL}	Low-level input voltage				0.8			V
I_{OH}	High-level output current				-0.4			mA
I_{OL}	Low-level output current				4			mA
					8			
T_A	Operating free-air temperature	-55	125		0	70	°C	

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	SN54ALS04			SN74ALS04			UNIT
		MIN	TYP†	MAX	MIN	TYP†	MAX	
V_{IK}	$V_{CC} = 4.5 V, I_I = -18 mA$	-1.5			-1.5			V
V_{OH}	$I_{OH} = -0.4 mA$	$V_{CC}-2$			$V_{CC}-2$			V
	$I_{OH} = -0.4 mA$							
V_{OL}	$V_{CC} = 4.5 V, I_{OL} = 4 mA$	0.25	0.4		0.25	0.4	V	
	$V_{CC} = 4.5 V, I_{OL} = 8 mA$				0.35	0.5		
I_I	$V_{CC} = 5.5 V, V_I = 7 V$	0.1			0.1			mA
I_{IH}	$V_{CC} = 5.5 V, V_I = 2.7 V$	20			20			µA
I_{IL}	$V_{CC} = 5.5 V, V_I = 0.4 V$	-0.1			-0.1			mA
I_{O+}	$V_{CC} = 5.5 V, V_O = 2.25 V$	-30	-112		-30	-112	mA	
I_{CCH}	$V_{CC} = 5.5 V, V_I = 0 V$	1.2			1.2			mA
I_{CCL}	$V_{CC} = 5.5 V, V_I = 4.5 V$	3.3			3.3			mA

†All typical values are at $V_{CC} = 5 V, T_A = 25 °C$

*The current produced by grounding the outputs is approximately twice that produced with 2.25 V on the outputs


switching characteristics

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 5 V,$ $C_L = 15 pF,$ $R_L = 500 \Omega,$ $T_A = 25 °C$	$V_{CC} = 4.5 V$ to $5.5 V,$ $C_L = 50 pF,$ $R_L = 500 \Omega,$ $T_A = MIN$ to MAX				UNIT		
				ALS04		SN54ALS04			SN74ALS04	
				TYP	MIN	MAX	MIN		MAX	
t_{PLH}	A	Y	4	3	15	3	14	ns		
t_{PHL}	A	Y	3	2	10	2	10	ns		

description

These devices contain six independent inverters. They perform the boolean function $Y = \bar{A}$. The open-collector outputs require pull-up resistors to perform correctly. They may be connected to other open-collector outputs to implement active-low wired-OR or active-high wired-AND functions. Open-collector devices are often used to generate higher V_{OH} levels.


The SN54ALS05 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74ALS05 is characterized for operation from 0°C to 70°C .

(TOP VIEW)


J Suffix—Case 632-07 (Ceramic)
N Suffix—Case 646-05 (Plastic)

FUNCTION TABLE (each inverter)

INPUT A	OUTPUT Y
H	L
L	H

5
logic symbol


Pin numbers shown are for J and N packages.

Portions of this data sheet are reprinted with permission from the Texas Instruments 1983 ALS/AS Logic Circuits Data Book.

TYPES SN54ALS05, SN74ALS05 HEX INVERTERS WITH OPEN-COLLECTOR OUTPUTS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V_{CC}	7 V
Input voltage	7 V
Off-state output voltage	7 V
Operating free-air temperature range: SN54ALS05	-55 °C to 125 °C
SN74ALS05	0 °C to 70 °C
Storage temperature range	-65 °C to 150 °C

recommended operating conditions

		SN54ALS05			SN74ALS05			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
V_{CC}	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
V_{IH}	High-level input voltage	2			2			V
V_{IL}	Low-level input voltage			0.8			0.8	V
V_{OH}	High-level output voltage			5.5			5.5	V
I_{OL}	Low-level output current			4			8	mA
T_A	Operating free-air temperature	-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	SN54ALS05			SN74ALS05			UNIT
		MIN	TYP†	MAX	MIN	TYP†	MAX	
V_{IK}	$V_{CC} = 4.5$ V, $I_I = -18$ mA			-1.5			-1.5	V
I_{OH}	$V_{CC} = 4.5$ V, $V_{OH} = 5.5$ V			0.1			0.1	mA
V_{OL}	$V_{CC} = 4.5$ V, $I_{OL} = 4$ mA		0.25	0.4		0.25	0.4	V
	$V_{CC} = 4.5$ V, $I_{OL} = 8$ mA					0.35	0.5	
I_I	$V_{CC} = 5.5$ V, $V_I = 7$ V			0.1			0.1	mA
I_{IH}	$V_{CC} = 5.5$ V, $V_I = 2.7$ V			20			20	μA
I_{IL}	$V_{CC} = 5.5$ V, $V_I = 0.4$ V			-0.1			-0.1	mA
I_{CCH}	$V_{CC} = 5.5$ V, $V_I = 0$ V			1.2			1.2	mA
I_{CCL}	$V_{CC} = 5.5$ V, $V_I = 4.5$ V			3.3			3.3	mA

†All typical values are at $V_{CC} = 5$ V, $T_A = 25$ °C

switching characteristics


PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 5$ V, $C_L = 15$ pF, $R_L = 2$ kΩ, $T_A = 25$ °C	$V_{CC} = 4.5$ V to 5.5 V, $C_L = 50$ pF, $R_L = 2$ kΩ, $T_A = \text{MIN to MAX}$				UNIT
				SN54ALS05		SN74ALS05		
				TYP	MIN	MAX	MIN	
t_{PLH}	A	Y	13	5	26	5	22	ns
t_{PHL}	A	Y	8	4	23	4	19	ns

5

description


These devices contain four independent 2-input AND gates. They perform the boolean functions $Y = A \cdot B$ or $Y = \overline{A} + \overline{B}$ in positive logic.

The SN54ALS08 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74ALS08 is characterized for operation from 0°C to 70°C .

(TOP VIEW)

FUNCTION TABLE
(each gate)

INPUTS		OUTPUT
A	B	Y
H	H	H
L	X	L
X	L	L

J Suffix—Case 632-07 (Ceramic)
N Suffix—Case 646-05 (Plastic)

5
logic symbol


Pin numbers shown are for J and N packages

Portions of this data sheet are reprinted with permission from the Texas Instruments 1983 ALS/AS Logic Circuits Data Book.

TYPES SN54ALS08, SN74ALS08

QUADRUPLE 2-INPUT POSITIVE-AND GATES

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V_{CC}	7 V
Input voltage	7 V
Operating free-air temperature range: SN54ALS08	-55 °C to 125 °C
SN74ALS08	0 °C to 70 °C
Storage temperature range	-65 °C to 150 °C

recommended operating conditions

		SN54ALS08			SN74ALS08			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
V_{CC}	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
V_{IH}	High-level input voltage	2			2			V
V_{IL}	Low-level input voltage			0.8			0.8	V
I_{OH}	High-level output current			-0.4			-0.4	mA
I_{OL}	Low-level output current			4			8	mA
T_A	Operating free-air temperature	-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	SN54ALS08			SN74ALS08			UNIT
		MIN	TYP†	MAX	MIN	TYP†	MAX	
V_{IK}	$V_{CC} = 4.5 V$, $I_I = -18 mA$			-1.5			-1.5	V
V_{OH}	$I_{OH} = -0.4 mA$ $I_{OH} = -0.4 mA$	$V_{CC} - 2$			$V_{CC} - 2$			V
V_{OL}	$V_{CC} = 4.5 V$, $I_{OL} = 4 mA$ $V_{CC} = 4.5 V$, $I_{OL} = 8 mA$		0.25	0.4		0.25	0.4	V
I_I	$V_{CC} = 5.5 V$, $V_I = 7 V$			0.1			0.1	mA
I_{IH}	$V_{CC} = 5.5 V$, $V_I = 2.7 V$			20			20	μA
I_{IL}	$V_{CC} = 5.5 V$, $V_I = 0.4 V$			-0.1			-0.1	mA
I_{O+}	$V_{CC} = 5.5 V$, $V_O = 2.25 V$		-30	-112		-30	-112	mA
I_{CCH}	$V_{CC} = 5.5 V$, $V_I = 4.5 V$			2.4			2.4	mA
I_{CCL}	$V_{CC} = 5.5 V$, $V_I = 0 V$			4.4			4.4	mA

† All typical values are at $V_{CC} = 5 V$, $T_A = 25 °C$.

*The current produced by grounding the outputs is approximately twice that produced with 2.25 V on the outputs.

switching characteristics

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 5 V$, $C_L = 15 pF$, $R_L = 500 \Omega$, $T_A = 25 °C$	$V_{CC} = 4.5 V$ to $5.5 V$, $C_L = 50 pF$, $R_L = 500 \Omega$, $T_A = MIN$ to MAX				UNIT
				SN54ALS08		SN74ALS08		
				TYP	MIN	MAX	MIN	
t_{PLH}	A or B	Y	8	4	17	4	17	ns
t_{PHL}	A or B	Y	5	3	14	3	13	ns


5

description

These devices contain four independent 2-input AND gates. They perform the boolean functions $Y = A \cdot B$ or $Y = \overline{A + B}$ in positive logic. The open-collector outputs require pull-up resistors to perform correctly. They may be connected to other open-collector outputs to implement active-low wired-OR or active-high wired-AND functions. Open-collector devices are often used to generate higher V_{OH} levels.

The SN54ALS09 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74ALS09 is characterized for operation from 0°C to 70°C .


(TOP VIEW)



J Suffix—Case 632-07 (Ceramic)
 N Suffix—Case 646-05 (Plastic)

FUNCTION TABLE (each gate)

INPUTS		OUTPUT
A	B	Y
H	H	H
L	X	L
X	L	L

logic symbol


Pin numbers shown are for J and N packages.

Portions of this data sheet are reprinted with permission from the Texas Instruments 1983 ALS/AS Logic Circuits Data Book.

**TYPES SN54ALS09, SN74ALS09
 QUADRUPLE 2-INPUT POSITIVE-AND GATES
 WITH OPEN-COLLECTOR OUTPUTS**

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V_{CC}	7 V
Input voltage	7 V
Off-state output voltage	7 V
Operating free-air temperature range: SN54ALS09	-55 °C to 125 °C
SN74ALS09	0 °C to 70 °C
Storage temperature range	-65 °C to 150 °C

recommended operating conditions

		SN54ALS09			SN74ALS09			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
V_{CC}	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
V_{IH}	High-level input voltage	2			2			V
V_{IL}	Low-level input voltage				0.8			V
V_{OH}	High-level output voltage				5.5			V
I_{OL}	Low-level output current				4			mA
					8			
T_A	Operating free-air temperature	-55			125			°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	SN54ALS09			SN74ALS09			UNIT
		MIN	TYP†	MAX	MIN	TYP†	MAX	
V_{IK}	$V_{CC} = 4.5 V$, $I_I = -18 mA$	-1.5			-1.5			V
I_{OH}	$V_{CC} = 4.5 V$, $V_{OH} = 5.5 V$	0.1			0.1			mA
V_{OL}	$V_{CC} = 4.5 V$, $I_{OL} = 4 mA$	0.25	0.4		0.25	0.4	V	
	$V_{CC} = 4.5 V$, $I_{OL} = 8 mA$				0.35	0.5		
I_I	$V_{CC} = 5.5 V$, $V_I = 7 V$	0.1			0.1			mA
I_{IH}	$V_{CC} = 5.5 V$, $V_I = 2.7 V$	20			20			μA
I_{IL}	$V_{CC} = 5.5 V$, $V_I = 0.4 V$	-0.1			-0.1			mA
I_{CCH}	$V_{CC} = 5.5 V$, $V_I = 4.5 V$	2.4			2.4			mA
I_{CCL}	$V_{CC} = 5.5 V$, $V_I = 0 V$	4.4			4.4			mA

†All typical values are at $V_{CC} = 5 V$, $T_A = 25 °C$

switching characteristics


PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 5 V$, $C_L = 15 pF$, $R_L = 2 k\Omega$, $T_A = 25 °C$	$V_{CC} = 4.5 V$ to $5.5 V$, $C_L = 50 pF$, $R_L = 2 k\Omega$, $T_A = MIN$ to MAX				UNIT
				SN54ALS09		SN74ALS09		
				TYP	MIN	MAX	MIN	
t_{PLH}	A or B	Y	15	9	35	9	30	ns
t_{PHL}	A or B	Y	13	7	25	7	20	ns

5

description

These devices contain three independent 3-input NAND gates. They perform the boolean functions $Y = \overline{A \cdot B \cdot C}$ or $Y = \overline{A + B + C}$ in positive logic.


The SN54ALS10 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74ALS10 is characterized for operation from 0°C to 70°C .



J Suffix—Case 632-07 (Ceramic)
N Suffix—Case 646-05 (Plastic)

FUNCTION TABLE (each gate)

INPUTS			OUTPUT
A	B	C	Y
H	H	H	L
L	X	X	H
X	L	X	H
X	X	L	H

logic symbol


Pin numbers shown are for J and N packages.

Portions of this data sheet are reprinted with permission from the Texas Instruments 1983 ALS/AS Logic Circuits Data Book.

TYPES SN54ALS10, SN74ALS10 TRIPLE 3-INPUT POSITIVE-NAND GATES

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V_{CC}	7 V
Input voltage	7 V
Operating free-air temperature range: SN54ALS10	-55 °C to 125 °C
SN74ALS10	0 °C to 70 °C
Storage temperature range	-65 °C to 150 °C

recommended operating conditions

	SN54ALS10			SN74ALS10			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
V_{CC} Supply voltage	4.5	5	5.5	4.5	5	5.5	V
V_{IH} High-level input voltage	2			2			V
V_{IL} Low-level input voltage			0.8			0.8	V
I_{OH} High-level output current			-0.4			-0.4	mA
I_{OL} Low-level output current			4			8	mA
T_A Operating free-air temperature	-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	SN54ALS10		SN74ALS10		UNIT	
		MIN	TYP†	MAX	MIN		TYP†
V_{IK}	$V_{CC} = 4.5 V$, $I_I = -18 mA$			-1.5		-1.5	V
V_{OH}	$I_{OH} = -0.4 mA$ $I_{OH} = -0.4 mA$	$V_{CC}-2$		$V_{CC}-2$		V	
V_{OL}	$V_{CC} = 4.5 V$, $I_{OL} = 4 mA$	0.25	0.4	0.25	0.4	V	
	$V_{CC} = 4.5 V$, $I_{OL} = 8 mA$			0.35	0.5		
I_I	$V_{CC} = 5.5 V$, $V_I = 7 V$		0.1		0.1	mA	
I_{IH}	$V_{CC} = 5.5 V$, $V_I = 2.7 V$		20		20	μA	
I_{IL}	$V_{CC} = 5.5 V$, $V_I = 0.4 V$		-0.1		-0.1	mA	
I_{O*}	$V_{CC} = 5.5 V$, $V_O = 2.25 V$	-30	-112	-30	-112	mA	
I_{CCH}	$V_{CC} = 5.5 V$, $V_I = 0 V$		0.6		0.6	mA	
I_{CCL}	$V_{CC} = 5.5 V$, $V_I = 4.5 V$		1.65		1.65	mA	

†All typical values are at $V_{CC} = 5 V$, $T_A = 25 °C$

*The current produced by grounding the outputs is approximately twice that produced with 2.25 V on the outputs.


switching characteristics

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 5 V$, $C_L = 15 pF$, $R_L = 500 \Omega$, $T_A = 25 °C$		$V_{CC} = 4.5 V$ to $5.5 V$, $C_L = 50 pF$, $R_L = 500 \Omega$, $T_A = MIN$ to MAX		UNIT		
			ALS10		SN54ALS10			SN74ALS10	
			TYP	MIN	MAX	MIN		MAX	
t_{PLH}	Any	Y	4	3	17	3	15	ns	
t_{PHL}	Any	Y	10	4	18	4	18	ns	

description


These devices contain three independent 3-input AND gates. They perform the boolean functions $Y = A \cdot B \cdot C$ or $Y = \overline{A + B + C}$ in positive logic.

The SN54ALS11 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74ALS11 is characterized for operation from 0°C to 70°C .


FUNCTION TABLE (each gate)

INPUTS			OUTPUT
A	B	C	Y
H	H	H	H
L	X	X	L
X	L	X	L
X	X	L	L

J Suffix—Case 632-07 (Ceramic)
N Suffix—Case 646-05 (Plastic)

5
logic symbol


Pin numbers shown are for J and N packages

Portions of this data sheet are reprinted with permission from the Texas Instruments 1983 ALS/AS Logic Circuits Data Book.

TYPES SN54ALS11, SN74ALS11 TRIPLE 3-INPUT POSITIVE-AND GATES

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V_{CC}	7 V
Input voltage	7 V
Operating free-air temperature range: SN54ALS11	-55 °C to 125 °C
SN74ALS11	0 °C to 70 °C
Storage temperature range	-65 °C to 150 °C

recommended operating conditions

		SN54ALS11			SN74ALS11			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
V_{CC}	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
V_{IH}	High-level input voltage	2			2			V
V_{IL}	Low-level input voltage			0.8			0.8	V
I_{OH}	High-level output current			-0.4			-0.4	mA
I_{OL}	Low-level output current			4				mA
							8	
T_A	Operating free-air temperature	-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	SN54ALS11		SN74ALS11		UNIT	
		MIN	TYP†	MAX	MIN		TYP†
V_{IK}	$V_{CC} = 4.5 V, I_I = -18 mA$			-1.5		-1.5	V
V_{OH}	$I_{OH} = -0.4 mA$	$V_{CC}-2$		$V_{CC}-2$		V	
	$I_{OH} = -0.4 mA$	$V_{CC}-2$		$V_{CC}-2$			
V_{OL}	$V_{CC} = 4.5 V, I_{OL} = 4 mA$	0.25	0.4	0.25	0.4	V	
	$V_{CC} = 4.5 V, I_{OL} = 8 mA$			0.35	0.5		
I_I	$V_{CC} = 5.5 V, V_I = 7 V$		0.1		0.1	mA	
I_{IH}	$V_{CC} = 5.5 V, V_I = 2.7 V$		20		20	μA	
I_{IL}	$V_{CC} = 5.5 V, V_I = 0.4 V$		-0.1		-0.1	mA	
I_{O*}	$V_{CC} = 5.5 V, V_O = 2.25 V$	-30	-112	-30	-112	mA	
I_{CCH}	$V_{CC} = 5.5 V, V_I = 4.5 V$		1.8		1.8	mA	
I_{CCL}	$V_{CC} = 5.5 V, V_I = 0 V$		3.3		3.3	mA	

†All typical values are at $V_{CC} = 5 V, T_A = 25 °C$

*The current produced by grounding the outputs is approximately twice that produced with 2.25 V on the outputs.

switching characteristics


PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 5 V,$ $C_L = 15 pF,$ $R_L = 500 \Omega,$ $T_A = 25 °C$	$V_{CC} = 4.5 V \text{ to } 5.5 V,$ $C_L = 50 pF,$ $R_L = 500 \Omega,$ $T_A = \text{MIN to MAX}$				UNIT	
				ALS11	SN54ALS11		SN74ALS11		
					TYP	MIN	MAX		MIN
t_{PLH}	Any	Y	12	5	23	5	20	ns	
t_{PHL}	Any	Y	6	3	13	3	13	ns	

5

description

These devices contain three independent 3-input NAND gates with open-collector outputs. These gates perform the boolean functions $Y = \overline{A \cdot B \cdot C}$ or $Y = \overline{A + \overline{B} + \overline{C}}$ in positive logic. The open-collector outputs require pull-up resistors to perform correctly. They may be connected to other open-collector outputs to implement active-low wired-OR or active-high wired-AND functions. Open-collector devices are often used to generate higher V_{OH} levels.


The SN54ALS12 is characterized for operation over the full military range of -55°C to 125°C . The SN74ALS12 is characterized for operation from 0°C to 70°C .



J Suffix—Case 632-07 (Ceramic)
N Suffix—Case 646-05 (Plastic)

FUNCTION TABLE (each gate)

INPUTS			OUTPUT
A	B	C	Y
H	H	H	L
L	X	X	H
X	L	X	H
X	X	L	H

logic symbol


Pin numbers shown are for J and N packages.

Portions of this data sheet are reprinted with permission from the Texas Instruments 1983 ALS/AS Logic Circuits Data Book.

5

TYPES SN54ALS12, SN74ALS12
TRIPLE 3-INPUT POSITIVE-NAND GATES
WITH OPEN-COLLECTOR OUTPUTS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V_{CC}	7 V
Input voltage	7 V
Off-state output voltage	7 V
Operating free-air temperature range: SN54ALS12	-55 °C to 125 °C
SN74ALS12	0 °C to 70 °C
Storage temperature range	-65 °C to 150 °C

recommended operating conditions

		SN54ALS12			SN74ALS12			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
V_{CC}	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
V_{IH}	High-level input voltage	2			2			V
V_{IL}	Low-level input voltage			0.8			0.8	V
V_{OH}	High-level output voltage			5	5		5.5	V
I_{OL}	Low-level output current			4				mA
							8	
T_A	Operating free-air temperature	-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	SN54ALS12			SN74ALS12			UNIT
		MIN	TYP†	MAX	MIN	TYP†	MAX	
V_{IK}	$V_{CC} = 4.5 V, I_I = -18 mA$			-1.5			-1.5	V
I_{OH}	$V_{CC} = 4.5 V, V_{OH} = 5.5 V$			0.1			0.1	mA
V_{OL}	$V_{CC} = 4.5 V, I_{OL} = 4 mA$		0.25	0.4		0.25	0.4	V
	$V_{CC} = 4.5 V, I_{OL} = 8 mA$					0.35	0.5	
I_I	$V_{CC} = 5.5 V, V_I = 7 V$			0.1			0.1	mA
I_{IH}	$V_{CC} = 5.5 V, V_I = 2.7 V$			20			20	μA
I_{IL}	$V_{CC} = 5.5 V, V_I = 0.4 V$			-0.1			-0.1	mA
I_{CCH}	$V_{CC} = 5.5 V, V_I = 0 V$			0.7			0.7	mA
I_{CCL}	$V_{CC} = 5.5 V, V_I = 4.5 V$			1.65			1.65	mA

†All typical values are at $V_{CC} = 5 V, T_A = 25 °C$

switching characteristics


PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 5 V,$ $C_L = 15 pF,$ $R_L = 2 k\Omega,$ $T_A = 25 °C$	$V_{CC} = 4.5 V$ to $5.5 V,$ $C_L = 50 pF,$ $R_L = 2 k\Omega,$ $T_A = \text{MIN to MAX}$				UNIT
				SN54ALS12		SN74ALS12		
				TYP	MIN	MAX	MIN	
t_{PLH}	Any	Y	14	8	35	8	35	ns
t_{PHL}	Any	Y	14	6	35	6	30	ns



description

These devices contain three independent 3-input AND gates with open-collector outputs. These gates perform the boolean functions $Y = A \cdot B \cdot C$ or $Y = \overline{A + B + C}$ in positive logic. The open-collector outputs require pull-up resistors to perform correctly. They may be connected to other open-collector outputs to implement active-low wired-OR or active-high wired-AND functions. Open-collector devices are often used to generate higher V_{OH} levels.


The SN54ALS15 is characterized for operation over the full military range of -55°C to 125°C . The SN74ALS15 is characterized for operation from 0°C to 70°C .

(TOP VIEW)


J Suffix—Case 632-07 (Ceramic)
N Suffix—Case 646-05 (Plastic)

FUNCTION TABLE (each gate)

INPUTS			OUTPUT
A	B	C	Y
H	H	H	H
L	X	X	L
X	L	X	L
X	X	L	L

logic symbol


Pin numbers shown are for J and N packages.

Portions of this data sheet are reprinted with permission from the Texas Instruments 1983 ALS/AS Logic Circuits Data Book.

TYPES SN54ALS15, SN74ALS15
TRIPLE 3-INPUT POSITIVE-AND GATES
WITH OPEN-COLLECTOR OUTPUTS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V_{CC}	7 V
Input voltage	7 V
Off-state output voltage	7 V
Operating free-air temperature range: SN54ALS15	-55 °C to 125 °C
SN74ALS15	0 °C to 70 °C
Storage temperature range	-65 °C to 150 °C

recommended operating conditions

		SN54ALS15			SN74ALS15			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
V_{CC}	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
V_{IH}	High-level input voltage	2			2			V
V_{IL}	Low-level input voltage			0.8			0.8	V
V_{OH}	High-level output voltage			5.5			5.5	V
I_{OL}	Low-level output current			4			8	mA
T_A	Operating free-air temperature	-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		SN54ALS15			SN74ALS15			UNIT
			MIN	TYP‡	MAX	MIN	TYP‡	MAX	
V_{IK}	$V_{CC} = 4.5 V,$	$I_I = -18 mA$			-1.5			-1.5	V
I_{OH}	$V_{CC} = 4.5 V,$	$V_{OH} = 5.5 V$			0.1			0.1	mA
V_{OL}	$V_{CC} = 4.5 V,$	$I_{OL} = 4 mA$		0.25	0.4		0.25	0.4	V
	$V_{CC} = 4.5 V,$	$I_{OL} = 8 mA$					0.35	0.5	
I_I	$V_{CC} = 5.5 V,$	$V_I = 7 V$			0.1			0.1	mA
I_{IH}	$V_{CC} = 5.5 V,$	$V_I = 2.7 V$			20			20	µA
I_{IL}	$V_{CC} = 5.5 V,$	$V_I = 0.4 V$			-0.1			-0.1	mA
I_{CCH}	$V_{CC} = 5.5 V,$	$V_I = 4.5 V$			1.8			1.8	mA
I_{CCL}	$V_{CC} = 5.5 V,$	$V_I = 0 V$			3.3			3.3	mA

‡All typical values are at $V_{CC} = 5 V, T_A = 25 °C.$

switching characteristics


PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 5 V,$ $C_L = 15 pF,$ $R_L = 2 k\Omega,$ $T_A = 25 °C$	$V_{CC} = 4.5 V$ to $5.5 V,$ $C_L = 50 pF,$ $R_L = 2 k\Omega,$ $T_A = MIN$ to MAX				UNIT
				SN54ALS15		SN74ALS15		
				TYP	MIN	MAX	MIN	
t_{PLH}	Any	Y	15	6	30	6	30	ns
t_{PHL}	Any	Y	15	6	35	6	35	ns



description


These devices contain two independent 4-input NAND gates. They perform the boolean functions $Y = \overline{A \cdot B \cdot C \cdot D}$ or $Y = \overline{A} + \overline{B} + \overline{C} + \overline{D}$ in positive logic.

The SN54ALS20 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74ALS20 is characterized for operation from 0°C to 70°C .

(TOP VIEW)

FUNCTION TABLE (each gate)

INPUTS				OUTPUT
A	B	C	D	Y
H	H	H	H	L
L	X	X	X	H
X	L	X	X	H
X	X	L	X	H
X	X	X	L	H

J Suffix—Case 632-07 (Ceramic)
N Suffix—Case 646-05 (Plastic)

5
logic symbol


Pin numbers shown are for J and N packages.

Portions of this data sheet are reprinted with permission from the Texas Instruments 1983 ALS/AS Logic Circuits Data Book.

TYPES SN54ALS20, SN74ALS20

DUAL 4-INPUT POSITIVE-NAND GATES

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V_{CC}	7 V
Input voltage	7 V
Operating free-air temperature range: SN54ALS20	-55 °C to 125 °C
SN74ALS20	0 °C to 70 °C
Storage temperature range	-65 °C to 150 °C

recommended operating conditions

		SN54ALS20			SN74ALS20			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
V_{CC}	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
V_{IH}	High-level input voltage	2			2			V
V_{IL}	Low-level input voltage			0.8			0.8	V
I_{OH}	High-level output current			-0.4			-0.4	mA
I_{OL}	Low-level output current			4			8	mA
T_A	Operating free-air temperature	-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	SN54ALS20		SN74ALS20		UNIT	
		MIN	TYP†	MAX	MIN		TYP†
V_{IK}	$V_{CC} = 4.5 V$, $I_I = -18 mA$			-1.5		-1.5	V
V_{OH}	$I_{OH} = -0.4 mA$ $I_{OH} = -0.4 mA$	$V_{CC} - 2$		$V_{CC} - 2$		V	
V_{OL}	$V_{CC} = 4.5 V$, $V_{CC} = 4.5 V$, $I_{OL} = 4 mA$ $I_{OL} = 8 mA$	0.25	0.4	0.25	0.4	V	
I_I	$V_{CC} = 5.5 V$, $V_I = 7 V$		0.1		0.1	mA	
I_{IH}	$V_{CC} = 5.5 V$, $V_I = 2.7 V$		20		20	μA	
I_{IL}	$V_{CC} = 5.5 V$, $V_I = 0.4 V$		-0.1		-0.1	mA	
I_{O*}	$V_{CC} = 5.5 V$, $V_O = 2.25 V$	-30		-112		-112	mA
I_{CCH}	$V_{CC} = 5.5 V$, $V_I = 0 V$					0.4	mA
I_{CCL}	$V_{CC} = 5.5 V$, $V_I = 4.5 V$			1.1		1.1	mA

†All typical values are at $V_{CC} = 5 V$, $T_A = 25 °C$.

*The current produced by grounding the outputs is approximately twice that produced with 2.25 V on the outputs.


switching characteristics

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 5 V$, $C_L = 15 pF$, $R_L = 500 \Omega$, $T_A = 25 °C$	$V_{CC} = 4.5 V$ to $5.5 V$, $C_L = 50 pF$, $R_L = 500 \Omega$, $T_A = \text{MIN to MAX}$				UNIT
				SN54ALS20		SN74ALS20		
				TYP	MIN	MAX	MIN	
t_{PLH}	Any	Y	4	3	16	3	15	ns
t_{PHL}	Any	Y	4	3	17	3	16	ns

description


These devices contain two independent 4-input AND gates. They perform the boolean functions $Y = A \cdot B \cdot C \cdot D$ or $Y = \overline{A + B + C + D}$ in positive logic.

The SN54ALS21 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74ALS21 is characterized for operation from 0°C to 70°C .


FUNCTION TABLE (each gate)

INPUTS				OUTPUT
A	B	C	D	Y
H	H	H	H	H
L	X	X	X	L
X	L	X	X	L
X	X	L	X	L
X	X	X	L	L

J Suffix—Case 632-07 (Ceramic)
N Suffix—Case 646-05 (Plastic)

5
logic symbol


Pin numbers shown are for J and N packages.

Portions of this data sheet are reprinted with permission from the Texas Instruments 1983 ALS/AS Logic Circuits Data Book.

TYPES SN54ALS21, SN74ALS21 DUAL 4-INPUT POSITIVE-AND GATES

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V_{CC}	7 V
Input voltage	7 V
Operating free-air temperature range: SN54ALS21	-55 °C to 125 °C
SN74ALS21	0 °C to 70 °C
Storage temperature range	-65 °C to 150 °C

recommended operating conditions

		SN54ALS21			SN74ALS21			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
V_{CC}	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
V_{IH}	High-level input voltage	2			2			V
V_{IL}	Low-level input voltage			0.8			0.8	V
I_{OH}	High-level output current			-0.4			-0.4	mA
I_{OL}	Low-level output current			4			8	mA
T_A	Operating free-air temperature	-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	SN54ALS21		SN74ALS21		UNIT	
		MIN	TYP†	MAX	MIN		TYP†
V_{IK}	$V_{CC} = 4.5 V$, $I_I = -18 mA$			-1.5		-1.5	V
V_{OH}	$I_{OH} = -0.4 mA$	$V_{CC} - 2$					V
	$I_{OH} = -0.4 mA$			$V_{CC} - 2$			V
V_{OL}	$V_{CC} = 4.5 V$, $I_{OL} = 4 mA$	0.25	0.4		0.25	0.4	V
	$V_{CC} = 4.5 V$, $I_{OL} = 8 mA$				0.35	0.5	V
I_I	$V_{CC} = 5.5 V$, $V_I = 7 V$		0.1			0.1	mA
I_{IH}	$V_{CC} = 5.5 V$, $V_I = 2.7 V$		20			20	μA
I_{IL}	$V_{CC} = 5.5 V$, $V_I = 0.4 V$		-0.1			-0.1	mA
I_{O*}	$V_{CC} = 5.5 V$, $V_O = 2.25 V$	-30	-112		-30	-112	mA
I_{CCH}	$V_{CC} = 5.5 V$, $V_I = 4.5 V$		1.2			1.2	mA
I_{CCL}	$V_{CC} = 5.5 V$, $V_I = 0 V$		2.2			2.2	mA

†All typical values are at $V_{CC} = 5 V$, $T_A = 25 °C$.

*The current produced by grounding the outputs is approximately twice that produced with 2.25 V on the outputs.


switching characteristics

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 5 V$, $C_L = 15 pF$, $R_I = 500 \Omega$, $T_A = 25 °C$	$V_{CC} = 4.5 V$ to $5.5 V$, $C_L = 50 pF$, $R_L = 500 \Omega$, $T_A = \text{MIN to MAX}$				UNIT
				'ALS21		SN74ALS21		
				TYP	MIN	MAX	MIN	
t_{PLH}	Any	Y	12	6	24	6	24	ns
t_{PHL}	Any	Y	5	3	15	3	15	ns

description

These devices contain two independent 4-input NAND gates. These gates perform the boolean functions $Y = \overline{A \cdot B \cdot C \cdot D}$ or $Y = \overline{A + B + C + D}$ in positive logic. The open-collector outputs require pull-up resistors to perform correctly. They may be connected to other open-collector outputs to implement active-low wired-OR or active-high wired-AND functions. Open-collector devices are often used to generate higher V_{OH} levels.


The SN54ALS22 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74ALS22 is characterized for operation from 0°C to 70°C .

(TOP VIEW)


J Suffix—Case 632-07 (Ceramic)
N Suffix—Case 646-05 (Plastic)

FUNCTION TABLE (each gate)

INPUTS				OUTPUT
A	B	C	D	Y
H	H	H	H	L
L	X	X	X	H
X	L	X	X	H
X	X	L	X	H
X	X	X	L	H

logic symbol


Pin numbers shown are for J and N packages.

Portions of this data sheet are reprinted with permission from the Texas Instruments 1983 ALS/AS Logic Circuits Data Book.

TYPES SN54ALS22, SN74ALS22
DUAL 4-INPUT POSITIVE-NAND GATES
WITH OPEN-COLLECTOR OUTPUTS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V_{CC}	7 V
Input voltage	7 V
Off-state output voltage	7 V
Operating free-air temperature range: SN54ALS22	-55 °C to 125 °C
SN74ALS22	0 °C to 70 °C
Storage temperature range	-65 °C to 150 °C

recommended operating conditions

		SN54ALS22			SN74ALS22			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
V_{CC}	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
V_{IH}	High-level input voltage	2			2			V
V_{IL}	Low-level input voltage				0.8			V
V_{OH}	High-level output voltage				5.5			V
I_{OL}	Low-level output current				4			mA
					8			
T_A	Operating free-air temperature	-55			125			°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	SN54ALS22			SN74ALS22			UNIT
		MIN	TYP†	MAX	MIN	TYP†	MAX	
V_{IK}	$V_{CC} = 4.5 V$, $I_I = -18 mA$	-1.5			-1.5			V
I_{OH}	$V_{CC} = 4.5 V$, $V_{OH} = 5.5 V$	0.1			0.1			mA
V_{OL}	$V_{CC} = 4.5 V$, $I_{OL} = 4 mA$	0.25			0.25			V
	$V_{CC} = 4.5 V$, $I_{OL} = 8 mA$				0.35			
I_I	$V_{CC} = 5.5 V$, $V_I = 7 V$	0.1			0.1			mA
I_{IH}	$V_{CC} = 5.5 V$, $V_I = 2.7 V$	20			20			μA
I_{IL}	$V_{CC} = 5.5 V$, $V_{IL} = 0.4 V$	-0.1			-0.1			mA
I_{CCH}	$V_{CC} = 5.5 V$, $V_I = 0 V$	0.4			0.4			mA
I_{CCL}	$V_{CC} = 5.5 V$, $V_I = 4.5 V$	1.1			1.1			mA

†All typical values are at $V_{CC} = 5 V$, $T_A = 25 °C$.

switching characteristics


PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 5 V$, $C_L = 15 pF$, $R_L = 2 k\Omega$, $T_A = 25 °C$	$V_{CC} = 4.5 V$ to $5.5 V$, $C_L = 50 pF$, $R_L = 2 k\Omega$, $T_A = MIN$ to MAX				UNIT
				SN54ALS22		SN74ALS22		
				TYP	MIN	MAX	MIN	
t_{PLH}	Any	Y	14	6	35	6	25	ns
t_{PHL}	Any	Y	11	4	25	4	20	ns



description

These devices contain three independent 3-input NOR gates. They perform the boolean functions $Y = A + B + C$ or $Y = \overline{A} \cdot \overline{B} \cdot \overline{C}$ in positive logic.


The SN54ALS27 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74ALS27 is characterized for operation from 0°C to 70°C .

(TOP VIEW)


J Suffix—Case 632-07 (Ceramic)
N Suffix—Case 646-05 (Plastic)

FUNCTION TABLE (each gate)

INPUTS			OUTPUT
A	B	C	Y
H	X	X	L
X	H	X	L
X	X	H	L
L	L	L	H

logic symbol


Pin numbers shown are for J and N packages.

Portions of this data sheet are reprinted with permission from the Texas Instruments 1983 ALS/AS Logic Circuits Data Book.

TYPES SN54ALS27, SN74ALS27 TRIPLE 3-INPUT POSITIVE-NOR GATES

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V_{CC}	7 V
Input voltage	7 V
Operating free-air temperature range: SN54ALS27	-55 °C to 125 °C
SN74ALS27	0 °C to 70 °C
Storage temperature range	-65 °C to 150 °C

recommended operating conditions

		SN54ALS27			SN74ALS27			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
V_{CC}	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
V_{IH}	High-level input voltage	2			2			V
V_{IL}	Low-level input voltage			0.8			0.8	V
I_{OH}	High-level output current			-0.4			-0.4	mA
I_{OL}	Low-level output current			4			8	mA
T_A	Operating free-air temperature	-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	SN54ALS27			SN74ALS27			UNIT
		MIN	TYP†	MAX	MIN	TYP†	MAX	
V_{IK}	$V_{CC} = 4.5 V$, $I_I = -18 mA$			-1.5			-1.5	V
V_{OH}	$I_{OH} = -0.4 mA$ $I_{OH} = -0.4 mA$	$V_{CC} - 2$			$V_{CC} - 2$			V
V_{OL}	$V_{CC} = 4.5 V$, $I_{OL} = 4 mA$ $V_{CC} = 4.5 V$, $I_{OL} = 8 mA$		0.25	0.4		0.25	0.4	V
I_I	$V_{CC} = 5.5 V$, $V_I = 7 V$			0.1			0.1	mA
I_{IH}	$V_{CC} = 5.5 V$, $V_I = 2.7 V$			20			20	μA
I_{IL}	$V_{CC} = 5.5 V$, $V_{IL} = 0.4 V$			-0.1			-0.1	mA
I_{O*}	$V_{CC} = 5.5 V$, $V_O = 2.25 V$		-30	-112		-30	-112	mA
I_{CCH}	$V_{CC} = 5.5 V$, $V_I = 0 V$			2.0			2.0	mA
I_{CCL}	$V_{CC} = 5.5 V$, $V_I = 4.5 V$			3.4			3.4	mA

†All typical values are at $V_{CC} = 5 V$, $T_A = 25 °C$.

*The current produced by grounding the outputs is approximately twice that produced with 2.25 V on the outputs.


switching characteristics

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 5 V$, $C_L = 15 pF$, $R_L = 500 \Omega$, $T_A = 25 °C$	$V_{CC} = 4.5 V$ to $5.5 V$, $C_L = 50 pF$, $R_L = 500 \Omega$, $T_A = MIN$ to MAX				UNIT
				SN54ALS27		SN74ALS27		
				TYP	MIN	MAX	MIN	
t_{PLH}	Any	Y	9	4	27	4	27	ns
t_{PHL}	Any	Y	3	3	11	3	11	ns

description


These devices contain four independent 2-input NAND buffer gates. They perform the boolean functions $Y = \overline{A \cdot B}$ or $Y = \overline{A + B}$ in positive logic.

The SN54ALS37 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74ALS37 is characterized for operation from 0°C to 70°C .

(TOP VIEW)

FUNCTION TABLE
(each gate)

INPUTS		OUTPUT
A	B	Y
H	H	L
L	X	H
X	L	H

J Suffix—Case 632-07 (Ceramic)
N Suffix—Case 646-05 (Plastic)

logic symbol


Pin numbers shown are for J and N packages

Portions of this data sheet are reprinted with permission from the Texas Instruments 1983 ALS/AS Logic Circuits Data Book.

TYPES SN54ALS37, SN74ALS37

QUADRUPLE 2-INPUT POSITIVE-NAND BUFFERS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V_{CC}	7 V
Input voltage	7 V
Operating free-air temperature range: SN54ALS37	-55 °C to 125 °C
SN74ALS37	0 °C to 70 °C
Storage temperature range	-65 °C to 150 °C

recommended operating conditions

		SN54ALS37			SN74ALS37			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
V_{CC}	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
V_{IH}	High-level input voltage	2			2			V
V_{IL}	Low-level input voltage			0.8			0.8	V
I_{OH}	High-level output current			-1			-2.6	mA
I_{OL}	Low-level output current			12			24	mA
T_A	Operating free-air temperature	-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	SN54ALS37			SN74ALS37			UNIT
		MIN	TYP†	MAX	MIN	TYP†	MAX	
V_{IK}	$V_{CC} = 4.5$ V, $I_I = -18$ mA			-1.5			-1.5	V
V_{OH}	$V_{CC} = 4.5$ V, $I_{OH} = -1$ mA	2.4	3.3					V
V_{OL}	$V_{CC} = 4.5$ V, $I_{OL} = 12$ mA		0.25	0.4		0.25	0.4	V
	$V_{CC} = 4.5$ V, $I_{OL} = 24$ mA					0.35	0.5	
I_I	$V_{CC} = 5.5$ V, $V_I = 7$ V			0.1			0.1	mA
I_{IH}	$V_{CC} = 5.5$ V, $V_I = 2.7$ V			20			20	μA
I_{IL}	$V_{CC} = 5.5$ V, $V_I = 0.4$ V			-0.1			-0.1	mA
I_{O^+}	$V_{CC} = 5.5$ V, $V_O = 2.25$ V	-30		-112	-30		-112	mA
I_{CCH}	$V_{CC} = 5.5$ V, $V_I = 0$ V			1.0			1.0	mA
I_{CCL}	$V_{CC} = 5.5$ V, $V_I = 4.5$ V			6.0			6.0	mA

†All typical values are at $V_{CC} = 5$ V, $T_A = 25$ °C.

*The current produced by grounding the outputs is approximately twice that produced with 2.25 V on the outputs.


switching characteristics

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 4.5$ V to 5.5 V, $C_L = 50$ pF, $R_L = 500$ Ω, $T_A = \text{MIN to MAX}$				UNIT
			SN54ALS37		SN74ALS37		
			MIN	MAX	MIN	MAX	
t_{PLH}	A or B	Y	2	10	2	9	ns
t_{PHL}	A or B	Y	3	13	3	11	ns

description

These devices contain four independent 2-input NAND buffer gates with open-collector outputs. These NAND buffers perform the boolean functions $Y = \bar{A} \cdot \bar{B}$ or $Y = \bar{A} + \bar{B}$ in positive logic. The open-collector outputs require pull-up resistors to perform correctly. They may be connected to other open-collector outputs to implement active-low wired-OR or active-high wired-AND functions. Open-collector devices are often used to generate higher V_{OH} levels.


The SN54ALS38 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74ALS38 is characterized for operation from 0°C to 70°C .

(TOP VIEW)


J Suffix—Case 632-07 (Ceramic)
 N Suffix—Case 646-05 (Plastic)

FUNCTION TABLE (each gate)

INPUTS		OUTPUT
A	B	Y
H	H	L
L	X	H
X	L	H

logic symbol


Pin numbers shown are for J and N packages.

Portions of this data sheet are reprinted with permission from the Texas Instruments 1983 ALS/AS Logic Circuits Data Book.

TYPES SN54ALS38, SN74ALS38 QUADRUPLE 2-INPUT POSITIVE-NAND BUFFERS WITH OPEN-COLLECTOR OUTPUTS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V_{CC}	7 V
Input voltage	7 V
Off-state output voltage	7 V
Operating free-air temperature range: SN54ALS38	-55 °C to 125 °C
SN74ALS38	0 °C to 70 °C
Storage temperature range	-65 °C to 150 °C

recommended operating conditions

		SN54ALS38			SN74ALS38			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
V_{CC}	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
V_{IH}	High-level input voltage	2			2			V
V_{IL}	Low-level input voltage	0.8			0.8			V
V_{OH}	High-level output voltage	5.5			5.5			V
I_{OL}	Low-level output current	12			24			mA
T_A	Operating free-air temperature	-55	125	0	70	°C		

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	SN54ALS38			SN74ALS38			UNIT
		MIN	TYP‡	MAX	MIN	TYP‡	MAX	
V_{IK}	$V_{CC} = 4.5$ V, $I_I = -18$ mA	-1.5			-1.5			V
I_{OH}	$V_{CC} = 4.5$ V, $V_{OH} = 5.5$ V	0.1			0.1			mA
V_{OL}	$V_{CC} = 4.5$ V, $I_{OL} = 12$ mA	0.25	0.4	0.25	0.4	V		
	$V_{CC} = 4.5$ V, $I_{OL} = 24$ mA				0.35	0.5		
I_I	$V_{CC} = 5.5$ V, $V_I = 7$ V	0.1			0.1			mA
I_{IH}	$V_{CC} = 5.5$ V, $V_I = 2.7$ V	20			20			μA
I_{IL}	$V_{CC} = 5.5$ V, $V_{IL} = 0.4$ V	-0.1			-0.1			mA
I_{CCH}	$V_{CC} = 5.5$ V, $V_I = 0$ V	1.0			1.0			mA
I_{CCL}	$V_{CC} = 5.5$ V, $V_I = 4.5$ V	6.0			6.0			mA

‡ All typical values are at $V_{CC} = 5$ V, $T_A = 25$ °C.


switching characteristics

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 4.5$ V to 5.5 V, $C_L = 50$ pF, $R_L = 680$ Ω, $T_A = \text{MIN to MAX}$				UNIT
			SN54ALS38		SN74ALS38		
			MIN	MAX	MIN	MAX	
t_{PLH}	A or B	Y	6	28	6	23	ns
t_{PHL}	A or B	Y	6	21	6	18	ns

description

These devices contain two independent D-type positive-edge-triggered flip-flops. A low level at the Preset or Clear inputs sets or resets the outputs regardless of the levels of the other inputs. When Preset and Clear are inactive (high), data at the D input meeting the setup time requirements are transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold time interval, data at the D input may be changed without affecting the levels at the outputs.

The SN54ALS74 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74ALS74 is characterized for operation from 0°C to 70°C.




J Suffix—Case 632-07 (Ceramic)
N Suffix—Case 646-05 (Plastic)

FUNCTION TABLE

INPUTS				OUTPUTS	
PRESET	CLEAR	CLOCK	D	Q	Q̄
L	H	X	X	H	L
H	L	X	X	L	H
L	L	X	X	H*	H*
H	H	↑	H	H	L
H	H	↑	L	L	H
H	H	L	X	Q ₀	Q̄ ₀

*The output levels in this configuration are not guaranteed to meet the minimum levels for V_{OH} if the lows at Preset and Clear are near V_{IL} maximum. Furthermore, this configuration is nonstable; that is, it will not persist when either Preset or Clear returns to its inactive (high) level.

logic symbol


Pin numbers shown are for J and N packages.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V_{CC}	7 V
Input voltage	7 V
Operating free-air temperature range: SN54ALS74	-55 °C to 125 °C
SN74ALS74	0 °C to 70 °C
Storage temperature range	-65 °C to 150 °C

Portions of this data sheet are reprinted with permission from the Texas Instruments 1983 ALS/AS Logic Circuits Data Book.

TYPES SN54ALS74, SN74ALS74
DUAL D-TYPE POSITIVE-EDGE-TRIGGERED
FLIP-FLOPS WITH CLEAR AND PRESET

recommended operating conditions

		SN54ALS74			SN74ALS74			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
V _{CC}	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
V _{IH}	High-level input voltage	2			2			V
V _{IL}	Low-level input voltage	0.8			0.8			V
I _{OH}	High-level output current	-0.4			-0.4			mA
I _{OL}	Low-level output current	4			8			mA
f _{clock}	Clock frequency	0 30			0 34			MHz
t _w	Pulse duration	PRE or CLR low		15	15		ns	
		CLK high		14	12			
		CLK low		19	17			
t _{su}	Setup time before CLK†	Data		15	15		ns	
		PRE or CLR inactive		10	10			
t _h	Hold time, data after CLK†	0			0			ns
T _A	Operating free-air temperature	-55 125			0 70			°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		SN54ALS74			SN74ALS74			UNIT
				MIN	TYP‡	MAX	MIN	TYP‡	MAX	
V _{IK}		V _{CC} = 4.5 V, I _I = -18 mA		-1.5			-1.5			V
V _{OH}		I _{OH} = -0.4 mA		V _{CC} -2			V _{CC} -2			V
		I _{OH} = -0.4 mA								
V _{OL}		V _{CC} = 4.5 V, I _{OL} = 4 mA		0.25	0.4		0.25	0.4		V
		V _{CC} = 4.5 V, I _{OL} = 8 mA					0.35	0.5		
I _I	CLK or D	V _{CC} = 5.5 V, V _I = 7 V		0.1			0.1			mA
	PRE or CLR			0.1			0.1			
I _{IH}	CLK or D	V _{CC} = 5.5 V, V _I = 2.7 V		20			20			µA
	PRE or CLR			20			20			
I _{IL}	CLK or D	V _{CC} = 5.5 V, V _I = 0.4 V		-0.2			-0.2			mA
	PRE or CLR			-0.4			-0.4			
I _{O*}		V _{CC} = 5.5 V, V _O = 2.25 V		-30	-112		-30	-112		mA
I _{CC}		V _{CC} = 5.5 V, See Note 1		2.4 4			2.4 4			mA

†All typical values are at V_{CC} = 5 V, T_A = 25 °C.

*The current produced by grounding the outputs is approximately twice that produced with 2.25 V on the outputs.

NOTE 1: I_{CC} is measured with D, CLK, and PRE grounded, then with D, CLK, and CLR grounded.

switching characteristics

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V, C _L = 15 pF, R _L = 500 Ω, T _A = 25 °C			V _{CC} = 4.5 V to 5.5 V, C _L = 50 pF, R _L = 500 Ω, T _A = MIN to MAX			UNIT	
			ALS74			SN54ALS74		SN74ALS74		
			MIN	TYP	MAX	MIN	MAX	MIN		MAX
f _{max}			40	50	MAX	30	MAX	34	MAX	MHz
t _{PLH}	PRE or CLR	Q or Q̄	6			3	15	3	13	ns
t _{PHL}			10			5	17	5	15	
t _{PLH}	CLK	Q or Q̄	8			5	18	5	16	ns
t _{PHL}			12			7	20	7	18	






MOTOROLA

**TYPES SN54ALS157, SN54ALS158,
SN74ALS157, SN74ALS158
QUADRUPLE 2-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS**

(TOP VIEW)





description

These monolithic data selectors/multiplexers contain inverters and drivers to supply full data selection to the four output gates. A separate strobe input (\bar{G}) is provided. A 4-bit word is selected from one of two sources and is routed to the four outputs. The 'ALS157 presents true data whereas the 'ALS158 presents inverted data to minimize propagation delay time.

The SN54ALS157 and SN54ALS158 are characterized for operation over the full military temperature range of -55°C to 125°C . The SN74ALS157 and SN74ALS158 are characterized for operation from 0°C to 70°C .

J Suffix—Case 620-08 (Ceramic)
N Suffix—Case 648-05 (Plastic)

logic symbols



Pin numbers shown are for J and N packages

FUNCTION TABLE


STROBE \bar{G}	SELECT \bar{A}/\bar{B}	DATA		OUTPUT Y	
		A	B	'ALS157	'ALS158
H	X	X	X	L	H
L	L	L	X	L	H
L	L	H	X	H	L
L	H	X	L	L	H
-	H	X	H	H	L

Portions of this data sheet are reprinted with permission from the Texas Instruments 1983 ALS/AS Logic Circuits Data Book.

5

**TYPES SN54ALS157, SN54ALS158, SN74ALS157, SN74ALS158
 QUADRUPLE 2-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS**

logic diagrams (positive logic)



TYPES SN54ALS157, SN54ALS158, SN74ALS157, SN74ALS158 QUADRUPLE 2-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V_{CC}	7 V
Input voltage	7 V
Operating free-air temperature range: SN54ALS157, SN54ALS158	-55 °C to 125 °C
SN74ALS157, SN74ALS158	0 °C to 70 °C
Storage temperature range	-65 °C to 150 °C

recommended operating conditions

		SN54ALS157 SN54ALS158			SN74ALS157 SN74ALS158			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
V_{CC}	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
V_{IH}	High-level input voltage	2			2			V
V_{IL}	Low-level input voltage			0.8			0.8	V
I_{OH}	High-level output current			-0.4			-0.4	mA
I_{OL}	Low-level output current			4			8	mA
T_A	Operating free-air temperature	-55		125	0		70	°C

5

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	SN54ALS157 SN54ALS158			SN74ALS157 SN74ALS158			UNIT
		MIN	TYP†	MAX	MIN	TYP†	MAX	
V_{IK}	$V_{CC} = 4.5 \text{ V}$, $I_I = -18 \text{ mA}$			-1.5			-1.5	V
V_{OH}	$I_{OH} = -0.4 \text{ mA}$ $I_{OH} = -0.4 \text{ mA}$	$V_{CC}-2$			$V_{CC}-2$			V
V_{OL}	$V_{CC} = 4.5 \text{ V}$, $I_{OL} = 4 \text{ mA}$ $V_{CC} = 4.5 \text{ V}$, $I_{OL} = 8 \text{ mA}$		0.25	0.4		0.25	0.4	V
I_I	A or B \bar{A}/\bar{B} or \bar{G}	$V_{CC} = 5.5 \text{ V}$, $V_I = 7 \text{ V}$		0.1	0.1		0.1	mA
				0.2	0.2		0.2	
I_{IH}	A or B \bar{A}/\bar{B} or \bar{G}	$V_{CC} = 5.5 \text{ V}$, $V_I = 2.7 \text{ V}$		20	20		20	μA
				40	40		40	
I_{iL}	A or B \bar{A}/\bar{B} or \bar{G}	$V_{CC} = 5.5 \text{ V}$, $V_I = 0.4 \text{ V}$		-0.1	-0.1		-0.1	mA
				-0.2	-0.2		-0.2	
I_{O*}	$V_{CC} = 5.5 \text{ V}$, $V_O = 2.25 \text{ V}$	-30	-112	-30	-112	-112	mA	
I_{CC}	'ALS157	$V_{CC} = 5.5 \text{ V}$		8.0	8.0		8.0	mA
	'ALS158			4.0	4.0		4.0	

†All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^\circ\text{C}$

*The current produced by grounding the outputs is approximately twice that produced with 2.25 V on the outputs.

**TYPES SN54ALS157, SN54ALS158, SN74ALS157, SN74ALS158
QUADRUPLE 2-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS**

'ALS157 switching characteristics

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$ $C_L = 50 \text{ pF},$ $R_L = 500 \Omega,$ $T_A = \text{MIN to MAX}$						UNIT
			SN54ALS157			SN74ALS157			
			MIN	TYP†	MAX	MIN	TYP†	MAX	
t_{PLH}	A or B	Y	3	7	14	3	7	13	ns
t_{PHL}			3	6	14	3	6	13	
t_{PLH}	\bar{A}/B	Y	6	18	32	6	18	30	ns
t_{PHL}			5	11	22	5	11	20	
t_{PLH}	\bar{G}	Y	6	14	27	6	14	25	ns
t_{PHL}			4	9	17	4	9	15	

'ALS158 switching characteristics

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$ $C_L = 50 \text{ pF},$ $R_L = 500 \Omega,$ $T_A = \text{MIN to MAX}$						UNIT
			SN54ALS158			SN74ALS158			
			MIN	TYP†	MAX	MIN	TYP†	MAX	
t_{PLH}	A or B	Y	3	7	17	3	7	14	ns
t_{PHL}			3	6	12	3	6	11	
t_{PLH}	\bar{A}/B 1	Y	5	12	25	5	12	23	ns
t_{PHL}			5	18	35	5	18	30	
t_{PLH}	\bar{G} 15	Y	4	8	17	4	8	16	ns
t_{PHL}			4	13	25	4	13	23	

†All typical values are at $V_{CC} = 5 \text{ V}, T_A = 25^\circ\text{C}.$



**TYPES SN54ALS160 THRU SN54ALS163
SN74ALS160 THRU SN74ALS163
SYNCHRONOUS 4-BIT DECADE AND BINARY COUNTERS**

- Internal Look-Ahead for Fast Counting
- Carry Output for n-Bit Cascading
- Synchronous Counting
- Synchronously Programmable

description

These synchronous, presettable counters feature an internal carry look-ahead for application in high-speed counting designs. The 'ALS160 and 'ALS162 are decade counters, and the 'ALS161 and 'ALS163 are 4-bit binary counters. Synchronous operation is provided by having all flip-flops clocked simultaneously so that the outputs change coincident with each other when so instructed by the count-enable inputs and internal gating. This mode of operation eliminates the output counting spikes that are normally associated with asynchronous (ripple clock) counters. A buffered clock input triggers the four flip-flops on the rising (positive-going) edge of the clock input waveform.

These counters are fully programmable; that is, the outputs may be preset to either level. As presetting is synchronous, setting up a low level at the load input disables the counter and causes the outputs to agree with the setup data after the next clock pulse regardless of the levels of the enable inputs.


The clear function for the 'ALS160 and 'ALS161 is asynchronous and a low level at the clear input sets both of the flip-flop outputs low regardless of the levels of the clock, load, or enable inputs.

The clear function for the 'ALS162 and 'ALS163 is synchronous and a low level at the clear input sets both of the flip-flop outputs low after the next clock pulse, regardless of the levels of the enable inputs. This synchronous clear allows the count length to be modified easily as decoding the maximum count desired can be accomplished with one external NAND gate. The gate output is connected to the clear input to synchronously clear the counter to 0000 (LLLL).

The carry look-ahead circuitry provides for cascading counters for n-bit synchronous applications without additional gating. Instrumental in accomplishing this function are two count-enable inputs and a ripple carry output. Both count-enable inputs (ENP and ENT) must be high to count, and ENT is fed forward to enable the ripple carry output. The ripple carry output (RCO) thus enabled will produce a high-level pulse while the count is maximum (9 or 15 with Q_A high). This high-level overflow ripple carry pulse can be used to enable successive cascaded stages. Transitions at the ENP or ENT are allowed regardless of the level of the clock input.

These counters feature a fully independent clock circuit. Changes at control inputs (ENP, ENT, or $\overline{\text{LOAD}}$) that will modify the operating mode have no effect on the contents of the counter until clocking occurs. The function of the counter (whether enabled, disabled, loading, or counting) will be dictated solely by the conditions meeting the stable setup and hold times.

The SN54ALS160 through SN54ALS163 are characterized for operation over the full military temperature range of -55°C to 125°C. The SN74ALS160 through SN74ALS163 are characterized for operation from 0°C to 70°C.



J Suffix—Case 620-08 (Ceramic)
N Suffix—Case 648-05 (Plastic)


5

Portions of this data sheet are reprinted with permission from the Texas Instruments 1983 ALS/AS Logic Circuits Data Book.


**TYPES SN54ALS160, SN54ALS162
SN74ALS160, SN74ALS162
SYNCHRONOUS 4-BIT DECADE COUNTERS**

logic symbols


**'ALS160 DECADE
COUNTER WITH DIRECT CLEAR**



**'ALS162 DECADE
COUNTER WITH SYNCHRONOUS CLEAR**



'ALS160 logic diagram (positive logic)




'ALS162 decade counter is similar; however the clear is synchronous as shown for the 'ALS163 binary counter on the following page.


Pin numbers shown are for J and N packages.

TYPES SN54ALS161, SN54ALS163
SN57ALS161, SN74ALS163
SYNCHRONOUS 4-BIT BINARY COUNTERS

logic symbols



'ALS163 logic diagram (positive logic)



'ALS161 synchronous binary counter is similar; however the clear is asynchronous as shown for the 'ALS160 decade counter on the preceding page.

Pin numbers shown are for J and N packages.

5


**TYPES SN54ALS160, SN54ALS162
SN74ALS160, SN74ALS162
SYNCHRONOUS 4-BIT DECADE COUNTERS**

typical clear, preset, count, and inhibit sequences

'ALS160, 'ALS162

Illustrated below is the following sequence:

1. Clear outputs to zero ('ALS160 is asynchronous, 'ALS162 is synchronous)
2. Preset to BCD seven
3. Count to eight, nine, zero, one, two, and three
4. Inhibit



5


**TYPES SN54ALS161, SN54ALS163
SN74ALS161, SN74ALS163
SYNCHRONOUS 4-BIT BINARY COUNTERS**

typical clear, preset, count, and inhibit sequences

'ALS161, 'ALS163

Illustrated below is the following sequence:

1. Clear outputs to zero ('ALS161 is asynchronous, 'ALS163 is synchronous)
2. Preset to binary twelve
3. Count to thirteen, fourteen, fifteen, zero, one, and two
4. Inhibit



5

**TYPES SN54ALS160 THRU SN54ALS163
SN74ALS160 THRU SN74ALS163
SYNCHRONOUS 4-BIT DECADE AND BINARY COUNTERS**

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V_{CC}	7 V
Input voltage	7 V
Operating free-air temperature range: SN54ALS160 thru SN54ALS163	-55 °C to 125 °C
SN74ALS160 thru SN74ALS163	0 °C to 70 °C
Storage temperature range	-65 °C to 150 °C

recommended operating conditions

		SN54ALS160 THRU SN54ALS163			SN74ALS160 THRU SN74ALS163			UNIT		
		MIN	NOM	MAX	MIN	NOM	MAX			
V_{CC}	Supply voltage	4.5	5	5.5	4.5	5	5.5	V		
V_{IH}	High-level input voltage	2			2			V		
V_{IL}	Low-level input voltage	0.8			0.8			V		
I_{OH}	High-level output voltage	-0.4			-0.4			mA		
I_{OL}	Low-level output current	4			8			mA		
f_{clock}	Clock frequency	'ALS160, 'ALS162		0	30	0	30	MHz		
		'ALS161, 'ALS163		0	30	0	30			
t_w	Pulse duration	CLK High		18		15		ns		
		CLK Low		15		15				
		'ALS160, 'ALS161 CLR low		18		16				
t_{su}	Setup time before CLK†	A, B, C, D		15		15		ns		
		ENP, ENT		'ALS160, 'ALS161		20				
				'ALS162, 'ALS163		20				
		'ALS160, 'ALS161 CLR inactive		15		15				
		'ALS162, 'ALS163 CLR Low		25		25				
'ALS162, 'ALS163 CLR high (inactive)		15		15						
t_h	Hold time, all synchronous inputs after CLK†	0			0			ns		
T_A	Operating free-air temperature	-55			125			0	70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		SN54ALS160 THRU SN54ALS163			SN74ALS160 THRU SN74ALS163			UNIT
				MIN	TYP‡	MAX	MIN	TYP‡	MAX	
V_{IK}		$V_{CC} = 4.5 V, I_I = -18 mA$		-1.5			-1.5			V
V_{OH}		$I_{OH} = -0.4 mA$ $I_{OH} = -0.4 mA$		$V_{CC}-2$			$V_{CC}-2$			V
V_{OL}		$V_{CC} = 4.5 V, I_{OL} = 4 mA$		0.25	0.4	0.25	0.4	V		
		$V_{CC} = 4.5 V, I_{OL} = 8 mA$		0.35		0.5				
I_I	LOAD, CLK or ENT	$V_{CC} = 5.5 V, V_I = 7 V$		0.2			0.2			mA
	All other			0.1			0.1			
I_{IH}	LOAD, CLK or ENT	$V_{CC} = 5.5 V, V_I = 0.4 V$		40			40			μA
	All other			20			20			
I_{IL}		$V_{CC} = 5.5 V, V_I = 0.4 V$		-0.2			-0.2			mA
I_{O}^*		$V_{CC} = 5.5 V, V_O = 2.25 V$		-30	-112	-30	-112	mA		
I_{CCL}		$V_{CC} = 5.5 V$		16			16			mA
I_{CCH}		$V_{CC} = 5.5 V$		15.5			15.5			mA

‡All typical values are at $V_{CC} = 5 V, T_A = 25 °C$

*The current produced by grounding the outputs is approximately twice that produced with 2.25 V on the outputs.



**TYPES SN54ALS160 AND SN54ALS162
SN74ALS160 AND SN74ALS162
SYNCHRONOUS 4-BIT DECADE AND BINARY COUNTERS**

'ALS160 switching characteristics

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$ $C_L = 50 \text{ pF},$ $R_L = 500 \Omega,$ $T_A = \text{MIN to MAX}$				UNIT
			SN54ALS160		SN74ALS160		
			SN54ALS161		SN74ALS161		
			MIN	MAX	MIN	MAX	
f_{max}	'ALS160		30		30		MHz
	'ALS161		30		30		
t_{PLH}	CLK	RCO	8	25	8	23	ns
t_{PHL}			7	20	7	20	
t_{PLH}	CLK	Any Q	4	22	4	22	ns
t_{PHL}			6	28	6	28	
t_{PLH}	ENT	RCO	5	20	5	20	ns
t_{PHL}			4	16	4	16	
t_{PHL}	CLR	Any Q	8	28	8	28	ns
t_{PHL}	CLR	RCO	11	35	11	30	ns

'ALS162 switching characteristics

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$ $C_L = 50 \text{ pF},$ $R_L = 500 \Omega,$ $T_A = \text{MIN to MAX}$				UNIT
			SN54ALS162		SN74ALS162		
			SN54ALS163		SN74ALS163		
			MIN	MAX	MIN	MAX	
f_{max}	'ALS162		30		30		MHz
	'ALS163		30		30		
t_{PLH}	CLK	RCO	8	25	8	23	ns
t_{PHL}			7	20	7	20	
t_{PLH}	CLK	Any Q	4	22	4	22	ns
t_{PHL}			6	28	6	28	
t_{PLH}	ENT	RCO	5	20	5	20	ns
t_{PHL}			4	16	4	16	

See next page for 161 and 163.

5

**TYPES SN54ALS161 AND SN54ALS163
SN74ALS161 AND SN74ALS163
SYNCHRONOUS 4-BIT DECADE AND BINARY COUNTERS**

'ALS161 switching characteristics

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 4.5 V to 5.5 V, C _L = 50 pF, R _L = 500 Ω, T _A = MIN to MAX				UNIT
			SN54ALS160		SN74ALS160		
			MIN	MAX	MIN	MAX	
f _{max}	'ALS160		30		30		MHz
	'ALS161		30		30		
t _{PLH}	CLK	RCO	8	25	8	23	ns
t _{PHL}			7	20	7	20	
t _{PLH}	CLK	Any Q	4	22	4	22	ns
t _{PHL}			6	26	6	26	
t _{PLH}	ENT	RCO	5	20	5	20	ns
t _{PHL}			4	16	4	16	
t _{PHL}	CLR	Any Q	8	28	8	28	ns
t _{PHL}	CLR	RCO	11	31	11	28	ns

'ALS163 switching characteristics

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 4.5 V to 5.5 V, C _L = 50 pF, R _L = 500 Ω, T _A = MIN to MAX				UNIT
			SN54ALS162		SN74ALS162		
			MIN	MAX	MIN	MAX	
f _{max}	'ALS162		30		30		MHz
	'ALS163		30		30		
t _{PLH}	CLK	RCO	8	25	8	23	ns
t _{PHL}			7	20	7	20	
t _{PLH}	CLK	Any Q	4	22	4	22	ns
t _{PHL}			6	28	6	28	
t _{PLH}	ENT	RCO	5	20	5	20	ns
t _{PHL}			4	16	4	16	


5

**TYPES SN54ALS160 THRU SN54ALS163
SN74ALS160 THRU SN74ALS163
SYNCHRONOUS 4-BIT DECADE AND BINARY COUNTERS**

TYPICAL APPLICATION DATA

N-BIT SYNCHRONOUS COUNTERS

This application demonstrates how the look-ahead carry circuit can be used to implement a high-speed n-bit counter. The 'ALS160 and 'ALS162 will count in BCD and the 'ALS161 and 'ALS163 will count in binary. Virtually any count mode (modulo-N, N_1 -to- N_2 , N_1 -to-maximum) can be used with this fast look-ahead circuit.




5



MOTOROLA

**TYPES SN54ALS190, SN54ALS191,
SN74ALS190, SN74ALS191
SYNCHRONOUS 4-BIT UP/DOWN DECADE AND BINARY COUNTERS**

- Single Down/Up Count Control Line
- Look-Ahead Circuitry Enhances Speed of Cascaded Counters
- Fully Synchronous in Count Modes
- Asynchronously Presetable with Load Control



descriptions

The 'ALS190 and 'ALS191 are synchronous, reversible up/down counters. The 'ALS190 is a 4-bit decade counter and the 'ALS191 is a 4-bit binary counter. Synchronous counting operation is provided by having all flip-flops clocked simultaneously so that the outputs change coincident with each other when so instructed by the steering logic. This mode of operation eliminates the output counting spikes normally associated with asynchronous (ripple clock) counters.

The outputs of the four flip-flops are triggered on a low-to-high-level transition of the clock input if the enable input ($\overline{\text{CTEN}}$) is low. A high at $\overline{\text{CTEN}}$ inhibits counting. The direction of the count is determined by the level of the down/up (D/ $\overline{\text{U}}$) input. When D/ $\overline{\text{U}}$ is low, the counter counts up and when D/ $\overline{\text{U}}$ is high, it counts down.

These counters feature a fully independent clock circuit. Changes at the control inputs ($\overline{\text{CTEN}}$ and D/ $\overline{\text{U}}$) that will modify the operating mode have no effect on the contents of the counter until clocking occurs. The function of the counter will be dictated solely by the condition meeting the stable setup and hold times.

These counters are fully programmable; that is, the outputs may each be preset to either level by placing a low on the load input and entering the desired data at the data inputs. The output will change to agree with the data inputs independently of the level of the clock input. This feature allows the counters to be used as modulo-N dividers by simply modifying the count length with the preset inputs.

The CLK, D/ $\overline{\text{U}}$, and LOAD inputs are buffered to lower the drive requirement, which significantly reduces the loading on, or current required by, clock drivers, etc., for long parallel words.

Two outputs have been made available to perform the cascading function: ripple clock and maximum/minimum count. The latter output produces a high-level output pulse with a duration approximately equal to one complete cycle of the clock while the count is zero (all outputs low) counting down or maximum (9 or 15) counting up. The ripple clock output produces a low-level output pulse under those same conditions but only while the clock input is low. The counters can be easily cascaded by feeding the ripple clock output to the enable input of the succeeding counter if parallel clocking is used, or to the clock input if parallel enabling is used. The maximum/minimum count output can be used to accomplish look-ahead for high-speed operation.

The SN54ALS190 and SN54ALS191 are characterized for operation over the full military temperature range of -55°C to 125°C. The SN74ALS190 and SN74ALS191 are characterized for operation from 0°C to 70°C.


Portions of this data sheet are reprinted with permission from the Texas Instruments 1983 ALS/AS Logic Circuits Data Book.

J Suffix—Case 620-08 (Ceramic)


N Suffix—Case 648-05 (Plastic)

**TYPES SN54ALS190, SN74ALS190
SYNCHRONOUS 4-BIT UP/DOWN DECADE COUNTERS**

'ALS190 logic symbol



'ALS190 logic diagram (positive logic)




Pin numbers shown are for J and N packages.


5

TYPES SN54ALS191, SN74ALS191
SYNCHRONOUS 4-BIT UP/DOWN BINARY COUNTERS

'ALS191 logic symbol



'ALS191 logic diagram (positive logic)



Pin numbers shown are for J and N packages


**TYPES SN54ALS190, SN74ALS190
SYNCHRONOUS 4-BIT UP/DOWN DECADE COUNTERS**

typical load, count, and inhibit sequences

'ALS190

Illustrated below is the following sequence:

1. Load (preset) to BCD seven.
2. Count up to eight, nine (maximum), zero, one, and two.
3. Inhibit.
4. Count down to one, zero (minimum), nine, eight, and seven.



5


TYPES SN54ALS191, SN74ALS191
SYNCHRONOUS 4-BIT UP/DOWN BINARY COUNTERS

typical load, count, and inhibit sequences

'ALS191

Illustrated below is the following sequence:

1. Load (preset) to binary thirteen.
2. Count up to fourteen, fifteen (maximum), zero, one, and two.
3. Inhibit.
4. Count down to one, zero (minimum), fifteen, fourteen, and thirteen.



**TYPES SN54ALS190, SN54ALS191, SN74ALS190, SN74ALS191
SYNCHRONOUS 4-BIT UP/DOWN DECADE AND BINARY COUNTERS**

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V_{CC}	7 V
Input voltage	7 V
Operating free-air temperature range: SN54ALS190, SN54ALS191	-55 °C to 125 °C
SN74ALS190, SN74ALS191	0 °C to 70 °C
Storage temperature range	-65 °C to 150 °C

recommended operating conditions

		SN54ALS190 SN54ALS191			SN74ALS190 SN74ALS191			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
V_{CC}	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
V_{IH}	High-level input voltage	2			2			V
V_{IL}	Low-level input voltage			0.8			0.8	V
I_{OH}	High-level output current			-0.4			-0.4	mA
I_{OL}	Low-level output current			4			8	mA
f_{clock}	Clock frequency	'ALS190	0	25	0	25	MHz	
		'ALS191	0	25	0	25		
t_w	Pulse duration	CLK high	20		20	ns		
		CLK low	20		20			
		LOAD low	25		25			
t_{su}	Setup time	Data before LOAD†	20		20	ns		
		\overline{CTEN} before CLK†	20		20			
		D/ \overline{U} before CLK†	20		20			
		LOAD inactive before CLK†	20		20			
t_h	Hold time	Data after LOAD†	0		0	ns		
		\overline{CTEN} after CLK†	0		0			
		D/ \overline{U} after CLK†	0		0			
T_A	Operating free-air temperature	-55		125	0		70	°C

5

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		SN54ALS190 SN54ALS191		SN74ALS190 SN74ALS191		UNIT
				MIN	TYP‡	MAX	MIN	
V_{IK}		$V_{CC} = 4.5 V$,	$I_I = -18 mA$		-1.5		-1.5	V
V_{OH}			$I_{OH} = -0.4 mA$	V_{CC}^{-2}				V
			$I_{OH} = -0.4 mA$			V_{CC}^{-2}		
V_{OL}		$V_{CC} = 4.5 V$,	$I_{OL} = 4 mA$	0.25	0.4	0.25	0.4	V
		$V_{CC} = 4.5 V$,	$I_{OL} = 8 mA$			0.35	0.5	
I_I	\overline{CTEN}	$V_{CC} = 5.5 V$,	$V_I = 7 V$		0.1		0.1	mA
	All others				0.1		0.1	
I_{IH}	\overline{CTEN}	$V_{CC} = 5.5 V$,	$V_I = 2.7 V$		20		20	μA
	All others				20		20	
I_{IL}	\overline{CTEN}	$V_{CC} = 5.5 V$,	$V_I = 0.4 V$		-0.2		-0.2	mA
	All others				-0.1		-0.1	
I_{O*}		$V_{CC} = 5.5 V$,	$V_O = 2.25 V$	-30	-112	-30	-112	mA
I_{CC}		$V_{CC} = 5.5 V$,	All inputs at 0 V		17.5		17.5	mA

‡ All typical values are at $V_{CC} = 5 V$, $T_A = 25 °C$.

*The current produced by grounding the outputs is approximately twice that produced with 2.25 V on the outputs.

**TYPES SN54ALS190, SN54ALS191, SN74ALS190, SN74ALS191
SYNCHRONOUS 4-BIT UP/DOWN DECADE AND BINARY COUNTERS**

switching characteristics

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V,}$ $C_L = 50 \text{ pF,}$ $R_L = 500 \Omega,$ $T_A = \text{MIN to MAX}$				UNIT
			SN54ALS190 SN54ALS191		SN74ALS190 SN74ALS191		
			MIN	MAX	MIN	MAX	
f_{max}	'ALS190		25		25		MHz
	'ALS191		25		25		
t_{PLH}	\overline{LOAD}	Any Q	8	45	8	45	ns
t_{PHL}			8	35	8	35	
t_{PLH}	A, B, C, D	Any Q	4	28	4	26	ns
t_{PHL}			4	37	4	35	
t_{PLH}	CLK	\overline{RCO}	5	17	5	16	ns
t_{PHL}			5	15	5	14	
t_{PLH}	CLK	Any Q	3	25	3	25	ns
t_{PHL}			3	28	3	28	
t_{PLH}	CLK	MAX/MIN	8	35	8	35	ns
t_{PHL}			8	25	8	20	
t_{PLH}	D/\overline{U}	\overline{RCO}	15	44	15	40	ns
t_{PHL}			10	34	10	32	
t_{PLH}	D/\overline{U}	MAX/MIN	8	28	8	26	ns
t_{PHL}			8	28	8	26	
t_{PLH}	\overline{CTEN}	\overline{RCO}	4	17	4	17	ns
t_{PHL}			4	16	4	16	




MOTOROLA

**TYPES SN54ALS192, SN54ALS193,
SN74ALS192, SN74ALS193
SYNCHRONOUS 4-BIT UP/DOWN COUNTERS (DUAL CLOCK WITH CLEAR)**

- Look-Ahead Circuitry Enhances Cascaded Counters
- Fully Synchronous in Count Modes
- Parallel Asynchronous Load for Modulo-N Count Lengths
- Asynchronous Clear

(TOP VIEW)



description

The 'ALS192 and 'ALS193 are synchronous, reversible up/down counters. The 'ALS192 is a 4-bit decade counter and the 'ALS193 is a 4-bit binary counter. Synchronous operation is provided by having all flip-flops clocked simultaneously so that the outputs change coincidentally with each other when so instructed by the steering logic. This mode of operation eliminates the output counting spikes normally associated with asynchronous (ripple clock) counters.

The outputs of the four flip-flops are triggered by a low-to-high-level transition of either count (clock) input (Up or Down). The direction of counting is determined by which count input is pulsed while the other count input is high.

All four counters are fully programmable; that is, each output may be preset to either level by placing a low on the load input and entering the desired data at the data inputs. The output will change to agree with the data inputs independently of the count pulses. This feature allows the counters to be used as modulo-N dividers by simply modifying the count length with the preset inputs.

A clear input has been provided that forces all outputs to the low level when a high level is applied. The clear function is independent of the count and the load inputs. The clock, count, and load inputs are buffered to lower the drive requirements. This significantly reduces the loading on clock drivers, etc., for long parallel words.

These counters were designed to be cascaded without the need for external circuitry. The borrow output (BO) produces a low-level pulse while the count is zero (all outputs low) and the count-down input is low. Similarly, the carry output (\overline{CO}) produces a low-level pulse while the count is maximum (9 or 15) and the count-up input is low. The counters can then be easily cascaded by feeding the borrow and carry outputs to the count-down and count-up inputs, respectively, of the succeeding counter.

The SN54ALS192 and SN54ALS193 are characterized for operation over the full military temperature range of -55 °C to 125 °C. The SN74ALS192 and SN74ALS193 are characterized for operation from 0 °C to 70 °C.


J Suffix—Case 620-08 (Ceramic)
N Suffix—Case 648-05 (Plastic)

5


Portions of this data sheet are reprinted with permission from the Texas Instruments 1983 ALS/AS Logic Circuits Data Book.

TYPES SN54ALS192, SN74ALS192
SYNCHRONOUS 4-BIT UP/DOWN DECADE COUNTERS (DUAL CLOCK WITH CLEAR)

'ALS192 logic symbol




'ALS192 logic diagram (positive logic)




Pin numbers shown are for J and N packages

**TYPES SN54ALS193, SN74ALS193
SYNCHRONOUS 4-BIT UP/DOWN BINARY COUNTERS (DUAL CLOCK WITH CLEAR)**

'ALS193 logic symbol



'ALS193 logic diagrams (positive logic)



Pin numbers shown are for J and N packages

5


TYPES SN54ALS192, SN74ALS192
SYNCHRONOUS 4-BIT UP/DOWN DECADE COUNTERS (DUAL CLOCK WITH CLEAR)

typical clear, load, and count sequence

'ALS192

Illustrated below is the following sequence:

1. Clear outputs to zero.
2. Load (preset) to BCD seven.
3. Count up to eight, nine, carry, zero, one, and two.
4. Count down to one, zero, borrow, nine, eight, and seven.



- NOTES. A. Clear overrides load, data, and count inputs.
 B. When counting up, count-down input must be high; when counting down, count-up input must be high.


TYPES SN54ALS193, SN74ALS193
SYNCHRONOUS 4-BIT UP/DOWN BINARY COUNTERS (DUAL CLOCK WITH CLEAR)

typical clear, load, and count sequences

'ALS193

Illustrated below is the following sequence:

1. Clear outputs to zero.
2. Load (preset) to binary thirteen.
3. Count up to fourteen, fifteen, carry, zero, one, and two.
4. Count down to one, zero, borrow, fifteen, fourteen, and thirteen.



- NOTES: A. Clear overrides load, data, and count inputs.
 B. When counting up, count-down input must be high, when counting down, count-up input must be high.

5

**TYPES SN54ALS192, SN54ALS193, SN74ALS192, SN74ALS193
SYNCHRONOUS 4-BIT UP/DOWN COUNTERS (DUAL CLOCK WITH CLEAR)**

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V_{CC}	7 V
Input voltage	7 V
Operating free-air temperature range: SN54ALS192, SN54ALS193	-55 °C to 125 °C
SN74ALS192, SN74ALS193	0 °C to 70 °C
Storage temperature range	-65 °C to 150 °C

recommended operating conditions

		SN54ALS192 SN54ALS193			SN74ALS192 SN74ALS193			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
V_{CC}	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
V_{IH}	High-level input voltage	2			2			V
V_{IL}	Low-level input voltage			0.8			0.8	V
I_{OH}	High-level output current			-0.4			-0.4	mA
I_{OL}	Low-level output current			4			8	mA
f_{clock}	Clock frequency	'ALS192	0	25	0	25		MHz
		'ALS193	0	25	0	25		
t_w	Pulse duration	CLR high	20		20			ns
		LOAD low	25		25			
		Up or Down high	20		20			
		Up or Down low	20		20			
t_{su}	Setup time	Data before LOAD†	20		20		ns	
		CLR inactive before Up† or Down†	5		5			
		LOAD inactive before Up† or Down†	15		15			
t_h	Hold time	Data after LOAD†	0		0		ns	
		Up high after Down†	0		0			
		Down high after Up†	0		0			
T_A	Operating free-air temperature	-55		125	0		70	°C

5

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	SN54ALS192 SN54ALS193		SN74ALS192 SN74ALS193		UNIT	
			MIN	TYP‡	MAX	MIN		TYP‡
V_{IK}		$V_{CC} = 4.5 V, I_I = -18 mA$			-1.5		-1.5	V
V_{OH}		$I_{OH} = -0.4 mA$	$V_{CC} - 2$		$V_{CC} - 2$			V
V_{OL}		$V_{CC} = 4.5 V, I_{OL} = 4 mA$	0.25	0.4	0.25	0.4		V
		$V_{CC} = 4.5 V, I_{OL} = 8 mA$			0.35	0.5		
I_I	Up, Down	$V_{CC} = 5.5 V, V_I = 7 V$		0.1		0.1		mA
	All others			0.1		0.1		
I_{IH}	Up, Down	$V_{CC} = 5.5 V, V_I = 2.7 V$		20		20		µA
	All others			20		20		
I_{IL}	Up, Down	$V_{CC} = 5.5 V, V_I = 0.4 V$		-0.1		-0.1		mA
	All others			-0.1		-0.1		
I_{O*}		$V_{CC} = 5.5 V, V_O = 2.25 V$	-30	-112	-30	-112		mA
I_{CC}		$V_{CC} = 5.5 V, \text{See Note 1}$		17		17		mA

‡All typical values are at $V_{CC} = 5 V, T_A = 25 °C$.

*The current produced by grounding the outputs is approximately twice that produced with 2.25 V on the outputs.

NOTE 1. I_{CC} is measured with the clear and load inputs grounded, and all other inputs at 4.5 V.

**TYPES SN54ALS192, SN54ALS193, SN74ALS192, SN74ALS193
 SYNCHRONOUS 4-BIT UP/DOWN COUNTERS (DUAL CLOCK WITH CLEAR)**

switching characteristics

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 4.5 V to 5.5 V, C _L = 50 pF, R _L = 500 Ω, T _A = MIN to MAX				UNIT
			SN54ALS192 SN54ALS193		SN74ALS192 SN74ALS193		
			MIN	MAX	MIN	MAX	
f _{max}		'ALS192	25		25	MHz	
		'ALS193	25		25		
t _{PLH}	Up	CO	4	18	4	18	ns
t _{PHL}			5	18	5	18	
t _{PLH}	Down	BO	4	18	4	18	ns
t _{PHL}			5	18	5	18	
t _{PLH}	Up or Down	Any Q	4	35	4	33	ns
t _{PHL}			4	35	4	33	
t _{PLH}	LOAD	Any Q	8	48	8	45	ns
t _{PHL}			8	35	8	35	
t _{PHL}	CLR	Any Q	5	30	5	30	ns

OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS


- 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers
- P-N-P Inputs Reduce DC Loading

description

These octal buffers and line drivers are designed specifically to improve both the performance and density of three-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. The designer has a choice of selected combinations of inverting and noninverting outputs, symmetrical \overline{G} (active-low output control) inputs, and complementary G and \overline{G} inputs. These devices feature high fan-out and improved fan-in.



The SN54' family is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74' family is characterized for operation from 0°C to 70°C .

(TOP VIEW)




*2G for 'ALS240 or 2G for 'ALS241

 J Suffix—Case 732-03 (Ceramic)
N Suffix—Case 738-01 (Plastic)

logic symbols


Pin numbers shown are for J and N packages

logic diagrams (positive logic)


Portions of this data sheet are reprinted with permission from the Texas Instruments 1983 ALS/AS Logic Circuits Data Book.

TYPES SN54ALS240, SN54ALS241, SN74ALS240, SN74ALS241 OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V_{CC}	7 V
Input voltage	7 V
Voltage applied to a disabled 3-state output	5.5 V
Operating free-air temperature range: SN54ALS240, SN54ALS241	-55 °C to 125 °C
SN74ALS240, SN74ALS241	0 °C to 70 °C
Storage temperature range	-65 °C to 150 °C

recommended operating conditions

		SN54ALS240 SN54ALS241			SN74ALS240 SN74ALS241			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
V_{CC}	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
V_{IH}	High-level input voltage	2			2			V
V_{IL}	Low-level input voltage			0.8			0.8	V
I_{OH}	High-level output current			-12			-15	mA
I_{OL}	Low-level output current			12			24	mA
T_A	Operating free-air temperature	-55	125		0	70		°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	SN54ALS240 SN54ALS241			SN74ALS240 SN74ALS241			UNIT
		MIN	TYP†	MAX	MIN	TYP†	MAX	
V_{IK}	$V_{CC} = 4.5 V, I_I = -18 mA$			-1.5			-1.5	V
V_{OH}	$V_{CC} = 4.5 V, I_{OH} = -3 mA$	2.4	3.2		2.4	3.2		V
	$V_{CC} = 4.5 V, I_{OH} = -12 mA$	2						
	$V_{CC} = 4.5 V, I_{OH} = -15 mA$				2			
V_{OL}	$V_{CC} = 4.5 V, I_{OL} = 12 mA$		0.25	0.4		0.25	0.4	V
	$V_{CC} = 4.5 V, I_{OL} = 24 mA$					0.35	0.5	
I_{OZH}	$V_{CC} = 5.5 V, V_O = 2.7 V$			20			20	μA
I_{OZL}	$V_{CC} = 5.5 V, V_O = 0.4 V$			-20			-20	μA
I_I	$V_{CC} = 5.5 V, V_I = 7 V$			0.1			0.1	mA
I_{IH}	$V_{CC} = 5.5 V, V_I = 2.7 V$			20			20	μA
I_{IL}	$V_{CC} = 5.5 V, V_I = 0.4 V$			-0.1			-0.1	mA
I_{O^*}	$V_{CC} = 5.5 V, V_O = 2.25 V$	-30	-112		-30	-112		mA
I_{CC}	'ALS240	$V_{CC} = 5.5 V$	Outputs high		11.5		11.5	mA
			Outputs low		22		22	
			Outputs disabled		25		25	
	'ALS241		Outputs high		11.5		11.5	
			Outputs low		23		23	
			Outputs disabled		27		27	

†All typical values are at $V_{CC} = 5 V, T_A = 25 °C$.

*The current produced by grounding the outputs is approximately twice that produced with 2.25 V on the outputs.

**TYPES SN54ALS240, SN54ALS241, SN74ALS240, SN74ALS241
OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS**

'ALS240 switching characteristics


PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$ $C_L = 50 \text{ pF},$ $R_1 = 500 \Omega,$ $R_2 = 500 \Omega,$ $T_A = \text{MIN to MAX}$				UNIT
			SN54ALS240		SN74ALS240		
			MIN	MAX	MIN	MAX	
t_{PLH}	A	Y	3	12	3	10	ns
t_{PHL}			2	11	2	9	
t_{PZH}	\bar{G}	Y	5	22	5	20	ns
t_{PZL}			5	30	5	28	
t_{PHZ}	\bar{G}	Y	2	15	2	13	ns
t_{PLZ}			3	21	3	17	

'ALS241 switching characteristics

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$ $C_L = 50 \text{ pF},$ $R_1 = 500 \Omega,$ $R_2 = 500 \Omega,$ $T_A = \text{MIN to MAX}$				UNIT
			SN54ALS241		SN74ALS241		
			MIN	MAX	MIN	MAX	
t_{PLH}	A	Y	3	14	3	12	ns
t_{PHL}			3	13	3	10	
t_{PZH}	$1\bar{G}$	Y	7	25	7	21	ns
t_{PZL}			7	25	7	21	
t_{PHZ}	$1\bar{G}$	Y	2	18	2	16	ns
t_{PLZ}			3	26	3	20	
t_{PZH}	2G	Y	7	25	7	21	ns
t_{PZL}			7	25	7	21	
t_{PHZ}	2G	Y	2	18	2	16	ns
t_{PLZ}			3	26	3	20	

- 2-Way Asynchronous Communication Between Data Buses
- P-N-P Inputs Reduce Loading

(TOP VIEW)




description

These four-data-line transceivers are designed for asynchronous two-way communications between data buses. The SN74' devices can be used to drive terminated lines down to 100 ohms.


The SN54' family is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74' family is characterized for operation from 0°C to 70°C.

J Suffix—Case 632-07 (Ceramic)
N Suffix—Case 646-05 (Plastic)

logic symbol



logic diagrams (positive logic)



Pin numbers shown are for J and N packages.

FUNCTION TABLE

INPUTS		'ALS242	'ALS243
$\bar{G}AB$	GBA		
L	L	\bar{A} to B	A to B
H	H	\bar{B} to A	B to A
H	L	Isolation	Isolation
L	H	Latch A and B ($A = \bar{B}$)	Latch A and B ($A = B$)

Portions of this data sheet are reprinted with permission from the Texas Instruments 1983 ALS/AS Logic Circuits Data Book.

TYPES SN54ALS242, SN54ALS243, SN74ALS242, SN74ALS243 QUADRUPLE BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V_{CC}	7 V
Input voltage: All inputs	7 V
I/O ports	5.5 V
Operating free-air temperature range: SN54ALS242, SN54ALS243	-55 °C to 125 °C
SN74ALS242, SN74ALS243	0 °C to 70 °C
Storage temperature range	-65 °C to 150 °C

recommended operating conditions

		SN54ALS242 SN54ALS243			SN74ALS242 SN74ALS243			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
V_{CC}	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
V_{IH}	High-level input voltage	2			2			V
V_{IL}	Low-level input voltage	0.8			0.8			V
I_{OH}	High-level output current	-12			-15			mA
I_{OL}	Low-level output current	12			24			mA
T_A	Operating free-air temperature	-55	125		0	70		°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	SN54ALS242 SN54ALS243			SN74ALS242 SN74ALS243			UNIT	
			MIN	TYP‡	MAX	MIN	TYP‡	MAX		
V_{IK}		$V_{CC} = 4.5 \text{ V}$, $I_I = -18 \text{ mA}$	-1.5			-1.5			V	
V_{OH}		$V_{CC} = 4.5 \text{ V}$, $I_{OH} = -3 \text{ mA}$	2.4	3.2		2.4	3.2		V	
		$V_{CC} = 4.5 \text{ V}$, $I_{OH} = -12 \text{ mA}$	2							
		$V_{CC} = 4.5 \text{ V}$, $I_{OH} = -15 \text{ mA}$				2				
V_{OL}		$V_{CC} = 4.5 \text{ V}$, $I_{OL} = 12 \text{ mA}$	0.25	0.4		0.25	0.4		V	
		$V_{CC} = 4.5 \text{ V}$, $I_{OL} = 24 \text{ mA}$				0.35	0.5			
I_I	Control inputs	$V_{CC} = 5.5 \text{ V}$, $V_I = 7 \text{ V}$	0.1			0.1			mA	
	A or B ports	$V_{CC} = 5.5 \text{ V}$, $V_I = 5.5 \text{ V}$	0.1			0.1				
I_{IH}	Control inputs	$V_{CC} = 5.5 \text{ V}$, $V_I = 2.7 \text{ V}$	20			20			µA	
	A or B ports▲		20			20				
I_{IL}	Control inputs	$V_{CC} = 5.5 \text{ V}$, $V_I = 0.4 \text{ V}$	-0.1			-0.1			mA	
	A or B ports▲		-0.1			-0.1				
I_{O*}		$V_{CC} = 5.5 \text{ V}$, $V_O = 2.25 \text{ V}$	-30	-112		-30	-112	mA		
I_{CC}	'ALS242	$V_{CC} = 5.5 \text{ V}$	Outputs high	19			19			mA
			Outputs low	25			25			
	Outputs disabled		25			25				
	'ALS243		Outputs high	19			19			
			Outputs low	25			25			
	Outputs disabled		27			27				

‡All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^\circ\text{C}$.

*The current produced by grounding the outputs is approximately twice that produced with 2.25 V on the outputs.

▲For I/O ports, the parameters I_{IH} and I_{IL} include the off-state output current.

5

**TYPES SN54ALS242, SN54ALS243, SN74ALS242, SN74ALS243
QUADRUPLE BUS TRANSCEIVERS WITH 3-STATE OUTPUTS**

'ALS242 switching characteristics

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V,}$ $C_L = 50 \text{ pF,}$ $R_1 = 500 \Omega,$ $R_2 = 500 \Omega,$ $T_A = \text{MIN to MAX}$				UNIT
			SN54ALS242		SN74ALS242		
			MIN	MAX	MIN	MAX	
t_{PLH}	A or B	B or A	3	15	3	11	ns
t_{PHL}			2	14	2	10	
t_{PZH}	$\bar{G}AB$	B	4	24	4	22	ns
t_{PZL}			7	32	7	30	
t_{PHZ}	$\bar{G}AB$	B	2	18	2	16	ns
t_{PLZ}			4	28	4	25	
t_{PZH}	GBA	A	4	24	4	22	ns
t_{PZL}			7	32	7	30	
t_{PHZ}	GBA	A	2	18	2	16	ns
t_{PLZ}			4	28	4	25	

'ALS243 switching characteristics

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V,}$ $C_L = 50 \text{ pF,}$ $R_1 = 500 \Omega,$ $R_2 = 500 \Omega,$ $T_A = \text{MIN to MAX}$				UNIT
			SN54ALS243		SN74ALS243		
			MIN	MAX	MIN	MAX	
t_{PLH}	A or B	B or A	4	15	4	11	ns
t_{PHL}			4	15	4	11	
t_{PZH}	$\bar{G}AB$	B	7	25	7	23	ns
t_{PZL}			7	26	7	24	
t_{PHZ}	$\bar{G}AB$	B	2	20	2	18	ns
t_{PLZ}			4	30	4	25	
t_{PZH}	GBA	A	7	25	7	23	ns
t_{PZL}			7	26	7	24	
t_{PHZ}	GBA	A	2	20	2	18	ns
t_{PLZ}			4	30	4	25	

5



MOTOROLA

**TYPES SN54ALS244, SN74ALS244
OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS**


- 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers
- P-N-P Inputs Reduce DC Loading

description

These octal buffers and line drivers are designed specifically to improve both the performance and density of three-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. Taken together with the 'ALS240, and 'ALS241, these devices provide the choice of selected combinations of inverting outputs, symmetrical \overline{G} (active-low input control) inputs, and complementary G and \overline{G} inputs.


The SN54ALS244 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74ALS244 is characterized for operation from 0°C to 70°C .

(TOP VIEW)




J Suffix—Case 732-03 (Ceramic)
N Suffix—Case 738-01 (Plastic)

logic diagram (positive logic)



logic symbol



Pin numbers shown are for J and N packages.

Portions of this data sheet are reprinted with permission from the Texas Instruments 1983 ALS/AS Logic Circuits Data Book.

TYPES SN54ALS244, SN74ALS244

OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V_{CC}	7 V
Input voltage	7 V
Voltage applied to a disabled 3-state output	5.5 V
Operating free-air temperature range: SN54ALS244	-55 °C to 125 °C
SN74ALS244	0 °C to 70 °C
Storage temperature range	-65 °C to 150 °C

recommended operating conditions

		SN54ALS244			SN74ALS244			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
V_{CC}	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
V_{IH}	High-level input voltage	2			2			V
V_{IL}	Low-level input voltage			0.8			0.8	V
I_{OH}	High-level output current			-12			-15	mA
I_{OL}	Low-level output current			12			24	mA
T_A	Operating free-air temperature	-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	SN54ALS244			SN74ALS244			UNIT
		MIN	TYP†	MAX	MIN	TYP†	MAX	
V_{IK}	$V_{CC} = 4.5 V$, $I_I = -18 mA$			-1.5			-1.5	V
V_{OH}	$V_{CC} = 4.5 V$, $I_{OH} = -3 mA$	2.4	3.2		2.4	3.2		V
	$V_{CC} = 4.5 V$, $I_{OH} = -12 mA$	2						
	$V_{CC} = 4.5 V$, $I_{OH} = -15 mA$				2			
V_{OL}	$V_{CC} = 4.5 V$, $I_{OL} = 12 mA$	0.25	0.4		0.25	0.4		V
	$V_{CC} = 4.5 V$, $I_{OL} = 24 mA$				0.35	0.5		
I_{OZH}	$V_{CC} = 5.5 V$, $V_O = 2.7 V$			20			20	μA
I_{OZL}	$V_{CC} = 5.5 V$, $V_O = 0.4 V$			-20			-20	μA
I_I	$V_{CC} = 5.5 V$, $V_I = 7 V$			0.1			0.1	mA
I_{IH}	$V_{CC} = 5.5 V$, $V_I = 2.7 V$			20			20	μA
I_{IL}	$V_{CC} = 5.5 V$, $V_I = 0.4 V$			-0.1			-0.1	mA
I_O^*	$V_{CC} = 5.5 V$, $V_O = 2.25 V$	-30		-112	-30		-112	mA
I_{CC}	$V_{CC} = 5.5 V$	Outputs high		11.5			11.5	mA
		Outputs low		23			23	
		Outputs disabled		27			27	

†All typical values are at $V_{CC} = 5 V$, $T_A = 25 °C$.

*The current produced by grounding the outputs is approximately twice that produced with 2.25 V on the outputs.

TYPES SN54ALS244, SN74ALS244
OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS

switching characteristics

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V,}$ $C_L = 50 \text{ pF,}$ $R_1 = 500 \Omega,$ $R_2 = 500 \Omega,$ $T_A = \text{MIN to MAX}$				UNIT
			SN54ALS244		SN74ALS244		
			MIN	MAX	MIN	MAX	
t_{PLH}	A	Y	3	14	3	11	ns
t_{PHL}			3	13	3	10	
t_{PZH}	\bar{G}	Y	7	25	7	21	ns
t_{PZL}			7	25	7	21	
t_{PHZ}	\bar{G}	Y	2	15	2	14	ns
t_{PLZ}			3	22	3	17	

- **3-State Outputs Drive Bus Lines Directly**
- **P-N-P Inputs Reduce DC Loading**


description

These octal bus transceivers are designed for synchronous two-way communication between data buses. The control function implementation minimizes external timing requirements.


The devices allow data transmission from the A bus to the B bus or from the B bus to the A bus depending upon the logic level at the direction control (DIR) input. The enable input (\bar{G}) can be used to disable the device so that the buses are effectively isolated.

The SN54ALS245 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74ALS245 is characterized for operation from 0°C to 70°C .


(TOP VIEW)



J Suffix—Case 732-03 (Ceramic)
N Suffix—Case 738-01 (Plastic)

logic symbol


Pin numbers shown are for J and N packages

logic diagram (positive logic)


Portions of this data sheet are reprinted with permission from the Texas Instruments 1983 ALS/AS Logic Circuits Data Book.

TYPES SN54ALS245, SN74ALS245 OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V_{CC}	7 V
Input voltage: All inputs	7 V
I/O ports	5.5 V
Operating free-air temperature range: SN54ALS245	-55 °C to 125 °C
SN74ALS245	0 °C to 70 °C
Storage temperature range	-65 °C to 150 °C

recommended operating conditions

		SN54ALS245			SN74ALS245			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
V_{CC}	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
V_{IH}	High-level input voltage	2			2			V
V_{IL}	Low-level input voltage			0.8			0.8	V
I_{OH}	High-level output current			-12			-15	mA
I_{OL}	Low-level output current			12			24	mA
T_A	Operating free-air temperature	-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	SN54ALS245		SN74ALS245		UNIT		
		MIN	TYP‡	MAX	MIN		TYP‡	MAX
V_{IK}	$V_{CC} = 4.5$ V, $I_I = -18$ mA			-1.5		-1.5	V	
V_{OH}	$V_{CC} = 4.5$ V, $I_{OH} = -3$ mA	2.4	3.2		2.4	3.2	V	
	$V_{CC} = 4.5$ V, $I_{OH} = -12$ mA	2						
	$V_{CC} = 4.5$ V, $I_{OH} = -15$ mA				2			
V_{OL}	$V_{CC} = 4.5$ V, $I_{OL} = 12$ mA		0.25	0.4		0.25	0.4	V
	$V_{CC} = 4.5$ V, $I_{OL} = 24$ mA					0.35	0.5	
I_I	Control inputs			0.1		0.1	mA	
	A or B ports			0.1		0.1		
I_{IH}	Control inputs			20		20	µA	
	A or B ports▲			20		20		
I_{IL}	Control inputs			-0.1		-0.1	mA	
	A or B ports▲			-0.1		-0.1		
I_{O*}	$V_{CC} = 5.5$ V, $V_O = 2.25$ V	-30		-112	-30		-112	mA
I_{CC}	$V_{CC} = 5.5$ V	Outputs high		35		35	mA	
		Outputs low		45		45		
		Outputs disabled		47.5		47.5		

‡All typical values are at $V_{CC} = 5$ V, $T_A = 25$ °C

*The current produced by grounding the outputs is approximately twice that produced with 2.25 V on the outputs.

▲For I/O ports, the parameters I_{IH} and I_{IL} include the off-state output current

5

TYPES SN54ALS245, SN74ALS245
OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

switching characteristics

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V,}$ $C_L = 50 \text{ pF,}$ $R_1 = 500 \Omega,$ $R_2 = 500 \Omega,$ $T_A = \text{MIN to MAX}$				UNIT
			SN54ALS245		SN74ALS245		
			MIN	MAX	MIN	MAX	
t_{PLH}	A or B	B or A	3	16	3	12	ns
t_{PHL}			3	14	3	12	
t_{PZH}	\bar{G}	A or B	7	20	8	17	ns
t_{PZL}			10	22	10	20	
t_{PHZ}	\bar{G}	A or B	3	16	3	14	ns
t_{PLZ}			4	23	4	20	

SCHOTTKY TTL




FAST Data Sheets

6

MC54F00 MC74F00

Advance Information

QUAD 2-INPUT NAND GATE



J Suffix — Case 632-07 (Ceramic)
N Suffix — Case 646-05 (Plastic)

QUAD 2-INPUT NAND GATE

FAST™ SCHOTTKY TTL

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V _{CC}	Supply Voltage*	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
T _A	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
I _{OH}	Output Current — High	54, 74			-1.0	mA
I _{OL}	Output Current — Low	54, 74			20	mA

*74F devices may be operated over the 4.5 to 5.5 V supply range where they will meet the specifications of 54F devices over the 0° to 70°C temperature range.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
V _{IH}	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage
V _{IL}	Input LOW Voltage			0.8	V	Guaranteed Input LOW Voltage
V _{IK}	Input Clamp Diode Voltage			-1.2	V	V _{CC} = MIN, I _{IN} = -18 mA
V _{OH}	Output HIGH Voltage	54	2.5		V	I _{OH} = -1.0 mA
		74	2.7		V	I _{OH} = -1.0 mA
V _{OL}	Output LOW Voltage			0.5	V	I _{OL} = 20 mA
					V	V _{CC} = MIN
I _{IH}	Input HIGH Current			20	μA	V _{CC} = MAX, V _{IN} = 2.7 V
				0.1	mA	V _{CC} = MAX, V _{IN} = 7.0 V
I _{IL}	Input LOW Current			-0.6	mA	V _{CC} = MAX, V _{IN} = 0.5 V
I _{OS}	Output Short Circuit Current (Note 2)	-60		-150	mA	V _{CC} = MAX, V _{OUT} = 0 V
I _{CC}	Power Supply Current Total, Output HIGH			2.8	mA	V _{CC} = MAX, V _{IN} = GND
	Total, Output LOW			10.2	mA	V _{CC} = MAX, V _{IN} = Open

NOTES:

- For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.
- Not more than one output should be shorted at a time, nor for more than 1 second.

This document contains information on a new product. Specifications and information herein are subject to change without notice.

AC CHARACTERISTICS

SYMBOL	PARAMETER	54/74F T _A = +25°C V _{CC} = +5.0 V C _L = 50 pF		54F T _A = -55°C to +125°C V _{CC} = 5.0 V ± 10% C _L = 50 pF		74F T _A = 0°C to 70°C V _{CC} = 5.0 V ± 5% C _L = 50 pF		UNITS
		MIN	MAX	MIN	MAX	MIN	MAX	
t _{PLH}	Propagation Delay	2.4	5.0	2.0	7.0	2.4	6.0	ns
t _{PHL}	Propagation Delay	2.0	4.3	1.5	6.5	2.0	5.3	ns

AC TEST CIRCUIT





Fig. 1

Advance Information

QUAD 2-INPUT NOR GATE



J Suffix — Case 632-07 (Ceramic)
N Suffix — Case 646-05 (Plastic)

MC54F02 MC74F02

QUAD 2-INPUT NOR GATE
FAST™ SCHOTTKY TTL

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V _{CC}	Supply Voltage*	54	4.5	5.0	5.5	V
		74	4.75	5.0	5.25	
T _A	Operating Ambient Temperature Range	54	-55	25	125	°C
		74	0	25	70	
I _{OH}	Output Current — High	54, 74			-1.0	mA
I _{OL}	Output Current — Low	54, 74			20	mA

*74F devices may be operated over the 4.5 to 5.5 V supply range where they will meet the specifications of 54F devices over the 0° to 70°C temperature range.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
V _{IH}	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage
V _{IL}	Input LOW Voltage			0.8	V	Guaranteed Input LOW Voltage
V _{IK}	Input Clamp Diode Voltage			-1.2	V	V _{CC} = MIN, I _{IN} = -18 mA
V _{OH}	Output HIGH Voltage	54	2.5		V	I _{OH} = -1.0 mA
		74	2.7		V	I _{OH} = -1.0 mA
V _{OL}	Output LOW Voltage			0.5	V	I _{OL} = 20 mA
						V _{CC} = MIN
I _{IH}	Input HIGH Current			20	μA	V _{CC} = MAX, V _{IN} = 2.7 V
				0.1	mA	V _{CC} = MAX, V _{IN} = 7.0 V
I _{IL}	Input LOW Current			-0.6	mA	V _{CC} = MAX, V _{IN} = 0.5 V
I _{OS}	Output Short Circuit Current (Note 2)	-60		-150	mA	V _{CC} = MAX, V _{OUT} = 0 V
I _{CC}	Power Supply Current Total, Output HIGH			5.6	mA	V _{CC} = MAX, V _{IN} = GND
	Power Supply Current Total, Output LOW			13	mA	V _{CC} = MAX, V _{IN} = Note 3

NOTES:

- For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.
- Not more than one output should be shorted at a time, nor for more than 1 second.
- Measured with one input high, one input low for each gate.

This document contains information on a new product. Specifications and information herein are subject to change without notice.

AC CHARACTERISTICS

SYMBOL	PARAMETER	54/74F T _A = +25°C V _{CC} = +5.0 V C _L = 50 pF		54F T _A = -55°C to +125°C V _{CC} = 5.0 V ± 10% C _L = 50 pF		74F T _A = 0°C to 70°C V _{CC} = 5.0 V ± 5% C _L = 50 pF		UNITS
		MIN	MAX	MIN	MAX	MIN	MAX	
t _{PLH}	Propagation Delay	2.5	5.5	2.5	7.5	2.5	6.5	ns
t _{PHL}	Propagation Delay	2.0	4.3	1.5	6.5	2.0	5.3	ns

AC TEST CIRCUIT





Fig. 1

Advance Information

HEX INVERTER



J Suffix — Case 632-07 (Ceramic)
N Suffix — Case 646-05 (Plastic)

MC54F04
MC74F04

HEX INVERTER
FAST™ SCHOTTKY TTL

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V _{CC}	Supply Voltage*	54	4.5	5.0	5.5	V
		74	4.75	5.0	5.25	
T _A	Operating Ambient Temperature Range	54	-55	25	125	°C
		74	0	25	70	
I _{OH}	Output Current — High	54, 74			-1.0	mA
I _{OL}	Output Current — Low	54, 74			20	mA

*74F devices may be operated over the 4.5 to 5.5 V supply range where they will meet the specifications of 54F devices over the 0° to 70°C temperature range.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
V _{IH}	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage
V _{IL}	Input LOW Voltage			0.8	V	Guaranteed Input LOW Voltage
V _{IK}	Input Clamp Diode Voltage			-1.2	V	V _{CC} = MIN, I _{IN} = -18 mA
V _{OH}	Output HIGH Voltage	54	2.5		V	I _{OH} = -1.0 mA
		74	2.7		V	I _{OH} = -1.0 mA
V _{OL}	Output LOW Voltage			0.5	V	I _{OL} = 20 mA
					V	V _{CC} = MIN
I _{IH}	Input HIGH Current			20	μA	V _{CC} = MAX, V _{IN} = 2.7 V
				0.1	mA	V _{CC} = MAX, V _{IN} = 7.0 V
I _{IL}	Input LOW Current			-0.6	mA	V _{CC} = MAX, V _{IN} = 0.5 V
I _{OS}	Output Short Circuit Current (Note 2)	-60		-150	mA	V _{CC} = MAX, V _{OUT} = 0 V
I _{CC}	Power Supply Current Total, Output HIGH			4.2	mA	V _{CC} = MAX, V _{IN} = GND
	Total, Output LOW			15.3	mA	V _{CC} = MAX, V _{IN} = Open

NOTES:

- For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.
- Not more than one output should be shorted at a time, nor for more than 1 second.

This document contains information on a new product. Specifications and information herein are subject to change without notice.

AC CHARACTERISTICS

SYMBOL	PARAMETER	54/74F T _A = +25°C V _{CC} = +5.0 V C _L = 50 pF		54F T _A = -55°C to +125°C V _{CC} = 5.0 V ± 10% C _L = 50 pF		74F T _A = 0°C to 70°C V _{CC} = 5.0 V ± 5% C _L = 50 pF		UNITS
		MIN	MAX	MIN	MAX	MIN	MAX	
t _{PLH}	Propagation Delay	2.4	5.0	2.0	7.0	2.4	6.0	ns
t _{PHL}	Propagation Delay	2.0	4.3	1.5	6.5	2.0	5.3	ns

AC TEST CIRCUIT





Fig. 1

MC54F08 MC74F08

Advance Information

QUAD 2-INPUT AND GATE



J Suffix — Case 632-07 (Ceramic)
N Suffix — Case 646-05 (Plastic)

QUAD 2-INPUT AND GATE
FAST™ SCHOTTKY TTL

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V _{CC}	Supply Voltage*	54	4.5	5.0	5.5	V
		74	4.75	5.0	5.25	
T _A	Operating Ambient Temperature Range	54	-55	25	125	°C
		74	0	25	70	
I _{OH}	Output Current — High	54, 74			-1.0	mA
I _{OL}	Output Current — Low	54, 74			20	mA

*74F devices may be operated over the 4.5 to 5.5 V supply range where they will meet the specifications of 54F devices over the 0° to 70° C temperature range.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
V _{IH}	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage
V _{IL}	Input LOW Voltage			0.8	V	Guaranteed Input LOW Voltage
V _{IK}	Input Clamp Diode Voltage			-1.2	V	V _{CC} = MIN, I _{IN} = -18 mA
V _{OH}	Output HIGH Voltage	54	2.5		V	I _{OH} = -1.0 mA
		74	2.7		V	I _{OH} = -1.0 mA
V _{OL}	Output LOW Voltage			0.5	V	I _{OL} = 20 mA
						V _{CC} = MIN
I _{IH}	Input HIGH Current			20	μA	V _{CC} = MAX, V _{IN} = 2.7 V
				0.1	mA	V _{CC} = MAX, V _{IN} = 7.0 V
I _{IL}	Input LOW Current			-0.6	mA	V _{CC} = MAX, V _{IN} = 0.5 V
I _{OS}	Output Short Circuit Current (Note 2)	-60		-150	mA	V _{CC} = MAX, V _{OUT} = 0 V
I _{CC}	Power Supply Current Total, Output HIGH			8.3	mA	V _{CC} = MAX, V _{IN} = Open
				12.9	mA	V _{CC} = MAX, V _{IN} = GND

NOTES:

- For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.
- Not more than one output should be shorted at a time, nor for more than 1 second.

This document contains information on a new product. Specifications and information herein are subject to change without notice.

AC CHARACTERISTICS

SYMBOL	PARAMETER	54/74F $T_A = +25^\circ\text{C}$ $V_{CC} = +5.0\text{ V}$ $C_L = 50\text{ pF}$		54F $T_A = -55^\circ\text{C to } +125^\circ\text{C}$ $V_{CC} = 5.0\text{ V} \pm 10\%$ $C_L = 50\text{ pF}$		74F $T_A = 0^\circ\text{C to } 70^\circ\text{C}$ $V_{CC} = 5.0\text{ V} \pm 5\%$ $C_L = 50\text{ pF}$		UNITS
		MIN	MAX	MIN	MAX	MIN	MAX	
t _{PLH}	Propagation Delay	3.0	5.6	2.5	7.5	3.0	6.6	ns
t _{PHL}	Propagation Delay	2.5	5.3	2.0	7.5	2.5	6.3	ns

AC TEST CIRCUIT





Fig. 1

MC54F10 MC74F10

Advance Information

TRIPLE 3-INPUT NAND GATE



J Suffix — Case 632-07 (Ceramic)
N Suffix — Case 646-05 (Plastic)

TRIPLE 3-INPUT NAND GATE

FAST™ SCHOTTKY TTL

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V _{CC}	Supply Voltage*	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
T _A	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
I _{OH}	Output Current — High	54, 74			-1.0	mA
I _{OL}	Output Current — Low	54, 74			20	mA

*74F devices may be operated over the 4.5 to 5.5 V supply range where they will meet the specifications of 54F devices over the 0° to 70°C temperature range.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
V _{IH}	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage
V _{IL}	Input LOW Voltage			0.8	V	Guaranteed Input LOW Voltage
V _{IK}	Input Clamp Diode Voltage			-1.2	V	V _{CC} = MIN, I _{IN} = -18 mA
V _{OH}	Output HIGH Voltage	54	2.5		V	I _{OH} = -1.0 mA
		74	2.7		V	I _{OH} = -1.0 mA
V _{OL}	Output LOW Voltage			0.5	V	I _{OL} = 20 mA
					V	V _{CC} = MIN
I _{IH}	Input HIGH Current			20	μA	V _{CC} = MAX, V _{IN} = 2.7 V
				0.1	mA	V _{CC} = MAX, V _{IN} = 7.0 V
I _{IL}	Input LOW Current			-0.6	mA	V _{CC} = MAX, V _{IN} = 0.5 V
I _{OS}	Output Short Circuit Current (Note 2)	-60		-150	mA	V _{CC} = MAX, V _{OUT} = 0 V
I _{CC}	Power Supply Current Total, Output HIGH			2.1	mA	V _{CC} = MAX, V _{IN} = GND
	Total, Output LOW			7.7	mA	V _{CC} = MAX, V _{IN} = Open

NOTES:

- For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.
- Not more than one output should be shorted at a time, nor for more than 1 second.

This document contains information on a new product. Specifications and information herein are subject to change without notice.

AC CHARACTERISTICS

SYMBOL	PARAMETER	54/74F T _A = +25°C V _{CC} = +5.0 V C _L = 50 pF		54F T _A = -55°C to +125°C V _{CC} = 5.0 V ± 10% C _L = 50 pF		74F T _A = 0°C to 70°C V _{CC} = 5.0 V ± 5% C _L = 50 pF		UNITS
		MIN	MAX	MIN	MAX	MIN	MAX	
t _{PLH}	Propagation Delay	2.4	5.0	2.0	7.0	2.4	6.0	ns
t _{PHL}	Propagation Delay	2.0	4.3	1.5	6.5	2.0	5.3	ns

AC TEST CIRCUIT





Fig. 1

MC54F11 MC74F11

Advance Information

TRIPLE 3-INPUT AND GATE



J Suffix — Case 632-07 (Ceramic)
N Suffix — Case 646-05 (Plastic)

TRIPLE 3-INPUT AND GATE
FAST™ SCHOTTKY TTL

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V _{CC}	Supply Voltage*	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
T _A	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
I _{OH}	Output Current — High	54, 74			-1.0	mA
I _{OL}	Output Current — Low	54, 74			20	mA

*74F devices may be operated over the 4.5 to 5.5 V supply range where they will meet the specifications of 54F devices over the 0° to 70°C temperature range.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
V _{IH}	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage
V _{IL}	Input LOW Voltage			0.8	V	Guaranteed Input LOW Voltage
V _{IK}	Input Clamp Diode Voltage			-1.2	V	V _{CC} = MIN, I _{IN} = -18 mA
V _{OH}	Output HIGH Voltage	54	2.5		V	I _{OH} = -1.0 mA
		74	2.7		V	I _{OH} = -1.0 mA, V _{CC} = MIN
V _{OL}	Output LOW Voltage			0.5	V	I _{OL} = 20 mA, V _{CC} = MIN
I _{IH}	Input HIGH Current			20	μA	V _{CC} = MAX, V _{IN} = 2.7 V
				0.1	mA	V _{CC} = MAX, V _{IN} = 7.0 V
I _{IL}	Input LOW Current			-0.6	mA	V _{CC} = MAX, V _{IN} = 0.5 V
I _{OS}	Output Short Circuit Current (Note 2)	-60		-150	mA	V _{CC} = MAX, V _{OUT} = 0 V
I _{CC}	Power Supply Current Total, Output HIGH			6.2	mA	V _{CC} = MAX, V _{IN} = Open
				9.7	mA	V _{CC} = MAX, V _{IN} = GND

NOTES:

- For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.
- Not more than one output should be shorted at a time, nor for more than 1 second.

This document contains information on a new product. Specifications and information herein are subject to change without notice.

AC CHARACTERISTICS

SYMBOL	PARAMETER	54/74F T _A = +25°C V _{CC} = +5.0 V C _L = 50 pF		54F T _A = -55°C to +125°C V _{CC} = 5.0 V ± 10% C _L = 50 pF		74F T _A = 0°C to 70°C V _{CC} = 5.0 V ± 5% C _L = 50 pF		UNITS
		MIN	MAX	MIN	MAX	MIN	MAX	
t _{PLH}	Propagation Delay	3.0	5.6	2.5	7.5	3.0	6.6	ns
t _{PHL}	Propagation Delay	2.5	5.5	2.0	7.5	2.5	6.5	ns

AC TEST CIRCUIT





Fig. 1

MC54F20 MC74F20

Advance Information DUAL 4-INPUT NAND GATE



J Suffix — Case 632-07 (Ceramic)
N Suffix — Case 646-05 (Plastic)

DUAL 4-INPUT NAND GATE FAST™ SCHOTTKY TTL

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V _{CC}	Supply Voltage*	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
T _A	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
I _{OH}	Output Current — High	54, 74			-1.0	mA
I _{OL}	Output Current — Low	54, 74			20	mA

*74F devices may be operated over the 4.5 to 5.5 V supply range where they will meet the specifications of 54F devices over the 0° to 70°C temperature range.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
V _{IH}	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage
V _{IL}	Input LOW Voltage			0.8	V	Guaranteed Input LOW Voltage
V _{IK}	Input Clamp Diode Voltage			-1.2	V	V _{CC} = MIN, I _{IN} = -18 mA
V _{OH}	Output HIGH Voltage	54	2.5		V	I _{OH} = -1.0 mA
		74	2.7		V	I _{OH} = -1.0 mA
V _{OL}	Output LOW Voltage			0.5	V	I _{OL} = 20 mA
					V	V _{CC} = MIN
I _{IH}	Input HIGH Current			20	μA	V _{CC} = MAX, V _{IN} = 2.7 V
				0.1	mA	V _{CC} = MAX, V _{IN} = 7.0 V
I _{IL}	Input LOW Current			-0.6	mA	V _{CC} = MAX, V _{IN} = 0.5 V
I _{OS}	Output Short Circuit Current (Note 2)	-60		-150	mA	V _{CC} = MAX, V _{OUT} = 0 V
I _{CC}	Power Supply Current Total, Output HIGH			1.4	mA	V _{CC} = MAX, V _{IN} = GND
	Total, Output LOW			5.1	mA	V _{CC} = MAX, V _{IN} = Open

NOTES:

- For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.
- Not more than one output should be shorted at a time, nor for more than 1 second.

This document contains information on a new product. Specifications and information herein are subject to change without notice.

AC CHARACTERISTICS

SYMBOL	PARAMETER	54/74F T _A = +25°C V _{CC} = +5.0 V C _L = 50 pF		54F T _A = -55°C to +125°C V _{CC} = 5.0 V ± 10% C _L = 50 pF		74F T _A = 0°C to 70°C V _{CC} = 5.0 V ± 5% C _L = 50 pF		UNITS
		MIN	MAX	MIN	MAX	MIN	MAX	
t _{PLH}	Propagation Delay	2.4	5.0	2.0	7.0	2.4	6.0	ns
t _{PHL}	Propagation Delay	2.0	4.3	1.5	6.5	2.0	5.3	ns

AC TEST CIRCUIT





Fig. 1

MC54F32 MC74F32

Advance Information

QUAD 2-INPUT OR GATE



J Suffix — Case 632-07 (Ceramic)
N Suffix — Case 646-05 (Plastic)

QUAD 2-INPUT OR GATE
FAST™ SCHOTTKY TTL

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V _{CC}	Supply Voltage*	54	4.5	5.0	5.5	V
		74	4.75	5.0	5.25	
T _A	Operating Ambient Temperature Range	54	-55	25	125	°C
		74	0	25	70	
I _{OH}	Output Current — High	54, 74			-1.0	mA
I _{OL}	Output Current — Low	54, 74			20	mA

*74F devices may be operated over the 4.5 to 5.5 V supply range and will meet the specifications of 54ALS devices over the 0° to 70°C temperature range.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
V _{IH}	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage
V _{IL}	Input LOW Voltage			0.8	V	Guaranteed Input LOW Voltage
V _{IK}	Input Clamp Diode Voltage			-1.2	V	V _{CC} = MIN, I _{IN} = -18 mA
V _{OH}	Output HIGH Voltage	54, 74	2.5		V	I _{OH} = -1.0 mA
		74	2.7		V	I _{OH} = -1.0 mA
V _{OL}	Output LOW Voltage			0.5	V	I _{OL} = 20 mA
I _{IH}	Input HIGH Current			20	μA	V _{CC} = MAX, V _{IN} = 2.7 V
				0.1	mA	V _{CC} = MAX, V _{IN} = 7.0 V
I _{IL}	Input LOW Current			-0.6	mA	V _{CC} = MAX, V _{IN} = 0.5 V
I _{OS}	Output Short Circuit Current (Note 2)	-60		-150	mA	V _{CC} = MAX, V _{OUT} = 0 V
I _{CC}	Power Supply Current Total, Output HIGH			9.2	mA	V _{CC} = MAX, V _{IN} = GND
				15.5	mA	V _{CC} = MAX, V _{IN} = Open

NOTES:

- For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.
- Not more than one output should be shorted at a time.

This document contains information on a new product. Specifications and information herein are subject to change without notice.

6

AC CHARACTERISTICS

SYMBOL	PARAMETER	54/74F T _A = +25°C V _{CC} = +5.0 V C _L = 50 pF		54F T _A = -55°C to +125°C V _{CC} = 5.0 V ± 10% C _L = 50 pF		74F T _A = 0°C to 70°C V _{CC} = 5.0 V ± 5% C _L = 50 pF		UNITS
		MIN	MAX	MIN	MAX	MIN	MAX	
t _{PLH}	Propagation Delay	3.0	5.6	3.0	7.5	3.0	6.6	ns
t _{PHL}	Propagation Delay	3.0	5.3	2.5	7.5	3.0	6.3	ns

AC TEST CIRCUIT




Fig. 1




MOTOROLA

**MC54F64
MC74F64**

Advance Information

4-2-3-2-INPUT AND-OR-INVERT GATE



J Suffix — Case 632-07 (Ceramic)
N Suffix — Case 646-05 (Plastic)

**4-2-3-2-INPUT
AND-OR-INVERT GATE**
FAST™ SCHOTTKY TTL

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V _{CC}	Supply Voltage*	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
T _A	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
I _{OH}	Output Current — High	54, 74			-1.0	mA
I _{OL}	Output Current — Low	54, 74			20	mA

*74F devices may be operated over the 4.5 to 5.5 V supply range where they will meet the specifications of 54F devices over the 0° to 70°C temperature range.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS	
		MIN	TYP	MAX			
V _{IH}	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage	
V _{IL}	Input LOW Voltage			0.8	V	Guaranteed Input LOW Voltage	
V _{IK}	Input Clamp Diode Voltage			-1.2	V	I _{IN} = -18 mA	V _{CC} = MIN
V _{OH}	Output HIGH Voltage	54	2.5		V	I _{OH} = -1.0 mA	V _{CC} = MIN
		74	2.7		V	I _{OH} = -1.0 mA	
V _{OL}	Output LOW Voltage			0.5	V	I _{OL} = 20 mA	V _{CC} = MIN
I _{IH}	Input HIGH Current			20	μA	V _{IN} = 2.7 V	V _{CC} = MAX
				0.1	mA	V _{IN} = 7.0 V	
I _{IL}	Input LOW Current			-0.6	mA	V _{IN} = 0.5 V	V _{CC} = MAX
I _{OS}	Output Short Circuit Current (Note 2)	-60		-150	mA	V _{OUT} = 0 V	V _{CC} = MAX
I _{CC}	Power Supply Current Total, Output HIGH			2.8	mA	V _{IN} = GND	V _{CC} = MAX
	Total, Output LOW			4.7	mA	V _{IN} = *	

NOTES:

- For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.
 - Not more than one output should be shorted at a time, nor for more than 1 second.
- * I_{CC}L is measured with all inputs of one gate open and remaining inputs grounded.

FAST is a trademark of Fairchild Camera and Instrument Corporation.
This document contains information on a new product. Specifications and information herein are subject to change without notice.

6

AC CHARACTERISTICS

SYMBOL	PARAMETER	54/74F T _A = +25°C V _{CC} = +5.0 V C _L = 50 pF		54F T _A = -55°C to +125°C V _{CC} = 5.0 V ± 10% C _L = 50 pF		74F T _A = 0°C to 70°C V _{CC} = 5.0 V ± 5% C _L = 50 pF		UNITS
		MIN	MAX	MIN	MAX	MIN	MAX	
t _{PLH}	Propagation Delay	2.5	6.0	2.5	8.0	2.5	7.0	ns
t _{PHL}	Propagation Delay	2.0	4.5	1.5	6.5	2.0	5.5	ns

AC TEST CIRCUIT




Fig. 1

MC54F74 MC74F74


Advance Information

DUAL D-TYPE POSITIVE EDGE-TRIGGERED FLIP-FLOP


DESCRIPTION — The MC54F/74F74 is a dual D-type flip-flop with Direct Clear and Set inputs and complementary (Q , \bar{Q}) outputs. Information at the input is transferred to the outputs on the positive edge of the clock pulse. Clock triggering occurs at a voltage level of the clock pulse and is not directly related to the transition time of the positive-going pulse. After the Clock Pulse input threshold voltage has been passed, the Data input is locked out and information present will not be transferred to the outputs until the next rising edge of the Clock Pulse input.

DUAL D-TYPE POSITIVE EDGE-TRIGGERED FLIP-FLOP


FAST™ SCHOTTKY TTL



LOGIC SYMBOL



CONNECTION DIAGRAM



TRUTH TABLE (Each Half)

INPUT	OUTPUTS	
@ t_n	@ $t_n + 1$	
D	Q	\bar{Q}
L	L	H
H	H	L

Asynchronous Inputs:
 LOW Input to \bar{S}_D sets Q to HIGH level
 LOW Input to \bar{C}_D sets Q to LOW level
 Clear and Set are independent of clock
 Simultaneous LOW on \bar{C}_D and \bar{S}_D
 makes both Q and \bar{Q} HIGH

H = HIGH Voltage Level
 L = LOW Voltage Level
 t_n = Bit time before clock pulse
 $t_n + 1$ = Bit time after clock pulse

J Suffix — Case 632-07
 (Ceramic)
 N Suffix — Case 646-05
 (Plastic)

FAST is a trademark of Fairchild Camera and Instrument Corporation
 This document contains information on a new product. Specifications and information herein
 are subject to change without notice.

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V _{CC}	Supply Voltage*	54	4.50	5.0	5.50	V
		74	4.75	5.0	5.25	
T _A	Operating Ambient Temperature Range	54	-55	25	125	°C
		74	0	25	70	
I _{OH}	Output Current — High	54, 74			-1.0	mA
I _{OL}	Output Current — Low	54, 74			20	mA

*74F devices may be operated over the 4.5 to 5.5 V supply range where they will meet the specifications of 54F devices over the 0° to 70°C temperature range.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS	
		MIN	TYP	MAX			
V _{IH}	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage	
V _{IL}	Input LOW Voltage			0.8	V	Guaranteed Input LOW Voltage	
V _{IK}	Input Clamp Diode Voltage			-1.2	V	I _{IIN} = -18 mA	V _{CC} = MIN
V _{OH}	Output HIGH Voltage	54	2.5	3.4	V	I _{OH} = -1.0 mA	V _{CC} = MIN
		74	2.7	3.4	V	I _{OH} = -1.0 mA	
V _{OL}	Output LOW Voltage		0.35	0.5	V	I _{OL} = 20 mA	V _{CC} = MIN
I _{IH}	Input HIGH Current			20	μA	V _{IN} = 2.7 V	V _{CC} = MAX
				100	μA	V _{IN} = 7.0 V	
I _{IL}	Input LOW Current (CP and D Inputs) (\bar{C}_D and \bar{S}_D Inputs)			-0.6	mA	V _{IN} = 0.5 V	V _{CC} = MAX
				-1.8	mA		
I _{OS}	Output Short Circuit Current (Note 2)	-60		-150	mA	V _{OUT} = 0 V	V _{CC} = MAX
I _{CC}	Power Supply Current		10.5	16	mA	V _{CP} = 0 V	V _{CC} = MAX

NOTES:

- For conditions such as MIN or MAX, use the appropriate value specified under guaranteed operating ranges.
- Not more than one output should be shorted at a time, nor for more than 1 second.

AC CHARACTERISTICS

SYMBOL	PARAMETER	54/74F			54F		74F		UNITS
		T _A = +25°C V _{CC} = +5.0 V C _L = 50 pF			T _A = -55 to +125°C V _{CC} = 5.0 V ±10% C _L = 50 pF		T _A = 0 to +70°C V _{CC} = 5.0 V ±5% C _L = 50 pF		
		MIN	TYP	MAX	MIN	MAX	MIN	MAX	
f _{max}	Maximum Clock Frequency	100	125		100		100		MHz
t _{PLH}	Propagation Delay	3.8	5.3	6.8	3.8	8.5	3.8	7.8	ns
t _{PHL}	CP _N to Q _N or \bar{Q}_N	4.4	6.2	8.0	4.4	10.5	4.4	9.2	
t _{PLH}	Propagation Delay	3.2	4.6	6.1	3.2	8.0	3.2	7.1	ns
t _{PHL}	\bar{C}_D or \bar{S}_D to Q _N or \bar{Q}_N	3.5	7.0	9.0	3.5	11.5	3.5	10.5	


AC OPERATING REQUIREMENTS

SYMBOL	PARAMETER	54/74F			54F		74F		UNITS
		$T_A = +25^\circ\text{C}$ $V_{CC} = +5.0\text{ V}$			$T_A = -55\text{ to }+125^\circ\text{C}$ $V_{CC} = 5.0\text{ V} \pm 10\%$		$T_A = 0\text{ to }+70^\circ\text{C}$ $V_{CC} = 5.0\text{ V} \pm 5\%$		
		MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t_s (H)	Set up Time, HIGH or LOW	2.0			3.0		2.0		ns
t_s (L)	D_n to CP_n	3.0			4.0		3.0		
t_h (H)	Hold Time, HIGH or LOW	1.0			2.0		1.0		ns
t_h (L)	D_n to CP_n	1.0			2.0		1.0		
t_w (H)	CP_n Pulse Width, HIGH	4.0			4.0		4.0		ns
t_w (L)	or LOW	5.0			6.0		5.0		
t_w (L)	\overline{C}_{Dn} or \overline{S}_{Dn} Pulse Width LOW	4.0			4.0		4.0		ns
t_{rec}	Recovery Time \overline{C}_{Dn} or \overline{S}_{Dn} to CP	2.0			3.0		2.0		ns

MC54F86 MC74F86

Advance Information

QUAD 2-INPUT EXCLUSIVE-OR GATE



J Suffix — Case 632-07 (Ceramic)
N Suffix — Case 646-05 (Plastic)

QUAD 2-INPUT EXCLUSIVE-OR GATE

FAST™ SCHOTTKY TTL

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V _{CC}	Supply Voltage*	54	4.50	5.0	5.50	V
		74	4.75	5.0	5.25	
T _A	Operating Ambient Temperature Range	54	-55	25	125	°C
		74	0	25	70	
I _{OH}	Output Current — High	54, 74			-1.0	mA
I _{OL}	Output Current — Low	54, 74			20	mA

* 74F devices may be operated over the 4.5 to 5.5 V supply range where they will meet the specifications of 54F devices over the 0° to 70°C temperature range.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS	
		MIN	TYP	MAX			
V _{IH}	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage	
V _{IL}	Input LOW Voltage			0.8	V	Guaranteed Input LOW Voltage	
V _{IK}	Input Clamp Diode Voltage			-1.2	V	I _{IN} = -18 mA	V _{CC} = MIN,
V _{OH}	Output HIGH Voltage	54	2.5	3.4	V	I _{OH} = -1.0 mA	V _{CC} = MIN
		74	2.7	3.4	V	I _{OH} = -1.0 mA	
V _{OL}	Output LOW Voltage		0.35	0.5	V	I _{OL} = 20 mA	V _{CC} = MIN
I _{IH}	Input HIGH Current			20	μA	V _{IN} = 2.7 V	V _{CC} = MAX
				100	μA	V _{IN} = 7.0 V	
I _{IL}	Input LOW Current			-0.6	mA	V _{IN} = 0.5 V	V _{CC} = MAX
I _{OS}	Output Short Circuit Current (Note 2)	-60		-150	mA	V _{OUT} = 0 V	V _{CC} = MAX
I _{CC}	Power Supply Current		15	23	mA	Inputs LOW	V _{CC} = MAX
			18	28	mA	Inputs HIGH	

NOTES:

- For conditions such as MIN or MAX, use the appropriate value specified under guaranteed operating ranges.
- Not more than one output should be shorted at a time, nor for more than 1 second.

FAST is a trademark of Fairchild Camera and Instrument Corporation.

This document contains information on a new product. Specifications and information herein are subject to change without notice.

6

AC CHARACTERISTICS

SYMBOL	PARAMETER	54/74F			54F		74F		UNITS
		T _A = +25°C V _{CC} = +5.0 V C _L = 50 pF			T _A = -55 to +125°C V _{CC} = 5.0 V ±10% C _L = 50 pF		T _A = 0 to +70°C V _{CC} = 5.0 V ±5% C _L = 50 pF		
		MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t _{PLH} t _{PHL}	Propagation Delay (Other Input LOW)	3.0 3.0	4.0 4.2	5.5 5.5	3.0 3.0	7.0 7.0	3.0 3.0	6.5 6.5	ns
t _{PLH} t _{PHL}	Propagation Delay (Other Input HIGH)	3.5 3.0	5.3 4.7	7.0 6.5	3.5 3.0	8.5 8.0	3.5 3.0	8.0 7.5	ns

MC54F109 MC74F109


Advance Information

DUAL J \bar{K} POSITIVE EDGE-TRIGGERED FLIP-FLOP


DESCRIPTION — The MC54F/74F109 consists of two high-speed, completely independent transition clocked JK flip-flops. The clocking operation is independent of rise and fall times of the clock waveform. The J \bar{K} design allows operation as a D flip-flop (refer to '74 data sheet) by connecting the J and \bar{K} inputs together.

DUAL J \bar{K} POSITIVE EDGE-TRIGGERED FLIP-FLOP

FAST™ SCHOTTKY TTL



LOGIC SYMBOL




TRUTH TABLE

INPUTS		OUTPUTS	
@ t _n		@ t _n + 1	
J	\bar{K}	Q	\bar{Q}
L	H	No Change	
L	L	L	H
H	H	H	L
H	L	Toggles	

Asynchronous Inputs:
 LOW Input to \bar{S}_D sets Q to HIGH level
 LOW Input to \bar{C}_D sets Q to LOW level
 Clear and Set are independent of clock
 Simultaneous LOW on \bar{C}_D and \bar{S}_D
 makes both Q and \bar{Q} HIGH

t_n = Bit time before clock pulse
 t_n + 1 = Bit time after clock pulse
 H = HIGH Voltage Level
 L = LOW Voltage Level

CONNECTION DIAGRAM



J Suffix — Case 620-08
 (Ceramic)
 N Suffix — Case 648-05
 (Plastic)

FAST is a trademark of Fairchild Camera and Instrument Corporation
 This document contains information on a new product. Specifications and information herein are subject to change without notice.

6

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V _{CC}	Supply Voltage*	54 74	4.50 4.75	5.0 5.0	5.50 5.25	V
T _A	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
I _{OH}	Output Current — High	54, 74			-1.0	mA
I _{OL}	Output Current — Low	54, 74			20	mA

* 74F devices may be operated over the 4.5 to 5.5 V supply range where they will meet the specifications of 54F devices over the 0° to 70°C temperature range.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS	
		MIN	TYP	MAX			
V _{IH}	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage	
V _{IL}	Input LOW Voltage			0.8	V	Guaranteed Input LOW Voltage	
V _{IK}	Input Clamp Diode Voltage			-1.2	V	I _{IN} = -18 mA	V _{CC} = MIN
V _{OH}	Output HIGH Voltage	54	2.5	3.4	V	I _{OH} = -1.0 mA	V _{CC} = MIN
		74	2.7	3.4	V	I _{OH} = -1.0 mA	
V _{OL}	Output LOW Voltage		0.35	0.5	V	I _{OL} = 20 mA	V _{CC} = MIN
I _{IH}	Input HIGH Current			20	μA	V _{IN} = 2.7 V	V _{CC} = MAX
				100	μA	V _{IN} = 7.0 V	
I _{IL}	Input LOW Current (J, K and CP Inputs) (\bar{C}_D and \bar{S}_D Inputs)			-0.6	mA	V _{IN} = 0.5 V	V _{CC} = MAX
				-1.8	mA		
I _{OS}	Output Short Circuit Current (Note 2)	-60		-150	mA	V _{OUT} = 0 V	V _{CC} = MAX
I _{CC}	Power Supply Current		11.7	17	mA	V _{CP} = 0 V	V _{CC} = MAX

NOTES:

1. For conditions such as MIN or MAX, use the appropriate value specified under guaranteed operating ranges.
2. Not more than one output should be shorted at a time, nor for more than 1 second.

AC CHARACTERISTICS

SYMBOL	PARAMETER	54/74F T _A = +25°C V _{CC} = +5.0 V C _L = 50 pF			54F T _A = -55 to +125°C V _{CC} = 5.0 V ±10% C _L = 50 pF		74F T _A = 0 to +70°C V _{CC} = 5.0 V ±5% C _L = 50 pF		UNITS
		MIN	TYP	MAX	MIN	MAX	MIN	MAX	
f _{max}	Maximum Clock Frequency	90	125		90		90		MHz
t _{PLH}	Propagation Delay	3.8	5.3	7.0	3.8	9.0	3.8	8.0	ns
t _{PHL}	CP _n to Q _n or \bar{Q}_n	4.4	6.2	8.0	4.4	10.5	4.4	9.2	
t _{PLH}	Propagation Delay	3.2	5.2	7.0	3.2	9.0	3.2	8.0	ns
t _{PHL}	\bar{C}_D or \bar{S}_D to Q _n or \bar{Q}_n	3.5	7.0	9.0	3.5	11.5	3.5	10.5	

AC OPERATING REQUIREMENTS

SYMBOL	PARAMETER	54/74F $T_A = +25^\circ\text{C}$ $V_{CC} = +5.0\text{ V}$			54F $T_A = -55\text{ to }+125^\circ\text{C}$ $V_{CC} = 5.0\text{ V} \pm 10\%$		74F $T_A = 0\text{ to }+70^\circ\text{C}$ $V_{CC} = 5.0\text{ V} \pm 5\%$		UNITS
		MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t_s (H)	Set up Time, HIGH or LOW J_n or \bar{K}_n to CP_n	3.0			3.0		3.0		ns
t_s (L)		3.0			3.0		3.0		
t_h (H)	Hold Time, HIGH or LOW J_n or K_n to CP_n	1.0			1.0		1.0		ns
t_h (L)		1.0			1.0		1.0		
t_w (H)	CP_n Pulse Width, HIGH or LOW	4.0			4.0		4.0		ns
t_w (L)		5.0			5.0		5.0		
t_w (L)	\bar{C}_{Dn} or \bar{S}_{Dn} Pulse Width LOW	4.0			4.0		4.0		ns
t_{rec}	Recovery Time \bar{C}_{Dn} or \bar{S}_{Dn} to CP	2.0			2.0		2.0		ns

MC54F138 MC74F138

Advance Information

1-OF-8 DECODER/DEMULTIPLEXER


DESCRIPTION — The MC54F/74F138 is a high speed 1-of-8 Decoder/Demultiplexer. This device is ideally suited for high speed bipolar memory chip select address decoding. The multiple input enables allow parallel expansion to a 1-of-24 decoder using just three F138 devices or to a 1-of-32 decoder using four F138s and one inverter.

- **DEMULTIPLEXING CAPABILITY**
- **MULTIPLE INPUT ENABLE FOR EASY EXPANSION**
- **ACTIVE LOW MUTUALLY EXCLUSIVE OUTPUTS**
- **INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS**

1-OF-8 DECODER/ DEMULTIPLEXER


FAST™ SCHOTTKY TTL

LOGIC SYMBOL




VCC = Pin 16
GND = Pin 8

LOGIC DIAGRAM



CONNECTION DIAGRAM DIP (TOP VIEW)



J Suffix — Case 620-08
(Ceramic)
N Suffix — Case 648-05
(Plastic)

NOTE:
The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

FAST is a trademark of Fairchild Camera and Instrument Corporation.

This document contains information on a new product. Specifications and information herein are subject to change without notice.

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V _{CC}	Supply Voltage*	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
T _A	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
I _{OH}	Output Current — High	54, 74			-1.0	mA
I _{OL}	Output Current — Low	54, 74			20	mA

* 74F devices may be operated over the 4.5 to 5.5 V supply range where they will meet the specifications of 54F devices over the 0° to 70°C temperature range

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
V _{IH}	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage
V _{IL}	Input LOW Voltage			0.8	V	Guaranteed Input LOW Voltage
V _{IK}	Input Clamp Diode Voltage			-1.2	V	V _{CC} = MIN, I _{IN} = -18 mA
V _{OH}	Output HIGH Voltage	54	2.5		V	I _{OH} = -1.0 mA
		74	2.7		V	I _{OH} = -1.0 mA
V _{OL}	Output LOW Voltage			0.5	V	I _{OL} = 20 mA
I _{IH}	Input HIGH Current			20	μA	V _{CC} = MAX, V _{IN} = 2.7 V
				0.1	mA	V _{CC} = MAX, V _{IN} = 7.0 V
I _{IL}	Input LOW Current			-0.6	mA	V _{CC} = MAX, V _{IN} = 0.5 V
I _{OS}	Output Short Circuit Current (Note 2)	-60		-150	mA	V _{CC} = MAX, V _{OUT} = 0 V
I _{CC}	Power Supply Current			20	mA	V _{CC} = MAX

AC CHARACTERISTICS

SYMBOL	PARAMETER	LEVELS OF DELAY	54/74F T _A = +25°C V _{CC} = +5.0 V C _L = 50 pF		54F T _A = -55°C to +125°C V _{CC} = 5.0 V ± 10% C _L = 50 pF		74F T _A = 0°C to 70°C V _{CC} = 5.0 V ± 5% C _L = 50 pF		UNITS
			MIN	MAX	MIN	MAX	MIN	MAX	
t _{PLH}	Propagation Delay, Address to Output	3	3.5	7.0	3.5	12	3.5	8.0	ns
t _{PHL}			4.0	8.0	4.0	9.5	4.0	9.0	ns
t _{PLH}	Enable to Output E ₁ or E ₂	2	3.5	7.0	3.5	11	3.5	8.0	ns
t _{PHL}			3.0	7.0	3.0	8.0	3.0	7.5	ns
t _{PLH}	Enable to Output E ₃	3	4.0	8.0	4.0	12.5	4.0	9.0	ns
t _{PHL}			3.5	7.5	3.5	8.5	3.5	8.5	ns

NOTES

- For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type
- Not more than one output should be shorted at a time, nor for more than 1 second.


FUNCTIONAL DESCRIPTION — The decoder accepts three binary weighted inputs (A_0, A_1, A_2) and when enabled provides eight mutually exclusive active LOW outputs ($\bar{O}_0-\bar{O}_7$). The F138 features three Enable inputs, two active LOW (\bar{E}_1, \bar{E}_2) and one active HIGH (E_3). All outputs will be HIGH unless \bar{E}_1 and \bar{E}_2 are LOW and E_3 is HIGH. This multiple enable function allows easy parallel expansion of the device to a 1-of-32 (5 lines to 32 lines) decoder with just four F138s and one inverter.

The F138 can be used as an 8-output demultiplexer by using one of the active LOW Enable inputs as the data input and the other Enable inputs as strobes. The Enable inputs which are not used must be permanently tied to their appropriate active HIGH or active LOW state.

TRUTH TABLE

INPUTS						OUTPUTS							
\bar{E}_1	\bar{E}_2	E_3	A_0	A_1	A_2	\bar{O}_0	\bar{O}_1	\bar{O}_2	\bar{O}_3	\bar{O}_4	\bar{O}_5	\bar{O}_6	\bar{O}_7
H	X	X	X	X	X	H	H	H	H	H	H	H	H
X	H	X	X	X	X	H	H	H	H	H	H	H	H
X	X	L	X	X	X	H	H	H	H	H	H	H	H
L	L	H	L	L	L	L	H	H	H	H	H	H	H
L	L	H	H	L	L	H	L	H	H	H	H	H	H
L	L	H	L	H	L	H	H	L	H	H	H	H	H
L	L	H	H	H	L	H	H	H	L	H	H	H	H
L	L	H	L	L	H	H	H	H	H	L	H	H	H
L	L	H	H	L	H	H	H	H	H	H	L	H	H
L	L	H	L	H	H	H	H	H	H	H	H	L	H
L	L	H	H	H	H	H	H	H	H	H	H	H	L

H = HIGH Voltage Level
 L = LOW Voltage Level
 X = Don't Care



6

AC TEST CIRCUIT




Fig. 1

AC WAVEFORMS




Fig. 2




Fig. 3

MC54F139 MC74F139

Advance Information

DUAL 1-OF-4 DECODER


DESCRIPTION — The MC54F/74F139 is a high speed Dual 1-of-4 Decoder/Demultiplexer. The device has two independent decoders, each accepting two inputs and providing four mutually exclusive active LOW Outputs. Each decoder has an active LOW Enable input which can be used as a data input for a 4-output demultiplexer. Each half of the F139 can be used as a function generator providing all four minterms of two variables.

- **MULTIFUNCTION CAPABILITY**
- **TWO COMPLETELY INDEPENDENT 1-OF-4 DECODERS**
- **ACTIVE LOW MUTUALLY EXCLUSIVE OUTPUTS**
- **INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS**

DUAL 1-OF-4 DECODER


FAST™ SCHOTTKY TTL

LOGIC SYMBOL




V_{CC} = Pin 16
GND = Pin 8

LOGIC DIAGRAM



V_{CC} = Pin 16
GND = Pin 8
○ = Pin Numbers

CONNECTION DIAGRAM DIP (TOP VIEW)



J Suffix — Case 620-08
(Ceramic)
N Suffix — Case 648-05
(Plastic)

NOTE:
The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package

FAST is a trademark of Fairchild Camera and Instrument Corporation
This document contains information on a new product. Specifications and information herein are subject to change without notice.

6

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V _{CC}	Supply Voltage*	54	4.5	5.0	5.5	V
		74	4.75	5.0	5.25	
T _A	Operating Ambient Temperature Range	54	-55	25	125	°C
		74	0	25	70	
I _{OH}	Output Current — High	54, 74			-1.0	mA
I _{OL}	Output Current — Low	54, 74			20	mA

* 74F devices may be operated over the 4.5 to 5.5 V supply range where they will meet the specifications of 54F devices over the 0° to 70°C temperature range.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
V _{IH}	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage
V _{IL}	Input LOW Voltage			0.8	V	Guaranteed Input LOW Voltage
V _{IK}	Input Clamp Diode Voltage			-1.2	V	V _{CC} = MIN, I _{IN} = -18 mA
V _{OH}	Output HIGH Voltage	54	2.5		V	I _{OH} = -1.0 mA
		74	2.7		V	I _{OH} = -1.0 mA
V _{OL}	Output LOW Voltage			0.5	V	I _{OL} = 20 mA
I _{IH}	Input HIGH Current			20	μA	V _{CC} = MAX, V _{IN} = 2.7 V
				0.1	mA	V _{CC} = MAX, V _{IN} = 7.0 V
I _{IL}	Input LOW Current			-0.6	mA	V _{CC} = MAX, V _{IN} = 0.5 V
I _{OS}	Output Short Circuit Current (Note 2)	-60		-150	mA	V _{CC} = MAX, V _{OUT} = 0 V
I _{CC}	Power Supply Current			20	mA	V _{CC} = MAX

AC CHARACTERISTICS:

SYMBOL	PARAMETER	54/74F		54F		74F		UNITS
		T _A = +25°C		T _A = -55°C to +125°C		T _A = 0°C to 70°C		
		V _{CC} = +5.0 V		V _{CC} = 5.0 V ± 10%		V _{CC} = 5.0 V ± 5%		
		C _L = 50 pF		C _L = 50 pF		C _L = 50 pF		
		MIN	MAX	MIN	MAX	MIN	MAX	
t _{PLH}	Propagation Delay, Address to Output	3.5	7.0	2.5	9.5	3.0	8.0	ns
t _{PHL}	Enable to Output	4.0	8.0	3.5	9.5	4.0	9.0	ns
t _{PLH}	Enable to Output	3.5	7.0	3.0	9.0	3.5	8.0	ns
t _{PHL}		3.0	6.5	2.5	8.0	3.0	7.5	ns

NOTES:

- For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.
- Not more than one output should be shorted at a time, nor for more than 1 second.

FUNCTIONAL DESCRIPTION — The F139 is a high speed dual 1-of-4 decoder/demultiplexer fabricated with the Schottky barrier diode process. The device has two independent decoders, each of which accept two binary weighted inputs (A_0, A_1) and provide four mutually exclusive active LOW outputs ($\bar{O}_0-\bar{O}_3$). Each decoder has an active LOW Enable (\bar{E}). When \bar{E} is HIGH all outputs are forced HIGH. The enable can be used as the data input for a 4-output demultiplexer application.

Each half of the F139 generates all four minterms of two variables. These four minterms are useful in some applications, replacing multiple gate functions as shown in Fig. a, and thereby reducing the number of packages required in a logic network.

TRUTH TABLE

INPUTS			OUTPUTS			
\bar{E}	A_0	A_1	\bar{O}_0	\bar{O}_1	\bar{O}_2	\bar{O}_3
H	X	X	H	H	H	H
L	L	L	L	H	H	H
L	H	L	H	L	H	H
L	L	H	H	H	L	H
L	H	H	H	H	H	L

H = HIGH Voltage Level
 L = LOW Voltage Level
 X = Don't Care




Fig. a

AC WAVEFORMS




Fig. 1




Fig. 2

6

AC TEST CIRCUIT




Fig. 3


MC54F153 MC74F153

Advance Information


DESCRIPTION — The MC54F/74F153 is a high-speed Dual 4-Input Multiplexer with common select inputs and individual enable inputs for each section. It can select two lines of data from four sources. The two buffered outputs present data in the true (non-inverted) form. In addition to multiplexer operation, the F153 can generate any two functions of three variables.

DUAL 4-INPUT MULTIPLEXER FAST™ SCHOTTKY TTL

LOGIC DIAGRAM



CONNECTION DIAGRAM DIP (TOP VIEW)



J Suffix — Case 620-08 (Ceramic)

N Suffix — Case 648-05 (Plastic)

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
VCC	Supply Voltage*	54	4.5	5.0	5.5	V
		74	4.75	5.0	5.25	
T _A	Operating Ambient Temperature Range	54	-55	25	125	°C
		74	0	25	70	
I _{OH}	Output Current — High	54, 74	—	—	-1.0	mA
I _{OL}	Output Current — Low	54, 74	—	—	20	mA

*74F devices may be operated over the 4.5 to 5.5 V supply range where they will meet the specifications of 54F devices over the 0°C to 70°C temperature range.

FUNCTIONAL DESCRIPTION

The F153 is a Dual 4-Input Multiplexer. It can select two bits of data from up to four sources under the control of the common Select Inputs (S_0, S_1). The two 4-input multiplexer circuits have individual active LOW Enables (\bar{E}_a, \bar{E}_b) which can be used to strobe the outputs independently. When the Enables (\bar{E}_a, \bar{E}_b) are HIGH, the corresponding outputs (Z_a, Z_b) are forced LOW.

The F153 is the logic implementation of a 2-pole, 4-position switch, where the position of the switch is determined by the logic levels supplied to the two Select Inputs. The logic equations for the outputs are shown below:

$$Z_a = \bar{E}_a \cdot (I_{0a} \cdot \bar{S}_1 \cdot \bar{S}_0 + I_{1a} \cdot \bar{S}_1 \cdot S_0 + I_{2a} \cdot S_1 \cdot \bar{S}_0 + I_{3a} \cdot S_1 \cdot S_0)$$

$$Z_b = \bar{E}_b \cdot (I_{0b} \cdot \bar{S}_1 \cdot \bar{S}_0 + I_{1b} \cdot \bar{S}_1 \cdot S_0 + I_{2b} \cdot S_1 \cdot \bar{S}_0 + I_{3b} \cdot S_1 \cdot S_0)$$

The F153 can be used to move data from a group of registers to a common output bus. The particular register from which the data came would be determined by the state of the Select Inputs. A less obvious application is a function generator. The F153 can generate two functions of three variables. This is useful for implementing highly irregular random logic.

TRUTH TABLE

SELECT INPUTS		\bar{E}	INPUTS (a or b)				OUTPUT Z
S_0	S_1		I_0	I_1	I_2	I_3	
X	X	H	X	X	X	X	L
L	L	L	L	X	X	X	L
L	L	L	H	X	X	X	H
H	L	L	X	L	X	X	L
H	L	L	X	H	X	X	H
L	H	L	X	X	L	X	L
L	H	L	X	X	H	X	H
H	H	L	X	X	X	L	L
H	H	L	X	X	X	H	H

H = HIGH Voltage Level
L = LOW Voltage Level
X = Immaterial

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
V_{IH}	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage
V_{IL}	Input LOW Voltage			0.8	V	Guaranteed Input LOW Voltage
V_{IK}	Input Clamp Diode Voltage			-1.2	V	$I_{IN} = -18 \text{ mA}, V_{CC} = \text{MIN}$
V_{OH}	Output HIGH Voltage	54	2.5		V	$I_{OL} = -1.0 \text{ mA}$
		74	2.7		V	$I_{OL} = -1.0 \text{ mA}$
V_{OL}	Output LOW Voltage			0.5	V	$I_{OL} = 20 \text{ mA}$ $V_{CC} = \text{MIN}$
I_{IH}	Input HIGH Current			20	μA	$V_{IN} = 2.7 \text{ V}, V_{CC} = \text{MAX}$
				0.1	mA	$V_{IN} = 7.0 \text{ V}, V_{CC} = \text{MAX}$
I_{IL}	Input LOW Current			-0.6	mA	$V_{IN} = 0.5 \text{ V}, V_{CC} = \text{MAX}$
I_{OS}	Output Short Circuit Current (Note 2)	-60		-150	mA	$V_{OUT} = 0 \text{ V}, V_{CC} = \text{MAX}$
I_{CC}	Power Supply Current			20	mA	$V_{IN} = \text{GND}, V_{CC} = \text{MAX}$


NOTES:

- For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.
- Not more than one output should be shorted at a time, nor for more than 1 second.


AC CHARACTERISTICS

SYMBOL	PARAMETER	54/74F T _A = +25°C V _{CC} = +5.0 V C _L = 50 pF		54F T _A = -55°C to +125°C V _{CC} = 5.0 V ± 10% C _L = 50 pF		74F T _A = 0°C to +70°C V _{CC} = 5.0 V ± 5.0% C _L = 50 pF		UNITS
		MIN	MAX	MIN	MAX	MIN	MAX	
t _{PLH} t _{PHL}	Propagation Delay S _n to Z _n	5.5 4.0	10.5 9.0	5.0 3.5	14 11	5.5 4.0	12 10.5	ns
t _{PLH} t _{PHL}	Propagation Delay E _n to Z _n	5.0 4.0	9.0 7.0	4.5 3.5	11.5 9.0	5.0 4.0	10.5 8.0	ns
t _{PLH} t _{PHL}	Propagation Delay I _n to Z _n	4.0 3.0	7.0 6.5	3.5 2.5	9.0 8.0	4.0 3.0	8.0 7.5	ns

AC TEST CIRCUIT



PROPAGATION DELAY MEASUREMENTS



NOTES:

- All input waveforms have the following characteristics:
 Low Level = 0 V
 High Level = 3.0 V
 Rise and Fall Times (10% to 90%) = 2.5 ns

- All timing is measured at 1.5 V unless otherwise indicated.


MC54F157 MC74F157

Advance Information

QUAD 2-INPUT MULTIPLEXER

DESCRIPTION — The MC54F/74F157 is a high-speed quad 2-input multiplexer. Four bits of data from two sources can be selected using the common Select and Enable inputs. The four buffered outputs present the selected data in the true (non-inverted) form. The 'F157 can also be used to generate any four of the 16 different functions to two variables.

LOGIC DIAGRAM



TRUTH TABLE


INPUTS				OUTPUT
\bar{E}	S	I ₀	I ₁	Z
H	X	X	X	L
L	H	X	L	L
L	H	X	H	H
L	L	L	X	L
L	L	H	X	H

H = HIGH Voltage Level
L = LOW Voltage Level
X = Immaterial

QUAD 2-INPUT MULTIPLEXER


FAST™ SCHOTTKY TTL

LOGIC SYMBOL



V_{CC} = Pin 16
GND = Pin 8

CONNECTION DIAGRAM



J Suffix — Case 620-08
(Ceramic)
N Suffix — Case 648-05
(Plastic)

FAST is a trademark of Fairchild Camera and Instrument Corporation.
This document contains information on a new product. Specifications and information herein are subject to change without notice.

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V _{CC}	Supply Voltage*	54	4.50	5.0	5.50	V
		74	4.75	5.0	5.25	
T _A	Operating Ambient Temperature Range	54	-55	25	125	°C
		74	0	25	70	
I _{OH}	Output Current — High	54, 74			-1.0	mA
I _{OL}	Output Current — Low	54, 74			20	mA

* 74F devices may be operated over the 4.5 to 5.5 V supply range where they will meet the specifications of 54F devices over the 0° to 70°C temperature range.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS	
		MIN	TYP	MAX			
V _{IH}	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage	
V _{IL}	Input LOW Voltage			0.8	V	Guaranteed Input LOW Voltage	
V _{IK}	Input Clamp Diode Voltage			-1.2	V	I _{IN} = -18 mA	V _{CC} = MIN,
V _{OH}	Output HIGH Voltage	54	2.5	3.4	V	I _{OH} = -1.0 mA	V _{CC} = MIN
		74	2.7	3.4	V	I _{OH} = -1.0 mA	
V _{OL}	Output LOW Voltage		0.35	0.5	V	I _{OL} = 20 mA	V _{CC} = MIN
I _{IH}	Input HIGH Current			20	μA	V _{IN} = 2.7 V	V _{CC} = MAX
				100	μA	V _{IN} = 7.0 V	
I _{IL}	Input LOW Current			-0.6	mA	V _{IN} = 0.5 V	V _{CC} = MAX
I _{OS}	Output Short Circuit Current (Note 2)	-60		-150	mA	V _{OUT} = 0 V	V _{CC} = MAX
I _{CC}	Power Supply Current		15	23	mA	All Inputs = 4.5 V	V _{CC} = MAX

NOTES:

- For conditions such as MIN or MAX, use the appropriate value specified under guaranteed operating ranges.
- Not more than one output should be shorted at a time, nor for more than 1 second.

AC CHARACTERISTICS

SYMBOL	PARAMETER	54/74F			54F		74F		UNITS
		T _A = +25°C V _{CC} = +5.0 V C _L = 50 pF			T _A = -55 to +125°C V _{CC} = 5.0 V ±10% C _L = 50 pF		T _A = 0 to +70°C V _{CC} = 5.0 V ±5% C _L = 50 pF		
		MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t _{PLH}	Propagation Delay	4.5	10.1	13	3.5	17	4.5	15	ns
t _{PHL}	S to Z _N	3.5	6.3	8.0	3.5	11.5	3.5	9.0	
t _{PLH}	Propagation Delay	5.0	7.6	10	5.0	15	5.0	11.5	ns
t _{PHL}	\bar{E} to Z _N	3.8	5.3	7.0	3.8	8.5	3.8	8.0	
t _{PLH}	Propagation Delay	3.8	5.5	7.0	3.5	10	3.8	8.0	ns
t _{PHL}	I _N to Z _N	2.5	4.6	5.5	2.5	7.5	2.5	7.0	

6

FUNCTIONAL DESCRIPTION — The F157 is a quad 2-input multiplexer. It selects four bits of data from two sources under the control of a common Select input (S). The Enable input (\bar{E}) is active LOW. When \bar{E} is HIGH, all of the outputs (Z) are forced LOW regardless of all other inputs. The F157 is the logic implementation of a 4-pole, 2-position switch where the position of the switch is determined by the logic levels supplied to the Select input. The logic equations for the outputs are shown below:

$$\begin{aligned} Z_a &= \bar{E} \cdot (I_{1a} \cdot S + I_{0a} \cdot \bar{S}) & Z_b &= \bar{E} \cdot (I_{1b} \cdot S + I_{0b} \cdot \bar{S}) \\ Z_c &= \bar{E} \cdot (I_{1c} \cdot S + I_{0c} \cdot \bar{S}) & Z_d &= \bar{E} \cdot (I_{1d} \cdot S + I_{0d} \cdot \bar{S}) \end{aligned}$$

A common use of the F157 is the moving of data from two groups of registers to four common output busses. The particular register from which the data comes is determined by the state of the Select input. A less obvious use is as a function generator. The F157 can generate any four of the 16 different functions of two variables with one variable common. This is useful for implementing highly irregular logic.



MC54F158 MC74F158

Advance Information

QUAD 2-INPUT MULTIPLEXER

DESCRIPTION — The MC54F/74F158 is a high-speed quad 2-input multiplexer. It selects four bits of data from two sources using the common Select and Enable inputs. The four buffered outputs present the selected data in the inverted form. The 'F158 can also generate any four of the 16 different functions of two variables.


**QUAD 2-INPUT
MULTIPLEXER**
FAST™ SCHOTTKY TTL



TRUTH TABLE

INPUTS				OUTPUTS
E	S	I ₀	I ₁	Z
H	X	X	X	H
L	L	L	X	H
L	L	H	X	L
L	H	X	L	H
L	H	X	H	L

H = HIGH Voltage Level
L = LOW Voltage Level
X = Immaterial



J Suffix — Case 620-08
(Ceramic)
N Suffix — Case 648-05
(Plastic)

FAST is a trademark of Fairchild Camera and Instrument Corporation.
This document contains information on a new product. Specifications and information herein are subject to change without notice.

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V _{CC}	Supply Voltage*	54	4.50	5.0	5.50	V
		74	4.75	5.0	5.25	
T _A	Operating Ambient Temperature Range	54	-55	25	125	°C
		74	0	25	70	
I _{OH}	Output Current — High	54, 74			-1.0	mA
I _{OL}	Output Current — Low	54, 74			20	mA

*74F devices may be operated over the 4.5 to 5.5 V supply range where they will meet the specifications of 54F devices over the 0° to 70°C temperature range.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS	
		MIN	TYP	MAX			
V _{IH}	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage	
V _{IL}	Input LOW Voltage			0.8	V	Guaranteed Input LOW Voltage	
V _{IK}	Input Clamp Diode Voltage			-1.2	V	I _{IIN} = -18 mA	V _{CC} = MIN,
V _{OH}	Output HIGH Voltage	54	2.5	3.4	V	I _{OH} = -1.0 mA	V _{CC} = MIN
		74	2.7	3.4	V	I _{OH} = -1.0 mA	
V _{OL}	Output LOW Voltage		0.35	0.5	V	I _{OL} = 20 mA	V _{CC} = MIN
I _{IH}	Input HIGH Current			20	μA	V _{IN} = 2.7 V	V _{CC} = MAX
				100	μA	V _{IN} = 7.0 V	
I _{IL}	Input LOW Current			-0.6	mA	V _{IN} = 0.5 V	V _{CC} = MAX
I _{OS}	Output Short Circuit Current (Note 2)	-60		-150	mA	V _{OUT} = 0 V	V _{CC} = MAX
I _{CC}	Power Supply Current*		10	15	mA	V _{CC} = MAX	

NOTES:

- For conditions such as MIN or MAX, use the appropriate value specified under guaranteed operating ranges.
- Not more than one output should be shorted at a time, nor for more than 1 second.

AC CHARACTERISTICS

SYMBOL	PARAMETER	54/74F T _A = +25°C V _{CC} = +5.0 V C _L = 50 pF			54F T _A = -55 to +125°C V _{CC} = 5.0 V ±10% C _L = 50 pF		74F T _A = 0 to +70°C V _{CC} = 5.0 V ±5% C _L = 50 pF		UNITS
		MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t _{PLH}	Propagation Delay S to \bar{Z}	4.0	6.4	8.5	4.0	10.5	4.0	9.5	ns
t _{PHL}	S to \bar{Z}	4.0	6.9	9.0	4.0	10.5	4.0	10.5	
t _{PLH}	Propagation Delay \bar{E} to \bar{Z}_n	4.5	6.2	8.0	4.5	9.5	4.5	9.0	ns
t _{PHL}	\bar{E} to \bar{Z}_n	3.5	6.4	8.5	3.5	9.5	3.5	9.5	
t _{PLH}	Propagation Delay I _n to \bar{Z}	3.0	4.4	5.9	2.5	8.5	3.0	7.0	ns
t _{PHL}	I _n to \bar{Z}	2.0	3.3	4.5	2.0	6.0	2.0	5.5	

*I_{CC} measured with outputs open and 4.5 V applied to all inputs.

FUNCTIONAL DESCRIPTION — The F158 quad 2-input multiplexer selects four bits of data from two sources under the control of a common Select input (S) and presents the data in inverted form at the four outputs. The Enable input (\bar{E}) is active LOW. When \bar{E} is HIGH, all of the outputs (\bar{Z}) are forced HIGH regardless of all other inputs. The F158 is the logic implementation of a 4-pole, 2-position switch where the position of the switch is determined by the logic levels supplied to the Select input.

A common use of the F158 is the moving of data from two groups of registers to four common output busses. The particular register from which the data comes is determined by the state of the Select input. A less obvious use is as a function generator. The F158 can generate four functions of two variables with one variable n common. This is useful for implementing gating functions.

Advance Information

QUAD D FLIP-FLOP

DESCRIPTION — The MC54F/74F175 is a high-speed quad D flip-flop. The device is useful for general flip-flop requirements where clock and clear inputs are common. The information on the D inputs is stored during the LOW-to-HIGH clock transition. Both true and complemented outputs of each flip-flop are provided. A Master Reset input resets all flip-flops, independent of the Clock or D inputs when LOW.

- EDGE-TRIGGERED D-TYPE INPUTS
- BUFFERED POSITIVE EDGE-TRIGGERED CLOCK
- ASYNCHRONOUS COMMON RESET
- TRUE AND COMPLEMENT OUTPUT

FUNCTIONAL DESCRIPTION — The F175 consists of four edge-triggered D flip-flops with individual D inputs and Q and Q outputs. The Clock and Master Reset are common. The four flip-flops will store the state of their individual D inputs on the LOW-to-HIGH clock (CP) transition, causing individual Q and Q outputs to follow. A LOW input on the Master Reset (MR) will force all Q outputs LOW and Q outputs HIGH independent of Clock or Data inputs. The F175 is useful for general logic applications where a common Master Reset and Clock are acceptable.

TRUTH TABLE


INPUTS		OUTPUTS	
@ t_n , $\overline{MR} = H$		@ t_{n+1}	
D_n		Q_n	\overline{Q}_n
L		L	H
H		H	L

t_n = Bit time before clock positive-going transition
 t_{n+1} = Bit time after clock positive-going transition
 H = HIGH Voltage Level
 L = LOW Voltage Level

MC54F175 MC74F175


QUAD D FLIP-FLOP FAST™ SCHOTTKY TTL

LOGIC SYMBOL



V_{CC} = Pin 16
 GND = Pin 8

CONNECTION DIAGRAM




J Suffix — Case 620-08
 (Ceramic)
 N Suffix — Case 648-05
 (Plastic)

FAST is a trademark of Fairchild Camera and Instrument Corporation.

This document contains information on a new product. Specifications and information herein are subject to change without notice.

LOGIC DIAGRAM



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V _{CC}	Supply Voltage*	54	4.50	5.0	5.50	V
		74	4.75	5.0	5.25	
T _A	Operating Ambient Temperature Range	54	-55	25	125	°C
		74	0	25	70	
I _{OH}	Output Current — High	54, 74			-1.0	mA
I _{OL}	Output Current — Low	54, 74			20	mA

* 74F devices may be operated over the 4.5 to 5.5 V supply range where they will meet the specifications of 54F devices over the 0° to 70°C temperature range.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS	
		MIN	TYP	MAX			
V _{IH}	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage	
V _{IL}	Input LOW Voltage			0.8	V	Guaranteed Input LOW Voltage	
V _{IK}	Input Clamp Diode Voltage			-1.2	V	I _{IN} = -18 mA	V _{CC} = MIN
V _{OH}	Output HIGH Voltage	54	2.5	3.4	V	I _{OH} = -1.0 mA	V _{CC} = MIN
		74	2.7	3.4	V	I _{OH} = -1.0 mA	
V _{OL}	Output LOW Voltage		0.35	0.5	V	I _{OL} = 20 mA	V _{CC} = MIN
I _{IH}	Input HIGH Current			20	μA	V _{IN} = 2.7 V	V _{CC} = MAX
				100	μA	V _{IN} = 7.0 V	V _{CC} = MAX
I _{IL}	Input LOW Current			-0.6	mA	V _{IN} = 0.5 V	V _{CC} = MAX
I _{OS}	Output Short Circuit Current (Note 2)	-60		-150	mA	V _{OUT} = 0 V	V _{CC} = MAX
I _{CC}	Power Supply Current		22.5	34	mA	D _n = MR = 4.5 V CP =	V _{CC} = Max

NOTES:

- For conditions such as MIN or MAX, use the appropriate value specified under guaranteed operating ranges.
- Not more than one output should be shorted at a time, nor for more than 1 second.

AC CHARACTERISTICS

SYMBOL	PARAMETER	54/74F			54F		74F		UNITS
		T _A = +25°C V _{CC} = +5.0 V C _L = 50 pF			T _A = -55 to +125°C V _{CC} = 5.0 V ±10% C _L = 50 pF		T _A = 0 to +70°C V _{CC} = 5.0 V ±5% C _L = 50 pF		
		MIN	TYP	MAX	MIN	MAX	MIN	MAX	
f _{max}	Maximum Clock Frequency	100	140		100		100		MHz
t _{PLH}	Propagation Delay CP to Q _n or \overline{Q}_n	4.0	5.0	6.5	3.5	8.5	4.0	7.5	ns
t _{PHL}	Propagation Delay MR to Q _n	4.0	6.5	8.5	4.0	10.5	4.0	9.5	
t _{PHL}	Propagation Delay MR to Q _n	4.5	9.0	11.5	4.5	15	4.5	13	ns
t _{PLH}	Propagation Delay MR to \overline{Q}_n	4.0	6.5	8.0	4.0	10	4.0	9.0	ns

AC OPERATING REQUIREMENTS

SYMBOL	PARAMETER	54/74F			54F		74F		UNITS
		T _A = +25°C V _{CC} = +5.0 V			T _A = -55 to +125°C V _{CC} = 5.0 V ±10%		T _A = 0 to +70°C V _{CC} = 5.0 V ±5%		
		MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t _S (H)	Set up Time, HIGH or LOW	3.0			3.0		3.0		ns
t _S (L)	D _n to CP	3.0			3.0		3.0		
t _H (H)	Hold Time, HIGH or LOW	1.0			1.0		1.0		ns
t _H (L)	D _n to CP	1.0			1.0		1.0		
t _w (H)	CP Pulse Width, HIGH	4.0			4.0		4.0		ns
t _w (L)	or LOW	5.0			5.0		5.0		
t _w (L)	\overline{MR} Pulse Width LOW	5.0			5.0		5.0		ns
t _{rec}	Recovery Time MR to CP	5.0			5.0		5.0		ns

MC54F181 MC74F181

Advance Information

4-BIT ARITHMETIC LOGIC UNIT


DESCRIPTION — The MC54F/74F181 is a 4-bit Arithmetic Logic Unit (ALU) which can perform all the possible 16 logic operations on two variables and a variety of arithmetic operations. It is 40% faster than the Schottky ALU and only consumes 30% as much power.

- PROVIDES 16 ARITHMETIC OPERATIONS
ADD, SUBTRACT, COMPARE, DOUBLE, PLUS TWELVE OTHER ARITHMETIC OPERATIONS
- PROVIDES ALL 16 LOGIC OPERATIONS OF TWO VARIABLES EXCLUSIVE-OR, COMPARE, AND, NAND, OR, NOR, PLUS TEN OTHER LOGIC OPERATIONS
- FULL LOOKAHEAD FOR HIGH-SPEED ARITHMETIC OPERATION ON LONG WORDS
- 600 OR 300 MIL WIDE DIP PACKAGES

4-BIT ARITHMETIC LOGIC UNIT

FAST™ SCHOTTKY TTL

CONNECTION DIAGRAM



J Suffix — Case 623-05
(Ceramic)
N Suffix — Case 649-03
(Plastic)


GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V _{CC}	Supply Voltage*	54	4.50	5.0	5.50	V
		74	4.75	5.0	5.25	
T _A	Operating Ambient Temperature Range	54	-55	25	125	°C
		74	0	25	70	
I _{OH}	Output Current — High	54, 74			-1.0	mA
V _{OH}	Output Voltage — High A = B output	54, 74			5.5	V
I _{OL}	Output Current — Low	54, 74			20	mA


* 74F devices may be operated over the 4.5 to 5.5 V supply range where they will meet the specifications of 54F devices over the 0° to 70°C temperature range.

FAST is a trademark of Fairchild Camera and Instrument Corporation
This document contains information on a new product. Specifications and information herein are subject to change without notice.

LOGIC SYMBOLS



LOGIC DIAGRAM



6

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS		
		MIN	TYP	MAX				
V _{IH}	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage		
V _{IL}	Input LOW Voltage			0.8	V	Guaranteed Input LOW Voltage		
V _{IK}	Input Clamp Diode Voltage			-1.2	V	I _{IN} = -18 mA	V _{CC} = MIN	
I _{OH}	Output Current — HIGH			250	μA	V _{OH} = 5.5 V	V _{CC} = MIN, A=B	
V _{OH}	Output HIGH Voltage	54	2.5	3.4		V	I _{OH} = -1.0 mA	V _{CC} = MIN
		74	2.7	3.4		V	I _{OH} = -1.0 mA	
V _{OL}	Output LOW Voltage		0.35	0.5	V	I _{OL} = 20 mA	V _{CC} = MIN	
I _{IH}	Input HIGH Current			20	μA	V _{IN} = 2.7 V	V _{CC} = MAX	
				100	μA	V _{IN} = 7.0 V		
I _{IL}	Input LOW Current	M Input		-0.6	mA	V _{IN} = 0.5 V	V _{CC} = MAX	
		A and B Inputs		-1.8	mA			
		S ₀₋₃ Inputs		-2.4	mA			
		C _n Input		-3.0	mA			
I _{OS}	Output Short Circuit Current (Note 2)	-60		-150	mA	V _{OUT} = 0 V	V _{CC} = MAX	
I _{CC}	Power Supply Current		43	65	mA	V _{CC} = MAX		

NOTES:

- For conditions such as MIN or MAX, use the appropriate value specified under guaranteed operating ranges.
- Not more than one output should be shorted at a time, nor for more than 1 second.

FUNCTIONAL DESCRIPTION — The F181 is a 4-bit high-speed parallel Arithmetic Logic Unit (ALU). Controlled by the four Function Select inputs (S₀-S₃) and the Mode Control input (M), it can perform all the 16 possible logic operations or 16 different arithmetic operations on active-HIGH or active-LOW operands. The Function Table lists these operations.

When the Mode Control input (M) is HIGH, all internal carries are inhibited and the device performs logic operations on the individual bits as listed. When the Mode Control input is LOW, the carries are enabled and the device performs arithmetic operations on the two 4-bit words. The device incorporates full internal carry lookahead and provides for either ripple carry between devices using the C_n + 4 output, or for carry lookahead between packages using the signals \bar{P} (Carry Propagate) and \bar{G} (Carry Generate). In the Add mode, \bar{P} indicates that \bar{F} is 15 or more, while \bar{G} indicates that \bar{F} is 16 or more. In the Subtract mode, \bar{P} indicates that \bar{F} is zero or less, while \bar{G} indicates that \bar{F} is less than zero. \bar{P} and \bar{G} are not affected by carry in. When speed requirements are not stringent, it can be used in a simple Ripple Carry mode by connecting the Carry output (C_n + 4) signal to the Carry input (C_n) of the next unit. For high-speed operation the device is used in conjunction with a carry lookahead circuit. One carry lookahead package is required for each group of four F181 devices. Carry lookahead can be provided at various levels and offers high-speed capability over extremely long word lengths.

The A = B output from the device goes HIGH when all four \bar{F} outputs are HIGH and can be used to indicate logic equivalence over four bits when the unit is in the Subtract mode. The A = B output is open collector and can be wired-AND with other A = B outputs to give a comparison for more than four bits. The A = B signal can be used with the C_n + 4 signal to indicate A > B and A < B.

The Function Table lists the arithmetic operations that are performed without a carry in. An incoming carry adds a one to each operation. Thus, select code LHHL generates A minus B minus 1 (2s complement notation) without a carry in and generates A minus B when a carry is applied. Because subtraction is actually performed by complementary addition (1s complement), a carry out means borrow; thus a carry is generated when there is no underflow and no carry is generated when there is underflow. As indicated, this device can be used with either active-LOW inputs producing active-LOW outputs or with active-HIGH inputs producing active-HIGH outputs. For either case the table lists the operations that are performed to the operands labeled inside the logic symbol.

AC CHARACTERISTICS

SYMBOL	PARAMETER		54/74F			54F		74F		UNITS
			$T_A = +25^\circ\text{C}$ $V_{CC} = +5.0\text{ V}$ $C_L = 50\text{ pF}$			$T_A = -55\text{ to }+125^\circ\text{C}$ $V_{CC} = 5.0\text{ V } \pm 10\%$ $C_L = 50\text{ pF}$		$T_A = 0\text{ to }+70^\circ\text{C}$ $V_{CC} = 5.0\text{ V } \pm 5\%$ $C_L = 50\text{ pF}$		
			PATH	MODE	MIN	TYP	MAX	MIN	MAX	
t_{PLH} t_{PHL}	C_n to C_{n+4}		3.0 3.0	6.4 6.1	8.5 8.0	3.0 3.0	12 11.5	3.0 3.0	9.5 9.0	ns
t_{PLH} t_{PHL}	\bar{A} or \bar{B} to C_{n+4}	Sum	5.0 5.0	10 9.4	13 12	5.0 5.0	18 17	5.0 5.0	14 13	ns
t_{PLH} t_{PHL}	\bar{A} or \bar{B} to C_{n+4}	Dif	5.0 5.0	10.8 10	14 13	5.0 5.0	19.5 18	5.0 5.0	15 14	ns
t_{PLH} t_{PHL}	C_n to \bar{F}	Any	3.0 3.0	6.7 6.5	8.5 8.5	3.0 3.0	12 12	3.0 3.0	9.5 9.5	ns
t_{PLH} t_{PHL}	\bar{A} or \bar{B} to \bar{G}	Sum	3.0 3.0	5.7 5.8	7.5 7.5	3.0 3.0	10.5 10.5	3.0 3.0	8.5 8.5	ns
t_{PLH} t_{PHL}	\bar{A} or \bar{B} to \bar{G}	Dif	3.0 3.0	6.5 7.3	8.5 9.5	3.0 3.0	12 13.5	3.0 3.0	9.5 10.5	ns
t_{PLH} t_{PHL}	\bar{A} or \bar{B} to \bar{P}	Sum	3.0 3.0	5.0 5.5	7.0 7.5	3.0 3.0	10 10.5	3.0 3.0	8.0 8.5	ns
t_{PLH} t_{PHL}	\bar{A} or \bar{B} to \bar{P}	Dif	4.0 4.0	5.8 6.5	7.5 8.5	4.0 4.0	10.5 12	4.0 4.0	8.5 9.5	ns
t_{PLH} t_{PHL}	\bar{A}_i or \bar{B}_i to \bar{F}_i	Sum	3.0 3.0	7.0 7.2	9.0 10	3.0 3.0	12.5 14	3.0 3.0	10 10	ns
t_{PLH} t_{PHL}	\bar{A}_i or \bar{B}_i to \bar{F}_i	Dif	3.0 3.0	8.2 5.0	11 11	3.0 3.0	15.5 15.5	3.0 3.0	12 12	ns
t_{PLH} t_{PHL}	Any \bar{A} or \bar{B} to Any \bar{F}	Sum	4.0 4.0	8.0 7.8	10.5 10	4.0 4.0	15.5 14	4.0 4.0	11.5 11	ns
t_{PLH} t_{PHL}	Any \bar{A} or \bar{B} to Any \bar{F}	Dif	4.5 4.5	9.4 9.4	12 12	4.5 4.5	17 17	4.5 4.5	13 13	ns
t_{PLH} t_{PHL}	\bar{A} or \bar{B} to \bar{F}	Logic	4.0 4.0	6.0 6.0	9.0 10	4.0 4.0	12.5 14	4.0 4.0	10 11	ns
t_{PLH} t_{PHL}	\bar{A} or \bar{B} to $A = B$	Dif	11 7.0	18.5 9.8	27 12.5	11 7.0	35 17.5	11 7.0	29 13.5	ns

FUNCTION TABLE

MODE SELECT INPUTS				ACTIVE-LOW OPERANDS & F_n OUTPUTS		ACTIVE-HIGH OPERANDS & F_n OUTPUTS	
S_3	S_2	S_1	S_0	LOGIC (M = H)	ARITHMETIC** (M = L) (C _n = L)	LOGIC (M = H)	ARITHMETIC** (M = L) (C _n = H)
L	L	L	L	\bar{A}	A minus 1	\bar{A}	A
L	L	L	H	$\bar{A}\bar{B}$	$\bar{A}\bar{B}$ minus 1	$\bar{A} + \bar{B}$	A + B
L	L	H	L	$\bar{A} + B$	$\bar{A}\bar{B}$ minus 1	$\bar{A}\bar{B}$	A + \bar{B}
L	L	H	H	Logic 1	minus 1	Logic 0	minus 1
L	H	L	L	$\bar{A} + \bar{B}$	A plus (A + \bar{B})	$\bar{A}\bar{B}$	A plus $\bar{A}\bar{B}$
L	H	L	H	\bar{B}	$\bar{A}\bar{B}$ plus (A + \bar{B})	\bar{B}	(A + B) plus $\bar{A}\bar{B}$
L	H	H	L	$A \oplus \bar{B}$	A minus B minus 1	$A \oplus B$	A minus B minus 1
L	H	H	H	$A + \bar{B}$	A + \bar{B}	$\bar{A}\bar{B}$	$\bar{A}\bar{B}$ minus 1
H	L	L	L	$\bar{A}\bar{B}$	A plus (A + B)	$\bar{A} + \bar{B}$	A plus $\bar{A}\bar{B}$
H	L	L	H	$A \oplus B$	A plus B	$A \oplus \bar{B}$	A plus B
H	L	H	L	B	$\bar{A}\bar{B}$ plus (A + B)	B	(A + \bar{B}) plus AB
H	L	H	H	A + B	A + B	AB	AB minus 1
H	H	L	L	Logic 0	A plus A*	Logic 1	A plus A*
H	H	L	H	$\bar{A}\bar{B}$	$\bar{A}\bar{B}$ plus A	$A + \bar{B}$	(A + B) plus A
H	H	H	L	AB	$\bar{A}\bar{B}$ minus A	A + B	(A + \bar{B}) plus A
H	H	H	H	A	A	A	A minus 1

*Each bit is shifted to the next more significant position. H = HIGH Voltage Level

**Arithmetic operations expressed in 2s complement notation. L = LOW Voltage Level

Advance Information

CARRY LOOKAHEAD GENERATOR

DESCRIPTION — The MC54F/74F182 is a high-speed carry lookahead generator. It is generally used with the F181, F381 or 29F01 4-bit arithmetic logic unit to provide high-speed lookahead over word lengths of more than four bits.

- PROVIDES LOOKAHEAD CARRIES ACROSS A GROUP OF FOUR ALUS
- MULTI-LEVEL LOOKAHEAD HIGH-SPEED ARITHMETIC OPERATION OVER LONG WORD LENGTHS

TRUTH TABLE

INPUTS									OUTPUTS				
C_n	\bar{G}_0	P_0	\bar{G}_1	P_1	\bar{G}_2	P_2	\bar{G}_3	P_3	C_{n+x}	C_{n+y}	C_{n+z}	\bar{G}	\bar{P}
X	H	H							L				
L	H	X							L				
X	L	X							L				
H	X	L							H				
X	X	X	H	H					L				
X	H	H	H	X					L				
L	H	X	H	X					L				
X	X	X	L	X					H				
X	L	X	X	L					H				
H	X	L	X	L					H				
X	X	X	X	X	H	H				L			
X	X	X	H	H	H	X				L			
X	H	H	H	X	H	X				L			
L	H	X	H	X	H	X				L			
X	X	X	X	X	L	X				H			
X	X	X	L	X	X	L				H			
X	L	X	X	L	X	L				H			
X	L	X	X	L	X	L				H			
H	X	L	X	L	X	L				H			
X		X	X	X	X	H	H				H		
X		X	X	H	H	H	X				H		
X		H	H	H	X	H	X				H		
H		H	X	H	X	H	X				H		
X		X	X	X	X	L	X				L		
X		X	X	L	X	X	L				L		
X		L	X	X	L	X	L				L		
L		X	L	X	L	X	L				L		
	H		X		X		X					H	
	X		H		X		X					H	
	X		X		H		X					H	
	X		X		X		H					H	
	L		L		L		L					L	

H = HIGH Voltage Level
 L = LOW Voltage Level
 X = Immaterial


FAST is a trademark of Fairchild Camera and Instrument Corporation.
 This document contains information on a new product. Specifications and information herein are subject to change without notice.

MC54F182 MC74F182


CARRY LOOKAHEAD GENERATOR

FAST™ SCHOTTKY TTL


LOGIC SYMBOL



CONNECTION DIAGRAM



J Suffix — Case 620-08
 (Ceramic)
 N Suffix — Case 648-05
 (Plastic)



GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
VCC	Supply Voltage*	54	4.50	5.0	5.50	V
		74	4.75	5.0	5.25	
TA	Operating Ambient Temperature Range	54	-55	25	125	°C
		74	0	25	70	
IOH	Output Current — High	54, 74			-1.0	mA
IOL	Output Current — Low	54, 74			20	mA

*74F devices may be operated over the 4.5 to 5.5 V supply range where they will meet the specifications of 54F devices over the 0° to 70°C temperature range.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER		LIMITS			UNITS	TEST CONDITIONS	
			MIN	TYP	MAX			
VIH	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage	
UIL	Input LOW Voltage				0.8	V	Guaranteed Input LOW Voltage	
VIK	Input Clamp Diode Voltage				-1.2	V	IIN = -18 mA	VCC = MIN
VOH	Output HIGH Voltage	54	2.5	3.4		V	IOH = -1.0 mA	VCC = MIN
		74	2.7	3.4		V	IOH = -1.0 mA	
VOL	Output LOW Voltage			0.35	0.5	V	IOL = 20 mA	VCC = MIN
IIH	Input HIGH Current				20	μA	VIN = 2.7 V	VCC = MAX
					100	μA	VIN = 7.0 V	VCC = MAX
IIL	Input LOW Current	Cn Input			-1.2	mA	VIN = 0.5 V	VCC = MAX
		P3 Input			-2.4			
		P2 Input			-3.6			
		G3, P0, P1 Inputs			-4.8			
		G0, G2 Inputs			-8.4			
		G1 Input			-9.6			
IOS	Output Short Circuit Current (Note 2)		-60		-150	mA	VOU = 0 V	VCC = MAX
ICCH	Power Supply Current (All Outputs HIGH)			18.4	28	mA	P3, G3 = 4.5 V All Other Inputs = GND	VCC = MAX
ICCL	Power Supply Current (All Outputs LOW)			23.5	36	mA	G0, G1, G2 = 4.5 V All Other Inputs = GND	VCC = MAX

NOTES:

1. For conditions such as MIN or MAX, use the appropriate value specified under guaranteed operating ranges.
2. Not more than one output should be shorted at a time, nor for more than 1 second.

AC CHARACTERISTICS


SYMBOL	PARAMETER	54/74F			54F		74F		UNITS
		T _A = +25°C V _{CC} = +5.0 V C _L = 50 pF			T _A = -55 to +125°C V _{CC} = 5.0 V ±10% C _L = 50 pF		T _A = 0 to +70°C V _{CC} = 5.0 V ±5% C _L = 50 pF		
		MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t _{PLH}	Propagation Delay	3.0	6.6	8.5	3.0	10.5	3.0	9.5	ns
t _{PHL}	C _n to C _{n+x} , C _{n+y} , C _{n+z}	3.0	6.8	9.0	3.0	11	3.0	10	
t _{PLH}	Propagation Delay	2.5	6.2	8.0	2.5	10.7	2.5	9.0	ns
t _{PHL}	\bar{P}_0, \bar{P}_1 or \bar{P}_2 to C _{n+x} , C _{n+y} , C _{n+z}	2.0	3.7	5.0	2.0	6.5	2.0	6.0	
t _{PLH}	Propagation Delay	2.5	6.5	8.5	2.5	10.5	2.5	9.5	ns
t _{PHL}	\bar{G}_0, \bar{G}_1 or \bar{G}_2 to C _{n+x} , C _{n+y} , C _{n+z}	2.0	3.9	5.2	2.0	6.5	2.0	6.0	
t _{PLH}	Propagation Delay	3.0	7.9	10	3.0	12.5	3.0	11	ns
t _{PHL}	\bar{P}_1, \bar{P}_2 or \bar{P}_3 to \bar{G}	3.0	6.0	8.0	3.0	9.5	3.0	9.0	
t _{PLH}	Propagation Delay	3.0	8.3	10.5	3.0	12.5	3.0	11.5	ns
t _{PHL}	\bar{G}_n to \bar{G}	3.0	5.7	7.5	3.0	9.5	3.0	8.5	
t _{PLH}	Propagation Delay	3.0	5.7	7.5	3.0	11	3.0	8.5	ns
t _{PHL}	\bar{P}_n to \bar{P}	2.5	4.1	5.5	2.5	7.5	2.5	6.5	

FUNCTIONAL DESCRIPTION — The F182 carry lookahead generator accepts up to four pairs of active-LOW Carry Propagate (\bar{P}_0 - \bar{P}_3) and Carry Generate (\bar{G}_0 - \bar{G}_3) signals and an active-HIGH Carry input (C_n) and provides anticipated active-HIGH carries (C_{n+x}, C_{n+y}, C_{n+z}) across four groups of binary adders. The F182 also has active-LOW Carry Propagate (\bar{P}) and Carry Generate (\bar{G}) outputs which may be used for further levels of lookahead. The logic equations provided at the output are:

$$\begin{aligned}
 C_n + x &= G_0 + P_0 C_n & G &= G_3 + P_3 G_2 + P_3 P_2 G_1 + P_3 P_2 P_1 G_0 \\
 C_n + y &= G_1 + P_1 G_0 + P_1 P_0 C_n & P &= P_3 P_2 P_1 P_0 \\
 C_n + z &= G_2 + P_2 G_1 + P_2 P_1 G_0 + P_2 P_1 P_0 C_n
 \end{aligned}$$

Also, the F182 can be used with binary ALUs in an active-LOW or active-HIGH input operand mode. The connections (Figure A) to and from the ALU to the carry lookahead generator are identical in both cases. Carries are rippled between lookahead blocks. The critical speed path follows the circled numbers. There are several possible arrangements for the carry interconnects, but all achieve about the same speed. A 28-bit ALU is formed by dropping the last F181 or F381.

FIGURE A — 32-Bit ALU with Ripple Carry between 16-Bit Lookahead ALUs



*ALUs may be either F181, F381 or 2901A.

MC54F190 MC74F190

Advance Information

UP/DOWN DECADE COUNTER (With Preset and Ripple Clock)

DESCRIPTION — The MC54F/74F190 is a reversible BCD (8421) decade counter featuring synchronous counting and asynchronous presetting. The preset feature allows the F190 to be used in program-mable dividers. The Count Enable input, the Terminal Count output and the Ripple Clock output make possible a variety of methods of implementing multistage counters. In the counting modes, state changes are initiated by the rising edge of the clock.

- **HIGH-SPEED** — 110 MHz TYPICAL COUNT FREQUENCY
- **SYNCHRONOUS COUNTING**
- **ASYNCHRONOUS PARALLEL LOAD**
- **CASCADABLE**

RC TRUTH TABLE


INPUTS			OUTPUT
CE	TC*	CP	RC
L	H		
H	X	X	H
X	L	X	H

MODE SELECT TABLE

INPUTS				MODE
PL	CE	U/D	CP	
H	L	L		Count Up
H	L	H		Count Down
L	X	X	X	Preset (Asyn.)
H	H	X	X	No Change (Hold)

*TC is generated internally
H = HIGH Voltage Level
L = LOW Voltage Level
X = Immaterial

STATE DIAGRAM




FAST is a trademark of Fairchild Camera and Instrument Corporation
This document contains information on a new product. Specifications and information herein are subject to change without notice.

UP/DOWN DECADE COUNTER (With Preset and Ripple Clock)


FAST™ SCHOTTKY TTL

LOGIC SYMBOL




VCC = Pin 16
GND = Pin 8

CONNECTION DIAGRAM



J Suffix — Case 620-08
(Ceramic)
N Suffix — Case 648-05
(Plastic)

LOGIC DIAGRAM



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

6

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V _{CC}	Supply Voltage*	54	4.50	5.0	5.50	V
		74	4.75	5.0	5.25	
T _A	Operating Ambient Temperature Range	54	-55	25	125	°C
		74	0	25	70	
I _{OH}	Output Current — High	54, 74			-1.0	mA
I _{OL}	Output Current — Low	54, 74			20	mA

* 74F devices may be operated over the 4.5 to 5.5 V supply range where they will meet the specifications of 54F devices over the 0° to 70°C temperature range.

FUNCTIONAL DESCRIPTION — The F190 is a synchronous up/down BCD decade counter containing four edge-triggered flip-flops, with internal gating and steering logic to provide individual preset, count-up and count-down operations. It has an asynchronous parallel load capability permitting the counter to be preset to any desired number. When the Parallel Load (\overline{PL}) input is LOW, information present on the Parallel Data inputs (P_0 – P_3) is loaded into the counter and appears on the Q outputs. This operation overrides the counting functions, as indicated in the Mode Select Table. A HIGH signal on the \overline{CE} input inhibits counting. When \overline{CE} is LOW, internal state changes are initiated synchronously by the LOW-to-HIGH transition of the clock input. The direction of counting is determined by the $\overline{U/D}$ input signal, as indicated in the Mode Select Table. \overline{CE} and $\overline{U/D}$ can be changed with the clock in either state, provided only that the recommended setup and hold times are observed.

Two types of outputs are provided as overflow/underflow indicators. The Terminal Count (TC) output is normally LOW and goes HIGH when a circuit reaches zero in the count-down mode or reaches 9 in the count-up mode. The TC output will then remain HIGH until a state change occurs, whether by counting or presetting or until $\overline{U/D}$ is changed. The TC output should not be used as a clock signal because it is subject to decoding spikes. The TC signal is also used internally to enable the Ripple Clock (RC) output. The RC output is normally HIGH. When \overline{CE} is LOW and TC is HIGH, the RC output will go LOW when the clock next goes LOW and will stay LOW until the clock goes HIGH again. This feature simplifies the design of multistage counters. For a discussion and illustrations of the various methods of implementing multistage counters, please see the F191 data sheet.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS	
		MIN	TYP	MAX			
V_{IH}	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage	
V_{IL}	Input LOW Voltage			0.8	V	Guaranteed Input LOW Voltage	
V_{IK}	Input Clamp Diode Voltage			-1.2	V	$I_{IN} = -18$ mA	$V_{CC} = \text{MIN}$
V_{OH}	Output HIGH Voltage	54	2.5	3.4	V	$I_{OH} = -1.0$ mA	$V_{CC} = \text{MIN}$
		74	2.7	3.4	V	$I_{OH} = -1.0$ mA	
V_{OL}	Output LOW Voltage		0.35	0.5	V	$I_{OL} = 20$ mA	$V_{CC} = \text{MIN}$
I_{IH}	Input HIGH Current			20	μA	$V_{IN} = 2.7$ V	$V_{CC} = \text{MAX}$
				100	μA	$V_{IN} = 7.0$ V	$V_{CC} = \text{MAX}$
I_{IL}	Input LOW Current				mA	$V_{IN} = 0.5$ V	$V_{CC} = \text{MAX}$
	Other Inputs			-0.6			
	\overline{CE} Input			-1.8			
I_{OS}	Output Short Circuit Current (Note 2)	-60		-150	mA	$V_{OUT} = 0$ V	$V_{CC} = \text{MAX}$
I_{CC}	Power Supply Current		38	55	mA	$V_{CC} = \text{MAX}$	

NOTES:

1. For conditions such as MIN or MAX, use the appropriate value specified under guaranteed operating ranges.
2. Not more than one output should be shorted at a time, nor for more than 1 second.

AC CHARACTERISTICS

SYMBOL	PARAMETER	54/74F			54F		74F		UNITS
		T _A = +25°C V _{CC} = +5.0 V C _L = 50 pF			T _A = -55 to +125°C V _{CC} = 5.0 V ±10% C _L = 50 pF		T _A = 0 to +70°C V _{CC} = 5.0 V ±5% C _L = 50 pF		
		MIN	TYP	MAX	MIN	MAX	MIN	MAX	
f _{max}	Maximum Count Frequency	80	110		80		80		MHz
t _{PLH}	Propagation Delay	3.0	5.5	9.0	3.0	12.5	3.0	10	ns
t _{PHL}	CP to Q _n	3.0	6.5	10	3.0	14	3.0	11	
t _{PLH}	Propagation Delay	8.0	12.5	16	8.0	22.5	8.0	17	ns
t _{PHL}	CP to TC	5.0	9.5	13	5.0	18	5.0	14	
t _{PLH}	Propagation Delay	4.0	7.0	9.5	4.0	13.5	4.0	10.5	ns
t _{PHL}	CP to \overline{RC}	3.0	5.0	8.0	3.0	11	3.0	9.0	
t _{PLH}	Propagation Delay	3.0	4.6	7.0	3.0	10	3.0	8.0	ns
t _{PHL}	CE to RC	3.0	4.5	7.0	3.0	10	3.0	8.0	
t _{PLH}	Propagation Delay	7.0	11	18	7.0	25.5	7.0	19	ns
t _{PHL}	U/D to RC	5.0	9.0	12	5.0	17	5.0	13	
t _{PLH}	Propagation Delay	3.0	6.0	11	3.0	15.5	3.0	12	ns
t _{PHL}	U/D to TC	3.0	6.5	11	3.0	15.5	3.0	12	
t _{PLH}	Propagation Delay	3.0	4.6	7.0	3.0	10	3.0	8.0	ns
t _{PHL}	P _n to Q _n	8.0	13.4	17	8.0	24	8.0	18	
t _{PLH}	Propagation Delay	3.0	6.7	11	3.0	15.5	3.0	12	ns
t _{PHL}	PL to Q _n	4.0	7.2	15	4.0	21	4.0	16	

AC OPERATING REQUIREMENTS

SYMBOL	PARAMETER	54/74F			54F		74F		UNITS
		T _A = +25°C V _{CC} = +5.0 V			T _A = -55 to +125°C V _{CC} = 5.0 V ±10%		T _A = 0 to +70°C V _{CC} = 5.0 V ±5%		
		MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t _s (H)	Set up Time, HIGH or LOW	5.0			5.0		5.0		ns
t _s (L)	P _n to \overline{PL}	8.0			8.0		8.0		
t _h (H)	Hold Time, HIGH or LOW	3.0			3.0		3.0		ns
t _h (L)	P _n to \overline{PL}	3.0			3.0		3.0		
t _s (L)	Set up Time LOW CE to CP	10			10		10		ns
t _h (L)	Hold Time LOW CE to CP	0			0		0		
t _w (L)	\overline{PL} Pulse Width, LOW	6.0			6.0		6.0		ns
t _w (L)	CP Pulse Width LOW	6.0			6.0		6.0		ns
t _{rec}	Recovery Time PL to CP	7.0			7.0		7.0		ns

MC54F191 MC74F191

Advance Information

UP/DOWN BINARY COUNTER (With Preset and Ripple Clock)

UP/DOWN BINARY COUNTER (With Preset and Ripple Clock)

FAST™ SCHOTTKY TTL

DESCRIPTION — The MC54F/74F191 is a reversible modulo-16 binary counter featuring synchronous counting and asynchronous presetting. The preset feature allows the F191 to be used in programmable dividers. The Count Enable input, the Terminal Count output and the Ripple Clock output make possible a variety of methods of implementing multistage counters. In the counting modes, state changes are initiated by the rising edge of the clock.


- **HIGH-SPEED** — 110 MHz TYPICAL COUNT FREQUENCY
- **SYNCHRONOUS COUNTING**
- **ASYNCHRONOUS PARALLEL LOAD**
- **CASCADABLE**

FUNCTIONAL DESCRIPTION — The F191 is a synchronous up/down 4-bit binary counter. It contains four edge-triggered flip-flops, with internal gating and steering logic to provide individual preset, count-up and count-down operations.

Each circuit has an asynchronous parallel load capability permitting the counter to be preset to any desired number. When the Parallel Load (PL) input is LOW, information present on the Parallel Data inputs (P₀–P₃) is loaded into the counter and appears on the Q outputs. This operation overrides the counting functions, as indicated in the Mode Select Table.


A HIGH signal on the \overline{CE} input inhibits counting. When \overline{CE} is LOW, internal state changes are initiated synchronously by the LOW-to-HIGH transition of the clock input. The direction of counting is determined by the $\overline{U/D}$ input signal, as indicated in the Mode Select Table. \overline{CE} and $\overline{U/D}$ can be changed with the clock in either state, provided only that the recommended setup and hold times are observed.

LOGIC SYMBOL



V_{CC} = Pin 16
GND = Pin 8

CONNECTION DIAGRAM



J Suffix — Case 620-08
(Ceramic)
N Suffix — Case 648-05
(Plastic)

MODE SELECT TABLE

INPUTS				MODE
\overline{PL}	\overline{CE}	$\overline{U/D}$	CP	
H	L	L	\uparrow	Count Up
H	L	H	\uparrow	Count Down
L	X	X	X	Preset (Asyn.)
H	H	X	X	No Change (Hold)

RC TRUTH TABLE

INPUTS			OUTPUT
\overline{CE}	TC*	CP	\overline{RC}
L	H	\uparrow	\uparrow
H	X	X	H
X	L	X	H

H = HIGH Voltage Level
L = LOW Voltage Level
X = Immaterial

FAST is a trademark of Fairchild Camera and Instrument Corporation

This document contains information on a new product. Specifications and information herein are subject to change without notice.

FUNCTIONAL DESCRIPTION (continued)


Two types of outputs are provided as overflow/underflow indicators. The Terminal Count (TC) output is normally LOW and goes HIGH when a circuit reaches zero in the count-down mode or reaches 15 in the count-up mode. The TC output will then remain HIGH until a state change occurs, whether by counting or presetting or until \bar{U}/D is changed. The TC output should not be used as a clock signal because it is subject to decoding spikes.

The TC signal is also used internally to enable the Ripple Clock (\bar{RC}) output. The \bar{RC} output is normally HIGH. When \bar{CE} is LOW and TC is HIGH, the \bar{RC} output will go LOW when the clock next goes LOW and will stay LOW until the clock goes HIGH again. This feature simplifies the design of multistage counters, as indicated in Figures A and B. In Figure A, each \bar{RC} output is used as the clock input for the next higher stage. This configuration is particularly advantageous when the clock source has a limited drive capability, since it drives only the first stage. To prevent counting in all stages it is only necessary to inhibit the first stage, since a HIGH signal on \bar{CE} inhibits the \bar{RC} output pulse, as indicated in the \bar{RC} Truth Table. A disadvantage of this configuration, in some applications, is the timing skew between state changes in the first and last stages. This represents the cumulative delay of the clock as it ripples through the preceding stages.

A method of causing state changes to occur simultaneously in all stages is shown in Figure B. All clock inputs are driven in parallel and the \bar{RC} outputs propagate the carry/borrow signals in ripple fashion. In this configuration the LOW state duration of the clock must be long enough to allow the negative-going edge of the carry/borrow signal to ripple through to the last stage before the clock goes HIGH. There is no such restriction on the HIGH state duration of the clock, since the \bar{RC} output of any device goes HIGH shortly after its CP input goes HIGH.

The configuration shown in Figure C avoids ripple delays and their associated restrictions. The \bar{CE} input for a given stage is formed by combining the TC signals from all the preceding stages. Note that in order to inhibit counting an enable signal must be included in each carry gate. The simple inhibit scheme of Figures A and B doesn't apply, because the TC output of a given stage is not affected by its own \bar{CE} .

LOGIC DIAGRAM



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V _{CC}	Supply Voltage*	54	4.50	5.0	5.50	V
		74	4.75	5.0	5.25	
T _A	Operating Ambient Temperature Range	54	-55	25	125	°C
		74	0	25	70	
I _{OH}	Output Current — High	54, 74			-1.0	mA
I _{OL}	Output Current — Low	54, 74			20	mA

*74F devices may be operated over the 4.5 to 5.5 V supply range where they will meet the specifications of 54F devices over the 0° to 70°C temperature range.

6

FIGURE A — N-Stage Counter Using Ripple Clock




FIGURE B — Synchronous N-Stage Counter Using Ripple Carry/Borrow





FIGURE C — Synchronous N-Stage Counter with Parallel Gated Carry/Borrow



DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS	
		MIN	TYP	MAX			
V _{IH}	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage	
V _{IL}	Input LOW Voltage			0.8	V	Guaranteed Input LOW Voltage	
V _{IK}	Input Clamp Diode Voltage			-1.2	V	I _{IN} = -18 mA	V _{CC} = MIN
V _{OH}	Output HIGH Voltage	54	2.5	3.4	V	I _{OH} = -1.0 mA	V _{CC} = MIN
		74	2.7	3.4	V	I _{OH} = -1.0 mA	
V _{OL}	Output LOW Voltage		0.35	0.5	V	I _{OL} = 20 mA	V _{CC} = MIN
I _{IH}	Input HIGH Current			20	μA	V _{IN} = 2.7 V	V _{CC} = MAX
				100	μA	V _{IN} = 7.0 V	
I _{IL}	Input LOW Current Other Inputs			-0.6	mA	V _{IN} = 0.5 V	V _{CC} = MAX
	CE Input			-1.8			
I _{OS}	Output Short Circuit Current (Note 2)	-60		-150	mA	V _{OUT} = 0 V	V _{CC} = MAX
I _{CC}	Power Supply Current		38	55	mA	V _{CC} = MAX	

NOTES:

- For conditions such as MIN or MAX, use the appropriate value specified under guaranteed operating ranges.
- Not more than one output should be shorted at a time, nor for more than 1 second.

AC CHARACTERISTICS

SYMBOL	PARAMETER	54/74F			54F		74F		UNITS
		T _A = +25°C V _{CC} = +5.0 V C _L = 50 pF			T _A = -55 to +125°C V _{CC} = 5.0 V ±10% C _L = 50 pF		T _A = 0 to +70°C V _{CC} = 5.0 V ±5% C _L = 50 pF		
		MIN	TYP	MAX	MIN	MAX	MIN	MAX	
f _{max}	Maximum Count Frequency	80	110		80		80		MHz
t _{PLH}	Propagation Delay CP to Q _n	3.0	5.5	9.0	3.0	12.5	3.0	10	ns
t _{PHL}	CP to Q _n	3.0	6.5	10	3.0	14	3.0	11	
t _{PLH}	Propagation Delay CP to TC	8.0	12.5	16	8.0	22.5	8.0	17	ns
t _{PHL}	CP to TC	5.0	9.5	13	5.0	18	5.0	14	
t _{PLH}	Propagation Delay CP to RC	4.0	7.0	9.5	4.0	13.5	4.0	10.5	ns
t _{PHL}	CP to RC	3.0	5.0	8.0	3.0	11	3.0	9.0	
t _{PLH}	Propagation Delay CE to RC	3.0	4.6	7.0	3.0	10	3.0	8.0	ns
t _{PHL}	CE to RC	3.0	4.5	7.0	3.0	10	3.0	8.0	
t _{PLH}	Propagation Delay U/D to RC	7.0	11	18	7.0	25.5	7.0	19	ns
t _{PHL}	U/D to RC	5.0	9.0	12	5.0	17	5.0	13	
t _{PLH}	Propagation Delay U/D to TC	3.0	6.0	11	3.0	15.5	3.0	12	ns
t _{PHL}	U/D to TC	3.0	6.5	11	3.0	15.5	3.0	12	
t _{PLH}	Propagation Delay P _n to Q _n	3.0	4.6	7.0	3.0	10	3.0	8.0	ns
t _{PHL}	P _n to Q _n	8.0	13.4	17	8.0	24	8.0	18	
t _{PLH}	Propagation Delay PL to Q _n	3.0	6.7	11	3.0	15.5	3.0	12	ns
t _{PHL}	PL to Q _n	4.0	7.2	15	4.0	21	4.0	16	

AC OPERATING REQUIREMENTS

SYMBOL	PARAMETER	54/74F			54F		74F		UNITS
		$T_A = +25^\circ\text{C}$ $V_{CC} = +5.0\text{ V}$			$T_A = -55\text{ to }+125^\circ\text{C}$ $V_{CC} = 5.0\text{ V } \pm 10\%$		$T_A = 0\text{ to }+70^\circ\text{C}$ $V_{CC} = 5.0\text{ V } \pm 5\%$		
		MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t_s (H)	Set up Time, HIGH or LOW	5.0			5.0		5.0		ns
t_s (L)	P_n to $\overline{P_L}$	8.0			8.0		8.0		
t_h (H)	Hold Time, HIGH or LOW	3.0			3.0		3.0		ns
t_h (L)	P_n to $\overline{P_L}$	3.0			3.0		3.0		
t_s (L)	Set up Time LOW \overline{CE} to CP	10			10		10		ns
t_h (L)	Hold Time LOW \overline{CE} to CP	0			0		0		
t_w (L)	$\overline{P_L}$ Pulse Width, LOW	6.0			6.0		6.0		ns
t_w (L)	CP Pulse Width LOW	6.0			6.0		6.0		ns
t_{rec}	Recovery Time $\overline{P_L}$ to CP	7.0			7.0		7.0		ns

MC54F194 MC74F194

Advance Information

4-BIT BIDIRECTIONAL UNIVERSAL SHIFT REGISTER

DESCRIPTION — The MC54F/74F194 is a high-speed 4-bit bidirectional universal shift register. As a high-speed multifunctional, sequential building block, it is useful in a wide variety of applications. It may be used in serial-serial, shift left, shift right, serial-parallel, parallel-serial, and parallel-parallel data register transfers. The F194 is similar in operation to the S195 universal shift register, with added features of shift left without external connections and hold (do nothing) modes of operation.


- TYPICAL SHIFT FREQUENCY OF 150 MHz
- ASYNCHRONOUS MASTER RESET
- HOLD (DO NOTHING) MODE
- FULLY SYNCHRONOUS SERIAL OR PARALLEL DATA TRANSFERS

FUNCTIONAL DESCRIPTION — The F194 contains four edge-triggered D flip-flops and the necessary interstage logic to synchronously perform shift right, shift left, parallel load and hold operations. Signals applied to the Select (S_0 , S_1) inputs determine the type of operation, as shown in the Mode Select Table. Signals on the Select, Parallel data (P_0 - P_3) and Serial data (DSR , DSL) inputs can change when the clock is in either state, provided only that the recommended setup and hold times, with respect to the clock rising edge, are observed. A LOW signal on Master Reset (\overline{MR}) overrides all other inputs and forces the outputs LOW.

4-BIT BIDIRECTIONAL UNIVERSAL SHIFT REGISTER

FAST™ SCHOTTKY TTL

LOGIC SYMBOL




V_{CC} = Pin 16
 GND = Pin 8

MODE SELECT TABLE

OPERATING MODE	INPUTS						OUTPUTS			
	\overline{MR}	S_1	S_0	DSR	DSL	P_n	Q_0	Q_1	Q_2	Q_3
Reset	L	X	X	X	X	X	L	L	L	L
Hold	H	I	I	X	X	X	q_0	q_1	q_2	q_3
Shift Left	H	h	I	X	I	X	q_1	q_2	q_3	L
	H	h	I	X	h	X	q_1	q_2	q_3	H
Shift Right	H	I	h	I	X	X	L	q_0	q_1	q_2
	H	I	h	h	X	X	H	q_0	q_1	q_2
Parallel Load	H	h	h	X	X	p_n	p_0	p_1	p_2	p_3

I = LOW voltage level one setup time prior to the LOW-to-HIGH clock transition.
h = HIGH voltage level one setup time prior to the LOW-to-HIGH clock transition.
 p_n (q_n) = Lower case letters indicate the state of the referenced input (or output) one setup time prior to the LOW-to-HIGH clock transition.
H = HIGH Voltage Level
L = LOW Voltage Level
X = Immaterial


CONNECTION DIAGRAM



J Suffix — Case 620-08
(Ceramic)
N Suffix — Case 648-05
(Plastic)

FAST is a trademark of Fairchild Camera and Instrument Corporation
This document contains information on a new product. Specifications and information herein are subject to change without notice.

LOGIC DIAGRAM



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V _{CC}	Supply Voltage*	54	4.50	5.0	5.50	V
		74	4.75	5.0	5.25	
T _A	Operating Ambient Temperature Range	54	-55	25	125	°C
		74	0	25	70	
I _{OH}	Output Current — High	54, 74			-1.0	mA
I _{OL}	Output Current — Low	54, 74			20	mA


* 74F devices may be operated over the 4.5 to 5.5 V supply range where they will meet the specifications of 54F devices over the 0° to 70°C temperature range.

AC CHARACTERISTICS

SYMBOL	PARAMETER	54/74F			54F		74F		UNITS
		T _A = +25°C V _{CC} = +5.0 V C _L = 50 pF			T _A = -55 to +125°C V _{CC} = 5.0 V ±10% C _L = 50 pF		T _A = 0 to +70°C V _{CC} = 5.0 V ±5% C _L = 50 pF		
		MIN	TYP	MAX	MIN	MAX	MIN	MAX	
f _{max}	Maximum Shift Frequency	105	150		90		90		MHz
t _{PLH}	Propagation Delay CP to Q _n	3.5	5.2	7.0	3.0	8.5	3.5	8.0	ns
t _{PHL}		3.5	5.5	7.0	3.0	8.5	3.5	8.0	
t _{PHL}	Propagation Delay MR to Q _n	4.5	8.6	12	4.5	14.5	4.5	14	ns



DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS	
		MIN	TYP	MAX			
V _{IH}	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage	
V _{IL}	Input LOW Voltage			0.8	V	Guaranteed Input LOW Voltage	
V _{IK}	Input Clamp Diode Voltage			-1.2	V	I _{IN} = -18 mA	V _{CC} = MIN
V _{OH}	Output HIGH Voltage	54	2.5	3.4	V	I _{OH} = -1.0 mA	V _{CC} = MIN
		74	2.7	3.4	V	I _{OH} = -1.0 mA	
V _{OL}	Output LOW Voltage		0.35	0.5	V	I _{OL} = 20 mA	V _{CC} = MIN
I _{IH}	Input HIGH Current			20	μA	V _{IN} = 2.7 V	V _{CC} = MAX
				100	μA	V _{IN} = 7.0 V	
I _{IL}	Input LOW Current			-0.6	mA	V _{IN} = 0.5 V	V _{CC} = MAX
I _{OS}	Output Short Circuit Current (Note 2)	-60		-150	mA	V _{OUT} = 0 V	V _{CC} = MAX
I _{CC}	Power Supply Current		33	46	mA	S _n , MR, DSR, DSL = 4.5 V P _n = Gnd, CP = 	V _{CC} = MAX

NOTES:

- For conditions such as MIN or MAX, use the appropriate value specified under guaranteed operating ranges.
- Not more than one output should be shorted at a time, nor for more than 1 second.

AC OPERATING REQUIREMENTS

SYMBOL	PARAMETER	54/74F			54F		74F		UNITS
		T _A = +25°C V _{CC} = +5.0 V			T _A = -55 to +125°C V _{CC} = 5.0 V ±10%		T _A = 0 to +70°C V _{CC} = 5.0 V ±5%		
		MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t _s (H)	Set up Time, HIGH or LOW	4.0			4.0		4.0	ns	
t _s (L)	P _n or DSR or DSL to CP	4.0			4.0		4.0		
t _h (H)	Hold Time, HIGH or LOW	0			1.0		1.0	ns	
t _h (L)	P _n or DSR or DSL to CP	0			1.0		1.0		
t _s (H)	Set up Time, HIGH or LOW	8.0			8.0		8.0	ns	
t _s (L)	S _n to CP	8.0			8.0		8.0		
t _h (H)	Hold Time, HIGH or LOW	0			0		0	ns	
t _h (L)	S _n to CP	0			0		0		
t _w (H)	CP Pulse Width HIGH	5.0			5.5		5.5	ns	
t _w (L)	MR Pulse Width LOW	5.0			5.0		5.0	ns	
t _{rec}	Recovery Time MR to CP	7.0			9.0		8.0	ns	

Advance Information

8-INPUT MULTIPLEXER (With 3-State Outputs)

DESCRIPTION — The MC54F/74F251 is a high-speed 8-input digital multiplexer. It provides, in one package, the ability to select one bit of data from up to eight sources. It can be used as universal function generator to generate any logic function of four variables. Both assertion and negation outputs are provided.

- MULTIFUNCTIONAL CAPACITY
- ON-CHIP SELECT LOGIC DECODING
- INVERTING AND NON-INVERTING 3-STATE OUTPUTS

FUNCTIONAL DESCRIPTION — This device is a logical implementation of a single-pole, 8-position switch with the switch position controlled by the state of three Select inputs, S_0 , S_1 , S_2 . Both assertion and negation outputs are provided. The Output Enable input (\overline{OE}) is active LOW. When it is activated, the logic function provided at the output is:

$$Z = \overline{OE} \cdot (I_0 \cdot \overline{S_0} \cdot \overline{S_1} \cdot \overline{S_2} + I_1 \cdot \overline{S_0} \cdot \overline{S_1} \cdot S_2 + I_2 \cdot \overline{S_0} \cdot S_1 \cdot \overline{S_2} + I_3 \cdot \overline{S_0} \cdot S_1 \cdot S_2 + I_4 \cdot S_0 \cdot \overline{S_1} \cdot \overline{S_2} + I_5 \cdot S_0 \cdot \overline{S_1} \cdot S_2 + I_6 \cdot S_0 \cdot S_1 \cdot \overline{S_2} + I_7 \cdot S_0 \cdot S_1 \cdot S_2)$$

When the Output Enable is HIGH, both outputs are in the high impedance (high Z) state. This feature allows multiplexer expansion by tying the outputs of up to 128 devices together. When the outputs of the 3-state devices are tied together, all but one device must be in the high impedance state to avoid high currents that would exceed the maximum ratings. The Output Enable signals should be designed to ensure there is no overlap in the active LOW portion of the enable voltages.

TRUTH TABLE

INPUTS				OUTPUTS	
\overline{OE}	S_2	S_1	S_0	\overline{Z}	Z
H	X	X	X	Z	Z
L	L	L	L	$\overline{I_0}$	I_0
L	L	L	H	$\overline{I_1}$	I_1
L	L	H	L	$\overline{I_2}$	I_2
L	L	H	H	$\overline{I_3}$	I_3
L	H	L	L	$\overline{I_4}$	I_4
L	H	L	H	$\overline{I_5}$	I_5
L	H	H	L	$\overline{I_6}$	I_6
L	H	H	H	$\overline{I_7}$	I_7

H = HIGH Voltage Level
L = LOW Voltage Level
X = Immaterial
Z = High Impedance


FAST is a trademark of Fairchild Camera and Instrument Corporation
This document contains information on a new product. Specifications and information herein are subject to change without notice.

MC54F251 MC74F251

8-INPUT MULTIPLEXER (With 3-State Outputs)


FAST™ SCHOTTKY TTL

LOGIC SYMBOL




V_{CC} = Pin 16
GND = Pin 8

CONNECTION DIAGRAM



J Suffix — Case 620-08
(Ceramic)
N Suffix — Case 648-05
(Plastic)

LOGIC DIAGRAM



GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V _{CC}	Supply Voltage*	54	4.50	5.0	5.50	V
		74	4.75	5.0	5.25	
T _A	Operating Ambient Temperature Range	54	-55	25	125	°C
		74	0	25	70	
I _{OH}	Output Current — High	54, 74			-1.0	mA
I _{OL}	Output Current — Low	54, 74			20	mA

* 74F devices may be operated over the 4.5 to 5.5 V supply range where they will meet the specifications of 54F devices over the 0° to 70°C temperature range.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS	
		MIN	TYP	MAX			
V _{IH}	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage	
V _{IL}	Input LOW Voltage			0.8	V	Guaranteed Input LOW Voltage	
V _{IK}	Input Clamp Diode Voltage			-1.2	V	I _{IN} = -18 mA	V _{CC} = MIN
V _{OH}	Output HIGH Voltage	54	2.5	3.4	V	I _{OH} = -1.0 mA	V _{CC} = MIN
		74	2.7	3.4	V	I _{OH} = -1.0 mA	
V _{OL}	Output LOW Voltage		0.35	0.5	V	I _{OL} = 20 mA	V _{CC} = MIN
I _{IH}	Input HIGH Current			20	μA	V _{IN} = 2.7 V	V _{CC} = MAX
				100	μA	V _{IN} = 7.0 V	
I _{IL}	Input LOW Current			-0.6	mA	V _{IN} = 0.5 V	V _{CC} = MAX
I _{OS}	Output Short Circuit Current (Note 2)	-60		-150	mA	V _{OUT} = 0 V	V _{CC} = MAX
I _{CC}	Power Supply Current	ON	15	22	mA	I _n , S _n = 4.5 V OE = Gnd	V _{CC} = MAX
		OFF	16	24		OE, I _n = 4.5 V	

NOTES:

1. For conditions such as MIN or MAX, use the appropriate value specified under guaranteed operating ranges.
2. Not more than one output should be shorted at a time, nor for more than 1 second.

AC CHARACTERISTICS

SYMBOL	PARAMETER	54/74F			54F		74F		UNITS
		T _A = +25°C V _{CC} = +5.0 V C _L = 50 pF			T _A = -55 to +125°C V _{CC} = 5.0 V ±10% C _L = 50 pF		T _A = 0 to +70°C V _{CC} = 5.0 V ±5% C _L = 50 pF		
		MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t _{PLH}	Propagation Delay	4.0	5.9	8.0	3.5	9.5	4.0	9.0	ns
t _{PHL}	S _n to Z _n	3.2	5.7	7.5	3.2	9.5	3.2	8.5	
t _{PLH}	Propagation Delay	4.5	9.6	13	3.5	16.5	4.5	14	ns
t _{PHL}	S _n to Z _n	5.0	6.9	9.0	3.0	10.5	4.0	10	
t _{PLH}	Propagation Delay	3.0	4.1	5.7	2.5	8.0	3.0	7.0	ns
t _{PHL}	I _n to Z	2.0	3.0	4.0	2.0	6.0	2.0	5.0	
t _{PLH}	Propagation Delay	5.5	7.2	9.5	3.5	11.5	5.5	10.5	ns
t _{PHL}	I _n to Z	3.7	5.1	6.5	3.7	7.5	3.7	7.5	
t _{PZH}	Output Enable Time	3.0	5.4	7.0	3.0	9.5	3.0	8.0	ns
t _{PZL}	OE to Z	3.5	6.4	8.5	3.5	10.5	3.5	9.5	
t _{PHZ}	Output Disable Time	3.0	5.0	6.5	3.0	8.5	3.0	7.5	ns
t _{PLZ}	OE to Z	2.0	3.2	4.5	2.0	7.5	2.0	5.5	
t _{PZH}	Output Enable Time	4.0	6.9	9.0	4.0	10	4.0	10	ns
t _{PZL}	OE to Z	3.5	6.0	8.0	3.5	10	3.5	9.0	
t _{PHZ}	Output Disable Time	3.0	4.7	6.0	3.0	7.0	3.0	7.0	ns
t _{PLZ}	OE to Z	2.0	3.5	4.5	2.0	5.5	2.0	5.5	


MC54F253 MC74F253

Advance Information

DESCRIPTION — The MC54F/74F253 is a Dual 4-Input Multiplexer with 3-State Outputs. It can select two bits of data from four sources using common select inputs. The outputs may be individually switched to a high-impedance state with a HIGH on the respective Output Enable \overline{OE} inputs, allowing the outputs to interface directly with bus oriented systems.

**DUAL 4-INPUT MULTIPLEXER
WITH 3-STATE OUTPUTS
FAST™ SCHOTTKY TTL**


**CONNECTION DIAGRAM DIP
(TOP VIEW)**



J Suffix — Case 620-08 (Ceramic)

N Suffix — Case 648-05 (Plastic)

LOGIC DIAGRAM



6

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V _{CC}	Supply Voltage*	54	4.5	5.0	5.5	V
		74	4.75	5.0	5.25	
T _A	Operating Ambient Temperature Range	54	-55	25	125	°C
		74	0	25	70	
I _{OH}	Output Current — High	54, 74	—	—	-1.0	mA
I _{OL}	Output Current — Low	54, 74	—	—	20	mA

*74F devices may be operated over the 4.5 to 5.5 V supply range where they will meet the specifications of 54F devices over the 0°C to 70°C temperature range.

FUNCTIONAL DESCRIPTION

The F253 contains two identical 4-Input Multiplexers with 3-State Outputs. They select two bits from four sources selected by common Select Inputs (S₀, S₁). The 4-input multiplexers have individual Output Enable (\overline{OE}_a , \overline{OE}_b) inputs which when HIGH, force the outputs to a high impedance (high Z) state.

The F253 is the logic implementation of a 2-pole, 4-position switch, where the position of the switch is determined by the logic levels supplied to the two select inputs. The logic equations for the outputs are shown below:

$$Z_a = \overline{OE}_a \cdot (I_{0a} \cdot \overline{S}_1 \cdot \overline{S}_0 + I_{1a} \cdot \overline{S}_1 \cdot S_0 + I_{2a} \cdot S_1 \cdot \overline{S}_0 + I_{3a} \cdot S_1 \cdot S_0)$$

$$Z_b = \overline{OE}_b \cdot (I_{0b} \cdot \overline{S}_1 \cdot \overline{S}_0 + I_{1b} \cdot \overline{S}_1 \cdot S_0 + I_{2b} \cdot S_1 \cdot \overline{S}_0 + I_{3b} \cdot S_1 \cdot S_0)$$

If the outputs of 3-state devices are tied together, all but one device must be in the high impedance state to avoid high currents that would exceed the maximum ratings. Designers should ensure that Output Enable signals to 3-state devices whose outputs are tied together are designed so that there is no overlap.

TRUTH TABLE

SELECT INPUTS		DATA INPUTS				OUTPUT ENABLE	OUTPUT
S ₀	S ₁	I ₀	I ₁	I ₂	I ₃	\overline{OE}	Z
X	X	X	X	X	X	H	(Z)
L	L	L	X	X	X	L	L
L	L	H	X	X	X	L	H
H	L	X	L	X	X	L	L
H	L	X	H	X	X	L	H
L	H	X	X	L	X	L	L
L	H	X	X	H	X	L	H
H	H	X	X	X	L	L	L
H	H	X	X	X	H	L	H

H = HIGH Level
 L = LOW Level
 X = Immaterial
 (Z) = High Impedance (off)
 Address inputs S₀ and S₁ are common to both sections.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)


SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
V _{IH}	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage
V _{IL}	Input LOW Voltage			0.8	V	Guaranteed Input LOW Voltage
V _{IK}	Input Clamp Diode Voltage			-1.2	V	I _{IN} = -18 mA, V _{CC} = MIN
V _{OH}	Output HIGH Voltage	54	2.5		V	I _{OL} = -1.0 mA
		74	2.7		V	I _{OL} = -1.0 mA
V _{OL}	Output LOW Voltage			0.5	V	I _{OL} = 20 mA
I _{IH}	Input HIGH Current			20	μA	V _{IN} = 2.7 V, V _{CC} = MAX
				0.1	mA	V _{IN} = 7.0 V, V _{CC} = MAX
I _{IL}	Input LOW Current			-0.6	mA	V _{IN} = 0.5 V, V _{CC} = MAX
I _{OS}	Output Short Circuit Current (Note 2)	-60		-150	mA	V _{OUT} = 0 V, V _{CC} = MAX
I _{CC}	Power Supply Current Total, Output HIGH			16	mA	\overline{OE}_n = GND, V _{CC} = MAX I ₀ , S _n = 4.5 V; I ₁ -I ₃ = GND
	Total, Output LOW			23		I _n , S _n , \overline{OE}_n = GND V _{CC} = MAX
	Total at HIGH-Z			23		\overline{OE}_n = 4.5 V, V _{CC} = MAX I _n , S _n = GND







AC CHARACTERISTICS

SYMBOL	PARAMETER	54/74F T _A = +25°C V _{CC} = +5.0 V C _L = 50 pF		54F T _A = -55°C to +125°C V _{CC} = 5.0 V ± 10% C _L = 50 pF		74F T _A = 0°C to +70°C V _{CC} = 5.0 V ± 5.0% C _L = 50 pF		UNITS	S1 POSITION
		MIN	MAX	MIN	MAX	MIN	MAX		
t _{PLH} t _{PHL}	Propagation Delay S _n to Z _n	5.5 4.5	12.5 11	3.5 2.5	15 12	4.5 3.5	13.5 12	ns	OPEN
t _{PLH} t _{PHL}	Propagation Delay I _n to Z _n	3.0 3.0	7.0 7.0	2.5 2.5	9.0 8.0	3.0 3.0	8.0 8.0	ns	
t _{PZH} t _{PZL}	Output Enable Time	3.0 3.0	9.0 9.5	2.5 2.5	10.5 11	3.0 3.0	10 10.5	ns	CLOSED
t _{PHZ} t _{PLZ}	Output Disable Time	2.0 2.0	5.0 6.0	2.0 2.0	6.5 9.0	2.0 2.0	6.0 7.0	ns	OPEN CLOSED

AC TEST CIRCUIT



PROPAGATION DELAY MEASUREMENTS



NOTES:

- All input waveforms have the following characteristics:
 Low Level = 0V
 High Level = 3.0 V
 Rise and Fall Times (10% to 90%) = 2.5 ns
- All timing is measured at 1.5 V unless otherwise indicated.


6

Advance Information

QUAD 3-INPUT MULTIPLEXER (With 3-State Outputs)

DESCRIPTION — The MC54F/74F257 is a quad 2-input multiplexer with 3-state outputs. Four bits of data from two sources can be selected using a Common Data Select input. The four outputs present the selected data in true (non-inverted) form. The outputs may be switched to a high impedance state with a HIGH on the common Output Enable (\overline{OE}) input, allowing the outputs to interface directly with bus oriented systems.

- MULTIPLEXER EXPANSION BY TYING OUTPUTS TOGETHER
- NON-INVERTING 3-STATE OUTPUTS
- INPUT CLAMP DIODES LIMIT HIGH-SPEED TERMINATION EFFECTS



TRUTH TABLE

OUTPUT ENABLE	SELECT INPUT	DATA INPUTS		OUTPUTS
\overline{OE}	S	I_0	I_1	Z
H	X	X	X	(Z)
L	H	X	L	L
L	H	X	H	H
L	L	L	X	L
L	L	H	X	H

H = HIGH Voltage Level
L = LOW Voltage Level
X = Immaterial
(Z) = High Impedance


FAST is a trademark of Fairchild Camera and Instrument Corporation
This document contains information on a new product. Specifications and information herein are subject to change without notice.

MC54F257 MC74F257

QUAD 3-INPUT MULTIPLEXER (With 3-State Outputs)


FAST™ SCHOTTKY TTL

LOGIC SYMBOL



V_{CC} = Pin 16
GND = Pin 8

CONNECTION DIAGRAM



J Suffix — Case 620-08
(Ceramic)
N Suffix — Case 648-05
(Plastic)

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V _{CC}	Supply Voltage*	54	4.50	5.0	5.50	V
		74	4.75	5.0	5.25	
T _A	Operating Ambient Temperature Range	54	-55	25	125	°C
		74	0	25	70	
I _{OH}	Output Current — High	54, 74			-3.0	mA
I _{OL}	Output Current — Low	54, 74			20	mA

*74F devices may be operated over the 4.5 to 5.5 V supply range where they will meet the specifications of 54F devices over the 0° to 70°C temperature range.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS	
		MIN	TYP	MAX			
V _{IH}	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage	
V _{IL}	Input LOW Voltage			0.8	V	Guaranteed Input LOW Voltage	
V _{IK}	Input Clamp Diode Voltage			-1.2	V	I _{IN} = -18 mA	V _{CC} = MIN
V _{OH}	Output HIGH Voltage	54	2.5	3.4	V	I _{OH} = -1.0 mA	V _{CC} = MIN
		54	2.4	3.3	V	I _{OH} = -3.0 mA	
		74	2.7	3.3	V	I _{OH} = -3.0 mA	
V _{OL}	Output LOW Voltage		0.35	0.5	V	I _{OL} = 20 mA	V _{CC} = MIN
I _{OZH}	Output OFF Current — HIGH			50	μA	V _{OUT} = 2.4 V	V _{CC} = MAX
I _{OZL}	Output OFF Current — LOW			-50	μA	V _{OUT} = 0.5 V	V _{CC} = MAX
I _{IH}	Input HIGH Current			20	μA	V _{IN} = 2.7 V	V _{CC} = MAX
				100		V _{IN} = 7.0 V	
I _{IL}	Input LOW Current			-0.6	mA	V _{IN} = 0.5 V	V _{CC} = MAX
I _{OS}	Output Short Circuit Current (Note 2)	-60		-150	mA	V _{OUT} = 0 V	V _{CC} = MAX
I _{CCH}	Power Supply Current		9.0	15	mA	S, I _{1x} = 4.5 V O _E , I _{0x} = Gnd	V _{CC} = MAX
I _{CCL}			14.5	22		I _{1x} = 4.5 V O _E , I _{0x} , S = Gnd	
I _{CCZ}			15	23		S, I _{0x} = Gnd O _E , I _{1x} = 4.5 V	

NOTES:

- For conditions such as MIN or MAX, use the appropriate value specified under guaranteed operating ranges.
- Not more than one output should be shorted at a time, nor for more than 1 second.

FUNCTIONAL DESCRIPTION — The F257 is a quad 2-input multiplexer with 3-state outputs. It selects four bits of data from two sources under control of a Common Data Select input. When the Select input is LOW, the I_{0x} inputs are selected and when Select is HIGH, the I_{1x} inputs are selected. The data on the selected inputs appears at the outputs in true (non-inverted) form. The device is the logic implementation of a 4-pole, 2-position switch where the position of the switch is determined by the logic levels supplied to the Select input. The logic equations for the outputs are shown below:

$$Z_a = \overline{OE} \cdot (I_{1a} \cdot S + I_{0a} \cdot \overline{S}) \quad Z_b = \overline{OE} \cdot (I_{1b} \cdot S + I_{0b} \cdot \overline{S})$$

$$Z_c = \overline{OE} \cdot (I_{1c} \cdot S + I_{0c} \cdot \overline{S}) \quad Z_d = \overline{OE} \cdot (I_{1d} \cdot S + I_{0d} \cdot \overline{S})$$

When the Output Enable input (\overline{OE}) is HIGH, the outputs are forced to a high impedance OFF state. If the outputs are tied together, all but one device must be in the high impedance state to avoid high currents that would exceed the maximum ratings. Designers should ensure the Output Enable signals to 3-state devices whose outputs are tied together are designed so there is no overlap.

AC CHARACTERISTICS

SYMBOL	PARAMETER	54/74F			54F		74F		UNITS
		$T_A = +25^\circ\text{C}$ $V_{CC} = +5.0\text{ V}$ $C_L = 50\text{ pF}$			$T_A = -55\text{ to }+125^\circ\text{C}$ $V_{CC} = 5.0\text{ V} \pm 10\%$ $C_L = 50\text{ pF}$		$T_A = 0\text{ to }+70^\circ\text{C}$ $V_{CC} = 5.0\text{ V} \pm 5\%$ $C_L = 50\text{ pF}$		
		MIN	TYP	MAX	MIN	MAX	MIN	MAX	
tPLH	Propagation Delay	3.0	4.5	6.0	3.0	8.0	3.0	7.0	ns
tPHL	I_n to Z_n	2.5	4.2	5.5	2.5	8.0	2.5	6.5	
tPLH	Propagation Delay	4.5	10.1	13	4.5	15.5	4.5	15	ns
tPHL	S to Z_n	3.5	6.5	8.5	3.5	10.5	3.5	9.5	
tPZH	Output Enable Time	3.0	5.9	7.5	3.0	9.5	3.0	8.5	ns
tPZL		3.0	5.5	7.5	3.0	10	3.0	8.5	
tPZH	Output Disable Time	2.0	4.3	6.0	2.0	7.0	2.0	7.0	ns
tPZL		2.0	4.5	6.0	2.0	9.5	2.0	7.0	


MC54F258 MC74F258

Advance Information

QUAD 2-INPUT MULTIPLEXER (With 3-State Outputs)

DESCRIPTION — The MC54F/74F258 is a quad 2-input multiplexer with 3-state outputs. Four bits of data from two sources can be selected using a Common Data Select input. The four outputs present the selected data in the complement (inverted) form. The outputs may be switched to a high impedance state with a HIGH on the common Output Enable (\overline{OE}) input, allowing the outputs to interface directly with bus oriented systems.

- MULTIPLEXER EXPANSION BY TYING OUTPUTS TOGETHER
- INVERTING 3-STATE OUTPUTS



TRUTH TABLE

OUTPUT ENABLE	SELECT INPUT	DATA INPUTS		OUTPUTS
\overline{OE}	S	I_0	I_1	\overline{Z}
H	X	X	X	Z
L	H	X	L	H
L	H	X	H	L
L	L	L	X	H
L	L	H	X	L


H = HIGH Voltage Level
L = LOW Voltage Level
X = Immaterial
Z = High Impedance

FAST is a trademark of Fairchild Camera and Instrument Corporation
This document contains information on a new product. Specifications and information herein are subject to change without notice.

QUAD 2-INPUT MULTIPLEXER (With 3-State Outputs)


FAST™ SCHOTTKY TTL

LOGIC SYMBOLS



V_{CC} = Pin 16
GND = Pin 8

CONNECTION DIAGRAM



J Suffix — Case 620-08
(Ceramic)

N Suffix — Case 648-05
(Plastic)

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V _{CC}	Supply Voltage*	54	4.50	5.0	5.50	V
		74	4.75	5.0	5.25	
T _A	Operating Ambient Temperature Range	54	-55	25	125	°C
		74	0	25	70	
I _{OH}	Output Current — High	54, 74			-3.0	mA
I _{OL}	Output Current — Low	54, 74			20	mA

* 74F devices may be operated over the 4.5 to 5.5 V supply range where they will meet the specifications of 54F devices over the 0° to 70°C temperature range.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS	
		MIN	TYP	MAX			
V _{IH}	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage	
V _{IL}	Input LOW Voltage			0.8	V	Guaranteed Input LOW Voltage	
V _{IK}	Input Clamp Diode Voltage			-1.2	V	I _{IN} = -18 mA	V _{CC} = MIN
V _{OH}	Output HIGH Voltage	54	2.5	3.4	V	I _{OH} = -1.0 mA	V _{CC} = MIN
		54	2.4	3.3	V	I _{OH} = -3.0 mA	
		74	2.7	3.3	V	I _{OH} = -3.0 mA	
V _{OL}	Output LOW Voltage		0.35	0.5	V	I _{OL} = 20 mA	V _{CC} = MIN
I _{OZH}	Output OFF Current — HIGH			50	μA	V _{OUT} = 2.4 V	V _{CC} = MAX
I _{OZL}	Output OFF Current — LOW			-50	μA	V _{OUT} = 0.5 V	V _{CC} = MAX
I _{IH}	Input HIGH Current			20	μA	V _{IN} = 2.7 V	V _{CC} = MAX
				100		V _{IN} = 7.0 V	
I _{IL}	Input LOW Current			-0.6	mA	V _{IN} = 0.5 V	V _{CC} = MAX
I _{OS}	Output Short Circuit Current (Note 2)	-60		-150	mA	V _{OUT} = 0 V	V _{CC} = MAX
I _{CCH}	Power Supply Current		6.2	9.5	mA	S, I _{1x} = 4.5 V OE, I _{0x} = Gnd	V _{CC} = MAX
I _{CCL}			15.1	23		I _{1x} = 4.5 V OE, I _{0x} , S = Gnd	
I _{CCZ}			11.3	17		S, I _{0x} = Gnd OE, I _{1x} = 4.5 V	

NOTES:

- For conditions such as MIN or MAX, use the appropriate value specified under guaranteed operating ranges.
- Not more than one output should be shorted at a time, nor for more than 1 second.

FUNCTIONAL DESCRIPTION — The F258 is a quad 2-input multiplexer with 3-state outputs. It selects four bits of data from two sources under control of a common Select input (S). When the Select input is LOW, the I_{0x} inputs are selected and when Select is HIGH, the I_{1x} inputs are selected. The data on the selected inputs appears at the outputs in inverted form. The F258 is the logic implementation of a 4-pole, 2-position switch where the position of the switch is determined by the logic levels supplied to the Select input. The logic equations for the outputs are shown below:

$$\begin{aligned}\bar{Z}_a &= \overline{OE} \cdot (I_{1a} \cdot S + I_{0a} \cdot \bar{S}) & \bar{Z}_b &= \overline{OE} \cdot (I_{1b} \cdot S + I_{0b} \cdot \bar{S}) \\ \bar{Z}_c &= \overline{OE} \cdot (I_{1c} \cdot S + I_{0c} \cdot \bar{S}) & \bar{Z}_d &= \overline{OE} \cdot (I_{1d} \cdot S + I_{0d} \cdot \bar{S})\end{aligned}$$

When the Output Enable input (\overline{OE}) is HIGH, the outputs are forced to a high impedance OFF state. If the outputs of the 3-state devices are tied together, all but one device must be in the high impedance state to avoid high currents that would exceed the maximum ratings. Designers should ensure that Output Enable signals to 3-state devices whose outputs are tied together are designed so there is no overlap.

AC CHARACTERISTICS

SYMBOL	PARAMETER	54/74F			54F		74F		UNITS
		$T_A = +25^\circ\text{C}$ $V_{CC} = +5.0\text{ V}$ $C_L = 50\text{ pF}$			$T_A = -55\text{ to }+125^\circ\text{C}$ $V_{CC} = 5.0\text{ V} \pm 10\%$ $C_L = 50\text{ pF}$		$T_A = 0\text{ to }+70^\circ\text{C}$ $V_{CC} = 5.0\text{ V} \pm 5\%$ $C_L = 50\text{ pF}$		
		MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t_{PLH} t_{PHL}	Propagation Delay I_n to \bar{Z}_n	2.5 2.0	4.0 3.5	5.3 4.7	2.0 1.5	7.5 6.0	2.5 2.0	6.0 5.5	ns
t_{PLH} t_{PHL}	Propagation Delay S to \bar{Z}_n	4.0 4.0	6.5 7.3	8.5 9.5	4.0 4.0	12 11.5	4.0 4.0	9.5 11	ns
t_{PZH} t_{PZL}	Output Enable Time	3.0 3.0	5.9 5.5	7.5 7.5	3.0 3.0	11 9.5	3.0 3.0	8.5 8.5	ns
t_{PZH} t_{PZL}	Output Disable Time	2.0 2.0	4.3 4.5	6.0 6.0	1.5 2.0	7.0 9.0	2.0 2.0	7.0 7.0	ns

Advance Information

4-BIT BINARY FULL ADDER (With Fast Carry)

DESCRIPTION — MC54F/74F283 high-speed 4-bit binary full adder with internal carry lookahead accepts two 4-bit binary words ($A_0 - A_3, B_0 - B_3$) and a Carry input (C_0). It generates the binary Sum outputs ($S_0 - S_3$) and the Carry output (C_4) from the most significant bit. The 'F283 will operate with either active-HIGH or active-LOW operands (positive or negative logic).

FUNCTIONAL DESCRIPTION — The 'F283 adds two 4-bit binary words (A plus B) plus the incoming carry C_0 . The binary sum appears on the Sum ($S_0 - S_3$) and outgoing carry (C_4) outputs. The binary weight of the various inputs and outputs is indicated by the subscript numbers, representing powers of two.

$$2^0 (A_0 + B_0 + C_0) + 2^1 (A_1 + B_1) + 2^2 (A_2 + B_2) + 2^3 (A_3 + B_3) = S_0 + 2S_1 + 4S_2 + 8S_3 + 16C_4$$

Where (+) = plus

Interchanging inputs of equal weight does not affect the operation. Thus C_0, A_0, B_0 can be arbitrarily assigned to pins 5, 6 and 7. Due to the symmetry of the binary add function, the 'F283 can be used either with all inputs and outputs active HIGH (positive logic) or with all inputs and outputs active LOW (negative logic). See Figure A. Note that if C_0 is not used it must be tied LOW for active-HIGH logic or tied HIGH for active-LOW logic.

Due to pin limitations, the intermediate carries of the 'F283 are not brought out for use as inputs or outputs. However, other means can be used to effectively insert a carry into, or bring a carry out from, an intermediate stage. Figure B shows how to make a 3-bit adder. Tying the operand inputs of the fourth adder (A_3, B_3) LOW makes S_3 dependent only on, and equal to, the carry from the third adder. Using somewhat the same principle, Figure C shows a way of dividing the 'F283 into a 2-bit and a 1-bit adder. The third stage adder (A_2, B_2, S_2) is used merely as a means of getting a carry (C_{10}) signal into the fourth stage (via A_2 and B_2) and bringing out the carry from the second stage on S_2 . Note that as long as A_2 and B_2 are the same, whether HIGH or LOW, they do not influence S_2 . Similarly, when A_2 and B_2 are the same the carry into the third stage does not influence the carry out of the third stage. Figure D shows a method of implementing a 5-input encoder, where the inputs are equally weighted. The outputs S_0, S_1 and S_2 present a binary number equal to the number of inputs $I_1 - I_5$ that are true. Figure E shows one method of implementing a 5-input majority gate. When three or more of the inputs $I_1 - I_5$ are true, the output M_5 is true.

FAST is a trademark of Fairchild Camera and Instrument Corporation


This document contains information on a new product. Specifications and information herein are subject to change without notice.

MC54F283 MC74F283

4-BIT BINARY FULL ADDER (With Fast Carry)


FAST™ SCHOTTKY TTL

LOGIC SYMBOL




V_{CC} = Pin 16
GND = Pin 8

CONNECTION DIAGRAM



J Suffix — Case 620-08
(Ceramic)
N Suffix — Case 648-05
(Plastic)

LOGIC DIAGRAM



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
VCC	Supply Voltage*	54	4.50	5.0	5.50	V
		74	4.75	5.0	5.25	
TA	Operating Ambient Temperature Range	54	-55	25	125	°C
		74	0	25	70	
I _{OH}	Output Current — High	54, 74	—	—	-1.0	mA
I _{OL}	Output Current — Low	54, 74	—	—	20	mA

*74F devices may be operated over the 4.5 to 5.5 V supply range where they will meet the specifications of 54F devices over the 0° to 70°C temperature range.

FIGURE A — Active-HIGH versus Active-LOW Interpretation

	C ₀	A ₀	A ₁	A ₂	A ₃	B ₀	B ₁	B ₂	B ₃	S ₀	S ₁	S ₂	S ₃	C ₄
Logic Levels	L	L	H	L	H	H	L	L	H	H	H	L	L	H
Active HIGH	0	0	1	0	1	1	0	0	1	1	1	0	0	1
Active LOW	1	1	0	1	0	0	1	1	0	0	0	1	1	0

Active HIGH: 0 + 10 + 9 = 3 + 16 Active LOW: 1 + 5 + 6 = 12 + 0

6

FIGURE B — 3-Bit Adder




FIGURE C — 2-Bit and 1-Bit Adders




FIGURE D — 5-Input Encoder





FIGURE E — 5-Input Majority Gate



DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
V _{IH}	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage
V _{IL}	Input LOW Voltage			0.8	V	Guaranteed Input LOW Voltage
V _{IK}	Input Clamp Diode Voltage			-1.2	V	I _{IN} = -18 mA V _{CC} = MIN
V _{OH}	Output HIGH Voltage	54	2.5	3.4	V	I _{OH} = -1.0 mA
		74	2.7	3.4	V	I _{OH} = -1.0 mA
V _{OL}	Output LOW Voltage		0.35	0.5	V	I _{OL} = 20 mA V _{CC} = MIN
I _{IH}	Input HIGH Current			20	μA	V _{IN} = 2.7 V
				100	μA	V _{IN} = 7.0 V
I _{IL}	Input LOW Current C ₀ Input A and B Inputs			-0.6	mA	V _{IN} = 0.5 V V _{CC} = MAX
				-1.2	mA	
I _{OS}	Output Short Circuit Current (Note 2)	-60		-150	mA	V _{OUT} = 0 V V _{CC} = MAX
I _{CC}	Power Supply Current		36	55	mA	Inputs = 4.5 V V _{CC} = MAX

NOTES:

1. For conditions such as MIN or MAX, use the appropriate value specified under guaranteed operating ranges.
2. Not more than one output should be shorted at a time, nor for more than 1 second.

AC CHARACTERISTICS

SYMBOL	PARAMETER	54/74F			54F		74F		UNITS
		T _A = +25°C V _{CC} = +5.0 V C _L = 50 pF			T _A = -55 to +125°C V _{CC} = 5.0 V ±10% C _L = 50 pF		T _A = 0 to +70°C V _{CC} = 5.0 V ±5% C _L = 50 pF		
		MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t _{PLH}	Propagation Delay	3.5	7.0	9.5	3.5	14	3.5	10.5	ns
t _{PHL}	C ₀ to S _n	4.0	7.0	9.5	4.0	14	4.0	10.5	
t _{PLH}	Propagation Delay	4.0	7.0	9.5	4.0	14	4.0	10.5	ns
t _{PHL}	A _n or B _n to S _n	3.5	7.0	9.5	3.5	14	3.5	10.5	
t _{PLH}	Propagation Delay	3.5	5.7	7.5	3.5	10.5	3.5	8.5	ns
t _{PHL}	C ₀ to C ₄	3.0	5.4	7.0	3.0	10	3.0	8.0	
t _{PLH}	Propagation Delay	3.5	5.7	7.5	3.5	10.5	3.5	8.5	ns
t _{PHL}	A _n or B _n to C ₄	3.0	5.3	7.0	3.0	10	3.0	8.0	

MC54F350 MC74F350

Advance Information

4-BIT SHIFTER (With 3-State Outputs)

DESCRIPTION — MC54F/74F350 is a specialized multiplexer that accepts a 4-bit word and shifts it 0, 1, 2 or 3 places, as determined by two Select (S_0 , S_1) inputs. For expansion to longer words, three linking inputs are provided for lower-order bits; thus two packages can shift an 8-bit word, four packages a 16-bit word, etc. Shifting by more than three places is accomplished by paralleling the 3-state outputs of different packages and using the Output Enable (\overline{OE}) inputs as a third Select level. With appropriate interconnections, the 'F350 can perform zero-backfill, sign-extend or end-around (barrel) shift functions.

- Linking Inputs for Word Expansion
- 3-State Outputs for Extending Shift Range

FUNCTIONAL DESCRIPTION — The 'F350 is operationally equivalent to a 4-input multiplexer with the inputs connected so that the select code causes successive one-bit shifts of the data word. This internal connection makes it possible to perform shifts of 0, 1, 2 or 3 places on words of any length.

A 7-bit data word is introduced at the I_n inputs and is shifted according to the code applied to the select inputs S_0 , S_1 . Outputs O_0 - O_3 are 3-state, controlled by an active-LOW output enable (\overline{OE}). When \overline{OE} is LOW, data outputs will follow selected data inputs; when HIGH, the data outputs will be forced to the high-impedance state. This feature allows shifters to be cascaded on the same output lines or to a common bus. The shift function can be logical, with zeros pulled in at either or both ends of the shifting field; arithmetic, where the sign bit is repeated during a shift down; or end around, where the data word forms a continuous loop.

LOGIC EQUATIONS

$$O_0 = \overline{S_0} \overline{S_1} I_0 + S_0 \overline{S_1} I_{-1} + \overline{S_0} S_1 I_{-2} + S_0 S_1 I_{-3}$$

$$O_1 = \overline{S_0} \overline{S_1} I_1 + S_0 \overline{S_1} I_0 + \overline{S_0} S_1 I_{-1} + S_0 S_1 I_{-2}$$

$$O_2 = \overline{S_0} \overline{S_1} I_2 + S_0 \overline{S_1} I_1 + \overline{S_0} S_1 I_0 + S_0 S_1 I_{-1}$$


$$O_3 = \overline{S_0} \overline{S_1} I_3 + S_0 \overline{S_1} I_2 + \overline{S_0} S_1 I_1 + S_0 S_1 I_0$$

FAST is a trademark of Fairchild Camera and Instrument Corporation.
This document contains information on a new product. Specifications and information herein are subject to change without notice.

4-BIT SHIFTER (With 3-State Outputs)


FAST™ SCHOTTKY TTL

LOGIC SYMBOL



VCC = Pin 16
GND = Pin 8

CONNECTION DIAGRAM




J Suffix — Case 620-08
(Ceramic)
N Suffix — Case 648-05
(Plastic)

TRUTH TABLE

INPUTS			OUTPUTS			
OE	S ₁	S ₀	O ₀	O ₁	O ₂	O ₃
H	X	X	Z	Z	Z	Z
L	L	L	I ₀	I ₁	I ₂	I ₃
L	L	H	I ₋₁	I ₀	I ₁	I ₂
L	H	L	I ₋₂	I ₋₁	I ₀	I ₁
L	H	H	I ₋₃	I ₋₂	I ₋₁	I ₀

H = HIGH Voltage Level
 L = LOW Voltage Level
 Z = High Impedance
 X = Immaterial

LOGIC DIAGRAM



GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V _{CC}	Supply Voltage*	54	4.50	5.0	5.50	V
		74	4.75	5.0	5.25	
T _A	Operating Ambient Temperature Range	54	-55	25	125	°C
		74	0	25	70	
I _{OH}	Output Current — High	54, 74	—	—	-3.0	mA
I _{OL}	Output Current — Low	54, 74	—	—	20	mA

*74F devices may be operated over the 4.5 to 5.5 V supply range where they will meet the specifications of 54F devices over the 0° to 70°C temperature range.

6

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS	
		MIN	TYP	MAX			
V _{IH}	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage	
V _{IL}	Input LOW Voltage			0.8	V	Guaranteed Input LOW Voltage	
V _{IK}	Input Clamp Diode Voltage			-1.2	V	I _{IN} = -18 mA	V _{CC} = MIN
V _{OH}	Output HIGH Voltage	54	2.5	3.4	V	I _{OH} = -1.0 mA	V _{CC} = MIN
		54	2.4	3.3	V	I _{OH} = -3.0 mA	
		74	2.7	3.3	V	I _{OH} = -3.0 mA	
V _{OL}	Output LOW Voltage		0.35	0.5	V	I _{OL} = 20 mA	V _{CC} = MIN
I _{OZH}	Output OFF Current — HIGH			50	μA	V _{OUT} = 2.4 V	V _{CC} = MAX
I _{OZL}	Output OFF Current — LOW			-50	μA	V _{OUT} = 0.5 V	V _{CC} = MAX
I _{IH}	Input HIGH Current			20	μA	V _{IN} = 2.7 V	V _{CC} = MAX
				100		V _{IN} = 7.0 V	
I _{IL}	Input LOW Current			-1.2	mA	V _{IN} = 0.5 V	V _{CC} = MAX
I _{OS}	Output Short Circuit Current (Note 2)	-60		-150	mA	V _{OUT} = 0 V	V _{CC} = MAX
I _{CCH}	Power Supply Current		22	35	mA	Outputs HIGH	V _{CC} = Max
I _{CCL}			26	41		Outputs LOW	
I _{CCZ}			26	42		Outputs OFF	

NOTES:


- For conditions such as MIN or MAX, use the appropriate value specified under guaranteed operating ranges.
- Not more than one output should be shorted at a time, nor for more than 1 second.

AC CHARACTERISTICS

SYMBOL	PARAMETER	54/74F			54F		74F		UNITS
		T _A = +25°C V _{CC} = +5.0 V C _L = 50 pF			T _A = -55 to +125°C V _{CC} = 5.0 V ±10% C _L = 50 pF		T _A = 0 to +70°C V _{CC} = 5.0 V ±5% C _L = 50 pF		
		MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t _{PLH}	Propagation Delay	3.0	4.5	6.0	3.0	7.5	3.0	7.0	ns
t _{PHL}	I _n to O _n	2.5	4.0	5.5	2.5	7.0	2.5	6.5	
t _{PLH}	Propagation Delay	4.0	7.8	10	4.0	13	4.0	11	ns
t _{PHL}	S _n to O _n	3.0	6.5	8.5	3.0	10	3.0	9.5	
t _{PZH}	Output Enable Time	2.5	5.0	7.0	2.5	8.5	2.5	8.0	ns
t _{PZL}		4.0	7.0	9.0	4.0	11	4.0	10	
t _{PHZ}	Output Disable Time	2.0	3.9	5.5	2.0	7.0	2.0	6.5	ns
t _{PLZ}		2.0	4.0	5.5	2.0	8.5	2.0	6.5	


APPLICATIONS

16-Bit Shift-Up 0 to 3 Places, Zero Backfill



S₁ S₀
 L L NO SHIFT
 L H SHIFT 1 PLACE
 H L SHIFT 2 PLACES
 H H SHIFT 3 PLACES


8-Bit End Around Shift 0 to 7 Places



S ₂ S ₁ S ₀	S ₂ S ₁ S ₀
L L L NO SHIFT	H L H SHIFT END AROUND 5
L L H SHIFT END AROUND 1	H H L SHIFT END AROUND 6
L H L SHIFT END AROUND 2	H H H SHIFT END AROUND 7
L H H SHIFT END AROUND 3	
H L L SHIFT END AROUND 4	

6

13-Bit Twos Complement Scaler




S ₁	S ₀	SCALE
L	L + 8	1/8
L	H + 4	1/4
H	L + 2	1/2
H	H NO CHANGE	1

Advance Information

DUAL 4-INPUT MULTIPLEXER

DESCRIPTION — The MC54F/74F352 is a very high speed dual 4-input multiplexer with common Select inputs and individual Enable inputs for each section. It can select two bits of data from four sources. The two buffered outputs present data in the inverted (complementary) form. The 'F352 is the functional equivalent of the 'F153 except with inverted outputs.

- Inverted Version of the 'F153
- Separate Enables for Each Multiplexer
- Input Clamp Diode Limits High Speed Termination Effects




MC54F352
MC74F352


**DUAL 4-INPUT
MULTIPLEXER**

FAST™ SCHOTTKY TTL

LOGIC SYMBOL



CONNECTION DIAGRAM



J Suffix — Case 620-08
(Ceramic)
N Suffix — Case 648-05
(Plastic)

FAST is a trademark of Fairchild Camera and Instrument Corporation.
This document contains information on a new product. Specifications and information herein are subject to change without notice.

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V _{CC}	Supply Voltage*	54	4.50	5.0	5.50	V
		74	4.75	5.0	5.25	
T _A	Operating Ambient Temperature Range	54	-55	25	125	°C
		74	0	25	70	
I _{OH}	Output Current — High	54, 74	—	—	-1.0	mA
I _{OL}	Output Current — Low	54, 74	—	—	20	mA

*74F devices may be operated over the 4.5 to 5.5 V supply range where they will meet the specifications of 54F devices over the 0° to 70°C temperature range.

FUNCTIONAL DESCRIPTION — The 'F352 is a dual 4-input multiplexer. It selects two bits of data from up to four sources under the control of the common Select inputs (S₀, S₁). The two 4-input multiplexer circuits have individual active-LOW Enables (\bar{E}_a , \bar{E}_b) which can be used to strobe the outputs independently. When the Enables (\bar{E}_a , \bar{E}_b) are HIGH, the corresponding outputs (\bar{Z}_a , \bar{Z}_b) are forced HIGH.

The logic equations for the outputs are shown below:

$$\bar{Z}_a = \bar{E}_a \cdot (I_{0a} \cdot \bar{S}_1 \cdot \bar{S}_0 + I_{1a} \cdot \bar{S}_1 \cdot S_0 + I_{2a} \cdot S_1 \cdot \bar{S}_0 + I_{3a} \cdot S_1 \cdot S_0)$$

$$\bar{Z}_b = \bar{E}_b \cdot (I_{0b} \cdot \bar{S}_1 \cdot \bar{S}_0 + I_{1b} \cdot \bar{S}_1 \cdot S_0 + I_{2b} \cdot S_1 \cdot \bar{S}_0 + I_{3b} \cdot S_1 \cdot S_0)$$

The 'F352 can be used to move data from a group of registers to a common output bus. The particular register from which the data came would be determined by the state of the Select inputs. A less obvious application is as a function generator. The 'F352 can generate two functions of three variables. This is useful for implementing highly irregular random logic.

TRUTH TABLE

SELECT INPUTS		\bar{E}	INPUTS (a or b)				OUTPUT \bar{Z}
S ₀	S ₁		I ₀	I ₁	I ₂	I ₃	
X	X	H	X	X	X	X	H
L	L	L	L	X	X	X	H
L	L	L	H	X	X	X	L
H	L	L	X	L	X	X	H
H	L	L	X	H	X	X	L
L	H	L	X	X	L	X	H
L	H	L	X	X	H	X	L
H	H	L	X	X	X	L	H
H	H	L	X	X	X	H	L

H = HIGH Voltage Level
L = LOW Voltage Level
X = Immaterial

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS	
		MIN	TYP	MAX			
V _{IH}	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage	
V _{IL}	Input LOW Voltage			0.8	V	Guaranteed Input LOW Voltage	
V _{IK}	Input Clamp Diode Voltage			-1.2	V	I _{IIN} = -18 mA	V _{CC} = MIN
V _{OH}	Output HIGH Voltage	54	2.5	3.4	V	I _{OH} = -1.0 mA	V _{CC} = MIN
		74	2.7	3.4	V	I _{OH} = -1.0 mA	
V _{OL}	Output LOW Voltage		0.35	0.5	V	I _{OL} = 20 mA	V _{CC} = MIN
I _{IH}	Input HIGH Current			20	μA	V _{IN} = 2.7 V	V _{CC} = MAX
				100		V _{IN} = 7.0 V	
I _{IL}	Input LOW Current			-0.6	mA	V _{IN} = 0.5 V	V _{CC} = MAX
I _{OS}	Output Short Circuit Current (Note 2)	-60		-150	mA	V _{OUT} = 0 V	V _{CC} = MAX
I _{CCH}	Power Supply Current		9.3	14	mA	V _{IN} = Gnd	V _{CC} = MAX
I _{CCL}			13.3	20		V _{IN} = HIGH	

NOTES:

- For conditions such as MIN or MAX, use the appropriate value specified under guaranteed operating ranges.
- Not more than one output should be shorted at a time, nor for more than 1 second.

AC CHARACTERISTICS

SYMBOL	PARAMETER	54/74F			54F		74F		UNITS
		T _A = +25°C V _{CC} = +5.0 V C _L = 50 pF			T _A = -55 to +125°C V _{CC} = 5.0 V ±10% C _L = 50 pF		T _A = 0 to +70°C V _{CC} = 5.0 V ±5% C _L = 50 pF		
		MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t _{PLH}	Propagation Delay	4.0	7.4	13	3.5	14.5	4.0	14	ns
t _{PHL}	S _n to \bar{Z}_n	4.0	7.0	13	3.5	15	4.0	14	
t _{PLH}	Propagation Delay	5.0	8.7	14	4.5	17	5.0	15	ns
t _{PHL}	\bar{E}_n to \bar{Z}_n	4.0	8.6	11	4.0	13	4.0	12	
t _{PLH}	Propagation Delay	2.0	4.9	7.0	2.0	9.0	2.0	8.0	ns
t _{PHL}	I _n to \bar{Z}_n	2.0	3.0	6.0	2.0	7.5	2.0	7.0	

MC54F353 MC74F353

Advance Information

DUAL 4-INPUT MULTIPLEXER (With 3-State Outputs)

DESCRIPTION — The MC54F/74F353 is a dual 4-input multiplexer with 3-state outputs. It can select two bits of data from four sources using common Select inputs. The outputs may be individually switched to a high impedance state with a HIGH on the respective Output Enable (\overline{OE}) inputs, allowing the outputs to interface directly with bus oriented systems.

- Inverted Version of 'F253
- Multifunction Capability
- Separate Enables for Each Multiplexer

FUNCTIONAL DESCRIPTION — The 'F353 contains two identical 4-input multiplexers with 3-state outputs. They select two bits from four sources selected by common Select inputs (S_0, S_1). The 4-input multiplexers have individual Output enable ($\overline{OE}_a, \overline{OE}_b$) inputs which, when HIGH, force the outputs to a high impedance (high Z) state. The logic equations for the outputs are shown below:

$$\begin{aligned} \overline{Z}_a &= \overline{OE}_a \bullet (I_{0a} \bullet \overline{S}_1 \bullet \overline{S}_0 + I_{1a} \bullet \overline{S}_1 \bullet S_0 + \\ &\quad I_{2a} \bullet S_1 \bullet \overline{S}_0 + I_{3a} \bullet S_1 \bullet S_0) \\ \overline{Z}_b &= \overline{OE}_b \bullet (I_{0b} \bullet \overline{S}_1 \bullet \overline{S}_0 + I_{1b} \bullet \overline{S}_1 \bullet S_0 + \\ &\quad I_{2b} \bullet S_1 \bullet \overline{S}_0 + I_{3b} \bullet S_1 \bullet S_0) \end{aligned}$$

If the outputs of 3-state devices are tied together, all but one device must be in the high impedance state to avoid high currents that would exceed the maximum ratings. Designers should ensure that Output Enable signals to 3-state devices whose outputs are tied together are designed so that there is no overlap.

TRUTH TABLE


SELECT INPUTS		DATA INPUTS				OUTPUT ENABLE	OUTPUT
S_0	S_1	I_0	I_1	I_2	I_3	\overline{OE}	\overline{Z}
X	X	X	X	X	X	H	(Z)
L	L	L	X	X	X	L	H
L	L	H	X	X	X	L	L
H	L	X	L	X	X	L	H
H	L	X	H	X	X	L	L
L	H	X	X	L	X	L	H
L	H	X	X	H	X	L	L
H	H	X	X	X	L	L	H
H	H	X	X	X	H	L	L

H = HIGH Voltage Level
L = LOW Voltage Level
X = Immaterial
(Z) = High Impedance

Address inputs S_0 and S_1 are common to both sections.


DUAL 4-INPUT MULTIPLEXER (With 3-State Outputs)

LOGIC SYMBOL



VCC = Pin 16
GND = Pin 8


CONNECTION DIAGRAM



J Suffix — Case 620-08 (Ceramic)
N Suffix — Case 648-05 (Plastic)

FAST is a trademark of Fairchild Camera and Instrument Corporation
This document contains information on a new product. Specifications and information herein are subject to change without notice.

LOGIC DIAGRAM



GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
VCC	Supply Voltage*	54	4.50	5.0	5.50	V
		74	4.75	5.0	5.25	
TA	Operating Ambient Temperature Range	54	-55	25	125	°C
		74	0	25	70	
IOH	Output Current — High	54, 74			-3.0	mA
IOL	Output Current — Low	54, 74			20	mA

*74F devices may be operated over the 4.5 to 5.5 V supply range where they will meet the specifications of 54F devices over the 0° to 70°C temperature range.

AC CHARACTERISTICS

SYMBOL	PARAMETER	54/74F			54F		74F		UNITS
		TA = +25°C VCC = +5.0 V CL = 50 pF			TA = -55 to +125°C VCC = 5.0 V ±10% CL = 50 pF		TA = 0 to +70°C VCC = 5.0 V ±5% CL = 50 pF		
		MIN	TYP	MAX	MIN	MAX	MIN	MAX	
tPLH	Propagation Delay	5.0	8.8	14	5.0	16	5.0	15	ns
tPHL	Sn to Zn	4.0	7.4	11	4.0	14	4.0	12	
tPLH	Propagation Delay	3.0	5.6	7.0	3.0	9.0	3.0	8.0	ns
tPHL	In to Zn	2.0	2.8	6.0	2.0	7.5	2.0	7.0	
tPZH	Output Enable Time	3.0	6.8	9.0	3.0	11	3.0	10	ns
tPZL		3.0	7.2	9.5	3.0	12	3.0	10.5	
tPHZ	Output Disable Time	2.0	3.7	5.0	2.0	6.5	2.0	6.0	ns
tPLZ		2.0	4.4	6.0	2.0	8.5	2.0	7.0	

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS	
		MIN	TYP	MAX			
V _{IH}	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage	
V _{IL}	Input LOW Voltage			0.8	V	Guaranteed Input LOW Voltage	
V _{IK}	Input Clamp Diode Voltage			-1.2	V	I _{IN} = -18 mA	V _{CC} = MIN
V _{OH}	Output HIGH Voltage	54	2.5	3.4	V	I _{OH} = -1.0 mA	V _{CC} = MIN
		54	2.4	3.3	V	I _{OH} = -3.0 mA	
		74	2.7	3.3	V	I _{OH} = -3.0 mA	
V _{OL}	Output LOW Voltage		0.35	0.5	V	I _{OL} = 20 mA	V _{CC} = MIN
I _{OZH}	Output OFF Current — HIGH			50	μA	V _{OUT} = 2.4 V	V _{CC} = MAX
I _{OZL}	Output OFF Current — LOW			-50	μA	V _{OUT} = 0.5 V	V _{CC} = MAX
I _{IH}	Input HIGH Current			20	μA	V _{IN} = 2.7 V	V _{CC} = MAX
				100		V _{IN} = 7.0 V	
I _{IL}	Input LOW Current			-0.6	mA	V _{IN} = 0.5 V	V _{CC} = MAX
I _{OS}	Output Short Circuit Current (Note 2)	-60		-150	mA	V _{OUT} = 0 V	V _{CC} = MAX
I _{CCH}	Power Supply Current		9.3	14	mA	I _n , S _n , $\overline{O}E_n = \text{Gnd}$	V _{CC} = Max
I _{CCL}			13.3	20		I _n , S _n = Gnd	
I _{CCZ}			15	23		$\overline{O}E_n = 4.5 \text{ V}$	

NOTES:

- For conditions such as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.
- Not more than one output should be shorted at a time, nor for more than 1 second.

MC54F373 MC74F373


Advance Information

OCTAL TRANSPARENT LATCH (With 3-State Inputs)

DESCRIPTION — The MC54F/74F373 consists of eight latches with 3-state outputs for bus organized system applications. The flip-flops appear transparent to the data when Latch Enable (Le) is HIGH. When LE is LOW, the data that meets the setup times is latched. Data appears on the bus when the Output Enable (\overline{OE}) is LOW. When \overline{OE} is HIGH the bus output is in the high impedance state.

- Eight Latches in a Single Package
- 3-State Outputs for Bus Interfacing


LOGIC SYMBOL



OCTAL TRANSPARENT LATCH (With 3-State Inputs)

FAST™ SCHOTTKY TTL

CONNECTION DIAGRAM



J Suffix — Case 732-03
(Ceramic)
N Suffix — Case 738-01
(Plastic)

GUARANTEED OPERATING RANGES


SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V _{CC}	Supply Voltage*	54	4.50	5.0	5.50	V
		74	4.75	5.0	5.25	
T _A	Operating Ambient Temperature Range	54	-55	25	125	°C
		74	0	25	70	
I _{OH}	Output Current — High	54, 74			-3.0	mA
I _{OL}	Output Current — Low	54, 74			20	mA

* 74F devices may be operated over the 4.5 to 5.5 V supply range where they will meet the specifications of 54F devices over the 0° to 70°C temperature range.

FAST is a trademark of Fairchild Camera and Instrument Corporation.
This document contains information on a new product. Specifications and information herein are subject to change without notice.

FUNCTIONAL DESCRIPTION — The 'F373 contains eight D-type latches with 3-state output buffers. When the Latch Enable (LE) input is HIGH, data on the D_n inputs enters the latches. In this condition the latches are transparent, i.e., a latch output will change state each time its D_n input changes. When LE is LOW the latches store the information that was present on the D inputs a setup time preceding the HIGH-to-LOW transition of LE. The 3-state buffers are controlled by the Output Enable (\overline{OE}) input. When \overline{OE} is LOW, the buffers are in the bi-state mode. When \overline{OE} is HIGH the buffers are in the high impedance mode but this does not interfere with entering new data into the latches.

LOGIC DIAGRAM



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
V_{IH}	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage
V_{IL}	Input LOW Voltage			0.8	V	Guaranteed Input LOW Voltage
V_{IK}	Input Clamp Diode Voltage			-1.2	V	$I_{IN} = -18 \text{ mA}$ $V_{CC} = \text{MIN}$
V_{OH}	Output HIGH Voltage	54	2.5	3.4	V	$I_{OH} = -1.0 \text{ mA}$ $V_{CC} = \text{MIN}$
		54	2.4	3.3	V	$I_{OH} = -3.0 \text{ mA}$
		74	2.7	3.3	V	$I_{OH} = -3.0 \text{ mA}$
V_{OL}	Output LOW Voltage		0.35	0.5	V	$I_{OL} = 20 \text{ mA}$ $V_{CC} = \text{MIN}$
I_{OZH}	Output OFF Current — HIGH			50	μA	$V_{OUT} = 2.4 \text{ V}$ $V_{CC} = \text{MAX}$
I_{OZL}	Output OFF Current — LOW			-50	μA	$V_{OUT} = 0.5 \text{ V}$ $V_{CC} = \text{MAX}$
I_{IH}	Input HIGH Current			20	μA	$V_{IN} = 2.7 \text{ V}$ $V_{CC} = \text{MAX}$
				100		$V_{IN} = 7.0 \text{ V}$
I_{IL}	Input LOW Current			-0.6	mA	$V_{IN} = 0.5 \text{ V}$ $V_{CC} = \text{MAX}$
I_{OS}	Output Short Circuit Current (Note 2)	-60		-150	mA	$V_{OUT} = 0 \text{ V}$ $V_{CC} = \text{MAX}$
I_{CCZ}	Power Supply Current (All Outputs OFF)		35	55	mA	$\overline{OE} = 4.5 \text{ V}$ $D_n, LE = \text{Gnd}$ $V_{CC} = \text{MAX}$

NOTES:

- For conditions such as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.
- Not more than one output should be shorted at a time, nor for more than 1 second.

AC CHARACTERISTICS

SYMBOL	PARAMETER	54/74F			54F		74F		UNITS
		$T_A = +25^\circ\text{C}$ $V_{CC} = +5.0\text{ V}$ $C_L = 50\text{ pF}$			$T_A = -55\text{ to }+125^\circ\text{C}$ $V_{CC} = 5.0\text{ V} \pm 10\%$ $C_L = 50\text{ pF}$		$T_A = 0\text{ to }+70^\circ\text{C}$ $V_{CC} = 5.0\text{ V} \pm 5\%$ $C_L = 50\text{ pF}$		
		MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t_{PLH}	Propagation Delay D_n to O_n	3.0	5.3	7.0	3.0	8.5	3.0	8.0	ns
t_{PHL}		2.0	3.7	5.0	2.0	6.0	2.0	6.0	
t_{PLH}	Propagation Delay LE to O_n	5.0	9.0	11.5	5.0	15	5.0	13	ns
t_{PHL}		3.0	5.2	7.0	3.0	8.5	3.0	8.0	
t_{PZH}	Output Enable Time	2.0	5.0	11	2.0	13.5	2.0	12	ns
t_{PZL}		2.0	5.6	7.5	2.0	10	2.0	8.5	
t_{PHZ}	Output Disable Time	2.0	4.5	6.5	2.0	10	2.0	7.5	ns
t_{PLZ}		2.0	3.8	5.0	2.0	7.0	2.0	6.0	

AC OPERATING REQUIREMENTS:

SYMBOL	PARAMETER	54/74F			54F		74F		UNITS
		$T_A = +25^\circ\text{C}$ $V_{CC} = +5.0\text{ V}$			$T_A = -55\text{ to }+125^\circ\text{C}$ $V_{CC} = 5.0\text{ V} \pm 10\%$		$T_A = 0\text{ to }+70^\circ\text{C}$ $V_{CC} = 5.0\text{ V} \pm 5\%$		
		MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t_s (H)	Setup Time, HIGH or LOW D_n to LE	2.0			2.0		2.0		ns
t_s (L)		2.0			2.0		2.0		
t_h (H)	Hold Time, High or LOW D_n to LE	3.0			3.0		3.0		ns
t_h (L)		3.0			3.0		3.0		
t_w (H)	LE Pulse Width HIGH	6.0			6.0		6.0		ns

MC54F374 MC74F374

Advance Information

OCTAL D-TYPE FLIP-FLOP (With 3-State Outputs)

DESCRIPTION — The MC54F/74F374 is a high-speed, low-power octal D-type flip-flop featuring separate D-type inputs for each flip-flop and 3-state outputs for bus oriented applications. A buffered Clock (CP) and Output Enable (\overline{OE}) are common to all flip-flops.

- Edge-triggered D-Type Inputs
- Buffered Positive Edge-triggered Clock
- 3-State Outputs for Bus Oriented Applications

FUNCTIONAL DESCRIPTION — the 'F374 consists of eight edge-triggered flip-flops with individual D-type inputs and 3-state true outputs. The buffered clock and buffered Output Enable are common to all flip-flops. The eight flip-flops will store the state of their individual D inputs that meet the setup and hold times requirements on the LOW-to-HIGH Clock (CP) transition. With the Output Enable (\overline{OE}) LOW, the contents of the eight flip-flops are available at the outputs. When the \overline{OE} is HIGH, the outputs go to the high impedance state. Operation of the \overline{OE} input does not affect the state of the flip-flops.

TRUTH TABLE


INPUTS		OUTPUTS	
D _n	CP	\overline{OE}	O _n
H	\uparrow	L	H
L	\uparrow	L	L
X	X	H	Z

H = HIGH Voltage Level
L = LOW Voltage Level
X = Immaterial
Z = High Impedance

OCTAL D-TYPE FLIP-FLOP (With 3-State Outputs)


FAST™ SCHOTTKY TTL

LOGIC SYMBOL



V_{CC} = Pin 20
GND = Pin 10


CONNECTION DIAGRAM



J Suffix — Case 732-03 (Ceramic)
N Suffix — Case 738-01 (Plastic)

FAST is a trademark of Fairchild Camera and Instrument Corporation.
This document contains information on a new product. Specifications and information herein are subject to change without notice.

LOGIC DIAGRAM



GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V _{CC}	Supply Voltage*	54	4.50	5.0	5.50	V
		74	4.75	5.0	5.25	
T _A	Operating Ambient Temperature Range	54	-55	25	125	°C
		74	0	25	70	
I _{OH}	Output Current — High	54, 74			-3.0	mA
I _{OL}	Output Current — Low	54, 74			20	mA

*74F devices may be operated over the 4.5 to 5.5 V supply range where they will meet the specifications of 54F devices over the 0° to 70°C temperature range.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS	
		MIN	TYP	MAX			
V _{IH}	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage	
V _{IL}	Input LOW Voltage			0.8	V	Guaranteed Input LOW Voltage	
V _{IK}	Input Clamp Diode Voltage			-1.2	V	I _{IN} = -18 mA	V _{CC} = MIN
V _{OH}	Output HIGH Voltage	54	2.5	3.4		I _{OH} = -1.0 mA	V _{CC} = MIN
		54	2.4	3.3		I _{OH} = -3.0 mA	
		74	2.7	3.3		I _{OH} = -3.0 mA	
V _{OL}	Output LOW Voltage		0.35	0.5	V	I _{OL} = 20 mA	V _{CC} = MIN
I _{OZH}	Output OFF Current — HIGH			50	μA	V _{OUT} = 2.4 V	V _{CC} = MAX
I _{OZL}	Output OFF Current — LOW			-50	μA	V _{OUT} = 0.5 V	V _{CC} = MAX
I _{IH}	Input HIGH Current			20	μA	V _{IN} = 2.7 V	V _{CC} = MAX
				100		V _{IN} = 7.0 V	
I _{IL}	Input LOW Current			-0.6	mA	V _{IN} = 0.5 V	V _{CC} = MAX
I _{OS}	Output Short Circuit Current (Note 2)	-60		-150	mA	V _{OUT} = 0 V	V _{CC} = MAX
I _{CCL}	Power Supply Current (All Outputs OFF)		55	86	mA	D _n = Gnd OE = 4.5V	V _{CC} = MAX

NOTES:

1. For conditions such as MIN or MAX, use the appropriate value specified under guaranteed operating ranges.
2. Not more than one output should be shorted at a time, nor for more than 1 second.

AC CHARACTERISTICS

SYMBOL	PARAMETER	54/74F			54F		74F		UNITS
		T _A = +25°C V _{CC} = +5.0 V C _L = 50 pF			T _A = -55 to +125°C V _{CC} = 5.0 V ±10% C _L = 50 pF		T _A = 0 to +70°C V _{CC} = 5.0 V ±5% C _L = 50 pF		
		MIN	TYP	MAX	MIN	MAX	MIN	MAX	
f _{max}	Maximum Clock Frequency	100			60		70		MHz
t _{PLH}	Propagation Delay CP to O _n	4.0	6.5	8.5	4.0	10.5	4.0	10	ns
t _{PHL}		4.0	6.5	8.5	4.0	11	4.0	10	
t _{PZH}	Output Enable Time	2.0	9.0	11.5	2.0	14	2.0	12.5	ns
t _{PZL}		2.0	5.8	7.5	2.0	10	2.0	8.5	
t _{PHZ}	Output Disable Time	2.0	5.3	7.0	2.0	8.0	2.0	8.0	ns
t _{PLZ}		2.0	4.3	5.5	2.0	7.5	2.0	6.5	

AC OPERATING REQUIREMENTS:

SYMBOL	PARAMETER	54/74F			54F		74F		UNITS
		T _A = +25°C V _{CC} = +5.0 V			T _A = -55 to +125°C V _{CC} = 5.0 V ±10%		T _A = 0 to +70°C V _{CC} = 5.0 V ±5%		
		MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t _s (H)	Setup Time, HIGH or LOW D _n to CP	2.0			2.5		2.0		ns
t _s (L)		2.0			2.0		2.0		
t _h (H)	Hold Time, HIGH or LOW D _n to CP	2.0			2.0		2.0		ns
t _h (L)		2.0			2.5		2.0		
t _w (H)	CP Pulse Width, HIGH or LOW	7.0			7.0		7.0		ns
t _w (L)		6.0			6.0		6.0		

MC54F381 MC74F381


Advance Information

4-BIT ARITHMETIC LOGIC UNIT

DESCRIPTION — The MC54F/74F381 performs three arithmetic and three logic operations on two 4-bit words, A and B. Two additional Select input codes force the Function outputs LOW or HIGH. Carry Propagate and Generate outputs are provided for use with the 'F182 Carry Lookahead Generator for high-speed expansion to longer word lengths. For ripple expansion, refer to the 'F382 ALU data sheet.

- Low Input Loading Minimizes Drive Requirements
- Performs Six Arithmetic and Logic Functions
- Selectable Low (Clear) and High (Preset) Functions
- Carry Generate and Propagate Outputs for use with Carry Lookahead Generator

LOGIC SYMBOL




VCC = Pin 20
GND = Pin 10

4-BIT ARITHMETIC LOGIC UNIT

FAST™ SCHOTTKY TTL

CONNECTION DIAGRAM



J Suffix — Case 732-03 (Ceramic)

N Suffix — Case 738-01 (Plastic)

GUARANTEED OPERATING RANGES


SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
VCC	Supply Voltage*	54	4.50	5.0	5.50	V
		74	4.75	5.0	5.25	
TA	Operating Ambient Temperature Range	54	-55	25	125	°C
		74	0	25	70	
I _{OH}	Output Current — High	54, 74			-1.0	mA
I _{OL}	Output Current — Low	54, 74			20	mA

* 74F devices may be operated over the 4.5 to 5.5 V supply range where they will meet the specifications of 54F devices over the 0° to 70°C temperature range.

FAST is a trademark of Fairchild Camera and Instrument Corporation.

This document contains information on a new product. Specifications and information herein are subject to change without notice.

LOGIC DIAGRAM



DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS	
		MIN	TYP	MAX			
V _{IH}	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage	
V _{IL}	Input LOW Voltage			0.8	V	Guaranteed Input LOW Voltage	
V _{IK}	Input Clamp Diode Voltage			-1.2	V	I _{IN} = -18 mA	V _{CC} = MIN
V _{OH}	Output HIGH Voltage	54	2.5	3.4	V	I _{OH} = -1.0 mA	V _{CC} = MIN
		74	2.7	3.4	V	I _{OH} = -1.0 mA	
V _{OL}	Output LOW Voltage		0.35	0.5	V	I _{OL} = 20 mA	V _{CC} = MIN
I _{IH}	Input HIGH Current			20	μA	V _{IN} = 2.7 V	V _{CC} = MAX
				100	μA	V _{IN} = 7.0 V	
I _{IL}	Input LOW Current S ₀ - S ₂ Inputs Other Inputs			-0.6	mA	V _{IN} = 0.5 V	V _{CC} = MAX
				-2.4	mA	V _{IN} = 0.5 V	
I _{OS}	Output Short Circuit Current (Note 2)	-60		-150	mA	V _{OUT} = 0 V	V _{CC} = MAX
I _{CC}	Power Supply Current		59	89	mA	S ₀ - S ₃ = GND; Other Inputs HIGH	V _{CC} = MAX

NOTES:

- For conditions such as MIN or MAX, use the appropriate value specified under guaranteed operating ranges.
- Not more than one output should be shorted at a time, nor for more than 1 second.

FUNCTIONAL DESCRIPTION — Signals applied to the Select inputs S₀ - S₂ determine the mode of operation, as indicated in the Function Select Table. An extensive listing of input and output levels is shown in the Truth Table. The circuit performs the arithmetic functions for either active-HIGH or active-LOW operands, with output levels in the same convention. In the Subtract operating modes, it is necessary to force a carry (HIGH for active-HIGH operands, LOW for active-LOW operands) into the C_n input of the least significant package.

The Carry Generate (\bar{G}) and Carry Propagate (\bar{P}) outputs supply input signals to the 'F182 carry lookahead generator for expansion to longer word length, as shown in Figure A. Note that an 'F382 ALU is used for the most significant package. Typical delays for Figure A are given in Figure B.

FUNCTION SELECT TABLE

SELECT			OPERATION
S ₀	S ₁	S ₂	
L	L	L	Clear
H	L	L	B Minus A
L	H	L	A Minus B
H	H	L	A Plus B
L	L	H	A ⊕ B
H	L	H	A + B
L	H	H	AB
H	H	H	Preset

H = HIGH Voltage Level L = LOW Voltage Level

FIGURE A — 16-Bit Lookahead Carry ALU Expansion




FIGURE B — 16-Bit Delay Tabulation

PATH SEGMENT	TOWARD F	OUTPUT C _{n+4} , OVR
A _i or B _i to \bar{P}	7.2 ns	7.2 ns
P _i to C _{n+j} ('F182)	6.2 ns	6.2 ns
C _n to F	8.1 ns	—
C _n to C _{n+4} , OVR	—	8.0 ns
Total Delay	21.5 ns	21.4 ns

AC CHARACTERISTICS

SYMBOL	PARAMETER	54/74F			54F		74F		UNITS
		T _A = +25°C V _{CC} = +5.0 V C _L = 50 pF			T _A = -55 to +125°C V _{CC} = 5.0 V ±10% C _L = 50 pF		T _A = 0 to +70°C V _{CC} = 5.0 V ±5% C _L = 50 pF		
		MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t _{PLH}	Propagation Delay	2.5	8.1	10.5	2.5	15	2.5	11.5	ns
t _{PHL}	C _n to F _i	2.5	5.7	8.0	2.5	11.5	2.5	9.0	
t _{PLH}	Propagation Delay	4.0	10.4	13.5	4.0	19	4.0	14.5	ns
t _{PHL}	Any A or B to Any F	3.5	8.2	11	3.5	15.5	3.5	12	
t _{PLH}	Propagation Delay	4.5	8.3	11	4.5	15.5	4.5	12	ns
t _{PHL}	S _i to F _i	4.0	8.2	11	4.0	15.5	4.0	12	
t _{PLH}	Propagation Delay	3.5	6.4	9.0	3.5	12.5	3.5	10	ns
t _{PHL}	A _i or B _i to \bar{G}	4.0	6.8	10	4.0	14	4.0	11	
t _{PLH}	Propagation Delay	4.0	7.2	10.5	4.0	15	4.0	11.5	ns
t _{PHL}	A _i or B _i to \bar{P}	3.5	6.5	9.5	3.5	13	3.5	10.5	
t _{PLH}	Propagation Delay	4.0	7.8	10.5	4.0	15	4.0	11.5	ns
t _{PHL}	S _i to \bar{G} or \bar{P}	4.5	10.2	13.5	4.5	19	4.5	14.5	



TRUTH TABLE

FUNCTION	INPUTS						OUTPUTS						
	S ₀	S ₁	S ₂	C _n	A _n	B _n	F ₀	F ₁	F ₂	F ₃	\overline{G}	\overline{P}	
CLEAR	0	0	0	X	X	X	0	0	0	0	0	0	
B MINUS A	1	0	0	0	0	0	1	1	1	1	1	0	
				0	0	1	0	1	1	1	0	0	0
				0	1	0	0	0	0	0	0	1	1
				0	1	1	1	1	1	1	1	1	0
				1	0	0	0	0	0	0	0	1	0
				1	0	1	1	1	1	1	1	0	0
				1	1	0	1	0	0	0	0	1	1
A MINUS B	0	1	0	0	0	0	1	1	1	1	1	0	
				0	0	1	0	0	0	0	1	1	
				0	1	0	0	1	1	1	0	0	
				0	1	1	1	1	1	1	1	0	
				1	0	0	0	0	0	0	0	1	
				1	0	1	1	0	0	0	0	1	
				1	1	0	1	1	1	1	0	0	
A PLUS B	1	1	0	0	0	0	0	0	0	0	1	1	
				0	0	1	1	1	1	1	1	0	
				0	1	0	1	1	1	1	1	0	
				0	1	1	0	1	1	1	0	0	
				1	0	0	1	0	0	0	0	1	
				1	0	1	0	0	0	0	0	1	
				1	1	0	0	0	0	0	1	0	
A ⊕ B	0	0	1	X	0	0	0	0	0	0	0	0	
				X	0	1	1	1	1	1	1		
				X	1	0	1	1	1	1	1		
				X	1	1	0	0	0	0	0		
A + B	1	0	1	X	0	0	0	0	0	0	0		
				X	0	1	1	1	1	1	1		
				X	1	0	1	1	1	1	1		
				X	1	1	1	1	1	1	0		
AB	0	1	1	X	0	0	0	0	0	0	0		
				X	0	1	0	0	0	0	1		
				X	1	0	0	0	0	0	0		
				X	1	1	1	1	1	1	0		
PRESET	1	1	1	X	0	0	1	1	1	1	1		
				X	0	1	1	1	1	1	1		
				X	1	0	1	1	1	1	1		
				X	1	1	1	1	1	1	0		

1 = HIGH Voltage Level

0 = LOW Voltage Level

X = Immaterial

MC54F521 MC74F521

Advance Information

8-BIT IDENTITY COMPARATOR


DESCRIPTION — The MC54F/74F521 is an expandable 8-bit comparator. It compares two words of up to eight bits each and provides a LOW output when the two words match bit for bit. The expansion input $\bar{I}_A = B$ also serves as an active-LOW enable input.

- Compares Two 8-Bit Words in 6.5 ns Typ
- Expandable to Any Word Length
- 20-Pin Package

8-BIT IDENTITY COMPARATOR


FAST™ SCHOTTKY TTL

LOGIC DIAGRAM




Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

LOGIC SYMBOL



VCC = Pin 20
GND = Pin 10

CONNECTION DIAGRAM



J Suffix — Case 732-03 (Ceramic)
N Suffix — Case 738-01 (Plastic)

FAST is a trademark of Fairchild Camera and Instrument Corporation.
This document contains information on a new product. Specifications and information herein are subject to change without notice.

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V _{CC}	Supply Voltage*	54	4.50	5.0	5.50	V
		74	4.75	5.0	5.25	
T _A	Operating Ambient Temperature Range	54	-55	25	125	°C
		74	0	25	70	
I _{OH}	Output Current — High	54, 74			-1.0	mA
I _{OL}	Output Current — Low	54, 74			20	mA

*74F devices may be operated over the 4.5 to 5.5 V supply range where they will meet the specifications of 54F devices over the 0° to 70°C temperature range.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS	
		MIN	TYP	MAX			
V _{IH}	Input HIGH Voltage				V	Guaranteed Input HIGH Voltage	
V _{IL}	Input LOW Voltage			0.8	V	Guaranteed Input LOW Voltage	
V _{IK}	Input Clamp Diode Voltage			-1.2	V	I _{IN} = -18 mA	V _{CC} = MIN
V _{OH}	Output HIGH Voltage	54	2.5	3.4	V	I _{OH} = -1.0 mA	V _{CC} = MIN
		74	2.7	3.4	V	I _{OH} = -1.0 mA	
V _{OL}	Output LOW Voltage		0.35	0.5	V	I _{OL} = 20 mA	V _{CC} = MIN
I _{IH}	Input HIGH Current			20	μA	V _{IN} = 2.7 V	V _{CC} = MAX
				100	μA	V _{IN} = 7.0 V	
I _{IL}	Input LOW Current			-0.6	mA	V _{IN} = 0.5 V	V _{CC} = MAX
I _{OS}	Output Short Circuit Current (Note 2)	-60		-150	mA	V _{OUT} = 0 V	V _{CC} = MAX
I _{CCH}	Power Supply Current		24	36	mA	T _A = B = Gnd	V _{CC} = MAX
I _{CCL}			15.5	23			

NOTES:

- For conditions such as MIN or MAX, use the appropriate value specified under guaranteed operating ranges.
- Not more than one output should be shorted at a time, nor for more than 1 second.

6

TRUTH TABLE

Inputs		Output
$\overline{A} = B$	A, B	$\overline{O} = B$
L	A = B*	L
L	A ≠ B	H
H	A = B*	H
H	A ≠ B	H

H = HIGH Voltage Level

L = LOW Voltage Level


*A₀ = B₀, A₁ = B₁, A₂ = B₂, etc.

AC CHARACTERISTICS


SYMBOL	PARAMETER	54/74F			54F		74F		UNITS
		$T_A = +25^\circ\text{C}$ $V_{CC} = +5.0\text{ V}$ $C_L = 50\text{ pF}$			$T_A = -55\text{ to }+125^\circ\text{C}$ $V_{CC} = 5.0\text{ V} \pm 10\%$ $C_L = 50\text{ pF}$		$T_A = 0\text{ to }+70^\circ\text{C}$ $V_{CC} = 5.0\text{ V} \pm 5\%$ $C_L = 50\text{ pF}$		
		MIN	TYP	MAX	MIN	MAX	MIN	MAX	
tPLH	Propagation Delay	3.5	6.5	9.5	3.5	15	3.5	11	ns
tPHL	A_n or B_n to $\overline{O}_A = B$	4.0	6.5	9.0	4.0	12	4.0	10.5	
tPLH	Propagation Delay	3.0	4.5	6.5	3.0	8.5	3.0	7.5	ns
tPHL	$\overline{I}_A = B$ to $\overline{O}_A = B$	3.5	5.0	7.0	3.5	9.0	3.5	8.0	

APPLICATIONS

Ripple Expansion



Parallel Expansion



MC54F533 MC74F533

Advance Information

OCTAL TRANSPARENT LATCH (With 3-State Outputs)


OCTAL TRANSPARENT LATCH (With 3-State Outputs)

FAST™ SCHOTTKY TTL


DESCRIPTION — The MC54F/74F533 consists of eight latches with 3-state outputs for bus organized system applications. The flip-flops appear transparent to the data when Latch Enable (LE) is HIGH. When LE is LOW, the data that meets the setup times is latched. Data appears on the bus when the Output Enable (\overline{OE}) is LOW. When \overline{OE} is HIGH the bus output is in the high-impedance state. The F533 is the same as the F373, except that the outputs are inverted. For description and logic diagram please see the F373 data sheet.

- Eight Latches in a Single Package
- 3-State Outputs for Bus Interfacing

LOGIC SYMBOL



CONNECTION DIAGRAM



J Suffix — Case 732-03
(Ceramic)

N Suffix — Case 738-01
(Plastic)

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V _{CC}	Supply Voltage*	54	4.50	5.0	5.50	V
		74	4.75	5.0	5.25	
T _A	Operating Ambient Temperature Range	54	-55	25	125	°C
		74	0	25	70	
I _{OH}	Output Current — High	54, 74			-3.0	mA
I _{OL}	Output Current — Low	54, 74			20	mA

*74F devices may be operated over the 4.5 to 5.5 V supply range where they will meet the specifications of 54F devices over the 0° to 70°C temperature range.

FAST is a trademark of Fairchild Camera and Instrument Corporation.
This document contains information on a new product. Specifications and information herein are subject to change without notice.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS	
		MIN	TYP	MAX			
V _{IH}	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage	
V _{IL}	Input LOW Voltage			0.8	V	Guaranteed Input LOW Voltage	
V _{IK}	Input Clamp Diode Voltage			-1.2	V	I _{IN} = -18 mA	V _{CC} = MIN
V _{OH}	Output HIGH Voltage	54	2.5	3.4	V	I _{OH} = -1.0 mA	V _{CC} = MIN
		54	2.4	3.3	V	I _{OH} = -3.0 mA	
		74	2.7	3.3	V	I _{OH} = -3.0 mA	
V _{OL}	Output LOW Voltage		0.35	0.5	V	I _{OL} = 20 mA	V _{CC} = MIN
I _{OZH}	Output OFF Current — HIGH			50	μA	V _{OUT} = 2.4 V	V _{CC} = MAX
I _{OZL}	Output OFF Current — LOW			-50	μA	V _{OUT} = 0.5 V	V _{CC} = MAX
I _{IH}	Input HIGH Current			20	μA	V _{IN} = 2.7 V	V _{CC} = MAX
				100		V _{IN} = 7.0 V	
I _{IL}	Input LOW Current			-0.6	mA	V _{IN} = 0.5 V	V _{CC} = MAX
I _{OS}	Output Short Circuit Current (Note 2)	-60		-150	mA	V _{OUT} = 0 V	V _{CC} = MAX
I _{CCZ}	Power Supply Current		41	61	mA	\overline{OE} = 4.5 V D _n , LE = Gnd	V _{CC} = MAX

NOTES:

- For conditions such as MIN or MAX, use the appropriate value specified under guaranteed operating ranges.
- Not more than one output should be shorted at a time, nor for more than 1 second.

AC CHARACTERISTICS

SYMBOL	PARAMETER	54/74F			54F		74F		UNITS
		T _A = +25°C V _{CC} = +5.0 V C _L = 50 pF			T _A = -55 to +125°C V _{CC} = 5.0 V ±10% C _L = 50 pF		T _A = 0 to +70°C V _{CC} = 5.0 V ±5% C _L = 50 pF		
		MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t _{PLH}	Propagation Delay	4.0	6.9	9.0	4.0	12	4.0	10	ns
t _{PHL}	D _n to \overline{O}_n	3.0	5.2	7.0	3.0	9.0	3.0	8.0	
t _{PLH}	Propagation Delay	5.0	8.5	11	5.0	14	5.0	13	ns
t _{PHL}	LE to \overline{O}_n	3.0	5.6	7.0	3.0	9.0	3.0	8.0	
t _{PZH}	Output Enable Time	2.0	7.7	10	2.0	12.5	2.0	11	ns
t _{PZL}		2.0	5.1	6.5	2.0	9.0	2.0	7.5	
t _{PHZ}	Output Disable Time	2.0	4.7	6.0	2.0	8.5	2.0	7.0	ns
t _{PLZ}		2.0	4.1	5.5	2.0	7.5	2.0	6.5	

AC CHARACTERISTICS

SYMBOL	PARAMETER	54/74F			54F		74F		UNITS
		T _A = +25°C V _{CC} = +5.0 V			T _A = -55 to +125°C V _{CC} = 5.0 V ±10%		T _A = 0 to +70°C V _{CC} = 5.0 V ±5%		
		MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t _S (H) t _S (L)	Setup Time, HIGH or LOW D _n to LE	2.0			2.0		2.0		ns
t _H (H) t _H (L)	Hold Time, HIGH or LOW D _n to LE	3.0			3.0		3.0		ns
t _w (H)	LE Pulse Width HIGH	6.0			6.0		6.0		ns

MC54F534 MC74F534


Advance Information

OCTAL D-TYPE FLIP-FLOP (With 3-State Outputs)

DESCRIPTION — The MC54F/74F534 is a high-speed, low-power octal D-type flip-flop featuring separate D-type inputs for each flip-flop and 3-state outputs for bus oriented applications. A buffered Clock (CP) and Output Enable (\overline{OE}) are common to all flip-flops. The 'F534 is the same as the 'F374 except that the outputs are inverted.

- Edge-triggered D-Type Inputs
- Buffered Positive Edge-triggered Clock
- 3-State Outputs for Bus Oriented Applications

LOGIC SYMBOL




VCC = Pin 20
GND = Pin 10

OCTAL D-TYPE FLIP-FLOP (With 3-State Outputs)

FAST™ SCHOTTKY TTL

CONNECTION DIAGRAM



J Suffix — Case 732-03 (Ceramic)
N Suffix — Case 738-01 (Plastic)


GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
VCC	Supply Voltage*	54	4.50	5.0	5.50	V
		74	4.75	5.0	5.25	
TA	Operating Ambient Temperature Range	54	-55	25	125	°C
		74	0	25	70	
IOH	Output Current — High	54, 74			-3.0	mA
IOL	Output Current — Low	54, 74			20	mA

*74F devices may be operated over the 4.5 to 5.5 V supply range where they will meet the specifications of 54F devices over the 0° to 70°C temperature range.

FAST is a trademark of Fairchild Camera and Instrument Corporation.
This document contains information on a new product. Specifications and information herein are subject to change without notice.

LOGIC DIAGRAM



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

FUNCTIONAL DESCRIPTION — The 'F534 consists of eight edge-triggered flip-flops with individual D-type inputs and 3-state true outputs. The buffered clock and buffered Output Enable are common to all flip-flops. The eight flip-flops will store the state of their individual D inputs that meet the setup and hold times requirements on the LOW-to-HIGH Clock (CP) transition. With the Output Enable (\overline{OE}) LOW, the contents of the eight flip-flops are available at the outputs. When the \overline{OE} is HIGH, the outputs go to the high impedance state. Operation of the \overline{OE} input does not affect the state of the flip-flops.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS	
		MIN	TYP	MAX			
V_{IH}	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage	
V_{IL}	Input LOW Voltage			0.8	V	Guaranteed Input LOW Voltage	
V_{IK}	Input Clamp Diode Voltage			-1.2	V	$I_{IN} = -18 \text{ mA}$	$V_{CC} = \text{MIN}$
V_{OH}	Output HIGH Voltage	54	2.5	3.4	V	$I_{OH} = -1.0 \text{ mA}$	$V_{CC} = \text{MIN}$
		54	2.4	3.3	V	$I_{OH} = -3.0 \text{ mA}$	
		74	2.7	3.3	V	$I_{OH} = -3.0 \text{ mA}$	
V_{OL}	Output LOW Voltage		0.35	0.5	V	$I_{OL} = 20 \text{ mA}$	$V_{CC} = \text{MIN}$
I_{OZH}	Output OFF Current — HIGH			50	μA	$V_{OUT} = 2.4 \text{ V}$	$V_{CC} = \text{MAX}$
I_{OZL}	Output OFF Current — LOW			-50	μA	$V_{OUT} = 0.5 \text{ V}$	$V_{CC} = \text{MAX}$
I_{IH}	Input HIGH Current			20	μA	$V_{IN} = 2.7 \text{ V}$	$V_{CC} = \text{MAX}$
				100		$V_{IN} = 7.0 \text{ V}$	
I_{IL}	Input LOW Current			-0.6	mA	$V_{IN} = 0.5 \text{ V}$	$V_{CC} = \text{MAX}$
I_{OS}	Output Short Circuit Current (Note 2)	-60		-150	mA	$V_{OUT} = 0 \text{ V}$	$V_{CC} = \text{MAX}$
I_{CCZ}	Power Supply Current (All Outputs OFF)		55	86	mA	$D_n = \text{Gnd}$ $\overline{OE} = 4.5 \text{ V}$	$V_{CC} = \text{MAX}$

NOTES:

- For conditions such as MIN or MAX, use the appropriate value specified under guaranteed operating ranges.
- Not more than one output should be shorted at a time, nor for more than 1 second.

AC CHARACTERISTICS

SYMBOL	PARAMETER	54/74F			54F		74F		UNITS
		T _A = +25°C V _{CC} = +5.0 V C _L = 50 pF			T _A = -55 to +125°C V _{CC} = 5.0 V ±10% C _L = 50 pF		T _A = 0 to +70°C V _{CC} = 5.0 V ±5% C _L = 50 pF		
		MIN	TYP	MAX	MIN	MAX	MIN	MAX	
f _{max}	Maximum Clock Frequency	100			60		70	MHz	
t _{PLH}	Propagation Delay CP to \bar{O}_n	4.0	6.5	8.5	4.0	10.5	4.0	10	ns
t _{PHL}		4.0	6.5	8.5	4.0	11	4.0	10	
t _{PZH}	Output Enable Time	2.0	9.0	11.5	2.0	14	2.0	12.5	ns
t _{PZL}		2.0	5.8	7.5	2.0	10	2.0	8.5	
t _{PHZ}	Output Disable Time	2.0	5.3	7.0	2.0	8.0	2.0	8.0	ns
t _{PLZ}		2.0	4.3	5.5	2.0	7.5	2.0	6.5	

AC OPERATING REQUIREMENTS

SYMBOL	PARAMETER	54/74F			54F		74F		UNITS
		T _A = +25°C V _{CC} = +5.0 V			T _A = -55 to +125°C V _{CC} = 5.0 V ±10%		T _A = 0 to +70°C V _{CC} = 5.0 V ±5%		
		MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t _s (H)	Setup Time, HIGH or LOW D _n to CP	2.0			2.5		2.0		ns
t _s (L)		2.0			2.0		2.0		
t _h (H)	Hold Time, HIGH or LOW D _n to CP	2.0			2.0		2.0		ns
t _h (L)		2.0			2.5		2.0		
t _w (H)	CP Pulse Width HIGH or LOW	7.0			7.0		7.0		ns
t _w (L)		6.0			6.0		6.0		

MC74F2960

(Formerly SN74ALS790)

Product Preview

ERROR DETECTION AND CORRECTION CIRCUIT

DESCRIPTION — The MC74F2960 Error Detection and Correction Unit (EDAC) contains the logic necessary to generate check bits on a 16-bit data field according to a modified Hamming Code, and to correct the data word when check bits are supplied. Operating on data read from memory, the MC74F2960 will correct any single bit error* and will detect all double and some triple bit errors. For 16-bit words, 6 check bits are used. The MC74F2960 is expandable to operate on 32-bit words (7 check bits) and 64-bit words (8 check bits). In all configurations, the device makes the error syndrome available on separate outputs for data logging.

The MC74F2960 also features two diagnostic modes, in which diagnostic data can be forced into portions of the chip to simplify device testing and to execute system diagnostic functions. The product will be supplied in a 48-lead DIP package.

*Double bit errors can also be corrected if at least one of the two errors is a hard error. This requires extra processor cycles.

- PIN AND FUNCTIONALLY COMPATIBLE WITH THE Am2960
- BOOSTS MEMORY RELIABILITY
- EXPANDABLE TO 64-BIT DATA WORDS
- BUILT-IN DIAGNOSTICS PERMITS SOFTWARE SYSTEM CHECK
- SEPARATE BYTE CONTROLS FACILITATE BYTE OPERATIONS
- COMPATIBLE WITH MC68000 AND OTHER PROCESSORS

16-BIT TIMING (WORST CASE)

CHECK BIT GENERATION — 23 ns

SINGLE ERROR DETECTION — 23 ns

SINGLE ERROR CORRECTION — 48 ns


GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER	MIN	TYP	MAX	UNIT
V _{CC}	Supply Voltage	4.75	5.0	5.25	V.
T _A	Operating Ambient Temperature Range	0	25	70	°C
I _{OH}	Output Current — High			-0.8	mA
I _{OL}	Output Current — Low			8.0	mA


ERROR DETECTION AND CORRECTION CIRCUIT

ADVANCED LOW POWER SCHOTTKY

CONNECTION DIAGRAM Top View



J Suffix - Case 740-02 (Ceramic)



PIN DEFINITIONS

DATA₀₋₁₅

16 bidirectional data lines. They provide input to the Data Input Latch and Diagnostic Latch, and receive output from the Data Output Latch. DATA₀ is the least significant bit; DATA₁₅ the most significant.

CB₀₋₆

Seven Check Bit input lines. The check bit lines are used to input check bits for error detection. They are also used to input syndrome bits for error correction in 32 and 64-bit configurations.

LE IN

Latch Enable — Data Input Latch. Controls latching of the input data. When HIGH the Data Input Latch and Check Bit Input Latch follow the input data and input check bits. When LOW, the Data Input Latch and Check Bit Input Latch are latched to their previous state.

GENERATE

Generate Check Bits input. When this input is LOW the EDAC is in the Check Bit Generate Mode. When HIGH the EDAC is in the Detect Mode or Correct Mode.

In the Generate Mode the circuit generates the check bits or partial check bits specific to the data in the Data Input Latch. The generated check bits are placed on the SC outputs.

In the Detect or Correct Modes the EDAC detects single and multiple errors, and generates syndrome bits based upon the contents of the Data Input Latch and Check Bit Input Latch. In Correct Mode, single-bit errors are also automatically corrected — corrected data is placed at the inputs of the Data Output Latch. The syndrome result is placed on the SC outputs and indicates in a coded form the number of errors and the bit-in-error.

SC₀₋₆

Syndrome/Check Bit outputs. These seven lines hold the check/partial-check bits when the EDAC is in Generate Mode, and will hold the syndrome/partial syndrome bits when the device is in Detect or Correct Modes. These are 3-state outputs.

OE SC

Output Enable — Syndrome/Check Bits. When LOW, the 3-state output lines SC₀₋₆ are enabled. When HIGH, the SC outputs are in the high impedance state.

ERROR

Error Detected output. When the EDAC is in Detect or Correct Mode, this output will go LOW if one or more syndrome bits are asserted, meaning there are one or more bit errors in the data or check bits. If no syndrome bits are asserted, there are no errors detected and the output will be HIGH. In Generate Mode, ERROR is forced HIGH. (In a 64-bit configuration, ERROR must be externally implemented.)

MULT ERROR

Multiple Errors Detected output. When the EDAC is in Detect or Correct Mode, this output if LOW indicates that there are two or more bit errors that have been detected. If HIGH this indicates that either one or no errors have been detected. In Generate mode, MULT ERROR is forced HIGH. (In a 64-bit configuration, MULT ERROR must be externally implemented.)

CORRECT

Correct input. When HIGH this signal allows the correction network to correct any single-bit error in the Data Input Latch (by complementing the bit-in-error) before putting it onto the Data Output Latch. When LOW the EDAC will drive data directly from the Data Input Latch to the Data Output Latch without correction.

PIN DEFINITIONS (continued)

LE OUT

Latch Enable — Data Output Latch. Controls the latching of the Data Output Latch. When LOW the Data Output Latch is latched to its previous state. When HIGH the Data Output Latch follows the output of the Data Input Latch as modified by the correction logic network. In Correct Mode, single-bit errors are corrected by the network before loading into the Data Output Latch. In Detect Mode, the contents of the Data Input Latch are passed through the correction network unchanged into the Data Output Latch. The inputs to the Data Output Latch are unspecified if the EDAC is in Generate Mode.

OE BYTE 0, OE BYTE 1

Output Enable — Bytes 0 and 1, Data Output Latch. These lines control the 3-state outputs for each of the two bytes of the Data Output Latch. When LOW these lines enable the Data Output Latch and when HIGH these lines force the Data Output Latch into the high impedance state. The two enable lines can be separately activated to enable only one byte of the Data Output Latch at a time.

PASS THRU

Pass Thru input. This line when HIGH forces the contents of the Check Bit Input Latch onto the Syndrome/Check Bit outputs (SC₀₋₆) and the unmodified contents of

the Data Input Latch onto the inputs of the Data Output Latch.

DIAG MODE₀₋₁

Diagnostic Mode Select. These two lines control the initialization and diagnostic operation of the EDAC.

CODE ID₀₋₂

Code Identification inputs. These three bits identify the size of the total data word to be processed and which 16-bit slice of larger data words a particular EDAC is processing. The three allowable data word sizes are 16, 32 and 64-bits and their respective modified Hamming codes are designated 16/22, 32/39 and 64/72. Special CODE ID input 001 (ID₂, ID₁, ID₀) is also used to instruct the EDAC that the signals CODE ID₀₋₂, DIAG MODE₀₋₁, CORRECT and PASS THRU are to be taken from the Diagnostic Latch, rather than from the input control lines.

LE DIAG

Latch Enable — Diagnostic Latch. When HIGH the Diagnostic Latch follows the 16-bit data on the input lines. When LOW the outputs of the Diagnostic Latch are latched to their previous states. The Diagnostic Latch holds diagnostic check bits, and internal control signals for CODE ID₀₋₂, DIAG MODE₀₋₁, CORRECT and PASS THRU.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
V _{IH}	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage
V _{IL}	Input LOW Voltage			0.8	V	Guaranteed Input LOW Voltage
V _{IK}	Input Clamp Diode Voltage			-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA
V _{OH}	Output HIGH Voltage	2.7			V	V _{CC} = MIN, I _{OH} = -0.8 mA
V _{OL}	Output LOW Voltage			0.5	V	V _{CC} = MIN, I _{OL} = 8.0 mA
I _{OZH}	Output Off Current-HIGH	DATA ₀₋₁₅		70	μA	V _{CC} = MAX, V _{OUT} = 2.4 V
		SC ₀₋₆		50	μA	
I _{OZL}	Output Off Current-LOW	DATA ₀₋₁₅		-410	μA	V _{CC} = MAX, V _{OUT} = 0.5 V
		SC ₀₋₆		-50	μA	
I _{IH}	Input High Current	DATA ₀₋₁₅		70	μA	V _{CC} = MAX, V _{IN} = 2.7 V
		OTHERS		50	μA	
		ALL		1.0	mA	
I _{IL}	Input Low Current	DATA ₀₋₁₅		-410	μA	V _{CC} = MAX, V _{IN} = 0.5 V
		OTHERS		-360	μA	
I _{OS}	Short Circuit Current (1)	-25		-85	mA	V _{CC} = MAX, V _O = 0.0 V
I _{CC}	Power Supply Current			400	mA	V _{CC} = MAX

(1) Not more than one output should be shorted at a time.

FUNCTIONAL DESCRIPTION

The MC74F2960 contains the necessary logic to generate check bits on a 16-bit data field according to a modified Hamming code. This code allows the EDAC to 1) be cascaded, 2) detect all double bit errors, 3) detect RAM failure (all 1 or 0 data).

The EDAC may be configured to work on data words from 8- to 64-bits in length. When cascaded for word lengths in excess of 16 bits, each EDAC must know which bits it is processing. This is done with Code ID inputs as shown in Table I. The Internal Control Mode is described later.

MODE SELECTION

The device control lines are GENERATE, CORRECT, PASS THRU, DIAG MODE₀₋₁ and CODE ID₀₋₂. Table II lists the MC74F2960 modes of operation.

PASS THRU MODE

In this mode, the unmodified contents of the Data Input Latch are placed on the inputs of the Data Output Latch and the contents of the Check Bit Input Latch are placed on the SC outputs. ERROR and MULT ERROR are forced HIGH in this mode.

GENERATE MODE

In this mode check bits will be generated that correspond to the contents of the Data Input Latch. The check bits generated are placed on the SC outputs.

DETECT MODE

In this mode the device examines the contents of the Data Input Latch against the Check Bit Input Latch, and will detect all single-bit errors, all double-bit errors and some triple-bit errors. If one or more errors are detected, ERROR goes LOW. If two or more errors are detected, MULT ERROR goes LOW. Both error indicators are HIGH if there are no errors.

Also available on the SC outputs are the syndrome bits generated by the error detection step. The syndrome bits may be decoded to determine if a bit error was detected and, for single-bit errors, which of the data or check bits is in error.

In Detect Mode, the contents of the Data Input Latch are driven directly to the inputs of the Data Output Latch without correction.

CORRECT MODE

In this mode, the EDAC functions the same as in Detect Mode except that the correction network is allowed to correct (complement) any single-bit error of the Data Input Latch before putting it onto the inputs of the Data Output Latch. If multiple errors are detected, the output of the correction network is unspecified.

DIAGNOSTIC GENERATE

DIAGNOSTIC DETECT

DIAGNOSTIC CORRECT

These are special diagnostic modes where check bits loaded into the Diagnostic Latch are substituted for either normal check bit inputs or outputs.

INITIALIZE

The inputs of the Data Output Latch are forced to zeroes. The check bit outputs (SC) are generated to correspond to the all-zero data. ERROR and MULT ERROR are forced HIGH in the initialize Mode.

Initialize Mode is useful after power up when RAM contents are random. The EDAC may be placed in initialize mode and its' outputs written into all memory locations by the processor.

INTERNAL CONTROL MODE

When in the internal control mode, the EDAC takes the CODE ID₀₋₂, DIAG MODE₀₋₁, CORRECT and PASS THRU control signals from the Internal Diagnostic Latch rather than from the external input lines.

TABLE I. HAMMING CODE AND SLICE IDENTIFICATION

CODE ID ₂	CODE ID ₁	CODE ID ₀	Hamming Code and Slice Selected
0	0	0	Code 16/22
0	0	1	Internal Control Mode
0	1	0	Code 32/39, Bytes 0 and 1
0	1	1	Code 32/39, Bytes 2 and 3
1	0	0	Code 64/72, Bytes 0 and 1
1	0	1	Code 64/72, Bytes 2 and 3
1	1	0	Code 64/72, Bytes 4 and 5
1	1	1	Code 64/72, Bytes 6 and 7

TABLE II. INTERNAL CONTROL MODE

OPERATING MODE	CONTROL INPUTS				
	DIAG MODE 1	DIAG MODE 0	PASS THRU	GENERATE	CORRECT
PASS THRU	X	X	1	X	X
GENERATE	X	0	0	0	X
DETECT	0	X	0	1	0
CORRECT	0	X	0	1	1
DIAGNOSTIC GENERATE	0	1	0	0	X
DIAGNOSTIC DETECT	1	0	0	1	0
DIAGNOSTIC CORRECT	1	0	0	1	1
INITIALIZE	1	1	0	X	X

Product Preview

A NEW GENERATION OF MEMORY SUPPORT PRODUCTS

Motorola and Advanced Micro Devices have agreed to cooperate on the development of the next generation of the F2960 Family of Memory Support products. These devices are designed to maximize the speed and minimize the cost of memory systems based on the new generation of high performance 64K and 256K MOS Dynamic RAMs (DRAMs).


The products included in this joint development and alternate sourcing agreement are a Dynamic Memory Controller (DMC), the F2968, and two Memory Timing Controllers (MTC), the F2969 and F2970. These functions are partitioned such that address generation and refresh are provided by the F2968. Memory timing and control is achieved with either the F2969 or F2970. This partitioning allows greater design flexibility and higher system performance than would be possible by combining the DMC and MTC functions on a single chip. All three devices will be fabricated using the high performance, oxide-isolated bipolar technologies with TTL compatible I/O levels.

The Dynamic Memory Controller, F2968, will provide complete address multiplexing, refreshing, and output drive for up to 88 Dynamic Random Access Memories (DRAMs). The F2968 will be packaged in a 48-pin DIP and will interface with 16K, 64K, or 256K DRAMs.

The memory timing controller will be available in two versions. The F2969, a 48-pin version, will provide all control signals for both the F2968 Memory Controller and the F2960 Error Detection and Correction circuit (EDAC). The F2969 Timing Controller will support error logging and also handle memory initialization, refresh timing, and memory cycle arbitration. The general purpose microprocessor interface on the F2969 will facilitate its use with most microprocessors with minimal external logic. The MC68000 AMD/Intel iAPX86, and AMD 2900 bit-slice and 29116 devices are notable examples. System timing for all memory functions is derived from an external delay line to provide maximum performance and flexibility.

For systems not utilizing the F2960 Error Detection and Correction circuit (EDAC), a second version of the timing controller, the F2970, will be available without (EDAC) interface/functions. The F2970 will save on IC cost and board space as it will be packaged in 24-pin, 300-mil wide DIP.

Sample quantities on the F2968, F2969, and the F2970 are expected in the fourth quarter 1983, with production commencing early in 1984. F2960 samples are expected in the third quarter of 1983.





DYNAMIC MEMORY CONTROLLER

The MC74F2968 Dynamic Memory Controller is intended to be used with today's high performance memory systems. It has two 9-bit address latches which allow the chip to be used with 16K, 64K, or 256K dynamic RAMs. A two-bit bank select latch for the two high order address bits is provided to select one each of the four RAS and CAS outputs.

In the refresh mode, two counters cycle through the refresh address. Only the ROW counter is used for refresh without scrubbing, generating up to 512 addresses to refresh a 512-cycle-refresh DRAM. The column counter is used only for refresh with scrubbing. In this mode all RAS outputs are generated with only one CAS output.

- Provides Control for 16K, 64K, or 256K Dynamic RAM Systems
- Outputs Directly Drive Up to 88 DRAMs
- Highest Order Two Address Bits Select One of Four Banks of RAMs
- Separate RAS and CAS Lines for Each Bank of DRAM
- Supports Memory Scrubbing During Refresh
- Supports Nibble Mode Access
- Separate Output Enable for Multi-Channel Access-to-Memory
- Chip Select for Easy Expansion
- 48-Pin Dual In-Line Package



DYNAMIC MEMORY TIMING CONTROLLERS

The MC74F2969/2970 Dynamic Memory Timing Controllers are intended to be used with today's high performance memory systems. They have been designed to offer the system designer maximum flexibility and performance. Timing for both circuits is derived from an external delay line.

The F2969 is designed to control the timing for systems incorporating the MC74F2960 Error Detection And

Correction circuit, the MC74F2961/62 EDAC Bus Buffers, and the MC74F2968 Dynamic Memory Controller.

For memory systems not utilizing the F2960 EDAC unit, the F2970 will provide all control signals for the F2968 while reducing IC cost and circuit board area. The F2970 supports functions which are a subset of the F2969. By choosing not to utilize EDAC support functions, the F2970 can be packaged in a 24-pin DIP.


MC74F2969

- Provides Complete Timing Control for 16K, 64K, or 256K Dynamic RAM Systems Which Utilize F2960, F2961/2962, and F2968
- WE Output Directly Drives Up to 88 DRAMs
- Delay-Line Controlled Timing for Maximum Performance
- Synchronous or Asynchronous Arbitration of Memory Cycles
- Supports Memory Scrubbing During Refresh
- Internal or External Control of Refresh
- Burst or Distributed Refresh Modes
- 128-, 256-, or 512-Cycle Burst Refresh
- Performs Hidden Refresh When Processor Accesses Other Devices (Distributed Mode)
- Supports Byte-Writes for Memory Up to 32-Bits Wide
- Supports the Bus Retry Feature of the MC68010

- Initializes Memory
- 48-Pin Dual In-Line Package

MC74F2970

- Provides Complete Timing Control for 16K, 64K, or 256K Dynamic RAM Systems Which Utilize the F2968
- WE Output Directly Drives Up to 88 DRAMs
- Delay-Line Controlled Timing for Maximum Performance
- Synchronous or Asynchronous Arbitration of Memory Cycles
- Internal or External Control of Refresh
- Burst or Distributed Refresh Modes
- 128-, 256-, or 512-Cycle Burst Refresh
- Performs Hidden Refresh When Processor Accesses Other Devices (Distributed Mode)
- 24-Pin, 300 Mil Wide Dual In-Line Package



SCHOTTKY TTL



RAM/PROM Data Sheets

2048-BIT PROGRAMMABLE READ ONLY MEMORY

The MCM7621 and MCM7621A, together with various other 76xx series TTL PROMS, have common dc electrical characteristics and identical programming requirements. They are fully decoded, high-speed, field-programmable ROMs and are available with three-state outputs. All bits are manufactured storing a logical "1" (outputs high), and can be selectively programmed for logical "0" (outputs low).

The field-programmable PROM can be custom-programmed to any pattern using a simple programming procedure. Schottky bipolar circuitry provides fast access time.

All pinouts are compatible to industry-standard PROMs and ROMs.

In addition to the conventional storage array, extra test rows and columns are included to assure high programmability, and guarantee parametric and ac performance. Fuses in these test rows and columns are blown prior to shipment.

- Common dc Electrical Characteristics and Programming Procedure
- Simple, High-Speed Programming Procedure (1.0 Second per 1024 Bits, Typical)
- Expandable — Three-State Outputs and Chip Enable Inputs
- Inputs and Outputs TTL-Compatible
Low Input Current — 250 μ A Logic "0", 40 μ A Logic "1"
Full Output Drive — 16 mA Sink, 2.0 mA Source
- Fast Access Time — Guaranteed for Worst-Case N² Sequencing, Over Commercial Temperature and Voltage Ranges
- Pin-Compatible with Industry-Standard PROMs and ROMs

ABSOLUTE MAXIMUM RATINGS (See Note)

Rating	Symbol	Value	Unit
Operating Supply Voltage	V _{CC}	+7.0	Vdc
Input Voltage	V _{in}	+5.5	Vdc
Operating Output Voltage	V _{OH}	+7.0	Vdc
Supply Current	I _{CC}	650	mAdc
Input Current	I _{in}	-20	mAdc
Output Sink Current	I _o	100	mAdc
Operating Temperature Range MCM7621xxx	T _A	0 to +75	°C
Storage Temperature Range	T _{stg}	-55 to +150	°C
Maximum Junction Temperature	T _J	+175	°C

NOTE:

Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability. (While programming, follow the programming specifications.)

MCM7621 MCM7621A


TTL

2048-BIT PROGRAMMABLE READ ONLY MEMORIES

MCM7621,A — 512 × 4 THREE-STATE

PIN ASSIGNMENT

MCM7621DC/ADC
MCM7621PC/APC



GUARANTEED OPERATING RANGE ($T_A = 0^\circ\text{C}$ to $+75^\circ\text{C}$)

Parameter	Symbol	Min	Nom	Max	Unit
Supply Voltage	V_{CC}	4.75	5.0	5.25	Vdc
Input High Voltage	V_{IH}	2.0	—	—	Vdc
Input Low Voltage	V_{IL}	—	—	0.8	Vdc

DC OPERATING CONDITIONS AND CHARACTERISTICS

Symbol	Parameter	Test Conditions	Three-State Output			Unit
			Min	Typ	Max	
I_{IH}	Address/Enable "1"	$V_{IH} = V_{CC}$ Max	—	—	40	μAdc
I_{IL}	Input Current "0"	$V_{IL} = 0.45$ V	—	-0.1	-0.25	mA
V_{OH}	Output Voltage "1"	$I_{OH} = -2.0$ mA, V_{CC} Min	2.4	3.4	—	Vdc
V_{OL}	Output Voltage "0"	$I_{OL} = +16$ mA, V_{CC} Min	—	0.35	0.45	Vdc
I_{OHE}	Output Disabled "1"	$V_{OH} = +5.25$ V, V_{CC} Max	—	—	40	μAdc
I_{OLE}	Output Disabled "0"	$V_{OL} = +0.3$ V, V_{CC} Max	—	—	-40	μAdc
V_{IK}	Input Clamp Voltage	$I_{in} = -18$ mA	—	—	-1.2	Vdc
I_{OS}	Output Short Circuit Current	V_{CC} Max, $V_{out} = 0$ V One Output Only for 1.0 s Max	-15	—	-70	mA
I_{CC}	Power Supply Current	V_{CC} Max All Inputs Grounded	—	60	100	mA



CAPACITANCE ($f = 1.0$ MHz, $T_A = 25^\circ\text{C}$, periodically sampled rather than 100% tested.)

Characteristic	Symbol	Typ	Unit
Input Capacitance	C_{in}	8.0	pF
Output Capacitance	C_{out}	10	pF

AC OPERATING CONDITIONS AND CHARACTERISTICS (Full operating voltage and temperature)

Characteristic	Symbol	MCM7621		MCM7621A		Unit
		0 to $+75^\circ\text{C}$		0 to $+75^\circ\text{C}$		
		Typ	Max	Typ	Max	
Address to Output Access Time	t_{AA}	45	70	45	60	ns
Chip Enable Access Time	t_{EA}	15	25	15	25	ns

NOTE: AC limits guaranteed for worst case N^2 sequential with maximum test frequency of 5.0 MHz.



*Includes Scope and Test Fixture Capacitance

PROGRAMMING

The PROMs are manufactured with all bits/outputs Logical "1" (Output High). Any desired bit/output can be programmed to a Logical "0" (Output Low) by following the simple procedure shown below. One may build his own programmer to satisfy the specifications described in Table 1, or buy any of the commercially available programmers which meet these specifications. These PROMs can be programmed automatically or by the manual procedure shown below.

PROGRAMMING PROCEDURE


1. Address the PROM with the binary address of the selected word to be programmed. Address inputs are TTL-compatible. An open circuit should not be used to address the PROM.
2. Disable the chip by applying input high (V_{IH}) to the \overline{CS} input. \overline{CS} input must remain at V_{IH} for programming. The chip select is TTL-compatible. An open circuit should not be used to disable the chip.
3. Disable the programming circuitry by applying an Output Voltage Disable of less than V_{OPD} to the output of the PROM. The output may be left open to achieve the disable.
4. Raise V_{CC} to V_{PH} with rise time equal to t_r .
5. After a delay equal to or greater than t_d , apply a pulse with amplitude of V_{OPE} and duration of t_p to the output selected for programming. Note that the PROM is supplied with fuses intact generating an output high. Programming a fuse will cause the output to go low in the verify mode.
6. Other bits in the same word may be programmed while the V_{CC} input is raised to V_{PH} by applying output enable pulses to each output which is to be programmed. The output enable pulses must be separated by a minimum interval of t_d .
7. Lower V_{CC} to 4.5 Volts following a delay of t_f from the last programming enable pulse applied to an output.
8. Enable the PROM for verification by applying a logic "0" (V_{IL}) to the \overline{CS} input.
9. If any bit does not verify as programmed, repeat Steps 2 through 8 until the bit has received a total of 1.0 ms of programming time. Bits which do not program within 1.0 ms may be considered programming rejects. Multiple pulse of durations shorter than 1.0 ms may be used to enhance programming speed.
10. Repeat Steps 1 through 9 for all other bits to be programmed in the PROM.
11. Programming rejects returned to the factory must be accompanied by data giving address with desired and actual output data of a location in which a programming failure has occurred.

TABLE 1 — PROGRAMMING SPECIFICATIONS


Symbol	Parameter	Min	Typ	Max	Unit
V_{IH}	Address Input	2.4	5.0	5.0	V
V_{IL}	Voltage (1)	0.0	0.4	0.8	V
V_{PH}	Programming/Verify	11.75	12.0	12.25	V
V_{PL}	Voltage to V_{CC}	4.5	4.5	5.5	V
I_{CCP}	Programming Voltage Current Limit with V_{PH} Applied	600	600	650	mA
t_r	Voltage Rise and	1.0	1.0	10	μ s
t_f	Fall Time	1.0	1.0	10	μ s
t_d	Programming Delay	10	10	100	μ s
t_p	Programming Pulse Width	100	—	1000	μ s
DC	Programming Duty Cycle	—	50	90	%
V_{OPE}	Output Voltage Enable	10.0	10.5	11.0	V
V_{OPD}	Disable (2)	4.5	5.0	5.5	V
I_{OPE}	Output Voltage Enable Current	2.0	4.0	10	mA
T_A	Ambient Temperature	—	25	75	$^{\circ}$ C

(1) Address and chip select should not be left open for V_{IH}

(2) Disable condition will be met with output open circuit

FIGURE 1 — TYPICAL PROGRAMMING WAVEFORMS

MCM7621/21A BLOCK DIAGRAM



MCM7641 MCM7641A

4096-BIT PROGRAMMABLE READ ONLY MEMORY

The MCM7641 and MCM7641A, together with various other 76xx series TTL PROMS, comprise a complete and compatible family having common dc electrical characteristics and identical programming requirements. They are fully decoded, high-speed, field-programmable ROMs and are available in commonly used organizations, with three-state outputs. All bits are manufactured storing a logical "1" (outputs high), and can be selectively programmed for logical "0" (outputs low).

The field-programmable PROM can be custom-programmed to any pattern using a simple programming procedure. Schottky bipolar circuitry provides fast access time.

All pinouts are compatible to industry-standard PROMs and ROMs.

In addition to the conventional storage array, extra test rows and columns are included to assure high programmability, and guarantee parametric and ac performance. Fuses in these test rows and columns are blown prior to shipment.

- Common dc Electrical Characteristics and Programming Procedure
- Simple, High-Speed Programming Procedure (1.0 Second per 1024 Bits, Typical)
- Expandable — Three-State Outputs and Chip Enable Inputs
- Inputs and Outputs TTL-Compatible
Low Input Current — 250 μ A Logic "0", 40 μ A Logic "1"
Full Output Drive — 16 mA Sink, 2.0 mA Source
- Fast Access Time — Guaranteed for Worst-Case N^2 Sequencing, Over Commercial Temperature and Voltage Ranges
- Pin-Compatible with Industry-Standard PROMs and ROMs

ABSOLUTE MAXIMUM RATINGS (See Note)

Rating	Symbol	Value	Unit
Operating Supply Voltage	V_{CC}	+7.0	Vdc
Input Voltage	V_{in}	+5.5	Vdc
Operating Output Voltage	V_{OH}	+7.0	Vdc
Supply Current	I_{CC}	650	mAdc
Input Current	I_{in}	-20	mAdc
Output Sink Current	I_o	100	mAdc
Operating Temperature Range MCM7641xxx	T_A	0 to +75	$^{\circ}$ C
Storage Temperature Range	T_{stg}	-55 to +150	$^{\circ}$ C
Maximum Junction Temperature	T_J	+175	$^{\circ}$ C
NOTE Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability. (While programming, follow the programming specifications.)			


TTL

4096-BIT PROGRAMMABLE READ ONLY MEMORIES

MCM7641,A — 512 \times 8 THREE-STATE

PIN ASSIGNMENT

MCM7641DC/ADC
MCM7641PC/APC



*No Connection

GUARANTEED OPERATING RANGE ($T_A = 0^\circ\text{C}$ to $+75^\circ\text{C}$)

Parameter	Symbol	Min	Nom	Max	Unit
Supply Voltage	V_{CC}	4.75	5.0	5.25	Vdc
Input High Voltage	V_{IH}	2.0	—	—	Vdc
Input Low Voltage	V_{IL}	—	—	0.8	Vdc

DC OPERATING CONDITIONS AND CHARACTERISTICS

Three-State Output

Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit
I_{IH}	Address/Enable "1"	$V_{IH} = V_{CC}$ Max	—	—	40	μAdc
I_{IL}	Input Current "0"	$V_{IL} = 0.45$ V	—	-0.1	-0.25	mAdc
V_{OH}	Output Voltage "1"	$I_{OH} = -2.0$ mA, V_{CC} Min	2.4	3.4	—	Vdc
V_{OL}	Output Voltage "0"	$I_{OL} = +16$ mA, V_{CC} Min	—	0.35	0.45	Vdc
I_{OHE}	Output Disabled "1"	$V_{OH} = +5.25$ V, V_{CC} Max	—	—	40	μAdc
I_{OLE}	Output Disabled "0"	$V_{OL} = +0.3$ V, V_{CC} Max	—	—	-40	μAdc
V_{IK}	Input Clamp Voltage	$I_{in} = -18$ mA	—	—	-1.2	Vdc
I_{OS}	Output Short Circuit Current	V_{CC} Max, $V_{out} = 0.0$ V One Output Only for 1.0 s Max	-15	—	-70	mAdc
I_{CC}	Power Supply Current	V_{CC} Max All Inputs Grounded	—	60	140	mAdc



CAPACITANCE ($f = 1.0$ MHz, $T_A = 25^\circ\text{C}$, periodically sampled rather than 100% tested.)

Characteristic	Symbol	Typ	Unit
Input Capacitance	C_{in}	8.0	pF
Output Capacitance	C_{out}	10	pF

AC OPERATING CONDITIONS AND CHARACTERISTICS (Full operating voltage and temperature)

Characteristic	Symbol	MCM7641		MCM7641 A		Unit
		0 to $+75^\circ\text{C}$		0 to $+75^\circ\text{C}$		
		Typ	Max	Typ	Max	
Address to Output Access Time	t_{AA}	45	70	45	60	ns
Chip Enable Access Time	t_{EA}	30	40	30	40	ns

NOTE: AC limits guaranteed for worst case N^2 sequential with maximum test frequency of 5.0 MHz.



*Includes Scope and Test Fixture Capacitance

PROGRAMMING

The PROMs are manufactured with all bits/outputs Logical "1" (Output High). Any desired bit/output can be programmed to a Logical "0" (Output Low) by following the simple procedure shown below. One may build his own programmer to satisfy the specifications described in Table 1, or buy any of the commercially available programmers which meet these specifications. These PROMs can be programmed automatically or by the manual procedure shown below.

PROGRAMMING PROCEDURE

1. Address the PROM with the binary address of the selected word to be programmed. Address inputs are TTL-compatible. An open circuit should not be used to address the PROM.
2. Disable the chip by applying input high (V_{IH}) to the \overline{CS} input. \overline{CS} input must remain at V_{IH} for programming. The chip select is TTL-compatible. An open circuit should not be used to disable the chip.
3. Disable the programming circuitry by applying an Output Voltage Disable of less than V_{OPD} to the output of the PROM. The output may be left open to achieve the disable.
4. Raise V_{CC} to V_{PH} with rise time equal to t_r .
5. After a delay equal to or greater than t_d , apply a pulse with amplitude of V_{OPE} and duration of t_p to the output selected

for programming. Note that the PROM is supplied with fuses intact generating an output high. Programming a fuse will cause the output to go low in the verify mode.


6. Other bits in the same word may be programmed while the V_{CC} input is raised to V_{PH} by applying output enable pulses to each output which is to be programmed. The output enable pulses must be separated by a minimum interval of t_d .
7. Lower V_{CC} to 4.5 Volts following a delay of t_d from the last programming enable pulse applied to an output.
8. Enable the PROM for verification by applying a logic "0" (V_{IL}) to the \overline{CS} input.
9. If any bit does not verify as programmed, repeat Steps 2 through 8 until the bit has received a total of 1.0 ms of programming time. Bits which do not program within 1.0 ms may be considered programming rejects. Multiple pulse of durations shorter than 1.0 ms may be used to enhance programming speed.
10. Repeat Steps 1 through 9 for all other bits to be programmed in the PROM.
11. Programming rejects returned to the factory must be accompanied by data giving address with desired and actual output data of a location in which a programming failure has occurred.

TABLE 1 — PROGRAMMING SPECIFICATIONS


Symbol	Parameter	Min	Typ	Max	Unit
V_{IH}	Address Input	2.4	5.0	5.0	V
V_{IL}	Voltage (1)	0.0	0.4	0.8	V
V_{PH}	Programming/Verify	11.75	12.0	12.25	V
V_{PL}	Voltage to V_{CC}	4.5	4.5	5.5	V
I_{CCP}	Programming Voltage Current Limit with V_{PH} Applied	600	600	650	mA
t_r	Voltage Rise and	1.0	1.0	10	μ s
t_f	Fall Time	1.0	1.0	10	μ s
t_d	Programming Delay	10	10	100	μ s
t_p	Programming Pulse Width	100	—	1000	μ s
DC	Programming Duty Cycle	—	50	90	%
V_{OPE}	Output Voltage Enable	10.0	10.5	11.0	V
V_{OPD}	Disable (2)	4.5	5.0	5.5	V
I_{OPE}	Output Voltage Enable Current	2.0	4.0	10	mA
T_A	Ambient Temperature	—	25	75	$^{\circ}$ C

(1) Address and chip select should not be left open for V_{IH} .

(2) Disable condition will be met with output open circuit.

FIGURE 1 — TYPICAL PROGRAMMING WAVEFORMS

MCM7641/41A BLOCK DIAGRAM



4096-BIT PROGRAMMABLE READ ONLY MEMORY

The MCM7643 and MCM7643A, together with various other 76xx series TTL PROMS, comprise a complete and compatible family having common dc electrical characteristics and identical programming requirements. They are fully decoded, high-speed, field-programmable ROMs and are available in commonly used organizations, with three-state outputs. All bits are manufactured storing a logical "1" (outputs high), and can be selectively programmed for logical "0" (outputs low).

The field-programmable PROM can be custom-programmed to any pattern using a simple programming procedure. Schottky bipolar circuitry provides fast access time.

All pinouts are compatible to industry-standard PROMs and ROMs.

In addition to the conventional storage array, extra test rows and columns are included to assure high programmability, and guarantee parametric and ac performance. Fuses in these test rows and columns are blown prior to shipment.

- Common dc Electrical Characteristics and Programming Procedure
- Simple, High-Speed Programming Procedure (1.0 Second per 1024 Bits, Typical)
- Expandable — Three-State Outputs and Chip Enable Inputs
- Inputs and Outputs TTL-Compatible
Low Input Current — 250 μ A Logic "0", 40 μ A Logic "1"
Full Output Drive — 16 mA Sink, 2.0 mA Source
- Fast Access Time — Guaranteed for Worst-Case N^2 Sequencing, Over Commercial Temperature and Voltage Ranges
- Pin-Compatible with Industry-Standard PROMs and ROMs

ABSOLUTE MAXIMUM RATINGS (See Note)

Rating	Symbol	Value	Unit
Operating Supply Voltage	V_{CC}	+7.0	Vdc
Input Voltage	V_{in}	+5.5	Vdc
Operating Output Voltage	V_{OH}	+7.0	Vdc
Supply Current	I_{CC}	650	mAdc
Input Current	I_{in}	-20	mAdc
Output Sink Current	I_o	100	mAdc
Operating Temperature Range MCM7643xxx	T_A	0 to +75	$^{\circ}$ C
Storage Temperature Range	T_{stg}	-55 to +150	$^{\circ}$ C
Maximum Junction Temperature	T_J	+175	$^{\circ}$ C

NOTE:

Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability. (While programming, follow the programming specifications.)

MCM7643 MCM7643A


TTL

4096-BIT PROGRAMMABLE READ ONLY MEMORIES

MCM7643,A — 1024 \times 4 THREE-STATE

PIN ASSIGNMENT

MCM7643DC/ADC
MCM7643PC/APC



GUARANTEED OPERATING RANGE ($T_A = 0^\circ\text{C}$ to $+75^\circ\text{C}$)

Parameter	Symbol	Min	Nom	Max	Unit
Supply Voltage	V_{CC}	4.75	5.0	5.25	Vdc
Input High Voltage	V_{IH}	2.0	—	—	Vdc
Input Low Voltage	V_{IL}	—	—	0.8	Vdc

DC OPERATING CONDITIONS AND CHARACTERISTICS

Symbol	Parameter	Test Conditions	Three-State Output			Unit
			Min	Typ	Max	
I_{IH}	Address/Enable "1"	$V_{IH} = V_{CC}$ Max	—	—	40	μA dc
I_{IL}	Input Current "0"	$V_{IL} = 0.45$ V	—	-0.1	-0.25	mA
V_{OH}	Output Voltage "1"	$I_{OH} = -2.0$ mA, V_{CC} Min	2.4	3.4	—	Vdc
V_{OL}	Output Voltage "0"	$I_{OL} = +16$ mA, V_{CC} Min	—	0.35	0.45	Vdc
I_{OHE}	Output Disabled Current "1"	$V_{OH} = +5.25$ V, V_{CC} Max	—	—	40	μA dc
I_{OLE}	Output Disabled Current "0"	$V_{OL} = +0.3$ V, V_{CC} Max	—	—	-40	μA dc
V_{IK}	Input Clamp Voltage	$I_{in} = -18$ mA	—	—	-1.2	Vdc
I_{OS}	Output Short Circuit Current	V_{CC} Max, $V_{out} = 0.0$ V One Output Only for 1.0 s Max	-15	—	-70	mA
I_{CC}	Power Supply Current	V_{CC} Max All Inputs Grounded	—	100	140	mA



CAPACITANCE ($f = 1.0$ MHz, $T_A = 25^\circ\text{C}$, periodically sampled rather than 100% tested.)

Characteristic	Symbol	Typ	Unit
Input Capacitance	C_{in}	8.0	pF
Output Capacitance	C_{out}	10	pF

AC OPERATING CONDITIONS AND CHARACTERISTICS (Full operating voltage and temperature)

Characteristic	Symbol	MCM7643		MCM7643A		Unit
		0 to $+75^\circ\text{C}$		0 to $+75^\circ\text{C}$		
		Typ	Max	Typ	Max	
Address to Output Access Time	t_{AA}	50	70	40	50	ns
Chip Enable Access Time	t_{EA}	25	30	25	30	ns

NOTE: AC limits guaranteed for worst case N^2 sequential with maximum test frequency of 5.0 MHz.



*Includes Scope and Test Fixture Capacitance

PROGRAMMING

The PROMs are manufactured with all bits/outputs Logical "1" (Output High). Any desired bit/output can be programmed to a Logical "0" (Output Low) by following the simple procedure shown below. One may build his own programmer to satisfy the specifications described in Table 1, or buy any of the commercially available programmers which meet these specifications. These PROMs can be programmed automatically or by the manual procedure shown below.

PROGRAMMING PROCEDURE

1. Address the PROM with the binary address of the selected word to be programmed. Address inputs are TTL-compatible. An open circuit should not be used to address the PROM.
2. Disable the chip by applying input high (V_{IH}) to the \overline{CS} input. \overline{CS} input must remain at V_{IH} for programming. The chip select is TTL-compatible. An open circuit should not be used to disable the chip.
3. Disable the programming circuitry by applying an Output Voltage Disable of less than V_{OPD} to the output of the PROM. The output may be left open to achieve the disable.
4. Raise V_{CC} to V_{PH} with rise time equal to t_r .
5. After a delay equal to or greater than t_d , apply a pulse with amplitude of V_{OPE} and duration of t_p to the output selected

for programming. Note that the PROM is supplied with fuses intact generating an output high. Programming a fuse will cause the output to go low in the verify mode.


6. Other bits in the same word may be programmed while the V_{CC} input is raised to V_{PH} by applying output enable pulses to each output which is to be programmed. The output enable pulses must be separated by a minimum interval of t_d .
7. Lower V_{CC} to 4.5 Volts following a delay of t_d from the last programming enable pulse applied to an output.
8. Enable the PROM for verification by applying a logic "0" (V_{IL}) to the \overline{CS} input.
9. If any bit does not verify as programmed, repeat Steps 2 through 8 until the bit has received a total of 1.0 ms of programming time. Bits which do not program within 1.0 ms may be considered programming rejects. Multiple pulse of durations shorter than 1.0 ms may be used to enhance programming speed.
10. Repeat Steps 1 through 9 for all other bits to be programmed in the PROM.
11. Programming rejects returned to the factory must be accompanied by data giving address with desired and actual output data of a location in which a programming failure has occurred.

TABLE 1 — PROGRAMMING SPECIFICATIONS


Symbol	Parameter	Min	Typ	Max	Unit
V_{IH}	Address Input	2.4	5.0	5.0	V
V_{IL}	Voltage (1)	0.0	0.4	0.8	V
V_{PH}	Programming/Verify	11.75	12.0	12.25	V
V_{PL}	Voltage to V_{CC}	4.5	4.5	5.5	V
I_{CCP}	Programming Voltage Current Limit with V_{PH} Applied	600	600	650	mA
t_r	Voltage Rise and	1.0	1.0	10	μ s
t_f	Fall Time	1.0	1.0	10	μ s
t_d	Programming Delay	10	10	100	μ s
t_p	Programming Pulse Width	100	—	1000	μ s
DC	Programming Duty Cycle	—	50	90	%
V_{OPE}	Output Voltage	10.0	10.5	11.0	V
V_{OPD}	Enable	4.5	5.0	5.5	V
I_{OPE}	Output Voltage Enable Current	2.0	4.0	10	mA
T_A	Ambient Temperature	—	25	75	$^{\circ}$ C

(1) Address and chip select should not be left open for V_{IH} .

(2) Disable condition will be met with output open circuit.

FIGURE 1 — TYPICAL PROGRAMMING WAVEFORMS

MCM7643/43A BLOCK DIAGRAM



MCM7681 MCM7681A

TTL

8192-BIT PROGRAMMABLE READ ONLY MEMORIES

MCM7681,A — 1024 × 8 THREE-STATE

8192-BIT PROGRAMMABLE READ ONLY MEMORY

The MCM7681 and MCM7681A, together with various other 76xx series TTL PROMS, comprise a complete and compatible family having common dc electrical characteristics and identical programming requirements. They are fully decoded, high-speed, field-programmable ROMs and are available in commonly used organizations, with three-state outputs. All bits are manufactured storing a logical "1" (outputs high), and can be selectively programmed for logical "0" (outputs low).

The field-programmable PROM can be custom-programmed to any pattern using a simple programming procedure. Schottky bipolar circuitry provides fast access time.


Pinouts are compatible to industry-standard PROMs and ROMs. In addition, the MCM7681 is a pin compatible replacement for the 512 × 8 with Pin 22 connected as A9 on the 1024 × 8.

In addition to the conventional storage array, extra test rows and columns are included to assure high programmability, and guarantee parametric and ac performance. Fuses in these test rows and columns are blown prior to shipment.

- Common dc Electrical Characteristics and Programming Procedure
- Simple, High-Speed Programming Procedure
(1.0 Second per 1024 Bits, Typical)
- Expandable — Three-State Outputs and Chip Enable Inputs
- Inputs and Outputs TTL-Compatible
Low Input Current — 250 μ A Logic "0", 40 μ A Logic "1"
Full Output Drive — 16 mA Sink, 2.0 mA Source
- Fast Access Time — Guaranteed for Worst-Case N² Sequencing,
Over Commercial Temperature Ranges and Voltage Ranges
- Pin-Compatible with Industry-Standard PROMs and ROMs

PIN ASSIGNMENT

MCM7681DC/ADC
MCM7681PC/APC



ABSOLUTE MAXIMUM RATINGS (See Note)

Rating	Symbol	Value	Unit
Operating Supply Voltage	V _{CC}	+7.0	Vdc
Input Voltage	V _{IN}	+5.5	Vdc
Operating Output Voltage	V _{OH}	+7.0	Vdc
Supply Current	I _{CC}	650	mAdc
Input Current	I _{IN}	-20	mAdc
Output Sink Current	I _O	100	mAdc
Operating Temperature Range MCM7681xxx	T _A	0 to +75	°C
Storage Temperature Range	T _{stg}	-55 to +150	°C
Maximum Junction Temperature	T _J	+175	°C

NOTE

Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability. (While programming, follow the programming specifications.)

GUARANTEED OPERATING RANGE ($T_A = 0^\circ\text{C}$ to $+75^\circ\text{C}$)

Parameter	Symbol	Min	Nom	Max	Unit
Supply Voltage	V_{CC}	4.75	5.0	5.25	Vdc
Input High Voltage	V_{IH}	2.0	—	—	Vdc
Input Low Voltage	V_{IL}	—	—	0.8	Vdc

DC OPERATING CONDITIONS AND CHARACTERISTICS

Symbol	Parameter	Test Conditions	Three-State Output			Unit
			Min	Typ	Max	
I_{IH}	Address/Enable "1"	$V_{IH} = V_{CC}$ Max	—	—	40	μA_{dc}
I_{IL}	Input Current "0"	$V_{IL} = 0.45$ V	—	-0.1	-0.25	mA_{dc}
V_{OH}	Output Voltage "1"	$I_{OH} = -2.0$ mA, V_{CC} Min	2.4	3.4	—	Vdc
V_{OL}	Output Voltage "0"	$I_{OL} = +16$ mA, V_{CC} Min	—	0.35	0.45	Vdc
I_{OHE}	Output Disabled Current "1"	$V_{OH} = +5.25$ V, V_{CC} Max	—	—	40	μA_{dc}
I_{OLE}	Output Disabled Current "0"	$V_{OL} = +0.3$ V, V_{CC} Max	—	—	-40	μA_{dc}
I_{IK}	Input Clamp Voltage	$I_{in} = -18$ mA	—	—	-1.2	Vdc
I_{OS}	Output Short Circuit Current	V_{CC} Max, $V_{out} = 0.0$ V One Output Only for 1.0 s Max	-15	—	-70	mA_{dc}
I_{CC}	Power Supply Current	V_{CC} Max All Inputs Grounded	—	110	150	mA_{dc}



CAPACITANCE ($f = 1.0$ MHz, $T_A = 25^\circ\text{C}$, periodically sampled rather than 100% tested.)

Characteristic	Symbol	Typ	Unit
Input Capacitance	C_{in}	8.0	pF
Output Capacitance	C_{out}	10	pF

AC OPERATING CONDITIONS AND CHARACTERISTICS (Full operating voltage and temperature)

Characteristic	Symbol	MCM7681		MCM7681A		Unit
		0 to $+75^\circ\text{C}$		0 to $+75^\circ\text{C}$		
		Typ	Max	Typ	Max	
Address to Output Access Time	t_{AA}	—	70	—	50	ns
Chip Enable Access Time	t_{EA}	30	40	30	40	ns

NOTE: AC limits guaranteed for worst case N^2 sequential with maximum test frequency of 5.0 MHz.



*Includes Scope and Test Fixture Capacitance

PROGRAMMING

The PROMs are manufactured with all bits/outputs Logical "1" (Output High). Any desired bit/output can be programmed to a Logical "0" (Output Low) by following the simple procedure shown below. One may build his own programmer to satisfy the specifications described in Table 1, or buy any of the commercially available programmers which meet these specifications. These PROMs can be programmed automatically or by the manual procedure shown below.

PROGRAMMING PROCEDURE

1. Address the PROM with the binary address of the selected word to be programmed. Address inputs are TTL-compatible. An open circuit should not be used to address the PROM.
2. Disable the chip by applying input high (V_{IH}) to the \overline{CS} input. \overline{CS} input must remain at V_{IH} for programming. The chip select is TTL-compatible. An open circuit should not be used to disable the chip.
3. Disable the programming circuitry by applying an Output Voltage Disable of less than V_{OPD} to the output of the PROM. The output may be left open to achieve the disable.
4. Raise V_{CC} to V_{PH} with rise time equal to t_r .
5. After a delay equal to or greater than t_d , apply a pulse with amplitude of V_{OPE} and duration of t_p to the output selected


for programming. Note that the PROM is supplied with fuses intact generating an output high. Programming a fuse will cause the output to go low in the verify mode.

6. Other bits in the same word may be programmed while the V_{CC} input is raised to V_{PH} by applying output enable pulses to each output which is to be programmed. The output enable pulses must be separated by a minimum interval of t_d .
7. Lower V_{CC} to 4.5 Volts following a delay of t_d from the last programming enable pulse applied to an output.
8. Enable the PROM for verification by applying a logic "0" (V_{IL}) to the \overline{CS} input.
9. If any bit does not verify as programmed, repeat Steps 2 through 8 until the bit has received a total of 1.0 ms of programming time. Bits which do not program within 1.0 ms may be considered programming rejects. Multiple pulse of durations shorter than 1.0 ms may be used to enhance programming speed.
10. Repeat Steps 1 through 9 for all other bits to be programmed in the PROM.
11. Programming rejects returned to the factory must be accompanied by data giving address with desired and actual output data of a location in which a programming failure has occurred.


TABLE 1 — PROGRAMMING SPECIFICATIONS

Symbol	Parameter	Min	Typ	Max	Unit
V_{IH}	Address Input Voltage (1)	2.4	5.0	5.0	V
V_{IL}	Address Input Voltage (1)	0.0	0.4	0.8	V
V_{PH}	Programming/Verify Voltage to V_{CC}	11.75	12.0	12.25	V
V_{PL}	Programming/Verify Voltage to V_{CC}	4.5	4.5	5.5	V
I_{CCP}	Programming Voltage Current Limit with V_{PH} Applied	600	600	650	mA
t_r	Voltage Rise and	1.0	1.0	10	μ s
t_f	Fall Time	1.0	1.0	10	μ s
t_d	Programming Delay	10	10	100	μ s
t_p	Programming Pulse Width	100	—	1000	μ s
DC	Programming Duty Cycle	—	50	90	%
V_{OPE}	Output Voltage Enable	10.0	10.5	11.0	V
V_{OPD}	Output Voltage Disable (2)	4.5	5.0	5.5	V
I_{OPE}	Output Voltage Enable Current	2.0	4.0	10	mA
T_A	Ambient Temperature	—	25	75	$^{\circ}$ C

- (1) Address and chip select should not be left open for V_{IH} .
 (2) Disable condition will be met with output open circuit.

FIGURE 1 — TYPICAL PROGRAMMING WAVEFORMS

MCM7681/81A BLOCK DIAGRAM



MCM7685 MCM7685A

8192-BIT PROGRAMMABLE READ ONLY MEMORY

The MCM7685 and MCM7685A, together with various other 76xx series TTL PROMS, comprise a complete and compatible family having common dc electrical characteristics and identical programming requirements. They are fully decoded, high-speed, field-programmable PROMs and are available in commonly used organizations, with three-state outputs. All bits are manufactured storing a logical "1" (outputs high), and can be selectively programmed for logical "0" (outputs low).

The field-programmable PROM can be custom-programmed to any pattern using a simple programming procedure. Schottky bipolar circuitry provides fast access time.

Pinouts are compatible to industry-standard PROMs and ROMs. The MCM7685 is a pin compatible replacement for the 1024 × 4 organization with Pin 8 connected as A10 on the 2048 × 4.

In addition to the conventional storage array, extra test rows and columns are included to assure high programmability, and guarantee parametric and ac performance. Fuses in these test rows and columns are blown prior to shipment.

- Common dc Electrical Characteristics and Programming Procedure
- Simple, High-Speed Programming Procedure (1.0 Second per 1024 Bits, Typical)
- Expandable — Three-State Outputs and Chip Enable Inputs
- Inputs and Outputs TTL-Compatible
Low Input Current — 250 μ A Logic "0", 40 μ A Logic "1"
Full Output Drive — 16 mA Sink, 2.0 mA Source
- Fast Access Time — Guaranteed for Worst-Case N² Sequencing, Commercial Temperature Ranges and Voltage Ranges
- Pin-Compatible with Industry-Standard PROMs and ROMs

ABSOLUTE MAXIMUM RATINGS (See Note)

Rating	Symbol	Value	Unit
Operating Supply Voltage	V _{CC}	+7.0	Vdc
Input Voltage	V _{in}	+5.5	Vdc
Operating Output Voltage	V _{OH}	+7.0	Vdc
Supply Current	I _{CC}	650	mAdc
Input Current	I _{in}	-20	mAdc
Output Sink Current	I _o	100	mAdc
Operating Temperature Range MCM7685xxx	T _A	0 to +75	°C
Storage Temperature Range	T _{stg}	-55 to +150	°C
Maximum Junction Temperature	T _J	+175	°C

NOTE.

Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability. (While programming, follow the programming specifications.)


TTL

8192-BIT PROGRAMMABLE READ ONLY MEMORIES

MCM7685,A — 2048 × 4 THREE-STATE

PIN ASSIGNMENT

MCM7685DC/ADC
MCM7685PC/APC



GUARANTEED OPERATING RANGE ($T_A = 0^\circ\text{C}$ to $+75^\circ\text{C}$)

Parameter	Symbol	Min	Nom	Max	Unit
Supply Voltage	V_{CC}	4.75	5.0	5.25	Vdc
Input High Voltage	V_{IH}	2.0	—	—	Vdc
Input Low Voltage	V_{IL}	—	—	0.8	Vdc

DC OPERATING CONDITIONS AND CHARACTERISTICS

Symbol	Parameter	Test Conditions	Three-State Output			Unit
			Min	Typ	Max	
I_{IH}	Address/Enable "1"	$V_{IH} = V_{CC}$ Max	—	—	40	μAdc
I_{IL}	Input Current "0"	$V_{IL} = 0.45$ V	—	-0.1	-0.25	mAdc
V_{OH}	Output Voltage	$I_{OH} = -2.0$ mA, V_{CC} Min	2.4	3.4	—	Vdc
V_{OL}		$I_{OL} = +16$ mA, V_{CC} Min	—	0.35	0.45	Vdc
I_{OHE}	Output Disabled Current	$V_{OH} = +5.25$ V, V_{CC} Max	—	—	40	μAdc
I_{OLE}		$V_{OL} = +0.3$ V, V_{CC} Max	—	—	-40	μAdc
V_{IK}	Input Clamp Voltage	$I_{in} = -18$ mA	—	—	-1.2	Vdc
I_{OS}	Output Short Circuit Current	V_{CC} Max, $V_{out} = 0.0$ V One Output Only for 1.0 s Max	-15	—	-70	mAdc
I_{CC}	Power Supply Current	V_{CC} Max All Inputs Grounded	—	80	150	mAdc



CAPACITANCE ($f = 1.0$ MHz, $T_A = 25^\circ\text{C}$, periodically sampled rather than 100% tested.)

Characteristic	Symbol	Typ	Unit
Input Capacitance	C_{in}	8.0	pF
Output Capacitance	C_{out}	10	pF

AC OPERATING CONDITIONS AND CHARACTERISTICS (Full operating voltage and temperature)

Characteristic	Symbol	MCM7685		MCM7685A		Unit
		0 to $+75^\circ\text{C}$		0 to $+75^\circ\text{C}$		
		Typ	Max	Typ	Max	
Address to Output Access Time	t_{AA}	45	70	40	55	ns
Chip Enable Access Time	t_{EA}	30	40	30	40	ns

NOTE: AC limits guaranteed for worst case N^2 sequential with maximum test frequency of 5.0 MHz.



*Includes Scope and Test Fixture Capacitance

PROGRAMMING

The PROMs are manufactured with all bits/outputs Logical "1" (Output High). Any desired bit/output can be programmed to a Logical "0" (Output Low) by following the simple procedure shown below. One may build his own programmer to satisfy the specifications described in Table 1, or buy any of the commercially available programmers which meet these specifications. These PROMs can be programmed automatically or by the manual procedure shown below.

PROGRAMMING PROCEDURE

1. Address the PROM with the binary address of the selected word to be programmed. Address inputs are TTL-compatible. An open circuit should not be used to address the PROM.
2. Disable the chip by applying input high (V_{IH}) to the \overline{CS} input. \overline{CS} input must remain at V_{IH} for programming. The chip select is TTL-compatible. An open circuit should not be used to disable the chip.
3. Disable the programming circuitry by applying an Output Voltage Disable of less than V_{OPD} to the output of the PROM. The output may be left open to achieve the disable.
4. Raise V_{CC} to V_{PH} with rise time equal to t_r .
5. After a delay equal to or greater than t_d , apply a pulse with amplitude of V_{OPE} and duration of t_p to the output selected

for programming. Note that the PROM is supplied with fuses intact generating an output high. Programming a fuse will cause the output to go low in the verify mode.

6. Other bits in the same word may be programmed while the V_{CC} input is raised to V_{PH} by applying output enable pulses to each output which is to be programmed. The output enable pulses must be separated by a minimum interval of t_d .
7. Lower V_{CC} to 4.5 Volts following a delay of t_d from the last programming enable pulse applied to an output.
8. Enable the PROM for verification by applying a logic "0" (V_{IL}) to the \overline{CS} input.
9. If any bit does not verify as programmed, repeat Steps 2 through 8 until the bit has received a total of 1.0 ms of programming time. Bits which do not program within 1.0 ms may be considered programming rejects. Multiple pulse of durations shorter than 1.0 ms may be used to enhance programming speed.
10. Repeat Steps 1 through 9 for all other bits to be programmed in the PROM.
11. Programming rejects returned to the factory must be accompanied by data giving address with desired and actual output data of a location in which a programming failure has occurred.


TABLE 1 — PROGRAMMING SPECIFICATIONS

Symbol	Parameter	Min	Typ	Max	Unit
V_{IH}	Address Input	2.4	5.0	5.0	V
V_{IL}	Voltage (1)	0.0	0.4	0.8	V
V_{PH}	Programming/Verify	11.75	12.0	12.25	V
V_{PL}	Voltage to V_{CC}	4.5	4.5	5.5	V
I_{CCP}	Programming Voltage Current Limit with V_{PH} Applied	600	600	650	mA
t_r	Voltage Rise and	1.0	1.0	10	μ S
t_f	Fall Time	1.0	1.0	10	μ S
t_d	Programming Delay	10	10	100	μ S
t_p	Programming Pulse Width	100	—	1000	μ S
DC	Programming Duty Cycle	—	50	90	%
V_{OPE}	Output Voltage	10.0	10.5	11.0	V
V_{OPD}	Enable Disable (2)	4.5	5.0	5.5	V
I_{OPE}	Output Voltage Enable Current	2.0	4.0	10	mA
T_A	Ambient Temperature	—	25	75	$^{\circ}$ C


(1) Address and chip select should not be left open for V_{IH} .

(2) Disable condition will be met with output open circuit.

FIGURE 1 — TYPICAL PROGRAMMING WAVEFORMS



MCM7685/85A BLOCK DIAGRAM



MCM76161 MCM76161A

16384-BIT PROGRAMMABLE READ ONLY MEMORY

The MCM76161 and MC76161A, together with various other 76xx series TTL PROMS, comprise a complete and compatible family having common dc electrical characteristics and identical programming requirements. They are fully decoded, high-speed, field-programmable ROMs and are available in commonly used organizations, with three-state outputs. All bits are manufactured storing a logical "1" (outputs high), and can be selectively programmed for logical "0" (outputs low).

The field-programmable PROM can be custom-programmed to any pattern using a simple programming procedure. Schottky bipolar circuitry provides fast access time.

Pinouts are compatible to industry-standard PROMs and ROMs. The MCM76161 is a pin compatible replacement for the 1024 × 8 with Pin 21 connected as A10 on the 2048 × 8.

In addition to the conventional storage array, extra test rows and columns are included to assure high programmability, and guarantee parametric and ac performance. Fuses in these test rows and columns are blown prior to shipment.

- Common dc Electrical Characteristics and Programming Procedure
- Simple, High-Speed Programming Procedure
(1.0 Second per 1024 Bits, Typical)
- Expandable — Three-State Outputs and Chip Enable Inputs
- Inputs and Outputs TTL-Compatible
Low Input Current — 250 μ A Logic "0", 40 μ A Logic "1"
Full Output Drive — 16 mA Sink, 20 mA Source
- Fast Access Time — Guaranteed for Worst-Case N² Sequencing,
Over Commercial Temperature and Voltage Ranges
- Pin-Compatible with Industry-Standard PROMs and ROMs

ABSOLUTE MAXIMUM RATINGS (See Note)

Rating	Symbol	Value	Unit
Operating Supply Voltage	V _{CC}	+7.0	Vdc
Input Voltage	V _{IN}	+5.5	Vdc
Operating Output Voltage	V _{OH}	+7.0	Vdc
Supply Current	I _{CC}	650	mAdc
Input Current	I _{IN}	-20	mAdc
Output Sink Current	I _O	100	mAdc
Operating Temperature Range MCM76161xxx	T _A	0 to +75	°C
Storage Temperature Range	T _{stg}	-55 to +150	°C
Maximum Junction Temperature	T _J	+175	°C

Note

Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability. (While programming, follow the programming specifications.)


TTL

16384-BIT PROGRAMMABLE READ ONLY MEMORIES

MCM76161,A — 2048 × 8 THREE-STATE

PIN ASSIGNMENT

MCM76161DC/ADC
MCM76161PC/APC



GUARANTEED OPERATING RANGE ($T_A = 0^\circ\text{C}$ to $+75^\circ\text{C}$)

Parameter	Symbol	Min	Nom	Max	Unit
Supply Voltage	V_{CC}	4.75	5.0	5.25	Vdc
Input High Voltage	V_{IH}	2.0	—	—	Vdc
Input Low Voltage	V_{IL}	—	—	0.8	Vdc

DC OPERATING CONDITIONS AND CHARACTERISTICS

Symbol	Parameter	Test Conditions	Three-State Output			Unit
			Min	Typ	Max	
I_{IH}	Address/Enable "1"	$V_{IH} = V_{CC}$ Max	—	—	40	μAdc
I_{IL}	Input Current "0"	$V_{IL} = 0.45$ V	—	-0.1	-0.25	mAdc
V_{OH}	Output Voltage "1"	$I_{OH} = -2.0$ mA, V_{CC} Min	2.4	3.4	—	Vdc
V_{OL}	Output Voltage "0"	$I_{OL} = +16$ mA, V_{CC} Min	—	0.35	0.45	Vdc
I_{OHE}	Output Disabled "1"	$V_{OH} = +5.25$ V, V_{CC} Max	—	—	40	μAdc
I_{OLE}	Output Disabled "0"	$V_{OL} = +0.3$ V, V_{CC} Max	—	—	-40	μAdc
V_{IK}	Input Clamp Voltage	$I_{in} = -18$ mA	—	—	-1.2	Vdc
I_{OS}	Output Short Circuit Current	V_{CC} Max, $V_{out} = 0.0$ V One Output Only for 1.0 s Max	-15	—	-70	mAdc
I_{CC}	Power Supply Current	V_{CC} Max All Inputs Grounded	—	130	180	mAdc



CAPACITANCE ($f = 1.0$ MHz, $T_A = 25^\circ\text{C}$, periodically sampled rather than 100% tested.)

Characteristic	Symbol	Typ	Unit
Input Capacitance	C_{in}	8.0	pF
Output Capacitance	C_{out}	10	pF

AC OPERATING CONDITIONS AND CHARACTERISTICS (Full operating voltage and temperature)

Characteristic	Symbol	MCM76161		MCM76161A		Unit
		0 to $+75^\circ\text{C}$		0 to $+75^\circ\text{C}$		
		Typ	Max	Typ	Max	
Address to Output Access Time	t_{AA}	45	70	35	60	ns
Chip Enable Access Time	t_{EA}	30	40	30	40	ns

NOTE: AC limits guaranteed for worst case N^2 sequential with maximum test frequency of 5.0 MHz.



*Includes Scope and Test Fixture Capacitance

PROGRAMMING

The PROMs are manufactured with all bits/outputs Logical "1" (Output High). Any desired bit/output can be programmed to a Logical "0" (Output Low) by following the simple procedure shown below. One may build his own programmer to satisfy the specifications described in Table 1, or buy any of the commercially available programmers which meet these specifications. These PROMs can be programmed automatically or by the manual procedure shown below.


PROGRAMMING PROCEDURE

1. Address the PROM with the binary address of the selected word to be programmed. Address inputs are TTL-compatible. An open circuit should not be used to address the PROM.
2. Disable the chip by applying input high (V_{IH}) to the \overline{CS} input. \overline{CS} input must remain at V_{IH} for programming. The chip select is TTL-compatible. An open circuit should not be used to disable the chip.
3. Disable the programming circuitry by applying an Output Voltage Disable of less than V_{OPD} to the output of the PROM. The output may be left open to achieve the disable.
4. Raise V_{CC} to V_{PH} with rise time equal to t_r .
5. After a delay equal to or greater than t_d , apply a pulse with amplitude of V_{OPE} and duration of t_p to the output selected for programming. Note that the PROM is supplied with fuses intact generating an output high. Programming a fuse will cause the output to go low in the verify mode.
6. Other bits in the same word may be programmed while the V_{CC} input is raised to V_{PH} by applying output enable pulses to each output which is to be programmed. The output enable pulses must be separated by a minimum interval of t_d .
7. Lower V_{CC} to 4.5 Volts following a delay of t_d from the last programming enable pulse applied to an output.
8. Enable the PROM for verification by applying a logic "0" (V_{IL}) to the \overline{CS} input.
9. If any bit does not verify as programmed, repeat Steps 2 through 8 until the bit has received a total of 1.0 ms of programming time. Bits which do not program within 1.0 ms may be considered programming rejects. Multiple pulse of durations shorter than 1.0 ms may be used to enhance programming speed.
10. Repeat Steps 1 through 9 for all other bits to be programmed in the PROM.
11. Programming rejects returned to the factory must be accompanied by data giving address with desired and actual output data of a location in which a programming failure has occurred.


TABLE 1 — PROGRAMMING SPECIFICATIONS

Symbol	Parameter	Min	Typ	Max	Unit
V_{IH}	Address Input Voltage (1)	2.4	5.0	5.0	V
V_{IL}	Address Input Voltage (1)	0.0	0.4	0.8	V
V_{PH}	Programming/Verify Voltage to V_{CC}	11.75	12.0	12.25	V
V_{PL}	Programming/Verify Voltage to V_{CC}	4.5	4.5	5.5	V
I_{CCP}	Programming Voltage Current Limit with V_{PH} Applied	600	600	650	mA
t_r	Voltage Rise and	1.0	1.0	10	μ s
t_f	Fall Time	1.0	1.0	10	μ s
t_d	Programming Delay	10	10	100	μ s
t_p	Programming Pulse Width	100	—	1000	μ s
DC	Programming Duty Cycle	—	50	90	%
V_{OPE}	Output Voltage Enable	10.0	10.5	11.0	V
V_{OPD}	Output Voltage Disable (2)	4.5	5.0	5.5	V
I_{OPE}	Output Voltage Enable Current	2.0	4.0	10	mA
T_A	Ambient Temperature	—	25	75	$^{\circ}$ C

- (1) Address and chip select should not be left open for V_{IH} .
 (2) Disable condition will be met with output open circuit.

FIGURE 1 — TYPICAL PROGRAMMING WAVEFORMS

MCM76161/161A BLOCK DIAGRAM



1024-BIT RANDOM ACCESS MEMORY

The MCM93415 is a 1024-bit Read/Write RAM organized 1024 words by 1 bit.

The MCM93415 is designed for buffer control storage and high performance main memory applications, and has a typical access time of 35 ns.


The MCM93415 has full decoding on-chip, separate data input and data output lines, and an active low chip select. The device is fully compatible with standard DTL and TTL logic families and features an uncommitted collector output for ease of memory expansion.

- Uncommitted Collector Output
- TTL Inputs and Output
- Non-Inverting Data Output
- High Speed –
 - Access Time – 35 ns Typical
 - Chip Select – 15 ns Typical
- Power Dissipation Decreases with Increasing Temperature
- Power Dissipation 0.5 mW/Bit Typical
- Organized 1024 Words X 1 Bit

MCM93415

TTL 1024 X 1 BIT RANDOM ACCESS MEMORY


PIN ASSIGNMENT



Pin Designation

$\overline{\text{CS}}$	Chip Select
A0–A9	Address Inputs
$\overline{\text{WE}}$	Write Enable
D _{in}	Data Input
D _{out}	Data Output

BLOCK DIAGRAM



FUNCTIONAL DESCRIPTION

The MCM93415 is a fully decoded 1024-bit Random Access Memory organized 1024 words by one bit. Bit selection is achieved by means of a 10-bit address, A0 to A9.

The Chip Select input provides for memory array expansion. For large memories, the fast chip select access time permits the decoding of Chip Select (CS) from the address without affecting system performance.

The read and write operations are controlled by the state of the active low Write Enable (WE, Pin 14). With WE held low and the chip selected, the data at D_{in} is written into the addressed location. To read, WE is held high and the chip selected. Data in the specified location is presented at D_{out} and is non-inverted.

Uncommitted collector outputs are provided to allow wired-OR applications. In any application an external pull-up resistor of R_L value must be used to provide a high at the output when it is off. Any R_L value within the range specified below may be used.

$$\frac{V_{CC}(\text{Min})}{I_{OL} - FO(1.6)} \leq R_L \leq \frac{V_{CC}(\text{Min}) - V_{OH}}{n(I_{CEX}) + FO(0.04)}$$

R_L is in kΩ

n = number of wired-OR outputs tied together

FO = number of TTL Unit Loads (UL) driven

I_{CEX} = Memory Output Leakage Current

V_{OH} = Required Output High Level at Output Node

I_{OL} = Output Low Current

The minimum R_L value is limited by output current sinking ability. The maximum R_L value is determined by the output and input leakage current which must be supplied to hold the output at V_{OH}. One Unit Load = 40 μA High/1.6 mA Low.

ABSOLUTE MAXIMUM RATINGS (Note 1)

Storage Temperature	
Ceramic Package (D and F Suffix)	-55°C to +165°C
Plastic Package (P Suffix)	-55°C to +125°C
Operating Junction Temperature, T _J	
Ceramic Package (D and F Suffix)	< 165°C
Plastic Package (P Suffix)	< 125°C
V _{CC} Pin Potential to Ground Pin	-0.5 V to +7.0 V
Input Voltage (dc)	-0.5 V to +5.5 V
Voltage Applied to Outputs (Output High)	-0.5 V to +5.5 V
Output Current (dc) (Output Low)	+20 mA
Input Current (dc)	-12 mA to +5.0 mA

TRUTH TABLE

Inputs			Output	
CS	WE	D _{in}	Open Collector	Mode
H	X	X	H	Not Selected
L	L	L	H	Write "0"
L	L	H	H	Write "1"
L	H	X	D _{out}	Read

H = High Voltage Level

L = Low Voltage Level

X = Don't Care (High or Low)

NOTE 1 Device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded.

GUARANTEED OPERATING RANGES (Note 2)

Part Number	Supply Voltage (V _{CC})			Ambient Temperature (T _A)
	Min	Nom	Max	
MCM93415DC, PC	4.75 V	5.0 V	5.25 V	0°C to +75°C
MCM93415FM, DM	4.50 V	5.0 V	5.50 V	-55°C to +125°C


DC OPERATING CONDITIONS AND CHARACTERISTICS

(Full operating voltage and temperature range unless otherwise noted)

Symbol	Characteristic	Limits		Unit	Conditions
		Min	Max		
V _{OL}	Output Low Voltage		0.45	Vdc	V _{CC} = Min, I _{OL} = 16 mA
V _{IH}	Input High Voltage	2.1		Vdc	Guaranteed Input High Voltage for All Inputs
V _{IL}	Input Low Voltage		0.8	Vdc	Guaranteed Input Low Voltage for All Inputs
I _{IL}	Input Low Current		-400	μA _{dc}	V _{CC} = Max, V _{in} = 0.4 V
I _{IH}	Input High Current		40	μA _{dc}	V _{CC} = Max, V _{in} = 4.5 V
			1.0	mA _{dc}	V _{CC} = Max, V _{in} = 5.25 V
I _{CEX}	Output Leakage Current		100	μA _{dc}	V _{CC} = Max, V _{out} = 4.5 V
V _{CD}	Input Diode Clamp Voltage		-1.5	Vdc	V _{CC} = Max, I _{in} = -10 mA
I _{CC}	Power Supply Current		130	mA _{dc}	T _A = Max
			155	mA _{dc}	T _A = 0°C
			170	mA _{dc}	T _A = Min
					V _{CC} = Max, All Inputs Grounded

AC OPERATING CONDITIONS AND CHARACTERISTICS
 (Full operating voltage and temperature unless otherwise noted)

AC TEST LOAD AND WAVEFORM




Symbol	Characteristic (Notes 2, 3)	MCM93415DC, PC		MCM93415DM, FM		Unit	Conditions
		Min	Max	Min	Max		
READ MODE							
t_{ACS}	Chip Select Time		35		45	ns	See Test Circuit and Waveforms
t_{RCS}	Chip Select Recovery Time		35		50		
t_{AA}	Address Access Time		45		60		
WRITE MODE							
t_{WS}	Write Disable Time		35		45	ns	See Test Circuit and Waveforms
t_{WR}	Write Recovery Time		40		50		
	INPUT TIMING REQUIREMENTS					ns	See Test Circuit and Waveforms
t_W	Write Pulse Width (to guarantee write)	30		40			
t_{WSD}	Data Setup Time Prior to Write	5		5			
t_{WHD}	Data Hold Time After Write	5		5			
t_{WSA}	Address Setup Time (at $t_W = \text{Min}$)	10		15			
t_{WHA}	Address Hold Time	10		10			
t_{WSCS}	Chip Select Setup Time	5		5			
t_{WHCS}	Chip Select Hold Time	5		5			

NOTE 2 DC and AC specifications/limits guaranteed with 500 linear feet per minute blown air. Contact your Motorola Sales Representative if extended temperature or modified operating conditions are desired.


NOTE 3. The AC limits are guaranteed to be the worst case bit in the memory



READ OPERATION TIMING DIAGRAM



WRITE CYCLE TIMING



(All Time Measurements Referenced to 1.5 V)

Package	θ_{JA} (Junction to Ambient)		θ_{JC} (Junction to Case)
	Blown	Still	
D Suffix	50°C/W	85°C/W	15°C/W
F Suffix	55°C/W	90°C/W	15°C/W
P Suffix	65°C/W	100°C/W	25°C/W



MCM93422 MCM93L422

1024-BIT RANDOM ACCESS MEMORY

The MCM93422/MCM93L422 are 1024-bit Read/Write RAMs, organized 256 words by 4 bits, designed for high performance main memory and control storage applications.


They have full decoding on-chip, separate data input and data output lines, an active low-output enable, write enable, and two chip selects, one active high, one active low. These memories are fully compatible with standard TTL logic families. A three-state output is provided to drive bus-organized systems and/or highly capacitive loads.

- Three-State Outputs
- TTL Inputs and Outputs
- Non-Inverting Data Outputs
- High Speed —
Access Time — 30 ns Typical
Chip Select — 15 ns Typical
- Power Dissipation — 0.26 mW/Bit Typical
- Standard 22-Pin, 400 Mil Wide Package
- Power Dissipation Decreases with Increasing Temperature
- Organized 256 Words × 4 Bits
- Two Chip Select Lines for Memory Expansion

TTL
256 × 4-BIT
RANDOM ACCESS MEMORY

MCM93422 — THREE-STATE
MCM93L422 — THREE-STATE


PIN ASSIGNMENT



Pin Description

CS1, CS2	Chip Selects
A0-A7	Address Inputs
OE	Output Enable
WE	Write Enable
D1-D4	Data Inputs
O1-O4	Data Outputs

BLOCK DIAGRAM



7

FUNCTIONAL DESCRIPTION

The MCM93422/MCM93L422 are fully decoded 1024-bit random access memories organized 256 words by 4 bits. Word selections are achieved by means of an 8-bit address, A0-A7.

The Chip Select ($\overline{CS1}$ and CS2) inputs provide for memory array expansion. For large memories, the fast chip select time permits the decoding of chip select from the address without increasing address access time.

The read and write operations are controlled by the state of the active low Write Enable (\overline{WE} , Pin 20). With \overline{WE} and $\overline{CS1}$ held low and the CS2 held high, the data at D_n is written into the addressed location. To read, \overline{WE} and CS2 are held high and $\overline{CS1}$ is held low. Data in the specified location is presented at the output (O1-O4) and is non-inverted.

The three-state outputs of the MCM93422/MCM93L422 provide drive capability for higher speeds with capacitive load systems. The third state (high impedance) allows bus-organized systems where multiple outputs are connected to a common bus.

During writing, the output is held in a high-impedance state.

ABSOLUTE MAXIMUM RATINGS (Note 1)

Storage Temperature	
Ceramic Package (D Suffix)	-65°C to +150°C
Plastic Package (P Suffix)	-55°C to +125°C
Operating Junction Temperature, T _J	
Ceramic Package (D Suffix)	<165°C
Plastic Package (P Suffix)	<125°C
V _{CC} Pin Potential to Ground Pin	-0.5 V to +7.0 V
Input Voltage (dc)	-0.5 V to +5.5 V
Voltage Applied to Outputs (Output High)	-0.5 V to +5.5 V
Output Current (dc) (Output Low)	+20 mA
Input Current (dc)	-12 mA to +5.0 mA

NOTE 1 Device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded

GUARANTEED OPERATING RANGES

Part Number	Supply Voltage (V _{CC})			Ambient Temperature (T _A)
	Min	Nom	Max	
MCM93422DC, PC MCM93L422DC, PC	4.75 V	5.0 V	5.25 V	0°C to +75°C

DC OPERATING CONDITIONS AND CHARACTERISTICS

(Full operating voltage and temperature range)

Symbol	Characteristic	Limits		Units	Conditions	
		Min	Max			
V _{OL}	Output Low Voltage	—	0.45	Vdc	V _{CC} = Min, I _{OL} = 8.0 mA	
V _{IH}	Input High Voltage	2.1	—	Vdc	Guaranteed Input High Voltage for all Inputs	
V _{IL}	Input Low Voltage	—	0.8	Vdc	Guaranteed Input Low Voltage for all Inputs	
I _{IL}	Input Low Current	—	-300	μAdc	V _{CC} = Max, V _{iN} = 0.4 V	
I _{IH}	Input High Current	—	40	μAdc	V _{CC} = Max, V _{iN} = 4.5 V	
		—	1.0	mAdc	V _{CC} = Max, V _{iN} = 5.25 V	
I _{off}	Output Current (High Z)		50	μAdc	V _{CC} = Max, V _{out} = 2.4 V	
			-50	μAdc	V _{CC} = Max, V _{out} = 0.5 V	
I _{OS}	Output Current Short Circuit to Ground	—	-70	mAdc	V _{CC} = Max (Note 2)	
V _{OH}	Output High Voltage	2.4	—	Vdc	V _{CC} = Min, I _{OH} = -5.2 mA	
V _{IK}	Input Diode Clamp Voltage	—	-1.5	Vdc	V _{CC} = Max, I _{iN} = -10 mA	
I _{CC}	Power Supply Current	MCM93422	—	130	mAdc	T _A = Max
			—	155	mAdc	T _A = Min
		MCM93L422	—	75	mAdc	T _A = Max
			—	80	mAdc	T _A = Min

V_{CC} = Max, All Inputs Grounded



TRUTH TABLE


Inputs						Output	Mode
OE	CS1	CS2	WE	D1-D4	O1-O4		
X	H	X	X	X	High Z	Not Selected	
X	X	L	X	X	High Z	Not Selected	
X	L	H	L	L	High Z	Write "0"	
X	L	H	L	H	High Z	Write "1"	
H	X	X	X	X	High Z	Output Disabled	
L	L	H	H	X	O1-O4	Read	

H = High Voltage Level
 L = Low Voltage Level
 X = Don't Care (High or Low)

AC OPERATING CONDITIONS AND CHARACTERISTICS

(Full operating voltage and temperature range)

AC TEST LOAD AND WAVEFORMS




Symbol	Characteristic (Notes 2, 3, 4, 5)	MCM93422DC,PC		MCM93L422DC,PC		Units	Conditions
		Min	Max	Min	Max		
READ MODE	DELAY TIMES					ns	See Test Circuit and Waveforms
tACS	Chip Select Time	—	30	—	35		
tZRCS	Chip Select to High Z	—	30	—	35		
tAOS	Output Enable Time	—	30	—	35		
tZROS	Output Enable to High Z	—	30	—	35		
tAA	Address Access Time	—	45	—	60		
WRITE MODE	DELAY TIMES					ns	See Test Circuit and Waveform
tZWS	Write Disable to High Z	—	35	—	40		
tWR	Write Recovery Time	—	40	—	45		
	INPUT TIMING REQUIREMENTS					ns	See Test Circuit and Waveforms
tW	Write Pulse Width (to guarantee write)	30	—	45	—		
tWSD	Date Setup Time Prior to Write	5.0	—	5.0	—		
tWHD	Data Hold Time After Write	5.0	—	5.0	—		
tWSA	Address Setup Time (at tW = Min)	10	—	10	—		
tWHA	Address Hold Time	5.0	—	5.0	—		
tWSCS	Chip Select Setup Time	5.0	—	5.0	—		
tWHCS	Chip Select Hold Time	5.0	—	5.0	—		

- NOTE 2 Output short circuit conditions must not exceed 1 second duration
- 3: The maximum address access time is guaranteed to be the worst-case bit in the memory
- 4: Load A used to measure transitions between logic levels and from High Z state to logic Low state.
 Load B used to measure transitions between High Z state to logic High state.
 Load C used to measure transitions from either logic High or Low state to High Z state
- 5 All time measurements are referenced to +1.5 Vdc except transitions into the High Z state where outputs are referenced to a delta of 0.5 Vdc from the logic level using Load C.


7

READ OPERATION TIMING DIAGRAM


(All Time Measurements Referenced to 1.5 V)





Propagation Delay from Output Enable




WRITE CYCLE TIMING




WRITE ENABLE TO HIGH Z DELAY



Propagation Delay from Chip Select to High Z



Propagation Delay from Output Enable to High Z



(All tzXXX parameters are measured at a delta of 0.5 V from the logic level and using Load C.)

Package	θ_{JA} (Junction to Ambient)		θ_{JC} (Junction to Case)
	Blown*	Still	
D Suffix	50°C/W	85°C/W	15°C/W
P Suffix	50°C/W	85°C/W	15°C/W

*500 linear ft. per minute blown air

MCM93425

1024-BIT RANDOM ACCESS MEMORY

The MCM93425 is a 1024-bit Read/Write RAM, organized 1024 words by 1 bit.


The MCM93425 is designed for high performance main memory and control storage applications and has a typical address time of 35 ns.

The MCM93425 has full decoding on-chip, separate data input and data output lines, and an active low-chip select and write enable. The device is fully compatible with standard DTL and TTL logic families. A three-state output is provided to drive bus-organized systems and/or highly capacitive loads.

- Three-State Output
- TTL Inputs and Output
- Non-Inverting Data Output
- High Speed –
 - Access Time – 35 ns Typical
 - Chip Select – 15 ns Typical
- Power Dissipation – 0.5 mW/Bit Typical
- Power Dissipation Decreases With Increasing Temperature

TTL
1024 X 1 BIT
RANDOM ACCESS MEMORY


PIN ASSIGNMENT



Pin Description

\overline{CS}	Chip Select
A0 - A9	Address Inputs
\overline{WE}	Write Enable
D_{in}	Data Input
D_{out}	Data Output

BLOCK DIAGRAM



NOTE: Logic driving sense amp/write drivers depicts negative-only write used on C4m.

FUNCTIONAL DESCRIPTION

The MCM93425 is a fully decoded 1024-bit Random Access Memory organized 1024 words by one bit. Word selection is achieved by means of a 10-bit address, A0—A9.

The Chip Select (CS) input provides for memory array expansion. For large memories, the fast chip select time permits the decoding of chip select from the address without increasing address access time.

The read and write operations are controlled by the state of the active low Write Enable (\overline{WE} , Pin 14). With \overline{WE} and \overline{CS} held

low, the data at D_{in} is written into the addressed location. To read, \overline{WE} is held high and \overline{CS} held low. Data in the specified location is presented at D_{out} and is non-inverted.

The three-state output provides drive capability for higher speeds with capacitive load systems. The third state (high impedance) allows bus organized systems where multiple outputs are connected to a common bus.

During writing, the output is held in the high-impedance state.

ABSOLUTE MAXIMUM RATINGS (Note 1)

Storage Temperature	
Ceramic Package (D and F Suffix)	-55°C to +165°C
Plastic Package (P Suffix)	-55°C to +125°C
Operating Junction Temperature, T_J	
Ceramic Package (D and F Suffix)	< 165°C
Plastic Package (P Suffix)	< 125°C
V_{CC} Pin Potential to Ground Pin	-0.5 V to +7.0 V
Input Voltage (dc)	-0.5 V to +5.5 V
Voltage Applied to Outputs (Output High)	-0.5 V to +5.5 V
Output Current (dc) (Output Low)	+20 mA
Input Current (dc)	-12 mA to +5.0 mA

TRUTH TABLE

Inputs			Output	Mode
\overline{CS}	\overline{WE}	D_{in}	D_{out}	
H	X	X	High Z	Not Selected
L	L	L	High Z	Write "0"
L	L	H	High Z	Write "1"
L	H	X	D_{out}	Read

H = High Voltage Level

L = Low Voltage Level

X = Don't Care (High or Low)

NOTE 1: Device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded.

GUARANTEED OPERATING RANGES (Notes 2 and 3)

Part Number	Supply Voltage (V_{CC})			Ambient Temperature (T_A)
	Min	Nom	Max	
MCM93425DC, PC	4.75 V	5.0 V	5.25 V	0°C to +75°C
MCM93425FM, DM	4.50 V	5.0 V	5.50 V	-55°C to +125°C

DC OPERATING CONDITIONS AND CHARACTERISTICS

(Full operating voltage and temperature range unless otherwise noted)


Symbol	Characteristic	Limits		Units	Conditions
		Min	Max		
V_{OL}	Output Low Voltage		0.45	Vdc	$V_{CC} = \text{Min}, I_{OL} = 16 \text{ mA}$
V_{IH}	Input High Voltage	2.1		Vdc	Guaranteed Input High Voltage for all Inputs
V_{IL}	Input Low Voltage		0.8	Vdc	Guaranteed Input Low Voltage for all Inputs
I_{IL}	Input Low Current		-400	μA_{dc}	$V_{CC} = \text{Max}, V_{in} = 0.4 \text{ V}$
I_{IH}	Input High Current		40	μA_{dc}	$V_{CC} = \text{Max}, V_{in} = 4.5 \text{ V}$
I_{off}	Output Current (High Z)		1.0	mAdc	$V_{CC} = \text{Max}, V_{in} = 5.25 \text{ V}$
			50	μA_{dc}	$V_{CC} = \text{Max}, V_{out} = 2.4 \text{ V}$
I_{OS}	Output Current Short Circuit to Ground		-50	μA_{dc}	$V_{CC} = \text{Max}, V_{out} = 0.5 \text{ V}$
			-100	mAdc	$V_{CC} = \text{Max}$
V_{OH}	Output High Voltage	MCM93425DC, PC	2.4	Vdc	$I_{OH} = -10.3 \text{ mA}, V_{CC} = 5.0 \text{ V} \pm 5\%$
		MCM93425FM, DM	2.4	Vdc	$I_{OH} = -5.2 \text{ mA}$
V_{CD}	Input Diode Clamp Voltage		-1.5	Vdc	$V_{CC} = \text{Max}, I_{in} = -10 \text{ mA}$
I_{CC}	Power Supply Current		130	mAdc	$T_A = \text{Max}$
			155	mAdc	$T_A = 0^\circ\text{C}$
			170	mAdc	$T_A = \text{Min}$
					$V_{CC} = \text{Max},$ All Inputs Grounded

AC OPERATING CONDITIONS AND CHARACTERISTICS


(Full operating voltage and temperature unless otherwise noted)

AC TEST LOAD AND WAVEFORMS

Loading Conditions



Input Pulses



Symbol	Characteristic (Notes 2, 4)	MCM93425DC, PC		MCM93425DM, FM		Units	Conditions
		Min	Max	Min	Max		
READ MODE							
DELAY TIMES							
t_{ACS}	Chip Select Time		35		45	ns	See Test Circuit and Waveforms
t_{ZRCS}	Chip Select to High Z		35		50		
t_{AA}	Address Access Time		45		60		
WRITE MODE							
DELAY TIMES							
t_{ZWS}	Write Disable to High Z		35		45	ns	See Test Circuit and Waveforms
t_{WR}	Write Recovery Time		40		50		
INPUT TIMING REQUIREMENTS							
t_W	Write Pulse Width (to guarantee write)	30		40		ns	See Test Circuit and Waveforms
t_{WSD}	Data Setup Time Prior to Write	5		5			
t_{WHD}	Data Hold Time After Write	5		5			
t_{WSA}	Address Setup Time (at $t_W = \text{Min}$)	10		15			
t_{WHA}	Address Hold Time	10		10			
t_{WSCS}	Chip Select Setup Time	5		5			
t_{WHCS}	Chip Select Hold Time	5		5			

NOTE 2: DC and AC specifications limits guaranteed with 500 linear feet per minute blown air. Contact your Motorola Sales Representative if extended temperature or modified operating conditions are desired.


NOTE 3: Output short circuit conditions must not exceed 1 second duration

NOTE 4: The maximum address access time is guaranteed to be the worst case bit in the memory.




READ OPERATION TIMING DIAGRAM

Propagation Delay from Chip Select




Propagation Delay from Address Input




(All time measurements referenced to 1.5 V)

WRITE CYCLE TIMING




(All above measurements reference to 1.5 V)

WRITE ENABLE TO HIGH Z DELAY



Propagation Delay from Chip Select to High Z



(All tZXXX parameters are measured at a delta of 0.5 V from the logic level and using Load C)

Package	θ_{JA} (Junction to Ambient)		θ_{JC} (Junction to Case)
	Blown	Still	
D Suffix	50°C/W	85°C/W	15°C/W
F Suffix	55°C/W	90°C/W	15°C/W
P Suffix	65°C/W	100°C/W	25°C/W

SCHOTTKY TTL



Reliability Data

HIGH RELIABILITY

STANDARD PROGRAMS

MIL-STD-883 OPERATIONS METHOD	PROCESSING PER 5004/5005	HI-REL JEDEC ⁽⁶⁾ PROCESSED PROGRAMS		MIL-M-38510 JAN QUALIFIED
		CLASS B	CLASS C	
SCREEN	CLASS B METHOD	CLASS B	CLASS C	CLASS B
Internal Visual (Precap)	2010 Condition B and 38510	100%	100%	100%
Stabilization Bake	1008 Condition C or Equivalent	100%	100%	100%
Temperature Cycling	1010 Condition C	100%	100%	100%
Constant Acceleration	2001 Condition E (min.) Y ¹ Plane	100%	100%	100%
Seal (a) Fine (b) Gross	1014, Condition B 1014, Condition C	100% 100%	100% 100%	100% 100%
Interim Electrical Parameters	Per applicable device specification	Optional ¹		Optional ¹
Burn-in Test	1015 160 Hrs. @ 125° C Min. (4)	100%		100%
Final Electrical Tests (a) Static tests (1) 25°C (subgroup 1, table 1, 5005) (2) Max. and min. rated operating temp. (subgroups 2 and 3, table 1, 5005) (b) Dynamic tests and/or switching tests @ 25°C (subgroup 4 and 9, table 1, 5005) (c) Functional test @ 25°C (subgroup 7, table 1, 5005)	Per applicable device specification	100% 100% ⁽⁵⁾ 100% 100%	 (2) 100%	 100% 100% ⁽⁵⁾ 100%
Qualification or Quality Conformance Inspection	5005	Group A ³	Group A ³	per 38510 ³
External Visual	2009	100%	100%	100%


1. When specified in the applicable device specification, 100% of the devices shall be tested at Manufacturer's option.
2. Sample at Group A.
3. Full 5005 Conformance testing performed on Jan qualified product. Group A performed on Motorola HI-REL JEDEC processed product with either Generic or group B, C, D testing available.
4. Optional 0.44 eV time-temperature "equivalent" burn-in per Figure 1015-1.
5. AC sample testing at +125°C and -55°C on those types which require subgroup 10 and 11 testing per MIL-M-38510 Slash Sheet Specifications.
6. Devices Processed to earlier HI-REL "SNC" and "SNJ" program still available — contact nearest Motorola Sales Office for ordering information.

LOW POWER SCHOTTKY INTEGRATED CIRCUITS

ORDERING & MARKING FOR JEDEC HI-REL PROCESSING PROGRAM

54LS00	/	B	C	B	JC
↑	↑	↑	↑	↑	↑
Device Type	Slash	Device Class	Case Outline	Lead Finish	JEDEC Designator

ORDERING & MARKING FOR JAN QUALIFIED PROGRAM



THE "BETTER" PROGRAM

Motorola's reliability and quality-enhancement program was developed to provide improved levels of quality and reliability for standard commercial products.

The "BETTER" program is offered on TTL/LS, in dual-in-line ceramic and plastic packages.

Motorola standard commercial integrated circuits are manufactured under stringent in-process controls and quality inspections combined with the industries' finest outgoing quality inspections. The "BETTER" program offers three levels of extra processing, each tailored to meet different user needs at nominal costs.

The program is designed to:

- Eliminate incoming electrical inspection
- Eliminate need for independent test labs and associated extra time and costs
- Reduce field failures
- Reduce service calls
- Reduce equipment downtime
- Reduce board and system rework
- Reduce infant mortality
- Save time and money
- Increase end-customer satisfaction

BETTER PROCESSING — STANDARD PRODUCT PLUS:

LEVEL I (Suffix S)

- 100% temperature cycling per MIL-STD-883, Method 1010C, ten cycles from -65°C to $+150^{\circ}\text{C}$.
- 100% functional and dc parametric tests at maximum rated temperature.

LEVEL II (Suffix D)

- 100% burn-in to MIL-STD-883 test conditions — 160 hours at $+125^{\circ}\text{C}$ or 1.0 eV Arrhenius time/temperature equivalent.
- 100% post burn-in functional and dc parametric tests at 25°C (or max rated T_A at Motorola's option).

LEVEL III (Suffix DS)


- Combination of Levels I and II above. (Post burn-in functional and dc parametric tests at maximum rated temperature.)

"BETTER" AQL GUARANTEES

TEST	CONDITION	AQL ¹		
		LEVEL I	LEVEL II	LEVEL III
HIGH TEMPERATURE FUNCTIONAL	$T_A = \text{MAX}$	0.078		0.078
DC PARAMETRIC	$T_A = 25^{\circ}\text{C}$	0.078	0.078	0.078
DC PARAMETRIC	$T_A \text{ MIN, } T_A \text{ MAX}$	0.39	0.39	0.39
AC PARAMETRIC	$T_A = 25^{\circ}\text{C}$	0.078	0.078	0.078
EXTERNAL VISUAL AND MECHANICAL	MAJOR/MINOR	0.078	0.078	0.078
HERMETICITY (NOT APPLICABLE TO PLASTIC PACKAGES)	GROSS/FINE	0.15	0.15	0.15

1. "AQL" values shown are for references only—"LTPD" type sampling plans are used that are equal to or tighter than values indicated. Also, the guaranteed electrical and visual/mechanical AQL levels will be tightened each quarter through 1985. Contact nearest Motorola sales office for latest values.

HOW TO ORDER




PART MARKING

The Standard Motorola part number with the corresponding "BETTER" suffix can be ordered from your local authorized Motorola distributor or Motorola sales offices. "BETTER" pricing will be quoted as an adder to standard commercial product price.

GENERALIZED PRODUCT FLOW

Generalized product flow for all Motorola Bipolar Integrated Circuits purchased to the 'BETTER' program.



“RAP” RELIABILITY AUDIT PROGRAM for BIPOLAR DIGITAL INTEGRATED CIRCUITS

1.0 INTRODUCTION

In January, 1977, Motorola Bipolar Digital Reliability Engineering implemented “RRAP” (Rapid Reliability Assessment Program) to provide rapid assessment of the reliability of newly introduced TTL Low-Power Schottky (LS) devices. This RRAP concept permits rapid feedback of information on any reliability problems to the Product Engineering group so that corrective action can be quickly implemented. The RRAP program is performed by the Reliability Engineering Department on samples submitted by Product, Process, or Package Engineering for obtaining a rapid look at the reliability of new products, processes, or packages. This program has been extended to standard ALS, 74F (FAST), TTL, TTL Memories, MDTL, MHTL, MECL III, MECL 10K and 10KH, MECL Memories, Macrocell Arrays, and Phase Lock Loop (PLL) product families. The details of the RRAP program are outlined in Section 2.0.

In March, 1977, an addition was made to the RRAP program for the purpose of auditing the reliability of outgoing TTL Low-Power Schottky (LS) product. This audit, called the Reliability Audit Program (“RAP”), is performed weekly by the Quality Assurance Group and reported monthly by Bipolar Digital Reliability Engineering. The details of this “RAP” program are outlined in Section 3.0.

2.0 RAPID RELIABILITY ASSESSMENT PROGRAM (RRAP)

2.1 Hermetic Packaged Devices (50 Units minimum per Evaluation Sample)

- a. Electrical I (initial rejects removed from test)
- b. Temp Cycling –100 cycles (–65°C/+150°C) per Method 1010C
- c. Electrical I (plus Hermeticity per Method 1014 B & C for package evaluations only)
- d. "Equivalent" Burn-In for 40 hrs at 145°C per Method 1015 A or C
- e. Electrical I

2.2 Plastic Packaged Devices (100 Units minimum per Evaluation Sample)

S/G 1 (30 Units)	S/G 2 (40 Units)	S/G 3 (30 Units)
a. Electrical I	a. Electrical I	a. Electrical I
b. Thermal Shock –200 cycles (–55°C/+125°C –30 Sec. dwell) Method 1011B, modified	b. 16 hrs, PTHB; Rated V _{CC} (15 psig, 100%RH, 121°C) Motorola test method	b. Temp Cycling –100 cycles (–65°C/+150°C). Method 1010C
c. Electrical I	c. Electrical I	c. Electrical I
		d. "Equivalent" Burn-In (40 hrs @ 145°C) per Method 1015 A or C
		e. Electrical I

NOTES:

1. All tests per MIL-STD-883 unless stated otherwise.
2. Electrical I = DC @ 25°C and functional @ 25°C — Go/No/Go
3. 40 hr/145°C burn-in is "equivalent" to 160 hr/125°C burn-in using 1.0 eV activation energy and the Arrhenius equation for determining acceleration factor.
4. 16 hrs of PTHB testing is equivalent to approximately 800 hrs of standard 85°C/85% RH THB testing for V_{CC} ≤ 15 V, based on comparative tests performed by Motorola Reliability Engineering.
5. For each evaluation, the goal is zero failures. Any indicated failure is first verified and then submitted to the Product Analysis Lab for detailed analysis. Results of evaluation, along with analysis of any failure(s), are reviewed promptly with responsible design, product, process and package engineers.

3.0 RELIABILITY AUDIT PROGRAM (RAP) (per Motorola specification 12 MRM15301A)

- 3.1 PTHB** — 15 psig/121°C/100% RH at rated V_{CC} for 16 hours — performed on a weekly basis — 0 rejects allowed out of 45 devices. (To be performed on plastic encapsulated devices only.) 48 hours read out included for reliability engineering information only.
- 3.2 Temp Cycling** — MIL-STD-883, Method 1010, 1000 cycles, Condition C, -65°C/+150°C. Interim readout at 100 cycles (plastic and hermetic packages). Sample pulled on weekly basis — 0 rejects allowed out of 45 devices after 100 cycles; 1 reject allowed out of 45 devices after 1000 cycles.
- 3.3 Op. Life Test** — MIL-STD-883, Method 1005, Condition A (Reverse Bias) or C (Power plus Reverse Bias), $T_A = 145^\circ\text{C}$; readouts at 40 hrs and 250 hrs (plastic and hermetic packages). Sample pulled on weekly basis — 1 reject allowed out of 55 devices at 40 hr readout. No additional rejects allowed at 250 hrs. If no rejects at 40 hrs, 1 reject allowed at 250 hrs.
- 3.4 Report** — Monthly Reliability Engineering computer printout summarizing test results.

NOTES:

1. All standard 25°C dc and functional parameters will be measured Go/No/Go at each readout.
2. Any indicated failure is first verified and then submitted to the Product Analysis Lab for detailed analysis.
3. If both plastic and hermetic packages are available, package type will be alternated weekly.
4. Device types sampled will be by generic type within each digital I/C product family (MDTL, MTTL, MTTL-LS, etc.) and will include all major package assembly options (U/S bond, TC bond, ball bond, T.A.B., etc.) and all assembly locations (Korea, Malaysia, etc.).
5. 16 hrs PTHB is equivalent to approximately 800 hrs of 85°C/85% RH THB for $V_{CC} \leq 15\text{ V}$.
6. Only moisture related failures (like corrosion) are criteria for failure on PTHB test.
7. 40 hr/145°C Op Life is equivalent to 160 hr/125°C using 1.0 eV in Arrhenius equation.
8. 250 hrs/145°C Op Life is equivalent to 1000 hrs/125°C using 1.0 eV in Arrhenius equation.
9. Special device specifications (48A's) for digital products will reference 12MRM15301A as source of generic data for any customer required monthly audit reports.



SCHOTTKY TTL



PACKAGE OUTLINES

CERAMIC DUAL IN-LINE

Case 620-08 16-Pin Ceramic Dual In-Line




DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	19.05	19.94	0.750	0.785
B	6.10	7.49	0.240	0.295
C	—	5.08	—	0.200
D	0.38	0.53	0.015	0.021
F	1.40	1.78	0.055	0.070
G	2.54	BSC	0.100	BSC
H	0.51	1.14	0.020	0.045
J	0.20	0.30	0.008	0.012
K	3.18	4.32	0.125	0.170
L	—	7.62	—	0.300
M	—	15°	—	15°
N	0.51	1.02	0.020	0.040



CASE 620-08

- LEADS WITHIN 0.13 mm (0.005) RADIUS OF TRUE POSITION AT SEATING PLANE AT MAXIMUM MATERIAL CONDITION
- PACKAGE INDEX NOTCH IN LEAD NOTCH IN CERAMIC OR INK DOT
- DIM "L" TO CENTER OF LEADS WHEN FORMED PARALLEL.

- DIM "A" AND "B" DO NOT INCLUDE GLASS RUN-OUT
- DIM "F" MAY NARROW TO 0.76 mm (0.030) WHERE THE LEAD ENTERS THE CERAMIC BODY



Case 623-05 24-Pin Ceramic Dual In-Line





DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	31.24	32.77	1.230	1.290
B	12.70	15.49	0.500	0.610
C	4.06	5.59	0.160	0.220
D	0.41	0.51	0.016	0.020
F	1.27	1.52	0.050	0.060
G	2.54	BSC	0.100	BSC
J	0.20	0.30	0.008	0.012
K	3.18	4.06	0.125	0.160
L	—	15.24	—	0.600
M	0°	15°	0°	15°
N	0.51	1.27	0.020	0.050

CASE 623-05

NOTES

- DIM "L" TO CENTER OF LEADS WHEN FORMED PARALLEL
- LEADS WITHIN 0.13 mm (0.005) RADIUS OF TRUE POSITION AT SEATING PLANE AT MAXIMUM MATERIAL CONDITION. (WHEN FORMED PARALLEL).

Case 632-07 14-Pin Ceramic Dual In-Line



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	19.05	19.94	0.750	0.785
B	6.10	7.49	0.240	0.295
C	—	5.08	—	0.200
D	0.38	0.58	0.015	0.023
F	1.40	1.77	0.055	0.070
G	2.54	BSC	0.100	BSC
H	1.91	2.29	0.075	0.090
J	0.20	0.38	0.008	0.015
K	3.18	4.32	0.125	0.170
L	—	7.62	—	0.300
M	—	15°	—	15°
N	0.51	1.02	0.020	0.040

CASE 632-07



NOTES

- ALL RULES AND NOTES ASSOCIATED WITH MD-001 AA OUTLINE SHALL APPLY
- DIMENSION "L" TO CENTER OF LEADS WHEN FORMED PARALLEL
- DIMENSION "A" AND "B" DO NOT INCLUDE GLASS RUN-OUT
- LEADS WITHIN 0.25 mm (0.010) DIA OF TRUE POSITION AT SEATING PLANE AND MAXIMUM MATERIAL CONDITION

PACKAGE OUTLINES

CERAMIC FLATPAK

Case 650-03
16-Pin Ceramic Flatpak





- NOTES:
- LEAD NO. 1 IDENTIFIED BY TAB ON LEAD OR DOT ON COVER.
 - LEADS WITHIN 0.13 mm (0.005) TOTAL OF TRUE POSITION AT MAXIMUM MATERIAL CONDITION.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	9.40	10.16	0.370	0.400
B	6.22	7.24	0.245	0.285
C	1.52	2.03	0.060	0.080
D	0.41	0.48	0.016	0.019
F	0.08	0.15	0.003	0.006
G	1.27	BSC	0.050	BSC
H	0.64	0.89	0.025	0.035
K	6.35	9.40	0.250	0.370
L	18.92	-	0.745	-
N	-	0.51	-	0.020
R	-	0.38	-	0.015

CASE 650-03

Case 652-02
24-Pin Ceramic Flatpak





- NOTE:
- LEADS WITHIN 0.25 mm (0.010) TOTAL OF TRUE POSITION AT MAXIMUM MATERIAL CONDITION.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	14.99	15.49	0.590	0.610
B	9.27	9.91	0.365	0.390
C	1.27	2.03	0.050	0.080
D	0.38	0.48	0.015	0.019
F	0.08	0.15	0.003	0.006
G	1.27	BSC	0.050	BSC
H	0.69	1.02	0.027	0.040
K	6.35	9.40	0.250	0.370
L	21.87	-	0.865	-
N	0.25	0.63	0.010	0.025

CASE 652-02

Case 717-02
14-Pin Ceramic Flatpak



- NOTES:
- DIM "F" IS FOR GLASS OVERRUN.
 - LEADS, TRUE POSITIONED WITHIN 0.25 mm (0.010) DIA TO DIM "A" & "B" AT MAXIMUM MATERIAL CONDITION.



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	-	9.91	-	0.390
B	-	6.73	-	0.265
C	-	2.03	-	0.080
D	0.38	0.48	0.015	0.019
F	-	0.25	-	0.010
G	1.27	BSC	0.050	BSC
H	0.38	0.89	0.015	0.035
J	0.08	0.15	0.003	0.006
K	-	8.25	-	0.325
N	0.64	0.89	0.025	0.035

CASE 717-02

PACKAGE OUTLINES

CERAMIC FLATPAK (continued)

Case 737-02
20-Pin Ceramic Flatpak





DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	13.08	—	0.515
B	5.84	7.11	0.230	0.280
C	1.52	2.16	0.060	0.085
D	0.41	0.46	0.016	0.018
F	—	0.25	—	0.010
G	1.27 BSC	—	0.050 BSC	—
H	1.14	1.40	0.045	0.055
J	0.08	0.13	0.003	0.005
K	—	9.14	—	0.360
N	—	1.02	—	0.040

CASE 737-02

NOTE:
1. LEADS WITHIN 0.25 mm (0.010)
TOTAL OF TRUE POSITION AT
MAXIMUM MATERIAL CONDITION.


QUAD PLASTIC CHIP CARRIER



PACKAGE OUTLINES


PLASTIC

Case 646-05 14-Pin Plastic




NOTES:

- LEADS WITHIN 0.13 mm (0.005) RADIUS OF TRUE POSITION AT SEATING PLANE AT MAXIMUM MATERIAL CONDITION.
- DIMENSION "L" TO CENTER OF LEADS WHEN FORMED PARALLEL.
- DIMENSION "B" DOES NOT INCLUDE MOLD FLASH.
- ROUNDED CORNERS OPTIONAL.



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	18.16	19.56	0.715	0.770
B	6.10	6.50	0.240	0.260
C	4.06	5.08	0.160	0.200
D	0.38	0.53	0.015	0.021
F	1.02	1.78	0.040	0.070
G	2.54 BSC		0.100 BSC	
H	1.32	2.41	0.052	0.095
J	0.20	0.38	0.008	0.015
K	2.92	3.43	0.115	0.135
L	7.62 BSC		0.300 BSC	
M	0°	10°	0°	10°
N	0.51	1.02	0.020	0.040


CASE 646-05



Case 648-05 16-Pin Plastic

NOTES:


- LEADS WITHIN 0.13 mm (0.005) RADIUS OF TRUE POSITION AT SEATING PLANE AT MAXIMUM MATERIAL CONDITION.
- DIMENSION "L" TO CENTER OF LEADS WHEN FORMED PARALLEL.
- DIMENSION "B" DOES NOT INCLUDE MOLD FLASH.
- "F" DIMENSION IS FOR FULL LEADS. "HALF" LEADS ARE OPTIONAL AT LEAD POSITIONS 1, 8, 9, and 16).
- ROUNDED CORNERS OPTIONAL.



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	18.80	21.34	0.740	0.840
B	6.10	6.60	0.240	0.260
C	4.06	5.08	0.160	0.200
D	0.38	0.53	0.015	0.021
F	1.02	1.78	0.040	0.070
G	2.54 BSC		0.100 BSC	
H	0.38	2.41	0.015	0.095
J	0.20	0.38	0.008	0.015
K	2.92	3.43	0.115	0.135
L	7.62 BSC		0.300 BSC	
M	0°	10°	0°	10°
N	0.51	1.02	0.020	0.040


CASE 648-05

Case 649-03 24-Pin Plastic



NOTES:

- LEADS WITHIN 0.13 mm (0.005) RADIUS OF TRUE POSITION AT SEATING PLANE AT MAXIMUM MATERIAL CONDITION.
- DIMENSION "L" TO CENTER OF LEADS WHEN FORMED PARALLEL.





DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	31.50	32.13	1.240	1.265
B	13.21	13.72	0.520	0.540
C	4.70	5.21	0.185	0.205
D	0.38	0.51	0.015	0.020
F	1.02	1.52	0.040	0.060
G	2.54 BSC		0.100 BSC	
H	1.65	2.16	0.065	0.085
J	0.20	0.30	0.008	0.012
K	2.92	3.43	0.115	0.135
L	14.99	15.49	0.590	0.610
M	10°		10°	
N	0.51	1.02	0.020	0.040
P	0.13	0.38	0.005	0.015
Q	0.51	0.76	0.020	0.030

CASE 649-03

PACKAGE OUTLINES

PLASTIC (continued)

Case 710-02 28-Pin Plastic





NOTES:

1. POSITIONAL TOLERANCE OF LEADS (D), SHALL BE WITHIN 0.25mm(0.010) AT MAXIMUM MATERIAL CONDITION, IN RELATION TO SEATING PLANE AND EACH OTHER.
2. DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL.
3. DIMENSION B DOES NOT INCLUDE MOLD FLASH.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	36.45	37.21	1.435	1.465
B	13.72	14.22	0.540	0.560
C	3.94	5.08	0.155	0.200
D	0.36	0.56	0.014	0.022
F	1.02	1.52	0.040	0.060
G	2.54 BSC		0.100 BSC	
H	1.65	2.16	0.065	0.085
J	0.20	0.38	0.008	0.015
K	2.92	3.43	0.115	0.135
L	15.24 BSC		0.600 BSC	
M	0°	15°	0°	15°
N	0.51	1.02	0.020	0.040

CASE 710-02

Case 724-02 24-Pin Plastic





NOTE:

1. LEADS, TRUE POSITIONED WITHIN 0.25 mm (0.010) DIA AT SEATING PLANE AT MAXIMUM MATERIAL CONDITION (DIM D)

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	31.24	32.13	1.230	1.265
B	6.35	6.86	0.250	0.270
C	4.05	4.57	0.160	0.180
D	0.38	0.51	0.015	0.020
F	1.02	1.52	0.040	0.060
G	2.54 BSC		0.100 BSC	
H	1.60	2.11	0.063	0.083
J	0.18	0.30	0.007	0.012
K	2.92	3.43	0.115	0.135
L	7.37	7.87	0.290	0.310
M	-	10°	-	10°
N	0.51	1.02	0.020	0.040

CASE 724-02

Case 738-01 20-Pin Plastic





NOTES:

1. DIM \square IS DATUM.
2. POSITIONAL TOL FOR LEADS, $\phi 0.25 (0.010) \text{ M} \square \text{ T} \square \text{ A} \square$
3. \square IS SEATING PLANE.
4. DIM "B" DOES NOT INCLUDE MOLD FLASH.
5. DIM \square TO CENTER OF LEADS WHEN FORMED PARALLEL.
6. DIMENSIONING AND TOLERANCING PER ANSI Y14.5, 1973.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	25.55	27.18	1.010	1.070
B	6.10	6.60	0.240	0.260
C	3.94	4.19	0.155	0.165
D	0.38	0.56	0.015	0.022
F	1.27	1.78	0.050	0.070
G	2.54 BSC		0.100 BSC	
J	0.20	0.38	0.008	0.015
K	2.79	3.56	0.110	0.140
L	7.62 BSC		0.300 BSC	
M	0°	15°	0°	15°
N	0.51	1.02	0.020	0.040

CASE 738-01





1

**Selection Information
LS/ALS/FAST**

2

Circuit Characteristics

3

**Design Considerations
Symbol Definitions and Testing**

4

LS Data Sheets

5

ALS Data Sheets

SCHOTTKY TTL

6

FAST Data Sheets

7

RAM/PROM Data Sheets

8

Reliability Data

9

Package Outlines





MOTOROLA Semiconductor Products Inc.

BOX 20912 • PHOENIX, ARIZONA 85036 • A SUBSIDIARY OF MOTOROLA INC.