
## HCA6000 Series Macrocell Array Design Manual





Introduction to Motorola CMOS Macrocell Arrays	1
Option Flow	2
Design Considerations	3
Timing Considerations	4
Power Consumption	5
Cell Counts	6
Design for Testability	7
Electrical Characteristics	8
Definitions of Specifications	9
Base-Array Data Sheets	10
Macrocell Data Sheets	111

**Packaging** 



# HCA6000 Series Macrocell Array Design Manual

Motorola reserves the right to make changes to any product herein to improve reliability, function or design. Certain specification limits may be assured through sampling, characterization data, or design in lieu of 100% testing of each specification limit. Motorola does not assume any liability arising out of the application or use of any product described herein; neither does it convey any license under its patent rights nor the rights of others.

Motorola Inc. general policy does not recommend the use of its components in life support applications where a failure or malfunction of the component may directly threaten life or injury. Per Motorola Terms and Conditions of Sale, the user of Motorola components in life support applications assumes all risk of such use and indemnifies Motorola against all damages.

#### **TABLE OF CONTENTS**

-	meric index of Periphery Options	
•	meric Index of Macrocell Options	
Macroce	ell Devices by Function	Page
Section	1 — Introduction to Motorola CMOS Macrocell Arrays	1-1
Section	2 — Option Flow	2-1
Section	3 — Design Considerations	3-1
	A) Handling Precautions	3-3
	B) Power Supplies	3-5
	C) Inputs	3-6
	D) Outputs	3-7
	E) Test Pin	3-7
	F) CMOS Latch-Up	3-7
Section	4 — Timing Considerations	4-1
	A) General CMOS Characteristics	4-3
	B) Propagation Delay	4-4
	1) Drive Coefficients (K Values)	4-5
	2) Capacitive Load	4-5 4-5
	·	4-5 4-6
	C) Propagation Delay Calculations	. •
	1) Simple Macrocell Output	4-6
	2) Paralled Macrocells	4-7
	3) 3-State Bus	4-8
	4) Output Buffer	4-8
	5) Dependent Outputs	4-8
	D) Variations in Propagation Delays	4-9
	1) Temperature	4-9
	2) Voltage	4-10
	E) Minimizing Propagation Delays	4-10
	5 — Power Consumption	5-1
Section	6 — Cell Counts	6-1
Section	7 — Design for Testability	7-1
	A) Macrocell Array Circuit-Design Techniques	7-3
	B) Simulation and Test-Program Techniques	7-4
	C) Scan-Path Design	7-5
Section	8 — Electrical Characteristics	8-1
	9 — Definitions of Specifications	9-1
	10 — Base-Array Data Sheets	10-1
	A) HCA6206/6306	10-3
	B) HCA6212/6312	10-7
	C) HCA6225	10-12
	D) HCA6238	10-17
	E) HCA6248/6348	10-22
	F) HCA6324	10-28
Section '	11 – Macrocell Data Sheets	11-1
20001011	A) Bidirectional Buffers	11-3
	B) Output Buffers	11-11
	C) Input Buffers	11-13
	D) Macrocells	
Continu '	40 1	12-1
Section	12 — Packaging	12-1

#### **ALPHANUMERIC INDEX OF PERIPHERY OPTIONS**

#### **Bidirectional Buffers**

Vlacro #	Description	Option	Page
B02N B02U B02D	Bidirectional Buffer with TTL Input Switching Levels (Non-Inverting Input)	No Pull Resistor	11-3 11-3
B03N B03U B03D	Bidirectional Buffer with CMOS Input Switching Levels (Inverting Input)	With Pull Down	11-3 11-5 11-5 11-5
B04N B04U B04D	Bidirectional Buffer with CMOS Input Switching Levels (Non-Inverting Input)	No Pull Resistor	11-7 11-7 11-7
B05N B05U B05D	Bidirectional Buffer with Schmitt Trigger Switching Levels (Non-Inverting Input)	No Pull Resistor With Pull-Up. With Pull-Down.	11-9 11-9 11-9
	Out	put Buffers	
Y01N Y02N			
	Inp	ut Buffers	
101N 101U 101D	Non-Inverting Input Buffer with TTL Input Switching Levels	No Pull Resistor	11-13
102N 102U 102D	Inverting Input Buffer with CMOS Input Switching Levels	No Pull Resistor	11-14 11-14
103N 103U 103D	Non-Inverting Input Buffer with CMOS Input Switching Levels	No Pull Resistor	11-15
105N 105U 105D	Non-Inverting Input Buffer with Schmitt Trigger Switching Levels	No Pull Resistor	
106N 106U 106D	Non-Inverting Input Clock Buffer with Schmitt Trigger Switching Levels	No Pull Resistor	11-17
107N 107U 107D	Inverting Input Clock Buffer with CMOS Input Switching Levels	No Pull Resistor With Pull-Up. With Pull-Down.	11-19
108N 108U 108D	Non-Inverting Input Clock Buffer with CMOS Input Switching Levels	No Pull Resistor With Pull-Up. With Pull-Down.	
109N 110N 110U 110D	Oscillator Non-Inverting Input Clock Buffer with TTL Input Switching Levels	No Pull Resistor	11-22 11-22
<del>-</del>			

#### ALPHANUMERIC INDEX OF MACROCELL OPTIONS

Macro #	Description	Page
C001	Triple 2-Input NAND Gate	11-23
C002	Dual 3-Input NAND Gate	11-24
C003	Dual 2-Input NAND/AND Gate	
C004	Triple 2-Input NOR Gate	
C005	Dual 3-Input NOR Gate	
C006	Dual 2-Input NOR/OR Gate	
C007	Triple Inverting Buffer	11-29
C008	Quad Inverter	11-30
C009	Dual 3-State Inverting Buffer	
C010	3-State Non-Inverting Buffer	
C012	NAND Latch and 2-Input NAND Gate	
C013	NOR Latch and 2-Input NOR Gate	
C017	Triple 4-Input NAND Gate	
C019	Triple 3-Input NAND/AND Gate	
C020	Triple 4-Input NOR Gate	
C022	Triple 3-Input NOR/OR Gate	
C025	Schmitt Trigger	11-44
C026	D Latch with Reset (L) and Enable (L)	
C027	Triple NAND Latch	
C028	4-To-1 Multiplexer with 3-State Output	
C029	4-To-1 Data Multiplexer	
C030	4-Bit Parity Checker	
C031	Triple NOR Latch	11-56
C032	Full Adder	
C033	1-To-4 Decoder with Active-Low Outputs and 2 Inverters	
C034	Parallel Load D Flip-Flop with Reset	
C035	Multiplexed D Flip-Flop with Reset (L)	
C036	Toggle Enable Flip-Flop with Reset (L)	11-68
C037	J-K Flip-Flop with Reset and Set	-
C038	1-Bit Presettable Up/Down Counter with Set	
C039	2-Bit Serial-In/Parallel Out Shift Register	
C040	1-Bit ALU with 7 Functions	
C041	2-Bit Magnitude Comparator	
C042	2-Bit Serial/Parallel Shift Register	
C053	2-Input Exclusive OR Gate	
C054	2-Input 2-Wide OR-AND-Invert	
C055	2-Input 2-Wide AND-OR-Invert	
C056	2-To-1 Multiplexer	
C057	5-Input NAND/AND Gate	
C058	5-Input NOR/OR Gate	11-95
C059	Buffered D Flip-Flop.	
C060	D Flip-Flop with Reset (L) and Set (L)	
C080	1-Bit ALU with Fast Carry	
C081	2-Bit Full Adder with Fast Carry	
C082	Gated R-S Flip-Flop and 2 Inverters	
C084	Shift Register Latch LSSD	
C085	Dual Non-Inverting 3-State Driver with 3X Outputs.	
C086	Dual Inverting 3-State Driver with 3X Outputs	
C087	Toggle Enable Flip-Flop with Reset (L) and Synchronous Parallel Load (L)	
C087	4-3-3-3 Input 4-Wide OR-AND-Invert and 2-Input NOR Gate	
C090	D Flip-Flop with Reset (L) and 3-State Q	
C090	1-To-8 Decoder with Output (L) and Enable (L)	
C093	3-Input 3-Wide OR-AND-Invert	
0000	O IMPACO TIMO OIL AND HIVOIL	11-120

### ALPHANUMERIC INDEX OF MACROCELL OPTIONS (Continued)

Macro #	Description	Page
C094	3-Input 3-Wide AND-OR-Invert	11-128
C095	4-Input 2-Wide AND-OR-Invert	11-130
C096	4-Bit Equality Comparator	11-132
C097	J-K Flip-Flop with 3-State Outputs and Reset	11-134
C700	Dual LSSD L2 Latch	11-137
C701	LSSD L1 Latch with ANDed D Inputs	11-140
C702	LSSD Dual Port L1 Latch	11-143
C703	LSSD R-S L1 Latch	11-147

#### **MACROCELL DEVICES BY FUNCTION**

Macro #	Description	Cell
BUFFERS	S/INVERTERS	Count
C007	Triple Inverting Buffer	1
C008	Quad Inverter	1
C009	Dual 3-State Inverting Buffer	1
C010	3-State Non-Inverting Buffer	1
C010		
C086	Dual Non-Inverting 3-State Driver with 3X Outputs	3 3
C000	Dual Inverting 3-State Driver with 3X Outputs	3
GATES		
C001	Triple 2-Input NAND Gate	1
C002	Dual 3-Input NAND Gate	1
C003	Dual 2-Input NAND/AND Gate	1
C004	Triple 2-Input NOR Gate	1
C005	Dual 3-Input NOR Gate	1
C006	Dual 2-Input NOR/OR Gate	1
C017	Triple 4-Input NAND Gate	2
C019	Triple 3-Input NAND/AND Gate	2
C020	Triple 4-Input NOR Gate	2
C022	Triple 3-Input NOR/OR Gate	2
C053	2-Input Exclusive OR Gate	1
C054	2-Input 2-Wide OR-AND-Invert	1
C055	2-Input 2-Wide AND-OR-Invert	1
C057	5-Input NAND/AND Gate	2
C058	5-Input NOR/OR Gate	2
C088	4-3-3-3 Input 4-Wide OR-AND-Invert and 2-Input NOR Gate	4
C093	3-Input 3-Wide OR-AND-Invert	3
C094	3-Input 3-Wide AND-OR-Invert	4
C095	4-Input 2-Wide AND-OR-Invert	3
001184177	TRICOER	
	TRIGGER	
C025	Schmitt Trigger	1
LATCHES		
C012	NAND Latch and 2-Input NAND Gate	1
C013	NOR Latch and 2-Input NOR Gate	1
C026	D Latch with Reset (L) and Enable (L)	2
C027	Triple NAND Latch	2
C031	Triple NOR Latch	2
ELID ELO		
FLIP-FLO		_
C034	Parallel Load D Flip-Flop with Reset	4
C035	Multiplexed D Flip-Flop with Reset (L)	4
C036	Toggle Enable Flip-Flop with Reset (L)	4
C037	J-K Flip-Flop with Reset and Set	5
C059	Buffered D Flip-Flop	2
C060	Buffered D Flip-Flop with Reset (L) and Set (L)	3
C082	Gated R-S Flip-Flop and 2 Inverters	2
C087	Toggle Enable Flip-Flop with Reset (L) and Synchronous Parallel Load (L)	4
C090	D Flip-Flop with Reset (L) and 3-State Q	4
C097	J-K Flip-Flop with 3-State Outputs and Reset	4

### MACROCELL DEVICES BY FUNCTION (Continued)

Macro #	Description	Cell Count
DATA SE	ELECTORS/MULTIPLEXERS	Count
C028	4-to-1 Multiplexer with 3-State Output	. 3
C029	4-to-1 Data Multiplexer	
C056	2-to-1 Multiplexer	
DECODE	ene.	
DECODE		
C033 C091	1-of-4 Decoder with Active-Low Outputs and 2 Inverters	
COST	1-of-8 Decoder with Output (L) and Enable (L)	. 6
SHIFT RE	EGISTERS	
C039	2-Bit Serial-In/Parallel-Out Shift Register	. 5
C042	2-Bit Serial/Parallel Shift Register	. 6
COUNTE	RS	
C038	1-Bit Presettable Up/Down Counter with Set	. 5
ARITHMI	ETIC CIRCUITS	
C032	Full Adder	. 3
C040	1-Bit ALU with 7 Functions	. 6
C041	2-Bit Magnitude Comparator	. 6
C080	1-Bit ALU with Fast Carry	
C081	2-Bit Full Adder with Fast Carry	
C096	4-Bit Equality Comparator	. 5
MISCELL	ANEOUS FUNCTIONS	
C030	4-Bit Parity Checker	. 3
TESTARII	LITY MACROCELLS	
C035	Multiplexed D Flip-Flop with Reset (L)	. 4
C084	Shift Register Latch LSSD	
C700	Dual LSSD L2 Latch	
C701	LSSD L1 Latch with ANDed D Inputs	
C702	LSSD Dual Port L1 Latch	
C703	LSSD R-S L1 Latch	-
		. •

The Environment of the Control of the State of the State

A second of the control of the co

#### INTRODUCTION TO MOTOROLA CMOS MACROCELL ARRAYS

The Motorola HCA6000 Series Macrocell Arrays (MCA) consists of both 2-micron and 3-micron gate length devices fabricated using a CMOS silicon-gate 2-layer metal technology. This technology provides high speed performance while maintaining the high noise immunity and low power consumption advan-

tages of CMOS. Table 1-1 summarizes the major features of the arrays in the HCA6000 Series.

There are three basic elements that make up each array in the HCA6000 Series: the primary cell, the internal array, and the periphery (see Figure 1-1).

Features	2-Micron HCA6200 Series				3-Micron HCA6300 Series				
1 0010100	HCA6248	HCA6238	HCA6225	HCA6212	HCA6206	HCA6348	HCA6324	HCA6312	HCA6306
Primary Cells	1620	1254	810	400	216	1620	765	400	216
Equivalent Gates	4860	3762	2430	1200	648	4860	2295	1200	648
Input Only Pins	53	2	11	17	4	53	55	17	4
Bidirectional Pins	54	93	76	42	33	54	56	42	33
V <sub>DD</sub> Pins	8	4	4	4	1	8	6	4	1
VSS Pins	8	4	4	4	1	8	6	4	1
Test Pins	1	1	1	1	1	1	1	1	1
Typical Freq. (MHz)	85	85	85	85	85	70	70	70	70
Total Pins	124	104	96	68	40	124	124	68	40




Figure 1-1. Typical Layout of HCA6000 Series Macrocell Array

The primary cell is made of eight N-channel and eight P-channel nondedicated transistors which share common sources and drains. Running through the primary cell are the appropriate VDD and VSS power buses. This allows for easy access to the transistors (see Figures 1-2 and 1-3). One or more primary cells are used to build logic functions referred to as macro-

cells or macros. These macrocells have been predefined and are stored in the computer aided design (CAD) system. A description of the macrocells is provided in Section 11. In this manual an equivalent "gate" is defined as a 2-input NAND or NOR function, and three gates can be implemented in one primary cell (macro COO1).




Figure 1-2. Actual Layout of Primary Cell




Figure 1-3. Schematic Diagram of a Primary Cell

As stated above, the macrocell functions are predefined. This allows the designer to design with basic logic functions and releases him from the burden of designing VLSI circuits at the transistor level. Another major feature of macrocells is the ability to construct softmacros. Softmacros are combinations of macrocells that perform a desired function. To illustrate, macro C038 is a 1-bit counter which can be used to build a 4-bit counter by stacking four C038's together. This helps prevent the waste that a predefined N-bit counter could create.

The second basic element of each HCA6000 Series Macrocell Array is the internal array. The internal array is an X-Y matrix of primary cells arranged in columns (see Figure 1-1). Two layers of metal are used for implementing and interconnecting macros. The first or bottom layer of metal is used to construct the macrocell functions (these metal patterns are stored in the CAD system and are requested by the designer) and for vertical routing. The second or top layer of metal runs horizontally and interconnects each of the macrocells. The two layers of metal are connected through the dielectric at predefined locations called vias. The placement and routing of the two layers of metal and the via layer is accomplished by the CAD autoplace and autoroute routines.

To optimize a macrocell array design, the CAD system allows the user to predefine macrocell placements as well as prioritize placement and routing for defined critical paths. Changes may also be made after place and route by using interactive graphics on a graphics terminal.

Due to the array structure, it is extremely difficult to utilize 100% of the gates on an array and it is recommended that functions be designed to utilize 90–95% of the gates. At this utilization rate, the CAD should be able to achieve 100% automatic routing.

The third basic element of the HCA6000 Series is the periphery which provides the interface between

the internal array and the outside environment. The periphery is made up of VDD pads, VSS pads, input buffer locations, and uncommitted buffer locations. Input buffers (IO1X-I10X) may only be used as inputs to the internal array and may be placed at either input buffer or uncommitted buffer locations on the periphery. Output buffers (Y01N, Y02N) may only be used as outputs from the internal array and must be placed at uncommitted buffer locations on the periphery. Bidirectional buffers (B02X-B05X) can be configured as input, output or input/output buffers. Bidirectional buffers must be placed at uncommitted buffer locations on the periphery regardless of the configuration used. The periphery was designed to give maximum flexibility to the user by providing both CMOS and LSTTL compatible input, output and bidirectional options.

All Motorola CMOS macrocell arrays require that one pin be dedicated as a Test-mode pin. The Test-mode pin greatly simplifies the task of checking parametric data on all of the output and bidirectional buffers and enhances the overall testability of the array. For more information on the Test-mode pin see Section 3.

On some HCA6000 Series package sizes, two different options are available. Option 1 type devices always contain fewer VDD and VSS pins than Option 0 type devices. This allows more input or bidirectional buffer locations on Option 1 type devices. If a design has a large number of outputs switching simultaneously the extra power and ground pins available on the Option 0 type devices may reduce the possibility of switching noise interfering with circuit operation.

Not all input, output, and bidirectional options are available for each HCA6000 Series device. Motorola is at present working to add many of these missing options so that each array will have a complete set. The electrical characteristics for the buffer options are provided in Section 8.

#### **OPTION FLOW**

The first step a customer needs to take in order to place a design on a Motorola HCA6000 Series Macrocell Array is to contact the local Motorola sales office (see the listing in the back of this manual). The sales office can describe the basic macrocell array pricing structure and place the customer in contact with one of Motorola's nationwide network of Field Application Engineers (FAE). Then the customer, the FAE, or both can decide on how to best partition the design to fit into the most economical HCA6000 Series array and package size.

Once the array and package size have been determined, the sales office can write up an option development contract between the customer and Motorola. This contract specifies the cost to the customer for ten prototype devices along with the current rates for computer time on the Motorola CAD system. The completion of this contract is normally accomplished when the customer receives ten prototype devices.

After an option development contract has been signed, work may begin on the Motorola CAD system to translate the design into working silicon (see Figure 2-1). To aid in this process, each customer is assigned a Motorola Option Development Engineer to provide assistance throughout the option development cycle. Complete documentation is also provided in the form of a design manual and a CAD manual. The design manual contains individual data sheets for each macrocell along with rules and guidelines for successfully changing the design into a netlist. The CAD manual explains the Motorola CAD system in detail. Each step of the CAD process is described using examples and sample computer outputs. In addition to the CAD manual, Motorola offers a hands-on training course covering the Motorola CAD system and design methodology.

Designing an HCA6000 Series array using the Motorola CAD system requires very little hardware. For a minimum system all that is needed is an ASCII terminal and a modem. With this setup, all necessary work can be completed at the customers location via direct phone link to the Western Area Computer Center (WACC) in Phoenix, Arizona. Optional hardware might include a graphics terminal (for physical layout editing) and a printer.




Figure 2-1. Design Flow Using Motorola CAD System Exclusively

As an alternative to using the Motorola CAD system, a customer may choose to use an engineering workstation (EWS) to perform many of the same functions (see Figure 2-2). Motorola supports selected engineering workstation vendors by supplying both electrical and physical design kits which contain the following:

#### Electrical Design Kit

- 1) Component symbols for schematic capture
- 2) Netlisting program
- 3) Functional simulation models
- 4) AC simulation models
- 5) Communications software
- 6) Documentation

#### Physical Design Kit

- 1) Base die floorplans
- 2) Physical descriptions for each macrocell
- 3) Automatic and interactive place-and-route
- 4) Back annotation of actual metal lengths
- 5) Documentation

Using an engineering workstation, however, does not completely free the customer from the Motorola CAD system. At several points along the EWS design flow the customer may elect to transfer his design data base to WACC and finish any remaining work. In any case, as the last step before design release, the customer must upload his design data base to WACC and run through a verification process. This is a very important step because results from the Motorola CAD system are the ones which Motorola guarantees.

Still, using an EWS to perform time intensive tasks such as generating a netlist, generating test vectors and initial simulation can dramatically reduce the charges for mainframe time, especially if a customer plans to do more than one option. Also, a design completed on an EWS with the use of Motorola's design kit should pass through the mainframe verification process quickly and with few complications.

After a customer is satisfied that his design is working properly based on the results he has obtained on WACC, he must notify Motorola in writing of the design release. Motorola then takes the appropriate files from the customers WACC account and produces ten prototype devices. These prototype devices are packaged, tested using the customer test vectors, and then shipped to the customer for evaluation. After an evaluation period of four weeks the customer can decide whether or not he wishes to place a production order through his local Motorola sales office.




Figure 2-2. Design Flow Using Engineering Workstation and Motorola CAD System

### **Design Considerations**

#### **DESIGN CONSIDERATIONS**

#### HANDLING PRECAUTIONS

The HCA6000 Series CMOS Macrocell Array (MCA), like all MOS devices, has insulated gates that are subject to voltage breakdown. The gate oxide on MCA devices breaks down at a gate-source potential of about 100 V. To guard against such a breakdown from static discharge or other voltage transients, the protection network shown in Figure 3-1 is used on each input to the MCA. The input protection network (IP) uses a polysilicon resistor in series with the input and before the protection diodes. The purpose of the series resistor is to slow down the rise time of static discharge spikes and allow the protection diodes time to turn on. The diodes, in turn, clamp the input voltage transient to either VDD or VSS. The electrostatic discharge test circuit is shown in Figure 3-2.




Figure 3-1. Input Protection Network




Figure 3-2. Electrostatic Discharge Test Circuit

Static damaged devices behave in various ways, depending on the severity of the damage. The most severely damaged inputs are the easiest to detect because the input has been completely destroyed and is either shorted to VDD, shorted to ground, or open-circuited. The effect is that the device no longer responds to signals present at the damaged input. Less severe cases are more difficult to detect because they show up as intermittent failures or as degraded performance. Another effect of static damage is that the inputs generally have increased leakage currents.

Although the input protection network does provide a great deal of protection, CMOS MCA devices are not immune to large static voltage discharges that can be generated by handling. For example, static voltages generated by a person walking across a waxed floor have been measured in the 4–5 kV range (depending on humidity, surface conditions, etc.). Therefore, the following precautions should be observed:

- 1. Do not exceed the Maximum Ratings specified in the Electrical Characteristics (Section 8).
- All unused device inputs should be connected to VDD or VSS.
- All low-impedance equipment (pulse generators, etc.) should be connected to CMOS MCA inputs only after the device is powered up. Similarly, this type of equipment should be disconnected before power is turned off.
- 4. A circuit board containing CMOS MCA devices is merely an extension of the device, and the same handling precautions apply. Contacting edge connectors wired directly to CMOS MCA device inputs can cause damage. Plastic wrapping should be avoided. When external connections to a PC board are connected to an input of an CMOS MCA device, a resistor should be used in series with the input. This resistor helps limit accidental damage if the PC board is removed and brought into contact with static generating materials. The limiting factor for the series resistor is the added delay caused by the time constant formed by the series resistor and input capacitance. For convenience, a graph of the typical added propagation delay is given in Figure 3-3 for a switch point of 0.5 Vpp and an input capacitance of 10 pF. Note that the maximum input rise and fall times should not be exceeded. For an input capacitance of 10 pF, a maximum series resistance of 30 k $\Omega$  can be used without violating the maximum input rise and fall times. In Figure 3-4, two possible networks are shown using a series resistor to help eliminate off board ESD (Electrostatic Discharge).






Figure 3-3. Series Resistance Effects





Advantage: Requires minimal board area Disadvantage: R1 > R2 for the same level of protection, therefore

advantage: R1 > R2 for the same level of protection, therefore rise and fall times, propogation delays, and output drivers are severely affected. Advantage: R2 < R1 for the same level protection. Impact on ac and dc characteristics is minimized.

Disadvantage: More board area, higher initial cost.

NOTE: These networks are useful for protecting the following:

- A. digital inputs and outputs
- B. analog inputs and outputs
- C. 3-state outputs
- D. bidirectional (I/O) ports

Figure 3-4. Networks for Minimizing ESD and Reducing CMOS Latch-up Susceptibility

- 5. All CMOS MCA devices should be stored or transported in materials that are antistatic. CMOS MCA devices must not be inserted into conventional plastic "snow", styrofoam, or plastic trays, but should be left in their original container until ready for use.
- 6. All CMOS MCA devices should be placed on a grounded bench surface and operators should ground themselves prior to handling devices, since a worker can be statically charged with respect to the bench surface. Wrist straps in contact with skin are strongly recommended. See Figure 3-5 for an example of a typical work station.




Figure 3-5. Typical Manufacturing Work Station

#### NOTES:

- 1. 1/16 inch conductive sheet stock covering bench top work area.
- 2. Ground Strap.
- 3. Wrist Strap in contact with skin.
- Static neutralizer. (Ionized air blower directed at work.) Primarily for use in areas where direct grounding is impractical.
- 5. Room humidifier. Primarily for use in areas where the relative humidity is less than 45%. Caution: building heating and cooling systems usually dry the air causing the relative humidity inside of buildings to be less than outside humidity.

- 7. Nylon or other static generating materials should not come in contact with CMOS MCA devices.
- 8. If automatic handlers are being used, high levels of static electricity may be generated by the movement of the device, the belts, or the boards. Reduce static build-up by using ionized air blowers or room humidifiers. All parts of machines which come into contact with the top, bottom, or sides of CMOS MCA packages must be grounded to metal or other conductive material.
- Cold chambers using CO<sub>2</sub> for cooling should be equipped with baffles, and the CMOS MCA devices must be contained on or in conductive material.
- When lead-straightening or hand-soldering is necessary, provide ground straps for the appartus used and be sure that soldering ties are grounded.
- 11. The following steps should be observed during wave solder operations:
  - a. The solder pot and conductive conveyer system of the wave soldering machine must be grounded to an earth ground.
  - The loading and unloading work benches should have conductive tops which are grounded to an earth ground.
  - Operators must comply with precautions previously explained.
  - d. Completed assemblies should be placed in antistatic containers prior to being moved to subsequent stations.
- 12. The following steps should be observed during board-cleaning operations:
  - Vapor degreasers and baskets must be grounded to an earth ground.
  - b. Brush or spray cleaning should not be used.
  - c. Assemblies should be placed into the vapor degreaser immediately upon removal from the antistatic container.

- d. Cleaned assemblies should be placed in antistatic containers immediately after removal from the cleaning basket.
- e. High velocity air movement or application of solvents and coatings should be employed only when assembled printed circuit boards containing CMOS MCAs are grounded and a static eliminator is directed at the board.
- 13. The use of static detection meters for production line surveillance is highly recommended.
- 14. Equipment specifications should alert users to the presence of CMOS devices and require familiarization with this specification prior to performing any kind of maintenance or replacement of devices or modules.
- 15. Do not insert or remove CMOS MCA devices from test sockets with power applied. Check all power supplies to be used for testing devices to be certain there are no voltage transients present.
- Double check test equipment setup for proper polarity of VDD and VSS before conducting parametric or functional testing.
- 17. Do not recycle shipping rails or trays. Continuous use causes deterioration of antistatic coating.

#### RECOMMENDED FOR READING:

"Total Control of the Static in Your Business"
Available by writing to:
3M Company
Static Control Systems
P.O. Box 2963
Austin, Texas 78769-2963
Or by Calling:
1-800-328-1368

#### **POWER SUPPLIES**

HCA6000 Series CMOS Macrocell Arrays, like other CMOS devices, have low power requirements and the ability to operate over a wide range of supply voltages. These two characteristics allow CMOS MCA de-

signs to be implemented using inexpensive conventional power supplies, instead of switching power supplies and power supplies with cooling fans. In addition, batteries may be used as either a primary power source or for emergency backup.

The absolute maximum recommended power supply voltage for HCA6000 Series MCAs is 7.0 V. Figure 3-6 offers some insight as to how this specification was derived. In the figure, VS is the maximum power supply voltage and IS is the sustaining current of the latch-up mode. The value of VS was chosen so that the secondary breakdown effect may be avoided. The low-current junction avalanche region is between 10 and 14 V at  $T_A = 25^{\circ}C$ .




Figure 3-6. Secondary Breakdown Characteristics

In an ideal system design, a power supply should be designed to deliver only enough current to insure proper operation of all devices. The obvious benefit of this type design is cost savings; an added benefit is protection against the possibility of latch-up related failures. This system protection can be provided by the power supply filter and/or voltage regulator.




Figure 3-7. Battery Backup System

CMOS MCA devices can be used with battery or battery backup systems. A few precautions should be taken when designing battery operated system:

- The recommended power supply voltage should be observed. For battery backup systems such as the one in Figure 3-7, the battery voltage must be at least 3.7 V (3 V for the minimum power supply voltage and 0.7 V to account for the voltage drop across the series diode).
- Inputs that might go above the battery backup voltage should either use a series resistor to limit the input current to less than 25 mA or use the MC54/74HC4050 or MC54/74HC4049 high-to-low voltage translators.
- Outputs that are subject to voltage levels above VDD or below VSS should be protected with a series resistor to limit the current to less than 25 mA or with clamping diodes.

#### **INPUTS**

Inputs to the internal array can be made by using either input buffers or bidirectional buffers. Input buffers can only be used as inputs while bidirectional buffers can be used as an input, output, or I/O buffer. All input buffers have input protection circuitry (Figure 3-1) and can be configured for either TTL or CMOS switching levels with or without pull-up or pull-down resistors. The following design information pertains to all CMOS MCA inputs regardless of whether an input buffer or bidirectional buffer is used.

All inputs, while in the recommended operating range (VSS  $\leq$  Vin  $\leq$  VDD) can be modeled as shown in Figure 3-8. For input voltages in this range, diodes D1 and D2 are modeled as resistors, representing the reverse bias impedance of the diodes. The maximum input current is worst case, 1  $\mu$ A, when the inputs are at VDD or VSS, and VDD=6 V. This model does not apply to inputs with pull-up or pull-down resistors.




Figure 3-8. Input Model For  $V_{SS} \leq V_{in} \leq V_{DD}$ 

It is possible, when inputs are left open-circuited, for the inputs to be biased at or near the typical switchpoint, where both the P-channel and N-channel transistors are conducting, causing excess current drain. Due to the high gain of the input buffers (see Figure 3-9), the device may also go into oscillation




Figure 3-9. Typical Transfer Characteristics For Input Buffers

from any noise in the system. Since CMOS devices disipate the most power during switching, this oscillation can cause very large current drain and undesired switching.

For these reasons, all unused input buffers should be connected either to VDD or VSS. For applications with inputs going to edge connectors, a 100  $k\Omega$  resistor to VSS should be used, as well as a series resistor for static protection and current limiting (Figure 3-10). The 100  $k\Omega$  resistor will help eliminate any static charges that might develop on the printed circuit board. See Figure 3-4 for other possible protection arrangements and Figure 3-3 for a plot of series resistance versus added propagation delay.




Figure 3-10. External Protection

For input voltages outside of the recommended operating range, the CMOS MCA input is modeled as in Figure 3-11. The resistor-diode protection network allows the user greater freedom when designing a




Figure 3-11. Input Model For  $V_{in} > V_{DD}$  Or  $V_{in} < V_{SS}$ 

worst case system. The device inputs are guaranteed to withstand voltages from VSS-0.5 V to VDD+0.5 V and a maximum current of 25 mA. At low capacitive loads, the output rise and fall times of output buffers can be as low as 3 ns, producing some amount of overshoot and undershoot. With the above input ratings, however, most designs will require no special terminations or design considerations.

Other specifications that should be noted are the maximum input rise and fall times. Figure 3-12 shows the oscillations that may result from exceeding the 500 ns maximum rise and fall times. The output may oscillate because as the voltage passes through the switching threshold region with a slow rise time, any noise that is on the input is amplified, and passed through the output. The oscillation may have a low enough frequency to cause succeeding stages to switch, giving unexpected results. If input rise or fall times are expected to exceed 500 ns, Schmitt-trigger devices such as the IO5X, IO6X, BO5N, or CO25 are recommended.




Figure 3-12. Maximum Rise Time Violations

#### **OUTPUTS**

Outputs from the internal array can be made through either output buffers or bidirectional buffers. Output buffers can only be used as outputs while bidirectional buffers can be used as an input, output or I/O buffer. All CMOS MCA outputs are buffered to insure consistent output voltage and current performance. All outputs have guaranteed output voltages of VOL = 0.1 V and VOH = VDD-0.1 V for Iout = 20  $\mu A$  (20 CMOS loads). The output drives for all CMOS MCA output and bidirectional options are such that 10 LSTTL loads can be driven with VOL  $\leq$  0.4 V across the full temperature range.

CMOS MCA outputs are limited to externally forced output voltages of  $V_{SS}-0.5\ V \le V_{out} \le V_{DD}+0.5\ V$ . When voltages are forced outside of this range, a Silicon Controlled Rectifier (SCR) formed by parasitic transistors can be triggered, causing the device to latch-up. For more information on this, see the explanation of CMOS Latch-up in this section.

The maximum rated output current for any output buffer is 25 mA. The output short-circuit currents of these devices will typically exceed these limits. The outputs can, however, be shorted for brief periods of time for logic testing, if the maximum package power dissipation is not violated.

For applications that require driving high capacitive loads where fast propagation delays are needed (e.g., driving power MOSFETs), two or more outputs may be externally paralleled. Paralleled outputs must be of the same output buffer type and their inputs must originate at the same location.

#### **TEST PIN**

All Motorola CMOS Macrocell Arrays come with a dedicated Test-mode pin. This pin cannot be used as an input, output, or power supply connection. The Test-mode pin (TST) is used in conjunction with the Test Data (TD) and Test 3-state (T3) pins to test the output buffers. When the Test-mode pin is activated, all output and bidirectional buffers go into the test mode and accept signals from TD and T3. By varying the data on TD and T3, each possible state of the output buffers can be checked according to the function table for the array size (see individual Base-Array data sheets). The pin numbers for TD and T3 when the Test-mode pin is activated are shown in the pad to pin cross reference guides in the data sheets for each array (Section 10).

Unlike the Test-pin, TD and T3 can be used as regular inputs when the device is not in the test mode. There are certain restrictions, however, as to which input buffer options can be placed at TD and T3 locations. These restrictions, along with a function table for the test mode, are listed in the Base-Array data sheets for each individual array size (Section 10).

The purpose of the test pin is to allow parametric data to be checked without requiring a set of test vectors. There are many advantages to having the test pin built into each array including:

- 1. Reducing the number of required test vectors.
- 2. Reducing test-vector development and test time.
- 3. Allowing board continuity tests to be done on finished boards.
- 4. Increasing reliability and reducing cost.
- 5. Providing a de-bug tool.

These advantages more than offset the disadvantage of having one less input or output on each array.

#### **CMOS LATCH-UP**

Latch-up will not be a problem for most designs, but the designer should be aware of it, what causes it, and how to prevent it.

Figure 3-13 shows the cross-section of a typical CMOS Inverter and Figure 3-14 shows the parasitic bipolar devices that are activated during latch-up. The circuit formed by the parasitic transistors and resistors is the basic configuration of a silicon controlled rectifier, or SCR. In the latch-up condition, transistors Q1 and Q2 are turned ON, each providing the base current necessary for the other to remain in satura-

tion, thereby latching the devices in the ON state. Unlike a conventional SCR, where the device is turned ON by applying a voltage to the base of the NPN transistor, the parasitic SCR is turned ON by applying a voltage to the emitter of either transistor. The two emitters that trigger the SCR are the same point, the CMOS output. Therefore, to latch-up the CMOS device, the output voltage must be greater than VDD+0.5 V or less than VSS-0.5 V and have sufficient current to trigger the SCR. The latch-up mechanism is similar for the inputs.

Once a CMOS device is latched-up, if the supply current is not limited, the device will be destroyed. Ways to prevent such occurrences are listed below:

- 1. Insure that inputs and outputs are limited to the maximum rated values, as follows:
  - $-0.5 \! \le \! V_{in} \! \le \! V_{DD} \! + \! 0.5$  V (referenced to VSS)  $-0.5 \! \le \! V_{out} \! \le \! V_{DD} \! + \! 0.5$  V (referenced to VSS)  $|I_{in}| \le 25$  mA  $|I_{out}| \le 25$  mA

- 2. If voltage transients of sufficient energy to latch-up the device are expected on the inputs or outputs, external protection diodes can be used to clamp the voltage. Another method of protection is to use a series resistor to limit the expected worst case current to the maximum rating of 25 mA. (See Figure 3-4.)
- Sequence power supplies so that the inputs or outputs of MCA devices are not activated before the supply pins are powered up (e.g., recessed edge connectors and/or series resistors may be used in plug-in board applications).
- 4. Voltage regulating or filtering should be used in board design and layout to insure that power-supply lines are free of excessive noise.
- 5. Limit the available power supply current to the devices tha are subject to latch-up conditions. This can be accomplished with the power supply filtering network or with a current-limiting regulator.




Figure 3-13. CMOS Inverter Cross Section




Figure 3-14. Latch-up Circuit Schematic

### **Timing Considerations**

#### TIMING CONSIDERATIONS

#### **GENERAL CMOS CHARACTERISTICS**

The basic building clock for CMOS circuits is the complementary-pair MOS inverter shown in Figure 4-1. When the input voltage is high the N-channel transistor (Q2) is ON and the P-channel transistor (Q1) is OFF. The output is thus connected to VSS through the ON resistance of the N-channel transistor. When the input is low, the opposite is true. The P-channel transistor (Q1) is ON and the N-channel transistor (Q2) is OFF. This connects the output to VDD through the ON resistance of the P-channel transistor.




Figure 4-1. Basic CMOS Inverter




Figure 4-2 shows how the inverter is connected to form the NAND and NOR logic functions. Considering the NOR function, the gates of Q1 and Q3 are tied together to form input A of the basic inverter. The gates of Q2 and Q4 form input B. Transistor Q2 acts as a series resistance which is either extremely high or low, depending upon the gate voltage on the inverter formed by Q1 and Q3. Likewise Q1 acts as a series resistance in the second inverter. The output of the circuit is at VDD only when both Q1 and Q2 are ON. This occurs only if both inputs A and B are at VSS. Thus, the output is a logic "1" only when both inputs are logic "0", and a logic "0" otherwise, which is the NOR function.

The CMOS NOR gate can be converted to a NAND gate by interchanging the P- and N-channel devices, and turning the circuit upside down (Figure 4-2). Transistors Q3 and Q4 must be ON for the output to be in the logic "O" condition. More inputs can be added to make 3- and 4-input gates by adding complementary pairs (Figure 4-3).





Figure 4-2. Implementation of 2-input NAND and 2-input NOR Gates using CMOS Technology.






Figure 4-3. Implementation of 4-input NAND and 4-input NOR Gates using CMOS Technology. PROPAGATION DELAY

The switching speed of a CMOS gate is determined by the time required for the load capacitance to be charged or discharged through the resistance of the ON transistor(s). Each input buffer, macrocell, and output buffer has a data sheet which contains the propagation delay for a specified reference load. This reference load ( $C_{ref}$ ) is equal to 1 pF for input buffers and macros and 50 pF for output buffers. The propagation delay at the specified reference load is stated for both maximum and minimum conditions as defined in Table 4-1.

Table 4-1. Definition of Minimum and Maximum Simulation Conditions

Factor	Minimum Specification Conditions			Maximum Specifications Conditions			
	Input Buffers	Macrocells	Output Buffers	Input Buffers	Macrocells	Output Buffers	
			A6200 Ser cron HCM				
CL	1 pF	1 pF	50 pF	1 pF	1 pF	50 pF	
Input Rise Time	CMOS = 1 ns TTL = 5 ns	0.6 ns	0.6 ns	CMOS = 6 ns TTL = 15 ns	3 ns	3 ns	
Input Fall Time	CMOS = 1 ns TTL = 1 ns	0.6 ns	0.6 ns	CMOS = 6 ns TTL = 6 ns	3 ns	3 ns	
V <sub>DD</sub>		5.5 V		4.5 V			
TA		-40°C			+85°C		
Processing		BEST		`	WORST		
			A6300 Ser cron HCM				
CL	1 pF	1 pF	50 pF	1 pF	1 pF	50 pF	
Input Rise Time	CMOS = 5 ns TTL = 5 ns	1 ns	1 ns	CMOS = 5 ns TTL = 15 ns	5 ns	5 ns	
Input Fall Time	CMOS = 5 ns TTL = 1 ns	1 ns	1 ns	CMOS = 5 ns TTL = 6 ns	5 ns	5 ns	
V <sub>DD</sub>	5.5 V			4.5 V			
TA	-40°C			+85°C			
Processing	BEST			WORST			

#### **DRIVE COEFFICIENTS (K Values)**

Each propagation delay listed on every macrocell data sheet has an associated K value. The K value is calculated as shown below:

$$K = \frac{\Delta \ Delay}{\Delta \ C_L} = \frac{tP \ (C_L = A) - tP \ (C_L = B)}{A - B} \ (Eq. \ 4-1)$$

where:

C<sub>L</sub> = Load capacitance (pF)

 $t_{P(C_L = A)} = Propagation delay with$ 

capacitive load A (ns)

 $tP(C_L = B) = Propagation delay with$ 

capacitive load B (ns)

A = Capacitance (pF)

B = Capacitance (pF)

K, therefore, is simply the change in propagation delay that occurs due to a change in the load capacitance. The K values listed on each individual data sheet have been calculated with A=2 pF, B=1 pF for input buffers and macrocells, A=100 pF, B=50 pF for output buffers, and A=50 pF, B=15 pF for input clock buffers. These K values are specified at  $V_{DD}=5.5$  V (minimum conditions) and  $V_{DD}=4.5$  V (maximum conditions).

When macrocells are paralleled, the output drive is increased and the load capacitance charge/discharge time is reduced. This occurs because the ON resistance of the transistors in each of the macrocells (see CMOS characteristics section) is also paralleled. To account for the resulting reduction in propagation delay, the K value for paralleled macrocells is calculated as shown below:

$$Kp = \left(\frac{1}{p}\right)K$$
 (Eq. 4-2)

where:

Kp = New K value for paralleled macrocells (ns/pF)

n = Number of macrocells in parallel

K = K value of a single macrocell (ns/pF)

#### CAPACITIVE LOAD (CL)

The propagation delay for any input buffer, macrocell, or output buffer is dependent upon the load capacitance (CL) that the buffer or macrocell must drive. Load capacitance can come from the capacitance of the inputs that the output is driving, the metal that connects the output to the input(s) being driven, and, in some cases, output capacitance of other macrocells. Load capacitance is calculated from the formula shown below:

$$C_L = C_I + C_{INT} + C_Z$$
 (Eq. 4-3)

where:

C<sub>L</sub> = Total load capacitance (pF)

C<sub>I</sub> = Input capacitance (pF)

CINT = Metal interconnect capacitance (pF)

C<sub>Z</sub> = 3-State output capacitance (pF)

Input capacitance (C<sub>I</sub>) for HCA6000 Series MCAs is measured with the Input Unit Load (IUL) factor. An IUL of 1.0 is equal to 0.21 pF for 3-micron devices and 0.17 pF for 2-micron devices and represents the capacitance associated with one P-channel and N-channel transistor pair such as is found in a basic CMOS inverter (C008). The input capacitance of inputs with higher IUL factors can be found by multiplying the IUL factor by 0.21 pF for 3-micron devices or 0.17 pF for 2-micron devices (e.g. an IUL of 8 on a 3-micron device is equal to 1.68 pF). To illustrate, suppose that the circuit shown in Figure 4-4 were to be placed on an HCA6300 macrocell array. The input capacitance that output A must drive would be calculated as follows:

$$\begin{array}{l} IUL \ of \ C004 = 1 \\ IUL \ of \ C007 = 2 \\ \underline{IUL \ of \ C059 = 1} \\ \hline Total \ IUL \ = 4 \\ C_I = (4) \ (0.21 \ pF) = 0.84 \ pF \end{array}$$




Figure 4-4. Schematic Diagram Showing Several Macrocells and Associated Interconnect Metal

The amount of capacitance per mil of interconnect metal is shown below:

	HCA6200	HCA6300
$C_{M1} =$	0.00442 pF/mil	0.00675 pF/mil
CM2 =	0.00445 pF/mil	0.00450 pF/mil
CAVG =	0.00443 pF/mil	0.00580 pF/mil

where:

C<sub>M1</sub> = Capacitance of layer one metal.

C<sub>M2</sub> = Capacitance of layer two metal.

CAVG = Average capacitance of both layers of metal.

Actual metal interconnect lengths on an MCA are not known until after place and route has been completed. For design purposes, the length of interconnect metal can be estimated before place and route by counting the number of inputs and outputs that are to be connected together and multiplying this number by the typical metal length for the array be-

ing used. Each input and output is referred to as a connection (conn) and the interconnect metal is referred to as a net. Typical metal lengths per connection (LT) for each array are shown below:

HCA6348	40 mils / conn	HCA6248	30 mils / conn
HCA6324	27 mils / conn	HCA6225	18 mils/conn
HCA6312	22 mils/conn	HCA6212	16.5 mils/conn
HCA6306	16 mils / conn	HCA6206	12 mils / conn

The capacitance of the metal interconnect (CINT) can be calculated by multiplying CAVG by the estimated metal interconnect length. For example, if the circuit shown in Figure 4-4 were to be placed on an HCA6348 array, the capacitance due to the metal connecting output A to inputs B, C, and D would be estimated as follows:

$$C_{INT} = (C_{AVG}) (L_T) (N)$$
 (Eq. 4-5)

where:

N = Number of inputs and outputs (conn) connected by net.

L<sub>T</sub> = Typical metal length (mils) per connection for the array being used.

C<sub>INT</sub> = (0.00580 pF/mil) (40 mils/conn) (4 conn) = 0.928 (pF)

The output capacitance of other macrocells needs to be taken into consideration only when 3-state bus structures are being used. An example of a 3-state bus is shown in Figure 4-5. In a 3-state bus, only one macrocell is active at any given time and all others are in the high-impedance state. The outputs of the macrocells in the high-impedance state have an output capacitance (0.26 pF for 3-micron devices and 0.166 pF for 2-micron devices) which the active macrocell must drive in addition to C<sub>I</sub> and C<sub>INT</sub>. The formula for calculating the output capacitance (C<sub>Z</sub>) of a 3-state bus configuration is shown below:

$$C_Z = (n-1)(x)$$
 (Eq. 4-6)

where:

C<sub>Z</sub> = Total capacitance of 3-state outputs (pF)

n = Number of 3-state outputs connected together

x = Output capacitance of single 3-state output (pF)

If the 3-state bus structure shown in Figure 4-5 were to be placed on an HCA6300 macrocell array, C7 would be calculated as follows:

$$C_Z = (n - 1) (x)$$
  
=  $(4 - 1) (0.26 pF)$   
=  $0.78 pF$ 




Figure 4-5. Example of 3-state Bus Configuration

#### PROPAGATION DELAY CALCULATIONS

As previously stated, the propagation delays for input buffers, macrocells, and output buffers are given for a specified reference load on each data sheet. To calculate the propagation delay for other loads, the following formula is used:

$$t_{p} (X to Y) = t_{p(C_{L} = C_{ref})} + K (C_{L} - C_{ref})$$
 (Eq. 4-7) where:

 $t_{p(X \text{ to } Y)} = \text{Total propagation delay}$ from input X to output Y (ns)

t<sub>p(C=Cref)</sub> = Propagation delay with C<sub>ref</sub> as load (given on individual data sheets) (ns)

K = K value for propagation delay in question (given on individual data sheets) (ns/pF)

C<sub>L</sub> = Load capacitance (pF)

 $= C_I + C_{INT} + C_Z$ 

 $C_{ref} = Reference load (pF)$ 

= 50 pF for output buffers

= 15 pF for input clock buffers

= 1 pF for input buffers and macrocells

#### Simple Macrocell Output

Find the total worst case tpHL from A to Y for the C030 connected as shown in Figure 4-6. The circuit is to be placed on an HCA6312 macrocell array.




Figure 4-6. Example Circuit for Calculating the Propagation Delay of a Macrocell.

$$\begin{split} \text{tPHL}(\text{A to Y}) &= \text{tPHL} \, (@ \, \text{C}_L = 1 \, \text{pF}) + \text{K} \, (\text{C}_L - 1 \, \text{pF}) \\ &= [(2) \, (\text{IUL of C001}) + \text{IUL of B04N}] \, (0.21 \, \text{pF}) \\ &= [(2) \, (1) + (8)] \, (0.21 \, \text{pF}) \\ &= [10] \, (0.21 \, \text{pF}) \\ &= 2.1 \, \text{pF} \\ \\ \text{C}_{\text{INT}} &= \text{C}_{\text{AVG}} \, (\text{LT}) \, (\text{N}) \\ &= (0.0058 \, \text{pF/mil}) \, (22 \, \text{mils/conn}) \, (4 \, \text{conn}) \\ &= 0.510 \, \text{pF} \\ \\ \text{C}_L &= \text{C}_l + \text{C}_{\text{INT}} + \text{C}_Z \\ &= 2.1 \, \text{pF} + 0.510 \, \text{pF} + 0 \, \text{pF} \\ &= 2.61 \, \text{pF} \\ \end{split}$$

$$\text{tPHL} \, (\text{A to Y}) = 24.8 \, \text{ns} + 3.6 \, \text{ns/pF} \, (2.61 \, \text{pF} - 1 \, \text{pF}) \\ &= 24.8 \, \text{ns} + 5.79 \, \text{ns} \\ &= 30.59 \, \text{ns} \end{split}$$

#### **Paralleled Macrocells**

Find the total worst case tpLH for the four C008 macrocells connected as shown in Figure 4-7.

This circuit is to be placed on an HCA6324 macrocell array.

Note: When calculating the propagation delays for macrocells in parallel, 0 pF must be used as  $C_{ref}$  instead of 1 pF. This is because the propagation delay through paralleled macrocells with a  $C_L = 1$  pF depends on how many macrocells are paralleled. The propagation delay through paralleled macrocells with a  $C_L = 0$  pF, never changes and is unaffected by the number of macrocells placed in parallel. Therefore, the formula for finding the tpLH from A to B would become:

tPLH (A to B) = tPLH (@ 
$$C_L = 0 \text{ pF}) + \text{Kp} (C_L - 0 \text{ pF})$$
  
tPLH (@  $C_L = 0 \text{ pF}) = \text{tPLH } (C_L = 1 \text{ pF}) + \text{K } (0 - 1 \text{ pF})$   
=  $4 \text{ ns} + 2.2 \text{ ns/pF} (-1 \text{ pF})$   
=  $1.8 \text{ ns}$   
 $C_l = [(5) \text{ (IUL of C060)] } (0.21 \text{ pF})$   
=  $[(5) \text{ (1)] } (0.21 \text{ pF})$   
=  $1.05 \text{ pF}$   
 $C_l = C_l + C$ 

 $= 3.15 \, \text{ns}$ 




Figure 4-7. Example Circuit for Calculating Propagation Delay of Paralleled Macrocells.

A simplified formula for calculating the propagation delay of parallel macrocells is shown below:

$$tP (parallel) = (tP (@ C_{l} = 1 pF) - K) + KP (C_{L})$$

#### 3-State Bus

Find the total worst case tpHL from A to B for the 3-state bus configuration shown in Figure 4-8. Only one C009 is driving the C004 at any given time. The 3-state bus is to be placed on an HCA6306 array.




Figure 4-8. Example Circuit for Calculating the Propagation Delay of a 3-state Bus.

$$\begin{split} \text{tPHL (A to B)} &= \text{tPHL (@ C_L = 1 pF)} + \text{K (C_L - 1 pF)} \\ \text{C_I} &= (\text{IUL of C004}) \, (0.21 \, \text{pF}) \\ &= 1 \, (0.21 \, \text{pF}) \\ &= 0.21 \, \text{pF} \\ \\ \text{CINT} &= (\text{CAVG}) \, (\text{LT}) \, (\text{N}) \\ &= (0.0058 \, \text{pF/mil)} \, (16 \, \text{mils/conn}) \, (6 \, \text{conn}) \\ &= 0.556 \, \text{pF} \\ \\ \text{CZ} &= (\text{n} - 1) \, (\text{X}) \\ &= (5 - 1) \, (0.26 \, \text{pF}) = 1.04 \, \text{pF} \\ \\ \text{CL} &= \text{C_I} + \text{C_INT} + \text{C_Z} \\ &= 0.21 \, \text{pF} + 0.556 \, \text{pF} + 1.04 \, \text{pF} \\ &= 1.80 \, \text{pF} \\ \\ \text{tPHL (A to B)} &= 7.4 \, \text{ns} + 3.8 \, \text{ns/pF} \, (1.80 \, \text{pF} - 1 \, \text{pF}) \\ &= 7.4 \, \text{ns} + 3.04 \, \text{ns} \\ &= 10.4 \, \text{ns} \end{split}$$

#### **Output Buffer**

Find the total worst case tplH from A to the Bonding Pad (BP) for the bidirectional buffer B02N shown in Figure 4-9. The load capacitance is 125 pF.




Figure 4-9. Example Circuit for Calculating Propagation Delay of an Output Buffer.

tPLH (A to BP) = tPLH (@ 
$$C_L = 50 \text{ pF}) + K (C_L - 50 \text{ pF})$$
  
= 16.4 ns + 0.144 ns/pF (125 - 50 pF)  
= 16.4 ns + 10.8 ns  
= 27.2 ns

#### **Dependent Outputs**

Calculation of propagation delay for some macrocells is complicated by the fact that one output is dependent upon another output. An example of this is the C003 macrocell shown in Figure 4-10.




Figure 4-10. Dependent Output Macrocell

The propagation delay from either of the inputs to the D output depends on the loading that is present on the C output. This means that to find the propagation delay from A or B to D, two calculations must be made—one for A or B to C and one for C to D. To make these calculations easier, the data sheets for devices with dependent outputs have a separate specification for the dependent invertor stage (see Table 4-2).

#### **SWITCHING CHARACTERISTICS\*** (C<sub>L</sub> = 1 pF on all outputs)

		HCA6200 Series HCA6300 Series 2-Micron HCMOS 3-Micron HCMO									Unit	
Symbol	Parameter	N	Min		Max		Min		T	Max		Unit
		K**	Limit	Тур	K**	Limit	K**	Limit	Тур	K**	Limit	
tPLH	Propagation Delay, A, B to C	0.4	0.8	1.8	1.8	3.4	0.2	0.6	2.4	2.4	5.2	ns
tPHL	(Figure 1)	0.8	1.4	2.9	4.6	5.4	0.6	1.2	3.4	3.5	6.6	
tPLH	Propagation Delay, A, B to D	0.6	2.2	5.6	2.5	10.4	0.6	2.4	6.7	3.0	12.8	ns
tPHL	(Figure 1)	0.4	1.8	4.0	1.8	7.4	0.4	1.8	5.2	2.2	10.2	
tPLH	Propagation Delay, C to D (Figure 2)	0.6	0.6	2.0	2.5	3.7	0.6	0.8	3.3	3.0	6.2	ns
tPHL		0.4	0.8	1.4	1.8	2.6	0.4	0.8	2.8	2.2	5.0	

<sup>\*</sup>See Section 4 for minimum, typical, and maximum conditions.

Table 4-2. Switching Characteristics for C003.

For example, if the circuit shown in Figure 4-11 were to be placed on an HCA6306, the first step in finding the worst case tpHL from B to D would be to find the tpLH from B to C. Output C, in this case, is not connected so it has 0 pF as a load capacitance.

A C003

B C001

C001

C001

C001

C001

Figure 4-11. Example Circuit for Calculating the Propagation Delay of a Macrocell with a Dependent Output.

$$\begin{array}{l} \text{tPLH (B to C)} = \text{tPLH (@ C$_L$ = 1 pF)} + \text{K (C$_L$ - 1 pF)} \\ = 5.2 \, \text{ns} + 2.4 \, \text{ns/pF(0 pF} - 1 pF) \\ = 5.2 \, \text{ns} - 2.4 \, \text{ns} \\ = 2.8 \, \text{ns} \end{array}$$

Next, the tpHL delay from C to D is calculated

$$C_L = C_I + C_{INT} + C_Z$$
  
= 0.42 pF + 0.278 pF + 0 pF  
= 0.698 pF

$$\begin{array}{l} \text{tpHL (C to D)} = \text{tpHL (@ C_L = 1 pF)} + \text{K (C}_L - 1 pF) \\ = 5 \text{ ns} + 2.2 \text{ ns/pF (0.698 pF} - 1 pF) \\ = 5 \text{ ns} - 0.302 \text{ ns} \\ = 4.69 \text{ ns} \end{array}$$

The total delay is then the sum of the B to C and the C to D delays:

$$t_{PHL} (B t_{O} D) = 2.8 ns + 4.69 ns$$
  
= 7.49 ns

#### **VARIATIONS IN PROPAGATION DELAYS**

#### **Temperature**

In general, a 10°C increase in junction temperature causes a 3% increase in propagation delay. Junction temperature can be calculated from:

$$T_{J} = T_{A} + (\theta_{JA}) (P_{D})$$
 (Eq. 4-8)

where:

T<sub>J</sub> = Junction Temperature (°C)

T<sub>A</sub> = Ambient Temperature (°C)

 $\theta_{JA}$  = Thermal Resistance Junction-to-Ambient (°C/W)

P<sub>D</sub> = Power Dissipation of Array (W)

The data provided in Table 4-3 is given not as a guarantee, but as a design aid. The numbers supplied are typical values.

Table 4-3.  $\theta$  in Values

Table 4-3. θJA Values							
Package	Number of Pins	θ <sub>ЈА</sub> (°C/W)					
Plastic (Alloy 42 / copper lead)	16 28 40	146/95 112/74 95/42					
Ceramic DIP	28 40	51 50					
Side Brazed DIP	28 40	50 40					
PCC(copper lead)	28	88					
LCC	28 68 84	75 35 35					
PGA	28 68 124	36 35 30					

<sup>\*\*</sup>tp(total)=tp(C<sub>L</sub>=1 pF)+K(C<sub>L</sub>-1 pF), for K in units of ns/pF. See Section 4.

#### Voltage

Variations in propagation delay due to changes in the power supply voltage can be calculated utilizing the graph shown in Figure 4-12.




Figure 4-12. Normalized Plot of Propagation Delay Versus V<sub>DD</sub>

#### MINIMIZING PROPAGATION DELAYS

To keep propagation delays to a minimum, several design practices should be followed:

A. Keep the fanout for each device as low as possible. As fanout increases, the load capacitance the driving device must charge or discharge increases. Table 4-4 shows how propagation delay changes as fanout increases for a 2-input NAND (COO1) and a 2-input NOR (COO4).

Table 4-4. Propagation Delays for C001 and C004 with Various Fanouts. Each Fanout Input has an IUL = 1.

Fanout	CO	01	C004			
Tunout	tPLH* tp		tPLH*	tPHL*		
1	3.8 ns	4.8 ns	6.5 ns	3.7 ns		
2	4.8 ns	6.4 ns	8.5 ns	4.6 ns		
3	5.9 ns	8.0 ns	10.5 ns	5.5 ns		
4	7.0 ns	9.6 ns	12.6 ns	6.4 ns		
5	8.0 ns	11.1 ns	14.6 ns	7.2 ns		
6	9.1 ns	12.7 ns	16.6 ns	8.1 ns		
7	10.1 ns	14.3 ns	18.6 ns	9.0 ns		
8	11.2 ns	15.9 ns	20.7 ns	9.9 ns		

\*Worst Case 3-micron numbers

B. Use gates with as few inputs as possible. As the number of inputs increases, the number of transistors in series also increases (see Figure 4-3). This makes the ON resistance between the output and VDD (for NOR gates) or VSS (for NAND gates) higher and increases the time needed to charge or

discharge the load capacitance. Table 4-5 shows how the propagation delay changes as the number of inputs increases for NAND gates.

Table 4-5. Propagation Delays for NAND Gates with 2, 3, 4 and 5 Inputs.

Macrocell	<sup>t</sup> PHL*	<sup>t</sup> PLH*
2-Input NAND (C001)	6.0 ns	4.6 ns
3-Input NAND (C002)	10.4 ns	5.2 ns
4-Input NAND (C017)	13.2 ns	5.4 ns
5-Input NAND (C057)	16.6 ns	11.4 ns

<sup>\*</sup>Worst Case 3-micron numbers

C. Duplicate logic to increase drive. Parallel macrocells to increase the drive of an output with a high load capacitance as shown in Figure 4-13. This technique can also be applied to decrease the propagation delay of a speed-critical path as shown in Figure 4-14.




Figure 4-13. Duplicating Logic to Increase the Output Drive





Figure 4-14. Duplicating Logic to Decrease Propagation Delay of Speed Critical Path

The macrocells which may be paralleled are listed below:

C001	C002	C003
C004	C005	C006
C007	C008	C009
C010	C017	C019
C020	C022	C025

To insure proper operation, paralleled macrocells must be of the same type and their inputs must originate at the same location. Also, the gain in speed from paralleling macrocells should more than offset the loss in speed that occurs due to the increased fanout of the macrocell that is driving the duplicate logic. Figure 4-15 shows an example of how propagation delay changes as additional mac-

- rocells are placed in parallel. In Figure 4-15, note that there is an optimum number of parallel macrocells for a minimum propagation delay.
- D. Use the C007 inverting buffer instead of the C008 inverter when driving high capacitive loads. The C007 has twice the drive capability of the C008.
- E. Use large, pre-defined macrocells to implement functions instead of building the functions from smaller macrocells. Large macrocells keep the amount of metal interconnect needed for a function to a minimum, and therefore reduce propagation delays.
- F. Use macrocell pre-placement and critical net definition capabilities of the CAD software before automatic placement and routing of the array in areas where timing delays are critical.






Figure 4-15. Changes in Propagation Delay Due to Paralleling Macrocells

**Power Consumption** 

#### **POWER-CONSUMPTION**

The amount of power consumed by a CMOS macrocell array is dependent upon the frequencies and load capacitances of the design. Because these factors vary greatly, it is impossible to derive a simple rule of thumb for estimating power consumption in macrocell arrays.

An approximation to the power consumption for any design may be calculated by using the following equation.

P = Dynamic Power Consumption

+ Static (Quiescent) Power Consumption (Eq. 5-1)

$$P = V_{DD}^{2} \sum_{i=1}^{n} (C_{Li}) f_{i} + I_{Q}V_{DD}$$

where:

P is the total power consumption.

VDD is the power-supply voltage.

n is the number of input buffers, internal macrocells, and output buffers in the design.

CL is the load capacitance on the output of an individual input buffer, macrocell, or output buffer. C<sub>1</sub> is calculated as described in Section 4.

f is the switching frequency at the output of the individual input buffer, macrocell, or output buffer.

IQ is the total quiescent current flowing through the array, including the current from CMOS input buffers with pullup or pulldown resistors and TTL input buffers (see Section 8).

The summation indicates that accurate power-consumption approximations are made by considering each element (input buffer, macrocell, and output buffer) of the design individually. Less accurate approximations can be derived by considering only the elements that have high switching frequencies or high load capacitance.

Keep in mind that equation 5-1 only gives an approximation to the actual power that an array will dissipate. No consideration is given to the capacitance and switching frequency of internal nodes which may be present within a macrocell. The power consumed by internal nodes may increase the dynamic power consumption by 15 to 25 percent.

In equation 5-1, ideal square-wave input signals are assumed, but the equation is adequate for input rise and fall times up to approximately 200 ns.

#### **EXAMPLE**

This example shows the method for using equation 5-1 to calculate the power consumption of the simple circuit of Figure 5-1. Table 5-1 contains the dynamic power-consumption calculation. An example of the calculation of the numbers found in the  $C_L$  column of Table 5-1 is shown below (for an explanation of  $C_L$  and other examples, see Section 4). It is assumed that this circuit is to be placed on an HCA6348 array and that all output buffers are driving a 50 pF external load.

$$C_L = C_I + C_{INT} + C_Z$$

where: C<sub>I</sub> = Input Capacitance (pF)

C<sub>INT</sub> = Interconnect Capacitance (pF)

C<sub>7</sub> = 3-State Capacitance (pF)

For the Q output of C060:

$$\begin{split} &C_I \!=\! (IUL \text{ of YOIN) } (0.21 \text{ pF}) \\ &=\! (8)(0.21 \text{ pF}) \\ &=\! 1.68 \text{ pF} \\ \\ &C_{INT} \!=\! (C_{AVG}) \text{ (LT) (N)} \\ &=\! (0.0058 \text{ pF/mil) } (40 \text{ mils/conn) } (2 \text{ conn)} \\ &=\! 0.46 \text{ pF} \\ \\ &C_Z \!=\! 0 \text{ pF} \end{split}$$

For the QB output of C060:

 $C_L = 0.42 pF + 0.69 pF + 0 pF = 1.11 pF$ 

 $C_I = 1.68 \text{ pF} + 0.46 \text{ pF} + 0 \text{ pF} = 2.14 \text{ pF}$ 




Figure 5-1. 4-Bit Counter Driving Four Outputs

Table 5-1. Dynamic Power Consumption

Macrocell Number	Macrocell Type	C <sub>L</sub> (pF) C <sub>L</sub> =C <sub>I</sub> + C <sub>INT</sub>	f (MHz)	V <sub>DD</sub> 2 (V <sup>2</sup> )	PDYN (mW)
I02U	Input Buffer	$C_L = 0.21 + 0.46 = 0.67$	10	25	0.168
C060		Q: C <sub>L</sub> = 1.68 + 0.46 = 2.14 QB: C <sub>L</sub> = 0.42 + 0.69 = 1.11 Total = 3.25	5	25	0.406
C034	Internal Array	Q: C <sub>L</sub> = 1.68 + 0.46 = 2.14 QB: C <sub>L</sub> = 0.42 + 0.69 = 1.11 Total = 3.25	2.5	25	0.203
C035	7.112,	Q: C <sub>L</sub> = 1.68 + 0.46 = 2.14 QB: C <sub>L</sub> = 0.42 + 0.69 = 1.11 Total = 3.25	1.25	25	0.102
C059		Q: C <sub>L</sub> = 1.68 + 0.46 = 2.14 QB: C <sub>L</sub> = 0.21 + 0.46 = 0.67 Total = 2.81	0.625	25	0.044
Y01N		External Load = 50.0	5	25	6.250
Y01N	Output	External Load = 50.0	2.5	25	3.125
Y01N	Buffer	External Load = 50.0	1.25	25	1.562
Y01N		External Load = 50.0	0.625	25	0.781

Approximate Dynamic Power Consumption = 12.64 mW

The quiescent power consumption of the same circuit is calculated by using the IDD data from the Electrica! Characteristics table in Section 8. IDD for a package is typically 0.075 mA, with a maximum of 1.00 mA. Current from pull-up, pull-down, and TTL input buffers must also be considered. For the circuit in Figure 5-1, an extra 0.030 mA (maximum) must be added for each of the input buffers having a pull-up device (I02U). Using the maximum numbers:

Static Power Consumption = [1.00 mA + 2 (0.03 mA)] 
$$\times$$
 5 V = 5.30 mW

The total power consumption of the circuit is:

P = P (Dynamic) + P (Quiescent)

= 12.64 mW + 5.30 mW

 $= 17.94 \, \text{mW}$ 

The circuit requires 13 cells, which is equivalent to 39 gates. If this circuit were duplicated enough times to fill an HCA6348 array (123 times, assuming the availability of enough pins), the total power consumption would be:

$$P_{4800} = (123 \times 12.64 \text{ mW}) + (5\text{V}) [1.00 \text{ mA} + (123 \times 2) (0.03 \text{ mA})]$$

$$= (1554.7 \text{ mW}) + (41.90 \text{ mW})$$

$$= 1596.6 \text{ mW}$$

The typcial amount of power that can be dissipated by the macrocell array packages varies from about 1.5 W for the 16-pin plastic DIP to about 4.0 W for the 124-PGA (at an ambient temperature of 25°C). Thus, as demonstrated above, CMOS macrocell arrays will rarely generate enough power to require external cooling.

**Cell Counts** 

#### **CELL COUNTS**

Before any design can be placed on an HCA6000 Series Macrocell Array (MCA), a cell count must be performed. A cell count is the process of converting a design into macrocells from the Motorola CMOS macrocell library and, by doing so, determining the number of primary cells that the design will need. With this information a designer can select the HCA6000 Series array and package that will best suit the requirements of the design.

Before starting the process of changing a design's logic elements into CMOS macrocells, there are several points that should be taken into consideration because they may necessitate partial redesigns:

#### PACKAGE PREFERENCE

For any given design, there may be certain packages that are preferred over others. Because of this, each HCA6000 Series MCA is offered in a wide variety of package and pinout options. If packaging is of critical concern, however, a check should be made to be sure there is a match between package preference and package offering. This can be done by referring to Section 12 which contains package and pinout information for each array in the HCA6000 Series.

#### **TEST PIN**

All HCA6000 Series MCAs contain one Test-mode pin. The purpose of the Test-mode pin is to allow parameteric data to be checked without requiring a set of test vectors. The Test-mode pin must be included in the total pin count of all designs. For more information on the Test-mode pin see Section 3.

#### **MEMORY**

At the present time Motorola does not offer any type of RAM or ROM memory on HCA6000 Series

MCAs. Any design that includes such memory will have to be altered so that the memory is not placed on the MCA.

#### **OPERATING TEMPERATURE**

The HCA6000 Series MCAs are intended to be used in the commercial temperature range ( $-40^{\circ}$ C to  $+85^{\circ}$ C). This will be expanded in the future to include military temperatures ( $-55^{\circ}$ C to  $+125^{\circ}$ C).

#### **POWER SUPPLY**

In order for HCA6000 Series MCAs to operate correctly, the power supply must be between 3 V and 6 V dc. Designs calling for supply voltages higher or lower than this may have to be modified.

#### **ANALOG**

At present, analog elements cannot be placed on HCA6000 Series MCAs.

After a design has been checked to see that it does not violate any of the above restrictions, a list of all logic functions and the number of times each logic function occurs in the design should be made. When making this list there is no need to count any input or output buffers that the design may have. All inputs and outputs on HCA6000 Series MCAs are made through buffers (input, output or bidirectional) chosen by the user. Therefore, there is no need to duplicate these buffers with additional macrocells in the internal array. For example, if the design shown in Figure 6-1 was to be placed on an HCA6000 Series MCA, the logic function list would look like this:

- 3 Inverters
- 2 R-S Latches
- 4 2-Input NAND Gates
- 4 2-Input NOR Gates




Figure 6-1. Circuit to be Built Using HCA6000 Series Macrocells

Once each of the logic functions has been identified and counted, a macrocell to implement each function is found by referring to Section 11. This process is very similar to designing with TTL components. The difference is that instead of using the parts in a TTL data book to perform the needed logic functions, macrocells from the macrocell library are used. Each of these macrocells is fully characterized and described in Section 11. For Figure 6-1, the macrocells shown in Table 6-1 could be used.

Table 6-1. Information Obtained from Data Sheets of Macrocells That Could Be Used to Build the Circuit Shown in Figure 6-1

Macrocell	Logic Function	Primary Cells Per Macrocell	Number of Functions Per Macrocell
C008	Inverter	1	4
C013	R-S Latch	1	1
	2-Input NOR		1
C001	2-Input NAND	1	3
C004	2-Input NOR	1	3

In this example each macrocell takes up one primary cell (some require two or more). Notice, however, that the number of functions per macrocell varies between one and four (e.g. each C008 contains four inverters, each C001 contains three 2-Input NAND gates, each C013 contains one R-S Latch and one 2-Input NOR, etc.). With this information the number of primary cells that will be needed for the design can be calculated as shown in Table 6-2.

An important point is illustrated by this example. Just as it is not possible to place only part of a TTL package on a circuit board, it is not possible to place a fraction of a macrocell on an array. The design shown in Figure 6-1 requires four 2-Input NAND gates. Each C001 macrocell contains three 2-Input NAND gates and takes up one primary cell. Since four 2-Input NAND gates are needed, two C001s must be used for a total of six gates contained in two primary cells. The extra two gates in the second

C001 can either be used in additional circuitry or left uncommitted. This also applies to the unused inverter in the C008.

A question may also arise as to why only one C004 (which contains three 2-Input NOR gates) is used when four NOR gates are needed. The answer is due to the use of the two C013s. Each C013 contains one R-S Latch and one 2-Input NOR gate. Since two C013s are needed for the R-S Latches, and because it is not possible to place just the R-S Latch portion of the C013 on the array, the NOR gate that comes with each latch is used as part of the four that are needed for the design. By using the NOR gate in each of the C013s, the number of NOR gates needed for the design is reduced to two. Thus, only one C004 is needed.

In some instances, there will be a macrocell that completely performs a function that is needed in a design. For example, in Figure 6-1 the following functions were required:

Inverter R-S Latch 2-Input NAND 2-Input NOR

In each of these cases a macrocell was found that performed the exact function needed. At other times a logic function required in a design may not exactly match one of the macrocells being offered. In such situations it is possible to build the needed function from the available macrocells by breaking the function down into its basic components. For example, a design might call for a 1-of-16 decoder with active low outputs. By referencing Section 11 it can be seen that there is no macrocell that performs this specific function. Such a function can, however, be constructed using various macrocells. A 1-of-16 decoder could be made as shown in Figure 6-2.

Another example is shown in Figure 6-3. In this case, a 4-bit D-type register with 3-state outputs (LS173) is built from elements found in the macrocell library.

Table 6-2. Cell Count for Circuit Shown in Figure 6-1

Function Required By Design	Number Of Functions Required By Design	Macrocell To Implement Function	Primary Cells Per Macrocell	Functions Per Macrocell	Primary Cells Required
Inverter	3	C008	1	4 Inverters	1
R-S Latch	2	C013	1	1 R-S Latch 1 2-Input NOR	2
2-Input NAND	4	C001	1	3 2-Input NAND	2
2-Input NOR	4	C004	1	3 2-Input NOR	1*

<sup>\*</sup>Only one Primary cell is needed because a NOR gate from C013 can be used.

TOTAL PRIMARY CELLS = 6




Figure 6-2. 1-of-16 Decoder with Active Low Outputs Built Using 2 Macrocells (C033, C001) and 18 Primary Cells

After each logic function on a design has been converted into its equivalent macrocell or built using a combination of macrocells, the total number of macrocells needed for the design will be known. Then, with the primary cell information provided on each macrocell data sheet, the total number of primary cells can be calculated as shown in Table 6-2.

The last step is to total all of the inputs and outputs on the design (plus one for the Test-mode pin) and match both the total primary cells and the total I/O

count to an array size and package. This can be done by referring to Section 10, which contains package, pinout, and primary cell information for each array in the HCA6000 series. At this point the number of equivalent gates in a design may also be found by multiplying the number of primary cells by three. This is due to the fact that a "gate" for HCA6000 Series MCAs is considered to be a 2-Input NAND, and three 2-Input NAND gates can be placed in one primary cell.




Figure 6-3. Implementation of an LS173 Using 4 Macrocells (C055, C009, C006, C060) and 19 Primary Cells

**Design for Testability** 

#### **DESIGNING FOR TESTABILITY**

As the circuits being designed and implemented in silicon become larger, the problem of testing the circuits becomes greater. For VLSI semicustom circuits, testability must be a consideration from the beginning of the design. Better testability increases circuit performance and reliability, while it decreases cost and development time.

This section suggests to the macrocell array designer some techniques that should be used to insure testability. The techniques involve the basic concepts of observability and controllability:

Observability connotes the ability of the designer to monitor critical internal nodes of the circuit by bringing them out to pins.

Controllability connotes the ability of the designer to place the internal nodes of the circuit into known states, from which all future states may be predicted.

Whatever test strategy is to be used, implement it early in the design cycle and stick to it. The Motorola macrocell library includes macrocells that support particular test strategies (for example, the C084 macrocell supports the LSSD technique).

# MACROCELL ARRAY CIRCUIT-DESIGN TECHNIQUES

#### **OBSERVABILITY**

- Design using dedicated test pins to monitor critical nodes of the circuit. If no dedicated test pins can be made available, it may be possible to replace some output buffers with bidirectional buffers and use the newly created inputs as test inputs. The same method may be used with input buffers to create test outputs. Also, output pins may be multiplexed between normal circuit functioning and test-circuit functioning.
- As a last resort, when the above methods can not be used, it may be possible, to use the normal circuit inputs for testing. This is done by using input logic combinations that will not occur under normal circuit operation and internally decoding them as test modes.
- 3. Use test pins to exercise the I/O buffers independently of the internal logic. Note that the testing of I/O buffers is already provided for on Motorola's Macrocell Arrays, with the Test-mode, Test Data, and Test 3-state pins.

#### CONTROLLABILITY

- Design using dedicated test logic to provide and control such functions as reset, three-state output enable, preset, data-bus enable, or other means of initializing and controlling the states of the logic.
- Do not design flip flops, registers, latches, and counters to which there is no access for presetting or initialization.
- Partition large circuits into smaller, more manageable circuits that will allow the use of control and test logic.
- 4. Design using synchronous logic. Asynchronous designs can exhibit race conditions that vary as IC processing varies and that may not appear on CAD simulations. Do not allow any unclocked feedback paths, such as those found in ring oscillators.
- Design so that the circuit does not depend upon internal propagation delays for timing. Such delays will be unreliable, and race-condition problems may arise:
  - A. Avoid race conditions to macrocells (such as between data and clock, set and clock, reset and clock, preset and clock, or preset data and preset enable).
  - B. Avoid using internal gate delays to create pulses. Specified minimum pulse widths are in the 20- to 30-nanosecond range, but typical minimum pulse widths vary widely as a function of processing.
  - C. When using more than one clock, design for worst-case skewing between clocks (approximately 30 nanoseconds).
- 6. Avoid having large fanouts on edge-sensitive macrocell inputs. A large fanout causes slow rise and fall times, which may result in oscillations, circuit timing problems, or excessive current draw. The maximum rise and fall times that should be seen by the inputs of any macrocell is 500 nanoseconds.
- 7. Design so that three-state macrocells do not remain in the high-impedance state for an indefinite period of time. This will prevent the macrocell, and subsequent macrocells that are driven by the three-state macrocell, from drawing current unnecessarily.
- 8. Use several pairs of power-supply (VDD and VSS) pins, especially in designs with high I/O counts. Typically one pair of power-supply pins is needed for every sixteen outputs that could change state at the same time.

# SIMULATION AND TEST-PROGRAM TECHNIQUES

#### **OBSERVABILITY**

- During functional and ac simulation, observe several internal nodes, to insure that the circuit is functioning as desired.
- 2. Keep in mind that Motorola's functional and ac simulators use, at the designer's option, either worst-case conditions ( $V_{DD} = 4.5 \text{ V}$ , temperature =  $85^{\circ}\text{C}$ ,  $t_r = t_f = 5 \text{ ns}$ , worst-case processing) or best-case conditions ( $V_{DD} = 5.5 \text{ V}$ , temperature =  $-40^{\circ}\text{C}$ ,  $t_r = t_f = 1 \text{ ns}$ , best-case processing).

#### CONTROLLABILITY

- To avoid long counting sequences during simulation and testing, design counters so that they are broken up, with each section separately presettable. This allows simulation and test steps (vectors) to be used for simulation and testing; not for counting.
- 2. Because the Motorola CAD simulator used in the macrocell array design process is a functional simulator, rise and fall times are not simulated and violations will not be discovered. However, the impact on propagation delays caused by metal-interconnect lengths and fanout is simulated. This simulation may be done both before and after the macrocells are placed and routed on the array.
- One important simulation function is to insure that the device can be tested by Motorola's wafer-probe and final-test equipment.
  - Race conditions may exist not only because of design flaws, but also because of IC tester limitations. Ideally, a test system would simultaneously apply all input test vectors and later compare circuit outputs with simulation results. Actually, IC testers for macrocell arrays can have more than 20 nanoseconds of skew between needle points (bonding pads) at wafer probe. For this reason, a circuit that simulates properly and is designed for proper flip-flop setup and hold times can fail at wafer probe or final test.

Designers should be aware of the possibility of tester race conditions and should define test vectors accordingly:

- A. When specifying timing relations, try to allow enough margin to take into account the possible skew of the tester.
- B. When using more than one clock, design for worst-case skewing between clocks.

- C. To avoid skewing problems, do not change any input signal to a clocked macrocell on the active clock edge.
- D. The IRACE and TEST (AC simulation options available on the Motorola CAD system can help identify potential race conditions in the test vector (SPATTERN) file.
- The Motorola CAD simulator does not check for minimum pulse-width violations. Make sure that the timing specifications for all macrocells are met
- 5. Guidelines for creating test vectors:
  - A. Simulation (and test) vectors may be different from the input sequence of the actual system application.
  - B. Initialize all storage elements at the beginning of the simulation (and test) sequences.
  - Do not clock a macrocell and change the data on the same vector.
  - D. Do not clock macrocells or change data on the vector after a reset or enable signal is removed. There may not have been sufficient recovery time, and the new data may not get clocked in. Unpredictable simulation results may occur.
- 6. Use the Motorola simulator to help indentify and correct potential problems with test vectors. After the test vector file (SPATTERN or ACPATT) is complete, and the circuit has been successfully simulated:
  - A. run the simulation again using the IRACE and the TEST (AC options.
  - B. add delays to selected input signals by using the \$DELAY or \$ACDELAY statements in the FIX file, and run the simulation again. If the results of the simulations are different, the above suggestions have been violated and the resulting problems must be corrected.
- 7. Within the Motorola simulator it is possible to initialize any or all storage elements in the design by using the \$SET or \$RESET commands in the SPATTERN file. IC testers do not have this automatic initialization capability. In actual operation, when powered up, the storage elements can be in either a set or a reset state, and this power-up state can change from circuit to circuit. A simulation test pattern that depends upon initialized storage elements will almost certainly fail actual test at wafer probe or final test.
  - Initialization should be accomplished by signals on the Set or Reset inputs, or by clocking in known data. Do not use simulation initialization commands in the final SPATTERN or ACPATT files.

8. Do not design using flip-flops that self-initialize; or otherwise have the circuit provide the logic necessary to put the output into a desired state. Problems arise because the simulator is not able to do the same initialization procedure. The simulator will show an output of "X" (for undetermined), which will continue to propagate indefinitely.

Although the Motorola simulator \$SET and \$RE-SET commands appear to solve the problem, it is difficult to insure that circuit self-initialization and simulator self-initialization will occur at the same time. Thus, simulation outputs may not agree with later final-test results.

#### **SCAN-PATH DESIGN**

This test method, which includes Level-Sensitive Scan Design (LSSD), consists of converting a sequential circuit to an entirely combinational one. This is accomplished by combining all the flip-flops to form a shift register, so that test data can be shifted into each flip-flop and then clocked data shifted out of the shift register.

The advantages of this method are that test-pattern generation is much simpler for combinational logic than it is for sequential logic. Also, fault coverage can easily approach 100% of the detectable faults. The disadvantages include an increase in silicon area, an increase in the test time because of the repeated shifting of data in and out of the circuit, and some decrease in performance due to the additional circuitry. The result, however, is a testable and reliable circuit.

The Motorola Macrocell library includes macrocells that have been designed especially for Scan-Path Design circuits:

Macrocells Used For Increased Testability

C035 Multiplexed D Flip-Flop with Reset

C084 LSSD Shift Register Latch

C700 Dual LSSD L2 Latch

C701 LSSD L1 Latch with ANDed D Inputs

C702 LSSD Dual-Port L1 Latch

C703 LSSD R-S L1 Latch

For implementation examples, refer to the individual data sheets. A general testing methodology is given below, excerpted from Reference 1:

STEP 1: Place the device in the Scan-Path mode, with the flip-flops or other storage elements reconfigured into a shift register. Test the status and operation of each storage element using a Scan-Data

In input, a Scan-Data Out output, and a System Clock. Suitable tests for a scan-path register are as follows:

- a) Flush Test: In this test, all storage elements are initialized to 0 and a single 1 is clocked through from the Scan-Data In input to the Scan-Data Out output using the System Clock. The procedure can be repeated with a single 0 flushed through a background of 1's. This sequence checks the ability of each storage element to assume both a 0 state and a 1 state.
- b) Shift Test: In this test, the sequence 00110011... is shifted through the register. This sequence exercises each storage element through all combinations of present state and future state.

STEP 2: Determine a set of tests for the combinational logic, assuming:

- a) total control of all inputs (primary and from the storage elements);
- b) direct observability of all outputs (primary and to the storage elements).

STEP 3: Apply each test using the following sequence:

- a) Select the Scan-Path mode. Preload the storage elements with test input values and establish additional test input values on the primary inputs.
- b) Select the Normal-Operation mode. The steady state output response of the combinational logic can now be clocked into the storage elements
- c) Return to the Scan-Path mode and clock out the contents of the storage elements. Compare these values, plus the values directly observable on the primary outputs, with the expected fault-free response.

## **REFERENCES**

The following books and articles provide more information on designing for testability.

- 1) Bennetts, R. G., Design of Testable Logic Structures, Addison-Wesley, 1984.
- 2) Eichelberger, E. B., and Williams, T. W., "A Logic Design Structure for LSI Testability," Journal of Design Automation and Fault-Tolerant Computing, vol. 2, no. 2, May 1978, pp. 165–178.
- 3) Williams, T. W., et al, "Design for Testability A Survey," IEEE Transactions on Computers, January 1983, Vol. C31, No. 1.

**Electrical Characteristics** 

# ELECTRICAL CHARACTERISTICS FOR THE HCA6000 SERIES

# **ELECTRICAL CHARACTERISTICS** (Voltages Referenced to V<sub>SS</sub>)

Symbol	Parameter	Test Conditions	V <sub>DD</sub>	25°C Typical	-40 to +85°C Guaranteed Limit	Unit
		$V_{out} = 0.1  V  or  V_{DD} - 0.1  V$	4.5	2.4	3.15	٧
	CMOS Input	I <sub>out</sub>   = 20 μΑ	5.5	2.9	3.85	
	Minimum High-Level Input Voltage,	$V_{out} = 0.1  V  \text{or}  V_{DD} - 0.1  V$	4.5	1.6	2.0	
TTL Input		$ I_{Out}  = 20 \mu A$	5.5	1.6	2.0	
VIL	Maximum Low-Level Input Voltage,	$V_{out} = 0.1  V  or  V_{DD} - 0.1  V$	4.5	1.8	1.35	٧
CMOS Input		$ I_{Out}  = 20 \mu A$	5.5	2.2	1.65	
	Maximum Low-Level Input Voltage, Vout = 0.1 V or VDD - 0		4.5	1.2	0.8	
	TTL Input	I <sub>out</sub>   = 20 μΑ	5.5	1.2	0.8	
Voн	Minimum High-Level Output Voltage	Vin = VIH or VIL	4.5	4.499	4.4	V
		$I_{\text{out}} = -20 \mu\text{A}$	5.5	5.499	5.4	
		$V_{in} = V_{IH} \text{ or } V_{IL}$ $I_{out} = -4.0 \text{ mA}$	4.5	4.0	3.70	-
VOL	Maximum Low-Level Output Voltage	Vin = VIH or VIL	4.5	0.001	0.1	٧
		l <sub>out</sub> = 20 μA	5.5	0.001	0.1	
		V <sub>in</sub> = V <sub>IH</sub> or V <sub>IL</sub> I <sub>out</sub> = 4.0 mA	4.5	0.20	0.40	
lin	Maximum Input Leakage Current, No Pull Resistor	$V_{in} = V_{DD}$ or $V_{SS}$	5.5	±0.00001	±1.0	μΑ
	Maximum Input Current,	Vin = VSS	4.5	_	- 25	
	Pull-Up Resistor		5.5	_	-30	
	Maximum Input Current,	$V_{In} = V_{DD}$	4.5	_	70	
	Pull-Down Resistor		5.5		80	
loz	Maximum Output Leakage Current, Three-State Output	Output = High Impedance Vout = VDD or VSS	5.5	±0.05	±5	μΑ
	Maximum Output Leakage Current, Open Drain Output	Output = High Impedance Vout = VDD	5.5	±0.05	±5	
IDD	Maximum Quiescent Supply Current, No Pull-Up or Pull-Down Resistor	$V_{in} = V_{DD}$ or $V_{SS}$ $I_{out} = 0 \mu A$ CMOS Inputs	5.5	75	1000	μΑ
	Maximum Additional Quiescent Supply Current:					μΑ
IDD	Add Per Pull-Up Resistor Input	$V_{in} = V_{SS}$	5.5	_	30	
ISS	Add Per Pull-Down Resistor Input	$V_{in} = V_{DD}$	5.5	_	80	
IDD	Add Per TTL Input	V <sub>in</sub> = 0.8 V or 2.0 V	5.5		400	
Cin	Maximum Input Capacitance			_	10	pF
Cout	Maximum Output Capacitance	Output = High Impedance			15	pF
C <sub>1</sub> /O	Maximum I/O Capacitance	Configured as Input	_		20	pF

#### **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Value	Unit
V <sub>DD</sub>	DC Supply Voltage	-0.5 to 7.0	V
V <sub>in</sub> , V <sub>out</sub>	DC Input, Output Voltage	-0.5 to V <sub>DD</sub> +0.5	V
ı	DC Current Drain Per Pin, Any Input or Output	25	mA
1	DC Current Drain VCC and GND Pins	50	mA
T <sub>stg</sub>	Storage Temperature	-65 to +150	°C
TL	Lead Temperature (10 second soldering)	300	°C

#### **RECOMMENDED OPERATING CONDITIONS**

Symbol	Parameter	Min	Max	Unit
V <sub>DD</sub>	DC Supply Voltage	3.0	6.0	<b>V</b>
V <sub>in</sub> , V <sub>out</sub>	Input Voltage, Output Voltage	0.0	V <sub>DD</sub>	٧
TA	Operating Temperature	-40.0	+85.0	°C
t <sub>r</sub> , t <sub>f</sub>	Rise and Fall Times		500	ns

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit. For proper operation it is recommended that  $V_{in}$  and  $V_{out}$  be constrained to the range  $V_{SS} \leq (V_{in} \text{ or } V_{out}) \leq V_{DD}$ .

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either VSS or VDD).

**Definitions of Specifications** 

## 9

#### **DEFINITIONS OF SPECIFICATIONS**

#### **CURRENT**

Positive current is defined as conventional current flow into a device. Negative current is defined as conventional current flow out of a device.

# IDD Quiescent Positive Supply Current

The amount of current flowing into the VDD pin(s) of a macrocell array with no internal nodes switching state. This includes current from inputs with pull-up resistors and/or TTL inputs.

#### In Input Leakage Current

The leakage current flowing into or out of an input under specified conditions.

#### IOZ 3-State Output Leakage Current

The leakage current flowing into or out of a 3-state output in the high impedance state under specified conditions.

## ISS Quiescent Negative Supply Current

The amount of current flowing out of the VSS pin(s) of a macrocell array with no internal nodes switching state. This includes any current from inputs with pull-down resistors.

#### **VOLTAGE**

All voltages are referenced to ground (VSS).

# V<sub>DD</sub> Positive Power Supply Voltage.

# VIH Input HIGH Voltage

The minimum voltage that represents a logic HIGH at an input.

#### VIL Input LOW Voltage

The maximum voltage that represents a logic LOW at an input.

# VOH Output HIGH Voltage

The minimum voltage at an output terminal for the specified output current.

# VOL Output LOW Voltage

The maximum voltage at an output terminal for the specified output current.

# VSS Negative Power Supply Voltage.

#### **CAPACITANCE**

#### Cin Input Capacitance of Input Buffers

The amount of capacitance associated with the input of an input buffer.

# C<sub>I</sub> Input Capacitance of Internal Macrocells

The amount of capacitance associated with the input of an internal array macrocell.

# C<sub>I/O</sub> Input Capacitance of Bidirectional Buffers

The amount of capacitance associated with the input of a bidirectional buffer when using it as an input.

# C<sub>L</sub> Load Capacitance

The amount of capacitance an output must charge and discharge.

# **CINT** Interconnect Capacitance

The amount of capacitance associated with metal used to connect internal macrocells.

# Cout Output Capacitance of Output Buffers

The amount of capacitance associated with the output of an output buffer or a bidirectional buffer being used as an output, while in high-impedance state.

# Cz Output Capacitance of Internal 3-State Macrocells

The amount of capacitance associated with the output of an internal macrocell in high impedance state.

# AC SWITCHING PARAMETERS AND WAVEFORMS

# tPLH Propagation Delay LOW-TO-HIGH

The time delay from an input signal to the LOW-TO-HIGH transition of an output signal (see Figures 9–1 through 9–4).

# tpHL Propagation Delay HIGH-TO-LOW

The time delay from an input signal to the HIGH-TO-LOW transition of an output signal (see Figures 9-1 through 9-4).






Figure 9-1. Non-Inverting CMOS Input Buffers, Output Buffers and Internal Macrocells




Figure 9-3. Non-Inverting TTL Input Buffers

# t<sub>r</sub> Input Signal Rise Time

LOW-TO-HIGH logic transition time on an input, measured from the 10% to the 90% points of the waveform (see Figure 9-5).

# tf Input Signal Fall Time

HIGH-TO-LOW logic transition time on an input, measured from the 90% to the 10% points of the waveform (see Figure 9-5).




Figure 9-5. tr and tf Measurements

# tpHZ Output Disable Time HIGH-TO-Z

The time delay from an enable signal to where the output is going from an active HIGH level into a 3-state level. For internal




Figure 9-2. Inverting CMOS Input Buffers, Output Buffers and Internal Macrocells




Figure 9-4. Inverting TTL Input Buffers

macrocells this measurement is independent of load capacitance (see Figures 9-6 and 9-7).

# tpLZ Output Disable Time LOW-TO-Z

The time delay from an enable signal to where the output is going from an active LOW level into a 3-state level. For internal macrocells this measurement is independent of load capacitance (see Figures 9-6 and 9-7).

# tpzH Output Enable Time Z-TO-HIGH

The time delay from an enable signal to where the output is going from a 3-state level to an active HIGH level (see Figures 9-6 and 9-7).

# tpzL Output Enable Time Z-TO-LOW

The time delay from an enable signal to where the output is going from a 3-state level to an active LOW level (see Figures 9-6 and 9-7).




Figure 9-6. Internal Macrocell 3-State Measurements and Example Circuits for A) Active LOW Enabled, and B) Active HIGH Enabled Macrocells




Figure 9-7. Output Buffer 3-State Measurements and Test Circuit

# t<sub>rec</sub> Recovery Time

The amount of time between the disabling edge of an asynchronous signal (set, reset, load) and the enabling edge of a synchronous signal (clock) (see Figure 9-8).




Figure 9-8. Recovery Time, trec

# th Hold Time

The minimum time during which data to be recognized must remain constant after the specified edge of the control signal (usually the clock) to ensure proper data recognition. (see Figures 9-9 and 9-10).

## t<sub>SU</sub> Setup Time

The amount of time during which data to be recognized must remain constant prior to the specified edge of the control signal to ensure proper data recognition (see Figures 9-9 and 9-10).




Figure 9-9.  $t_{SU}$  and  $t_{h}$  Measurements Between Data and Clock Signals of a Flip-Flop




Figure 9-10. t<sub>SU</sub> and t<sub>h</sub> Measurements Between Data and a Control Signal (usually EB) for Enabled or Preset/Enabled Macrocells.

# tw(H) Pulse Width (HIGH)

The time between the 50% point of the rising edge and the 50% point of the falling edge of a pulse (see Figure 9-11).

# tw(L) Pulse Width (LOW)

The time between the 50% point of the falling edge and the 50% point of the rising edge of a pulse (see Figure 9-11).




Figure 9-11. Switching Waveform Showing  $t_{W(L)}$  and  $t_{W(H)}$  Measurements

# f<sub>max</sub> Maximum Operating Frequency

The maximum rate at which clock pulses meeting the clock requirements (i.e.,  $t_W$ ,  $t_r$ ,  $t_f$ , 50% duty cycle) may be applied to a sequential circuit. Above this frequency the device is not guaranteed to function.

**Base-Array Data Sheets** 


10

HCA6206 HCA6306

# 2- and 3-Micron 600 Gate Macrocell Array

The HCA6206/6306 provides a total of 216 primary cells contained within 8 columns. There are a maximum of 4 input buffer locations and 33 uncommitted buffer locations. Also available are a maximum of 4 power and ground locations (2 Vpp, 2 Vss). The electrical characteristics of the HCA6206/6306 are described in Section 8.

#### **FLOORPLAN**



# VERTICAL ROUTING (First layer metal)

Routing Channel	1	2	3	4	5	6	7	8	9	10
Number of Tracks	14	14	14	14	14	14	14	14	14	14

Total Vertical Tracks = 140

# HORIZONTAL ROUTING (Second layer metal)

10 Tracks per primary cell (24 cells) = 240 Tracks 9 Tracks top and bottom of columns = 18 Tracks

Total Horizontal Tracks = 258

10

# PERIPHERY OPTIONS AND PLACEMENT

Available Periphery Options	Input Location	Uncommitted Location	TD Location	T3 Location			
Bidirectional Buffers							
B02N		X					
B02U		) x					
B02D		×					
B03N		X					
B03U		x					
B03D		X					
B04N		×					
B04U		X					
B04D		X					
B05N		×					
B05U		x					
B05D		X					
		Output Buffers					
Y01N		X					
Y02N		X					
	7	Input Buffers					
101N	X	X	Х	X			
I01U	X	X	X	X			
101D	X	×	Х	Х			
102N	×	X	X	X			
I02U	X	X	Х	X			
102D	×	×	X	Х			
103N	×	x	x	×			
103U	X	X	X	X			
103D	×	X	X	X			
105N	×	×	×	×			
105U	×	X	X	X			
105D	×	×	Х	Х			
106N	×	×	×	Х			
106U	X X	X X	X	x			
106D	X	X	X	X			
107N		×	Х	Х			
107N 107U	l $\hat{x}$		x	l $\hat{x}$			
107D	X X X	X X X	x	X X			
108N	· •		<b>,</b>	~			
108N 108N	\ \frac{2}{\sqrt{2}}	\ \ \ \ \ \	X X	X X			
108D	X X X	X X X	X X	X X			
109N		×					
I10N		x					
I10U		X X					
I10D		X					

TD = Test Data Pin T3 = Test 3-State Pin

# PAD TO PIN CROSS REFERENCE GUIDE

3         —         3         4         I/O           5         3         5         6         I/O           6         4         6         7         Input           7         5         7         8         I/O           8         —         8         9         I/O           9         6         9         10         I/O           10         7         10         11         I/O           11         8         11         13         I/O           12         9         12         14         I/O           13         —         13         15         I/O           14         10         14         16         I/O           15         11         15         17         VDD           16         12         16         18         I/O           19         —         19         21         I/O           20         14         20         22         I/O           21         15         21         24         I/O           22         —         22         25         I/O           24			Package		
DIP	ıc	28 Pin	40 Pin	44 Pin	Pin
1         1         1         1         TST           2         2         2         3         TD/Inpu           3         -         3         4         I/O           4         -         4         5         I/O           5         3         5         6         I/O           6         4         6         7         Input           7         5         7         8         I/O           9         6         9         10         I/O           10         7         10         11         I/O           11         8         11         13         I/O           12         9         12         14         I/O           13         -         13         15         I/O           14         10         14         16         I/O           15         11         15         17         VDD           16         12         16         18         I/O           17         -         17         19         I/O           20         14         20         22         I/O           21	Pad	DIP	DIP		Туре
2       2       3       TD/Input         4       -       4       5       I/O         5       3       5       6       I/O         6       4       6       7       Input         7       5       7       8       I/O         8       -       8       9       I/O         9       6       9       10       I/O         10       7       10       11       I/O         11       8       11       13       I/O         12       9       12       14       I/O         13       -       13       15       I/O         14       10       14       16       I/O         15       11       15       17       VDD         16       12       16       18       I/O         19       -       19       21       I/O         20       14       20       22       I/O         21       15       21       24       I/O         22       -       22       25       I/O         23       16       23       26       I/O <th></th> <th>Option 1</th> <th>Option 1</th> <th>Option 1</th> <th></th>		Option 1	Option 1	Option 1	
35         25         35         39         Input           36         26         36         40         I/O           37         —         37         41         I/O           38         27         38         42         I/O           39         —         39         43         I/O           40         28         40         44         T3/Input	2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 33 34 35 36 36 37 38 37 37 37 38 37 37 37 37 37 37 37 37 37 37 37 37 37	2 	2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 14 25 26 27 28 29 30 31 32 33 34 35 36 37 38 38 38 39 39 30 30 31 31 32 33 34 34 35 36 36 37 37 37 37 37 37 37 37 37 37 37 37 37	3 4 5 6 7 8 9 10 11 13 14 15 16 17 18 19 20 21 22 24 25 26 27 28 29 30 31 32 33 35 36 37 38 39 40 41 42 43 44 44 45 46 46 47 47 47 47 47 47 47 47 47 47 47 47 47	TD/Input

#### **PACKAGING**

Array Type	Package	Input Pins	I/O Pins	V <sub>DD</sub> Pins	VSS Pins	Dedicated Test Pins	Uncon- nected Pins
HCA6206	016PDIP1	2	11	1	1	1	0
	028PDIP1 028HDIP1 028-LCC1 028-PCC1	4	21	1	1	1	0
·	040PDIP1 040HDIP1	4	33	1	1	1	0
	044-LCC1 044-PCC1	4	33	1	1	1	4
HCA6306	028PDIP1 028HDIP1	4	21	1	1	1	0
	040PDIP1 040HDIP1	4	33	1	1	1	0
	044-LCC1 044-PCC1	4	33	1	1	1	4

Package Abbreviations for this Publication:
PDIP: Plastic Dual In-Line Package
HDIP: Side-Brazed Ceramic Dual In-Line Carrier
LCC: Ceramic Leadless Chip Carrier
PCC: Plastic Leaded Chip Carrier (Quad Pack)

#### **TEST MODE FUNCTION TABLE**

	Input		Output	
Test Mode	Test Data	Test 3-State	Buffer Type	Output
L	×	×	х	From Array
Н	Х	Н	Any	Z
Н	Н	L	Bidirectional	L
Н	L	L	Option	н
Н	i H	Х	Y02N	L
Н	L	X	Y02N	Z
Н	Н	Х	Y01N	L
н	L	l x	Y01N	н

X = Don't Care Z = High Impedance


## MOTOROLA SEMICONDUCTOR TECHNICAL DATA

HCA6212 HCA6312

## 2- and 3-Micron 1200 Gate Macrocell Array

The HCA6212/6312 provides a total of 400 primary cells contained within 10 columns. There are a maximum of 17 input buffer locations and 42 uncommitted buffer locations. Also available are a maximum of 8 power and ground locations (4 VDD, 4 VSS). The electrical characteristics of the HCA6212/6312 are described in Section 8.





#### **VERTICAL ROUTING** (First layer metal)

Routing Channel	1	2	3	4	5	6	7	8	9	10	11
Number of Tracks	12	13	14	15	16	17	16	15	14	13	12

Total Vertical Tracks = 157

HORIZONTAL ROUTING (Second layer metal)

10 Tracks per primary cell (48 cells) = 480 Tracks

4 Tracks top and bottom of columns = 8 Tracks

Total Horizontal Tracks = 488

#### PERIPHERY OPTIONS AND PLACEMENTS

Available Periphery Options	Input Location	Uncommitted Location	TD Location	T3 Location	TST Location
		Bidirectional	Buffers		L
B02N B02U		X X	-		
B02D		×			
B03N		X			
B03U B03D	,	X X			
B04N		Х			
B04U B04D		X X			
B05N		X			
B05U B05D		X X			
	L	Output Bu	ffers		
Y01N Y02N		X X			
		Input Buf	fers		L
IO1N	Х	X	×	Х	
I01U	Х	Χ	X X	X	
101D	Х	X	X	X	
102N	Х	X	X	X	X
102U 102D	X X	X X	X X X	×	×
103N	X	×			
103U 103D	X X	X X			
105N	х	X			
105U 105D	X X	X X			
107N 107D		X X			
109N		×			

TD = Test Data Pin T3 = Test 3-State Pin TST = Test-Mode Pin

#### PAD TO PIN CROSS REFERENCE GUIDE

				Package				
ıc	28 Pin	40 Pin	44 Pin	48 Pin	52 Pin	68	Pin	Pin
Pad	DIP	DIP	LCC or PCC	DIP	LCC or PCC	LCC or PCC	PGA	Туре
	Option 1	Option 1	Option 1	Option 1	Option 1	Option 0	Option 0	
1		_		_	_	10	Н3	Vss
2	_	_	7		8	11 12	K1 J3	Input Input
4	 5	7	8	9	9	13	K2	1/0
5	6	8	9	10	10	14	К3	1/0
6	_	9	10	11	11	15	J4	1/0
7 8	7	10	11	12	12 13	16 17	K4	1/0
9		_	_		14	18	J5 K5	1/0 1/0
10			12		15	19	K6	1/0
11	8	11	13	13	16	20	J6	1/0
12	_	12	14	14	17	21	K7	1/0
13	9	13	15	15	18	22	К8	1/0
14 15	10	14	16	16	19	23 24	J7 K9	I/O Input
16	_					25	J8	Input
17	11	15	17	17	20	26	J9	Vss
18	_				_	27	Н8	VDD
19	12	16	18	18	21	28	K10	1/0
20	_ 13	17 18	19 20	19 20	22 23	29 30	H9 J10	1/0 1/0
22	13	18	20	20	23	30	H10	1/0
23	_	_	22	22	25	32	G9	1/0
24	14	20	23	23	26	33	G10	T3/Input
25				24	27	34	F9	Input
26	_	_	_	_	_	35	F10	Input
27 28	_	_	_	25 26		36 37	E10 E9	Input Input
29	15	21	24	27	28	38	D10	1/0
30	_	22	_	28	29	39	C10	1/0
31	16	23	25	29	30	40	D9	1/0
32	_	24	26	30	31	41	B10	1/0
33	17	25	27	31	32	42	C9	1/0
34	18	26	28	32	33	43 44	B9 C8	V <sub>DD</sub> VSS
36	_	_	29		34	45	A10	Input
37		_			_	46	В8	Input
38	19	27	30	33	35	47	A9	1/0
39	20	28	31	34	36	48	A8	1/0
40 41	 21	29 30	32 33	35 36	37 38	49 50	B7 A7	1/0 1/0
42	<u> </u>	30	34	30	39	51	B6	1/0
43			_	_	40	52	A6	1/0
44		_			41	53	A5	1/0
45	22	31	35	37	42	54	B5	1/0
46	- 22	32	36	38	43	55 56	A4	1/0
47 48	23 24	33 34	37 38	39 40	44 45	56 57	A3 B4	1/0 1/0
49	_	_	_	_	_	57 58	A2	Input
50	_	_		_	_	59	В3	Input
51	25	35	39	41	46	60	B2	Vss
52	_	_		_	_	61	C3	V <sub>DD</sub>
53 54	26	36 37	40 41	42 43	47 48	62 63	A1 C2	1/0 1/0
55	 27	37	41	43 44	48 49	64	B1	1/0
	۷.		74	77	73	<u> </u>		., 0

PAD TO PIN CROSS REFERENCE GUIDE (Continued)

		:		Package			;	3.5
ıc	28 Pin	40 Pin	44 Pin	48 Pin	52 Pin	68	Pin	Pin
Pad	DIP	DIP	LCC or PCC	DIP	LCC or PCC	LCC or PCC	PGA	Туре
	Option 1	Option 1	Option 1	Option 1	Option 1	Option 0	Option 0	
56		39	43	45	50	65	C1	1/0
57		-	44	46	51	66	D2	1/0
58	28	40	1	47	52	67	D1	TST
59				48	_	- 68	E2	Input
60	· <u></u>	_				1	E1	Input
61	_	_		1		2	F1	Input
62	1	1	2	2	1	3	F2	TD/Input
63		_		3	2	4	G1	1/0
64		2	3	4	3	5	H1 .	1/0
65	2	3	4	5	4	6	G2	1/0
66	_	4	5	6	5	7	J1	1/0
67	3	5		7	6	8	H2	1/0
68	4	6	6	8	7	9	J2	$V_{DD}$

#### **PACKAGING**

Array Type	Package	Input Pins	I/O Pins	V <sub>DD</sub> Pins	VSS Pins	Dedicated Test Pins	Uncon- nected Pins
HCA6212	028PDIP1 028HDIP1 028-LCC1 028-PCC1	2	21	2	2	1	0
	040PDIP1 040HDIP1	2	33	2	2	1 .	0
	044-LCC1 044-PCC1	4	35	2	2	1	0
	048HDIP1	7	36	2	2	1	0
	052-LCC1 052-PCC1						
	068-LCC0 068-PCC0 068-PGA0 068LPGA0	17	42	4	4	1	0

#### HCA6212•HCA6312

#### PACKAGING (Continued)

Array Type	Package	Input Pins	I/O Pins	V <sub>DD</sub> Pins	VSS Pins	Dedicated Test Pins	Uncon- nected Pins
HCA6312	028PDIP1 028HDIP1	2	21	2	2	1	0
	040PDIP1 040HDIP1	2	33	2	2	1	0
	044-LCC1 044-PCC1	4	35	2	2	1	0
	048PDIP1 048HDIP1	7	36	2	2	1	0
	052-LCC0 052-PCC0	NOT YET DETERMINED					
	068-LCC0 068-PCC0 068-PGA0 068LPGA0	17	42	4	4	1	0

Package Abbreviations For This Publication:
PDIP: Plastic Dual In-Line Package
HDIP: Side-Brazed Ceramic Dual In-Line Carrier
LCC: Ceramic Leadless Chip-Carrier
PCC: Plastic Leaded Chip-Carrier (Quad Pack)
PGA: Pin-Grid Array

LPGA: Low-Cost Pin-Grid Array

#### **TEST MODE FUNCTION TABLE**


	Input		Output	
Test	Test	Test	Buffer	Output
Mode	Data	3-State	Type	
L	x	×	х	From Array
Н	X	H	Any	Z
Н	H	L	Bidirectional	L
Н	L	L	Option	H
H	H	X	Y01N	L
H	L	X	Y01N	H
H	L	X	Y02N	Z
	H	X	Y02N	L

X = Don't Care Z = High Impedance

# 2-Micron 2500 Gate Macrocell Array

The HCA6225 provides a total of 810 primary cells contained within 15 columns. There are a maximum of 11 input buffer locations and 76 uncommitted buffer locations. Also available are a maximum of 8 power and ground locations (4 VDD, 4 VSS). The electrical characteristics of the HCA6225 are described in Section 8.

#### **FLOORPLAN**



#### VERTICAL ROUTING (First layer metal)

Routing Channel	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
Number of Tracks	16	16	16	17	19	20	21	22	22	21	20	19	17	16	16	16

Total Vertical Tracks = 294

#### HORIZONTAL ROUTING (Second layer metal)

10 Tracks per primary cell (54 cells) = 540 Tracks

14 Tracks bottom of columns = 14 Tracks

14 Tracks top of columns = 14 Tracks

Total Horizontal Tracks = 568

10

Available Periphery Options	Input Location	Uncommitted Location	TD Location	T3 Location	TST Location
		Bidirectional	Buffers	L	
B02N B02U B02D		X X X			
B03N B03U B03D		X X X			
B04N B04U B04D		X X X			
B05N B05U B05D	:	X X X			
		Output Bu	ffers	<del></del>	<u> </u>
Y01N Y02N		X X			
		Input Buf	fers		
101N 101U 101D	X X X	X X X	X X X	X X X	X X X
102N 102U 102D	X X X	X X X	X X X	X X X	X X X
103N 103U 103D	X X X	X X X			X X X
105N 105U 105D	X X X	X X X			
107N 107D		X X			
109N		x			

TD = Test Data Pin T3 = Test 3-State Pin TST = Test-Mode Pin

#### PAD TO PIN CROSS REFERENCE GUIDE

	,	······································			Packages					,
IC	40 Pin	44 Pin	52 Pin	68	Pin	84	Pin	124	l Pin	Pin
Pad	DIP	LCC or PCC	LCC or PCC	LCC or PCC	PGA	LCC	PGA	LCC or PCC	PGA	Туре
	Option 1	Option 1	Option 1	Option 1	Option 1	Option 1	Option 1	Option 1	Option 1	
1	1 .	1	1 .	. 1	E1	1	F1	1	G3	1/0. //
2	<del></del> ,	_		2	F1	2	F2	2	G1	1/0
3	_	_	2	3	F2	3	F3	3	H1	1/0
5	2	2	3	4	— G1	4 5	G1 H1	4 5	H2 H3	1/0
6	_	3		_	<u> </u>	6	G2	6	J1	1/0
7	3		_	5	H1 ·	7	J1	7	K1	1/0
8	_	4	4	6	G2	8	G3	8	J2	1/0
9	4		5	7	J1	9	K1	9	J3	1/0
10	_	5	5 6	8	H2	10	H2	10	L1	1/0
11	5	6	7	9	J2	11	J2	12	K2	1/0
12				_		_	_	13	К3	V <sub>DD</sub>
13	6	7 .	8	10	Н3	12	Н3	19	М3	Vss
14	7	8	9	11	, K1	13	J3	20	L4	TST
15	8	9	10	12	J3	14	K2	21	M4	TD/Input
16	9	10	11 .	13	K2	15	К3	23	N3	T3/Input
17				_		16 17	H4	24	L5	1/0
18 19		_		_	_	-	J4	25 26	M5 N4	1/0 1/0
20				14	K3	18	 K4	27	N5	1/0
21			12	15	J4	19	J5	28	L6	1/0
22			_	16	K4		_	29	M6	1/0
23	10	11	13	_	_	20	Н5	30	N6	1/0
24		_		17	J5	21	К5	31	M7	1/0
25		12	14	18	K5	22	К6	32	L7	1/0
26		_	_	. 19	К6	23	J6	33	N7	1/0
27	11	13	15	_	_	24	Н6	34	N8	1/0
28				20	J6	25	K7	35	M8	1/0
29	12	14	16	21	K7	26	K8	36	L8	1/0
30	4.0	4.5	4.7	22	K8	27	J7	37	N9	1/0
31 32	13	15	17 18	23 24	J7 K9	28 29	K9 H7	38 39	N10 M9	I/O I/O
33	14	16	19	25		30	K10	40	L9	1/0
34	-	_	-				"-	41	N11	Input
35			_					43	M10	Input
36	_	_ :	_	_		31	J8	44	L10	Input
37	15	17	20	26	J9	32	J9	45	M11	V <sub>DD</sub>
38	<u> </u>	_	`.	_	_		_	51	K11	Vss I/O
39	16	18	21	27	Н8	33	Н8	52	K12	1/0
40		19	22	28	K10	34	Н9	54	L13	1/0
41	17		23	29	Н9	35	J10	55	J11	1/0
42	_	20	24	30	J10	36	H10	56	J12	1/0
43	18	_	— 0F	31	H10	37	G8	57	K13	1/0
44 45	 19	21	25	32	— G9	38 39	G9 G10	58 59	J13 H11	1/0
45	19 —	 22	 26	32		39 40	F9	60	H12	I/0 I/0
47	20	_		33	G10	41	F8	61	H13	1/0
48	_	_	_	34	F9	42	F10	62	G12	1/0
49	Marketon	23	27	35	F10	43	E10	63	G11	1/0
50	_	_	_	36	E10	44	E9	64	G13	1/0
51	21	_	28	37	E9	45	E8	65	F13	1/0
52	_	24	_	_		46	D10	66	F12	1/0
53	22		29	38	D10	47	C10	67	F11	1/0
54	_	25	_			48	D9	68	E13	1/0
55	23	_		39	C10	49	B10	69	D13	1/0

#### PAD TO PIN CROSS REFERENCE GUIDE (Continued)

					Packages					
IC	40 Pin	44 Pin	52 Pin	68	Pin	84	Pin	124	Pin	Pin
Pad	DIP	LCC or PCC	LCC or PCC	LCC or PCC	PGA	LCC	PGA	LCC or PCC	PGA	Туре
	Option 1	Option 1	Option 1	Option 1	Option 1	Option 1	Option 1	Option 1	Option 1	
56		26	30	40	D9	50	D8	70	E12	1/0
57	24	l –	31	41	B10	51	A10	71	E11	1/0
58	_	27	32	42	C9	52	C9	72	C13	1/0
59	25	28	33	43	В9	53	В9	74	D12	1/0
60	_		_	-	_	_	_	75	D11	V <sub>DD</sub>
61	26	29	34	44	C8	54	C8	81	B11	Vss
62						55	B8	82	C10	Input
63		_	_					83	B10	Input
64	_	-	_	_		_	_	85	A11	Input
65	27	30	35	45	A10	54	A9	86	C9	1/0
66		_	36	46	B8	55	A8	87	В9	1/0
67	28	31	37	47	A9	58	C7	88	A10	1/0
68		_	_	48	A8	59	B7	89	A9	1/0
69	29	32	38	49	B7	60	A7	90	C8	1/0
70				50	A7	61	В6	91	В8	1/0
71	30	33	39	_		62	C6	92	A8	1/0
72	_		_	51	В6	63	A6	93	B7	1/0
73		34	40	52	A6	64	A4	94	C7	1/0
74	_			53	A5	65	B5	95	A7	1/0
75	31	35	41	_	_	66	C5	96	A6	1/0
76	_	_		54	B5	67	A4	97	В6	1/0
77	32	36	42	55	A4	68	A3	98	C6	1/0
78		_		56	A3	69	В4	99	A5	1/0
79	33	37	43	57	В4	70	A2	100	A4	1/0
80	_	_	44	58	A2	71	C4	101	B5	1/0
81	34	38	45	59	В3	72	A1	102	C5	1/0
82	_	_	_	_	_	-		103	A3	Input
83		_			_			105	B4	Input
84	_				_	73	В3	106	C4	Input
85	35	39	46	60	B2	74	B2	107	В3	V <sub>DD</sub>
86	55	_	_	_	_			113	D3	VSS
87	36	40	47	61	C3	75	C3	114	D3	1/0
88		41	48	62	A1	75 76	C2	116	C1	1/0
89	37	-	49	63	C2	77	B1	117	E3	1/0
90	3,	42	50	64	B1	78	C1	118	E2	1/0
91	38	44	30	65	C1	78 79	D3	119	D1	1/0
92	. 30	43	_	05	U U I	80	D3	120	E1	1/0
93	39	43	 51	66	D2	80	D2	120	F3	1/0
93 94	39	44	51	00	D2	81	E2	121	F2	1/0
	40	44		67	 D1			122	F2 F1	1/0
95	40	_	52	67	1	83	E3	123	G2	1
96	_	_	<del>-</del> .	68	E2	84	E1	124	G2	1/0

#### **PACKAGING**

Array Type	Package	Input Pins	I/O Pins	V <sub>DD</sub> Pins	VSS Pins	Dedicated Test Pins	Unconnected Pins
HCA6225	040PDIP1 040HDIP1	2	33	2	2	1	0
	044-LCC1 044-PCC1	2	37	2	2	1	0
	052-LCC1 052-PCC1	2	45	2	2	1	0
	068-LCC1 068-PCC1 068-PGA1	2	61	2	2	1	0
	084-LCC1 084-PCC1 084-PGA1	5	74	2	2	1	0
	124-LCC1 124-PCC1 124-PGA1 124LPGA1	11	76	4	4	1	28

Package Abbreviations for this Publication:
PDIP: Plastic Dual In-Line Package
HDIP: Side-Brazed Ceramic Dual In-Line Carrier
LCC: Ceramic Leadless Chip Carrier
PCC: Plastic Leaded Chip Carrier (Quad Pack)
PGA: Pin-Grid Array

LPGA: Low-Cost Pin-Grid Array

#### **TEST MODE FUNCTION TABLE**

	Input		Output	Output	
Test Mode	Test Data	Test 3-State	Buffer Type		
L	×	×	х	From Array	
Н	X	Н	Any	Z	
Н	Н	L	Bidirectional	L	
Н	L	L	Option	н	
Н	Н	X	Y01N	L	
Н	L	X	Y01N	Н	
Н	L	X	Y02N	Z	
H	н н х		Y02N	L	


X = Don't Care Z = High Impedance

### **HCA6238**

## 2-Micron 3800 Gate Macrocell Array

The HCA6238 provides a total of 1254 primary cells contained within 19 columns. There are a maximum of 2 input buffer locations and 93 uncommitted buffer locations. Also available are a maximum of 8 power and ground locations (4 VDD, 4 VSS). The electrical characteristics of the HCA6238 are described in Section 8.

#### **FLOORPLAN**



#### **VERTICAL ROUTING** (First layer metal)

Routing Channel	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20
Number of Tracks	15	16	18	19	20	20	20	20	20	20	20	20	20	20	20	20	19	18	16	15

Total Vertical Tracks = 376

#### HORIZONTAL ROUTING (Second layer metal)

10 Tracks per primary cell (66 cells) = 660 Tracks

13 Tracks bottom of columns = 13 Tracks

13 Tracks top of columns = 13 Tracks

Total Horizontal Tracks = 686

#### PERIPHERY OPTIONS AND PLACEMENT

Available Periphery Options	Input Location	Uncommitted Location	TD Location	T3 Location
		Bidirectional Buffers		
B02N		X	. · ·	
B02U		X		
B02D		X .		
B03N		X		
B03U		x		
B03D				
B04N		×	-	
B04N B04U		ı x		
B040 B04D		x x		
B04D		^		
B05N		X		
B05U		X		
B05D		X		
		Output Buffers		
Y01N		X		
Y02N		X		
		Input Buffers		
IO1N	X	X	X	X
I01U	X	X	X	X
101D	X	X	Х	X
102N	X	X	x	X
I02U	X	×	X	X
102D	X	X	X	×
103N	X	x	Х	X
1030	x	x	x	×
103D	x	x x	x	X
105N	X	- X	X	X
105U	X	X	X	X
105D	X	X	×	X
106N	X	x	X	X
106U	x	x	x	X
106D	×	x	x	X
107N			, l	V
107N	X	\ \ \	<b>\$</b>	X X
107U 107D	X X X	X X X	X X X	X
108N	X	X X X	X X X	X X X
108U	X X	X	<b>X</b> ,	X
108D	X	X	×	X
109N		x		\$

TD = Test Data Pin T3 = Test 3-State Pin

#### PAD TO PIN CROSS REFERENCE GUIDE

	Package									
ıc	68	Pin	84	Pin	124	l Pin	Pin			
Pad	LCC or PCC	PGA	LCC or PCC	PGA	LCC	PGA	Туре			
	Option 1	Option 1	Option 1	Option 1	Option 1	Option 1				
1	1	E1	1	F1	1	G3	TST			
2 3	2	F1	2 3	F2 F3	2 3	G1 H1	TD/INP I/O			
4	3	F2	4	G1	4	H2	1/0			
5				_	5	Н3	1/0			
6	4	G1	5	H1	6	J1	1/0			
7 8		— Н1	6 7	G2 J1	7 8	K1 J2	1/0 1/0			
9	6	G2	8	G3	9	J3	1/0			
10	7	J1	9	K1	10	L1	1/0			
11	8	H2	10	H2	12	K2	1/0			
12 13	9 10	J2 H3	11 12	J2 H3	13 17, 18	K3 L3, M2	1/0			
14	11	K1	13	J3	17, 18	M3	V <sub>DD</sub> I/O			
15	12	J3	14	K2	20	L4	1/0			
16	13	K2	15	К3	21	М4	1/0			
17			16	H4	24	L5	1/0			
18 19	14	К3	17 18	J4 K4	25 26	M5 N4	1/0 1/0			
20	15	 J4	19	J5	27	N5	1/0			
21	_	_			28	L6	1/0			
22	16	K4	_		29	M6	1/0			
23 24	17	J5	20 21	H5 K5	30 31	N6 M71	1/0 1/0			
25	_		22	K6	32	L7	1/0			
26	18	K5	_	_	33	N7	1/0			
27	19	К6	23	J6	34	N8	1/0			
28 29	_ 20	 J6	 24		35	M8	1/0			
30			25	H6 K7	36 37	L8 N9	1/0 1/0			
31	21	K7	26	K8	38	N10	1/0			
32	_	_		_	39	М9	1/0			
33 34	22 23	K8	27	J7	40	L9	1/0			
34 35	23	J7 —	28 29	K9 H7	41 43	N11 M10	1/0 1/0			
36	24	К9	30	K10	44	L10	1/0			
37	25	J8	31	J8	45	M11	1/0			
38	26	J9	32	J9	48, 49	K10, N13	Vss			
39 40	27 28	H8 K10	33 34	H8 H9	51 52	K11 K12	1/0 1/0			
41	29	Н9	35	J10	54	L13	1/0			
42	30	J10	36	H10	55	J11	1/0			
43	31	H10	37	G8	56	J12	1/0			
44 45	 32	— G9	38 39	G9 G10	57 58	K13 J13	1/0 1/0			
46		— —	40	F9	59	H11	1/0			
47	33	G10	41	F8	60	H12	1/0			
48	_		_		61	H13	1/0			
49 50	34 35	F9 F10	42 43	F10 E10	62 63	G12 G11	I/0 I/0			
51		—	— —	_ E10	64	G13	1/0			
52	36	E10	44	E9	65	F13	1/0			
53	_	_	45	E8	66	F12	1/0			
54 55	37 —	E9	— 46	— D10	67 68	F11 E13	1/0 1/0			
25	_		40	טוט	80	EIS	1/0			

PAD TO PIN CROSS REFERENCE GUIDE (Continued)

	4.	-	Pac	kage			*, *
IC	68	Pin	84	Pin	124	Pin	Pin
Pad	LCC or PCC	PGA	LCC or PCC	PGA	LCC	PGA	Туре
	Option 1	Option 1	Option 1	Option 1	Option 1	Option 1	
56	38	D10	47	C10	69	D13	1/0
57		-	48	D9	70	E12	1/0
58	39	C10	49	B10	71	E11	1/0
59 60	40 41	D9 B10	50 51	D8 A10	72 74	C13	1/0
61	42	C9	52	C9	75	D12 D11	I/0 I/0
62	43	B9	53	B9	75 76	C12	1/0
63	44	C8	54	C8	79, 80	C11, B12	V <sub>DD</sub>
64	45	A10	55	B8	82	C10	1/0
65	46	B8	56	A9	83	B10	1/0
66	47	A9	57	A8	85	A11	1/0
67	48	A8	58	C7	86	С9	1/0
68	49	В7	59	В7	87	В9	1/0
69	_		60	Α7	88	A10	1/0
70			61	. В6	89	Α9	1/0
71	50	A7		_	90	C8	1/0
72			62	C6	91	В8	1/0
73	51	В6	63	A6	92	A8	1/0
74	_	<u> </u>			93	B7	1/0
75	52	A6	64	A5	94	C7	1/0
76	. <del></del>	_	<u> </u>	_	95	A7	1/0
77	53	A5	65	В5	96	A6	1/0
78			66	C5	97	В6	1/0
79	54	B5	67	A4	98	C6	1/0
80		_			99	A5	1/0
81	55	A4	_	_	100	A4	1/0
82 83	 56	 A3	68 69	A3 B4	101	B5	1/0
84	50 57	B4	70	A2	102 103	C5 A3	1/0 1/0
85	57	54	70	C4	105	B4	1/0
86	58	A2	72	A1	106	C4	1/0
87	59	B3	73	B3	107	B3	1/0
88	60	B2	74	B2	110, 111	D4, A1	Vss
89	61	C3	75	C3	112	C2	1/0
90	62	A1	76	C2	113	D3	1/0
91	63	C2	77	B1	114	D2	1/0
92	64	B1	78	C1	116	C1	1/0
93	65	C1	79	D3	117	E3	1/0
94		_	80	D2	118	E2	1/0
95	66	D2	81	D1	119	D1	1/0
96	_	_	82	E2	120	E1	1/0
97	67	D1	83	E3	121	F3	1/0
98	_	_	_	_	122	F2	1/0
99	_		_		123	F1	1/0
100	68	E2	84	E1	124	G2	T3/INP

#### **PACKAGING**

Array Type	Package	Input Pins	I/O Pins	V <sub>DD</sub> Pins	VSS Pins	Dedicated Test Pins	Unconnected Pins
HCA6238	068-LCC1 068-PCC1 068-PGA1 068LPGA1	2	61	2	2	1	0
	084-LCC1 084-PCC1 084-PGA1 084LPGA1	2	77	2	2	1	0
	124-LCC1 124-PGA1 124LPGA1	2	93	4	4	1	20

Package Abbreviations for this Publication:
LCC: Ceramic Leadless Chip Carrier
PCC: Plastic Leaded Chip Carrier (Quad Pack)
PGA: Pin-Grid Array
LPGA: Low-Cost Pin-Grid Array

#### **TEST MODE FUNCTION TABLE**

	Input		Output	
Test	Test	Test	Buffer	Output
Mode	Data	3-State	Type	
L	x	х	Х	From Array
Н	X	H ·	Any	Z
Н	L	L	Bidirectional	H
Н	H	L	Buffer	L
H	L	X	Y01N	H
H	H .	X	Y01N	L
H	L	X	Y02N	Z
H	H		Y02N	· L

X = Don't Care Z = High Impedance

HCA6248 HCA6348

# 2- and 3-Micron 4800 Gate Macrocell Array

The HCA6248/6348 provides a total of 1620 primary cells contained within 18 columns. There are a maximum of 53 input buffer locations and 54 uncommitted buffer locations. Also available are a maximum of 16 power and ground locations (8 VDD, 8 VSS). The electrical characteristics of the HCA6248/6348 are described in Section 8.

#### **FLOORPLAN** PAD 111-VSS PAD 110-VSS PAD 16-VSS PAD 15-VSS <u>\_</u> PAD T3 PAD TST TD 13 INPUT 13 INPUT **BUFFER LOCATIONS BUFFER LOCATIONS** PAD 109-PAD 17-0190 0290 1790 1890 $V_{DD}$ $V_{DD}$ PAD 108-PAD 18- $V_{DD}$ $V_{DD}$ 0267 1767 0167 1867 0166 0266 1766 1866 27 UNCOMMITTED BUFFER LOCATIONS 27 UNCOMMITTED BUFFER LOCATIONS 0249 1749 0149 1849 0148 0248 1748 1848 .... 1725 0125 0225 1825 0124 0224 1724 1824 PAD 46-PAD 80 $v_{DD}$ $V_{DD}$ PAD 79-PAD 47-0101 0201 1701 1801 ٧<sub>DD</sub> $V_{DD}$ 27 INPUT **BUFFER LOCATIONS** PAD 48-VSS PAD 49-PAD 77-VSS PAD 78-

#### **VERTICAL ROUTING** (First layer metal)

Routing Channel	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19
Number of Tracks	20	29	29	31	32	32	32	32	32	32	32	32	32	32	32	31	29	29	20

Total Vertical Tracks = 570

#### HORIZONTAL ROUTING (Second layer metal)

10 Tracks per primary cell (90 cells) = 900 Tracks

7 Tracks top and bottom of columns = 14 Tracks

Total Horizontal Tracks = 914

10

#### PERIPHERY OPTIONS AND PLACEMENT

Available Periphery Options	Input Location	Uncommitted Location	TD Location	T3 Location
,		Bidirectional Buffers		
B02N		Х		
B03N		X		
B04N		Х		
		Output Buffers		
Y01N		Х		
Y02N		Х		
		Input Buffers		
101N	Х	Х	Х	х
I01U	X	X	X	X
101D	Х	X	×	×
102N	×	x	×	x
102U	X	X	x	x
102D	X	X	x	x
103N	Х	×	×	×
103U	x	X	×	) x
103D	x	X	x	x
108N		X		
108U		×		
108D		X X		
109N		X		

TD = Test Data Pin T3 = Test 3-State Pin

PAD TO PIN CROSS REFERENCE GUIDE

PAD		CROSS H		Package				,
IC	68	Pin	84	Pin		124 Pin		Pin
Pad	LCC or PCC	PGA	LCC or PCC	PGA	LCC or PCC	PC	<b>GA</b>	Туре
	Option 0	Option 0	Option 0	Option 0	Option 0	Option 0	Option 1	
1	1	E1	1	F1	1	G2	G3	TST
2	2	F1	2	F2 F3	2	G3	G1	T3/Input
4	_		3	F3	4	H1 H2	H1 H2	Input Input
5	3	F2	_		5	H3	H3	Input
6		_	_		6	J1	J1	Input
7	4	G1			7	J2	K1	Input
-8	_		_	_	8	K1	J2	Input
9	5	H1	4	G1	9	K2	J3	Input
10 11	<del>-</del> 6	 G2	5 6	H1 G2	10 11	L1 M1	L1 M1	Input
12	-	G2 	7	J1	12	L2	K2	Input Input
13	7	J1	8	G3	13	N1	K3	Input
14	8	H2	9	K1	14	M2	L2	Input
15	9	J2	10	H2	15	J3	N1	VSS
16	9	J2	11	J2	16	К3	K4	VSS
17	10	H3	12	H3	17	K4	L3	VDD
18 19	10 11	H3 K1	13	J3	18 19	L4 L3	M2 M3	V <sub>DD</sub>
20	12	J3	 14	K2	20	M3	L4	1/0 1/0
21		3	15	K3	21	N2	M4	1/0
22	13	K2	16	H4	22	N3	N2	1/0
23	. —		17	J4	23	M4	N3	1/0
24	14	К3	18	K4	24	N4	L5	1/0
25		_	_	_	25	M5	M5	1/0
26 27	15	J4			26 27	N5 L5	N4 N5	I/0 I/0
28	16	K4		_	28	M6	L6	1/0
29		_	19	J5	29	N6	M6	i/0
30	17	J5	20	H5	30	L6	N6	1/0
31			21	K5	31	N7	M7	1/0
32	18	K5	22	К6	32	M7	L7	1/0
33	_	_	23	J6	33	L7	N7	1/0
34 35	19	К6	24	Н6	34 35	N8 M8	N8 M8	1/0 1/0
36	20	 J6		_	36	L8	L8	1/0
37	_	_			37	N9	N9	1/0
38	21	K7	25	K7	38	M9	N10	1/0
39	_		26	К8	39	N10	М9	1/0
40	22	К8	27	J7	40	M10	L9	1/0
41 42	23	- 17	28	K9	41 42	N11	N11	1/0
43	23	J7	29 30	H7 K10	42 43	N12 M11	N12 M10	1/0 1/0
44	24	К9	31	J8	44	M12	L10	1/0
45	25	J8	32	J9	45	L10	M11	1/0
46	26	J9		_	46	L9	M12	V <sub>DD</sub>
47	26	J9			47	K10	L11	V <sub>DD</sub>
48	27	H8	33	Н8	48	L11	K10	Vss
49 50	27 29	H8	34	<u>—</u>	49 50	K11	N13	VSS
51	28 29	K10 H9	34 35	H9 J10	50 51	N13 L12	L12 K11	Input Input
52	_	_	36	H10	52	M13	K12	Input
53	30	J10	37	G8	53	L13	M13	Input
54		_	38	G9	54	K12	L13	Input
55	31	H10	39	G10	55	K13	J11	Input

PAD TO PIN CROSS REFERENCE GUIDE (Continued)

			.FENEIVOI	Package				
IC	68	Pin	84	Pin		124 Pin		Pin
Pad	LCC or PCC	PGA	LCC or PCC	PGA	LCC or PCC	PC	3A	Туре
	Option 0	Option 0	Option 0	Option 0	Option 0	Option 0	Option 1	
56	_	_	40	F9	56	J12	J12	Input
57	32	G9			57 50	J13	K13	Input
58 59	33	G10			58 59	J11 H12	J13 H11	Input Input
60	_		_		60	H13	H12	Input
61	_				61	H11	H13	Input
62	34	F9	41	F8	62	G13	G12	Input
63	35	F10	42	F10	63	G12	G11	Input
64	36	E10	43	E10	64	G11	G13	Input
65	_	_	44	E9 E8	65 66	F13	F13 F12	Input
66 67		 E9	45 46	D10	66 67	F12 F11	F12	Input Input
68	37	_		_	68	E13	E13	Input
69	38	D10			69	E12	D13	Input
70			_		70	D13	E12	Input
71	39	C10		_	71	D12	E11	Input
72		_	47	C10	72	C13	C13	Input
73	40	D9	48	D9	73	B13	B13	Input
74	_	-	49	B10	74	C12	D12	Input
75 76	41 42	B10 C9	50 51	D8 A10	75 76	A13 B12	D11 C12	Input
77	42	B9	52	C9	76	E11	A13	Input VSS
78	43	B9	53	B9	77 78	D11	D10	VSS
79	44	C8	54	C8	79	D10	C11	V <sub>DD</sub>
80	44	C8	<del></del>		80	C10	B12	VDD
81	45	A10	55	B8	81	C11	B11	1/0
82	46	В8	56	A9	82	B11	C10	1/0
83	47	_	57 50	A8	83	A12	B10	1/0
84 85	47	A9	58 59	C7 B7	84 85	A11 B10	A12 A11	1/0 1/0
86	48	 A8	60	A7	86	A10	C9	1/0
87	<del></del>		61	B6	87	В9	B9	1/0
88	49	В7	_	_	88	A9	A10	1/0
89				_	89	C9	A9	1/0
90	50	Α7			90	В8	C8	1/0
91			62	C6	91	A8	B8	1/0
92	51	В6	63	A6	92	C8	A8	1/0
93 94		_ A6	64 65	A5 B5	93 94	A7 B7	B7 C7	1/0
95		A0	66	C5	95	C7	A7	1/0
96	53	A5	67	A4	96	A6	A6	1/0
97	_	_	_	_	97	В6	В6	1/0
98	54	B5			98	C6	C6	1/0
99		_			99	A5	A5	1/0
100	55	A4	_	_	100	B5	A4	1/0
101	 E6		-		101	A4	B5	1/0
102 103	56 —	A3 —	68 69	A3 B4	102 103	B4 A3	C5 A3	1/0 1/0
103	 57	— В4	70	A2	103	A3 A2	A3 A2	1/0
105	_	_	71	C4	105	B3	B4	1/0
106	58	A2	72	A1	106	B2	C4	1/0
107	59	В3	73	В3	107	C4	В3	1/0
108	60	B2	74	B2	108	C5	B2	VDD
109	60	B2		_	109	D4	C3	VDD
110	61	C3	75	C3	110	C3	D4	Vss

#### PAD TO PIN CROSS REFERENCE GUIDE (Continued)

				Package				
IC	68	Pin	84	Pin		124 Pin		Pin
Pad	LCC or PCC	PGA	LCC or PCC	PGA	LCC or PCC	PC	<b>GA</b>	Туре
	Option 0	Option 0	Option 0	Option 0	Option 0	Option 0	Option 1	
111	61	C3		_	111	D3	A1	Vss
112	62	A1	76	C2	112	A1	C2	Input
113	63	C2	77	B1	113	C2	D3	Input
114	_	_	78	. C1	114	B1 -	D2	Input
115	64	B1	79	D3	115	C1	B1	Input
116	_	_	80	D2	116	D2	C1	Input
117	65	C1	81	D1	117	D1	E3	Input
118	_	_			118	E2	E2	Input
119	66	D2	<u> </u>		119	E1	D1	Input
120		_	_		120	E3	E1	Input
121	67	D1	_	_	121	F2	F3	Input
122	_	_	82	E2	122	F1	F2	Input
123		_	83	E3	123	F3	F1	Input
124	68	E2	84	E1	124	G1	G2	TD/Input

#### **PACKAGING**

AotAdile									
Array Type	Package	Input Pins	I/O Pins	V <sub>DD</sub> Pins	VSS Pins	Dedicated Test Pins	Unconnected Pins		
HCA6248	068-LCC0 068-PCC0 068-PGA0 068LPGA0	29	30	4	4	1	0		
	084-LCC0 084-PCC0 084-PGA0 084LPGA0	35	38	4	6	1	0		
	124-LCC0 124-PCC0 124-PGA0 124-PGA1 124LPGA1	53	54	8	8	1	0		
HCA6348	084-LCC0 084-PCC0 084-PGA0 084LPGA0	35	38	4	6	1	0		
	124-LCC0 124-PCC0 124-PGA0	53	54	8	8	1	0		

Package Abbreviations for this Publication:
LCC: Ceramic Leadless Chip Carrier
PCC: Plastic Leaded Chip Carrier (Quad Pack)
PGA: Pin-Grid Array
LPGA: Low-Cost Pin-Grid Array

**TEST MODE FUNCTION TABLE** 


	nput		Input		_	Output  From Array  Z H L  H L  Z L  H L  Z L  H L  Z L  H L  L  H L  L  L  H L  L  L  H L  L
	uffer Type Test 3-State	Test Mode	Test Data	Test 3-State	Output Buffer Type	Output
Х	×	L	х	х	×	
IO1X or IO3X	IO1X or IO3X	H H H	X L H	H L L	Any Bidirectional Option	н
		H H	L H	X X	Y01N	
		H H	L H	X X	Y02N	
101X or 103X	102X	H H H	X L H	L H H	Any Bidirectional Option	н
		H	L H	X X	Y01N	l .
		H H	L H	X X	Y02N	
102X	I01X or I03X	H H H	X L H	H L L	Any Bidirectional Option	L
		H H	L H	X X	Y01N	_
		H H	L H	X X	Y02N	
102X	102X	H H H	X L H	L H H	Any Bidirectional Option	L
		H H	L H	X X	Y01N	
C = Don't Care		H H	L H	X X	Y02N	L Z

X = Don't Care Z = High Impedance

# 3-Micron 2400 Gate Macrocell Array

The HCA6324 provides a total of 765 primary cells contained within 15 columns. There are a maximum of 55 input buffer locations and 56 uncommitted buffer locations. Also available are a maximum of 12 power and ground locations (6 VDD, 6 VSS). The electrical characteristics of the HCA6324 are described in Section 8.

#### **FLOORPLAN**



#### **VERTICAL ROUTING** (First layer metal)

				•			•									
Routing Channel	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
Number of Tracks	15	16	16	17	18	19	20	21	21	20	19	18	17	16	16	15

Total Vertical Tracks = 284

#### HORIZONTAL ROUTING (Second layer metal)

10 Tracks per primary cell (53 cells) = 530 Tracks

14 Tracks bottom of columns = 14 Tracks

9 Tracks top of columns = 9 Tracks

Total Horizontal Tracks = 553

10

Available Periphery Options	Input Location	Uncommitted Location	TD Location	T3 Location
		Bidirectional Buffers		
B02N B02U		X X		
B03N B03U		X X		
		Output Buffer		
Y01N		X		
		Input Buffers		
101N 101U	X X	X X	X X	X X
102N 102U	X X	X X	X X	X X

TD = Test Data Pin T3 = Test 3-State Pin

#### PAD TO PIN CROSS REFERENCE GUIDE

					<b>Packages</b>						
	40 Pin	44 Pin	48 Pin	68	Pin	84	84 Pin 1		Pin	Pin	
IC Pad	DIP	LCC or PCC	DIP	LCC or PGA		LCC or PCC	PGA		LCC PGA		
	Option 1	Option 0	Option 1	Option 1	Option 1	Option 0	Option 0	Option 0	Option 1		
1	27	30	32	45	A10	55	В8	17	L3	Input	
2	_			46	В8	56	A9	18	M2	Input	
3		_	_	<b>—</b> .	_	57	A8	19	М3	Input	
4	28		33	_	_		_	20	L4	Input	
5	_			_	_	_	_	21	M4	Input	
6			_		_	58	C7	22	N2	Input	
7	_	_	34	_	_	59	В7	23	N3	Input	
8	29	31		47	A9	_	_	24	L5	Input	
9	_	_	_	48	A8	60	A7	25	M5	Input	
10	_			_	_	_		26	N4	Input	
11	30	32	35	49	В7	61	В6	27	N5	Input	
12		_	_	_	_	_		28	L6	Input	
13	_	33	_	50	A7	62	C6	29	M6	Input	
14	_	_	36	51	В6	63	A6	30	N6	Input	
15		_	_	—	_	64	A5	31	M7	Input	
16	_	34			_			32	L7	Input	
17	_			52	A6	65	B5	33	N7	Input	
18		_	_	53	A5	66	C5	34	N8	Input	

#### PAD TO PIN CROSS REFERENCE GUIDE (Continued)

					Packages	·		<sub>r</sub>		
IC ·	40 Pin	44 Pin	48 Pin	68	Pin	84	Pin	124	Pin	Pin
Pad	DIP	LCC or PCC	DIP	LCC or PCC	PGA	LCC or PCC	PGA	LCC	PGA	Туре
	Option 1	Option 0	Option 1	Option 1	Option 1	Option 0	Option 0	Option 0	Option 1	
19	_		<del></del>		_			35	М8	Input
20	31	35	37	54	В5	67	A4	36	L8	Vss
21	32	36	38	55	A4	68	A3	37	N9	$V_{DD}$
22	· <del></del>				-		<del>-</del>	38	N10	Input
23			_	56	A3	69	B4	39	М9	Input
24	. — .	_	<del></del>					40	L9	Input
25	33	37	39	57	В4	70	A2	41	N11	Input
26					_		_	42	N12	Input
27		_				_		43	M10	Input
28	_	_		58	A2	71	C4	44	L10	Input
29	_	_	40		_	72	A1	45	M11	Input
30	34	38	41	59	В3	73	В3	46	M12	Input
31	35	39	42	60	B2	74	B2	47	L11	1/0
32			43					48	K10	1/0
33	36	40	44	61	C3	75	C3	49	N13	1/0
34		_	45	62	A1	76	C2	50	L12	1/0
35		41	_		_	77	B1	51	K11	1/0
36	37	_	_	63	C2	78	C1	52	K12	1/0
37		42	46	64	B1	79	D3	53	M13	1/0
8	38	_		65	C1	80	D2	54	L13	1/0
9	_	43	47	66	D2	81	D1	55	J11	1/0
-0	_	_		_		82	E2	56	J12	$V_{DD}$
-1				_	_	83	E3	57	K13	Vss
-2	39	44	48	67	D1			58	J13	1/0
13	_				_	-		59	H11	1/0
14	40							60	H12	1/0
15			_	68	E2	84	E1	61	H13	1/0
6		1	_	1	E1	1	F1	62	G12	1/0
17			_	<u>.</u>	_		_	63	G11	1/0
18								64	G13	1/0
9	. 1	2	1	2	F1	2	F2	65	F13	1/0
0	2			_	_	_	_	66	F12	1/0
51	3		_					67	F11	1/0
2	_	3	2	3	F2	3	F3	68	E13	V <sub>DD</sub>
3		4	3	4	G1	4	G1	69	D13	VSS
4	4	_		5	H1	5	H1	70	E12	1/0
5	_	5			—	6	G2	71	E11	1/0
66	5	5		6	 G2	7	J1	72	C13	1/0
57	-		_	_	- G2 	8	G3	73	B13	1/0
8		_		7	 J1	9	K1	74	D12	1/0
9	_		4	8	H2	10	H2	75	D12	1/0
30 30		6	5	9				76	C12	1/0
		0			J2	11	J2	77	A13	1/0
31	_	_	6							
32	6	7	7	10	H3	12	H3	78 70	D10	I/O
33	7	8	8	11	K1	13	J3	79	C11	TST
34	8	9	9	12	J3	14	K2	80	B12	TD/Inp
55	9	10	10	13	K2	15	К3	81	B11	T3/Inp
6		-	-				_	82	C10	Input
37	_	_		_	_	_		83	B10	Input
88	_			_	_	16	H4	84	A12	Input
39	_	<u> </u>		_	_	17	J4	85	A11	Input
70	_	-		14	К3	_	· —	86	C9	Input
71	_	_	11	_	_	<u> </u>	_	87	В9	Input
72		l <u>—</u>		15	J4	18	K4	88	A10	Input

#### HCA6324

#### PAD TO PIN CROSS REFERENCE GUIDE (Continued)

	Packages									
	40 Pin	44 Pin	48 Pin	68	Pin	84	Pin	124	Pin	
IC Pad	DIP	LCC or PCC	DIP	LCC or PCC	PGA	LCC or PCC	PGA	LCC	PGA	Pin Type
	Option 1	Option 0	Option 1	Option 1	Option 1	Option 0	Option 0	Option 0	Option 1	
73	10		_	16	K4	19	J5	89	A9	Input
74	_	11	_	<u> </u>	_	_	_	90	C8	Input
75				17	J5	20	H5	91	B8	Input
76	_	_	12	18	K5	21	K5	92	A8	Input
77	_	_		_	_	_		93	B7	Input
78		12	_	_		22	К6	94	C7	Input
79	_			10				95	A7	Input
80		_	_	19	K6	23	J6	96	A6	Input
81	11	_ 13	13			24	H6	97	B6	Input
82			l .	20 21	J6	25 26	K7	98	C6	VDD
83 84	12	14	14	21	K7	26	К8	99	A5 A4	Vss
1				22	 К8	27	 J7	100	B5	Input
85 86	_	_	_	1	No.	21	37	101	C5	Input
87	13	 15	15	 23	 J7	 28	K9	102 103	A3	Input
88	13		15			28	K9	103	A3 A2	Input
89		_	16		l	_	_	104	B4	Input
90		_	16		_	 29	H7	105	C4	Input
91	_	_	_	24	K9	30	K10	100	B3	Input
92	_ 14	16	 17	24 25	J8	31	J8	107	B2	Input Input
93	15	17	18	25 26	J9	31	J9	108	C3	1/0
94	15		19			- 32 		1/10	D4	1/0
95	16	18	20	27	H8	33	H8	111	A1	1/0
96	10	16	21	28	K10	34	H9	112	C2	1/0
97	17	19		29	H9	35	J10	113	D3	1/0
98	<u>''</u>	—		_	113	36	H10	114	D3	1/0
99		_	_	30	J10	37	G8	115	B1	1/0
100	18	20		31	H10	38	G9	116	C1	1/0
101	_	21	22	32	G9	39	G10	117	E3	1/0
102		_		_	_	40	F9	118	E2	V <sub>DD</sub>
103		!				41	F8	119	D1	VSS
104	19	22	23	33	G10		_	120	E1	1/0
105		_	_	_	_	_	_	121	F3	1/0
106	20		24	34	F9	42	F10	122	F2	1/0
107	_	_	_	_	_	_	_	123	F1	1/0
108	_	23	_	_	_	43	E10	124	G2	1/0
109		_			_	_	_	1	G3	1/0
110	_	_	_					2	G1	1/0
111	21			35	F10	44	E9	3	H1	1/0
112			_		_			4	H2	1/0
113	_		25	_			_	5	Н3	1/0
114	_	24	26	36	E10	45	E8	6	J1	V <sub>DD</sub>
115		25	27	37	E9	46	D10	7	K1	VSS
116	22		_	38	D10	47	C10	8	J2	1/0
117	23	26		39	C10	48	D9	9	J3	1/0
118				_	_	49	B10	10	L1	1/0
119	24	27		40	D9	50	D8	11	M1	1/0
120	_		_	41	B10	51	A10	12	K2	1/0
121		_	28	42	С9	52	C9	13	К3	1/0
122	25	28	29	43	В9	53	В9	14	L2	1/0
123	_	_	30	_			_	15	N1	1/0
124	26	29	31	44	C8	54	C8	16	K4	1/0

#### **PACKAGING**

Array Type	Package	Input Pins	I/O Pins	V <sub>DD</sub> Pins	VSS Pins	Dedicated Test Pins	Unconnected Pins
HCA6324	040PDIP1 040HDIP1	11	24	2	2	1	0
	044-LCC1 044-PCC1	13	22	4	4	1	0
	048PDIP1 048HDIP1	15	24	4	4	1	0
	068-LCC1 068-PCC1 068-PGA1	25	34	4	4	1	0
	084-LCC0 084-PCC0 084-PGA0 084LPGA0	33	38	6	6	1	0
	124-PGA1 124LPGA1	55	56	6	6	1	0

Barrier B

Package Abbreviations for this Publication:
PDIP: Plastic Dual In-Line Package
HDIP: Side-Brazed Ceramic Dual In-Line Package
LCC: Ceramic Leadless Chip Carrier
PCC: Plastic Leaded Chip Carrier (Quad Pack)
PGA: Pin-Grid Array
LPGA: Low-Cost Pin-Grid Array

#### **TEST MODE FUNCTION TABLE**

	Input		Output	
Test	Test	Test	Buffer	Output
Mode	Data	3-State	Type	
Н	х	х	x	From Array
L	X	H	Any	Z
L	H	L	Bidirectional	L
L	L	L	Option	H
L	H	X	Y01N	L
L	L	X	Y01N	H

X = Don't Care Z = High Impedance

**Macrocell Data Sheets** 

### Non-Inverting Bidirectional Buffer with TTL Input Switching Levels

B02N B02U B02D

Netlist Format: \$SUBU B02X

BPO B / E A BPI Note: X=N, U, or D

#### Pin Names:


BPO/BPI—Bonding Pad Out/Bonding Pad In. This is a bidirectional input that is treated as separate input and output signals for simulation purposes.


An I and O must be appended to the desired signal name in the net-list to give unique input and output signal names.


B-Input data to the internal array.

A-Output data from the internal array.

E-3-state enable signal from the internal array.







#### **FUNCTION TABLE**

E	BPI	Α	В	вро	Function
L	L/H	Х	L/H	Z	The pin functions as an input. Data from the internal array is enabled and data from the BPI pin is enabled.
Н	L/H	L/H	L/H	L/H	The pin functions as an output, with data originating from the internal array at point A. The data at point A appears at the BPO output and at point B.

#### **SWITCHING CHARACTERISTICS\*** (C<sub>L</sub>= as shown)

Symbol		HCA6200 Series 2-Micron HCMOS					HCA6300 Series 3-Micron HCMOS					
	Parameter	М	in	т	Max		Min		<b>T</b>	Ma	эx	Unit
		K**	Limit	Тур	K**	Limit	K**	Limit	Тур	K**	Limit	1
tPLH	Propagation Delay, A to BPO (Figures 1 and 3) C <sub>L</sub> =50 pF	0.026	2.2	5.8	0.108	10.7	0.028	3.0	8.9	0.144	16.4	ns
tPHL		0.034	2.6	6.2	0.124	11.5	0.018	3.0	8.4	0.136	15.6	
tPLZ	Propagation Delay, E to BPO (Figures 2 and 4) $C_L = 50 \text{ pF}$ $R_L = 1 \text{ k}\Omega$	_	5.7	3.5	_	6.5		7.8	7.6	_	14.0	ns
tPHZ		_	5.9	2.8	_	5.1	_	8.4	7.8		14.4	
tPZL	1,6	0.034	3.1	7.8	0.124	14.5	0.018	3.8	10.8	0.136	20.0	
tPZH		0.026	2.2	5.8	0.108	10.7	0.028	3.2	9.1	0.144	16.8	
tPLH	Propagation Delay, BPI to B	0.4	1.4	2.9	2.0	5.3	0.4	2.6	4.4	2.6	8.0	ns
tPHL	(Figure 1) C <sub>L</sub> =1 pF	0.4	1.5	4.4	2.0	8.2	0.6	3.2	7.6	3.2	14.0	


\*See Section 4 for minimum, typical, and maximum conditions.

\*\*tp(total)=tp(CL=1 pF)+K(CL-1 pF), for the A output, tp(total)=tp(CL=50 pF)+K(CL-50 pF), for the BPO output, for K in units of ns/pF. See Section 4.

#### **INPUT LOAD FACTORS**

IUL	Input Unit Load Factors A	8.0
	E .	7.0

#### **SWITCHING WAVEFORMS**








Figure 2



\*Includes all probe and jig capacitance.

Figure 3. Test Circuit



\* Includes all probe and jig capacitance.

Figure 4. Test Circuit

# Inverting Bidirectional Buffer with CMOS Input Switching Levels

B03N B03U B03D

Netlist Format: \$SUBU B03X BPO B / E A BPI Note: X = N, U, or D BO3N

BPI/BPO

IP

B

#### Pin Names:


BPO/BPI—Bonding Pad Out/Bonding Pad In. This is a bidirectional input that is treated as separate input and output signals for simulation purposes.

An I and O must be appended to the desired signal name in the net-list to give unique input and output signal names.

B-Input data to the internal array.


A—Output data from the internal array.

E—3-state enable signal from the internal array.



#### **FUNCTION TABLE**

E	BPI	Α	В	вро	Function
L	L/H	Х	H/L	Z	The pin functions as an input. Data from the internal array is enabled and data from the BPI pin is enabled.
Н	L/H	L/H	H/L	L/H	The pin functions as an output, with data originating from the internal array at point A. The data at point A appears at the BPO output and at point B.



#### **SWITCHING CHARACTERISTICS\*** (C<sub>L</sub> = as shown)

Symbol		HCA6200 Series 2-Micron HCMOS					HCA6300 Series 3-Micron HCMOS					
	Parameter	Min		_	Max		Min		<b></b>	Ma	эx	Unit
		K**	Limit	Тур	K**	Limit	K**	Limit	Тур	K**	Limit	1
tPLH	Propagation Delay, A to BPO (Figures 1 and 4) C <sub>L</sub> =50 pF	0.026	2.2	5.8	0.108	10.7	0.028	3.0	8.9	0.144	16.4	ns
tPHL		0.034	2.6	6.2	0.124	11.5	0.018	3.0	8.4	0.136	15.6	
tPLZ	Propagation Delay, E to BPO		5.7	3.5	_	6.5		7.8	7.6	_	14.0	ns
tPHZ	(Figures 2 and 5) $C_L = 50 \text{ pF}$ $R_L = 1 \text{ K}\Omega$		5.9	2.8	_	5.1	_	8.4	7.8	_	14.4	
tPZL		0.034	3.1	7.8	0.124	14.5	0.018	3.8	10.8	0.136	20.0	
tPZH		0.026	2.2	5.8	0.108	10.7	0.028	3.2	9.1	0.144	16.8	
tPLH	Propagation Delay, BPI to B	0.3	0.6	1.7	1.4	3.2	0.8	2.8	3.9	2.8	7.2	ns
tPHL	(Figure 3) C <sub>L</sub> =1 pF	0.3	0.7	1.7	1.2	3.2	0.6	2.4	3.5	2.8	6.4	

\*See Section 4 for minimum, typical, and maximum conditions.

\*\*tp(total)=tp(C<sub>L</sub>=1 pF)+K(C<sub>L</sub>-1 pF), for the A output, tp(total)=tp(C<sub>L</sub>=50 pF)+K(C<sub>L</sub>-50 pF), for the BPO output, for K in units of ns/pF. See Section 4.

#### INPUT LOAD FACTORS

IUL	Input Unit Load Factor		., .	Α	8.0	]
				E	7.0	1

#### **SWITCHING WAVEFORMS**




Figure 1







Figure 2





<sup>\*</sup>Includes all probe and jig capacitance.

Figure 4. Test Circuit



\*Includes all probe and jig capacitance.


Figure 5. Test Circuit

### B04N B04U B04D

# Non-Inverting Bidirectional Buffer with CMOS Input Switching Levels

Netlist Format: \$SUBU B04X BPO B / E A BPI

Note: X = N, U, or D



#### Pin Names:

BPO/BPI—Bonding Pad Out/Bonding Pad In. This is a bidirectional input that is treated as separate input and output signals for simulation purposes.

An I and O must be appended to the desired signal name in the net-list to give unique input and output signal names.

B-Input data to the internal array.


A-Output data from the internal array.

E—3-state enable signal from the internal array.

# BO4U BPI/BPO IP B

#### **FUNCTION TABLE**

E	BPI	Α	В	вро	Function
L	L/H	Х	L/H	Z	The pin functions as an input. Data from the internal array is enabled and data from the BPI pin is enabled.
Н	L/H	L/H	L/H	L/H	The pin functions as an output, with data originating from the internal array at point A. The data at point A appears at the BPO output and at point B.



#### **SWITCHING CHARACTERISTICS\*** (C<sub>L</sub>= as shown)

Symbol		HCA6200 Series 2-Micron HCMOS					HCA6300 Series 3-Micron HCMOS					
	Parameter	Min		т	Max		Min		T	Max		Unit
		K**	Limit	Тур	K**	Limit	K**	Limit	Тур	K**	Limit	
tPLH	Propagation Delay, A to BPO (Figures 1 and 3) C <sub>L</sub> =50 pF	0.026	2.2	5.8	0.108	10.7	0.028	3.0	8.9	0.144	16.4	ns
tPHL		0.034	2.6	6.2	0.124	11.5	0.018	3.0	8.4	0.136	15.6	
tPLZ	Propagation Delay, E to BPO (Figures 2 and 4) $C_L = 50 \text{ pF}$ $R_L = 1 \text{ k}\Omega$	_	5.7	3.5	_	6.5	_	7.8	7.6	_	14.0	ns
tPHZ		_	5.9	2.8	_	5.1	_	8.4	7.8		14.4	
tPZL		0.034	3.1	7.8	0.124	14.5	0.018	3.8	10.8	0.136	20.0	
tPZH		0.026	2.2	5.8	0.108	10.7	0.028	3.2	9.1	0.144	16.8	
tPLH	Propagation Delay, BPI to B	0.4	0.8	2.3	1.4	4.2	0.4	2.6	4.5	2.4	8.4	ns
tPHL	(Figures 1 and 3) $C_L = 1 pF$	0.4	0.9	2.4	1.2	4.4	0.4	3.0	5.0	1.6	9.2	


<sup>\*</sup>See Section 4 for minimum, typical, and maximum conditions.

#### INPUT LOAD FACTORS

IUL	Input Unit Load Factors	Α	8.0
,		Е	7.0

<sup>\*\*</sup>tp(total) = tp(C<sub>L</sub> = 1 pF) + K(C<sub>L</sub> - 1 pF), for the A output, tp(total) = tp(C<sub>L</sub> = 50 pF) + K(C<sub>L</sub> - 50 pF), for the BPO output, for K in units of ns/pF. See Section 4.

#### **SWITCHING WAVEFORMS**








Figure 2



\* Includes all probe and jig capacitance.

Figure 3. Test Circuit



\* Includes all probe and jig capacitance.

Figure 4. Test Circuit

## Non-Inverting Bidirectional Buffer with Schmitt Trigger Switching Levels

B05N B05U B05D

Netlist Format: \$SUBU B05X BPO B / E A BPI Note: X = N, U, or D


#### Pin Names:


BPO/BPI—Bonding Pad Out/Bonding Pad In. This is a bidirectional input that is treated as separate input and output signals for simulation purposes. An I and O must be appended to the desired signal name in the net-list to give unique input and output signal names.

B-Input data to the internal array.

A-Output data from the internal array.


E-3-state enable signal from the internal array.





#### **FUNCTION TABLE**

E	BPI	Α	В	вро	Function
L	L/H	Х	L/H	Z	The pin functions as an input. Data from the internal array is enabled and data from the BPI pin is enabled.
Н	L/H	L/H	L/H	L/H	The pin functions as an output, with data originating from the internal array at point A. The data at point A appears at the BPO output and at point B.



#### **ELECTRICAL CHARACTERISTICS** ( $V_{DD} = 4.5 \text{ to } 5.5 \text{ V DC}$ , $T_A = -40 ^{\circ}\text{C to } +85 ^{\circ}\text{C}$ )


Symbol	Parameter	HCA620 2-Micron		HCA6300 3-Micron	Unit	
		Min	Max	Min	Max	
V <sub>T+</sub>	Positive-Going Threshold Voltage	3.2	3.4	3.1	3.4	\
V <sub>T</sub> -	Negative-Going Threshold Voltage	0.8	1.1	0.7	1.1	>
VH	Hysteresis Voltage	2.1	2.6	2.0	2.7	V


		T		<u></u>		<u> </u>						<u> </u>
					Series CMOS				6300 S ron HC			
Symbol	Parameter	М	in		Ma	ax	М	in	_	Ma	ах	Unit
		K**	Limit	Тур	K**	Limit	K**	Limit	Тур	K**	Limit	
tPLH	Propagation Delay, A to BPO (Figures 1 and 3) C <sub>L</sub> =50 pF	0.026	2.2	5.8	0.108	10.7	0.028	3.0	8.9	0.144	16.4	ns
tPHL		0.034	2.6	6.2	0.124	11.5	0.018	3.0	8.4	0.136	15.6	
tPLZ	Propagation Delay, E to BPO	<del>-</del>	5.7	3.5	_	6.5	_	7.8	7.6	_	14.0	ns
tPHZ	(Figures 2 and 4) $C_L = 50 \text{ pF}$ $R_L = 1 \text{ K}\Omega$	<u> </u>	5.9	2.8	_	5.1	_	8.4	7.8	_	14.4	
tPZL	$R_L = 1 K\Omega$	0.034	3.1	7.8	0.124	14.5	0.018	3.8	10.8	0.136	20.0	
tPZH		0.026	2.2	5.8	0.108	10.7	0.028	3.2	9.1	0.144	16.8	
tPLH	(Figure 1) Ct = 50 pF	0.4	1.3	3.4	1.6	6.2	0.6	4.2	6.7	2.4	12.4	ns
tPHL		0.4	2.9	8.5	1.8	15.8	0.6	7.4	16.5	2.8	30.4	


<sup>\*</sup>See Section 4 for minimum, typical, and maximum conditions.

#### **INPUT LOAD FACTORS**


IUL	Input Unit Load Factors	Α	8.0
		E	7.0







<sup>\*</sup>Includes all probe and jig capacitance.



<sup>\*</sup>Includes all probe and jig capacitance.

Figure 3. Test Circuit

Figure 4. Test Circuit

<sup>\*\*</sup>tp(total)=tp(C<sub>L</sub>=1 pF)+K(C<sub>L</sub>-1 pF), for the A output, tp(total)=tp(C<sub>L</sub>=50 pF)+K(C<sub>L</sub>-50 pF), for the BPO output, for K in units of ns/pF. See Section 4.

### **Y01N**

## **Non-Inverting Output Buffer**

**Netlist Format:** \$SUBU Y01N BPO / A

Pin Names:

**BPO—Bonding Pad Output** 

A-Output Data from the Internal Array

# - EXTERNAL PAD

**SWITCHING CHARACTERISTICS\*** (C<sub>I</sub> = 50 pF on all outputs)

Symbol					Series CMOS			HCA6 3-Mic		Series CMOS		
	Parameter	М	in		Ma	ax	М	in	<b>-</b>	Ma	ax	Unit
		K**	Limit	Тур	K**	Limit	K**	Limit	Тур	K**	Limit	
tPLH	Propagation Delay, A to BPO	0.024	2.2	5.6	0.108	10.3	0.032	2.8	8.2	0.152	15.6	ns
tPHL	(Figures 1 and 2)	0.032	2.5	5.9	0.124	10.9	0.028	2.8	6.7	0.120	13.6	

#### **INPUT LOAD FACTORS**

IUL	Input Unit Load Factors—A	8.0	
	, •		

#### **SWITCHING WAVEFORMS**





Figure 1



\* Includes all probe and jig capacitance.

Figure 2

<sup>\*</sup>See Section 4 for minimum, typical, and maximum conditions.

\*\* $tp(total) = tp(C_L = 50 pF) + K(C_L - 50 pF)$ , for K in units of ns/pF. See Section 4.

## **Open Drain Output Buffer**

**Netlist Format:** \$SUBU Y02N BPO / A


Pin Names:

**BPO—Bonding Pad Output** A—Input data from the internal array

#### **FUNCTION TABLE**

Input A	Output BPO
L	. L
Н	Z


Z = High Impedance



#### **SWITCHING CHARACTERISTICS\*** (C<sub>L</sub> = 50 pF on all outputs)

Symbol					Series CMOS			HCA6 3-Mic		Series CMOS		
Symbol	Parameter	М	in	т	Ma	ах	М	in	т	Ma	эx	Unit
		K**	Limit	Тур	K**	Limit	K**	Limit	Тур	K**	Limit	
tPLZ	Propagation Delay,		5.3	2.4	_	4.4	_	6.4	5.7	<del></del>	11.2	ns
tPZL	(Figures 1, 2, and 3)	0.034	2.3	5.5	0.132	10.1	0.028	2.6	9.7	0.128	12.4	

#### **INPUT LOAD FACTORS**






Figure 2. Test Circuit






Figure 3

<sup>\*</sup>See Section 4 for minimum, typical, and maximum conditions. \*\*tp(total)=tp(@50 pF)+K(CL-50 pF), for K in units of ns/pF. See Section 4.

## **Non-Inverting Input Buffer with TTL Input Switching Levels**

**I01N I01U 101D** 

**Netlist Format:** \$SUBU I01X A / BPI


Note: X = N, U or D

Pin Names:


BPI-Bonding Pad Input. A-Input data to the internal array. **I01N** 



**I01U** 




101D



- INPUT PROTECTION - EXTERNAL PAD

#### **SWITCHING CHARACTERISTICS\*** ( $C_L = 1$ pF on all outputs)

Symbol	_				Series CMOS			HCA0		Series CMOS		
	Parameter	N	1in	Т	M	lax	N	lin	Turn	M	ах	Unit
		K**	Limit	Тур	K**	Limit	K**	Limit	Тур	K**	Limit	
tPLH	Propagation Delay, BPI to A	0.5	1.5	3.0	2.0	5.5	0.5	2.7	5.1	2.6	8.2	ns
tPHL	(Figure 1)	0.5	1.6	4.5	2.0	8.4	0.6	3.2	7.7	3.2	14.0	



<sup>\*</sup>See Section 4 for minimum, typical, and maximum conditions. \*\*tp(total)=tp( $C_L=1$  pF)+K( $C_L-1$  pF), for K in units of ns/pF. See Section 4.

# **Inverting Input Buffer with CMOS Input Switching Levels**

102N 102U 102D

**Netlist Format:** 

\$SUBU I02X

A / BPI


Note: X = N, U, or D

Pin Names:


BPI—Bonding Pad Input.

A-Input data to the internal array.


102N



102U



102D




- EXTERNAL PAD

#### **SWITCHING CHARACTERISTICS\*** (C<sub>L</sub> = 1 pF on all outputs)

	_				Series CMOS		HCA6300 Series 3-Micron HCMOS					
Symbol	Parameter	· N	1in	Tien	M	lax	N	lin	Tum	M	lax	Unit
		K**	Limit	it Typ	K**	Limit	K**	Limit	Тур	K**	Limit	
tPLH	Propagation Delay, BPI to A	0.4	0.8	1.8	1.4	3.4	0.8	2.8	4.8	2.8	7.2	ns
tPHL	(Figure 1)	0.4	0.8	1.8	1.3	3.4	0.6	2.4	3.4	2.8	6.4	

\*See Section 4 for minimum, typical, and maximum conditions.




<sup>\*\*</sup>tp(total)=tp( $C_L=1$  pF)+K( $C_L-1$  pF), for K in units of ns/pF. See Section 4.


## **103N 103U** 103D

## **Non-Inverting Input Buffer with CMOS Input Switching Levels**


**I03N** 



103U



103D



- EXTERNAL PAD

**Netlist Format:** \$SUBU I03X A / BPI

Note: X = N, U, or D


Pin Names:

BPI—Bonding Pad Input.

A-Input data to the internal array.

#### **SWITCHING CHARACTERISTICS\*** (C<sub>L</sub> = 1 pF on all outputs)

Symbol			HCA62 2-Micro				HCA6300 Series 3-Micron HCMOS					
Symbol	Parameter	N	1in	T	М	lax	N	lin	T	M	lax	Unit
		K**	Limit	Тур	K**	Limit	K**	Limit	Тур	K**	Limit	
tPLH	Propagation Delay, BPI to A	0.3	1.0	2.4	1.4	4.4	0.4	2.6	4.6	2.4	8.4	ns
tPHL	(Figure 1)	0.4	1.0	2.4	1.3	4.5	0.4	3.0	5.5	1.6	9.2	



<sup>\*</sup>See Section 4 for minimum, typical, and maximum conditions. \*\*tp(total)=tp( $C_L=1$  pF)+K( $C_L-1$  pF), for K in units of ns/pF. See Section 4.

## **Non-Inverting Input Buffer with Schmitt Trigger Switching Levels**

105N **105U** 105D


**Netlist Format:** \$SUBU I05X A / BPI

Note: X = N, U, or D

Pin Names:

BPI—Bonding Pad Input.

A-Input data to the internal array.



(IP) - INPUT PROTECTION

- EXTERNAL PAD

#### **ELECTRICAL CHARACTERISTICS** ( $V_{DD} = 4.5 \text{ to } 5.5 \text{ V}$ , $T_A = -40^{\circ} \text{ to } +85^{\circ}\text{C}$ )

Symbol	Parameter		00 Series n HCMOS	HCA63 3-Micro	Unit	
		Min	Max	Min	Max	
V <sub>T+</sub>	Positive-Going Threshold Voltage	3.2	3.4	3.1	3.4	V
V <sub>T</sub> -	Negative-Going Threshold Voltage	8.0	1.1	0.7	1.1	V
VH	Hysteresis Voltage	2.1	2.6	2.0	2.7	V

#### SWITCHING CHARACTERISTICS\* (C<sub>L</sub> = 1 pF on all outputs)

Symbol					Series CMOS	,			6300 S ron HC		-	
Symbol	Parameter	N	1in	T	M	lax	N	1in	T	M	lax	Unit
		K**	Limit	Тур	K**	Limit	K**	Limit	Тур	K**	Limit	
tPLH	Propagation Delay, BPI to A	0.4	1.4	3.5	1.6	6.5	0.6	4.2	6.7	2.4	12.4	ns
tPHL	(Figure 1)	0.4	3.2	8.6	1.8	16.0	0.6	7.4	16.4	2.8	30.4	

#### SWITCHING WAVEFORMS




Figure 1

<sup>\*</sup>See Section 4 for minimum, typical, and maximum conditions. \*\*tp(total)=tp( $C_L$ =1 pF)+K( $C_L$ -1 pF), for K in units of ns/pF. See Section 4.

## Non-Inverting Input Clock Buffer with Schmitt Trigger Switching Levels

Netlist Format:

\$SUBU I06X

A / BPI

Note: X = N, U or D


#### Pin Names:

BPI —Bonding Pad Input.


A—Input data to the internal array.

## 106N 106U 106D

106N



106D



(IP) - INPUT PROTECTION

- EXTERNAL PAD

#### **ELECTRICAL CHARACTERISTICS** ( $V_{DD} = 4.5 \text{ to } 5.5 \text{ Vdc}, T_A = -40^{\circ} \text{ to } +85^{\circ}\text{C}$ )


Symbol	Parameter		00 Series n HCMOS	HCA630 3-Micron	Unit	
		Min	Max	Min	Max	
VT+	Positive-Going Threshold Voltage	3.2	3.4	3.1	3.4	V
V <sub>T</sub> -	Negative-Going Threshold Voltage	0.8	1.1	0.7	1.1	V
Vн	Hysteresis Voltage	2.1	2.6	2.0	2.7	V

#### **SWITCHING CHARACTERISTICS\*** (C<sub>1</sub> = as shown)

	_	HCA6200 Series 2-Micron HCMOS						HCA6300 Series 3-Micron HCMOS					
Symbol	Parameter	Min		T	Ma	ах	Min		т	Max		Unit	
		K**	Limit	Тур	K**	Limit	K**	Limit	Тур	K**	Limit	]	
tPLH	Propagation Delay, BPI to A	0.026	2.1	5.8	0.109	10.8	0.028	4.4	11.0	0.136	19.3	ns	
tPHL	(Figure 1)	0.034	3.7	10.8	0.120	20.0	0.028	7.2	19.5	0.140	36.4		

\*See Section 4 for minimum, typical, and maximum conditions.

<sup>\*\*</sup>tp(total)=tp( $C_L$ =15 pF)+K( $C_L$ -15 pF), for K in units of ns/pF. See Section 4.



# Inverting Input Clock Buffer with CMOS Input Switching Levels

107N 107U 107D

Netlist Format: \$SUBU 107X

A / BPI


Note: X = N, U, or D

Pin Names:


BPI —Bonding Pad Input.

A—Input data to the internal array.


107N



107U



107D




(IP) - INPUT PROTECTION

- EXTERNAL PAD

**SWITCHING CHARACTERISTICS\*** ( $C_L = 15 \text{ pF}$  on all outputs)

	,					Series CMOS		HCA6300 Series 3-Micron HCMOS					
Symbol	Paramete	er	М	in	Т	Ma	ах	М	in	т	M	ах	Unit
		K**	Limit	Тур	K**	Limit	K**	Limit	Тур	K**	Limit		
tPLH	Propagation Delay, E		0.029	1.1	2.0	0.111	3.7	0.032	2.6	4.2	0.144	7.0	ns
tPHL	(Figure 1)	C <sub>L</sub> = 15 pF	0.031	1.4	2.2	0.123	4.1	0.024	2.6	6.3	0.120	6.8	

\*See Section 4 for minimum, typical, and maximum conditions.



<sup>\*\*</sup>tp(total) = tp( $C_L$  = 1 pF) + K( $C_L$  - 1 pF), for K in units of ns/pF. See Section 4.

**108N 108U** 108D

## **Non-Inverting Input Clock Buffer** with CMOS Switching Levels

**Netlist Format:** \$SUBU I08N A / BPI

Note: X = N, U or D

Pin Names:

BPI-Bonding Pad Input.

A—Input data to the internal array.

**I08N** 


**U801** 

108D - INPUT PROTECTION

- EXTERNAL PAD

#### **SWITCHING CHARACTERISTICS\*** (C<sub>I</sub> = 15 pF on all outputs)

			HCA6200 Series 2-Micron HCMOS					HCA6300 Series 3-Micron HCMOS					
Symbol	Parameter	М	Min		Max		Min		Tum	Max		Unit	
		K**	Limit	Тур	K**	Limit	K**	Limit	Тур	K**	Limit		
tPLH	Propagation Delay, BPI to A	0.026	1.2	2.9	0.111	5.3	0.024	2.8	6.1	0.136	9.8	ns	
tPHL	(Figure 1) C <sub>L</sub> = 15 pF	0.034	1.2	2.8	0.126	5.1	0.028	2.4	5.2	0.136	9.4		



<sup>\*</sup>See Section 4 for minimum, typical, and maximum conditions. \*\*tp(total)=tp(CL=15 pF)+K(CL-15 pF), for K in units of ns/pF. See Section 4.

## **109N**

### **Oscillator with Clock Buffer**


**Netlist Format:** \$SUBU I09N BP2 A / BP1

#### Pin Names:

BP1—Bonding pad input.

BP2—Bonding pad output.


A-Input data to the internal array.



\*Requires two uncommitted buffer locations.

#### **SWITCHING CHARACTERISTICS\*** (C<sub>L</sub> = as noted)

					Series CMOS				6300 S ron HC			
Symbol	Parameter	Min		<b>T</b>	Max		Min			Max		Unit
		K**	Limit	Тур	K**	Limit	K**	Limit	Тур	K**	Limit	
tPLH	Propagation Delay, BP1 to BP2	0.024	2.2	4.4	0.096	8.2	0.028	2.8	6.4	0.112	11.8	ns
tPHL	(Figure 1) C <sub>L</sub> =50 pF	0.032	2.8	5.0	0.128	9.2	0.028	2.8	5.7	0.128	10.6	
tPLH	Propagation Delay, BP1 to A	0.028	3.8	8.2	0.114	15.2	0.028	4.8	12.0	0.149	22.2	ns
tPHL	(Figure 1) $C_L = 15 \text{ pF}$	0.028	4.2	8.4	0.126	15.5	0.028	4.6	10.8	0.132	20.0	



<sup>\*</sup>See Section 4 for minimum, typical, and maximum conditions. \*\*tp(total)=tp( $C_L$ =15 pF)+K( $C_L$ -15 pF), for output A, tp(total)=tp( $C_L$ =50 pF)+K( $C_L$ -50 pF), for output BP2. See Section 4.

## **Non-Inverting Clock Driver with TTL Input Switching Levels**

110N **I10U** 110D


**Netlist Format:** 

\$SUBU I10X

A / BPI

Note: X = N, U or D


**110N** 




Pin Names:

BPI—Bonding Pad Input. A—Input data to the internal

array.



110D




- INPUT PROTECTION

🕅 – EXTERNAL PAD

**SWITCHING CHARACTERISTICS\*** (C<sub>L</sub> = as shown)

			HCA6200 Series 2-Micron HCMOS						HCA6300 Series 3-Micron HCMOS					
Symbol	Parameter	М	Min		M	ах	Min		T	Max		Unit		
		K**	Limit	Тур	K**	Limit	K**	Limit	Тур	K**	Limit			
tPLH	Propagation Delay, BPI to A	0.017	2.1	5.1	0.074	9.4	0.029	2.6	8.6	0.154	16.0	ns		
tPHL	(Figure 1) C <sub>L</sub> = 15 pF	0.020	2.1	6.2	0.086	11.4	0.017	3.0	10.8	0.131	20.0			




<sup>\*</sup>See Section 4 for minimum, typical, and maximum conditions. \*\*tp(total)=tp( $C_L$ =15 pF)+K ( $C_L$ -15 pF), for K in units of ns/pF. See Section 4.

# MOTOROLA SEMICONDUCTOR I TECHNICAL DATA

C001

## **Triple 2-Input NAND Gate**

Primary Cells: 1
Netlist Format:
\$SUBU C001
C1 C2 C3 / A1 B1 A2 B2 A3 B3



#### **SWITCHING CHARACTERISTICS\*** ( $C_L = 1$ pF on all outputs)

Symbol	_		HCA6200 Series 2-Micron HCMOS						HCA6300 Series 3-Micron HCMOS					
	Parameter	Min		Т	Max		Min		Т	Max		Unit		
		K**	Limit	Тур	K**	Limit	K**	Limit	Тур	K**	Limit			
tPLH	Propagation Delay, A, B to C	0.4	0.6	1.6	1.8	3.0	0.5	1.0	2.5	2.5	4.6	ns		
tPHL	(Figure 1)	0.8	1.0	2.7	3.4	5.0	0.7	1.2	3.2	3.6	6.0			

<sup>\*</sup>See Section 4 for minimum, typical, and maximum conditions.

#### **INPUT LOAD FACTORS**

	IUL	Input Unit Load Factors—A, B	1.0
J		· ·	




Figure 1

<sup>\*\*</sup>tp(total)=tp( $C_L=1$  pF)+K( $C_L-1$  pF), for K in units of ns/pF. See Section 4.

## MOTOROLA SEMICONDUCTOR TECHNICAL DATA

C002

## **Dual 3-Input NAND Gate**

Primary Cells: 1
Netlist Format:
\$SUBU C002
D1 D2 / A1 B1 C1 A2 B2 C2

(1/2 OF MACROCELL)  $\begin{array}{c}
A \\
B \\
C
\end{array}$   $D = \overline{A \cdot B \cdot C}$ 


**SWITCHING CHARACTERISTICS\*** ( $C_L = 1$  pF on all outputs)

Symbol	_	HCA6200 Series 2-Micron HCMOS						HCA6300 Series 3-Micron HCMOS					
	Parameter	Min		T	Max		Min		т	Max		Unit	
		K**	Limit	Тур	K**	Limit	K**	Limit	Тур	K**	Limit		
tPLH	Propagation Delay,	0.4	0.6	1.7	1.2	3.2	0.6	1.2	2.8	2.4	5.2	ns	
tPHL	(Figure 1)	1.0	1.6	3.8	4.8	7.4	1.0	2.0	5.6	5.2	10.4		

\*See Section 4 for minimum, typical, and maximum conditions.

#### **INPUT LOAD FACTORS**

	IUL	Input Unit Load Factors—A, B, C	1.0
- 1			



<sup>\*\*</sup>tp(total)=tp( $C_L$ =1 pF)+K( $C_L$ -1 pF), for K in units of ns/pF. See Section 4.

## **Dual 2-Input NAND/AND Gate**

Primary Cells: 1 **Netlist Format:** \$SUBU C003 C1 D1 C2 D2 / A1 B1 A2 B2 (1/2 OF MACROCELL)  $C = \overline{A \cdot B}$  $D = A \cdot B$ 


#### **SWITCHING CHARACTERISTICS\*** $(C_L = 1 pF on all outputs)$

					Series CMOS		HCA6300 Series 3-Micron HCMOS					
Symbol	Parameter	N	1in	_	M	lax	Min		_	M	lax	Unit
		K**	Limit	Тур	K**	Limit	K**	Limit	Тур	K**	Limit	
tPLH	Propagation Delay, A, B to C	0.4	0.8	1.8	1.8	3.4	0.2	0.6	2.4	2.4	5.2	ns
tPHL	(Figure 1)	0.8	1.4	2.9	4.6	5.4	0.6	1.2	3.4	3.5	6.6	
tPLH	Propagation Delay, A, B to D	0.6	2.2	5.6	2.5	10.4	0.6	2.4	6.7	3.0	12.8	ns
tPHL	(Figure 1)	0.4	1.8	4.0	1.8	7.4	0.4	1.8	5.2	2.2	10.2	
tPLH	Propagation Delay, C to D	0.6	0.6	2.0	2.5	3.7	0.6	0.8	3.3	3.0	6.2	ns
tPHL	(Figure 2)	0.4	0.8	1.4	1.8	2.6	0.4	0.8	2.8	2.2	5.0	

#### **INPUT LOAD FACTORS**

IUL	Input Unit Load Factors—A, B	1.0

#### **FUNCTION DIAGRAM**







Figure 1



<sup>\*</sup>This output is dependent on the previous outputs loading and requires special timing considerations. Refer to Section 4.

<sup>\*</sup>See Section 4 for minimum, typical, and maximum conditions. \*\*tp(total)=tp( $C_L=1$  pF)+K( $C_L-1$  pF), for K in units of ns/pF. See Section 4.

## **Triple 2-Input NOR Gate**

Primary Cells: 1 **Netlist Format:** \$SUBU C004

C1 C2 C3 / A1 B1 A2 B2 A3 B3


(1/3 OF MACROCELL)  $C = \overline{A+B}$ 

#### **SWITCHING CHARACTERISTICS\*** (C<sub>L</sub> = 1 pF on all outputs)

		HCA6200 Series 2-Micron HCMOS					HCA6300 Series 3-Micron HCMOS						
Symbol	Parameter	N	lin	<b>T</b>	M	lax	N	in	<b>T</b>	M	lax	Unit	
		K**	Limit	Тур	K**	Limit	K**	Limit	Тур	K**	Limit		
tPLH	Propagation Delay, A, B to C	0.8	1.0	2.8	3.6	5.2	0.9	1.6	4.2	4.6	8.0	ns	
tPHL	(Figure 1)	0.4	0.8	1.8	1.8	3.4	0.4	0.8	2.3	2.0	4.4		

#### **INPUT LOAD FACTORS**


IUL	Input Unit Load Factors—A, B	1.0
1		4



<sup>\*</sup>See Section 4 for minimum, typical, and maximum conditions. \*\* $tp(total) = tp(C_L = 1 pF) + K(C_L - 1 pF)$ , for K in units of ns/pF. See Section 4.

## **Dual 3-Input NOR Gate**

Primary Cells: 1 **Netlist Format: \$SUBU C005** D1 D2 / A1 B1 C1 A2 B2 C2




#### **SWITCHING CHARACTERISTICS\*** (C<sub>L</sub>=1 pF on all outputs)

Symbol	_	HCA6200 Series 2-Micron HCMOS					HCA6300 Series 3-Micron HCMOS						
	Parameter	N	Min		Max		Min		T	Max		Unit	
		K**	Limit	Тур	K**	Limit	K**	Limit	Тур	K**	Limit		
tPLH	Propagation Delay, A, B, C to D	1.0	1.4	5.3	3.6	9.8	1.2	2.2	6.2	6.6	12.0	ns	
tPHL	(Figure 1)	0.4	0.8	1.6	1.8	3.0	0.4	1.0	2.7	2.4	5.0		

#### **INPUT LOAD FACTORS**


- 1			
- 1	11 11	Input Unit Load Factors — A, B, C	1 1 0
1	IOL	input onit Load ractors — A, B, C	1.0



<sup>\*</sup>See Section 4 for minimum, typical, and maximum conditions. \*\*tp (total) =  $tp(C_L = 1 pF) + K(C_L - 1 pF)$ , for K in units of ns/pF. See Section 4.

## **Dual 2-Input NOR/OR Gate**

Primary Cells: 1 **Netlist Format:** \$SUBU CO06 C1 D1 C2 D2 / A1 B1 A2 B2



\* This output is dependent on the previous outputs loading and requires special timing considerations. Refer to Section 4.


#### **SWITCHING CHARACTERISTICS\*** (C<sub>L</sub> = 1 pF on all outputs)


Symbol			HCA6200 Series 2-Micron HCMOS					HCA6300 Series 3-Micron HCMOS						
Symbol	Parameter	· N	Min		Max		Min		_	Max		Unit		
		K**	Limit	Тур	K**	Limit	K**	Limit	Тур	K**	Limit			
tPLH	Propagation Delay, A, B to C (Figure 1)	0.8	1.2	3.2	3.2	6.0	1.0	1.6	4.4	4.8	8.4	ns		
tPHL		0.4	1.0	2.2	1.8	4.0	0.4	1.0	2.4	2.0	4.4			
tPLH	Propagation Delay, A, B to D	0.4	1.8	4.2	1.8	7.8	0.4	1.8	5.1	2.2	9.8	ns		
tPHL	(Figure 1)	0.6	2.4	6.1	2.5	11.2	0.4	2.6	7.5	3.0	14.6			
tPLH	Propagation Delay, C to D (Figure 2)	0.4	0.4	2.1	1.8	2.4	0.4	0.8	2.9	2.2	5.4	ns		
tPHL		0.6	1.0	2.8	2.5	3.3	0.4	1.0	3.4	3.0	6.2			

#### **INPUT LOAD FACTORS**


	IUL	Input Unit Load Factors—A, B	1.0	
- 1	.0_	mpat omit zoda i dotoro 71, D	'	

#### **SWITCHING WAVEFORMS**





#### **LOGIC DIAGRAM**



<sup>\*</sup>See Section 4 for minimum, typical, and maximum conditions. \*\*tp(total)=tp( $C_L$ =1 pF)+K( $C_L$ -1 pF) for K in units of ns/pF. See Section 4.

# MOTOROLA SEMICONDUCTOR TECHNICAL DATA

C007

## **Triple Inverting Buffer**

Primary Cells: 1 Netlist Format: \$SUBU C007 B1 B2 B3 / A1 A2 A3 (1/3 OF MACROCELL)

#### **SWITCHING CHARACTERISTICS\*** ( $C_L = 1$ pF on all outputs)

Symbol	_	HCA6200 Series 2-Micron HCMOS					HCA6300 Series 3-Micron HCMOS						
	Parameter	N	Min		Max		Min		T	Max		Unit	
		K**	Limit	Тур	K**	Limit	K**	Limit	Тур	K**	Limit		
tPLH	Propagation Delay, A to B	0.2	0.4	1.0	1.0	1.8	0.4	0.6	1.5	1.4	2.6	ns	
tPHL	(Figure 1)	0.2	0.4	1.0	1.0	2.0	0.4	0.6	1.5	1.4	2.6		

#### **INPUT LOAD FACTORS**

IUL   Input Load Factors—A   2.0
----------------------------------




Figure 1

<sup>\*</sup>See Section 4 for minimum, typical, and maximum conditions.


\*\*tp(total)=tp(C<sub>L</sub>=1 pF)+K(C<sub>L</sub>-1 pF), for K in units of ns/pF. See Section 4.

# MOTOROLA SEMICONDUCTOR TECHNICAL DATA

C008

### **Quad Inverter**

Primary Cells: 1 **Netlist Format:** \$SUBU C008 B1 B2 B3 B4 / A1 A2 A3 A4




#### **SWITCHING CHARACTERISTICS\*** ( $C_L = 1$ pF on all outputs)

Symbol	Parameter		HCA6200 Series 2-Micron HCMOS					HCA6300 Series 3-Micron HCMOS						
		N	Min		Max		Min		т	Max		Unit		
		K**	Limit	Тур	K**	Limit	K**	Limit	Тур	K**	Limit			
tPLH	Propagation Delay, A to B	0.4	0.8	1.7	1.8	3.2	0.4	0.8	2.1	2.2	4.0	ns		
tPHL	(Figure 1)	0.4	1.0	1.8	1.8	3.4	0.4	0.8	2.1	2.2	4.0			

#### **INPUT LOAD FACTORS**

IUL	Input Unit Load Factors—A	1.0
-----	---------------------------	-----



<sup>\*</sup>See Section 4 for minimum, typical, and maximum conditions. \*\*tp(total)=tp( $C_L=1$  pF)+K( $C_L-1$  pF), for K in units of ns/pF. See Section 4.

## **Dual 3-State Inverting Buffer**

Primary Cells: 1 Netlist Format:

\$SUBU C009

B1 B2 / A1 EB1 A2 EB2

Pin Names

A—Data Input **B**—Data Output

EB—Enable Bar

(1/2 OF MACROCELL)

#### **FUNCTION TABLE**

EB	Α	В
L	L	Н
L	Н	L
Н	Χ	Z

Z=High Impedance X = Don't Care


#### **SWITCHING CHARACTERISTICS\*** (C<sub>L</sub> = 1 pF on all outputs)

Symbol			HCA6200 Series 2-Micron HCMOS					HCA6300 Series 3-Micron HCMOS					
Symbol	Parameter	N	Min		Max		Min		_	Max		Unit	
		K**	Limit	Тур	K**	Limit	K**	Limit	Тур	K**	Limit		
tPLH	Propagation Delay, A to B	0.8	1.2	2.9	3.6	5.3	0.8	1.6	4.9	4.8	9.0	ns	
tPHL	(Figure 1)	1.0	1.2	2.9	3.6	5.3	0.6	1.4	4.0	3.8	7.4		
tPLZ	Propagation Delay, EB to B		0.4	1.2		2.2		1.0	1.2	_	2.4	ns	
tPHZ	(Figure 2)	_	0.4	1.2	_	2.2	_	1.0	1.2		2.4		
tPZL		0.8	1.4	3.5	3.6	6.4	0.8	1.2	4.3	4.8	8.0		
tPZH		1.0	1.4	3.2	3.6	6.0	0.6	1.2	4.5	3.8	8.4		

#### **INPUT LOAD FACTORS**

IUL.	Input Unit Load Factors	Α	1.0
		EB	1.7

#### **FUNCTION DIAGRAM**



<sup>\*</sup>See Section 4 for minimum, typical, and maximum conditions. \*\* $tp(total) = tp(C_L = 1 pF) + K(C_L - 1 pF)$ , for K in units of ns/pF. See Section 4.




Figure 2

## **3-State Non-Inverting Buffer**

Primary Cells: 1 Netlist Format: \$SUBU C010 B/AE




#### **SWITCHING CHARACTERISTICS\*** ( $C_L = 1$ pF on all outputs)

	Parameter			6200 s ron H	Series CMOS		HCA6300 Series 3-Micron HCMOS					
Symbol		N	Min		Max		Min		Turn	Max		Unit
		K**	Limit	Тур	K**	Limit	K**	Limit	Тур	K**	Limit	
tPLH	Propagation Delay, A to B	0.4	1.0	2.6	1.8	4.8	0.4	1.4	4.9	2.4	7.6	ns
tPHL	(Figure 1)	0.4	1.0	2.2	1.8	4.0	0.4	1.4	4.0	2.0	6.6	
tPLZ	Propagation Delay, E to B	_	0.4	0.9		1.6	_	1.0	2.6		3.4	ns
tPHZ	(Figure 2)	_	0.6	2.2		4.0	_	1.0	2.6	_	3.4	
tPZL		0.4	0.8	1.9	1.8	3.6	0.4	1.2	3.5	2.0	4.4	
tPZH		0.4	1.0	2.6	1.8	4.8	0.4	1.2	3.5	2.4	6.6	


#### **INPUT LOAD FACTORS**

IUL	Input Unit Load Factors	Α	2.0
		Ε	1.7

#### **FUNCTION DIAGRAM**



<sup>\*</sup>See Section 4 for minimum, typical, and maximum conditions. \*\* $tp(total) = tp(C_L = 1 pF)$ , +  $K(C_L - 1 pF)$ , for K in units of ns/pF. See Section 4.






Figure 2


## **NAND Latch and 2-Input NAND** Gate

Primary Cells: 1 **Netlist Format:** \$SUBU C012 C Q QB / A B SB RB

#### **FUNCTION TABLE**

Inp	uts	Outputs					
SB	RB	Q	QB				
L	L	H*	H*				
L	Н	Н	L				
н	L	L	Н				
H	Н	No CI	hange				

<sup>\*</sup> Both outputs will remain high as long as SB and RB are low, but the output states are unpredictable if SB and RB go high simultaneously.



\* This output is dependent on the previous outputs loading and requires special timing considerations. Refer to Section 4.


#### **SWITCHING CHARACTERISTICS\*** (C<sub>L</sub>=1 pF on all outputs)

					Series CMOS		HCA6300 Series 3-Micron HCMOS					
Symbol	Parameter		lin	т	M	lax	N	lin	T	M	lax	Unit
		K**	Limit	Тур	K**	Limit	K**	Limit	Тур	K**	Limit	
tPLH	Propagation Delay, A, B to C	0.4	0.8	1.7	1.8	3.2	0.4	0.8	2.4	2.6	4.6	ns
tPHL	(Figure 1)	0.6	1.2	2.7	3.4	5.0	0.8	1.2	3.2	3.8	6.2	
tPLH	Propagation Delay, SB to Q (Figure 2)	0.4	0.8	1.8	2.0	3.4	0.6	1.0	2.7	2.4	5.0	ns
tPHL	Propagation Delay, SB to QB (Figure 2)	1.4	2.2	5.4	6.4	10.0	0.8	2.6	7.1	3.8	13.4	ns
tPHL	Propagation Delay, RB to Q (Figure 2)	1.4	2.2	5.4	6.4	10.0	0.8	2.6	7.1	3.8	13.4	ns
tPLH	Propagation Delay, RB to QB (Figure 2)	0.4	0.8	1.8	2.0	3.4	0.6	1.0	2.7	2.4	5.0	ns
tPHL	Propagation Delay, Q to QB (Figure 3)	1.4	1.8	4.6	6.4	8.6	0.8	1.6	4.5	3.8	8.4	ns
tPHL	Propagation Delay, QB to Q (Figure 3)	1.4	1.8	4.6	6.4	8.6	0.8	1.6	4.5	3.8	8.4	ns

#### **INPUT LOAD FACTORS**

IUL	Input Unit Load Factors—A, B, SB and RB	1.0
.0_	input offic Local Factors A, D, OB and NB	1

<sup>\*</sup>See Section 4 for minimum, typical, and maximum conditions. \*\* $tp(total) = tp(C_L = 1 pF) + K(C_L - 1 pF)$ , for K in units of ns/pF. See Section 4.







Figure 2




## NOR Latch and 2-Input NOR Gate


Primary Cells: 1
Netlist Format:
\$SUBU C013
C Q QB / A B R S

#### **FUNCTION TABLE**

Inp	uts	Outp	outs
s	R	Q	QB
L	L	No Ch	ange
L	Н	L	Н
Н	L	Н	L
Н	Н	L*	L*

\* Both outputs will remain low as long as S and R are high, but the output states are unpredictable if S and R go low simultaneously.





\* This output is dependent on the previous outputs loading and requires special timing considerations. Refer to Section 4.

#### **SWITCHING CHARACTERISTICS**\* $(C_L = 1 pF on all outputs)$


	Parameter			6200 s ron H0	Series CMOS		HCA6300 Series 3-Micron HCMOS					
Symbol		Min			M	lax	Min		<b>T</b>	Max		Unit
		K**	Limit	Тур	K**	Limit	K**	Limit	Тур	K**	Limit	
tPLH	Propagation Delay, A, B to C (Figure 1)	0.6	1.2	3.0	3.6	5.6	1.0	1.6	4.2	4.6	7.8	ns
tPHL		0.2	0.6	1.8	1.8	3.4	0.4	0.8	2.3	2.0	4.2	
tPLH	Propagation Delay, S to Q (Figure 2)	1.4	2.2	5.6	6.0	10.4	1.1	2.8	7.7	5.6	14.2	ns
tPHL	Propagation Delay, S to QB (Figure 2)	0.6	1.0	2.1	2.0	3.8	0.4	0.8	2.5	2.0	4.6	ns
tPHL	Propagation Delay, R to Q (Figure 2)	0.6	1.0	1.9	2.0	3.6	0.4	0.8	2.5	2.0	4.6	ns
tPLH	Propagation Delay, R to QB (Figure 2)	1.4	2.2	5.3	6.0	9.8	1.1	2.8	7.7	5.6	14.2	ns
tPLH	Propagation Delay, Q to QB (Figure 3)	1.4	1.8	4.0	6.0	7.4	0.4	1.4	5.2	5.6	9.6	ns
tPLH	Propagation Delay, QB to Q (Figure 3)	1.4	1.8	4.6	6.0	8.6	0.4	1.4	5.2	5.6	9.6	ns

\*See Section 4 for minimum, typical, and maximum conditions.

\*\*tp(total) = tp( $C_L = 1 \text{ pF}$ ) + K( $C_L - 1 \text{ pF}$ ), for K in units of ns/pf. See Section 4.

#### **INPUT LOAD FACTORS**

IUL	Input Unit Load Factors—A,B,S,R	1.0	







Figure 2




## **Triple 4-Input NAND Gate**

Primary Cells: 2 Netlist Format: \$SUBU C017

E1 E2 E3 / A1 B1 C1 D1 A2 B2 &

C2 D2 A3 B3 C3 D3




**SWITCHING CHARACTERISTICS\*** (C<sub>L</sub> = 1 pF on all outputs)

			HCA6200 Series 2-Micron HCMOS						HCA6300 Series 3-Micron HCMOS					
Symbol	Parameter	N	Min		М	lax	Min		Tun		Max			
		K**	Limit	Тур	K**	Limit	K**	Limit	Тур	K**	Limit			
tPLH	Propagation Delay, A, B, C, D to E	0.2	0.4	1.9	1.8	3.6	0.6	1.2	3.0	2.4	5.4	ns		
tPHL	(Figure 1)	1.2	2.2	5.9	6.8	11.0	1.4	2.6	7.0	6.8	13.2			

\*See Section 4 for minimum, typical, and maximum conditions.

#### **INPUT LOAD FACTORS**


IUL Input Unit Load Factors—A, B, C, D
--



<sup>\*\*</sup>tp(total)=tp( $C_L=1$  pF)+K( $C_L-1$  pF), for K in units of ns/pF. See Section 4.

## **Triple 3-Input NAND/AND Gate**

Primary Cells: 2 **Netlist Format:** \$SUBU C019 D1 E1 D2 E2 D3 E3 / A1 B1 & C1 A2 B2 C2 A3 B3 C3



<sup>\*</sup> This output is dependent on the previous outputs loading and requires special timing considerations. Refer to Section 4.

#### **SWITCHING CHARACTERISTICS\*** (C<sub>L</sub> = 1 pF on all outputs)

					Series CMOS		HCA6300 Series 3-Micron HCMOS					
Symbol	Parameter	N	1in	Тур	M	lax	N	lin	Т	N	lax	Unit
		K**	Limit	тур	K**	Limit	K**	Limit	Тур	K**	Limit	
tPLH	Propagation Delay, A, B or C to D	0.4	0.8	1.9	1.8	3.6	0.4	1.2	3.1	2.0	5.8	ns
tPHL	(Figure 1)	1.2	1.6	4.5	4.8	8.4	0.9	2.0	5.6	5.2	10.4	
tPLH	Propagation Delay, A, B or C to E	0.4	2.6	7.5	2.7	13.8	0.6	3.4	9.7	3.2	18.0	ns
tPHL	(Figure 1)	0.4	1.6	4.2	2.0	7.8	0.5	2.2	5.9	2.5	11.0	
tPLH	Propagation Delay, D to E	0.4	2.4	2.0	2.7	3.7	0.6	1.0	4.1	3.2	7.6	ns
tPHL	(Figure 2)	0.4	0.4	1.7	2.0	3.2	0.5	1.0	2.8	2.5	5.4	

#### **INPUT LOAD FACTORS**

IUL Input Unit Load Factors—A, B, C	1.0
-------------------------------------	-----




Figure 1





Figure 2

<sup>\*</sup>See Section 4 for minimum, typical, and maximum conditions. \*\*tp(total)=tp( $C_L=1$  pF)+K( $C_L-1$  pF), for K in units of ns/pF. See Section 4.

## **Triple 4-Input NOR Gate**


Primary Cells: 2 **Netlist Format: \$SUBU C020** E1 E2 E3 / A1 B1 C1 D1 A2 B2 C2 D2 & A3 B3 C3 D3



 $E = \overline{A+B+C+D}$ 

#### **SWITCHING CHARACTERISTICS\*** ( $C_L = 1$ pF on all outputs)

Symbol			HCA6200 Series 2-Micron HCMOS						HCA6300 Series 3-Micron HCMOS				
	Parameter	N	Min		Max		Min		_	Max		Unit	
		K**	Limit	Тур	K**	Limit	K**	Limit	Тур	K**	Limit		
tPLH	Propagation Delay, A, B, C, D to E	0.8	2.2	6.3	6.6	11.6	1.6	2.8	8.9	7.4	16.6	ns	
tPHL	(Figure 1)	0.4	1.0	2.2	2.2	4.0	0.4	1.0	2.5	2.4	4.6		



<sup>\*</sup>See Section 4 for minimum, typical, and maximum conditions.

\*\*tp(total)= $tp(C_L=1 pF)+K(C_L-1 pF)$ , for K in units of ns/pF. See Section 4.

## **Triple 3-Input NOR/OR Gate**


Primary Cells: 2

Netlist Format:

\$SUBU C022

D1 E1 D2 E2 D3 E3 / A1 B1 C1 &

A2 B2 C2 A3 B3 C3



<sup>\*</sup> This output is dependent on the previous outputs loading and requires special timing considerations. Refer to Section 4.

#### **SWITCHING CHARACTERISTICS\*** (C<sub>L</sub> = 1 pF on all outputs)


			HCA6200 Series 2-Micron HCMOS					HCA6300 Series 3-Micron HCMOS				
Symbol	Parameter	N	Min		Max		Min			Max		Unit
		K**	Limit	Тур	K**	Limit	K**	Limit	Тур	K**	Limit	
tPLH	Propagation Delay, A, B, C to D (Figure 1)	1.1	1.8	4.9	5.6	9.0	1.2	2.4	7.5	6.8	13.8	ns
tPHL		0.5	1.0	2.2	2.0	4.1	0.6	1.2	3.0	2.3	5.4	
tPLH	Propagation Delay, A, B, C to E	0.4	2.0	4.4	2.0	8.2	0.4	2.2	6.1	2.4	11.2	ns
tPHL	(Figure 1)	0.4	2.8	8.2	2.7	15.2	0.4	3.8	11.4	3.2	21.0	
tPLH	Propagation Delay, D to E	0.4	0.8	2.2	2.0	2.8	0.4	1.0	3.1	2.4	5.8	ns
tPHL	(Figure 2)	0.4	0.4	3.4	2.7	4.7	0.4	1.4	3.9	3.2	7.2	

<sup>\*</sup>See Section 4 for minimum, typical, and maximum conditions.


#### **INPUT LOAD FACTORS**

IUL	Input Unit Load Factors—A, B, C	1.0

#### **FUNCTION DIAGRAM**



<sup>\*\*</sup>tp(total)=tp( $C_L=1$  pF)+K( $C_L-1$  pF), for K in units of ns/pF. See Section 4.






Figure 1

## **Schmitt Trigger**

Primary Cells: 1 **Netlist Format: \$SUBU C025** B / A



#### **ELECTRICAL CHARACTERISTICS** (V<sub>DD</sub> = 5.0 V, voltages referenced to V<sub>SS</sub>)

Symbol	Parameter	Typical <sup>†</sup>	Unit
V <sub>T+</sub> (Max)	Maximum Positive-Going Threshold Voltage (Figure 2)	3.4	V
V <sub>T</sub> (Min)	Minimum Negative-Going Threshold Voltage (Figure 2)	1.3	V
VH (Max)	Maximum Hysteresis Voltage (Figure 2)	1.3	٧

<sup>†</sup> These values are given to aid in calculating additional propagation delay due to RC time constants formed by loading capacitance and MOS transistor-on resistance. Because this Schmitt Trigger is an internal device and these values have been computer-calculated, these values are not guaranteed for test purposes.

#### **SWITCHING CHARACTERISTICS\*** (C<sub>L</sub> = 1 pF on all outputs)

Symbol	_	HCA6200 Series 2-Micron HCMOS					HCA6300 Series 3-Micron HCMOS					
	Parameter	Min				Max		Min		Max		Unit
		K**	Limit	Тур	K**	Limit	K**	Limit	Тур	K**	Limit	
tPLH	Propagation Delay, A to B	0.2	1.8	4.3	1.8	8.0	0.6	2.4	6.7	3.2	12.8	ns
tPHL	(Figure 1)		1.6	4.3	2.0	8.0	0.6	2.6	7.1	2.8	13.6	

#### **INPUT LOAD FACTORS**

IUL Input Unit Load Factors—A	2.0
-------------------------------	-----




Figure 1

<sup>\*</sup>See Section 4 for minimum, typical, and maximum conditions. \*\* $tp(total) = tp(C_L = 1 pF) + K(C_L - 1 pF)$ , for K in units of ns/pF. See Section 4.

- (a) A Schmitt Trigger squares up inputs with slow rise and fall times in cases where long metal connections may cause high RC delays.
  - V<sub>DD</sub>
    V<sub>T+</sub>
    V<sub>T-</sub>
    V<sub>SS</sub>
    V<sub>out</sub>
- (b) A Schmitt Trigger offers maximum noise immunity from internal switching noise.





Figure 2. Typical Schmitt Trigger Applications

# D Latch with Reset(L) and Enable(L)

Primary Cells: 2 **Netlist Format:** \$SUBU C026 Q QB / D EB RB




EB	D	RB	Q	QB
L	L	Н	L	Н
L	Н	Н	Н	L
Н	Х	Н	No CI	nange
X	Χ	L	L	Н



## **SWITCHING CHARACTERISTICS\*** (C<sub>L</sub>=1 pF on all outputs)

			HCA6 2-Mic		HCA6300 Series 3-Micron HCMOS							
Symbol	Parameter	Min		T	Max		Min		T	Max		Unit
			Limit	Тур	K**	Limit	K**	Limit	Тур	K**	Limit	
tPLH	Propagation Delay, D to Q	0.4	1.8	5.2	2.2	9.6	0.6	2.8	8.0	2.6	15.4	ns
tPHL	(Figure 1)	0.4	1.6	4.5	2.2	8.4	0.4	2.2	7.1	2.4	14.2	
tPLH	Propagation Delay, D to QB (Figure 1)	0.4	1.4	3.9	2.0	7.2	0.6	2.6	6.9	2.9	13.0	ns
tPHL		0.6	1.6	4.9	2.2	9.0	0.6	2.4	6.8	2.9	13.2	
tPHL	Propagation Delay, RB to Q (Figure 2)	0.4	1.8	5.1	2.2	9.4	0.4	3.0	8.4	2.4	16.2	ns
tPLH	Propagation Delay, RB to QB (Figure 2)	0.4	1.4	4.8	2.2	7.0	0.6	2.2	6.2	2.9	12.0	ns
tPLH	Propagation Delay, EB to Q	0.4	2.2	6.5	2.2	12.0	0.6	3.4	9.9	2.6	19.4	ns
tPHL	(Figure 3)	0.4	2.0	6.1	2.2	11.2	0.4	3.2	9.3	2.4	18.2	
tPLH	Propagation Delay, EB to QB		1.8	5.5	2.0	10.2	0.6	2.8	8.5	2.9	17.0	ns
tPHL	(Figure 3)	0.6	2.0	6.2	2.2	11.4	0.6	3.0	8.8	2.9	17.2	



<sup>\*</sup>See Section 4 for minimum, typical, and maximum conditions. \*\* $tp(total) = tp(C_L = 1 pF) + K(C_L - 1 pF)$ , for K in ns/pF. See Section 4.

TIMING REQUIREMENTS ( $V_{DD}$ =4.5 to 5.5 V,  $T_A$ = -40° to 85° C)

Symbol	mbol Parameter		HCA 6200 Series 2-Micron HCMOS (Input $t_r = t_f = 3$ ns)	HCA 6300 Series 3-Micron HCMOS (Input $t_r = t_f = 5$ ns)	Unit	
			Minimum	Minimum		
t <sub>su</sub>	Setup Time	D to EB (Figure 4)	5.2	7.0	ns	
th	Hold Time	EB to D (Figure 4)	1.2	1.0	ns	
t <sub>W</sub>	Pulse Width	RB (Figure 2) EB (Figure 4)	4.8 7.8	11.0 12.0	ns	

## **INPUT LOAD FACTORS**

1			
1	IUL	Input Unit Load Factors—D, RB, EB	10
1	101	input offit Load ( actors— b, Nb, Lb	1.0

# **SWITCHING WAVEFORMS**




Figure 1





Figure 2








Figure 4


# **Triple NAND Latch**

Primary Cells: 2
Netlist Format:
\$SUBU C027
Q1 QB1 Q2 QB2 Q3 QB3 / &
SB1 RB1 SB2 RB2 SB3 RB3

#### **FUNCTION TABLE**

Inp	uts	Outputs					
SB	RB	Q	QB				
L	L	Н*	Н*				
L	Н	Н	L				
Н	L	L	Н				
Н	Н	No Change					

\* Both outputs will remain high as long as SB and RB are low, but the output states are unpredictable if SB and RB go high simultaneously. (1/3 OF MACROCELL)



\* This output is dependent on the previous outputs loading and requires special timing considerations. Refer to Section 4.


## **SWITCHING CHARACTERISTICS\*** (C<sub>L</sub> = 1 pF on all outputs)

			HCA( 2-Mic	HCA6300 Series 3-Micron HCMOS								
Symbol	Parameter	N	Min		Max		Min			Max		Unit
			Limit	Тур	K**	Limit	K**	Limit	Тур	K**	Limit	
tPLH	Propagation Delay, SB to Q (Figure 1)	0.4	0.8	1.8	2.0	3.4	0.6	1.0	2.7	2.4	5.0	ns
tPHL	Propagation Delay, SB to QB (Figure 1)	1.4	2.2	5.4	6.6	10.0	0.8	2.6	7.1	3.8	13.4	ns
tPHL	Propagation Delay, RB to Q (Figure 1)	1.4	2.2	5.4	6.6	10.0	0.8	2.6	7.1	3.8	13.4	ns
tPLH	Propagation Delay, RB to QB (Figure 1)	,0.4	0.8	1.8	2.0	3.4	0.6	1.0	2.7	2.4	5.0	ns
tPHL	Propagation Delay, Q to QB (Figure 2)	1.4	1.8	6.6	6.6	8.6	0.8	1.6	4.5	3.8	8.4	ns
tPHL	Propagation Delay, QB to Q (Figure 2)	1.4	1.8	2.0	6.6	8.6	0.8	1.6	4.5	3.8	8.4	ns

<sup>\*</sup>See Section 4 for minimum, typical, and maximum conditions.

IUL Input Un	it Load Factors—SB, RB	1.0
--------------	------------------------	-----

<sup>\*\*</sup>tp(total)=tp( $C_L=1$  pF)+K( $C_L-1$  pF), for K in units of ns/pf. See Section 4.






Figure 1

# 4-to-1 Multiplexer with 3-State **Output**


Primary Cells: 3 **Netlist Format:** \$SUBU C028

Y / D0 D1 D2 D3 SL0 SL1 &

SL2 SL3 EB

Pin Names:

D0-D3-Data Inputs SL0-SL3-Select Inputs EB-Output Enable Bar



#### **FUNCTION TABLE**

EB	SL0	SL1	SL2	SL3	Υ
L	Н	L	L	L	D0
L	L	Н	L	L	D1
L	L	L	Н	L	D2
L	L	L	L	Н	D3
Н	Χ	Χ	Χ	Χ	Z


## **SWITCHING CHARACTERISTICS\*** ( $C_L = 1 pF$ on all outputs)

			HCA6200 Series 2-Micron HCMOS					HCA6300 Series 3-Micron HCMOS				
Symbol	Parameter	N	Min		Max		Min			M	lax	Unit
			Limit	Тур	K**	Limit	K**	Limit	Тур	K**	Limit	
tPLH	Propagation Delay, D0-D3, SL0-SL3 to Y (Figures 1 and 2)	0.4	1.8	4.6	2.0	8.6	0.6	2.8	8.4	3.0	15.6	ns
tPHL		0.4	1.8	5.1	2.0	9.4	0.6	3.0	8.4	2.6	15.6	
tPLZ	Propagation Delay, EB to Y (Figure 3)	_	1.0	2.6		4.8	_	3.0	3.7		7.8	ns
tPHZ		_	0.8	1.8	_	3.4	_	3.0	5.2	_	5.6	
tPZL		0.4	1.8	4.8	2.0	8.8	0.6	3.0	5.2	2.6	11.4	
tPZH		0.4	1.6	3.9	2.0	7.2	0.6	3.0	5.2	3.0	10.4	

IUL Input Unit Load Factors—D0-D3, SL0-SL3, EB	1.0
--	-----

<sup>\*</sup>See Section 4 for minimum, typical, and maximum conditions.

\*\*tp(total)=tp(C<sub>L</sub>=1 pF)+K(C<sub>L</sub>-1 pF), for K in units of ns/pF. See Section 4.








Figure 3
Refer to Figure 7 in Section 9.



# 4-to-1 Data Multiplexer

Primary Cells: 3
Netlist Format:
\$SUBU C029
Y YB / D0 D1 D2 D3 SLA SLB

Pin Names: D—Data In SLA—Select A (LSB) SLB—Select B (MSB) Y—Data Out YB—Data Out Bar



\*This output is dependent on the previous outputs loading and requires special timing considerations. Refer to Section 4.

#### **FUNCTION TABLE**


SLB	SLA	Y	YB
L	L	D0	$\overline{\text{DO}}$
L	Н	D1	D1
Н	L	D2	D2
Н	Н	D3	D3


## **SWITCHING CHARACTERISTICS\*** (C<sub>L</sub>=1 pF on all outputs)


			HCA6200 Series 2-Micron HCMOS						HCA6300 Series 3-Micron HCMOS					
Symbol	Parameter	N	/lin	T	Max		N	1in		Max		Unit		
		K**	Limit	Тур	K**	Limit	K**	Limit	Тур	K**	Limit			
tPLH	Propagation Delay, any D to Y	0.4	1.6	4.3	1.2	8.0	0.4	2.2	6.8	2.0	13.6	ns		
tPHL	(Figure 1)	0.4	1.6	4.4	1.4	8.2	0.4	2.2	6.8	2.0	13.6			
tPLH	Propagation Delay, any D to YB (Figure 1)	0.4	2.0	5.6	1.4	10.4	0.4	2.8	8.4	2.0	16.6	ns		
tPHL		0.4	2.0	5.6	1.4	10.4	0.4	2.8	8.4	2.0	16.6			
tPLH	Propagation Delay, SLA to Y (Figure 1)	0.4	1.8	5.5	1.2	10.0	0.4	3.0	8.8	2.0	17.2	ns		
tPHL		0.4	1.8	5.5	1.4	10.2	0.4	3.0	8.8	2.0	17.2			
tPLH	Propagation Delay, SLA to YB	0.4	2.4	6.7	1.4	12.4	0.4	3.6	10.4	2.0	20.2	ns		
tPHL	(Figure 1)	0.4	2.4	6.7	1.4	12.4	0.4	3.6	10.4	2.0	20.2			
tPLH	Propagation Delay, SLB to Y	0.4	1.6	4.1	1.2	7.6	0.4	2.2	6.7	2.0	13.2	ns		
tPHL	(Figure 1)	0.4	1.6	4.3	1.4	8.0	0.4	2.2	6.7	2.0	13.2			
tPLH	Propagation Delay, SLB to YB	0.4	2.0	5.5	1.4	10.2	0.4	2.8	8.3	2.0	16.2	ns		
tPHL	(Figure 1)	0.4	2.0	5.4	1.4	10.0	0.4	2.8	8.3	2.0	16.2			
tPLH	Propagation Delay, Y to YB	0.4	0.8	1.8	1.4	3.4	0.4	0.6	1.6	2.0	3.0	ns		
tPHL	(Figure 2)	0.4	0.8	1.8	1.4	3.4	0.4	0.6	1.6	2.0	3.0			

\*See Section 4 for minimum, typical, and maximum conditions. \*\* $tp(total) = tp(C_L = 1 pF) + K(C_L - 1 pF)$ , for K in ns/pF. See Section 4.

IUL	Input Unit Load Factors—D0, D1, D2, D3, SLA, SLB	1.0








# **4-Bit Parity Checker**

Primary Cells: 3 **Netlist Format:** \$SUBU C030 Y / A B C D EO Pin Names:

A, B, C, D-Data Inputs EO-Even/Odd Parity Select Y—Parity Output



#### **FUNCTION TABLE**

Input EO	Number of inputs A through D that are high	Output Y
L	0, 2, 4	Н
	1,3	L
Н	0, 2, 4	L
	1, 3	Н

#### **SWITCHING CHARACTERISTICS\*** (C<sub>L</sub>=1 pF on all outputs)

	. <u>-</u>				Series CMOS			HCA6300 Series 3-Micron HCMOS				
Symbol	Parameter	N	1in	Т	M	lax	N	lin	T	M	lax	Unit
		K**	Limit	Тур	K**	Limit	K**	Limit	Тур	K**	Limit	
tPLH	Propagation Delay, A, B, C, D to Y	0.8	1.8	7.2	4.0	13.4	0.8	5.2	14.1	3.6	24.4	ns
tPHL	(Figure 1)	1.0	2.6	8.6	5.0	16.0	0.8	5.2	14.1	3.6	24.8	
tPLH	Propagation Delay, EO to Y	0.8	1.4	3.7	4.0	6.8	0.8	2.2	5.9	3.6	11.4	ns
tPHL	(Figure 1)		1.6	3.9	5.0	7.2	0.8	2.2	5.9	3.6	12.0	

#### **INPUT LOAD FACTORS**

Factors—A, B, C, D, EO	1.0
------------------------	-----

#### **SWITCHING WAVEFORMS**






Figure 1

<sup>\*</sup>See Section 4 for minimum, typical, and maximum conditions. \*\*tp(total)=tp(1 pF)+K( $C_L-1$ pF), for K in units of ns/pF. See Section 4.

# LOGIC DIAGRAM



## **10-BIT PARITY GENERATOR EXAMPLE**



#### **Function Table**

Input Select	Sum of Inputs 10 through 19	Output Parity
Low	Even	High
	Odd	Low
High	Even	Low
	Odd	High


# **Triple NOR Latch**

Primary Cells: 2
Netlist Format:
\$SUBU C031
Q1 QB1 Q2 QB2 Q3 QB3 / &
R1 S1 R2 S2 R3 S3

#### **FUNCTION TABLE**

S	R	Q	QB
.L	L	NO (	CHG
L	Н	L	Н
Н	L	Н	L
Н	Н	L*	L*

<sup>\*</sup> Both outputs will remain low as long as S and R are high, but the output states are unpredictable if S and R go low simultaneously.



\*This output is dependent on the previous outputs loading and requires special timing considerations. Refer to Section 4.

#### **SWITCHING CHARACTERISTICS\*** (C<sub>L</sub> = 1 pF on all outputs)


				6200 s ron H	Series CMOS							
Symbol	Parameter	N	1in	_	M	lax	N	lin	_	Max		Unit
			Limit	Тур	K**	Limit	K**	Limit	Тур	K**	Limit	
tPLH	Propagation Delay, S to Q (Figure 1)	1.6	2.4	6.4	6.6	11.8	1.1	2.8	7.7	5.6	14.2	ns
tPHL	Propagation Delay, S to QB (Figure 1)	0.4	1.2	2.8	2.0	5.2	0.4	0.8	2.5	2.0	4.6	ns
tPHL	Propagation Delay, R to Q (Figure 1)	0.4	1.2	2.9	2.0	5.4	0.4	0.8	2.5	2.0	4.6	ns
tPLH	Propagation Delay, R to QB (Figure 1)	1.6	2.4	6.4	6.6	11.8	1.1	2.8	7.7	5.6	14.2	ns
tPLH	Propagation Delay, Q to QB (Figure 2)	1.6	1.6	4.6	6.6	7.8	1.1	2.4	5.2	5.6	9.6	ns
tPLH	Propagation Delay, QB to Q (Figure 2)	1.6	1.6	4.6	6.6	7.8	1.1	2.4	5.2	5.6	9.6	ns


<sup>\*</sup>See Section 4 for minimum, typical, and maximum conditions.

#### **INPUT LOAD FACTORS**

	IUL	Input Unit Load Factors—R, S	1.0	
- 1				r

#### **SWITCHING WAVEFORMS**





<sup>\*\*</sup>tp(total)=tp( $C_L=1$  pF)+K( $C_L-1$  pF), for K in units of ns/pF. See Section 4.


# MOTOROLA SEMICONDUCTOR I TECHNICAL DATA

C032

# **Full Adder**

Primary Cells: 3 **Netlist Format:** \$SUBU C032 CO SM / A B CI

Pin Names: A, B-Binary Data Inputs CI-Carry In CO-Carry Out SM—Sum Output



#### **FUNCTION TABLE**

Α	В	CI	SM	СО
L	L	L	L	L
L	Н	L	Н	L
H	L	L	Н	L
Н	Н	L	L	Н
L	L	Н	Н	L
L	Н	Н	L	Н
Н	L	Н	L	Н
Н	Н	Н	Н	Н


# **SWITCHING CHARACTERISTICS\*** ( $C_L = 1$ pF on all outputs)


					Series CMOS		HCA6300 Series 3-Micron HCMOS					
Symbol	Parameter	N	1in	_	M	lax	N	lin		Max		Unit
		K**	Limit	Тур	K**	Limit	K**	Limit	Тур	K**	Limit	
tPLH	Propagation Delay, A, B to CO	0.4	2.6	6.8	2.0	12.6	0.8	4.8	13.5	3.2	26.0	ns
tPHL	(Figure 1)	0.6	2.6	7.9	2.4	14.6	0.8	4.8	13.5	3.2	26.0	
tPLH	Propagation Delay, A, B to SM	0.4	2.8	7.9	2.0	14.6	0.8	4.0	12.1	4.2	24.0	ns
tPHL	(Figure 1)	0.4	3.0	7.9	2.0	14.6	0.8	4.0	12.1	4.2	24.0	1
tPLH	Propagation Delay, CI to CO	0.4	1.6	4.3	2.0	8.0	0.8	2.4	6.4	3.2	12.0	ns
tPHL	(Figure 1)	0.6	1.6	4.3	2.4	8.0	0.8	2.4	6.4	3.2	12.0	
tPLH	Propagation Delay, CI to SM	0.4	1.8	4.6	2.0	8.6	0.8	2.4	6.7	4.2	13.0	ns
tPHL	(Figure 1)	0.4	2.0	5.0	2.0	9.2	0.8	2.4	6.7	4.2	13.0	

			١
IUL	Input Unit Load Factors—A, B, CI	1.0	1
.0_	input offit Loud ( dotors 71, D, of	1.0	

<sup>\*</sup>See Section 4 for minimum, typical, and maximum conditions.

\*\*tp(total)=tp(1 pF)+K(C<sub>L</sub>-1 pF), for K in units of ns/pF. See Section 4.





# 1-of-4 Decoder With Active-Low **Outputs and 2 Inverters**


Primary Cells: 4 **Netlist Format:** \$SUBU C033

YOB Y1B Y2B Y3B D1 D2 / A B & Y0B-Y3B-Active-Low Decoded EB C1 C2

Pin Names:

A, B—Inputs A=LSB B=MSB EB—Active Low Enable Outputs

C1, C2—Inverter Inputs D1, D2—Inverter Outputs



#### **FUNCTION TABLE**

Α	В	EB	YOB	Y1B	Y2B	<b>ҮЗВ</b>
Х	Х	Н	Н	Н	Н	Н
L	L	L	L	Н	Н	Н
Н	L	L	Н	L	Н	Н
L	Н	L	Н	Н	L	Н
Н	Н	L	Н	Н	Н	L

#### **SWITCHING CHARACTERISTICS\*** (C<sub>I</sub> = 1 pF on all outputs)

	_		HCA6 2-Mic		Series CMOS							
Symbol	Parameter	Min		T	M	lax	N	lin	т	M	lax	Unit
			Limit	Тур	K**	Limit	K**	Limit	Тур	K**	Limit	
tPLH	Propagation Delay, A,B to Y3B, (3 levels)	0.4	1.2	3.5	1.8	6.4	0.6	2.2	5.9	2.8	11.0	ns
tPHL	(Figure 1) A to Y1B, B to Y2R		2.0	5.3	3.4	9.8	0.7	2.6	7.5	4.0	14.6	
tPLH	Propagation Delay, A,B to Y0B-Y2B (4 levels)		1.6	4.6	1.8	8.6	0.6	2.6	7.4	2.8	14.4	ns
tPHL	(Figure 1)	0.8	2.2	6.7	3.4	12.4	0.7	3.4	9.5	4.0	18.4	
<sup>t</sup> PLH	Propagation Delay, EB to Y0B-Y3B	0.4	1.4	3.2	1.8	6.0	0.6	1.6	4.5	2.8	8.8	ns
tPHL	(Figure 2)		1.6	4.1	3.4	7.6	0.7	2.0	5.7	4.0	11.0	
tPLH	Propagation Delay, C to D		0.8	1.7	1.8	3.2	0.4	0.8	2.4	2.6	4.6	ns
tPHL	(Figure 1)	0.4	0.8	1.8	1.8	3.4	0.4	0.8	2.1	2.0	4.0	

-				
	IUL	Input Unit Load Factors—A, B, EB and C	1.0	1

<sup>\*</sup>See Section 4 for minimum, typical, and maximum conditions. \*\*tp(total)=tp( $C_L=1$  pF)+K( $C_L-1$  pF), for K in units of ns/pF. See Section 4.





Figure 1

Figure 2


# **LOGIC DIAGRAM**



#### П

#### **POSSIBLE APPLICATION**

#### 1-of-16 Decoder w/ Outputs (L) 18 Cells




#### **NETLIST FORMAT:**

\$\$
\$SUBU C033
Y0 Y1 Y2 Y3 CB DB / A B DCB C D
\$SUBU C033
Y4 Y5 Y6 Y7 \* \* / A B DC \* \*
\$SUBU C033
Y8 Y9 Y10 Y11 \* \* / A B DBCB \* \*
\$SUBU C033
Y12 Y13 Y14 Y15 \* \* / A B DBC \* \*
\$SUBU C001
DCB DC DBCB / D CB D C CB DB
\$SUBU C001
DBC \* \* / C DB \* \* \* \*
\$\$

# Parallel Load D Flip-Flop with Reset


Primary Cells: 4
Netlist Format:
\$SUBU C034
Q QB / PEB PD D CK R

Pin Names:
PEB—Preset Enable Bar
PD—Preset Data
D—Data In
CK—Clock
R—Reset
Q—Data Out
QB—Data Out Bar



#### **FUNCTION TABLE**

СК	R	PEB	D	Q	QB	Function Description
Х	Н	Х	Х	L	Н	Reset flip-flop output Q low. R overrides CK and PEB inputs.
Х	L	L	Х	PD	PD	Data at the PD input is loaded asynchronously into the flip-flop. The flip-flop is disabled while PEB $=$ L.
<i>/</i>	L L	H H	L H	L H	H L	Data at the D input is loaded into the flip-flop on the rising edge of the clock.
~	L	Н	Х	No Change	No Change	Outputs are not affected on the falling edge of the clock.



# **SWITCHING CHARACTERISTICS\*** ( $C_L = 1$ pF on all outputs)

				6200 S					6300 S cron HC			
Symbol	Parameter	Min		_	M	lax	N	lin		M	lax	Unit
			Limit	Тур	K**	Limit	K**	Limit	Тур	K**	Limit	
f	Clock Frequency (50% Duty Cycle) (Figure 1)	_		_	_	55		_		_	35	MHz
tPLH	Propagation Delay, CK to Q	0.4	2.4	7.1	2.2	13.2	0.6	4.4	12.6	2.8	24.4	ns
tPHL	(Figure 1)	0.6	2.0	5.8	2.2	10.8	0.6	3.6	10.3	2.2	20.0	
<sup>t</sup> PLH	Propagation Delay, CK to QB	0.4	1.8	5.0	2.2	9.2	0.6	3.0	8.8	2.8	17.2	ns
tPHL	(Figure 1)	0.4	2.0	5.8	2.2	10.8	0.6	3.4	9.9	2.6	19.4	
tPHL	Propagation Delay, R to Q (Figure 2)	0.6	1.4	4.3	2.2	8.0	0.6	2.4	6.5	2.2	12.4	ns
tPLH	Propagation Delay, R to QB (Figure 2)	0.4	2.6	5.6	2.2	13.9	0.6	3.2	9.2	2.8	17.8	ns
tPLH	Propagation Delay, PEB to Q	0.4	3.6	10.6	2.2	19.6	0.6	6.2	17.5	2.8	34.0	ns
tPHL	(Figure 5)	0.6	3.0	9.8	2.2	16.2	0.6	5.6	15.4	2.2	29.6	
tPLH	Propagation Delay, PEB to QB	0.4	2.6	7.9	2.2	14.6	0.6	5.0	13.9	2.8	26.8	ns
tPHL	(Figure 5)	0.4	3.2	9.2	2.2	17.0	0.6	5.4	15.0	2.6	29.0	
<sup>t</sup> PLH	Propagation Delay, PD to Q	0.4	3.0	9.6	2.2	17.8	0.6	5.6	15.9	2.8	31.0	ns
tPHL	(Figure 3)	0.6	2.6	7.9	2.2	14.6	0.6	4.8	13.7	2.2	26.6	
tPLH	Propagation Delay, PD to QB	0.4	2.4	7.0	2.2	13.0	0.6	4.2	12.2	2.8	23.8	ns
tPHL	(Figure 3)	0.4	2.8	8.3	2.2	15.4	0.6	4.6	13.3	2.6	26.0	

# **TIMING REQUIREMENTS** (VDD = 4.5 to 5.5 V, $T_A = -40^{\circ}$ to 85° C)

Symbol	Pa	ırameter	HCA 6200 Series 2-Micron HCMOS (Input t <sub>r</sub> =t <sub>f</sub> =3 ns)	HCA 6300 Series 3-Micron HCMOS (Input t <sub>r</sub> =t <sub>f</sub> =5 ns)	Unit
			Minimum	Minimum	
t <sub>Su</sub>	Setup Time	D to CK (Figure 4) PD to PEB (Figure 6)	4.8 8.8	9.0 12.0	ns
th	Hold Time	CK to D (Figure 4) PEB to PD (Figure 6)	2.8 0.6	4.0 4.0	ns
t <sub>rec</sub>	Recovery Time	R to CK (Figure 2) PEB to CK (Figure 5)	16.2 17.8	23.0 25.0	ns
t <sub>w</sub>	Pulse Width	CK, t <sub>w(L)</sub> (Figure 1) CK, t <sub>w(H)</sub> (Figure 1) R (Figure 2) PEB (Figure 5)	9.0 4.4 8.8 10.4	16.0 16.0 13.0 15.0	ns

IUL   Input Unit Load Factors—PEB, PD, D, CK, R   1.0	IUL	Input Unit Load Factors—PEB, PD, D, CK, R	1.0	1
---	-----	---	-----	---

<sup>\*</sup>See Section 4 for minimum, typical, and maximum conditions. \*\* $t_p(total) = t_p(C_L = 1 \text{ pF}) + K(C_L - 1 \text{ pF})$ , for K in units of ns/pF. See Section 4.




Figure 1




Figure 2




Figure 3





Figure 4




# Multiplexed D Flip-Flop with Reset (L)

Primary Cells: 4 **Netlist Format:** \$SUBU C035 Q QB / DO D1 SL CK R

Pin Names: CK-Clock R-Reset SL—Select

> D0,D1—Data Inputs Q1, QB—Data Outputs



#### **FUNCTION TABLE**

СК	R	SL	D1	D0	Q	QB	Function Performed
x / / \	H L L	X L H X	X X X	X X X	L D1 D0 No C	H D1 D0	Reset Outputs Data from D1 goes to Outputs Data from D0 goes to Outputs None

X=Don't Care

# **SWITCHING CHARACTERISTICS\*** ( $C_L = 1$ pF on all outputs)

	Parameter			Series CMOS		HCA6300 Series 3-Micron HCMOS							
Symbol			Min		Max		Min		T	Max		Unit	
		K**	Limit	Тур	K**	Limit	K**	Limit	Тур	K**	Limit		
f	Clock Frequency (50% Duty Cycle) (Figure 1)			_	_	59	_		_		33	MHz	
tPLH	Propagation Delay, CK to Q	0.4	2.4	7.0	1.2	13.0	0.4	4.6	13.3	3.0	23.0	ns	
tPHL	(Figure 1)	0.4	2.8	7.2	2.0	13.4	0.4	4.6	11.8	2.0	21.6		
tPLH	Propagation Delay, CK to QB	0.4	2.4	6.3	2.0	11.6	0.4	3.6	9.9	2.0	18.8	ns	
tPHL	(Figure 1)		2.2	5.8	2.2	10.8	0.4	3.6	10.6	2.0	19.4		
tPHL	Propagation Delay, R to Q (Figure 2)	0.4	3.0	7.6	2.0	14.0	0.4	3.6	12.2	2.0	22.8	ns	
tPLH	Propagation Delay, R to QB (Figure 2)	0.4	2.6	6.6	2.0	12.2	0.4	3.6	11.0	2.0	20.0	ns	

#### **TIMING REQUIREMENTS** $(V_{DD} = 4.5 \text{ to } 5.5 \text{ V}, T_{\Delta} = -40^{\circ} \text{ to } +85^{\circ}\text{C})$

Symbol	P	'arameter	HCA 6200 Series 2-Micron HCMOS (Input t <sub>r</sub> =t <sub>f</sub> =3 ns)	HCA 6300 Series 3-Micron HCMOS (Input t <sub>r</sub> = t <sub>f</sub> = 5 ns)	Unit
			Minimum	Minimum	]
t <sub>Su</sub>	Setup Time	D0,D1 to CK (Figure 3) SL to CK (Figure 3)	8.8 8.8	11.0 16.0	ns
th	Hold Time	CK to D0,D1 (Figure 3) CK to SL (Figure 3)	2.4 2.4	10.0 8.0	ns
t <sub>rec</sub>	Recovery Time	R to CK (Figure 2)	7.0	14.0	ns
t <sub>W</sub>	Pulse Width	CK,t <sub>W(L)</sub> (Figure 1) CK,t <sub>W(H)</sub> (Figure 1) R (Figure 2)	9.0 9.0 7.0	17.0 17.0 13.0	ns

<sup>\*</sup>See Section 4 for minimum, typical, and maximum conditions. \*\* $tp(total)=tp(C_L=1 pF)+K(C_L-1 pF)$ , for K in units of ns/pF. See Section 4.

# **INPUT LOAD FACTORS**

IUL	Input Unit Load Factors—D0,SL,D1,CK and R	1.0	
-----	---	-----	--

# **SWITCHING WAVEFORMS**







Figure 2




# **LOGIC DIAGRAM**



## **TIMING DIAGRAM**




#### **LSSD EXAMPLE USING C035**



# **Toggle Enable Flip-Flop** With Reset (L)

Primary Cells: 4 **Netlist Format:** \$SUBU C036 Q QB / CK TE RB Pin Names: CK—Clock Input TE—Toggle Enable Input RB—Reset Bar Input Q, QB-Data Outputs



#### **FUNCTION TABLE**

RB	TE	СК	Q	QB
L	Х	Χ	L	Н
Н	Н	$\mathcal{L}$	Out	puts
				ggle
Н	Χ	$\overline{}$	No C	hange
Н	L	$\mathcal{L}$	No C	hange

## **SWITCHING CHARACTERISTICS\*** ( $C_L = 1$ pF on all outputs)

	_				Series CMOS								
Symbol	Parameter	Min		T	Max		Min		T	Max		Unit	
			Limit	Тур	K**	Limit	K**	Limit	Тур	K**	Limit		
f	Clock Frequency (50% duty cycle)		_	_	_			_	_	_	40	MHz	
tPLH	Propagation Delay, CK to Q		2.6	7.9	2.0	14.6	0.6	4.6	14.1	1.7	24.8	ns	
tPHL	(Figure 1)	0.4	2.6	7.9	2.0	14.6	0.7	4.4	13.2	2.3	23.2		
tPLH	Propagation Delay, CK to QB	0.4	2.4	7.0	2.0	13.0	0.7	3.8	11.8	2.6	19.8	ns	
tPHL	(Figure 1)		2.4	7.2	2.0	13.4	0.6	4.0	12.1	2.2	21.4		
tPHL	Propagation Delay, RB to Q (Figure 2)	0.4	2.6	7.5	2.0	13.8	0.7	4.2	12.8	2.3	23.0	ns	
tPLH	Propagation Delay, RB to QB (Figure 2)	0.4	2.0	5.8	2.0	10.8	0.7	3.8	11.1	2.6	19.8	ns	

#### **TIMING REQUIREMENTS** $(V_{DD} = 4.5 \text{ to } 5.5 \text{V}, T_A = -40 \text{ to } +85 ^{\circ}\text{C})$

Symbol	Pa	rameter	HCA6200 Series 2-Micron HCMOS (Input t <sub>r</sub> =t <sub>f</sub> =3 ns)	HCA6300 Series 3-Micron HCMOS (Input t <sub>r</sub> =t <sub>f</sub> =5 ns)	Unit	
			Minimum	Minimum		
t <sub>su</sub>	Setup Time	TE to CK (Figure 3)	7.6	11.0	ns	
th	Hold Time	CK to TE (Figure 3)	0.0	1.0	ns	
t <sub>rec</sub>	Recovery Time	RB to CK (Figure 2)	9.8	17.0	ns	
t <sub>W</sub>	Pulse Width	CK, t <sub>W(L)</sub> (Figure 1) CK, t <sub>W(H)</sub> (Figure 1) RB (Figure 2)	6.8 7.4 4.8	13.0 13.0 10.0	ns	

IUL	Input Unit Load Factors—CK, TE, RB	1.0	

<sup>\*</sup>See Section 4 for minimum, typical, and maximum conditions.

\*\*tp(total)=tp(C<sub>L</sub>=1 pF)+K(C<sub>L</sub>-1 pF) for K in units of ns/pF. See Section 4.






Figure 2






# J-K Flip-Flop with Reset & Set

Primary Cells: 5 Netlist Format: \$SUBU C037 Q QB / S J CK K R

#### **FUNCTION TABLE**

R	S	СК	J	K	Q	QB
Ή	L	Х	Х	Х	L	Н
L	Н	X	Х	Х	Н	L
L	L	$\mathcal{I}$	L	L	No Ch	ange
L	L	$\mathcal{I}$	L	Н	L	Н
L	L	$\mathcal{L}$	H	L	н	L
L	L	$\mathcal{I}$	Н	Н	Tog	gle
L	L	$\overline{}$	Х	Х	No Ch	ange
Н	Н	X	Χ	Χ	L*	L*

<sup>\*</sup> Both outputs will remain low as long as Set and Reset are high, but the output states are unpredictable if Set and Reset go low simultaneously.



## **SWITCHING CHARACTERISTICS\*** ( $C_L = 1$ pF on all outputs)

			HCA6300 Series 3-Micron HCMOS									
Symbol	Parameter	N	1in	Тур	Max		N	lin	<b>-</b>	Max		Unit
		K**	Limit		K**	Limit	K**	Limit	Тур	K**	Limit	
f	Clock Frequency (50% Duty Cycle) (Figure 1)	_			_	60	_	_	_		35	MHz
tPLH	Propagation Delay, CK to Q	0.4	2.2	6.5	2.4	12.0	0.6	4.0	11.9	3.8	21.0	ns
tPHL	(Figure 1)	0.6	2.2	6.3	2.4	11.6	0.4	3.4	10.4	3.0	19.2	
tPLH	Propagation Delay, CK to QB	0.4	2.6	7.7	2.4	14.2	0.6	4.4	12.9	3.2	23.6	ns
tPHL	(Figure 1)	0.4	2.6	7.4	2.2	13.6	0.4	4.2	12.2	2.4	22.2	
tPHL	Propagation Delay, R to Q (Figure 2)	0.6	1.6	4.5	2.4	8.4	0.4	2.4	6.7	3.0	13.6	ns
tPLH	Propagation Delay, R to QB (Figure 2)	0.4	2.0	6.1	2.4	11.2	0.6	3.2	9.5	3.2	19.6	ns
tPLH	Propagation Delay, S to Q (Figure 2)	0.4	2.6	7.8	2.4	14.4	0.6	3.8	11.0	3.8	21.4	ns
tPHL	Propagation Delay, S to QB (Figure 2)	0.4	1.4	4.4	2.2	8.2	0.4	2.4	6.6	2.4	12.2	ns

<sup>\*</sup>See Section 4 for minimum, typical, and maximum conditions.

IUL	Input Unit Load Factors—J, K, CK, S and R	1.0	

<sup>\*\*</sup>tp(total)=tp( $C_L=1$  pF)+K( $C_L-1$  pF), for K in units of ns/pF. See Section 4.

# TIMING REQUIREMENTS (VDD = 4.5 to 5.5 V, TA = $-40^{\circ}$ to 85° C)

Symbol		Parameter	HCA 6200 Series 2-Micron HCMOS (Input $t_r = t_f = 3$ ns)	HCA 6300 Series 3-Micron HCMOS (Input t <sub>r</sub> = t <sub>f</sub> = 5 ns)	Unit	
			Minimum	Minimum	1	
t <sub>su</sub>	Setup Time	J or K to CK (Figure 3)	9.0	17.0	ns	
th	Hold Time	CK to J or K (Figure 3)	0.0	1.0	ns	
t <sub>rec</sub>	Recovery Time	R to CK (Figure 3) S to CK (Figure 2)	15.2 15.0	21.0 23.0	ns	
t <sub>W</sub>	Pulse Width	CK (Figure 1) R (Figure 2) S (Figure 2)	8.2 8.0 8.4	15.8 10.0 12.0	ns	

## **SWITCHING WAVEFORMS**




Figure 2





Figure 3



# 1-Bit Presettable Up/Down Counter with Set

Primary Cells: 5 Netlist Format: \$SUBU C038

Q TOB / S PD PEB CK TIB MD

Pin Names:

S-Set Input

PD—Preset Data Input

PEB—Preset Enable Bar Input


CK—Clock Input

TIB—Toggle Input Bar

MD-Mode


Q—Counter Output

TOB-Toggle Output Bar



#### **FUNCTION TABLE**

СК	S	PEB	PD	TIB	MD	тов	Q	Function Description
X X	H X	X X	X	L H	L/H X	L/H H	H No Change	Set counter output Q high. S overrides CK and PEB inputs. TOB is dependent on TIB and MD.
X X	L	L L	L/H L/H	L L	H	H/L L/H	L/H L/H	Data at the PD input is loaded asynchronously into the counter. The counter is disabled while PEB=L. For MD=L and TIB=L, Q=TOB. For MD=H and TIB=L, TOB is the complement of Q.
/// /	L L L	H H H	X X X	L H	L X X	Toggle Toggle H No Change	Toggle Toggle No Change No Change	Count down mode, advances to next state. This and all succeeding stages are disabled while TIB=H.



# **SWITCHING CHARACTERISTICS\*** (C<sub>L</sub> = 1 pF on all outputs)

				6200 S cron HC		•			6300 S cron HC			
Symbol	Parameter	N	1in	T	M	lax	N	lin	т	M	lax	Unit
		K**	Limit	Тур	K**	Limit	K**	Limit	Тур	K**	Limit	
f	Clock Frequency (50% Duty Cycle) (Figure 1)		_			55		<del></del> '	_	-	40	MHz
tPLH	Propagation Delay, CK to Q	0.6	3.6	5.4	2.0	10.0	0.6	3.0	8.3	2.6	15.8	ns
tPHL	(Figure 1)	0.6	2.2	5.8	2.0	10.8	0.6	3.2	8.7	2.4	16.6	
tPLH	Propagation Delay, CK to TOB	0.6	2.8	7.6	2.0	14.0	0.6	4.2	11.8	3.8	22.8	ns
tPHL	(Figure 1)	1.0	3.0	8.1	3.6	15.0	1.0	4.4	12.0	4.4	23.4	
tPLH	Propagation Delay, S to Q (Figure 2)	0.6	3.0	8.2	2.0	15.2	0.6	1.8	9.2	2.6	20.8	ns
tPLH	Propagation Delay, S to TOB		3.4	9.1	2.0	16.8	0.6	3.2	13.3	3.8	25.6	ns
tPHL	(Figure 2)	1.0	3.8	11.0	3.6	20.4	1.0	3.4	13.5	4.4	27.8	
tPLH	Propagation Delay, PEB to Q		3.0	7.6	2.0	13.6	0.6	3.4	9.8	2.6	19.2	ns
tPHL	(Figure 3)	0.6	3.4	8.5	2.0	15.8	0.6	4.0	10.7	2.4	20.4	
tPLH	Propagation Delay, PEB to TOB	0.6	4.0	10.4	2.0	19.2	0.6	5.8	14.5	3.8	26.8	ns
tPHL	(Figure 3)	1.0	4.0	10.4	3.6	19.2	1.0	6.2	14.8	4.4	26.8	
tPLH	Propagation Delay, PD to Q	0.6	2.6	7.1	2.0	13.2	0.6	4.0	10.8	2.6	20.6	ns
tPHL	(Figure 4)	0.6	3.0	8.3	2.0	15.4	0.6	4.6	13.1	2.4	25.8	
tPLH	Propagation Delay, PD to TOB	0.6	5.2	10.2	2.0	18.8	0.6	4.8	15.7	3.8	30.8	ns
tPHL	(Figure 4)		6.4	9.9	3.6	19.0	1.0	6.0	15.4	4.4	28.0	
tPLH	Propagation Delay, TIB to TOB (Figure 5)		3.0	3.4	2.0	6.2	0.6	1.6	4.5	3.8	8.8	ns
tPHL			4.6	4.4	3.6	8.2	1.0	2.4	6.1	4.4	11.2	
tPLH	Propagation Delay, MD to TOB	0.6	3.0	2.6	2.0	4.8	0.6	1.8	4.1	3.8	7.2	ns
tPHL	(Figure 6)	1.0	4.4	3.7	3.6	6.8	1.0	2.0	5.0	4.4	9.0	

# TIMING REQUIREMENTS ( $V_{DD} = 4.5 \text{ to } 5.5 \text{ V}$ , $T_A = -40^{\circ} \text{ to } 85^{\circ} \text{ C}$ )

Symbol		Parameter	HCA 6200 Series 2-Micron HCMOS (Input t <sub>r</sub> =t <sub>f</sub> =3 ns)	HCA 6300 Series 3-Micron HCMOS (Input t <sub>r</sub> =t <sub>f</sub> =5 ns)	Unit
			Minimum	Minimum	
t <sub>su</sub>	Setup Time	TIB to CK (Figure 8) PD to PEB (Figure 7)	8.6 7.4	15.0 13.0	ns
th	Hold Time	CK to TIB (Figure 8) PEB to PD (Figure 7)	0.0 2.8	1.0 1.0	ns
t <sub>rec</sub>	Recovery Time	S to CK (Figure 2) PEB to CK (Figure 9)	11.2 10.2	22.0 22.0	ns
t <sub>w</sub>	Pulse Width	CK (Figure 1) S (Figure 2) PEB (Figure 3)	7.8 9.2 7.8	14.0 15.0 13.0	ns

IUL	Input Unit Load Factors	CK, PEB, PD, TIB	1.0
		S, MD	2.0

<sup>\*</sup>See Section 4 for minimum, typical, and maximum conditions.

\*\*tp(total)=tp(C<sub>L</sub>=1 pF)+K(C<sub>L</sub>-1 pF), for K in units of ns/pF. See Section 4.




Figure 1




Figure 2




Figure 3




Figure 4




Figure 5





Figure 6

# **SWITCHING WAVEFORMS** (Continued)






Figure 7

Figure 8






Figure 9

# **TIMING DIAGRAM**



#### **N-BIT COUNTER EXAMPLE**



#### **Maximum Frequency Calculation:**

 $1/f_{max}$ =tp (CK to TOB)+[(n-2)•tp (TIB to TOB)]+t<sub>SU</sub> (TIB to CK) Where n=number of stages tp=Worst case propagation delay

## Example f<sub>max</sub> Calculation:

4-bit Counter Assume 1 pF loading conditions n=4 tp (CK to TOB) = 23.4 ns tp (TIB to TOB) = 11.2 ns  $t_{SU}$  (TIB to CK) = 15.0 ns  $1/f_{max}$  = 23.4 ns + [(4-2)•11.2 ns] + 15.0 ns = 60.8 ns  $f_{max}$  = 16.4 MHz


Note: The loading on TOB will probably be less than 1 pF, allowing a higher maximum frequency. The 1 pF load assumes driving two inputs and 100 mils of interconnect metal.

# 2-Bit Serial-In/Parallel-Out **Shift Register**

Primary Cells: 5 **Netlist Format:** \$SUBU C039 Q0 Q1 D0 / D CK R

#### Pin Names:

D—Serial Data Input CK—Clock Input R—Asynchronous Reset Input Q0, Q1—Parallel Data Outputs DO—Serial Data Output



#### **FUNCTION TABLE**

In	puts	
R	СК	Function
Н	Х	All outputs are asynchronously reset to low.
L		Data at D is shifted to Q0; Q0 data is shifted to Q1 / DO.
L	~	No Change.

# $\textbf{SWITCHING CHARACTERISTICS*} \quad (C_L = 1 \text{ pF on all outputs})$

	_	HCA6200 Series 2-Micron HCMOS						HCA6300 Series 3-Micron HCMOS					
Symbol	Parameter		Min		Max		Min		_	Max		Unit	
		K**	Limit	Тур	K**	Limit	K**	Limit	Тур	K**	Limit		
f	Clock Frequency (50% duty cycle)	_	_		_	55	_				40	MHz	
tPLH	Propagation Delay, CK to Q0, Q1, D0 (Figure 1)		2.8	7.6	2.4	14.0	0.6	4.4	12.5	2.4	23.2	ns	
tPHL			2.2	6.4	2.2	11.8	0.4	3.6	10.2	1.6	18.8		
tPHL	Propagation Delay, R to Q0, Q1, DO (Figure 2)	0.6	1.8	4.8	2.2	8.8	0.4	2.6	7.1	1.6	13.2	ns	

## **TIMING REQUIREMENTS** $(V_{DD} = 4.5 \text{ to } 5.5 \text{ V}, T_A = -40 \text{ to } +85^{\circ}\text{C})$

Symbol	Par	ameter	HCA6200 Series 2-Micron HCMOS (Input t <sub>r</sub> = t <sub>f</sub> = 3 ns)	HCA6300 Series 3-Micron HCMOS (Input t <sub>r</sub> =t <sub>f</sub> =5 ns)	Unit
			Minimum	Minimum	
t <sub>su</sub>	Setup Time	D to CK (Figure 3)	1.2	10.0	ns
th	Hold Time	CK to D (Figure 3)	1.8	9.0	ns
t <sub>rec</sub>	Recovery Time	R to CK (Figure 2)	8.2	24.0	ns
tw	Pulse Width	CK(L) (Figure 1) CK(H) (Figure 1) R (Figure 2)	6.6 1.6 5.6	11.0 11.0 11.0	ns

Input Unit Load Factor—D, CK, R	1.0
---------------------------------	-----

<sup>\*</sup>See Section 4 for minimum, typical, and maximum conditions. \*\*tp(total)=tp( $C_L=1$  pF)+K( $C_L-1$  pF), for K in units of ns/pF. See Section 4.






Figure 1


Figure 2



# **FUNCTION DIAGRAM**



# **TIMING DIAGRAM**



# 1-Bit ALU with 7 Functions

Primary Cells: 6 **Netlist Format:** \$SUBU C040 CO FO / CF3 A B F1 F2

#### Pin Names:

CF3—Carry In/F3 A, B—Data Inputs F1, F2—Function Inputs CO—Carry Output FO—Function Output

#### **FUNCTION TABLE**

	Inpu	ts	Outp	uts	Operation		
F1	F2	CF3	FO	СО	Performed		
L	L	L/H	*	*	Summation of A, B and CF3 (FO) with carry out (CO)		
L	H H	L	A ⊕ B A ⊕ B	L H	XOR of A and B XNOR of A and B		
H	L L	L H	A • B A • B	L H	NAND of A and B AND of A and B		
H	IΙ	H	$\frac{A + B}{A + B}$	L H	OR of A and B NOR of A and B		

#### CF3 A В F1 F0 F2

#### **SWITCHING CHARACTERISTICS\***

(C<sub>L</sub> = 1 pF on all outputs)


Symbol		HCA6200 Series 2-Micron HCMOS					HCA6300 Series 3-Micron HCMOS					
	Parameter	Min		_	Max		Min			Max		Unit
		K**	Limit	Тур	K**	Limit	K**	Limit	Тур	K**	Limit	
tPLH	Propagation Delay, A or B to FO	0.2	1.6	9.3	1.4	17.2	0.3	4.0	12.8	1.7	23.6	ns
tPHL	(Figure 1)	0.4	1.8	10.3	1.4	19.0	0.3	6.2	19.2	1.7	35.6	
tPLH	Propagation Delay, A or B to CO	0.4	2.0	11.0	1.4	20.4	0.5	6.8	21.0	2.5	38.8	ns
tPHL	(Figure 1)	0.4	2.6	12.1	2.4	22.4	0.5	6.8	21.0	2.5	38.8	
tPLH	Propagation Delay, CF3 to FO (Figure 1)	0.2	1.0	4.5	1.4	8.4	0.3	2.2	6.6	1.7	12.2	ns
tPHL		0.4	1.2	4.1	1.4	7.6	0.3	2.2	6.6	1.7	12.2	
tPLH	Propagation Delay, CF3 to CO (Figure 1) (full adder mode)	0.4	1.2	3.8	1.4	7.0	0.5	2.2	6.7	2.5	12.4	ns
tPHL		0.4	1.6	4.8	2.4	8.8	0.5	2.6	8.1	2.5	15.0	
tPLH	Propagation Delay, CF3 to CO	0.4	1.0	2.9	1.4	5.4	0.5	1.6	4.9	2.5	9.0	ns
tPHL	(Figure 1) (non-full adder mode)	0.4	1.4	4.0	2.4	7.4	0.5	2.2	6.6	2.5	12.2	
tPLH	Propagation Delay, F1 or F2 to FO (Figure 1)	0.2	2.2	9.7	1.4	18.0	0.3	4.4	13.3	1.7	24.6	ns
tPHL		0.4	2.4	10.7	1.4	19.8	0.3	6.4	19.8	1.7	36.6	
tPLH	Propagation Delay, F1 or F2 to CO	0.4	1.2	10.9	1.4	20.2	0.5	3.0	13.1	2.5	24.2	ns
tPHL	(Figure 1)	0.4	1.8	13.4	2.4	24.8	0.5	3.0	22.3	2.5	41.2	

<sup>\*</sup>See Section 4 for minimum, typical, and maximum conditions.


IUL	Input Unit Load Factors	A, B, F1, F2	1.0
		CF3	2.0

**<sup>★</sup>**A ⊕ B ⊕ CF3 \* A • CF3 + A • B + B • CF3

<sup>\*\*</sup>tp(total)=tp( $C_L=1$  pF)+K( $C_L-1$  pF), for K in units of ns/pF. See Section 4.




## **N-BIT ALU EXAMPLE**



# 2-Bit Magnitude Comparator

Primary Cells: 6
Netlist Format:
\$SUBU C041
AGO AEO ALO / A1 B1 A0 B0 AGI AEI ALI



#### Pin Names:

A1, B1, A0, B0—Binary data inputs
AGI, AEI, ALI—A data greater than, equal to, and less
than B data cascade inputs respectively
AGO, AEO, ALO—A data greater than, equal to, and
less than B data outputs, respectively

#### **FUNCTION TABLE**

A1, B1	A0, B0	A>Bin	A=B <sub>in</sub>	A <b<sub>in</b<sub>	A>B <sub>out</sub>	A=B <sub>out</sub>	A <b<sub>out</b<sub>
A1>B1	X	Х	Х	Х	Н	L	L
A1 <b1< td=""><td>Х</td><td>Х</td><td>Χ</td><td>Χ</td><td>L</td><td>L</td><td>Н</td></b1<>	Х	Х	Χ	Χ	L	L	Н
A1 = B1	A0>B0	X	Х	Х	Н	L	L
A1=B1	A0 <b0< td=""><td>Х</td><td>Х</td><td>Х</td><td>L</td><td>Ľ</td><td>Н</td></b0<>	Х	Х	Х	L	Ľ	Н
A1=B1	A0=B0	Н	Х	Х	н	X	Χ
A1=B1	A0 = B0	Х	Н	Х	X	Н	Χ
A1=B1	A0=B0	Х	Х	Н	×	X	L
A1=B1	A0=B0	L	L	L	L	L	L

#### **SWITCHING CHARACTERISTICS\*** ( $C_L = 1$ pF on all outputs)


			HCA6				HCA6300 Series 3-Micron HCMOS					
Symbol	Parameter	N	1in	_	Max		N	lin	-	Max		Unit
		K**	Limit	Тур	K**	Limit	K**	Limit	Тур	K**	Limit	
tPLH	Propagation Delay, A1, B1, A0, B0 to ALO, AGO (Figure 1)	0.4	2.2	7.1	1.0	13.2	0.4	5.2	14.2	2.0	27.8	ns
tPHL		0.4	2.2	8.3	1.2	15.4	0.4	5.4	14.4	2.0	28.4	
tPLH	Propagation Delay, A1, B1, A0, B0 to AEO	0.4	2.8	8.3	1.2	15.4	0.4	5.4	14.8	2.0	28.4	ns
tPHL	(Figure 1)	0.4	2.4	7.1	1.2	13.2	0.4	5.0	12.6	2.0	26.8	
tPLH	Propagation Delay, AGI, AEI, ALI to ALO, AGO	0.4	1.8	2.6	1.0	4.8	0.4	1.4	3.8	2.0	7.2	ns
tPHL	(Figure 1)		1.8	2.7	1.2	5.0	0.4	1.6	4.2	2.0	7.8	
tPLH	Propagation Delay, AGI, AEI, ALI to AEO		2.0	2.7	1.2	5.0	0.4	1.6	4.2	2.0	7.8	ns
tPHL	(Figure 1)	0.4	2.0	2.2	1.2	4.0	0.4	1.2	3.2	2.0	6.2	1

<sup>\*</sup>See Section 4 for minimum, typical and maximum conditions.


#### **INPUT LOAD FACTORS**

IUL	Input Unit Load Factors—A, B, AGI, AEI, ALI	1.0
-----	---	-----


<sup>\*\*</sup>tp(total)=tp( $C_L=1$  pF)+K( $C_L-1$  pF), for K in units of ns/pF. See Section 4.



#### **FUNCTION DIAGRAM**



#### **CASCADING COMPARATORS**



# 2-Bit Serial/Parallel Shift Register

Primary Cells: 6 **Netlist Format:** \$SUBU C042

Q0 Q1 D0 / DI CK PEB PD0

PD1

Pin Names:

CK—Clock


PEB-Active Low Preset Enable

DI—Data Input

PD0, PD1—Preset Data Inputs Q0, Q1—Parallel Shift-Register

Output

DO—Data Output



#### **FUNCTION TABLE**

СК	PEB	DI	PD0	PD1	σo	Q1 = DO	Function Performed
Х	L	X	Х	Х	PD0	PD1	Asynchronous parallel data load. Overrides clock input.
<	H H	X X	X	X		Q0 <sub>n</sub> – 1 Change	Synchronous serial shift.

X=Don't Care

Q0<sub>n-1</sub>=Previous State of Q0

#### **SWITCHING CHARACTERISTICS\*** ( $C_L = 1 pF$ on all outputs)

	_		HCA6200 Series 2-Micron HCMOS				HCA6300 Series 3-Micron HCMOS					
Symbol	Parameter	Min         Typ         Max         K**           0         0.4         2.2         6.6         2.0         12.2         0.6           0.4         2.0         6.1         2.0         11.2         0.6           DO         0.4         2.4         7.7         2.0         14.2         0.6           0.4         2.8         8.4         2.0         15.6         0.6	N	lin	Т	Max		Unit				
		K**	Limit	ТУР	K**	Limit	K**	Limit	Тур	K**	Limit	
tPLH	Propagation Delay, CK to Q0, Q1, D0 (Figure 1)	0.4	2.2	6.6	2.0	12.2	0.6	3.6	10.4	2.2	19.2	ns
tPHL		0.4	2.0	6.1	2.0	11.2	0.6	3.6	10.3	2.2	19.2	
tPLH	Propagation Delay, PEB to Q0, Q1, DO	0.4	2.4	7.7	2.0	14.2	0.6	4.6	14.6	2.2	27.0	ns
tPHL	(Figure 2)		2.8	8.4	2.0	15.6	0.6	4.6	14.3	2.2	26.6	
tPLH	Propagation Delay, PD to Q0, Q1, DO	0.4	2.2	6.6	2.0	12.2	0.6	3.8	12.2	2.2	22.6	ns
tPHL	(Figure 3)	0.4	2.2	6.7	2.0	12.4	0.6	3.8	12.2	2.2	22.6	

#### TIMING REQUIREMENTS ( $V_{DD} = 4.5 \text{ to } 5.5 \text{ V}, T_A = -40^{\circ} \text{ to } 85^{\circ}\text{C}$ )

Symbol	Pa	arameter	HCA 6200 Series 2-Micron HCMOS (Input t <sub>r</sub> =t <sub>f</sub> =3 ns)	HCA 6300 Series 3-Micron HCMOS (Input t <sub>r</sub> = t <sub>f</sub> = 5 ns)	Unit
			Minimum	Minimum	1
t <sub>Su</sub>	Setup Time	DI-CK (Figure 4) PD-PEB (Figure 5)	3.8 5.8	10.0 12.0	ns
th	Hold Time	CK to DI (Figure 4) PEB to PD (Figure 5)	2.8 2.6	7.0 7.0	ns
t <sub>rec</sub>	Recovery Time	PEB to CK (Figure 6)	15.6	19.0	ns
t <sub>W</sub>	Pulse Width	CK-t <sub>W(L)</sub> (Figure 1) CK-t <sub>W(H)</sub> (Figure 1) PEB (Figure 5)	8.0 5.2 8.6	13.6 13.6 12.0	ns

<sup>\*</sup>See Section 4 for minimum, typical, and maximum conditions. \*\* $tp(total) = tp(C_L = 1 pF) + K(C_L - 1 pF)$ , for K in units of ns/pF. See Section 4.

IUL	Input Unit Load Factors—DI, CK, PEB, PD0, PD1	1.0
.0_	put 0t 2000 1 00000 51, 010, 1 25, 1 20, 1 21	





Figure 1






Figure 3




Figure 4




Figure 5







Figure 6

#### **LOGIC DIAGRAM**






#### **TIMING DIAGRAM**



# TYPICAL APPLICATION 8-Bit Serial/Parallel Shift Register



# 2-Input Exclusive OR Gate

Primary Cells: 1 **Netlist Format: \$SUBU C053** C/AB

#### **FUNCTION TABLE**

Α	В	С
L	L	L
L	Н	Н
L H	L	Н
Н	Н	L




#### **SWITCHING CHARACTERISTICS\*** (C<sub>L</sub>= 1 pF on all outputs)

	_				6200 Series cron HCMOS					Series CMOS		
Symbol	Parameter	N	Min X** Limit		Max		Min		T	Max		Unit
		K**	Limit	Тур	K**	Limit	K**	Limit	Тур	K**	Limit	
tPLH	Propagation Delay, A, B to C (Figure 1)		1.2	3.5	1.2	6.4	0.4	2.0	5.4	1.8	10.2	ns
tPHL			1.2	3.4	1.0	6.2	0.3	1.6	4.6	1.8	9.6	

#### **INPUT LOAD FACTORS**

IUL	Input Unit Load Factors—A, B	1.0




<sup>\*</sup>See Section 4 for minimum, typical, and maximum conditions. \*\*tp(total)= $tp(C_L=1 pF)+K(C_L-1 pF)$ , for K in units of ns/pF. See Section 4.

# 2-Input 2-Wide OR-AND-Invert

Primary Cells: 1 Netlist Format: \$SUBU C054 EF/ABCD

#### **FUNCTION TABLE**

	INP	UTS		OUTI	PUTS
Α	В	С	D	E	F
L	L X	X	X	L	H
Ĥ	x	Н	X	Н	L
Н	Х	Х	Н	Н	L
X	Н	Н	Х	Н	L
X	Н	Х	Н	Н	L



 $F = (A+B) \cdot (C+D)$ 

\*This output is dependent on the previous outputs loading and requires special timing considerations. Refer to Section 4.

#### **SWITCHING CHARACTERISTICS\*** ( $C_L = 1 \text{ pF on all outputs}$ )


			HCA6200 Series HCA6300 Serie 2-Micron HCMOS 3-Micron HCMO									
Symbol	Parameter	N	1in	_	Max		Min		_	Max		Unit
		K**	Limit	Тур	K**	Limit	K**	Limit	Тур	K**	Limit	
tPLH	Propagation Delay, A,B,C,D to E (Figure 1)	0.4	1.4	3.5	2.0	6.4	0.6	2.4	7.1	2.4	13.2	ns
tPHL		0.4	1.6	5.6	2.2	6.6	0.6	2.6	7.0	2.0	13.0	
tPLH	Propagation Delay, A,B,C,D to F	0.4	2.4	3.6	2.2	10.4	0.5	3.6	10.1	2.2	18.6	ns
tPHL	(Figure 1)	0.4	2.4	5.6	2.2	10.4	0.5	3.4	10.0	2.6	18.4	
tPLH	Propagation Delay, E to F	0.4	0.6	2.1	2.2	3.0	0.5	1.0	3.0	2.2	5.6	ns
tPHL	(Figure 2)	0.4	0.8	2.2	2.2	3.0	0.5	1.0	2.8	2.6	5.2	


\*See Section 4 for minimum, typical, and maximum conditions. \*\* $tp(total) = tp(C_L = 1 pF) + K(C_L - 1 pF)$ , for K in units of ns/pF. See Section 4.


#### **INPUT LOAD FACTORS**

		,	,
IUL	Input Unit Load Factors—A,B,C,D	1.0	

#### **FUNCTION DIAGRAM**








# 2-Input 2-Wide AND-OR-Invert

Primary Cells: 1 **Netlist Format: \$SUBU C055** EF/ABCD

#### **FUNCTION TABLE**

Α	В	С	D	Е	F
Х	Х	Н	Н	Н	L
Н	Н	Χ	Χ	Н	L
Χ	L	L	Х	L	Н
L	Х	Х	L	L	Н
L	Н	L	Н	L	Н
Н	L	Н	L	L	Н



\* This output is dependent on the previous outputs loading and requires special timing considerations. Refer to Section 4.

#### **SWITCHING CHARACTERISTICS\*** ( $C_L = 1$ pF on all outputs)

			HCA6200 Series 2-Micron HCMOS				HCA6300 Series 3-Micron HCMOS					
Symbol	Parameter	N	Min		Max		N	Min		Max		Unit
		K**	Limit	Тур	K**	Limit	K**	Limit	Тур	K**	Limit	
tPLH Propagation Delay, A, B, C	Propagation Delay, A, B, C, D to E	0.4	1.0	3.4	2.0	6.2	0.6	2.2	5.9	2.8	11.2	ns
tPHL	(Figure 1)	0.4	1.4	3.6	2.0	6.6	0.6	2.2	6.0	2.4	11.4	
tPLH	Propagation Delay A, B, C, D to F	0.4	2.2	5.6	2.2	10.4	0.5	3.2	8.7	2.8	16.6	ns
tPHL	(Figure 1)	0.4	1.8	5.6	2.2	10.4	0.5	3.2	8.6	2.8	16.4	
tPLH	Propagation Delay, E to F	0.4	1.2	2.0	2.2	5.8	0.5	1.0	2.7	2.8	5.2	ns
tPHL	(Figure 2)	0.4	1.2	2.2	2.2	6.2	0.5	1.0	2.7	2.8	5.2	

#### **INPUT LOAD FACTORS**

IUL	Input Unit Load Factors—A, B, C, D	1.0	




Figure 1





Figure 2

<sup>\*</sup>See Section 4 for minimum, typical, and maximum conditions. \*\* $tp(total) = tp(C_L = 1 pF) + K(C_L - 1 pF)$ , for K in units of ns/pF. See Section 4.

#### CIRCUIT DIAGRAM




# 2-to-1 Multiplexer

Primary Cells: 1 Netlist Format: \$SUBU C056 C / A SL B

#### **FUNCTION TABLE**

SL	С
L	Α
Н	В



#### **SWITCHING CHARACTERISTICS\*** (C<sub>L</sub> = 1 pF on all outputs)

	Parameter	HCA6200 Series 2-Micron HCMOS					HCA6300 Series 3-Micron HCMOS					
Symbol		N	Min		Max		Min		_	Max		Unit
		K**	Limit	Тур	K**	Limit	K**	Limit	Тур	K**	Limit	
tPLH	Propagation Delay, A, B to C	0.2	1.0	2.7	1.2	5.0	0.4	1.6	4.4	2.0	8.4	ns
tPHL	(Figure 1)	0.2	1.0	2.7	1.2	5.0	0.4	1.6	4.4	2.0	8.4	
tPLH	Propagation Delay, SL to C	0.2	0.8	2.4	1.2	4.4	0.4	1.6	3.9	2.0	7.0	ns
tPHL	(Figure 1)	0.2	0.8	2.5	1.2	4.6	0.4	1.6	3.9	2.0	7.0	

#### **INPUT LOAD FACTORS**

IUL	Input Unit Load Factors	А, В	1.0
		SL	2.0

#### **SWITCHING WAVEFORMS**





Figure 1


#### **FUNCTION DIAGRAM**



<sup>\*</sup>See Section 4 for minimum, typical, and maximum conditions. \*\* $tp(total) = tp(C_L = 1 pF) + K(C_L - 1 pF)$ , for K in units of ns/pF. See Section 4.

# 5-Input NAND/AND Gate

Primary Cells: 2 **Netlist Format:** \$SUBU C057 FG/ABCDE



\*This output is dependent on the previous outputs loading and requires special timing considerations. Refer to Section 4.


#### **SWITCHING CHARACTERISTICS\*** ( $C_L = 1$ pF on all outputs)

	HCA6200 Series 2-Micron HCMOS						HCA6300 Series 3-Micron HCMOS					
Symbol	Parameter	N	Min		Max		Min		_	Max		Unit
		K**	Limit	Тур	K**	Limit	K**	Limit	Тур	K**	Limit	
tPLH	Propagation Delay, A, B, C, D, E to F (Figure 1)	0.4	1.6	3.8	2.0	7.0	0.9	2.2	6.2	2.3	11.4	ns
tPHL		0.6	2.2	5.5	2.0	10.2	0.6	3.0	9.0	2.5	16.6	
tPLH	Propagation Delay, A, B, C, D, E to G	0.4	3.0	7.7	2.2	14.2	0.6	4.0	12.0	2.7	22.2	ns
tPHL	(Figure 1)	0.4	2.6	6.1	2.2	11.2	0.6	3.0	9.0	2.5	16.6	
tPLH	Propagation Delay, F to G	0.4	0.6	2.2	2.2	3.2	0.6	1.0	3.0	2.7	5.8	ns
tPHL	(Figure 2)	0.4	0.8	2.3	2.2	3.4	0.6	0.8	2.8	2.5	5.4	

#### **INPUT LOAD FACTORS**

-	IUL	Input Unit Load Factors—A, B, C, D, E	1.0

#### **SWITCHING WAVEFORMS**







Figure 1


#### **FUNCTION DIAGRAM**



<sup>\*</sup>See Section 4 for minimum, typical, and maximum conditions. \*\*tp(total)=tp( $C_L=1$  pF)+K( $C_L-1$  pF), for K in units of ns/pF. See Section 4.

# 5-Input NOR/OR Gate

Primary Cells: 2 **Netlist Format:** \$SUBU C058 FG/ABCDE



G = A+B+C+D+E

\*This output is dependent on the previous outputs loading and requires special timing considerations. Refer to Section 4.


#### **SWITCHING CHARACTERISTICS\*** (C<sub>L</sub> = 1 pF on all outputs)

			HCA6200 Series 2-Micron HCMOS					HCA6300 Series 3-Micron HCMOS				
Symbol	Parameter	. N	Min		Max		Min		_	Max		Unit
		K**	Limit	Тур	K**	Limit	K**	Limit	Тур	K**	Limit	
tPLH	Propagation Delay, A,B,C,D,E to F (Figure 1)	0.2	2.2	5.4	1.8	10.0	0.4	2.6	9.5	1.6	17.6	ns
tPHL		0.2	1.6	3.7	1.6	6.8	0.4	2.0	5.7	1.2	10.6	
tPLH	Propagation Delay, A,B,C,D,E to G	0.2	2.0	5.4	1.8	10.0	0.4	2.6	7.1	1.4	13.2	ns
tPHL	(Figure 1)	1.2	2.6	6.7	6.6	12.4	0.4	3.4	11.0	1.8	20.4	
tPLH	Propagation Delay, F to G	0.2	0.2	1.7	1.8	4.4	0.4	0.6	1.4	1.4	2.6	ns
tPHL	(Figure 2)	1.2	1.2	1.3	6.6	7.4	0.4	0.8	1.5	1.8	2.8	

#### **INPUT LOAD FACTORS**

- 1				
ı	IUL	Input Unit Load Factors—A,B,C,D,E	1.0	l
- 1			1 1	

#### **LOGIC DIAGRAM**



<sup>\*</sup>See Section 4 for minimum, typical, and maximum conditions. \*\*tp(total)=tp( $C_L=1$  pF)+K( $C_L-1$  pF), for K in units of ns/pF. See Section 4.





Figure 1

# **Buffered D Flip-Flop**

Primary Cells: 2 **Netlist Format:** \$SUBU C059 Q QB / D CK

#### **FUNCTION TABLE**

СК	D	Q	QB				
	L	L	Н				
	Н	Н	L				
$\sim$	X No Change						
X=Don't Care							



#### $\textbf{SWITCHING CHARACTERISTICS*} \quad (C_L = 1 \text{ pF on all outputs})$

			HCA(									
Symbol	Parameter	Min		т	N	lax	Min		<b>T</b>	Max		Unit
		K**	Limit	Тур	K**	Limit	K**	Limit	Тур	K**	Limit	
f	Clock Frequency (50% Duty Cycle) (Figure 1)	_	_	_		45	_				50	MHz
tPLH	Propagation Delay, CK to Q	0.4	1.8	5.0	2.8	9.2	0.3	3.0	7.2	1.9	15.6	ns
tPHL	(Figure 1)	0.4	1.8	5.3	2.8	9.8	0.3	3.6	9.2	1.2	17.0	
tPLH	Propagation Delay, CK to QB	0.2	1.4	4.0	1.0	7.4	0.4	3.0	7.5	1.6	13.4	ns
tPHL	(Figure 1)	0.2	1.4	3.8	1.2	7.0	0.3	2.2	6.2	1.6	11.2	
tPLH	Propagation Delay, QB to Q	0.2	0.6	1.8	2.8	3.4	0.3	0.6	2.4	1.9	4.6	ns
tPHL	(Figure 2)	0.2	0.6	1.8	2.8	3.4	0.3	0.8	1.9	1.2	3.6	


#### TIMING REQUIREMENTS ( $V_{DD}=4.5 \text{ to } 5.5 \text{ V}, T_A=-40^{\circ} \text{ to } 85^{\circ} \text{ C}$ )

Symbol		Parameter	HCA 6200 Series 2-Micron HCMOS (Input $t_r = t_f = 3$ ns)	HCA 6300 Series 3-Micron HCMOS (Input $t_r = t_f = 5$ ns)	Unit	
			Minimum	Minimum		
t <sub>su</sub>	Setup Time	D to CK (Figure 3)	3.0	5.0	ns	
th	Hold Time	CK to D (Figure 3)	1.6	4.0	ns	
t <sub>W</sub>	Pulse Width	CK (Figure 1)	11.0	10.0	ns	

#### **INPUT LOAD FACTORS**

IOL Input Onit Load Factors—D, CK	IUL	Input Unit Load Factors—D, CK	1.0
-----------------------------------	-----	-------------------------------	-----

<sup>\*</sup>See Section 4 for minimum, typical, and maximum conditions. \*\*tp(total)=tp( $C_L=1$  pF)+K( $C_L-1$  pF), for K in units of ns/pF. See Section 4.








Figure 1



# **Buffered D Flip-Flop with Reset (L) and Set (L)**

Primary Cells: 3 Netlist Format: \$SUBU C060 Q QB / SB D CK RB

Pin Names:
SB—Active Low Set
RB—Active Low Reset
D—Data Input
CK—Clock
Q, QB—Data Outputs



#### **FUNCTION TABLE**

SB	RB	D	СК	Q	QB
L H	H L	X	×	H L	L H
H H	H H	H L	<i>/</i>	H L	L H
L H	L H	X	×	U No C	U hange

X = Don't CareU = Undefined

#### **SWITCHING CHARACTERISTICS\*** ( $C_L = 1$ pF on all outputs)

					Series CMOS		HCA6300 Series 3-Micron HCMOS					
Symbol	Parameter	Min		т	Max		Min		_	Max		Unit
		K**	Limit	Тур	K**	Limit	K**	Limit	Тур	K**	Limit	
f	Clock Frequency (50% Duty Cycle) (Figure 1)	_		_		55	_	_		_	40	MHz
tPLH	Propagation Delay, CK to Q (Figure 1)	0.4	2.0	5.0	2.2	9.2	0.6	2.8	7.7	2.8	14.8	ns
tPHL		0.6	2.2	6.0	2.2	11.0	0.6	3.2	8.9	1.6	17.2	]
tPLH	Propagation Delay, CK to QB	0.6	2.4	6.5	2.0	12.0	0.6	3.6	10.1	2.6	19.4	ns
tPHL	(Figure 1)	0.4	2.2	5.7	2.2	10.6	0.6	3.0	8.3	2.0	16.0	
tPHL	Propagation Delay, RB to Q (Figure 2)	0.6	3.0	8.6	2.2	16.0	0.6	4.8	13.6	1.6	25.6	ns
<sup>t</sup> PLH	Propagation Delay, RB to QB (Figure 2)	0.6	3.2	9.3	2.0	17.2	0.6	5.0	14.4	2.6	27.6	ns
tPLH	Propagation Delay, SB to Q (Figure 2)	0.4	2.0	5.6	2.2	10.4	0.6	4.2	9.7	2.8	16.8	ns
tPHL	Propagation Delay, SB to QB (Figure 2)	0.4	2.4	6.3	2.2	11.6	0.6	4.6	10.6	2.0	18.2	ns

\*See Section 4 for minimum, typical, and maximum conditions.

<sup>\*\*</sup>tp(total)=tp(CL=1 pF)+K(CL-1 pF), for K in units of ns/pF. See Section 4.

**TIMING REQUIREMENTS**  $(V_{DD} = 4.5 \text{ to } 5.5 \text{ V}, T_{A} = -40^{\circ} \text{ to } 85^{\circ}\text{C})$ 

Symbol	Parameter	HCA 6200 Series 2-Micron HCMOS (Input $t_r = t_f = 3$ ns)	HCA 6300 Series 3-Micron HCMOS (Input t <sub>r</sub> = t <sub>f</sub> = 5 ns)	Unit
		Minimum	Minimum	
t <sub>su</sub>	Setup Time D to CK (Figure 3)	4.0	7.0	ns
th	Hold Time CK to D (Figure 3)	2.4	7.0	ns
t <sub>rec</sub>	Recovery Time RB to CK (Figure 2) SB to CK (Figure 2)	5.0 5.0	19.0 19.0	ns
t <sub>W</sub>	Pulse Width CK, t <sub>W</sub> (L) (Figure 1) CK, t <sub>W</sub> (H) (Figure 1) RB (Figure 2) SB (Figure 2)	8.6 8.6 9.4 6.6	12.0 12.0 15.0 13.0	ns

#### **INPUT LOAD FACTORS**

IUL	Input Unit Load Factors—D, CK	1.0	
	·		

#### **SWITCHING CHARACTERISTICS**




Figure 1




Figure 2





Figure 3

# **1-Bit ALU with Fast Carry**

Primary Cells: 6 **Netlist Format:** \$SUBU C080 CO FO / CI A B F1 F2 F3

Pin Names: CI—Carry Input A,B-Data Inputs F1, F2, F3—Function Select Inputs

CO—Carry Output FO—Function Output



#### **FUNCTION TABLE**

F1	F2	F3	CI	FO	СО	Function
L	L	X	L/H	А⊕В⊕С	*	Summation of A, B, and CI (FO), with carry out (CO).
L	Н	L H	X X	A⊕B A⊕B	*	Exclusive-OR of A and B. Exclusive-NOR of A and B.
H	L L	L	X	•B A•B		NAND of A and B. AND of A and B.
H	H	L	X	A+B A+B	*	OR of A and B. NOR of A and B.

<sup>\*</sup>Carry of A, B, and CI;  $CO = (A \bullet CI) + (A \bullet B) + (B \bullet CI)$ 


#### **SWITCHING CHARACTERISTICS\*** (C<sub>L</sub> = 1 pF on all outputs)

				6200 S cron HO				Unit				
Symbol	Parameter	Min		_ Max		Max		Min		N	Max	
İ		K**	Limit	Тур	K**	Limit	K**	Limit	Тур	K**	Limit	
tPLH	Propagation Delay, A, B, to FO	0.2	4.0	10.3	2.0	19.0	0.2	4.8	18.2	2.8	33.6	ns
<sup>t</sup> PHL	(Figure 1)	0.2	4.2	10.6	1.8	19.6	0.4	5.4	17.6	2.0	32.6	
<sup>t</sup> PLH	Propagation Delay, A, B, to CO (Figure 1)	0.4	2.0	4.3	3.6	8.0	0.6	2.0	7.1	5.6	13.2	ns
tPHL		0.8	1.8	4.1	3.8	7.6	0.8	2.0	9.8	3.6	12.0	
<sup>t</sup> PLH	Propagation Delay, CI to FO	0.2	1.6	3.9	2.0	7.2	0.2	2.2	8.9	2.8	16.4	ns
tPHL	(Figure 1)	0.2	2.2	5.1	1.8	9.4	0.4	2.6	7.9	2.0	14.6	
tPLH	Propagation Delay, CI to CO	0.4	1.8	3.6	3.6	6.6	0.6	1.8	5.9	5.6	11.0	ns
tPHL	(Figure 1)	0.8	1.8	3.8	3.8	7.0	0.8	2.4	5.8	3.6	10.8	
tPLH	Propagation Delay, F1, F2, to FO	0.2	4.4	12.6	2.0	23.4	0.2	4.8	20.0	2.8	37.0	ns
tPHL	(Figure 1)	0.2	4.4	11.9	1.8	22.0	0.4	5.8	19.1	2.0	35.4	
tPLH	Propagation Delay, F3 to FO	0.2	2.2	5.1	2.0	9.4	0.2	2.8	8.9	2.8	16.4	ns
tPHL	(Figure 1)	0.2	2.0	4.6	1.8	8.6	0.4	2.4	8.2	2.0	15.2	1


#### **INPUT LOAD FACTORS**

IUL	Input Unit Load Factors A,B,F1,F2,F3	1.0
	CI	2.0


<sup>\*</sup>See Section 4 for minimum, typical, and maximum conditions. \*\*tp(total)=tp( $C_L=1$  pF)+K( $C_L-1$  pF), for K in units of ns/pF. See Section 4.



#### **FUNCTION DIAGRAM**




#### **N-Bit ALU EXAMPLE**



# 2-Bit Full Adder with Fast Carry

Primary Cells: 6
Netlist Format:
\$SUBU C081
S1 S2 COB / A1 B1 A2 B2 CIB



#### Pin Names:

Low)

A1, A2—Data Word A Inputs B1, B2—Data Word B Inputs S1, S2—Sum Outputs CIB—Carry Input Bar (Active Low) COB—Carry Output Bar (Active

#### **Function Equations:**

S1=A1  $\oplus$  B1  $\oplus$   $\overline{\text{CIB}}$ ; Summation of A1, B1, and  $\overline{\text{CIB}}$ . CO<sub>int</sub>=A1 B1 + A1 $\overline{\text{CIB}}$  + B1 $\overline{\text{CIB}}$ ; Internal Carry of A1, B1, and  $\overline{\text{CIB}}$ . S2=A2  $\oplus$  B2  $\oplus$  CO<sub>int</sub>; Summation of A2, B2, and CO<sub>int</sub>. COB= $\overline{\text{A2B2}}$ +A2CO<sub>int</sub> + B2CO<sub>int</sub>; Carry Out (Active Low) of A2, B2, and CO<sub>int</sub>.

#### **SWITCHING CHARACTERISTICS\*** (C<sub>L</sub> = 1 pF on all outputs)


		HCA6200 Series 2-Micron HCMOS							6300 s ron H0			
Symbol	Parameter	N	1in		Max		Min		T	Max		Unit
		K**	Limit	Тур	K**	Limit	K**	Limit	Тур	K**	Limit	
<sup>t</sup> PLH	Propagation Delay, A1, B1 to S1 or A2, B2 to S2	0.2	1.9	5.9	1.2	10.9	0.2	2.8	10.6	1.6	19.6	ns
tPHL	(Figure 1)	0.3	1.7	5.3	1.0	9.8	0.2	2.4	9.3	1.4	17.2	
tPLH	Propagation Delay, A1, B1 to S2	0.2	2.9	8.7	1.2	16.1	0.2	4.4	15.8	1.6	29.4	ns
tPHL	(Figure 1)	0.3	3.0	8.7	1.0	16.1	0.2	4.2	15.5	1.4	28.8	
tPLH	Propagation Delay, A1, B1 to COB (Figure 1)	0.2	2.8	8.4	1.2	15.5	0.3	4.2	15.2	1.7	28.2	ns
tPHL		0.3	2.6	7.4	1.2	13.7	0.2	3.6	12.5	1.5	23.2	
<sup>t</sup> PLH	Propagation Delay, A2, B2 to COB	0.2	1.7	5.4	1.2	9.9	0.3	2.6	9.4	1.7	17.4	ns
tPHL	(Figure 1)	0.3	2.0	5.9	1.2	10.9	0.2	2.6	10.1	1.5	18.6	
tPLH	Propagation Delay, CIB to S1	0.2	0.8	2.5	1.2	4.7	0.2	1.2	4.1	1.6	7.6	ns
tPHL	(Figure 1)	0.3	1.0	3.0	1.0	5.5	0.2	1.2	4.5	1.4	8.4	
tPLH	Propagation Delay, CIB to S2	0.2	1.8	4.5	1.2	8.4	0.2	2.6	7.8	1.6	14.4	ns
tPHL	(Figure 1)	0.3	1.9	4.8	1.0	8.8	0.2	2.6	7.8	1.4	14.6	
tPLH	Propagation Delay, CIB to COB	0.2	1.7	4.3	1.2	7.9	0.3	2.4	7.3	1.7	13.6	ns
tPHL	(Figure 1)	0.3	1.9	4.7	1.2	8.7	0.2	2.8	8.1	1.5	15.0	

<sup>\*</sup>See Section 4 for minimum, typical, and maximum conditions.


#### **INPUT LOAD FACTORS**

IUL	Input Unit Load Factors	A1, B1, A2, B2	1.0
		CIB	4.0

<sup>\*\*</sup>tp(total)=tp( $C_L=1$  pF)+K( $C_L-1$  pF), for K in units of ns/pF. See Section 4.



#### **FUNCTION DIAGRAM**



### Gated R-S Flip-Flop and 2 Inverters

Primary Cells: 2 **Netlist Format:** \$SUBU C082

Q QB B1 B2 / CK S R A1 A2

#### **FUNCTION TABLE**

СК	S	R	Q	QB	Function Performed
L	Χ	Χ	No C	hange	Data Retained
H	L	L	No C	hange	Data Retained
Н	L.	Н	L	Н	Output Q is Reset
H	Н	L	Н	· L	Output Q is Set
Н	H	H	Н	Н	* .

U = Undefined

# QB

#### SWITCHING CHARACTERISTICS\* (C<sub>L</sub>=1 pF on all outputs)

	_				Series CMOS					Series CMOS		
Symbol	Parameter	N	lin	T	M	lax	N	lin	T	M	lax	Unit
		K**	Limit	Тур	K**	Limit	K**	Limit	Тур	K**	Limit	
tPLH	Propagation Delay, CK to Q	0.4	1.2	2.7	2.1	5.0	0.4	1.6	4.3	2.6	8.0	ns
tPHL	(Figure 1)		2.2	5.4	2.1	10.0	0.8	3.0	8.6	3,8	16.0	
tPLH	Propagation Delay, CK to QB	0.4	1.2	2.7	2.1	5.0	0.4	1.6	4.3	2.6	8.0	ns
tPHL	(Figure 1)	0.4	2.2	5.4	2.1	10.0	0.8	3.0	8.6	3.8	16.0	
tPLH	Propagation Delay, S to Q (Figure 2)	0.4	1.2	2.7	2.1	5.0	0.4	1.6	4.3	2.6	8.0	ns
tPHL	Propagation Delay, S to QB (Figure 2)	0.4	2.2	5.4	2.1	10.0	0.8	3.0	8.6	3.8	16.0	ns
tPHL	Propagation Delay, R to Q (Figure 3)	0.4	2.2	5.4	2.1	10.0	0.4	3.0	8.6	3.8	16.0	ns
tPLH	Propagation Delay, R to QB (Figure 3)	0.4	1.2	2.7	2.1	5.0	0.8	1.6	4.3	2.6	8.0	ns
tPLH	Propagation Delay, A to B	0.4	0.8	1.7	1.8	3.2	0.4	0.8	2.2	2.2	4.0	ns
tPHL	(Figure 4)	0.4	1.0	1.8	1.8	3.4	0.4	0.8	2.2	2.2	4.0	

\*See Section 4 for minimum, typical, and maximum conditions.

#### **INPUT LOAD FACTORS**

IUL	Input Unit Load Factors			S, R, A1, A2	1.0
		٠.		 CK	2.0

<sup>\*</sup>Both outputs will remain high as long as S, R, and CK are high, but output states are unpredictable if S and R go low simultaneously or if CK goes low while S and R are high.

<sup>\*\*</sup>tp(total)=tp( $C_L=1$  pF)+K( $C_L-1$  pF), for K in units of ns/pF. See Section 4.




Figure 1




Figure 2







Figure 3




**LOGIC DIAGRAMS** 





#### **TIMING DIAGRAM**



# **Shift Register Latch LSSD**

Primary Cells: 3 **Netlist Format:** \$SUBU C084

Q1 Q2 / D SCLK SDI ACLK BCLK

Pin Names:

D—Data Input

SCLK—System Latch Enable; Latch

Enable for Q1

SDI—Scan Data Input

ACLK-Scan Clock A; Latch Enable


for Q1

BCLK—Scan Clock B; Latch Enable

for Q2

Q1—Latch 1 Output

Q2-Latch 2 Output



#### **FUNCTION TABLE**†

		Inputs	puts Outputs		Mode	Function				
SCLK	D	ACLK	SDI	BCLK	Q1	0.2				
Н	L/H	L	Х	L	L/H	No Change	Normal	Latch 1 is in its transparent mode; Q1 = D.		
L	X	Н	L/H	L	L/H	No Change	Scan	Latch 1 is in its transparent mode; Q1 = SDI.		
X	X	X	X	H	Q1	Q1	Normal / Scan	Latch 2 is in its transparent mode; $Q2 = Q1$ .		
L	X	L	X	Ł	No Change	No Change	Normal / Scan	Latch 1 & 2 data are latched.		

<sup>†</sup>See Section 7 for a description of LSSD.

#### **SWITCHING CHARACTERISTICS\*** ( $C_L = 1$ pF on all outputs)

Symbol			HCA6200 Series HCA6300 2-Micron HCMOS 3-Micron H									
	Parameter	N	/lin	_	N	lax	N	1in		M	lax	Unit
		K**	Limit	Тур	K**	Limit	K**	Limit	Тур	K**	Limit	
tPLH	Propagation Delay, D to Q1 (Figure 1)	0.5	1.6	4.8	1.9	8.9	0.5	2.2	8.1	1.9	15.0	ns
tPHL		0.4	1.6	4.8	2.0	8.9	0.4	2.0	8.1	2.0	15.0	
tPLH	Propagation Delay, SCLK to Q1	0.5	2.0	5.9	1.9	10.9	0.5	2.6	10.1	1.9	18.6	ns
tPHL	(Figure 2)	0.4	2.0	5.7	2.0	10.5	0.4	2.4	9.4	2.0	17.4	
tPLH	Propagation Delay, BCLK to Q2	0.4	1.4	3.9	1.9	7.2	0.2	1.8	6.4	1.6	11.8	ns
tPHL	(Figure 2)	0.5	1.3	3.6	2.0	6.7	0.2	1.6	5.7	0.8	10.6	


<sup>\*</sup>See Section 4 for minimum, typical, and maximum conditions. \*\* $tp(C_L=1 pF)+K(C_L-1 pF)$ , for K in units of ns/pF. See Section 4.


**TIMING REQUIREMENTS**  $(V_{DD} = 4.5 \text{ to } 5.5 \text{V}, T_A = -40 \text{ to } +85^{\circ}\text{C})$ 

Symbol		Parameter	HCA6200 Series 2-Micron HCMOS (Input t <sub>r</sub> =t <sub>f</sub> =3 ns)	HCA6300 Series 3-Micron HCMOS (Input t <sub>r</sub> = t <sub>f</sub> = 5 ns)	Unit
			Minimum	Minimum	
t <sub>su</sub>	Setup Time	D to SCLK (Figure 3) SDI to ACLK (Figure 3)	5.8 7.9	15.0 17.2	ns
th	Hold Time	SCLK to D (Figure 3) ACLK to SDI (Figure 3)	2.0 1.5	4.0 3.0	ns
t <sub>W</sub>	Pulse Width	SCLK (Figure 3) ACLK (Figure 3) BCLK (Figure 3)	7.8 8.2 4.3	14.0 17.4 8.6	ns


#### **INPUT LOAD FACTORS**


IUL	Input Unit Load Factors D, SCLK, SDI	1.0
	ACLK,BCLK	2.0






#### FUNCTION DIAGRAM C084 Shift Register Latch LSSD





#### **APPLICATION EXAMPLE**



# **Dual Non-Inverting 3-State Driver with 3X Outputs**

Primary Cells: 3 Netlist Format: \$SUBU C085 B1 B2 / A1 A2 EB

#### **FUNCTION TABLE**

EB	Α	В
L	L	L
L	Н	Н
Н	X	Z

Z=High Impedance X=Don't Care

# A1 3X B1 EB 3X B2


#### **SWITCHING CHARACTERISTICS\*** (C<sub>L</sub> = 1 pF on all outputs)


Symbol				Series CMOS		HCA6300 Series 3-Micron HCMOS						
	Parameter	N	1in	_	M	lax	N	lin	_	Max		Unit
		K**	Limit	Тур	K**	Limit	K**	Limit	Тур	K**	Limit	
tPLH	Propagation Delay, A to B	0.2	0.8	2.3	0.9	4.2	0.2	1.0	3.6	0.8	6.6	ns
tPHL	(Figure 1)	0.2	0.7	2.1	0.9	3.8	0.3	1.0	3.6	1.0	6.6	
tPLZ	Propagation Delay, EB to B	_	1.0	2.9	_	5.4	_	1.4	5.0	_	9.4	ns
tPHZ	(Figure 2)	_	0.9	2.5	_	4.7		1.4	4.5		8.4	
tPZL		0.2	1.5	4.4	0.9	8.2	0.3	2.2	7.9	1.0	14.6	
tPZH		0.2	1.4	3.8	0.9	7.1	0.2	2.0	6.7	0.8	12.4	

\*See Section 4 for minimum, typical, and maximum conditions.

#### INPUT LOAD FACTORS

IUL	Input Unit Load Factors EB	1.0
	A1, A2	2.0






Refer to Figure 7 in Section 9. Figure 2

<sup>\*\*</sup> $tp(total) = tp(1 pF) + K(C_L - 1 pF)$ , for K in units of ns/pF. See Section 4.

#### **FUNCTION DIAGRAM**



# **Dual Inverting 3-State Driver** with 3X Outputs

Primary Cells: 3 **Netlist Format:** \$SUBU C086 B1 B2 / A1 A2 EB

#### **FUNCTION TABLE**

EB	Α	В
L	L	Н
L	Н	L
Н	X	Z

Z=High Impedance


#### **SWITCHING CHARACTERISTICS\*** ( $C_L = 1$ pF on all outputs)


Symbol			HCA6200 Series 2-Micron HCMOS						HCA6300 Series 3-Micron HCMOS					
	Parameter	N	lin	-	M	lax	N	lin	<b>-</b>	M	lax	Unit		
		K**	Limit	Тур	K**	Limit	K**	Limit	Тур	K**	Limit			
tPLH	Propagation Delay, A to B	0.2	1.0	3.0	0.8	5.6	0.3	1.4	5.2	1.2	9.8	ns		
tPHL	(Figure 1)	0.2	1.0	2.9	0.9	5.4	0.8	1.2	5.0	0.8	9.2			
tPLZ	Propagation Delay, EB to B	_	1.0	2.9		5.4	_	2.4	5.1	_	9.4	ns		
tPHZ	(Figure 2)	_	0.8	2.4	_	4.5	_	1.2	4.4	_	8.2			
tPZL		0.2	1.7	4.5	0.8	8.3	0.8	2.2	8.0	0.8	14.8			
tPZH		0.2	1.3	3.7	0.9	6.8	0.3	1.8	6.5	1.2	12.0			

\*See Section 4 for minimum, typical, and maximum conditions. \*\* $tp(total) = tp(C_L = 1 pF) + K(C_L - 1 pF)$ , for K in units of ns/pF. See Section 4.


#### **INPUT LOAD FACTORS**

IUL	Input Unit Load Factors—A1, A2, EB	1.0





Refer to Figure 7 in Section 9. Figure 2



# Toggle Enable Flip-Flop with Reset (L) and Synchronous Parallel Load (L)

PD PEB
CK Q
TE QB

Primary Cells: 4
Netlist Format:
\$SUBU C087
Q QB / PEB PD CK TE RB

Pin Names:

PEB—Preset Enable Bar (Active Low)

PD—Preset Data Input

CK—Clock Input

TE—Toggle Enable

RB—Asynchronous Reset (Active Low)

Q, QB—Data Outputs

#### **FUNCTION TABLE**

СК	RB	TE	PEB	PD	Q	QB	Function Description
Х	L	Х	Х	Х	L	Н	Asynchronous reset of flip-flop outputs. RB overrides CK and PEB inputs.
~	Н	Х	Ĺ	L/H	L/H	H/L	Preset data at the PD input is loaded synchronously into the flip-flop.
Х	Н	L	Н	X	No Change	No Change	Disabled Mode.
~	Н	Н	Н	Х	Toggle	Toggle	Outputs toggle on the rising edge of the clock.
	Н	Х	Х	Х	No Change	No Change	Outputs are not affected on the falling edge of the clock.

#### **SWITCHING CHARACTERISTICS\*** (C<sub>L</sub> = 1 pF on all outputs)

	_			6200 s ron H	Series CMOS		HCA6300 Series 3-Micron HCMOS					
Symbol	Parameter	Min		T	Max		Min		<b>T</b>	Max		Unit
		K**	Limit	Тур	K**	Limit	K**	Limit	Тур	K**	Limit	
f	Clock Frequency (50% Duty Cycle) (Figure 1)				_	45	_			_	31	MHz
tPLH	Propagation Delay, CK to Q (Figure 1)		2.6	6.9	1.2	12.8	0.2	3.2	11.8	1.8	21.8	ns
tPHL			2.4	6.3	1.4	11.6	0.4	3.2	10.8	1.6	20.0	
tPLH	Propagation Delay, CK to QB (Figure 1)		1.8	4.6	2.2	8.6	0.4	2.4	8.2	2.6	15.2	ns
tPHL			2.0	5.3	2.2	9.8	0.4	2.4	8.1	3.0	15.0	
tPHL	Propagation Delay, RB to Q (Figure 2)	0.2	2.4	6.5	1.4	12.0	0.4	3.2	11.5	1.6	21.2	ns
tPLH	Propagation Delay, RB to QB (Figure 2)	0.4	2.0	5.3	2.2	9.8	0.4	2.6	9.2	2.6	17.0	ns

\*See Section 4 for minimum, typical, and maximum conditions.

<sup>\*\*</sup>tp(total)=tp( $C_L=1$  pF)+K( $C_L-1$  pF), for K in units of ns/pF. See Section 4.

### **TIMING REQUIREMENTS** ( $V_{DD} = 4.5 \text{ to } 5.5 \text{ V}, T_A = -40^{\circ} \text{ to } 85^{\circ}\text{C}$ )

Symbol		Parameter	HCA 6200 Series 2-Micron HCMOS (Input $t_r = t_f = 3$ ns)	HCA 6300 Series 3-Micron HCMOS (Input $t_r = t_f = 5$ ns)	Unit	
			Minimum	Minimum		
t <sub>SU</sub>	Setup Time	TE to CK (Figure 3) PD to CK (Figure 4) PEB to CK (Figure 5)	10.8 6.2 7.6	20.0 11.4 14.2	ns	
th	Hold Time	CK to TE (Figure 3) CK to PD (Figure 4) CK to PEB (Figure 5)	0.0 0.0 0.0	3.4 3.4 0.0	ns	
t <sub>rec</sub>	Recovery Time	RB to CK(Figure 2)	10.0	16.0	ns	
t <sub>W</sub>	Pulse Width	CK t <sub>W(H)</sub> (Figure 1) CK t <sub>W(L)</sub> (Figure 1) RB (Figure 2)	11.0 12.0 9.0	16.0 16.0 18.8	ns	

#### **INPUT LOAD FACTORS**

IUL	Input Unit Load Factors—PEB, PD, CK, TE, and RB	1.0	
			1

#### **SWITCHING WAVEFORMS**






Figure 5

### \*\*\* FUNCTION DIAGRAM



### 4-3-3-3 Input 4-Wide OR-AND-**Invert & 2-Input NOR Gate**

Primary Cells: 4 **Netlist Format:** \$SUBU C088 NC2/ABCDEFGHIJKLMA2B2



$$\begin{array}{c}
A2 \\
B2
\end{array}$$

$$N = (A+B+C+D) \cdot (E+F+G) \cdot (H+I+J) \cdot (K+L+M)$$


$$C2 = A2+B2$$

#### **SWITCHING CHARACTERISTICS\*** (C<sub>L</sub> = 1 pF on all outputs)

Symbol				Series CMOS		HCA6300 Series 3-Micron HCMOS						
	Parameter	N	1in		M	lax	N	Min		Max		Unit
		K**	Limit	Тур	K**	Limit	K**	Limit	Тур	K**	Limit	
tPLH	Propagation Delay, A through M to N (Figure 1)	0.4	1.2	4.6	2.0	8.6	0.4	1.6	7.7	2.4	14.2	ns
tPHL		0.8	1.6	5.2	3.6	9.6	0.6	1.8	8.0	3.8	14.8	
tPLH	Propagation Delay, A2, B2 to C2 (Figure 1)	0.8	1.0	2.8	3.6	5.2	0.8	1.2	4.3	5.0	8.0	ns
tPHL		0.4	0.8	1.8	1.8	3.4	0.4	0.8	2.4	1.2	4.4	

#### INPUT LOAD FACTORS


IUL	Input Unit Load Factors—A through M, A2, B2	1.0	



<sup>\*</sup>See Section 4 for minimum, typical, and maximum conditions.

\*\*tp(total)= $tp(C_L=1 pF)+K(C_L-1 pF)$ , for K in units of ns/pF. See Section 4.

#### **LOGIC DIAGRAM**




# D Flip-Flop with Reset (L) and 3-State Q

Primary Cells: 4
Netlist Format:
\$SUBU C090
Q QB / E D CK RB

Pin Names: E—Output Enable (Q output only) D—Data Input CK—Clock Input RB—Asynchronous Reset Bar (Active Low)

Q, QB—Data Outputs




#### **FUNCTION TABLE**

СК	D	RB	E	Q	QB
X	X	X	L	Z	X
	X	L	H	L	H
\	L	H	H	L	H
\	H	H	H		L
	Х	Н	Н	No Change	No Change

Z = High-Impedance State X = Don't Care

#### **FUNCTION DIAGRAM**



 $\textbf{SWITCHING CHARACTERISTICS*} \hspace{0.5cm} \textbf{(C}_L = 1 \text{ pF on all outputs)}$ 

			HCA 2-Mic				6300 S cron HC					
Symbol	Parameter	N	Min		Max		Min		<b>T</b>	N	lax	Unit
		K**	Limit	Тур	K**	Limit	K**	Limit	Тур	K**	Limit	
f	Clock Frequency (50% Duty Cycle) (Figure 1)	_	_		_	60	_	-			35	MHz
tPLH	Propagation Delay, CK to Q	0.4	4.0	10.2	1.8	18.8	0.4	4.8	13.8	2.6	25.6	ns
tPHL	(Figure 1)	0.4	4.0	9.4	2.0	17.4	0.4	4.4	13.6	2.2	25.2	
tPLH	Propagation Delay, CK to QB (Figure 1)	0.4	3.4	8.0	2.0	14.8	0.4	3.8	11.6	2.8	21.4	ns
tPHL		0.4	3.6	9.2	2.0	17.0	0.4	4.2	12.0	2.2	22.2	
<sup>t</sup> PHL	Propagation Delay, RB to Q (Figure 2)	0.4	4.0	9.4	2.0	17.4	0.4	4.6	14.4	2.2	26.6	ns
tPLH	Propagation Delay, RB to QB (Figure 2)	0.4	3.4	8.0	2.0	14.8	0.4	4.0	12.3	2.8	22.8	ns
tPLZ	Propagation Delay, E to Q	_	1.2	2.3	_	4.2		1.4	3.6		6.6	ns
tPZL	(Figure 3)	0.4	2.0	4.4	2.0	8.2	0.4	2.4	6.4	2.2	11.8	
tPHZ	Propagation Delay, E to Q (Figure 3)		1.4	3.0	_	5.6		1.8	5.0		9.2	ns
tPZH		0.4	2.2	5.2	1.8	9.6	0.4	2.8	8.0	2.6	14.8	

### TIMING REQUIREMENTS (VDD = 4.5 to 5.5V, $T_A = -40^{\circ}$ to 85°C)

Symbol	Pa	rameter	HCA 6200 Series 2-Micron HCMOS (Input $t_r = t_f = 3 \text{ ns}$ )	HCA 6300 Series 3-Micron HCMOS (Input $t_r = t_f = 5$ ns)	Unit
			Minimum	Minimum	
t <sub>su</sub>	Setup Time	D to CK (Figure 4)	5.6	9.8	ns
th	Hold Time	CK to D (Figure 4)	2.8	4.6	ns
t <sub>rec</sub>	Recovery Time	RB to CK (Figure 2)	4.2	6.8	ns
t <sub>W</sub>	Pulse Width	CK, t <sub>W</sub> (L)(Figure 1) CK, t <sub>W</sub> (H) (Figure 1) RB (Figure 2)	8.2 7.8 8.8	14.2 12.6 11.4	ns

#### **INPUT LOAD FACTORS**

		,	
IUL	Input Unit Load Factors—E, D, CK, RB	1.0	

<sup>\*</sup>See Section 4 for minimum, typical, and maximum conditions. \*\* $tp(total) = t_p(C_L = 1 pF) + K(C_L - 1 pF)$ , for K in units of ns/pF. See Section 4.





Figure 1







Figure 3
Refer to Figure 7 in Section 9.



# 1-of-8 Decoder with Output (L) & Enable (L)


Primary Cells: 6 Netlist Format: \$SUBU C091 YB0 YB1 YB2 YB3 YB4 &

YB5 YB6 YB7 / A B C EB

Pin Names: A—Address Input (MSB) B—Address Input

C—Address Input (LSB)

EB—Output Enable—(Active Low)
YB0-YB7—Decoded Outputs
(Active Low)



#### **FUNCTION TABLE**

EB	Α	В	С	YB0	YB1	YB2	YB3	YB4	YB5	YB6	YB7
L	L	L	L	L	Н	Н	Н	Н	Н	Н	Н
L	L	L	Н	Н	L	Н	Н	Н	Н	Н	н
L	L	Н	L	Н	Н	L	Н	Н	Н	Н	Н
L	L	Н	Н	Н	Н	Н	L	Н	Н	Н	Н
L	Н	L	L	Н	Н	Н	Н	L	Н	Н	н
L	Н	L	Н	Н	Н	Н	Н	Н	L	Н	Н
L	Н	Н	L	Н	Н	Н	Н	Н	Н	L	Н
L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	L
Н	Х	Χ	Χ	Н	Н	Н	Н	Н	Н	Н	Н

#### **SWITCHING CHARACTERISTICS\*** ( $C_L = 1$ pF on all outputs)

	_	HCA6200 Series 2-Micron HCMOS							6300 S cron HC			
Symbol	Parameter	Min		T	Max		Min		T	M	lax	Unit
		K**	Limit	Тур	K**	Limit	K**	Limit	Тур	K**	Limit	
tPLH	Propagation Delay, EB to any YB	0.6	2.4	5.9	4.0	11.0	0.6	2.8	9.2	3.0	17.0	ns
tPHL	(Figure 1)	0.8	3.4	9.2	4.0	17.0	0.8	4.2	14.1	4.6	26.0	
tPLH	Propagation Delay, A to YB—0, 1, 2, 3	0.6	1.8	4.3	4.0	8.0	0.6	2.0	5.9	3.0	11.0	ns
tPHL	(Figure 2)	0.8	2.0	5.9	4.0	11.0	0.8	2.2	7.0	4.6	13.0	
tPLH	Propagation Delay, A to YB—4, 5, 6, 7 (Figure 2)	0.6	2.2	4.9	4.0	9.0	0.6	2.8	9.5	3.0	17.6	ns
tPHL		0.8	2.8	6.8	4.0	12.6	0.8	3.0	9.5	4.6	17.6	
tPLH	Propagation Delay, B to YB-0, 1, 4, 5	0.6	2.4	5.9	4.0	11.0	0.6	2.8	8.6	3.0	16.0	ns
tPHL	(Figure 2)	0.8	3.4	9.2	4.0	17.0	0.8	4.2	13.5	4.6	25.0	
tPLH	Propagation Delay, B to YB—2, 3, 6, 7	0.6	1.8	4.9	4.0	9.0	0.6	2.2	7.4	3.0	13.6	ns
tPHL	(Figure 2)	0.8	3.0	7.9	4.0	14.6	0.8	3.6	11.7	4.6	21.6	
tPLH	Propagation Delay, C to YB-0, 2, 4, 6	0.6	2.4	5.9	4.0	11.0	0.6	2.8	8.6	3.0	16.0	ns
tPHL	(Figure 2)	0.8	3.4	9.2	4.0	17.0	0.8	4.2	13.5	4.6	25.0	
tPLH	Propagation Delay, C to YB—1, 3, 5, 7	0.6	1.8	4.9	4.0	9.0	0.6	2.2	7.4	3.0	13.6	ns
tPHL	(Figure 2)	0.8	3.0	7.9	4.0	14.6	0.8	3.6	11.7	4.6	21.6	


\*See Section 4 for minimum, typical, and maximum conditions.

<sup>\*\*</sup>tp(total) = tp( $C_L$ =1 pF)+K( $C_L$ -1 pF), for K in units of ns/pF. See Section 4.


#### **INPUT LOAD FACTORS**

IUL	Input Unit Load Factors—A, B, C, EB	1.0	

#### **SWITCHING WAVEFORMS**




#### **LOGIC DIAGRAM**



## 3 Input 3-Wide OR-AND-Invert

Primary Cells: 3 **Netlist Format:** \$SUBU C093 JK/ABCDEFGHI




 $J = (\overline{A+B+C}) \cdot (D+E+F) \cdot (G+H+I)$  $K = (A+B+C) \cdot (D+E+F) \cdot (G+H+I)$ 

#### **SWITCHING CHARACTERISTICS\*** (C<sub>L</sub>=1 pF on all outputs)

			HCA6200 Series 2-Micron HCMOS									
Symbol	Parameter	N	flin	T	M	Max		1in	<b>T</b>	M	ax	Unit
			Limit	Тур	K**	Limit	K**	Limit	Тур	K**	Limit	
tPLH	Propagation Delay, A through I, to J (Figure 1)  Propagation Delay, A through I, to K (Figure 2)	0.2	1.6	5.9	1.4	11.0	0.2	2.0	9.2	1.8	17.0	ns
tPHL		0.2	1.6	6.6	1.6	12.2	0.2	2.0	10.9	1.8	20.2	
tPLH		0.2	2.0	7.8	1.0	14.4	0.2	2.6	13.2	1.2	24.4	ns
tPHL		0.2	2.0	7.3	1.0	13.2	0.2	2.4	11.2	1.0	20.8	

#### **INPUT LOAD FACTORS**

IUL	Input Unit Load Factors—A,B,C,D,E,F,G,H,I	1.0
1	•	







Figure 2

<sup>\*</sup>See Section 4 for minimum, typical, and maximum conditions.


\*\*tp(total)=tp(C<sub>L</sub>=1 pF)+K(C<sub>L</sub>-1 pF), for K in units of ns/pF. See Section 4.

#### LOGIC DIAGRAM



### 3 Input 3-Wide AND-OR-Invert

Primary Cells: 4 **Netlist Format:** \$SUBU C094 JK/ABCDEFGHI




 $J = (\overline{A \cdot B \cdot C) + (D \cdot E \cdot F) + (G \cdot H \cdot I)}$  $K = (A \cdot B \cdot C) + (D \cdot E \cdot F) + (G \cdot H \cdot I)$ 

#### **SWITCHING CHARACTERISTICS\*** ( $C_L = 1$ pF on all outputs)

Symbol				Series CMOS		HCA6300 Series 3-Micron HCMOS						
	Parameter	٨	Min _ Max		Min		<b>T</b>	Max		Unit		
			Limit	Тур	K**	Limit	K**	Limit	Тур	K**	Limit	
tPLH	Propagation Delay, A through I, to J (Figure 1)  Propagation Delay, A through I, to K	0.4	2.2	6.7	1.4	12.4	0.2	2.8	10.6	2.0	19.6	ns
tPHL		0.2	2.2	6.2	0.8	11.4	0.2	2.8	9.6	1.0	17.8	
tPLH		0.2	2.6	7.6	1.2	14.0	0.2	3.4	12.1	1.4	22.4	ns
tPHL	(Figure 2)	0.2	2.8	7.6	0.6	14.0	0.2	3.4	11.9	1.0	22.0	

#### **INPUT LOAD FACTORS**

IUL	Input Unit Load Factors—A,B,C,D,E,F,G,H,I	1.0	
-----	---	-----	--







Figure 2

<sup>\*</sup>See Section 4 for minimum, typical, and maximum conditions.


\*\*tp(total)=tp(C<sub>L</sub>=1 pF)+K(C<sub>L</sub>-1 pF), for K in units of ns/pF. See Section 4.

### LOGIC DIAGRAM



### 4-Input 2-Wide **AND-OR-Invert**

Primary Cells: 3 **Netlist Format:** \$SUBU C095 IJ / ABCDEFGH



#### **SWITCHING CHARACTERISTICS\*** (C<sub>L</sub> = 1 pF on all outputs)

	_	HCA6200 Series  2-Micron HCMOS  HCA6300 Series  3-Micron HCMOS										
Symbol	Parameter	Min		_	M	Max		Min		Max		Unit
		K**	Limit	Тур	K**	Limit	K**	Limit	Тур	K**	Limit	
tPLH	Propagation Delay, A through H, to I	0.8	2.0	5.2	3.6	9.6	0.8	2.6	8.0	4.8	14.8	ns
tPHL	(Figure 1)	0.6	2.2	5.6	2.4	10.4	0.4	2.6	8.8	2.2	16.2	
tPLH	Propagation Delay, A through H, to J	0.4	2.2	6.1	1.2	11.2	0.2	2.8	9.7	1.4	18.0	ns
tPHL	(Figure 2)	0.2	2.2	5.4	1.2	10.0	0.4	2.6	8.5	1.4	15.8	

#### **INPUT LOAD FACTORS**

IUL	Input Unit Load Factors—A, B, C, D, E, F, G, H	1.0




Figure 1





Figure 2

<sup>\*</sup>See Section 4 for minimum, typical, and maximum conditions. \*\*tp(total)=tp( $C_L$ =1 pF)+K( $C_L$ -1 pF), for K in units of ns/pF. See Section 4.

#### **LOGIC DIAGRAM**




### **4-Bit Equality Comparator**

Primary Cells: 5
Netlist Format:
\$SUBU C096
AEBO / AO A1 A2 A3 &
B0 B1 B2 B3 AEBI

### Pin Names: A0-A3-Dat

A0-A3—Data Word A Inputs
B0-B3—Data Word B Inputs
AEBI —A Word Equals B
Word Cascading Input
AEBO —A Word Equals B
Word Output (Active Low)



#### **FUNCTION TABLE**

Inputs	Inputs						
Data Words	AEBI	Output AEBO					
A = B	L	L					
A ≠ B	L	Н					
X	Н	Н					


#### **SWITCHING CHARACTERISTICS\*** ( $C_L = 1 pF$ on all outputs)

			HCA6	Series CMOS		HCA6300 Series 3-Micron HCMOS						
Symbol	Parameter	Min		T	Max		Min		T	Max		Unit
		K**	Limit	Тур	K**	Limit	K**	* Limit 'yp	Тур	K**	Limit	]
tPLH	Propagation Delay, A0-A3, B0-B3 to AEBO	0.4	1.6	5.6	2.0	10.4	0.6	2.2	9.5	2.6	17.6	ns
tPHL	(Figure 1)		2.4	7.5	3.4	13.8	0.8	3.0	12.1	3.8	22.4	
tPLH	Propagation Delay, AEBI to AEBO (Figure 2)		0.8	2.3	2.0	4.2	0.6	1.0	3.6	2.6	6.6	ns
tPHL			1.2	3.2	3.4	6.0	0.8	1.2	4.4	3.8	8.2	

\*See Section 4 for minimum, typical and maximum conditions.

#### **INPUT LOAD FACTORS**

IUL	Input Unit Load Factors—A0-A3, B0-B3, AEBI	1.0
-----	--	-----








Figure 2

<sup>\*\*</sup>tp(total)=tp( $C_L=1$  pF)+K( $C_L-1$  pF), for K in units of ns/pF. See Section 4.

#### FUNCTION DIAGRAMS





## J-K Flip-Flop with 3-State **Outputs & Reset**

Primary Cells: 4 **Netlist Format:** \$SUBU C097 Q QB / E J CK K R


#### Pin Names:

E-Output Enable J, K-Data Inputs CK—Clock Input R—Asynchronous Reset Q, QB—Data Outputs

#### **FUNCTION TABLE**

R	СК	J	Κ	Е	Q	QB			
X	Х	Х	Х	L	Z	Z			
Н	Х	Х	Х	Н	L	Н			
L		L	L	Н	No Change				
L	_	L	Н	Н	L	Н			
L	$\mathcal{L}$	Н	L	Н	H	L			
L	_	Н	Н	Н	Toggle	Toggle			
L	~	Х	Х	Н	No Change				

Z=High-Impedance State X=Don't Care



#### SWITCHING CHARACTERISTICS\* (C<sub>L</sub>=1 pF on all outputs)

					Series CMOS							
Symbol	Parameter		Min		Max		Min		<b>-</b>	Max		Unit
		K**	Limit	Тур	K**	Limit	K**	Limit	Тур	K**	Limit	
f	Clock Frequency (50% Duty Cycle) (Figure 1)	_	_		_	62	_	_	_		35	MHz
tPLH	Propagation Delay, CK to Q	0.8	2.8	7.7	4.0	14.2	1.0	3.6	12.6	5.2	23.4	ns
tPHL	(Figure 1)	0.8	2.6	7.1	3.6	13.2	0.8	3.2	11.5	3.6	21.2	
tPLH	Propagation Delay, CK to QB	0.6	2.8	7.6	3.6	14.0	0.8	3.8	12.9	5.0	23.8	ns
tPHL	(Figure 1)		3.0	8.1	3.4	15.0	0.6	3.8	12.9	3.6	23.8	
tPHL	Propagation Delay, R to $\Omega$ (Figure 2)	0.8	2.0	5.4	3.4	10.0	0.8	2.4	8.2	3.6	15.2	ns
tPLH	Propagation Delay, R to QB (Figure 2)	0.6	2.2	6.6	3.6	12.2	0.8	3.0	11.0	5.0	20.4	ns
tPLZ	Propagation Delay, E to Q	_	0.8	1.8	_	3.4	_	1.2	3.5	_	6.4	ns
tPZL	(Figure 3)	0.8	1.8	4.3	3.6	8.0	0.8	2.2	6.2	3.6	11.4	
tPHZ		_	0.8	1.8	_	3.4	_	1.4	3.6	_	6.6	
tPZH		0.8	1.6	4.0	4.0	7.4	1.0	2.0	6.1	5.2	11.2	
tPLZ	Propagation Delay, E to QB		0.8	1.8	_	3.4	_	1.2	3.5	_	6.4	ns
tPZL	(Figure 3)		1.8	4.3	3.4	8.0	0.6	2.0	5.9	3.6	11.0	
tPHZ			0.8	1.8	_	3.4	_	1.4	3.6	_	6.6	
tPZH		0.6	1.6	3.9	3.6	7.2	0.8	2.0	5.8	5.0	10.8	

<sup>\*</sup>See Section 4 for minimum, typical, and maximum conditions. \*\*tp(total)=tp( $C_L=1$  pF)+K( $C_L-1$  pF), for K in units of ns/pF. See Section 4.

**TIMING REQUIREMENTS** ( $V_{DD} = 4.5 \text{ to } 5.5 \text{ V}, T_A = -40^{\circ} \text{ to } +85^{\circ}\text{C}$ )

Symbol	Parameter	HCA 6200 Series 2-Micron HCMOS (Input t <sub>r</sub> =t <sub>f</sub> =3 ns)	HCA 6300 Series 3-Micron HCMOS (Input t <sub>r</sub> =t <sub>f</sub> =5 ns)	Unit.
		Minimum	Minimum	
t <sub>su</sub>	Setup Time J or K to CK (Figure 4)	7.6	13.8	ns
<sup>t</sup> h	Hold Time CK to J or K (Figure 4)	0.4	0.6	ns
t <sub>rec</sub>	Recovery Time R to CK (Figure 2)	1.6	3.4	ns
tw	Pulse Width CK, t <sub>W</sub> (L) (Figure 1) CK, t <sub>W</sub> (H) (Figure 1) R (Figure 2)	6.0 8.0 5.4	11.4 14.0 10.6	ns

#### **INPUT LOAD FACTORS**

	IUL	Input Unit Load Factors—E,J,CK,K,R	1.0
- 1			





Figure 1



Refer to Figure 7 in Section 9. **Figure 3** 




Figure 2






Figure 4

#### **FUNCTION DIAGRAMS**






### **Dual LSSD L2 Latch**

Primary Cells: 3
Netlist Format:
\$SUBU C700
Q1 Q2 Q1B Q2B / D1B
D2B BCLK RB

Pin Names:

D1B, D2B—Data Inputs (L)
BCLK—Common Latch Enable
(Scan Clock B)
RB—Asynchronous Reset Bar (L)
Q, QB—Latch Outputs



#### **FUNCTION TABLE\***

	Inputs		Out	puts	Function				
BCLK	DB	RB	Q	QB	- unous.				
X	Х	L	L	Н	Both Latches asynchronously reset.				
L	L/H	Н	H/L	L/H	Latch is in transparent mode; data inputs are active low.				
Н	Х	Н	No CI	hange	Data is latched.				

<sup>\*</sup>See Section 7 for a description of LSSD.

#### **SWITCHING CHARACTERISTICS\*** (C<sub>L</sub> = 1 pF on all outputs)

					Series CMOS		HCA6300 Series 3-Micron HCMOS					
Symbol	Parameter	N	Min		Max		N	lin	<b></b>	Max		Unit
		K**	Limit	Тур	K**	Limit	K**	Limit	Тур	K**	Limit	
tPLH	Propagation Delay, DB to Q	0.5	1.7	4.8	1.9	8.2	0.7	3.0	7.5	2.7	13.8	ns
tPHL	(Figure 1)		1.4	4.8	2.1	7.2	0.8	2.4	6.5	2.9	12.0	
tPLH	Propagation Delay, DB to QB	0.4	1.7	5.9	1.9	8.2	0.7	3.0	7.5	2.5	13.8	ns
tPHL	(Figure 1)	0.4	2.0	5.7	2.0	9.2	0.7	3.4	8.3	2.9	15.4	
tPLH	Propagation Delay, BCLK to Q	0.5	1.9	3.9	1.9	10.5	0.7	3.2	9.5	2.7	17.6	ns
tPHL	(Figure 2)	0.6	1.6	3.6	2.1	8.6	0.8	2.8	7.8	2.9	14.4	
tPLH	Propagation Delay, BCLK to QB	0.4	1.8	4.8	1.9	9.6	0.7	3.2	8.6	2.5	16.0	ns
tPHL	(Figure 2)	0.4	2.2	4.8	2.0	11.6	0.7	3.8	10.5	2.9	19.4	
tPHL	Propagation Delay, RB to Q (Figure 3)	0.6	0.9	5.7	2.1	4.9	0.8	1.6	4.4	2.9	8.2	ns
<sup>t</sup> PLH	Propagation Delay, RB to QB (Figure 3)	0.4	1.4	3.9	1.9	7.0	0.7	2.4	6.4	2.5	11.8	ns

<sup>\*</sup>See Section 4 for minimum, typical, and maximum conditions.

<sup>\*\*</sup>tp(total)=tp( $C_L=1$  pF)+K( $C_L-1$  pF), for K in units of ns/pF. See Section 4.

**TIMING REQUIREMENTS**  $(V_{DD}=4.5 \text{ to } 5.5 \text{ V}, T_A=-40^{\circ} \text{ to } +85^{\circ}\text{C})$ 

Symbol		Parameter	HCA6200 Series 2-Micron HCMOS (Input t <sub>r</sub> =t <sub>f</sub> =3 ns)	HCA6300 Series 3-Micron HCMOS (Input t <sub>r</sub> =t <sub>f</sub> =5 ns)	Unit
			Minimum	Minimum	
t <sub>su</sub>	Setup Time	DB to BCLK (Figure 4)	6.2	10.4	ns
th	Hold Time	BCLK to DB (Figure 4)	2.0	3.4	ns
t <sub>w</sub>	Pulse Width	BCLK (Figure 4) RB (Figure 3)	8.4 3.8	14.0 6.4	ns

#### **INPUT LOAD FACTORS**

IUL	Input Unit Load Factors	DB, BCLK	1.0
		RB	2.0




Figure 1




Figure 2





Figure 3



#### **FUNCTION DIAGRAM**




Figure 5. Typical LSSD Application


### **LSSD L1 Latch with ANDed D** Inputs

Primary Cells: 3 **Netlist Format:** \$SUBU C701

Q QB / D1 D2 D3 SCLK SDI ACLK RB

Pin Names:

D1, D2, D3—ANDed Data Inputs SCLK—Latch Enable for **Data Inputs** SDI-Scan Data Input ACLK-Scan Clock A Q, QB-Latch Outputs




#### **FUNCTION TABLE\***

			Input	:s			Out	puts	Function
SCLK	D1	D2	D3	SDI	ACLK	RB	Q	QB	, , , , , , , , , , , , , , , , , , ,
L L L	H L X	H X L X	H X X L	X X X	H H H	H H H	H L L	L H H	Latch is in the transparent mode. Q = D1•D2•D3; QB = Inverse of Q.
Н	Х	Х	Х	L/H	L	Н	L/H	H/L	Latch is in the transparent mode. Q = SDI; QB = Inverse of Q.
Н	Х	Х	Х	Х	Н	Н	No Change	No Change	Data is latched.
Х	Х	Х	Х	Х	Х	L	L	Н	Latch is asynchronously reset.

<sup>\*</sup>See Section 7 for a description of LSSD.

#### **FUNCTION DIAGRAM**



### **SWITCHING CHARACTERISTICS\*** (C<sub>L</sub>= 1 pF on all outputs)

				6200 s ron H	Series CMOS				6300 S cron HC			
Symbol	Parameter	Min			М	lax	N	lin	т	M	lax	Unit
		K**	Limit	Тур	K**	Limit	K**	Limit	Тур	K**	Limit	
tPLH	Propagation Delay, D to Q	0.6	2.5	7.6	2.0	14.0	0.7	4.2	12.6	2.7	23.4	ns
tPHL	(Figure 1)	0.5	1.9	5.8	2.1	10.7	0.7	3.2	9.7	2.8	18.0	
tPLH	Propagation Delay, D to QB	0.4	2.0	6.2	2.1	11.5	0.5	3.2	10.4	2.8	19.2	ns
tPHL	(Figure 1)	0.4	2.2	8.1	2.0	15.0	0.5	3.8	13.6	2.7	25.2	
tPLH	Propagation Delay, SCLK to Q	0.6	2.0	6.4	2.0	11.8	0.7	3.2	10.7	2.7	19.8	ns
tPHL	(Figure 2)		1.9	5.8	2.1	10.7	0.7	3.2	9.7	2.8	18.0	
tPLH	Propagation Delay, SCLK to QB		2.1	6.2	2.1	11.5	0.5	3.6	10.4	2.8	19.2	ns
tPHL	(Figure 2)	0.4	2.4	7.0	2.0	13.0	0.5	4.0	11.8	2.7	21.8	
tPLH	Propagation Delay, SDI to Q	0.6	2.2	6.2	2.0	11.5	0.7	3.8	10.4	2.7	19.2	ns
tPHL	(Figure 1)	0.5	2.2	6.2	2.1	11.4	0.7	3.8	10.3	2.8	19.0	
tPLH	Propagation Delay, SDI to QB	0.4	2.5	7.0	2.0	13.0	0.5	4.2	11.8	2.8	21.8	ns
tPHL	(Figure 1)	0.4	2.6	7.3	2.0	13.5	0.5	4.4	12.2	2.7	22.6	]
tPLH	Propagation Delay, ACLK to Q	0.6	1.6	4.9	2.0	9.1	0.7	2.8	8.2	2.7	15.2	ns
tPHL	(Figure 2)		1.6	4.8	2.1	8.8	0.7	2.8	8.0	2.8	14.8	
tPLH	Propagation Delay, ACLK to QB	0.4	1.8	5.8	2.1	10.8	0.5	3.0	9.7	2.8	18.0	ns
tPHL	(Figure 2)		2.0	6.2	2.0	11.4	0.5	3.2	10.3	2.7	19.0	
tPHL	Propagation Delay, RB to Q (Figure 3)	0.5	1.0	2.6	2.1	4.8	0.7	1.8	4.3	2.8	8.0	ns
tPLH	Propagation Delay, RB to QB (Figure 3)	0.4	1.4	4.2	2.1	7.8	0.5	2.4	7.0	2.8	13.0	ns

#### TIMING REQUIREMENTS (VDD = 4.5V to 5.5V, $T_A = -40^{\circ}$ to $+85^{\circ}$ C)

Symbol	Parameter	HCA6200 Series 2-Micron HCMOS (Input tr=tf=3 ns)	HCA6300 Series 3-Micron HCMOS (Input tr=tf=5 ns)	Unit	
		Minimum	Minimum	]	
t <sub>Su</sub>	Setup Time, D to SCLK (Figure 4) SDI to ACLK (Figure 4)	12.4 10.0	20.8 16.8	ns	
th	Hold Time, SCLK to D (Figure 4) ACLK to SDI (Figure 4)	0.0 0.0	0.0 0.0	ns	
t <sub>W</sub>	Pulse Width, SCLK (Figure 4) ACLK (Figure 4) RB (Figure 3)	9.8 7.6 3.8	16.4 12.8 6.4	ns	

#### **INPUT LOAD FACTORS**

IUL	Input Unit Load Factors	D, SCLK, SDI, RB	1.0
		ACLK	2.0

<sup>\*</sup>See Section 4 for minimum, typical, and maximum conditions. \*\*tp(total)=tp( $C_L$ =1 pF)+K( $C_L$ -1 pF), for K in units of ns/pF. See Section 4.




Figure 1




Figure 2




Figure 3




Figure 4

### **LSSD Dual Port L1 Latch**

Primary Cells: 5
Netlist Format:
\$SUBU C702
Q QB / D0 D1 SCLK1 D2 D3
SCLK2 SDI ACLK RB

Pin Names:

D0, D1—ANDed D Inputs
Controlled by SCLK1


D2, D3—ANDed D Inputs
Controlled by SCLK2

SCLK1, SCLK2—Latch Enables for
D0-D3

SDI—Scan Data Input,
Controlled by ACLK

ACLK—Scan Clock A

RB—Asynchronous Reset
Q, QB—Latch Outputs



#### **FUNCTION TABLE\***

			In	puts					Out	puts	Function
SCLK1	D0	D1	SCLK2	D2	D3	ACLK	SDI	RB	Q	QB	1 anonon
Х	Х	Х	Х	Х	Х	Х	Х	L	L	Н	Latch is asynchronously reset.
L L L	L X H	X L H	H H H	X X X	X X X	H H H	X X X	Н Н Н	L L H	H H L	Latch is in the transparent mode; Q = D0 ● D1, with SCLK1 as the latch enable. QB = Inverse of Q.
H H H	X X X	X X X	L L L	L X H	X L H	Н Н Н	X X X	H H H	L L H	H H L	Latch is in the transparent mode; Q = D2 • D3, with SCLK2 as the latch enable. QB = Inverse of Q.
Н	X	Х	Н	Х	Х	L	L/H	Н	L/H	H/L	Latch is in the transparent mode; Q = SDI, with ACLK as the latch enable. QB = Inverse of Q.
Н	Х	Х	Н	Х	Х	Н	X	Н	NO CHANGE	NO CHANGE	Data is latched.

<sup>\*</sup>See Section 7 for a description of LSSD.

#### **SWITCHING CHARACTERISTICS\*** (C<sub>L</sub> = 1 pF on all outputs)

st la					Series CMOS				6300 S ron HC			
Symbol	Parameter	N	1in	_	N	lax	N	lin	-	M	lax	Unit
		K**	Limit	Тур	K**	Limit	K**	Limit	Тур	K**	Limit	
tPLH	Propagation Delay, D0-D3 to Q	0.6	2.4	7.9	2.3	14.6	0.8	4.0	13.2	3.1	24.4	ns
<sup>t</sup> PHL	(Figure 1)	0.5	2.1	6.4	2.0	11.8	0.7	3.6	10.7	2.7	19.8	
tPLH	Propagation Delay, D0-D3 to QB	0.6	1.8	5.7	2.2	10.6	0.8	3.0	9.6	2.9	17.8	ns
tPHL	(Figure 1)	0.6	2.4	7.5	2.2	13.9	0.8	4.0	12.5	2.9	23.2	
tPLH	Propagation Delay, SCLK1, SCLK2 to Q	0.6	2.7	8.4	2.3	15.6	0.8	4.6	14.2	3.1	26.2	ns
tPHL	(Figure 2)		2.6	8.1	2.0	15.0	0.7	4.4	13.6	2.7	25.2	
tPLH	Propagation Delay, SCLK1, SCLK2 to QB		2.5	7.4	2.2	13.7	0.8	4.2	12.4	2.9	23.0	ns
tPHL	(Figure 2)	0.6	2.6	8.1	2.2	14.9	0.8	4.4	13.5	2.9	25.0	
tPLH	Propagation Delay, ACLK to Q	0.6	2.7	8.6	2.3	16.0	0.8	4.6	14.5	3.1	26.8	ns
tPHL	(Figure 2)	0.5	2.9	9.3	2.0	17.2	0.7	5.0	15.6	2.7	28.8	
tPLH	Propagation Delay, ACLK to QB	0.6	2.7	8.6	2.2	16.0	0.8	4.6	14.5	2.9	26.8	ns
tPHL	(Figure 2)	0.6	2.6	8.2	2.2	15.2	0.8	4.4	13.7	2.9	25.4	
tPLH	Propagation Delay, SDI to Q	0.6	2.7	8.1	2.3	15.0	0.8	4.6	13.6	3.1	25.2	ns
tPHL	(Figure 1)	0.5	2.6	8.3	2.0	15.4	0.7	4.4	13.9	2.7	25.8	
tPLH	Propagation Delay, SDI to QB	0.6	2.4	7.6	2.2	14.1	0.8	4.0	12.8	2.9	23.6	ns
tPHL	(Figure 1)	0.6	2.6	7.7	2.2	14.3	0.8	4.4	13.0	2.9	24.0	
tPHL	Propagation Delay, RB to Q (Figure 3)	0.5	1.7	3.1	2.0	5.8	0.7	3.0	5.3	2.7	9.8	ns
tPLH	Propagation Delay, RB to QB (Figure 3)	0.6	1.1	4.9	2.2	9.1	0.8	2.0	8.2	2.9	15.2	ns

<sup>\*</sup>See Section 4 for minimum, typical, and maximum conditions. \*\*tp(C<sub>L</sub>=1 pF)+K(C<sub>L</sub>-1 pF), for K in units of ns/pF. See Section 4.

### **TIMING REQUIREMENTS** (VDD=4.5 to 5.5 V, TA = $-40^{\circ}$ C to $+85^{\circ}$ C)

Symbol	Parameter	HCA6200 Series 2-Micron HCMOS (Input t <sub>r</sub> =t <sub>f</sub> =3 ns) Minimum	HCA6300 Series 3-Micron HCMOS (Input t <sub>r</sub> =t <sub>f</sub> =5 ns) Minimum	Unit
t <sub>su</sub>	Setup Time D0-D3 to SCLK1, SCLK2 (Figure 4) SDI to ACLK (Figure 4)	11.7 12.8	19.8 21.4	ns
th	Hold Time SCLK1, SCLK2 to D0-D3 (Figure 4) ACLK to SDI (Figure 4)	1.3 0.0	2.4 0.0	ns
t <sub>W</sub>	Pulse Width SCLK1, SCLK2 (Figure 4) ACLK (Figure 4) RB (Figure 3)	12.8 14.2 6.4	21.4 23.8 10.8	ns

#### **INPUT LOAD FACTORS**

IUL	Input Unit Load Factors—SCLK1, SCLK2, D0-D3, I, RB	1.0
	,	





Figure 1








Figure 3



### FUNCTION DIAGRAM




### **LSSD R-S L1 Latch**


Primary Cells: 3 **Netlist Format:** \$SUBU C703

Q QB B/ SO S1 RO R1 SCLKB SDIB ACLK RB A

Pin Names:

S0, S1-ANDed Latch Set Inputs RO, R1—ANDed Latch Reset Inputs SCLKB-Latch Enable Inputs for S0, S1, R0, R1 Inputs SDIB—Scan Data Input Bar ACLK—Latch Enable for the SDIB Input RB—Asynchronous Reset (Active Low) A-Inverter Input





#### **FUNCTION TABLE\***

**B**—Inverter Output

(S0•S1)	(RO•R1)	SCLKB	SDIB	ACLK	RB	Q	QB	Mode	Function
Х	X	L	х	Н	L	· L	Н	Normal or Scan	····
Н	L	Н	Х	Н	Н	Н	L	Normal	The latch operates as an S-R latch with inputs
L	Н	Н	Х	Н	Н	L	Н		$S = (S0 \cdot S1)$ and $R = (R0 \cdot R1)$ . In the normal mode,
L	L	Н	X	Н	н	No Change	No Change		the latch is gated by SCLKB. ACLK must remain active (ACLK = H) and RB inactive (RB = H) or
Н	Н	Н	X	Н	Н	L**	L**		unexpected results may occur.
×	Х	L	Х	Н	Н	No Change	No Change	Normal or Scan	
×	x	L	L/H	L	Н	H/L	L/H	Scan	The latch is operating in the scan mode, with SDIB as the input to the latch. Q and QB follow the SDIB input while the latch is in the transparent mode. SCLKB must remain active (SCLKB = L) and RB inactive (RB = H), or unexpected results may occur.

\*See Section 7 for a description of LSSD.

<sup>\*\*</sup>Both outputs will remain low as long as (S0°S1) and (R0°R1) remain high, but the output states are unpredictable if (S0°S1) and (R0°R1) go low simultaneously or if SCLKB goes low while (S0°S1) and (R0°R1) are high.

#### **SWITCHING CHARACTERISTICS**\* ( $C_L = 1$ pF on all outputs)


		:			Series CMOS				6300 S cron HC			
Symbol	Parameter	N	lin	_	N	lax	· N	lin	_	M	lax	Unit
		K**	Limit	Тур	K** Limit		K**	Limit	Тур	K**	Limit	1
<sup>t</sup> PLH	Propagation Delay, S0, S1 to Q	0.5	3.0	9.5	2,1	17.6	0.7	5.0	15.9	2.8	29.4	ns
tPHL	(Figure 1)	0.5	2.0	5.5	2.0	10.1	0.7	3.4	9.2	2.7	17.0	
tPLH	Propagation Delay, S0, S1 to QB	0.5	2.6	8.1	2.1	14.9	0.7	4.4	13.5	2.8	25.0	ns
tPHL	(Figure 1)	0,5	2.3	7.0	2.1	12.9	0.7	4.0	11.7	2.8	21.6	
tPLH	Propagation Delay, RO, R1 to Q	0.5	3.0	9.5	2.1	17.6	0.7	5.0	15.9	2.8	29.4	ns
tPHL	(Figure 1)	0.5	2.0	5.5	2.0	10.1	0.7	3.4	9.2	2.7	17.0	
<sup>t</sup> PLH	Propagation Delay, RO, R1 to QB	0.5	2.6	8.1	2.1	14.9	0.7	4.4	13.5	2.8	25.0	ns
tPHL	(Figure 1)	0.5	2.3	7.0	2.1	12.9	0.7	4.0	11.7	2.8	21.6	
tPLH	Propagation Delay, SCLKB to Q	0.5	3.0	9.5	2.1	17.6	0.7	5.0	15.9	2.8	29.4	ns
tPHL	(Figure 2)		2.0	5.5	2.0	10.1	0.7	3.4	9.2	2.7	17.0	
tPLH	Propagation Delay, SCLKB to QB	0.5	2.6	8.1	2.1	14.9	0.7	4.4	13.5	2.8	25.0	ns
tPHL	(Figure 2)	0.5	2.3	7.0	2.1	12.9	0.7	4.0	11.7	2.8	21.6	
tPLH	Propagation Delay, SDIB to Q	0.5	2.4	7.2	2.1	13.4	0.7	4.0	12.1	2.8	22.4	ns
tPHL	(Figure 3)	0.5	1.6	4.8	2.0	8.9	0.7	2.8	8.1	2.7	15.0	
tPLH	Propagation Delay, SDIB to QB	0.5	2.4	7.4	2.1	13.7	0.7	4.0	12.4	2.8	23.0	ns
tPHL	(Figure 3)	0.5	1.7	4.8	2.1	8.8	0.7	3.0	8.0	2.8	14.8	
tPLH	Propagation Delay, ACLK to Q	0.5	2.4	7.2	2.1	13.4	0.7	4.0	12.1	2.8	22.4	ns
<sup>t</sup> PHL	(Figure 4)	0.5	1.6	4.8	2.0	8.9	0.7	2.8	8.1	2.7	15.0	
tPLH	Propagation Delay, ACLK to QB	0.5	2.4	7.2	2.1	13.7	0.7	4.0	12.4	2.8	23.0	ns
tPHL	(Figure 4)	0.5	1.7	4.8	2.1	8.8	0.7	3.0	8.0	2.8	14.8	
tPHL	Propagation Delay, RB to Q (Figure 7)	0.5	2.0	4.8	2.0	8.9	0.7	3.4	8.1	2.7	15.0	ns
tPLH	Propagation Delay, RB to QB (Figure 7)	0.5	2.6	7.4	2.1	13.7	0.7	4.4	12.4	2.8	23.0	ns
tPLH	Propagation Delay, A to B	0.4	0.8	1.7	1.8	3.2	0.4	0.8	2.2	2.2	4.0	ns
tPHL	(Figure 8)	0.4	1.0	1.8	1.8	3.4	0.4	0.8	2.2	2.2	4.0	

#### **TIMING REQUIREMENTS** ( $V_{DD}$ = 4.5 to 5.5 V, $T_A$ = -40 to $+85^{\circ}$ C)

Symbol	Parameter	HCA6200 Series 2-Micron HCMOS (Input t <sub>r</sub> = t <sub>f</sub> = 3 ns)	HCA6300 Series 3-Micron HCMOS (Input t <sub>r</sub> = t <sub>f</sub> = 5 ns)	Unit
		Minimum	Minimum	
t <sub>su</sub>	Setup Time S0, S1 to SCLKB (Figure 5)	10.8	18.0	ns
	R0, R1 to SCLKB (Figure 5) SDIB to ACLK (Figure 6)	10.8 9.5	18.0 16.0	
th	Hold Time SCLKB to S0, S1 (Figure 5) SCLKB to R0, R1 (Figure 5) ACLK to SDIB (Figure 6)	3.0 3.0 1.0	5.0 5.0 1.8	ns
t <sub>W</sub>	Pulse Width S0, S1 (Figure 1) R0, R1 (Figure 1) SCLKB (Figure 5) ACLK (Figure 6) RB (Figure 7)	13.6 13.6 13.6 9.6 10.0	22.8 22.8 22.8 16.0 17.0	ns

<sup>\*</sup>See Section 4 for minimum, typical, and maximum conditions. \*\* $tp(total) = tp(C_L = 1 pF) + K(C_L - 1 pF)$ , for K in units of ns/pF. See Section 4.

IUL	Input Unit Load Factors	S0, S1, R0, R1, SCLK, SDIB,	1.0
		ACLKB, RB, A	









Figure 1











Figure 5

Figure 6

#### **SWITCHING WAVEFORMS** (Continued)








Figure 7

#### **FUNCTION DIAGRAM**



#### - 16-PIN PACKAGES -

### PLASTIC CASE 648-05




- NOTES:

  1. LEADS WITHIN 0.13 mm (0.005) RADIUS OF TRUE POSITION AT SEATING PLANE AT MAXIMUM MATERIAL CONDITION.
  - 2. DIMENSION "L" TO CENTER OF LEADS WHEN FORMED PARALLEL.
- 3. DIMENSION "B" DOES NOT INCLUDE MOLD FLASH.
  4. "F" DIMENSION IS FOR FULL LEADS. "HALF" LEADS ARE OPTIONAL AT LEAD POSITIONS 1, 8, 9 AND 16).
- 5. ROUNDED CORNERS OPTIONAL; AS SHOWN IN PREVIOUS ISSUE.



	2011 4 194	FTFDC	INCLIES		
	MILLIMETERS		INCHES		
DIM	MIN	MAX	MIN	MAX	
Α	18.80	21.34	0.740	0.840	
В	6.10	6.60	0.240	0.260	
C	4.06	5.08	0.160	0.200	
٥	0.38	0.53	0.015	0.021	
F	1.02	1.78	0.040	0.070	
G	2.54 BSC		0.100 BSC		
Н	0.38	2.41	0.015	0.095	
J	0.20	0.38	0.008	0.015	
K	2.92	3.43	0.115	0.135	
L	7.62 BSC		0.300 BSC		
M	0°	10°	0°	10°	
N	0.51	1.02	0.020	0.040	

#### PLASTIC CASE 710-02






#### NOTES:

- 1. POSITIONAL TOLERANCE OF LEADS (D), SHALL BE WITHIN 0.25mm(0.010) AT MAXIMUM MATERIAL CONDITION, IN RELATION TO SEATING PLANE AND EACH OTHER.
- 2. DIMENSION L TO CENTER OF LEADS
- WHEN FORMED PARALLEL.
  3. DIMENSION B DOES NOT INCLUDE MOLD FLASH.

	MILLIN	IETERS	INCHES	
DIM	MIN	MAX	MIN	MAX
Α	36.45	37.21	1.435	1.465
В	13.72	14.22	0.540	0.560
C	3.94	5.08	0.155	0.200
D	0.36	0.56	0.014	0.022
F	1.02	1.52	0.040	0.060
G	2.54 BSC		0.100 BSC	
Н	1.65	2.16	0.065	0.085
J	0.20	0.38	0.008	0.015
К	2.92	3.43	0.115	0.135
L	15.24 BSC		0.600 BSC	
M	00	15 <sup>0</sup>	00	15 <sup>0</sup>
N	0.51	1.02	0.020	0.040

#### CERAMIC CASE 719-03






	MILLIMETERS		INCHES	
DIM	MIN	MAX	MIN	MAX
Α	35.20	35.92	1.386	1.414
В	14.73	15.34	0.580	0.604
С	3.05	4.19	0.120	0.165
D	0.38	0.53	0.015	0.021
F	0.76	1.40	0.030	0.055
G	2.54 BSC		0.100 BSC	
Н	0.76	1.78	0.030	0.070
J	0.20	0.30	0.008	0.012
K	2.54	4.19	0.100	0.165
L	14.99	15.49	0.590	0.610
M	_	10°	_	10°
N	0.51	1.52	0.020	0.060

#### NOTES:

- LEADS, TRUE POSITIONED WITHIN 0.25 mm (0.010) DIAMETER (AT SEATING PLANE) AT MAXIMUM MATERIAL CONDITION.
- DIMENSION "L" TO CENTER OF LEADS WHEN FORMED PARALLEL.

# PLASTIC CASE 776A-01







	MILLIMETERS		INC	HES
DIM	MIN	MAX	MIN	MAX
Α	12.32	12.57	0.485	0.495
В	12.32	12.57	0.485	0.495
C	4.19	4.57	0.165	0.180
D	0.64	1.01	0.025	0.040
E	2.16	2.79	0.085	0.110
F	0.33	0.53	0.013	0.021
G	1.27	BSC	0.050	BSC
Н	0.66	0.81	0.026	0.032
J	0.13	0.38	0.005	0.015
K	9.91	10.92	0.390	0.430
R	11.43	11.58	0.450	0.456
U	11.43	11.58	0.450	0.456
٧	1.07	1.21	0.042	0.048
W	1.07	1.21	0.042	0.048
X	1.07	1.42	0.042	0.056
Υ	0.00	0.50	0.000	0.020
AA	2.34	2.71	0.088	0.107

- NOTES:
  1. DIMENSIONS R AND U DO NOT INCLUDE MOLD FLASH.
  2. DIMENSIONING AND TOLERANCING PER ANSI
- Y14.5M, 1982.
  3. CONTROLLING DIMENSION: INCH

# CERAMIC CASE 786-01






- 1. DIMENSIONS A AND L ARE DATUMS AND -T- IS A DATUM SURFACE.
- 2. POSITIONAL TOLERANCE FOR TERMINAL


ו) וע	14 PLACES):			
•	0.13 (0.005) 🛚	T	A S	Γ®
FOR	TERMINAL D2 (1	4 PLA	CES):	
+	0.13 (0.005)	T	LS	A S

- 3. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- 4. CONTROLLING DIMENSION: INCH.

	MILLIMETERS		INC	HES
DIM	MIN	MAX	MIN	MAX
Α	11.18	11.68	0.440	0.460
С	1.52	2.03	0.060	0.080
D	0.51	0.76	0.020	0.030
D1	0.51	0.786	0.020	0.030
F	1.91	2.41	0.075	0.095
G	1.2	7 BSC	0.05	O BSC
Н	1.07	1.47	0.042	0.058
L	11.18	11.68	0.440	0.460
N	1.27	1.77	0.050	0.070

# PLASTIC CASE 711-03







	MILLIM	IETERS	INC	HES
DIM	MIN	MAX	MIN	MAX
Α	51.69	52.45	2.035	2.065
В	13.72	14.22	0.540	0.560
C	3.94	5.08	0.155	0.200
D	0.36	0.56	0.014	0.022
F	1.02	1.52	0.040	0.060
G	2.54	BSC	0.100 BSC	
Н	1.65	2.16	0.065	0.085
J	0.20	0.38	0.008	0.015
K	2.92	3.43	0.115	0.135
L	15.24	BSC	0.600 BSC	
M	0°	15°	0°	15°
N	0.51	1.02	0.020	0.040

#### NOTES:

- 1. POSITIONAL TOLERANCE OF LEADS (D), SHALL BE WITHIN 0.25 mm (0.010) AT MAXIMUM MATERIAL CONDITION, IN RELATION TO SEATING PLANE AND EACH OTHER.
- 2. DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL.
- 3. DIMENSION B DOES NOT INCLUDE MOLD FLASH.

# CERAMIC CASE 715-05







- DIMENSION -A- IS DATUM.
   POSITIONAL TOLERANCE FOR LEADS:
  - Ф 0.25 (0.010) **M** T A **M**
- 3. -T- IS SEATING PLANE.
- 4. DIMENSION "L" TO CENTER OF LEADS WHEN FORMED PARALLEL.
- 5. DIMENSIONING AND TOLERANCING PER ANSI Y14.5, 1973.

	MILLIMETERS		INC	HES
DIM	MIN	MAX	MIN	MAX
Α	50.29	51.31	1.980	2.020
В	14.63	15.49	0.576	0.610
C	2.79	4.32	0.110	0.170
D	0.38	0.53	0.015	0.021
F	0.76	1.52	0.030	0.060
G	2.54	BSC	0.100	BSC
J	0.20	0.33	0.008	0.013
K	2.54	4.57	0.100	0.180
L	14.99	15.65	0.590	0.616
M	_	10°	· <u>-</u>	10°
N	1.02	1.52	0.040	0.060

# PLASTIC CASE 777A-01






	MILLIN	IETERS	INC	HES
DIM	MIN	MAX	MIN	MAX
Α	17.40	17.65	0.685	0.695
В	17.40	17.65	0.685	0.695
C	4.19	4.57	0.165	0.180
D	0.64	1.01	0.025	0.040
E	2.16	2.79	0.085	0.110
F	0.33	0.53	0.013	0.021
G	1.27	BSC	0.050 BSC	
Н	0.66	0.81	0.026	0.032
J	0.13	0.38	0.005	0.015
K	14.99	16.00	0.590	0.630
R	16.51	16.66	0.650	0.656
U	16.51	16.66	0.650	0.656
٧	1.07	1.21	0.042	0.048
W	1.07	1.21	0.042	0.048
X	1.07	1.42	0.042	0.046
Υ	0.00	0.50	0.000	0.020
ΔΔ	9.86	10.33	0.388	0.407

- NOTES:
  1. DIMENSIONS R AND U DO NOT INCLUDE MOLD FLASH.
  2. DIMENSIONING AND TOLERANCING PER ANSI
- Y14.5M, 1982.


  3. CONTROLLING DIMENSION: INCH

# CERAMIC CASE 788-01




- 1. DIMENSIONS A AND L ARE DATUMS AND


  IS A DATUM SURFACE.
  2. POSITIONAL TOLERANCE FOR TERMINAL
- D1 (22 PLACES):
  - ♦ 0.13 (0.005) M T A S L S FOR TERMINAL D2 (22 PLACES): ♦ 0.13 (0.005) M T L S A S
- 3. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- 4. CONTROLLING DIMENSION: INCH.




	MILLIMETERS		INC	HES
DIM	MIN	MAX	MIN	MAX
Α	16.26	16.76	0.640	0.660
C	1.65	2.15	0.065	0.085
D	0.51	0.76	0.020	0.030
D1	0.51	0.76	0.020	0.030
F	1.91	2.41	0.075	0.095
G	1.2	7 BSC	0.05	O BSC
Н	1.02	1.52	0.040	0.060
L	16.26	16.76	0.640	0.660
N	1.40	1.90	0.055	0.075

# PLASTIC CASE 767-02







#### NOTES:


- 1. -R- IS END OF PACKAGE DATUM PLANE. -T- IS BOTH A DATUM AND SEATING PLANE.
- 2. POSITIONAL TOLERANCE FOR LEADS 1 AND 48:


•	0.51 (0.020)	Т	В М	R		
POS	POSITIONAL TOLERANCE FOR LEAD					
PAT	TERN:					

- ♦ 0.25 (0.010) T B ⋈
- 3. DIMENSION B DOES NOT INCLUDE MOLD FLASH.
- 4. DIMENSION L IS TO CENTER OF LEADS WHEN FORMED PARALLEL.
- 5. DIMENSIONING AND TOLERANCING PER ANSI Y14.5, 1982.
  6. CONTROLLING DIMENSION: INCH.

	MILLIMETERS		INC	HES
DIM	MIN	MAX	MIN	MAX
Α	61.34	62.10	2.415	2.445
В	13.72	14.22	0.540	0.560
C	3.94	5.08	0.155	0.200
D	0.36	0.55	0.014	0.022
F	1.02	1.52	0.040	0.060
G	2.54	BSC	0.100	BSC
Н	1.79	BSC	0.070 BSC	
J	0.20	0.38	0.008	0.015
K	2.92	3.42	0.115	0.135
L	15.24	BSC	0.600	BSC
M	0°	15°	0°	15°
N	0.51	1.01	0.020	0.040

# CERAMIC CASE 740-02






### NOTES:

- 1. DIMENSION A IS DATUM.
  2. POSTIONAL TOLERANCE FOR LEADS:


**♦** Ø 0.25 (0.010) T A


- 3. T. IS SEATING PLANE.
  4. DIMENSION "L" TO CENTER OF LEADS WHEN FORMED PARALLEL.
  5. DIMENSIONING AND TOLERANCING PER
- ANSI Y14.5, 1973.



	MILLIMETERS		INC	HES
DIM	MIN	MAX	MIN	MAX
Α	60.35	61.57	2.376	2.424
В	14.63	15.34	0.576	0.604
С	3.05	4.32	0.120	0.160
D	0.381	0.533	0.015	0.021
F	0.762	1.397	0.030	0.055
G	2.54	2.54 BSC		BSC
J	0.203	0.330	0.008	0.013
K	2.54	4.19	0.100	0.165
L	14.99	15.65	0.590	0.616
M	00	100	00	100
N	1.016	1.524	0.040	0.060

# CERAMIC CASE 760A-02





#### NOTES:

- T IS A DATUM SURFACE.


  2. POSITIONAL TOLERANCE FOR TERMINAL
- (D1) 34 PLACES:

•	0.25 (0.010) 🕥	T	A S	R S
FOR	TERMINAL (D2) 34	PL	ACES:	
•	0.25 (0.010) 🕥	T	A S	R S

- 3. DIMENSION H PROVIDES THE SIZE FOR BOTH THE PAD LENGTH AND THE THREE CORNER NOTCHES.
- 4. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
  5. CONTROLLING DIMENSION: INCH.

	MILLIMETERS		INCHES	
DIM	MIN	MAX	MIN	MAX
Α	23.88	24.38	0.940	0.960
С	1.75	2.06	0.069	0.081
D1	0.81	0.99	0.032	0.039
D2	0.81	0.99	0.032	0.039
F	2.03	2.28	0.080	0.090
G	1.2	7 BSC	0.050	BSC
Н	1.14	1.39	0.045	0.055
N	1.52	1.77	0.060	0.070
R	23.88	24.38	0.940	0.960

#### **PIN GRID ARRAY** CASE 765A-02




### NOTES:

- 1. DIMENSIONS A AND B ARE DATUMS AND -T- IS DATUM SURFACE.
- 2. POSITIONAL TOLERANCE FOR LEADS (68 PLACES):


+ φ 0.13 (0.005) W T A S B S

- 3. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- 4. CONTROLLING DIMENSION: INCH.




	MILLIMETERS		INC	HES
DIM	MIN	MAX	MIN	MAX
_ A	26.67	27.17	1.050	1.070
В	26.67	27.17	1.050	1.070
С	1.96	2.59	0.077	0.102
D	0.43	0.60	0.017	0.024
G	2.54	BSC	0.100 BSC	
K	4.32	4.82	0.170	0.190
L	1.02	1.52	0.040	0.060
N	1.78	2.28	0.070	0.090
٧	1.68	2.64	0.066	0.104

# PLASTIC CASE 779A-01







- DIMENSIONS R AND U DO NOT INCLUDE MOLD FLASH.
- 2. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
  3. CONTROLLING DIMENSION: INCH



	MILLIM	IETERS	INC	HES	
DIM	MIN	MAX	MIN	MAX	
Α	25.02	25.27	0.985	0.995	
В	25.02	25.27	0.985	0.995	
С	4.19	4.57	0.165	0.180	
D	0.64	1.01	0.025	0.040	
E	2.16	2.79	0.085	0.110	
۴	0.33	0.53	0.013	0.021	
G	1.27	BSC	0.050 BSC		
Н	0.66	0.81	0.026	0.032	
J	0.13	0.38	0.005	0.015	
K	22.61	23.62	0.890	0.930	
R	24.13	24.28	0.950	0.956	
U	24.13	24.28	0.950	0.956	
٧	1.07	1.21	0.042	0.048	
W	1.07	1.21	0.042	0.048	
X	1.07	1.42	0.042	0.056	
Υ	0.00	0.50	0.000	0.020	
AA	17.48	17.95	0.688	0.707	

#### PIN GRID ARRAY CASE 793-01







- NOTES:
  - 1. DIMENSIONS A AND B ARE DATUMS AND T IS A DATUM SURFACE.
  - 2. POSITIONAL TOLERANCE FOR LEADS: (84 PL)

    | \$\phi\$ | \$\phi\$ 0.13 (0.005) \$\mathbb{O}\$ | \$T | A \$\mathbb{B}\$ \$\mathbb{S}\$ |
- 3. DIMENSIONING AND TOLERANCING PER Y14.5M, 1982.
- 4. CONTROLLING DIMENSION: INCH.

### CERAMIC CASE 794-01





### NOTES:


- DIMENSIONS A AND B ARE DATUMS AND T IS
   A DATUM SURFACE.
- 2. POSITIONAL TOLERANCE FOR TERMINAL D
  (84 PL)


♦ 0.25 (0.010) M T A S B S

- 3. H DIMENSION IS TYPICAL AND DEFINES BOTH CONTACT LENGTH AND CORNER NOTCH SIZE.
- 4. DIMENSIONING AND TOLERANCING PER Y14 5M 1982
- 5. CONTROLLING DIMENSION: INCH.

	MILLIMETERS		INC	HES
DIM	MIN	MAX	MIN	MAX
Α	28.83	29.66	1.135	1.168
В	28.83	29.66	1.135	1.168
C	1.52	2.03	0.060	0.080
D	0.53	0.71	0.021	0.028
F	0.64	2.41	0.025	0.095
G	1.27 BSC		0.050 BSC	
Н	1.07	1.47	0.042	0.058

### **PIN GRID ARRAY CASE 789-01**





- 1. A AND B ARE DATUMS AND -T- IS A DATUM SURFACE.
- 2. POSITIONAL TOLERANCE FOR LEADS (124 PL): 🛊 φ 0.13 (0.005) 🔞 T A 🕲 B 🕲
- 3. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- 4. CONTROLLING DIMENSION: INCH.

	MILLIMETERS		INC	HES
DIM	MIN	MAX	MIN	MAX
Α	32.89	33.65	1.295	1.325
В	32.89	33.65	1.295	1.325
C	2.06	2.56	0.081	0.101
D	0.43	0.48	0.017	0.019
G	2.5	4 BSC	0.10	O BSC
K	3.56	4.06	0.140	0.160
L	1.02	1.52	0.040	0.060
N	1.78	2.29	0.070	0.090
٧	0.99	2.13	0.039	0.084

### 2-MICRON MACROCELL ARRAY PACKAGE AVAILABILITY

	Array Type					
Package Type*	HCA6206	HCA6212	HCA6225	HCA6238	HCA6248	
16-pin PDIP	Now					
28-pin PDIP	Now	Now				
28-pin HDIP	Now	Now				
28-pin LCC			4.4			
28-pin PLCC						
40-pin PDIP	Now	Now	Now			
40-pin HDIP	Now	Now	Now			
44-pin LCC		Now	Now	-		
44-pin PLCC						
48-pin PDIP			. 🗆			
48-pin HDIP						
52-pin LCC						
52-pin PLCC						
68-pin LCC			Now	Now	Now	
68-pin PLCC						
68 PGA			Now	Now	Now	
Low-cost 68 PGA						
84-pin LCC			Now	Now	Now	
84-pin PLCC						
84 PGA			Now	Now	Now	
Low-cost 84 PGA						
124-pin LCC						
124-pin PLCC						
124 PGA			Now	Now	2 options	
Low-cost 124 PGA						

<sup>\*</sup>Package Abbreviations used for HCA6000-Series Arrays

PDIP: Plastic Dual In-line Package

HDIP: Side-Brazed Ceramic Dual In-line Package

LCC: Ceramic Leadless Chip Carrier

PLCC: Plastic Leaded Chip Carrier (Quad Pack)

PGA: Pin-Grid Array

LPGA: Low-Cost Pin-Grid ARRAY

□ Check with your local sales office for availability

# 2-MICRON MACROCELL ARRAY PACKAGE FEATURE SUMMARY

Array Type	Package	Input-Only Pins	I/O Pins	V <sub>DD</sub> Pins	V <sub>SS</sub> Pins	Dedicated Test Pins	Unconnected Pins
HCA6206	016PDIP1	2	11	1	1	1	0
	028PDIP1 028HDIP1 028-LCC1 028-PCC1	4	21	1	1	1	0
	040PDIP1 040HDIP1	4	33	1	1	1	0
	044-LCC1 044-PCC1	4	33	1	1	1	4
HCA6212	028PDIP1 028HDIP1 028-LCC1 028-PCC1	2	21	2	2	1	0
	040PDIP1 040HDIP1	2	33	2	2	1	0
	044-LCC1 044-PCC1	4	35	2	2	1	0
	048HDIP1	7	36	2	2	1	0
	052-LCC1 052-PCC1			To Be De	etermined		
	068-LCC0 068-PCC0 068-PGA0 068LPGA0	17	42	4	4	1	0
HCA6225	040PDIP1 040HDIP1	2	33	2	2	1	0
	044-LCC1 044-PCC1	2	37	2	2	1	0
	052-LCC1 052-PCC1	2	45	2	2	1	0
	068-LCC1 068-PCC1 068-PGA1	2	61	2	2	1	0
	084-LCC1 084-PCC1 084-PGA1	5	74	2	2	1	0
	124-LCC1 124-PCC1 124-PGA1 124LPGA1	11	76	6	6	1	24
HCA6238	068-LCC1 068-PCC1 068-PGA1 068LPGA1	2	61	2	2	1	0
	084-LCC1 084-PCC1 084-PGA1 084LPGA1	2	77	2	2	1	0
	124-LCC1 124-PGA1 124LPGA1	2	93	4	4	1	20

# 2-MICRON MACROCELL ARRAY PACKAGE FEATURE SUMMARY (Continued)

Array Type	Package	Input-Only Pins	I/O Pins	V <sub>DD</sub> Pins	V <sub>SS</sub> Pins	Dedicated Test Pins	Unconnected Pins
HCA6248	068-LCC0 068-PCC0 068-PGA0 068LPGA0	29	30	4	4	1	0
	084-LCC0 084-PCC0 084-PGA0 084LPGA0	35	38	4	6	1	0
	124-LCC0 124-PCC0 124-PGA0 124-PGA1 124LPGA1	53	54	. 8	8	1 .	0

### 3-MICRON MACROCELL ARRAY PACKAGE AVAILABILITY

	Array Type						
Package Type*	HCA6306	HCA6312	HCA6324	HCA6348			
28-pin PDIP	Now	Now					
28-pin HDIP	Now	Now					
40-pin PDIP	Now	Now	Now				
40-pin HDIP	Now	Now	Now				
44-pin LCC	Now	Now	Now				
44-pin PLCC	Now	Now	Now				
48-pin PDIP							
48-pin HDIP							
52-pin LCC							
52-pin PLCC							
68-pin LCC		Now	Now				
68-pin PLCC							
68 PGA		Now	Now				
Low-cost 68 PGA							
84-pin LCC			Now	Now			
84-pin PLCC							
84 PGA			Now	Now			
Low-cost 84 PGA							
124-pin LCC							
124-pin PLCC							
124 PGA			Now (2 options)	Now			
Low-cost 124 PGA							

<sup>\*</sup>Package Abbreviations used for HCA6000-Series Arrays

PDIP: Plastic Dual In-line Package

HDIP: Side-Brazed Ceramic Dual In-line Package

LCC: Ceramic Leadless Chip Carrier

PLCC: Plastic Leaded Chip Carrier (Quad Pack)

PGA: Pin-Grid Array

LPGA: Low-Cost Pin-Grid ARRAY

☐ Check with your local sales office for availability

# 3-MICRON MACROCELL ARRAY PACKAGE FEATURE SUMMARY

Array Type	Package	Input-Only Pins	I/O Pins	V <sub>DD</sub> Pins	V <sub>SS</sub> Pins	Dedicated Test Pins	Unconnected Pins
HCA6306	028PDIP1 028HDIP1	4	21	1	1	1	0
	040PDIP1 040HDIP1	4	33	1	1	1	0
	044-LCC1 044-PCC1	4	33	1	1	1	4
HCA6312	028PDIP1 028HDIP1	2	21	2	2	1	0
	040PDIP1 040HDIP1	2	33	2	2	1	0
	044-LCC1 044-PCC1	4	35	2	2	1	0
	048PDIP1 048HDIP1	7	36	2	2	1	0
	052-LCC0 052-PCC0		•	To Be De	etermined		
	068-LCC0 068-PCC0 068-PGA0 068LPGA0	17	42	4	4	1	0
HCA6324	040PDIP1 040HDIP1	11	24	2	2	1	0
	044-LCC1 044-PCC1	13	22	4	4	1	0
	048PDIP1 048HDIP1	15	24	4	4	1	0
	068-LCC1 068-PCC1 068-PGA1	25	34	4	4	1	0
	084-LCC0 084-PCC0 084-PGA0 084LPGA0	33	38	6	6	1	0
	124-LCC0 124-PGA0 124-PGA1 124LPGA1	55	56	6	6	1	0
HCA6348	084-LCC0 084-PCC0 084-PGA0 084LPGA0	35	38	4	6	1	0
	124-LCC0 124-PCC0 124-PGA0	53	54	8	8	1	0

- Introduction to Motorola CMOS Macrocell Arrays
- 2 Option Flow
- 3 Design Considerations
- Timing Considerations
- 5 Power Consumption
- 6 Cell Counts
- 7 Design for Testability
- **8** Electrical Characteristics
- 9 Definitions of Specifications
- 10 Base-Array Data Sheets
- Macrocell Data Sheets
- Packaging

#### AUTHORIZED MOTOROLA SEMICONDUCTOR DISTRIBUTORS

DISTRIBUTO	RS
AL ABAMA Huntsville Hall-Mark Electronics Hamilton/Avnet Electronics Kjerulff Electronics Pioneer/Huntsville Schweber Electronics	(005,007,0700
Hall-Mark Electronics Hamilton/Avnet Flectronics	(205)837-8700 (205)837-7210 (205)883-6070 (205)837-9300 (205)882-2200
Kieruiff Electronics	(205)883-6070
Pioneer/Huntsville	(205)837-9300
Schweber Electronics ARIZONA Phoenix Hali-Mark Electronics Kierulf Electronics Schweber Electronics Facility Electronics Facility Electronics HamiltoniAvnet Electronics HamiltoniAvnet Electronics Al ELOBBLE	
Hall-Mark Electronics	(602)437-1200
Schweber Electronics	(602)437-1200 (602)437-0750 (602)997-4874
Tempe	
Bell Industries	(602)966-6600 (602)966-7800 (602)231-5100
Hamilton/Avnet Electronics	. (602)231-5100
CALIFORNIA	
* Zeus Components West	(714)632-6880
Canoga Park	
Hamilton/Avnet Electronics CALIFORNIA Anaheim Acanelm	(818)716-7300 (213)999-4702
Anthem Electronics	(818)700-1000 (818)700-2600 (818)700-6500 (213)341-2211
Hamilton Electronics	(818)700-2600
Kierulff Electronics	(213)341-2211
Costa Mesa	(714)754-6111
Hamilton Electro Sales	(714)754-6111 (714)641-4100
Culver City Hamilton Flagtro Salas // A	(213)558-2501
Hamilton/Avnet Corporate	(213)558-2501 (213)558-2323
Cypress Kieruitt Electronics	(714)220-6300
Cypress Kierulff Electronics Gardena Schweber Electronics	(213)327-8409
Irvine Anthem Electronics Schweber Electronics	
Anthem Electronics Schweher Electronics	(714)730-8000 (213)537-4321 (714)863-0200
	(714)863-0200
Los Angeles Kierulff Electronics	(213)725-0325
Ontario	(714)989-4602
Roseville	(916)969-3100
Sacramento	
Anthem Electronics	(916)922-6800 (916)722-8600 (916)925-2216 (916)929-9732
Hamilton/Avnet Electronics	(916)925-2216
Schweber Electronics	
Anthem Electronics	(619)453-9005
Hall-Mark Electronics	(619)268-1201
Kierulff Electronics	(619)453-9005 (619)268-1201 (619)571-7510 (619)278-2112 (619)450-0454
Schweber Electronics	(619)450-0454
Anthem Electronics	(408)946-8000
Future Electronics Hall-Mark Electronics	(408)946-8000 (408)945-9100 (408)946-0900 (408)971-2600
Kierulff Electronics	(408)971-2600
Senta Clara Schweher Flectronics	(408)946-7171
*Zeus Components	(408)946-7171 (408)727-0714
Bell Industries	(408)734-8570 (408)743-3300
Hamilton/Avnet Electronics	(408)743-3300
Hall-Mark Electronics	(213)643-9101 (213)615-3900
Hamilton/Avnet Electronics	(213)615-3900
Hall-Mark Electronics	(714)586-9346 (714)731-5711
Woodland Hills	
Hamilton/Avnet Electronics	(818)887-2353
COLORADO Denver	
Kierulff Electronics	(303)790-4444 (303)799-0258
Englewood	
Anthem Electronics	(303)790-4500
Hamilton/Avnet Electronics	(303)790-4500 (303)694-1662 (303)740-1000
Westminster Future Electronics	(303)650-0123
Los Angeles An	(303)424-1985
CONNECTICUT	1303/424-1985
Danbury	
Hamilton/Aynet Electronics	(203)743-9594 (203)797-2800 (203)792-3500
Schweber Electronics	(203)792-3500
Norwalk Pioneer-Harvey/Norwalk	
Wallingford	

FLORIDA Altimonte Springs Ploneer/Florids Schweber Electronics Clearwater FL Lauderdale Hamilton/Awnet Electronics Keruff Electronics Keruff Electronics Keruff Electronics Keruff Electronics Keruff Electronics Keruff Electronics Orlando Schweber Electronics Orlando Hall-Marie Electronics Orlando Hall-Marie Electronics Orlando Florida Hall-Marie Electronics Schweber Electronics Siz Petersburg Hall-Marie Electronics Hall-Marie Electronics Hall-Marie Electronics Hall-Marie Electronics Hall-Marie Electronics Hall-Marie Electronics Keruff Elect		
FLORIDA		MINNESO Bloomir Hall-M
Pioneer/Florida	(305)834-9090 (305)331-7555	Hall-M
Schweber Electronics	(305)331-7555	Edina Kieruli Schwe Minneto
Future Electronics	(813)441-4771	Schwe
Ft. Lauderdale Hamilton/Aynet Electronics	(305)971-2900	Minneto
Kierulff Electronics	(305)971-2900 (305)486-4004 (305)428-8877	Pioned
Hollywood		MISSOUI Earth C Hall-M
Schweber Electronics	(305)927-0511	Hall-M
Hall-Mark Electronics	(305)855-4020 (305)628-3888	Schwe
Oviedo  Hamilton/Avnet Electronics		Marylan Kieruli
*Zeus Components	(813)748-3125	NEW HAI
Hall-Mark Electronics	(305)971-9280	Manche
St. Petersburg Hall-Mark Electronics	(813)530-4543	Hamili NEW JEF
Hamilton/Avnet Electronics	(813)530-4543 (813)576-3930 (813)576-1966	Cherry Hall-M
Winter Park		
Hamilton/Avnet Electronics	(305)628-3888	Fairfield
Norcross		Hall-M Hamilt
Hall-Mark Electronics	(404)447-8000	Kierul
Kierulff Electronics	(404)447-5252	Mount L
Pioneer/Atlanta Schweber Electronics	(404)447-8000 (404)447-7507 (404)447-5252 (404)448-1711 (404)449-9170	Future
Pioneer/Atlanta Schweber Electronics Schweber Electronics LLINOIS Schweber Electronics Chicago Hamilton Amet Electronics Chicago Bell Industries Schweber Electronics Honeer/Chicago Schweber Electronics Honeer/Endergo Future Electronics Wooddale Future Electronics Indianapolis Indianapolis Indianapolis Indianapolis Indianapolis Indianapolis Indianapolis Indianami Electronics Pioneer/Indiana Lafayette Lafayette Lafayette Cedar Rapids		Schwei Mount L Future Pinebro Pionee NEW ME
Bensenville Hamilton/Avnet Electronics	(312)860-7700	NEW ME
Chicago		Alliand
Newark Electronics Corp	(312)982-9210 (312)784-5100	Bell In
Elk Grove Village		NEW YO
Kierulff Electronics	(312)640-0200	Binghar
Pioneer/Chicago Schweber Electronics	(312)640-1910 (312)640-0200 (312)437-9680 (312)364-3770	Bell In Hamili NEW YOU Binghar Pioner East Sy Hamili Fairport Pioner Hauppal Hamili Lioner
Itasca		Fairport
Schaumburg	(312)250-0500	Pione
Future Electronics	(312)882-1255	Hamill
Hall-Mark Electronics	(312)860-3800	Hamilt Lionex Liverpo Future
INDIANA Fort Wayne		Future
Graham Electronics		Port Ch • Zeus ( Roches Hamilt
Graham Electronics Supply, Inc.	(317)634-8208	Roches
Hamilton/Avnet Electronics	(317)634-8208 (317)844-9333 (317)849-7300	Schwe Ronkon Hall-M Vestal Pionee Westbur Schwe
Lafayette		Hall-M
Graham Electronics	(317)423-5564	Vestal
Cedar Rapids		Westbu
Hamilton/Avnet Electronics	(319)395-0730 (319)362-4757 (319)373-1417	Woodbu
Schweber Electronics	(319)373-1417	Pione
Overland Park		Schwe Woodbu Piones NORTH ( Charlott Piones Raleigh Hall-M
Hamilton/Avnet Electronics	(913)888-8900 (913)492-2921	Piones
Lenexa		Hall-M
Hall-Mark Electronics	(913)888-4747	Kierul
New Orleans		Schwe
THEIR FIECTUCAL SUPPLY	(504)897-2211	OHIO Beachw Schwe Centerv Hamilt Cincinn Graha Hall-M
Baltimore	(2011706 0200	Centery
Kierulff Electronics	(301)796-9300 (301)636-5800	Hamilt
Columbia Future Electropics	(301)995-1999	Graha
Hall-Mark Electronics	(301)995-1222 (301)988-9800 (301)995-3500	Hall-M Clevela
Gaithersburg		Hall-M
Pioneer Technologies Group, Inc.	(301)921-0660	Pione
MASSACHUSETTS		Hamilt Columb
Bedford Schweber Floritopins	(617)275-5100	Graha
Billerica		Payton
Hall-Mark Electronics Kierulff Electronics	(617)935-9777	Bell In
Burlington	(617)272-9400	Pione
Lexington		Schwe
Pioneer/Indiana Lafayette Lafayette Lafayette Lafayette Bell Electronics Bell Electronics Hamition/Avnet Electronics Lafayette Hamition/Avnet Electronics Lafayette Hamition/Avnet Electronics Schweber Electronics Lafayette Lafa	(617)861-9200 (617)273-0750	Worthin Hall-M OKLAHO Tulsa
Westborough		OKLAHO
Wilmington	(617)366-2400	Hall-M
auringion Les inglon Pioneer Pioneer Pioneer Penneer Penneer Puture Corporate Wishington Lionex Corporate Wilmington Woburn Hamilton/Avnet Electronics	(617)657-5170	Kierull
Hamilton/Avnet Electronics		OREGON Beavert Almac Lake Os
MICHIGAN Ann Arbor Graham Electronics Grand Rapids Hamilton/Avnet Electronics		Beavert
Graham Electronics	(313)971-9093	Lake Os
Hamilton/Avnet Electronics	(616)243-8805	Bell In
Livonia Hamilton/Aynet Flectronics		Portland
Hamilton/Avnet Electronics Pioneer/Michigan Schweber Electronics Madison Heights	(313)522-4700 (313)525-1800 (313)525-8100	Kieruli
Pioneer/Michigan Schweber Electronics Madison Heights	(313)525-8100	PENNSY! Horshar

MINNESOTA		Pic
MINNESOTA Bloomington Hall-Mark Electronics Edit Hall-Mark Electronics Edit Schweber Electronics Minnetonix Hamilton/Avnet Electronics Minnetonix Hamilton/Avnet Electronics Hamilton/Avnet Electronics Schweber Electronics Schweber Electronics Manyland Heightinics New Hamilton/Avnet Electronics New Hamilton/Avnet Electronics Manyland Heightinics New Hamilton/Avnet Electronics Hamilton/Avnet Electronics Hamilton/Avnet Electronics	(612)854-3223	Pic Sc Pitts
Edina Kierulff Flectronics	(612)941-7500	Ha
Schweber Electronics	(612)941-7500 (612)941-5280	Sc
Minnetonka Hamilton/Avnet Electronics	(612)932-0600	TEXA Aus Ha
Pioneer/Twin Cities	(612)932-0600 (612)935-5444	Ha
MISSOURI Farth City		Ha
Hall-Mark Electronics		Pic
Schweber Flectronics	(314)291-5350 (314)344-1200 (314)739-0526	Sc
Maryland Heights		Sc Dell Ha Ha
NEW HAMPSHIRE	(314)739-0855	Ha
NEW HAMPSHIRE  Manchester Hamilton/Avnet Electronics NEW JERSEY Cherry Hill Hall-Mark Electronics		Pic
Hamilton/Avnet Electronics	(603)624-9400	. Sc
Cherry Hill		• Ze Hou Ha
Cherry Hill Hall-Mark Electronics Hamilton/Avnet Electronics	(609)424-7300 (609)424-0100 (215)925-6900	Ha
	(215)925-6900	Ku
Hall-Mark Electronics	(201)575-4415	Pic Sc
Hamilton/Avnet Electronics	(201)575-3390	Irvir
Schweber Electronics	(201)575-4415 (201)575-3390 (201)575-6750 (201)227-7880	Ha
Mount Laurel	(609)778-7600	UTAH Salt
Pinebrook		An
Pioneer/Pinebrook		Fu
Albuquerque		Ha
Alliance Electronics	(505)292-3360 (505)292-2700 (505)765-1500	WASI
Hamilton/Avnet Electronics	(505)292+2700	WASI Bell Al
NEW YORK		Be
Binghamton Pioneer/Binghamton	(607)748-8211	Fu
East Syracuse	(315)437-2641	Red
Fairport		Sno
Proneer/Rochester		Spo
Hamilton/Avnet Electronics	(516)231-9800 (516)273-1660	Tuk
Lionex Corporation		wisc
Future Electronics		Bro
*Zeus Components	(914)937-7400	Nev
Rochester		Ha
Schweber Electronics	(716)475-9130 (716)424-2222	Oak
Fairlind Hank Electronics Hamilton/Avnet Electronics Kierulff Electronics Schweber Electronics Schweber Electronics Schweber Electronics Schweber Electronics Planetrook Picture Electronics Picture Electronics Picture Electronics Picture Electronics Bell Industries Adlainance Electronics Bell Industries Adlainance Electronics Bell Production Productio	(516)737-0600	WISC Bro Sc New Ha Oak Wat Be Ka
Vestal		Be Kii
Pioneer Electronics Westbury LI	(607)748-8211	
Schweber Electronics		ALBE Call Fu Ha
Pioneer/Woodbury	(516)921-8700	Fu
NORTH CAROLINA		Ha
Pioneer/Carolina	(704)527-8188	Edn Va
Raleigh		Va
Hamilton/Avnet Electronics	(919)872-0712 (919)878-0810 (919)872-8410 (919)876-0000	BRIT Burn Ha Van
Kierulff Electronics	(919)872-8410	Ha
OHIO		Fu
Schweber Flortropics	(216)464-2970	Ha
Centerville		Va
Hamiton/Avnet Electronics Agringt Felericonics OHIO Beachmood Schweber Electronics Centerville Hamiton/Avnet Electronics Centerville Hamiton/Avnet Electronics Cleveland Hamiton/Avnet Electronics Cleveland Hamiton/Avnet Electronics Columbus Graham Electronics Hamiton/Avnet Electronics Columbus Graham Electronics Damiton/Avnet Electronics Columbus Graham Electronics Damiton/Avnet Electronics Damiton/Avnet Electronics Damiton/Avnet Electronics Damiton/Avnet Electronics Damiton/Avnet Electronics Damiton/Avnet Electronics	(513)439-6700	Va MAN Win Va ONTA Dov Ar
Graham Electronics	(513)772-1661 (513)563-5980	Va
Cleveland		ONT
Hall-Mark Electronics	(216)349-4632 (216)587-6558 (216)587-3600 (216)831-3500	Ar
Pioneer/Cleveland	(216)587-6558	Lon
Hamilton/Avnet Electronics	(216)831-3500	C
Graham Electronics	(614)895-1590 (614)882-7004	C Miss Ha Oak Va Otta Ar
Hamilton/Avnet Electronics		Oak
Bell Industries	(513)434-8231 (513)439-0030 (513)236-9900 (513)439-1800	Olla
Kierulff Electronics	(513)439-0030	At
Schweber Electronics	(513)439-1800	Ha Ha
Worthington Hall-Mark Electropics	(614)888-3313	Va
Graham Electronics Hamilton/Avnet Electronics Dayton Beil Industries Kierulff Electronics Ploneer/Dayton Schweiber Electronics Worthington Hall-Mark Electronics OKL AHOMA Tulsa Tulsa Tulsa		Fu Ha Va Will Ele QUEI Mor Ar
Tulsa Hall-Mark Electropics	(918)665-3200	QUE
Kierulff Electronics	(918)665-3200 (918)252-7537 (918)622-8000	Mor
Schweber Electronics	(918)622-8000	
Beaverton		Que
Almac Electronics Corp	(503)641-9070	Ha Que Ar St. I Ha
Anthem Electronics	(503)684-2661 (503)241-4115 (503)635-8831	Ha
Hamilton/Avnet Electronics	(503)241-4115	
Portland		
PENNSYLVANIA		· Milit
OKLAHOMA Tulsa Tul	(215)442-5150	‡ Syst

	1215 674 4000
Schweber Electronics	(215)674-4000 (215)441-0600
Pittsburgh Hamilton/Avnet Electronics	
Pioneer/Pittsburgh	(412)281-4150 (412)782-2300 (412)782-1600
TEXAS	
Austin	(513)350 0040
Hamilton/Avnet Electronics	(512)258-8848 (512)837-8911 (512)835-2090 (512)835-4000 (512)458-8253
Kieruiff Electronics	(512)835-2090
Schweber Electronics	(512)458-8253
Dallas Hall-Mark Corporate	(214)343-5000
Hall-Mark Electronics	(214)341-1147
Pioneer/Dallas	(214)386-7300
Schweber Electronics	(214)343-5000 (214)341-1147 (214)343-2400 (214)386-7300 (214)661-5010 (214)783-7010
Houston	
Hall-Mark Electronics Hamilton/Aynet Electronics	(713)781-6100
Kierulff Electronics	(713)530-7030
Schweber Electronics	(713)781-6100 (713)780-1771 (713)530-7030 (713)988-5555 (713)784-3600
Proneur/Delaware Valley Schweber Electronics Pilisburgh Pilisburgh Proneur Pro	(214)659-4111
UTAH	
Salt Lake City Anthem Electronics	
Bell Industries	(801)972-6969
Hamilton/Avnet Electronics	(801)973-8555 (801)972-6969 (801)972-8489 (801)972-2800 (801)973-6913
Kierulff Electronics	(801)973-6913
Horheart-Houston Horheart-Houston Lining Hamilton-Awnet Electronics UTAH Salt Lake City Anthem Electronics Equipment Electronics Fourier Electronics Hamilton-Awnet Electronics Kierulf Electronics Kierulf Electronics Corp Bellevue WASHINGTON Bellevue Bell Industries Future Electronics Corp Bell Industries Future Electronics Future Electronics Redmond Solvane Amilton-Awnet Electronics Redmond Tukwill Kierulf Electronics Solvane Amilton-Electronics Solvane Misconskii Kierulf Electronics Wisconskii Wiscon	
Almac Electronics Corp	(206)643-9992 (206)747-1515 (206)881-8199 (206)643-3950
Future Electronics	(206)881-8199
Hamilton/Avnet Electronics	(206)643-3950
Anthem Electronics	
Almac Electronics	
Tukwila Kierulff Electronics	(206)575-4420
WISCONSIN	
Brookfield Schweber Electronics	(414)784-9020
New Berlin	
Hamilton/Avnet Electronics	(414)797-7844 (414)784-4510
Hall-Mark Electronics	(414)761-3000
Oak Creek Hall-Mark Electronics Waukesha Bell Industries	(414)761-3000 (414)547-8879
Oak Creek Hall-Mark Electronics Waukesha Bell Industries Kieruff Electronics	(414)761-3000 (414)547-8879 (414)784-8160
Kierulf Electronics WISCONSIN Brooklield Schweide Electronics National Market Electronics Hamilton-Avnet Electronics Oak Creek Hall-Mark Electronics Oak Creek Hall-Mark Electronics Waukesha Burkesha Bu	
ALBERTA CANADA Calgary	(414)547-8879 (414)784-8160
Om Creek Waukesh Bell Industries Bell Industries Steruttl Electronics ALBERTA Calpany Future Electronics Hamilton-Avnet Electronics Variah S Edmonton Burnaby Hamilton-Avnet Electronics Variah S Burnaby Hamilton-Avnet Ind Canada Ltd Vancouver Hamilton-Avnet Electronics Intex Electronics Inter Electro	(414)547-8879 (414)784-8160

### MOTOROLA SEMICONDUCTOR SALES OFFICES

AMERICA'S DISTRICT OFFICES

ALABAMA, Huntsville	(205)830-105
ARIZONA, Phoenix	(602)244-710
CALIFORNIA, Agoura Hills	(818)706-192
CALIFORNIA, Los Angeles	
CALIFORNIA, Orange	(714)634-284
CALIFORNIA, Dorange CALIFORNIA, Sacramento,	(916)922-715
CALIFORNIA, San Diego	(619)560-464
CALIFORNIA San Jose	
COLORADO, Colorado Springs COLORADO, Denver	(303)599-740 (303)337-343
COLORADO, Denver	(303)337-343
CONNECTICUT, Wallingford	(203)284-081
FLORIDA, Maitland	(305)628-263
FLORIDA, Pompano Beach/	
Ft Lauderdale	(305)486-977
FLORIDA, St. Petersburg	(813)576-603
GEORGIA, Atlanta	(404)256-022
ILLINOIS, Chicago/Schaumburg	(312)576-780 (219)484-043 (317)849-706
INDIANA, Fort Wayne	(219)484-043
INDIANA, Indianapolis	(317)849-706
INDIANA, Kokomo	(317)457-663 (319)373-132
IOWA, Cedar Rapids	(319)373-132
KANSAS, Kansas City/Mission	19731384-305
MASSACHUSETTS, Berlin	(617)562-385
MASSACHUSETTS: Burimaton	
MICHIGAN, Detroit/Westland	(313)261-620
MINNESOTA Minneapolis	(612)941-680
MISSOURI, St. Louis	(314)872-768
MISSOURI, St. Louis NEW JERSEY, Hackensack	/201/488-120
NEW MEXICO Albuquerque	(313)261-620 (612)941-680 (314)672-768 (201)488-120 (505)255-559 (716)425-400
NEW YORK, Fairport	(716)425-400
NEW YORK, Hauppauge	(516)361-700

NEW YORK, Poughkeepsie/Fishkill	(914)473-8102
NORTH CAROLINA, Raleigh	(919)876-6025
OHIO, Cleveland	(216)349-3100
OHIO, Columbus/Worthington	(614)846-9460
OHIO, Dayton	(513)294-2231
OKLAHOMA, Tulsa	(918)664-5227
OREGON, Portland	
PENNSYLVANIA, Philadelphia/	
	(215)443-9400
TENNESSEE, Knoxville	(615)690-5592
TEXAS, Austin	(512)452-7673
TEXAS, Dallas/Ft. Worth	(214)699-3900
TEXAS, Houston	(713)783-6400
UTAH, Salt Lake City	
VIRGINIA, Charlottesville	(804)977-3691
WASHINGTON, Bellevue	(206)454-4160
Seattle Access	(206)622-9960
WASHINGTON, DC/MARYLAND.	
	(301)577-2600
WISCONSIN, Milwaukee/	
Wauwatosa	(414)476-5554
Field Applications Engineering	
Through All Sales Office	Available
Through All Sales Offic	
CANADA	
BRITISH COLUMBIA.	

INTRA-COMPANY OFF	
ARIZONA, Scottsdale	(602)949-381
FLORIDA, Boynton Beach	(305)738-253
FLORIDA, Ft Lauderdale	(305)475-6120
ILLINOIS, Schaumburg	(312)576-278
ILLINOIS, Schaumburg/Automotive	(817)232-625
TEXAS, Ft Worth	(817)232-625

INT	ERNA	MOIT	IAL SI	ALES	OFFI	CE

ARGENTINA, Buenos Aires	1-30-2461
AUSTRALIA, Melbourne	(03)561-3555
AUSTRALIA, Sydney	(02)438-1955
AUSTRIA, Vienna	(0222)31 65 45
BRAZIL Sao Paulo	(011)572 3553
BRAZIL, Sao Paulo DENMARK, Soborg FRANCE, Grenoble	(0222)31 65 45 (011)572 3553 (01)67 44 22
FRANCE, Grenotile	(076)90 22 81
FRANCE, Paris	(01)736-01-99
FRANCE, Toulouse	(061)41 90 00
GERMANY, Langenhagen/	
	(0511)78-99-11
GERMANY, Munich GERMANY, Nuremberg GERMANY, Sindelfingen GERMANY, Wiesbaden	(089)92720
CERMANY Nuromborg	(089)92720 (0911)643044
CERMANY Suddillinger	107031183074
CEDMANY Weekadee	(06121)76-1921
HONG KONG, Kwai Chung	0-211211
ISRAEL, Tel Aviv	3-388-388
ISRAEL, TELAVIV	(051)533 446
ITALY, Bologna	(001)033 440
ITALY, Milan ITALY, Rome JAPAN, Osaka	(02)82201 (03)831 4746
ITALY, Home	(06)305 1421
JAPAN, Usaka	03-440-3311
JAPAN, Tokyo	
KOREA, Busan	463-5035
KOREA, Seoul	(2)554-5118
KOREA, Sungdong-Ku	445-0051-5
MALAYSIA, Penang	04-374514
MEXICO, D.F. (525)520-435 NETHERLANDS, Maarssen	1/(525)596-8428
NETHERLANDS, Maarssen	
NOHWAY, USIO	
PUERTO RICO, San Juan	. 809-721-3021
SCOTLAND, East Kilbride	
SINGAPORE	65-2945438
SOUTH AFRICA, Bramley	786 1184 (01)458 1061
SPAIN, Madrid	(01)458 1061
SOUTH AFRICA, Bramley SPAIN, Madrid SWEDEN, Solna	(08)83 02 00
SWITZERLAND, Geneva	
SWITZERLAND, Zurich	
TAIWAN, Kaohsiung	
UNITED KINGDOM, Milton Keynes	(0908)614 614

### MOTOROLA SYSTEMS REPRESENTATIVES

tary. Power and RF Products

CONNECTICUT, Torrington	
Northern Computer Sales	
MASSACHUSETTS, Westwood	
Northern Computer Sales	
NEW YORK, Fairport	
Northern Data Systems, Inc.	(716)223-8765
NEW YORK, New Hartford	
Northern Data Systems, Inc.	(315)732-0332
OREGON, Beaverton	
Thorson Co. Northwest	(503)644-5900
PENNSYLVANIA, King of Prussia	
KSI	(215)783-6400
WASHINGTON, Bellevue	
Thorson Co Northwest	(206)455-9180

## Literature Distribution Centers:

USA: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036. EUROPE: Motorola Ltd.; European Literature Center; 88 Tanners Drive, Blakelands Milton Keynes, MK145BP, England. HONG KONG: Motorola Inc.; International Semiconductor Group; P.O. Box 80300; Cheung Sha Wan Post Office; Kowloon Hong Kong.

