



REVISIONS			
APPROVED	DATE	BY NUMBER	REV
<i>[Signature]</i>	6-18-76	PROD. RB-3157-0468	A
<i>[Signature]</i>	7/1/76	DCN 1MD-267B	B
<i>[Signature]</i>	7/26/77	DCN Imp-2787	C
<i>[Signature]</i>		DCN Smp-2992	D



NOTE - UNLESS OTHERWISE SPECIFIED:

1. FRONT SIDE CIRCUITRY SHOWN SHADED FOR CLARITY
2. MARK APPLICABLE DASH NO., REV LEVEL AND SIN
3. FOR LOGIC DIAGRAM SEE 870305200
4. LOCATION NO/ REF DES SHOWN FOR REF HOLE PATTERN (BU) FOR FUTURE OPTION
5. J5, J6 & J7, ARE OPTIONAL (CUSTOMER INSTALLS)
6. HOLES FOR J5, J6, J7 (164 HOLES) ARE TO BE FREE OF SOLDER

QTY REQ	ITEM	PART NUMBER	DESCRIPTION
	SEE B/M		ASSY PRINTED WIRING - SCIMP LCDS MOTHERBOARD (EURO CARD)
			NATIONAL SEMICONDUCTOR CORPORATION 2100 SEMICONDUCTOR DRIVE, SANTA CLARA, CALIF. 95051
			DATE SPECIFIED
			TO BE DRAWN TO DIMENSIONS AND INCLUDE CHEMICALLY RESISTANT FINISHES
			ALL DIMENSIONS AND SHARP EDGES BREAK SHARP CORNERS
			TO 1

REVISIONS			
APPROVED	DATE	D.W. NUMBER	REV
		SEE SHEET 1	


TRUTH TABLE OF ROM LOCATED AT 4820782

E	D	C	B	A	Y ₈	Y ₇	Y ₆	Y ₅	Y ₄	Y ₃	Y ₂	Y ₁
0	0	0	0	0	0	0	0	0	0	0	0	0
0	0	0	0	1	0	0	1	1	0	0	0	0
0	0	0	1	0	0	0	1	1	0	0	0	0
0	0	0	1	1	0	0	0	0	1	1	0	1
0	0	1	0	0	0	0	1	1	0	0	0	1
0	0	1	0	1	0	0	1	1	0	0	1	0
0	0	1	1	0	0	0	1	1	0	0	1	1
0	0	1	1	1	0	0	1	1	0	0	0	0
0	1	0	0	0	0	0	1	1	0	0	0	0
0	1	0	0	1	0	0	0	0	1	1	0	0
0	1	0	1	0	0	0	1	1	0	0	0	1
0	1	0	1	1	0	0	1	1	0	0	1	0
0	1	1	0	0	0	0	1	1	0	0	0	0
0	1	1	0	1	0	0	1	1	0	0	1	0
0	1	1	1	0	0	0	0	0	1	1	0	0
0	1	1	1	1	0	0	0	0	0	0	0	0
1	0	0	0	0	0	0	1	1	0	1	1	0
1	0	0	0	1	0	0	1	1	0	0	0	0
1	0	0	1	0	0	0	1	1	0	0	0	0
1	0	0	1	1	0	0	0	1	1	1	1	1
1	0	1	0	0	0	1	1	1	0	0	0	0
1	0	1	0	1	0	0	1	1	0	1	1	1
1	0	1	1	0	0	0	1	1	0	0	0	1
1	0	1	1	1	0	0	0	0	1	0	1	1
1	1	0	0	0	0	1	1	0	1	0	1	1
1	1	0	0	1	0	0	1	1	0	0	0	1
1	1	0	1	0	0	1	0	0	1	0	1	1
1	1	0	1	1	0	0	0	0	1	0	1	1
1	1	1	0	0	0	0	0	1	0	1	0	1
1	1	1	0	1	0	0	0	0	1	0	1	1
1	1	1	1	0	0	0	0	0	1	0	1	1
1	1	1	1	1	0	0	0	0	1	0	1	1

SLIMP EURO LCDS MOTHERBOARD

PIN NO	SIGNAL NAME	PIN NO	SIGNAL NAME
1A	+5V	1C	+5V
2A	+15V	2C	-15V
3A	-12V	3C	-12V
4A	GND	4C	GND
5A	INIT*	5C	MEMRDY
6A	BUSREQ	6C	BAEN
7A	BD1	7C	BD0
8A	BD3	8C	BD2
9A	BD5	9C	BD4
10A	BD7	10C	BD6
11A	ENCRU	11C	RUN
12A	BSENSE	12C	ASENSE
13A	BSOUT	13C	BSIN
14A	BFLG1	14C	BFLG0
15A	MEMEN	15C	BFLG2
16A	GND	16C	GND
17A	READ	17C	DELAY
18A	HALT	18C	IFETCH
19A	BA15	19C	BA14
20A	BA13	20C	BA12
21A	BA11	21C	BA10
22A	BA09	22C	BA08
23A	BA07	23C	BA06
24A	BA05	24C	BA04
25A	BA03	25C	BA02
26A	BA01	26C	BA00
27A	USER 4	27C	USER 3
28A	ENI*	28C	ENI
29A	ROMSEL	29C	RAMSEL
30A	BADS*	30C	MEMSEL*
31A	BWDS*	31C	BRDS*
32A	GND	32C	GND

PIN CONNECTIONS, 5 PLACES, J1 THROUGH J5



CABLE CONNECTOR J6

PIN NO	SIGNAL NAME	PIN NO	SIGNAL NAME
2	MEMRDY	1	GND
4	BAEN	3	GND
6	BD0	5	GND
8	BD2	7	GND
10	BD4	9	GND
12	BD6	11	GND
14	RUN	13	GND
16	ASENSE	15	GND
18	BSIN	17	GND
20	BFLG0	19	GND
22	BFLG2	21	GND
24	READ	23	GND
26	HALT	25	GND
28	BA15	27	GND
30	BA13	29	GND
32	BA11	31	GND
34	BA09	33	GND
36	BA07	35	GND
38	BA05	37	GND
40	BA03	39	GND
42	BA01	41	GND
44	USER 4	43	GND
46		45	GND
48	BADS*	47	GND
50	BWDS*	49	GND

CABLE CONNECTOR J7

PIN NO	SIGNAL NAME	PIN NO	SIGNAL NAME
2	INIT*	1	GND
4	BUSREQ	3	GND
6	BD1	5	GND
8	BD3	7	GND
10	BD5	9	GND
12	BD7	11	GND
14	ENCRU	13	GND
16	BSENSE	15	GND
18	BSOUT	17	GND
20	BFLG1	19	GND
22	MEMEN	21	GND
24	DELAY	23	GND
26	IFETCH	25	GND
28	BA14	27	GND
30	BA12	29	GND
32	BA10	31	GND
34	BA08	33	GND
36	BA06	35	GND
38	BA04	37	GND
40	BA02	39	GND
42	BA00	41	GND
44	USER 3	43	GND
46		45	GND
48	MEMSEL*	47	GND
50	BRDS*	49	GND

DESCRIPTION

APPROVED: *[Signature]* DATE: 3 Jun 76

LOGIC DIAGRAM - SLIMP LCDS MOTHERBOARD LOGIC (EURO CARD)

810305200 D

NONE 4 4