X383-1

REVISIONS			
APPROVED	DATE	DCN NUMBER	REV
[illegible]	4-K-76	PROD. RQ. J137-0748	A
[illegible]	7/1/76	DCN IMP-2678	B
[illegible]	12 DEC 77	DCN# IMP-2787	C
[illegible]	[illegible]	DCN# IMP-2992	D





NOTE - UNLESS OTHERWISE SPECIFIED:
1. FRONT SIDE CIRCUITRY SHOWN SHADED FOR CLARITY
2. MARK APPLICABLE DASH NO., REV LEVEL AND S/N J2 -.18 HIGH CHARACTERS APPROX. AS SHOWN
3. FOR LOGIC DIAGRAM SEE 8703052ØØ
4. LOCATION NO/REF DES SHOWN FOR REF
5. HOLE PATTERN (BJ) FOR FUTURE OPTION
6. J5, J6 & J7, ARE OPTIONAL (CUSTOMER INSTALLS)
7. HOLES FOR J5, J6, J7 (168 HOLES) ARE TO BE FREE OF SOLDER

QTY REQD	ITEM	PART NUMBER	DESCRIPTION
		MATERIALS	
NEXT ASSEMBLY	MATERIAL	SEE B/M	
USED			
		NORM Inspect 10 Aug 76	
		2 Aug 76	
		OTHER SPECIFIED	
		DIMENSIONS IN INCHES AND INCLUDE CHEMICALLY [illegible] FINISH	
		TOLERANCES UNLESS OTHERWISE SPECIFIED FRACTIONS ± 1/32 DECIMALS ± .010 ANGLES ± 30' BREAK SHARP EDGES BREAK SHARP CORNERS	

National Semiconductor Corporation
2900 Semiconductor Drive Santa Clara, Calif 95051

ASS'Y PRINTED WIRING -
SCIMP LCDS
MOTHERBOARD (EURO CARD)

SIZE	DWG NO	REV
D	98Ø3052ØØ	D

SCALE 1 TO 1 WEIGHT 1 1 1

4230034

FORMAT A-4A

D 98Ø3052ØØ D

REVISIONS			
APPROVED	DATE	DCN NUMBER	REV
[illegible]	8-16-76	PRODN REL. 3137-0469	A
[illegible]	9/12/77	DCN IMP-2678	B
[illegible]		DCN Imp-2787	C
[illegible]	7/[illegible]/78	DCN # Imp-2992	D

HALT INST ST
PULSE
DEBUG
+5V
5.1K R8
HALT FLAG DI7 (SH2-D4)
7411 3A
7420 1A
7420 6C
9S 8544
DEBUG* (SH3-B3)
5.1K R5
5.1K R4
SW HALT
RUN MODE SW
CONT
STEP
7402 2A
7420 6B
(BT)HI
D 8S 7474
IFETCH DIS (SW2-D4)
7420 6C
HI(BT)
INDBG* (SH3-B3)
7404
7405
5.1K R20
LC CAEN
BADS* 5A
INIT* 5A
BUSREQ 5A
8095 1B
WRST (SH3-C8)
MI7 3J
5.1K R12
1K R3
HI
7411 3A
7420 CC
8554 3A
4820782 CA
(TRUTH TABLE ON SHT 9)
YB Y7 Y6 Y5 Y4 Y3 Y2 Y1
5.1K R24
ENCPU 11A
5.1K R23
MEMEN 15A
8839 BUS
IN 10A
IN 9A
IN 8A
IN 7A
OUT
BA15* 5B
BA14* 5B
BA13* 5B
BA12* 5B
BA11* 4B
BA10* 4B
BA9* 4B
BA8* 4B
BA7* 3B
BA6* 3B
BA5* 3B
BA4* 3B
BA3* 2B
BA2* 2B
BA1* 2B
BA0* 2B

NOTE:
1. ▷ INDICATES CONNECTION TO APPLICATION CARD BUS STRUCTURE. SEE SHEET 4.
2. ALL RESISTORS ¼ W, 5% UNLESS NOTED.

DESCRIPTION

National Semiconductor Corporation
2900 Semiconductor Drive, Santa Clara, Calif. 95051

LOGIC DIAGRAM-
SLIMP LCDS
MOTHERBOARD LOGIC
(EUROCARD)

D 8103052OO D
NONE 1 4

REVISIONS			
APPROVED	DATE	DCN NUMBER	REV
		SEE SHT 1	

FDSEL* (SH 3-C8)

MEMSEL*

A11 (SH1-A5)

A10 (SH1-A5)

A9 (SH2-A5)

A15 (SH2-A6)

(SH1-A6) A14
(SH1-A6) A13
(SH1-A6) A12

74S155 9D

74S40 1A

74S04 1A

MM5204/14/44 8E ISP-8F/0018

MM5204/14/44 8F ISP-8F/00DA

MM5204/14/44 8G ISP-8F/0018 OR ISP-8F/000NB

MM5204/14/44 8H ISP-8F 000A -OR ISP-8F/000NA

8T39 9F

8T39 9E

A8 (SH1-A5)

MM2101 8D

MM2101 7D

MM5246 (OPTIONAL) SEE NOTE 1 8J

BRDS* B7C

BWDS* B7D

8T595 10B

8T595 10B

NRS (SH3-A8)

NWS (SH3-C8)

FROM TTY XMIT TB1-7 −

510Ω ½W R21

-12V

+5V

1N3604 CR5

1N3604 CR4

1µf C4

270Ω R2

FROM TTY XMIT TB1-6 +

1µf C3

1N3604 CR3

74S04

TTY (SH3-C3)

1N3604 CR2

1N3604 CR1

R1 120Ω ½W

1µf C1

1µf C2

TB1-8 TO TTY RCV

TB1-9 TO TTY RCV

BFLG4 (SH2-B7)

-12V

68Ω ½W R22

TB1-5 TO TTY RD RLY

+5V

470Ω R10

75Ω ½W R9

BFLG1 (SH2-B7)

390Ω R11

2N5143 Q1

1N3604 CR6

.01µf C17

TB1-4 TO TTY RD RLY

NOTE:
1. WHEN MM5246 2K X 8 ROM IS USED, ROM/PROM 8E - 8H ARE NOT USED ON THE BOARD.
2. A0 - A8 AND D00 - D07 ARE TIED TOGETHER RESPECTIVELY ON 8E, 8F, 8G, AND 8H.

QTY REQ'D	ITEM	PART NUMBER	DESCRIPTION
NEXT ASSEMBLY		MATERIALS	

Drawn	4 Jan 76	National Semiconductor Corporation 2900 Semiconductor Drive, Santa Clara, Calif. 95051
Approved	10 Aug 76	LOGIC DIAGRAM - SCMP LCDS MOTHERBOARD LOGIC (EURO CARD)
Released	12 Aug 76	

SIZE	DRAWING NO.	REV
D	8703052D0	D
NONE	2	4

8703052D0A

REVISIONS			
APPROVED	DATE	LTR NUMBER	REV
		SEE SHT 1	

+5V

2N4403 (7 PLCS)

DI0 (SW2-C4)
DI1 (SW2-C4)
DI2 (SW2-C4)
DI3 (SW2-C4)
74175 4C
DI4 (SW2-D4)
DI5 (SW2-D4)
DI6 (SW2-D4)
74175 5C
RA0T 5E
RA0T 7E
PN2222 (6 PLC)
Q8 Q6 Q7 Q4 Q3 Q2 Q5 Q9 Q10 Q11 Q12 Q13 Q14
5.6Ω
1K
IC
RA0T 10B
98A5030 1D
CATH

+5V
5.1K R6
RUN 11C
81LS95 10B
5.1K R7
MEMRDY 5C
81LS95 10B
7411 3A
NRST (SW1-C5)
NWS (SW2-B3)
74A2 2A
FPSEL* (SW2-D3)
A5 (SW1-A4)
A4 (SW1-A4)
A3 (SW1-A3)
A2 (SW1-A3)
A1 (SW1-A3)
A0 (SW1-A3)
74174 7F
74A5 (5 PLC)
7G
16 KEY SWITCH PAD S2
SW-4970
S5 RUN
S5 M/A
HALT MODE S8
PHL
TTY
5.1K R19
5.1K R15
5.1K R16
5.1K R17
5.1K R18
8A96 9H
NRS (SW2-B3)
DO0 (SW1-C4)
DO1 (SW1-C4)
DO2 (SW1-C4)
DO3 (SW1-C4)
DO7 (SW1-D4)

BA09 92A
BA11 91A
BA13 90A
BA15 89A
(SW2-A6) TTY
BA12 92C
BA18 91C
(SW1-D8) DEBUG*
SOCKET J8
P8
RAMSEL 92C
ROMSEL 92A
EN1* 90A
EN1 90C
BSENSE 12A
USER 4 12C
BA14 10C
INDBG* (SW1-C1)

QTY	DESCRIPTION
NEXT ASSY	

Cycle 3 Jan 76
North Instrep 10 Aug 76
National Semiconductor Corporation
LOGIC DIAGRAM- SLIMP LCDS MOTHERBOARD LOGIC (EURO CARD)
D 8703052 00 D
NONE 3 4

8703052 00 A

8 7 6 5 4 3 2 1

REVISIONS			
APPROVED	DATE	D.N. NUMBER	REV
		SEE SHT 1	

TRUTH TABLE OF ROM LOCATED AT 482Ø782

E	D	C	B	A	Y8	Y7	Y6	Y5	Y4	Y3	Y2	Y1
0	0	0	0	0	0	0	0	0	0	0	0	0
0	0	0	0	1	0	0	1	1	0	0	0	0
0	0	0	1	0	0	0	1	1	0	0	0	0
0	0	0	1	1	0	0	0	0	1	1	0	1
0	0	1	0	0	0	0	1	1	0	0	0	1
0	0	1	0	1	0	0	1	1	0	0	1	0
0	0	1	1	0	0	0	1	1	0	0	1	1
0	0	1	1	1	0	0	1	1	0	0	0	0
0	1	0	0	0	0	0	1	1	0	0	0	0
0	1	0	0	1	0	0	0	0	1	1	0	0
0	1	0	1	0	0	0	1	1	0	0	0	1
0	1	0	1	1	0	0	1	1	0	1	0	0
0	1	1	0	0	0	0	1	1	0	1	0	1
0	1	1	0	1	0	0	1	1	0	0	0	0
0	1	1	1	1	0	0	0	0	0	0	0	0
1	0	0	0	0	0	0	1	1	0	1	1	0
1	0	0	0	1	0	0	1	1	0	0	0	0
1	0	0	1	0	0	0	1	1	0	0	0	0
1	0	0	1	1	0	0	0	0	1	1	1	1
1	0	1	0	0	0	1	1	1	1	0	0	0
1	0	1	0	1	0	0	1	1	1	0	0	0
1	0	1	1	0	0	0	1	1	0	1	1	1
1	0	1	1	1	0	0	1	1	0	0	0	1
1	1	0	0	0	0	0	0	0	1	1	0	0
1	1	0	0	1	0	0	1	1	0	0	1	1
1	1	0	1	0	0	0	1	1	0	0	0	1
1	1	0	1	1	0	0	0	0	1	0	1	1
1	1	1	0	0	0	0	1	1	0	1	0	1
1	1	1	0	1	0	0	1	1	0	0	0	1
1	1	1	1	0	1	1	0	0	1	1	0	1
1	1	1	1	1	0	0	0	0	1	0	1	1

SC/MP EURO LCDS - MOTHERBOARD

PIN NO	SIGNAL NAME	PIN NO	SIGNAL NAME
1A	+5V	1C	+5V
2A	+15V	2C	-15V
3A	-12V	3C	-12V
4A	GND	4C	GND
5A	INIT*	5C	MEMRDY
6A	BUSREQ	6C	BAEN
7A	BD1	7C	BDØ
8A	BD3	8C	BD2
9A	BD5	9C	BD4
1ØA	BD7	1ØC	BD6
11A	ENCPU	11C	RUN
12A	BSENSE	12C	ASENSE
13A	BSOUT	13C	BSIN
14A	BFLG1	14C	BFLGØ
15A	MEMEN	15C	BFLG2
16A	GND	16C	GND
17A	READ	17C	DELAY
18A	HALT	18C	IFETCH
19A	BA15	19C	BA14
2ØA	BA13	2ØC	BA12
21A	BA11	21C	BAIØ
22A	BAØ9	22C	BAØ8
23A	BAØ7	23C	BAØ6
24A	BAØ5	24C	BAØ4
25A	BAØ3	25C	BAØ2
26A	BAØ1	26C	BAØØ
27A	USER 4	27C	USER 3
28A	ENI*	28C	ENI
29A	ROMSEL	29C	RAMSEL
3ØA	BADS*	3ØC	MEMSEL*
31A	BWDS*	31C	BRDS*
32A	GND	32C	GND

PIN CONNECTIONS, 5 PLACES, J1 THROUGH J5



CABLE CONNECTOR J6

PIN NO	SIGNAL NAME	PIN NO	SIGNAL NAME
2	MEMRDY	1	GND
4	BAEN	3	GND
6	BDØ	5	GND
8	BD2	7	GND
1Ø	BD4	9	GND
12	BD6	11	GND
14	RUN	13	GND
16	ASENSE	15	GND
18	BSIN	17	GND
2Ø	BFLGØ	19	GND
22	BFLG2	21	GND
24	READ	23	GND
26	HALT	25	GND
28	BA15	27	GND
3Ø	BA13	29	GND
32	BA11	31	GND
34	BAØ9	33	GND
36	BAØ7	35	GND
38	BAØ5	37	GND
4Ø	BAØ3	39	GND
42	BAØ1	41	GND
44	USER 4	43	GND
46		45	GND
48	BADS*	47	GND
5Ø	BWDS*	49	GND

CABLE CONNECTOR J7

PIN NO	SIGNAL NAME	PIN NO	SIGNAL NAME
2	INIT*	1	GND
4	BUSREQ	3	GND
6	BD1	5	GND
8	BD3	7	GND
1Ø	BD5	9	GND
12	BD7	11	GND
14	ENCPU	13	GND
16	BSENSE	15	GND
18	BSOUT	17	GND
2Ø	BFLG1	19	GND
22	MEMEN	21	GND
24	DELAY	23	GND
26	IFETCH	25	GND
28	BA14	27	GND
3Ø	BA12	29	GND
32	BAIØ	31	GND
34	BAØ8	33	GND
36	BAØ6	35	GND
38	BAØ4	37	GND
4Ø	BAØ2	39	GND
42	BAØØ	41	GND
44	USER 3	43	GND
46		45	GND
48	MEMSEL*	47	GND
5Ø	BRDS*	49	GND

QTY	DESCRIPTION

Sysdia 5 Jan 76

National Semiconductor Corporation 2900 Semiconductor Drive Santa Clara, Calif. 95051

Naomi Ishii 10 Aug 76

LOGIC DIAGRAM - SC/MP LCDS MOTHERBOARD LOGIC (EURO CARD)

870305200 D

NONE 4 4

870305200