

# **AUTOMOTIVE PRODUCTS**

**DATABOOK** 

1st EDITION

OCTOBER 1989

# USE IN LIFE SUPPORT MUST BE EXPRESSLY AUTHORIZED SGS-THOMSON' PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF SGS-THOMSON Microelectronics. As used herein:

- Life support devices to systems are devices or systems which, are intended for surgical implant into the body to support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

# **TABLE OF CONTENTS**

INTRODUCTION	Page 4
ALPHANUMERICAL INDEX	6
SELECTION GUIDE	11
DATASHEETS	23
PACKAGES	887

#### INTRODUCTION

The development of monolithic and discrete devices dedicated to the automotive sector has been the natural consequence of SGS-THOMSON's technological knowhow, especially in power IC technology, power packages and innovative solutions.

Thanks to this remarkable background, new technologies and circuits allow our devices to withstand the extremely hostile automotive environment: a very wide temperature and supply voltage range, accidental battery reversal, load dump transients, over and undervoltage spikes.

High side, low side, single and multi output drivers realized with these mixed technologies guarantee high current and high voltage performance together with diagnostic functions for external microcontrollers, enriching enormously the automotive product portfolio.

Intelligent power actuators like the L9821 and VM200 high side drivers, intelligent ignition circuits


like the VB020 offer a completely new approach to power system design.

Many different memories and automotive dedicated microcontrollers like ST6 and ST9 make possible software and hardware integration in new advanced applications.

The company has been active in the automotive field for more than 15 years and today has design, marketing and engineering departments dedicated to this market.

Thanks to twenty years of uninterrupted leadership in audio amplifier technology SGS-THOMSON also offers a wide choice of rugged and cost-effective solutions for car entertainment.

SGS-THOMSON's automotive product portfolio covers a very broad range of powertrain, body electronics, instrumentation and vehicle control applications. For most of your design needs you will find the solution in this book.



Designed to drive lamps, relays and DC motors, the L9821 smart power driver car replace for the first time the relay used in car blinker circuits.

#### INTRODUCTION

#### DEDICATED AUTOMOTIVE PRODUCTS

#### **POWER TRAIN BODY ELECTRONICS** ☐ IGNITION CONTROL ☐ MONOLITHIC VOLTAGE REGULATORS FOR CHARGING SYSTEMS □ INJECTION SOLENOID DRIVERS/CONTROLLERS □ ACTUATORS FOR LIGHTING CONTROL □ MICROCONTROLLERS WITH INTEGRATED DEDICATED ☐ MOTOR DRIVERS FOR MIRRORS, **PERIPHERALS** DOOR LOCKS AND SEATS □ EPROMS □ MULTIPLEXING: BUS INTERFACE ICs. □ CENTRALIZED AND DECENTRALIZED **PROTECTION** INSTRUMENTATION **VEHICLE CONTROL** □ LAMP CHECK ICs □ DEDICATED ICs FOR ABS SYSTEM □ LIQUID LEVEL DETECTORS POWER ACTUATORS FOR SUSPEN-SION AND STEERING □ AUDIBLE ALARM ICs □ TRANSMISSION VALVE SOLENOD □ MULTIFUNCTION VOLTAGE **DRIVERS** REGULATORS ☐ MICROCONTROLLER WITH LCD DRIVE

□ EEPROMS FOR DIAGNOSIS

1.5KE Series BDW93 BDW93A BDW93A BDW93B BDW93C BDW94 BDW94A BDW94A BDW94B BDW94B BDW94B BDW94B BDW94C BDW94	
BDW93A 12A NPN Power Darlington	281 281 281 281 281 281
BDW93B 12A NPN Power Darlington	281 
BDW93C 12A NPN Power Darlington	
BDW94 12A PNP Power Darlington	
BDW94A 12A PNP Power Darlington	
BDW94B 12A PNP Power Darlington	281
DDWG4C 12A DND Power Derlington	201
BU920 High Voltage Ignition Darlington	
BU920P High Voltage Ignition Darlington	
BU920PFI High Voltage Ignition Darlington	
BU920T High Voltage Ignition Darlington	
BU921 High Voltage Ignition Darlington	
BU921P High Voltage Ignition Darlington	
BU921PFI High Voltage Ignition Darlington	
BU921T High Voltage Ignition Darlington	
BU921ZP High Voltage Ignition Darlington	
BU921ZPFI High Voltage Ignition Darlington	
BU921ZT High Voltage Ignition Darlington	
BU921ZTFI High Voltage Ignition Darlington	
BU922 High Voltage Ignition Barlington	
BU922P High Voltage Ignition Darlington	
BU922PFI High Voltage Ignition Darlington	
BU922T High Voltage Ignition Darlington	
BU931R High Voltage Ignition Darlington	
BU931RP High Voltage Ignition Darlington	
BU931RPFI High Voltage Ignition Darlington	
BU931Z High Voltage Ignition Darlington	
BU931ZP High Voltage Ignition Darlington	
BU931ZPFI High Voltage Ignition Darlington	
BU932R High Voltage Ignition Darlington	
BU932RP High Voltage Ignition Darlington	
BU932RPFI High Voltage Ignition Darlington	
BUZ11 N-Channel Enhancement Mode Power Mosfet Train	
BUZ11A N-Channel Enhancement Mode Power Mosfet Trai	l l
BUZ11FI N-Channel Enhancement Mode Power Mosfet Train	ı
BUZ71 N-Channel Enhancement Mode Power Mosfet Trai	
BUZ71A N-Channel Enhancement Mode Power Mosfet Trai	
BUZ71FI N-Channel Enhancement Mode Power Mosfet Train	
BZW04 Series 400 W/1 ms expo-Uni and Bidirectional Devices .	
BZW50 Series 1500 W/1 ms expo-Uni and Bidirectional Devices	
BZW100 Series 1800 W/15 ms expo-Uni and Bidirectional Devices	
IRF520 N-Channel Enhancement Mode Power Mosfet Trai	
IRF520FI N-Channel Enhancement Mode Power Mosfet Train	I
IRF521 N-Channel Enhancement Mode Power Mosfet Train	

Type Number	Function	Page Number
IRF521FI	N-Channel Enhancement Mode Power Mosfet Transistor	199
IRF522	N-Channel Enhancement Mode Power Mosfet Transistor	199
IRF522FI	N-Channel Enhancement Mode Power Mosfet Transistor	199
IRF523	N-Channel Enhancement Mode Power Mosfet Transistor	199
IRF523FI	N-Channel Enhancement Mode Power Mosfet Transistor	199
IRF530	N-Channel Enhancement Mode Power Mosfet Transistor	205
IRF530FI	N-Channel Enhancement Mode Power Mosfet Transistor	205
IRF531	N-Channel Enhancement Mode Power Mosfet Transistor	205
IRF531FI	N-Channel Enhancement Mode Power Mosfet Transistor	205
IRF532	N-Channel Enhancement Mode Power Mosfet Transistor	205
IRF532FI	N-Channel Enhancement Mode Power Mosfet Transistor	205
IRF533	N-Channel Enhancement Mode Power Mosfet Transistor	205
IRF533FI	N-Channel Enhancement Mode Power Mosfet Transistor	205
IRF540	N-Channel Enhancement Mode Power Mosfet Transistor	209
IRF540FI	N-Channel Enhancement Mode Power Mosfet Transistor	209
IRF541	N-Channel Enhancement Mode Power Mosfet Transistor	209
IRF541FI	N-Channel Enhancement Mode Power Mosfet Transistor	209
IRF542	N-Channel Enhancement Mode Power Mosfet Transistor	209
IRF542FI	N-Channel Enhancement Mode Power Mosfet Transistor	209
IRF543	N-Channel Enhancement Mode Power Mosfet Transistor	209
IRF543FI	N-Channel Enhancement Mode Power Mosfet Transistor	209
IRFZ40	N-Channel Enhancement Mode Power Mosfet Transistor	215
IRFZ42	N-Channel Enhancement Mode Power Mosfet Transistor	215
L387A	5V—0.4A Very Low Drop Regulator	287
L482	Hall-Effect Pickup Ignition Controller	43
L484	Magnetic Pickup Ignition Controller	51
L497	Hall Effect Pickup Ignition Controller	61
L530	Electronic Ignition Interface	71
L584	Multifunction Injection Interface	91
L585	Car Alternator Regulator	421
L2605	0.5A Low Drop Voltage Regulator	291
L2610	0.5A Low Drop Voltage Regulator	291
L2685	0.5A Low Drop Voltage Regulator	291
L4620	Liquid Level Alarm	431
L4805	0.4A Very Low Drop Voltage Regulator	295
L4810	0.4A Very Low Drop Voltage Regulator	295
L4812	0.4A Very Low Drop Voltage Regulator	295
L4885	0.4A Very Low Drop Voltage Regulator	295
L4892	0.4A Very Low Drop Voltage Regulator	295
L4901A	Dual 5V Regulator with Reset	299
L4902A	Dual 5V Regulator with Reset and Disable	309
L4903	Dual 5V Regulator with Reset and Disable Functions	319
L4904A	Dual 5V Regulator with Reset	327
L4904A	Dual 5V Regulator with Reset	335
L4905	Voltage Regulator Plus Filter	343
L4918	Voltage Regulator Plus Filter	349
L4310	Voltage Hegulator Flus Filter	

Type Number	Function	Page Number
L4920	Very Low Drop Adjustable Regulator	353
L4921	Very Low drop Adjustable Regulator	353
L4922	5V-1A Very Low Drop Regulator with Reset	357
L4923	5V-1A Very Low Drop Regulator with Reset and Inhibit	361
L4925	5V Very Low Drop Regulator with Reset	365
L4926	Dual Multifunction Voltage Regulator	365
L4927	Dual Multifunction Voltage Regulator	377
L4928	Dual Multifunction Voltage Regulator	369
L4930	Dual Very Low Drop Voltage Regulator	385
L4934	Dual 5V Regulator with Reset and Auxiliary Function	389
L4935	Dual 5V Regulator with Reset and Auxiliary Function	389
L4945	5V—0.5A Very Low Drop Regulator	395
L4947	5V—0.5A Very Low Drop Regulator with Reset	399
L9222	Quad Inverting Transistor Switche	107
L9305	Dual High Current Relay Driver	111
L9305C	Dual High Current Relay Driver	111
L9307	Dual High Current Low Side Driver	115
L9308	Dual Low Side Driver	119
L9309	Dual High Current Low Side Driver	115
L9324	Window Lift Controller	125
L9335	Injector Driver	103
L9336	Injector Driver	103
L9350	High Side Driver	133
L9355	6A Switchmode High Side Driver	137
L9480VB	One Chip Car Alternator Regulator	427
L9610C	PWM Powermos Controller	439
L9611C	PWM Powermos Controller	439
L9686	Automotive Direction Indicator	449
L9700	Hex Precision Limiter	453
L9703	Octal Ground Contact Monitoring Circuit	459
L9704	Octal Supply Contact Monitoring Circuit	465
L9801	High Side Driver	143
L9811	DC and PWM High Side Driver	151
L9821	High Side Driver	157
L9822	Octal Serial Solenoid Driver	163
L9830	Monolithic Lamp Dimmer	171
L9842	Octal Parallel Low Side Driver	177
LM1837	Dual Low Noise Tape Preamplifier with Autoreverse	571
LM2901	Quad Voltage Comparator	731
LM2902	Quad Voltage Comparator	739
LM2903	Quad Voltage Comparator	753
LM2904	Quad Voltage Comparator	761
LM2930A	5V—0.4A Very Low Drop Voltage Regulator	405
LM2931A	5V—0.4A Very Low Drop Voltage Regulator	409
M5450	Led Display Driver	679
M5451	Led Display Driver	679



Type Number	Function	Page Number
M5480	Led Display Driver	687
M5481	Led Display Driver	693
M5482	Led Display Driver	699
M5438A	Serial Input LCD Driver	705
M8439	Serial Input LCD Driver	713
MTP3055A	N-Channel Enhancement Mode Power Mosfet Transistor	221
MTP3055AFI	N-Channel Enhancement Mode Power Mosfet Transistor	221
P6KE Series	600 W/1 ms expo - Uni and Bidirectional Devices	839
PL360D	300 W/1 ms expo - Unidirectional Device	845
SGSD93E	12A NPN Power Darlington	413
SGSD93F	12A NPN Power Darlington	413
SGSD93G	12A NPN Power Darlington	413
SGSP201	N-Channel Enhancement Mode Power Mosfet Transistor	227
SGSP222	N-Channel Enhancement Mode Power Mosfet Transistor	233
SGSP361	N-Channel Enhancement Mode Power Mosfet Transistor	239
SGSP362	N-Channel Enhancement Mode Power Mosfet Transistor	239
SGSP461	N-Channel Enhancement Mode Power Mosfet Transistor	245
SGSP462	N-Channel Enhancement Mode Power Mosfet Transistor	245
SGSP491	N-Channel Enhancement Mode Power Mosfet Transistor	251
SGSP492	N-Channel Enhancement Mode Power Mosfet Transistor	251
SM4T Series	400 W/1 ms expo - Uni and Bidirectional Surface Mount	201
SM6T Series	Devices	869
SM15T Series	Devices 1500 W/1 ms expo - Uni and Bidirectional Surface Mount	875
07001011110110111	Devices	881
ST6010/11/12/13/14	8 Bit HCMOS Microcontrollers	775
ST6040/41	8 Bit HCMOS Microcontrollers	787
ST6050/51/52	8 Bit HCMOS Microcontrollers	799
ST6210/E10	8 Bit HCMOS Microcontrollers	813
ST6215/E15	8 Bit HCMOS Microcontrollers	813
ST90E20/21/23	ST9 8K Eprom HCMOS Microcontrollers	821
ST90E30/31/32	ST9 8K Eprom HCMOS Microcontrollers	825
ST18940/41	Digital Signal Processor	829
STHIO7N50/FI	High Injection N-Channel Enhancement Mode Power Mosfet Transistor (IGBT)	79
STLT19	N-Channel Enhancement Mode Power Mosfet Transistor	257
STLT19FI	N-Channel Enhancement Mode Power Mosfet Transistor	257
STLT20	N-Channel Enhancement Mode Power Mosfet Transistor	257
STLT20FI	N-Channel Enhancement Mode Power Mosfet Transistor	257
STLT29	N-Channel Enhancement Mode Power Mosfet Transistor	263
STLT29FI	N-Channel Enhancement Mode Power Mosfet Transistor	263
STLT30	N-Channel Enhancement Mode Power Mosfet Transistor	263
STLT30FI	N-Channel Enhancement Mode Power Mosfet Transistor	263
_		
STLT30FI STVHD90 TDA2003	N-Channel Enhancement Mode Power Mostet Transistor N-Channel Enhancement Mode Power Mosfet Transistor 10W Car Audio Amplifier	267 485



Type Number	Function	Page Number
TDA2004	10+10W Stereo Amplifier for Car Radio	497
TDA2005	20W Bridge Amplifier for Car Radio	505
TDA2220A	AM/FM Radio	649
TDA2320A	Minidip Stereo Preamplifier	581
TDA3410	Dual Low Noise Tape Preamplifier with Autoreverse	593
TDA3420	Dual Very Low Noise Preamplifier	601
TDA7232	Low Noise Preamplifier Compressor	607
TDA7240A	20W Bridge Amplifier for Car Radio	525
TDA7241	20W Bridge Amplifier for Car Radio	533
TDA7256	22W Bridge Fully Protected Car Radio Amplifier	537
TDA7260	High Efficiency Audio PWM Driver	543
TDA7272	High Performance Motor Speed Regulator	657
TDA7275A	Motor Speed Regulator	673
TDA7282	Stereo Low Voltage Cassette Preamplifier	619
TDA7300	Digital Controlled Stereo Audio Processor	627
TDA7302	Digital Controlled Stereo Audio Processor	639
TDA7350	Bridge-Stereo Amplifier fo Car Radio	557
TDA7360	Stereo/Bridge Amplifier with Clipping Detector	565
TEA7203	Automotive Lamps and Fuses Monitor Circuit	471
TL7700A Series	Supply Voltage Supervisors	417
UCN4801A	Bimos Latch-Driver	719
ULN2001A	Seven Darlington Array	723
ULN2002A	Seven Darlington Array	723
ULN2003A	Seven Darlington Array	723
ULN2004A	Seven Darlington Array	723
ULQ2001R	Seven Darlington Array	727
ULQ2002R	Seven Darlington Array	727
ULQ2003R	Seven Darlington Array	727
ULQ2004R	Seven Darlington Array	727
VB020	Fully Integrated High Voltage Darlington For Electronic Ignition	85
VM200	High Side Smart Solid State Relay	273

# **SELECTION GUIDE**



#### **DEDICATED**

IGNITION		
Type Number	Description .	Page
BU920/P/PFI/T BU921/P/PFI/T BU921ZP/FI BU921ZT/FI BU922/P/PFI/T BU931Z/ZP/ZPFI BU931Z/ZP/ZPFI BU932R/RP/RPFI L482 L484 L497 L530 STHIO7N50 STHIO7N50FI VB020	High Voltage Ignition Darlington Hall Effect Pickup Ignition Controller Magnetic Pickup Ignition Controller Hall Effect Pickup Ignition Controller Electronic Ignition Interface High Injection N-Channel Enhancement Mode Power Mosfet Transistor (IGBT) High Injection N-Channel Enhancement Mode Power Mosfet Transistor (IGBT) Electronic Ignition	25 25 31 31 25 33 30 33 43 51 61 71 79 85

FUEL INJECTION		
Type Number	Description	Page
L584 L9335/6	Multifunction Injection Interface Injector Driver	91 103

#### **MONOLITHIC POWER ACTUATORS**

Type Number	Description	Page
L9222	Quad Inverting Transistor Switch	107
L9305/C	Dual High Current Relay Drivers	111
L9307/9	Dual High Current Low Side Driver	115
L9308	Dual Low Side Driver	119
L9324	Window Lift Controller	125
L9350	High Side Driver	133
L9355	6A Switchmode High Side Driver	137
L9801	High Side Driver	143
L9811	DC and PWM High Side Driver	151
L9821	High Side Driver	157
L9822	Octal Serial Solenoid Driver	163
L9830	Monolithic Lamp Dimmer	171
L9842	Octal Parallel Solenoid Driver	177



#### **DEDICATED** (Continued)

BUZ11A N	Description	Page
BUZ11A N		ļ
1202	N-Channel Enhancement Mode Power Mosfet Transistors	185
	N-Channel Enhancement Mode Power Mosfet Transistors	191
	N-Channel Enhancement Mode Power Mosfet Transistors	185
1	N-Channel Enhancement Mode Power Mosfet Transistors	195
1 ===	N-Channel Enhancement Mode Power Mosfet Transistors	199
	N-Channel Enhancement Mode Power Mosfet Transistors	199
	N-Channel Enhancement Mode Power Mosfet Transistors	199
	N-Channel Enhancement Mode Power Mosfet Transistors	199 199
	N-Channel Enhancement Mode Power Mosfet Transistors	199
	N-Channel Enhancement Mode Power Mosfet Transistors N-Channel Enhancement Mode Power Mosfet Transistors	199
	N-Channel Enhancement Mode Power Mosfet Transistors	199
	N-Channel Enhancement Mode Power Mosfet Transistors	205
	N-Channel Enhancement Mode Power Mosfet Transistors	205
	N-Channel Enhancement Mode Power Mosfet Transistors	205
	N-Channel Enhancement Mode Power Mosfet Transistors	205
	N-Channel Enhancement Mode Power Mosfet Transistors	205
	N-Channel Enhancement Mode Power Mosfet Transistors	205
IRF533	N-Channel Enhancement Mode Power Mosfet Transistors	205
IRF533FI I	N-Channel Enhancement Mode Power Mosfet Transistors	205
	N-Channel Enhancement Mode Power Mosfet Transistors	209
	N-Channel Enhancement Mode Power Mosfet Transistors	209
	N-Channel Enhancement Mode Power Mosfet Transistors	209
	N-Channel Enhancement Mode Power Mosfet Transistors	209
	N-Channel Enhancement Mode Power Mosfet Transistors	209
	N-Channel Enhancement Mode Power Mosfet Transistors	209 209
	N-Channel Enhancement Mode Power Mosfet Transistors N-Channel Enhancement Mode Power Mosfet Transistors	209
	N-Channel Enhancement Mode Power Mosfet Transistors	215
	N-Channel Enhancement Mode Power Mosfet Transistors	215
	N-Channel Enhancement Mode Power Mosfet Transistors	221
	N-Channel Enhancement Mode Power Mosfet Transistors	221
	N-Channel Enhancement Mode Power Mosfet Transistors	227
	N-Channel Enhancement Mode Power Mosfet Transistors	233
	N-Channel Enhancement Mode Power Mosfet Transistors	239
SGSP362   1	N-Channel Enhancement Mode Power Mosfet Transistors	239
SGSP461	N-Channel Enhancement Mode Power Mosfet Transistors	245
	N-Channel Enhancement Mode Power Mosfet Transistors	245
	N-Channel Enhancement Mode Power Mosfet Transistors	251
	N-Channel Enhancement Mode Power Mosfet Transistors	251
	N-Channel Enhancement Mode Low Threshold Power Mosfet Transistors	257
	N-Channel Enhancement Mode Low Threshold Power Mosfet Transistors	257
	N-Channel Enhancement Mode Low Threshold Power Mosfet Transistors N-Channel Enhancement Mode Low Threshold Power Mosfet Transistors	257 257
	N-Channel Enhancement Mode Low Threshold Power Mosfet Transistors  N-Channel Enhancement Mode Low Threshold Power Mosfet Transistors	263
	N-Channel Enhancement Mode Low Threshold Power Mosfet Transistors  N-Channel Enhancement Mode Low Threshold Power Mosfet Transistors	263
	N-Channel Enhancement Mode Low Threshold Power Mosfet Transistors	263
	N-Channel Enhancement Mode Low Threshold Power Mosfet Transistors	263
	N-Channel Enhancement Mode Power Mosfet Transistors	267
	High Side Smart Solid State Relay	273



VA	TΛ	CE	DEC	1 II A	TORS

Type Number	Description		
BDW93	12A NPN Power Darlington	281	
BDW93A	12A NPN Power Darlington	281	
BDW93B	12A NPN Power Darlington	281	
BDW93C	12A NPN Power Darlington	281	
BDW94	12A PNP Power Darlington	281	
BDW94A	12A PNP Power Darlington	281	
BDW94B	12A PNP Power Darlington	281	
BDW94C	12A PNP Power Darlington	281	
L387A	5V—0.4A Very Low Drop Regulator	287	
L2605/85/10	0.5A Low Drop Voltage Regulators	291	
L4805/85/92/10/12	0.4A Very Low Drop Voltage Regulators	295	
L4901A	Dual 5V Regulator with Reset	299	
L4902A	Dual 5V Regulator with Reset and Disable	309	
L4903	Dual 5V Regulator with Reset and Disable Functions	319	
L4904A	Dual 5V Regulator with Reset	327	
L4905	Dual 5V Regulator Reset	335	
L4916	Voltage Regulator Plus Filter	343	
L4918	Voltage Regulator Plus Filter	349	
L4920/21	Very Low Drop Adjustable Regulators	353	
L4922	5V—1A Very Low Drop Regulator with Reset	357	
L4923	5V—1A Very Low Drop Reg. with Reset and Inhibit	361	
L4925	5V Very Low Drop Regulator with Reset	365	
L4926/8	Dual Multifunction Voltage Regulators	369	
L4927	Dual Multifunction Voltage Regulator	377	
L4930	Dual Very Low Drop Voltage Regulators	385	
L4934/5	Dual 5V Regulator with Reset and Auxiliary Function	389	
L4945	5V—0.5A Very Low Drop Regulator	395	
L4947	5V—0.5A Very Low Drop Regulator with Reset	399	
LM2930A	5V—0.4A Very Low Drop Voltage Regulator	405	
LM2931A	5V—0.4A Very Low Drop Voltage Regulator	409	
SGSD93E	12A NPN Power Darlington	413	
SGSD93F	12A NPN Power Darlington	413	
SGSD93G	12A NPN Power Darlington	413	
TL7700A Series	Supply Voltage Supervisor	417	

## ALTERNATOR REGULATORS

Type Number	Description	Page
L585	Car Alternator Regulator	421
L9480VB	One Chip Car Alternator Regulator	427

#### SPECIAL FUNCTIONS

STECIAL TOTOTIONS		
Type Number	Description	Page
L4620 L9610C/11C L9686 L9700 L9703 L9704 TEA7203	Liquid Level Alarm PWM Powermos Controller Automotive Indicator Hex Precision Limiter Octal Ground Contact Monitoring Circuit Octal Supply Contact Monitoring Circuit Automotive Lamps and Fuses Monitor Circuit	431 439 449 453 459 465 471



#### **ENTERTAIMENT**

POWER AMPLIFIERS		
Type Number	Description	Page
BUZ71	N-Channel Enhancement Mode Power Mosfet Transistors	479
BUZ71FI	N-Channel Enhancement Mode Power Mosfet Transistors	479
TDA2003	10W Audio Amplifier	485
TDA2004	10 + 10W Stereo Amplifier	497
TDA2005	20W Bridge Amplifier	505
TDA7240A	20W Bridge Amplifier	525
TDA7241	20W Bridge Amplifier	533
TDA7256	22W Bridge Amplifier	537
TDA7260	High Efficiency Audio PWM Driver	543
TDA7350	Bridge-Stereo Amplifier	557
TDA7360	Stereo/Bridge Amplifier with Clipping Detector	565

#### PREAMPLIFIERS AND AUDIO PROCESSORS

Type Number	Description	Page
LM1837	Dual Low Noise Autoreverse Preamplifier	571
TDA2320A	Stereo Preamplifier	581
TDA3410	Dual Low Noise Tape Preamp, with Autoreverse	593
TDA3420	Dual Very Low Noise Preamplifier	601
TDA7232	Low Noise Preamplifier Compressor	607
TDA7282	Stereo Low Voltage Preamplifier	619
TDA7300	Digital Controlled Stereo Audio Processor	627
TDA7302	Digital Controlled Stereo Audio Processor	639

RADIO CIRCUITS		
Type Number	Description	Page
TDA2220A	AM/FM Radio	649

MOTOR CONTROLLERS		
Type Number	Description	Page
TDA7272 TDA7275A	High Performance Motor Speed Regulator Motor Speed Regulator	657 673

#### **GENERAL PURPOSE**

DISPLAYS		
Type Number	Description	Page
M5450/1 M5480 M5481 M5482 M8438A M8439 UCN4801A ULN2001A to 2004A ULQ2001R to 2004R	Led Display Drivers Led Display Driver Led Display Driver Led Display Driver Serial Input LCD Driver Serial Input LCD Driver BIMOS Latch-Driver Seven Darlington Arrays Seven Darlington Arrays	679 687 693 699 705 713 719 723 727

Ì	COMPARATORS	OPER/	LANOITA	AMPLIFIERS

Type Number	Description	
LM2901 LM2902 LM2903 LM2904	Quad Voltage Comparator Quad Omp. Amp. Single Supply Dual Voltage Comparator Dual Omp. Amp. Single Supply	73 73: 75: 76

MICROCONTROLLERS		
Type Number	Description	Page
ST6010/11/12/13/14	2K ROM 8-Bit HCMOS MCU with A/D Converter	775
ST6040/41	4K ROM 8-Bit HCMOS MCU with A/D Converter & LCD Driver	787
ST6050/51/52	4K ROM 8-Bit HCMOS MCU with A/D Converter & AC Preamplifier	799
ST6210/E10-ST6215/E15	2K ROM/EPROM 8-Bit HCMOS MCU with A/D Converter and LED	
	Driver Outputs	813
ST90E20/21/23	8K EPROM 8-Bit HCMOS MCU with SPI/SCI Interface &	
	Multifunction 16-bit Timer	821
ST90E30/31/32	8K EPROM 8-Bit HCMOS MCU with SPI/SCI Interface, Two Multifunction	
	16-bit Timers & A/D Converter	825
ST18940/41	Digital Signal Processor	829

#### PROTECTION DEVICES

TRANSIL					
		Т	уре	_	
P <sub>P</sub> (W)	W <sub>RM</sub> (V)	Unidirectional	Bidirectional	Case	Page
400/1 ms 600/1 ms 300/1 ms 1500/1 ms 5000/1 ms 1800/5 ms	5.8 to 376 5.8 to 376 270 5.8 to 376 10 to 180 20 to 24	BZW04/BZW04P P6KE P,A PL360D 1.5KEP,A BZW50 BZW100	BZW04B/BZW04PB P6KECP, CA 1.5KECP, CA BZW50B BZW100B	F126 CB-417 F126 CB-429 AG AG	833 839 845 851 857 863

SURFACE MO	UNT TRANSIL				
		Туре			
P <sub>P</sub> (W)	W <sub>RM</sub> (V)	Unidirectional	Bidirectional	Case	Page
400/1 ms	5.5 to 188 5.5 to 171	SM4T, A	SM4TC,A	CB472 CB472	869
600/1 ms	5.5 to 188 5.5 to 171	SM6T, A	SM6TC,A	CB-472 CB-472	875
1500/1 ms	5.5 to 188 5.5 to 171	SM15T, A	SM15TC,A	CB-473 CB-473	881

#### \*\* NMOS UV EPROM

B		Access	Icc	Мах	.,	Temperature	Pin
Part Number	Org.	Time	Act	St.by	V <sub>CC</sub>	Range	Count
M2764AF6 M2764A-4F6	8K×8 8K×8	250ns 450ns	75mA 75mA	35mA 35mA	5V ± 5% 5V ± 5%	- 40 to +85°C - 40 to +85°C	28 28
M27128AF6 M27128A-4F6	16K×8 16K×8	250ns 450ns	85mA 85mA	40mA 40mA	5V ± 5% 5V ± 5%	-40 to +85°C -40 to +85°C	28 28
M27256F1 M27256-1F1 M27256-2F1 M27256-3F1 M27256-4F1 M27256-20F1 M27256-25F1 M27256-30F1 M27256-45F1 M27256-45F1 M27256-6 M27256-4F6	32K × 8 32K × 8	250ns 170ns 200ns 300ns 450ns 250ns 300ns 450ns 250ns 450ns 250ns 450ns	100mA 100mA 100mA 100mA 100mA 100mA 100mA 100mA 100mA 100mA	40mA 40mA 40mA 40mA 40mA 40mA 40mA 40mA	5V ± 5% 5V ± 5% 5V ± 5% 5V ± 5% 5V ± 10% 5V ± 10% 5V ± 10% 5V ± 10% 5V ± 10% 5V ± 10% 5V ± 5% 5V ± 5%	0 to +70°C -40 to +85°C -40 to +85°C	28 28 28 28 28 28 28 28 28 28 28 28
M27512F1 M27512-2F1 M27512-3F1 M27512-25F1 M27512-30F1 M27512F6	64K×8 64K×8 64K×8 64K×8 64K×8 64K×8	250ns 200ns 300ns 250ns 300ns 250ns	125mA 125mA 125mA 125mA 125mA 125mA	40mA 40mA 40mA 40mA 40mA 40mA	5V ± 5% 5V ± 5% 5V ± 5% 5V ± 10% 5V ± 10% 5V ± 5%	0 to +70°C 0 to +70°C 0 to +70°C 0 to +70°C 0 to +70°C -40 to +85°C	28 28 28 28 28 28 28

<sup>\*\*</sup> For Memory Datasheets consult our Memory Databook

#### \*\* CMOS UV EPROM

<del></del>					Т		
Part Number	Org.	Access	Icc	Max	v <sub>cc</sub>	Temperature	Pin
	Oig.	Time	Act	St.by	VCC .	Range	Count
TS27C64A-20VQ	8K×8	200ns	30mA	1mA	5V ± 10%	-40 to +85°C	28
TS27C64A-25VQ	8K×8	250ns	30mA	1mA	5V ± 10%	-40 to +85°C	28
TS27C64A-30VQ	8K×8	300ns	30mA	1mA	5V ± 10%	-40 to +85°C	28
TS27C256-20VQ	32K×8	200ns	30mA	1mA	5V ± 10%	-40 to +85°C	28
TS27C256-25VQ	32K×8	250ns	30mA	1mA	5V ± 10%	-40 to +85°C	28
TS27C256-30VQ	32K×8	300ns	30mA	1mA	5V ± 10%	-40 to +85°C	28
M27C1024-12XF1	64K×16	120ns	50mA	1mA	5V ± 5%	0 to +70°C	40
M27C1024-15XF1	64K×16	150ns	50mA	1mA	$5V \pm 5\%$	0 to +70°C	40
M27C1024-20XF1	64K×16	200ns	50mA	1mA	$5V \pm 5\%$	0 to +70°C	40
M27C1024-25XF1	64K×16	250ns	50mA	1mA	$5V \pm 5\%$	0 to +70°C	40
M27C1024-12F1	64K×16	120ns	50mA	1mA	$5V \pm 5\%$	0 to +70°C	40
M27C1024-15F1	64K×15	150ns	50mA	1mA	5V ± 10%	0 to +70°C	40
M27C1024-20F1	64K×16	200ns	50mA	1mA	5V ± 10%	0 to +70°C	40
M27C1024-25F1	64K×16	250ns	50mA	1mA	5V ± 10%	0 to +70°C	40
M27C1024-15XF6	64K×16	150ns	50mA	1mA	5V ± 5%	-40 to +85°C	40
M27C1024-20XF6	64K×16	200ns	50mA	1mA	$5V \pm 5\%$	-40 to +85°C	40
M27C1024-25XF6	64K×16	250ns	50mA	1mA	5V± 5%	-40 to +85°C	40
M27C256B-80XF1	32K×8	80ns	50mA	1mA	5V ± 5%	0 to +70°C	28
M27C256B-12XF1	32K×8	120ns	50mA	1mA	$5V \pm 5\%$	0 to +70°C	28
M27C256B-15XF1	32K×8	150ns	50mA	1mA	$5V \pm 5\%$	0 to +70°C	28
M27C256B-80F1	32K × 8	80ns	50mA	1mA	5V ± 10%	0 to +70°C	28
M27C256B-12F1	32K×8	120ns	50mA	1mA	5V ± 10%	0 to +70°C	28
M27C256B-15F1	32K×8	150ns	50mA	1mA	5V ± 10%	0 to +70°C	28
M27C256B-12XF6	32K×8	120ns	50mA	1mA	5V ± 5%	-40 to +85°C	28
M27C256B-15XF6	32K×8	150ns	50mA	1mA	5V ± 5%	-40 to +85°C	28

<sup>\*\*</sup> For Memory Datasheets consult our Memory Databook



#### \*\* CMOS UV EPROM

(Continued)

		Access	Icc	Max	١ ,,	Temperature	Pin
Part Number	Org.	Time	Act	St.by	V <sub>CC</sub>	Range	Count
M87C257B-80XF1	32K×8*	80ns	50mA	1mA	5V ± 5%	0 to + 70°C	28
M87C257B-12XF1	32K×8*	120ns	50mA	1mA	5V ± 5%	0 to + 70°C	28
M87C257B-15XF1	32K×8*	150ns	50mA	1mA	5V ± 5%	0 to + 70°C	28
M87C257B-80F1	32K×8*	80ns	50mA	1mA	5V ± 10%	0 to + 70°C	28
M87C257B-12F1	32K×8*	120ns	50mA	1mA	5V ± 10%	0 to + 70°C	28
M87C257B-15F1	32K × 8*	150ns	50mA	1mA	5V ± 10%	0 to + 70°C	28
M87C257B-12XF6	32K×8*	120ns	50mA	1mA	5V ± 5%	-40 to + 85°C	28
M87C257B-15XF6	32K×8*	150ns	50mA	1mA	5V ± 5%	-40 to + 85°C	28
M87C257B-12XF7	32K×8*	120ns	50mA	1mA	5V ± 5%	-40 to +105°C	28
M87C257B-15XF7	32K×8*	150ns	50mA	1mA	5V ± 5%	-40 to +105°C	28
//27C512-10XF1	64K×8	100ns	50mA	1mA	5V ± 5%	0 to + 70°C	28
//27C512-12XF1	64K×8	120ns	50mA	1mA	$5V \pm 5\%$	0 to + 70°C	28
M27C512-15XF1	64K×8	150ns	50mA	1mA	$5V \pm 5\%$	0 to + 70°C	28
M27C512-20XF1	64K×8	200ns	50mA	1mA	5V ± 5%	0 to + 70°C	28
M27C512-10F1	64K×8	100ns	50mA	1mA	5V ± 10%	0 to + 70°C	28
M27C512-12F1	64K×8	120ns	50mA	1mA	5V ± 10%	0 to + 70°C	28
M27C512-15F1	64K×8	150ns	50mA	1mA	5V ± 10%	0 to + 70°C	28
M27C512-20F1	64K×8	200ns	50mA	1mA	5V ± 10%	0 to + 70°C	28
//27C512-15XF6	64K×8	150ns	50mA	1mA	5V ± 5%	-40 to + 85°C	28
M27C512-20XF6	64K×8	200ns	50mA	1mA	5V ± 5%	-40 to + 85°C	28
M27C512-15XF7	64K×8	150ns	50mA	1mA	5V ± 5%	-40 to +105°C	28
M27C512-20XF7	64K×8	200ns	50mA	1mA	5V ± 5%	-40 to +105°C	28
//87C512-10XF1	64K×8*	100ns	50mA	1mA	5V± 5%	0 to + 70°C	28
И87C512-12XF1	64K×8*	120ns	50mA	1mA	$5V \pm 5\%$	0 to + 70°C	28
M87C512-15XF1	64K×8*	150ns	50mA	1mA	5V ± 5%	0 to + 70°C	28
M87C512-20XF1	64K×8*	200ns	50mA	1mA	$5V \pm 5\%$	0 to + 70°C	28
M87C512-10F1	64K×8*	100ns	50mA	1mA	5V ± 10%	0 to + 70°C	28
M87C512-12F1	64K×8*	120ns	50mA	1mA	5V ± 10%	0 to + 70°C	28
M87C512-15F1	64K×8*	100ns	50mA	1mA	5V ± 10%	0 to + 70°C	28
M87C512-20F1	64K×8*	200ns	50mA	1mA	5V ± 10%	0 to + 70°C	28
M87C512-15XF6	64K×8*	150ns	50mA	1mA	5V ± 5%	-40 to + 85°C	28
M87C512-20XF6	64K×8*	200ns	50mA	1mA	5V ± 5%	-40 to + 85°C	28
M87C512-15XF7	64K×8*	150ns	50mA	1mA	5V ± 5%	-40 to +105°C	28
M87C512-20XF7	64K×8*	200ns	50mA	1mA	5V± 5%	-40 to +105°C	28
M27C1001-12XF1	128K×8	120ns	50m'A	1mA	5V ± 5%	0 to + 70°C	28
И27C1001-15XF1	128K×8	150ns	50mA	1mA	$5V \pm 5\%$	0 to + 70°C	28
M27C1001-20XF1	128K×8	200ns	50mA	1mA	5V ± 5%	0 to + 70°C	28
M27C1001-25XF1	128K×8	250ns	50mA	1mA	$5V \pm 5\%$	0 to + 70°C	28
M27C1001-12F1	128K×8	120ns	50mA	1mA	5V ± 10%	0 to + 70°C	28
M27C1001-15F1	128K×8	150ns	50mA	1mA	5V ± 10%	0 to + 70°C	28
M27C1001-20F1	128K×8	200ns	50mA	1mA	5V ± 10%	0 to + 70°C	28
M27C1001-25F1	128K×8	250ns	50mA	1mA	5V ± 10%	0 to + 70°C	28
M27C1001-15XF6	128K×8	150ns	50mA	1mA	$5V \pm 5\%$	-40 to + 85°C	28
M27C1001-20XF6	128K×8	200ns	50mA	1mA	5V ± 5%	-40 to + 85°C	28
M27C1001-25XF6	128K×8	250ns	50mA	1mA	5V ± 5%	-40 to + 85°C	28
M87C1001-12XF1	128K×8*	120ns	50mA	1mA	5V ± 5%	0 to + 70°C	28
M87C1001-15XF1	128K×8*	150ns	50mA	1mA	$5V \pm 5\%$	0 to + 70°C	28
M87C1001-20XF1	128K×8*	200ns	50mA	1mA	5V± 5%	0 to + 70°C	28
M87C1001-25XF1	128K×8*	250ns	50mA	1mA	$5V \pm 5\%$	0 to + 70°C	28
M87C1001-12F1	128K×8*	120ns	50mA	1mA	5V ± 10%	0 to + 70°C	28
M87C1001-15F1	128K×8*	150ns	50mA	1mA	5V ± 10%	0 to + 70°C	28
M87C1001-20F1	128K×8*	200ns	50mA	1mA	$5V \pm 10\%$	0 to + 70°C	28
M87C1001-25F1	128K×8*	250ns	50mA	1mA	$5V \pm 10\%$	0 to + 70°C	28
M87C1001-15XF6	128K×8*	150ns	50mA	1mA	5V ± 5%	-40 to + 85°C	28
M87C1001-20XF6	128K×8*	200ns	50mA	1mA	5V ± 5%	-40 to + 85°C	28
M87C1001-25XF6	128K×8*	250ns	50mA	1mA	5V ± 5%	-40 to + 85°C	28

<sup>\*</sup> Feature Address Latch

<sup>\*\*</sup> For Memory Datasheets consult our Memory Databook

## \*\* NMOS OTP ROM

D. at No.	0	Access	Icc	Max		Temperature	Pin
Part Number	Org.	Time	Act	St.by	V <sub>CC</sub>	Range	Count
ST2764A-18CP	8K×8	180ns	75mA	35mA	5V ± 10%	0 to +70°C	28
ST2764A-20CP	8K×8	200ns	75mA	35mA	5V ± 10%	0 to +70°C	28
ST2764A-25CP	8K×8	250ns	75mA	35mA	5V ± 10%	0 to +70°C	28
ST2764A-30CP	8K×8	300ns	75mA	35mA	5V ± 10%	0 to +70°C	28
ST27128A-20CP	16K×8	200ns	85mA	40mA	5V ± 10%	0 to +70°C	28
ST27128A-25CP	16K×8	250ns	85mA	40mA	5V ± 10%	0 to +70°C	28
ST27128A-30CP	16K×8	300ns	85mA	40mA	5V ± 10%	0 to +70°C	28
ST27256-20CP	32K×8	200ns	100mA	40mA	5V ± 10%	0 to +70°C	28
ST27256-25CP	32K×8	250ns	100mA	40mA	5V ± 10%	0 to +70°C	28
ST27256-30CP	32K×8	300ns	100mA	40mA	5V ± 10%	0 to +70°C	28

<sup>\*\*</sup> For Memory Datasheets consult our Memory Databook

#### \*\* CMOS OTP ROM

Part Number	0	Access	Icc	Max	.,	Temperature	Pin
Part Number	Org.	Time	Act	St.by	V <sub>CC</sub>	Range	Count
TS27C64A-15CFN	8K×8	150ns	30mA	1mA	5V ± 10%	0 to + 70°C	32
TS27C64A-20CFN	8K×8	200ns	30mA	1mA	5V ± 10%	0 to + 70°C	32
TS27C64A-25CFN	8K×8	250ns	30mA	1mA	5V ± 10%	0 to + 70°C	32
TS27C64A-15VFN	8K×8	150ns	30mA	1mA	5V ± 10%	-40 to + 85°C	32
TS27C64A-20VFN	8K×8	200ns	30mA	1mA	5V ± 10%	-40 to + 85°C	32
TS27C64A-25VFN	8K×8	250ns	30mA	1mA	5V ± 10%	-40 to + 85°C	32
TS27C64A-15TFN	8K×8	150ns	30mA	1mA	5V ± 10%	-40 to +105°C	32
TS27C64A-20TFN	8K×8	200ns	30mA	1mA	5V ± 10%	-40 to +105°C	32
TS27C64A-25TFN	8K×8	250ns	30mA	1mA	5V ± 10%	-40 to +105°C	32
TS27C64A-15CP	8K×8	150ns	30mA	1mA	5V ± 10%	0 to + 70°C	28
TS27C64A-20CP	8K×8	200ns	30mA	1mA	5V ± 10%	0 to + 70°C	28
TS27C64A-25CP	8K×8	250ns	30mA	1mA	5V ± 10%	0 to + 70°C	28
TS27C64A-15VP	8K×8	150ns	30mA	1mA	5V ± 10%	-40 to + 85°C	28
TS27C64A-20VP	8K×8	200ns	30mA	1mA	5V ± 10%	-40 to + 85°C	28
TS27C64A-25VP	8K×8	250ns	30mA	1mA	5V ± 10%	-40 to + 85°C	28
TS27C64A-15TP	8K×8	150ns	30mA	1mA	5V ± 10%	-40 to +105°C	28
TS27C64A-20TP	8K×8	200ns	30mA	1mA	5V ± 10%	-40 to +105°C	28
TS27C64A-25TP	8K×8	250ns	30mA	1mA	5V ± 10%	-40 to +105°C	28
ST27C256-17CFN	32K×8	170ns	30mA	1mA	5V ± 10%	0 to + 70°C	32
ST27C256-20CFN	32K×8	200ns	30mA	1mA	5V ± 10%	0 to + 70°C	32
ST27C256-25CFN	32K×8	250ns	30mA	1mA	5V ± 10%	0 to + 70°C	32
ST27C256-17VFN	32K × 8	170ns	30mA	1mA	5V ± 10%	-40 to + 85°C	32
ST27C256-20VFN	32K×8	200ns	30mA	1mA	$5V \pm 10\%$	-40 to + 85°C	32
ST27C256-25VFN	32K × 8	250ns	30mA	1mA	5V ± 10%	-40 to + 85°C	32
ST27C256-17TFN	32K×8	170ns	30mA	1mA	5V ± 10%	-40 to +105°C	32
ST27C256-20TFN	32K×8	200ns	30mA	1mA	5V ± 10%	-40 to +105°C	32
ST27C256-25TFN	32K×8	250ns	30mA	1mA	5V ± 10%	-40 to +105°C	32
ST27C256-17CP	32K×8	170ns	30mA	1mA	5V ± 10%	0 to + 70°C	28
ST27C256-20CP	32K × 8	200ns	30mA	1mA	5V ± 10%	0 to + 70°C	28
ST27C256-25CP	32K × 8	250ns	30mA	1mA	5V ± 10%	0 to + 70°C	28
ST27C256-17VP	32K × 8	170ns	30mA	1mA	$5V \pm 10\%$	-40 to + 85°C	28
ST27C256-20VP	32K × 8	200ns	30mA	1mA	$5V \pm 10\%$	-40 to + 85°C	28
ST27C256-25VP	32K × 8	250ns	30mA	1mA	$5V \pm 10\%$	-40 to + 85°C	28
ST27C256-17TP	32K × 8	170ns	30mA	1mA	$5V \pm 10\%$	-40 to +105°C	28
ST27C256-20TP	32K×8	200ns	30mA	1mA	5V ± 10%	-40 to +105°C	28
ST27C256-25TP	32K × 8	250ns	30mA	1mA	5V ± 10%	-40 to +105°C	28

<sup>\*\*</sup> For Memory Datasheets consult our Memory Databook



## \*\* NMOS EEPROM

		I <sub>CC</sub> Max		.,	Temperature	Pin
Org. Frequency	Act	St.by	v <sub>CC</sub>	Range	Count	
256 Bits	500KHz	5mA	3.5mA	5V ± 10%	0 to + 70°C	8
256 Bits	500KHz	5mA	4.0mA	$5V \pm 10\%$	-40 to + 85°C	8
256 Bits	500KHz	5mA	3.5mA	$5V \pm 10\%$	0 to + 70°C	8
256 Bits	500KHz	5mA	4.0mA	5V ± 10%	-40 to + 85°C	8
256 Bits	500KHz	. 5mA	4.5mA	5V ± 10%	-40 to +125°C	8
	256 Bits 256 Bits 256 Bits	256 Bits 500KHz 256 Bits 500KHz 256 Bits 500KHz 256 Bits 500KHz	Org.         Frequency         Act           256 Bits         500KHz         5mA           256 Bits         500KHz         5mA           256 Bits         500KHz         5mA           256 Bits         500KHz         5mA	Org.         Frequency         Act         St.by           256 Bits         500KHz         5mA         3.5mA           256 Bits         500KHz         5mA         4.0mA           256 Bits         500KHz         5mA         3.5mA           256 Bits         500KHz         5mA         4.0mA	Org.         Frequency         Act         St.by         V <sub>CC</sub> 256 Bits         500KHz         5mA         3.5mA         5V±10%           256 Bits         500KHz         5mA         4.0mA         5V±10%           256 Bits         500KHz         5mA         3.5mA         5V±10%           256 Bits         500KHz         5mA         4.0mA         5V±10%	Org.         Frequency         Act         St.by         V <sub>CC</sub> Range           256 Bits         500KHz         5mA         3.5mA         5V±10%         0 to + 70°C           256 Bits         500KHz         5mA         4.0mA         5V±10%         -40 to + 85°C           256 Bits         500KHz         5mA         3.5mA         5V±10%         - 40 to + 85°C           256 Bits         500KHz         5mA         4.0mA         5V±10%         - 40 to + 85°C

<sup>\*\*</sup> For Memory Datasheets consult our Memory Databook

## \*\* CMOS EEPROM

Dank Normalian	0		Icc	Max	١.,	Temperature	Pin
Part Number	Org.	Frequency	Act	St.by	V <sub>CC</sub>	Range	Count
ST93C06AB1	256 Bits	1MHz	3mA	50μΑ	5V ± 10%	0 to + 70°C	8
ST93C06AB3	256 Bits	1MHz	5mA	100μΑ	5V ± 10%	-40 to +125°C	8
ST93C06AM1	256 Bits	1MHz	3mA	50μA	5V ± 10%	0 to + 70°C	8
ST93C06AM6	256 Bits	1MHz	5mA	100μΑ	$5V \pm 10\%$	-40 to + 85°C	8
ST93C06AM3	256 Bits	1MHz	5mA	100μA	5V ± 10%	-40 to +125°C	8
ST93C46AB1	1K Bits	1MHz	3mA	50μΑ	5V ± 10%	0 to + 70°C	8
ST93C46AB3	1K Bits	1MHz	5mA	100μΑ	5V ± 10%	-40 to +125°C	8
ST93C46AM1	1K Bits	1MHz	3mA	50μΑ	5V ± 10%	0 to + 70°C	8
ST93C46AM6	1K Bits	1MHz	5mA	100μΑ	5V ± 10%	-40 to + 85°C	8
ST93C46AM3	1K Bits	1MHz	5mA	100μΑ	5V ± 10%	-40 to +125°C	8
ST93CS56B1	2K Bits	1MHz	3mA	50μΑ	5V ± 10%	0 to + 70°C	8
ST93CS56B3	2K Bits	1MHz	5mA	100μΑ	5V ± 10%	-40 to +125°C	8
ST93CS56M1	2K Bits	1MHz	3mA	50μΑ	5V ± 10%	0 to + 70°C	8
ST93CS56M6	2K Bits	1MHz	5mA	100μΑ	5V ± 10%	-40 to + 85°C	8
ST93CS56M3	2K Bits	1MHz	5mA	100μΑ	5V ± 10%	-40 to +125°C	8
ST93CS57B1	2K Bits	500KHz	3mA	50μΑ	2.5 to 5.5V	0 to + 70°C	8
ST93CS57B3	2K Bits	500KHz	5mA	100μΑ	2.5 to 5.5V	-40 to +125°C	8
ST93CS57M1	2K Bits	500KHz	3mA	50μA	2.5 to 5.5V	0 to + 70°C	8
ST93CS57M6	2K Bits	500KHz	5mA	100μΑ	2.5 to 5.5V	-40 to + 85°C	8
ST93CS57M3	2K Bits	500KHz	5mA	100μΑ	2.5 to 5.5V	-40 to +125°C	8
ST24C02CP	2K Bits	100KHz	3mA	100μΑ	5V ± 10%	0 to +70°C	8
ST24C02YVP	2K Bits	100KHz	5mA	100μA	5V ± 10%	-40 to +85°C	8
ST24C04B1	4K Bits	100KHz	3mA	50μΑ	5V ± 10%	0 to + 70°C	8
ST24C04B3	4K Bits	100KHz	5mA	100μA	5V ± 10%	-40 to +125°C	8
ST24C04M1	4K Bits	100KHz	3mA	50μA	5V ± 10%	0 to + 70°C	8
ST24C04M6	4K Bits	100KHz	5mA	100μΑ	5V ± 10%	-40 to + 85°C	8
ST24C04M3	4K Bits	100KHz	5mA	100μΑ	5V ± 10%	-40 to +125°C	8
ST24C16B1	16K Bits	100KHz	4mA	50μΑ	5V ± 10%	0 to + 70°C	8
ST24C16B3	16K Bits	100KHz	6mA	100μΑ	5V ± 10%	-40 to +125°C	8

<sup>\*\*</sup> For Memory Datasheets consult our Memory Databook



#### \*\* SRAM

Don't Normalian	0	Access	Cycle	lcc	Max	Temperature	Pin	
Part Number	Org.	Time	Time	Act	St.by	Range	Count	
MK6116N-15 MK6116N-20 MK6116N-25	2K×8 2K×8 2K×8	150ns 200ns 250ns	150mA 200ns 250ns	70mA 70mA 70mA	3mA 3mA 3mA	0°C to 70°C 0°C to 70°C 0°C to 70°C	24 24 24	

<sup>\*\*</sup> For Memory Datasheets consult our Memory Databook

#### \*\* ZEROPOWER

Don't Normalian	0	Access	Icc	I <sub>CC</sub> Max		Temperature	Pin
Part Number	Org.	Time	Act	St.by	V <sub>CC</sub>	Range	Count
MKI48Z12B12	2K×8	120ns	80mA	3mA	5V ± 10%	-40 to +85°C	24
MKI48Z12B15	2K×8	150ns	80mA	3mA	5V ± 10%	-40 to +85°C	24
MKI48Z12B20	2K×8	200ns	80mA	3mA	5V ± 10%	-40 to +85°C	24
MKI48Z12B25	2K×8	250ns	80mA	3mA	5V ± 10%	-40 to +85°C	24
MKI48Z12BU12	2K×8	120ns	80mA	3mA	5V ± 10%	-40 to +85°C	24
MKI48Z12BU15	2K×8	150ns	80mA	3mA	5V ± 10%	-40 to +85°C	24
MKI48Z12BU20	2K×8	200ns	80mA	3mA	5V ± 10%	-40 to +85°C	24
MKI48Z12BU25	2K×8	250ns	80mA	3mA	5V ± 10%	-40 to +85°C	24

<sup>\*\*</sup> For Memory Datasheets consult our Memory Databook


# **DATASHEETS**





#### HIGH VOLTAGE POWER DARLINGTON


- HIGH VOLTAGE POWER DARLINGTON
- AUTOMOTIVE IGNITION APPLICATIONS
- HIGH CURRENT



#### DESCRIPTION

The BU920/921/922, BU920P/921P/922P, BU920-PFI/BU921PFI/BU922PFI and BU920T/921T/922T are silicon multiepitaxial planar NPN transistors in monolithic darlington configuration mounted respectively in Jedec TO-3 metal case, SOT-93 plastic package, ISOWATT218 fully isolated package and TO-220 plastic package.

They are particularly intended for automative ignition applications and inverter circuits for motor control.



#### **ABSOLUTE MAXIMUM RATINGS**

	Parameter			Value		
Symbol	TO-3 SOT-93 ISOWATT218 TO-220	BU BU9	J920 920P 20PFI 920T	BU921 BU921P BU921PFI BU921T	BU922 BU922P BU922PFI BU922T	Unit
V <sub>CES</sub>	Collector-emitter Voltage (V <sub>BE</sub> = 0)		100	450	500	V
V <sub>CEO</sub>	Collector-emitter Voltage (I <sub>B</sub> = 0)	3	350	400	450	V
V <sub>EBO</sub>	Emitter-base Voltage (I <sub>C</sub> = 0)	5				V
Ic	Collector Current		10			
I <sub>CM</sub>	Collector Peak Current			15		Α
IB	Base Current			5		Α
		TO-3	SOT-93	ISOWATT218	TO-220	
P <sub>tot</sub>	Total Dissipation at T <sub>c</sub> ≤ 25 °C	120	105	55	105	W
T <sub>stg</sub>	Storage Temperature - 65 to	175	150	150	150	°C
T <sub>J</sub>	Max. Operating Junction Temperature	175	150	150	150	°C

October 1988 1/5

#### THERMAL DATA


			TO-3	SOT-93	ISOWATT218	TO-220	
R <sub>th J-case</sub>	Thermal Resistance Junction-case	Max	1.25	1.2	2.27•	1.2	°C/W

#### **ELECTRICAL CHARACTERISTICS** (T<sub>case</sub> = 25 ℃ unless otherwise specified)


Symbol	Parameter	Test Cor	nditions	Min.	Тур.	Max.	Unit
I <sub>CES</sub>	Collector Cutoff Current (V <sub>BE</sub> = 0)	VCE = 400 V VCE = 450 V VCE = 500 V VCE = 400 V VCE = 450 V VCE = 500 V T <sub>C</sub> = 150 °C	for 920 Types for 921 Types for 922 Types for 920 Types for 921 Types for 922 Types			250 250 250 0.5 0.5	μΑ μΑ μΑ mA mA
I <sub>CEO</sub>	Collector Cutoff Current (I <sub>B</sub> = 0)	V <sub>CE</sub> = 350 V V <sub>CE</sub> = 400 V V <sub>CE</sub> = 450 V	for 920 Types for 921 Types for 922 Types			250 250 250	μΑ μΑ μΑ
I <sub>EBO</sub>	Emitter Cutoff Current (I <sub>C</sub> = 0)	V <sub>EB</sub> = 5 V				50	mA
V <sub>CEO(sus)</sub> *	Collector-emitter Sustaining Voltage	I <sub>C</sub> = 100 mA	for 920 Types for 921 Types for 922 Types	350 400 450			V V V
V <sub>CE(sat)</sub> *	Collector-emitter Saturation Voltage	I <sub>C</sub> = 5 A I <sub>C</sub> = 7 A	I <sub>B</sub> = 50 mA I <sub>B</sub> = 140 mA			1.8 1.8	V V
V <sub>BE(sat)</sub> *	Base-emitter Saturation Voltage	I <sub>C</sub> = 5 A I <sub>C</sub> = 7 A	$I_B = 50 \text{ mA}$ $I_B = 140 \text{ mA}$			2.2 2.5	V V
V <sub>F</sub>	Diode Forward Voltage	I <sub>F</sub> = 7 A				2.5	٧
	Functional Test (see test circuit Fig.2 and 3)	for <b>920 Types</b> V <sub>CE</sub> = 350 V for <b>921 and 922</b>		7			A
	e duration = 300 us, duty cycle = 1.5 %	V <sub>CE</sub> = 400 V	L = 7 mH	7			Α

<sup>\*</sup> Pulsed : pulse duration = 300  $\mu$ s, duty cycle = 1 5 %.


#### Safe Operating Areas.




#### Safe Operating Areas.




#### DC Current Gain.




#### Collector-emitter Saturation Voltage.




#### Collector-emitter Saturation Voltage.




#### Colltector-emitter Saturation Voltage.



#### Base-emitter Saturation Voltage.



#### Base-emitter Saturation Voltage.



Saturated Switching Characteristics.





Figure 1 : Clamped E<sub>s/o</sub> Test Circuit.



Clamped Reverse Bias Safe Operating Areas.




Figure 2: Functional Test Circuit.





Figure 3: Functional Test Waveforms.



#### ISOWATT 218 PACKAGE CHARACTE-RISTICS AND APPLICATION

ISOWATT218 is fully isolated to 4000 V dc. Its thermal impedance, given in the data sheet, is optimized to give efficient thermal conduction together with excellent electrical isolation.

The structure of the case ensures optimum distances between the pins and heatsink. These distances are in agreement with VDE and UL creepage and clearance standards. The ISOWATT218 package eliminates the need for external isolation so reducing fixing hardware.

The package is supplied with leads longer than the standard TO-218 to allow easy mounting on pcbs. Accurate moulding techniques used in manufacture assures consistent heat spreader-to-heatsink capacitance.

ISOWATT218 thermal performance is better than that of the standard part, mounted with a 0.1 mm mica washer. The thermally conductive plastic has a higher breakdown rating and is less fragile than mica or plastic sheets. Power derating for ISOWATT218 packages is determined by:

$$P_{D} = \frac{T_{J} - T_{c}}{R_{th}}$$

# THERMAL IMPEDANCE OF ISOWATT 218 PACKAGE

Fig. 4 illustrates the elements contributing to the thermal resistance of transistor heatsink assembly, using ISOWATT218 package.

The total thermal resistance  $R_{th(tot)}$  is the sum of each of these elements.

The transient thermal impedance,  $Z_{th}$  for different pulse durations can be estimated as follows:

1 - for a short duration power pulse less than 1 ms;


2 - for an intermediate power pulse of 5 ms to 50 ms:

$$Z_{th} = R_{th,J-C}$$

3 - for long power pulses of the order of 500 ms or greater :

 $Z_{th} = R_{thJ\text{-}C} + R_{thC\text{-}HS} + R_{thHS\text{-}amb}$  It is often possible to discern these areas on transient thermal impedance curves.

Figure 4.







# BU921ZP/ZPFI BU921ZT/ZTFI


#### NPN POWER DARLINGTON

#### ADVANCE DATA

- HIGH RUGGEDNESS
- INTEGRATED HIGH VOLTAGE ZENER


#### **AUTOMOTIVE MARKET**

 APPLICATION IN HIGH PERFORMANCE ELECTRONIC CAR IGNITION



#### DESCRIPTION

The BU921ZP, BU921ZT, BU921ZPFI and BU921ZTFI are silicon multiepitaxial biplanar NPN transistors in monolithic darlington configuration mounted respectively in SOT-93, TO-220 plastic packages and ISOWATT218, ISOWATT220 fully isolated packages.



#### **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Value		Unit		
V <sub>CBO</sub>	Collector-base Voltage (I <sub>E</sub> = 0)		350		V	
V <sub>CER</sub>	Collector-emitter Voltage ( $R_{BE} = 100 \Omega$ )		35	50		٧
V <sub>CES</sub>	Collector-emitter Voltage (V <sub>BE</sub> = 0)		38	50		٧
V <sub>CEO</sub>	Collector-emitter Voltage (I <sub>B</sub> = 0)	350			٧	
V <sub>EBO</sub>	Emitter-base Voltage (I <sub>C</sub> = 0)	5			٧	
Ic	Collector Current	16			Α	
I <sub>B</sub>	Base Current		5			
		SOT-93 ISOWATT218 TO-220 ISOWATT220				
P <sub>tot</sub>	Total Dissipation at T <sub>c</sub> < 25 °C	125 60 100 40			W	
T <sub>stg</sub>	Storage Temperature	- 40 to 150				°C
T <sub>J</sub>	Max. Operating Junction Temperature		15	0		℃

October 1988 1/2

#### THERMAL DATA

,			SOT-93	ISOWATT218	TO-220	ISOWATT220	
R <sub>th J-case</sub>	Thermal Resistance Junction-case	Max	1	2.08	1.25	3.12	°C/W

## 

Symbol	Parameter	Test (	Conditions	Min.	Typ.	Max.	Unit
I <sub>CEO</sub>	Collector Cut-off Current (I <sub>B</sub> = 0)	V <sub>CE</sub> = 350 V				250	μА
I <sub>EBO</sub>	Emitter Cut-off Current (I <sub>C</sub> = 0)	V <sub>BE</sub> = -5 V				50	mA
V <sub>CL</sub>	Clamping Voltage	either and same	$I_B = 0 \text{ or } V_{BE} = 0$ $I_C = 100 \text{ mA}$ $T_J = 125 \text{ °C}$	350 350		500 500	V V
V <sub>CE(sat)</sub> *	Collector-emitter Saturation Voltage	I <sub>C</sub> = 5 A I <sub>C</sub> = 6 A I <sub>C</sub> = 8 A T <sub>J</sub> = 125 °C I <sub>C</sub> = 5 A I <sub>C</sub> = 6 A I <sub>C</sub> = 8 A	$I_B = 75 \text{ mA}$ $I_B = 120 \text{ mA}$ $I_B = 50 \text{ mA}$ $I_B = 75 \text{ mA}$		1.03 1.08 1.17 0.98 1.04 1.17	1.4 1.5 1.6	>
V <sub>BE(sat)</sub> *	Base-emitter Saturation Voltage	I <sub>C</sub> = 6 A I <sub>C</sub> = 8 A	I <sub>B</sub> = 75 mA I <sub>B</sub> = 120 mA			2.2 2.3	V V
h <sub>FE</sub>	DC Current Gain	I <sub>C</sub> = 5 A	V <sub>CE</sub> = 10 V	300			
V <sub>F</sub> *	Diode Forward Voltage	I <sub>F</sub> = 10 A				2.5	<b>V</b>
	USE TEST	V <sub>CC</sub> = 24 V	L = 8 mH	8			Α


<sup>\*</sup> Pulsed : pulsed duration = 300  $\mu s$ , duty cycle = 1 5 %



# BU931R/RP/RPFI BU932R/RP/RPFI


#### NPN POWER DARLINGTON

- AUTOMOTIVE MARKET
- HIGH PERFORMANCE ELECTRONIC IGNITION DARLINGTON
- HIGH RUGGEDNESS



#### DESCRIPTION

These devices are multiepitaxial biplanar NPN transistors in monolithic darlington configuration mounted in TO-3, SOT-93 and ISOWATT218 packages. They are specially intended for automotive ignition applications and invertes circuits for mor controls. Controlled performances in the linear region make them particularly suitable for car ignitions where current limiting is achieved desaturing the darlington.



#### **ABSOLUTE MAXIMUM RATINGS**

	Parameter		Value		
Symbol	TO-3 SOT-93 ISOWATT218	BU931RI BU931RI BU931RP	·   1	BU932R BU932RP U932RPFI	Unit
V <sub>CES</sub>	Collector-emitter Voltage (V <sub>BE</sub> = 0)	450		500	٧
V <sub>CEO</sub>	Collector-emitter Voltage (I <sub>BE</sub> = 0)	400 450		٧	
V <sub>EBO</sub>	Emitter-base Voltage (I <sub>C</sub> = 0)	5			<b>V</b>
Ic	Collector Current	15			Α
I <sub>CM</sub>	Collector Peak Current (t <sub>p</sub> ≤10 ms)	llector Peak Current (tp≤10 ms) 30			Α
I <sub>B</sub>	Base Current	1			Α
I <sub>BM</sub>	Base Peak Current (t <sub>p</sub> ≤ 10 ms)	5			Α
		TO-3 SOT-93 ISOWAT		ISOWATT218	
P <sub>tot</sub>	Total Dissipation at T <sub>C</sub> ≤ 25°C	175	125	60	W
T <sub>stg</sub>	Storage Temperature	-40 to 200	-40 to 150	-40 to 150	°C
TJ	Max. Operating Junction Temperature	200	150	150	°C

October 1988 1/5

#### BU931R/RP/RPFI-BU932R/RP/RPFI

#### THERMAL DATA

			TO-3	SOT-93	ISOWATT218	
R <sub>th J-case</sub>	Thermal Resistance Junction-case	Max	1	1	2.08•	°C/W

#### **ELECTRICAL CHARACTERISTICS** ( $T_{case} = 25 \text{ }^{\circ}\text{C}$ unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
I <sub>CES</sub>	Collector Cutoff Current (V <sub>BE</sub> = 0)	$\begin{array}{llllllllllllllllllllllllllllllllllll$			1 5 1 5	mA mA mA
I <sub>CEO</sub>	Collector Cutoff Current (I <sub>B</sub> = 0)	for BU931R/BU931RP/BU931RPFI $V_{CE} = 400 \text{ V}$ for BU932R/BU932RP/BU932RPFI $V_{CE} = 450 \text{ V}$			1	mA mA
I <sub>EBO</sub>	Emitter Cutoff Current (I <sub>C</sub> = 0)	V <sub>EB</sub> = 5 ½			50	mA
V <sub>CEO(sus)</sub> *	Collector-emitter Sustaining Voltage	I <sub>C</sub> = 100 mA for BU931R/BU931RP/BU931RPFI for BU932R/BU932RP/BU932RPFI	400 450			V
V <sub>CE(sat)</sub> *	Collector-emitter Saturation Voltage	$\begin{array}{llllllllllllllllllllllllllllllllllll$		1.05 1.09 1.13	1.6 1.8 1.8	V V V
V <sub>BE(sat)</sub> *	Base-emitter Saturation Voltage	$ \begin{array}{llllllllllllllllllllllllllllllllllll$		1.75 1.92 1.77	2.2 2.5 2.2	V V
h <sub>FE</sub> *	DC Current Gain	I <sub>C</sub> = 5 A V <sub>CE</sub> = 10 V	300			
V <sub>F</sub> *	Diode Forward Voltage	I <sub>F</sub> = 10 A		1.43	2.8	٧
	USE TEST (see fig. 2)	V <sub>CC</sub> = 24 V V <sub>clamp</sub> = 400 V L = 7 mH	8			Α


#### INDUCTIVE LOAD

Symbol	Parameter	Test	Test Conditions			Max.	Unit
	(see fig. 3)	V <sub>CC</sub> = 12 V L = 7 mH	V <sub>clamp</sub> = 300 V				
t <sub>s</sub> t <sub>f</sub>	Storage Time Fall Time	$I_C = 7 A$ $V_{BE} = 0$	$I_B = 70 \text{ mA}$ $R_{BE} = 47 \Omega$		15 0.5		μs μs


<sup>\*</sup> Pulsed : pulse duration = 300  $\mu$ s, duty cycle = 1.5 %




#### Safe Operating Areas.




#### DC Current Gain.




#### Collector-emitter Saturation Voltage.




#### Safe Operating Areas.




#### DC Current Gain.



#### Collector-emitter Saturation Voltage.



Base-emitter Saturation Voltage.



Saturated Switching Characteristics (inductive load) (see fig. 3).






Figure 1: Functional Test Circuit.



Clamped Reverse Bias Safe Operating Areas (see fig. 4).



Switching Times Percentage Variation vs.  $T_{\text{case}}$  Inductive Load.




Figure 2: Functional Test Waveforms.





Figure 3: Switching Times Test Circuit.



ISOWATT 218 PACKAGE CHARACTE-RISTICS AND APPLICATION

ISOWATT218 is fully isolated to 4000 V dc. Its thermal impedance, given in the data sheet, is optimised to give efficient thermal conduction together with excellent electrical isolation.


The structure of the case ensures optimum distances between the pins and heatsink. These distances are in agreement with VDE and UL creepage and clearance standards. The ISOWATT218 package eliminates the need for external isolation so reducing fixing hardware.

The package is supplied with leads longer than the standard TO-218 to allow easy mounting on pcbs. Accurate moulding techniques used in manufacture assures consistent heat spreader-to-heatsink capacitance.

ISOWATT218 thermal performance is better than that of the standard part, mounted with a 0.1 mm mica washer. The thermally conductive plastic has a higher breakdown rating and is less fragile than mica or plastic sheets. Power derating for ISOWATT218 packages is determined by:

$$P_D = \frac{T_J - T_c}{R_{th}}$$

Figure 4: Clamped Es/b Test Circuit.



# THERMAL IMPEDANCE OF ISOWATT 218 PACKAGE

Fig. 5 illustrates the elements contributing to the thermal resistance of transistor heatsink assembly, using ISOWATT218 package.

The total thermal resistance  $R_{th(tot)}$  is the sum of each of these elements.

The transient thermal impedance,  $Z_{th}$  for different pulse durations can be estimated as follows :

1. for a short duration power pulse less than 1 ms;

$$Z_{th} < R_{th,J-C}$$

2. for an intermediate power pulse of 5 ms to 50 ms;

$$Z_{th} = R_{thJ-C}$$

3. for long power pulses of the order of 500 ms or greater:

It is often possible to discern these areas on transient thermal impedance curves.

### Figure 5








## BU931Z/ZP/ZPFI

## NPN POWER DARLINGTON

- 'HIGH RUGGEDNESS
- INTEGRATED HIGH VOLTAGE ZENER


### **AUTOMOTIVE MARKET**

■ APPLICATION IN HIGH PERFORMANCE ELECTRONIC CAR IGNITION



### DESCRIPTION

The BU931Z, BU931ZP and BU931ZPFI are silicon multiepitaxial biplanar NPN transistors in monolithic darlington configuration mounted respectively in TO-3 metal case, SOT-93 plastic package and ISO-WATT218 fully isolated package.



### **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Value		Unit	
V <sub>CBO</sub>	Collector-base Voltage (I <sub>E</sub> = 0)		350		
V <sub>CER</sub>	Collector-emitter Voltage ( $R_{BE} = 100 \Omega$ )		350		V
V <sub>CES</sub>	Collector-emitter Voltage (V <sub>BE</sub> = 0)		350		V
V <sub>CEO</sub>	Collector-emitter Voltage (I <sub>B</sub> = 0)		350		٧
V <sub>EBO</sub>	Emitter-base Voltage (I <sub>C</sub> = 0)		5		
Ic	Collector Current		20		
IB	Base Current		5		Α
		TO-3	SOT-93	ISOWATT218	
P <sub>tot</sub>	Total Dissipation at T <sub>c</sub> ≤ 25 °C	175	125	60	W
T <sub>stg</sub>	Storage Temperature	- 40 to 200	- 40 to 150	- 40 to 150	°C
T <sub>J</sub>	Max. Operating Junction Temperature	200	150	150	°C

October 1988 1/4

### THERMAL DATA


			TO-3	SOT-93	ISOWATT218	
R <sub>th J-case</sub>	Thermal Resistance Junction-case	Max	1	1	2.08•	°C/W

## **ELECTRICAL CHARACTERISTICS** ( $T_{case} = 25 \text{ }^{\circ}\text{C}$ unless otherwise specified)


Symbol	Parameter	Test C	onditions	Min.	Тур.	Max.	Unit
I <sub>CL</sub>	Clamping Current	V <sub>CE</sub> = 350 either or	I <sub>B</sub> = 0 V <sub>BE</sub> = 0			250 250	μ <b>Α</b> μ <b>Α</b>
I <sub>CE(off)</sub>	Collector-emitter off State Current (I <sub>B</sub> = 0)	V <sub>CC</sub> = 16 V V <sub>BE</sub> = 300 m\				0.5	mA
I <sub>EBO</sub>	Emitter Cutoff Current (I <sub>C</sub> = 0)	V <sub>EB</sub> = 5 V				50	mA
V <sub>CL</sub>	Clamping Voltage	either and same	$I_B = 0 \text{ or } V_{BE} = 0$ $I_C = 100 \text{ mA}$ $T_J = 125 \text{ °C}$	350 350		500 500	V V
V <sub>CE(sat)</sub> *	Collector-emitter Saturation Voltage	I <sub>C</sub> = 7 A I <sub>C</sub> = 8 A I <sub>C</sub> = 10 A	I <sub>B</sub> = 70 mA I <sub>B</sub> = 100 mA I <sub>B</sub> = 150 mA		1.25 1.45 1.65	1.6 1.8 2	V V
		$T_j = 125 ^{\circ}\text{C}$ $I_C = 7 ^{\circ}\text{A}$ $I_C = 8 ^{\circ}\text{A}$ $I_C = 10 ^{\circ}\text{A}$	I <sub>B</sub> = 100 mA		1.6 1.8 2		V V V
V <sub>BE(sat)</sub> *	Base-emitter Saturation Voltage	I <sub>C</sub> = 8 A I <sub>C</sub> = 10 A	$I_B = 100 \text{ mA}$ $I_B = 250 \text{ mA}$			2.2 2.5	V V
V <sub>BE(on)</sub> *	Base-emitter Voltage	$I_{C} = 5 \text{ A}$ $T_{J} = -40 \text{ °C}$ $T_{J} = 125 \text{ °C}$ $I_{C} = 10 \text{ A}$	V <sub>CE</sub> = 2 V V <sub>CE</sub> = 2 V	1.1	1.67 2	2.1	V V V
		$T_{j} = -40 ^{\circ}\text{C}$ $T_{j} = 125 ^{\circ}\text{C}$		1.4		2.4	V V
V <sub>F</sub> *	Diode Forward Voltage	I <sub>F</sub> = 10 A				2.5	V
E <sub>s/b</sub>	Second Breakdown Energy Unclamped	L = 10 mH	I <sub>C</sub> = 10 A		500		mJ
l <sub>s/b</sub>	Second Breakdown Collector Current	V <sub>CE</sub> = 30 t = 500 ms t = 250 ms t = 250 ms	for BU931Z for BU931ZP for BU931ZPFI	6 4 1.7			A A A
	USE TEST (see fig. 2)	V <sub>CC</sub> = 24 V	L = 7  mH	8			Α

<sup>\*</sup> Pulsed : pulse duration = 300 μs, duty cycle = 1.5 %.


### Safe Operating Areas.




### Collector-emitter Saturation Voltage.




### Base-emitter Saturation Voltage.




### DC Current Gain.



### Collector-emitter Saturation Voltage.



## Base-emitter Saturation Voltage.



Collector-emitter Saturation Voltage.




Figure 1 : Functional Test Circuit.





Figure 2: Functional Test Waveforms.



### ISOWATT 218 PACKAGE CHARACTE-RISTICS AND APPLICATION

ISOWATT218 is fully isolated to 4000 V dc. Its thermal impedance, given in the data sheet, is optimized to give efficient thermal conduction together with excellent electrical isolation.

The structure of the case ensures optimum distances between the pins and heatsink. These distances are in agreement with VDE and UL creepage and clearance standards. The ISOWATT218 package eliminates the need for external isolation so reducing fixing hardware.

The package is supplied with leads longer than the standard TO-218 to allow easy mounting on pcbs. Accurate moulding techniques used in manufacture assures consistent heat spreader-to-heatsink capacitance

ISOWATT218 thermal performance is better than that of the standard part, mounted with a 0.1 mm mica washer. The thermally conductive plastic has a higher breakdown rating and is less fragile than mica or plastic sheets. Power derating for ISOWATT218 packages is determined by:

$$P_{D} = \frac{T_{j} - T_{c}}{R_{th}}$$

# THERMAL IMPEDANCE OF ISOWATT 218 PACKAGE

Fig. 3 illustrates the elements contributing to the thermal resistance of transistor heatsink assembly, using ISOWATT218 package.

The total thermal resistance  $R_{\text{th(tot)}}$  is the sum of each of these elements.

The transient thermal impedance,  $Z_{th}$  for different pulse durations can be estimated as follows :

1. for a short duration power pulse less than 1 ms;

2. for an intermediate power pulse of 5 ms to 50 ms:

$$Z_{th} = R_{thJ-C}$$

for long power pulses of the order of 500 ms or greater :

$$Z_{th} = R_{thJ-C} + R_{thC-HS} + R_{thHS-amb}$$

It is often possible to discern these areas on transient thermal impedance curves.

Figure 3.




## HALL-EFFECT PICKUP IGNITION CONTROLLER

- DIRECT DRIVING OF THE EXTERNAL POWER DARLINGTON
- COIL CURRENT CHARGING ANGLE (DWELL) CONTROL
- COIL CURRENT PEAK VALUE LIMITATION
- CONTINUOUS COIL CURRENT PROTECTION
- CONDUCTION AND DESATURATION TIME OUTPUT SIGNALS
- PERMANENT CONDUCTION PROTECTION RESET OUTPUT SIGNAL
- OVERVOLTAGE PROTECTION FOR EXTER-NAL DARLINGTON
- LOAD DUMP PROTECTION

### DESCRIPTION


The L482 is an integrated circuit designed for use with an NPN darlington in breakerless ignition systems with hall-effect pickup sensors and high energy ignition coils.

It controls the energy stored in the ignition coil and the desaturation time of the external darlington to limit the power dissipation.



The L482 is also particularly suitable for use as ignition control and driving stage in more sophisticated car electronic systems which employ microprocessor circuits.


### PIN CONNECTIONS (top views)



### **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Value	Unit
V <sub>R</sub>	Reverse Battery Voltage	- 14	V
V <sub>D</sub>	Dump Voltage ( $t_n = 5ms$ , $\tau_f = 100ms$ )	100	V
P <sub>tot</sub>	Power Dissipation at T = 90°C S016 DIP	1.2 0.65	W W
T <sub>J</sub> , T <sub>stg</sub>	Junction and Storage Temperature	- 55 to 150	°C

### **BLOCK DIAGRAM**



### **THERMAL DATA (DIP-16)**

R <sub>th J-amb</sub> Thermal Resistance Junction-ambient	Max	90	°C/W
---	-----	----	------

### THERMAL DATA (SO-16J)

Rth J-alumina*	Thermal Resistance Junction-alumina	Max	50	°C/W

<sup>(\*)</sup> Thermal resistance junction-aluminia with the device soldered on the middle of an aluminia supporting substrate measuring 15 x 20mm; 0.65mm thickness with infinite heatsink.

## PIN FUNCTIONS (refer to fig. 3 for DIP-16 package)

N°	Name	Function
1	CONDUCTION TIME SIGNAL	A low level on this output signal indicates when the external darlington is in the ON condition i.e. when the current flows through the coil ( $t_{\text{on}}$ in fig. 1).
2	HALL-EFFECT INPUT	Hall-effect Pickup Input. A high level on this pin enables the current driving into te coil. The effective coil charge will be a function of the dwell control logic. A High to Low transition from the Hall-effect pickup is the signal for ignition actuation. The input signal, supplied by the open collector output stage of the Hall-effect sensor, has a duty cycle typically about 70%.
3	DWELL CONTROL	The average voltage on the capacitor $C_2$ connected between this pin and ground depends on the motor speed and the voltage supply. The comparison between $V_{C2}$ and $V_{C5}$ voltages determines the timing for the dwell control. The recommended value is 100nF using a $100 \mathrm{K}\Omega$ resistor at pin 7. For the optimized operation of the device, $C_2$ = $C_5$ .
4	DWELL CONTROL TIMER	The capacitor $C_5$ connected between this pin and ground is charged when the Hall-effect output is high and is discharged at the High to Low transition of the Hall-effect signal. The recommended value is 100nF using a 100K $\Omega$ resistor at pin 7.
5	HALL SENSOR SUPPLY	This pin can be used to project the Hall-effect pickup against the voltage transients. The resistor ${\sf R}_{\sf a}$ limits the currrent into the internal zener.
6	DESATURATION TIME SIGNAL	Open Collector Output Signal. This output is high when the external darlington is in desaturatioon condition (current limitation), see $t_{\rm d}$ pulse in fig. 1.
7	REFERENCE VOLTAGE	A resistor $R_{11}$ connected between this pin and ground sets the internacurrent used to drive the external capacitors of the dwell control ( $C_2$ and $C_5$ ) and permanent conduction protection ( $C_1$ ). The recommende value is $100 \text{K}\Omega$ .
8	PERMANENT CONDUCT. PROTECTION TIMER	A capacitor $C_1$ connected between this pin and ground determines the intervention delay of the permanent conduction protection, $t_{pc}$ of the figure 2. With a $1\mu F$ capacitor and $100K\Omega$ resistor $R_{11}$ at pin 7 the typical delay is 1s.
9	PERMANENT CONDUCT. RESET OUTPUT (no available in Micropackage) (*)	A low pulse on this output detects the intervention of the permanent conduction protection, as shown in figure 2. Typically the duration of the time $t_{\rm r}$ is more than 100 $\mu s$ .
10	CURRENT SENSING INPUT (*)	Connection for coil current limitation. The current is measured on the sensing resistor $R_s$ and divided on $R_1/R_2$ resistors. The current limitation value is given by : $I_{SENS} = \textbf{Vsens} \ \frac{R_1 + R_2}{R_s \bullet R_2}$
11	DUMP PROTECTION (*)	The device is protected against the load dump. In load dump condition an internal circuit, based on a zener diode and a darlinton transistor, switches off the external darlington and short circuits the supply. By means of the external divider R8/R9 the protection threshold can be changed and is given as first approximation by : $V_{Dth} = 8.5 \bullet \frac{R_8 + R_9}{R_9} + 5 \bullet 10^{-4} \bullet R_8$
12	POWER SUPPLY (*)	(the resistor R8 value must be higher than $4K\Omega$ ).  Supply Voltage Input. A 7V (typ) zener is present at the input. The external resistor R <sub>7</sub> limits the current through the Zener for high supply voltages.

### PIN FUNCTIONS (continued)

N°	Name	Function
13	GROUND	This pin must be connected to ground.
14	DRIVER COLLECTOR	The collector current of the internal driver which drives the external darlington is supplied through this pin. The external resistor $R_{10}$ limits the dissipation in the I.C. The value of the resistor is a function of the darlington used and of the limiting current in the coil.
15	OVERVOLTAGE LIMITATION	The darlington is protected against overvoltage by means of an internal zener available at this pin. The external divider $R_5/R_6$ defines the limitation value, given as first approximation by : $V_{\text{ovp}} = (\frac{30}{R_5} + 5 \cdot 10^{-3}) \cdot R_6 + 30$
16	DRIVING STAGE OUTPUT	Current driver for the external darlington. To ensure stability and precision of $T_{desat}$ $C_3$ and $R_3$ must be used. Recommended value for $R_3$ is $2K\Omega$ in order not to change the open loop gain of the system. $R_C$ may be added to $C_3$ to obtain greater flexibility in various application situations. $C_3$ and $R_C$ values ranges are 1 to 100nF and 5 to $30K\Omega$ depending on the external darlington type.

<sup>(\*)</sup> These pins refer only to the DIP package type.

For the SO 16 version the permanent conduction reset output signal is not available and the pin 9 becomes the current sensing input Pin 10 replaces the pin 11 function, pin 11 becomes the power supply input and pin 12 is used as the signal ground.

**ELECTRICAL CHARACTERISTICS** ( $V_S = 14~V, -40^{\circ}C \le T_j \le 125^{\circ}C$  referred to application circuit of figure 3 regarding DIP-16 package version)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
Vs	Operating Supply Voltage		6		28	٧
Is	Supply Current	V <sub>12</sub> = 4.5V			25	mA
Vz	Zener Voltage (pin 12)	I <sub>Z</sub> = 80mA	6.5		8.8	٧
Vı	Sensor Input (pin 2) LOW Voltage HIGH		2.5		0.5	V
l <sub>l</sub>	Sensor Input Current (pin 2)	V <sub>I</sub> = LOW V <sub>S</sub> = 6 to 16V	-12		-1	mA
$V_{Hz}$	Hall-cell Supply Zener Voltage (pin 5)	I <sub>Hz</sub> = 10mA	19	22	25	٧
I <sub>HZ</sub>	Hall-cell Supply Zener Current (pin 5)	t = 10ms T <sub>AMB</sub> = 25°C	100			mA
V <sub>CE sat</sub> (V <sub>14</sub> -V <sub>16</sub> )	Series Darlington Driver Sat. Voltage	I <sub>o</sub> = 70mA I <sub>o</sub> = 150mA		0.4	0.6 1.0	V
V <sub>SENS</sub>	Current Limit. Sensing Voltage (pin 10)	V <sub>S</sub> = 6 to 16V	200		330	mV
I <sub>3D</sub> I <sub>3C</sub> I <sub>3C</sub> /I <sub>3D</sub>	C2 Discharge Current C2 Charge Current	V <sub>S</sub> = 6 to 16V (*) Note 1	0.2 7 6		3.4 20 35	μ <b>Α</b> μ <b>Α</b>
V <sub>ovz</sub>	External Darlington Overvoltage Protection Zener Voltage	$I_{OVZ} = 5mA$ to 15mA $T_{AMB} = 25^{\circ}C$	25	30	35	٧
$V_7$	Reference Voltage		2.5		3.5	V



### **ELECTRICAL CHARACTERISTICS** (Continued)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
t <sub>PC</sub>	Permanent Conduction Protection Time (pin 8) (see fig. 2)	$V_1 = H$ $C_1 = 1\mu F$	0.5	1	2	S
V <sub>1</sub>	Charging Angle Output Voltage LOW HIGH	I <sub>SINK</sub> = 0 I <sub>SINK</sub> = 1 mA I <sub>SOURCE</sub> = 1.5mA I <sub>SOURCE</sub> = 2.5mA	3 5		0.5 1.2	V V V
V <sub>6</sub>	Desat. Time Output Low Voltage	I <sub>6 (sink)</sub> = 0.5mA			0.7	٧
I <sub>6L</sub>	Desat. Time Leakage Current (pin 6)	$V_6 = 5V$			10	μΑ
lgL	Permanent Conduction Reset Leakage Current (pin 9)	V <sub>9</sub> = 5V			10.5	μА
V <sub>DZ</sub>	Zener Dump (pin 11)	I <sub>DZ</sub> = 2mA	7.5		9.5	٧

(\*) Note 1  $\cdot$  TD/T is given by the formula :

$$t_d / T = \frac{1}{1 + I_{3C}/I_{3D}}$$
 see fig. 1

### **APPLICATION INFORMATION**

Figure 1: Main Waveforms.




Figure 2: Low Frequency Condition and Permanent Conduction Protection.




Figure 3: Application circuit (DIP-16).





Figure 4: Application Circuit (SO-16).



### CIRCUIT OPERATION

The L482 control the conduction time (dwell) and the peak value of the primary current in the coil over the full range of operating conditions.

The coil current is limited to a predetermined level by means of a negative feedback circuit including a current sensing resistor, a comparator, the driver stage and the power switch.

The dwell control circuit maintains the output stage in its active region during current limitation. The time the output stage is in the active region (desaturation time) is sufficient to compensate for possible variations in the nergy stored due to the acceleration of the motor; moreover this time is limited to avoid excessive power dissipation.

### CONTROL OF THE DWELL ANGLE (fig. 1 and 4)

The dwell angle control circuit calculates the conduction time D for the output transistor in relation to the speed of rotation, to the supply voltage and to the characteristic of the coil.

On the negative edge of the Hall-effect input signal the capacitor  $C_2$  begins discharging with a constant current  $I_{3D}$ . When the set peak value of the coil current is reached, this capacitor charges with a constant current  $I_{3C} = 13.3 \times I_{3D}$  and the coil current is

kept constant by desaturating the driver stage and the external darlington.

The capacitor  $C_5$  starts charging on the positive edge of the Hall-effect input signal with a constant current  $I_{4C}$ .

The dwell angle, and consequently the starting point of the coil current production, is decided by the comparison between  $V_{\rm C2}$  and  $V_{\rm C5}$ . A positive hysteresis is added to the dwell comparator to avoid spurious effects and  $C_5$  is rapidly discharged on the negative edge of Hall-effects input signal.

In this way the average voltage on  $C_2$  increases if the motor speed decreases and viceversa in order to maintain constant the ratio  $\frac{td}{\overline{T}}$  at any motor speed.

td is kept constant (and not d = cost) to control the power dissipation and to have sufficient time to avoid low energy sparks during acceleration.

The charging time D-td depends on the coil and the voltage supply.

DESATURATION TIMES IN STATIC CONDITIONS. In static conditions, if  $C_2 = C_5$  as recommended and if the values of the application circuit of fig. 3, 4 are used.

$$\frac{\text{td}}{T} = \frac{1}{1 + I_{3C}/I_{3D}}$$

DESATURATION TIMES IN LOW AND HIGH FRE-QUENCY OPERATION. Due to the upper limit of the voltage range of pin 3, if the components of fig. 3, 4 are used, below 10Hz (300RPM for a 4 cylinder engine) the OFF time reaches its maximum value (about 50ms) and then the circuit gradually loses the control of the dwell angle because D = T – 50ms

Over 200Hz (6000RPM for a 4 cylinder engine) the available time for the conduction is less than 3.5ms.

If the used coil is 6mH, 6A, the OFF time is reduced to zero and the circuit loses the dwell angle control.

TRANSIENT RESPONSE. The ignition system must deliver constant energy even during the condition of acceleration and deceleration of the motor below 80Hz/s. These conditions can be simulated by means of a signal generator with a linearly modulated frequency between 1Hz and 200Hz (this corresponds to a change between 30 and 6000RPM for a 4 cylinders engine.

CURRENT LIMIT. The current in the coil is monitored by measuring the  $I_{sense}$  current flowing in the sensing resistor  $R_s$  on the emitter of the external darlington.  $I_{sense}$  is given by :

$$I_{\text{sense}} = I_{\text{coil}} + I_{16}$$

When the voltage drop across  $R_{\rm s}$  reaches the internal comparator threshold value the feedback loop is activated and  $I_{\rm sense}$  kept constant (fig. 1) forcing the external darlington in the active region. In this condition :

When a precise peak coil current is required  $R_5$  must be trimmed or an auxiliary resistor divider ( $R_1,\ R_2$ ) added:

Icpeak (A) = 
$$\frac{V_{SENS}}{R_S}$$
 (  $\frac{R_1}{R_2}$  + 1)

### PROTECTION CIRCUIT

### PERMANENT CONDUCTION PROTECTION

The battery voltage is applied to ignition module by means of the ignition key. In these conditions, with the motor stopped, it is necessary that there is no permanent conduction in the ignition coil irrespective of the polarity of the input signal.

The L482 incorporates a timing circuit to implement this protection ; the duration of the intervention is set by means of a capacitor  $C_1$  at pin  $8=1\mu F,$  and  $R_{11}=100k\Omega,$  when the input signal is high for more than 1 s, the coil current gradually decreases down to zero to avoid spurious sparks (see fig. 2).

This timing allows normal operation of the module above 30RPM.

### DARLINGTON OVERVOLTAGE LIMITATION

The darlington is protected against overvoltage by means of an external divider  $R_5/R_6$  (pin 15) and an internal zener. This zener drives the external darlington in order to limit the collector voltage.

REVERSE BATTERY PRTOTECTION. Due to the presence of external impedance at pin 5, 10, 11, 14, 15, L482 is protected against reverse battery voltage.

#### DUMP PROTECTION.

The load dump protection withstands up to 100V with a decay time ≤ 300ms. The intervention threshold for load dump is fixed by means of an external divider connected to pin 11 (DIP-16 package version) or to pin 10 using a Micropackage type.

NEGATIVE SPIKE PROTECTION.If correct operation is requested also during short negative spikes, the diode DS and capacitor C<sub>s</sub> must be used.

# USE OF THE IC ELECTRONIC ADVANCE SYSTEM

When the device is digitally controlled the control unit transmits a suitable input signal to the power module, receiving in turn information that allows the control of the dwell and the on time of the final transistor.

For this reason L482 provides the following outputs:

- a time signal equal to the time in which the final Darlington is in the active region i.e. when the coil current is limited (V<sub>ds</sub>) as shown in figure 1. This signal must be TTL compatible.
- a TTL compatible output from the timing circuit (V<sub>rs</sub> in figure 2). This pulse, available only using the DIP-16 package version is present after the protection against cranking transients.
- a time signal equal to the time in which the final Darlington, is in "on" condition (Von) i.e. when the current flows through the coil, see fig. 1.

### OTHER APPLICATION INFORMATION

If the supply voltage is disconnected - or the battery wire is broken - while the current is flowing through the coil, the external diode  $D_1$  keeps the coil current from recirculating into the device : in this way both device and darlington are protected.

The zener diode Dz, connected between pin 14 and GND, allows to withstand positive spikes up to 200V.

The device - used in the recommended application circuit - satisfies the ISO/DP 7637/1 overvoltage standard.



## MAGNETIC PICKUP IGNITION CONTROLLER

- DIRECT DRIVING OF THE EXTERNAL DAR-LINGTON
- OPERATES WITH A WIDE RANGE OF MAG-NETIC PICKUP TYPES
- CHARGING ANGLE (DWELL) CONTROL
- COIL CURRENT PEAK LIMITATION
- CONTINUOUS COIL CURRENT PROTECTION
- TACHOMETER SIGNAL OUTPUT
- EXTERNAL DARLINGTON OVERVOLTAGE PROTECTION
- LOAD DUMP AND REVERSE BATTERY PRO-TECTION
- POSSIBILITY OF SPARK POINT DELAYING (ANTI KNOCK SYSTEM)


### DESCRIPTION

The L484 is an integrated circuit designed for use with an NPN darlington in breakerless ignition systems with magnetic pickup sensors and high energy ignition coils.


A key feature of the L484 is flexibility. It can be used with a wide variety of magnetic sensors thanks to

the special design which has two input pins from the pickup; the first is the zero crossing detector for the ignition command and the second pin is used to calculate the dwell time. Moreover another pin is used to adapt the L484 to various pickup types.

Other features of the device include darlington overvoltage protection, dump protection, a supply voltage range of 6-28 V.



### **BLOCK DIAGRAM**




November 1988 1/9

### **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Value	Unit
V <sub>R</sub>	Reverse Battery Voltage	- 14	V
V <sub>D</sub>	Dump Voltage	100	٧
P <sub>tot</sub>	Power Dissipation at T <sub>amb</sub> = 90°C	0.75	W
T <sub>J</sub> , T <sub>stg</sub>	Junction and Storage Temperature Range	– 55 to 150	°C

### PIN CONNECTION



### THERMAL DATA (DIP-16)

_					
	Rth J-amb	Thermal Resistance Junction-ambient	Max	80	°C/W

### THERMAL DATA (SO-16J)

R <sub>th  -al</sub> Thermal Resistance Junction-alumina Max 50 °C
--

### PIN FUNCTIONS (refer to fig. 2)

N°	Name	Function
1	CURRENT SENSING INPUT	Connection for Coil Current Limitation. The current is measured on the sense resistor $R_{SENS}$ and divided on R1/R2. The current limitation value is given by : $I_{SENS} = \frac{R1 + R2}{R_{SENS} \ R2}$
2	PICKUP INPUT	Magnetic Pickup Signal Input. This pin sets the dwell time, i.e. the max negative pickup voltage value starting from which the device can drive the current into the coil. The real dwell time will be a function of the dwell control logic. Increasing the resistor R11 the maximum conduction time increases. The max input current foreseen is 2mA.
3	PERMANENT CONDUCT. PROTECTION TIMER	A capacitor C1 connected between this pin and ground sets the delay of the permanent conduction protection in the coil current. Using a 50nF capacitor the typical desaturation time delay for the protection is 75ms.
4	PERMANENT CONDUCT. PROTECTION INHIBIT	A low level on this input (max 0.7V) disables the protection, irrespective of the state of pin 3. If the protection is used this pin must be left open.
5	RPM OUTPUT	Open collector output signal which is at a low level when the final darlington is in ON status. The current is internally limited at 10mA.
6	DWELL TIME ADJUST	At high motor rotation speeds, i.e. when the peak value of the magnetic pick-up signal exceedes 6V using R12 = 100K $\Omega$ , this pin may be used to vary the dwell ratio. Adding a resistor in series R <sub>a</sub> between this pin and pin 11 the desaturation time is reduced. It is therefore possible to use this pin to adapt the L484 to various pickup types. The maximum value of the resistor R <sub>a</sub> is 200K $\Omega$ .
7	DWELL CONTROL TIMER	A capacitor C2 connected between this pin and ground sets the timing for the dwell control. The recommended value is 100nF. The resistors $R_b/R_c$ provide an hysteresis to confirm ON state and avoid spurious sparks.
8	ZERO CROSSING INPUT	Zero cross detector input of the magnetic pickup signal for the ignition actuation. At high motor rotation speeds, the external resistor R12 may be used to vary the desaturation time ratio, to adapt the L484 to various signal waveforms of time magnetic pick-up. Reducing the resistor value the dwell time increases. Typically the range of values for resistor R12 is from $50 \mathrm{K}\Omega$ to $150 \mathrm{K}\Omega$ .
9	POWER-ON INPUT	A low level on this pin forces the external darlington into conduction particularly useful in anti knock system. This function is particularly useful in antiknock system because provides a spark time delay. Anyway the current limitation, the permanent conduction protection and the dump protection are operating even when pin 9 is at a low level. If this function is not used it must be left open.
10	SIGNAL GROUND	This pin must be connected to ground.
11	POWER SUPPLY	Supply Voltage Input. A 7V (typ) zener is present at the input. The external resistor R9 limits the current through the zener for higher supply voltages.

<sup>\*</sup> this function is particularly useful in antiknock systeme because provides a spark time delay, anyway the current limitation, the pemanent con duction protection and the dump protection are operating even when pin 9 is at a low level.

### PIN FUNCTIONS (continued)

N°	Name	Function
12	DUMP PROTECTION	The device is protected against the load dump. In load dump condition an internal circuit, based on a zener diode and a darlington transistor, switches off the external darlington and short circuits the supply. By means of the external divider R8/R9 the protection threshold can be changed and is given as first approximation by : $V_{Dth} = 8.5 \left( \frac{R8 + R9}{R9} \right) + 5 \cdot 10^{-4} \ R8$ (the resistor R9 value must be higher than $4K\Omega$ ).
13	POWER GROUND	This pin must be connected to ground.
14	DRIVER COLLECTOR INPUT	The collector current for the internal driver which drives the external darlington is supplied through this pin. The external resistor R10 limits the dissipation in the IC. The value this resistor depends on the darlington used and on the limiting current in the coil.
15	OVERVOLTAGE LIMITATION	The external darlington is protected against overvoltage by means of an internal zener available at this pin. The external divider R5/R6 defines the limitation value, typically given by : $V_{\text{ovp}} = (\frac{30}{\text{R5}} + 5 \cdot 10^{-3}) \cdot \text{R6} + 30$
16	DRIVING STAGE OUTPUT	Current Driver for the External Darlington. To ensure stability on the current limitation loop a capacitor C3 (typically 2.2nF, this value depending on the darlington used) must be connected between this pin and the current sensing input (pin 1).

# **ELECTRICAL CHARACTERISTICS** ( $V_S = 14.4V$ ; $T_J = -40$ to $125^{\circ}C$ unless otherwise specified; referred to the test circuit)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
Vs	Operating Supply Voltage		6		28	V
V <sub>IS</sub>	Input Stage Voltage (pin 2 with 10KΩ resistor)		160	200	240	mV
V <sub>TH</sub>	On Pick-up Thresh. Voltage at LOW RPM (pin 2)		V <sub>IS</sub> -30		V <sub>IS</sub> +30	mV
V <sub>SENS</sub>	Current Limitation Sensing Voltage (pin 1)	V <sub>S</sub> = 6 to 16V	200		320	mV
V <sub>ZC</sub>	Zero Crossing Thresh. Voltage (pin 8)		3	20	60	mV
$V_{H}$	Hysteresis Voltage (pin 8)		100		200	mV
I <sub>7C</sub>	C <sub>D WELL</sub> Charge Current	at LOW RPM	0.7		3	μΑ
I <sub>7D</sub>	C <sub>D WELL</sub> Discharge Current	$V_{pick-up} = 0.5V$ ; or pin 6 not connected	7		30	μА
I <sub>7D</sub> /I <sub>7C</sub>		(*) Note 1	7		15	
I <sub>7C</sub>	C <sub>D WELL</sub> Charge Current	at HIGH RPM	8		33	μΑ
I <sub>7D</sub>	C <sub>D WELL</sub> Discharge Current	V <sub>pick-up</sub> = 9V	13		44	μΑ
I <sub>7D</sub> /I <sub>7C</sub>		(**) Note 2	0.7		3.2	
V <sub>pin3</sub> I <sub>3</sub>	Threshold Voltage Output Current	T <sub>amb</sub> = 25°C (***) Note 3	1		3	V μA
V <sub>Cp</sub>	Continuous Coil Current Protection Inhibit LOW Voltage (pin 4).		0		0.7	V
V <sub>CEsat</sub>	Series Darlington Driver Saturation Voltage (Vpin 14 - 16)	I <sub>pin14</sub> = 150mA I <sub>pin14</sub> = 50mA		0.4	1 0.6	V
Vz	Zener Volt. Pin 11	I <sub>pin11</sub> = 140mA	6.5		8.8	٧
V <sub>ovz</sub>	External Darlington Overvoltage Protection Zener Voltage	T <sub>amb</sub> = 25°C; I <sub>pin15</sub> = 5 to 15mA	25		35	٧
I <sub>09</sub>	Pin 9 Output Current in Low Status	V <sub>9</sub> = 0V			3	mA
V <sub>CH</sub>	Tachometer Signal Output LOW Voltage.	ON Condition			0.7	٧
I <sub>CH</sub>	(pin 5) Output Leakage (pin 5)	I <sub>sink</sub> = 0.5mA OFF Condition V <sub>pin5</sub> = 5V			10	μΑ

#### DUMP PROTECTION

Symbol	Paramater	Test Conditions	Min.	Тур.	Max.	Unit
$V_{DZ}$	Zener Dump (pin 12)	$I_{pin12} = 2mA$	7.5		9.5	٧

(\*) Note 1 : TD/T is given by the formula :

$$\frac{TD}{T} = \frac{1}{1 + I7D/I7C}$$

(\*\*) Note 2:

$$\frac{TD}{T} = \frac{K}{1 + I7D/I7C}$$

K value depends on the pick—up used in the application; typically K = 0.1 (\*\*\*) Note 3 \* the permanent conduction protection is guaranteed over the full temperature range

### CIRCUIT OPERATION

The L484 controls the charging angle (dwell) and the peak value of the primary current in the coil over the full range of operating conditions.

The coil current is limited to a predetermined level by means of a negative feedback circuit including a current sensing resistor, a comparator, the driver stage and the power switch.

The dwell control circuit keeps the output stage in its active region during current limitation. The time the output stage is operating in the active region (desaturation time), is sufficient to compensate for possible variation in the energy stored due to the acceleration of the motor; moreover this time is limited to avoid excessive power dissipation.

### MAGNETIC PICK-UP CHARACTERISTICS

The typical magnetic pickup waveforms are shown in fig. 1, the amplitude of the signal being a function of the frequency. However on the market there are many types of magnetic pickup, of which the waveforms may differ very much. Adjusting the value of the resistor  $R_{11}$  on pin 2 and/or adding a resistor  $R_{a}$  between the pin 6 (dwell adjust) and pin 11, as shown in the application circuit, it is possible to adapt the L484 to a wide range of magnetic pickup waveforms.

Particularly by means of the resistor  $R_{11}$  on pin 2 it is possible to define the maximum advance of the conduction start into the coil . This is very useful at high pick—up frequency.

### CONTROL OF THE DWELL ANGLE

The dwell angle control circuit defines the conduction time of the output darlington, versus the speed of rotation, the supply voltage and the characteristics of the coil.

In each cycle the time the transistor operates in the active region is compared with a reference time and the error signal amplified to advance or delay the conduction in the next cycle. To limit the power dissipation the desaturation time is typically fixed to 10% of the period T.

At very low frequencies the ON thershold is fixed at 200mV of the input signal and the desaturation time is mainly determined by the peak waveform. This positive threshold also prevents permanent conduction when the motor is stopped. When the input frequency increases the dwell control gradually sets the desaturation time to 10% of the period. At higher frequencies the ON threshold becomes negative to permit a conduction angle of more than 50% always keeping desaturation time to 10% of the period.

### **CURRENT LIMITING**

The current in the coil is measured by means of a voltage drop across a suitable resistor in the emitter lead of the power transistor. When the threshold voltage (260mV typ) is reached, the coil current is kept constant via a feedback loop.



### DARLINGTON OVERVOLTAGE LIMITATION

The darlington is protected against overvoltage by means of an external divider  $R_5/R_6$  (pin 15) and an internal zener. This zener drives the external darlington in order to limit the collector voltage.

### CHARGING ANGLE SIGNAL OUTPUT

This signal is intended for tachometer applications (pin 5). It consists of an open collector stage with current internally limited at 10ma

### **PROTECTION CIRCUITS**

### PERMANENT CONDUCTION PROTECTION

This function is intended to prevent continuous current conduction in the final stage when the magnetic pickup is open or intermittent. The duration of the intervention is set by means of a capacitor 1 at pin 3. Grounding pins 3 or 4, this protection is eliminated. The inhibit function at pin 4 is particularly useful when an external logic control is used to disable the permanent conduction protection.

### REVERSE BATTERY AND DUMP PROTECTION

Due to the external resistors  $R_6$ ,  $R_7$ ,  $R_8$ ,  $R_{10}$  the device is protected against reverse battery. The load dump protection withstands up to 100V with a decay time  $\leq$  300ms. The intervention threshold for load

### "POWER ON" SIGNAL INPUT

In the low status this input forces the external darlington into conduction (pin 9). This control input can be used together with the conduction time information coming from pin 5 to bypass the normal dwell time calculation. When an external logic control is used to recognize particular engine condition (as in anti Knock system).

dump is fixed by means of an external divider connected to pin 11.

### OTHER APPLICATION INFORMATION

If the supply is voltage disconnected - or the battery wire is broken - while the current is flowing through the coil, the external diode  $D_1$  keeps the coil current from recirculating into the device : in this way both device and darlington are protected.

The zener diode Dz, connected between pin 14 and GND, allows to withstand positive spikes up to 200V.

The device - used in the recommended application circuit - satisfies the ISO/DP 7637/1 overvoltage standard.

**Figure 1 :** Typical Magnetic Pick-up Waveform and L484 Response at low and high fequency.




Figure 1 : Typical Magnetic Pick-up Waveform and L484 Response at Low and High Frequency (continued).






Figure 2: Application Circuit.







## HALL EFFECT PICKUP IGNITION CONTROLLER


- DIRECT DRIVING OF THE EXTERNAL PO-WER DARLINGTON
- COIL CURRENT CHARGING ANGLE (dwell) CONTROL
- PROGRAMMABLE COIL CURRENT PEAK LIMITATION
- PROGRAMMABLE DWELL RECOVERY TIME WHEN 94% NOMINAL CURRENT NOT REA-CHED
- RPM OUTPUT
- PERMANENT CONDUCTION PROTECTION
- OVERVOLTAGE PROTECTION FOR EXTER-NAL DARLINGTON
- INTERNAL SUPPLY ZENER
- REVERSE BATTERY PROTECTION

### DESCRIPTION


The L497 is an integrated electronic ignition controller for breakerless ignition systems using Hall effect sensors.

The device drives an NPN external darlington to control the coil current providing the required stored energy with low dissipation.

A special feature of the L497 is the programmable time for the recovery of the correct dwell ratio  $t_d$ /T when the coil peak current fails to reach 94% of the nominal value. In this way only one spark may have an energy less than 94% of the nominal one during fast acceleration or cold starts.



### **BLOCK DIAGRAM**




1/10

### **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Value	Unit
l <sub>3</sub>	D.C. Supply current Transient Supply Current (t <sub>f</sub> fall time constant = 100ms)	200 800	mA mA
V <sub>3</sub>	Supply Voltage	Int. Limited to V <sub>z3</sub>	
V <sub>6</sub>	RPM Voltage	28	V
I <sub>16</sub>	D.C. Driver Collector Current Pulse " " (t ≤ 3ms)	300 600	mA mA
V <sub>16</sub>	Driver Collector Voltage	28	V
V <sub>15</sub>	D.C. Overvoltage Zener Current Pulse " " $t_{fall} = 300 \mu s$ , $t_{reo}$ Repetition Time $\geq 3ms$	15 35	mA mA
VR	Reverse Battery Voltage if Application Circuit of Fig. 4 is used	-16	V
T <sub>J</sub> , T <sub>stg</sub>	Junction and Storage Temperature Range	- 55 to 150	°C
P <sub>tot</sub>	Power Dissipation at T <sub>aluminia</sub> = 90°C for SO-16 T <sub>amb</sub> = 90°C for DIP-16	1.2 0.65	W W

### PIN CONNECTION (top view)



### THERMAL DATA

R <sub>th I-amb</sub>	Thermal Resistance Junction-ambient for DIP-16	Max	90	°C/W
Rth J-alumin (*)	Thermal Resistance Junction-alumina for SO-16J	Max	50	°C/W

<sup>(\*)</sup> Thermal resistance junction-aluminia with the device soldered on the middle of an aluminia supporting substrate mesuring 15 x 20 ; 0.65mm thickness

## PIN FUNCTIONS (refer to fig. 4)

N°	Name	Function			
1	GND	This pin must be connected to ground.			
2	SIGNAL GND	This pin must be connected to ground.			
3	POWER SUPPLY	Supply Voltage Input. An internal 7.5V (typ. value) zener limits the voltage at this pin. The external resistor $R_5$ limits the current through the zener for high supply voltages.			
4	N.C.	This pin must be connected to ground or left open.			
5	HALL-EFFECT INPUT	Hall-effect Pickup Signal Input. This input is the dwell control circuit output in order to enable the current driving into the coil. The spark occurs at the high-to-low transition of the hall-effect pickup signal. Furthermore this input signal enables the slow recovery and permanent conduction protection circuits. The input signal, supplied the open collector output stage of the Hall effect sensor, has a duty cycle typically about 70%. V <sub>5</sub> is internally clamped to V <sub>3</sub> and groun diodes.  Open collector output which is at a low level when current flows in the contraction of the coil.			
6	RPM OUTPUT	Open collector output which is at a low level when current flows in the ignition coil. For high voltages protection of this output, connection to the pin 7 zener is recommended.  In this situation R <sub>8</sub> must limit the zener current, too, and R <sub>1</sub> limits pin 6 current if RPM module pad is accidentally connected to V <sub>S</sub> .			
7	AUX. ZENER	A 21V (typ) General Purpose Zener. Its current must be limited by an external resistor.			
8	RECOVERY TIME	A capacitor connected between this pin and ground sets the slope of the dwell time variation as it rises from zero to the correct value. This occurs after the detection of $I_{\text{Coll}} \leq 94\%\ I_{\text{nom}}$ , just before the low transition of the hall-effect signal pulse. The duration of the slow recovery is given by : $t_{\text{src}} = 12.9\ R_7\ C_{\text{src}}\ (\text{ms})$ where $R_7$ is the biasing resistor at pin 12 (in $K\Omega$ ) and $C_{\text{src}}$ is the delay capacitor at pin 8 (in $\mu F$ ).			
9	MAX CONDUCTION TIME	A capacitor connected between this pin and ground determines the intervention delay of the permanent conduction protection. After this delay time the coil current is slowly reduced to zero. Delay Time T <sub>p</sub> is given by : $T_p = \textbf{16} \ \textbf{C}_p \ \textbf{R}_7 \ (\text{ms})$ where R <sub>7</sub> is the biasing resistor at pin 12 (in KΩ) and C <sub>P</sub> is the delay capacitor at pin 9 (in μF).			
10	DWELL CONTROL TIMER	The capacitor $C_T$ connected between this pin and ground is charged when the Hall effect output is High and is discharged at the High to Low transition of the Hall effect signal. The recommended value is 100nF using a 62K $\Omega$ resistor at pin 12.			
11	DWELL CONTROL	The average voltage on the capacitor $C_W$ connected between this pin and ground depends on the motor speed and the voltage supply. The comparison between $V_{CW}$ and $V_{CT}$ voltage determines the timing for the dwell control. For the optimized operation of the device $C_T = C_W$ ; the recommended value is 100nF using a 62k $\Omega$ resistor at pin 12.			
12	BIAS CURRENT	A resistor connected between this pin and ground sets the internal current used to drive the external capacitors of the dwell control (pin 10 and 11), permanent conduction protection (pin 9) and slow recovery time (pin 8). The recommended value is $62K\Omega$ .			



## PIN FUNCTIONS (continued)

N°	Name	Function
13	CURRENT SENSING	Connection for the Coil Current Limitation. The current is measured on the sensing resitor $R_S$ and divided on $R_{10}/R_{11}$ resistors. The current limitation value is given by : $I_{sens} = 0.32 \bullet \frac{R_{10} + R_{11}}{R_S \bullet R_{11}}$
14	DRIVER EMITTER OUTPUT	Current Driver for the External Darlington. To ensure stability and precision of $T_{desat}$ $C_c$ and $R_9$ must be used. Recommended value for $R_9$ is 2 $K\Omega$ in order not to change the open loop gain of the system. $R_c$ may be added to $C_c$ to obtain greater flexibility in various application situations. $C_c$ and $R_c$ values ranges are 1 to 100nF and 5 to 30K $\Omega$ depending on the external darlington type.
15	OVERVOLTAGE LIMIT	The darlington is protected against overvoltage by means of an internal zener available at this pin and connected to pin 14. The external divider $R_3/R_2$ defines the limitation value given by : $V_{\text{ovp}} = (\frac{22.5}{R_3} + 5.10^{-3}) \; R_2 + 22.5$
16	DRIVER COLLECTOR INPUT	The collector current of the internal driver which drives the external darlington is supplied through this pin. Then the external resistor $R_6$ limits the maximum current supplied to the base of the external darlington.

# ELECTRICAL CHARACTERISTICS (V<sub>S</sub> = 14.4 V, −40 °C ≤ T<sub>J</sub> ≤ 125 °C unless otherwise specified) Symbol Parameter Test Conditions Min Tyn May Unit

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V <sub>3</sub>	Min Op. Voltage		3.5			V
l <sub>3</sub>	Supply Current	$V_3 = 6V$ $V_3 = 4V$	5 7	18	25 16	mA mA
Vs	Voltage Supply				28	٧
V <sub>Z3</sub>	Supply Clamping Zener Voltage	I <sub>Z3</sub> = 70mA	6.8	7.5	8.2	٧
V <sub>5</sub>	Input Voltage Low Status Input Voltage High Status		2.5		0.6	V
l <sub>5</sub>	Input Current	V <sub>5</sub> = LOW	- 510		- 280	μА
V <sub>16-14</sub>	Darlington Driver Sat. Current	I <sub>14</sub> = 50mA I <sub>14</sub> = 180 mA			0.5 0.9	V V
V <sub>SENS</sub>	Current Limit. Sensing Voltage	V <sub>S</sub> = 6 to 16V	260	320	370	mV
I <sub>11C</sub>	C <sub>w</sub> Charge Current	$V_S = 5.3 \text{ to } 16V$ $V_{11} = 0.5V$ T = 10  to  33ms	- 11.0	- 9.3	- 7.8	μА
I <sub>11D</sub>	C <sub>w</sub> Discharge Current	$V_S = 5.3 \text{ to } 16V$ $V_{11} = 0.5V$ T = 10  to  33ms	0.5	0.7	1.0	μА
I <sub>11C</sub> /I <sub>11D</sub>		V <sub>S</sub> = 5.3 to 16V V <sub>11</sub> = 0.5V T = 10 to 33ms See note 1	7.8		22.0	
I <sub>SENS</sub>	Percentage of Output Current Determining the Slow Recovery Control Start (fig. 2), note 2		90	94	98	%
T <sub>SRC</sub>	Duration of Altered t <sub>d</sub> /T Ratio after SRC Function Start (fig. 2)	C <sub>SRC</sub> = 1μF R <sub>7</sub> = 62KΩ		0.8		S
V <sub>Z15</sub>	External Darlington over Voltage Protection Zener Voltage	I <sub>15</sub> = 5mA I <sub>15</sub> = 2mA	19 18	22.5 21.5	26 25	V
ТР	Permanent Conduction Time	$V_5 = High$ $C_P = 1\mu F$ $R_7 = 62K\Omega$	0.4	1.1	1.8	S
V <sub>6SAT</sub>	RPM Output Saturation Voltage	I <sub>6</sub> = 18.5mA I <sub>6</sub> = 25mA			0.5 0.8	V V
I <sub>6 leak</sub>	RPM Output Leakage Current	V <sub>6</sub> = 20V			50	μΑ
$V_{Z7}$	Auxiliary Zener Voltage	I <sub>7</sub> = 20mA	19		27	V
V <sub>12</sub>	Reference Voltage		1.20	1.25	1.30	V

Notes: 1. ta/t desaturation ratio is given by:


$$\frac{\text{td}}{T} = \frac{1}{1 + I_{11C}/I_{11D}}$$

2.  $I_{\text{SENSE}} = I_{\text{COIL}}$  when the external Darlington is in the active region



### APPLICATION INFORMATION

Figure 1 : Main Waveforms.



### **DWELL ANGLE CONTROL**

The dwell angle control circuit calculates the conduction time D for the output transistor in relation to the speed of rotation, to the supply voltage and to the characteristics of the coil.

On the negative edge of the Hall-effect input signal the capacitor Cw begins discharging with a constant current  $I_{11D}$ . When the set peak value of the coil current is reached, this capacitor charges with a constant current  $I_{11C} = 13.3 \times I_{11D}$ , and the coil current is kept constant by desaturathing the driven stage and the external darlington.

The capacitor  $C_T$  starts charging on the positive edge of the Hall-effect input signal with a constant current  $I_{10C}$ . The dwell angle, and consequently the starting point of the coil current conduction, is decided by the comparison between  $V_{10}$  and  $V_{11}$ .

A positive hysteresis is added to the dwell comparator to avoid spurious effects and  $C_T$  is rapidly discharged on the negative edge of Hall-effects input signal.

In this way the average voltage on Cw increases if the motor speed decreases and viceversa in order to maintain constant the ratio  $\underline{t_0}$  at any motor speed.

 $\frac{t_d}{T}$  is kept constant (and not  $\frac{D}{T}$  = cost) to control the

power dissipation and to have sufficient time to avoid low energy sparks during acceleration.

## DESATURATION TIMES IN STATIC CONDITIONS

In static conditions, if  $C_T = C_W$  as recommended and if the values of the application circuit of fig. 4 are used.

$$\frac{t_d}{T} = \frac{1}{1 + I_{11C}/I_{11D}}$$

# DESATURATION TIMES IN LOW AND HIGH FREQUENCY OPERATION

Due to the upper limit of the voltage range of pin 11, if the components of fig. 4 are used, below 10Hz (300 RPM for a 4 cylinder engine) the OFF time reaches its maximum value (about 50ms) and then the circuit gradually loses control of the dwell angle because D = T - 50ms.

Over 200Hz (6000 RPM for a 4 cylinder engine) the available time for the conduction is less than 3.5ms.

If the used coil is 6mH, 6A, the OFF time is reduced to zero and the circuit loses the dwell angle control.

### TRANSIENT RESPONSE

The ignition system must deliver constant energy even during the condition of acceleration and deceleration of the motor below 80Hz/s. These conditions can be simulated by means of, a signal gene-rator with a linearly modulated frequency between 1Hz and 200Hz (this corresponds to a change bet-ween 30 and 6000 RPM for a 4 cylinders engine).

### CURRENT LIMIT

The current in the coil is monitored by measuring the  $I_{\text{sense}}$  current flowing in the sensing resistor  $R_s$  on the emitter of the external darlington.  $I_{\text{sense}}$  is given by :

$$I_{\text{sense}} = I_{\text{coil}} + I_{14}$$

When the voltage drop across Rs reaches the internal comparator threshold value the feedback loop is activated and  $I_{sense}$  kept constant (fig. 1) forcing the external darlington in the active region. In this condition :

When a precise peak coil current is required  $R_s$  must be trimmed or an auxiliary resistor divider ( $R_{10}$ ,  $R_{11}$ ) added:

Icpeak (A) = 
$$\frac{0.320}{RS} \cdot \left(\frac{R10}{R11} + 1\right)$$

## SLOW RECOVERY CONTROL (fig. 2)

If  $l_{sense}$  has not reached 94% of the nominal value just before the negative edge of the Hall-effect input signal, the capacitor  $C_{src}$  and  $C_{W}$  are quickly discharged.

These capacitors remain discharged as long as the pick-up signal is "low". At the next positive transition of the input signal the load current starts immediately, producing the maximum achievable  $T_{desat}$ ; then the voltage on  $C_{SRC}$  increases linearly until the standby value is reached. During this recovery time the  $C_{SRC}$  voltage is converted into a current which, subtrated from the charging current of the dwell capacitor, produces a  $T_{desat}$  modulation. This means that the  $T_{desat}$  decreases slowly until its value reaches, after a time  $T_{SRC}$ , the nominal 7% value.

The time 
$$T_{SRC}$$
 is given by :  
 $T_{rsc} = 12.9 R_7 C_{SRC}$  (ms

where  $R_7$  is the biasing resistor at pin 12 (in  $K\Omega$ ) and  $C_{SIC}$  the capacitor at pin 8 (in  $\mu F$ ).



Figure 2: SRC: Icol Failure and Time Dependence of Active Region.





Figure 3: Permanent Conduction Protection.



# PERMANENT CONDUCTION PROTECTION (fig. 3)

The permanent conduction protection circuit monitors the input period, charging CP with a constant current when the sensor signal is high and discharging it when the sensor signal is low. If the input reains high for a time longer than TP the voltage across CP reaches an internally fixed value forcing the slow decrease of coil current to zero. A slow de-

crease is necessary to avoid undesired sparks. When the input signal goes low again  $C_P$  is swiftly discharged and the current control loop operates normally.

The delay time TP is given by :

 $T_P (sec) = 18 C_P R_7$ 

Where  $R_7$  is the biasing resistor on pin 12 (in  $K\Omega$ ) and Cp the delay capacitor at pin 9 (in  $\mu F$ ).

### OTHER APPLICATION NOTES

### DUMP PROTECTION

Load dump protection must be implemented by an external zener if this function is necessary. In fig. 4 DZ $_2$  protects the driver stage, the connection between pin 6 and 7 protects the output transistor of pin 6. Moreover DZ $_1$  protects both the power supply input (pin 3) and Hall-effect sensor.

Resistor R<sub>4</sub> is necessary to limit DZ<sub>1</sub> current during load dump.

### OVERVOLTAGE LIMITATION

The external darlington collector voltage is sensed by the voltage divider  $R_2$ ,  $R_3$ . The voltage limitation increases rising  $R_2$  or decreasing  $R_3$ .

Due to the active circuit used, an  $R_0$   $C_0$  series network is mandatory for stability during the high voltage condition.

 $R_{\text{o}}$   $C_{\text{o}}$  values depend on the darlington used in the application.

Moreover the resistor R<sub>13</sub> is suggested to limit the overvoltage even when supply voltage is disconnected during the high voltage condition.

### REVERSE BATTERY PROTECTION


Due to the presence of external impedance at pin 6, 3, 16, 15, L497 is protected against reverse battery voltage.

### NEGATIVE SPIKE PROTECTION

If correct operation is requested also during short negative spikes, the diode Ds and capacitor  $C_{\rm s}$  must be used.



Figure 4: Application Circuit.





## **ELECTRONIC IGNITION INTERFACE**


- DIRECT DRIVING OF THE EXTERNAL POWER DARLINGTON
- SEPARATE INTERFACE FOR HALL EFFECT OR INDUCTIVE SENSOR
- SEPARATE OPEN COLLECTOR BOOSTER
- COIL CURRENT PEAK VALUE LIMITER
- SIGNAL TO µP WHEN 85% AND FULL NOMI-NAL COIL CURRENT ARE REACHED
- CONTINUOUS COIL CURRENT PROTECTION
- EXTERNAL DARLINGTON OVERVOLTAGE PROTECTION

### DESCRIPTION

The L530 is an integrated circuit designed for use with an NPN darlington in microprocessor controller ignition systems.

Primarily it acts as an independent controller for the current in the high voltage spark coil.


Charging of the coil is enabled under control of the micro. The device generates a feedback signal for the micro when a fixed percentage and the full nominal current into the coil are reached



If the enable coil current input signal is active for more than a programmable time, the coil current is switched off slowly to protect the coil and avoid spurious pulses.

The L530 also contains a pulse shaper for the position sensor (both hall effect or magnetic) and an open collector booster which may be used, for example, for the RPM output.


### **BLOCK DIAGRAM**



## **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Value	Unit
Vs	Max. Supply Voltage (pin 16)	24	V
V <sub>R</sub>	Reverse Battery Voltage	- 16	٧
P <sub>tot</sub>	Power Dissipation at T = 90°C	1.2	W
T <sub>J</sub> , T <sub>stg</sub>	Junction and Storage Temperature	- 55 to 150	°C

## PIN CONNECTION (top view)



## THERMAL DATA

Rth J-alumina (*)	Thermal Resistance Junction-alumina for SO 16	Max	50	°C/W	
R <sub>th J-amb</sub>	Thermal Resistance Junction-ambient for DIP 16	Max	80	°C/W	ĺ

<sup>(\*)</sup> Thermal resistance junction-pins with the middle of an alumina supporting substrate measuring 15x20mm; 0 65mm thickness and infinite heathsink.

## **ELECTRICAL CHARACTERISTICS** ( $V_B = 14.4V, -40^{\circ}C \le T_J \le 125^{\circ}C$ unless otherwise specified ; referred to the application circuit of fig. 2)

Symbol	Parameter	Test Conditons	Min.	Тур.	Max.	Unit		
Vs	Operating Supply Voltage (pin 2)		4.5		5.5	V		
Is	Operating Supply Current (pin 2)	V <sub>S</sub> = 5V, V <sub>4H</sub>	8	13	18	mA		
V <sub>Z</sub> (*)	Internal Zener Voltage (pin 2)	I <sub>S</sub> = 80mA	6	7.5	9	٧		
l <sub>3</sub>	Input Current (pin 3)	V <sub>3</sub> = 2V		0	230	μΑ		
V <sub>REF</sub>	Reference Voltage at pin 11	$I_{11} = -20\mu A$	1.18	1.23	1.35	V		
V <sub>L3</sub>	Input Low Voltage (pin 3)				0.4	٧		
V <sub>H3</sub>	Input High Voltage (pin 3)		2.0			V		
V <sub>L4</sub>	Input Low Voltage (pin 4)				0.4	٧		
V <sub>H4</sub>	Input High Voltage (pin 4)		2.0			V		
V <sub>SENS</sub>	Current Limit. Sensing Voltage (pin 13)		210	260	310	mV		
V <sub>CEsat</sub>	Series Darlington Driver Sat. Voltage (pin 16-14).	I <sub>O</sub> = 50mA I <sub>O</sub> = 180mA			0.5 1.0	V V		
Pon	Percentage of Coil Current Determining the Feedback ON (pin 12).	10 = 10011111	75	85	90	%		
V <sub>OVP</sub>	Overvoltage Protect. Zener Voltage (pin 15)	I <sub>OVP</sub> = 7mA	21	25	30	٧		
T <sub>PC</sub>	Permanent Conduction Protection Time (**)		0.25	0.35	0.5	sec.		
V <sub>FL</sub>	Feedback Ouptut Sat. Voltage (pin 12)	V <sub>pin 4</sub> = H I <sub>pin 12</sub> = 5mA			1.0	٧		
I <sub>L12</sub>	Leakage Current (pin 12)	V <sub>S</sub> = 5V			10	μА		
V <sub>ZRPM</sub>	RPM Output Int. Zener Voltage (pin 5)	I <sub>Z</sub> = 20mA	19		29	V		
V <sub>SATRPM</sub>	RPM Output Sat. Voltage (pin 5)	I <sub>RPM</sub> = 10mA I <sub>RPM</sub> = 20mA			0.5 1.0	V		
Vos	Comparator Inputs Offset Voltage (pins 6, 7, 10)				± 15	mV		
I <sub>BIAS</sub>	Comparator Inputs Bias Current			- 50	- 300	mA		
los	Comparator Inputs Offset Current			± 20	± 100	nA		
CMR	Common Mode Range		0		V <sub>S</sub> - 1.6	V		
V <sub>PF</sub>	Pulse Former Output Low Voltage (pin 9)	$V_{pin 6} - V_{pin 7} > 10mV$ $V_{pin 6} = V_{pin 10}$			0.8	V		
IL9	Pulse Former Output Leakage Current	$V_{pin 7} - V_{pin 6} > 10mV$ $V_{pin 6} = V_{pin 10}$ $V_{pin 9} = 5V$			20	μА		
14	Output Current (pin 7)		- 650	- 380	- 180	μA		
I <sub>L 5</sub>	Leakage Current (pin 5)	V <sub>S</sub> = 16V			22	μА		
	The parameter measurement must be considered if the IC is not directly supplied by 5V voltage regulator. In this case a suited external re-							

<sup>(\*)</sup> This parameter measurement must be considered if the IC is not directly supplied by 5V voltage regulator. In this case a suited external resistor must be used to limit pin 2 current.



<sup>(\*\*)</sup> See Fig.4.

## PIN FUNCTIONS (refer to fig. 2)

N°	Name	Function
1	GROUND	This pin must be connected to ground.
2	SUPPLY VOLTAGE	5V Supply input.
3	BOOSTER INPUT SIGNAL	Input signal to separate booster stage. This drive circuit may be used, for example, for the RPM output signal of the micro.
4	IGNITION INPUT SIGNAL	When this pin is kept low the external darlington is switched on and the current flows through the coil for all the time the input is low, being active the internal current limitation.
5	BOOSTER DRIVER OUTPUT	Open collector output signal of the separate booster circuit. The phase is the same as the input command at pin 3.
6-7	PICKUP INPUT INTERFACE	Together with pin 10, these inputs realize a separate interface stage for both hall effect or magnetic sensor. Pin 6 is the non-inverting input of the internal comparator which sets, the internal flip-flop. Pin 7 is connected both to the inverting input of the comparator setting the latch and the non-inverting input of the second internal comparator which resets the flip-flop. See fig. 4.
8	PERMANENT CONDUCT. TIMER	A capacitor $C_1$ connected between this pin and ground sets the delay of the permanent conduction protection in the coil current. The typical delay time value $T_{PC}$ is given by : $T_{PC}$ = 17 $C_1$ $R_{10}$ Where $R_{10}$ is the biasing resistor at pin 11 (in $k\Omega$ ) and $C_1$ is the delay capacitor at pin 8 (in $\mu F$ ).
9	PICKUP OUTPUT	Open collector output from the internal flip-flop of the interface circuit for the sensor. This memory is set by the comparator connected to pin 6 and 7 and it is reset by the second comparator connected to pin 7 and 10. The output is a negative logic. See fig. 4.
10	PICKUP INPUT INTERFACE	Inverting input of the second comparator which resets the internal flip-flop of the sensor interface circuit. See pin 6 and 7 Description.
11	REFERENCE VOLTAGE	A resistor $R_{10}$ connected between this pin and ground sets the current used for the internal references and to drive the external capacitor of the permanent conduction protection. The recommended value is $62k\Omega$ .
12	FEEDBACK CURRENT OUTPUT	Open collector output that indicates to micro when the 85% (typ) and the full current flows through the coil. As shown in the fig. 3, this signal goes high when the fixed percentage is reached and goes low when the full programmed coil current is detected.
13	CURRENT SENSING	Connection for coil current limitation. The current is measured on the sense resistor $R_{\text{sense}}$ and divided on $R_1/R_2$ . The current limitation value is given by : $I_{\text{SENS}} = 0.26 \frac{R_1 + R_2}{R_{\text{sens}} \ R_2}$
14	DRIVER EMITTER OUTPUT	Current driver for the external darlington. To ensure stability and precision of $T_{desat}$ $C_a$ and $R_3$ must be used. Recommended value for $R_3$ is $2k\Omega$ in order not to change the open loop gain of the system. $R_a$ may be added to $C_a$ to obtain greater flexibility in various application situations. $C_a$ and $R_a$ values ranges are 1 to 100nf and 5 to $30k\Omega$ depending on the external darlington type.



### PIN FUNCTIONS (refer to fig. 2) (continued)

N°	Name	Function
15	OVERVOLTAGE LIMIT	The darlington is protected against overvoltage by means of an internal zener available at this pin and connected to pin 14. The external divider $R_4/R_5$ defines the limitation value given as first approximation by : $V_{ovp} = (\frac{22.5}{R_5} + 7^{\bullet}10_{-3}) \; R_4 + 22.5$
16	DIRVER COLLECTOR INPUT	The collector current of the internal driver which drives the external darlington is supplied through this pin. The maximum current supplied through this pin. Then the external resistor $R_{\theta}$ limits the maximum current supplied to the base of the external darlington.

#### CIRCUIT OPERATION

As shown in the fig.1, the L530 is particularly suitable for use with a microprocessor as an electronic ignition interface, driving the current through the coil by means of an external darlington.

The device takes the ignition input signal (pin 4) from the microprocessor to drive the darlington, and the output active for all the time in which the input is low.

The ignition input signal (active Low) coming from the microprocessor switches on the device output stage driving the external darlington.

The peak value of the primary current flowing into the coil is limited to a predetermined level by means of a negative feedback circuit including a current sensing resistor, a comparator, the driver stage and the power switch.

An output signal, High when the current flowing into

the coil has reached 85% of the final value and Low when the full nominal current has been reached is available at pin 12. This signal is used by the microprocessor to control the dwell time. As shown in the fig. 3 three cases are possible.

In the first case the current limitation is reached; then, when the input command goes high (spark command) the feedback to microprocessor has already gone low.

In the second case the full current is not reached (very high speed/acceleration or very low battery voltage). Then the output signal goes low together with the spark command.

In the last case a feedback pulse is not present; this means that the 85% of the programmed current is not reached.

Figure 1: Typical System Configuration.




Figure 2: Application Circuit.





Figure 3: Typical Operation Waveforms.



## **CURRENT LIMIT**

The current in the coil is monitored by measuring the  $I_{\text{sense}}$  current flowing in the sensing resistor  $R_{\text{sense}}$  on the emitter of the external darlington.  $I_{\text{sense}}$  is given by :

$$I_{sense} = I_{coil} + I_{14}$$

When the voltage drop across R<sub>sense</sub> reaches the internal comparator threshold value the feedback loop is activated and I<sub>sense</sub> kept constant (fig. 3) forc-

ing the external darlington in the active region. In this condition:

When a precise peak coil current is required  $R_{\text{sense}}$  must be trimmed or an auxiliary resistor divider ( $R_1$ ,  $R_2$ )added :

$$I_{cpeak}(A) = \frac{V_{sense}}{R_{sense}} (\frac{R_1}{R_2} + 1)$$


## **PERMANENT CONDUCTION PROTECTION** (fig.4)

The permanent conduction protection circuit monitors the input period, charging C<sub>1</sub> with a constant current when the sensor signal is Low and discharging it when the sensor signal is High. If the input remains Low for a time longer than T<sub>PC</sub> the voltage across C<sub>1</sub> reaches an internally fixed value forcing the slow decrease of coil current to zero. A low decrease is necessary to avoid undesired sparks. When the input signal goes High again C<sub>1</sub> is swiftly discharged and the current control loop operates normally.

The typical delay time value  $T_{PC}$  is given by :  $T_{PC}$  (ms) = 17  $C_1$   $R_{10}$ 

Where  $R_{10}$  is the biasing resistor on pin 11 (in K ohm) and  $C_1$  the delay capacitor at pin 8 (in uF).

**Figure4**: Permanent Conduction Protection Timing.



#### OTHER APPLICATION NOTES

#### DUMP PROTECTION

Load dump protection must be implemented by an external zener if this function is necessary. In fig. 2 DZ<sub>2</sub> protects the driver stage.

## OVERVOLTAGE LIMITATION

The external darlington collector voltage is sensed by the voltage divider  $R_4$ ,  $R_5$ . The voltage limitation increases rising  $R_4$  or decreasing  $R_5$ .

Due to the active circuit used, an Ro Co series network is mandatory for stability during the high voltage condition. Ro Co values depend on the darlington used in the application.

Moreover the resistor  $R_{13}$  is suggested to limit the overvoltage even when supply voltage is disconnected during the high voltage condition.

#### REVERSE BATTERY PROTECTION

Due to the presence of external impedance at pin 5, 16, 15 L530 is protected against reverse battery voltage.

#### NEGATIVE SPIKE PROTECTION

If correct operation is requested also during short negative spikes, the diode  $D_1$  and capacitor  $C_2$  must be used.


## SENSOR INTERFACE

The device contains a separate pulse shaper for the sensor. As shown in fig. 5, this circuit is made by two comparators and flip-flop.

The internal flip-flop is set by the first comparator and reset by the second one. In this way it is possible to interface both the Hall effect and the magnetic pick-up sensor. Fig. 6 shows a typical solution that implements an input comparator with hysteresis able to detect the zero crossing during the input's negative edge (fig. 7). A small positive theshold guarantees the correct switch-on at low RPM.

Three pins allow the use of this interface in a wide range of configurations and, thanks to internal memory, it is possible to obtain a behaviour with hysteresis in order to have a good noise immunity.


**Figure 5**: Interface for Hall Effect or Inductive Sen sor.



## **BOOSTER OUTPUT**


An independent booster output is also included in the L530 to permit a separate driving stage from the microprocessor (typically employed for RPM output signal).

Figure 6: Input Comparator with Hysteresis.



The open collector output is protected with an internal zener diode that allows the connection a unstabilized voltage by means of a limiting resistor.

Figure 7: Zero Crossing Detection.





## STHI07N50 STHI07N50FI

# HIGH INJECTION N-CHANNEL ENHANCEMENT MODE POWER MOS TRANSISTORS (IGBT)

## PRELIMINARY DATA


TYPE	V <sub>DSS</sub>	l <sub>D</sub>
STHI07N50	500 V	7 A
STHI07N50FI	500 V	7 A

- HIGH INPUT IMPEDANCE
- LOW ON-VOLTAGE
- HIGH CURRENT CAPABILITY

## **APPLICATIONS:**

- AUTOMOTIVE IGNITION
- DRIVERS FOR SOLENOIDS AND RELAYS

N - channel High Injection POWER MOS transistors (IGBT) which features a high impedance insulated gate input and a low on-resistance characteristic of bipolar transistors. This low resistance is achieved by conductivity modulation of the drain. These devices are particularly suited to automative ignition switching. They can also be used as drivers for solenoids and relays.



### ABSOLUTE MAXIMUM RATINGS

$V_{DS}$	Drain-source voltage (V <sub>GS</sub> = 0)	50	00	٧
$V_{GS}$	Gate-source voltage	±	20	V
I <sub>D</sub> (*)	Drain current (contin.) at T <sub>c</sub> = 25°C	;	7	Α
$I_{DM}$	Drain current (pulsed)	2	0	Α
		STHI07N50	STHI07N5	0FI
$P_{tot}$	Total dissipation at T <sub>c</sub> <25°C	100	35	W
	Derating factor	0.8	0.28	W/°C
T <sub>stg</sub>	Storage temperature	- 65 t	to 150	°C
T	Max. operating junction temperature	15	50	°C

(\*) Pulse width limited by safe operating area

June 1988 1/6

TH	<b>C</b> D	BA.	ΔI	n۸	TΛ	

## **TO-220 | ISOWATT220**

## **ELECTRICAL CHARACTERISTICS** ( $T_j = 25$ °C unless otherwise specified)

Parameters Test Conditions Min. Typ. Max.
---

## **OFF**

V <sub>(BR) DSS</sub>	Drain-source breakdown voltage	$I_D = 250 \ \mu A$ $V_{GS} = 0$	500		٧
I <sub>DSS</sub>	Zero gate voltage drain current (V <sub>GS</sub> = 0)	$V_{DS} = Max Rating$ $V_{DS} = Max Rating \times 0.8 T_{j} = 125^{\circ}C$		250 1000	μ <b>Α</b> μ <b>Α</b>
I <sub>GSS</sub>	Gate-body leakage current (V <sub>DS</sub> = 0)	$V_{GS} = \pm 20 \text{ V}$		± 100	nA

## ON (\*)

V <sub>GS (th)</sub>	Gate threshold voltage	$V_{DS} = V_{GS}$	I <sub>D</sub> = 250 μA	2	4	V
V <sub>DS (on)</sub>	Drain-source voltage	V <sub>GS</sub> = 10 V	I <sub>D</sub> = 7 A		2.7	V

## **DYNAMIC**

9 <sub>fs</sub>	Forward transconductance	V <sub>DS</sub> = 20 V	I <sub>D</sub> = 7 A	2.5			mho
C <sub>iss</sub> C <sub>oss</sub> C <sub>rss</sub>	Input capacitance Output capacitance Reverse transfer capacitance	V <sub>DS</sub> = 25 V V <sub>GS</sub> = 0	f= 1 MHz		850 90 40	950 140 80	pF pF pF

## **SWITCHING**

$ \begin{array}{c c} & \text{RESISTIVE LOAD} \\ t_{d \ (on)} & \text{Turn-on delay time} \\ t_{r} & \text{Rise time} \\ t_{d \ (off)} & \text{Turn-off delay time} \\ t_{f} & \text{Fall time} \\ \end{array} $	$V_{DD} = 400 \text{ V}$ $V_{g} = 10 \text{ V}$	$I_D = 10 \text{ A}$ $R_g = 100 \Omega$	100 700 500 800	1000	ns ns ns	
---	---	---	--------------------------	------	----------------	--

## **ELECTRICAL CHARACTERISTICS** (Continued)


Parameters	Test Conditions	Min.	Тур.	Max.	Unit	
------------	-----------------	------	------	------	------	--


## **SWITCHING** (continued)

INDUCTIVE LOAD						
t <sub>d (off)</sub> Turn-off delay time t <sub>f</sub> Fall time	$V_{DD} = 12 \text{ V}$ $V_{DS \text{ clamp}} = 350 \text{ V}$ $V_{GS} = 10 \text{ V}$ $L = 10 \text{ mH}$	$I_D = 7 \text{ A}$ $R_g = 100 \Omega$ $T_j = 100^{\circ}\text{C}$		1 1.1	1.4 1.5	μS μS
USE TEST	V <sub>CC</sub> = 14 V L = 7 mH	V <sub>DS clamp</sub> = 400 V	6			Α


<sup>(\*)</sup> Pulsed: Pulse duration = 300  $\mu$ s, duty cycle 1,5%

See note on ISOWATT220 or this datasheet







## Thermal impedence (standard package)




## Derating curve (standard package)




## Output characteristics



## Transconductance




## Static drain-souce on voltage




3/6


## Gate charge vs gate-source voltage




## Normalized on voltage vs temperature




## Reverse biased SOA




## Functional test circuit



## Functional test waveforms




## Switching times test circuit for resistive load




Pulse width  $\leqslant$  100  $\mu$ s Duty cycle  $\leqslant$  2%


## Switching time waveforms for resistive load




## Clamped inductive load and RBSOA test circuit



## Clamped inductive waveforms



## Gate charge test circuit



PW adjusted to obtain required V<sub>G</sub>

## ISOWATT220 PACKAGE CHARACTERISTICS AND APPLICATION.

ISOWATT220 is fully isolated to 2000V dc. Its thermal impedance, given in the data sheet, is optimised to give efficient thermal conduction together with excellent electrical isolation.

The structure of the case ensures optimum distances between the pins and heatsink. The ISOWATT220 package eliminates the need for external isolation so reducing fixing hardware. Accurate moulding techniques used in manufacture assure consistent heat spreader-to-heatsink capacitance.

ISOWATT220 thermal performance is better than that of the standard part, mounted with a 0.1mm mica washer. The thermally conductive plastic has a higher breakdown rating and is less fragile than mica or plastic sheets. Power derating for ISOWATT220 packages is determined by:

$$P_{D} = \frac{T_{j} - T_{c}}{R_{th}}$$

## THERMAL IMPEDANCE OF ISOWATT220 PACKAGE

Fig. 1 illustrates the elements contributing to the thermal resistance of transistor heatsink assembly, using ISOWATT220 package.

The total thermal resistance  $\vec{H}_{th (tot)}$  is the sum of each of these elements.

The transient thermal impedance, Z<sub>th</sub> for different pulse durations can be estimated as follows:

1 - for a short duration power pulse less than 1ms;

$$Z_{th} < R_{thJ-C}$$

2 - for an intermediate power pulse of 5ms to 50ms:

$$Z_{th} = R_{th,l-C}$$

3 - for long power pulses of the order of 500ms or greater:


$$Z_{th} = R_{thJ-C} + R_{thC-HS} + R_{thHS-amb}$$

It is often possibile to discern these areas on transient thermal impedance curves.


Fig. 1

#### ISOWATT DATA


Safe operating areas



Thermal impedance



Derating curve



6/6

SGS-THOMSON




## **VB020**

## FULLY INTEGRATED HIGH VOLTAGE DARLINGTON FOR ELECTRONIC IGNITION

#### ADVANCE DATA

1/5

- PRIMARY COIL VOLTAGE UP TO 450 V
- COIL CURRENT LIMIT INTERNALLY SET
- TTL/CMOS COMPATIBLE INPUT
- BUILT-IN COLLECTOR-EMITTER VOLTAGE CLAMPING
- OVERVOLTAGE PROTECTION OF THE DRIV-ING CIRCUIT
- FULLY INSULATED FIVE LEAD POWER PACKAGE




#### DESCRIPTION

The VB020 is a monolithic high voltage integrated circuit made using SGS-THOMSON Microelectronics Vertical Intelligent Power Technology, which combines a vertical current flow power darlington with a TTL/CMOS compatible input driving circuit.

Built-in protection circuits for coil current limiting and collector voltage clamping allows the VB020 to be used as a smart, high voltage, high current interface in advanced electronic ignition systems.

## SCHEMATIC DIAGRAM



June 1989


## **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Value	Unit
Ic	Collector Current (internally limited)	6.25	Α
V <sub>D</sub>	Driving Stage Supply Voltage	24	V
Vs	Control Circuit Supply Voltage	24	V
ID	Control Circuit Supply Current	200	mA
V <sub>IN</sub>	Maximum Input Voltage	Vs	V
P <sub>tot</sub>	Maxımum Power Dissipation at T <sub>case</sub> ≤ 25°C	50	W
Top	Operating Junction Temperature Range	- 40 to 150	°C
T <sub>stg</sub>	Storage Temperature Range	- 55 to 150	°C

## THERMAL DATA

R <sub>th j-ca</sub>	se Thermal Resistance Junction-case	Max	2.5	°C/W

## **CONNECTION DIAGRAM**



## **PIN FUNCTION**

N°	Name	Function			
1	GND	Emitter and Control Ground			
2	$V_D$	Driver Stage Supply Voltage			
3	Vc	High Voltage Open Collector Output			
4	٧s	Control Circuit Supply Voltage			
5	$V_{IN}$	Logical Input			



**ELECTRICAL CHARACTERISTICS**:  $V_B = V_{CC} = 12~V$ ;  $T_{amb} = 25~\%$ ;  $V_{IN} = 0.4~V$ ;  $R_C = 0.5~\Omega$ ;  $R_S = 300~\Omega$ ;  $R_D = 50~\Omega$ ; unless otherwise specified see fig 1

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V <sub>CL</sub>	High Voltage Clamp	Functional Test See Figs 3, 4	380		450	V
V <sub>CE(sat)</sub>	Saturation Voltage of the Power Stage	$I_C = 5$ A, $I_D = 40$ mA $V_{IN} = 5$ V pulsed $t_{on} = 300 \ \mu s, f_{osc} = 1$ Hz		1.5	2	V
V <sub>D</sub>	Base Driver Stage Supply Voltage		4.5		18	V
I <sub>D(stdby)</sub>	Base Driver Stage Standby Current	$V_{IN} = 0.4 V$			1	mA
V <sub>D(sw on)</sub>	Base Driver Stage Current at Switch-on	$V_{IN} = 4 V$		80	200	mA
Vs	Control Circuit Supply Voltage		5.6		9	٧
Is	Control Circuit Standby Current			2.5	10	mA
I <sub>CL</sub>	Coil Current Limit at Switch-on	Functional Test See Figs 3, 4	5.5	6	6.5	А
V <sub>INH</sub>	High Level Input Voltage	I <sub>C</sub> = 5 A	2.4		Vs	V
V <sub>INL</sub>	Low Level Input Voltage	$I_C < 2 \text{ mA}, V_{3,1} = V_B$	0		0.8	V
I <sub>INH</sub>	High Level Input Current	V <sub>IN</sub> = 2.4 V			100	μА
ts	Storage Time	$I_{C} = I_{CL}$ ; $V_{CL} = 350 \text{ V}$ $V_{IN} = 12 \text{ V}$ , See Figs 1, 2		12		μѕ
t <sub>f</sub>	Fall Time	$I_C = I_{CL}$ ; $V_{CL} = 350 \text{ V}$ $V_{IN} = 12 \text{ V}$ , See Figs 1, 2		1		μs
E <sub>5/6</sub>	Second Breakdown Energy Clamped	$I_C = I_{CL}$ ; $V_{CC} = 12V$	300			mJ

Figure 1: Test Circuit.




Figure 2: Resistive Switching Waveform.






Figure 3: Application Circuit.




Coil data · primary resistance  $R_C = 0.4 - 0.5$  ohm primary inductance  $L_C = 6 - 8$  mH

Figure 4: Input Voltage and Output Current Waveform.



## PACKAGE MECHANICAL DATA



	Dimensions					
	m	m	Inches			
	Min.	Min. Max.		Max.		
Α	15.8	16.2	0.622	0.637		
В	5.35	5.65	0.210	0.222		
С	3.3	3.8	0.130	0.149		
D	0.85	1	0.033	0.039		
E	10.16	Тур.	0.400	Тур.		
F	2.9	3.1	0.114	0.122		
G	0.5	0.75	0.019	0.029		
Η	20.25	20.75	0.797	0.817		
L	4.85	5.25	0.190	0.206		
М	3.5	3.7	0.137	0.145		
Ν	16	Тур.	0.630 Typ.			
Р	35.4	36.4	1.393	1.433		
Q	1.3	Тур.	0.051 Typ.			
R	19.1	19.9	0.752	0.783		
s	22.8	23.6	0.897	0.929		
Т	2.1	2.3	0.082	0.090		
U	3.1 Typ.		0.122 Typ.			
٧	1.4 Typ.		0.055 Typ.			
w	1.88	2.08	0.074	0.081		
Z	5.08	Тур.	0.200	Тур.		

The VB020 is a high voltage, power integrated circuit (P.I.C.) with a TTL/CMOS compatible input. The device intended for use as an interface between microprocessor and ignition coil in electronic ignition systems.

The input, Vin, of the VB020 is fed with a TTL/CMOS signal generated by an external controller or processor that determines both dwell time and ignition point. When vin is high (> 2.4V) the VB020 power output transistor conducts and a current controlled by the IC logic flows in the ignition coil. The current

is held by the IC logic flows in the ignition coil. The current is held constant at a level set internally by the P.I.C. until the ignition point, when Vin is driven low. During the turn—off of the transistor, the primary voltage is clamped at an internally set value, Vcl, typically 415V, in case accidental secondary open circuit conditions occur.

The transition from saturation to desaturation coil current limiting phase implies a maximum overshoot of 0.85 times the supply voltage without requiring an external RC network for frequency compensation.




## MULTIFUNCTION INJECTION INTERFACE

#### PRELIMINARY DATA

- DRIVES ONE OR TWO EXTERNAL DARLING-TONS
- DUAL AND SINGLE LEVEL CURRENT CON-TROL
- SWITCHMODE CURRENT REGULATION
- ADJUSTABLE HIGH LEVEL CURRENT DURA-TION
- WIDE SUPPLY RANGE (4.75 46V)
- TTL-COMPATIBLE LOGIC INPUTS
- **THERMAL PROTECTION**
- DUMP PROTECTION


the drive waveshape can be adjusted by external components. Other features of the device include dump protection, thermal shutdown, a supply voltage range of 4.75 - 46V and TTL-compatible inputs. The L584 is supplied in a 16 lead Powerdip package which uses the four center pins to conduct heat to the PC board copper.



## DESCRIPTION


The L584 is designed to drive injector solenoids in electronic fuel injection systems and generally inductive loads for automotive applications. The device is controlled by two logic inputs and features switchmode regulation of the load current driving an external darlington and an auxiliary one for the current recirculation. A key feature of the L584 is flexibility. It can be used with a variety of darlingtons to match the requirements of the load and it allows both simple and two level current control. Moreover,

#### **BLOCK DIAGRAM**



November 1988 1/11

## PIN CONNECTION



## **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Value
Vs	DC Supply Voltage (pin 1 open) Positive Transient Voltage	- 0.2V min ; + 50V MAX
	(pin 1 connected to $V_S$ , $\tau_f$ fall time constant = 100ms) (5ms $\leq t_{rise} \leq$ 10ms, $R_{source} \geq 0.5\Omega$ )	+ 60V MAX
V <sub>1</sub>	Input Voltage (pins 10, 11)	- 0.2V min ; + 7V MAX
V <sub>r</sub>	External Reference Voltage (pin 2)	- 0.2V min ; + 7V MAX
V <sub>sens</sub>	Sense Voltage (pin 3)	- 0.2V min ; + 7V MAX
V <sub>8</sub>	Max D. C. and Transient Voltage	50V
l <sub>r</sub>	Reference Current (pin 9)	5mA MAX
T <sub>stg</sub> , T <sub>J</sub>	Storage and Junction Temperature Range	- 55 to 150°C

## THERMAL DATA

Rth I-pins	Thermal Resistance Junction-pins	Max	15	°C/W
Rth J-amb	Thermal Resistance Junction-ambient	Max	80	°C/W*

<sup>\*</sup> Obtained with the GND pins soldered to printed circuit with minimized copper area.

## **PIN FUNCTIONS**

N°	Name	Functions
1	Dump Protection	With pin 1 connected to pin 14 the device is protected against dump voltage $\leq$ 60V. The protection operates at $V_s \geq$ 32V (typ.). If this protection is not used the pin must be left open.
2	Holding Current Control	The voltage V <sub>set</sub> applied to this pin sets the holding current level.
3	Sensing	Connection for load current sense resistor. Value sets the peak and holding current levels. $I_p=0.45/R_s$ (typ.); $I_h=V_{set}/R_s$ . (see block diagram and fig. 4).
4	Ground	Ground Connection. With pins 5, 12 and 13 conducts heat to pc board copper.
5	Ground	See pin 4.
6	Peak Current Timer	A capacitor connected between this pin and ground sets the duration of the high level current (t <sub>2</sub> in fig. 4).  If left open, the switchmode control of the peak is suppressed. If grounded, the current does not fall to the holding level.
7	Discharge Time Constant	A capacitor connected between this pin and ground sets the duration of $t_{\text{off}}$ (fig. 4). If grounded, the current switchmode control is suppressed.
8	PNP Driving Output	Current sink for external PNP darlington (for recirculation). $I_{dp} = 35 I_r$ (typ.).
9	Reference Voltage	A resistor connected between this pin and ground sets the internal current reference, $I_r$ . The recommended value is $1.2k\Omega$ , giving $I_r=1mA$ (typ.).
10	Input	TTL-compatible Input. A high level on this pin activates the output, driving the load.
11	Inhibit	TTL-compatible Inhibit Input. A high level on this input disables the output stages and logic circuitry, irrespective of the state of pin 10.
12 & 13	Ground	See Pin 4
14	Supply Voltage	Supply Voltage Input
15	NPN Driving Output	Current Source for External NPN Darlington (load driver). I <sub>dn</sub> = 100 I <sub>r</sub> (typ.)
16	Internal Clamping	Internal Clamp Zener for Fast Turnoff



**ELECTRICAL CHARACTERISTICS** (V s (pin 14) = 14.4 V;  $-40 \le T_J \le 105$  °C;  $R_{ref} = 1.20 \text{ k}\Omega$  unless otherwise noted; refer to fig. 1)

Symbol	Parameter	Test Conditions		Min.	Typ	р.	Max.	Unit
Vs	Operating Supply Voltage	Pin 1 Open		4.75			44	V
	operating supply voltage	Pin 1 & 14 Connected		4.75			27	٧
V <sub>d</sub>	Dump Protection Threshold	Pin 1 = V <sub>s</sub>		28			36	٧
R <sub>d</sub>	Dump Protection Input Resistance	Pin 1 to GND		18				kΩ
Iq	Quiescent Current	Pin 14					45	mA
Vı	Input Throshold Voltages	Din 10 9 11	Low				0.8	V
\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	Input Threshold Voltages	Pin 10 & 11	High	2.0				
	Innut Current	B: 40.0.44	Low	- 100				
11	Input Current	Pin 10 & 11	High				- 250	μА
Vr	Reference Voltage	Pin 9		1.15			1.35	V
R <sub>r</sub>	Reference Resistor Range	Pin 9 to GND $I_r = V_r/R_r$		1			3.3	kΩ
I <sub>6</sub>	Peak Duration Control Current	Pin 6 V <sub>pin 6</sub> ≤ 1.8V		I <sub>r</sub> / 9.5	50 I <sub>r</sub>		/ 6.00	Α
V <sub>6th</sub>	Peak Duration Control Comparator Threshold	Pin 6		1.20			1.60	V
V <sub>6SAT</sub>	Pin 6 Saturation Voltage	Pin 6 (discharge state	te)				200	mV
l <sub>7</sub>	Off Duration Control Current	Pin 7 V <sub>pin 7</sub> ≤ 1.8V		(I <sub>r min</sub> )/ 9	9.50	(I <sub>r N</sub>	<sub>1AX</sub> )/6.00	Α
V <sub>7th</sub>	Off Duration Control Comparator Threshold	Pin 7		1.20	·		1.60	V
V <sub>7SAT</sub>	Pin 7 Saturation Voltage	Pin 7 (discharge state)					200	mV
V <sub>spt</sub>	Peak Current Threshold Voltage	Pin 3		400			500	mV
V <sub>set</sub>	Holding Current Set Voltage Range	Pin 2		0			2	V
V <sub>set</sub>	Holding Current Threshold Voltage	Pin 3, Peak Value, dV/dt ≤ 1V/ <sub>s</sub>		V <sub>set</sub> - 0.01			V <sub>set</sub> + 0.01	V
l <sub>3</sub>	Pin 3 Bias Current	V <sub>pin 3</sub> = 500mV		- 200				μА
l <sub>2</sub>	Pin 2 Bias Current	V <sub>pin 2</sub> = 200mV		- 50				μА
V <sub>cl</sub>	Recirculation Zener Clamping Voltage	Pin 16 to Pin 15 @ 200µA into Pin 16		13.5			18.5	V
I <sub>dn</sub>	NPN Driver Source Current	V <sub>pin 15</sub> = 0V		70 x I	x I <sub>r</sub> 140		40 x I <sub>r</sub>	Α
l <sub>dp</sub>	PNP Driver Sink Current	V <sub>pin 8</sub> ≥ 4.75V		25 x l	r	6	0 x I <sub>r</sub>	Α

### APPLICATION INFORMATION

Controlled by a logic input and an inhibit input (both TTL compatible), the device drives the external darlington(s) to produce a load current waveform as shown in figure 4. This basic waveform shows that the device produces an initial high level current in order to ensure a fast opening, followed by a holding level current as long as the input is active. Both the peak and holding current are regulated by the L584's switchmode circuitry.

The duration of the high level current and the values of the peak and the holding currents can be adjusted by external components.

Moreover, by omitting C1, C2 or both it is possible to realize single-level current control, a transitory peak followed by a regulated holding current or a simple peak (figure 1).

The peak and holding current values are always

Figure 1: Components Connected to Pins 6 and 7 Determine the Load Current Waveshape.

COMPONENTS ON PINS 6 AND 7	LOAD CURRENT WAVEFORM
C1	5 - 6007
6 7 C2	S-6005
6 7 C2	5 - 6003
5-6008	5-6000

referred, in the following formula, to IE, emitter current of the external darlington Q2,

because the sensing detection is on the darlington emitter (not directly on the load).

The peak current level  $I_p$ , is set by the sensing resistor,  $R_s$ , and is found from :

$$I_p = 0.45 / R_s (typ)$$

The peak value of holding current level, I<sub>h</sub>, is set by a voltage (V<sub>set</sub>) applied to pin 2, giving:

$$I_{hp} = V_{setth} / R_s = (V_{set} \pm 10 mV) / R_s$$

The peak to hold current ratio is fixed by V<sub>set</sub>:

$$I_p / I_{hp} = 0.45 / V_{setth}$$

 $V_{\text{set}}$  is fixed by an external reference and a voltage divider ( $V_{\text{ext}}$ , R1, R2 in fig 2) :

$$V_{set} = V_{ext} * R2 / (R1 + R2)$$

Due to the particular darlington storage time and the device reaction time not very significant differences can be found between  $l_p$  and  $l_h$  values based on the previous formula and the real values seen in the applications.

If the holding current function is not used, pin 2 cannot be left floating and it must be connected to GND.

**Figure 2**: Application Circuit Showing the Optional Components. In particular it illustrates how the holding current level is adjusted independently of the peak current (with R1, R2, V<sub>ext</sub>) and how the internal zener clamp is connected. This circuit produces the waveforms shown in Fig. 4.





Figure 3: P.C. Board and Components Layout of the Circuit of Fig. 2 (1:1 scale).



The drive current for the two darlingtons and the waveform time constants are all defined in turn by a resistor between pin 9 and ground.

The recommended value for  $I_r$  is 1mA which is obtained with a 1.2K $\Omega$  resistor. The darlington drive currents are given by :

PNP :  $I_{dp} = 35 I_r \text{ typ.}$  NPN :  $I_{dn} = 100 I_r \text{ typ.}$ 

The duration of the high current level (t<sub>2</sub> in fig 4) is set by a capacitor connected between pin 6 and

ground. This capacitor, C1 is related to the duration,  $t_2$ , by :

$$t_2 = C_1 \frac{V_{6th} - V_{6sat}}{I_6} = 12 \frac{C_1}{I_{ref}}$$
 (typ.)

The discharge time constant ( $t_{off}$  in fig 4) is set by a capacitor  $C_2$  between pin 7 and ground and is found from :

$$t_{off} = C2 \cdot \frac{V_{7th} - V_{7sat}}{I_7} = 12 \cdot \frac{C_r}{I_{ref}} (typ)$$

Figure 4: Waveforms of the Typical Application Circuit of Fig. 2.




Figure 5: When pin 6 is grounded, as shown here, the injector current is regulated at a single level.




Figure 6: In this application circuit, pin 6 is left open to give a single peak followed by a regulated holding current.




Figure 7: Switchmode control of the current can be suppressed entirely by leaving pin 6 open and grounding pin 7. the peak current is still controlled.





Figure 8: Applications circuit using only one darlington with a single level of the injector current.



To have a very short off time when the L584 input goes LOW, an internal zener is available on pin 16. This zener is used with an external divider, R8, R9, as shown in figure 2. Suitable values can be found from:

$$V_{pin~16} \cong 15V + V_{BEQ2} + VRsense$$
 
$$V_{CQ2} \cong V_{pin~16} \cdot \frac{R9 + R8}{R8}$$

( $V_{CQ2}$  is the voltage at the collector of Q2.  $V_{CQ2}$  max is 47V if the pin 8 is used for slow recirculation as in fig. 2).

To ensure stability, a small capacitor (about 200pF) must be connected between the base and collector of Q2 when pin 16 is used.

A different opportunity for a fast off time is based on the use of the external zener diode Dz. In this case also the maximum Dz voltage value is 47V.

## LOAD DUMP PROTECTION

To protect the device against the positive load dump it is necessary to connect pin 1 to  $V_S$ . In this case, if  $V_S$  is higher than 32V, the device turns off  $Q_2$  and turns on  $Q_1$ . The external resistor  $R_6$  must be used (see application circuit) to avoid that pin 8 voltage exceeds 50V during load dump.  $R_6$  must be :

$$R_6 > \frac{V_{DUMP} - V_8}{I_{dp}}$$

where  $V_{DUMP}$  is the dump voltage value and  $V_8$ :  $4.75V < V_8 < 47V$ .

For this  $R_6$  value, the minimum supply voltage  $V_{Smin}$  guaranteeing Q1 operation is given by :

$$V_{Smin} = R6 \left( \frac{Ip}{B_{Q1}} - (+2) \frac{V_{BEQ1}}{R_5} \right) + V_{8sat}$$

In relation to  $V_{Smin}$  it is no more verified  $I_{dp} = 35 I_{ref}$  (typ) even if the system correct operation is completely guaranteed.

The L584 application circuit suggested in these notes allows the use of inductive loads with the lowest possible series resistance (compatible with constructional requirements) and therefore reduces notably the power dissipation.

For example, an electronic injector driven from 14.4V which draws 2.4A has a series resistance of  $6\Omega$  and dissipates 34.56W. Using this circuit a injector with a  $1\Omega$  series resistance can be used and the power dissipation is :

$$\begin{split} P_{d} &= R_{L}I_{L}^{2} + V_{D}I_{L} \left(1 - \sigma\right) + V_{sat} \cdot IL \ \sigma + R_{S} \ I_{L}^{2} \ \sigma \end{split}$$
 where  $R_{L} \ = resistance \ of injector = 1 \Omega$ 

$$V_D$$
 = drop across diode,  $V_D \cong 1V$   
 $V_{sat}$  = saturation voltage of Q2,  $\cong 1V$ 

Rs = R11 = 
$$185m\Omega$$
  
 $\sigma$  = duty cycle = 20%


therefore:

$$Pd \cong 5.76 + 1.92 + 0.48 + 0.21 = 8.37W$$

This given two advantages: the size (and cost) of the injector is reduced and the drive current is reduced from 2.4A to about 0.4A.

The application circuit of figure 9 is very similar to figure 2 except that it shows the use of two supplies: one for the control circuit, one for the power stage.

Figure 9: Application Circuit Showing How Two Separate Supplies Can Be Used.



In this application it is assumed that the 5V supply for L584 is taken from a logic supply, which is already protected, against load dump transients and vol-tage reversal.

Pin 1 must be left open, as shown in fig. 9, if Vs is always lower than 46V even during the voltage transients.

Note that toff is also related to the required current ripple ΔI on the peak or on the holding current level by:

$$t_{off} = -L$$
 In  $\frac{(I_o - \Delta I) R_L + V_{off}}{I_o R_L + V_{off}}$ 

Where: lo is the initial current value in OFF condition (equal to Ip or IH in accordance to the current level considered),

RL is the series resistance value of the inductance L:

Therefore C2 can be dimensioned directly by:

$$C_2 = \frac{I_{REF} L}{12} \quad \frac{In}{R_L} \quad \frac{(I_0 - \Delta I) R_L + V_{OFF}}{I_0 R_L + V_{OFF}}$$

Note that toff is the same for both the peak and holding current.

$$\begin{array}{l} t_{on} \text{ time is given by :} \\ t_{on} = \begin{array}{l} L \\ \overline{R} \text{ In } \end{array} \frac{V_{on} - R(I1 - \Delta I)}{V_{on} - RI1} \end{array}$$

where: I1 is the final current value in ON condition (equal to Ip or IH in accordance to the current level considered).

$$R = R_L + R_{SENSE}$$

$$V_{on} = V_S - V_{CFSat}Q2$$

If the constant times are respectively

it is possible to consider a purely inductive load and therefore:

$$t_{off} = L \frac{\Delta I}{V_{on}}$$
;  $t_{on} = L \frac{\Delta I}{V_{on}}$ 






## INJECTOR DRIVER


- INTERNAL CURRENT SENSING
- PRECISION OUTPUT CURRENT LEVELS 2.4A/0.6A (L9335) AND 4A/1A (L9336)
- LOW OUTPUT SATURATION VOLTAGE 2.5V AT I<sub>O</sub> = 1.5A (L9335) AND 3V AT I<sub>O</sub> = 3A (L9336)
- MICROPROCESSOR COMPATIBLE INPUT
- DISABLE INPUT APPLICABLE FOR SWIT-CHING OFF DURING LOAD DUMP
- INTERNAL COMPENSATION
- INTERNAL SUPPLY STABILIZING ZENER DIODE




The L9335 and L9336 are monolithic integrated constant current sink drivers with internal current sensing and precision stable output current. The output current waveformfor inductive load with switching to the holding current level after the peak current level has been reached is fitted for driving fuel injectors.



## PIN CONNECTION



November 1988 1/4



## **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Value	Unit	
Vs	Pin 5 Voltage	min – 1	V	
V <sub>IN</sub>	Input Voltage	- 6 to 24	V	
Is	D.C. Supply Current	50	mA	
	Pulse Supply Current (dump transient : 5 ms $\leq$ $t_{rise} \leq$ 10 ms, $\tau_f$ fall time constant = 100 ms)	150	mA	
T <sub>j</sub> , T <sub>stg</sub>	Junction and Storage Temperature Range	- 55 to 150	°C	

## PIN DESCRIPTION

N°	Name	Functions
1	Input	A high voltage level at this pin activates the output sink stage.
2	Disable	Voltage at this pin higher than the disable threshold disables the output stage and resets the reference to the I <sub>OP</sub> value.
3	Ground	Common Ground Terminal
4	Output	Open collector output of the current sink darlington transistor.
5	Supply	Internal zener diode between pin 5 and 3 stabilizes the supply voltage for the signal processing circuitry.

## THERMAL DATA

R <sub>th J-case</sub> T	Thermal Resistance Junction Case	3	°C/W

## **ELECTRICAL CHARACTERISTICS** ( $V_s = 14.4~V$ ; $-40~C \le T_j \le 125~C$ unless otherwise specified)


Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
I <sub>OP</sub>	Output Peak Current (L9335) (L9336)	$V_1 = 5 \ V$ ; $V_2 = 0$	1.74 3.40	2.30 4.20	2.8 5.10	Α
Іон	Output Hold Current (L9335) (L9336)	$V_1 = 5 \ V ; \qquad V_2 = 0$	0.51 0.95	0.6 1.10	0.69 1.30	Α
Vos	Output Saturation Voltage (L9335) (L9336)	$I_O = 1.5 \text{ A}$ ; $V_1 = 5 \text{ V}$ $I_O = 3 \text{ A}$ ; $V_2 = 0$		1.0 1.5	2.5 3.0	٧
I <sub>OL</sub>	Output Leakage Current	$V_1 = 0$ ; $V_0 = 17 V$ ; $V_2 = 0$			30	μΑ
BV <sub>0</sub>	Output Sustaining Voltage	$I_0 = 2 \text{ mA} ; V_1 = 0 ; V_2 = 0$	42			V
V <sub>IL</sub>	Input Low Voltage				0.8	٧
V <sub>IH</sub>	Input High Voltage		2.0			V
II	Input Current	V <sub>1</sub> = 2 V			200	μΑ
V <sub>2T</sub>	Disable Input Thresh Voltage		1.10	1.5	1.90	V
V <sub>2H</sub>	Disable Input Hyster.			50		mV
I <sub>DB</sub>	Disable Input Bias Current		- 30		30	μА
VzcL	Supply Stabilizing Zener	I <sub>S</sub> = 20 mA	6	7.5	9	٧
ΙQ	Quiescent Current	V <sub>S</sub> = 5.5 V		2.5	10	mA

#### CIRCUIT OPERATION

L9335/6 are inductive load actuators particularly suited as automotive electronic fuel injectors, relays and solenoids drivers. The devices provide two driving output current levels: the peak and the holding current. During the switch on phase the output remains in saturation until the preset peak current, able to guaranteed the actuation (i.e. injectors opening), is reached: at this moment the internal reference is switched to the holding current value and the holding current is stabilized. In this way the injectors are held open and the load power dissipation is reduced.

The logical input, TTL compatible, in High status activates the output current sink stage.

Figure 1: Application and Test Circuit.




In the circuit in Fig. 1 the input voltage into the disable pin is:

$$V_2 = V_S - \frac{R_2}{R_1 + R_2}$$

If overvoltage at VS causes the V2 to overcome the disable threshold, the output stage is switched off. After the supply voltage drops below the dump threshold (set with the R1, R2 ratio) the switch on phase takes place again if the input is still high.

The switch off phase is characterized by the increase of the output voltage to the external clamping zener value as the output current when overvoltages occurs.

Figure 2: Typical Waveforms.






## QUAD INVERTING TRANSISTOR SWITCH

- OUTPUT VOLTAGE TO 50V
- OUTPUT CURRENT TO 1.2A
- VERY LOW SATURATION VOLTAGE
- TTL COMPATIBLE INPUTS
- INTEGRAL SUPPRESSION DIODE

## DESCRIPTION


The L9222 monolithic quad transistor switch is designed for high current, high voltage switching applications.

Each of the four switches is controlled by a logic input and all four are controlled by a common enable input. All inputs are TTL-compatible for direct connection to logic circuits. Each switch consists of an open-collector transistor plus a clamp diode for applications with inductive loads.



The emitters of the four switches are connected together to GND. The switches of the same device may be paralled. The device is intended to drive coils such as relays, solenoids, unipolar stepper motors, LED etc.


## **BLOCK DIAGRAM**



#### **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Value	Unit
V <sub>OUT</sub>	Output Voltage	- 0.7 to 50	٧
Vcc	Logic Supply Voltage	7	٧
Vı	Input Voltage	- 0.7 to V <sub>CC</sub> + 0.3	٧
T <sub>J</sub> , T <sub>ST</sub>	Junction and Storage Temperature Range	- 55 to 150	°C

## PIN CONNECTIONS (top view)



#### **TRUTH TABLE**

Enable	Input	Power Out
Н	L	ON
Н	Н	OFF
L	×	OFF


For each input : H= High level L= Low level X = Don't care

R <sub>th J-amb</sub>	Thermal Resistance Junction-ambient	Max	90	°C/W
R <sub>th-J-case</sub>	Thermal Resistance Junction-case	Max	14	°C/W

## **ELECTRICAL CHARACTERISTICS**

 $(V_{CC} = 5Vdc \pm 5\% \ V_{EN} = 5V - 40 \le T_j \le 125^{\circ}C$  unless otherwise specified)

Symbol	Parameter	Test C	onditions	Min.	Тур.	Max.	Unit
V <sub>CE(sus)</sub>	Output Sustaining Voltage	V <sub>IN</sub> = 2V V <sub>EN</sub> = 2V I <sub>OUT</sub> = 100mA		46			V
I <sub>CEX</sub>	Output Leakage Current	$V_{CE} = 50V$ $V_{IN} = 2V$ , $V_{EN}$	= 0.8V			1	mA
V <sub>CE(sat)</sub>	Collector Emitter Saturation	V <sub>IN</sub> ≥ 0.8V	I <sub>OUT</sub> = 0.1A I <sub>OUT</sub> = 0.3A I <sub>OUT</sub> = 0.6A - 40 + 105°C			0.3 0.5 0.8	V
V <sub>IL</sub>	Input Low Voltage					0.8	V
II.	Input Low Current	$V_{IN} = 0.4V$		- 15			μΑ
$V_{IH}$	Input High Voltage			2.0			V
I <sub>IH</sub>	Input High Current	V <sub>IN</sub> ≥ 2.0V		- 15			μΑ
Is	Logic Supply Current	All Outputs ON I <sub>OUT</sub> = 06A			50	90	mA
		All Out	puts OFF		10	20	mA
I <sub>R</sub>	Clamp Diode Leakage Current	V <sub>R</sub> = 50V Diode Reverse Voltage				100	μА
$V_{F}$	Clamp Diode Forward Voltage	I <sub>F</sub> = 0.6A				1.8	V
		I <sub>F</sub> = 1.2A				2.0	
l <sub>out</sub>	Output Current	$V_{IN} = 0.4V, V_{S}$ R = $10\Omega$	= 13V	0.9	1.2		А
T <sub>PHL</sub>	Propagation Delay Time (high to low transition)	$T_J = 25$ °C $I_L = 600$ mA				20	μs
T <sub>PHL</sub>	Propagation Delay Time (low to high transition)	I <sub>L</sub> = 600mA T <sub>J</sub> = 25°C			1	20	μs
V <sub>ENL</sub>	Low Enable Voltage					0.8	V
I <sub>ENL</sub>	Low Enable Current	V <sub>EN</sub> = 0.4V		- 15			μА
V <sub>ENH</sub>	High Enable Voltage			2.0			V
I <sub>ENH</sub>	High Enable Voltage	V <sub>EN</sub> ≥ 2.0V		- 15		15	μΑ






## **DUAL HIGH CURRENT RELAY DRIVER**

- HIGH OUTPUT CURRENT
- INPUT COMPARATOR WITH WIDE RANGE COMMON MODE OPERATION AND GROUND COMPATIBLE INPUTS
- INPUT COMPARATOR HYSTERESIS
- SHORT CIRCUIT PROTECTION OF OUTPUT TO 16V (for L9305) AND 12V (for L9305C)
- INTERNÀL THERMAL PROTECTION WITH HYSTERESIS
- INTERNAL OUTPUT OVERVOLTAGE CLAMP-ING
- SINGLE SUPPLY VOLTAGE (3.5V up to 18V)

#### DESCRIPTION

The L9305 and L9305C are a monolithic interface circuit with differential input comparator and open collector output able to sink high current specifically to drive relays, lamps, d.c. motors.

Particular care has been taken to protect the device




against destructive failures - short circuit of outputs to Vs, output overvoltages, supply overvoltage.

A built in thermal shut-down switches off the device when the IC's internal dissipation becomes too high and the chip temperature exceeds the security threshold.

The input comparator hysteresis increases the interface's noise immunity, allowing the correct use in critical environments as automotive applications.

#### **BLOCK DIAGRAM**




#### **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Value	Unit
V <sub>5</sub>	Supply Voltage	(*) 20	٧
V <sub>7</sub>	Driver Supply Voltage	26	٧
I <sub>ZS</sub>	Supply Zener Clamp Current (DC) (PULSED) (**)	30 80	mA mA
Vı	Comparator Input Voltage Range	- 0.2 to 24	V
Vı	Differential Input Voltage	24	٧
T <sub>J</sub> , T <sub>stg</sub>	Junction and Storage Temperature	- 55 to 150	°C
V <sub>sc</sub>	Max. Output Voltage in Short Circuit (L9305)	up to 16	V
V <sub>sc</sub>	Max. Output Voltage in Output Short Circuit (L9305C)	up to 12	٧
P <sub>tot</sub>	Power Dissipation at T <sub>amb</sub> = 85°C	928	mW
I <sub>o</sub>	Output Current	Int. limited	

<sup>(\*)</sup> The maximum allowed supply voltage without series resistors is limited by the built-in zener protection diodes.

#### PIN CONNECTION (top view)



-					
1	R <sub>thi-pins</sub>	Thermal Resistance Junction-pins	Max	15	°C/W
ŀ	R <sub>thj-amb</sub>	Thermal Resistance Junction-ambient	Max	70	°C/W


<sup>(\*\*)</sup>  $T_{on} \le 2.5 \text{ ms}$ ; repetition time  $\ge 30 \text{ ms}$ .

**ELECTRICAL CHARACTERISTICS** ( $V_5 = 14.4V$ ,  $T_{amb} = 25^{\circ}C$ ; refer to block diagram unless otherwise specified)

Symbol	Parameter	Test Cond	ditions	Min.	Тур.	Max.	Unit
V <sub>5</sub>	Supply Voltage			3.5		18*	V
I <sub>S</sub> "st.by"	Supply Current	$V_i^+ - V_i^- \ge 70 \text{mV}$	for <b>L9305</b>		5	8	mA
Ison	Supply Current	$V_{I}^{-} - V_{I}^{+} > 70 \text{mV}$			18	30	
V <sub>CZ</sub>	Output Clamping Voltage (for each channel)	I <sub>OUT</sub> = 1A		20		27	V
Vzs	Supply Voltage Clamp	I <sub>ZS</sub> = 10mA		20		27	٧
V <sub>IH</sub>	Comparator Hysteresis	$V_{l}^{+} - V_{l}^{-} = 200 \text{mV}$ f = 1kHz	'pp	20		70	mV
IB	Input Bias Current	$V^{+} = V^{-} = 0V$			0.2	1	μА
los	Input Offset Current	$V^{+} = V^{-} = 0V$			± 20	± 200	nA
CMR	Input Common Mode Range	$V_5 = 3.5V \text{ to } 18V$		0		V <sub>5</sub> – 1.6	V
Isc	Output Short Circuit	$V_{1}^{-} - V_{1}^{+} \ge 70 \text{mV}$	for <b>L9305</b>	1.2	1.5	1.7	Α
	Current for Each Channel		for <b>L9305C</b>	1	1.5	2.3	
Ico	Driver Transistor Current	$V_I^ V_I^+ \ge 70 \text{mV}$	DC			300	mA
	Capability		Pulsed (**)			600	
V <sub>CSAT</sub>	On Status Saturation Voltage	$V_i^ V_i^+ \ge 70 \text{mV}$ $I_{CD} = 100 \text{mA}$ $I_{COUT} = 1.2 \text{A}$ $I_{COUT} = 1 \text{A}$	for L9305 for L9305C			1	V
loL	Output Leakage Current	$V_{I}^{+}-V_{I}^{-}\geq70\text{mV}$	for <b>L9305</b> for <b>L9305C</b>			250 500	μA μA

The maximum allowed supply voltage without limiting resistors is limited by the built-in protection zener diodes see  $V_{CZ}$ ,  $V_{ZS}$  Spec. velues.  $T_{ON} \le 2.5$  ms; repetition time  $\ge 30$  ms.

## **TEST AND APPLICATION CIRCUIT**



#### **APPLICATION INFORMATIONS** (refer to application circuit)

D1 and D2 diodes are required only for reverse polarity protection.

If  $V_S$  is higher than  $V_{ZS}$  a resistor  $R_S$  is necessary to limit the zener current  $I_{ZS}$ . In order to determine  $R_S$  value the following equations can be used :

1) 
$$\frac{V_{SMAX} - V_{D1} - V_{ZSmin}}{R_S} < I_{ZS MAX}$$

2) Vs min - VD1 - Rs x ISON MAX Vs min

where from Tamb = 25°C:

- V<sub>S MAX</sub> and V<sub>S min</sub> are the maximum and minimum values of power supply voltage
- V<sub>D1</sub> is the forward diode D1 voltage drop
- Vzs min = 20V
- Izsmax = 30mA for d.c. mode and Izsmax = 80mA for pulsed mode (see Absolute maximum ratings)

## - ISOM MAX = 30mA

- Vs min = 3.5V

If no R<sub>S</sub> value can satisfy the system 1), 2) a more powerful external zener  $D_{Z1} = 18V$  is required.

Then 1) becomes:

$$\frac{V_{S MAX} - V_{D1} - 18}{Bs} < I_{DZ MAX}$$

where  $I_{DZ\,MAX}$  is the maximum allowed  $D_{Z1}$  current.  $V_A$  voltage cannot be higher than 20V otherwise output overvoltage protection may be activated. Morever  $V_A$  must be less than 16V (for L9305) or 12V (for L9305C) if short circuit protection is required.


 $D_{Z2}$  = 22 to 24V is a mandatory for output 7 protection if  $V_S$  is higher than 26V.

#### MOUNTING INSTRUCTION

The L9305 and L9305C are assembled in the Powerdip package, in which 8 pins (from 9 to 16) are attached to the frame and remove the heat dissipated by the chip.


Figure 2 and 3 show two different heatsinking possi-

Figure 2: Example of Heatsink Using PC Board Copper (I = 65 mm).



bilities. In the first case, a PC board copper area is used as a heatsink (I = 65mm), while, in the second case, the device is soldered to an external heatsink. In both examples, the thermal resistance junctionambient is 35°C/W.

Figure 3: Example of an External Heatsink.





# DUAL HIGH CURRENT LOW SIDE DRIVER


#### PRELIMINARY DATA

- HIGH OUTPUT CURRENT
- INPUT COMPARATOR WITH WIDE RANGE COMMON MODE OPERATION AND GROUND COMPATIBLE INPUTS
- INPUT COMPARATOR HYSTERESIS
- SHORT CIRCUIT PROTECTION WITH SOA PROTECTION OF OUTPUT
- INTERNAL THERMAL PROTECTION WITH HYSTERESIS
- SINGLE SUPPLY VOLTAGE (3.5V to 28V)

#### DESCRIPTION

The L9307/9 is a monolithic integrated circuit with differential input comparator and open collector output able to sink high current specially to drive relays, lamps, d.c. motors.


Particular care has been taken to protect the device against destructive failures, i.c. short circuit of outputs to Vs, SOA protection, supply overvoltage.



A built in thermal shut-down switches off the device when the IC's internal dissipation becomes too high and the chip temperature exceeds security threshold.

The input comparator hysteresis increases the interface's noise immunity allowing the correct use in critical environments as automotive applications.


#### **BLOCK DIAGRAM**



#### **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parame	Value	Unit	
I <sub>ZS</sub>		OC Conditions Pulsed : Ton < 2.5ms ; d < 8%	30 80	mA mA
Vs	Supply Voltage	28	V	
Io	Output Current	Internally Limited	°C	
T <sub>J</sub> , T <sub>stg</sub>	Junction and Storage Temperature	Range	- 55 to 150	∘C
V <sub>O</sub> 1, 2	Output Voltage		- 0.3 to 28	V
P <sub>tot</sub>	Power Dissipation at T <sub>amb</sub> = 85°C	for MULTIWATT-11	1.7	w
P <sub>tot</sub>	Power Dissipation at T <sub>amb</sub> = 85°C	for SIP-10	1.3	W


## PIN CONNECTIONS (top view)



			MULTIWATT	SIP-10	
Rth J-amb	Thermal Resistance Junction-ambient	Max	38	50	°C/W
Rth J-case	Thermal Resistance Junction-case	Max	3	10	°C/W

<sup>(\*)</sup> TON 25ms; repetition time ≤30ms (\*\*) The maximum allowed supply voltage without limiting resistor is limited by the built-in protection zener diode: see V<sub>zs</sub> spec. values If Vs is higher than Vzs a resistor Rs is necessary to limit the zener current Izs

Figure 1: Typical Applications.




Note: a) Rs required only to limit Izs whenever Vs exceeds Vzs voltage value.

**ELECTRICAL CHARACTERISTICS** (V  $_s$  = 14.4V ;  $T_{amb}$  =  $-40^{\circ}C$  to  $85^{\circ}C$ ;  $R_S$  =  $100\Omega$  refer to block diagram unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V <sub>IH</sub>	Hysteresis of the Input Comparator	$V_{in} = 200 \text{mV}_{PP}$ ; f = 1kHz	20		80	mV
I <sub>B</sub>	Input Bias Current			0.2	1	μА
los	Input Offset Current			± 50	± 400	nA
CMR	Input Common Mode Range	V <sub>s</sub> = 6 to 18V	0		V <sub>ST</sub> - 1.6	V
Isc	Output Short Circuit Channel (typ SOA curve, see fig.2)	V <sub>1</sub> - V <sub>1</sub> > 70mV V <sub>out</sub> 1, 2 = 16V T <sub>amb</sub> = 25 to 85°C T <sub>amb</sub> = - 40 to 25°C V <sub>out</sub> 1, 2 = 6V			0.8 0.9 2.5	A A A
I <sub>D</sub>	Driver Transistor Curr. Capability	$V_1^ V_1^+ > 70 \text{mV}$ $V_S = 6 - 16 \text{V}$ DC Conditions Pulsed : $T_{on} = 2.5 \text{ms}$ ; d < 8%			300 600	mA mA
l <sub>o</sub> 1, 2	Output Current for Each Channel	(see fig.2) $V_{out}$ 1, 2 < 2V; $V_1^ V_1^+ > 70 \text{mV}$ $I_d = 100 \text{mA}$	1.5			Α
V <sub>Csat</sub>	On Status Saturation Voltage	$V_1^ V_1^+ > 70 \text{mV}$ $I_d = 100 \text{mA}$ $I_{out}$ 1, 2 = 1.2A			1.2	V
I <sub>OL</sub>	Output Leakage Curr.	$V_1^+ - V_1^- > 70 \text{mV}$ $V_S = 18 \text{V}$		10	250	μΑ
V <sub>st</sub>	Supply voltage (pin 7)		3.5		18	٧
I "st.by"	Supply Current	$V_1^+ V_1^- > 70 \text{mV}$		5	8	mA
I"ON"	Supply Current	$V_1^+ V_1^- > 70 \text{mV}$		18		mA
V <sub>ZS</sub>	Voltage Clamp Supply Protection	I <sub>ZS</sub> = 10mA	20		27	V

Figure 2: SOA Protection.







## DUAL LOW SIDE DRIVER


#### ADVANCE DATA

- DARLINGTON OUTPUT STAGE
- INPUT COMPARATOR WITH WIDE RANGE COMMON MODE OPERATION AND GROUND COMPATIBLE INPUTS
- INPUT COMPARATOR HYSTERESIS
- SHORT CIRCUIT PROTECTION OF OUTPUT WITH SOA PROTECTION
- INTERNAL THERMAL PROTECTION WITH HYSTERESIS
- SINGLE SUPPLY VOLTAGE FROM 3.5V UP TO 28V

#### DESCRIPTION

The L9308 is a monolithic interface circuit with differential input comparator and open collector output able to sink current specifically to drive lamps, relays, d.c. motors, electro valves etc.


Particular care has been taken to protect the device against destructive failures - short circuit of outputs to Vs, SOA protection, supply overvoltage.



A built in thermal shut-down switches off the device when the IC's internal dissipation becomes too high and the chip temperature exceeds the security threshold.


The input comparator hysteresis increases the interface's noise immunity allowing the correct use in critical environments as automotive applications.

#### **BLOCK DIAGRAM**



1/5

#### PIN CONNECTION (Top view)



## **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter		Value	Unit
I <sub>SZ</sub>	Current Into Supply Clamp Zener Diode	T <sub>amb</sub> = 25°C, DC Pulsed (*)	30 80	mA mA
Vs	Supply Voltage		28	V(**)
I <sub>0</sub>	Output Current		Internally Limited	
T <sub>J</sub> , T <sub>stg</sub>	Junction and Storage Temperature		- 55 to + 150	°C
P <sub>tot</sub>	Power Dissipation at T <sub>amb</sub> = 85°C		650	mW

(\*) TON  $\leq$  2.5ms ; repetition time > 30ms.

R <sub>th j-amb</sub>	Thermal Resistance Junction-ambient	Max	100	°C/W

<sup>(\*\*)</sup> The maximum allowed supply voltage without limiting resistor is limited by the built-in protection zener diode: see V<sub>zs</sub> spec. values. If V<sub>s</sub> is higher than V<sub>zs</sub> a resistor R<sub>s</sub> is necessary to limit the zener current I<sub>zs</sub>

# **ELECTRICAL CHARACTERISTICS** (V $_S$ = 14.4V ; - 40°C $\leq$ $T_{amb},$ $\leq$ 85°C; $R_S$ = 100 $\Omega$ unless otherwise noted)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
V <sub>IH</sub>	Hysteresis of the Input Comparater	$V_{IN} = 200 \text{mVpp}$ ; f = 1kHz	20		80	mV
lΒ	Input Bias Current	$V_1^+ = V_1^- = 0$		0.2	1.0	μА
Ios	Input Offset Current	$V_1^+ = V_1^- = 0$		± 50	± 400	nA
CMR	Input Common Mode Range	$V_s = 6 - 18V$ $T_{amb} = 25$ °C	0		V <sub>ST</sub> - 1.6	V
I <sub>sc</sub>	Output Short Circuit Current for Each Channel (see fig. ?)	$V_{IN} - V_{IN} > 70 \text{mV}$ $V_S = 16 \text{V}$ $T_{amb} = 25^{\circ}\text{C to } 85^{\circ}\text{C}$ $T_{amb} = -40^{\circ}\text{C to } 25^{\circ}\text{C}$ $V_{OUT 1, 2} = 6 \text{V}$			0.5 0.6 1.2	A A A
V <sub>CSAT</sub>	On Status Saturation Voltage	$T_{amb} = -40^{\circ}\text{C} \text{ to } 25^{\circ}\text{C}$ $V_{1}^{-} - V_{1}^{+} > 70\text{mV}$ $I_{OUT~1,~2} = 300\text{mA}$ $T_{amb} = 25^{\circ}\text{C} \text{ to } 85^{\circ}\text{C}$		1.0	1.5 1.4	v v
I <sub>OL</sub>	Output Leakage Current	$V_1^ V_1^- > 70 \text{mV}$ $V_S = 18 \text{V}$ $V_S = 5 \text{V}$		10	300 20	μΑ μΑ
V <sub>ST</sub>	Supply voltage (pin 6)		3.5		18	V
1-st by-	Supply Current	$V_1^+ - V_1^- > 70 \text{mV}$		5	8	mA
I-on-	Supply Current	$V_1^ V_1^+ > 70 \text{mV}$		18		mA
V <sub>zs</sub>	Voltage Clamp Supply Protection	I <sub>ZS</sub> = 10mA	20		27	V
I <sub>Omin</sub>	Minimum Output Current with the Outputs connected Together	V <sub>CSAT</sub> = 1.5V	400			mA
t <sub>r</sub> t <sub>f</sub>	Rise Time (see fig. 2) Fall Time	$I_{OUT} = 50 \text{mA}$ $T_{amb} = 25^{\circ}\text{C}$			2 2	μs
t <sub>don</sub> t <sub>doff</sub>	Delay Time On Delay Time Off	$I_{OUT} = 50 \text{mA}$ $T_{amb} = 25^{\circ}\text{C}$			10 10	μs

Figure 1 : Switching Time Test Circuit.




Figure 2 : Switching Time Waveforms for Resistive Loads.






Figure 3: Typical Application and Test Circuit.



Notes: a) Rs required only to limit Izs whenever Vs exceeds Vzs voltage value

b) C<sub>1</sub>, C<sub>2</sub> cut high frequency gain during current limiting.

Figure 4: Typical SOA Characteristic.









## WINDOW LIFT CONTROLLER

#### ADVANCE DATA

- FOUR POWER OUTPUTS UP TO 200 mA EACH ONE - FOR RELAIS DRIVING PRO-VIDED WITH INTERNAL RECIRCULATION
- TWO PROGRAMMING INPUTS FOR WINDOWS OPERATING MODE SELECTION
- ONLY TWO WIRES CONNECTING EACH KEYBOARD TO THE DEVICE
- WINDOW STATUS DETECTION BASED ON THE MOTOR CURRENT RIPPLE
- IGNITION KEY AND DOOR STATUS SENSING.
- CLOCK FREQUENCY DEFINED BY AN EXTERNAL CAPACITOR
- ESD PROTECTION

#### DESCRIPTION

The L9324 is a monolithic low side driver - realized with ST Multipower-BCD mixed technology - specially suited as window lift in automotive environment. The device drives four window motor control relais and it allows two possible window operating

modes: the automatic (one touch) and the normal mode.


The window status (steady state, travel end) is checked by means of the ripple absence on the motor current.

The application circuit is able to withstand the load dump up to 80 V.

The device is assembled in 20 Lead Plastic DIP.




#### PIN CONNECTION (top view)



October 1988

#### **BLOCK DIAGRAM**



#### **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Value	Unit
V <sub>5</sub>	D.C. Supply Voltage D.C. Reverse Supply Voltage	25 - 0.7	V
I <sub>14, 15,</sub> 17, 18	$\begin{array}{l} \text{Max. Relais Driver Output Currents} \\ \text{(in dump condition : } V_{\text{DUMP}} = 80V \text{ 5ms} \leq t_{\text{rise}} \leq 10\text{ms)} \\ \tau_{f} \text{ Fall Time Constant} = 100\text{ms } R_{\text{SOURCE}} \geq 0.5\Omega \end{array}$	1	A
T <sub>J</sub> , T <sub>stg</sub>	Junction and Storage Temperature Range	- 55 to 150	∘c

R <sub>thj-amb</sub> Thermal Resistance Junction-ambient	80	°C/W
--	----	------

## $\textbf{ELECTRICAL CHARACTERISTICS} \; (V_{BATT} = 14V, -40^{\circ}C \leq T_{amb} \leq 85^{\circ}C, \, unless \; otherwise \; specified)$

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V <sub>5</sub>	Operating Supply Voltage		8		16	V
I <sub>q5</sub>	Quiescent Current (OFF condition)			1	2	mA
I <sub>q5ON</sub>	Quiescent Current (ON condition)			30		mA
V <sub>OVth</sub>	(pin 20) Overvoltage Protection Threshold (power output stage)		17	22	27	V
V <sub>14, 15,</sub>	Relais Driver Output Saturation Voltage	I <sub>14, 15, 17, 18</sub> = 200mA		0.7	1	V
V <sub>cz</sub>	Internal Voltage Clamp at the Outputs (pin 14, 15, 17, 18)			26		<b>&gt;</b>
V <sub>11, 13th</sub>	Ripple Detection Threshold			20	40	mV
I <sub>AUX7</sub>	Auxiliary Output Source Current			20		mA
V <sub>6</sub>	Keyboard Reference Voltage	0 < I <sub>6</sub> < 100mA	5.5	6.5	7.5	V
I <sub>6</sub>	Keyboard Reference Output Current			100	120	mA
	Keyboard Input Comparator Threshold for Pin 9 and Pin 10 S <sub>1</sub> S <sub>2</sub> S <sub>3</sub> S <sub>4</sub>	$V_6 = 6.5V$ $V_6 = 6.5V$ $V_6 = 6.5V$ $V_6 = 6.5V$	4.65 2.42 1.18 0.33	4.90 2.55 1.25 0.35	5.15 2.68 1.32 0.37	V V V
R <sub>9</sub> , R <sub>10</sub>	Comparator Input Resistances		50			ΚΩ
V <sub>2th</sub> , V <sub>3th</sub>	Programming Input Threshold Voltage			1.5		V
V <sub>1th</sub>	Ignition KeyThreshold Voltage			1.5		V
V <sub>4th</sub>	Door Input Threshold Voltage			0.5		V
Т	Clock Period	C <sub>EXT</sub> = 2.2nF	1	1.5	2	ms
t <sub>fd1</sub>	Keyboard Filter Delay Time		16T		32T	ms
t <sub>fd2</sub>	Door and Key Filter Delay Time		32T		64T	ms
t <sub>dabs</sub>	Delay Time between the Ripple Absence and the Motor Stop		30T		36T	ms
t <sub>fd3</sub>	Ripple Filter Delay Time at Motor Start-up		32T		48T	ms
t <sub>stup</sub>	Start-up Delay Time		150T		182T	ms

#### **FUNCTIONAL DESCRIPTION**

#### PIN FUNCTIONS

1 - Ignition key input. This pin must be connected, through a resistor, to the ignition key; in this way, at ignition key turn on (high level at pin 1), the full operating mode of the device is enabled. The a.m. resistor, together an internal zener, provides to protect

this input in load dump condition; recommended value for this resistor is 47 K.

2 and 3 - Programming inputs P<sub>1</sub> and P<sub>2</sub>. These two pins allow to programme the device operation mode, according to the following truthtable :

P1	P2	Operating Mode
0	Х	The device is programmed to work in a rear module. The automatic mode is disabled for both the windows. The high to low transition of a signal applied to pin 4 changes, in this operating mode, the status of the auxiliary output; the device is enabled only at ignition key turn-on. The input P2 has no effect when P1 is low.
1	1	The device is programmed to work in a front module. The automatic mode is enabled for both the windows if the ign. key is on; if the key is in off condition, the device works in traditional mode if one of the front doors is open, or it is disabled if both the front doors are closed.
1	0	In this case too the device is programmed to work in a front module. The operating mode is as for the last case but the automatic mode, when enabled, is possible only for the left window.

Note: a logic level 0 in the above table means the pin connected to ground; a logic level 1 means the pin open; X = don't care.

- 4 Door input. This input senses the doors status (open or close) when the device is programmed to work in a front module. This pin must be connected, via an external resistor, to the door switch normally present on all the cars for the inside lamp. A low voltage level on this input means that the door is open (inside lamp on), an high voltage level means that the door is closed (inside lamp off). In the rear module this pin is connected to a push button which allows to enable and disable the module. The external resistor, together an internal zener, provides to protect the input against overvoltages; recommended value for the external resistor is 4.7 K ohms.
- **5 Supply voltage**. This pin must be connected to the battery through a voltage limiter not to damage the device in load dump conditions (see the application circuit).
- **6 Keyboard supply output**. The voltage on this pin is about 4 V and the output current capability is 100 mA. An internal divider connected to this same voltage source generates the 4 thresholds for the keyboards interface input. This pin is connected to the two keyboards through two resistors (recommended value 220 ohms).
- **7 Auxiliary output**. This output, by an external transistor, drives the relay necessary to enable the rear keyboard when the device works in a rear module. The output current capability of this output is 20 mA.
- 8 Signal ground.

9 and 10 - Keyboards input interfaces. This two pins are respectively connected to the left and to the right keyboard; pushing one of the 4 pushbuttons of each keyboard a voltage is established on this pins. The device "understands", by this voltage level, which pushbutton has been pressed and execute the command. This concept allows to have many functions with a limited number of wires between the module and the keyboards. The voltage levels of the keyboards are then function of the pressed pushbutton as follow:

_	traditional up	3/4 * V <sub>pin6</sub>
_	automatic up	1/2 * V <sub>pin6</sub>
_	traditional down	1/4 * V <sub>pin6</sub>
_	automatic down	0

The recommended values of the keyboards resistor necessary to have the a.m. values are respectively 470, 150 and 68 ohms (see schematic diagram).

- 11 and 13 Ripple inputs. These inputs sense respectively the ripple of the right and the left motor through 2 decoupling capacitors connected to the sense resistors.
- **12 Ripple comparators ground.** This pin must be connected directly to the sense resistor ground, so to avoid bad operations of the ripple comparators.
- 14, 15, 17 and 18 Relay driver outputs. These outputs control the relais to drive the window motors in the correct way. The 4 power devices are also switched on during the relais current recirculation and in overvoltage condition to protect themselves. In this way the device can withstand overvoltages up to 80 V (t = 300 msec), because the current flowing in the output power devices is limited by the relais resistance.
- **16 Power ground.** This pin is internally connected to the common power ground of the relay driver outputs.
- 19 Clock oscillator. A capacitor connected bet-

ween this pin and ground set the clock frequency necessary for the correct operation of the internal logic. Recommended value for this capacitor is 2.2 nF.

20 - Supply voltage sense. This pin, connected by an external resistor to the battery supply voltage, allows the device to sense overvoltages; in this condition, as said above, all the relay drivers are switched on to protect themselves.

#### APPLICATION INFORMATION

The L9324 can perform two possible window operating modes: the normal and the automatic mode. In the normal operating mode the window goes up or down until the keyboard push-button is pushed and the window is not stopped by obstacles. In the

automatic mode, even after releasing the keyboard push-button, the window continues its movement that is interrupted if another push-button is pushed or by an obstacle. The window status (steady state, travel end) is detected by the absence of the ripple on the motor current. The delay time between the ripple absence and the motor switch off is about 50 ms. During the starting phase the motor is driven up to 250 ms even if the ripple is not present.

The complete window lift system using L9324 is based on two modules, one for the front windows and the other for the rear ones.

The possible operating modes, set by the programming inputs  $P_1$  and  $P_2$ , are shown in the following diagram.

Figure 1: Operating Modes.




Figure 2: Operating Modes.




Figure 3: Application Circuit.






Figure 4: Complete Window Lift System.









## HIGH SIDE DRIVER


#### ADVANCE DATA

- LOW SATURATION VOLTAGE
- TTL COMPATIBLE INPUT
- WIDE SUPPLY VOLTAGE
- NO EXTERNAL COMPONENTS
- INTERNAL RECIRCULATION PATH FOR FAST DECAY OF INDUCTIVE LOAD CURRENT
- SHORT CIRCUIT PROTECTION
- FAILSAFE OPERATION : OUTPUT IS OFF IF THE LOGIC INPUT IS LEFT OPEN

#### DESCRIPTION


The L9350 is a monolithic integrated circuit designed to drive grounded resistive, inductive or mixed loads from the power supply positive side. Very low standby current (100/A typ.) and internally implemented protections against load dump and reverse voltages make the device very useful in automotive applications. No external components are required because the output recirculation clamping zener is included in the chip. This zener can withstand a recirculation peak current of 550mA on a 80mH/25 load.

The device is self-protected against overtemperature, overvoltage and overcurrent conditions. The



L9350 operates over the full battery voltage range, from 4.5V (cold cranking) up to 24V (jump starting). The L9350 withstands revers battery conditions (- 13V) and supply voltage transients up to 100V limiting the maximum output transistor  $V_{EC}$  to 70V by an internal zener. ON and OFF delay times of 25/s max in any output status, including recirculating situation, allow PWM use of L9350.


#### **BLOCK DIAGRAM**



February 1989

1/4

## PIN CONNECTIONS (top view)



Note: Pin 3 must be left open or connected to ground.

#### **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Value	Unit
Vs	D.C. Supply Voltage	24	V
	D.C. Reverse Supply Voltage	<b>– 13</b>	V
	Load Dump : 5ms ≤ t <sub>rise</sub> ≤ 10ms	60	V
	$τ_f$ Fall Time Constant = 100ms, $R_{source} \ge 0.5Ω$		
	Low Energy Spikes : $R_{source} \ge 10\Omega$ , $t_{rise} = 1\mu s$ , $tf = 2ms$ , fr Repetition Frequency = 0.2Hz	± 100	V
Vı	Input Voltage	- 0.3 to 7	V
Io	Output Current	Internally Limited	
P <sub>tot</sub>	Total Power Dissipation at T <sub>case</sub> = 90°C	17.1	W
T <sub>J1</sub> T <sub>stg</sub>	Junction and Storage Temperature	- 55 to 150	°C

- 1						
	R <sub>th</sub> j-amb	Thermal Resistance Junction-ambient	Max	80	°C/W	
	R <sub>th</sub> j-case	Thermal Resistance Junction-case	Max	3.5	°C/W	

#### **ELECTRICAL CHARACTERISTICS**

 $(V_S = 14.4V, -40^{\circ}C \le Tj \le +125^{\circ}C$  unless otherwise specified).

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
٧s	Operating Supply Voltage		4.5		24	٧
V <sub>IH</sub>	Input Voltage High	4.5 - 1/4 - 04	2.0			V
V <sub>IL</sub>	Input Voltage Low	4.5 < V <sub>S</sub> < 24		1	0.8	V
1,	Input Current	0.8 < V <sub>I</sub> < 5.5V		80	300	μА
I <sub>PL</sub>	Output Leakage Current	$V_O = 0V V_S = 24V$ $V_1 < 0.8V$			1	mA
V <sub>sat</sub>	Output Saturation Voltage	$I_{O} = 125 \text{mA} \ V_{S} = 4.5 \text{V}$		0.3	0.7	٧
		$I_{O} = 225 \text{mA} \ V_{S} = 14.4 \text{V}$		0.5	0.8	٧
		$I_{O} = 550 \text{mA} \ V_{S} = 14.4 \text{V}$		0.7	1.1	٧
I <sub>SC</sub>	Output Short Circuit Current		0.6	1.5		Α
lα	Quiescent Current	V <sub>1</sub> > 2V		50	100	mA
,		V <sub>I</sub> < 0.8V Stand-by Condition		100	200	μА
V <sub>zo</sub>	Negative Output Zener Voltage	$R_L = 25\Omega$ L = 80mH on V <sub>I</sub> Transition from "1" to "0"	- 36	- 30	- 24	V
Ton	Turn ON Delay	Resistive Load $R_L = 25\Omega$ ,			20	μs
T <sub>off</sub>	Turn OFF Delay	$T_{j} = 25^{\circ}C \text{ (fig.2)}$			25	μs
T <sub>dc</sub>	Turn On Delay While Output is Clamped	R <sub>L</sub> = 25Ω L = 80mH Any Time During Internal Clamping (fig.3)			20	μs

Figure 1: Typical Automotive Application Circuit.




Figure 2 : Resistive Load.





Figure 3: Inductive Load.






## 6A SWITCHMODE HIGH SIDE DRIVER

ADVANCE DATA


- HIGH SIDE ACTUATION FOR GROUNDED LOADS
- PWM LOAD CURRENT REGULATION FOR LOW POWER DISSIPATION
- TWO LEVEL CURRENT CONTROL FOR FAST LOAD CURRENT RISE
- SUPPLY COMPENSATED PEAK CURRENT DURATION
- INTERNAL RECIRCULATION ZENER FOR FAST LOAD CURRENT DECAY
- INTERNAL CURRENT SENSE CIRCUIT
- DUMP, SHORT CIRCUIT AND THERMAL PRO-TECTION
- DIAGNOSTIC OUTPUT

#### DESCRIPTION

The L9355 is a monolithic power integrated circuit designed to drive inductive grounded loads in the automotive environment. All control, power, protection and diagnostic circuits are provided on chip.




#### **BLOCK DIAGRAM**



1/5

## PIN CONNECTION (top view)



Note: Tab is connected to GND.

## **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Parameter Value		Unit
Vs	Supply Voltage (D.C.) Transient Voltage (load dump : 5ms $\leq$ t <sub>rise</sub> $\leq$ 10ms $\tau_f$ Fall Time Constant $\leq$ 100ms, R <sub>source</sub> $\geq$ 0.5 $\Omega$ )	- 0.3	- 0.3 + 26 + 60	
Io	Output Current	Internall	Internally Limited	
Vı	Input Voltage	- 0.3	+ 7	V
I,	Input Current	- 20	+ 20	mA
l <sub>1</sub>	Diag. Output Current	- 20	+ 20	mA
V <sub>1</sub>	Diag. Output Voltage	- 0.3	+ 7	V
T <sub>J</sub> , T <sub>stg</sub>	Junction and Storage Temperature Range	- 55	+ 150	°C

R <sub>Tic</sub>	Thermal Resistance Junction to Case	Max	3	°C/W

#### **ELECTRICAL CHARACTERISTICS**

(refer to application circuit and waveform diagram @  $V_S = 14.4V$  and  $-40^{\circ}C \le Tj \le + 125^{\circ}C$  unless otherwise specified).

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V <sub>sop</sub>	Operating Supply Voltage		10		24	V
V <sub>shd</sub>	Overvoltage Shutdown Treshold		26		32	٧
Iq	Quiescent Current	$V_{in} > V_{ih}$ $V_{in} < V_{ih}$ , $I_0 = O$			30 5	mA mA
I <sub>Hmin</sub>	Minimum Holding Current		1.9		2.1	Α
I <sub>HMAX</sub>	Maximum Holding Current		1.4*I <sub>Hmin</sub>		1.6*I <sub>Hmin</sub>	Α
I <sub>Pmin</sub>	Minimum Peak Current		1.9* <sub>IHmin</sub>		2.1*I <sub>Hmin</sub>	Α
I <sub>PMAX</sub>	Maximum Peak Current		2.9*I <sub>Hmin</sub>		3.1*I <sub>Hmin</sub>	Α
t <sub>P</sub>	Peak Current Duration see fig.3	15V ≤ Vs ≤ 24V Vs = 10V	9.5 14.5		12.5 19.5	ms ms
f <sub>sh</sub>	Short Circuit Prot. Intervention Frequency			10		kHz
lod	Open Load Current Detection	$V_{in} \ge V_{ih}$			40	%I <sub>Hmin</sub>
V <sub>sat</sub>	Output Saturation Voltage	V <sub>s</sub> - V <sub>o</sub> @ I <sub>o</sub> = 5A			2	V
V <sub>osd</sub>	Output Slow Delay Turn-off Voltage	V <sub>o</sub> @ I <sub>o</sub> = 5A ; Slow Recirculation Mode	- 3			V
V <sub>ofd</sub>	Output Fast Decay Turn-off Voltage	V <sub>s</sub> ≤ 24V	- 28		- 22	V
l <sub>lk</sub>	Output Leakage Current	V <sub>s</sub> ≤ 24V			5	mA
V <sub>iH</sub>	Input Voltage HIGH		2.4			V
V <sub>IL</sub>	Input Voltage LOW				.8	٧
$V_{ihy}$	Input Hysteresis		.9			٧
$I_1$	Input Current	Input High or Low	- 10		+ 10	μА
V <sub>1sat</sub>	Diagnostic Output LOW Voltage	I <sub>1</sub> ≤ 1.2mA			.4	V
111	Diagnostic Output HIGH Leakage Curr.	V <sub>1</sub> ≤ 5.5V			10	μА

#### **FUNCTIONAL DESCRIPTION**

This integrated solenoid driver provides in PWM two driving output current levels, the peak and the holding current: the internal peak/hold switch mode regulation (see block diagram) sets I<sub>Pmax</sub> I<sub>Pmin</sub> and I<sub>Hmax</sub> I<sub>Hmin</sub> values.

The device is enabled by the control input voltage (see fig. 2). If this TTL compatible input is High, the SWC circuit is turned on, the output current increases and the peak duration timer is activated. When the output current reaches  $I_{\text{Pmax}}$  value, SWC is turned off and the internal slow recirculation circuit SWR is switched on causing the current decrease to  $I_{\text{Pmin}}$ : the output recirculation voltage is max. 3V below the ground voltage.

When the recirculating current has decayed to  $I_{Pmin}$  SWC turns on again until the charging current reaches the maximum value and the process is repeated for a tp time set by the peak duration timer.  $I_{P}v_{s}$ .  $V_{s}$  variation is shown in fig. 3. Exceeded tp duration, the peak current decays to  $I_{Hmin}$  value and the switchmode operation between  $I_{Hmin}$  and  $I_{Hmax}$ , internally regulated, is repeated until the control input level is High. If the control input goes Low, SWC and SWR are turned off while the fast recirculation circuit SWD is activated: in this way the inductive load stored energy is quickly discharged and the output fast decay voltage is max. 28V below ground voltage.

The L9355 features thermal, overvoltage and output short circuit protection. The diagnostic feedback is able to send to an external processor the following fault information:

- 1) Thermal overload
- 2) Overvoltage condition
- 3) Open load condition
- Figure 1: Test and Application Circuit.

- 4) Ground short circuit to output : both hard  $(R_{short}=0\Omega)$  and soft  $(R_{short}=15$  to  $35\Omega)$  short circuit.
- 5) Battery short circuit to output : both hard  $(R_{short} = 0\Omega)$  and soft  $(R_{short} = 15 \text{ to } 35\Omega)$  short circuit.




Figure 2: Output Waveform.





Figure 3: Peak Duration Time vs. Supply Voltage.









## HIGH SIDE DRIVER

- 25A PEAK OUTPUT CURRENT
- R<sub>ON</sub> = 100mΩ
- DIAGNOSTIC AND PROTECTION FUNCTIONS
- INRUSH CURRENT LIMITER
- µP COMPATIBLE
- GROUNDED CASE


#### DESCRIPTION

The L9801 High Side Driver realized with ST Multipower - BCD mixed technology, drives resistive or inductive loads with one side connected to ground.


The input control is TTL compatible and a diagnostic output provides an indication of load (open and short) and device status (thermal and overvoltage shutdown). On chip thermal protection and short circuit protection are provided.

Inrush current limiting makes the L9801 particularly suited for driving lamps.


The device is assembled in the Pentawatt package with the tab connected to the ground terminal.



#### **BLOCK DIAGRAM**



# PIN CONNECTION (top view)



# **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Value
Vs	Max Forward Voltage Positive Transient Peak Voltage (dump : $\tau_f$ fall time constant = 100 ms, 5 ms $\leq$ $t_{rise} \leq$ 10 ms, $R_{source} \geq$ 0.5 $\Omega$ )	50 Vdc
	- Resistive Load	60 V
		50 V (*)
	Reverse Input Voltage	– 0.3 Vdc
$V_1$	Input Voltage Pin 2 (to GND)	$-0.3 \text{ V} / + \text{V}_{\text{s}} (\text{V}_{\text{s}} < 20 \text{ V})$
V <sub>4</sub>	Pin 4 Voltage (to GND)	$-0.3 \text{ V} / + \text{V}_{\text{s}} (\text{V}_{\text{s}} < 20 \text{ V})$
V <sub>5</sub>	Pin 5 Voltage (to GND)	$-3 \text{ V} / + \text{V}_{\text{s}} (\text{V}_{\text{s}} < 20 \text{ V})$
I <sub>1</sub>	Pin 1 Current	Internally Limited
l <sub>2</sub>	Pin 2 Current (forced)	0.5 mA
14	Pin 4 Current (sink)	10 mA
15	Pin 5 Current	Internally Limited
P <sub>TOT</sub>	Power Dissipation	Internally Limited
$T_J$ , $T_{STG}$	Junction and Storage Temperature Range	- 55 °C to + 150 °C

<sup>\*</sup> due to the negative voltage at the output during the switching off.

# THERMAL DATA

R <sub>th J-case</sub>	Thermal Resistance Junction-case	Max	1.5	°C/W

#### PIN FUNCTIONS

#### 1. POWER SUPPLY

Supply voltage input. When the supply reaches the maximum operating voltage (16 V) the device is turned off, protecting itself and the load.

#### 2. INPUT

TTL compatible input. High level on this pin means output current ON. The low level voltage switches off the charge pump, the power stage and the diagnostic output reducing to the minimum value the quiescent current.

#### 3. GROUND

This pin must be connected to ground.

#### 4. DIAGNOSTIC FEEDBACK.

The diagnostic circuit is active in input high level condition. This output detects with 25 msec delay the following faults:

- Overvoltage condition.
- Thermal shutdown.
- Short circuit. The power stage current is internally limited at 25 A.
- Open load. The open load condition is detected with load current < 1.1 A.</li>

The diagnostic output is active low. The diagnostic delay time allows to avoid spurious diagnosys (i.e: turn ON overcurrent, overvoltage spikes etc.).

#### 5. POWER OUTPUT.

The device is provided with short circuit protection.

# **ELECTRICAL CHARACTERISTICS**: $(V_s = 14.4 \text{ V}; -40 \text{ }^{\circ}\text{C} \leq T_1 \leq 125 \text{ }^{\circ}\text{C} \text{ unless otherwise specified})$

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
Vop	Operat. Voltage		9		16	V
Ron	On Resistance	Input > 2 V; T <sub>J</sub> = 25 °C Input > 2 V; Full T Range	ļ	0.1	0.2	Ω
Isc	Short Circuit Curr.			25		Α
I <sub>DL</sub>	Over Current Detection Level		20			Α
IOPD	Open Load Detection Level	Device ON		1.1		Α
V <sub>clamp</sub>	Output Under Voltage Clamping	I <sub>load</sub> < 6 A inductive	- 9		- 4	٧
loff	Off State Supply Current	T <sub>J</sub> < 35 °C T <sub>J</sub> = 85 °C			100 300	μA μA
Ion	On State Supply Current			4		mA
V <sub>IL</sub>	Input Low Level				0.8	٧
V <sub>IH</sub>	Input High Level		2.0			>
l <sub>j</sub>	Input Current	0 < V <sub>1</sub> < 5 V			100	μΑ
I <sub>LEAKD</sub>	Diagnostic Output Leakage Current	V <sub>cc</sub> = 5 V, Diagnostic Output High			10	μΑ
V <sub>SATD</sub>	Diagnostic Output Saturat. Volt.	I <sub>sink</sub> < 3.5 mA			0.4	٧
t <sub>Dd</sub>	Diagnostic Delay Time	t <sub>j</sub> = 25 °C		25		ms
t <sub>dON</sub>	Output ON Delay Time	t <sub>j</sub> = 25 °C		4		μs
t <sub>r</sub>	Output ON Rise Time	t <sub>j</sub> = 25 °C		50		μs
t <sub>dOFF</sub>	Output OFF Delay Time	t <sub>j</sub> = 25 °C		6.5		μs
t <sub>f</sub>	Output OFF Fall Time	t <sub>j</sub> = 25 °C		2.5		μs

#### FUNCTIONAL DESCRIPTION

The L9801 is a high side drive monolithic switch, driven by TTL, CMOS input logic, able to supply resistive or inductive loads up to 6 A DC allowing a current peak of 25 A with a RDS (ON) = 0.1  $\Omega$ . The electronic switch, in addition to its main function, protects itself, the power network and the load against load dump (up to 60V) and overload and it detects short circuit, open load and overtemperature conditions. All these functions (logic control and power actuation) are possible on a single chip thanks to the new mixed ST Multipower BCD technology that allows to integrate isolated DMOS power transistors in combination with Bipolar and CMOS signal structures on the same chip.

The high side drive connection (series switch between the load and the positive power source) is particularly suited in automotive environment where the electrochemical corrosion withstanding has primary importance. For this connection the best solution is a Power MOS N-channel which requires for driving only a capacitive charge pump completely integrated on the switch chip.

The L9801 is based on a power DMOS series element, a driving circuit with a charge pump, an input logic interface and on some protection and fault detection circuits.

The power DMOS transistor has a R<sub>DS</sub> (<sub>ON</sub>) = 0.1  $\Omega$  (typ. value @ T<sub>J</sub> = 25 °C, V<sub>GS</sub> = 10 V). The low value of R<sub>DS</sub> (<sub>ON</sub>) is important both to increase the power transferred to the load and to minimize the power dissipated in the device.

The charge pump is a capacitive voltage doubler starting from power supply (car battery), driven by a 500 kHz oscillator.

The input interface is based on a circuitry solution able to guarantee the stability over temperature of the TTL logic levels and very low quiescent current in OFF condition.

When the supply reaches the maximum operating voltage (16 V) the device is turned OFF, protecting itself and the load; moreover local zener clamps are provided in some critical points to avoid that V<sub>GS</sub> of any MOS transistor could reach dangerous values even during 60 V load dump transient.

The inrush current limiting is a significant feature of the L9801. This function allows to protect the power supply network and may extend the life of the loads. For example, in the case of the lamps, the tungsten wire resistance value in cold condition is about one tenth of the nominal steady state and then the inrush current during the turn on is statistically one of the main causes of lamps failures. If the high current condition persists (e.g. load short circuit) and the junction temperature rises above 150 °C, the thermal protection circuit turns off the device preventing any damage. The current limiting and the thermal shutdown are sufficient to protect the device against any overload because the power DMOS has not the second breakdown.


When the L9801 is driven and one of the protections (overtemperature, overvoltage, overload) is present, a fault detection open drain output turns on. This output is active also when load is lower than 1.1 A detecting the open load (disconnected or burned out). The diagnostic output detects fault conditions with 25 ms delay in order to avoid spurious diagnosys (i.e.: turn on overcurrent, overvoltage spikes etc.). In OFF conditions the fault detection circuits are not active to allow a minimum quiescent current.

The device can drive unipolar DC motors and solenoids as well because it can recirculate an inductive current when the output voltage goes lower than  $V_{clamp}$  value (typically - 6.5 V in respect to ground). The possibility to have a start up current is useful also for DC motors allowing the maximum starting torque.

#### **TYPICAL APPLICATIONS OF THE L9801**

The L9801 integrated high side driver can be used to replace an electromechanical relay. In the following typical application two different driving configurations are shown: resistive load (i.e. lamps) and

inductive load (i.e. solenoids, motors). In this last case no external components are required for the coil current recirculation, because the device provides this function internally.



#### MAKE A FULL BRIDGE USING L9801

To make a bidirectional DC motor driver for the very hostile automotive environment, two L9801 high side drivers and two power MOS devices can be used.

This solution for a DC motor full bridge is self-protected against load dump transients up to 60 V, thermal runaway and short circuit on the motor and to ground.

Thanks to the L9801 features, a motor with nominal current up to 10 A and a stall current up to 25 A can be driven by such a system: the 10A limit for the

nominal current depends on the R<sub>DSON</sub> = 0.1  $\Omega$  of the L9801's internal power MOS device. If 1 V is the maximum allowed voltage drop for each power switch at the nominal current this last one must be no higher than 10 A; the 25 A limit for the motor stall current is due to the internal short circuit protection.

Moreover the described system features a diagnostic output that signals short circuit and open load conditions, main supply overvoltages and thermal shutdown.

#### CIRCUIT DESCRIPTION

Two solutions are possible to drive the 4 power devices in the full bridge configuration. Fig. 1 shows the first possibility: the system provides 4  $\mu P$ -compatible inputs and 1 diagnostic output. The L9222 device is a quad inverting transistor switches (open collector outputs) which operates as interface between the  $\mu P$  and the power stage. Depending on the status of this 4 control inputs, the 4 power devices are in ON or in OFF conditions as shown in the truth table A.

The other status of the control inputs have no effect on the operation of the bridge or they are dangerous (i.e. short circuit between the power devices on the same side).

Due to the very short switching times of the discrete PowerMos compared with the L9801 ones - two problems could arise:

- 1) a simultaneous conduction of  $I_1$  and  $T_1$  (or  $I_2$  and  $T_2$ ) at the switching on of  $T_1$  (or  $T_2$ )
- 2) an overvoltage on the drain of  $T_1$  (or  $T_2$ ) at the switching off of  $T_1$  (or  $T_2$ ).

To avoid these two problems  $C_1$  and  $C_2$  capacitors and the fast switching diodes  $D_1$  and  $D_2$  must be used.

C<sub>3</sub> and C<sub>4</sub> are necessary to prevent overvoltages on the main supply at the switching off phase due to the recirculation current and to the main supply wires inductance. Note that, thanks to the centralized clamp feature of the L9222 device, only one 16 V zener is requested to protect both the power MOS gate and the input of the L9801.

The operating voltage range is 9 V to 16 V; at supply voltage higher than 16 V the two upper switches, if in ON conditions, are turned-OFF.

The diagnostic output is common for both the L9801; this output may be used by the  $\mu P$  to detect bad operating condition of the system.

The second solution for the control of the bridge is that shown in fig. 2; in this case we have only two control inputs, plus an enable input. The truth table of such a system is table B.

In this case the control of the bridge is very simple and no 5 V supply voltage is required ; in addition it is not possible the contemporary switch-on of two power devices on the same side of the bridge as in the previous configuration. All the other features of this circuit are identical ones. The L603 device (eight darlingtons array) provides to interface the power stage and the control stage ( $\mu P$  or other) ; in this case too only one centralized clamp zener allows to protect the system inputs against supply overvoltages.

#### TRUTH TABLE A

l1	12	13	14	Function	Device ON	
Н	L	L	Н	Turn Left	UL	LR
L	Н	Н	L	Turn Right	UR	LL
L	Н	L	Н	Fast Stop	LL	LR
Н	L	Н	L	Fast Stop	UL UR	
Н	Н	Н	Н	Disabled	None	

Note: UL, UR, LL and LR mean respectively upper left, upper right, lower left and lower right device.

#### TRUTH TABLE B

EN	11	12	Function	Devic	e ON
L	Н	L	Turn Left	eft UL	
L	L	Н	Turn Right	UR	LL
L	L	L	Fast Stop	LL	LR
L	Н	Н	Fast Stop	UL UR	
Н	X	Х	Disabled	None	

Note: X = don't care.

Figure 1: Full Bridge Configuration with 4 Control Inputs.






Figure 2: Full Bridge Configuration with 2 Control Inputs Plus Enable.










# DC AND PWM HIGH SIDE DRIVER

ADVANCE DATA


- OPERATING SUPPLY VOLTAGE RANGE 6V TO 45V
- R<sub>ON</sub> LESS THAN 400mΩ
- µP COMPATIBLE INPUT WITH THRESHOLD HYSTERESIS
- DC AND PWM OPERATION
- HIGH PERFORMANCE DIAGNOSTIC FUNC-TION
- SHORT CIRCUIT AND THERMAL OVERLOAD PROTECTIONS
- GROUNDED CASE
- ENABLE INPUT FOR STANDBY MODE

#### DESCRIPTION

The L9811 is a monolithic integrated circuit realized in Multipower BCD technology. It is an intelligent high side driver designed especially for inductive or resistive loads. It features all functions necessary for automotive environment including high performance diagnostics.



#### **BLOCK DIAGRAM**



May 1989


# **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Value	Unit
V <sub>SDC</sub>	DC Supply Voltage	+ 45 -0.3	V
Vs- Vout	Supply to Output Voltage	60	V
V <sub>IN</sub> , V <sub>EN</sub>	Input and Enable Input Voltage	+ 7 - 0.2	V
V <sub>BS</sub>	Bootstrap Voltage	+ 60	V
V <sub>OUT</sub>	Output Voltage	+ 45 – 18	V
I <sub>OUT</sub>	Output Current	Internally Limited	
V <sub>DO</sub>	Diagnostic Output Voltage	+ 32 - 0.2	V
I <sub>DO</sub>	Diagnostic Output Current	+ 10	mA

# THERMAL DATA

R <sub>th j-c</sub>	3.5	°C/W

# PIN CONNECTION (top view)



# **ELECTRICAL CHARACTERISTICS** $6V \le V_S \le 45V$ <sup>(1)</sup> ; $-40^{\circ}C \le T_J \le 125^{\circ}C$ ; $V_{EN} = HIGH$ unless otherwise specified

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
Ron	On Resistance	V <sub>IN</sub> < 0.8V ; T <sub>J</sub> < 125°C		200	400	mΩ
Isc	Short Circuit Current		2.5	5	7.5	Α
I <sub>OL</sub>	Open Load Detection Level	Device On T <sub>J</sub> < 125°C	30	90	140	mA
loc (2)	Output Current	V <sub>O</sub> = - 18V			100	mA
Ιq	Off State Quiescent Current	V <sub>IN</sub> > 2V		5	10	mA
Ια	On State Quiescent Current	V <sub>IN</sub> < 0.8V		10	12	mA
V <sub>IL</sub>	Input Low Level				0.8	V
$V_{IH}$	Input High Level		2			V
V <sub>ITH</sub>	Input Thres. Hysteresis		50	100	TBD	mV
I <sub>IN</sub>	Input Current	0 < V <sub>IN</sub> < 5.5V			10	μА
I <sub>DL</sub>	Diagnostic Output Leak. Current	Diagnostic Output = HIGH			10	μА
V <sub>DL</sub>	Diagnotic Output LOW	I <sub>DF</sub> < 3.5mA			0.4	V
V <sub>OEXD</sub>	Excessive Dropout Voltage Detection Level		1	1.5	2	V
$V_{ODTH}$	Output Diagn. Threshold	V <sub>IN</sub> ≥ 2 V	4		6	V
t <sub>RD</sub>	Diagnostic Delay Time	_			10	μs
I <sub>QSB</sub>	Standby Mode Quiesc. Current	$V_{EN} < 0.8V$ $T_{j} \le 125^{\circ}C$ ; $V_{S} = 27V$		200	350	μА
		$V_S = 13V ; T_J = 25^{\circ}C$		30		μА
$V_{ENL}$	Enable Level (3) LOW				0.8	V
$V_{ENH}$	Enable Level HIGH		2			V
$V_{ENTH}$	Enable Thresh. Hysteresis	,	50	100		mV
I <sub>ENH</sub>	Enable Input Current HIGH	$2V \le V_{EN} \le 5.5V$ $V_{EN} \le V_{S} - 2V$			10	μА
I <sub>ENL</sub>	Enable Input Current LOW	$0V < V_{EN} \le 0.8V$	- 1		1	μА
t <sub>rON</sub>	ON Rise Time	with C <sub>B</sub> ; 8V < V <sub>S</sub>	TBD		2	μѕ
t <sub>fOFF</sub>	OFF Fall Time	8V < V <sub>S</sub>			2	μs
t <sub>dON</sub> t <sub>dOFF</sub>	ON Delay Time OFF Delay Time	8V < V <sub>S</sub> 8V < V <sub>S</sub>		1 1	3 3	μs μs
t <sub>d</sub>	DIFF Delay time	8V < V <sub>S</sub>			2	μs

Notes: 1. for  $V_S < 6V$  the device can switch off.

an external recirculation path must be assured in PWM operation to avoid exessive power dissipation.
 standby mode.


#### DIAGNOSTIC DECISION TABLE

State	Enable	Input	Output VO IO		TJ	Function	Diagnostic
	Н	Н	L X < T <sub>JSD</sub> Normal "Off"		Н		
Off	н	Н	L	х	T <sub>JSD</sub>	Thermal Overload "On"	L
	н	Н	> V onth	> V obth X < T <sub>JSD</sub>		Output Fail / "Off"	L
	Н	L	Н	> l <sub>OL</sub>	< T <sub>JSD</sub>	Normal "On"	Н
	н	L	x	Х	T <sub>JSD</sub>	Thermal Overload "On"	L
On	н	L	х [	> Isc	X	Overcurrent "On"	L
	н	L	x [	< l <sub>OL</sub>	X Open Load "On"		L
	н	L	< V <sub>S</sub> -V <sub>OEXD</sub> X		< T <sub>JSD</sub>	Excessive Drop "On"	L
Standby	L	Х	X X X Standy Mode		Н		

<sup>=</sup> Parameter causing Diagnostic = LOW.

#### **APPLICATION DIAGRAM**


Figure 1: DC - Operation



Note : D1 can be omitted if  $(V_S + V_{FB})$  max  $\leq 60V$ .

<sup>\*</sup> Minimum thermal shutdown threshold 150°C; max. hysteresis 35°C.

Figure 2: PWM-Operation.



Notes: 1.  $C_B$  recommended value typ.  $C_B = 10 nF$ 

2. C<sub>B</sub> only with flyback diode D<sub>F</sub>







# HIGH SIDE DRIVER


# ADVANCE DATA

- 25A PEAK OUTPUT CURRENT
- R<sub>ON</sub> = 100mΩ
- DIAGNOSTIC AND PROTECTION FUNCTIONS
- INRUSH CURRENT LIMITER
- µP COMPATIBLE
- GROUNDED CASE



The L9821 High Side Driver realized with Multipower - BCD mixed technology, drives resistive or inductive loads with one side connected to ground.


The input control is TTL compatible and a diagnostic output provides an indication of load (open and short) and device status (thermal and overvoltage shutdown). On chip thermal protection and short circuit protection are provided.



Inrush current limiting makes the L9821 particularly suited for driving lamps.

The device is assembled in the Pentawatt package with the tab connected to the ground terminal.

#### **BLOCK DIAGRAM**



January 1989

#### **ABSOLUTE MAXIMUM RATINGS**


Symbol	Parameter	Value
Vs	Max Forward Voltage Positive Transient Peak Voltage (dump : $\tau_1$ fall time constant = 100ms, 5ms $\leq t_{rise} \leq$ 10ms, $R_{source} \geq 0.5\Omega$ )  — Resistive Load	50Vdc
	- Inductive Load	50V (*)
	Reverse Input Voltage	- 0.3Vdc
V <sub>1</sub> V <sub>4</sub> V <sub>5</sub>	Input Voltage Pin 2 (to GND) Pin 4 Voltage (to GND) Pin 5 Voltage (to GND)	$ \begin{array}{l} -0.3V \ / + \ V_s \ (V_s < 20V) \\ -0.3V \ / + \ V_s \ (V_s < 20V) \\ -3V \ / + V_s \ (V_s < 20V) \end{array} $
1  2  4  5	Pin 1 Current Pin 2 Current (forced) Pin 4 Current (sink) Pin 5 Current	Internally Limited 0.5mA 10mA Internally Limited
P <sub>TOT</sub>	Power Dissipation Junction and Storage Temperature Range	Internally Limited - 55°C to + 150°C

<sup>\*</sup> due to the negative voltage at the output during the switching off

# THERMAL DATA

R <sub>th j-case</sub>	Thermal Resistance Junction-case	Max	1.5	°C/W

# PIN CONNECTION (top view)



#### PIN FUNCTIONS

#### 1. POWER SUPPLY

Supply voltage input. When the supply reaches the maximum operating voltage (32V) the device is turned off, protecting itself and the load.

#### 2. INPUT

TTL compatible input. High level on this pin means output current ON. The low level voltage switches off the charge pump, the power stage and the diagnostic output reducing to the minimum value the quiescent current.

#### 3. GROUND

This pin must be connected to ground.

#### 4. DIAGNOSTIC FEEDBACK

The diagnostic circuit is active in input high level con-

dition. This output detects with 25msec delay the following faults:

- Overvoltage condition.
- Thermal shutdown.
- Short circuit. The power stage current is internally limited at 25A.
- Open load. The open load condition is detected with load current < 0.6A.</li>

The diagnostic output is active low. The diagnostic delay time allows to avoid spurious diagnosys (i.e: turn ON overcurrent, overvoltage spikes etc.).

#### 5. POWER OUTPUT

The device is provided with short circuit protection.

**ELECTRICAL CHARACTERISTICS**:  $(V_s = 14.4V; -40^{\circ}C \le T_J \le 125^{\circ}C \text{ unless otherwise specified})$ 

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V <sub>op</sub>	Operat. Voltage		6		32	V
Ron	On Resistance	Input > 2V : T <sub>J</sub> = 25°C Input > 2V : Full T Range		0.1	0.2	Ω Ω
I <sub>sc</sub>	Short Circuit Curr.					Α
I <sub>DL</sub>	Over Current Detection Level		20			Α
I <sub>OPD</sub>	Open Load Detection Level	Device ON		0.6		Α
V <sub>clamp</sub>	Output Under Voltage Clamping	I <sub>load</sub> < 6A Inductive	- 9		- 4	V
l <sub>off</sub>	Off State Supply Current	T <sub>J</sub> < 35°C T <sub>J</sub> = 85°C			100 300	μA μA
I <sub>ON</sub>	On State Supply Current			4		mA
V <sub>IL</sub>	Input Low Level				0.8	٧
V <sub>IH</sub>	Input High Level		2.0			٧
1	Input Current	0 < V <sub>1</sub> < 5V			10	μА
I <sub>LEAKD</sub>	Diagnostic Output Leakage Current	V <sub>cc</sub> = 5V, Diagnostic Output High			10	μА
V <sub>SATD</sub>	Diagnostic Output Saturation Voltage	I <sub>sink</sub> < 3.5mA			0.4	V
t <sub>Dd</sub>	Diagnostic Delay Time	T <sub>J</sub> = 25°C		25		ms
t <sub>dON</sub>	Output ON Delay Time	T <sub>J</sub> = 25°C		30		μs
t <sub>r</sub>	Output ON Rise Time	T <sub>J</sub> = 25°C		100		μs
t <sub>dOFF</sub>	Output OFF Delay Time	T <sub>J</sub> = 25°C		80		μs
t <sub>f</sub>	Output OFF Fall Time	T <sub>J</sub> = 25°C		100		μs

#### **FUNCTIONAL DESCRIPTION**

The L9821 is a high side drive monolithic switch, driven by TTL, CMOS input logic, able to supply resistive or inductive loads up to 6A DC allowing a current peak of 25A with a RDS(ON) = 0.1. The electronic switch, in addition to its main function, protects itself, the power network and the load against load dump (up to 60V) and overload and it detects short circuit, open load and overtemperature conditions. All these functions (logic control and power actuation) are possible on a single chip thanks to the new mixed ST Multipower BCD technology that allows to integrate isolated DMOS power transistors in combination with Bipolar and CMOS signal structures on the same chip.

The high side drive connection (series switch between the load and the positive power source) is particularly suited in automotive environment where the electrochemical corrosion withstanding has primary importance. For this connection the best solution is a Power MOS N-channel which requires for driving only a capacitive charge pump completely integrated on the switch chip.

The L9821 is based on a power DMOS series element, a driving circuit with a charge pump, an input logic interface and on some protection and fault detection circuits.

The power DMOS transistor has a  $R_{DS(ON)} = 0.1\Omega$  (typ. value @  $T_J = 25^{\circ}C$ ,  $V_{GS} = 10V$ ). The low value of  $R_{DS(ON)}$  is important both to increase the power transferred to the load and to minimize the power dissipated in the device.

The charge pump is a capacitive voltage tripler starting from power supply (car battery), driven by a 500kHz oscillator.

The input interface is based on a circuitry solution able to guarantee the stability over temperature of the TTL logic levels and very low quiescent current in OFF condition.

When the supply reaches the maximum operating voltage (32V) the device is turned OFF, protecting itself and the load; moreover local zener clamps are provided in some critical points to avoid that  $V_{\rm GS}$  of any MOS transistor could reach dangerous values even during 60V load dump transient.

The inrush current limiting is a significant feature of the L9821. This function allows to protect the power supply network and may extend the life of the loads. For example, in the case of the lamps, the tungsten wire resistance value in cold condition is about one tenth of the nominal steady state and then the inrush current during the turn on is statistically one of the main causes of lamps failures. If the high current condition persists (e.g. load short circuit) and the junction temperature rises above 150°C, the thermal protection circuit turns off the device preventing any damage. The current limiting and the thermal shutdown are sufficient to protect the device against any overload because the power DMOS has not the second breakdown.

When the L9821 is driven and one of the protections (overtemperature, overvoltage, overload) is present, a fault detection open drain output turns on. This output is active also when l<sub>load</sub> is lower than 0.6A detecting the open load (disconnected or burned out). The diagnostic output detects fault conditions with 25ms delay in order to avoid spurious diagnosys (i.e.: turn on overcurrent, overvoltage spikes etc.). In OFF conditions the fault detection circuits are not active to allow a minimum quiescent current.

The device can drive unipolar DC motors and solenoids as well because it can recirculate an inductive current when the output voltage goes lower than V<sub>clamp</sub> value (typically - 6.5V in respect to ground). The possibility to have a start up current is useful also for DC motors allowing the maximum starting torque.

#### **TYPICAL APPLICATION OF THE L9821**

The L9821 integrated high side driver can be used to replace an electromechanical relay. The following typical application is used to drive lamps in automotive environment.

Inductive load also (i.e. solenoids, motors) can be driven by the L9821. In this last case no external components are required for the coil current recirculation, because the device provides this function internally.

Figure 1.





Figure 2.









# OCTAL SERIAL SOLENOID DRIVER

#### ADVANCE DATA


- EIGHT HIGH CURRENT OUTPUTS CAPABLE OF DRIVING UP TO 0.75A PER OUTPUT
- 8 BIT SERIAL INPUT DATA
- 8 BIT SERIAL DIAGNOSTIC OUTPUT FOR OVERLOAD AND OPEN CIRCUIT CONDI-TIONS
- OUTPUT SHORT CIRCUIT PROTECTION
- CHIP ENABLE SELECT FUNCTION (active low)
- INTERNAL 34V CLAMPING FOR EACH OUT-
- CASCADABLE WITH ANOTHER OCTAL DRI-VER

#### DESCRIPTION


TheL9822 is an octal low side solenoid drive rea lized in Multipower-BCD technology particularly suited for driving lamps, relays and solenoids in automotive environment.

Data is transmitted serially to the device using the Serial Peripheral Interface (SPI) protocol.

The L9822 features the outputs status monitoring function.




#### **BLOCK DIAGRAM**



1/7

# PIN CONNECTION (top view)



# **ABSOLUTE MAXIMUM RATINGS**

Symbol	l Parameter Value		lue	Unit
Vcc	DC Logic Supply	- 0.7	7	V
Vo	Output Voltage	- 0.7	32	V
I <sub>1</sub>	Input Transient Current (CE, SI, SCLK, RESET, SO): Duration Time t = 1s, V <sub>1</sub> < 0 V <sub>1</sub> > V <sub>CC</sub> - 25 + 25		+ 25	mA mA
lode	Continous Output Current (for each output)	Int. Limited		Α
T <sub>J</sub> , T <sub>stg</sub>	Junction and Storage Temperature Range	- 55	150	С

# THERMAL DATA

_						
B	th ı-case	Thermal Resistance Junction-case	Max	3	°C/W	١
F	, ' I	Thermal Resistance Junction-ambient	Max	35	°C/W	١

#### PIN DESCRIPTION

#### Vcc

Logic supply voltage - nominally 5V

#### GROUND

Device Ground. This ground applies for the logic circuits as well as the power output stages.

#### RESET

Asynchronous reset for the output stages, the parallel latch and the shift register inside the L9822. This pin is active low and it must not be left floating. A power on clear function may be implemented connecting this pin to  $V_{CC}$  with an external resistor and to ground with an external capacitor.

#### CE

Chip Enable. Data is transferred from the shift registers to the outputs on the rising edge of this signal. The falling edge of this signal sets the shift register with the output voltage sense bits coming from the output stages. The output driver for the SO pin is enabled when this pin is low.

#### SO

Serial Output. This pin is the serial output from the shift register and it is tri-stated when CE is high. A high for a data bit on this pin indicates that the par-

ticular output is high. A low on this pin for a data bit indicates that the output is low.

Comparing the serial output bits with the previous serial input bits the external microcontroller implements the diagnostic data supplied by the L9822.

#### SI

Serial Input. This pin is the serial data input. A high on this pin will program a particular output to be OFF, while a low will turn it ON.

#### SCLK

Serial Clock. This pin clocks the shift register. New SO data will appear on every rising edge of this pin and new SI data will be latched on every SCLK's falling edge into the shift register.

#### OUTPUTS 00-07

Power output pins. The input and output bits corresponding to 07 are sent and received first via the SPI bus and 00 is the last. The outputs are provided with current limiting and voltage sense functions for fault indication and protection. The nominal load current for these outputs is 500mA, but the current limiting is set to a minimum of 1.2A. The outputs also have on board clamps set at about 32V for recirculation of inductive load current.

ELECTRICAL CHARACTERISTICS (V<sub>CC</sub> = 5V ± 5%. T<sub>I</sub> = -40 to 125°C; unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
Voc	Output Clamping Volt.	I <sub>O</sub> = 0.5A, Output Programmed OFF	32		35	٧
Eoc	Out. Clamping Energy	I <sub>O</sub> = 0.5A, When ON	20			mJ
I <sub>Oleak</sub>	Out. Leakage Current	V <sub>O</sub> = 24V, Output Progr. OFF			750	μА
V <sub>sat</sub>	Output Sat. Voltage	Output Progr. ON $I_O=0.5A$ $I_O=0.8A$ $I_O=0.95A$ With Fault Reset Disabled			0.5 1.25 2.0	V V V
loL	Out. Current Limit	Output Progr. ON	1.2			Α
tpHL	Turn-on Delay	I <sub>O</sub> = 500mA No Reactive Load			10	μs
t <sub>PLH</sub>	Turn-off Delay	I <sub>O</sub> = 500mA No Reactive Load			10	μs
V <sub>OREF</sub>	Fault Refer. Voltage	Output Progr. ON Fault detected if V <sub>O</sub> > V <sub>OREF</sub>	1.35		1.65	V
tup	Fault Reset Delay (after CE L to H transition)	See fig. 3	75		125	μs
V <sub>OFF</sub>	Output OFF Voltage	Output Progr. OFF, Output Pin Floating.			1.0	٧

# **ELECTRICAL CHARACTERISTICS** (continued)

INPUT BUFFER (SI, CE, SCLK and RESET pins)

Symbol Parameter		Test Conditions	Min.	Тур.	Max.	Unit
V <sub>T-</sub>	Threshold Voltage at Falling Edge	V <sub>CC</sub> = 5V ± 10%	0.2V <sub>CC</sub>			V
V <sub>T+</sub>	Threshold Voltage at Rising Edge	V <sub>CC</sub> = 5V ± 10%			0.7V <sub>CC</sub>	٧
V <sub>H</sub>	Hysteresis Voltage	$V_{T+} - V_{T-}$	0.85		2.25	٧
l <sub>l</sub>	Input Current	V <sub>CC</sub> = 5.50V, 0 < V <sub>I</sub> < V <sub>CC</sub>	- 10		+ 10	μА
Cı	Input Capacitance	0 < V <sub>I</sub> < V <sub>CC</sub>			20	nF

# OUTPUT BUFFER (SO pin)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V <sub>SOL</sub>	Output LOW Voltage	I <sub>O</sub> = 1.6mA			0.4	V
V <sub>soh</sub>	Output HIGH Voltage	$I_{O} = 0.8 \text{mA}$	V <sub>CC</sub> - 1.2V			V
I <sub>SOtl</sub>	Output Tristate Leakage Current	$0 < V_O < V_{CC}$ , CE Pin Held High, $V_{CC} = 5.25V$	- 10		10	μА
C <sub>so</sub>	Output Capacitance	0 < V <sub>O</sub> < V <sub>CC</sub> CE Pin Held High			20	pF
Icc	Quiescent Supply Current at V <sub>CC</sub> Pin	$T_J = 125^{\circ}\text{C}$ $T_J = 25^{\circ}\text{C}$ $T_J = -40^{\circ}\text{C}$ All Outputs Progr. ON. $I_O = 0.5\text{A}$ per Output Simultaneously			120 200 250	mA mA mA

# SERIAL PERIPHERAL INTERFACE (see fig. 2, timing diagram)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
fop	Operating Frequency		D.C.		500	KHz
t <sub>lead</sub>	Enable Lead Time				1000	ns
t <sub>lag</sub>	Enable Lag Time				1000	ns
twsckh	Clock HIGH Time		840			ns
twsckl	Clock LOW Time		840			ns
t <sub>su</sub>	Data Setup Time		500			ns
t <sub>H</sub>	Data Hold Time		500			ns
t <sub>EN</sub>	Enable Time				1000	ns
t <sub>DIS</sub>	Disable Time				1000	ns
t <sub>V</sub>	Data Valid Time				740	ns
trso	Rise Time (SO output)	$V_{CC} = 20 \text{ to } 70\%  C_L = 200 pF$			100	ns
t <sub>fSO</sub>	Fall Time (SO output)	$V_{CC} = 70 \text{ to } 20\%  C_L = 200pF$			100	ns
t <sub>rSI</sub>	Rise Time SPI Inputs (SCK, SI, CE)	$V_{CC} = 20 \text{ to } 70\%$ $C_L = 200pF$			2.0	μs
t <sub>fSI</sub>	Fall Time SPI Inputs (SCLK, SI, CE)	$V_{CC} = 70 \text{ to } 20\%$ $C_L = 200pF$			2.0	μs
tho	Output Data Hold Time		0			μs



#### **FUNCTIONAL DESCRIPTION**

The L9822 is a low operating power device featuring, eight 0.75A open collector drivers with transient protection circuits in output stages. Each channel is independently controlled by an output latch and a common RESET line which disables all eight outputs. The driver has low saturation and short circuit protection and can drive inductive and resistive loads such as solenoids, lamps and relais. Data is transmitted to the device serially using the Serial Peripheral Interface (SPI) protocol. The circuit receives 8 bit serial data by means of the serial input (SI) which is stored in an internal register to control the output drivers. The serial output (SO) provides 8 bit of diagnostic data representing the voltage level at the driver output. This allows the microprocessor to diagnose the condition of the output drivers.

The output saturation voltage is monitored by a comparator for an out of saturation condition and is able to unlatch the particular driver through the fault reset line. This circuit is also cascadable with another octal driver in order to jam 8 bit multiple data. The device is selected when the chip enable (CE) line is low.

Additionally the (SO) is placed in a tri-state mode when the device is deselected. The negative edge of the (CE) transfers the voltage level of the drivers to the shift register and the positive edge of the (CE) latches the new data from the shift register to the drivers. When CE is Low, data bit contained into the shift register is transferred to SO output at every SCLK positive transition while data bit present at SI input is latched into the shift register on every SCLK negative transition.

#### INTERNAL BLOCKS DESCRIPTION

The internal architecture of the device is based on the three internal major blocks: the octal shift register for talking to the SPI bus, the octal latch for holding control bits written into the device and the octal load driver array.

#### SHIFT REGISTER

The shift register has both serial and parallel inputs and serial and parallel outputs. The serial input accepts data from the SPI bus and the serial output simultaneously sends data into the SPI bus. The parallel outputs are latched into the parallel lach inside the L9822 at the end of a data transfer. The parallel inputs jam diagnostic data into the shift register at the beginning of a data transfer cycle.

#### PARALLEL LATCH

The parallel latch holds the input data from the shift register. This data then actuates the output stages.

Individual registers in the latch may be cleared by fault conditions in order to protect the overloaded output stages. The entire latch may also be cleared by the RESET signal.

#### **OUTPUT STAGES**

The output stages provide an active low drive signal suitable for 0.75A continuous loads. Each output has a current limit circuit which limits the maximum output current to at least 1.2A to allow for high inrush currents. Additionally, the outputs have internal zeners set to 34 volts to clamp inductive transients at turn-off. Each output also has a voltage comparator observing the output node. If the voltage exceeds 1.5V on an ON output pin, a fault condition is assumed and the latch driving this particular stage is reset, turning the output OFF to protect it. The timing of this action is described below. These comparators also provide diagnostic feedback data to the shift register. Additionally, the comparators contain an internal pulldown current which will cause the cell to indicate a low output voltage if the output is programmed OFF and the output pin is open circuited.

#### TIMING DATA TRANSFER

Figure #2 shows the overall timing diagram from a byte transfer to and from the L9822 using the SPI bus.

#### **CE High to Low Transition**

The action begins when the Chip Enable (CE) pin is pulled low. The tri-state Serial Output (SO) pin driver will be enabled entire time that CE is low. At the falling edge of the CE pin, the diagnostic data from the voltage comparators in the output stages will be latched into the shift register. If a particular output is high, a logic one will be jammed into that bit in the shift register. If the output is low, a logic zero will be loaded there. The most significant bit (07) should be presented at the Serial Input (SI) pin. A zero at this pin will program an output ON, while a one will program the output OFF.

#### SCLK Transitions

The Serial Clock (SCLK) pin should then be pulled high. At this point the diagnostic bit from the most significant output (07) will appear at the SO pin. A high here indicates that the 07 pin is higher than 1.5V. The SCLK pin should then be toggled lowthen high. New SO data will appear following every rising edge of SCLK and new SI data will be latched into the L9822 shift register on the falling edges. An unlimited amount of data may be shifted through the



device shift register (into the SI pin and out the SO pin), allowing the other SPI devices to be cascaded in a daisy chain with the L9822.

#### **CE Low to High Transition**

Once the last data bit has been shifted into the L9822, the CE pin should be pulled high.

At the rising edge of CE the shift register data is latched into the parallel latch and the output stages will be actuated by the new data. An internal 100 usec delay timer will also be started at this rising edge. During the 100 usec period, the outputs will be protected only by the analog current limiting circuits since the resetting of the parallel latches by faults conditions will be inhibited during this period. This allows the part to overcome any high inrush currents that may flow immediately after turn on. Once the delay period has elapsed, the output voltages are sensed by the comparators and any output with voltages higher than 1.5V are latched OFF. It should be noted that the SCLK pin should be low at both transitions of the CE pin to avoid any false

clocking of the shift register. The SCLK input is gated by the CE pin, so that the SCLK pin is ignored whenever the CE pin is high.

#### FAULT CONDITIONS CHECK

Checking for fault conditions may be done in the following way. Clock in a new control byte. Wait 150 microseconds or so to allow the outputs to settle. Clock in the same control byte and observe the diagnostic data that comes out of the device. The diagnostic bits should be identical to the bits that were first clocked in. Any differences would point to a fault on that output. If the output was programmed ON by clocking in a zero, and a one came back as the diagnostic bit for that output, the output pin was still high and a short circuit or overload condition exists. If the output was programmed OFF by clocking in a one, and a zero came back as the diagnostic bit for that output, nothing had pulled the output pin high and it must be floating, so an open circuit condition exists for that output.

Figure 1: Byte Timing with Asynchronous Reset.




Figure 2: Timing Diagram.





Figure 3: Typical Application Circuit.









# MONOLITHIC LAMP DIMMER

#### ADVANCE DATA

- HIGH EFFICIENCY DUE TO PWM CONTROL AND POWER DMOS DRIVER
- CURRENT LIMITATION
- OVER AND UNDERVOLTAGE PROTECTION
- THERMAL PROTECTION
- LIMITED AND PROGRAMMABLE OUTPUT VOLTAGE SLEW RATE
- OPEN GROUND PROTECTION
- VERY LOW STANDBY POWER CONSUMP-TION
- LOAD DUMP PROTECTION
- MINIMIZED ELECTROMAGNETIC INTER-FERENCE
- WIDE CHOICE IN PWM FREQUENCY RANGE
- LOAD POWER LIMITATION


# HEPTAWATT ORDER CODE: L9830

ogy to drive resistive or inductive loads in PWM mode. The device is particularly suited as dashboard dimmer in automotive applications.

#### DESCRIPTION


The L9830 high side driver is a monolithic integrated circuit realized with Multipower BCD mixed technol-

# BLOCK DIAGRAM



May 1989

# PIN CONNECTION (top view)



# **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Value	Unit
Vs	Transient Supply Overvoltages : Load Dump : $5ms \leq t_{rise} \leq 10ms$ $\tau_f \ Fall \ Time \ Constant = 100ms$ $R_{SOURCE} \geq 0.5\Omega$	60	V
Ιq	Supply Current	± 0.2	Α
I <sub>OR</sub>	Output Reverse Current	- 2.0	Α
V <sub>DS</sub>	Drain Source-voltage	60	٧
V <sub>IN</sub>	Input Voltage	- 0.3, VS + 0.3	V
T <sub>J</sub> , T <sub>STG</sub>	Junction and Storage Temperature	- 55 to 150	°C

# THERMAL DATA

R <sub>th J-C</sub>	Thermal Resistance Junction-case	2	°C/W

# PIN FUNCTION (7 Pin Heptawatt)

Name	Function				
GND	Common Ground Connection				
VS	Power Supply Connection				
BS	A capacitor connected between this pin and the Source of the power DMOS pin Out allows to bootstrap the gate driving voltage of the power DMOS.				
OSC	A capacitance C <sub>T</sub> connected between GND and this pin sets the PWM switching frequency.				
IN	Analog input controlling the PWM ratio, related to VS.				
Out	Source Connection of the Internal Power DMOS				
PRO	A resistor connected between this pin and GND allows to program the output voltage slew rate, the PWM oscillator frequency and the short circuit current value.				

# **ELECTRICAL CHARACTERISTICS** (unless otherwise noted) 6V $\leq$ VS $\leq$ 16V, - 40°C $\leq$ $T_{J}$ $\leq$ 125°C

Parameter		Conditions	min	typ	max	Unit
Iqo	Operating Quiescent Current *1	V <sub>IN</sub> ≥ 0.2*VS		1.7	3	mA
		$R_P \rightarrow \infty$ $R_P = 30K\Omega$		4.9	10.0	
I <sub>qs</sub>	Standby Current	$V_{IN} \le V_{INSB}$ $T_{J}n \le 100^{\circ}C$	80	200	400	μА
V <sub>INSB</sub>	Input Standby High Threshold V <sub>IN</sub> /VS		0.1	0.15	0.2	
V <sub>INSBhys</sub>	Input Standby Hysteresis		- 350	- 190	- 50	mV
V <sub>INH</sub>	Input High Threshold	$f_o \times t_{on} = 1$ VS $\leq$ VS <sub>LPL</sub>	0.95VS			
I <sub>IN</sub>	Input Current	$-0.3 \le V_{IN} \le V_S + 0.3V$		1	5	μА
VSL	Low Supply Voltage High Threshold		5.0	5.5	6	V
VS <sub>Lhys</sub>	Low Supply Voltage Hysteresis		- 300	- 100	- 50	mV
VS <sub>LPL</sub>	Load Power Limitation Start Supply Voltage		12.0	13.2	14.5	V
VS <sub>H</sub>	High Supply Voltage High Threshold		16.4	18.2	20	٧
VS <sub>Hhys</sub>	High Supply Voltage Hysteresis		- 350	- 190	- 50	mV
VS <sub>LD</sub>	Load Dump Supply Voltage Threshold		46	52	55	V
R <sub>LD</sub>	Load Dump Device Serial Resistance	VS ≥ VS <sub>LD</sub>		50	110	Ω
K <sub>T1</sub>	Internal PWM Frequency Constant	$f_o = K_{T/CT}$ $R_P \rightarrow \infty$	250	500	750	Hznf
K <sub>T0</sub>	External PWM Frequency Constant	$f_o = \frac{1}{C_T R_P} K_{TO}$ $30K\Omega \le R_P \le 500K\Omega$	0.225	0.250	0.275	
Ios	Short Current Limitation	VS = 12V	3.0	6.0	9.0	Α

Notes: 1.

$$I_{qo} = 11.3 \quad \frac{V_S - 0.7V}{R_p} \ + 0.67 mA, \ R_p \leq 30 K \Omega$$

ELECTRICAL (	CHARACTERISTICS	(continued)
--------------	-----------------	-------------

Parameter			Conditions	min	typ	max	Unit
loso	External Programmable Short Current Limit.	*4	VS = 12V $R_P = 125K\Omega$	5.1	6.0	6.9	Α
R <sub>DS</sub>	Static Drain Source on Resistance				160	350	mΩ
S <sub>1</sub>	Internal Fixed Output Voltage Slew Rate	*2	$VS = 12V$ $5\Omega \le R_L \le 7\Omega$	50	120	190	V/ms
S <sub>0</sub>	External Programmable Output Voltage Slew Rate	*3	$\begin{array}{c} \text{VS=12V, R}_{\text{P}}\text{=}125\text{K}\Omega \\ 5\Omega \leq \text{R}_{\text{L}} \leq 7\Omega \end{array}$	95	120	145	V/ms

$$S_1 = VS * 10.55 \quad \frac{1}{ms} - 6.85V/ms$$
3.
$$S_0 = \frac{10^3}{R_P} (VS * 1320 V/\mu C - 860 V2/\mu C) \frac{V\Omega}{ms}$$

$$S_0 = \frac{R_L}{R_P} \frac{VS - 0.65V}{R_L + 0.32\Omega} 1.38 * 10 \quad \frac{V}{msA}$$
4.
$$I^{OS} = (VS - 0.6V) * 0.514 \quad \frac{A}{V}$$

$$I_{OSO} = (VS - 0.6V) * \frac{64620}{R_P}$$

#### **FUNCTIONAL DESCRIPTION**

To control the power of the load with a Power-MOS transistor in the switched mode, its gate must be driven with a PWM signal. The amplitude of the gate driving pulse must guarantee that the Power DMOS transistor will be completely saturated during the ON phase. To generate the necessary gate driving voltage a charge pump circuit is required. With this circuit a gate voltage value approximatively given by  $2(\mbox{Vs}-1.5\mbox{V})$  is obtained.

The slope of the leading and trailing edge of the gate driving signal is defined with an internal capacitor. The important criteria for the dimensioning of the output voltage slope are the electromagnetic radiation and the power dissipation of the Power DMOS. The typical slope value is about 120V/ms to fulfill automotive EMI requirements.

The output signal slope is directly related to  $V_S$  value and is in a wide range programmable through the programming resistance  $R_P$ .

$$S = \frac{dV_{out}}{dt} = RL \frac{d_{load}}{dt} = \frac{R_L}{R_P} \frac{VS - 0.65V}{R_L + 0.32\Omega} \frac{10^6V}{Ams}$$

For fast gate voltage variation the bootstrap option can be used. The bootstrap capacitance should

have a relation 50 times greater than DMOS parasitic capacitances and should be about

The switching frequency  $f_0$  is defined with a triangle oscillator and is programmed with the capacitor  $C_T$  or with  $C_T$  and  $R_P$  if a greater precision is required.


$$\begin{split} f_o &= K_T/C_T \text{ (without RP)} \\ fo &= -\frac{1}{4CTRP} \text{ (with RP)} \end{split}$$

The modulation factor of the PWM driving signal of the internal Power DMOS transistor is defined by the voltage level at the analog input. The typical trannsfer curve giving the PWM factor as a function of the input voltage is shown in fig. 1.

For  $V_S$  values higher than the load power limitation threshold voltage, the PWM ratio is reduced linearly to transfer a constant power to the load.

The input voltage is referred to the supply voltage. The PWM factor regulation can be realized using a potentiometer connected to the supply voltage and the analog input (see the typical application circuit diagram).

#### TRANSFER CHARACTERISTIC



The maximum load current in the short circuit condition is limited internally with a sense DMOS cell.

The short circuit current value depends on the supply voltage value: this allows to achieve in any condition the lamp required warm up current which will be normally two or three times higher than the nominal current value. The typical short circuit current value can be programmed by the external resistor RP according to the following formula:


$$I_{OSe} = \frac{VS - 0.6V}{R_P}$$
 64620

If the short current condition is detected the gate will be driven with a DC voltage regulated to maintain the specified current. With this function the switch on phase for a lamp as a load will be speeded up.

The circuit features also a protection function which allows to withstand high overvoltage for a limited time (load dump in automotive application). Above the VSH threshold the gate driving of the Power MOS transistor is switched off. When the VBAT rises above the internal supply clamp voltage VSLD the Power DMOS gate voltage arises up to VS. In this condition the current limitation works too the voltage is limited to VSLD with a serial resistance of RLD and the load voltage can be calculated.


 $V_L = VS - V_{GS} \geq I_{SO} \; R_L$  The device is provided with an internal thermal protection.

#### APPLICATION CIRCUIT DIAGRAM FOR DASHBOARD DIMMING



Note: All node voltage are referred to ground pin GND. The currents flowing in the arrow direction are assumed positive

# APPLICATION CIRCUIT DIAGRAM FOR DASHBOARD DIMMING WITH OPTIMIZED DEVICE POWER DISSIPATION




Note: All node voltage are referred to ground pin GND. The currents flowing in the arrow direction are assumed positive.



# OCTAL PARALLEL LOW SIDE DRIVER

#### ADVANCE DATA


- OPERATING DC SUPPLY VOLTAGE RANGE 5V TO 25V
- SUPPLY OVERVOLTAGE PULSE UP TO 40V
- VERY LOW STANDBY QUIESCENT CURRENT 100μA
- EIGHT BIT PARALLEL STRUCTURE WITH MEMORY FEATURE
- BIDIRECTIONAL INPUTS-OUTPUTS
- µC COMPATIBLE INPUT LEVELS WITH THRE-SHOLD HYSTERESIS
- INTERNAL 4.5V REFERENCE DEFINING THE OUTPUT HIGH LEVELS
- EIGHT HIGH CURRENT OUTPUTS FOR DC CURRENTS UP TO 350mA WITH ON RESIST-ANCE LESS THAN 3Ω (typ. 1,5Ω)
- OUTPUT SHORT CIRCUIT PROTECTION WITH TIME DELAY CHARACTERISTICS FOR DRIVING LAMPS
- THERMAL OVERLOAD PROTECTION



#### DESCRIPTION


The L9842 is an octal parallel input power interface circuit in the Multipower BCD technology with bidirectional inputs and outputs and output status monitoring.

# **BLOCK DIAGRAM**



1/8

# PIN CONNECTIONS (top view)



# **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Value	Unit
Vs	$ \begin{array}{l} \text{Transient Supply Voltage :Load Dump:} \\ \text{5ms} \leq t_{rise} \leq \text{10ms} \\ \text{$\tau_{f}$ Fall Time Constant = 100ms} \\ \text{$R_{SOURCE}} \geq 0.5\Omega \end{array} $	40	<b>V</b>
V <sub>OUT</sub>	Output Voltage	Int. Clamped to Vs	٧
dV <sub>OUT</sub> /dt	Output Voltage Transient	100	V/µs
lout DC	DC Output Current	350	mA
I <sub>OUT P</sub> (*)	Peak Output Current of Clamping Diode (T = 0.2s, tp = 2ms)	1	Α
V <sub>D IN</sub>	Input Voltage	- 0.3 to 7	V
VE	Enable Input Voltage	- 0.3 to 7	٧
V <sub>R</sub>	Transfer Input Voltage	- 0.3 to 7	٧
T <sub>J</sub> -T <sub>stg</sub>	Junction and Storage Temperature Range	– 55 to 150	°C
P <sub>max</sub>	Power Dissipation ( $T_{amb} = 80$ °C) DIP-20 SO-20L	875 420	mW mW

<sup>(\*)</sup> Schaffner pulses type 1 and 2

# THERMAL DATA

		DIP-20	SO-20L
R <sub>th j-amb</sub>	Thermal Resistance Junction-ambient Max.	80°C/W	165°C/W

# **ELECTRICAL CHARACTERISTICS** (unless otherwise noted) $5V \le V_S \le 25V, -40^{\circ}C \le T_j \le 125^{\circ}C$

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V <sub>DINL</sub>	Input Voltage LOW	$V_E = L$ , $V_{TR} = L$	0		1.0	V
V <sub>DINH</sub>	Input Voltage HIGH	(input-mode) 1)	2.0		7.0	٧
V <sub>DOUTL</sub>	Output Voltage LOW Output Voltage HIGH	$V_E = L$ , $V_{TR} = H$ (output-mode) 1) $I_{DOUT} = 1mA$ $I_{DOUT} = -0.1mA$	4.0		0.4	V
I <sub>DIN</sub>	Input Current	$V_E = L$ , $V_{TR} = L$ (input-mode) 1)	- 10		10	μА
V <sub>EL</sub>	Enable Voltage LOW		0		1.0	V
V <sub>EH</sub>	Enable Voltage HIGH		2.0		7.0	V
V <sub>TRL</sub>	Transfer Voltage LOW		0		1.0	V
V <sub>TRH</sub>	Transfer Voltage HIGH		2.0	-	7.0	V
I <sub>E TR</sub>	Enable, Transfer Input Current	0 < V <sub>E TR</sub> < 5V	- 1		1	μA
V <sub>EH</sub>	Enable Threshold Hysteresis		50	150	300	mV
V <sub>TR H</sub>	Transfer Threshold Hysteresis		50	150	300	mV
R <sub>OUT</sub>	Output Resistance R <sub>OUT</sub> -characteristic See fig. 2	Out = L $0 < I_{OUT} \le 200 \text{mA}$ $8V \le V_S \le 25V$ $V_{S1} = 6.5V$ $V_{S2} = 5.0V$		1.5	3.0 25 1000	Ω Ω Ω
I <sub>SC</sub>	Output Short Current Ioutsc-characteristic See fig. 3	Out = L : $V_{OUT} = V_S$ $T_{SCH} = 2.5mS$ $T_{SCL} = 40mS$	1 0.4	1.5 0.65	2 0.9	A A
V <sub>OUT</sub>	Output Voltage	Out = H I <sub>OUT</sub> = 0.35A (DC) I <sub>OUT</sub> = 1A (pulsed)	V <sub>S</sub> + 0.5 V <sub>S</sub> + 1.5		V <sub>S</sub> + 1.5 V <sub>S</sub> + 4	V V
Σl <sub>outl</sub>	Output Leakage Current	Out = H, T <sub>j</sub> = 85°C V <sub>OUT</sub> = 16V	0	10	100	μА
dV <sub>OUT</sub> /dt	Output Voltage Transient	Out = H	0		100	V/µS
Соит	Output Capacitance	Out = H, $V_{OUT} = 5V$ $V_{OUT} = 15V$	60 30	90 60	120 90	pF pF
lα	Quiescent Current STANDBY MODE TRANSFER-, HOLD MODE READ MODE	$5V \le V_S \le 16V$ $T_J = 100^{\circ}C$ $V_E = H, V_{TR} = H$ $V_{TR} = L$ $V_E = L, V_{TR} = H$			100 200 400	μΑ μΑ μΑ
		I <sub>DOUT</sub> = 0				
I <sub>Q</sub>	Quiescent Current	V <sub>S</sub> = 25V			1	mA
I <sub>SCOP</sub>	Short Circuit Operating Current Per Channel	$V_E = L, V_{DIN} = L$ $V_{TR} = L$ $I_{OUT} \ge 1A$	300	400	500	μΑ
V <sub>OM</sub>	Output Monitor Threshold		2.5		3.5	٧

 $\textbf{Note:} \quad \text{1. } V_D \ \text{ are bidirectional data inputs or outputs depending on the } V_{E_I} \ V_{TR} \ \text{status}$ 

### **ELECTRICAL CHARACTERISTICS (continued)**


Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
T <sub>SCH</sub> (2)	Duration of High Short Current Limiting	I <sub>OUT</sub> > I <sub>SCH</sub>	1.25	2.5	3.75	mS
T <sub>SCL</sub> (2)	Duration of Low Short Current Limiting	IOUT > ISCL	20	40	60	mS
t <sub>n</sub> ON	ON-delay Time (5)	See fig. 1			10	μS
t <sub>n</sub> OFF (3)	OFF-delay Time (5)	$R_L = 1K\Omega$			10	μS
t <sub>s</sub> ON	ON-delay Time (5)	See fig. 1		20	40	μS
t <sub>s</sub> OFF (3)	OFF-delay Time (5)	$R_L = 1K\Omega$		20	40	μS
/ton-toff/	Delay Time Difference	Except STANDBY MODE			4	μS

- Notes: 2. If the output current exceeds the high short current threshold I<sub>SCH</sub> an internal timer is started and if after the time period of T<sub>SCH</sub> + T<sub>SCL</sub> the current limiting is still active the overload condition is recognized and this output is switched off. To restart the output the corresponding input voltage V<sub>DN</sub> must become HIGH to reset the internal overload latch.
  - 3. Because the output capacitance is the drain-source capacitance of the power switch the risetime of the outputs depends of the used supply voltage Vs, the load resistor Ri, and the output capacitance Cour and can be calculated with the following equation: Td = T In 10 (reaching 90% of Vs) T = Ri, x Cour x K (4) K = 1.5 This additional delay time Td must be added to tope.
  - Because the drain source capacitance of the output transistor is voltage dependent, it is necessary to multiply C<sub>OUT</sub> (specified at the maximum V<sub>OUT</sub>) with a correction factor K to obtain the average output capacitance C<sub>OUT</sub>
  - 5. Delay time between alla modes except STANDBY MODE.
  - 6 Delay time between STANDBY MODE and any other mode and vice versa.

#### TRUTH TABLE FOR THE CONTROL INPUTS

Enable V <sub>E</sub>	Transfer V <sub>TR</sub>	Mode Symbol	Function Mode
L	Н	RM	READ MODE (output monitoring)
L	L	ТМ	TRANSFER MODE (input data transferred to output)
Н	L	НМ	HOLD MODE (output corresponds to the data latch)
Н	Н	SM	STANDBY MODE (all outputs open)

Figure 1: Timing Diagram with Function Modes.



 $\textbf{Figure 2}: \textbf{Maximum} \ \textbf{R}_{\textbf{OUT}} \textbf{-} \textbf{Characteristics}.$ 




Figure 3 : Typical Output Short Current Characteristics.





Figure 4: Test Circuit.



#### **FUNCTIONAL DESCRIPTIONS**

This device is developed specially for automotive applications to drive different loads like relais, lamps, data buses or actuators with very low current consumption.

The L9842 contains eight identical channels each with a separate DATA input/output and the power output. In each channel the memory function, the output short circuit function and the diagnostic function is realized.

The common part determines the function modes through ENABLE and TRANSFER inputs whereas the reference part biases all current sources and generates the threshold voltages and the stabilized supply voltage for the whole CMOS-logic.

A special thermal protection, ESD-protected inputs/DATA pins and a particular output short circuit characteristic prevent a damage or the destruction of the device

Referring to the clock diagram it can be seen that each channel works independent and contains all necessary functions described in the following points.

### **OUTPUT BLOCK**

TRANSFER FROM DATA INPUT TO POWER OUTPUT. The DATA pins are used bidirectional. The main path is the transfer of a digital signal from the DATA pin to the power output (transfer mode). The data pass the input latch that works also as a memory in the HOLD MODE. They remain stored until the TRANSFER MODE is selected to write in new data.

This means that in all other modes the memory content will not be changed except the output short circuit protection was active more than the check time of 42.5ms. In this case the storage flip-flop will be reset to set the output for protection into the Offstate. By activating the READ MODE in this position it is possible to detect short-circuit load.

To switch on the output again the external control processor has to select the TRANSFER MODE and to change the input signal at the corresponding data terminal to "HIGH" to set the storage flip-flop and then to write in "LOW". An additional reading of this channel output (selecting the READ MODE after the mentioned check time) shows whether the short-circuit is still present.

TRANSFER FROM POWER OUTPUT TO DATA OUTPUT. The opposite signal path (READING MODE) from the output to the DATA terminals is used for the diagnostic function to monitor the output status. Output voltages greater than 3.5V lead to "HIGH" state at the DATA terminals. The HIGH level is typical 4.5V and internally stabilized. For LOW level the saturation voltage of an NPN-transistor is relevant.

SHORT-CIRCUIT PROTECTION. For the use of lamps a particular short-current characteristic is implemented that is drawn in fig. 3. Because of the low resistance of lamps during the ON-phase the current limit is for typical 2.5ms about the double as for the second current limiting phase. This prevents a switching off of this channel after the check time of 42.5ms (dotted line in fig. 3).

These time periods are generated from two frequencies 400Hz/6.4kHz coming from the common oscillator part. If the current limiting is active after the check period an overload is recognized and the regarding channel is switched off and the DATA flipflop is also reset as explained earlier.

In order to save supply current a special short-circuit protection is used that needs no quiescent current during the ON-state as long as no overload is present at the output. Because of this special circuit configuration the output current must exceed a given threshold to activate the current regulation loop.

This current threshold  $I_{TH}$  is determined by the ON-resistance  $R_{DSON}$  of the output DMOS and the minimum operating supply voltage  $V_{Smin}$  of the limiting circuit and can be easily calculated in the following way:

 $I_{TH} = V_{Smin}/R_{DSON} = 4V/1.5\Omega = \underline{2.7A}$  (typical value at  $T_J = 25^{\circ}C)$ 

When the output is shorted for instance to V = a maximum peak current will occur for a short duration up to the limiting circuit is switched on and the settling time is over. Under worst case conditions ( $T_j = 40^{\circ}C$ ),  $V_S = 16V$ , where  $R_{DSON}$  is lowest) the peak current can reach 7A with a duration of  $1\mu s$  at  $V_{out} = 15V$  and 4A with a duration of  $20\mu s$  at  $V_{out} = 5V$ .

#### COMMON PARTS

MODE CONTROL. By the TRANSFER and ENABLE input the working modes can be selected as shown in the truthtable in the upper part of fig. 1. The control signals coming from both input comparators which determine the logic threshold and hysteresis drive the mode logic that distributes the right data to all output blocks.

TRANSFER, HOLD and READ MODE are explained before. The remaining STANDBY MODE switches the clock oscillator and all outputs off and reduces the quiescent current below  $100\mu A$ . This means that only the both mode comparators and the bandgap regulator are active. The input data stored before will be not changed.

OSCILLATOR PART. The clock oscillator contains an on-chip capacitor and requires therefore no external components. The oscillation frequency is approximately in the range of 50kHz. This oscillator signal is devided by a 7 bit-counter which creates the two frequencies for the timing of all short current control circuits in each output block.

VOLTAGE REFERENCE. The main reference cell is a bandgap controlled very low drop voltage regulator. All threshold voltages for the input comparators, the diagnostic comparators and the thermal overload comparators as well as the reference voltage for the CMOS supply buffers are derived from one resistor devider.

Because of the low current capability of the regulator two buffers are used to supply the CMOS logic for every four channels. These voltage followers work like a current multiplier at a very low quiescent current. A clamping circuit prevents that the CMOS breakdown voltage will be reached.

CURRENT REFERENCE + POWER—ON RESET. The two temperature compensated current lines are generated directly from the bandgap voltage and are switched off by the mode logic to save supply current. A third unswitched current line biases the input comparators and CMOS buffers.

During the supply voltage rise the power-on reset circuit provides a defined status of all latches in the CMOS logic. From a supply voltage of about 4V on it enables the whole logic and the device can work.

#### PROTECTION CIRCUITS

ESD–PROTECTION. Both input comparators (EN-ABLE, TRANSFER) are ESD protected and include zener diodes that clamp the gates of the internal MOSFETs to minimal 15V. Second diodes clamp these inputs to V= if the supply voltage is lower than 0.6V below the zener voltage.

The eight DATA terminals has the same ESD protection structure as the comparator inputs only with the difference that the zener diode has a clamping voltage of minimal 7V.

SHORT CURRENT LIMITING. The detailed function explanation is given in a former section where the output block is described. This kind of protection



determines the limits within the safe operating area of the used DMOS structure.

The big chip area and the heat capacity of silicon allow for short durations peak currents up to five times the maximum DC current that occur under certain conditions as expounded above.

THERMAL SHUTDOWN. Because of the symmetry and the big size of the chip two thermal overload protection circuits were placed on each side of the chip where the output structures are concentrated

to ensure minimum thermal gradients to the thermal sensors.

At a chip temperature of about 160°C the device is switched off. This state is similar to the STANDBY MODE. After the temperature remains under approximately 135°C the element is switched on. The thermal shut-down does not influence any logic because it switches only the gates of all output DMOStransistors directly to ground.



### BUZ11 BUZ11FI

# N - CHANNEL ENHANCEMENT MODE POWER MOS TRANSISTORS


TYPE	V <sub>DSS</sub>	R <sub>DS(on)</sub>	I <sub>D</sub> "
BUZ11	50 V	0.04 Ω	30 A
BUZ11FI	50 V	0.04 Ω	20 A

- HIGH SPEED SWITCHING
- VERY LOW ON-LOSSES
- LOW DRIVE ENERGY FOR EASY DRIVE
- HIGH TRANSCONDUCTANCE/ $C_{\rm rss}$  RATIO

#### **INDUSTRIAL APPLICATIONS:**

AUTOMATIVE POWER ACTUATORS

N - channel enhancement mode POWER MOS field effect transistors. Easy drive and very fast switching times make these POWER MOS transistors ideal for high speed switching circuits in applications such as power actuator driving, motor drive including brushless motors, hydraulic actuators and many other uses in automotive applications. They also find use in DC/DC converters and uninterruptible power supplies.



#### **ABSOLUTE MAXIMUM RATINGS**

$V_{DS}$	Drain-source voltage (V <sub>GS</sub> = 0)	5	0	٧
$V_{DGR}$	Drain-gate voltage ( $R_{GS} = 20 \text{ K}\Omega$ )	5	0	V
$V_{GS}$	Gate-source voltage	±	20	٧
I <sub>DM</sub>	Drain current (pulsed) T <sub>c</sub> = 25°C	1:	120	
		BUZ 11	BUZ11FI	
I <sub>D</sub> ■	Drain current (continuous) T <sub>c</sub> = 30°C	30	20	Α
P <sub>tot</sub> ■	Total dissipation at T <sub>c</sub> <25°C	75	35	W
$T_{stg}$	Storage temperature	- 55 ·	- 55 to 150	
T <sub>j</sub>	Max. operating junction temperature	1:	150	
	DIN humidity category (DIN 40040)		≣	
	IEC climatic category (DIN IEC 68-1)	55/1	50/56	

<sup>■</sup> See note on ISOWATT 220 in this datasheet

THERMAL DATA =	TO-220   ISOWATT 220
----------------	----------------------

R <sub>thj - case</sub> Thermal resistance junction-case	max	1.67 3.57	°C/W
R <sub>thj - amb</sub> Thermal resistance junction-ambient	max	75	°C/W

### **ELECTRICAL CHARACTERISTICS** ( $T_j = 25$ °C unless otherwise specified)

Parameters Test Conditions Min. Typ. Max. Unit
--

### OFF

V <sub>(BR) DSS</sub>	Drain-source breakdown voltage	I <sub>D</sub> = 250 μA	V <sub>GS</sub> = 0	50		V
I <sub>DSS</sub>	Zero gate voltage drain current (V <sub>GS</sub> =0)	V <sub>DS</sub> = Max Rating V <sub>DS</sub> = Max Rating	T <sub>j</sub> = 125°C		250 1000	μ <b>Α</b> μ <b>Α</b>
I <sub>GSS</sub>	Gate-body leakage current (V <sub>DS</sub> = 0)	V <sub>GS</sub> = ±20 V			±100	nA

#### ON

V <sub>GS (th)</sub>	Gate threshold voltage	$V_{DS} = V_{GS}$	I <sub>D</sub> = 1 mA	2.1	4	٧
R <sub>DS (on)</sub>	Static drain-source on resistance	V <sub>GS</sub> = 10 V	I <sub>D</sub> = 15 A		0.04	Ω

### **DYNAMIC**

g <sub>fs</sub>	Forward transconductance	V <sub>DS</sub> = 25 V	I <sub>D</sub> = 15 A	4		mho
C <sub>Iss</sub> C <sub>oss</sub> C <sub>rss</sub>	Input capacitance Output capacitance Reverse transfer capacitance	V <sub>DS</sub> = 25 V V <sub>GS</sub> = 0	f= 1 MHz		2000 1100 400	pF pF pF

### **SWITCHING**

t	d (on)	Turn-on time	V <sub>DD</sub> = 30 V	I <sub>D</sub> = 3 A	45	ns
t	r d (off)	Rise time Turn-off delay time	$R_{GS} = 50 \Omega$	$V_{GS} = 10 V$	110 230	ns ns
t	f	Fall time			170	ns

<sup>■</sup> See note on ISOWATT 220 in this datasheet


### **ELECTRICAL CHARACTERISTICS** (Continued)

Parameters	Test Conditions	Min.	Тур.	Max.	Unit	
		l	5		1	•


### SOURCE DRAIN DIODE

I <sub>SD</sub> I <sub>SDM</sub>	Source-drain current Source-drain current (pulsed)	T <sub>c</sub> = 25°C			30 120	A A
V <sub>SD</sub>	Forward on voltage	I <sub>SD</sub> = 60 A	V <sub>GS</sub> = 0		2.6	٧
t <sub>rr</sub>	Reverse recovery time Reverse recovered	I <sub>SD</sub> = 30 A	di/dt = 100A/μs	200 0.25		ns μC
	charge					


## Safe operating areas (standard package)




## Thermal impedance (standard package)




## Derating curve (standard package)




### Output characteristics



### Transfer characteristics




### Transconductance




3/5


## Static drain-source on resistance




## Maximum drain current vs temperature




## Gate charge vs gate-source voltage




### Capacitance variation




## Gate threshold voltage vs temperature



## Drain-source on resistance vs temperature



## Source-drain diode forward characteristics



## ISOWATT220 PACKAGE CHARACTERISTICS AND APPLICATION.

ISOWATT220 is fully isolated to 2000V dc. Its thermal impedance, given in the data sheet, is optimised to give efficient thermal conduction together with excellent electrical isolation.

The structure of the case ensures optimum distances between the pins and heatsink. The ISOWATT220 package eliminates the need for external isolation so reducing fixing hardware. Accurate moulding techniques used in manufacture assure consistent heat spreader-to-heatsink capacitance.

ISOWATT220 thermal performance is better than that of the standard part, mounted with a 0.1mm mica washer. The thermally conductive plastic has a higher breakdown rating and is less fragile than mica or plastic sheets. Power derating for ISOWATT220 packages is determined by:

$$P_{D} = \frac{T_{j} - T_{c}}{R_{th}}$$

from this  $I_{Dmax}$  for the POWER MOS can be calculated:

$$I_{Dmax} \le \sqrt{\frac{P_D}{R_{DS(on) (at 150^{\circ}C)}}}$$

## THERMAL IMPEDANCE OF ISOWATT220 PACKAGE

Fig. 1 illustrates the elements contributing to the thermal resistance of transistor heatsink assembly, using ISOWATT220 package.

The total thermal resistance  $R_{th (tot)}$  is the sum of each of these elements.

The transient thermal impedance, Z<sub>th</sub> for different pulse durations can be estimated as follows:

1 - for a short duration power pulse less than 1ms;

$$Z_{th} < R_{thJ-C}$$

2 - for an intermediate power pulse of 5ms to 50ms:

$$Z_{th} = R_{th,I-C}$$


3 - for long power pulses of the order of 500ms or greater:


$$Z_{th} = R_{thJ-C} + R_{thC-HS} + R_{thHS-amb}$$

It is often possibile to discern these areas on transient thermal impedance curves.


Fig. 1


### **ISOWATT DATA**





Thermal impedance







### **BUZ11A**

# N - CHANNEL ENHANCEMENT MODE POWER MOS TRANSISTOR

TYPE	V <sub>DSS</sub>	R <sub>DS(on)</sub>	I <sub>D</sub>
BUZ11A	50 V	0.06 Ω	25 A


- HIGH CURRENT
- ULTRA FAST SWITCHING
- VERY LOW ON-LOSSES
- LOW DRIVE ENERGY FOR EASY DRIVE

#### INDUSTRIAL APPLICATIONS:

- AUTOMOTIVE POWER ACTUATORS
- MOTOR CONTROLS

N - channel enhancement mode POWER MOS field effect transistor. Easy drive and very fast switching times make this POWER MOS transistor ideal for high speed switching applications.

Typical uses include power actuator driving, motor drive including brushless motors, hydraulic actuators and many other uses in automotive applications. It also finds use in DC/DC converters and uninteruptible power supplies.



#### **ABSOLUTE MAXIMUM RATINGS**

$V_{DS}$	Drain-source voltage (V <sub>GS</sub> = 0)	50	V
$V_{DGR}$	Drain-gate voltage ( $R_{GS} = 20 \text{ K}\Omega$ )	50	V
$V_{GS}$	Gate-source voltage	±20	V
$I_D$	Drain current (continuous) T <sub>c</sub> = 25°C	25	Α
$I_{DM}$	Drain current (pulsed)	100	Α
$P_{tot}$	Total dissipation at T <sub>c</sub> <25°C	75	W
T <sub>stg</sub>	Storage temperature	-55 to 150	°C
T <sub>i</sub>	Max. operating junction temperature	150	°C
•	DIN humidity category (DIN 40040)	E	
	IEC climatic category (DIN IEC 68-1)	55/150/56	

### THERMAL DATA

R <sub>thj - case</sub> Thermal resistance junction-case	max	1.67	°C/W
R <sub>thj - amb</sub> Thermal resistance junction-ambient	max	75	°C/W
inj - amb			• • • • • • • • • • • • • • • • • • • •

### **ELECTRICAL CHARACTERISTICS** ( $T_j = 25$ °C unless otherwise specified)

Parameters Test Conditions Min. Typ. Max. Ur	Parameters						P	arameter	rs			Test C	onditions		Min.	Тур.	Max.	Unit
--	------------	--	--	--	--	--	---	----------	----	--	--	--------	-----------	--	------	------	------	------

### OFF

V <sub>(BR) DSS</sub>	Drain-source breakdown voltage	I <sub>D</sub> = 250 μA	V <sub>GS</sub> = 0	50		٧
I <sub>DSS</sub>	Zero gate voltage drain current (V <sub>GS</sub> = 0)	V <sub>DS</sub> = Max Rating V <sub>DS</sub> = Max Rating	T <sub>J</sub> = 125°C		250 1000	μ <b>Α</b> μ <b>Α</b>
I <sub>GSS</sub>	Gate-body leakage current (V <sub>DS</sub> = 0)	V <sub>GS</sub> = ±20 V			± 100	nA

### ON

V <sub>GS (th)</sub>	Gate threshold voltage	V <sub>DS</sub> = V <sub>GS</sub>	I <sub>D</sub> = 1 mA	2.1	4	V
R <sub>DS (on)</sub>	Static drain-source on resistance	V <sub>GS</sub> = 10 V	I <sub>D</sub> = 15 A		0.06	Ω

### **DYNAMIC**

9 <sub>fs</sub>	Forward transconductance	V <sub>DS</sub> = 25 V	I <sub>D</sub> = 15 A	4.0		mho
C <sub>iss</sub> C <sub>oss</sub> C <sub>rss</sub>	Input capacitance Output capacitance Reverse transfer capacitance	V <sub>DS</sub> = 25 V V <sub>GS</sub> = 0	f= 1 MHz		2000 1100 400	pF pF pF

### **SWITCHING**


### **ELECTRICAL CHARACTERISTICS (Continued)**

Parameters	Test Conditions	Min.	Тур.	Max.	Unit	
						ı


### SOURCE DRAIN DIODE

I <sub>SD</sub> I <sub>SDM</sub>	Source-drain current Source-drain current (pulsed)	T <sub>c</sub> = 25°C			25 100	A A
V <sub>SD</sub>	Forward on voltage	I <sub>SD</sub> = 50 A	V <sub>GS</sub> = 0		2.4	٧
t <sub>rr</sub>	Reverse recovery time			200		ns
Q <sub>rr</sub>	Reverse recovered charge	I <sub>SD</sub> = 25 A	$di/dt = 100A/\mu s$	0.25		μC


### Safe operating areas




### Thermal impedance




### Derating curve




### Output characteristics



### Transfer characteristics




### Transconductance




SGS-THOMSON MICROELECTRONICS

3/4


## Static drain-source on resistance




## Maximum drain current vs temperature




## Gate charge vs gate-source voltage




### Capacitance variation




## Gate threshold voltage vs temperature



## Drain-source on resistance vs temperature



## Source-drain diode forward characteristics





### BUZ71A

# N - CHANNEL ENHANCEMENT MODE POWER MOS TRANSISTOR


TYPE	V <sub>DSS</sub>	R <sub>DS(on)</sub>	I <sub>D</sub>		
BUZ71A	50 V	0.12 Ω	13 A		

- ULTRA FAST SWITCHING
- LOW DRIVE ENERGY FOR EASY DRIVE
- COST EFFECTIVE

### **INDUSTRIAL APPLICATIONS:**

- AUTOMOTIVE POWER ACTUATORS
- MOTORS CONTROL
- INVERTERS

N - channel enhancement mode POWER MOS field effect transistor. Easy drive and very fast switching times make this POWER MOS transistor ideal for high speed switching applications such as power actuator driving, motor drive including brushless motors, hydraulic actuators and many other uses in automotive and automotive and automatic guided vehicle applications. It also finds use in DC/DC converters and uninteruptable power supplies.



### **ABSOLUTE MAXIMUM RATINGS**

$V_{DS}$	Drain-source voltage (V <sub>GS</sub> = 0)	50	V
$V_{DGR}$	Drain-gate voltage ( $R_{GS} = 20 \text{ K}\Omega$ )	50	V
$V_{GS}$	Gate-source voltage	±20	V
I <sub>D</sub>	Drain current (continuous) T <sub>c</sub> = 25°C	13	Α
I <sub>DM</sub>	Drain current (pulsed)	52	Α
$P_{tot}$	Total dissipation at T <sub>c</sub> <25°C	40	W
$T_{stg}$	Storage temperature	- 55 to 150	°C
T <sub>j</sub>	Max. operating junction temperature	150	°C
	DIN humidity category (DIN 40040)	E	
	IEC climatic category (DIN IEC 68-1)	55/150/56	

### THERMAL DATA

R <sub>thj - case</sub> Thermal resistance junction-case	max	3.1	°C/W
R <sub>thj - amb</sub> Thermal resistance junction-ambient	max	75	°C/W

### **ELECTRICAL CHARACTERISTICS** ( $T_j = 25$ °C unless otherwise specified)

Parameters	Test Conditions	Min.	Тур.	Max.	Unit
------------	-----------------	------	------	------	------

### OFF

V <sub>(BR) DSS</sub>	Drain-source breakdown voltage	I <sub>D</sub> = 250 μA	V <sub>GS</sub> = 0	50		٧
I <sub>DSS</sub>	Zero gate voltage drain current (V <sub>GS</sub> = 0)	V <sub>DS</sub> = Max Rating V <sub>DS</sub> = Max Rating	T <sub>j</sub> = 125°C		250 1000	μ <b>Α</b> μ <b>Α</b>
I <sub>GSS</sub>	Gate-body leakage current (V <sub>DS</sub> = 0)	V <sub>GS</sub> = ±20 V			±100	nA

### ON

V <sub>GS (th)</sub>	Gate threshold voltage	V <sub>DS</sub> = V <sub>GS</sub>	I <sub>D</sub> = 1 mA	2.1	4	٧
R <sub>DS (on)</sub>	Static drain-source on resistance	V <sub>GS</sub> = 10 V	I <sub>D</sub> = 9 A		0.12	Ω

### **DYNAMIC**

g <sub>fs</sub>	Forward transconductance	V <sub>DS</sub> = 25 V	I <sub>D</sub> = 9 A	3		mho
C <sub>iss</sub> C <sub>oss</sub> C <sub>rss</sub>	Input capacitance Output capacitance Reverse transfer capacitance	V <sub>DS</sub> = 25 V V <sub>GS</sub> = 0	f= 1 MHz		650 450 280	pF pF pF

### **SWITCHING**

$ \begin{array}{ccc} t_{d \; (on)} & \text{Turn-on time} \\ t_r & \text{Rise time} \\ t_{d \; (off)} & \text{Turn-off delay time} \\ t_f & \text{Fall time} \\ \end{array} $	$V_{DD} = 30 \text{ V}$ $R_{GS} = 50 \Omega$	I <sub>D</sub> = 3 A V <sub>GS</sub> = 10 V		30 85 90 110	ns ns ns
--	--	--	--	-----------------------	----------------


### **ELECTRICAL CHARACTERISTICS** (Continued)

	D	Took Oom did oo		_			
į	Parameters	Test Conditions	Min.	Тур.	Max.	Unit	


### **SOURCE DRAIN DIODE**

I <sub>SD</sub> I <sub>SDM</sub>	Source-drain current Source-drain current (pulsed)	T <sub>c</sub> = 25°C			13 52	A A
V <sub>SD</sub>	Forward on voltage	I <sub>SD</sub> = 26 A	V <sub>GS</sub> = 0		2.2	٧
t <sub>rr</sub>	Reverse recovery time Reverse recovered charge	I <sub>SD</sub> = 13 A	$di/dt = 100A/\mu s$	120 0.15		ns μC


### Safe operating areas




### Thermal impedance




### Derating curve




### Output characteristics



### Transfer characteristics




### Transconductance




SGS-THOMSON MICROELECTRONICS


## Static drain-source on resistance




## Maximum drain current vs temperature




## Gate charge vs gate-source voltage




### Capacitance variation




## Gate threshold voltage vs temperature



## Drain-source on resistance vs temperature



## Source-drain diode forward characteristics






### IRF 520/FI-521/FI IRF 522/FI-523/FI

# N - CHANNEL ENHANCEMENT MODE POWER MOS TRANSISTORS

TYPE	V <sub>DSS</sub>	R <sub>DS(on)</sub>	I <sub>D</sub> •
IRF520	100 V	0.27 Ω	9.2 A
IRF520FI	100 V	0.27 Ω	7 A
IRF521	80 V	0.27 Ω	9.2 A
IRF521FI	80 V	0.27 Ω	7 A
IRF522	100 V	0.36 Ω	8 A
IRF522FI	100 V	0.36 Ω	6 A
IRF523	80 V	0.36 Ω	8 A
IRF523FI	80 V	0.36 Ω	6 A

- 80-100 VOLTS FOR DC/DC CONVERTERS
- HIGH CURRENT
- RATED FOR UNCLAMPED INDUCTIVE SWITCHING (ENERGY TEST) ◆
- ULTRA FAST SWITCHING
- EASY DRIVE- FOR REDUCED COST AND SIZE INDUSTRIAL APPLICATIONS:
- UNINTERRUPTIBLE POWER SUPPLIES
- MOTOR CONTROLS

N - channel enhancement mode POWER MOS field effect transistors. Easy drive and very fast switching times make these POWER MOS transistors ideal for high speed switching applications. Applications include DC/DC converters, UPS, battery chargers, secondary regulators, servo control, power-audio amplifiers and robotics.



ABSOLU	TE MAXIMUM RATINGS	1	IF.	₹F		
	TO-220 ISOWATT220	520 520FI	521 521FI	522 522FI	523 523FI	
V <sub>DS</sub> * V <sub>DGR</sub> * V <sub>GS</sub> /	Drain-source voltage (V <sub>GS</sub> = 0)	100	80	100	80	V
V <sub>DGR</sub> *	Drain-gate voltage ( $R_{GS} = 20 \text{ K}\Omega$ )	100	80	100	80	V
$V_{GS}$	Gate-source voltage		土	20		V
I <sub>DM</sub> (•)	Drain current (pulsed)	37	37	32	32	Α
DIVI ( )	u ,	520	521	522	523	
I <sub>D</sub>	Drain current (cont.) at $T_c = 25^{\circ}C$	9.2	9.2	8	8	Α
۱ <sub>D</sub>	Drain current (cont.) at T <sub>c</sub> = 100°C	6.5	6.5	5.6	5.6	Α
,	, , ,	520FI	521FI	522FI	523FI	
l <sub>D</sub> ■	Drain current (cont.) at T <sub>c</sub> = 25°C	7	7	6	6	Α
I <mark>D</mark> ■	Drain current (cont.) at T <sub>c</sub> = 100°C	4	4	3.5	3.5	Α
,	, , ,	TO-	220	ISOWA	TT220	
P <sub>tot</sub> ∎	Total dissipation at T <sub>c</sub> <25°C	ε	0	3	0	W
	Derating factor	0.4	48	0.2	24	W/°C
$T_{stg}$	Storage temperature		- 55 t	o 150		۰C
T <sub>j</sub> "	Max. operating junction temperature		15	0		°C

T<sub>i</sub> = 25°C to 125°C

(•) Repetitive Rating: Pulse width limited by max junction temperature.

See note on ISOWATT220 on this datasheet.

Introduced in 1988 week 44

### THERMAL DATA

### TO-220 | ISOWATT220

R <sub>thj - case</sub> Thermal resistance junction-case R <sub>thc-s</sub> Thermal resistance case-sink R <sub>thj-amb</sub> Thermal resistance junction-ambient T <sub>1</sub> Maximum lead temperature for soldering purpose	max typ max	2.08 4.16 0.5 80 300	°C/W °C/W °C/W
---	-------------------	-------------------------------	----------------------

### **ELECTRICAL CHARACTERISTICS** (T<sub>case</sub> = 25°C unless otherwise specified)

Parameters Test Conditions Min. Typ. Max. Unit
--

#### **OFF**

V <sub>(BR) DSS</sub>	Drain-source breakdown voltage	$I_D = 250 \ \mu A$ $V_{GS} = 0$ for IRF520/522/520FI/522FI for IRF521/523/521FI/523FI	100 80		V V
I <sub>DSS</sub>	Zero gate voltage drain current (V <sub>GS</sub> =0)	V <sub>DS</sub> = Max Rating V <sub>DS</sub> = Max Rating x 0.8 T <sub>c</sub> = 125°C		 250 1000	μA μA
I <sub>GSS</sub>	Gate-body leakage current (V <sub>DS</sub> = 0)	$V_{GS} = \pm 20 \text{ V}$		±500	nA

### ON \*\*

V <sub>GS (th)</sub>	Gate threshold voltage	$V_{DS} = V_{GS}$ $I_D = 250 \mu A$	2	4	٧
I <sub>D(on)</sub>	On-state drain current	$\begin{split} V_{DS} > I_{D~(on)} \times R_{DS(on)~max} &~V_{GS} = 10 \\ \text{for IRF520/521/520FI/521FI} \\ \text{for IRF521/523/521FI/523FI} \end{split}$	9.2 8		A A
R <sub>DS (on)</sub>	Static drain-source on resistance	$V_{GS} = 10 \text{ V}$ $I_D = 5.6 \text{ A}$ for IRF520/521/520FI/521FI for IRF522/523/522FI/523FI		0.27 0.36	Ω

### **ENERGY TEST**

l <sub>uis</sub>	Unclamped inductive switching current (single pulse)	$V_{DD} = 30 \text{ V}$ L = 100 $\mu$ H starting T <sub>i</sub> = 25°C for IRF520/521/520FI/521FI for IRF522/523/522FI/523FI	9.2 8		A
------------------	--	--	----------	--	---

### **DYNAMIC**

g <sub>fs</sub> **	Forward transconductance	$V_{DS} > I_{D \text{ (on)}} \times F$ $I_{D} = 5.6 \text{ A}$	RDS (on) max	2.7		mho
C <sub>iss</sub> C <sub>oss</sub> C <sub>rss</sub>	Input capacitance Output capacitance Reverse transfer capacitance	V <sub>DS</sub> = 25 V V <sub>GS</sub> = 0	f= 1 MHz		600 400 100	pF pF pF

### **ELECTRICAL CHARACTERISTICS** (Continued)


	Parameters	Test Conditions	Min.	Тур.	Max.	Unit	
--	------------	-----------------	------	------	------	------	--


### **SWITCHING**


$\begin{matrix} t_{d \text{ (on)}} \\ t_{r} \\ t_{d \text{ (off)}} \\ t_{f} \end{matrix}$	Turn-on time Rise time Turn-off delay time Fall time	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	40 70 100 70	ns ns ns ns
Q <sub>g</sub>	Total Gate Charge	$V_{GS} = 15 \text{ V}$ $I_D = 9.2 \text{ A}$ $V_{DS} = \text{Max Rating} \times 0.8$ (see test circuit)	15	nC

#### SOURCE DRAIN DIODE

I <sub>SD</sub> I <sub>SDM</sub> (*)	Source-drain current Source-drain current (pulsed)				9.2 37	A A
V <sub>SD</sub> **	Forward on voltage	I <sub>SD</sub> = 9.2 A	V <sub>GS</sub> = 0		2.5	V
t <sub>rr</sub>	Reverse recovery time	T <sub>j</sub> = 150°C		280		ns
Q <sub>rr</sub>	Reverse recovered charge	I <sub>SD</sub> = 9.2 A	$di/dt = 100 A/\mu s$	1.6		μC









<sup>\*\*</sup> Pulsed: Pulse duration ≤ 300 µs, duty cycle ≤ 1.2%
(\*) Repetitive Rating: Pulse width limited by max junction temperature
■ See note on ISOWATT220 in this datasheet


### Output characteristics




### Output characteristics




### Transfer characteristics




### Transconductance




## Static drain-source on resistance




## Maximum drain current vs temperature




## Gate charge vs gate-source voltage



### Capacitance variation




## Normalized breakdown voltage vs temperature




4/6

SGS-THOMSON MICROELECTRONICS

## Normalized on resistance vs temperature




## Source-drain diode forward characteristics




SC-0339


### Unclamped inductive test circuit




### Unclamped inductive waveforms



### Switching times test circuit



### Gate charge test circuit



SC-0244

### ISOWATT220 PACKAGE CHARACTERISTICS AND APPLICATION.

ISOWATT220 is fully isolated to 2000V dc. Its thermal impedance, given in the data sheet, is optimised to give efficient thermal conduction together with excellent electrical isolation.

The structure of the case ensures optimum distances between the pins and heatsink. The ISOWATT220 package eliminates the need for external isolation so reducing fixing hardware. Accurate moulding techniques used in manufacture assure consistent heat spreader-to-heatsink capacitance.

ISOWATT220 thermal performance is better than that of the standard part, mounted with a 0.1mm mica washer. The thermally conductive plastic has a higher breakdown rating and is less fragile than mica or plastic sheets. Power derating for ISOWATT220 packages is determined by:

$$P_{D} = \frac{T_{j} - T_{c}}{R_{bb}}$$

from this  $I_{Dmax}$  for the POWER MOS can be calculated:

$$I_{Dmax} \le \sqrt{\frac{P_D}{R_{DS(on) \text{ (at 150°C)}}}}$$

## THERMAL IMPEDANCE OF ISOWATT220 PACKAGE

Fig. 1 illustrates the elements contributing to the thermal resistance of transistor heatsink assembly, using ISOWATT220 package.

The total thermal resistance  $R_{th (tot)}$  is the sum of each of these elements.

The transient thermal impedance,  $Z_{th}$  for different pulse durations can be estimated as follows:

1 - for a short duration power pulse less than 1ms;

$$Z_{th} < R_{th,l-C}$$

2 - for an intermediate power pulse of 5ms to 50ms:

$$Z_{th} = R_{thJ-C}$$

 $\ensuremath{\mathtt{3}}$  - for long power pulses of the order of 500ms or greater:


$$Z_{th} = R_{thJ-C} + R_{thC-HS} + R_{thHS-amb}$$

It is often possibile to discern these areas on transient thermal impedance curves.


Fig. 1

#### ISOWATT DATA


### Safe operating areas



### Thermal impedance



### Derating curve





### IRF 530/FI-531/FI IRF 532/FI-533/FI


# N - CHANNEL ENHANCEMENT MODE POWER MOS TRANSISTORS

### **PRELIMINARY DATA**

TYPE	V <sub>DSS</sub>	R <sub>DS(on)</sub>	I <sub>D</sub> •
IRF530	100 V	0.16 Ω	14 A
IRF530FI	100 V	0.16 Ω	9 A
IRF531	80 V	0.16 Ω	14 A
IRF531FI	80 V	0.16 Ω	9 A
IRF532	100 V	0.23 Ω	12 A
IRF532FI	100 V	0.23 Ω	8 A
IRF533	80 V	0.23 Ω	12 A
IRF533FI	80 V	0.23 Ω	8 A

- 80-100 VOLTS FOR DC/DC CONVERTERS
- HIGH CURRENT
- ULTRA FAST SWITCHING
- EASY DRIVE- FOR REDUCED COST AND SIZE INDUSTRIAL APPLICATIONS:
- UNINTERRUPTIBLE POWER SUPPLIES
- MOTOR CONTROLS

N - channel enhancement mode POWER MOS field effect transistors. Easy drive and very fast switching times make these POWER MOS transistors ideal for high speed switching applications. Applications include DC/DC converters, UPS, battery chargers, secondary regulators, servo control, power-audio amplifiers and robotics.



ABSOLU		i F	RF			
	TO-220 ISOWATT220	530 530FI	531 531FI	532 532FI	533 533FI	
V <sub>DS</sub> * V <sub>DGR</sub> *	Drain-source voltage (V <sub>GS</sub> = 0)	100	80	100	80	V
V <sub>DGR</sub> *	Drain-gate voltage ( $R_{GS} = 20 \text{ K}\Omega$ )	100	80	100	80	V
$v_{GS}$	Gate-source voltage		±	20		V
I <sub>DM</sub> (•)	Drain current (pulsed)	56	56	48	48	Α
I <sub>DLM</sub>	Drain inductive current, clamped (L = 100 $\mu$ H)	56	56	48	48	Α
		530	531	532	533	
l <sub>D</sub>	Drain current (cont.) at $T_c = 25$ °C	14	14	12	12	Α
I <sub>D</sub>	Drain current (cont.) at T <sub>c</sub> = 100°C	9	9	8	8	Α
		530FI	531FI	532FI	533FI	
I <sub>D</sub> ■ I <sub>D</sub> ■	Drain current (cont.) at T <sub>c</sub> = 25°C	9	9	8	8	Α
I <sub>D</sub> ■	Drain current (cont.) at T <sub>c</sub> = 100°C	5.5	5.5	5	5	Α
_			220		ATT220	
P <sub>tot</sub> ∎	Total dissipation at T <sub>c</sub> <25°C		79	3		W
-	Derating factor	0.		0.2	28	W/°C
$T_{stg}$	Storage temperature		– 55 t			°C
T <sub>i</sub>	Max. operating junction temperature		15	0		°C

\* T<sub>i</sub> = 25°C to 125°C

(•) Repetitive Rating: Pulse width limited by max junction temperature.

See note on ISOWATT220 on this datasheet.

### THERMAL DATA .

### TO-220 | ISOWATT220

R <sub>thi - case</sub>	, Thermal resistance junction-case	max	1.58   3.57	°C/W
R <sub>thc-s</sub>	Thermal resistance case-sink	typ	0.5	°C/W
R <sub>thj-amb</sub>	Thermal resistance junction-ambient	max	80	°C/W
T <sub>1</sub>	Maximum lead temperature for soldering purpose		300	°C

### **ELECTRICAL CHARACTERISTICS** (T<sub>case</sub> = 25°C unless otherwise specified)

Parameters	Test Conditions	Min.	Тур.	Max.	Unit
------------	-----------------	------	------	------	------

### OFF

V <sub>(BR) DSS</sub>	Drain-source breakdown voltage	$I_D = 250 \ \mu A$ $V_{GS} = 0$ for IRF530/532/530FI/532FI for IRF531/533/531FI/533FI	100 80		<b>V V</b>
I <sub>DSS</sub>	Zero gate voltage drain current (V <sub>GS</sub> = 0)	$V_{DS}$ = Max Rating $V_{DS}$ = Max Rating x 0.8 $T_c$ = 125°C		250 1000	μΑ μΑ
I <sub>GSS</sub>	Gate-body leakage current (V <sub>DS</sub> = 0)	$V_{GS} = \pm 20 \text{ V}$		± 100	nA

### ON \*\*

V <sub>GS (th)</sub>	Gate threshold voltage	$V_{DS} = V_{GS}$ $I_D = 250 \mu A$	2	4	٧
I <sub>D(on)</sub>	On-state drain current	$V_{DS} > I_{D~(on)} \times R_{DS(on)~max} \ V_{GS} = 10 \ V$ for IRF530/531/530Fi/531Fi for IRF532/533/532Fi/533Fi	14 12		A A
R <sub>DS (on)</sub>	Static drain-source on resistance	V <sub>GS</sub> = 10 V I <sub>D</sub> = 8.3 A for IRF530/531/530FI/531FI for IRF532/533/532FI/533FI		0.16 0.23	Ω

### **DYNAMIC**

g <sub>fs</sub> **	Forward transconductance	$V_{DS} > I_{D \text{ (on)}} \times R_{DS \text{ (on) max}}$ $I_{D} = 8.3 \text{ A}$	5.1		mho
C <sub>ISS</sub> C <sub>OSS</sub> C <sub>rss</sub>	Input capacitance Output capacitance Reverse transfer capacitance	V <sub>DS</sub> = 25 V f = 1 MHz V <sub>GS</sub> = 0		850 260 50	pF pF pF

### **SWITCHING**

$\begin{matrix}t_{d \text{ (on)}}\\t_{r}\\t_{d \text{ (off)}}\\t_{f}\end{matrix}$	Turn-on time Rise time Turn-off delay time Fall time	$V_{DD} = 36 \text{ V}$ $I_D = 8.0 \text{ A}$ $R_i = 15 \Omega$ (see test circuit)	30 75 40 45	ns ns ns
Qg	Total Gate Charge	$V_{GS} = 10 \text{ V}$ $I_D = 14 \text{ A}$ $V_{DS} = \text{Max Rating} \times 0.8$ (see test circuit)	30	nC

### **ELECTRICAL CHARACTERISTICS (Continued)**

Parameters	Test Conditions	Min.	Тур.	Max.	Unit

#### SOURCE DRAIN DIODE

I <sub>SD</sub> (*)	Source-drain current Source-drain current (pulsed)				14 56	A A
V <sub>SD</sub> **	Forward on voltage	I <sub>SD</sub> = 14 A	V <sub>GS</sub> = 0		2.5	٧
t <sub>rr</sub>	Reverse recovery time	T <sub>j</sub> = 150°C		360		ns
Q <sub>rr</sub>	Reverse recovered charge	I <sub>SD</sub> = 14 A	$di/dt = 100 A/\mu s$	21		μC

<sup>\*\*</sup> Pulsed: Pulse duration ≤ 300 μs, duty cycle ≤ 2%

## ISOWATT220 PACKAGE CHARACTERISTICS AND APPLICATION.

ISOWATT220 is fully isolated to 2000V dc. Its thermal impedance, given in the data sheet, is optimised to give efficient thermal conduction together with excellent electrical isolation.

The structure of the case ensures optimum distances between the pins and heatsink. The ISOWATT220 package eliminates the need for external isolation so reducing fixing hardware. Accurate moulding techniques used in manufacture assure consistent heat spreader-to-heatsink capacitance.

ISOWATT220 thermal performance is better than that of the standard part, mounted with a 0.1mm mica washer. The thermally conductive plastic has a higher breakdown rating and is less fragile than mica or plastic sheets. Power derating for ISOWATT220 packages is determined by:

$$P_{D} = \frac{T_{j} - T_{c}}{R_{th}}$$

from this  $I_{Dmax}$  for the POWER MOS can be calculated:

$$I_{Dmax} \leqslant \sqrt{\frac{P_D}{R_{DS(on) \text{ (at 150°C)}}}}$$

## THERMAL IMPEDANCE OF ISOWATT220 PACKAGE

Fig. 1 illustrates the elements contributing to the thermal resistance of transistor heatsink assembly, using ISOWATT220 package.

The total thermal resistance  $\mathbf{R}_{th\;(tot)}$  is the sum of each of these elements.

The transient thermal impedance,  $Z_{th}$  for different pulse durations can be estimated as follows:

1 - for a short duration power pulse less than 1ms;

$$Z_{th} < R_{thJ-C}$$

2 - for an intermediate power pulse of 5ms to 50ms:


$$Z_{th} = R_{th,l-C}$$

3 - for long power pulses of the order of 500ms or greater:

$$Z_{th} = R_{thJ-C} + R_{thC-HS} + R_{thHS-amb}$$

It is often possibile to discern these areas on transient thermal impedance curves.

Fig. 1



<sup>(\*)</sup> Repetitive Rating: Pulse width limited by max junction temperature

See note on ISOWATT220 in this datasheet






### IRF 540/FI-541/FI IRF 542/FI-543/FI

### N - CHANNEL ENHANCEMENT MODE POWER MOS TRANSISTORS

TYPE	V <sub>DSS</sub>	R <sub>DS(on)</sub>	I <sub>D</sub> •
IRF540	100 V	0.077 Ω	28 A
IRF540FI	100 V	0.077 Ω	15 A
IRF541	80 V	0.077 Ω	28 A
IRF541FI	80 V	0.077 Ω	15 A
IRF542	100 V	0.100 Ω	25 A
IRF542FI	100 V	0.100 Ω	14 A
IRF543	80 V	0.100 Ω	25 A
IRF543FI	80 V	0.100 Ω	14 A

- 80-100 VOLTS FOR DC/DC CONVERTERS
- HIGH CURRENT
- ULTRA FAST SWITCHING
- EASY DRIVE- FOR REDUCED COST AND SIZE INDUSTRIAL APPLICATIONS:
- UNINTERRUPTIBLE POWER SUPPLIES
- MOTOR CONTROLS

N - channel enhancement mode POWER MOS field effect transistors. Easy drive and very fast switching times make these POWER MOS transistors ideal for high speed switching applications. Applications include DC/DC converters, UPS, battery chargers, secondary regulators, servo control, power-audio amplifiers and robotics.



ABSOLU	ABSOLUTE MAXIMUM RATINGS			RF		
	TO-220	540	541	542	543	
	ISOWATT220	540FI	541FI	542FI	543FI	
V <sub>DS</sub> * V <sub>DGR</sub> * V <sub>GS</sub>	Drain-source voltage (V <sub>GS</sub> = 0)	100	80	100	80	٧
V <sub>DGB</sub> *	Drain-gate voltage ( $R_{GS} = 20 \text{ K}\Omega$ )	100	80	100	80	V
V <sub>GS</sub>	Gate-source voltage		±	20		٧
I <sub>DM</sub> (•)	Drain current (pulsed)	110	110	100	100	Α
I <sub>DLM</sub>	Drain inductive current, clamped (L = 100 $\mu$ H)	110	110	100	100	Α
		540	541	542	543	
I <sub>D</sub>	Drain current (cont.) at T <sub>c</sub> = 25°C	28	28	25	25	Α
Ι <sub>D</sub>	Drain current (cont.) at $T_c = 100$ °C	20	20	17	17	Α
_	·	540FI	541FI	542FI	543FI	
I <sub>D</sub> ■	Drain current (cont.) at $T_c = 25^{\circ}C$	15	15	14	14	Α
l <sub>D</sub> ■	Drain current (cont.) at T <sub>c</sub> = 100°C	9	9	8	8	Α
			220		ATT220	
P <sub>tot</sub>	Total dissipation at T <sub>c</sub> <25°C	1.	25	4		W
-	Derating factor	-	1		32	W/°C
$\underline{T}_{stg}$	Storage temperature		−55 t	o 150		۰C
T	Max. operating junction temperature		15	0		°C

 $T_i = 25^{\circ}C$  to  $125^{\circ}C$ 

(e) Repetitive Rating: Pulse width limited by max junction temperature.

See note on ISOWATT220 on this datasheet.

### THERMAL DATA

TO-220	1	ISOW	Α	T	<b>[22</b>	0
--------	---	------	---	---	------------	---

R <sub>thj - case</sub> Thermal resistance junction-case	max	1 <sup> </sup> 3.12	°C/W
R <sub>thc-s</sub> Thermal resistance case-sink	typ	0.5	°C/W
R <sub>thj-amb</sub> Thermal resistance junction-ambient	max	80	°C/W
T <sub>1</sub> Maximum lead temperature for soldering purpose		300	°C

### **ELECTRICAL CHARACTERISTICS** (T<sub>case</sub> = 25°C unless otherwise specified)

Parameters	Test Conditions	Min.	Тур.	Max.	Unit
------------	-----------------	------	------	------	------

### **OFF**

V <sub>(BR) DSS</sub>	Drain-source breakdown voltage	$I_D = 250 \ \mu A$ $V_{GS} = 0$ for IRF540/542/540FI/542FI for IRF541/543/541FI/543FI	100 80		V V
I <sub>DSS</sub>	Zero gate voltage drain current (V <sub>GS</sub> = 0)	$V_{DS}$ = Max Rating $V_{DS}$ = Max Rating x 0.8 $T_c$ = 125°C		250 1000	μ <b>Α</b> μ <b>Α</b>
I <sub>GSS</sub>	Gate-body leakage current (V <sub>DS</sub> = 0)	$V_{GS} = \pm 20 \text{ V}$		±500	nA

### ON \*\*

V <sub>GS (th)</sub>	Gate threshold voltage	$V_{DS} = V_{GS}$	$I_D = 250 \mu A$	2	4	٧
I <sub>D(on)</sub>	On-state drain current	$V_{\rm DS} > I_{\rm D~(on)} \times R_{\rm DS(on)~m}$ for IRF540/541/540FI/for IRF542/543/542FI/	541FI	28 25		4 4
R <sub>DS (on)</sub>	Static drain-source on resistance	V <sub>GS</sub> = 10 V for IRF540/541/540FI/s for IRF542/543/542FI/s			0.077 0.100	$\Omega$

### **DYNAMIC**

g <sub>fs</sub> **	Forward transconductance	$V_{DS} > I_{D,(on)} \times R_{DS,(on)} \times R_{DS,(on)}$	8.7		mho
C <sub>ISS</sub> C <sub>OSS</sub> C <sub>rss</sub>	Input capacitance Output capacitance Reverse transfer capacitance	V <sub>DS</sub> = 25 V f = 1 MHz V <sub>GS</sub> = 0		1600 800 300	pF pF pF

### **SWITCHING**

t <sub>d (on)</sub> t <sub>r</sub> t <sub>d (off)</sub> t <sub>f</sub>	Turn-on time Rise time Turn-off delay time Fall time	$\begin{array}{c} V_{DD} = 30 \text{ V} & I_D = 15 \text{ A} \\ R_i = 4.7  \Omega & \\ & \text{(see test circuit)} \end{array}$		30 60 80 30	ns ns ns
$Q_g$	Total Gate Charge	$V_{GS} = 10 \text{ V}$ $I_D = 28 \text{ A}$ $V_{DS} = \text{Max Rating} \times 0.8$ (see test circuit)		59	nC

### **ELECTRICAL CHARACTERISTICS** (Continued)


Parameters
------------

### SOURCE DRAIN DIODE


I <sub>SD</sub> I <sub>SDM</sub> (*)	Source-drain current Source-drain current (pulsed)				28 110	A A
V <sub>SD</sub> **	Forward on voltage	I <sub>SD</sub> = 28 A	V <sub>GS</sub> = 0		2.5	٧
t <sub>rr</sub>	Reverse recovery time	T <sub>j</sub> = 150°C		500		ns
Q <sub>rr</sub>	Reverse recovered charge	I <sub>SD</sub> = 28 A	$di/dt = 100 A/\mu s$	2.9		μC

- \*\* Pulsed: Pulse duration  $\leq$  300  $\mu$ s, duty cycle  $\leq$  1.5%
- (\*) Repetitive Rating: Pulse width limited by max junction temperature
- See note on ISOWATT220 in this datasheet


Safe operating areas (standard package)




Thermal impedance (standard package)




Derating curve (standard package)




### Output characteristics




### Output characteristics




### Transfer characteristics




### Transconductance




## Static drain-source on resistance




## Maximum drain current vs temperature




## Gate charge vs gate-source voltage




### Capacitance variation




## Normalized breakdown voltage vs temperature



## Normalized on resistance vs temperature




## Source-drain diode forward characteristics




4/6

### Clamped inductive test circuit




SC-0242


### Clamped inductive waveforms



### Switching times test circuit



### Gate charge test circuit



SC-0244

## ISOWATT220 PACKAGE CHARACTERISTICS AND APPLICATION.

ISOWATT220 is fully isolated to 2000V dc. Its thermal impedance, given in the data sheet, is optimised to give efficient thermal conduction together with excellent electrical isolation.

The structure of the case ensures optimum distances between the pins and heatsink. The ISOWATT220 package eliminates the need for external isolation so reducing fixing hardware. Accurate moulding techniques used in manufacture assure consistent heat spreader-to-heatsink capacitance.

ISOWATT220 thermal performance is better than that of the standard part, mounted with a 0.1mm mica washer. The thermally conductive plastic has a higher breakdown rating and is less fragile than mica or plastic sheets. Power derating for ISOWATT220 packages is determined by:

$$P_{D} = \frac{T_{J} - T_{c}}{R_{th}}$$

from this  $I_{Dmax}$  for the POWER MOS can be calculated:

$$I_{Dmax} \le \sqrt{\frac{P_D}{R_{DS(on) \text{ (at 150°C)}}}}$$

## THERMAL IMPEDANCE OF ISOWATT220 PACKAGE

Fig. 1 illustrates the elements contributing to the thermal resistance of transistor heatsink assembly, using ISOWATT220 package.

The total thermal resistance  $R_{th (tot)}$  is the sum of each of these elements.

The transient thermal impedance, Z<sub>th</sub> for different pulse durations can be estimated as follows:

1 - for a short duration power pulse less than 1ms;

$$Z_{th} < R_{thJ-C}$$

2 - for an intermediate power pulse of 5ms to 50ms:

$$Z_{th} = R_{thJ-C}$$

3 - for long power pulses of the order of 500ms or greater:


$$Z_{th} = R_{thJ-C} + R_{thC-HS} + R_{thHS-amb}$$

It is often possibile to discern these areas on transient thermal impedance curves.


Fig. 1

#### ISOWATT DATA


Safe operating areas



Thermal impedance



Derating curve



6/6




### IRFZ40 IRFZ42

# N - CHANNEL ENHANCEMENT MODE POWER MOS TRANSISTORS

TYPE	V <sub>DSS</sub>	R <sub>DS(on)</sub>	I <sub>D</sub>
IRFZ40	50 V	0.028 Ω	35 A
IRFZ42	50 V	0.035 Ω	35 A

- VERY LOW R<sub>DS (on)</sub>
- LOW DRIVE ENERGY FOR EASY DRIVE
- HIGH TRANSCONDUCTANCE /C<sub>rss</sub> RATIO
   INDUSTRIAL APPLICATIONS:
- AUTOMOTIVE POWER ACTUATORS
- MOTOR CONTROLS
- INVERTERS

N - channel enhancement mode POWER MOS field effect transistors. Easy drive and very fast switching times make these POWER MOS transistors ideal for high speed switching circuits applications such as power actuators driving, motor drive including brushless motor, hydraulic actuators and many other in automotive and automatic guided vehicle applications. They also find use DC/DC converters and uninterruptible power supplies



ABSOLUTE MAXIMUM RATINGS		IRFZ40			
V <sub>DS</sub> *	Drain-source voltage (V <sub>GS</sub> = 0)		50		٧
V <sub>DGR</sub> *	Drain-gate voltage ( $R_{GS} = 20 \text{ K}\Omega$ )		50		V
$V_{GS}$	Gate-source voltage		±20		V
I <sub>D</sub>	Drain current (cont.) at T <sub>c</sub> = 25°C	35		35	Α
ID	Drain current (cont.) at T <sub>c</sub> = 100°C	32		29	Α
I <sub>DM</sub> (*)	Drain current (pulsed)	160		145	Α
I <sub>DLM</sub>	Drain inductive current, clamped (L = 100 $\mu$ H)	160		145	Α
$P_{tot}$	Total dissipation at T <sub>c</sub> <25°C	1	125		W
	Derating factor		1.2		W/°C
T <sub>stg</sub>	Storage temperature		-55 to 150		°C
T <sub>j</sub> ັ	Max. operating junction temperature		150		°C

<sup>\*</sup> T<sub>i</sub>= 25°C to 125°C

<sup>(\*)</sup> Repetitive Rating: Pulse width limited by max junction temperature

#### THERMAL DATA

R <sub>thj</sub> - cas	Thermal resistance junction-case Thermal resistance case-sink Thermal resistance junction-ambient	max	1.0	°C/W
R <sub>thc</sub> -s		typ	0.5	°C/W
R <sub>thj</sub> -amb		max	80	°C/W
$T_{l}$	Maximum lead temperature for soldering purpose		300	°C

### **ELECTRICAL CHARACTERISTICS** ( $T_{case} = 25$ °C unless otherwise specified)

Parameters	Test Conditions	Min.	Тур.	Max.	Unit	
------------	-----------------	------	------	------	------	--

#### **OFF**

V <sub>(BR) DSS</sub>	Drain-source breakdown voltage	$I_D = 250 \ \mu A$ $V_{GS} = 0$	50		٧
I <sub>DSS</sub>	Zero gate voltage drain current (V <sub>GS</sub> = 0)	V <sub>DS</sub> = Max Rating V <sub>DS</sub> = Max Rating x 0.8 T <sub>c</sub> = 125°C		250 1000	μ <b>Α</b> μ <b>Α</b>
I <sub>GSS</sub>	Gate-body leakage current (V <sub>DS</sub> = 0)	$V_{GS} = \pm 20 \text{ V}$		±500	nA

#### ON \*\*

V <sub>GS (th)</sub>	Gate threshold voltage	$V_{DS} = V_{GS}$	I <sub>D</sub> = 250 μ	A 2	4	V
I <sub>D(on)</sub>	On-state drain current	$V_{DS} > I_{D (on)} \times R_{DS(c)}$	<sub>n) max</sub> V <sub>GS</sub> =	10 V 35		Α
R <sub>DS (on)</sub>	Static drain-source on resistance	V <sub>GS</sub> = 10 V for <b>IRFZ40</b> for <b>IRFZ42</b>	I <sub>D</sub> = 29 A		0.028 0.035	Ω

#### **DYNAMIC**

1 318	Forward transconductance	$I_{DS} > I_{D(on)} \times R_{DS (on) max}$ $I_{D} = 29 \text{ A}$	17		mho
Coss Crss	Input capacitance Output capacitance Reverse transfer capacitance	V <sub>DS</sub> = 25 V f = 1 MHz V <sub>GS</sub> = 0		3000 1200 400	pF pF pF

#### **SWITCHING**

$\begin{matrix}t_{d \text{ (on)}}\\t_{r}\\t_{d \text{ (off)}}\\t_{f}\end{matrix}$	Turn-on time Rise time Turn-off delay time Fall time	$\begin{array}{c} V_{DD} = 25 \text{ V} & I_D = 29 \text{ A} \\ Z_i = 4.7 \Omega & \\ & \text{(see test circuit)} \end{array}$		25 60 70 25	ns ns ns ns
$Q_g$	Total gate charge	$V_{GS}$ = 10 V $I_{D}$ = 64 A $V_{DS}$ = Max Rating × 0.8 (see test circuit)		60	nC

#### **ELECTRICAL CHARACTERISTICS (Continued)**


Parameters Test Conditions Min. Typ. Max.	Unit	
---	------	--

#### SOURCE DRAIN DIODE


I <sub>SD</sub> I <sub>SDM</sub> (*)	Source-drain current Source-drain current (pulsed)	for IRFZ40 for IRFZ42			35 160 145	A A A
V <sub>SD</sub> **	Forward on voltage	V <sub>GS</sub> = 0 for <b>IRFZ40</b> for <b>IRFZ42</b>	I <sub>SD</sub> = 51 A I <sub>SD</sub> = 46 A		2.5 2.2	<<
t <sub>rr</sub>	Reverse recovery	T <sub>j</sub> = 150°C		350		ns
$Q_{rr}$	Reverse recovered charge	I <sub>SD</sub> = 51 A	$di/dt = 100 A/\mu s$	2.1		μC

<sup>\*\*</sup> Pulsed: Pulse duration ≤ 300 μs, duty cycle ≤ 1.5%


#### Safe operating areas




#### Thermal impedance




#### Derating curve




#### Output characteristics



#### Output characteristics




#### Transfer characteristics




SGS-THOMSON MICROEL ECTROMICS

<sup>(\*)</sup> Repetitive Rating: Pulse width limited by max junction temperature


#### Transconductance




## Static drain-source on resistance




### Maximum drain current vs temperature




## Gate charge vs gate-source voltage




#### Capacitance variation




# Normalized breakdown voltage vs temperature



### Normalized on resistance vs temperature




### Source-drain diode forward characteristics




4/5

SGS-THOMSON


#### Clamped inductive test circuit




#### Clamped inductive waveforms



#### Switching times test circuit



#### Gate charge test circuit



SC-0244





### MTP3055A MTP3055AFI

# N - CHANNEL ENHANCEMENT MODE POWER MOS TRANSISTORS


TYPE	V <sub>DSS</sub>	R <sub>DS(on)</sub>	l <sub>D</sub> ■
MTP3055A	60 V	0.15 Ω	12 A
MTP3055AFI	60 V	0.15 Ω	10 A

- ULTRA FAST SWITCHING UP TO > 100KHz
- LOW DRIVE ENERGY FOR EASY DRIVE REDUCES SIZE AND COST
- INTEGRAL SOURCE DRAIN DIODE

#### **INDUSTRIAL APPLICATIONS:**

- GENERAL PURPOSE SWITCH
- SERIES REGULATOR

N - channel enhancement mode POWER MOS field effect transistors. Easy drive and very fast times make these POWER MOS transistors ideal for high speed switching circuit in applications such as power actuator driving, motor drive including brushless motors, robotics, actuators lamp driving, series regulator and many other uses in industrial control applications. They also find use in DC/DC converters and uninterruptible power supplies.



ABSOL	UTE MAXIMUM RATINGS TO-22 ISOWATT22		MTP3055A MTP3055AFI			
$V_{DS}$	Drain-source voltage (V <sub>GS</sub> = 0)			60		V
$V_{DGR}$	Drain-gate voltage ( $R_{GS} = 20 \text{ K}\Omega$ )			60		V
$V_{GS}$	Gate-source voltage	1		±20		V
I <sub>DM</sub>	Drain current (pulsed)			26		Α
I <sub>GM</sub>	Gate current (pulsed)			1.5		Α
			TO-220	ISC	WATT	220
l <sub>D</sub> ■	Drain current (continuous)		12		10	Α
P <sub>tot</sub> ■	Total dissipation at T <sub>c</sub> <25°C		40		30	W
	Derating factor		0.32		0.24	W/°C
T <sub>stg</sub>	Storage temperature			-65 to 150		°C
Tj	Max. operating junction temperature			150		°C

<sup>■</sup> See note on ISOWATT220 in this datasheet

#### THERMAL DATA

TO-220 | ISOWATT220

	<del></del>	_		
Rthi - case	Thermal resistance junction-case	max	3.12 4.16	°C/W
T <sub>1</sub>	Maximum lead temperature for soldering purpose	max	275	°C
1 '	,			

### **ELECTRICAL CHARACTERISTICS** (T<sub>case</sub> = 25°C unless otherwise specified)

Test Conditions Min. Typ. Max. Unit	Test Conditions Min.	Parameters
-------------------------------------	----------------------	------------

#### **OFF**

V <sub>(BR) DSS</sub>	Drain-source breakdown voltage	$I_{D} = 250 \ \mu A$ $V_{GS} = 0$	60		٧
I <sub>DSS</sub>	Zero gate voltage drain current (V <sub>GS</sub> = 0)	$V_{DS}$ = Max Rating $V_{DS}$ = Max Rating x 0.8 $T_c$ = 125°C		50 1000	μΑ μΑ
I <sub>GSS</sub>	Gate-body leakage current (V <sub>DS</sub> = 0)	$V_{GS} = \pm 20 \text{ V}$		±100	nA

#### ON \*

V <sub>GS (th)</sub>	Gate threshold voltage	$V_{DS} = V_{GS}$ $I_{D} = 1 \text{ mA}$ $V_{DS} = V_{GS}$ $I_{D} = 1 \text{ mA}$ $T_{c} = 100 ^{\circ}\text{C}$	2 1.5		4.5 4	V V
R <sub>DS (on)</sub>	Static drain-source on resistance	$V_{GS} = 10 \text{ V}  I_{D} = 6 \text{ A}$		0.15	Ω	
V <sub>DS (on)</sub>	Drain-source on voltage	$V_{GS} = 10 \text{ V}$ $I_D = 12 \text{ A}$ $V_{GS} = 10 \text{ V}$ $I_D = 6 \text{ A}$ $V_{GS} = 10 \text{ V}$ $I_D = 6 \text{ A}$ $T_c = 100^{\circ}\text{C}$			2.0 0.9 1.5	V V V

#### **DYNAMIC**

g <sub>fs</sub> *	Forward transconductance	V <sub>DS</sub> = 10 V I <sub>D</sub> = 6 A	4.5		mho
C <sub>iss</sub> C <sub>oss</sub> C <sub>rss</sub>	Input capacitance Output capacitance Reverse transfer capacitance	$V_{DS} = 25 \text{ V}$ f = 1 MHz $V_{GS} = 0$		500 200 100	pF pF pF
$Q_g$	Total gate charge	V <sub>DS</sub> = 48 V I <sub>D</sub> = 12A V <sub>GS</sub> = 10 V		17	nC

#### **SWITCHING**

t <sub>d (on)</sub> t <sub>r</sub> t <sub>d (off)</sub>	Turn-on time Rise time Turn-off delay time	$V_{DD}$ = 25 V $I_D$ = 6 A $R_{gen}$ = 50 $\Omega$	20 60 65	ns ns ns
tf	Fall time		65	ns

#### **ELECTRICAL CHARACTERISTICS** (Continued)


Parameters Test Conditions Min. Typ. Max
--

#### **SOURCE DRAIN DIODE**


V <sub>SD</sub>	Forward on voltage	I <sub>SD</sub> = 12 A	V <sub>GS</sub> = 0		2	V
t <sub>rr</sub>	Reverse recovery time	I <sub>SD</sub> = 12 A	V <sub>GS</sub> = 0		75	ns

<sup>\*</sup> Pulsed: Pulse duration ≤ 300 μs, duty cycle ≤ 2%


### Safe operating areas (standard package)




# Thermal impedance (standard package)




### Derating curve (standard package)




#### Output characteristics



#### Transfer characteristics




#### Transconductance




<sup>■</sup> See note on ISOWATT220 in this datasheet

#### MTP3055A - MTP3055AFI


### Static drain-source on resistance




# Gate charge vs gate-source voltage




#### Capacitance variation




# Normalized gate threshold voltage vs temperature




# Normalized breakdown voltage vs temperature




### Normalized on resistance vs temperature




### Source-drain diode forward characteristics




#### Switching times test circuit for resistive load



#### Switching time waveforms for resistive load




#### Gate charge test circuit



PW adjusted to obtain required  $V_{\mbox{\scriptsize G}}$ 

### Body-drain diode $t_{\rm rr}$ measurement Jedec test circuit



### ISOWATT220 PACKAGE CHARACTERISTICS AND APPLICATION.

ISOWATT220 is fully isolated to 2000V dc. Its thermal impedance, given in the data sheet, is optimised to give efficient thermal conduction together with excellent electrical isolation.

The structure of the case ensures optimum distances between the pins and heatsink. The ISOWATT220 package eliminates the need for external isolation so reducing fixing hardware. Accurate moulding techniques used in manufacture assure consistent heat spreader-to-heatsink capacitance.

ISOWATT220 thermal performance is better than that of the standard part, mounted with a 0.1mm mica washer. The thermally conductive plastic has a higher breakdown rating and is less fragile than mica or plastic sheets. Power derating for ISOWATT220 packages is determined by:

$$P_{D} = \frac{T_{j} - T_{c}}{R_{th}}$$

from this  $I_{Dmax}$  for the POWER MOS can be calculated:

$$I_{Dmax} \le \sqrt{\frac{P_D}{R_{DS(on) \text{ (at 150°C)}}}}$$

### THERMAL IMPEDANCE OF ISOWATT220 PACKAGE

Fig. 1 illustrates the elements contributing to the thermal resistance of transistor heatsink assembly, using ISOWATT220 package.

The total thermal resistance R<sub>th (tot)</sub> is the sum of each of these elements.

The transient thermal impedance, Z<sub>th</sub> for different pulse durations can be estimated as follows:

1 - for a short duration power pulse less than 1ms;

$$Z_{th} < R_{thJ-C}$$

2 - for an intermediate power pulse of 5ms to 50ms:

$$Z_{th} = R_{thJ-C}$$

3 - for long power pulses of the order of 500ms or greater:


$$Z_{th} = R_{thJ-C} + R_{thC-HS} + R_{thHS-amb}$$

It is often possibile to discern these areas on transient thermal impedance curves.


Fig. 1

#### ISOWATT DATA


Safe operating areas



Thermal impedance



Derating curve





### **SGSP201**

# N - CHANNEL ENHANCEMENT MODE POWER MOS TRANSISTOR


TYPE	V <sub>DSS</sub>	R <sub>DS(on)</sub>	I <sub>D</sub>
SGSP201	100 V	1.4 Ω	2.0 A

- HIGH SPEED SWITCHING APPLICATIONS
- ULTRA FAST SWITCHING
- . EASY DRIVE FOR REDUCED COST AND SIZE

#### INDUSTRIAL APPLICATIONS:

GENERAL PURPOSE SWITCHING

N - channel enhancement mode POWER MOS field effect transistor. Easy drive and very fast switching times make this POWER MOS transistor ideal for high speed switching applications. Typical applications include general purpose low voltage switching, solenoid driving, motor and lamp control, switching power supplies, and driving, bipolar power switching transistors.



#### ABSOLUTE MAXIMUM RATINGS

$V_{DS}$	Drain-source voltage (V <sub>GS</sub> = 0)	100	V
$V_{DGR}$	Drain-gate voltage ( $R_{GS} = 20 \text{ K}\Omega$ )	100	V
$V_{GS}$	Gate-source voltage	±20	V
I <sub>D</sub>	Drain current (cont.) at T <sub>c</sub> = 25°C	2.0	Α
$I_D$	Drain current (cont.) at T <sub>c</sub> = 100°C	1.2	Α
I <sub>DM</sub> (*)	Drain current (pulsed)	6	Α
I <sub>DLM</sub> (*)	Drain inductive current, clamped	6	Α
$P_{tot}$	Total dissipation at T <sub>c</sub> <25°C	18	W
	Derating factor	0.144	W/°C
T <sub>stg</sub>	Storage temperature	- 65 to 150	°C
Tj	Max. operating junction temperature	150	°C

(\*) Pulse width limited by safe operating area

June 1988

1/5

#### THERMAL DATA

R <sub>thj - case</sub> Thermal resistance junction-case	max	6.95	°C/W
T <sub>L</sub> Maximum lead temperature for soldering purpose		275	°C

### **ELECTRICAL CHARACTERISTICS** (T<sub>case</sub> = 25°C unless otherwise specified)

Parameters	Test Conditions	Min.	Тур.	Max.	Unit	
------------	-----------------	------	------	------	------	--

#### OFF

V <sub>(BR) DSS</sub>	Drain-source breakdown voltage	$I_{D} = 250 \ \mu A$ $V_{GS} = 0$	100		٧
I <sub>DSS</sub>	Zero gate voltage drain current (V <sub>GS</sub> =0)	$V_{DS} = Max Rating$ $V_{DS} = Max Rating x 0.8 T_c = 125°C$		250 1000	μ <b>Α</b> μ <b>Α</b>
I <sub>GSS</sub>	Gate-body leakage current (V <sub>DS</sub> = 0)	$V_{GS} = \pm 20 \text{ V}$		±100	nA

#### ON (\*)

V <sub>GS (th)</sub>	Gate threshold voltage	$V_{DS} = V_{GS}$	$I_D = 250 \mu A$	2	4	٧
R <sub>DS (on)</sub>	Static drain-source on resistance	V <sub>GS</sub> = 10 V V <sub>GS</sub> = 10 V	$I_D = 1.2 \text{ A}$ $I_D = 1.2 \text{ A}$ $T_c = 100^{\circ}\text{C}$		1.4 2.8	Ω

#### **DYNAMIC**

g <sub>fs</sub>	Forward transconductance	V <sub>DS</sub> = 25 V	I <sub>D</sub> = 1.2 A	0.5			mho
C <sub>ISS</sub> C <sub>OSS</sub> C <sub>rss</sub>	Input capacitance Output capacitance Reverse transfer capacitance	V <sub>DS</sub> = 25 V V <sub>GS</sub> = 0	f= 1 MHz		90	125 45 30	pF pF pF

#### **SWITCHING**

t <sub>d (on)</sub>	Turn-on time Rise time	V <sub>DD</sub> = 50 V V <sub>i</sub> = 10 V	$I_D = 1.2 A$ $R_i = 4.7 \Omega$	10 20	15 30	ns ns
t <sub>d</sub> (off)	Turn-off delay time Fall time	(see to	est circuit)	15 15	20 20	ns ns

#### **ELECTRICAL CHARACTERISTICS (Continued)**


_			_			l
Parameters	Test Conditions	Min.	Тур.	Max.	Unit	1
					1	1

#### SOURCE DRAIN DIODE


I <sub>SD</sub> I <sub>SDM</sub> (*)	Source-drain current Source-drain current (pulsed)				2.0 6	A A
V <sub>SD</sub>	Forward on voltage	I <sub>SD</sub> = 2.0 A	V <sub>GS</sub> = 0		1.35	٧
t <sub>rr</sub>	Reverse recovery time	I <sub>SD</sub> = 2.0 A di/dt = 25 A/μs	V <sub>GS</sub> = 0	90		ns

<sup>(\*)</sup> Pulsed: Pulse duration = 300  $\mu$ s, duty cycle 1.5%


#### Safe operating areas




#### Thermal impedance




#### Derating curve




#### Output characteristics



#### Output characteristics



#### Transfer characteristics




SGS-THOMSON MICROELECTROMICS


3/5

<sup>(\*)</sup> Pulse width limited by safe operating area


#### Transconductance




### Static drain-source on resistance




## Gate charge vs gate-source voltage




#### Capacitance variation




### Normalized gate threshold voltage vs temperature




# Normalized breakdown voltage vs temperature




### Normalized on resistance vs temperature




# Source-drain diode forward characteristics




#### Switching times test circuit for resistive load



#### Switching time waveforms for resistive load




#### Clamped inductive load test circuit




 $V_i$  = 12 V - Pulse width: adjusted to obtain specified I<sub>DM</sub>,  $V_{clamp}$  = 0.75  $V_{(BR)}$  DSS.

#### Clamped inductive waveforms




#### 3ate charge test circuit



PW adjusted to obtain required V<sub>G</sub>

### Body-drain diode t<sub>rr</sub> measurement Jedec test circuit







### SGSP222

# N - CHANNEL ENHANCEMENT MODE POWER MOS TRANSISTOR


TYPE	V <sub>DSS</sub>	R <sub>DS(on)</sub>	I <sub>D</sub>
SGSP222	50 V	0.13 Ω	10 A

- HIGH SPEED SWITCHING APPLICATIONS
- ULTRA FAST SWITCHING
- EASY DRIVE FOR REDUCED COST AND SIZE

#### INDUSTRIAL APPLICATIONS:

- SWITCHING POWER SUPPLIES
- MOTOR CONTROLS.

N - channel enhancement mode POWER MOS field effect transistor. Easy drive and very fast switching times make this POWER MOS transistor ideal for high speed switching applications. Uses include general motor speed control, low voltage DC/DC converters and solenoid driving.



#### **ABSOLUTE MAXIMUM RATINGS**

$V_{DS}$	Drain-source voltage (V <sub>GS</sub> = 0)	50	V
$V_{DGR}$	Drain-gate voltage ( $R_{GS} = 20 \text{ K}\Omega$ )	50	٧
$V_{GS}$	Gate-source voltage	±20	V
$I_D$	Drain current (cont.) at T <sub>c</sub> =25°C	10	Α
I <sub>D</sub>	Drain current (cont.) at T <sub>c</sub> = 100°C	6.3	Α
I <sub>DM</sub> (*)	Drain current (pulsed)	40	Α
I <sub>DLM</sub> (*)	Drain inductive current, clamped	40	Α
$P_{tot}$	Total dissipation at $T_{\rm c}$ <25°C	50	W
	Derating factor	0.4	W/°C
$T_{stg}$	Storage temperature	- 65 to 150	°C
T	Max. operating junction temperature	150	°C

(\*) Pulse width limited by safe operating area

#### THERMAL DATA

R <sub>thj</sub> - c	case Thermal resistance junction-case  Maximum lead temperature for soldering purpose	max	2.5 275	°C/W
'L	Maximum lead temperature for soldering purpose		215	

### **ELECTRICAL CHARACTERISTICS** (T<sub>case</sub> = 25°C unless otherwise specified)

Parameters	Test Conditions	Min.	Тур.	Max.	Unit	
------------	-----------------	------	------	------	------	--

#### **OFF**

V <sub>(BR) DSS</sub>	Drain-source breakdown voltage	$I_{D} = 250 \ \mu A$ $V_{GS} = 0$	50		٧
I <sub>DSS</sub>	Zero gate voltage drain current (V <sub>GS</sub> =0)	$V_{DS} = Max Rating$ $V_{DS} = Max Rating x 0.8 T_c = 125°C$		250 1000	μ <b>Α</b> μ <b>Α</b>
I <sub>GSS</sub>	Gate-body leakage current (V <sub>DS</sub> = 0)	$V_{GS} = \pm 20 \text{ V}$		±100	nA

#### ON (\*)

V <sub>GS (th)</sub>	Gate threshold voltage	$V_{DS} = V_{GS}$	I <sub>D</sub> = 250 μA	2	4	V
R <sub>DS (on)</sub>	Static drain-source on resistance	V <sub>GS</sub> = 10 V I <sub>D</sub> = 5 V <sub>GS</sub> = 10 V I <sub>D</sub> = 5	A A T <sub>c</sub> = 100°C		0.13 0.26	Ω

#### **DYNAMIC**

g <sub>fs</sub>	Forward transconductance	V <sub>DS</sub> = 25 V	I <sub>D</sub> = 5 A	3			mho
C <sub>iss</sub> C <sub>oss</sub> C <sub>rss</sub>	Input capacitance Output capacitance Reverse transfer capacitance	V <sub>DS</sub> = 25 V V <sub>GS</sub> = 0	f= 1 MHz		460	550 350 180	pF pF pF

#### **SWITCHING**

#### **ELECTRICAL CHARACTERISTICS (Continued)**


Parameters	Test Conditions	Min.	Тур.	Max.	Unit	
Parameters	Test Conditions	Min.	Тур.	Max.	Unit	l

#### **SOURCE DRAIN DIODE**


I <sub>SD</sub> I <sub>SDM</sub> (*)	Source-drain current Source-drain current (pulsed)				10 40	A A
V <sub>SD</sub>	Forward on voltage	I <sub>SD</sub> = 10 A	V <sub>GS</sub> = 0		1.4	٧
t <sub>rr</sub>	Reverse recovery time	I <sub>SD</sub> = 10 A di/dt = 25 A/μs	V <sub>GS</sub> = 0	100		ns

<sup>(\*)</sup> Pulsed: Pulse duration = 300  $\mu$ s, duty cycle 1.5%


#### Safe operating areas




#### Thermal impedance




#### Derating curve




#### Output characteristics



#### Output characteristics




#### Transfer characteristics




SGS-THOMSON MICROFLECTRONICS

<sup>(\*)</sup> Pulse width limited by safe operating area


#### Transconductance




## Static drain-source on resistance




### Gate charge vs gate-source voltage




#### Capacitance variation




# Normalized gate threshold voltage vs temperature




### Normalized breakdown voltage vs temperature




## Normalized on resistance vs temperature




### Source-drain diode forward characteristics




#### Switching times test circuit for resistive load



#### Switching time waveforms for resistive load




#### Clamped inductive load test circuit




 $V_i$ = 12 V - Pulse width: adjusted to obtain specified I<sub>DM</sub>,  $V_{clamp}$ = 0.75  $V_{(BR)}$  DSS.

#### Clamped inductive waveforms




#### Gate charge test circuit



PW adjusted to obtain required V<sub>G</sub>

# Body-drain diode $t_{\rm rr}$ measurement Jedec test circuit







### SGSP361 SGSP362

# N - CHANNEL ENHANCEMENT MODE POWER MOS TRANSISTORS


TYPE	V <sub>DSS</sub>	R <sub>DS(on)</sub>	I <sub>D</sub>
SGSP361	100 V	0.15 Ω	18 A
SGSP362	80 V	0.1 Ω	22 A

- HIGH SPEED SWITCHING APPLICATIONS
- 80 100 VOLTS FOR UPS APPLICATIONS
- ULTRA FAST SWITCHING
- RATED FOR UNCLAMPED INDUCTIVE SWITCHING (ENERGY TEST) ◆
- EASY DRIVE FOR REDUCED SIZE AND COST

#### INDUSTRIAL APPLICATIONS:

- UNINTERRUPTIBLE POWER SUPPLIES
- MOTOR CONTROLS

N - channel enhancement mode POWER MOS field effect transistor. Easy drive and very fast switching times make this POWER MOS transistor ideal for high speed switching applications. Typical applications include UPS, battery chargers, printer hammer drivers, solenoid drivers and motor control.



ABSOLU	JTE MAXIMUM RATINGS	SGSP361	so	SGSP362		
V <sub>DS</sub>	Drain-source voltage (V <sub>GS</sub> = 0)	100		80	٧	
$V_{DGR}$	Drain-gate voltage ( $R_{GS} = 20 \text{ K}\Omega$ )	100		80	V	
$V_{GS}$	Gate-source voltage		±20		V	
$I_D$	Drain current (cont.) at T <sub>c</sub> = 25°C	18		22	Α	
I <sub>D</sub>	Drain current (cont.) at T <sub>c</sub> = 100°C	11		14	Α	
I <sub>DM</sub> (*)	Drain current (pulsed)	72		88	Α	
$P_{tot}$	Total dissipation at T <sub>c</sub> <25°C		100		W	
	Derating factor		8.0		W/°C	
T <sub>stg</sub>	Storage temperature		-65 to 150		°C	
Tj	Max. operating junction temperature		150		°C	

<sup>(\*)</sup> Pulse width limited by safe operating area \* Introduced in 1988 week 44

#### THERMAL DATA

R <sub>thj - case</sub>	Thermal resistance junction-case  Maximum lead temperature for soldering purpose	max	1.25 275	°C/W
-------------------------	--	-----	-------------	------

### **ELECTRICAL CHARACTERISTICS** (T<sub>case</sub> = 25°C unless otherwise specified)

Parameters Test Conditions Min. Typ. Max. Unit
--

#### OFF

V <sub>(BR) DSS</sub>	Drain-source breakdown voltage	$I_D = 250 \ \mu A$ $V_{GS} = 0$ for SGSP361 for SGSP362	100 80		V V
I <sub>DSS</sub>	Zero gate voltage drain current (V <sub>GS</sub> = 0)	$V_{DS} = Max Rating$ $V_{DS} = Max Rating \times 0.8 T_c = 125^{\circ}C$		250 1000	μ <b>Α</b> μ <b>Α</b>
I <sub>GSS</sub>	Gate-body leakage current (V <sub>DS</sub> = 0)	V <sub>GS</sub> = ±20 V		±100	nA

### ON (\*)

V <sub>GS (th)</sub>	Gate threshold voltage	$V_{DS} = V_{GS}$	I <sub>D</sub> = 250 μA	2	4	V	
R <sub>DS (on)</sub>	Static drain-source on resistance	$\begin{split} &V_{GS}=\ 10\ V\\ &I_D=\ 9\ A for\ SGSF\\ &I_D=\ 11\ A\ for\ SGSF\\ &V_{GS}=\ 10\ V\\ &I_D=\ 9\ A for\ SGSF\\ &I_D=\ 11\ A\ for\ SGSF\\ \end{split}$	<b>7362</b> T <sub>c</sub> = 100°C <b>7361</b>		0.15 0.1 0.3 0.2	$\Omega$ $\Omega$ $\Omega$	

#### **ENERGY TEST**

I <sub>UIS</sub>	Unclamped inductive switching current (single pulse)	$V_{DD}$ = 30 V starting $T_j$ = 25°C for SGSP361 for SGSP362	L = 100 μH	18 22			A A
------------------	--	--	------------	----------	--	--	--------

#### **DYNAMIC**

g <sub>fs</sub>	Forward transconductance	V <sub>DS</sub> = 25 V	I <sub>D</sub> = 9 A	4.5			mho
C <sub>iss</sub> C <sub>oss</sub> C <sub>rss</sub>	Input capacitance Output capacitance Reverse transfer capacitance	V <sub>DS</sub> = 25 V V <sub>GS</sub> = 0	f= 1 MHz		950	1200 480 230	pF pF pF

#### **ELECTRICAL CHARACTERISTICS** (Continued)

Parameters	Test Conditions	Min.	Тур.	Max.	Unit	
------------	-----------------	------	------	------	------	--

#### **SWITCHING**


t <sub>d (on)</sub>	Turn-on time Rise time	V <sub>DD</sub> = 50 V V <sub>i</sub> = 10 V	$I_D = 11 A$ $R_i = 4.7 \Omega$	20 50	30 65	ns ns	
t <sub>d (off)</sub> t <sub>f</sub>	Turn-off delay time Fall time	(see test	circuit)	65 25	85 35	ns ns	

#### **SOURCE DRAIN DIODE**


I <sub>SDM</sub> (*)	Source-drain current Source-drain current (pulsed)	for SGSP361 for SGSP362 for SGSP361 for SGSP362		18 22 72 88	A A A
V <sub>SD</sub>	Forward on voltage	V <sub>GS</sub> = 0 I <sub>SD</sub> = 18 A for <b>SGSP361</b> I <sub>SD</sub> = 22 A for <b>SGSP362</b>	_	1.35 1.35	<b>&gt; &gt;</b>
t <sub>rr</sub>	Reverse recovery time	$I_{SD} = 22 \text{ A}$ $V_{GS} = 0$ di/dt = 25 A/ $\mu$ s	180		ns

<sup>(\*)</sup> Pulsed: Pulse duration = 300  $\mu$ s, duty cycle 1.5% (\*) Pulse width limited by safe operating area


#### Safe operating areas




#### Thermal impedance




#### Derating curve




#### Output characteristics




#### Output characteristics




#### Transfer characteristics




#### Transconductance




# Static drain-source on resistance




### Gate charge vs gate-source voltage




#### Capacitance variation




# Normalized gate threshold voltage vs temperature




### Normalized breakdown voltage vs temperature




### Normalized on resistance vs temperature




### Source-drain diode forward characteristics




#### Switching times test circuit for resistive load



#### Switching time waveforms for resistive load




#### Unclamped inductive load test circuit




/i= 12 V - Pulse width: adjusted to obtain specified I<sub>DM</sub>

#### Unclamped inductive waveforms




#### Gate charge test circuit



PW adjusted to obtain required V<sub>G</sub>

#### Body-drain diode t<sub>rr</sub> measurement Jedec test circuit





### SGSP461 SGSP462

# N - CHANNEL ENHANCEMENT MODE POWER MOS TRANSISTORS


TYPE	V <sub>DSS</sub>	R <sub>DS(on)</sub>	I <sub>D</sub>
SGSP461	100 V	0.15 Ω	20 A
SGSP462	80 V	0.1 Ω	25 A

- HIGH SPEED SWITCHING APPLICATIONS
- 80 100 VOLTS FOR UPS APPLICATIONS
- RATED FOR UNCLAMPED INDUCTIVE SWITCHING (ENERGY TEST) ◆
- ULTRA FAST SWITCHING
- . EASY DRIVE FOR REDUCED COST AND SIZE

#### INDUSTRIAL APPLICATIONS:

- UNINTERRUPTIBLE POWER SUPPLIES
- MOTOR CONTROLS

N - channel enhancement mode POWER MOS field effect transistors. Easy drive and very fast switching times make these POWER MOS transistors ideal for high speed switching applications. Typical applications include UPS, battery chargers, printer hammer drivers, solenoid drivers and motor control.



ABSOLU	JTE MAXIMUM RATINGS	SGSP461	SGSP4	62
V <sub>DS</sub>	Drain-source voltage (V <sub>GS</sub> = 0)	100	80	٧
$V_{DGR}$	Drain-gate voltage ( $R_{GS} = 20 \text{ K}\Omega$ )	100	80	V
$V_{GS}$	Gate-source voltage		±20	V
$I_D$	Drain current (cont.) at T <sub>c</sub> = 25°C	20	25	Α
$I_D$	Drain current (cont.) at T <sub>c</sub> = 100°C	13	16	Α
I <sub>DM</sub> (*)	Drain current (pulsed)	80	100	Α
$P_{tot}$	Total dissipation at T <sub>c</sub> <25°C		125	W
	Derating factor		1	W/°C
T <sub>stg</sub>	Storage temperature		-65 to 150	°C
T <sub>j</sub>	Max. operating junction temperature		150	°C

<sup>(\*)</sup> Pulse width limited by safe operating area Introduced in 1988 week 4/

#### THERMAL DATA

	D Thormal resistance junction case	may	4	°C/W
١.	R <sub>thj - case</sub> Thermal resistance junction-case	max	075	0/0/
	T <sub>L</sub> Maximum lead temperature for soldering purpose		275	٠.

### **ELECTRICAL CHARACTERISTICS** (T<sub>case</sub> = 25°C unless otherwise specified)

Parameters	Test Conditions	Min.	Тур.	Max.	Unit	
------------	-----------------	------	------	------	------	--

#### **OFF**

V <sub>(BR) DSS</sub>	Drain-source breakdown voltage	$I_D = 250 \ \mu A$ $V_{GS} = 0$ for SGSP461 for SGSP462	100 80		V
I <sub>DSS</sub>	Zero gate voltage drain current (V <sub>GS</sub> = 0)	$V_{DS} = Max Rating$ $V_{DS} = Max Rating x 0.8 T_c = 125°C$		250 1000	μ <b>Α</b> μ <b>Α</b>
I <sub>GSS</sub>	Gate-body leakage current (V <sub>DS</sub> = 0)	$V_{GS} = \pm 20 \text{ V}$		±100	nA

#### ON (\*)

V <sub>GS (th)</sub>	Gate threshold voltage	$V_{DS} = V_{GS}$ $I_D = 250 \mu A$	2	4	٧
R <sub>DS (on)</sub>	Static drain-source on resistance	$\begin{split} &V_{GS} = \ 10 \ V \\ &I_D = \ 10 \ A  \text{for $SGSP461$} \\ &I_D = \ 12.5 \ A \ \text{for $SGSP462$} \\ &V_{GS} = \ 10 \ V \qquad \qquad T_c = \ 100^{\circ}\text{C} \\ &I_D = \ 10 \ A  \text{for $SGSP461$} \\ &I_D = \ 12.5 \ A \ \text{for $SGSP462$} \end{split}$		0.15 0.1 0.3 0.2	$\Omega$ $\Omega$

#### **ENERGY TEST**

#### **DYNAMIC**

9 <sub>fs</sub>	Forward transconductance	V <sub>DS</sub> = 25 V	I <sub>D</sub> = 12.5 A	4.5			mho
C <sub>iss</sub> C <sub>oss</sub> C <sub>rss</sub>	Input capacitance Output capacitance Reverse transfer capacitance	V <sub>DS</sub> = 25 V V <sub>GS</sub> = 0	f= 1 MHz		950	1200 480 230	pF pF pF

#### **ELECTRICAL CHARACTERISTICS (Continued)**

Parameters	Test Conditions	Min.	Тур.	Max.	Unit	
------------	-----------------	------	------	------	------	--

#### **SWITCHING**


				i i	1		1
t <sub>d (o</sub>	<sub>n)</sub> Turn-on time	$V_{DD} = 50 \text{ V}$	I <sub>D</sub> = 12.5 A	20	30	ns	
t <sub>r</sub>	Rise time	$V_{i} = 10 \text{ V}$	$R_{i} = 4.7 \Omega$	60	80	ns	ĺ
t <sub>d (o</sub>	<sub>ffi</sub> Turn-off delay time	(see tes	t circuit)	65	85	ns	l
t <sub>f</sub>	Fall time		•	25	35	ns	
1 '				l		l	1

#### **SOURCE DRAIN DIODE**


I <sub>SD</sub>	Source-drain current Source-drain current (pulsed)	for SGSP461 for SGSP462 for SGSP461 for SGSP462		20 25 80 100	A A A
V <sub>SD</sub>	Forward on voltage	V <sub>GS</sub> = 0 I <sub>SD</sub> = 20 A for SGSP461 I <sub>SD</sub> = 25 A for SGSP462		1.35 1.35	V V
t <sub>rr</sub>	Reverse recovery time	$I_{SD} = 25 \text{ A}$ $V_{GS} = 0$ di/dt = 25 A/ $\mu$ s	190		ns

<sup>(\*)</sup> Pulsed: Pulse duration = 300  $\mu$ s, duty cycle 1.5% (\*) Pulse width limited by safe operating area


#### Safe operating areas




#### Thermal impedance




#### Derating curve




#### Output characteristics




#### Output characteristics




#### Transfer characteristics




#### Transconductance




Static drain-source on resistance




### Gate charge vs gate-source voltage




#### Capacitance variation




## Normalized gate threshold voltage vs temperature




### Normalized breakdown voltage vs temperature




### Normalized on resistance vs temperature




### Source-drain diode forward characteristics




#### Switching times test circuit for resistive load



#### Switching time waveforms for resistive load




#### Unclamped inductive load test circuit




 $\rm V_I \! = \! 12 \ V$  - Pulse width: adjusted to obtain specified  $\rm I_{DM}$ 

#### Unclamped inductive waveforms




#### Gate charge test circuit



PW adjusted to obtain required V<sub>G</sub>

Body-drain diode t<sub>rr</sub> measurement Jedec test circuit





### SGSP491 SGSP492

### N - CHANNEL ENHANCEMENT MODE POWER MOS TRANSISTORS


TYPE	V <sub>DSS</sub>	R <sub>DS(on)</sub>	I <sub>D</sub>
SGSP491	60 V	0.033 Ω	40 A
SGSP492	50 V	0.033 Ω	40 A

- HIGH SPEED SWITCHING APPLICATIONS
- 50 60 VOLTS FOR INVERTER AND UPS
- HIGH CURRENT  $V_{DS (on)} \le 1V$  at 20A
- RATED FOR UNCLAMPED INDUCTIVE SWITCHING (ENERGY TEST) ◆
- . EASY DRIVE REDUCED SIZE AND COST

#### INDUSTRIAL APPLICATIONS:

- DC/DC CONVERTERS
- MOTOR CONTROLS

N - channel enhancement mode POWER MOS field effect transistors. Easy drive and very fast switching times make these POWER MOS transistors ideal for high speed switching applications such as DC/DC converters, UPS, inverters, battery changers and solar power converters.



ABSOLUTE MAXIMUM RATINGS		SGSP491	S	SGSP492		
V <sub>DS</sub>	Drain-source voltage (V <sub>GS</sub> = 0)	60	•	50	V	
$V_{DGR}$	Drain-gate voltage ( $R_{GS} = 20 \text{ K}\Omega$ )	60		50	V	
$V_{GS}$	Gate-source voltage	±20		٧		
$I_D$	Drain current (cont.) at T <sub>c</sub> = 25°C		40		Α	
$I_D$	Drain current (cont.) at T <sub>c</sub> = 100°C		25		Α	
I <sub>DM</sub> (*)	Drain current (pulsed)		160		Α	
$P_{tot}$	Total dissipation at T <sub>c</sub> <25°C		150		W	
	Derating factor		1.2		W/°C	
T <sub>stg</sub>	Storage temperature		-65 to 150		°C	
Tj	Max. operating junction temperature		150		°C	

<sup>(\*)</sup> Pulse width limited by safe operating area

Introduced in 1988 week 44

#### THERMAL DATA

R <sub>thj - case</sub> Thermal resistance junction-case T <sub>L</sub> Maximum lead temperature for soldering purpose	max	0.83 275	°C/W
--	-----	-------------	------

## **ELECTRICAL CHARACTERISTICS** (T<sub>case</sub> = 25°C unless otherwise specified)

Parameters	Test Conditions	Min.	Тур.	Max.	Unit
------------	-----------------	------	------	------	------

#### OFF

V <sub>(BR) DSS</sub>	Drain-source breakdown voltage	$I_D$ = 250 $\mu$ A $V_{GS}$ = 0 for SGSP491 for SGSP492	60 50		V V
I <sub>DSS</sub>	Zero gate voltage drain current (V <sub>GS</sub> = 0)	$V_{DS} = Max Rating$ $V_{DS} = Max Rating \times 0.8$ $T_c = 125$ °C		250 1000	μ <b>Α</b> μ <b>Α</b>
I <sub>GSS</sub>	Gate-body leakage current (V <sub>DS</sub> = 0)	$V_{GS} = \pm 20 \text{ V}$		±100	nA

## ON (\*)

V <sub>GS (th)</sub>	Gate threshold voltage	$V_{DS} = V_{GS}$	I <sub>D</sub> = 250 μA	2	4	V
R <sub>DS (on)</sub>	Static drain-source on resistance	V <sub>GS</sub> = 10 V V <sub>GS</sub> = 10 V	$I_D = 20 \text{ A}$ $I_D = 20 \text{ A}$ $T_c = 100^{\circ}\text{C}$		33 66	mΩ mΩ

#### **ENERGY TEST**

|--|

#### **DYNAMIC**

g <sub>fs</sub> Forward transconductance	V <sub>DS</sub> = 25 V	I <sub>D</sub> = 20 A	10			mho
C <sub>iss</sub> Input capacitance C <sub>oss</sub> Output capacitance C <sub>rss</sub> Reverse transfer capacitance	V <sub>DS</sub> = 25 V V <sub>GS</sub> = 0	f= 1 MHz		1900	2800 1500 850	pF pF pF

#### **SWITCHING**

t <sub>d (on)</sub>	Turn-on time Rise time	V <sub>DD</sub> = 25 V V <sub>i</sub> = 10 V	$I_D = 20 A$ $R_i = 4.7 \Omega$	35 110	45 145	ns ns
t <sub>d (off)</sub>	Turn-off delay time Fall time	(see test	circuit)	90 55	120 70	ns ns

#### **ELECTRICAL CHARACTERISTICS (Continued)**


Parameters Test Conditions Min. Typ. Max.	Parameters
---	------------

#### SOURCE DRAIN DIODE


I <sub>SD</sub> I <sub>SDM</sub> (*)	Source-drain current Source-drain current (pulsed)				40 160	A A
V <sub>SD</sub>	Forward on voltage	I <sub>SD</sub> = 40 A	V <sub>GS</sub> = 0		1.4	٧
t <sub>rr</sub>	Reverse recovery time	I <sub>SD</sub> = 40 A di/dt = 25 A/μs	V <sub>GS</sub> = 0	140		ns

- (\*) Pulsed: Pulse duration = 300  $\mu$ s, duty cycle 1.5%
- (\*) Pulse width limited by safe operating area


#### Safe operating areas




#### Thermal impedance




#### Derating curve




#### Output characteristics



#### Output characteristics




#### Transfer characteristics




SGS-THOMSON MICROELECTRONICS

3/5


#### Transconductance




# Static drain-source on resistance




# Gate charge vs gate-source voltage




#### Capacitance variation




# Normalized gate threshold voltage vs temperature




# Normalized breakdown voltage vs temperature



# Normalized on resistance vs temperature




# Source-drain diode forward characteristics




#### Switching times test circuit for resistive load

# Pulse width $\leq$ 100 $\mu$ s $\frac{2200}{\mu F}$ $\frac{3.2}{\mu F}$ $\frac{1}{V_{DD}}$ $\frac{SC-0008/1}{Duty cycle} \leq 2\%$

#### Switching time waveforms for resistive load




## Unclamped inductive load test circuit




 $V_i$  = 12 V - Pulse width: adjusted to obtain specified  $I_{DM}$ 

#### Unclamped inductive waveforms





#### Gate charge test circuit



PW adjusted to obtain required V<sub>G</sub>

# Body-drain diode $t_{\rm rr}$ measurement Jedec test circuit







## STLT20/FI STLT19/FI


# N - CHANNEL ENHANCEMENT MODE LOW THRESHOLD POWER MOS TRANSISTORS

#### PRELIMINARY DATA

TYPE	V <sub>DSS</sub>	R <sub>DS(on)</sub>	l <sub>D</sub>
STLT20	60 V	0.15 Ω	15 A
STLT20FI	60 V	0.15 Ω	10 A
STLT19	50 V	0.15 Ω	15 A
STLT19FI	50 V	0.15 Ω	10 A

- LOGIC LEVEL (+5V) CMOS/TTL COMPATIBLE INPUT
- HIGH INPUT IMPEDANCE
- ULTRA FAST SWITCHING

N - channel enhancement mode POWER MOS field effect transistors. The low input voltage - logic level - and easy drive make these devices ideal for automotive and industrial applications. Typical uses are in relay and actuator driving in the automotive environment.



ABSOL	UTE MAXIMUM RATINGS TO-220 ISOWATT220	STLT20 STLT20FI	STLT19 STLT191	=1
	IOUNTIEE	OTETEOTT.	OILI 13	•
$V_{DS}$	Drain-source voltage $(V_{GS} = 0)$	60	50	V
$V_{DGR}$	Drain-gate voltage ( $R_{GS} = 20 \text{ K}\Omega$ )	60	50	V
$V_{GS}$	Gate-source voltage	Gate-source voltage ±15		V
		TO-220	ISOWATT	220
$I_D$	Drain current (cont.) at T <sub>c</sub> = 25°C	15	10	Α
I <sub>D</sub>	Drain current (cont.) at T <sub>c</sub> = 100°C	9.5	6.3	Α
I <sub>DM</sub> (•)	Drain current (pulsed)	40	40	Α
$P_{tot}$	Total dissipation at T <sub>c</sub> < 25°C	75	_ 30	W
	Derating factor	0.6	0.24	W/°C
$T_{stg}$	Storage temperature	-6	5 to 150	°C
Tj	Max. operating junction temperature		150	°C

(•) Pulse width limited by safe operating area

#### THERMAL DATA

## TO-220 | ISOWATT220

i		<del></del>			-	
1	R <sub>thi - case</sub>	Thermal resistance junction-case	max	1.67	4.16	°C/W
ı	T <sub>I</sub>	Maximum lead temperature for soldering purpose	max	27	75	°C

## **ELECTRICAL CHARACTERISTICS** ( $T_{case} = 25$ °C unless otherwise specified)

	Parameters	Test Conditions	Min.	Тур.	Max.	Unit	
--	------------	-----------------	------	------	------	------	--

#### **OFF**

V <sub>(BR) DSS</sub>	Drain-source breakdown voltage	$I_D = 250 \ \mu A$ $V_{GS} = 0$ for STLT20/FI for STLT19/FI	60 50		V V
I <sub>DSS</sub>		$V_{DS} = Max Rating$ $V_{DS} = Max Rating \times 0.8 T_c = 125 °C$		250 1000	μ <b>Α</b> μ <b>Α</b>
I <sub>GSS</sub>	Gate-body leakage current (V <sub>DS</sub> = 0)	$V_{GS} = \pm 15 \text{ V}$		± 100	nA

#### ON \*\*

V <sub>GS (th)</sub>	Gate threshold voltage	V <sub>DS</sub> = V <sub>GS</sub>	I <sub>D</sub> = 250 μA	1	2.5	٧
R <sub>DS (on)</sub>	Static drain-source on resistance	V <sub>GS</sub> = 5 V	I <sub>D</sub> = 7.5 A		0.15	Ω

#### **DYNAMIC**

g <sub>fs</sub>	Forward transconductance	V <sub>DS</sub> = 15 V	I <sub>D</sub> = 7.5 A	5		mho
C <sub>iss</sub> C <sub>oss</sub> C <sub>rss</sub>	Input capacitance Output capacitance Reverse transfer capacitance	V <sub>DS</sub> = 25 V V <sub>GS</sub> = 0	f= 1 MHz		480 170 40	pF pF pF

#### **SWITCHING**

t <sub>d</sub> (on) t <sub>r</sub> t <sub>d</sub> (off) t <sub>f</sub>	Turn-on time Rise time Turn-off delay time Fall time	$V_{DD} = 25 V$ $V_i = 5 V$	$I_D = 7.5 A$ $R_i = 50 \Omega$	10 70 35 40		ns ns ns ns
Qg	Total Gate Charge	V <sub>DD</sub> = 48 V V <sub>GS</sub> = 5 V	I <sub>D</sub> = 15 A	8	13	nC

#### **ELECTRICAL CHARACTERISTICS (Continued)**


Parameters Test Conditions	Min. Typ.	Max. Unit
----------------------------	-----------	-----------

#### SOURCE DRAIN DIODE


I <sub>SD</sub> I <sub>SDM</sub> (•)	Source-drain current Source-drain current (pulsed)				15 60	A A
V <sub>SD</sub> **	Forward on voltage	I <sub>SD</sub> = 15 A	V <sub>GS</sub> = 0		1.25	٧
t <sub>rr</sub>	Reverse recovery time			80		ns
Q <sub>rr</sub>	Reverse recovered charge	I <sub>SD</sub> = 15 A	$di/dt = 100A/\mu s$	0.15		μC

<sup>\*\*</sup> Pulsed: Pulse duration  $\leqslant$  300  $\mu$ s, duty cycle  $\leqslant$  2%


# Safe operating areas (standard package)




## Thermal impedance (standard package)




## Derating curve (standard package)




#### Output characteristics



#### Transfer characteristics



#### Transconductance




SGS-THOMSON MICROELECTRONICS


3/6

<sup>(•)</sup> Pulse width limited by safe operating area


## Static drain-source on resistance




# Gate charge vs gate-source voltage




#### Capacitance variation




# Normalized gate threshold voltage vs temperature




# Normalized breakdown voltage vs temperature




# Normalized on resistance vs temperature




# Source-drain diode forward characteristics




#### Switching times test circuit for resistive load



#### Switching time waveforms for resistive load




#### Gate charge test circuit



PW adjusted to obtain required V<sub>G</sub>

# Body-drain diode $t_{\rm rr}$ measurement Jedec test circuit



# ISOWATT220 PACKAGE CHARACTERISTICS AND APPLICATION.

ISOWATT220 is fully isolated to 2000V dc. Its thermal impedance, given in the data sheet, is optimised to give efficient thermal conduction together with excellent electrical isolation.

The structure of the case ensures optimum distances between the pins and heatsink. The ISOWATT220 package eliminates the need for external isolation so reducing fixing hardware. Accurate moulding techniques used in manufacture assure consistent heat spreader-to-heatsink capacitance.

ISOWATT220 thermal performance is better than that of the standard part, mounted with a 0.1mm mica washer. The thermally conductive plastic has a higher breakdown rating and is less fragile than mica or plastic sheets. Power derating for ISOWATT220 packages is determined by:

$$P_{D} = \frac{T_{j} - T_{c}}{R_{th}}$$

from this  $I_{Dmax}$  for the POWER MOS can be calculated:

$$I_{Dmax} \le \sqrt{\frac{P_D}{R_{DS(on) \text{ (at 150°C)}}}}$$

# THERMAL IMPEDANCE OF ISOWATT220 PACKAGE

Fig. 1 illustrates the elements contributing to the thermal resistance of transistor heatsink assembly, using ISOWATT220 package.

The total thermal resistance  $R_{th (tot)}$  is the sum of each of these elements.

The transient thermal impedance, Z<sub>th</sub> for different pulse durations can be estimated as follows:

1 - for a short duration power pulse less than 1ms;

$$Z_{th} < R_{thJ-C}$$

2 - for an intermediate power pulse of 5ms to 50ms:


$$Z_{th} = R_{thJ-C}$$

3 - for long power pulses of the order of 500ms or greater:

$$Z_{th} = R_{thJ-C} + R_{thC-HS} + R_{thHS-amb}$$


It is often possibile to discern these areas on transient thermal impedance curves.

Fig. 1




#### **ISOWATT DATA**


Safe operating areas



Thermal impedance



Derating curve





## STLT30/FI STLT29/FI


# N - CHANNEL ENHANCEMENT MODE LOW THRESHOLD POWER MOS TRANSISTORS

#### ADVANCE DATA

TYPE	V <sub>DSS</sub>	R <sub>DS(on)</sub>	I <sub>D</sub>
STLT30	60 V	0.08 Ω	25 A
STLT30/FI	60 V	0.08 Ω	15 A
STLT29	50 V	0.08 Ω	25 A
STLT29/FI	50 V	Ω 80.0	15 A

- LOGICAL LEVEL (+5V) CMOS/TTL COMPATIBLE INPUT
- HIGH INPUT IMPEDANCE
- ULTRA FAST SWITCHING

N - channel enhancement mode POWER MOS field effect transistors. The low input voltage - logic level - and easy drive make these devices ideal for automotive and industrial applications. Typical uses are in relay and actuator driving in the automotive environment.



ABSOL	UTE MAXIMUM RATINGS TO-22 ISOWATT22	- 1	STLT30 STLT30FI	STLT29 STLT29	F1
$V_{DS}$	Drain-source voltage (V <sub>GS</sub> = 0)		60	50	٧
$V_{DGR}$	Drain-gate voltage ( $R_{GS} = 20 \text{ K}\Omega$ )		60	50	V
$V_{GS}$	Gate-source voltage		±	15	V
			TO-220	ISOWATT	220
$I_D$	Drain current (cont.) at T <sub>c</sub> = 25°C		25	15	Α
$I_D$	Drain current (cont.) at T <sub>c</sub> = 100°C		15.7	9.5	Α
$I_{DM}$	Drain current (pulsed)		80	80	Α
$P_{tot}$	Total dissipation at T <sub>c</sub> <25°C		100	35	W
	Derating factor		0.8	0.28	W/°C
T <sub>stg</sub>	Storage temperature		-65	to 150	°C
T <sub>j</sub>	Max. operating junction temperature		1	50	°C

#### THERMAL DATA

#### TO-220 | ISOWATT220

max

max

H <sub>thi</sub> - case	Thermal	resistance	junction-case
R <sub>thi - amb</sub>	Thermal	resistance	junction-ambient

1.25 3.75 75

°C/W °C/W

Parameters	Test Conditions	Min.	Тур.	Max.	Unit
------------	-----------------	------	------	------	------

#### **OFF**

V <sub>(BR) DSS</sub>	Drain-source breakdown voltage	$I_D = 250 \ \mu A$ $V_{GS} = 0$ for STLT30/FI for STLT29/FI	60 50		V
I <sub>DSS</sub>	Zero gate voltage drain current (V <sub>GS</sub> = 0)	V <sub>DS</sub> = Max Rating V <sub>DS</sub> = Max Rating x 0.8 T <sub>c</sub> = 125°C		250 1000	μ <b>Α</b> μ <b>Α</b>
I <sub>GSS</sub>	Gate-body leakage current (V <sub>DS</sub> = 0)	$V_{GS} = \pm 15 \text{ V}$		±100	nA

#### ON

V <sub>GS (th)</sub>	Gate threshold voltage	V <sub>DS</sub> = V <sub>GS</sub>	I <sub>D</sub> = 250 μA	1	2.5	٧
R <sub>DS (on)</sub>	Static drain-source on resistance	V <sub>GS</sub> = 5V	I <sub>D</sub> = 12.5 A		0.08	Ω

#### **DYNAMIC**

g <sub>fs</sub>	Forward transconductance	V <sub>DS</sub> = 15 V	I <sub>D</sub> = 12.5 A	9			mho
C <sub>ISS</sub> C <sub>OSS</sub> C <sub>rss</sub>	Input capacitance Output capacitance Reverse transfer capacitance	V <sub>DS</sub> = 25 V V <sub>GS</sub> = 0	f= 1 MHz		930	1200 600 130	pF pF pF

#### **SWITCHING**

t <sub>d</sub> (on) t <sub>r</sub> t <sub>d</sub> (off) t <sub>f</sub>	Turn-on time Rise time Turn-off delay time Fall time	$V_{DD} = 25 V$ $R_{GS} = 50 \Omega$	$I_{D} = 12.5 \text{ A}$ $V_{GS} = 5 \text{ V}$	25 210 55 75	ns ns ns ns
$Q_g$	Total Gate Charge	V <sub>DS</sub> = 25 V V <sub>GS</sub> = 5 V	I <sub>D</sub> = 25 A	19	nC

## **ELECTRICAL CHARACTERISTICS** (Continued)

Parameters Test Conditions Min.   Typ.   Max.   Unit
--

#### **SOURCE DRAIN DIODE**

I <sub>SD</sub> I <sub>SDM</sub>	Source-drain current Source-drain current (pulsed)				25 80	A
V <sub>SD</sub>	Forward on voltage	I <sub>SD</sub> = 25 A	V <sub>GS</sub> = 0	1.	.5	V
t <sub>rr</sub>	Reverse recovery time			30	00	ns
Q <sub>rr</sub>	Reverse recovery charge	I <sub>SD</sub> = 25 A	$di/dt = 100A/\mu s$	0.	.3	μC





## STVHD90


# N - CHANNEL ENHANCEMENT MODE POWER MOS TRANSISTOR

#### **PRELIMINARY DATA**

TYPE	V <sub>DSS</sub>	R <sub>DS(on)</sub>	I <sub>D</sub>
STVHD90	50 V	0.023 Ω	52 A

- VERY HIGH DENSITY
- VERY LOW R<sub>DS (on)</sub>
- VERY HIGH CURRENT
- HIGH TRANSCONDUCTANCE/C<sub>rss</sub> RATIO
- LOW DRIVE ENERGY
- ULTRA FAST SWITCHING

N - channel enhancement mode very high density POWER MOS transistors. Easy drive and low on voltage make this device ideal for automotive and industrial applications requiring high current and low on-losses. Typical uses are actuators lamp and motor control in the automotive and industrial enviroments. It can also be used in DC/DC converters.



#### **ABSOLUTE MAXIMUM RATINGS**

$V_{DS}$	Drain-source voltage (V <sub>GS</sub> = 0)	50	٧
V <sub>GS</sub>	Gate-source voltage	±20	V
I <sub>D</sub>	Drain current (cont.) at T <sub>c</sub> =25°C	52	Α
I <sub>D</sub>	Drain current (cont.) at T <sub>c</sub> = 125°C	32	Α
I <sub>DM</sub> (*)	Drain current (pulsed)	200	Α
I <sub>DLM</sub>	Drain inductive current clamped	200	Α
$P_{tot}$	Total dissipation at T <sub>c</sub> <25°C	125	W
	Derating factor	1	W/°C
$T_{stg}$	Storage temperature	-65 to 150	°C
Tj	Max. operating junction temperature	150	°C

<sup>(\*)</sup> Pulse width limited by safe operating area

June 1988

1/5

#### THERMAL DATA

R <sub>thj - case</sub> Thermal resistance junction-case	max	1	°C/W
T <sub>L</sub> Maximum lead temperature for soldering purpose		275	°C

## **ELECTRICAL CHARACTERISTICS** (T<sub>case</sub> = 25°C unless otherwise specified)

Parameters	Test Conditions	Min.	Тур.	Max.	Unit
------------	-----------------	------	------	------	------

#### **OFF**

V <sub>(BR) DSS</sub>	Drain-source breakdown voltage	$I_{D} = 250 \ \mu A$ $V_{GS} = 0$	50		V
I <sub>DSS</sub>	Zero gate voltage drain current (V <sub>GS</sub> = 0)	V <sub>DS</sub> = Max Rating V <sub>DS</sub> = Max Rating x 0.8 T <sub>c</sub> = 125°C		250 1000	μΑ μΑ
I <sub>GSS</sub>	Gate-body leakage current (V <sub>DS</sub> = 0)	$V_{GS} = \pm 20 \text{ V}$		100	nA

## ON (\*)

V <sub>GS (th)</sub>	Gate threshold voltage	V <sub>DS</sub> = V <sub>GS</sub>	I <sub>D</sub> = 250 μA	2	4	٧
R <sub>DS (on)</sub>	Static drain-source on resistance	V <sub>GS</sub> = 10 V	I <sub>D</sub> = 30 A		23	mΩ

#### **DYNAMIC**

g <sub>fs</sub>	Forward transconductance	V <sub>DS</sub> = 25 V	I <sub>D</sub> = 30 A	30		mho
C <sub>iss</sub> C <sub>oss</sub> C <sub>rss</sub>	Input capacitance Output capacitance Reverse transfer capacitance	V <sub>DS</sub> = 25 V V <sub>GS</sub> = 0	f= 1 MHz	250 85 12	1000	pF pF pF

#### **SWITCHING**

t <sub>d (on)</sub> t <sub>r</sub> t <sub>d (off)</sub> t <sub>f</sub>	Turn-on time Rise time Turn-off delay time Fall time	V <sub>DD</sub> = 40 V V <sub>i</sub> = 50 V (see to	$I_D = 25 \text{ A}$ $R_i = 50 \Omega$ est circuit)		40 100 250 170	ns ns ns ns
Qg	Total Gate Charge	$V_{DD} = 25 \text{ V}$ $V_{GS} = 10 \text{ V}$	I <sub>D</sub> = 30 A	56		nC

#### **ELECTRICAL CHARACTERISTICS (Continued)**


	Total Constitutions		<b>T</b>		1114	l
Parameters	Test Conditions	Min.	Тур.	Max.	Unit	

#### SOURCE DRAIN DIODE


I <sub>SD</sub> I <sub>SDM</sub> (*)	Source-drain current Source-drain current (pulsed)				52 200	A A
V <sub>SD</sub>	Forward on voltage	I <sub>SD</sub> = 52 A	V <sub>GS</sub> = 0		1.5	٧
t <sub>rr</sub>	Reverse recovery time Reverse recovery charge	$I_{SD} = 52 \text{ A}$ di/dt = 100 A/ $\mu$ s	V <sub>GS</sub> = 0	70 110		ns μC

(•) Pulsed: Pulse duration = 300 μs, duty cycle 1.5%


#### Safe operating areas




#### Thermal impedance




### Derating curve




#### Output characteristics



#### Transfer characteristics




#### Transconductance




SGS-THOMSON

3/5


# Static drain-source on resistance




# Gate charge vs gate-source voltage




#### Capacitance variation




# Normalized gate threshold voltage vs temperature




# Normalized breakdown voltage vs temperature




# Normalized on resistance vs temperature




# Static drain diode forward characteristics




#### Switching times test circuit for resistive load



#### Switching time waveforms for resistive load




#### Clamped inductive load test circuit




 $V_i$  = 12 V - Pulse width: adjusted to obtain specified I<sub>DM</sub>,  $V_{clamp}$  = 0.75  $V_{(BR)}$  DSS.

#### Clamped inductive waveforms




#### Gate charge test circuit



PW adjusted to obtain required  $V_{\mbox{\scriptsize G}}$ 

# Body-drain diode t<sub>rr</sub> measurement Jedec test circuit










## HIGH SIDE SMART SOLID STATE RELAY

#### **ADVANCE DATA**

- DRAIN CURRENT (continous) : 25A AT  $T_C = 25^{\circ}C$
- INRUSH CURRENT LIMITATION
- TTL/CMOS COMPATIBLE INPUT
- SHORT CIRCUIT PROTECTION
- LOAD OVER-VOLTAGE PROTECTION
- THERMAL SHUTDOWN
- OPEN DRAIN DIAGNOSTIC OUTPUT
- VERY LOW STAND-BY POWER DISSIPATION
- DIGITAL DIAGNOSTIC FILTERING



#### DESCRIPTION


The VM200 is a Monolithic device made using SGS-THOMSON Microelectronics Vertical Intelligent Power Technology, intended for driving resistive or inductive loads, with one side connected to ground.

Built-in thermal shut-down protects the chip from over temperature. The power stage uses a low dissipation mosfet current sensing technique which provides short circuit and open load protection.

The input control is TTL/CMOS compatible. The diagnostic output provides an indication of open load and short circuit conditions, and thermal and overvoltage shut-down status.

Type	V <sub>DSS</sub>	l <sub>D</sub> *	R <sub>DS (ON)</sub>
VM200	60V	25A	$0.05\Omega$

#### TEST AND APPLICATION CIRCUIT




<sup>\*</sup> See note 1


#### **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Value	Unit
V <sub>(BR)DSS</sub>	Drain-source Breakdown Voltage	60	V
I <sub>D</sub>	Drain Current (cont.)	25	Α
IR	Reverse Output Current	- 25	Α
V <sub>IN</sub>	Input Voltage	60	V
Vs	Status Voltage	60	V
I <sub>D</sub>	Diagnostic Current (sink)	2	mA
V <sub>ESD</sub>	Electrostatic Discharge (1.5KΩ, 100pF)	2000	V
P <sub>tot</sub>	Power Dissipation	Internally Limited	
T <sub>J</sub>	Junction Operating Temperature	- 40 to 150	°C
T <sub>stg</sub>	Storage Temperature	– 55 to 150	°C

#### **CONNECTION DIAGRAM**



#### **CURRENT AND VOLTAGE CONVENTIONS**



## THERMAL DATA

R <sub>th I-case</sub>	Thermal Resistance Junction-case	Max.	1.67	°C/W
R <sub>th 1-amb</sub>	Thermal Resistance Junction-ambient	Max.	0.60	°C/W

## **ELECTRICAL CHARACTERISTICS** : $(V_{CC} = 13V; T_{J} = 25^{\circ}C)$ unless otherwise specified)

#### **POWER**

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
Vcc	Operating Voltage		6		30	V
Ron	On State Resistance	$I_D = 12A$ $T_J = 25^{\circ}C$			0.05	Ω
Is	Supply Current	Off State			100	μА

#### **SWITCHING**

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
t <sub>d(on)</sub>	Turn-on Delay Time of Output Current	I <sub>D</sub> = 12A Resistive Load Input Rise Time < 0.1μs		16		μs
t <sub>r</sub>	Rise Time of Output Current	I <sub>D</sub> = 12A Resistive Load Input Rise Time < 0.1μs		130		μs
t <sub>d (off)</sub>	Turn-off Delay Time of Output Current	I <sub>D</sub> = 12A Resistive Load Input Fall Time < 0.1μs		16		μs
t <sub>f</sub>	Fall Time of Output Current	I <sub>D</sub> = 12A Resistive Load Input Fall Time < 0.1μs		6		μs
(di/dt) <sub>on</sub>	Turn-on Current Slope	I <sub>D</sub> = 12A I <sub>D</sub> = I <sub>SC</sub>		0.1 2		A/μs
(di/dt) <sub>off</sub>	Turn-off Current Slope	I <sub>D</sub> = 12A I <sub>D</sub> = I <sub>SC</sub>		1.5		3

## LOGIC INPUT

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
VIL	Input Low Level Voltage				0.8	V
V <sub>IH</sub>	Input High Level Voltage		2			٧
V <sub>I (hyst)</sub>	Input Hysteresis Voltage			0.2		V
I <sub>IN</sub>	Input Current	V <sub>1</sub> = 5V		10		μA

#### **ELECTRICAL CHARACTERISTICS** (continued)

#### PROTECTIONS AND DIAGNOSTICS

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V <sub>DIAGL</sub>	Diagnostic Voltage Output Low	I <sub>sink</sub> = 1.6mA			0.8	٧
I <sub>DIAGH</sub>	Diagnostic Current Output High	$V_{CC} = 5V$			1	μА
Vosn	Over Voltage Shut Down		30		40	V
Isc	Short Circuit Current		25			Α
loL	Open Load Current Level				50	mA
t <sub>d (SC)</sub>	Short Circuit Delay Turn-off Time	IN TURN ON IN OPERATION	30 1		1.5	ms
t <sub>d (OL)</sub>	Open Load Delay Turn-off Time		1		1.5	ms
T <sub>TSD</sub>	Thermal Shut Down Temperature		150			ç
T <sub>RSD (hyst)</sub>	Thermal Shut Down Hysteresis		10		20	°C

The device has a diagnostic output which indicates open circuit (no load), short circuit, over current and over temperature conditions.

The truth table shows input, diagnostic output voltage level in normal operation and in fault condition.

The output signals are processed by internal logic.

The internally generated short circuit/over current signal is ignored for 33ms at turn-on, the load current is limited at the short circuit value without diag-

nostic signalling during this period. After this time if a fault is present the device is turned off and the diagnostic signal becomes low.

If, during normal conduction, a fault condition is detected for more than 1ms (see truth table), the device is turned off and the diagnostic output goes low. This allows short load current interruptions caused typically by brush contacts in a D. C. motor.

#### **TRUTH TABLE**

		Dia	gnostic	
	Input	Output	Delay (ms)	Output
Normal Operation	L H	H H		L H
Open Circuit (no load)	L H	H L	1	L H
Short-circuit/ Over-current	L H	H L	33 Turn-on 1 Normal Op.	L L
Over-temperature	L H	H L		L

L = Low Level

Note 1. Internally limited by overcurrent protection (typical value).



H = High Level

#### SHORT-CIRCUIT BEHAVIOUR

Figure 1 : Test Circuit.





Photo 1: Waveform.



- 1 : Input Voltage 5V/div.
- 2 · Status Voltage 10V/div. 3 · Output Current 10A/div.

**SWITCHING A LAMP** 

Figure 2 : Application Circuit.





Photo 2: Waveform.



- 1 : Input Voltage 5V/div.
- 2 : Status Voltage 10V/div.
- 3 : Output Current 10A/div.

#### **SWITCHING A SOLENOID**

Figure 3: Application Circuit.





Photo 3: Waveform.



- 1 · Input Voltage 5V/div.
- 2 · Status Voltage 10V/div.
- 3: Output Current 10A/div

**OPEN LOAD BEHAVIOUR** 

Figure 4: Test Circuit.






Photo 4: Waveform.




- 1 . Input Voltage 5V/div.
- 2 · Status Voltage 10V/div
- 3 . Output Current 10A/div


## Input Current vs V<sub>bat</sub>.



## On Resistance vs Junction Temperature.



## Status Current vs Junction Temperature.






## BDW93/A/B/C BDW94/A/B/C


## NPN/PNP POWER DARLINGTONS

#### DESCRIPTION

The BDW93, BDW93A, BDW93B and BDW93C are silicon epitaxial-base NPN transistors in monolithic Darlington configuration and are mounted in Jedec TO-220 plastic package. They are intended for use in power linear and switching applications. The complementary PNP types are the BDW94, BDW94A, BDW94B and BDW94C respectively.



#### **INTERNAL SCHEMATIC DIAGRAM**



#### **ABSOLUTE MAXIMUM RATINGS**

			Value				
Symbol	Parameter	NPN PNP*				BDW93C BDW94C	
V <sub>CBO</sub>	Collector-base Voltage (I <sub>E</sub> = 0)		45	60	80	100	٧
V <sub>CEO</sub>	Collector-emitter Voltage (I <sub>B</sub> = 0)		45	60	80	100	V
lc	Collector Current		12		Α		
I <sub>CM</sub>	Collector Peak Current		15		Α		
IB	Base Current		0.2		Α		
P <sub>tot</sub>	Total Power Dissipation at T <sub>case</sub> ≤ 25 °C		80			W	
T <sub>stg</sub>	Storage Temperature		- 65 to 150			°C	
Tı	Junction Temperature		150			°C	

<sup>\*</sup> For PNP types voltage and current values are negative.

#### THERMAL DATA


	· · · · · · · · · · · · · · · · · · ·			
R <sub>th J-case</sub>	Thermal Resistance Junction-case	Max	1.56	°C/W

## **ELECTRICAL CHARACTERISTICS** (T<sub>case</sub> = 25 ℃ unless otherwise specified)


Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
Ісво	Collector Cutoff Current (I <sub>E</sub> = 0)	for BDW93/94 $V_{CB} = 45 \text{ V}$ for BDW93A/94A $V_{CB} = 60 \text{ V}$ for BDW93B/94B $V_{CB} = 80 \text{ V}$ for BDW93C/94C $V_{CB} = 100 \text{ V}$ $V_{CB} = 150 \text{ C}$ for BDW93A/94A $V_{CB} = 45 \text{ V}$ for BDW93B/94B $V_{CB} = 60 \text{ V}$ for BDW93C/94C $V_{CB} = 100 \text{ V}$			100 100 100 100 5 5 5	μΑ μΑ μΑ μΑ mA mA mA
ICEO	Collector Cutoff Current (I <sub>B</sub> = 0)	for BDW93/94			1 1 1	mA mA mA
I <sub>EBO</sub>	Emitter Cutoff Current (I <sub>C</sub> = 0)	V <sub>EB</sub> = 5 V			2	mA
V <sub>CEO(sus)</sub> *	Collector-emitter Sustaining Voltage (I <sub>B</sub> = 0)	I <sub>C</sub> = 100 mA for BDW93/94 for BDW93A/94A for BDW93B/94B for BDW93C/94C	45 60 80 100			V V V
V <sub>CE(sat)</sub> *	Collector-emitter Saturation Voltage	I <sub>C</sub> = 5 A I <sub>B</sub> = 20 mA I <sub>C</sub> = 10 A I <sub>B</sub> = 100 mA			2 3	V V
V <sub>BE(sat)</sub> *	Base-emitter Saturation Voltage	$\begin{array}{cccccccccccccccccccccccccccccccccccc$			2.5 4	V
h <sub>FE</sub> *	DC Current Gain	I <sub>C</sub> = 3 A	1000 750 100		20000	
V <sub>F</sub> *	Parallel-diode Forward Voltage	I <sub>F</sub> = 5 A I <sub>F</sub> = 10 A		1.3 1.8	2 4	V V
h <sub>fe</sub>	Small Signal Current Gain	I <sub>C</sub> = 1 A V <sub>CE</sub> = 10 V f = 1 MHz	20			

 $^{\bullet}$  Pulsed  $\,$  pulse duration = 300  $\mu s,$  duty cycle = 1.5 % For PNP types voltage and current values are negative.


Safe Operating Areas (for BDW93, BDW93A, BDW94, BDW94A).




DC Current Gain (NPN types).




DC Transconductance (NPN types).




Safe Operating Areas (for BDW93B, BDW93C, BDW94B, BDW94C).




Collector-emitter Saturation Voltage (NPN types).




Collector-emitter Saturation Voltage (NPN types).




Saturated Switching Characteristics (NPN types).




Collector-base Capacitance (PNP types).




Small Signal Current Gain (PNP types).




Small Signal Current Gain (NPN types).




Collector-base Capacitance (NPN types).




Collector-emitter Saturation Voltage (PNP types).







#### DC Transconductance (PNP types).



#### Collector-emitter Saturation Voltage (PNP types).



## Saturated Switching Characteristics (PNP types).








## VERY LOW DROP 5V REGULATOR

- PRECISE OUTPUT VOLTAGE (5 V ± 4 %)
- VERY LOW DROPOUT VOLTAGE
- OUTPUT CURRENT IN EXCESS OF 500mA
- POWER-ON, POWER-OFF INFORMATION (RESET FUNCTION)
- HIGH NOISE IMMUNITY ON RESET DELAY CAPACITOR

#### DESCRIPTION

The L387A is a very low drop voltage regulator in a Pentawatt<sup>®</sup> package specially designed to provide stabilized 5V supplies in consumer and industrial applications. Thanks to its very low input/output voltage drop this device is very useful in battery powered equipment, reducing consumption and prolonging battery life. A reset output makes the L387A particularly suitable for microprocessor systems. This output provides a reset signal when power is applied (after an external programmable delay) and goes low when power is




removed, inhibiting the microprocessor. An hysteresis on reset delay capacitor raises the immunity to the ground noise.


#### ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit	
V <sub>1</sub>	D.C. Input Voltage	35	V	
T <sub>J</sub> , T <sub>STG</sub>	Junction and Storage Temperature Range	- 55 to 150	°C	


#### TEST AND APPLICATION CIRCUIT



# PIN CONNECTIONS (top views)



## **BLOCK DIAGRAM**



# THERMAL DATA

R <sub>th J-case</sub>	Thermal Resistance Junction-case	Max	3.5	°C/W

# **ELECTRICAL CHARACTERISTICS** (refer to the test circuit, $V_i$ = 14.4V, $T_j$ = 25°C, $C_o$ = 100 $\mu$ F; unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
Vo	Output Voltage	$I_0 = 5mA \text{ to } 500mA$ $T_J = 25^{\circ}C$ $-40 \le T_J \le 125^{\circ}C$	4.80 4.75	5.00 5.00	5.20 5.25	>
Vı	Operating Input Voltage	(*), Over Full T Range (- 40 to 125°C) (see note **)			26	<b>V</b>
ΔVo	Line Regulation	$V_1 = 6V$ to $26V$ $I_0 = 5mA$		5	50	mV
ΔV <sub>o</sub>	Load Regulation	$I_0 = 5mA \text{ to } 500mA$		15	60	mV
$V_I - V_o$	Dropout Voltage	l <sub>o</sub> = 350mA l <sub>o</sub> = 500mA		0.40 0.60	0.65 0.80	V
Iq	Quiescent Current	I <sub>o</sub> = 0mA I <sub>o</sub> = 150mA I <sub>o</sub> = 350mA I <sub>o</sub> = 500mA		5 20 60 100	15 35 100 160	mA
		$V_1 = 6.2V$ $I_0 = 500 \text{mA}$	-	160	180	14:0
$\frac{\Delta V_0}{\Delta T}$	Temperature Output Voltage Drift			- 0.5		mV/°C
SVR	Supply Voltage Rejection	$I_o = 350 \text{mA}$ $f = 120 \text{Hz}$ $V_i = 12 \text{V} \pm 5 \text{V}_{pp}$		60		dB
I <sub>SC</sub>	Output Short Circuit Current			1.2	1.6	Α
V <sub>R</sub>	Reset Output Voltage	$\begin{array}{lll} I_R = 3 m A & 1 < V_o < 4.75 V \\ I_R = 16 m A & 1.5 < V_o < 4.75 V \\ Over Full T \left(-40^{\circ}C \le T_j \le 125^{\circ}C\right) \end{array}$			0.5 0.8	V
I <sub>R</sub>	Reset Output Leakage Current	V <sub>o</sub> in Regulation Over Full T Range			50	μА
t <sub>d</sub>	Delay Time for Reset Output	Cd = 100nF Over Full T Range		20		ms
V <sub>RT (off)</sub>		$V_{\text{o}}$ @ Reset out H to L Transition, Over Full T Range	4.75	V <sub>o</sub> - 0.15		٧
I <sub>C4</sub>	Charging Current (current generator)	$V_4 = 3V$	10	20	30	μА
V <sub>RT (on)</sub>	Power on V₀Threshold	$V_o$ @ Reset out L to H Transition, Over Ful T Range	I	V <sub>RT (off)</sub> + 0.05V	V <sub>o</sub> - 0.04V	٧
V <sub>4</sub>	Comparator Threshold	V <sub>4</sub> @ Reset out H to L Transition	3.2		3.9	٧
	(pin 4)	V <sub>4</sub> @ Reset out L to H Transition	3.7	4.0	4.3	V
$V_{H}$	Hysteresis Voltage	Over Full T Range		450		mV

For a DC voltage 26 < VI < 35V the device is not operating.

 <sup>(\*)</sup> For a DC voltage 26 < VI < 35V the device is not operating.</li>
 (\*\*) The limits are guaranteed by design, correlation and statistical control on production samples over the indicated temperature and supply voltage ranges.

Figure 1 :Dropout Voltage vs. Output Current.




Figure 3 :Output Voltage vs. Temperature.






Figure 2 :Quiescent Current vs. Output Current.





# LOW DROPOUT VOLTAGE REGULATORS

- OUTPUT VOLTAGE OF 5, 8.5 AND 10 V
- OUTPUT CURRENT UP TO 500 mA
- NO EXTERNAL COMPONENTS
- LOW DROP-OUT VOLTAGE
- OVERVOLTAGE PROTECTION (± 100 V)
- REVERSE VOLTAGE PROTECTION
- SHORT CIRCUIT PROTECTION
- CURRENT LIMITING
- THERMAL SHUTDOWN




## DESCRIPTION

The L2600 series of three terminal positive regulators is specially designed to stabilize power supplies car instrumentation in vehicles with 12V battery. Available with output voltages equal to 5V, 8.5V, 10V, they can supply an output current up to 500mA.

These devices are protected against load dump and field decay transients ( $\pm$  100V), reverse battery, short circuit and thermal overload.


Order Codes		
TO-220	SOT-82	Output Voltage
L2605V	L2605X	5 V
L2685V	L2685X	8.5 V
L2610V	L2610X	10 V

#### **BLOCK DIAGRAM**



November 1988 1/3

# PIN CONNECTION (top view)




### **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Value	Unit
Vı	DC Input Voltage	35 .	V
	DC Input Reverse Voltage	<b>– 28</b>	V
	Transient Input Overvoltage :		
	Load Dump :	+ 100	V
	$5ms \le t_{rise} \le 10ms$ ,		
	$\tau_f$ Fall Time Constant = 100ms,		
	$R_{\text{source}} \ge 0.5\Omega$		
į	Field Decay:	<b>– 100</b>	V
	$5ms \le t_{fall} \le 10ms$		
	$\tau_r$ Rise Time Constant = 33ms,		
	R <sub>source</sub> ≥ 10Ω		
P <sub>D</sub>	Power Dissipation	Internally Limited	
T <sub>j</sub> , T <sub>stg</sub>	Junction and Storage Temperature Range	- 55 to 150	°C

## THERMAL DATA

			SOT-82	TO-220
R <sub>th I-case</sub>	Thermal Resistance Junction-case	Max	8 °C/W	4 °C/W
R <sub>th J-amb</sub>	Thermal Resistance Junction-ambient	Max	100 °C/W	75 °C/W

## **APPLICATION CIRCUIT**



(\*) Note:  $C_1$  and  $C_2$  are only needed if the load capacitance exceeds 1000 pF, Recommended values are  $C_1$  = 0.1  $\mu$ F and  $C_2 \ge 100 \, \mu$ F.

# **ELECTRICAL CHARACTERISTICS** ( $T_j = 25$ °C, $V_i = 14$ V, unless otherwise specified)

Symbol	Parameter	Tes	st Conditions	Min.	Тур.	Max.	Unit
V <sub>o</sub>	Output Voltage	I <sub>o</sub> = 500 mA	$V_i = 12 \text{ to } 16 \text{ V (L2605)}$ $V_i = 12 \text{ to } 16 \text{ V (L2685)}$ $V_i = 12 \text{ to } 16 \text{ V (L2610)}$	4.80 8.15 9.60	5.00 8.50 10.00	5.20 8.85 10.40	V
Vi	Operating Input Voltage	See Note (*)				28	٧
ΔVo	Line Regulation	$I_o = 50 \text{ mA}$	$V_i = 12 \text{ to } 20 \text{ V}$		2	8	mV/V
Vo	Load Regulation	V <sub>1</sub> = 14 V	I <sub>o</sub> = 50 to 500 mA		4	9	mV/V
ΔV <sub>1-0</sub>	Dropout Voltage	I <sub>o</sub> = 500 mA				1.9	V
l <sub>d</sub>	Quiescent Current	$I_o = 50 \text{ mA}$			20	45	mA
$\frac{\Delta V_o}{\Delta T}$	Output Voltage Drift	$I_o = 50 \text{ mA}$ $V_i = 14 \text{ V}$	$T_{amb} = -12 \text{ to } 80 ^{\circ}\text{C}$		- 1		mV/°C
I <sub>sc</sub>	Output Short Circuit Current				1.1	1.8	Α
SVR	Supply Voltage Rejection	V <sub>1</sub> = 16 V f = 100 Hz	V <sub>1</sub> = 2 V I <sub>0</sub> = 500 mA		60		dB
R <sub>o</sub>	Output Resistance	$I_o = 500 \text{ mA}$			0.05		Ω
e <sub>N</sub>	Output Noise Voltage	BW = 100 Hz	to 10 KHz		20		μV

<sup>(\*)</sup> Note: For DC input voltage 28 V < V<sub>1</sub> < 35 V the device is not operating.

# **ELECTRICAL CHARACTERISTICS** (– $40 \le T_j \le 125$ °C (note 2), $V_i$ = 14 V, unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
Vo	Output Voltage	$   I_o = 500 \text{ mA}   V_i = 12.5 \text{ to } 16 \text{ V (L2605)} \\ V_i = 12.5 \text{ to } 16 \text{ V (L2685)} \\ V_i = 12.5 \text{ to } 16 \text{ V (L2610)} $	4.70 8.00 9.40	5.00 8.50 10.00	5.30 9.00 10.60	٧
Vı	Operating Input Voltage	See Note (°)			26	٧
ΔVo	Line Regulation	$I_0 = 50 \text{ mA}$ $V_1 = 12.5 \text{ to } 20 \text{ V}$		3	12	mV/V
Vo	Load Regulation	V <sub>1</sub> = 14 V I <sub>0</sub> = 50 to 500 mA		5	13	mV/V
ΔV <sub>1-0</sub>	Dropout Voltage	I <sub>o</sub> = 500 mA			2.5	٧
l <sub>d</sub>	Quiescent Current	I <sub>o</sub> = 50 mA		29	65	mA
I <sub>sc</sub>	Output Short Circuit Current			1.1	2.1	Α

**Notes :** (°). For a DCinput voltage 26 V < Vi < 35 V the device is not operating.



The limits are guaranteed by design, correlation and statistical control on production samples over the indicated temperature and supply voltage ranges.






# L4805-L4885-L4892 L4810-L4812

# VERY LOW DROP VOLTAGE REGULATORS

- INPUT/OUTPUT DROP TYP. 0.4V
- 400mA OUTPUT CURRENT
- LOW QUIESCENT CURRENT
- REVERSE POLARITY PROTECTION
- OVERVOLTAGE PROTECTION (± 60V)
- FOLDBACK CURRENT LIMITING
- THERMAL SHUTDOWN


#### DESCRIPTION

L4800 series devices are voltage regulators with a very low voltage drop (typically O.4V at full rated current), output current up to 400mA, low quiescent current and comprehensive on-chip protection. These devices are protected against load dump and field decay transients of  $\pm$  60V, polarity reversal and overheating. A foldback current limiter protects against load short circuits. Available in 5V, 8.5V, 9.2V, 10V and 12V versions (all  $\pm$  4%,  $T_{\rm l} = 25^{\circ}{\rm C}$ ) these regulators are designed for automotive, industrial and consumer applications where low consumption is particularly important.



In automotive applications the L4805 is ideal for 5V logic supplies because it functions even when the battery voltage falls below 6V. In battery backup and standby applications the low consumption of these devices extends battery life.

#### **BLOCK DIAGRAM**



November 1988 1/4


#### **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Value	Unit
VI	DC Input Voltage	+ 35	V
	Reverse Input Voltage	- 18	V
	Transient Input Overvoltages :		
		60	V
	Field Decay : $ 5\text{ms} \leq t_{fall} \leq 10\text{ms}, \ R_{source} \geq 10\Omega \\ \tau_r \ \text{Rise Time Constant} = 33\text{ms} $	- 60	V
T <sub>J</sub> , T <sub>stg</sub>	Junction and Storage Temperature Range	- 55 to + 150	°C

#### THERMAL DATA

			SOT-82	TO-220
Rth I-case	Thermal Resistance Junction-case	Max	8 °C/W	4 °C/W
R <sub>th J-amb</sub>	Thermal Resistance Junction-ambient	Max	100 °C/W	75 °C/W

#### PIN CONNECTION (top view)




Order Codes		0 1 11/11
TO-220	SOT-82	OutputVoltage
L4805CV	L4805CX	5 V
L4885CV	L4885CX	8.5 V
L4892CV	L4892CX	9.2 V
L4810CV	L4810CX	10 V
L4812CV	L4812CX	12 V

#### TEST AND APPLICATION CIRCUIT

The output capacitor is required for stability. Though the 100  $\mu F$  shown is the minimum recommended value, actual size and type may vary depending upon the application load and temperature range. Capacitor effective series resistance (ESR) also factors in the IC stability. Since ESR varies from one brand to the next, some bench work may be required to determine the minimum capacitor value to use in production. Worst-case is usually determined at the minimum ambient temperature and maximum load expected.

Output capacitors can be increased in size to any desired value above the minimum. One possible purpose of this would be to maintain the output voltages during brief conditions of negative input transients that might be characteristics of a particular system.

Capacitors must also be rated at all ambient temperature expected in the system. Many aluminum type electrolytics will freeze at temperatures less than  $-30\,^{\circ}\text{C}$ , reducing their effective capacitance to zero. To maintain regulator stability down to  $-40\,^{\circ}\text{C}$ , capacitors rated at that temperature (such as tantalums) must be used.



# **ELECTRICAL CHARACTERISTICS** (V<sub>1</sub> = 14.4 V, T<sub>J</sub> = 25 °C, C<sub>0</sub> = 100 $\mu$ F)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
Vo	Output Voltage	I <sub>o</sub> = 5 mA to 400 mA*	4.80	5.00	5.20	V
			8.16	8.50	8.84	V
			8.83	9.20	9.57	V
			9.60	10.00	10.40	V
			11.50	12.00	12.50	V
V <sub>1</sub>	Operating Input Voltage				26	٧
$\Delta V_o/V_o$	Line Regulation	$V_1 = 13 \text{ to } 26 \text{ V}$ $I_0 = 5 \text{ mA}$		1	10	mV/V
$\Delta V_o/V_o$	Load Regulation	l <sub>o</sub> = 5 to 400 mA*		3	15	mV/V
$V_{i} - V_{o}$	Dropout Voltage	I <sub>o</sub> = 400 mA*		0.4	0.7	V
		I <sub>o</sub> = 150 mA		0.2	0.4	٧
I <sub>q</sub>	Quiescent Current	$I_o = 0 \text{ mA}$		0.8	2	mA
		$I_0 = 150 \text{ mA}$		25	45	mA
		I <sub>o</sub> = 400 mA*		65	90	mA
ΔV <sub>o</sub>	Temperature Output Voltage			0.1		mV
ΔT·Vo	Drift					° <u>C ∙ V</u>
SVR	Supply Voltage Rejection	$\begin{array}{ll} I_o = 350 \text{ mA} & f = 120 \text{ Hz} \\ C_o = 100  \mu\text{F}  V_i = V_o + 3  V + 2  V_{PP} \end{array}$		60		dB
l <sub>o</sub>	Max Output Current			800		mA
I <sub>sc</sub>	Output Short Circuit Current (fold back condition)			350	500	mA

<sup>\*</sup> only for L4892 the current test condition is lo = 300mA.

# **ELECTRICAL CHARACTERISTICS**( $V_i$ = 14.4 V, $-40 \le T_J \le 125$ °C (note 1), $C_o$ = 100 $\mu$ F, unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
Vo	Output Voltage	$I_0 = 5 \text{ mA to } 400 \text{ mA*}$	4.70	5.00	5.30	٧
			8.00	8.50	9.00	V
			8.65	9.20	9.75	٧
			9.40	10.00	10.60	V
			11.30	12.00	12.70	V
V <sub>1</sub>	Operating Input Voltage	see note 2			26	V
$\Delta V_o/V_o$	Line Regulation	$V_1 = 14 \text{ to } 26 \text{ V}$ $I_0 = 5 \text{ mA}$		2	15	mV/V
$\Delta V_o/V_o$	Load Regulation	I <sub>o</sub> = 5 to 400 mA*	,	5	25	mV/V
$V_1 - V_0$	Dropout Voltage	I <sub>o</sub> = 400 mA*		0.5	0.9	٧
_		I <sub>o</sub> = 150 mA		0.25	0.5	V
Iq	Quiescent Current	I <sub>o</sub> = 0 mA		1.2	3	mA
1		I <sub>o</sub> = 150 mA		40	70	mA
		I <sub>o</sub> = 400 mA*		80	140	mA
l <sub>o</sub>	Max Output Current			870		mA
I <sub>sc</sub>	Output Short Circuit Current (fold back condition)			230		mA

Notes: 1. This limits are guaranteed by design, correlation and statistical control on production samples over the indicated temperature and supply voltage ranges..

<sup>2.</sup> For a DC voltage 26V < VI < 35V the device is not operating.



Figure 1: Dropout Voltage vs. Output Current.




Figure 3 : Output Voltage vs. Temperature.




Figure 5 : Preregulator for Distributed Supplies.




Figure 2: Quiescent Current vs. Output Current.


Figure 4: Foldback Current Limiting (L4805).


400 l<sub>0</sub> (mA)

40

20

0









# **DUAL 5V REGULATOR WITH RESET**


PRELIMINARY DATA

- OUTPUT CURRENTS:  $I_{01} = 400 \text{mA}$  $I_{02} = 400 \text{mA}$
- FIXED PRECISION OUTPUT VOLTAGE 5V ± 2%
- RESET FUNCTION CONTROLLED BY IN-PUT VOLTAGE AND OUTPUT 1 VOLTAGE
- RESET FUNCTION EXTERNALLY PRO-GRAMMABLE TIMING
- RESET OUTPUT LEVEL RELATED TO OUTPUT 2
- OUTPUT 2 INTERNALLY SWITCHED WITH ACTIVE DISCHARGING
- LOW LEAKAGE CURRENT, LESS THAN 1μA AT OUTPUT 1
- LOW QUIESCENT CURRENT (INPUT 1)
- INPUT OVERVOLTAGE PROTECTION UP TO 60V

- RESET OUTPUT HIGH
- OUTPUT TRANSISTORS SOA PROTEC-TION
- SHORT CIRCUIT AND THERMAL OVER-LOAD PROTECTION

The L4901A is a monolithic low drop dual 5V regulator designed mainly for supplying microprocessor systems.


Reset and data save functions during switch on/ off can be realized.



#### ABSOLUTE MAXIMUM RATINGS

$V_{IN}$	DC input voltage	24	V
	Transient input overvoltage (t = 40 ms)	60	V
l <sub>o</sub>	Output current	internally limited	
$T_{j}$	Storage and junction temperature	-40 to 150	°C

#### **BLOCK DIAGRAM**




SCHEMATIC DIAGRAM

5-9349/1

# CONNECTION DIAGRAM

(Top view)




# PIN FUNCTIONS

N°	NAME	FUNCTION
1	INPUT 1	Low quiescent current 400mA regulator input.
2	INPUT 2	400mA regulator input.
3	TIMING CAPACITOR	If Reg. 2 is switched-ON the delay capacitor is charged with a $10\mu A$ constant current. When Reg. 2 is switched-OFF the delay capacitor is discharged.
4	GND	Common ground.
5	RESET OUTPUT	When pin 3 reaches 5V the reset output is switched high. Therefore $t_{RD}=C_t$ ( $\frac{5V}{10\mu A}$ ); $t_{RD}$ (ms) = $C_t$ (nF)
6	OUTPUT 2	5V - 400mA regulator output. Enabled if V <sub>O</sub> 1 > V <sub>RT</sub> and V <sub>IN 2</sub> > V <sub>IT</sub> . If Reg. 2 is switched-OFF the C <sub>02</sub> capacitor is discharged.
7	OUTPUT 1	5V - 400mA regulator output with low leakage (in switch-OFF condition).

# THERMAL DATA

R <sub>th j-case</sub>	Thermal resistance junction-case	max	4	°C/W

# **TEST CIRCUIT**



**ELECTRICAL CHARACTERISTICS** ( $V_{IN1} = V_{IN2} = 14,4V$ ,  $T_{amb} = 25^{\circ}C$  unless otherwise specified)

	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
Vi	DC operating input voltage				20	٧
V <sub>01</sub>	Output voltage 1	R load 1KΩ	4,95	5.05	5.15	٧
V <sub>02H</sub>	Output voltage 2 HIGH	R load 1KΩ	V <sub>01</sub> -0.1	5	V <sub>01</sub>	V
V <sub>02</sub> L	Output voltage 2 LOW	I <sub>02</sub> = -5mA		0.1		٧
I <sub>01</sub>	Output current 1	ΔV <sub>01</sub> = -100mV	400			mA
I <sub>L01</sub>	Leakage output 1 current	V <sub>IN</sub> = 0 V <sub>01</sub> ≤ 3V			1	μΑ
102	Output current 2	ΔV <sub>02</sub> = -100mV	400			mA
V <sub>i01</sub>	Output 1 dropout voltage (*)	I <sub>01</sub> = 10mA I <sub>01</sub> = 100mA I <sub>01</sub> = 300mA		0.7 0.8 1.1	0.8 1 1.4	V V
V <sub>IT</sub>	Input threshold voltage		V <sub>01</sub> +1.2	6.4	V <sub>01</sub> +1.7	٧
VITH	Input threshold voltage hyst.			250		mV
ΔV <sub>01</sub>	Line regulation 1	7V < V <sub>IN</sub> < 18V I <sub>01</sub> = 5mA		5	50	mV
ΔV <sub>02</sub>	Line regulation 2	I <sub>02</sub> = 5mA		5	50	mV
ΔV <sub>01</sub>	Load regulation 1	5mA < I <sub>01</sub> < 400mA		50	100	mV
ΔV <sub>02</sub>	Load regulation 2	5mA < I <sub>02</sub> < 400mA		50	100	mV
IQ	Quiescent current	$0 < V_{IN} < 13V$ $7V < V_{IN} < 13V$ $I_{02} = I_{01} \le 5mA$		4.5 1.6	6.5 3.5	mA mA
l <sub>Qʻ1</sub>	Quiescent current 1	$6.3V < V_{IN1} < 13V$ $V_{IN2} = 0$ $I_{01} \le 5mA$ $I_{02} = 0$		0.6	0.9	mA

## **ELECTRICAL CHARACTERISTICS** (continued)

	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V <sub>RT</sub>	Reset threshold voltage		V <sub>02</sub> -0.15	4.9	V <sub>02</sub> -0.05	V
V <sub>RTH</sub>	Reset threshold hysteresis		30	50	80	mV
$V_{RH}$	Reset output voltage HIGH	1 <sub>R</sub> = 500μA	V <sub>02</sub> -1	4.12	V <sub>02</sub>	V
V <sub>RL</sub>	Reset output voltage LOW	I <sub>R</sub> = -5mA		0.25	0.4	V
t <sub>RD</sub>	Reset pulse delay	C <sub>t</sub> = 10nF	3	5	11	ms
t <sub>d</sub>	Timing capacitor discharge time	C <sub>t</sub> = 10nF			20	μs
ΔV <sub>01</sub> ΔT	Thermal drift	-20°C ≤ T <sub>amb</sub> ≤ 125°C		0.3 -0.8		mV/°C
$\frac{\Delta V_{02}}{\Delta T}$	Thermal drift	-20°C ≤ T <sub>amb</sub> ≤ 125°C		0.3 -0.8		mV/°C
SVR1	Supply voltage rejection	$f = 100Hz$ $V_R = 0.5V$ $I_0 = 100mA$	50	84		dB
SVR2	Supply voltage rejection		50	80		dB
T <sub>JSD</sub>	Thermal shut down			150		°C

<sup>\*</sup> The dropout voltage is defined as the difference between the input and the output voltage when the output voltage is lowered of 25mV under constant output current condition.

#### APPLICATION INFORMATION

In power supplies for  $\mu P$  systems it is necessary to provide power continuously to avoid loss of information in memories and in time of day clocks, or to save data when the primary supply is removed. The L4901A makes it very easy to supply such equipments; it provides two voltage regulators (both 5V high precision) with separate inputs plus a reset output for the dáta save function.

#### CIRCUIT OPERATION (see Fig. 1)

After switch on Reg. 1 saturates until  $V_{01}$  rises to the nominal value.

When the input 2 reaches  $V_{1T}$  and the output 1 is higher than  $V_{RT}$  the output 2 ( $V_{02}$ ) switches on and the reset output ( $V_{R}$ ) also goes high after a programmable time  $T_{RD}$  (timing capacitor).

 $\mbox{V}_{02}$  and  $\mbox{V}_{R}$  are switched together at low level when one of the following conditions occurs:

an input overvoltage

— an overload on the output 1 ( $V_{01} < V_{RT}$ ); — a switch off ( $V_{IN} < V_{IT} - V_{ITH}$ );

and they start again as before when the condition is removed.

An overload on output 2 does not switch Reg. 2, and does not influence Reg. 1.

## The V<sub>01</sub> output features:

- 5V internal reference without voltage divider between the output and the error comparator;
- very low drop series regulator element utilizing current mirrors;

permit high output impedance and then very low leakage current error even in power down condition.

This output may therefore be used to supply circuits continuously, such as volatile RAMs, allowing the use of a back-up battery. The  $V_{01}$ 

## CIRCUIT OPERATION (continued)


regulator also features low consumption (0.6mA typ.) to minimize battery drain in applications where the  $V_1$  regulator is permanently connected to a battery supply.

The  $V_{02}$  output can supply other non essential 5V circuits wich may be powered down when the system is inactive, or that must be powered

down to prevent uncorrect operation for supply voltages below the minimum value.

The reset output can be used as a "POWER DOWN INTERRUPT", permitting RAM access only in correct power conditions, or as a "BACK-UP ENABLE" to transfer data into in a NV SHADOW MEMORY when the supply is interrupted.





#### APPLICATION SUGGESTIONS

Fig. 2 shows an application circuit for a  $\mu$ P system typically used in trip computers or in car radios with programmable tuning.

Reg. 1 is permanently connected to a battery and supplies a CMOS time-of-day clock and a CMOS microcomputer chip with volatile memory. Reg. 2 may be switched OFF when the system is inactive.

Fig. 4 shows the L4901A with a back up battery on the  $V_{01}$  output to maintain a CMOS time-of-day clock and a stand by type N-MOS  $\mu$ P. The reset output makes sure that the RAM is forced into the low consumption stand by state, so the access to memory is inhibit and the back up battery voltage cannot drop so low that memory contents are corrupted.

In this case the main on-off switch disconnects both regulators from the supply battery.

The L4901A is also ideal for microcomputer systems using battery backup CMOS static RAMs. As shown in fig. 5 the reset output is used both to disable the  $\mu P$  and, through the address decoder M74HC138, to ensure that the RAMS are disabled as soon as the main supply starts to fall.

Another interesting application of the L4901A is in  $\mu P$  system with shadow memories. (see fig. 6)

When the input voltage goes below  $V_{\rm IT}$ , the reset output enables the execution of a routine that saves the machine's state in the shadow RAM (xicor x 2201 for example).

Thanks to the low consumption of the Reg. 1 a  $680\mu F$  capacitor on its input is sufficient to provide enough energy to complete the operation. The diode on the input guarantees the supply of the equipment even if a short circuit on  $V_1$  occurs.

Fig. 2




Fig. 3 - P.C. board component layout of fig. 2 (1:1 scale)




Fig. 4




Fig. 5




Fig. 6




Fig. 7 - Quiescent current (Reg. 1) vs. output current




Fig. 8 - Quiescent current (Reg. 1) vs. input voltage




Fig. 9 - Total quiescent current vs. input voltage




Fig. 10 - Regulator 1 output current and short circuit current vs. input voltage




Fig. 11 - Regulator 2 output current and short circuit current vs. input voltage





Fig. 12 - Supply voltage rejection regulators 1 and 2 vs. input ripple frequence







# DUAL 5V REGULATOR WITH RESET AND DISABLE


PRELIMINARY DATA

- DOUBLE BATTERY OPERATING
- OUTPUT CURRENTS: I<sub>01</sub> = 300mA  $I_{02} = 300 \text{mA}$
- FIXED PRECISION OUTPUT VOLTAGE 5V ± 2%
- RESET FUNCTION CONTROLLED BY IN-PUT VOLTAGE AND OUTPUT 1 VOLTAGE
- RESET FUNCTION EXTERNALLY PRO-GRAMMABLE TIMING
- RESET OUTPUT LEVEL RELATED TO OUTPUT 2
- OUTPUT 2 INTERNALLY SWITCHED WITH ACTIVE DISCHARGING
- OUTPUT 2 DISABLE LOGICAL INPUT
- LOW LEAKAGE CURRENT, LESS THAN 1µA AT OUTPUT 1
- RESET OUTPUT NORMALLY HIGH

- INPUT OVERVOLTAGE PROTECTION UP TO 60V
- OUTPUT TRANSISTORS SOA PROTEC-TION
- SHORT CIRCUIT AND THERMAL OVER-LOAD PROTECTION


The L4902A is a monolithic low drop dual 5V regulator designed mainly for supplying microprocessor systems.

Reset and data save functions and remote switch on/off control can be realized.



## ABSOLUTE MAXIMUM RATINGS


$V_{IN}$	DC input voltage	28	V
	Transient input overvoltage ( $t = 40 \text{ ms}$ )	60	V
l <sub>o</sub>	Output current	internally limited	
$T_{stg}$ , $T_{j}$	Storage and junction temperature	-40 to 150	°C



SCHEMATIC DIAGRAM

# **CONNECTION DIAGRAM**

(Top view)




# PIN FUNCTIONS

N°	NAME	FUNCTION
1	INPUT 1	Regulators common input.
2	TIMING CAPACITOR	If Reg. 2 is switched-ON the delay capacitor is charged with a $5\mu A$ constant current. When Reg. 2 is switched-OFF the delay capacitor is discharged.
3	V <sub>02</sub> DISABLE INPUT	A high level (> V <sub>DT</sub> ) disable output Reg. 2.
4	GND	Common ground.
5	RESET OUTPUT	When pin 2 reaches 5V the reset output is switched high. Therefore $t_{RD}=C_t$ ( $\frac{5V}{10\mu A}$ ); $t_{RD}$ (ms) = $C_t$ (nF).
6	OUTPUT 2	5V - 300mA regulator output. Enabled if $V_{\rm O}$ 1 > $V_{\rm RT}$ . DISABLE INPUT < $V_{\rm DT}$ and $V_{\rm IN}$ > $V_{\rm IT}$ . If Reg. 2 is switched-OFF the $C_{\rm 02}$ capacitor is discharged.
7	OUTPUT 1	5V - 300mA. Low leakage (in switch-OFF condition) output.

# THERMAL DATA

				0
R <sub>th j-case</sub>	Thermal resistance junction-case	max	4	°C/W
	050			3/9
	SGS-THOMSON —— MICROELECTRONICS			

# **TEST CIRCUIT**



# **ELECTRICAL CHARACTERISTICS** ( $V_{IN} = 14.4V$ , $T_{amb} = 25^{\circ}C$ unless otherwise specified)

	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
Vi	DC operating input voltage				24	٧
Voi	Output voltage 1	R load 1KΩ	4.95	5.05	5.15	٧
V <sub>02 H</sub>	Output voltage 2 HIGH	R load 1KΩ	V <sub>01</sub> -0.1	5	V <sub>01</sub>	٧
V <sub>02</sub> L	Output voltage 2 LOW	I <sub>02</sub> = -5mA		0.1		٧
101	Output current 1 max.	ΔV <sub>01</sub> = -100mV	300			mA
I <sub>LO1</sub>	Leakage output 1 current	V <sub>IN</sub> = 0 V <sub>01</sub> ≤ 3V			1	μА
102	Output current 2 max.	ΔV <sub>02</sub> = -100mV	300			mA
V <sub>101</sub>	Output 1 dropout voltage (*)	I <sub>01</sub> = 10mA I <sub>01</sub> = 100mA I <sub>01</sub> = 300mA		0.7 0.8 1.1	0.8 1 1.4	>>>
V <sub>IT</sub>	Input threshold voltage		V <sub>01</sub> +1.2	6.4	V <sub>01</sub> +1.7	٧
V <sub>iTH</sub>	Input threshold voltage hysteresis			250		mV
ΔV <sub>01</sub>	Line regulation 1	$7V < V_{1N} < 24V I_{01} = 5mA$		5	50	mV
ΔV <sub>02</sub>	Line regulation 2	I <sub>02</sub> = 5mA		5	50	mV
ΔV <sub>01</sub>	Load regulation 1	5mA < I <sub>01</sub> < 300mA		40	80	mV
ΔV <sub>02</sub>	Load regulation 2	5mA < I <sub>02</sub> < 300mA		50	80	mV
IQ	Quiescent current	$0 < V_{IN} < 13V$ $7V < V_{IN} < 13V$ $V_{02}$ LOW $7V < V_{IN} < 13V$ $V_{02}$ HIGH $I_{01} = I_{02} \le 5$ mA		4.5 2.7 1.6	6.5 4.5 3.5	mA mA mA
V <sub>RT</sub>	Reset threshold voltage		V <sub>02</sub> -0.15	4.9	V <sub>02</sub> -0.05	٧
$V_{RTH}$	Reset threshold hysteresis		30	50	80	mV

## ELECTRICAL CHARACTERISTICS (continued)

	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V <sub>RH</sub>	Reset output voltage HIGH	I <sub>R</sub> = 500μA	V <sub>02</sub> -1	4.12	V <sub>02</sub>	V
V <sub>RL</sub>	Reset output voltage LOW	I <sub>R</sub> = -1mA		0.25	0.4	V
t <sub>RD</sub>	Reset pulse delay	C <sub>t</sub> = 10nF	3	5	11	ms
t <sub>d</sub>	Timing capacitor discharge time	C <sub>t</sub> = 10nF			20	μs
V <sub>DT</sub>	V <sub>02</sub> disable threshold voltage			1.25	2.4	V
ID	V <sub>02</sub> disable input current	V <sub>D</sub> ≤ 0.4V V <sub>D</sub> ≥ 2.4V		-150 -30		μΑ μΑ
<u>ΔV<sub>01</sub></u> ΔΤ	Thermal drift	-20°C ≤ T <sub>amb</sub> ≤ 125°C		0.3 -0.8		mV/°C
$\frac{\Delta V_{02}}{\Delta T}$	Thermal drift	-20°C ≤ T <sub>amb</sub> ≤ 125°C		0.3 -0.8		mV/°C
SVR1	Supply voltage rejection	f = 100Hz V <sub>R</sub> = 0.5V I <sub>o</sub> = 100mA	50	84		dB
SVR2	Supply voltage rejection		50	80		dB
T <sub>JSD</sub>	Thermal shut down			150		. °C

<sup>\*</sup> The dropout voltage is defined as the difference between the input and the output voltage when the output voltage is lowered of 25mV under constant output current condition.

### APPLICATION INFORMATION

In power supplies for  $\mu P$  systems it is necessary to provide power continuously to avoid loss of information in memories and in time of day clocks, or to save data when the primary supply is removed. The L4902A makes it very easy to supply such equipments; it provides two voltage regulators (both 5V high precision) with common inputs plus a reset output for the data save function and a Reg. 2 disable input.

#### CIRCUIT OPERATION (see Fig. 1)

After switch on Reg. 1 saturates until  $V_{01}$  rises to the nominal value.

When the input reaches  $V_{\rm IT}$  and the output 1 is higher than  $V_{\rm RT}$  the output 2 ( $V_{\rm 02}$ ) switches on and the reset output ( $V_{\rm R}$ ) also goes high after a programmable time  $T_{\rm RD}$  (timing capacitor).

 $V_{02}$  and  $V_R$  are switched together at low level when one of the following conditions occurs:

— a high level ( $> V_{DT}$ ) is applied on pin 3;

- an input overvoltage;
- an overload on the output 1 ( $V_{01} < V_{RT}$ );
- a switch off  $(V_{IN} < V_{IT} V_{ITH})$ ;

and they start again as before when the condition is removed.

An overload on output 2 does not switch Reg. 2, and does not influence Reg. 1.

#### The V<sub>01</sub> output features:

- 5V internal reference without voltage divider between the output and the error comparator
- very low drop series regulator element utilizing current mirrors

permit high output impedance and then very low leakage current even in power down condition.

This output may therefore be used to supply circuits continuously, such as volatile RAMs, allowing the use of a back-up battery.

#### CIRCUIT OPERATION (continued)


The  $\rm V_{02}$  output can supply other non essential 5V circuits wich may be powered down when the system is inactive, or that must be powered down to prevent uncorrect operation for supply voltages below the minimum value.

The reset output can be used as a "POWER DOWN INTERRUPT", permitting RAM access

only in correct power conditions, or as a "BACK-UP ENABLE" to transfer data into in a NV SHADOW MEMORY when the supply is interrupted.

The disable function can be used for remote on/off control of circuits connected to the  $V_{02}$  output.

Fig. 1



### APPLICATION SUGGESTION

Fig. 2 illustrate how the L4902A's disable input may be used in a CMOS  $\mu$ Computer application.

The  $V_{01}$  regulator (low consumption) supply permanently a CMOS time of day clock and a CMOS  $\mu$ computer chip with volatile memory.  $V_{02}$  output, supplying non-essential circuits, is turned OFF under control of a  $\mu$ P unit.

Configurations of this type are used in products where the OFF switch is part of a keyboard scanned by a micro which operates continuously even in the OFF state.

Another application for the L4902A is supplying a shadow-ram microcomputer chip (SGS M38SH72 for exemple) where a fast NV memory is backed up on chip by a EEPROM when a low level on

the reset output occurs.

By adding two CMOS-SCHMIDT-TRIGGER and few external components, also a watch dog function may be realized (see fig. 5). During normal operation the microsystem supplies a periodical pulse waveform; if an anomalous condition occours (in the program or in the system), the pulses will be absent and the disable input will be activated after a settling time determined by R1 C1. In this condition all the circuitry connected to V<sub>02</sub> will be disabled, the system will be restarted with a new reset front.

The disable of  $V_{02}$  prevent spurious operation during microprocessor malfunctioning.

Fig. 2




Fig. 3 - P.C. board and component layout of the circuit of Fig. 2 (1: 1 scale)




Fig. 4




Fig. 5




Fig. 6 - Quiescent current vs. output current




Fig. 7 - Quiescent current vs. input voltage





Fig. 8 - Supply voltage rejection regulators 1 and 2 vs. input ripple frequence







# DUAL 5V REGULATOR WITH RESET AND DISABLE FUNCTIONS

PRELIMINARY DATA

- OUTPUT CURRENTS:  $I_{01} = 50 \text{mA}$  $I_{02} = 100 \text{mA}$
- FIXED PRECISION OUTPUT VOLTAGE 5V ± 2%
- RESET FUNCTION CONTROLLED BY IN-PUT VOLTAGE AND OUTPUT 1 VOLTAGE
- RESET FUNCTION EXTERNALLY PRO-GRAMMABLE TIMING
- RESET OUTPUT LEVEL RELATED TO OUTPUT 2
- OUTPUT 2 INTERNALLY SWITCHED WITH ACTIVE DISCHARGING
- OUTPUT 2 DISABLE LOGICAL INPUT
- LOW LEAKAGE CURRENT, LESS THAN 1μA AT OUTPUT 1
- INPUT OVERVOLTAGE PROTECTION UP TO 60V

- RESET OUTPUT NORMALLY LOW
- OUTPUT TRANSISTORS SOA PROTEC-TION
- SHORT CIRCUIT AND THERMAL OVER-LOAD PROTECTION


The L4903 is a monolithic low drop dual 5V regulator designed mainly for supplying microprocessor systems.

Reset, data save functions and remote switch on/off control can be realized.




#### ABSOLUTE MAXIMUM RATINGS

V <sub>IN</sub>	DC input voltage	24	V
V <sub>t</sub>	Transient input overvoltage ( $t = 40 \text{ ms}$ )	60	V
P <sub>tot</sub>	Power dissipation at T <sub>amb</sub> = 50°C	1	W
$T_{stg}$ , $T_{j}$	Storage and junction temperature	-40 to 150	°C




SCHEMATIC DIAGRAM



# **CONNECTION DIAGRAM**

(Top view)




# PIN FUNCTIONS

Ұ	NAME	FUNCTION
1	INPUT 1	Low quiescent current 50mA regulator input.
2	INPUT 2	100mA regulator input.
3	TIMING CAPACITOR	If Reg. 2 is switched-ON the delay capacitor is charged with a $10\mu A$ constant current. When Reg. 2 is switched-OFF the delay capacitor is discharged.
4	GND	Common ground.
5	V <sub>02</sub> DISABLE INPUT	A high level (> V <sub>DT</sub> ) disables output Reg. 2.
6	RESET OUTPUT	When pin 3 reaches 5V the reset output is switched low. Therefore $t_{RD}=C_t~(\frac{5V}{10\mu A});~t_{RD}~(ms)=C_t~(nF).$
7	OUTPUT 2	5V - 100mA regulator output. Enabled if V <sub>O</sub> 1 $>$ V <sub>RT</sub> . DISABLE INPUT $<$ V <sub>DT</sub> and V <sub>IN 2</sub> $>$ V <sub>IT</sub> . If Reg. 2 is switched OFF the C <sub>02</sub> capacitor is discharged.
8	OUTPUT 1	5V - 50mA regulator output with low leakage in switch-OFF condition.


# THERMAL DATA

R <sub>th i-pin</sub>	Thermal resistance junction-pin 4	max	70	° °C/W
R <sub>th j-amb</sub>	Thermal resistance junction-ambient	max	100	°C/W

## TEST CIRCUIT



P.C. board and components layout of the test circuit (1 : 1 scale)



# **ELECTRICAL CHARACTERISTICS** ( $V_{IN} = 14,4V, T_{amb} = 25^{\circ}C$ unless otherwise specified)

	Parameter	Test Condition	ons	Min.	Тур.	Max.	Unit
V,	DC operating input voltage					20	V
V <sub>01</sub>	Output voltage 1	R load 1KΩ		4.95	5.05	5.15	V
V <sub>02</sub> H	Output voltage 2 HIGH	R load 1KΩ		V <sub>01</sub> -0.1	5	V <sub>01</sub>	V
V <sub>02</sub> L	Output voltage 2 LOW	I <sub>02</sub> = -5mA			0.1		V
I <sub>01</sub>	Output current 1 max. (*)	∆V <sub>01</sub> = -100mV		50			mA
I <sub>L01</sub>	Leakage output 1 current	V <sub>IN</sub> = 0 V <sub>01</sub> ≤ 3V				1	μΑ
102	Output current 2 max. (*)	ΔV <sub>02</sub> = -100mV		100			mA
V <sub>i01</sub>	Output 1 dropout voltage (*)	I <sub>01</sub> = 10mA I <sub>01</sub> = 50mA			0.7 0.75	0.8 0.9	V
V <sub>IT</sub>	Input threshold voltage			V <sub>01</sub> +1.2	6.4	V <sub>01</sub> + 1.7	V
V <sub>ITH</sub>	Input threshold voltage hysteresis				250		mV
ΔV <sub>01</sub>	Line regulation 1	7V < V <sub>IN</sub> < 18V	I <sub>01</sub> = 5mA		5	50	mV
ΔV <sub>02</sub>	Line regulation 2		I <sub>02</sub> = 5mA		5	50	mV
ΔV <sub>01</sub>	Load regulation 1	V <sub>IN1</sub> = 8V 5mA < I	<sub>01</sub> < 50mA		5	20	mV
ΔV <sub>02</sub>	Load regulation 2	5mA < 1 <sub>0</sub>	<sub>02</sub> < 100mA		10	50	mV
1 <sub>Q</sub>	Quiescent current	$\begin{array}{c} 0 < V_{IN} < 13V \\ 7V < V_{IN} < 13V \\ 7V < V_{IN} < 13V \\ V_{0} < 13V \\ I_{01} = I_{02} \leqslant 5mA \end{array}$	<sub>2</sub> LOW <sub>2</sub> HIGH		4.5 2.7 1.6	6.5 4.5 3.5	mA mA mA
I <sub>Q1</sub>	Quiescent current 1	6.3V < V <sub>IN1</sub> < 13V V <sub>IN2</sub> = 0 I <sub>01</sub> < 5mA	I <sub>02</sub> = 0		0.6	0.9	mA

## ELECTRICAL CHARACTERISTICS (continued)

	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V <sub>RT</sub>	Reset threshold voltage		V <sub>02</sub> -0.4	4.7	V <sub>02</sub> -0.2	٧
V <sub>RTH</sub>	Reset threshold hysteresis		30	50	80	mV
V <sub>RH</sub>	Reset output voltage HIGH	I <sub>R</sub> = 500μA	V <sub>02</sub> -1	4.12	V <sub>02</sub>	V
V <sub>RL</sub>	Reset output voltage LOW	I <sub>R</sub> = -5mA		0.25	0.4	٧
t <sub>RD</sub>	Reset pulse delay	C <sub>t</sub> = 10nF	3	5	11	ms
<sup>t</sup> d	Timing capacitor discharge time	C <sub>t</sub> = 10nF			20	μs
V <sub>DT</sub>	V <sub>02</sub> disable threshold voltage			1.25	2.4	٧
1 <sub>D</sub>	V <sub>02</sub> disable input current	$V_D \le 0.4V$ $V_D \ge 2.4V$		-150 30		μΑ μΑ
$\frac{\Delta V_{01}}{\Delta T}$	Thermal drift	-20°C ≤ T <sub>amb</sub> ≤ 125°C		0.3 -0.8		mV/°C
ΔV <sub>02</sub> ΔT	Thermal drift	-20° C ≤ T <sub>amb</sub> ≤ 125° C		0.3 -0.8		mV/°C
SVR1	Supply voltage rejection	f = 100Hz V <sub>R</sub> = 0.5V I <sub>o</sub> = 50mA	50	84		dB
SVR2	Supply voltage rejection	I <sub>o</sub> = 100mA	50	80		dB
T <sub>JSD</sub>	Thermal shut down			150		°C

<sup>\*</sup> The dropout voltage is defined as the difference between the input and the output voltage when the output voltage is lowered of 25mV under constant output current conditions,

#### APPLICATION INFORMATION

In power supplies for  $\mu P$  systems it is necessary to provide power continuously to avoid loss of information in memories and in time of day clocks, or to save data when the primary supply is removed. The L4903 makes it very easy to supply such equipments; it provides two voltage regulators (both 5V high precision) with separate inputs plus a reset output for the data save function and Reg. 2 disable input.

## CIRCUIT OPERATION (see Fig. 1)

After switch on Reg. 1 saturates until  $V_{01}$  rises to the nominal value.

When the input 2 reaches  $V_{IT}$  and the output 1 is higher than  $V_{RT}$  the output 2 ( $V_{02}$  and  $V_{R}$ ) switches on and the reset output ( $V_{R}$ ) goes low after a programmable time  $T_{RD}$  (timing capacitor).  $V_{02}$  is switched at low level and  $V_{R}$  at high level when one of the following conditions occurs:

- a high level (>  $\mbox{V}_{\mbox{\scriptsize DT}}\mbox{)}$  is applied on pin 5;
- an input overvoltage;
- an overload on the output 1 ( $V_{01} < V_{RT}$ );
- a switch off (V<sub>IN</sub> < V<sub>IT</sub> V<sub>ITH</sub>);

and they start again as before when the condition is removed.

An overload on output 2 does not switch Reg. 2, and does not influence Reg. 1.

### The V<sub>01</sub> output features:

- 5V internal reference without voltage divider between the output and the error comparator
- very low drop series regulator element utilizing current mirrors

permit high output impedance and then very low leakage current even in power down conditions.

This output may therefore be used to supply circuits continuously, such as volatile RAMs, allowing the use of a back-up battery.

#### CIRCUIT OPERATION (continued)


The  $\rm V_{02}$  output can supply other non essential 5V circuits wich may be powered down when the system is inactive, or that must be powered down to prevent uncorrect operation for supply voltages below the minimum value.

The reset output can be used as a "POWER DOWN INTERRUPT", permitting RAM access

only in correct power conditions, or as a "BACK-UP ENABLE" to transfer data into in a NV SHADOW MEMORY when the supply is interrupted

The disable function can be used for remote on/off control of circuits connected to the  $V_{02}$  output.

Fig. 1



#### APPLICATION SUGGESTION


Fig. 2 illustrates how the L4903's disable input may be used in a CMOS  $\mu$ Computer application.

The  $V_{01}$  regulator (low consumption) supply permanently a CMOS time of day clock and a CMOS  $\mu$ computer chip with volatile memory.  $V_{02}$  output, supplying non-essential circuits, is

turned OFF under control of a  $\mu$ P unit.

Configurations of this type are used in products where the OFF switch is part of a keyboard scanned by a micro which operates continuously even in the QFF state.

Fig. 2



## APPLICATION SUGGESTIONS (continued)

Fig. 3 - Quiescent current (Reg. 1) vs. output current




Fig. 4 - Quiescent current (Reg. 1) vs. input voltage




Fig. 5 -- Total quiescent current vs. input voltage





Fig. 6 - Supply voltage rejection regulators 1 and 2 vs. input ripple frequence









# **DUAL 5V REGULATOR WITH RESET**

PRELIMINARY DATA

- OUTPUT CURRENTS:  $I_{01} = 50 \text{mA}$  $I_{02} = 100 \text{mA}$
- FIXED PRECISION OUTPUT VOLTAGE 5V ± 2%
- RESET FUNCTION CONTROLLED BY IN-PUT VOLTAGE AND OUTPUT 1 VOLTAGE
- RESET FUNCTION EXTERNALLY PRO-GRAMMABLE TIMING
- RESET OUTPUT LEVEL RELATED TO OUTPUT 2
- OUTPUT 2 INTERNALLY SWITCHED WITH ACTIVE DISCHARGING
- LOW LEAKAGE CURRENT, LESS THAN 1μA AT OUTPUT 1
- LOW QUIESCENT CURRENT (INPUT 1)
- INPUT OVERVOLTAGE PROTECTION UP TO 60V

- RESET OUTPUT NORMALLY HIGH
- OUTPUT TRANSISTORS SOA PROTEC-TION
- SHORT CIRCUIT AND THERMAL OVER-LOAD PROTECTION


The L4904A is a monolithic low drop dual 5V regulator designed mainly for supplying microprocessor systems.

Reset and data save functions during switch on/off can be realized.



# ABSOLUTE MAXIMUM RATINGS


$V_{IN}$	DC input voltage	24	V
	Transient input overvoltage (t = 40 ms)	60	V
l <sub>o</sub>	Output current	internally limited	
$P_{tot}$	Power dissipation at $T_{amb} = 50^{\circ}C$	1	W
Tj	Storage and junction temperature	-40 to 150	°C



June 1988 1/8


SCHEMATIC DIAGRAM

328



# **CONNECTION DIAGRAM**

(Top view)




## PIN FUNCTIONS

N°	NAME	FUNCTION
1	INPUT 1	Low quiescent current 50mA regulator input.
2	INPUT 2	100mA regulator input.
3	TIMING CAPACITOR	If Reg. 2 is switched-ON the delay capacitor is charged with a $10\mu A$ constant current. When Reg. 2 is switched-OFF the delay capacitor is discharged.
4	GND	Common ground.
6	RESET OUTPUT	When pin 3 reaches 5V the reset output is switched high. Therefore $t_{RD}=C_t$ ( $\frac{5V}{10\mu A}$ ); $t_{RD}$ (ms) = $C_t$ (nF).
7	OUTPUT 2	$^{\circ}$ 5V - 100mA regulator output. Enabled if V <sub>O</sub> 1 > V <sub>RT</sub> and V <sub>IN 2</sub> > V <sub>IT</sub> . If Reg. 2 is switched-OFF the C <sub>02</sub> capacitor is discharged.
8	OUTPUT 1	5V - 50mA regulator output with low leakage in switch- OFF condition.


## THERMAL DATA

R <sub>th J-amb</sub>	Thermal resistance junction-ambient	max	100	°C/W

## **TEST CIRCUIT**



P.C. board and components layout of the test circuit (1:1 scale)



# **ELECTRICAL CHARACTERISTICS** (V<sub>IN</sub> = 14,4V, T<sub>amb</sub>= 25°C unless otherwise specified)

	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V,	DC operating input voltage				20	V
V <sub>01</sub>	Output voltage 1	R load 1KΩ	4.95	5.05	5.15	V
V <sub>02</sub> H	Output voltage 2 HIGH	R load 1KΩ	V <sub>01</sub> -0.1	5	V <sub>01</sub>	٧
V <sub>02</sub> L	Output voltage 2 LOW	I <sub>02</sub> = -5mA		0.1		V
101	Output current 1	ΔV <sub>01</sub> = -100mV	50			mA
I <sub>L01</sub>	Leakage output 1 current	V <sub>IN</sub> = 0 V <sub>01</sub> ≤ 3V			1	μA
102	Output current 2	$\Delta V_{02} = -100 \text{mV}$	100			mA
V <sub>101</sub>	Output 1 dropout voltage (*)	I <sub>01</sub> = 10mA I <sub>01</sub> = 50mA		0.7 0.75	0.8 0.9	> >
V <sub>IT</sub>	Input threshold voltage		V <sub>01</sub> +1.2	6.4	V <sub>01</sub> +1.7	٧
V <sub>ITH</sub>	Input threshold voltage hyst.			250		mV
ΔV <sub>01</sub>	Line regulation	7V < V <sub>IN</sub> < 18V I <sub>01</sub> = 5mA		5	50	mV
ΔV <sub>02</sub>	Line regulation 2	I <sub>02</sub> = 5mA		5	50	1110
ΔV <sub>01</sub>	Load regulation 1	V <sub>IN</sub> = 8V 5mA < I <sub>01</sub> < 50mA		5	20	mV
ΔV <sub>02</sub>	Load regulation 2	5mA < I <sub>02</sub> < 100mA		10	50	mv
IQ	Quiescent current	$0 < V_{IN} < 13V$ $7V < V_{IN} < 13V$ $I_{02} = I_{01} \le 5mA$		4.5 1.6	6.5 3.5	mA mA
l <sub>Q1</sub>	Quiescent current 1	$6.3V < V_{IN1} < 13V$ $V_{IN2} = 0$ $I_{01} \le 5mA$ $I_{02} = 0$		0.6	0.9	mA

#### ELECTRICAL CHARACTERISTICS (continued)

	Parameter	Test Cond	ditions	Min.	Тур.	Max.	Unit
V <sub>RT</sub>	Reset threshold voltage			V <sub>02</sub> -0.15	4.9	V <sub>02</sub> -0.05	٧
V <sub>RTH</sub>	Reset threshold hysteresis			30	50	80	mV
V <sub>RH</sub>	Reset output voltage HIGH	I <sub>R</sub> = 500μA		V <sub>02</sub> -1	4.12	V <sub>02</sub>	V
V <sub>RL</sub>	Reset output voltage LOW	I <sub>R</sub> = -5mA			0.25	0.4	V
t <sub>RD</sub>	Reset pulse delay	C <sub>t</sub> = 10nF		3		11	ms
t <sub>d</sub>	Timing capacitor discharge time	C <sub>t</sub> = 10nF				20	μs
$\frac{\Delta V_{01}}{\Delta T}$	Thermal drift	-20°C ≤ T <sub>amb</sub> ≤	125°C		0.3 - 0.8		mV/°C
$\frac{\Delta V_{02}}{\Delta T}$	Thermal drift	-20°C ≤ T <sub>amb</sub> ≤	125°C		0.3 -0.8		mV/°C
SVR1	Supply voltage rejection	f = 100Hz	I <sub>o</sub> = 50mA	50	84		dB
SVR2	Supply voltage rejection	V <sub>R</sub> = 0.5V	I <sub>o</sub> = 100mA	50	80		dB
T <sub>JSD</sub>	Thermal shut down				150		°C

<sup>\*</sup> The dropout voltage is defined as the difference between the input and the output voltage when the output voltage is lowered of 25mV under constant output current condition.

#### APPLICATION INFORMATION

In power supplies for  $\mu P$  systems it is necessary to provide power continuously to avoid loss of information in memories and in time of day clocks, or to save data when the primary supply is removed. The L4904A makes it very easy to supply such equipments; it provides two voltage regulators (booth 5V high precision) with separate inputs plus a reset output for the data save function.

#### CIRCUIT OPERATION (see Fig. 1)

After switch on Reg. 1 saturates until  $V_{01}$  rises to the nominal value.

When the input 2 reaches  $V_{1T}$  and the output 1 is higher than  $V_{RT}$  the output 2 ( $V_{02}$ ) switches on and the reset output ( $V_R$ ) also goes high after a programmable time  $T_{RD}$  (timing capacitor).

 $\mbox{V}_{02}$  and  $\mbox{V}_{R}$  are switched together at low level when one of the following conditions occurs:

an input overvoltage

- an overload on the output 1 ( $V_{01} < V_{RT}$ ); - a switch off ( $V_{IN} < V_{IT} - V_{ITH}$ );

and they start again as before when the condition is removed.

An overload on output 2 does not switch Reg. 2, and does not influence Reg. 1.

#### The V<sub>01</sub> output features:

- 5V internal reference without voltage divider between the output and the error comparator;
- very low drop series regulator element utilizing current mirrors;

permit high output impedance and then very low leakage current even in power down conditions.

This output may therefore be used to supply circuits continuously, such as volatile RAMs, allowing the use of a back-up battery. The V<sub>01</sub> regulator also features low consumption (0.6mA

## CIRCUIT OPERATION (continued)


typ.) to minimize battery drain in applications where the  $V_1$  regulator is permanently connected to a battery supply.

The  $V_{02}$  output can supply other non essential 5V circuits which may be powered down when the system is inactive, or that must be powered down to prevent uncorrect operation for supply

voltages below the minimum value.

The reset output can be used as a "POWER DOWN INTERRUPT", permitting RAM access only in correct power conditions, or as a "BACK-UP ENABLE" to transfer data into in a NV SHADOW MEMORY when the supply is interrupted.

Fig. 1



#### APPLICATION SUGGESTIONS

Fig. 2 shows an application circuit for a  $\mu P$  system.

Reg. 1 is permanently connected to a battery and supplies a CMOS time-of-day clock and a CMOS microcomputer chip with volatile memory.

Reg. 2 may be switched OFF when the system is inactive.

Fig. 3 shows the L4904A with a back up battery

on the  $\rm V_{01}$  output to maintain a CMOS time-of-day clock and a stand by type C-MOS  $\mu P$ . The reset output makes sure that the RAM is forced into the low consumption stand by state, so the access to memory is inhibit and the back up battery voltage cannot drop so low that memory contents are corrupted.

In this case the main on-off switch disconnects both regulators from the supply battery.



## APPLICATION SUGGESTIONS (continued)

Application Circuits of a Microprocessor system (Fig. 2) or with data save battery (Fig. 3). The reset output provide delayed rising front at the turn-off of the regulator 2.

Fig. 2





Fig. 3



## **APPLICATION SUGGESTIONS** (continued)

Fig. 4 - Quiescent current (Reg. 1) vs. output current




Fig. 5 - Quiescent current (Reg. 1) vs. input voltage




Fig. 6 - Total quiescent current vs. input voltage





Fig. 7 - Supply voltage rejection regulators 1 and 2 vs. input ripple frequence





# DUAL 5V REGULATOR WITH RESET


ADVANCE DATA

- DOUBLE BATTERY OPERATING
- OUTPUT CURRENTS: I<sub>01</sub> = 200mA
   I<sub>02</sub> = 300mA
- FIXED PRECISION OUTPUT VOLTAGE 5V ± 1%
- RESET FUNCTION CONTROLLED BY IN-PUT VOLTAGE AND OUTPUT 1 VOLTAGE
- RESET FUNCTION EXTERNALLY PRO-GRAMMABLE TIMING
- RESET OUTPUT LEVEL RELATED TO OUTPUT 2
- OUTPUT 2 INTERNALLY SWITCHED WITH ACTIVE DISCHARGING
- LOW LEAKAGE CURRENT, LESS THAN 1μA AT OUTPUT 1
- LOW QUIESCIENT CURRENT (INPUT 1)
- INPUT OVERVOLTAGE PROTECTION UP TO 60V

- RESET OUTPUT HIGH
- OUTPUT TRANSISTORS SOA PROTEC-TION
- SHORT CIRCUIT AND THERMAL OVER-LOAD PROTECTION

The L4905 is a monolithic low drop dual 5V regulator designed mainly for supplying microprocessor systems.


Reset and data save functions during switch on/ off can be realized.




## ABSOLUTE MAXIMUM RATINGS

V <sub>IN</sub>	DC input voltage Transient input overvoltage (t = 40 ms)	28 60	V
I <sub>o</sub> Ti	Output current Storage and junction temperature	internally limited -40 to 150	°C

#### **BLOCK DIAGRAM**




336



# **CONNECTION DIAGRAM**

(Top view)




# PIN FUNCTIONS

N°	NAME	FUNCTION	
1	INPUT 1	Low quiescent current 200mA regulator input.	
2	INPUT 2	300mA regulator input.	
3	TIMING CAPACITOR	If Reg. 2 is switched-ON the delay capacitor is charged with a $10\mu A$ constant current. When Reg. 2 is switched-OFF the delay capacitor is discharged.	
4	GND	Common ground.	
5	RESET OUTPUT	When pin 3 reaches 5V the reset output is switched high. Therefore $t_{RD}=C_t$ ( $\frac{5V}{10\mu A}$ ); $t_{RD}$ (ms) = $C_t$ (nF)	
6	OUTPUT 2	5V – 300mA regulator output. Enabled if $V_{\rm O}$ 1 > $V_{\rm RT}$ and $V_{\rm IN2}$ > $V_{\rm IT}$ . If Reg. 2 is switched-OFF the $C_{\rm O2}$ capacitor is discharged.	
7	OUTPUT 1	5V - 200mA regulator output with low leakage (in switch-OFF condition).	

# THERMAL DATA

R <sub>th j-case</sub>	Thermal resistance junction-case	max	4	°C/W
	SGS-THOMSON — MICROELECTRONICS			3/8

## **TEST CIRCUIT**



**ELECTRICAL CHARACTERISTICS** ( $V_{\text{IN1}} = V_{\text{IN2}} = 14,4V$ ,  $T_{\text{amb}} = 25^{\circ}$  unless otherwise specified)

	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
Vi	DC operating input voltage				24	<b>V</b>
V <sub>01</sub>	Output voltage 1	R load 1KΩ	5.0	5.05	5.1	>
V <sub>02H</sub>	Output voltage 2 HIGH	R load 1KΩ	V <sub>01</sub> -0.1	5	V <sub>01</sub>	<b>&gt;</b>
V <sub>02</sub> L	Output voltage 2 LOW	I <sub>02</sub> = -5mA		0.1		٧
101	Output current 1	_ΔV <sub>01</sub> = -100mV	200			mΑ
I <sub>L01</sub>	Leakage output 1 current	$V_{1N} = 0$ $V_{01} \le 3V$			1	μΑ
102	Output current 2	$\Delta V_{02} = -100 \text{mV}$	300			mΑ
V <sub>i01</sub>	Output 1 dropout voltage (*)	I <sub>01</sub> = 10mA I <sub>01</sub> = 100mA I <sub>01</sub> = 200mA		0.7 0.8 1.05	0.8 1 1.3	<<
V <sub>IT</sub>	Input threshold voltage		V <sub>01</sub> +1.2	6.4	V <sub>01</sub> +1.7	٧
V <sub>ITH</sub>	Input threshold voltage hyst.			250		mV
ΔV <sub>01</sub>	Line regulation 1	7V < V <sub>IN</sub> < 24V I <sub>01</sub> = 5mA		5	50	m∨
ΔV <sub>02</sub>	Line regulation 2	I <sub>02</sub> = 5mA		5	50	mV
Δ٧ <sub>01</sub>	Load regulation 1	5mA < I <sub>01</sub> < 200mA		40	80	mŲ
ΔV <sub>02</sub>	Load regulation 2	5mA < I <sub>02</sub> < 300mA		50	100	mV
IQ	Quiescent current	$0 < V_{IN} < 13V$ $7V < V_{IN} < 13V$ $I_{02} = I_{01} \le 5mA$		4.5 1.6	6.5 3.5	mA mA
l <sub>Q1</sub>	Quiescent current 1	$ \begin{array}{lll} 6.3V &< V_{1N1} &< 13V \\ V_{1N2} &= 0 \\ I_{01} \leqslant 5 \text{mA} & I_{02} &= 0 \end{array} $		0.6	0.9	mA

SGS-THOMSON MICROFLECTEROMICS

#### ELECTRICAL CHARACTERISTICS (continued)

	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V <sub>RT</sub>	Reset threshold voltage		V <sub>02</sub> -0.15	4.9	V <sub>02</sub> -0.05	V
V <sub>RTH</sub>	Reset threshold hysteresis		30	50	80	mV
V <sub>RH</sub>	Reset output voltage HIGH	I <sub>R</sub> = 500μA	V <sub>02</sub> -1	4.12	V <sub>02</sub>	٧
V <sub>RL</sub>	Reset output voltage LOW	I <sub>R</sub> = -5mA		0.25	0.4	V
t <sub>RD</sub>	Reset pulse delay	C <sub>t</sub> = 10nF	3	5	11	ms
t <sub>d</sub>	Timing capacitor discharge time	C <sub>t</sub> = 10nF			20	μs
ΔV <sub>01</sub> ΔT	Thermal drift	-20°C ≤ T <sub>amb</sub> ≤ 125°C		0.3 - 0.8		mV/°C
$\frac{\Delta V_{02}}{\Delta T}$	Thermal drift	-20°C ≤ T <sub>amb</sub> ≤ 125°C		0.3 - 0.8		mV/°C
SVR1	Supply voltage rejection	f = 100Hz V <sub>R</sub> = 0.5V I <sub>0</sub> = 100mA	54 50	84		dB
SVR2	Supply voltage rejection		50	80		dB
$T_{JSD}$	Thermal shut down			150		°C

<sup>\*</sup> The dropout voltage is defined as the difference between the input and the output voltage when the output voltage is lowered of 25mV under constant output current condition.

#### APPLICATION INFORMATION

In power supplies for  $\mu P$  systems it is necessary to provide power continuously to avoid loss of information in memories and in time of day clocks, or to save data when the primary supply is removed. The L4905 makes it very easy to supply such equipments; it provides two voltage regulators (both 5V high precision) with separate inputs plus a reset output for the data save function.

#### CIRCUIT OPERATION (see Fig. 1)

After switch on Reg. 1 saturates until  $V_{01}$  rises to the nominal value.

When the input 2 reaches  $V_{1T}$  and the output 1 is higher than  $V_{RT}$  the output 2 ( $V_{02}$ ) switches on and the reset output ( $V_R$ ) also goes high after a programmable time  $T_{RD}$  (timing capacitor).

 $V_{02}$  and  $V_{\rm R}$  are switched together at low level when one of the following conditions occurs:

an input overvoltage

- an overload on the output 1 ( $V_{01} < V_{RT}$ ); - a switch off ( $V_{IN} < V_{IT} - V_{ITH}$ );
- and they start again as before when the condition is removed.

An overload on output 2 does not switch Reg. 2, and does not influence Reg. 1.

### The V<sub>01</sub> output features:

- 5V internal reference without voltage divider between the output and the error comparator;
- very low drop series regulator element utilizing current mirrors;
- permit high output impedance and then very low leakage current error even in power down condition.

This output may therefore be used to supply circuits continuously, such as volatile RAMs, allowing the use of a back-up battery. The  $V_{01}$ 

#### CIRCUIT OPERATION (continued)


regulator also features low consumption (0.6mA typ.) to minimize battery drain in applications where the  $V_1$  regulator is permanently connected to a battery supply.

The  $V_{02}$  output can supply other non essential 5V circuits wich may be powered down when the system is inactive, or that must be powered

down to prevent uncorrect operation for supply voltages below the minimum value.

The reset output can be used as a "POWER DOWN INTERRUPT", permitting RAM access only in correct power conditions, or as a "BACK-UP ENABLE" to transfer data into in a NV SHADOW MEMORY when the supply is interrupted.

Fig. 1



#### APPLICATION SUGGESTIONS

Fig. 2 shows an application circuit for a  $\mu$ P system typically used in trip computers or in car radios with programmable tuning.

Reg. 1 is permanently connected to a battery and supplies a CMOS time-of-day clock and a CMOS microcomputer chip with volatile memory. Reg. 2 may be switched OFF when the system is inactive.

Fig. 4 shows the L4905 with a back up battery on the  $V_{01}$  output to maintain a CMOS time-of-day clock and a stand by type N-MOS  $\mu$ P. The reset output makes sure that the RAM is forced into the low consumption stand by state, so the access to memory is inhibit and the back up battery voltage cannot drop so low that memory contents are corrupted.

In this case the main on-off switch disconnects both regulators from the supply battery.

## APPLICATION SUGGESTION (continued)

Fig. 2





Fig. 3 - P.C. board component layout of fig. 2 (1: 1 scale)



## APPLICATION SUGGESTION (continued)

Fig. 4




Fig. 5 - Quiescent current (Reg. 1) vs. output current




Fig. 6 - Quiescent current (Reg. 1) vs. input voltage





Fig. 7 - Total quiescent current vs. input voltage





# **VOLTAGE REGULATOR PLUS FILTER**

#### PRELIMINARY DATA


- FIXED OUTPUT VOLTAGE 8.5 V
- 250 mA OUTPUT CURRENT
- HIGH RIPPLE REJECTION
- HIGH LOAD REGULATION
- HIGH LINE REGULATION
- SHORT CIRCUIT PROTECTION
- THERMAL SHUT DOWN WITH HYSTERESIS
- **DUMP PROTECTION**

#### DESCRIPTION


This circuit combines both a filter and a voltage regulator in order to provide a high ripple rejection over a wider input voltage range.

A supervisor low-pass loop of the element prevents the output transistor from saturation at low input voltages.

The non linear behaviour of this control circuitry allows a fast settling of the filter.




### **BLOCK DIAGRAM**



October 1988 1/6

## PIN CONNECTION (top view)



## **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Value	Unit
V,	Peak Input Voltage (300 ms)	40	V
V <sub>i</sub>	DC Input Voltage	28	٧
lo	Output Current	Internally Limited	
P <sub>tot</sub>	Power Dissipation	Internally Limited	
T <sub>sta</sub> , T <sub>1</sub>	Storage and Junction Temperature	- 40 to 150	°C

## THERMAL DATA

R <sub>th I-amb</sub>	Thermal Resistance Junction-ambient	Max	80	°C/W
R <sub>th J-pins</sub>	Thermal Resistance Junction-pins	Max	20	°C/W

**ELECTRICAL CHARACTERISTICS** ( $T_{amb} = 25 \, ^{\circ}\text{C}$ ;  $V_i = 13.5 \, \text{V}$ , test circuit of fig. 1, unless otherwise specified)

Symbol	Parameter	Test Co	onditions	Min.	Тур.	Max.	Unit
V <sub>i</sub>	Input Voltage					20	V
Vo	Output Voltage	$V_1 = 12 \text{ to } 18 \text{ V}$ $I_0 = 5 \text{ to } 150 \text{ mA}$		8.1	8.5	8.9	V
ΔV <sub>I/O</sub>	Controlled Input-output Dropout Voltage	V <sub>1</sub> = 5 to 10 V I <sub>0</sub> = 5 to 150 mA			1.6	2.1	V
ΔV <sub>o</sub>	Line Regulation	$V_1 = 12 \text{ to } 18 \text{ V}$ $I_0 = 10 \text{ mA}$			1	20	mV
ΔV <sub>o</sub>	Load Regulation	$I_0$ = 5 to 250 mA $t_{on}$ = 30 $\mu$ s $t_{off}$ = $\geq$ 1 ms			50	100	mV
ΔVο	Load Regulation (filter mode)	$V_1 = 8.5 \text{ V}$ $I_0 = 5 \text{ to } 150 \text{ mA}$ $t_{on} = 30  \mu\text{s}$ $t_{off} = \geq 1 \text{ ms}$			150	250	mV
l <sub>q</sub>	Quiescent Current	$I_0 = 5 \text{ mA}$			1	2	mA
Δlq	Quiescent Current Change	$V_1 = 6 \text{ to } 18 \text{ V}$ $I_0 = 5 \text{ to } 150 \text{ mA}$			0.05		mA
$\frac{\Delta V_o}{\Delta T}$	Output Voltage Drift	I <sub>o</sub> = 10 mA			1.2		mV/°C
SVR	Supply Voltage Rejection	V <sub>iac</sub> = 1 V <sub>rms</sub> f = 100 Hz I <sub>o</sub> = 150 mA	V <sub>IDC</sub> = 12 to 18 V V <sub>IDC</sub> = 6 to 11 V		70 35(*)		dB dB
Isc	Short Circuit Current		VIDC = 0 t0 11 V	250	300		mA
Ton	Switch On Time	I <sub>o</sub> = 150 mA	V <sub>1</sub> = 5 to 11 V V <sub>1</sub> = 11 to 18 V		500(*) 300		ms ms
Тյ	Thermal Shutdown Junction Temperature				145		°C

<sup>(\*)</sup> Depending of the  $C_{\text{FT}}$  capacitor.

Figure 1: Test and Application Circuit.





Figure 2: P.C. Board and Component Layout of Fig. 1 (1:1 scale).



#### PRINCIPLE OF OPERATION

During normal operation (input voltage upper than  $V_{I\,MIN} = V_{OUT\,\,NOM} + \Delta V_{I/O}$ ). The device works as a normal voltage regulator built around the OP1 of the block diagram.

The series pass element use a PNP-NPN connection to reduce the dropout. The reference voltage of the OP1 is derived from a REF through the OP2 and Q3, acting as an active zener diode of value  $V_{\text{REF}}$ .

In this condition the device works in the range (1) of the characteristic of the non linear drop control unit (see fig.3).

The output voltage is fixed to its nominal value:

Vout nom = VREF 
$$(1 + \frac{R1}{R2})$$
 = 
$$V_{CFT} (1 + \frac{R1}{R2})$$

$$\frac{R1}{R2}$$
 = INTERNALLY FIXED RATIO = 2.4

The ripple rejection is quite high (70 dB) and independent from CFT value.

On the usual voltage regulators, when the input voltage goes below the nominal value, the regulation transistors (series element) saturate bringing the system out of regulation making it very sensible to every variation of the input voltage. On the contrary, a control loop on the L4916 consents to avoid the saturation of the series element by regulating the value of the reference voltage (pin 2). In fact, whenever the input voltage decreases below V<sub>I</sub> MIN the supervisor loop, utilizing a non linear OTA, forces the reference voltage at pin 2 to decrease by discharging CFT. So, during the static mode, when the

input voltage goes below  $V_{MIN}$  the drop out is kept fixed to about 1.6V. In this condition the device works as a low pass filter in the range (2) of the OTA characteristic. The ripple rejection is externally adjustable acting on  $C_{FT}$  as follows:

$$SVR (jw) = \left| \frac{V_I (jw)}{V_{out} (jw)} \right| = 1 + \frac{10^{-6}}{\frac{gm}{iwCrr}} (1 + \frac{R1}{R0})$$

Where:

gm =  $2 \cdot 10^{-5} \Omega^{-1}$  = OTA'S typical transconductance value on linear region

$$\frac{R1}{R2}$$
 = fixed ratio

CFT = value of capacitor in F

The reaction time of the supervisor loop is given by the transconductance of the OTA and by CFT. When the value of the ripple voltage is so high and its negative peak is fast enough to determine an istantaneous decrease of the dropout till 1.2 V, the OTA works in a higher transconductance condition [range (3) of the characteristic] and discharge the capacitor rapidously.

If the ripple frequency is high enough the capacitor won't charge itself completely, and the output voltage reaches a small value allowing a better ripple rejection; the device's again working as a filter (fast transient range).

With  $C_{FT}$  = 10  $\mu F$ ; f = 100 Hz a SVR of 35 is obtained.

Figure 3: Nonliner Transfer Characteristic of the Drop Control Unit.




Figure 4 : Supply Voltage Rejection vs. Input Voltage.





Figure 6: Vo vs. Supply Voltage.



**Figure 5**: Supply voltage Rejection vs. Frequency.




Figure 7: Quiescent Current vs. Input Voltage.




Figure 8 : Dropout vs. Load Current.





Figure 9: Inhibit Function Realized on CFT Pin.





# **VOLTAGE REGULATORS PLUS FILTER**

#### PRELIMINARY DATA


- FIXED OUTPUT VOLTAGE 8.5V
- 250mA OUTPUT CURRENT
- HIGH RIPPLE REJECTION
- HIGH LOAD REGULATION
- HIGH LINE REGULATION
- SHORT CIRCUIT PROTECTION
- THERMAL SHUT DOWN WITH HYSTERESIS
- DUMP PROTECTION

#### DESCRIPTION


The L4918 combines both a filter and a voltage regulator in order to provide a high ripple rejection over a wider input voltage range.

A supervisor low-pass loop of the element prevents the output transistor from saturation at low input vol tages.

The non linear behaviour of this control circuitry allows a fast setting of the filter.



#### **BLOCK DIAGRAM**



October 1988 1/4

## PIN CONNECTION (top view)





Figure 1: Application and Test Circuit.



#### **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Value	Unit
Vs	Peak Input Voltage (300ms)	40	٧
Vs	DC Voltage	28	٧
Io	Output Current	Internally Limited	
P <sub>tot</sub>	Power Dissipation	Internally Limited	
T <sub>stg</sub> , T <sub>J</sub>	Storage and Junction Temperature	- 40 to 150	°C

## THERMAL DATA

Rth J-case	Thermal Resistance Junction-case	Max	4	°C/W

**ELECTRICAL CHARACTERISTICS** (T<sub>amb</sub> = 25 °C; V<sub>i</sub> = 13.5 V unless otherwise specified)

Symbol	Parameter	Test Co	onditions	Min.	Тур.	Max.	Unit
Vı	Input Voltage					20	V
Vo	Output Voltage	V <sub>1</sub> = 12 to 18 V I <sub>O</sub> = 5 to 150 mA		8.1	8.5	8.9	V
ΔV <sub>I/O</sub>	Controlled Input-output Dropout Voltage	$V_1 = 5 \text{ to } 10 \text{ V}$ $I_0 = 5 \text{ to } 150 \text{ mA}$			1.6	2.1	V
ΔV <sub>O</sub>	Line Regulation	V <sub>1</sub> = 12 to 18 V I <sub>O</sub> = 10 mA			1	20	mV
ΔVο	Load Regulation	$I_O = 5$ to 250 mA $t_{on} = 30 \mu s$ $t_{off} = \ge 1 \text{ ms}$				100	mV
ΔVο	Load Regulation	$V_{\text{I}} = 8.5 \text{ V}$ $I_{\text{O}} = 5 \text{ to } 150 \text{ mA}$ $t_{\text{on}} = 30  \mu\text{s}$ $t_{\text{off}} = \geq 1 \text{ ms}$			100	250	mV
Iq	Quiescent Current	$I_O = 5 \text{ mA}$			1.0	2	mA
Δlq	Quiescent Current Change	$V_1 = 6 \text{ to } 18 \text{ V}$ $I_0 = 5 \text{ to } 150 \text{ mA}$			0.05		mA
$\frac{\Delta V_{O}}{\Delta T}$	Output Voltage Drift	I <sub>O</sub> = 10 mA			1.2		mV/°C
SVR	Supply Voltage Rejection	$V_{1ac} = 1 V_{rms}$ f = 100 Hz $I_{O} = 150 mA$					
		10 = 100 1111	$V_{IDC} = 12 \text{ to } 18 \text{ V}$ $V_{IDC} = 6 \text{ to } 11 \text{ V}$		71 35(*)		dB dB
Isc	Short Circuit Current			250	300		mA
ton	Switch On Time	I <sub>O</sub> = 150 mA					
			$V_1 = 5 \text{ to } 11 \text{ V}$ $V_1 = 11 \text{ to } 18 \text{ V}$		500(*) 300		ms ms
T <sub>JSD</sub>	Thermal Shut Down				150		°C

<sup>(\*)</sup> Depending of the CFT capacitor

#### PRINCIPLE OF OPERATION

During normal operation (input voltage upper than  $V_{I\,MIN} = V_{OUT\,NOM} + \Delta V_{I\!/O}$ ). The device works as a normal voltage regulator built around the OP1 of the block diagram.

The series pass element use a PNP-NPN connection to reduce the dropout. The reference voltage of the OP1 is derived from a REF through the OP2 and Q3, acting as an active zener diode of value  $V_{\rm REF}$ . In this condition the device works in the range (1) of the characteristic of the non linear drop control unit (see fig.2).

The output voltage is fixed to its nominal value:

Vout nom = Vref (1 + 
$$\frac{R1}{R2}$$
) = Vcft (1 +  $\frac{R1}{R2}$ )  
 $\frac{R1}{R2}$  = INTERNALLY FIXED RATIO = 2.4

The ripple rejection is quite high (71 dB) and independent from C<sub>FT</sub> value.

On the usual voltage regulators, when the input voltage goes below the nominal value, the regulation transistors (series element) saturate bringing the system out of regulation making it very sensible to every variation of the input voltage. Onthe contrary, a control loop on the L4918 consents to avoid the saturation of the series element by regulating the value of the reference voltage (pin 2). In fact, whenever the input voltage decreases below V<sub>I MIN</sub> the supervisor loop, utilizing a non linear OTA, forces the reference voltage at pin 2 to decrease by discharging C<sub>FT</sub>. So, during the static mode, when the input voltage goes below V<sub>MIN</sub> the drop out is kept fixed to about 1.6 V. In this condition the device works as a low pass filter in the range (2) of the OTA

characteristic. The ripple rejection is externally adjustable acting on CFT as follows:

$$SVR (jw) = \begin{vmatrix} V_1 (jw) \\ V_{out} (jw) \end{vmatrix} \stackrel{\stackrel{\leftarrow}{\leftarrow}}{=} 10^{-6}$$

$$1 + \begin{vmatrix} gm \\ jwC_{FT} \end{vmatrix} (1 + \frac{R1}{R_2})$$

Where:

gm =  $2 \cdot 10^{-5} \Omega^{-1}$  = OTA'S typical transconductance value on linear region

R1 = fixed ratio

Figure 2: Nonliner Transfer Characteristic of the Drop Control Unit.





Figure 4: Supply voltage Rejection vs. Input Voltage.



 $C_{FT}$  = value of capacitor in  $\mu F$ 

The reaction time of the supervisor loop is given by the transconductance of the OTA and by  $C_{\text{FT}}$ . When the value of the ripple voltage is so high and its negative peak is fast/enough to determine an istantaneous decrease of the dropout till 1.2V, the OTA works in a higher transconductance condition [range (3) of the characteristic] and discharge the capacitor rapidously.

If the ripple frequency is high enough the capacitor won't charge itself completely, and the output voltage reaches a small value allowing a better ripple rejection; the device's again working as a filter (fast transient range).

With  $C_{FT}$  = 10  $\mu F$  ; f = 100 Hz a SVR of 35 is obtained.

Figure 3: Supply Voltage Rejection vs. Frequen-





Figure 5: Output Voltage vs. Input Voltage.





## VERY LOW DROP ADJUSTABLE REGULATORS

ADVANCE DATA

- VERY LOW DROP VOLTAGE
- ADJUSTABLE OUTPUT VOLTAGE FROM 1.25V TO 20V
- 400mA OUTPUT CURRENT
- LOW QUIESCENT CURRENT
- REVERSE VOLTAGE PROTECTION
- + 60/ 60V TRANSIENT PEAK VOLTAGE PROTECTION
- SHORT CIRCUIT PROTECTION WITH FOLD-BACK CHARACTERISTICS
- THERMAL SHUT-DOWN


#### DESCRIPTION

The L4920 and L4921 are adjustable voltage regulators with a very low voltage drop (0.4V typ. at 0.4A  $T_J = 25^{\circ}$ C), low quiescent current and comprehensive on-chip protection.

These devices are protected against load dump and field decay transients, polarity reversal and over heating.

A foldback current limiter protects against load short circuits.


The output voltage is adjustable through an external divider from 1.25V to 20V. The minimum operating input voltage is 5.2V (T<sub>J</sub> = 25°C).



These regulators are designed for automotive, industrial and consumer applications where low consumption is particularly important.

In battery backup and standby applications the low consumption of these devices extends battery life.

## **BLOCK DIAGRAM**




February 1989 1/4


#### **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Value	Unit
V,	DC Input Voltage	35	
	DC Reverse Input Voltage	- 18	V
	Transient Input Overvoltages :	60	V
	Load Dump:		V
	$5\text{ms} \le t_{\text{rise}} \le 10\text{ms}$		
	τ <sub>f</sub> Fall Time Constant = 100ms		
	$R_{SOURCE} \ge 0.5\Omega$		
	Field Decay :	<b>– 60</b>	V
	$5\text{ms} \le t_{\text{fall}} \le 10\text{ms}, R_{\text{SOURCE}} \ge 10\Omega$		
	$\tau_r$ Rise Time Constant = 33ms		
T <sub>J</sub> , T <sub>STG</sub>	Junction and Storage Temperature Range	- 55 to 150	°C

## PIN CONNECTIONS (top view)



### **TEST AND APPLICATION CIRCUIT**



#### THERMAL DATA

			Minidip (4 + 4)	Pentawatt	Unit
R <sub>th I-amb</sub>	Thermal Resistance Junction-ambient	Max	80	60	°C/W
R <sub>th j-pins</sub>	Thermal Resistance Junction-pins	Max	15		°C/W
R <sub>th J-case</sub>	Thermal Resistance Junction-case	Max		3.5	°C/W



# **ELECTRICAL CHARACTERISTICS** (for $V_1$ = 14.4V, $T_j$ = 25°C, $V_o$ = 5V, $C_o$ = 100 $\mu$ F, unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
Vı	Operating Input Voltage	$V_o \ge 4.5V$ $I_o = 400mA$	V <sub>o</sub> + 0.7		26	V
		$V_{REF} \le V_o < 4.5V$ $I_o = 400mA$	5.2	_	26	V
V <sub>REF</sub>	Reference Voltage	$5.2V < V_1 < 26V$ $5mA \le I_0 \le 400mA (*)$	1.20	1.25	1.30	V
ΔV <sub>o</sub>	Line Regulation	$V_o + 1V < V_1 < 26V$ $V_o \ge 4.5V$ $I_o = 5mA$		1	10	mV/V
ΔVo	Load Regulation	$5mA \le I_o \le 400mA (*)$ $V_o \ge 4.5V$		3	15	mV/V
V <sub>D</sub>	Dropout Voltage	I <sub>o</sub> = 10mA I <sub>o</sub> = 150mA I <sub>o</sub> = 400mA		0.05 0.2 0.4	0.4 0.7	> > >
Ι <sub>α</sub>	Quiescent Current	$\begin{split} I_{o} &= 0 \text{mA} \\ V_{o} &+ 1 V < V_{i} < 26 V \\ I_{o} &= 400 \text{mA} \text{ (*)} \\ V_{o} &+ 1 V < V_{i} < 26 V \end{split}$		0.8 65	2 90	mA mA
lo	Maximal Output Current			800		mA
losc	Short Circuit Output Current (*)			350	500	mA

<sup>(\*)</sup> Foldback protection

# **ELECTRICAL CHARACTERISTICS** (for $V_I=14.4V$ ; $-40 \le T_J \le 125^{\circ}C$ (note 1), $V_o=5V$ ; $C_o=100 \mu F,~unless otherwise specified)$

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
Vı	Operating Input Voltage	$V_o \ge 4.5V$ $I_o = 400mA$	V <sub>o</sub> + 0.9		26	V
		$V_{REF} \le V_0 < 4.5V$ $I_0 = 400mA$	5.4		26	٧
$V_{REF}$	Reference Voltage	5.4V < V <sub>1</sub> < 26V ·	1.17	1.25	1.33	V
ΔV <sub>o</sub>	Line Regulation	$V_o + 1.2V < V_i < 26V$ $V_o \ge 4.5V$ $I_o = 5mA$		2	15	mV/V
ΔV <sub>o</sub>	Load Regulation	$5mA \le I_o \le 400mA (*) V_o \ge 4.5V$		5	25	mV/V
V <sub>D</sub>	Dropout Voltage	I <sub>o</sub> = 150mA I <sub>o</sub> = 400mA		0.25 0.5	0.5 0.9	V V V
lα	Quiescent Current	I <sub>o</sub> = 0mA V <sub>o</sub> + 1.2V < V <sub>i</sub> < 26V		1.2	3	mA
_		I <sub>o</sub> = 400mA (*) V <sub>o</sub> + 1.2V < V <sub>i</sub> < 26V		80	140	mA
I <sub>o</sub>	Maximal Output Current			870		mA
losc	Short Circuit Output Current (*)			230		mA

<sup>(\*)</sup> Foldback protection

Note: 1. Design limits are guaranteed (but not 100% production tested) over the indicated temperature and supply voltage ranges.

These limits are not used to calculate outgoing quality levels.



Figure 1: Output Voltage vs. Temperature.






Figure 3 : Quiescent Current vs. Output Current  $(V_0 = 5V)$ .



APPLICATION INFORMATION

- 1) The L4920 and L4921 have  $V_{REF} \cong 1.25V$ . Then the output voltage can be set down to  $V_{REF}$  but  $V_i$  must be greater than 5.2V ( $T_I = 25^{\circ}C$ ).
- As the regulator reference voltage source works in closed loop, the reference voltage may change in foldback condition.
- 3) For applications with high V<sub>I</sub>, the total power dissipation of the device with respect to the ther-

Figure 2: Foldback Current Limiting.



mal resistance of the package may be limiting . The total power dissipation is :

$$P_{tot} = V_i I_0 + (V_i - V_o) I_0$$

A typical curve giving the quiescent current  $I_q$  as a function of the output current  $I_0$  is shown in fig. 3.




# 5V-1A VERY LOW DROP REGULATOR WITH RESET

#### ADVANCE DATA

- VERY LOW DROP (max. 0.9V at 1A) OVER FULL OPERATING TEMPERATURE RANGE (- 40 ≤TJ≤125°C)
- LOW QUIESCENT CURRENT (max 70mA at 1A) OVER FULL T RANGE
- PRECISE OUTPUT VOLTAGE (5V±4%) OVER FULL T RANGE
- POWER ON-OFF INFORMATION WITH SET-TABLE DELAY
- LOAD DUMP AND REVERSE BATTERY PRO-TECTION
- SHORT CIRCUIT PROTECTION
- THERMAL SHUTDOWN


#### DESCRIPTION

The L4922 is a high current monolithic voltage regulator with very low voltage drop (0.70V max at 1A,  $T_J = 25^{\circ}C$ ).



The device is internally protected against load dumps transient of + 60V, reverse polarity, overheating and output short circuit: thanks to these features the L4922 is very suited for the automotive and industrial applications.

## **BLOCK DIAGRAM**



1/4


#### ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V <sub>1</sub>	DC Input Voltage	35	
,	DC Reverse Voltage	- 18	V
	Transient Input Overvoltage:		V
	Load Dump:	60	
	$5ms \le t_{rise} \le 10ms$ ,		
	$\tau_f$ Fall Time Constant = 100ms,		
	$R_{\text{source}} \ge 0.5\Omega$		
T <sub>J</sub> , T <sub>stq</sub>	Junction and Storage Temperature Range	- 55 to 150	°C

#### THERMAL DATA

Symbol	Parameter	Value	Unit
R <sub>th J-case</sub>	Thermal Resistance Junction-case Max	3.5	°C/W

#### PIN CONNECTION (top view)



#### **FUNCTIONAL DESCRIPTION**

The operating principle of the voltage regulator is based on the reference, the error amplifier, the driver and the power PNP. This stage uses an Isolated Collector Vertical PNP transistor which allows to obtain very low dropout voltage (typ. 450mV) and low quiescent current (IQ=20mA typically at I<sub>0</sub>=1A).

Thanks to these features the device is particularly suited when the power dissipation must be limited as, for example, in automotive or industrial applications supplied by battery.

The three gain stages (operational amplifier, driver and power PNP) require the external capacitor ( $Co_{min}=47\mu F$ ) to guarantee the global stability of the system.

The antisaturation circuit allows to reduce drastically the supply current peak which takes place during the start up.

The reset function is LOW when the output voltage level is lower than the reset threshold voltage  $V_{RthOFF}$  (typ. value :  $V_o-150\text{mV}$ ). When the output voltage is higher than  $V_{RthON}$  the reset becomes HIGH after a delay time setable with the external capacitor  $C_d$ . Typically  $t_d=20\text{ms},~C_d=0.1\mu\text{F}$ . The reset and delay threshold hysteresis improve the noise immunity allowing to avoid false switchings. The typical reset output waveform is shown in fig. 1.

# $\textbf{ELECTRICAL CHARACTERISTICS} \ \ (V_I = 14.\ 4V, -40^{\circ}C \leq T_J \leq +\ 125^{\circ}C \ \ unless \ \ otherwise \ specified)$

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V <sub>1</sub>	Operating Input Voltage	(*) note 1	6		26	V
Vo	Output Voltage	I <sub>O</sub> = 10mA to 1A	4.8		5.2	V
ΔV <sub>Line</sub>	Line Regulation	V <sub>1</sub> = 6 to 26V		5	25	mV
SVR	Supply Voltage Rejection	$I_{O} = 700 \text{mA}$ f = 120 Hz $C_{O} = 47 \mu \text{F}$ $V_{i} = 12 V_{dc} + 5 V_{pp}$		55		dB
$\Delta V_{\text{LOAD}}$	Load Regulation	I <sub>O</sub> = 10mA to 1A		15	50	mV
$V_i - V_o$	Dropout Voltage	$T_J = 25^{\circ}C$ , $I_O = 1A$ Over Full T, $I_O = 1A$		0.45	0.70 0.90	V V
Iq	Quiescent Current	I <sub>O</sub> = 10mA I <sub>O</sub> = 1A		7 25	12 70	mA mA
Isc	Short Circuit Current			1.8		Α
V <sub>R</sub>	Reset Output Saturation Voltage	$I_R = 16mA$ $V_O \le 4.75V$			0.8	٧
IR	Reset Output Leakage Current (high level)	V <sub>O</sub> in Regul.			50	μА
t <sub>D</sub>	Reset Pulse Delay Time	C <sub>D</sub> = 100nF		20		ms
V <sub>RthOFF</sub>	Power OFF V <sub>O</sub> Threshold	V <sub>O</sub> @ Reset out H to L Transition	4.75	V <sub>O</sub> - 0.15		٧
I <sub>CD</sub>	Delay Capacitor Charging Current (current generator)	V <sub>4</sub> = 3V		20		μА
V <sub>RthON</sub>	Power ON V <sub>O</sub> Threshold	V <sub>O</sub> @ Reset out L to H Transition		V <sub>RthOFF</sub> + 0.03V	V <sub>O</sub> - 0.04V	٧
V <sub>4</sub>	Delay Comparator Threshold	Reset out = "1" H to L Transition Reset out = "0" L to H Transition	3.2 3.7	4	3.8 4.4	V
V <sub>4H</sub>	Delay Comparator Hysteresis			500		mV

<sup>(\*)</sup> Note 1 : The device is not operating within the range :  $26V < V_1 < 35V$ .

Figure 1: Typical Reset Output Waveform.





Figure 2: Typical Application Circuit.







# 5V–1A VERY LOW DROP REGULATOR WITH RESET AND INHIBIT


#### ADVANCE DATA

- VERY LOW DROP (max. 0.9V at 1A) OVER FULL OPERATING TEMPERATURE RANGE (-40 ≤TJ≤125°C)
- LOW QUIESCENT CURRENT (max 70mA at 1A) OVER FULL T RANGE
- PRECISE OUTPUT VOLTAGE (5V±4%) OVER FULL T RANGE
- POWER ON-OFF INFORMATION WITH SET-TABLE DELAY
- INHIBIT FOR REMOTE ON-OFF COMMAND (active high)
- **LOW STANDBY CURRENT**
- LOAD DUMP AND REVERSE BATTERY PRO-TECTION
- SHORT CIRCUIT PROTECTION
- THERMAL SHUTDOWN

#### **DESCRIPTION**

The L4923 is a high current monolithic voltage regulator with very low voltage drop (0.70V max at 1A,  $T_J = 25^{\circ}$ C).

The device is internally protected against load dump transient of + 60V, reverse polarity, overheating




and output short circuit: thanks to these features the L4923 is very suited for the automotive and industrial applications.

The reset function is very useful for power off and power on information when supplying a microprocessor.

The inhibit function reduces drastically the consumption when no load current is required: typically the standby current value is 300µA.

## **BLOCK DIAGRAM**



1/4

Symbol	Parameter	Value	Unit
V <sub>1</sub>	DC Input Voltage	35	V
	DC Reverse Voltage	- 18	V
	Transient Input Overvoltage :		
	Load Dump:	60	l v
	5ms ≤ trise ≤ 10ms,		
	$\tau_f$ Fall Time Constant = 100ms,		
	Rsource ≥ 0.5Ω		
T <sub>J</sub> , T <sub>stg</sub>	Junction and Storage Temperature Range	- 55 to 150	∘€

# THERMAL DATA

R <sub>th J-case</sub>	Thermal Resistance Junction-case	Max	3.5	°C/W

# PIN CONNECTION (top view)





Figure 1 : Application Circuit.



(\*) RECOMMENDED VALUE :  $C_0 = 47 \mu F$ , ESR <  $10 \Omega$ , ( $I_{out} > 10 mA$ ) OVER FULL  $T_{range}$ .

# $\textbf{ELECTRICAL CHARACTERISTICS (V}_{\text{I}} = 14.~4V, -40^{\circ}\text{C} \leq T_{\text{J}} \leq +~125^{\circ}\text{C unless otherwise specified)}$

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V <sub>1</sub>	Operating Input Voltage	(*) Note 1	6		26	٧
Vo	Output Voltage	$I_0 = 10$ mA to 1A	4.8		5.2	٧
$\Delta V_{Line}$	Line Regulation	$V_1 = 6 \text{ to } 26V$		5	25	mV
SVR	Supply Voltage Rejection	$I_o = 700 \text{mA}$ f = 120 Hz $C_o = 47 \mu \text{F}$ $V_i = 12 V_{dc} + 5 V_{pp}$		55		dB
$\Delta V_{LOAD}$	Load Regulation	$l_o = 10mA \text{ to } 1A$		15	50	mV
$V_i - V_o$	Dropout Voltage	$T_{\rm J} = 25^{\circ}{\rm C}, I_{\rm O} = 1{\rm A}$		0.45	0.70	٧
		Over Full T, I <sub>o</sub> = 1A			0.90	٧
Ιq	Quiescent Current	$I_0 = 10mA$ $I_0 = 1A$ Active High Inhibit		7 25 0.30	12 70 0.65	mA mA mA
Isc	Short Circuit Current			1.8		Α
$V_R$	Reset Output Saturation Voltage	$I_R = 16mA$ $V_o \le 4.75V$			0.8	٧
I <sub>R</sub>	Reset Output Leakage Current (high level)	V <sub>o</sub> in Regul.			50	μА
t <sub>D</sub>	Reset Pulse Delay Time	C <sub>D</sub> = 100nF		20		ms
V <sub>RthOFF</sub>	Power OFF V <sub>o</sub> Threshold	V <sub>o</sub> @ Reset out H to L Transition	4.75	V <sub>o</sub> - 0.15		٧
I <sub>C6</sub>	Delay Capacitor Charging Current (current generator)	V <sub>6</sub> = 3V		20		μА
V <sub>RthON</sub>	Power ON V <sub>o</sub> Threshold	V <sub>o</sub> @ Reset out L to H Transition		V <sub>rthOFF</sub> + 0.03V	V <sub>o</sub> - 0.04V	V
V <sub>6</sub>	Delay Comparator Threshold	Reset out = "1" H to L Transition	3.2		3.8	٧
		Reset out = "0" L to H Transition	3.7	4	4.4	٧
V <sub>6H</sub>	Delay Comparator Hysteresis		_	500		mV
V <sub>InhL</sub>	Low Inhibit Voltage				0.8	٧
V <sub>InhH</sub>	High Inhibit Voltage		2.0			٧
I <sub>InhL</sub>	Low Level Inhibit Current	V <sub>Inh L</sub> = 0.4V	- 40	- 10		μΑ
I <sub>InhH</sub>	High Level Inhibit Current	V <sub>Inh H</sub> = 2.4V		6	20	μА

<sup>(\*)</sup> Note 1 : The device is not operating within the range :  $26V < V_1 < 35V$ .

#### **FUNCTIONAL DESCRIPTION**

The operating principle of the voltage regulator is based on the reference, the error amplifier, the driver and the power PNP. This stage uses an Isolated Collector Vertical PNP transistor which allows to obtain very low dropout voltage (typ. 450mV) and low quiescent current ( $I_Q = 20mA$  typically at  $I_Q = 1A$ ).


Thanks to these features the device is particularly suited when the power dissipation must be limited as, for example, in automotive or industrial applications supplied by battery.

The three gain stages (operational amplifier, driver and power PNP) require the external capacitor ( $C_O=47\mu F$ ) to guarantee the global stability of the system.

The antisaturation circuit allows to reduce drastically the supply current peak which takes place during the start up. The reset function is LOW when the output voltage level is lower than the reset threshold voltage  $V_{RthOFF}$  (typ. value :  $V_O$  - 150mV). When the output voltage is higher than  $V_{RthON}$  the reset becomes HIGH after a delay time settable with the external capacitor  $C_d$ . Typically  $t_d$  = 20ms,  $C_d$  = 0.1 $\mu$ F. The reset and delay threshold hysteresis improve the noise immunity allowing to avoid false switchings. The typical reset output waveform is shown in fig. 2.

The inhibit circuit accepts standard TTL input levels : this block switches off the voltage regulator when the input signal is HIGH and switches on it when the input signal is LOW. Thanks to inhibit function the consumption is drastically reduced (650  $\mu$ A max) when no load current is required.

Figure 2: Typical Reset Output Waveform.









# 5V VERY LOW DROP VOLTAGE REGULATOR

ADVANCE DATA

- OUTPUT VOLTAGE PRECISION 5V ± 2%
- VERY LOW QUIESCENT CURRENT, LESS THAN 250µA
- OUTPUT CURRENT : I<sub>0</sub> = 500mA
- VERY LOW DROPOUT (max 0.6V)
- OPERATING TRANSIENT SUPPLY VOLTAGE UP TO 40V
- POWER-ON RESET CIRCUIT SENSING THE OUTPUT VOLTAGE
- POWER-ON RESET DELAY PULSE DEFINED BY THE EXTERNAL CAPACITOR
- THERMAL SHUTDOWN AND SHORT CIRCUIT PROTECTIONS





#### DESCRIPTION

The L4925 is a monolithic integrated voltage regulator with a very low dropout output and additional functions such as power-on reset and programmable reset delay-time. It is designed for supplying microcomputer controlled systems specially in automotive applications.

1/4


Symbol	Parameter	Value	Unit
V <sub>S</sub>	DC Supply Voltage Transient Supply Overvoltages : Load Dump : $5\text{ms} \leq t_{\text{rise}} \leq 10\text{ms}$ $\tau_f \text{ Fall Time Constant} = 100\text{ms}$ $R_{\text{SOURCE}} \geq 0.5\Omega$	28 40	V
T <sub>I</sub> , T <sub>stg</sub>	Junction and Storage Temperature Range	- 55 to + 150	°C
V <sub>RES</sub>	Reset Voltage	20	V
I <sub>RES</sub>	Reset Current	5	mA

Note: The circuit is ESD protected according to MIL-STD-883C.

# **THERMAL DATA**

R <sub>th J-case</sub>	Thermal Resistance Junction-case	Max	3.5	°C/W

# **APPLICATION CIRCUIT**



# **ELECTRICAL CHARACTERISTICS**(V<sub>S</sub> = 14V ; $-40^{\circ}\text{C} \le \text{T}_{\text{J}}$ 125°C unless otherwise specified).


Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
Vo	Output Voltage	$T_1 = 25^{\circ}C ; I_0 = 1mA$	4.95	5.00	5.05	V
Vo	Output Voltage	6V < V <sub>IN</sub> < 25V 1mA < I <sub>O</sub> < 500mA	4.90	5.00	5.10	V
V <sub>DP</sub>	Dropout Voltage	I <sub>O</sub> = 100mA I <sub>O</sub> = 500mA		0.2 0.3	0.3 0.6	V V
V <sub>IO</sub>	Input to Output Voltage Difference in Undervoltage Condition	V <sub>IN</sub> = 4V, I <sub>O</sub> = 350mA			0.6	V
V <sub>OL</sub>	Line Regulation	6V < V <sub>IN</sub> < 25V I <sub>O</sub> = 1mA			20	mV
V <sub>OLO</sub>	Load Regulation	5mA < I <sub>O</sub> < 500mA			50	mV
I <sub>LIM</sub>	Current Limit	V <sub>O</sub> = 4.5V (note 1)	550	1000	1500	mA
I <sub>QSB</sub>	Quiescent Current	$I_{O} = 0.3 \text{mA} ; T_{j} < 100 ^{\circ}\text{C}$		140	250	μА
ΙQ	Quiescent Current	I <sub>O</sub> = 500mA			20	mA

# RESET

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
$V_{RT}$	Reset Threshold Voltage		4.5	4.7	4.9	٧
V <sub>RTH</sub>	Reset Threshold Hysteresis		50	100	200	mV
t <sub>RD</sub>	Reset Pulse Delay	$C_T = 100 nF ; t_R > 100 \mu s$	60	100	140	ms
t <sub>RR</sub>	Reset Reaction Time	C <sub>T</sub> = 100nF	1	10	50	μs
V <sub>RL</sub>	Reset Output LOW Voltage	$R_{RES} = 10K\Omega$ to $V_O$ $V_S \ge 2V$			0.4	V
I <sub>L RES</sub>	Reset Output HIGH Leakage	V <sub>RES</sub> = 5V			1	μΑ
V <sub>CTth</sub>	Delay Comparator Threshold			2.0		٧
V <sub>CTth, hy</sub>	Delay Comparator Threshold Hysteresis			100		mV

Note: 1. Foldback characteristic.

Figure 1 : Output Voltage vs. Input Voltage.



#### **FUNCTIONAL DESCRIPTION**

The L4925 is based on the SGS-THOMSON Microelectronics modular voltage regulator approach. Several outstanding features and auxiliary functions are provided to meet the requirements of supplying the microprocessor systems used in automotive applications.

#### OUTPUT VOLTAGE REGULATOR

The output voltage regulator uses an Isolated Collector Vertical PNP transistor as a regulating element. This structure allows a very low dropout voltage at currents up to 500mA. The dropout operation of the output regulator is maintained down to 2V input supply voltage. The output voltage is regulated up to the transient input supply voltage of 40V. This feature avoids functional interruptions which could be generated by overvoltage pulses.

The typical curve of this output voltage as a function of the input supply voltage is shown in fig. 1.

The current consumption of the device (quiescent current) is less than 250 $\mu$ A. The dropout voltage is controlled to reduce the quiescent current peak in the undervoltage region and to improve the transient response in this region.

The quiescent current is shown in fig. 2 as a function of the supply input voltage.

#### RESET CIRCUIT

The block circuit diagram of the reset circuit is shown in fig. 3. The reset circuit supervises the output voltage. The reset threshold of 4.7V is defined by the internal reference voltage.

The reset pulse delay time  $t_{RD}$ , is defined by the charge time of an external capacitor  $C_T$ :

$$t_{RD} = \frac{C_T - 2V}{2\mu A}$$

The reaction time of the reset circuit depends on the discharge time limitation of the reset capacitor  $C_T$  and is proportional to the value of  $C_T$ .

The reaction time of the reset circuit increases the noise immunity.

In fact, if the standby output voltage drops below the reset threshold for a time shorter than the reaction time  $t_{\rm RR}$ , no reset output variation occurs. The nominal reset delay is generated for standby output voltage drops longer than the time necessary for the complete discharging of the capacitor  $C_T$ . This time is typically equal to  $50\mu {\rm sif}~C_T=100nF$ . The typical reset output waveforms are shown in fig. 4.

Figure 2: Quiescent Current vs. Supply Voltage.




Figure 3: Block Diagram of the Reset Circuit.





Figure 4: Typical Reset Output Waveforms.






# DUAL MULTIFUNCTION VOLTAGE REGULATOR

#### ADVANCE DATA


- STANDBY OUTPUT VOLTAGE PRECISION 5V ± 2%
- OUTPUT 2 TRACKED TO THE STANDBY OUT-PUT
- OUTPUT 2 DISABLE FUNCTION FOR STAND-BY MODE
- VERY LOW QUIESCENT CURRENT, LESS THAN 250μA, IN STANDBY MODE
- OUTPUT 2 VOLTAGE SETTABLE FROM 5 TO 20V
- OUTPUT CURRENTS: I<sub>01</sub> = 50mA, I<sub>02</sub> = 500mA
- VERY LOW DROPOUT (max 0.4V/0.6V)
- OPERATING TRANSIENT SUPPLY VOLTAGE UP TO 40V
- PROGRAMMABLE RESET THRESHOLD
- POWER-ON RESET CIRCUIT SENSING THE STANDBY OUTPUT VOLTAGE
- POWER-ON RESET DELAY PULSE DEFINED BY THE EXTERNAL CAPACITOR
- EARLY WARNING OUTPUT FOR SUPPLY UNDERVOLTAGE
- THERMAL SHUTDOWN AND SHORT CIRCUIT PROTECTIONS




#### DESCRIPTION

The L4926/28 are monolithic integrated dual voltage regulators with two very low dropout outputs and additional functions such as power-on reset and input voltage sense. They are designed for supplying microcomputer controlled systems specially in automotive applications.

# PIN CONNECTIONS (top view)



# **BLOCK DIAGRAM**




# THERMAL DATA

R <sub>th 1-c</sub>	Thermal Resistance Junction - case (MW11)	Max	3	°C/W
R <sub>th J-A</sub>	Thermal Resistance Junction Ambient		80	°C/W
	(power DIP 12 + 2 + 2)			

Symbol	Parameter	Value	Unit
$\begin{array}{ll} V_s & DC \mbox{ Supply Voltage} \\ & \mbox{ Transient Supply Overvoltages}: \\ & \mbox{ Load Dump}: \\ & \mbox{ 5ms} \leq t_{rise} \leq 10\mbox{ms} \\ &  \tau_f \mbox{ Fall Time Constant} = 100\mbox{ms} \\ & \mbox{ R}_{\mbox{SOURCE}} \geq 0.5\Omega \end{array}$		28 40	V V
I <sub>SI</sub>	Sense Input Current ( $V_{SI} < -0.3V$ or $V_{SI} > V_s$	± 1	mA
I <sub>EN</sub>	Enable Input Current (V <sub>EN</sub> < - 0.3V)	- 1	mA
V <sub>EN</sub>	Enable Input Voltage	Vs	mA
V <sub>RES</sub> , V <sub>SO</sub>	Reset and Sense Output Voltage	20	V
I <sub>RES</sub> , I <sub>SO</sub>	Reset and Sense Output Current	5	mA
T <sub>J</sub> , T <sub>stg</sub>	Junction and Storage Temperature Range	- 55 to 150	°C
P <sub>D</sub> Power Dissipation (T <sub>A</sub> = 80°C, T <sub>th heatsink</sub> = 90°C/W) MW11 Power DIP 12 + 2 + 2		5 875	W mW

Note: The circuit is ESD protected according to MIL-STD-883C.

## **APPLICATION CIRCUIT**



# **ELECTRICAL CHARACTERISTICS** ( $V_S = 14V$ ; $-40^{\circ}C \le T_J \le 125^{\circ}C$ unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
Vs	Operating Supply Voltage				25	V
V <sub>01</sub>	Standby Output Voltage	$T_J = 25^{\circ}C ; I_{O1} = 1mA$	4.95	5.00	5.05	V
V <sub>O1</sub>	Standby Output Voltage	$6V \le V_S \le 25V$ $1mA \le I_{O1} \le 50mA$	4.90	5.00	5.10	٧
V <sub>02</sub> - V <sub>01</sub>	Output Voltage 2 Tracking Error (note 1)	$6V \le V_S \le 25V$ $5mA \le I_{O2} \le 500mA$ Enable = LOW	- 25		+ 25	mV
I <sub>ADJ</sub>	ADJ Input Current	$I_{O1} = 1mA ; I_{O2} = 5mA$	- 1	0.1	1	μΑ
V <sub>DP1</sub>	Dropout Voltage 1	$I_{O1} = 10 \text{mA}$ $I_{O1} = 50 \text{mA}$		0.1 0.2	0.2 0.4	<b>&gt;</b> >
V <sub>IO1</sub>	Input to Output Voltage Difference in Undervoltage Condition	$V_S = 4V, I_{O1} = 35mA$			0.4	٧
V <sub>DP2</sub>	Dropout Voltage 2	$I_{O2} = 100 \text{mA}$ $I_{O2} = 500 \text{mA}$		0.2 0.3	0.3 0.6	V V
V <sub>IO2</sub>	Input to Output Voltage Difference in Undervoltage Condition	$V_S = 4V, I_{O2} = 350mA$			0.6	>
V <sub>OL 1 2</sub>	Line Regulation	$6V \le V_S \le 25V$ $I_{O1} = 1mA, I_{O2} = 5mA$			20	mV
V <sub>OLO1</sub>	Load Regulation 1	$1mA \le I_{O1} \le 50mA$			25	mV
V <sub>OLO2</sub>	Load Regulation 2	$5mA \le I_{O2} \le 500mA$			50	mV
I <sub>LIM1</sub> ′	Current Limit 1	$V_{O1} = 4.5V$ $V_{O1} = 0V \text{ (note 2)}$	55 20	100 40	200 80	mA mA
I <sub>LIM2</sub>	Current Limit 2	$V_{O2} = 0V$	550	1000	1500	mA
I <sub>QSB</sub>	Quiescent Current Standby Mode (output 2 disabled)	$I_{O1}$ = 0.3mA ; $T_{J}$ < 100°C $V_{EN} \ge 2.4V$ PR Open PR Grounded		140 155	250 280	μΑ μΑ
ΙQ	Quiescent Current	I <sub>O1</sub> = 50mA I <sub>O2</sub> = 500mA			20	mA

# **ENABLE**

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V <sub>ENL</sub>	Enable Input LOW Voltage (output 2 active)		- 0.3		1.5	V
V <sub>ENH</sub>	Enable Input HIGH Voltage		2.4	}	7	V
V <sub>ENhyst</sub>	Enable Hysteresis		30	75	200	mV
I <sub>EN</sub>	Enable Input Current	0V < V <sub>EN</sub> < 1.2V 2.5V < V <sub>EN</sub> < 7V	- 10 - 1	- 1.5 0	- 0.5 + 1	μA μA



#### RESET

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V <sub>Rt</sub>	Reset Threshold Voltage (note 3)	PR Open PR Grounded	4.5 3.1	4.7 3.3	4.9 3.5	V V
V <sub>Rth</sub>	Reset Threshold Hysteresis		50	100	200	mV
t <sub>RD</sub>	Reset Pulse Delay	$C_T = 100 nF ; t_R > 100 \mu s$	60	100	140	ms
t <sub>RR</sub>	Reset Reaction Time	C <sub>T</sub> = 100nF	1	10	50	μѕ
V <sub>RL</sub>	Reset Output LOW Voltage	$R_{RES} = 10K\Omega \text{ to } V_{O1}$ $V_{S} \ge 2V$			0.4	V
I <sub>LRES</sub>	Reset Output HIGH Leakage	V <sub>RES</sub> = 5V			1	μА
V <sub>CTth</sub>	Delay Comparator Threshold			2.0		V
V <sub>CTth, hyst</sub>	Delay Comparator Threshold Hysteresis			100		mV

#### SENSE

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V <sub>Slth</sub>	Sense Threshold Voltage		1.16	1.23	1.30	V
V <sub>Slth,hyst</sub>	Sense Threshold Hysteresis		50	100	200	mV
V <sub>SOL</sub>	Sense Output LOW Voltage	$V_{S1} \le 1.16V \; ; V_{S} \ge 3V \ R_{SO} = 10K\Omega \; to \; V_{O1}$			0.4	V
I <sub>LSO</sub>	Sense Output Leakage	V <sub>SO</sub> = 5V ; V <sub>SI</sub> ≥ 1.5V			1	μА
I <sub>SI</sub>	Sense Input Current		- 1	0.1	1	μА

Note: 1:  $V_{02}$  connected to ADJ. $V_{02}$  can be set to higher values by inserting an external resistor divider.

2 : Foldback characteristic

3: The reset threshold can be varied continuously from 3.3V to 4.7V by connecting an external resistor from pin PR to GND.

#### **FUNCTIONAL DESCRIPTION**

The L4926/8 are based on the SGS-THOMSON Microelectronics modular voltage regulator approach. Several out-standing features and auxiliary functions are provided to meet the requirements of supplying the microprocessor systems used in automotive applications.

Furthermore the device is suitable also in other applications requiring two stabilized voltages.

The modular approach allows other features and functions to be realized easily when required.

# STANDBY REGULATOR

The standby regulator uses an Isolated Collector Vertical PNP transistor as the regulating element. This structure allows a very low dropout voltage at currents up to 50mA. The dropout operation of the standby regulator is maintained down to 2V input supply voltage. The output voltage is regulated up to the transient input supply voltage of 40V. This feature avoids functional interruptions which could be generated by overvoltage pulses.

The typical curve of the standby output voltage as a function of the input supply voltage is shown in fig. 1.

The current consumption of the device (quiescent current) is less than  $250\mu A$  when output 2 is disabled (standby mode). The dropout voltage is controlled to reduce the quiescent current peak in the undervoltage region and to improve the transient response in this region.

The quiescent current is shown in fig. 2 as a function of the supply input voltage 2.

### **OUTPUT 2 VOLTAGE**

The output 2 regulator uses the same output structure as the standby regulator, but rated for an output current of 500mA.

The output 2 regulator works in tracking mode with the standby output voltage as a reference voltage when the output 2 programming pin ADJ is connected to  $V_{O2}$ . By connecting a resistor divider  $R_1$ ,  $R_2$  to the pin ADJ as shown in fig. 3, the output voltage 2 can be programmed to the value :

$$V_{O2} = V_{O1} (1 + R_1/R_2)$$

The output 2 regulator can be switched off via the Enable input.



Figure 1 : Output Voltage vs. Input Voltage.




Figure 2: Quiescent Current vs. Supply Voltage.





Figure 3: Programmable Output 2 Voltage with External Resistors.



#### RESET CIRCUIT

The block circuit diagram of the reset circuit is shown in fig. 4. The reset circuit supervises the standby output voltage. The reset threshold of 4.7V is defined by the internal reference voltage and the standby output divider, when the pin PR is left open. The reset threshold can be programmed in the range 3.3V - 4.7V by connecting an external resistor RPR from PR to GND. RPR value can be calculated by:

$$R_{PR} = \frac{22K}{\frac{4.7V}{V_{Pl}} - 1} - 51.9K, 3.3V < V_{RT} < 4.7V$$

The reset pulse delay time  $t_{RD}$ , is defined by the charge time of an external capacitor  $C_T$ :

$$t_{RD} = \frac{C_T \times 2V}{2\mu A}$$

The reaction time of the reset circuit depends on the

discharge time limitation of the reset capacitor  $C_T$  and is proportional to the value of  $C_T$ .

The reaction time of the reset circuit increases the noise immunity. In fact, if the standby output voltage drops below the reset threshold for a time shorter than the reaction time  $t_{\rm RR}$ , no reset output variation occurs. The nominal reset delay is generated for standby output voltage drops longer than the time necessary for the complete discharging of the capacitor  $C_{\rm T}$ . This time is typically equal to  $50\mu s$  if  $C_{\rm T}=100nF$ . The typical reset output waveforms are shown in fig. 5.

#### SENSE COMPARATOR

This circuit compares an input signal with an internal voltage reference of typically 1.23V. The use of an external voltage divider makes the comparator very flexible in the application. This function can be used to supervise the input voltage - either before or after the protection diode - and to give additional information to the microprocessor such as low voltage warnings.

Figure 4: Block Diagram of the Reset Circuit.





Figure 5: Typical Reset Output Waveforms.








# DUAL MULTIFUNCTION VOLTAGE REGULATOR

#### ADVANCE DATA


- STANDBY OUTPUT VOLTAGE PRECISION 5V ± 2%
- OUTPUT 2 TRACKED TO THE STANDBY OUT-PUT
- OUTPUT 2 DISABLE FUNCTION FOR STAND-BY MODE
- VERY LOW QUIESCENT CURRENT, LESS THAN 250μA, IN STANDBY MODE
- OUTPUT CURRENTS: I<sub>01</sub> = 50mA, I<sub>02</sub> = 500mA
- VERY LOW DROPOUT (max 0.4V/0.6V)
- OPERATING TRANSIENT SUPPLY VOLTAGE UP TO 40V
- POWER-ON RESET CIRCUIT SENSING THE STANDBY OUTPUT VOLTAGE
- POWER-ON RESET DELAY PULSE DEFINED BY THE EXTERNAL CAPACITOR
- THERMAL SHUTDOWN AND SHORT CIRCUIT PROTECTIONS



#### DESCRIPTION


The L4927 is a monolithic integrated dual voltage regulators with two very low dropout outputs and additional functions such as power-on reset and input voltage sense. It is designed for supplying microcomputer controlled systems specially in automotive applications.

# PIN CONNECTION (top view)



March 1989 1/7

# **BLOCK DIAGRAM**




# THERMAL DATA

R <sub>th J-c</sub>	Thermal Resistance Junction-case	Max	3	°C/W

Symbol	Parameter	Value	Unit
Vs	D.C. Supply Voltage Transient Supply Voltage (T < 1s)	28 40	V
T <sub>J</sub> , T <sub>stg</sub>	Junction and Storage Temperature Range	- 55 to 150	°C
I <sub>EN</sub>	Enable Input Current (V <sub>EN</sub> < - 0.3V)	- 1	mA
V <sub>EN</sub>	Enable Input Voltage	Vs	V
V <sub>RES</sub>	Reset Output Voltage	20	V
I <sub>RES</sub>	Reset Output Current	5	mA
P <sub>D</sub>	Power Dissipation (T <sub>A</sub> = 80°C, R <sub>th heatsink</sub> = 90°C/W)	5	W

Note: The circuit is ESD protected according to MIL-STD-883C.

# **APPLICATION CIRCUIT**



# $\textbf{ELECTRICAL CHARACTERISTICS (V_S = 14V \; ; -40^{\circ}C \leq T_j \leq 125^{\circ}C \; unless \; otherwise \; specified)}.$

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
Vs	Operating Supply Voltage				25	V
V <sub>O1</sub>	Standby Output Voltage	$T_{J} = 25^{\circ}C ; I_{O1} = 1mA$	4.95	5.00	5.05	٧
V <sub>O1</sub>	Standby Output Voltage	$6V \le V_S \le 25V$ $1mA \le I_{O1} \le 50mA$	4.90	5.00	5.10	٧
V <sub>02</sub> -V <sub>01</sub>	Output Voltage 2 Tracking Error (note1)	$6V \le V_S \le 25V$ $5mA \le I_{O2} \le 500mA$ Enable = LOW	- 25		+ 25	mV
V <sub>DP1</sub>	Dropout Voltage 1	$I_{O1} = 10mA$ $I_{O1} = 50mA$		0.1 0.2	0.2 0.4	V V
V <sub>IO1</sub>	Input to output Voltage Difference in Undervoltage Condition	$V_S = 4V$ , $I_{O1} = 35mA$			0.4	>
V <sub>DP2</sub>	Dropout Voltage 2	$I_{O2} = 100 \text{mA}$ $I_{O2} = 500 \text{mA}$		0.2 0.3	0.3 0.6	V V
V <sub>IO2</sub>	Input to output Voltage Difference in Undervoltage Condition	$V_S = 4V$ , $I_{O2} = 350mA$			0.6	<b>V</b>
V <sub>OL1 2</sub>	Line Regulation	$6V \le V_S \le 25V$ $I_{O1} = 1 \text{mA}, I_{O2} = 5 \text{mA}$			20	mV
V <sub>OLIO1</sub>	Load Regulation 1	1mA ≤ I <sub>O1</sub> ≤ 50mA			25	mV
V <sub>OLO2</sub>	Load Regulation 2	5mA ≤ I <sub>O2</sub> ≤ 500mA			50	mV
I <sub>LIM1</sub>	Current Limit 1	$V_{O1} = 4.5V$ $V_{O1} = 0V \text{ (note2)}$	55 20	100 40	200 80	mA mA
I <sub>LIM2</sub>	Current Limit 2	$V_{O2} = 0V$	550	1000	1500	mA
IQSB	Quiescent Current Standby Mode (output 2 disabled)	$I_{O1}$ = 0.3mA ; $T_{J}$ < 100°C $V_{EN} \ge 2.4V$ PR Open PR Grounded		140 155	250 280	μΑ μΑ
IQ	Quiescent Current	I <sub>O1</sub> = 50mA I <sub>O2</sub> = 500mA			20	mA

# **ENABLE**

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V <sub>ENL</sub>	Enable Input LOW Voltage (output 2 active)		- 0.3		1.5	٧
V <sub>ENH</sub>	Enable Input HIGH Voltage		2.4		7	٧
V <sub>ENhyst</sub>	Enable Hysteresis		30	75	200	mV
I <sub>EN</sub>	Enable Input Current	0V < V <sub>EN</sub> < 1.2V 25V < V <sub>EN</sub> < 7V	- 10 - 1	- 1.5 0	- 0.5 + 1	μA μA

#### RESET

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V <sub>Rt</sub>	Reset Threshold Voltage (note3)	PR Open PR Grounded	4.5 3.1	4.7 3.3	4.9 3.5	V V
V <sub>Rth</sub>	Reset Threshold Hysteresis		50	100	200	mV
t <sub>RD</sub>	Reset Pulse Delay	$C_T = 100nF$ ; $t_R > 100\mu s$	60	100	140	ms
t <sub>RR</sub>	Reset Reaction Time	C <sub>T</sub> = 100nF	1	10	50	μs
V <sub>RL</sub>	Reset Output LOW Voltage	$R_{RES} = 10K\Omega$ to $V_{O1}$ $V_{S} \ge 2V$			0.4	V
I <sub>LRES</sub>	Reset Output HIGH Leakage	V <sub>RES</sub> = 5V			1	μА
V <sub>CTth</sub>	Delay Comparator Threshold			2.0		V
V <sub>CTth, hyst</sub>	Delay Comparator Threshold Hysteresis			100		mV

Note: 1 · Vo2 connected to ADJ.Vo2 can be set to higher values by inserting an external resistor divider

2 : Foldback characteristic

#### **FUNCTIONAL DESCRIPTION**

The L4927 is based on the SGS-THOMSON Microelectronics modular voltage regulator approach. Several out-standing features and auxiliary functions are provided to meet the requirements of supplying the microprocessor systems used in automotive applications.

Furthermore the device is suitable also in other applications requiring two stabilized voltages.

The modular approach allows other features and functions to be realized easily when required.

## STANDBY REGULATOR

The standby regulator uses an Isolated Collector Vertical PNP transistor as the regulating element. This structure allows a very low dropout voltage at currents up to 50mA. The dropout operation of the standby regulator is maintained down to 2V input supply voltage. The output voltage is regulated up to the transient input supply voltage of 40V. This feature avoids functional interruptions which could be generated by overvoltage pulses.

The typical curve of the standby output voltage as a function of the input supply voltage is shown in fig. 1.

The current consumption of the device (quiescent current) is less than  $250\mu A$  when output 2 is disabled (standby mode). The dropout voltage is controlled to reduce the quiescent current peak in the undervoltage region and to improve the transient response in this region.

The quiescent current is shown in fig. 2 as a function of the supply input voltage 2.

#### **OUTPUT 2 VOLTAGE**

The output 2 regulator uses the same output structure as the standby regulator, but rated for an output current of 500mA.

The output 2 regulator works in tracking mode with the standby output voltage as a reference voltage.

The output 2 regulator can be switched off via the Enable input.

Figure 1: Output Voltage vs. Input Voltage.





Figure 2: Quiescent Current vs. Supply Voltage.



#### RESET CIRCUIT

The block circuit diagram of the reset circuit is shown in fig. 3. The reset circuit supervises the standby output voltage. The reset threshold of 4.7V is defined by the internal reference voltage and the standby output divider.

The reset pulse delay time  $t_{RD}$ , is defined by the charge time of an external capacitor  $C_T$ :

$$t_{RD} = \frac{C_T \times 2V}{2\mu A}$$

The reaction time of the reset circuit depends on the discharge time limitation of the reset capacitor  $C_T$  and is proportional to the value of  $C_T$ .

The reaction time of the reset circuit increases the noise immunity. In fact, if the standby output voltage drops below the reset threshold for a time shorter than the reaction time  $t_{\rm RR}$ , no reset output variation occurs. The nominal reset delay is generated for standby output voltage drops longer than the time necessary for the complete discharging of the capacitor  $C_{\rm T}$ . This time is typically equal to  $50\mu s$  if  $C_{\rm T}=100nF$ . The typical reset output waveforms are shown in fig.

Figure 3: Block Diagram of the Reset Circuit.





Figure 4: Typical Reset Output Waveforms.










# DUAL VERY LOW DROP VOLTAGE REGULATOR

ADVANCE DATA


- OUTPUT VOLTAGES 5V AND 9.5V
- OPERATING DC SUPPLY VOLTAGE RANGE 5V – 25V
- OPERATING TRANSIENT SUPPLY VOLTAGE UP TO 40V
- EXTREMELY LOW QUIESCENT CURRENT IN STANDBY MODE
- OUTPUT 2 DISABLE FUNCTION FOR STAND-BY MODE
- OUTPUT CURRENT CAPABILITY 100mA AND 500mA
- VERY LOW DROPOUT VOLTAGES LESS THAN 0.4V/0.6V
- RESET CIRCUIT SENSING THE STANDBY OUTPUT VOLTAGE
- PROGRAMMABLE RESET PULSE DELAY WITH EXTERNAL CAPACITOR
- THERMAL SHUTDOWN AND SHORT CIRCUIT PROTECTIONS

## DESCRIPTION

The L4930 is a monolithic integrated dual voltage regulator with two very low dropout outputs and power-on reset. It is designed especially for car radio applications with very low quiescent current in standby mode.



#### **BLOCK DIAGRAM**



May 1989


Symbol	Parameter	Value	Unit
Vs	D.C. Supply Voltage Transient Supply Voltage (T < 1s)	28 40	V
Io	Output Currents	Internally Limited	
T <sub>J</sub> , T <sub>stg</sub>	Junction and Storage Temperature Range	- 55 to + 150	°C
I <sub>EN</sub>	Enable Input Current	± 1	mA
V <sub>RES</sub>	Output Voltage	20	V
I <sub>RES</sub>	Output Current	5	mA

Note: The circuit is ESD protected according to MIL-STD-883C.


## THERMAL DATA

R <sub>th J-c</sub>	Thermal Resistance Junction-case	Max	3.5	°C/W

# PIN CONNECTION (top view)



# **APPLICATION CIRCUIT**



# $\textbf{ELECTRICAL CHARACTERISTICS (V_S = 14V ; -25^{\circ}C \leq T_A \leq 85^{\circ}C \text{ unless otherwise specified)}.}$

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V <sub>O1</sub>	Standby Output Voltage	$T_J = 25^{\circ}C$ ; $I_{OUT} = 1mA$	4.90	5	5.1	V
V <sub>O1</sub>	Standby Output Voltage	6V < V <sub>IN</sub> < 20V 1mA < I <sub>O1</sub> < 100V	4.85	5	5.15	V
V <sub>O2</sub>	Output Voltage 2	$10.2V \le V_{IN} \le 20V$ 5mA < $I_{O2}$ < 500mA	9.2	9.5	9.7	٧
V <sub>DP1</sub>	Dropout Voltage 1	I <sub>OUT1</sub> = 10mA I <sub>OUT1</sub> = 50mA		0.1 0.2	0.2 0.4	V V
V <sub>DP2</sub>	Dropout Voltage 2	I <sub>OUT2</sub> = 100mA I <sub>OUT2</sub> = 500mA		0.15 0.25	0.3 0.5	V V
V <sub>OL112</sub>	Line Regulation	6V < V <sub>IN</sub> < 20V I <sub>O1</sub> = 1mA, I <sub>O2</sub> = 5mA	-	1	20	mV
V <sub>OL01</sub>	Load Regulation 1	1mA < I <sub>OUT1</sub> < 100mA		5	25	mV
V <sub>OL02</sub>	Load Regulation 2	5mA < I <sub>OUT2</sub> < 500mA		5	50	mV
I <sub>LIM1</sub>	Current Limit 1	V <sub>O1</sub> = 4.5V	100	150		mA
I <sub>LIM2</sub>	Current Limit 2	V <sub>O2</sub> = 0V	550	750	1500	mA
IQSB	Quiescent Current in Standby Mode	$V_{EN} \le 1.5V$ (output 2 disabled) $I_{O1} = 0.3mA$	130	200	250	μА
Ia	Quiescent Current	I <sub>OUT1</sub> = 100mA ; I <sub>OUT2</sub> = 500mA			25	mA

# **ENABLE**

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V <sub>ENL</sub>	Enable Input LOW Voltage (output 2 disabled)		- 0.3		1.5	V
V <sub>ENH</sub>	Enable Input HIGH Voltage		2.4		7	٧
V <sub>ENhyst</sub>	Enable Hysteresis		30	75	200	mV
I <sub>EN</sub>	Enable Input Current	0V < V <sub>EN</sub> < 1.2V 25V < V <sub>EN</sub> < 7V	- 10 - 1	- 1.5 0	- 0.5 + 1	μA μA

# RESET

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
$V_{Rt}$	Reset Threshold Voltage		4.5	4.7	4.9	V
V <sub>Rth</sub>	Reset Threshold Hysteresis		50	100	200	mV
t <sub>RD</sub>	Reset Pulse Delay	$C_T = 68nF \; ; t_R \ge 100 \mu s$	60	100	140	ms
t <sub>RR</sub>	Reset Reaction Time	$C_T = 68nF$	1	10	50	μs
V <sub>RL</sub>	Reset Output LOW Voltage	$R_{RES} = 10K\Omega$ to $V_{OUT1}$ $V_{IN} \ge 2V$			0.4	٧
I <sub>LRES</sub>	Reset Output HIGH Leakage Current	V <sub>RES</sub> = 5V			1	μА

#### **FUNCTIONAL DESCRIPTION**

#### STANDBY REGULATOR

The standby regulator uses an Isolated Collector Vertical PNP transistor as the regulating element. This structure allows a very low dropout voltage at currents up to 50mA. The dropout operation of the standby regulator is maintained down to 2V input supply voltage. The output voltage is regulated up to the transient input supply voltage of 40V. This feature avoids functional interruptions which could be generated by overvoltage pulses.

The current consumption of the device (quiescent current) is less than  $250\mu A$  when output 2 is disabled. (standby mode). The dropout voltage is controlled to reduce the quiescent current peak in the undervoltage region and to improve the transient response in this region.

The quiescent current is shown in fig. 2 as a function of the supply input voltage 2.

#### **OUTPUT 2 VOLTAGE**

The output 2 regulator uses the same output structure as the standby regulator, but rated for an output current of 500mA and the output regulated voltage = 9.5V.

The output 2 regulator can be switched off via the Enable input.

#### RESET CIRCUIT

The block circuit diagram of the reset circuit is shown in fig. 3. The reset circuit supervises the standby output voltage. The reset threshold of 4.7V is defined by the internal reference voltage and the standby output divider.

The reset pulse delay time  $t_{RD}$ , is defined by the charge time of an external capacitor  $C_T$ :

$$t_{RD} = \frac{C_T \times 2V}{2uA}$$

The reaction time of the reset circuit depends on the discharge time limitation of the reset capacitor  $C_T$  and is proportional to the value of  $C_T$ .

The reaction time of the reset circuit increases the noise immunity.

In fact, if the standby output voltage drops below the reset threshold for a time shorter than the reaction time  $t_{\rm RR}$ , no reset output variation occurs. The nominal reset delay is generated for standby output voltage drops longer than the time necessary for the complete discharging of the capacitor  $C_T$ . The typical reset output waveforms are shown in fig. 5.

Figure 2: Quiescent Current vs. Supply Voltage.




Figure 3: Block Diagram of the Reset Circuit.





Figure 4: Typical Reset Output Waveforms.







# DUAL 5V REGULATOR WITH RESET ENABLE AND AUXILIARY CURRENT SINK OUTPUT


ADVANCE DATA

- VERY LOW DROPOUT VOLTAGE FOR BOTH OUTPUTS (max 0.6V, – 40 ≤ T<sub>J</sub> ≤ + 125°C)
- VERY LOW QUIESCENT CURRENT
- OUTPUT VOLTAGE PRECISION 5V 4% OVER FULL T RANGE
- OUTPUT CURRENTS: I<sub>01</sub> = 50mA, I<sub>02</sub> = 100mA
- POWER-ON RESET CIRCUIT SENSING THE STANDBY OUTPUT VOLTAGE
- POWER-ON RESET DELAY PULSE DEFINED BY THE EXTERNAL CAPACITOR
- CURRENT SINK OUTPUT FOR AUXILIARY FUNCTIONS
- ENABLE FUNCTION FOR THE ENABLE REGULATOR AND THE CURRENT SINK OUT-PUT
- OVERVOLTAGE, SHORT CIRCUIT, REVERSE BATTERY AND THERMAL PROTECTIONS

#### DESCRIPTION

The L4934/5 is a monolithic very low drop voltage regulator intended primarily for applications with microprocessors operating in low power standby conditions.


The device provides two 5V regulated outputs. The first output  $(V_{01})$  delivers up to 50mA. The second



output ( $V_{02}$ ) supplies 100mA and is controlled by the ENABLE function which also controls the current sink output. In addition the device provides the RESET function for the microprocessor.

The L4934/5 is mounted in two different packages: 8-lead plastic minidip for L4934, 12 + 2 + 2 Powerdip for L4935.

#### **BLOCK DIAGRAM**




May 1989

Symbol	Parameter	Value	Unit
V <sub>in</sub>	D.C. Supply Voltage	+ 24	V
	Transient Supply Overvoltage : Load Dump : $5ms \le trise \le 10ms$ , $tf = 100ms$ , $tf = $	+ 50 - 16	v v
T <sub>I</sub> , T <sub>stg</sub>	Junction and Storage Temperature Range	- 55 to 150	∘c
l <sub>01</sub> , l <sub>02</sub>	Standby Regulator Current Enabled Regulator Current	Internally Limited	
I <sub>SK</sub>	Sinking Capability Current Sourcing Capability Current	Internally Limited 100	mA
V <sub>EAB</sub>	DC Input Voltage Range (E <sub>AB</sub> , C <sub>RST</sub> )	- 0.3 V <sub>01</sub> + 0.3	V
I <sub>RST</sub>	Output Current	- 20	mA

## THERMAL DATA

		MINIDIP 8	POWERDIP 12+2+2	
R <sub>th j-amb</sub>	Thermal Resistance Junction-ambient Max Thermal Resistance Junction-pins 4 Max	100 70	70 15	°C/W

# PIN CONNECTIONS (top view)



## PINS FUNCTIONS

N°	Name	Function
1	V <sub>in</sub>	Supply Voltage Input
2	ENABLE	Enable Input Voltage: a high level on this pin enables V <sub>02</sub> and I <sub>SK</sub> outputs driver output.
3	Isk	100mA open collector current sink driving external circuitry.
4	GND	Ground
5	RESET	Reset
6	CRST	External timing capacitor setting the power-on reset delay.
7	V <sub>02</sub>	5V Output Controlled by the ENABLE Function
8	V <sub>01</sub>	Standby 5V Output



# **ELECTRICAL CHARACTERISTICS** (V $_{IN}$ = 14.4V ; $-40^{\circ}C \le T_{j} \le +$ 125°C ; $C_{out1}$ = $33\mu F$ ; $C_{out2}$ = $33\mu F$ unless otherwise noted).

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
Ια	Quiescent Current	5.85V < V <sub>IN</sub> < 16V				
		$I_{01} = 10mA$				
		$V_{(EAB)} = V_{EABL}$				
		$T_J = -40^{\circ}C$			1	mA
		– 40 ≤ T <sub>j</sub> ≤ 125°C			2.5	mA

## STANDBY REGULATOR

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V <sub>01</sub>	Output Voltage	5.85V < V <sub>IN</sub> < 16V 10μA < I <sub>01</sub> < 50mA	4.80		5.20	V
Ioisc	Short Circuit Current	V <sub>01</sub> shorted to GND.	75			mA
V <sub>01DP</sub>	Drop Out Voltage	I <sub>01</sub> = 10mA I <sub>01</sub> = 50mA			0.35 0.6	V V
C <sub>V01</sub>	Output Capacitor Capacitance Output Capacitor Equivalent Series Resistance		33		6	μF Ω
Vooisvr	Supply Voltage Rejection	$V_{ripple} = 2V_{pp}$ ; $f = 120Hz$		50		dB

# ENABLE REGULATOR $(V_{(EAB)} > V_{EABH})$

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V <sub>02</sub>	Output Voltage	5.85V < V <sub>IN</sub> < 16V 10μA < I <sub>01</sub> < 100mA	4.80		5.20	V
I <sub>01SC</sub>	Short Circuit Current	V <sub>02</sub> shorted to GND.	125			mA
V <sub>02DP</sub>	Drop Out Voltage	I <sub>02</sub> = 100mA			0.6	V
C <sub>V02</sub>	Output Capacitor Capacitance Output Capacitor Equivalent Series Resistance		33		6	μF Ω
V <sub>02SVR</sub>	Supply Voltage Rejection	V <sub>ripple</sub> = 2Vp-p ; f = 120Hz		50		dB

## **ENABLE INPUT BUFFER**

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
VEABH	Enable Input High Voltage		2.4			٧
VEABL	Enable Input Low Voltage				0.8	٧
IEAB	Enable Input Current	0 < V <sub>EAB</sub> < 5V	-20		20	μА

## **ENABLE SINK OUTPUT**

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
I <sub>SKSC</sub>	Enable Sink Current	V <sub>(ISK)</sub> > 2V	125			mA
ISKSAT	Enable Sink Output on Voltage	I <sub>(ISK)</sub> = - 100mA			0.5	٧
Isklk	Enable Sink Leakage	VEAB = VEABL			25	μА

### **ELECTRICAL CHARACTERISTICS** (continued)

#### RESET FUNCTION

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V <sub>RST</sub>	Reset Threshold Voltage	Measured at V <sub>01</sub> pin.	4.0		4.5	٧
V <sub>RSTL</sub>	Reset Output on Voltage	$V_{(CRST)} = 3.9, I_{(RST)} = -16mA$			0.8	V
V <sub>LVR</sub>	Low Voltage Reset	$1V < V_{IN} < 16V$ , $V(CRST) = 0V$ , $1K$ resistor connected between $R_{ST}$ and $V_{01}$ .			0.8	V
T <sub>RST</sub>	Reset Delay Time	$C_{RST}$ = 0.47 $\mu$ F, $V_{IN}$ stepped 0-14.4 $V$ .	100		200	msec

## **FUNCTIONAL DESCRIPTION**

The L4934/5 dual voltage regulator contains four functional blocks. There are two 5 volt low drop regulators, a current sink output driver and a reset timing module. The circuit as a whole can withstand reverse battery voltage on the input and also contains an overtemperature shutdown, which disables both regulators, the current sink driver and pulls the reset output low.

Additionally, if the input voltage exceeds (V<sub>INSD</sub>), both regulators shut down, the current sink output disables and the reset output goes low. The circuit is capable of handling + 50 volt load dump transients. The four major modules function as follows:

Standby Regulator ( $V_{D1}$ ) - This regulator is always active and is intended for 5 volt loads of up to 75mA maximum. The regulator exhibits a very low dropout voltage and is self protected against overcurrent conditions. The standby output ( $V_{O1}$ ) requires a 33 microfarad capacitor to ground for stability. The circuit does not discharge the output capacitor if the input supply voltage is lost, granting some immunity to input supply transients. During power up, the  $V_{O1}$  output stays low for input voltages less than 3.5 volts and then tracks the input until regulation is achieved. It is guaranteed that the  $R_{ST}$  output is low until the  $V_{O1}$  output exceeds  $V_{RST}$  as specified in the Electrical Characteristics.


Enable Regulator (V02) - This regulator is activated only when the Enable pin voltage is more positive than  $V_{\text{EABH}}$  and  $V_{01}$  has exceeded  $V_{\text{RST}}$  (see Electrical Characteristics). Whenever  $V_{01}$  is less than  $V_{\text{RST}}$ , it has precedence over the state of the enable input. The  $V_{02}$  output is intended for loads of up to

125mA maximum. This regulator also exhibits a very low dropout voltage and is self protected against overcurrent conditions. The recommended output capacitor for the  $V_{02}$  output is 33 microfarads to ground. This circuit does not discharge the capacitor if the input supply is lost. If the Enable pin is held low, the  $V_{02}$  output will stay off for all values of  $V_{\text{IN}}$ .

Current Sink Output Driver ( $I_{SK}$ ) - The  $I_{SK}$  output is an NPN open collector driver intended for actuating an external pass transistor used as a high side power switch. Figure 1 shows an example of an external PNP transistor used for this function. The  $I_{SK}$  output becomes active low if the  $I_{EAB}$  input pin is more positive than  $I_{EABH}$  and if  $I_{CC}$  is greater than  $I_{RST}$ . The  $I_{SK}$  output is always off otherwise. The output is capable of sinking 150mA maximum, but is internally protected against overcurrent conditions

Reset Module (C<sub>RST</sub> and RESET) - The RESET output is active low and provides a reset signal for microprocessor systems at power up. The RESET output is low whenever the voltage on the C<sub>RST</sub> pin is less than 1.25 volts nominally. Normally, a 0.47 microfarad capacitor should be connected between the C<sub>RST</sub> pin and ground. If the V<sub>CC</sub> output voltage drops below V<sub>RST</sub> the capacitor is discharged by an internal pull-down. Once V<sub>CC</sub> goes above V<sub>RST</sub>, an internal charging current pulls the capacitor up. The nominal reset pulse duration is 150msec with a 0.47 microfarad reset capacitor.

Figure 1 : Typical Application Circuit.







# 5 V VERY LOW DROP VOLTAGE REGULATOR


## **ADVANCE DATA**

- PRECISE OUTPUT VOLTAGE (5 V ± 4 %) OVER FULL TEMPERATURE RANGE (-40/125°C)
- VERY LOW VOLTAGE DROP (0.75 Vmax) OVER FULL TEMP. RANGE
- OUTPUT CURRENT UP TO 500 mA
- +80/-80 V LOAD DUMP PROTECTION
- OVERVOLTAGE AND REVERSE VOLTAGE PROTECTIONS
- SHORT CIRCUIT PROTECTION AND THER-MAL SHUT-DOWN (with hysteresis)
- LOW START UP CURRENT


#### DESCRIPTION

The L4945 is a monolithic integrated circuit in Versawatt package specially designed to provide a stabilized supply voltage for automotive and industrial electronic systems. Thanks to its very low voltage drop, in automotive applications the L4945 can work

correctly even during the cranking phase, when the battery voltage could fall as low as 6 V. Furthermore, it incorporates a complete range of protection circuits against the dangerous overvoltages always present on the battery rail of the car.



#### **BLOCK DIAGRAM**




October 1988 1/3

Symbol	Parameter	Value	Unit
Vı	Forward Input Voltage	35	V
V,	Reverse Input Voltage Positive Transient Peak Voltage (t = 300 ms) Negative Transient Peak Voltage (t = 100 ms)	– 18 80 – 80	V V V
TJ	Junction Temperature Range	- 40 to 150	°C
T <sub>OP</sub>	Operating Temperature Range	- 40 to 125	°C
T <sub>stg</sub>	Storage Temperature	- 55 to 150	°C

#### THERMAL DATA

Rth I-case	Thermal Resistance Junction-case	Max	3	°C/W	

# PIN CONNECTION (top view)




**ELECTRICAL CHARACTERISITCS** (refer to the test circuit,  $V_1$  = 14. 4 V,  $C_0$  = 47/ $\mu$ F, ESR < 10  $\Omega$ , - 40 °C <  $T_J$  < 125 °C, unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
Vo	Output Voltage Range	I <sub>o</sub> = 5 mA to 500 mA Over Full T Range	4.80	5.00	5.20	\ \ \ \ \
		T <sub>J</sub> = 25 °C	4.90	5.00	5.10	V
Vı	Operating Input Voltage	$I_0 = 5 \text{ mA to (*) } 500 \text{ mA}$	6		26	V
ΔV <sub>o</sub>	Line Regulation	$V_1 = 6 \text{ V to } 26 \text{ V}$ ; $I_0 = 5 \text{ mA}$		5	50	mV
ΔV <sub>o</sub>	Load Regulation	$I_0 = 5 \text{ mA to } 500 \text{ mA}$		15	60	mV
V <sub>d</sub>	Dropout Voltage	$I_0 = 500 \text{ mA}, T_J = 25 \text{ °C}$		0.40	0.55	V
		Over Full T Range			0.75	V
Ιq	Quiescent Current	I <sub>o</sub> = 0 mA, T <sub>J</sub> = 25 °C		5	10	mA
		I <sub>o</sub> = 0 mA Over Full T		6.5	13	mA
		I <sub>o</sub> = 500 mA Over Full T		110	180	mA
$\frac{\Delta V_o}{T}$	Temperature Output Voltage Drift			- 0.5		mV/°C
SVR	Supply Volt. Rej.	$\begin{split} I_o &= 350 \text{ mA} \text{ ; f} = 120 \text{ Hz} \\ C_o &= 100  \mu\text{F} \text{ ;} \\ V_i &= 12  V \pm 5  V_{pp} \end{split}$	50	60		dB
I <sub>sc</sub>	Output Short Circuit Current		0.50	0.80	1.50	Α

<sup>(\*)</sup> For a DC voltage  $26 < V_1 < 35 V$  the device is not operating.



#### **TEST CIRCUIT**



#### **FUNCTIONAL DESCRIPTION**

The block diagram shows the basic structure of the device: the reference, the error amplifier, the driver, the power PNP, the protection functions.

The power stage is a Lateral PNP transistor which allows a very low dropout voltage (typ. 400 mV at  $T_J = 25$  °C, max. 750 mV over the full temperature range @  $I_O = 500$  mA). The typical curve of the dropout voltage as a function of the junction temperature is shown in Fig. 1 : that is the worst case, where  $I_O = 500$  mA.


The current consumption of the device (quiescent current) is maximum 10 mA - over full T - when no load current is required.

The internal antisaturation circuit allows a drastic reduction in the current peak which takes place during the start up.

The three gain stages (operational amplifier, driver and power PNP) require the external capacitor ( $C_{Omin} = 20~\mu F$ ) to guarantee the global stability of the system.

Load dump protection ( $\pm$  80 V, t = 300 ms), reverse voltage (- 18 V) and short circuit protection, thermal shutdown are the main features that make the L4945 specially suitable for applications in the automotive environment.

Figure 1 : Typical Dropout Voltage vs.  $T_j$  (lo = 500 mA).







# 5V-0.5A VERY LOW DROP REGULATOR WITH RESET

ADVANCE DATA

Pentawatt

- PRECISE OUTPUT VOLTAGE (5V±4%) OVER FULL TEMPERATURE RANGE (-40 / 125 °C)
- VERY LOW VOLTAGE DROP (0.75Vmax)
  OVER FULL T RANGE
- OUTPUT CURRENT UP TO 500mA
- RESET FUNCTION
- POWER-ON RESET DELAY PULSE DEFINED BY THE EXTERNAL CAPACITOR
- + 80V LOAD DUMP PROTECTION
- -80V LOAD DUMP PROTECTION
- REVERSE VOLTAGE PROTECTION

# SHORT CIRCUIT PROTECTION AND THER-MAL SHUT-DOWN (with hysteresis) LOW START UP CURRENT


correctly even during the cranking phase, when the battery voltage could fall as low as 6V. Furthermore, it incorporates a complete range of protection circuits against the dangerous overvoltages always present on the battery rail of the car. The reset function makes the device particularly suited to supply microprocessor based systems: a signal is available (after an externally programmable delay) to reset the microprocessor at power-on phase; at power-off, this signal becomes low inhibiting the microprocessor.

ORDER CODE: L4947

#### **DESCRIPTION**

The L4947 is a monolithic integrated circuit in Pentawatt package specially designed to provide a stabilized supply voltage for automotive and industrial electronic systems. Thanks to its very low voltage drop, in automotive applications the L4947 can work

#### **BLOCK DIAGRAM**




1/5

Symbol	Parameter	Value	Unit
V <sub>1</sub>	DC Input Voltage	35	V
	DC Reverse Input Voltage	<u> </u>	V
	Transient Input Overvoltages :		
	Load Dump :	80	V
	5ms ≤ t <sub>rise</sub> ≤ 10ms		
	$\tau_f$ Fall Time Constant = 100ms		
	$R_{\text{SOURCE}} \ge 0.5\Omega$		l
	Field Decay:	- 80	V
	$5\text{ms} \le t_{\text{fall}} \le 10\text{ms}, R_{\text{SOURCE}} \ge 10\Omega$		
	τ <sub>r</sub> Rise Time Constant = 33ms	1.100	V
	Low Energy Spike :	± 100	V
	$t_{rise} = 1\mu s$ , $t_{fall} = 500\mu s$ , $R_{SOURCE} \ge 10\Omega$		
	f <sub>r</sub> Repetition Frequency = 5Hz		
VR	Reset Output Voltage	35	V
T <sub>J</sub> , T <sub>stg</sub>	Junction and Storage Temperature Range	- 55 to 150	°C

#### THERMAL DATA

R <sub>th I-case</sub>	Thermal Resistance Junction-case	Max	3.5	°C/W	

# PIN CONNECTION (top view)



**ELECTRICAL CHARACTERISTICS** (refer to the test circuit,  $V_I$  = 14. 4V,  $C_o$  = 47 $\mu$ F, ESR < 10 $\Omega$ , R<sub>p</sub> = 1K $\Omega$ , R<sub>L</sub> = 1K $\Omega$ , -40°C  $\leq$  T<sub>J</sub>  $\leq$  125°C, unless otherwise specified)


Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
Vo	Output Voltage	I <sub>o</sub> = 5mA to 500mA Over Full T Range	4.80	5.00	5.20	٧
		T <sub>J</sub> = 25°C	4.90	5.00	5.10	٧
V <sub>i</sub>	Operating Input Voltage	$I_o = 5mA \text{ to (*) } 500mA$	6		26	٧
ΔV <sub>o</sub>	Line Regulation	$V_i = 6V \text{ to } 26V \text{ ;}$ $I_o = 5\text{mA}$		5	50	mV
$\Delta V_0$	Load Regulation	$I_0 = 5mA \text{ to } 500mA$		15	60	mV
V <sub>I</sub> - V <sub>o</sub>	Dropout Voltage	I <sub>o</sub> = 500mA, T <sub>J</sub> = 25°C Over Full T Range		0.40	0.55 0.75	V V
Iq	Quiescent Current	$I_o = 0$ mA, $T_J = 25$ °C $I_o = 0$ mA Over Full T $I_o = 500$ mA Over Full T		5 6.5 110	10 13 180	mA mA mA
$\frac{\Delta V_o}{T}$	Temperature Output Voltage Drift			- 0.5		mV/°C

# **ELECTRICAL CHARACTERISTICS** (continued)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
SVR	Supply Volt. Rej.	$I_o = 350 mA$ ; $f = 120 Hz$ $C_o = 100 \mu F$ ; $V_i = 12 V \pm 5 V_{pp}$	50	60		dB
Isc	Output Short Circuit Current		0.50	0.80	1.50	Α
V <sub>R</sub>	Reset Output Saturation Voltage	$ \begin{aligned} 1.5V &< V_{o} &< V_{RT \ (off)}, \\ I_{B} &= 1.6 mA \\ 3.0 &< V &< V_{o} &< V_{RT \ (off)}, \\ I_{B} &= 8 mA \end{aligned} $			0.40	V V
I <sub>R</sub>	Reset Output Leakage Current	V <sub>O</sub> in Regulation, V <sub>R</sub> = 5V			50	μА
V <sub>RT peak</sub>	Power On-Off Reset out Peak Voltage	1KΩ Reset Pull-up to V <sub>o</sub>		0.65	1.0	٧
V <sub>RT (off)</sub>	Power OFF V <sub>o</sub> Threshold	V <sub>o</sub> @ Reset Out H to L Transition	4.75	V <sub>o</sub> - 0.15		V
V <sub>RT (on)</sub>	Power ON V <sub>o</sub> Threshold	Vo @ Reset Out L to H Transition		V <sub>RT (off)</sub> + 0.05	V <sub>o</sub> – 0.04	V
V <sub>Hyst</sub>	Power ON-Off Hysteresis	V <sub>RT (on)</sub> - V <sub>RT (off)</sub>		0.05		٧
V <sub>d</sub>	Delay Comparator Threshold	V <sub>d</sub> @ Reset Out L to H Transition	3.65	4.00	4.35	٧
		V <sub>d</sub> @ Reset Out H to L Transition	3.20	3.55	3.90	V
V <sub>dH</sub>	Delay Comparator Hysteresis			0.45		٧
l <sub>d</sub>	Delay Capacitor Charging Current	$V_{d} = 3V, T_{J} = 25^{\circ}C$		20		μΑ
V <sub>disch</sub>	Delay Capacitor Discharge Voltage	Vo < V <sub>RT (off)</sub>		0.55	1.20	٧
T <sub>d</sub>	Power on Reset Delay Time	$C_d = 100nF, T_J = 25^{\circ}C$	10	20	30	ms

<sup>(\*)</sup> For a DC voltage  $26 < V_1 < 35V$  the device is not operating.

### **TEST CIRCUIT**



#### FUNCTIONAL DESCRIPTION

The L4947 is a very low drop 5V/0.5A voltage regulator provided with a reset function and therefore particularly suited to meet the requirements of supplying the microprocessor systems used in automotive and industrial applications.

The block diagram shows the basic structure of the device: the reference, the error amplifier, the driver, the power PNP, the protection and reset functions.

The power stage is a Lateral PNP transistor which allows a very low dropout voltage (typ. 400mV at  $T_J = 25^{\circ}\text{C}$ , max. 750mV over the full temperature range @  $I_O = 500\text{mA}$ ). The typical curve of the dropout voltage as a function of the junction temperature is shown in Fig. 1 : that is the worst case, where  $I_O = 500\text{mA}$ .

The current consumption of the device (quiescent current) is maximum 13mA - over full T - when no load current is required.

The internal antisaturation circuit allows a drastic reduction in the current peak which takes place during the start up.

The reset function supervises the regulator output voltage inhibiting the microprocessor when the de-

vice is out of regulation and resetting it at the power-on after a settable delay. The reset is LOW when the output voltage value is lower than the reset threshold voltage. At the power-on phase the output voltage increases (see Fig. 2) and - when it reaches the power-on Vo threshold  $V_{\rm RT}$  (On) - the reset output becomes HIGH after a delay time set by the external capacitor  $C_{\rm d}.$  At the power-off the output voltage decreases : at the  $V_{\rm RT(Off)}$  threshold value (Vo-0.15V typ. value) the reset output instantaneously goes down (LOW status) inhibiting the microprocessor. The typical power on-off hysteresis is  $50\,{\rm mV}.$ 

The three gain stages (operational amplifier, driver and power PNP) require the external capacitor ( $C_{omin} = 20 \mu F$ ) to guarantee the global stability of the system.

Load dump and field decay protections ( $\pm$  80V), reverse voltage (- 18V) and short circuit protection, thermal shutdown are the main features that make the L4947 specially suitable for applications in the automotive environment.

Figure 1: Typical Dropout Voltage vs. T<sub>i</sub> (I<sub>o</sub> = 500mA).





Figure 2: Reset Waveforms: (1) Without External C

(1) Without External Capacitor  $C_d$ . (2) With External Capacitor  $C_d$ .








# VERY LOW DROP VOLTAGE REGULATOR

- OUPUT CURRENT IN EXCESS OF 400mA
- INPUT/OUTPUT DROP TYP. 0.25V at 150mA OVER FULL TEMPERATURE RANGE
- OVERVOLTAGE PROTECTION (± 40V)
- REVERSE POLARITY PROTECTION
- FOLDBACK CURRENT LIMITING
- THERMAL SHUTDOWN
- VERY LOW QUIESCENT CURRENT




#### DESCRIPTION

The LM2930A is an improved version of the LM2930 5V voltage regulator which features an output current rating of 400mA with a dropout voltage of 0.4V typ. (Tj = 25°C). At 150mA the dropout voltage falls to 0.2V. Moreover, the LM2930A includes  $\pm$  40V input overvoltage protections plus reverse polarity protection, thermal shutdown and foldback current limiting. Designed primarily for automotive applica-

tions, the LM2930A protects both itself and the load from load dump field decays transients and incorrect battery connection. The low voltage drop of this device allows correct operation even during starting when the battery voltage can fall below 6V. The LM2930A is available in a T0-220 plastic power package.

#### **BLOCK DIAGRAM**




September 1988 1/3

Symbol	Parameter	Value	Unit
Vı	DC Input Voltage	35	V
	DC Input Reverse Voltage	- 18	l v
ĺ	Transient Input Overvoltage :		1
	Load Dump:	+ 40	V
	$5ms \le T_{rise} \le 10ms$ ,		
	$\tau_f$ Fall Time Constant = 100ms,		
1	$R_{\text{source}} \ge 0.5\Omega$		ì
	Field Decay:	- 40	V
	$5\text{ms} \le t_{\text{fall}} \le 10\text{ms}$ .		
	t <sub>r</sub> Rise Time Constant = 33ms,		
	R <sub>source</sub> ≤ 10Ω		
T <sub>J</sub> , T <sub>stg</sub>	Junction and Storage Temperature Range	- 55 to 150	°C

#### THERMAL DATA

R <sub>th J-case</sub>	Thermal Resistance Junction-case	Max	4	°C/W

#### PIN CONNECTION (top view)




#### TEST AND APPLICATION CIRCUIT

The output capacitor is required for stability. Though the 100  $\mu\text{F}$  shown is the minimum recommended value, actual size and type may vary depending upon the application load and temperature range. Capacitor effective series resistance (ESR) also factors in the IC stability. Since ESR varies from one brand to the next, some bench work may be required to determine the minimum capacitor value to use in production. Worst-case is usually determined at the minimum ambient temperature and maximum load expected.

Output capacitors can be increased in size to any desired value above the minimum. One possible purpose of this would be to maintain the output voltages during brief conditions of negative input transients that might be characteristic of a particular system.

Capacitors must also be rated at all ambient temperature expected in the system. Many aluminum type electrolytics will freeze at temperatures less than  $-30\,^{\circ}$ C, reducing their effective capacitance to zero. To maintain regulator stability down to  $-40\,^{\circ}$ C, capacitors rated at that temperature (such as tantalums) must be used.



# **ELECTRICAL CHARACTERISTICS** (V<sub>i</sub> = 14.4 V, Co = 100 $\mu$ F, T<sub>j</sub> = 25 $^{\circ}$ C unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
Vo	Output Voltage	6 V $\leq$ V $_{1}$ $\leq$ 26 V (*), 5 mA $\leq$ I $_{o}$ $\leq$ 400 mA	4.80	5.00	5.20	V
ΔV <sub>o</sub>	Line Regulation	6 V ≤ V₁ ≤ 26 V, I₀ = 5 mA		5	50	mV
ΔV <sub>o</sub>	Load Regulation	$5 \text{ mA} \leq I_o \leq 400 \text{ mA}$		15	75	mV
R <sub>o</sub>	Output Impedance	100 mA <sub>DC</sub> & 10 mArms, 100 Hz – 10 KHz		200		mΩ
l <sub>d</sub>	Quiescent Current	$I_o = 5 \text{ mA}$ $I_o = 150 \text{ mA}$		0.8 22	2 40	mA mA
e <sub>N</sub>	Output Noise Voltage	10 Hz – 100 KHz		140		μVrms
LTS	Long Term Stability			20		mV/1000 hr
SVR	Supply Voltage Rejection	$\begin{array}{l} f_o = 120 \ Hz \ \ V_I = V_o \ + \ 3 \ V + \ 2 \ V_{PP} \\ Co \ = 100 \ \mu F \end{array}$		60		dB
Io	Current Limit			800		mA
$V_1 - V_0$	Dropout Voltage	I <sub>o</sub> = 150 mA I <sub>o</sub> = 400 mA		0.2 0.4	0.4 0.7	V V
I <sub>SC</sub>	Output Short Circuit Current (foldback condition)			350	500	mA

<sup>⊗</sup> Note: For a DC voltage 26 V < Vı < 35 V the device is not operating

# **ELECTRICAL CHARACTERISTICS** (V<sub>1</sub> = 14.4 V, C<sub>O</sub> = 100 $\mu$ F, $-40 \le T_j \le 125$ °C (see note1) unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
Vo	Output Voltage	6.5 V $\leq$ Vi $\leq$ 26 V, 5 mA $\leq$ I <sub>0</sub> $\leq$ 400 mA	4.70	5.00	5.30	V
ΔV <sub>o</sub>	Line Regulation	6.5 V ≤ V₁ ≤ 26 V, I₀ = 5 mA		10	75	mV
ΔVo	Load Regulation	5 mA ≤ I <sub>o</sub> ≤ 400 mA		22	110 ·	mV
I <sub>d</sub>	Quiescent Current	I <sub>o</sub> = 5 mA I <sub>o</sub> = 150 mA		1.2 40	3 70	mA mA
I <sub>o</sub>	Current Limit			870		mA
$V_i - V_o$	Dropout Voltage	I <sub>o</sub> = 150 mA I <sub>o</sub> = 400 mA		0.25 0.5	0.5 0.9	V V
I <sub>sc</sub>	Output Short Circuit Current (foldback condition)			230		mA

Note: 1. Design limits are guaranteed by statistical control on production samples over the indicated temperature and supply voltage ranges
These limits are not used to calculate outgoing quality levels








# VERY LOW DROP VOLTAGE REGULATOR

- OUTPUT CURRENT IN EXCESS OF 400mA
- INPUT/OUTPUT DROP TYP. 0.2 V AT 150mA
- OVERVOLTAGE PROTECTION (± 60 V)
- REVERSE POLARITY PROTECTION
- FOLDBACK CURRENT LIMITING
- THERMAL SHUTDOWN
- VERY LOW QUIESCENT CURRENT


#### DESCRIPTION

The LM2931A is an improved version of the LM2931 5 V voltage regulator which features an output current rating of 400mA with a dropout voltage of 0.4V typ. ( $T_J = 25$  °C). At 150mA the dropout voltage falls to 0.2V. A special feature of this device is the low quiescent current of 2mA at 10mA output current which makes it ideal for standby and backup applications. Designed for automotive applications, the LM2931A protects itself and the load from  $\pm$  60V load dump and field decay transients and battery reversal. It also includes a thermal shutdown circuit and a foldback current limiter. The low voltage drop



of the LM2931A allows correct operation of 5V automotive equipment during starting when the battery voltage can fall below 6V. The LM2931A is available in a TO-220 plastic power package.

#### **BLOCK DIAGRAM**




Symbol	Parameter	Value	Unit
Vı	DC Input Voltage	35	V
	DC Input Reverse Voltage	- 18	l v
ļ	Transient Input Overvoltage :		ļ
	Load Dump :	+ 60	V
	$5ms \le T_{rise} \le 10ms$ ,		
	$\tau_f$ Fall Time Constant = 100ms,		i
	$R_{\text{source}} \ge 0.5\Omega$		1
	Field Decay :	- 60	V
	$5ms \le t_{fall} \le 10ms$		
	t <sub>r</sub> Rise Time Constant = 33ms,		
	R <sub>source</sub> ≤ 10Ω		
T <sub>J</sub> , T <sub>stg</sub>	Junction and Storage Temperature Range	- 55 to 150	°C


#### THERMAL DATA

R <sub>th J-case</sub>	Thermal Resistance Junction-case	Max.	4	°C/W

#### PIN CONNECTIONS (top view)



#### **TEST AND APPLICATION CIRCUIT**



The output capacitor is required for stability. Though the 100  $\mu$ F shown is the minimum recommended value, actual size and type may vary depending upon the application load and temperature range. Capacitor effective series resistance (ESR) also factors in the IC stability. Since ESR varies from one

brand to the next, some bench work may be required to determine the minimum capacitor value to use in production. Worst-case is usually determined at the minimum ambient temperature and maximum load expected.

Output capacitors can be increased in size to any desired value above the minimum. One possible purpose of this would be to maintain the output voltages during brief conditions of negative input transients that might be characteristic of a particular system.

Capacitors must also be rated at all ambient temperature expected in the system. Many aluminum type electrolytics will freeze at temperatures less than  $-30\,^{\circ}\text{C}$ , reducing their effective capacitance to zero. To maintain regulator stability down to  $-40\,^{\circ}\text{C}$ , capacitors rated at that temperature (such as tantalums) must be used.



# **ELECTRICAL CHARACTERISTICS** ( $V_1$ = 14.4V, $C_O$ = 100 $\mu$ F, $T_j$ = 25°C unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
Vo	Output Voltage	$6V \le V_1 \le 26V$ , $5mA \le I_0 \le 400mA$	4.80	5.00	5.20	V
ΔV <sub>o</sub>	Line Regulation	$6V \le V_1 \le 26V$ , $I_o = 5mA$		5	50	mV
ΔV <sub>o</sub>	Load Regulation	$5mA \le I_0 \le 400mA$		15	75	mV
R <sub>o</sub>	Output Impedance	100mA <sub>DC</sub> & 10mArms, 100Hz - 10KHz		200		mΩ
I <sub>d</sub>	Quiescent Current	Current $I_0 = 5mA$ $I_0 = 150mA$	0.8 22	2 40	mA mA	
e <sub>N</sub>	Output Noise Voltage	10Hz - 100KHz		140		μVrms
LTS	Long Term Stability			20		mV/ 1000 hr
SVR	Supply Voltage Rejection	$f_o = 120Hz, V_1 = V_o + 3V + 2V_{PP}$ $C_o = 100\mu F$		60		dB
I <sub>o</sub>	Current Limit			800		mA
V <sub>I</sub> -V <sub>o</sub>	Dropout Voltage	I <sub>o</sub> = 150mA I <sub>o</sub> = 400mA		0.2 0.4	0.4 0.7	V
I <sub>sc</sub>	Output Short Circuit Current (foldback condition)			350	500	mA

# **ELECTRICAL CHARACTERISTICS** ( $V_1$ = 14.4V, $C_O$ = 100 $\mu$ F, 40 $\leq$ $T_J$ $\leq$ 125°C (see note 1) unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
Vo	Output Voltage	$6.5V \le V_i \le 26V$ ,(see note 2), $5mA \le I_o \le 400mA$	4.70	5.00	5.30	V
$\Delta V_o$	Line Regulation	$6.5V \le V_1 \le 26V, I_0 = 5mA$		10	75	mV
$\Delta V_o$	Load Regulation	Regulation $5mA \le I_o \le 400mA$		22	110	mV
Id	Quiescent Current	I <sub>o</sub> = 5mA I <sub>o</sub> = 150mA		1.2 40	3 70	mA mA
lo	Current Limit		j	870		mA
V <sub>I</sub> -V <sub>o</sub>	Dropout Voltage	I <sub>o</sub> = 150mA I <sub>o</sub> = 400mA		0.25 0.5	0.5 0.9	V
I <sub>sc</sub>	Output Short Circuit Current (foldback condition)			230		mA

Notes: 1. Design limits are guaranteed by statistical control on production samples over the indicated temperature and supply voltage ranges
These limits are not used to calculate outgoing quality levels.

<sup>2.</sup> For a DC voltage 26V < VI < 35V the device is not operating.




# EPITAXIAL PLANAR NPN

ADVANCE DATA

#### ■ DAMPER DIODE

#### AUTOMOTIVE

■ SWITCHING APPLICATION



INTERNAL SCHEMATIC DIAGRAM

# DESCRIPTION The SGSD93E/93F/93G are silicon epitaxial planar

NPN transistors in Darlington configuration mounted in Jedec TO-220 plastic package.

### ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value			Unit
		SGSD93E	SGSD93F	SGSD93G	
V <sub>CBO</sub>	Collector-base Voltage (I <sub>E</sub> = 0)	160	180	200	V
V <sub>CES</sub>	Collector-emitter Voltage (V <sub>BE</sub> = 0)	140	160	180	٧
V <sub>CEO</sub>	Collector-emitter Voltage (I <sub>B</sub> = 0)	140	160	180	V
V <sub>EBO</sub>	Emitter-base Voltage (I <sub>C</sub> = 0)		5		
Ic	Collector Current		12		Α
I <sub>CM</sub>	Collector Peak Current		15		Α
Ι <sub>Β</sub>	Base Current		0.2		Α
P <sub>tot</sub>	Total Dissipation at T <sub>c</sub> < 25 °C	80			W
T <sub>stg</sub>	Storage Temperature	- 65 to 150		°C	
Tı	Max. Operating Junction Temperature		150		□°C

1/3 October 1988

# SGSD93E/SGSD93F/SGSD93G

#### THERMAL DATA

_					
	R <sub>th J-case</sub>	Thermal Resistance Junction-case	Max	1.56	°C/W


# **ELECTRICAL CHARACTERISTICS** ( $T_{case} = 25 \, ^{\circ}\text{C}$ unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
Ісво	Collector Cutoff Current $(I_E = 0)$	$V_{CB} = 160 \text{ V}$ for SGSD93 $V_{CB} = 180 \text{ V}$ for SGSD93 $V_{CB} = 200 \text{ V}$ for SGSD93	F		50 50 50	μΑ μΑ μΑ
		$ \begin{array}{llllllllllllllllllllllllllllllllllll$	F		2 2 2	mA mA mA
I <sub>CEO</sub>	Collector Cutoff Current (I <sub>B</sub> = 0)	V <sub>CE</sub> = 140 V for SGSD93 V <sub>CE</sub> = 160 V for SGSD93 V <sub>CE</sub> = 180 V for SGSD93	F		0.5 0.5 0.5	mA mA mA
I <sub>EBO</sub>	Emitter Cutoff Current (I <sub>C</sub> = 0)	V <sub>BE</sub> = -5 V			0.1	mA
V <sub>CEO(sus)</sub> *	Collector-emitter Sustaining Voltage	for SGSD93 for SGSD93 for SGSD93	<b>F</b> 160			> >
V <sub>CE(sat)</sub> *	Collector-emitter Saturation Voltage	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	°C		1.4 2.0 1.4 2.2 1.6	< < < <
V <sub>BE(sat)</sub> *	Base-emitter Saturation Voltage	$\begin{split} I_C &= 5 \text{ A } I_B = 5 \text{ mA} \\ I_C &= 10 \text{ A} I_B = 20 \text{ mA} \\ I_C &= 5 \text{ A } I_B = 5 \text{ mA } T_c = 150 \\ I_C &= 5 \text{ A } I_B = 5 \text{ mA } T_c = -40 \end{split}$			2.0 2.8 2.0 2.2	< < < <
h <sub>FE</sub> *	DC Current Gain	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	500 1000 1000 750		20000	
V <sub>F</sub> *	Diode Forward Voltage	I <sub>F</sub> = 5 A I <sub>F</sub> = 10 A			1.8 3.0	<b>&gt;</b>
h <sub>fe</sub>	Small Signal Current Gain	I <sub>C</sub> = 1 A V <sub>CE</sub> = 5 V f = 5 M	Hz	25		
	RESISTIVE LOAD					
t <sub>on</sub> t <sub>s</sub> t <sub>f</sub>	Turn-on Time Storage Time Fall Time	$I_{C} = 6 \text{ A}$ $I_{B1} = -I_{B2} = 24 \text{ m}$ $V_{CC} = 30 \text{ V}$	A 500 1.4 1.5	700 3.2 2.5	1100 5.0 4.5	ns µs µs


 $<sup>^{\</sup>star}$  Pulsed : pulsed duration = 300  $\mu s,$  duty cycle = 1 5 %




## Safe Operating Areas.




#### Collector-emitter Saturation Voltage.




### Emitter-collector Voltage.



# DC Current Gain.



Base-emitter Saturation Voltage.





# SUPPLY VOLTAGE SUPERVISORS

- POWER-ON RESET GENERATOR
- AUTOMATIC RESET GENERATION AFTER VOLTAGE DROP
- WIDE SUPPLY VOLTAGE RANGE ... 3 V TO 18 V
- PRECISION VOLTAGE SENSOR
- TEMPERATURE-COMPENSATED VOLTAGE REFERENCE
- TRUE AND COMPLEMENT RESET OUTPUTS
- EXTERNALLY ADJUSTABLE PULSE WIDTH

#### DESCRIPTION


The TL7700A series are monolithic integrated circuit supply voltage supervisors specifically designed for use as reset controllers in microcomputer and microprocessor systems. During power-up the device tests the supply voltage and keeps the RESET and RESET outputs active (high and low, respectively) as long as the supply voltage has not reached its nominal voltage value. Taking RESIN low has the same effect. To ensure that the microcomputer system has reset, the TL7700A then initiates an internal time delay that delays the return of the reset outputs to their inactive states. Since the time delay for most microcomputers and microproces-

sors is in the order of several machine cycles, the device internal time delay is determined by an external time delay is determined by an external capacitor connected to the  $C_T$  input (pin 3).


$$t_d = 1.3 \times 10^4 \times C_T$$

Where :  $C_T$  is in farads (F) and  $t_d$  in seconds (s). In addition, when the supply voltage drops below the nominal value, the outputs will be active until the supply voltage returns to the nominal value. An external capacitor (typically  $0.1~\mu F$ ) must be connected to the REF output (pin 1) to reduce the influence of fast transients in the supply voltage.

The TL7700AI series is characterized for operation from – 25°C to 85°C; the TL7700AC series is characterized from 0°C to 70°C.



#### **BLOCK DIAGRAM**



\* TL7702A R1 = 0 $\Omega$ , R2 = open , TL7705A R1 = 7 8 K $\Omega$ , R2 = 10 K $\Omega$  ; TL7709A R1 = 19 7 K $\Omega$ , R2 = 10 K $\Omega$  ; TL7712A R1 = 32.7 K $\Omega$ , R2 = 10 K $\Omega$  ; TL7715A R1 = 43 4 K $\Omega$ , R2 = 10 K $\Omega$ 

Symbol	Parameter	Value	Unit
Vs	Supply Voltage, V <sub>CC</sub> (see note 1)	20	V
V <sub>i</sub>	Input Voltage Range at RESIN	- 0.3 to 20	V
V <sub>1</sub>	Input Voltage at SENSE: TL7702A (see note 2) TL7705A TL7709A TL7712A TL7715A	- 0.3 to 6 - 0.3 to 10 - 0.3 to 15 - 0.3 to 20 - 0.3 to 20	V V V
Іон	High-level Output Current at RESET	- 30	mA
I <sub>OL</sub>	Low-level Output Current at RESET	30	mA
T <sub>amb</sub>	Operating Free-air Temperature Range : TL77XXAI TL77XXAC	- 25 to 85 0 to 70	%
T <sub>stg</sub>	Storage Temperature Range	- 65 to 150	°C

Notes: 1. All voltage values are with respect to the network ground terminal.


2. For the TL7700A, the voltage applied to the SENSE terminal must never exceed Vs

#### RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Parameter		Max.	Unit	
Vs	Supply Voltage		3.6	18	V	
V <sub>IH</sub>	High-level Input Voltage at RESIN		2		V	
V <sub>IL</sub>	Low-level Input Voltage at RESIN	Low-level Input Voltage at RESIN		0.6	V	
V,	Voltage at Sense Input	TL7702A	. 0	See Note 3		
		TL7705A	0	10	1	
		TL7709A	0	15	V	
		TL7712A	0	20		
		TL7715A	0	20	]	
Гон	High-level Output Current at RESET			<b>– 16</b>	mA	
loL	Low-level Output Current at RESET			16	mA	
T <sub>amb</sub>	Operating Free-air Temperature Range	TL77 - AI	- 25 85			
		TL77 - AC	0	70	°C	

Note: 3 For proper operation of the TL7702A, the voltage applied to the SENSE terminal should not exceed V<sub>S</sub> – 1 V or 6 V, whichever is less

#### CONNECTION DIAGRAM AND ORDER CODE



Temperature Range	Plastic Minidip	S0-8
Commercial 0 to 70 °C	TL77XXACP	TL77XXACD
Industrial - 40 to 85 °C	TL77XXAIP	TL77XXAID

#### THERMAL DATA

Rth I-amb	Thermal Resistance Junction-ambient	Max.	120	°C/W

# **ELECTRICAL CHARACTERISTICS** these specifications unless otherwise specified, apply for : $T_{amb} = -25$ to 85 °C (TLXXAI); $T_{amb} = 0$ to 70 °C (TL77XXAC)

Symbol	Parameter		Test Conditions (1)	Min.	Тур.	Max.	Unit
V <sub>OH</sub>	High-level Output Voltage at RESET		I <sub>OH</sub> = - 16 mA	V <sub>S</sub> -1.5			٧
VoL	Low-Level Output Voltage a	at RESET	I <sub>OL</sub> = 16 mA			0.4	V
V <sub>ref</sub>	Reference Voltage		T <sub>amb</sub> = 25 °C	2.48	2.53	2.58	V
V <sub>T</sub>	Threshold Voltage at	TL7702A		2.48	2.53	2.58	
	SENSE Input	TL7705A		4.5	4.55	4.6	
		TL7709A	V <sub>S</sub> = 3.6 V to 18 V	7.5	7.6	7.7	٧
		TL7712A	T <sub>amb</sub> = 25 °C	10.6	10.8	11.0	
		TL7715A		13.2	13.5	13.8	
V <sub>T</sub>	Threshold Voltage at	TL7702A		2.45	2.53	2.58	
	SENSE Input	TL7705A		4.45	4.55	4.6	
		TL7709A	V <sub>S</sub> = 3.6 V to 18 V	7.4	7.6	7.7	V
		TL7712A		10.4	10.8	11.0	
		TL7715A		13.0	13.5	13.8	
V <sub>T+</sub> , V <sub>T-</sub>	Hysteresis (2) at SENSE	TL7702A			10		
	Input	TL7705A			15		
		TL7709A	V <sub>S</sub> = 3.6 V to 18 V		20		mV
		TL7712A	T <sub>amb</sub> = 25 °C		35		
		TL7715A			45		
I <sub>1</sub>	Input Current at RESIN Inp	ut	$V_t = 2.4 \text{ V to } V_S$			20	
			V <sub>1</sub> = 0.4 V			- 100	
11	Input Current at SENSE Input	TL7702A	V <sub>ref</sub> < V <sub>1</sub> < V <sub>S</sub> -1.5 V		0.5	2	μА
I <sub>OH</sub>	High-level Output Current a	at RESET	V <sub>O</sub> = 18 V			50	
I <sub>OL</sub>	Low-level Output Current a	t RESET	V <sub>O</sub> = 0 V			- 50	
Is	Supply Current		All Inputs and out. open		1.8	3.3	mA

1. All characteristics are measured with C = 0.1  $\mu$ F from Pin 1 to GND, and with C = 0.1  $\mu$ F from Pin 3 to GND. Notes:

<sup>...</sup> If the difference between the positive going input threshold voltage  $V_{T+}$ , and the negative going input threshold voltage,  $V_{T-}$ 

#### SWITCHING CHARACTERISTICS

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
tpı	Pulse Width at SENSE Input	$V_{1h} = V_{1typ} + 0.04 \times V_1$ $V_{1L} = V_{1typ} - 0.04 \times V_1$	0.9			μs
tpi	Pulse Width at RESIN Input		0.4			μs
tpo	Pulse Width at Output	$C_f = 0.1 \ \mu F$	0.65	1.3	2.6	ms
t <sub>pdHL</sub>	Propagation Delay Time from RESIN to RESET	$C_L = 100 \text{ pF}  V_S = 5 \text{ V}$ $R_L = 4.7 \text{ K}\Omega$			1	μs
t <sub>r/f</sub>	Rise/Falltime at RESET and RESET	$\begin{array}{ccc} C_L = 10 \text{ pF} & V_S = 5 \text{ V} \\ R_L = 4.7 \text{ K}\Omega \end{array}$			1	μѕ

Figure 1: Multiple Power Supply System Reset Generation.





Figure 2: Reset Controller for μP.






# CAR ALTERNATOR REGULATOR

#### PRELIMINARY DATA


- ALTERNATOR VOLTAGE CONTROL
- COMPLETE FAULT DIAGNOSTICS
- INTERNAL DRIVER FOR 3W LAMP
- LAMP SHORT CIRCUIT PROTECTION
- SENSING INTERRUPT PROTECTION
- 100V DUMP PROTECTION
- 300V LOW ENERGY SPIKE PROTECTION
- THERMAL PROTECTION

# DESCRIPTION

The L585 is an integrated circuit designed for use with an external NPN darlington as a voltage regulator in a threephase alternator charging system. It includes fault diagnostic circuitry which drives a 3W warning lamp in fault conditions such as open or short circuit connections. Protection against load dump transients, short circuits and low energy spikes is incorporated.




#### **BLOCK DIAGRAM**



November 1988 1/6

#### PIN CONNECTIONS (top view).



#### **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Value		
Is	D. C. Supply Current Pulse " $(5ms \le t_{rise} \le 10ms, \tau_f \text{ fall time constant} = 100ms)$	200 600	mA mA	
V <sub>1</sub> , V <sub>13</sub> (*), V1 <sub>6</sub>	D. C. Voltages  Transient Voltages:	30	V	
	Load Dump: $5\text{ms} \le t_{\text{rise}} \le 10\text{ms},$ $\tau_{\text{f}} = 100\text{ms}, \; R_{\text{SOURCE}} \ge 0.5\Omega$ Low Energy Spikes: $t_{\text{rise}} = 100\mu\text{s}, \; \tau_{\text{fall}} = 300\mu\text{s}, \; R_{\text{SOURCE}} = 800\Omega$	200	V	
I <sub>13</sub>	Lamp Driver Current (ON state)	int. limited		
T <sub>J</sub> , T <sub>STG</sub>	Junction and Storage Temperature Range	- 55 to 150	°C	
P <sub>D</sub>	Power Dissipation at T <sub>amb</sub> = 80°C	875	mW	

#### THERMAL DATA

_					
	R <sub>th I-amb</sub>	Thermal Resistance Junction-ambient (*) for DIP 16	Max	80	°C/W
	Rth  -alumina(*)	Thermal Resistance Junction-alumina for SO-16	Max	50	°C/W

Note: Soldered on PC board that simulates an application with medium device density on board.

<sup>(\*)</sup> Thermal resistance junction-pins with the chip soldered on the middle of an alumina supporting substrate measuring 15 ö 20 mm; 0.65 mm thickness and infinite heathsink.

#### **PIN FUNCTIONS**

N°	Name	Functions
1	Alternator Voltage Sensing	Connection for voltage regulation sensing. $V_{ALT}$ can be changed modifying $R_1$ value. The regulation sensitivity is a function of R1 and is given by : $S = \frac{\Delta \ V_{ALT}}{\Delta \ R1} = 0.5 \text{mV}/\Omega$
		Δ R1
2-3	Filter Capacitor	A capacitor connected between these two pins filters the feedback signal from the regulated output and provides a capacitive hysteresis to avoid spurious switchings of the external darlington. Typically the input impedance is $15K\Omega$ .
4	Alternator Overvoltage Adjustment	When this pin is left floating the overvoltage threshold is a described in the specification. Typically the warning lamp is switched on when the voltage at this pin is greater than 3.5V. This threshold can be modified with a resistor between either the ground or pin 2.
5	GND	This pin must be connected to ground.
6	Darlington Driver	The internal open collector stage disables in PWM mode the external power darlington.
7-8-9	N.C.	These pins must be left floating.
10	IC Supply Voltage	Supply Voltage Input A 7.5V (typical) Zener is present at the input.
11	Oscillator Capacitor	A capacitor connected to ground sets the frequency of the internal oscillator. The frequency is given by : $f_{osc} = \frac{20 \times 10^{-6}}{8.4 \times C_{osc}}$
		8.4 x C <sub>osc</sub>
12	GND	This pin must be connected to ground.
13	Lamp Driver	Driver for External Alarm Lamp Internally protected agains short circuit (current limiting), load dump transients and, by means of a zener, against low energy spikes.
14	NC	Not connected.
15	Phase Voltage Sensing.	Connection for no charge sensing from the alternator.  The internal low threshold is typically 2.4V. By means of the external divider R3/R4 the threshold can be adjusted to give the required sensitivity.
16	Battery Voltage Sensing	Connection for Voltage Battery Sensing This pin senses a failure of the alternator-battery lead as the voltage difference V <sub>ALT</sub> -V <sub>BAT</sub> . The external resistor R2 limits the current in overvoltage protection.

# **ELECTRICAL CHARACTERISTICS** ( $V_s = 14.4V$ ; $-30^{\circ}C \le T_j \le 100^{\circ}C$ unless otherwise specified; refer to application circuit)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit

#### REGULATION

Vs	Operating Supply Voltage		6		25	V
Id	Quiescent Drain Current (pin 10)	$V_{10} = 5.5V$			24	mA
V <sub>ALT</sub>	Alternator Reg. Voltage	$T_j = 20^{\circ}\text{C}$ , 100ms After Ignition $R_1 = 1.3\text{K}\Omega$ (1)	14.26	14.55	14.84	V
		$T_{J} = -30^{\circ}C$	14.60		15.50	V
		$T_{J} = + 100^{\circ}C$	13.32		14.17	V
$\Delta V_{ALT}$	Voltage Reg. Range	10% < d < 90%		± 60		mV
S	Sensitivity to R <sub>1</sub> Variation	$S = dV_{ALT}/dR_1$	0.35		0.65	mV/Ω
TC <sub>nS</sub>	Normalized S Temperature Coeff.	1/S* dS/dT		- 2000		ppm/°C
V <sub>6 sat</sub>	Darlington Driver Satur. Voltage	I <sub>6</sub> = 20mA			200	mV
fs	Oscillation Frequency	C <sub>osc</sub> = 20nF	80		170	Hz
Ī <sub>1</sub>	Standby Current (pin 1)	V <sub>batt</sub> = 12V			2	mA

#### DIAGNOSTIC

V <sub>AH</sub>	Overcharging Voltage Threshold (2)	$T_{J} = 25^{\circ}C$ $R_{1} = 1.3K\Omega$ $V_{S} = V_{AH}$ (3)	1.054V <sub>A</sub>		1.086V <sub>A</sub>	٧
		$-30^{\circ}\text{C} < \text{T}_{\text{J}} < +100^{\circ}\text{C}$	1.049V <sub>A</sub>		1.091V <sub>A</sub>	V
V <sub>PL</sub>	Low Level Phase Voltage Threshold (no load) (4)	T <sub>J</sub> = 25°C - 30°C < T <sub>J</sub> < + 100°C	5 4.5	6 6	7 7.5	V V
V <sub>AS</sub>	Difference Between Altern. and Supply Voltage (5)	$T_{J} = 25^{\circ}C$ - 30°C < $T_{J}$ < + 100°C	2.33 2.00	3.10 3.31	3.88 4.18	V V
V <sub>1 3 sat</sub>	Lamp Driver Saturation Voltage	I <sub>1 3</sub> = 250mA			1.5	٧
V <sub>1 3 off</sub>	Lamp Driver Voltage Without Power Supply (6)				4.5	٧
t <sub>d</sub>	Alarm Delay	Cosc = 20nF	70		1.50	s

**Notes:** 1. d = 50 % the duty cycle of the output signal at pin 6.

- 2. The lamp is switched on with a fixed delay when the alternator voltage becomes higher than VAH (overcharge indication)
- 3. Measured 100 ms after turn-on
- 4. The lamp is switched on with a fixed delay when the voltage V<sub>P</sub> becomes lower than V<sub>PL</sub> (the alternator is not charging the battery).
- 5 The lamp is switched on when the cable B is broken (VALT VS becomes higher than VAS).
- 6 The lamp is switched on when the cable A is broken (IC without power voltage supply).
- 7. When the voltage at pin 1 is greater than V<sub>1 dp</sub> the internal darlington for the lamp driving is switched off.

#### **ELECTRICAL CHARACTERISTICS** (continued)

	Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
--	--------	-----------	-----------------	------	------	------	------

#### **PROTECTION**

T <sub>sh</sub>	Darlingtyon Thermal Shutdown Threshold		150			ŷ
V <sub>Zen</sub>	(pin 10) Zener Voltage	I <sub>O</sub> = 60mA I <sub>O</sub> = 130mA	6 6.2		8 8.2	V
V <sub>1dp</sub>	Overvoltage Protection Threshold (7)	$T_J = 25^{\circ}C$ - 30°C < $T_J$ < + 100°C	25 23	32	38 40	V V
1 3 sc	Lamp Driver Circuit Current		300		1500	mA
I <sub>Z13</sub>	Zener Capability Current during Low Energy Spikes	$V_{1 \ 3} = 110V @ T_{j} = 25^{\circ}C$ $V_{1} = 50V @ \tau_{f} = 100ms$			200	mA
V <sub>Z13</sub>	Zener Clamping Voltage	I <sub>1 3</sub> = 100mA@ t = < 3ms	110			V
		$I_{1 \ 3} = 40 \text{mA} @$ $t = < 6 \text{ms}, \ 0 \le T_J \le 100$	100			V
		- 30°C ≤ T <sub>J</sub> < 0	90			V

**Notes:** 1. d = 50% the duty cycle of the output signal at pin 6.

- 2 The lamp is switched on with a fixed delay when the alternator voltage becomes higher than VAH (overcharge indication).
- 3 Measured 100ms after turn-on
- 4 The lamp is switched on with a fixed delay when the voltage V<sub>P</sub> becomes lower than V<sub>PL</sub> (the alternator is not charging the battery).
- 5 The lamp is switched on when the cable B is broken (VA VS becomes higher than VAS).
- 6. The lamp is switched on when the cable A is broken (IC without power voltage supply)
- 7. When the voltage at pin 1 is greater than V<sub>1 do</sub> the internal darlington for the lamp driving is switched off.

#### CIRCUIT OPERATION

The L585 alternator regulator performs three main functions : regulation control fault diagnostics and protections.

#### REGULATION

The alternator voltage is compared with a reference voltage in an error amplifier (see block diagram), the output of which determines the duty cycle of the external darlington by comparison with the triangle wave form of the internal oscillator. This darlington switches the current in the excitation coil of the alternator.

The switching frequency is fixed and is set by the external capacitor Cosc (see application circuit).

Capacitive positive feedback (C<sub>F</sub>) and a monostable eliminate spurious switching caused by V<sub>ALT</sub> output noise and voltage drop at pin 10 during the turn on of the external darlington. The base current delivered to the external darlington is set by the resistor R<sub>B</sub> (see application circuit) and must be dimensioned according to the characteristics of this darlington and the maximum coil current.

#### DIAGNOSTIC

This circuit receives information from the battery, the alternator and one alternator phase. It indicates anomolous conditions by driving a 3W lamp. To prevent spurious fault warnings some indications are not displayed immediately but are delayed by a fixed time. No external components are needed to implement this delay since it is produced internally by dividing the internal oscillator with an eight-stage divider to give a delay of 128 periods. For a one second delay the oscillator frequency must be 128 Hz.

The lamp is driven after a delay when the following conditions occur: overcharging, phase low level (no charge) break or short circuit to GND in the alternator sense wire. In these two last cases the external darlington is switched off.

The diagnostic lamp is driven immediately when the cable connecting the alternator to the battery is broken (Va-Vbatt above 3.1 typ.) or when the IC is without power supply ( $V_{CE\,sat}$  of the lamp driver is 2.4V typ. in this case). The external capacitor  $C_D$ , at pin 13, avoids spurious alarms at  $-40^{\circ}C$ .

#### **PROTECTION**

#### SHORT CIRCUIT PROTECTION

The integrated darlington is protected against short circuits of the lamp. The short circuit current is limited at 600mA and if this condition persistes thermal protection will intervene.

#### DUMP PROTECTION


The whole IC is protected against load dump transients (100V, 100ms fall time constant with a rise time within 5-10ms) in the typical application circuit. The only component to which this transient is direct-

ly applied (no series resistances) is the lamp driver darlington. During transients the darlington is kept off and can withstand peak voltages of 100V. Additionally, the IC can withstand low energy spikes up to  $200V(t_{rise = 100\mu S}, \tau_f = 300\mu S, R_{Source} = 800 \text{ ohm})$  These spikes are clamped by an internal 100 V zener on the collector of the lamp driver darlington.

#### THERMAL PROTECTION

When the IC temperature reaches 170°C the lamp driver darlington is kept off.

Figure 1: Application Circuit.



The device is able to withstand all the voltage transients mentioned in ISO DP7637/1. If voltage transients more severe than the above ISO standard have to be withstood, an external protection device

(transil) must be connected between pin 15 and GND. For transients up to 250V,  $t_{pulse}=500\mu s,$   $R_{source}=47\Omega,$  the transil P6KE100P is recommended.






# ONE CHIP CAR ALTERNATOR REGULATOR

#### **ADVANCE DATA**


- NO EXTERNAL COMPONENTS
- PRECISE TEMPERATURE COEFFICIENT
- PRECISE REGULATED VOLTAGE
- HIGH OUTPUT CURRENT
- SHORT CIRCUIT PROTECTED
- REVERSE BATTERY PROTECTION
- TEVERSE BATTERT PROTECTION
- +80 V LOAD DUMP PROTECTION
- LOW ENERGY SPIKE PROTECTION
- THERMAL SHUTDOWN
- VERY LOW START UP VOLTAGE

#### DESCRIPTION

The L9480VB is a "single function" self-oscillating voltage regulator for car alternators. Integrating both the control section and the output power stage on a single chip, the L9480VB requires no external components, reducing significantly the cost of the system and increasing reliability.



#### **BLOCK DIAGRAM**




1/3

Symbol	Parameter	Value	Unit
Vs		80	V
Iclamp	Current into Low Energy Clamping Zener (T <sub>rise</sub> = 5μs ; T <sub>decay</sub> ≤ 2ms ; duty cycle ≤ 5%)	100	mA
lout	Maximum Output Current	5	Α
T <sub>J</sub> , T <sub>stg</sub>	Junction and Storage Temperature Range	- 55 to + 150	∘C

#### THERMAL DATA

R <sub>th J-case</sub>	Thermal Resistance Junction-case	Max	3	°C/W

#### PIN CONNECTIONS (top view)



#### DEVICE OPERATION

The alternator voltage, rectified by the auxiliary diode trio, is compared with an external reference and the resulting signal switches the output stage, driving the alternator field coil.

As the regulator is a self-oscillating type, the switching frequency depends on the whole system parameter set (including the alternator characteristics).

The regulator has an integrated filter in the voltage sensing path. Consequently it doesn't need -in the standard application- any external component.

Anyway an external capacitor  $(0.1 - 1\mu F)$  must be inserted between  $V_S$  and Ground guaranteeing the correct behaviour of the L9480VB when the rectifying diodes feature very high switching spikes that are not filtered by the device.

This external capacitor must also be used when the impedances of the cables connecting the alternator to the battery are so high to cause a superimposed ripple on the alternator voltage higher than 3-4V.

The L9480VB regulation voltage and the temperature coefficient may be independently set by suited metal mask selections; furthermore the regulation voltage is trimmed within  $\pm$  1% of the nominal value @ 25°C.

The L9480VB has an unique -and patented-system to compensate the self-heating of the die due to the power dissipated in the output stage. In this way the internal reference voltage tracks the case temperature rather than the die one.

The L9480VB can withstand the reverse battery and the load dump (up to 80V); it can absorb, into the internal clamping zeners, low energy spikes up to a level of 100mA and its output is short circuit protected.

Finally the internal thermal shutdown avoids any possible device damage due to overtemperature problems.




# **ELECTRICAL CHARACTERISTICS**(- 40 $^{\circ}\text{C} \leq T_{J} \leq$ 125 $^{\circ}\text{C}$ unless otherwise noted)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
Vr	Regulation Voltage			14.4		V
eV <sub>r</sub>	Error on Nominal Voltage	T <sub>J</sub> = 25 °C		± 1	± 2	%
Ст	Temperature Coeff. of the Regulation Voltage			- 10		mV/°C
eСт	Error on Nominal Temperature Coeff.			± 30		%
V <sub>r</sub>	Load Regualtion	$0.1 I_n < I_{alt} < 0.9 I_n$ (note 1)		250		mV
V <sub>su</sub>	Control Circuit Minimum Start up Voltage	Measured at Supply Pin		2	3	V
V <sub>sd</sub>	Shutdown Voltage (dump protection threshold)			22		V
V <sub>sat 1</sub>	Output Saturation Voltage	Ifield = 4 Ap		1.2	2	V
V <sub>sat 2</sub>	Start Up Saturation Voltage	I <sub>field</sub> = 200 mA		0.7	1	V
Iq	Quiescent Current	Field Off		20		mA
Is	Supply Current	I <sub>field</sub> = 4 A <sub>p</sub>		50		mA
I <sub>fs</sub>	Field Pin Sink Current	Field Off Field Pin @ 16 V			5	mA
V <sub>1 CLAMP</sub>	Low Energy Clamping Zener Voltage	I <sub>clamp</sub> = 50 mA		120		V
f <sub>sw</sub>	Switching Frequency	01 I <sub>n</sub> < I <sub>alt</sub> < 0.9 I <sub>n</sub>	30		1000	Hz

**Note:** 1. measured on an alternator with the following characteristics  $I_n = \langle 90A ; I_{att} / I_{field} \rangle = 23$ 

### **APPLICATION CIRCUIT**







# LIQUID LEVEL ALARM

#### PRELIMINARY DATA

- DRIVES DIRECTLY 300 mA ALARM LOAD
- PROGRAMMABLE INPUT POLARITY TO ACTIVATE THE OUTPUT STAGE
- PROGRAMMABLE DELAY TIME
- PROGRAMMABLE OUTPUT DUTY CYCLE
- OUTPUT SHORT CIRCUIT PROTECTION
- OVERVOLTAGE AND THERMAL PROTECTION


## DESCRIPTION

The L4620 is an integrated circuit, designed for the liquid level control in automotive applications. The liquid level is indicated by an attenuation between transmitted and received signal across a sensor tip in the lquid. If the attenuation exceedes an internal threshold - sensor tip outside the liquid or liquid temperature higher than a determined value - a squarewave alarm output indicates an unsufficient liquid condition. If the liquid level is restored before the end of a delay time the alarm is not activated.


Through two pins it is possible to program: the delay time to activate the alarm, the duty cycle of the output squarewave, the polarity of the input threshold of the sensor for alarm activation.

The above features make the L4620 particularly versatile for many applications and give the possibility to use various sensor types.

Internal circuits prevent spurious indications from the liquid sensor and a latch keeps the alarm acti-



#### **BLOCK DIAGRAM**




November 1988

#### **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Value	Unit
Is	Supply Current (V <sub>S</sub> > V <sub>Z</sub> )	200	mA
V <sub>3</sub>	Sensor Input Voltage (V <sub>2</sub> High)	7	V
lout	Output Current	500	mA
P <sub>tot</sub>	Power Dissipation at T <sub>amb</sub> = 70°C	0.8	W
T <sub>I</sub> , T <sub>stg</sub>	Junction and Storage Temperature Range	- 55 to 150	°C

#### PIN CONNECTION (top view)



#### THERMAL DATA

	R <sub>th J-amb</sub>	Thermal Resistance Junction-ambient	Max	100	°C/W	
--	-----------------------	-------------------------------------	-----	-----	------	--

### PIN FUNCTION (Block Diagram)

N°	Name	Function
1	Oscillator	A capacitor $C_{osc}$ connected to ground and a resistor $R_{osc}$ connected to pin 5 (supply voltage) set the frequency of the internal oscillator. The period is given by : $T_{osc}$ = 0.693 ( $R_{osc}$ + 5000) $C_{osc}$
2	Sensor Output	A squarewave is available at this pin to drive the external sensor. The output frequency is 1/32 of the internal oscillator fosc, i.e. 50Hz using the values of $R_{\rm osc}$ = 180k $\Omega$ and $C_{\rm osc}$ = 4.7nF for the external components.
3	Sensor Input	Connection for liquid level sensing. During the zero level of the squarewave signal at pin 2, the internal sensing circuit is disabled. During the high level of the wave shape the input is compared with a threshold which depends on the output sensor voltage at pin 2. When the voltage at this pin is low, the threshold value is given by : $V_{\text{SENSH}} = 0.4V_2 \text{ (typ).} \text{ If the input voltage becomes higher than the above } V_{\text{SENSH}}, \text{ the } V_{\text{sens}} \text{ value is reduced to } V_{\text{SENSL}} = 0.22V_2 \text{ (typ), providing an hysteresis available with both the programmable polarities.}$
4	GND	This pin must be connected to ground.
5	Supply Voltage	Supply voltage input. A 4.5V (typical) zener is present at the input. The external resistor limits the current through the zener for high supply voltages. Moreover when the voltage at this pin is down 2.5V (typical) the internal reset circuit is activated to inizialize the counters and to reset the memory alarm latch.
6	Alarm Driver Output	An internal open collector stage is available at this pin to drive the external alarm indicator by a rectangular waveshape. The output period depends on the external component $R_{\text{osc}}$ and $C_{\text{osc}}$ . Using the recommended values of block diagram the period T is 320ms (typ). The duty cycle depends on the status of the programming pin 8 (see pin 8 function) and can be or 1 : 2 or 1 : 64 i. e., refer to fig. 2, $t = 160 \text{ms}$ or $t = 5 \text{ms}$ .
7	Alarm Delay Select	This program pin selects the alarm delay to activate the output stage after a low liquid level indication of the sensor. The delay depends on the internal oscillator frequency. Refer to application circuit, if this pin is kept low the typical delay is 10.24s. When this pin is kept high, the typ delay becomes 20.48s.
8	Sensor Polarity Select Output Duty-cycle Select	Through this pin it is possible to program both the sensor polarity with respect to the internal threshold and the duty-cycle of the output waveform which drives the alarm. When this pin is kept low the output rectangular wave duty cycle is 1:64 (T = 320ms, t = 5ms in fig. 2) and the output is activated, after the delay time, if the voltage at pin 3 is higher than $V_{\text{SENS}}.$ When the voltage at this pin is high the output duty cycle is 50% (t = 160ms) and the output goes on, after the delay time, if the voltage at pin 3 is less than $V_{\text{SENS}}.$



# **ELECTRICAL CHARACTERISTICS** ( $T_{amb} = 25^{\circ}C$ , unless otherwise specified. Refer to block diagram for external component values)

Symbol	Parameter	Test C	onditions	Min.	Тур.	Max.	Unit
Vz	Internal Zener Voltage (pin 5)	I <sub>S</sub> = 24mA		4	4.5	5	V
Is	Supply Current (pin 5)		$V_s = 3.8V$		6.5	11	mA
fosc	Oscillator Frequency (pin 1)	$R_{osc} = 180k\Omega$ ,	$C_{osc} = 4.7nF$	1.45	1.6	1.75	kHz
V <sub>7</sub> , V <sub>8</sub>	Programming Pins Input		Low State			0.3	٧
	Voltage (pin 7, 8)		High state	2			V
l <sub>7</sub> , l <sub>8</sub>	Programming Pins Input		$V_7 = V_8 = 0V$	- 1		L	μΑ
	Current (pin 7, 8)		$V_7 = V_8 = V_Z$			150	μΑ
V <sub>2</sub>	Sensor Drive Output Voltage, (*)		$V_2 = Low,$ $I_2 = 1mA$	!		0.4	٧
			$V_2 = High,$ $I_2 = 1mA$	V <sub>Z</sub> 1		Vz-0.4	V
l <sub>2</sub>	Sensor Driver Output Current			- 1		1	mA
V <sub>SENSH</sub> /V <sub>2</sub>	Sensor Input High Threshold Voltage Versus V <sub>2</sub> (pin 3)		V <sub>2</sub> = High V <sub>pin 3</sub> < V <sub>sensL</sub>	0.33	0.4	0.47	
V <sub>SENSL</sub>	Sensor Input Low Threshold Voltage Versus V <sub>2</sub> (pin 3)		V <sub>2</sub> = High V <sub>pin 3</sub> > V <sub>sensH</sub>	0.15	0.22	0.29	
V <sub>CLAMP3L</sub>	Sensor Input Clamping Voltage (pin 3)	$-100\mu A < I_{sen}$ $V_2 = Low$	s < 100μA	- 0.1		0.1	V
V <sub>CLAMP3H</sub>			$V_2 = High$ $I_3 = -100\mu A$	- 0.8	- 0.6	- 0.4	V
			$I_3 = + 100 \mu A$	Vz		V <sub>Z</sub> + 0.8	V
I <sub>sens</sub>	Sensor Input Bias Current (pin 3)	V <sub>sens</sub> = High				1.2	μА
T <sub>d</sub>	Delay Time	f <sub>osc</sub> = 1.6kHz	V <sub>7</sub> = Low		10.24		sec
			V <sub>7</sub> = High		20.48		sec
V <sub>out(sat)</sub>	Output Stage Saturation Voltage (pin 6) (**)		I <sub>out</sub> = 200mA			1.3	V
V <sub>out(clamp)</sub>	Output Stage Overvoltage Protection (pin 6)	I <sub>out</sub> = 70mA		19	21	23	V

<sup>\*)</sup> This is a squarewave signal. The frequency is given by:  $f = \frac{1}{22}$  fosc.

The duty cycle depends on the state of the pin 8 and can be or 1 : 2 or 1 : 64, i.e. refer to figure 2, T = 320 ms, t = 160 or 5 ms when the oscillator frequency  $f_{osc} = 1.6$  KHz.

<sup>\*\*)</sup> The output squarewave signal frequency is given by  $f = \frac{1}{512}$  fosc

#### **CIRCUIT OPERATION**

The L4620 liquid level alarm is designed to operate with a variety of sensor types which change impedance depending on whether the sensor is above or below the level of a liquid. If the impedance variation of ther liquid itself is sensed, a very simple sensor (two electrodes) can be used. The output stage drives directly the alarm indicator with a 300mA rectangular wave signal, the duty cycle of which is programmable.

#### SENSOR INTERFACE.

As shown in the application circuit, the sensor is connected so that it varies the attenuation of a squarewave signal between pin 2 and pin 3 where its positive half cycle is compared with the reference threshold (with hysteresis).

This frequency, generated internally by a 50% duty cycle oscillator, is 50Hz in the typical application ( $R_{osc} = 180K\Omega \ C_{osc} = 4.7nF$ ).

The threshold of the sensor input is a function of the output voltage at pin 2. The hysteresis is provided by a Schmitt trigger comparator. As shown in figure 1, this gives hysteresis with either threshold polarity selected.

The AC driving of the level sensor allows the use of a capacitive filter ( $C_A$ ,  $C_B$ ,  $C_C$  in block diagram) which acts as a bandpass filter at the frequency used. The resistor  $R_C$  in the application circuit biases the sensor input stage. In this way the interference problems typical of automotive applications are reduced considerably. If, however, it is not necessary to decouple and filter the sensor a simple resistive network may be used, eliminating the capacitors.

#### SPURIOUS INDICATION PROTECTION.

To prevent spurious alarm signals when the liquid

is agitated or in the presence of interference, the device includes two protection mechanism:

Firstly, the sensor interface which samples the positive half cycle of the sensor signal activates its output only if there are four consecutive alarm condition indications. Secondly, the alarm output stage is only activated after an externally programmable delay. During this delay if the alarm condition ceases the alarm output will not be activated.

Using the values  $C_{\text{OSC}} = 4.7 \text{nF}$  and  $R_{\text{OSC}} = 180 \text{K}\Omega$ , which give a typical oscillator frequency of 1.6KHz, delays of about 10 s (programming pin 7 low) or 20s.

#### INTERNAL MEMORY.

When the alarm output has been activated an internal latch holds it in the active state until the power supply is removed. This feature ensures that the alarm will not be interrupted if the sensor connection breaks.

#### OUTPUT STAGE.

Through pin 8 it is possible to program the duty cycle of the alarm signal waveform (see figure 2). When pin 8 is high the output signal has a duty cycle of 50%; if pin 8 is low the duty cycle is 1:64. The period of the output signal is always 320ms using the component values indicated in block diagram.

The output stage can deliver up to 300mA and is protected internally against overvoltages (by a zener).

A thermal shutdown circuit provides additional protection

#### SENSOR INPUT WAVEFORM

Figure 1a: Pin 8 Low; Alarm with Input Voltage > Threshold.





Figure 1b: Pin 8 High; Alarm with Input Voltage < Threshold.



**Figure 2a :** Output Alarm Waveform with Pin 8 High :  $t = \frac{1}{2}$  T.





Figure 2b : Output Alarm Waveform with Pin 8 Low :  $t = \frac{1}{64}$  T.







# L9610C/11C

## PWM POWER MOS CONTROLLER


#### ADVANCE DATA

- HIGH EFFICIENCY DUE TO PWM CONTROL AND POWERMOS DRIVER
- LOAD DUMP PROTECTION
- LOAD POWER LIMITATION
- EXTERNAL POWERMOS PROTECTION
- LIMITED OUTPUT VOLTAGE SLEW RATE


#### DESCRIPTION

The L9610C/11C is a monolithic integrated circuit working in PWM mode as controller of an external powerMOS transistor in High Side Driver configuration.

Features of the device include controlled slope of the leading and trailing edge of the gate driving voltage, linear current limiting with protection timer, settable switching frequency fo, TTL compatible enable function, protection status ouput pin. The device is mounted in SO 16 micropackage, and DIP 16 package.



#### **BLOCK DIAGRAM**



October 1988 1/9

#### **ABSOLUTE MAXIMUM RATINGS**


Symbol	ol Parameter Value		Unit
Vs	D.C. Supply Voltage	26	V
	Transient Peak Supply voltage $(R_1 \ge 100\Omega)$ :		
	Load Dump : $5ms \le t_{rise} \le 10ms$ $\tau_f$ Fall Time Constant = 100ms	60	V
	$\begin{array}{l} R_{SOURCE} \geq 0.5\Omega \\ \text{Field Decay:} \\ 5\text{ms} \leq t_{fall} \leq 10\text{ms},  R_{SOURCE} \geq 10\Omega \end{array}$	- 80	V
	$τ_r$ Rise Time Constant = 33ms Low Energy Spike : $t_{rise} = 1μs, t_{Fall} = 2ms, R_{SOURCE} ≥ 10Ω$	± 100	v
Is	Maximum Supply Current (t < 300ms)	0.3	Α ·
V <sub>IN</sub>	Input Voltage	$-0.3 < V_{IN} < V_{S} - 2.5$	V
T <sub>J</sub> , T <sub>STG</sub>	Junction and Storage Temperature	- 55 to + 150	°C

#### THERMAL DATA

SO16J				
Rth j-alumina(*)	Thermal Resistance Junction-alumina	Max	50	°C/W
DIP16				
R <sub>th J-a</sub>	Thermal Resistance Junction-ambient	Max	90	°C/W

Note . (\*) Thermal resistance junction-pins with chip soldered on the middle of an alumina supporting substrate measuring 15 x 20mm : 0.65mm Thickness and infinite heatsink.

#### CONNECTION DIAGRAM



#### **PIN FUNCTIONS**

Pin	Name	Functions
1	VSR	A capacitor connected between this pin and Out <sub>G</sub> defines the GATE Voltage Slew Rate.
2	IN	Analog Input Controlling the PWM Ratio. The operating range of the input voltage is 0 to $\rm V_{\rm R}.$
3	V <sub>R</sub>	Output of an Internal Voltage Reference
4	EN	TTL Compatible Input for Switching off the Output
5	PWL	If this pin is Connected to GND and $\rm V_S>13V$ , the duty cycle and the frequency fo are reduced : this allows to transfer a costant power to the load.
6	Osc	The capacitor connected to this pin defines the frequency of the internal triangle oscillator.
7	SENSE	Input of an Operational Amplifier for Short Current Sensing and Regulation.
8	NC	Not Connected.
9	Vs	Common Supply Voltage Input
10	GND	Common Ground Connection
11	TIM	A capacitor connected between this pin and GND defines the protection delay time.
12	MON	Open Collector Monitoring Output off the PowerMOS Protection.
13,15	P2, P1	Connection for the Charge Pump Capacitor.
14	BS	The Capacitor Connected between this Pin and the Source of the Power MOS Allows to Bootstrap the Gate Driving Voltage.
16	Out G	Output for Driving the Gate of the External PowerMOS.



**ELECTRICAL CHARACTERISITCS** (T<sub>amb</sub> = − 40°C to 85°C; 6V ≤ V<sub>S</sub> ≤ 16V unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
Vs	Operating Supply Voltage		6		16	V
Iq	Quiescent Current			2.5	6	mA
Vsc	Internal Supply Voltage Clamp	I <sub>S</sub> = 20mA	28	32	36	V
V <sub>SH</sub>	Supply Voltage High Threshold		16	18.5	21	V
V <sub>SL</sub>	Supply Voltage Low Threshold		4	5	6	٧
V <sub>R</sub>	Reference Voltage		3.3	3.5	3.7	٧
I <sub>R</sub>	Reference Current	$\Delta V_R \le 100 mV$			1	mA
V <sub>INL</sub>	Input Low Threshold		0.13	0.15	0.2	V <sub>IN</sub> /V <sub>R</sub>
K <sub>F</sub>	Oscillator Frequency Constant	Note 1	900		2000	nF/s
Ks	Gate Voltage Slew Rate Constant	Note 2	3.25	5	6.75	nFV/ms
K <sub>T</sub>	Protection Time Delay Constant	Note 3	0.17		0.39	ms/nF
Vsı	Sense Input Voltage		80	100	120	mV
$V_{GON}$	Gate Driving Voltage above V <sub>S</sub>	V <sub>S</sub> = 16V	8		16	V
$V_{GOFF}$	Gate Voltage in OFF Condition	I <sub>G</sub> = 100μA			1.2	V
I <sub>IN</sub>	Input Current		<b>–</b> 5	- 1		μА
V <sub>ENL</sub>	Low Enable Voltage				0.8	V
V <sub>ENH</sub>	High Enable Voltage		2.0			V
I <sub>EN</sub>	Enable Input Current				2	μА
SR	Slew Rate	Without C <sub>S</sub>		0.5		V/μs
V <sub>MONsat</sub>	Saturation Voltage (pin 12)	$I_{MON} = 2.5 mA$			1.5	V

Notes: 1.  $f_0 = K_F/C_F$ 

2.  $dV_G/dt = Ks/Cs$ 

3. torot = KT CT.

#### **FUNCTIONAL DESCRIPTION**

#### PULSE WIDTH COMPARATOR

A ground compatible comparator generates the PWM signal which controls the gate of the external powerMOS.

The slopes of the leading and trailing edges of the gate driving signal are defined by the external capacitor Cs according to:

$$dV_G/dt = K_S/C_S$$

This feature allows to optimize the switching speed for the power and RFI performance best suited for the application.

The lower limit of the duty cycle is fixed at 15 % of the ratio between the input and the reference voltage (see fig. 1). Input voltages lower than this value disable the internal oscillator signal and therefore the gate driver.

#### GROUND COMPATIBLE TRIANGLE OSCILLATOR

The triangle oscillator provides the switching frequency fo set by the external capacitor CF according to:

$$f_0 = K_F/C_F$$

If the pin PWL (power limitation) is connected to ground and Vs is higher than the PWL threshold voltage, the duty cycle and the fo frequency are reduced: this allows to transfer a costant power to the load (see fig. 2).

#### TIMER AND PROTECTION LATCH

When an overcurrent occurs, the device starts charging the external capacitor C<sub>T</sub>; the protection time is set according to:

$$t_{prot} = K_T \cdot C_T$$

After the overcurrent protection time is reached, the powerMOS is switched-off; this condition is latched by setting an internal flip-flop and is externally monitored by the low state of the MON pin.

To reset the latch the supply voltage has to fall below  $V_{SL}$  or the device must be switched off.

# UNDER AND OVERVOLTAGE SENSE WITH LOAD DUMP PROTECTION

The undervoltage detection feature resets the timer and switches off the output driving signal when the supply voltage is less than V<sub>SL</sub>.

If the supply voltage exceeds the max operating supply voltage value, an internal comparator disables the charge pump, the oscillator and the external powerMOS.


Figure 1: Typical Transfer Curve.

In both cases the thresholds are provided with suitable hysteresis values.

The load dump protection function allows the device to withstand - for a limited time - high overvoltages. It consists of an active clamping diode which limits the circuit supply voltage to  $V_{\text{CLAMP}}$  and an external current limiting resistor R1. The maximum pulse supply current (see abs. max. ratings is equal to 0.3A. Therefore the maximum load dump voltage is given by :

$$V_{DUMP} = V_{SC} + 0.3R_1$$

In this condition the gate of the powerMOS is held at the GND pin potential and thus the load voltage is:






Figure 2: The Typical Waveforms for the Power Limitation Function.

#### SHORT CIRCUIT CURRENT REGULATION

The maximum load current in the short circuit condition can be chosen by the value of the current sensing resistor R<sub>S</sub> according to:

$$I_{SC} = V_{SI}/R_{S}$$

Two identical V<sub>S</sub> compatible comparators are provided to realize the short circuit protection.

After reaching the lower threshold voltage (typical value  $V_{SI}$ -10 mV), the first comparator enables the timer and the gate is driven with the full continuous pump voltage : when the upper threshold voltage value is reached the second comparator maintains the chosen  $I_{SC}$  driving the NMOS gate in continuous mode.

This function - showed in fig. 3 - speeds up the switch on phase for a lamp as a load.

#### BANDGAP VOLTAGE REFERENCE

The circuit provides a reference voltage which may

be used as control input voltage through a resistive divider. This reference is protected against the short circuit current.

#### CHARGE PUMP

The charge pump circuit holds the N-MOS gate above the supply voltage during the ON phase. This circuit consists of an RC astable which drives a comparator with a push-pull output stage. The external charge pump capacitor C<sub>P</sub> must be at least equal to the NMOS parasitic input capacitance.


For fast gate voltage variation CP must be increased or the bootstrap function can be used. The bootstrap capacitor should be at least 10 times greater than the powerMOS parasitic capacitance.

The charge pump voltage VPUMP can reach to:

The circuit is disabled if the supply voltage is higher than  $V_{\text{SH}}$ .




Figure 3: The Typical Waveforms for Short Circuit Current Condition.



#### **APPLICATION CIRCUIT**

Figure 4.



Note: All node voltages are referred to ground pin (GND)

The currents flowing in the arrow direction are assumed positive

without  $C_{BS}$ :  $C_P = 1nF$ 

without  $C_{BS}$ :  $C_{BS}$  must be at least 10 times higher than the gate capacitance :  $C_P = 100 \text{ pF}$ .

# CONTROLLING A 120W HALOGEN LAMP WITH THE L9610C/11C DIMMER


The L9610C/11C Lamp Dimmer is used to control the brightness of vehicle headlamps using H4 type lamps (see fig. 5). With switch S1 open the full supply voltage is applied to the lamps: closing the

switch it is a possible to reduce the average lamp voltage as desired :

$$VL = VS \qquad \frac{R3}{R2 + R3}$$

If pin 5 is connected to ground the average lamp voltage is constant, even for supply voltages in excess of 13 V.

Figure 5: Application Circuit.



The sensing resistor  $R_{S}$  and timing capacitor  $C_{t}$  should be dimensioned according to :

$$\begin{split} R_S = & \frac{V_{Si}}{2 lnom \ (@Vs = 14 \ V)} \\ C_t = & \frac{2 \ x \ limitation \ time}{K_T} \end{split}$$

In normal conditions ( $V_{CC} = 14$  V, maximum brightness) the voltage drop across the sense resistor must be 50 mV. The current limiter intervenes attwice the nominal current,  $I_{nom}$ .

The timing capacitor  $C_t$  ( $V_{ct}$  = 3.5 V) must be chosen so that the delay before intervention is twice the duration of the current limitation at power-on.

The optimal value of the oscillator frequency, taking tolerances into account, must be slightly higher than the frequency at which lamp flicker is noticable (min 60 Hz).

The switching times are a compromise between possible EMI and switching power losses. The recommended value for Cs is 47pF.








# AUTOMOTIVE DIRECTION INDICATOR

#### ADVANCE DATA


- RELAY DRIVER IN CAR DIRECTION INDICATORS
- DOUBLE FLASH FREQUENCY TO INDICATE LAMP FAILURE
- DUMP PROTECTION (±80V)
- REVERSE BATTERY PROTECTION

#### DESCRIPTION

The L9686 is a two frequency oscillator particularly suitable as relay driver for flashing light control in automotive applications. The circuit may be also used for other warning lamps like "handbrake on" etc. The lamp failure detection is given by doubling the flash repetition frequency. The L9686 is supplied in a minidip 8-lead plastic package.




#### **BLOCK DIAGRAM**



February 1989

#### PIN CONNECTION (top view)



#### **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Value	Unit
Vs	Transient Peak Supply Voltage $(R_3 \ge 220\Omega)$ : Load Dump: $5ms \le t_{rise} \le 10ms$ $\tau_i$ Fall Time Constant = 100ms	80	V
	$R_{SOURCE} \ge 0.5\Omega$ Field Decay : $5ms \le t_{fall} \le 10ms$ , $R_{SOURCE} \ge \Omega$	- 80	V
	$τ_r$ Rise Time Constant = 33ms Low Energy Spike : $t_{rise} = 1μs$ , $t_{fall} = 2ms$ , $R_{SOURCE} \ge 10Ω$	± 100	V
T <sub>J</sub> , T <sub>STG</sub>	Junction and Storage Temperature Range	- 55 to 150	°C
Pd	Power Dissipation (T <sub>amb</sub> = 100°C)	500	mW

#### **THERMAL DATA**

R <sub>thJ-amb</sub>   Thermal Resistance Junction-ambient   100   °C
---

#### **ELECTRICAL CHARACTERISTICS** $40^{\circ}\text{C} \le T_{amb} \le 85^{\circ}\text{C}, 8V \le V_{S} \le 18V$

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
Vs	Operating Voltage		8		18	V
V2 – V1	Clamping Voltage	See Note 1	28.5		34.5	
V2 – V3	Output Saturation Voltage	I <sub>RL</sub> = 250mA			1.7	V
R <sub>2</sub>	Starter Resistance	See Note 2			3.6	ΚΩ
K <sub>N</sub>	Oscillator Constant K <sub>N</sub> (normal Operation)	Fn = 1/KnRoCo Osc Frequency	1.27		1.74	
Ст	Temperature Coefficient of Kn	See Note 3		- 1.5 • 10-3		1/°C
D.C.	Duty Cycle (normal operation)		45	50	55	%
Kc	Oscillator Constant Kc (lamp failure detection)	Fc = 1/KcRoCo Osc Frequency	0.58		0.79	
DC <sub>LF</sub>	Duty Cycle (lamp failure detection)		35	40	45	%
ΙQ	Current Consumption Relay off I <sub>pin1</sub>	V <sub>S</sub> = 8V 13.5V 18V		2.2 2.7 3.3	3.8 3.6 4.0	mA
V <sub>th</sub>	Lamp Failure Threshold (see note 4)	$R_3 = 220\Omega$ $V_S = 13.5V$ $-40^{\circ}C \le T_{amb} \le 85^{\circ}C$	70	85	95	mV

Notes: 1. This voltage is the threshold used to protect the circuit against overvoltage: if V<sub>S</sub> is > than this threshold, the relay will be on and the voltage across the device will maintain constant increasing the current in the protective resistor R<sub>3</sub>

3. This temperature coefficient is usefull to compensate the drift of the external timing network (R<sub>1</sub>, C<sub>1</sub>).

ation when the switch S<sub>1</sub> is off.

This is the maximum value for operation. This value must be higher than 1KΩ in order to limit the current in pin 8 during load dumps.
 A recommended value for application should be 1.5KΩ.
 The external leakage from the blinker unit to ground must be with an equivalent resistor higher than 5.6 KΩ to avoid parasitic operation.

<sup>4.</sup> This threshold is calculated for a  $20m\Omega$  shunt. The threshold is dependant of  $V_{bat}$  as the bulb current.

#### **FUNCTIONAL DESCRIPTION**


The application circuit shows the typical system configuration used to drive the direction indicator flasher relay consists of a network (R<sub>1</sub> C<sub>1</sub>) to determine the oscillator frequency, a shunt resistor (R<sub>S</sub>) to detect defective bulbs and two current limiting resistors (R<sub>2</sub>/R<sub>3</sub>) to protect the IC against load dump transients.

The lightbulbs  $L_2$ ,  $L_3$ ,  $L_4$ ,  $L_5$ , are the turn signal indicators with the dashboard-light  $L_6$ . The  $S_1$  switch position is sensed across resistor  $R_2$  and  $R_{lamp}$  by input 8. The flashing cycle is starts closing  $S_1$ : then,

after a delay time  $t_d$  typically equal to 1.5 ms, pin 3 goes high activating the relay and switching on the corresponding lamps  $L_2$ ,  $L_3$ , (or  $L_4$ ,  $L_5$ ). These lamps will flash at the oscillator frequency not depending on the battery voltage value (8 - 18 V). The flashing cycle stops and the circuit is reset to the initial position when the switch  $S_1$  is open.

The lamp failure detection circuit senses the current through the shunt resistor  $R_{\rm S}$ . When one of the lightbulbs is defective the voltage drop across  $R_{\rm S}$  is reduced to a half and the failure is indicated by doubling the flashing frequency.

Figure 1: Application Circuit.







## HEX PRECISION LIMITER

#### ADVANCE DATA

- HIGH PERFORMANCE CLAMPING AT GROUND AND POSITIVE REFERENCE VOLTAGE
- FAST ACTIVE CLAMPING
- OPERATING RANGE 4.75 5.25 V
- SINGLE VOLTAGE FOR SUPPLY AND POSITIVE REFERENCE
- LOW QUIESCENT CURRENT
- LOW INPUT LEAKAGE CURRENT

#### **DESCRIPTION**

The L9700 is a monolithic circuit which is suited for input protection and voltage clamping purpose.


The limiting function is referred to ground and the positive supply voltage.

One single element contains six independent channels.

Very fast speed is achieved by internal feedback and the application of a new vertical PNP-transistor with isolated collector.



#### **BLOCK DIAGRAM**



October 1988 1/5


#### **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Value	Unit
Vcc	Supply Voltage	20	V
I <sub>IN</sub>	Input Current per Channel	30	mA
T <sub>J</sub> , T <sub>stg</sub>	Junction and Storage Temperature	- 55 to 150	°C
P <sub>D</sub>	Power Dissipation (T <sub>A</sub> = 85°C)	650	mW

#### THERMAL DATA

R <sub>th j-amb</sub> Thermal Resistance Junction-ambient	Max	100	°C/W
---	-----	-----	------

#### PIN CONNECTION



## **ELECTRICAL CHARACTERISTICS** ( $V_{CC} = 5V$ , $T_j = -40$ to $125^{\circ}C$ unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage		4.75		5.25	V
Icc	Supply Current			1.5	3	mA
V <sub>cls</sub>	Static Input Clamping Voltage Negative	I <sub>IN</sub> = - 10mA	- 250		0	mV
	Positive	I <sub>IN</sub> = + 10mA	Vcc		V <sub>CC</sub> + 250	mV
I <sub>IN</sub>	Input Current (static)	$V_{IN} = 0$ $V_{IN} = V_{CC}$ $V_{IN} = 50mV$ $V_{IN} = V_{CC} - 50mV$			15 15 5 5	μΑ μΑ μΑ μΑ
V <sub>cld</sub> (*)	Dynamic Input Clamping Voltage  Positive Overshoot Negative Overshoot	$I_{in} = \pm 10 \text{mA}$ $t_{R} = 5 \text{ns}$			400 400	mV mV
t <sub>S</sub> (*)	Settling Time	See fig. 2			20	ns
R <sub>IN</sub>	Dynamic Input				5	Ω
C <sub>rtk</sub>	Crosstalk between any two Inputs	$0 \le V_{IN} \le V_{CC}$ , $f_{IN} < 10kHz$		70		dB

<sup>(\*)</sup> Design limits are guaranteed by statistical control on production samples over the indicated temperature and supply voltage ranges. These limits are not used to calculate outgoing quality levels.

Figure 1 : DC INPUT CHARACTERISTIC Limit Points of the Characteristic Approximation.





Figure 2: Dynamical Input Characteristics.






Figure 2: Dynamical Input Characteristics (continued).

#### APPLICATION INFORMATION

Most integrated circuits, both HNMOS and bipolar, are very sensitive to positive and negative overvoltages on the supply and at the inputs.

These transients occur in large numbers and with different magnitudes in the automotive environment, making adequate protection for devices aimed at it indispensible.

Overvoltages on the supply line are faced through high voltage integration technologies or through external protection (transil, varistor).

Signal inputs are generally protected using clamp diodes to the supply and ground, and a current limiter resistor. However, such solutions do not always completely satisfy the protection specifications in terms of intervention speed, negative clamping and current leakage high enough to change analog signals.

The L9700 device combines a high intervention speed with a high precision positive and negative

clamp and a low current leakage providing the optimal solution to the problems of the automotive environment.


The high intervention speed, due to the pre-bias of the limiter stage and internal feedback, limits the voltage overshoot and avoid the use of external capacitors for the limitation of the transient rise times.

Figure 3 illustrates a typical automotive application scheme. The resistor R<sub>S</sub> limits the input current of the device and is therefore dimensioned considering the characteristics of the transients to be eliminated. Consequently:

$$R_S = \frac{V_{transient Peak}}{I_{IN MAX}}$$

The  $C_{\text{IN}}$  capacitors must be used only on analog inputs because they present a low impedance during the sampling period.

Figure 3: Typical Application.



The minimum value for  $C_{IN}$  is determined by the accuracy required, the time taken to sample the input and the input impedance during that time, while the maximum value is determined by the required frequency response and the value of  $R_{\rm S}$ .

Thus for a resistive input A/D connector where:

T<sub>S</sub> = Sample time (Seconds)

R<sub>D</sub> = Device input resistance (Ohms)

V<sub>IN</sub> = Input voltage (Volts)

k = Required accuracy (%)

Q<sub>1</sub> = Charge on capacitor before sampling

Q2 = Charge on capacitor after sampling

I<sub>D</sub> = Device input current (Amps)

Thus:

$$Q_1 - Q_2 = \frac{k \cdot Q_1}{100}$$

$$\begin{array}{lll} \text{but} & Q_1 = C_{IN} \, V_{IN} \\ \\ \text{and} & Q_1 - Q_2 = I_D - T_S \\ \\ \text{so that} & I_D \, T_S = \frac{k \cdot C_{IN} - V_{IN}}{100} \\ \\ \text{and} & C_{IN} \, (\text{min}) = \frac{I_D \cdot T_S}{V_{IN} \cdot k} \, \text{Farad} \\ \\ \text{so} & C_{IN} \, (\text{min}) = \frac{100 \cdot T_S}{k \cdot R_D} \, \text{Farad} \end{array}$$

The calculation for a sample and hold type convertor is even simpler:

k = Required accuracy (%)

C<sub>H</sub> = Hold capacitor (Farad)

$$C_{IN} (min) = \frac{100 \cdot C_H}{k}$$
 Farad



# OCTAL GROUND CONTACT MONOTORING CIRCUIT

#### **ADVANCE DATA**

- OPERATING DC SUPPLY VOLTAGE RANGE 5V TO 25V
- SUPPLY OVERVOLTAGE PULSE UP TO 40V
- VERY LOW STANDBY QUIESCENT CUR-RENT 0.2mA
- INTERNAL CLAMPING DIODES AT CONTACT INPUTS TO V<sub>S</sub> AND GND
- INPUT PULSE CURRENT CAPABILITY UP TO + 500mA; 750mA
- NOMINAL CONTACT CURRENT OF 10mA DEFINED BY EXTERNAL CONTACT SERIES RESISTORS BIN1-8
- CONTACT STATUS MONITORING BY COM-PARING THE RESISTANCE AT CONTACT SENSE INPUTS WITH THE INTERNAL REF-ERENCE RESISTOR VALUE
- HIGH IMMUNITY DUE TO RESISTANCE COM-PARISON WITH HYSTERESIS


# DIP-20 SO-20L ORDER CODES: L9703(DIP-20) L9703(SO-20L)

It contains eight contact sense inputs and eight microcomputer compatible three-state outputs.

#### DESCRIPTION


The L9703 is a bipolar monolithic integrated circuit for monitoring the status of up to eight contacts connected to GND.

#### **BLOCK DIAGRAM**



May 1989 1/6

#### PIN CONNECTION (top view)



#### **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Value	Unit
Vs	Transient Supply Voltage (t ≤ 1sec)	+ 40	V
V <sub>CC</sub>	Logic Supply Voltage	7	V
I <sub>INDC</sub>	Input DC Current	± 40	mA
I <sub>INP</sub>	Input Pulse (test pulse specification : $0 < t_p < 2ms$ , $f \le 0.2Hz$ , $n = 25000$ )	+ 50 - 75	mA mA
I <sub>OUT</sub>	Output Current	Internally Limited	
V <sub>EN</sub>	Enable Input Voltage	- 0.3 to + 7	٧
Po	Power Dissipation (T <sub>A</sub> = 80°C) DIP 20 SO 20	875 420	mW mW
T <sub>I</sub> , T <sub>sta</sub>	Junction and Storage Temperature Range	- 55 to 150	°C

#### THERMAL DATA

R <sub>th 1-A</sub>	Thermal Resistance Junction to Ambient : DIP 20	Max	80	k/W
,	SO 20	Max	165	k/W


**ELECTRICAL CHARACTERISTICS** (5V  $\leq$  V<sub>S</sub>  $\leq$  25V ; - 40°C  $\leq$  T<sub>J</sub>  $\leq$  125°C ; 4.75V  $\leq$  V<sub>CC</sub>  $\leq$  5.25V unless otherwise specified ; the currents flowing in the arrow direction are assumed positive as marked in the application circuit diagram, fig. 1).

Symbol	Barameter	Toot Conditions	Value			Unit
Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
V <sub>ENL</sub>	Enable Input Voltage LOW (device activated)				0.8	V
$V_{ENH}$	Enable Input Voltage HIGH		2.4			٧
V <sub>EN hyst</sub>	Enable Input Hysteresis		200	300	400	mV
I <sub>EN</sub>	Enable Input Current	$2.4V < V_{EN} < V_{CC}$			5	μΑ
'EN	Enable input ourient	$0V < V_{EN} < 0.8V$	- 5	- 1		μΑ
$V_{OUTH}$	Output Voltage HIGH	$0 < I_{OUT} < 100 \mu A$	4.0	V <sub>CC</sub> - 0.1	5.25	٧
V <sub>OUTL</sub>	Output Voltage LOW	I <sub>OUT</sub> = - 1mA	0.05	0.2	0.4	V
I <sub>OUT TS</sub>	Output TRISTATE Current	$0 < V_{OUT} < 5.5V$			0.5	μА
$V_{IN}$	Input Voltage (device active)	EN = LOW $R_{IN} = 650\Omega$	V <sub>S</sub> – 2	V <sub>S</sub> – 1.5	V <sub>S</sub> - 0.6	V
V <sub>IN</sub>	Input Clamped Voltage (device disabled)	$E_N = HIGH$ $I_{IN} = 30mA$ $I_{IN} = -30mA$	V <sub>S</sub> + 0.3 - 2	V <sub>S</sub> + 1 - 1	V <sub>S</sub> + 2 - 0.3	V V
I <sub>OUT</sub>	Output Current	OUT = HIGH V <sub>OUT</sub> = 0			2	mA
l <sub>out</sub>	Output Current	OUT = LOW V <sub>OUT</sub> = 5.5V			- 15	mA
R <sub>IL</sub>	Input Resistor (note 1) LOW Threshold	$5V < V_S < 16V$ $ \Delta V_{GND}  \le 0.1V_S$	1,1	4		ΚΩ
R <sub>IH</sub>	Input Resistor (note 1) HIGH Threshold			5.3	20	ΚΩ
R <sub>IL</sub> R <sub>IH</sub>	Input Resistor Threshold Ratio (note1)		0.65	0.75	0.85	
IQC	Quiescent Current	EN = HIGH ( $t_{ENH} \ge 20\mu s$ ) 5V < V <sub>S</sub> < 16V - 40°C ≤ T <sub>1</sub> ≤ 100°C		0.12	0.16	
las		All Inputs Open			0.04	mA
		All Inputs Closed			0.24	mA
IQS		EN = LOW R <sub>R</sub> $\geq$ 50kΩ			3 9	mA
t <sub>do</sub>	Delay Time/Output (EN LOW to output data ready)	C <sub>OUT</sub> ≤ 50pF			15 + 3R <sub>IN</sub> C <sub>IN</sub>	μs
t <sub>dTS</sub>	Delay Time/Tristate (EN HIGH to output TRISTATE)	C <sub>OUT</sub> ≤ 50 pF			10	μs

Note: 1. The input resistor threshold value is the resistor value from the IN-pin to ground at which the corresponding output changes its status (see fig. 3).

#### APPLICATION CIRCUIT

Figure 1: Typical Application Diagram for the L9703 Circuit. The current flowing in the arrow direction is assumed positive. The external capacitors C<sub>IN</sub> and C<sub>OUT</sub> represent the total wiring capacitance at the corresponding pins.



#### **FUNCTIONAL DESCRIPTION**

The L9703 circuit monitors the status of the contacts connected to ground and through this series external resistors  $R_{\rm IN}$  to the contact sense input pins. The contacts equivalent circuit is supposed to be as shown in fig. 2.

The L9703 circuit compares the input current with the current through the internal reference resistor. The device is designed to work with an external input series resistor of  $R_{\rm IN1-8}=1 k \Omega$ . With this input resistor the contact current, when the contact is closed and the device activated (EN = LOW) is

$$I_{IN} = \frac{V_S - 2V}{1k\Omega} \tag{1}$$

For this calculation the limit value of the  $V_S$  to IN saturation voltage of 2V was considered so that the lowest limit value of  $I_{IN}$  is calculated in (1).

The function of the circuit can be demonstrated with the transfer characteristics, showing the output status as a function of the input resistor  $R_{\rm I}$ , shown in figure 3. The input resistor is a sum of the  $R_{\rm IN}$  and the contact resistance  $R_{\rm CON}$  or  $R_{\rm COFF}$ , for the closed contact :

$$R_{I} = R_{IN} + R_{CON}. \tag{2}$$

and for the open contact:

$$R_I = R_{IN} + R_{COFF}$$
. (3)

The output goes HIGH when the input resistance increases above  $5.3k\Omega$  (typical value) and goes LOW, when the input resistance decreases below  $4k\Omega$  (typical value). The limit values of  $R_I=1.1K\Omega$  for LOW and  $R_I=2k\Omega$  for HIGH implies that a contact with  $R_{CON}=100\Omega$  (at  $I_{IN}=10mA$ ) will be recognized as ON = LOW and a contact with  $R_{COFF}=19k\Omega$  will be recognized as OFF = HIGH. These limits are valid within the supply voltage range 6V  $\leq$  VS  $\leq$  16V and the ground potential difference of  $\Delta$  VGND I=0.1V.

The internal clamping diodes at the contact monitoring inputs, together with the external contacts series resistors  $R_{\text{IN}}$ , allows the device to withstand transients at the contact connection. The contact series resistor  $R_{\text{IN}}$  limits the input current at the transient.

The dynamic behaviour of the circuit is defined by the times  $t_{do}$  and  $t_{dTs}$ . When the contact is open, the input capacitor  $C_{IN}$  must be charged through the resistor  $R_{IN}$ . In this case the total delay time may also be influenced by the time constant  $R_{IN}C_{IN}$ .

The delay time  $t_{dTs}$ , when disabling the device, is defined only by the internal circuitry. In both cases, an external output capacitance less than 50pF is assumed, the internal output capacitances of the three-state buffers are less than 5pF.

Figure 2: The Contact Sense Input Connection with the Contact Equivalent Circuit.





Figure 3 : The Output Voltage as a Function of the Input Resistance at the Corresponding Contact Sense Input.






# OCTAL SUPPLY CONTACT MONITORING CIRCUIT

#### ADVANCE DATA

- OPERATING DC SUPPLY VOLTAGE RANGE 5V TO 25V
- SUPPLY OVERVOLTAGE PULSE UP TO 40V
- VERY LOW STANDBY QUIESCENT CUR-RENT 0.2mA
- INTERNAL CLAMPING DIODES AT CONTACT INPUTS TO V<sub>S</sub> AND GND
- INPUT PULSE CURRENT CAPABILITY UP TO + 50mA. – 75mA
- NOMINAL CONTACT CURRENTS OF 10mA DEFINED BY EXTERNAL CONTACT SERIES RESISTORS R<sub>IN1-8</sub>
- CONTACT STATUS MONITORING BY COM-PARING THE RESISTANCE AT CONTACT SENSE INPUTS WITH THE INTERNAL REF-ERENCE RESISTOR VALUE
- HIGH IMMUNITY DUE TO RESISTANCE COM-PARISON WITH HYSTERESIS


#### **DESCRIPTION**

The L9704 is a bipolar monolithic integrated circuit for monitoring the status of up to eight contacts connected to the power supply (battery).



It contains eight contact sense inputs and eight microcomputer compatible three-state outputs.

#### **BLOCK DIAGRAM**



May 1989

1/5


#### **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Value	Unit
Vs	Transient Supply Voltage (t ≤ 1 sec.)	+ 40	V
Vcc	Logic Supply Voltage	7	V
I <sub>INDC</sub>	Input DC Current	± 40	mA
I <sub>INP</sub>	Input Pulse (test pulse specification : $0 < t_p < 2ms$ , $f \le 0.2Hz$ , $n = 25000$ )	+ 50 - 75	mA mA
lout	Output Current	Internally Limited	
V <sub>EN</sub>	Enable Input Voltage	- 0.3 to + 7	V
Po	Power Dissipation (T <sub>A</sub> = 80°C) DIP-20 SO-20	875 420	mW mW
T <sub>J</sub> , T <sub>stg</sub>	Junction and Storage Temperature Range	- 55 to 150	°C

#### **THERMAL DATA**

			DIP20	SO-20L	
R <sub>th J-a</sub>	Thermal Resistance Junction to Ambient	Max	80	165	°C/W

#### PIN CONNECTION (top view)




**ELECTRICAL CHARACTERISTICS** (5V  $\leq$  V<sub>S</sub>  $\leq$  25V ;  $-40^{\circ}$ C  $\leq$  T<sub>j</sub>  $\leq$  125°C ; 4.75V  $\leq$  V<sub>CC</sub>  $\leq$  5.25V ; V<sub>BAT</sub> - 0.5V  $\leq$  V<sub>S</sub>  $\leq$  V<sub>BAT</sub> - 1V unless otherwise specified ; the currents flowing in the arrow direction are assumed positive as marked in the application circuit diagram, fig. 1).

Cumbal	Dava-mata-r	Test Conditions	Value			Unit
Symbol	Parameter	rest Conditions	Min.	Тур.	Max.	Unit
V <sub>ENL</sub>	Enable Input Voltage LOW (device activated)				0.8	V
V <sub>ENH</sub>	Enable Input Voltage HIGH		2.4			٧
$V_{ENhyst}$	Enable Input Hysteresis		200	300	400	mV
I <sub>EN</sub>	Enable Input Current	$2.4V < V_{EN} < V_{CC}$ $0V < V_{EN} < 0.8V$	- 5	- 1	5	μA μA
Vouth	Output Voltage HIGH	0 < I <sub>OUT</sub> < 100μA	4.0	V <sub>CC</sub> - 0.1	5.25	V
Voutl	Output Voltage LOW	I <sub>OUT</sub> = - 1mA	0.05	0.2	0.4	٧
I <sub>OUT TS</sub>	Output TRISTATE Current	$0 < V_{OUT} < 5.5V$			0.5	μА
V <sub>IN</sub>	Input Voltage (device active)	$ \begin{array}{c} \text{EN} = \text{LOW}  R_{\text{IN}} = 650\Omega \\ R_{\text{R}} = 50 \text{k}\Omega \end{array} $	0.6	1.5	2	V
V <sub>IN</sub>	Input Clamped Voltage (device disabled)	$EN = HIGH I_{IN} = 50mA$ $I_{IN} = -50mA$	V <sub>S</sub> + 0.3 - 2	V <sub>S</sub> + 1 - 1	V <sub>S</sub> + 2 - 0.3	V V
lout		OUT = HIGH V <sub>OUT</sub> = 0			2	mA
Іоит		OUT = LOW Vout = 5.5V			- 15	mA
R <sub>IL</sub>	Input Resistor 1) LOW Threshold	5V < V <sub>S</sub> < 16V  Δ V <sub>BAT</sub>   ≤ 0.1V <sub>BAT</sub>	1.1	4.8		ΚΩ
R <sub>IH</sub>	Input Resistor 1) HIGH Threshold 1)			6.5	29	ΚΩ
R <sub>IL</sub> R <sub>IH</sub>	Input Resistor 1) Threshold Ratio		0.65	0.75	0.85	
Iqc	Quiescent Current	EN = HIGH ( $t_{ENH} \ge 80\mu s$ ) 5V < V <sub>S</sub> < 16V - 40°C ≤ T <sub>J</sub> ≤ 100°C		0.12	0.16	mA
las	7	All Inputs Open			0.04	mA
SI <sub>IN</sub> 2)	Input Leakage Current	All Inputs Closed $V_{BAT} \le V_{D1}$			0.24	mA
Iqc	Quiescent Current	$EN = LOW R_R \ge 50kΩ$			3	mA
las	1				9	mA
t <sub>do</sub>	Delay Time/output (EN LOW to output data ready)	C <sub>OUT</sub> ≤ 50pF			15 +3R <sub>IN</sub> C <sub>IN</sub>	μs
t <sub>dTS</sub>	Delay Time/tristate (EN HIGH to output TRISTATE)	C <sub>OUT</sub> ≤ 50pF			10	μs

Notes: 1. The input resistor threshold value is a resistor value from the IN-pin to battery at which the corresponding output changes its status (see fig. 3). 
2. Sl<sub>IN</sub> is the sum of the input currents  $Sl_{IN} = \sum_{l=1}^{8} l_{IN1}$ 

#### **APPLICATION CIRCUIT DIAGRAM**

**Figure 1**: Typical application diagram for the L9704 circuit. The current flowing in the arrow direction is assumed positive. The external capacitors C<sub>IN</sub> and C<sub>OUT</sub> represent the total wiring capacitance at the corresponding pins.



#### **FUNCTIONAL DESCRIPTION**

The L9704 circuit monitors the status of the contacts connected to battery and through the series external resistors  $R_{\rm IN}$  to the contact sense input pins. The contacts equivalent circuit is supposed to be as shown in fig. 2.

The L9704 circuit compares the input current with the current through the internal reference resistor. The device is designed to work with an external input series resistor of  $R_{\text{IN}1-8}=1 \, \text{k}\Omega.$  With this input resistor the contact current, when the contact is closed and the device activated (EN = LOW) is

$$I_{IN} = \frac{V_{BAT} + \Delta V_{BAT} - 2V}{1K\Omega}$$
 (1)

For this calculation the limit value of the  $V_{IN}$  (saturation voltage of 2V) was considered so that the lowest limit value of  $I_{IN}$  is calculated in (1).

The function of the circuit can be demonstrated with the transfer characteristics, showing the output

status as a function of the input resistor  $R_{\text{I}}$ , shown in figure 3. The input resistor is a sum of the  $R_{\text{IN}}$  and the contact resistance  $R_{\text{CON}}$  or  $R_{\text{COFF}}$ , for the closed contact :

$$R_{I} = R_{IN} + R_{CON}, \qquad (2)$$

and for the open contact:

$$R_{I} = R_{IN} + R_{COFF}.$$
 (3)

The output goes HIGH when the input resistance increases above  $6.5k\Omega$  (typical value) and goes LOW, when the input resistance decreases below  $4.8k\Omega$  (typical value). The limit values of  $R_I=1.1k\Omega$  for LOW and  $R_I=29k\Omega$  for HIGH implies that a contact with  $R_{CON}=100\Omega$  (at  $I_{IN}=10mA$ ) will be recognized as ON = LOW and a contact with  $R_{COFF}=28k\Omega$  will be recognized as OFF = HIGH. These limits are valid within the supply voltage range  $5V \le V_s \le 16V$ , the battery voltage potential difference of  $|\Delta VBAT| \le 0.1 V_{BAT}$  and the variation of the reverse battery protection diode D1 voltage from 0.5V to 1V.




The internal clamping diodes at the contact monitoring inputs, together with the external contact series resistors  $R_{\text{IN}}$ , allows the device to withstand transients at the contact connection. The contact series resistor  $R_{\text{IN}}$  limits the input current at the transient.


The dynamic behaviour of the circuit is defined by the times t<sub>do</sub> and t<sub>dTs</sub>. When the contact becomes

open, the input capacitor  $C_{\text{IN}}$  must be charged through the resistor  $R_{\text{IN}}$ . In this case the total delay time may also be influenced by the time constant  $R_{\text{IN}}$   $C_{\text{IN}}$ . The delay time  $t_{\text{dTS}}$ , when disabling the device is defined only by the internal circuitry. In both cases, an external output capacitance less than 50pF is assumed, the internal output capacitances of the three-state buffers are less than 5pF.

Figure 2: The Contact Sense Input Connection with the Contact Equivalent Circuit.



**Figure 3**: The Output Voltage as a Function of the Input Resistance at the Corresponding Contact Sense Input.







# AUTOMOTIVE LAMPS AND FUSES MONITOR CIRCUIT

#### ADVANCE DATA


- FOUR DOUBLE CONTROL CHANNELS
- SEPARATE FAULT DETECTION FOR LAMP AND FUSE
- INTERNAL LATCH FOR STOP LAMP FAULT
- INTERNAL PROGRAMMABLE DELAY TO PREVENT FALSE DETECTION

#### DESCRIPTION


The TEA7203 is a device particularly suited to control lamps and corresponding fuses in the automotive environment.

Furthermore an internal control channel is dedicated to the stop lamps and is able to check the brake contact status.

The internal programmable delay avoids false fault alarms due to spurious signals during the transients.



#### APPLICATION CIRCUIT



#### **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Va	Value	
V <sub>1</sub>	Supply Voltage	35		V
$\begin{matrix} V_{13},  V_{14},  V_{15}, \\ V_{16},  V_{17}, \\ V_{26},  V_{28} \end{matrix}$	Input Voltages	35		V
V <sub>2</sub> , V <sub>3</sub> , V <sub>4</sub> , V <sub>5</sub> , V <sub>6</sub> , V <sub>7</sub> , V <sub>8</sub> , V <sub>9</sub> , V <sub>10</sub> , V <sub>11</sub> , V <sub>12</sub>	Transient Overvoltages ( = 2ms) ( = 300ms)	- 100	100 80	V
V <sub>19</sub> , V <sub>21</sub> , V <sub>23</sub> , V <sub>24</sub>	Transient Overvoltages (through external resistor R = $250\Omega$ ) ( = 2ms) ( = 300ms)	- 100	100 80	V
l <sub>19</sub> , l <sub>21</sub> , l <sub>23</sub> , l <sub>24</sub>	Input Current		50	mA
T <sub>J</sub> , T <sub>STG</sub>	Junction and Storage Temperature Range	- 55 to 150		°C

#### **PIN OUT**

1	Vcc		15	D1 CHANNEL CONTROL
2	Α	CHANNEL FUSE CONTROL	16	D2 CHANNEL REFERENCE
3	Α	CHANNEL LAMP CONTROL	17	D2 CHANNEL CONTROL
4	Α	CHANNEL LAMP CONTROL	18	DIM/DIP
5	Α	CHANNEL REFERENCE	19	OUTPUT
6	В	CHANNEL FUSE CONTROL	20	NC
7	В	CHANNEL LAMP CONTROL	21	OUTPUT
8	В	CHANNEL LAMP CONTROL	22	NC
9	В	CHANNEL REFERENCE	23	OUTPUT
10	С	CHANNEL REFERENCE (STOPS)	24	OUTPUT
11	С	CHANNEL LAMP CONTROL	25	ADDITIONAL TRIGGER
12	С	CHANNEL LAMP CONTROL	26	TRIGGER SIGNAL CONTROL
13	С	CHANNEL FUSE CONTROL	27	GROUND
14	D1	CHANNEL REFERENCE	28	OSCILLATOR

#### **INPUT/OUTPUT MATRIX**

INPUT	ACTIVATED OUTPUT	
2	21, 24	
3	21	
4	24	
6	19, 23	
7	19	
8	23	
11	24	
12	23	
13	23, 24	
15	21	
17	19	



#### **FUNCTIONAL DESCRIPTION**

#### A, B CHANNELS

LAMPS CONTROL. The lamps supply current flows through two shunt resistors. The shunt drop voltage value is compared with an internal reference; if this drop is too low a fault indication is sent to a digital timer circuit. When the delay time is exceeded, the corresponding output is activated.

FUSES CONTROL. An input similar to the lamp inputs is connected to the high side fuse but, in this case, an external diode supplies an additional offset. If the fuse is destroyed, this input becomes active and signals the fault. When the fault condition ceases, the alarm is immediately suppressed. The faults are not detected only when the A and B channels are switched off.

#### D<sub>1</sub>, D<sub>2</sub> CHANNELS

LAMPS CONTROL. Two different resistors are connected to the inputs; the input currents cause two voltage drops. In this way, the reference voltage is given by the voltage drops difference.

FUSES CONTROL. An external diode connected to the fuse, and normally disactivated, is directly biased when the fuse destruction occurs, supplying the input comparator to signal the fault condition. In this circuit configuration the input current can be ≤ 100mA. The D1, D2 channel inputs are not internally protected against the overvoltages.

DIM/DIP pin function: it allows to inhibit the alarms on  $D_1$ ,  $D_2$  channels.


#### C1, C2 CHANNELS (STOP)

- Every fault on the C1, C2 channels is latched by an internal flip-flop and is signaled at the output until the reset signal is generated.
- Brakes and fuses contact control. Through the Trigger pin, at the start, the flip-flop receive a SET signal and a fault condition is signaled. To have a RESET signal the fuse must be not damaged, pin 13 voltage value must be higher than 1.9V and the contact must be closed.
- Lamps control: if the lamps current is unsufficient, the corresponding flip-flop receives a SET signal. SET has priority over RESET.


#### FAULT WARNING LED CONTROL

A Low level at the Trigger input activates the outputs. This activation continues for the STOP lamps until the flip-flop circuits are resetted.


#### A, B CHANNELS



#### **C CHANNEL**



#### **D CHANNEL**



### **ELECTRICAL CHARACTERISTICS** $T_J = -40 + 85^{\circ}C$ $V_{CC} = 13.5V$

Symbol	Parameter	Min.	Тур.	Max.	Unit
V1	Operating Supply Voltage	9	13.5	16	V
l1	Quiescent Current			20	` mA

#### TIMER CIRCUIT

Symbol	Parameter	Min.	Тур.	Max.	Unit
128	Oscillator Current	2	5	200	nA
	Resistor Range		1		MΩ
	Fault Delay Time (with R = $1M\Omega$ ; C = $100nF$ )		1.25		S

#### **TRIGGER**

Symbol	Parameter	Min.	Тур.	Max.	Unit
V26	Low Threshold Voltage (all active inputs)	2.6	2.8		V
126	Low Current Level			500	μА
V26	High Treshold Voltage			10.5	V
126	Input Current (high status) V26 = 10.516V		0	200	μА

#### **OUTPUTS**

Symbol	Parameter	1	Min.	Тур.	Max.	Unit
I19, 21 I23, 24	Leakage Output Current (output high)				100	μА
V19, 21, V23, 24	Output Saturation Voltage				1.5	٧
	@I <sub>OUT</sub> = 25mA					

### DIM/DIP DIP Function (low level)

Symbol	Parameter	Min.	Typ.	Max.	Unit
V18	Inhibit Threshold	0.4	1.3	9	V
	Threshold Input Current (externally limited)		,	50	μΑ

### **ELECTRICAL CHARACTERISTICS** (continued)

#### CHANNELS A, B

Symbol	Parameter	Min.	Тур.	Max.	Unit
15, 19	Reference Input Current	50	100	200	μΑ
13, 4, 7, 8	Input Current (S.C. lamps)	70	150	400	μΑ
12, 6	Input Current			2	mA
V5-V2, 3, 4 V9-V6, 7, 8	Voltage Reference	9	13	17	mV

### CHANNELS C1, C2

### Fault Flip-flop Truthtable

S	R	Fault Indication
0	0	Previous Status
0	1	0
1	0	1
1	1	1

#### SET FUNCTION

Symbol	Parameter	Min.	Тур.	Max.	Unit
V10-V11, 12	Trigger (p.m.) Low Status Lamps Input Voltage	9	13	17	mV
V13	Fuses Input Voltage	0		1.9	V
I10	Reference Current	50	100	200	μА
l11, 12	Input Current (S.C. lamps)	70	150	400	μА
l13	Standby Current (pin Vcc open)			200	μА
V13-V10	Reset Threshold Voltage		0.7		٧

#### CHANNELS D1, D2


Symbol	Parameter	Min.	Тур.	Max.	Unit
l14, 15	Input Currents	52.5	75	105	μ <b>Α</b>
l16, 17		70	100	140	μ <b>Α</b>
V14-V15	Input Comparator Offsets	- 4	0	4	mV
V16-V17	(fault for V15 > V14 or V17 > V16)	- 4		4	mV


#### ADDITIONAL TRIGGER INPUT

Symbol	Parameter	Min.	Тур.	Max.	Unit
V25	High Threshold	3.7	4.4	5.1	٧
V25	Low Threshold		2.1		٧
125	Leakage Input Current		0	20	μА



#### **ADDITIONAL INPUT TRIGGER**









# BUZ71 BUZ71FI

# N - CHANNEL ENHANCEMENT MODE POWER MOS TRANSISTORS


TYPE	V <sub>DSS</sub>	R <sub>DS(on)</sub>	I <sub>D</sub> =
BUZ71	50 V	0.1 Ω	14 A
BUZ71FI	50 V	0.1 Ω	12 A

- VERY FAST SWITCHING
- LOW DRIVE ENERGY FOR EASY DRIVE, REDUCED SIZE AND COST
- HIGH PULSED CURRENT 56A FOR POWER APPLICATIONS

#### **INDUSTRIAL APPLICATIONS:**

POWER ACTUATORS

N - channel enhancement mode POWER MOS field effect transistors. Easy drive and very fast switching times make these POWER MOS transistors ideal for high speed switching circuits in applications such as power actuator driving, motor drive including brushless motors, robotics, actuators and many other uses in automotive control applications. They also find use in DC/DC converters and uninterruptible power supplies.



#### ABSOLUTE MAXIMUM RATINGS

$V_{DS}$	Drain-source voltage (V <sub>GS</sub> = 0)	50		V
$V_{DGR}$	Drain-gate voltage ( $R_{GS} = 20 \text{ K}\Omega$ )	50		٧
$V_{GS}$	Gate-source voltage	±20		V
$I_{DM}$	Drain current (pulsed) T <sub>c</sub> = 25°C		56	Α
		BUZ71	BUZ71FI	
I <sub>D</sub> ■	Drain current (continuous) T <sub>c</sub> = 30°C	14	12	Α
P <sub>tot</sub> ■	Total dissipation at T <sub>c</sub> <25°C	40	30	W
$T_{stg}$	Storage temperature	- 55	to 150	°C
T <sub>i</sub>	Max. operating junction temperature	1	50	°C
•	DIN humidity category (DIN 40040)		E	
	IEC climatic category (DIN IEC 68-1)	55/1	50/56	

See note on ISOWATT 220 in this datasheet

#### THERMAL DATA

TO-220	I ISOWATT22	'n
10-220	IJOUNALIZA	

1				
	R <sub>thj - case</sub> Thermal resistance junction-case	max	3.1   4.16	°C/W
	R <sub>thj - amb</sub> Thermal resistance junction-ambient	max	75	°C/W

# **ELECTRICAL CHARACTERISTICS** ( $T_j = 25$ °C unless otherwise specified)

Parameters	Test Conditions	Min.	Тур.	Max.	Unit	
------------	-----------------	------	------	------	------	--

#### **OFF**

V <sub>(BR) DSS</sub>	Drain-source breakdown voltage	I <sub>D</sub> = 250 μA	V <sub>GS</sub> = 0	50		٧
I <sub>DSS</sub>	Zero gate voltage drain current (V <sub>GS</sub> = 0)	V <sub>DS</sub> = Max Rating V <sub>DS</sub> = Max Rating	T <sub>j</sub> = 125°C		250 1000	μ <b>Α</b> μ <b>Α</b>
I <sub>GSS</sub>	Gate-body leakage current (V <sub>DS</sub> = 0)	V <sub>GS</sub> = ±20 V			±100	nA

#### ON

V <sub>GS (th)</sub>	Gate threshold voltage	V <sub>DS</sub> = V <sub>GS</sub>	I <sub>D</sub> = 1 mA	2.1	4	٧
R <sub>DS (on)</sub>	Static drain-source on resistance	V <sub>GS</sub> = 10 V	I <sub>D</sub> = 9 A		0.1	Ω

### **DYNAMIC**

9 <sub>fs</sub>	Forward transconductance	V <sub>DS</sub> = 25 V	I <sub>D</sub> = 9 A	3		mho
C <sub>ISS</sub> C <sub>OSS</sub> C <sub>rss</sub>	Input capacitance Output capacitance Reverse transfer capacitance	V <sub>DS</sub> = 25 V V <sub>GS</sub> = 0	f= 1 MHz		650 450 280	pF pF pF

#### **SWITCHING**

<sup>■</sup> See note on ISOWATT 220 in this datasheet


### **ELECTRICAL CHARACTERISTICS** (Continued)

Parameters Test Conditions Min. Typ. Max. Un
--


#### **SOURCE DRAIN DIODE**

I <sub>SD</sub> I <sub>SDM</sub>	Source-drain current Source-drain current (pulsed)				14 56	A A
V <sub>SD</sub>	Forward on voltage	I <sub>SD</sub> = 28 A	V <sub>GS</sub> = 0		1.8	٧
t <sub>rr</sub>	Reverse recovery time			120		ns
Q <sub>rr</sub>	Reverse recovered charge	I <sub>SD</sub> = 14 A	$di/dt = 100A/\mu s$	0.15		μC


#### Safe operating areas




#### Thermal impedance




#### Derating curve




#### Output characteristics




#### Transfer characteristics




#### Transconductance




# Static drain-source on resistance




# Maximum drain current vs temperature




# Gate charge vs gate-source voltage




#### Capacitance variation




# Gate threshold voltage vs temperature



# Drain-source on resistance vs temperature



# Source-drain diode forward characteristics



# ISOWATT220 PACKAGE CHARACTERISTICS AND APPLICATION.

ISOWATT220 is fully isolated to 2000V dc. Its thermal impedance, given in the data sheet, is optimised to give efficient thermal conduction together with excellent electrical isolation.

The structure of the case ensures optimum distances between the pins and heatsink. The ISOWATT220 package eliminates the need for external isolation so reducing fixing hardware. Accurate moulding techniques used in manufacture assure consistent heat spreader-to-heatsink capacitance.

ISOWATT220 thermal performance is better than that of the standard part, mounted with a 0.1mm mica washer. The thermally conductive plastic has a higher breakdown rating and is less fragile than mica or plastic sheets. Power derating for ISOWATT220 packages is determined by:

$$P_{D} = \frac{T_{j} - T_{c}}{R_{th}}$$

from this  $I_{Dmax}$  for the POWER MOS can be calculated:

$$I_{Dmax} \le \sqrt{\frac{P_D}{R_{DS(on) \text{ (at 150°C)}}}}$$

# THERMAL IMPEDANCE OF ISOWATT220 PACKAGE

Fig. 1 illustrates the elements contributing to the thermal resistance of transistor heatsink assembly, using ISOWATT220 package.

The total thermal resistance R<sub>th (tot)</sub> is the sum of each of these elements.

The transient thermal impedance, Z<sub>th</sub> for different pulse durations can be estimated as follows:

1 - for a short duration power pulse less than 1ms;

$$Z_{th} < R_{th,l-C}$$

2 - for an intermediate power pulse of 5ms to 50ms:

$$Z_{th} = R_{thJ-C}$$

3 - for long power pulses of the order of 500ms or greater:


$$Z_{th} = R_{thJ-C} + R_{thC-HS} + R_{thHS-amb}$$

It is often possibile to discern these areas on transient thermal impedance curves.


Fig. 1

#### ISOWATT DATA


#### Safe operating areas



#### Thermal impedance



#### Derating curve








### 10W CAR RADIO AUDIO AMPLIFIER

#### DESCRIPTION


The TDA2003 has improved performance with the same pin configuration as the TDA 2002. The additional features of TDA 2002, very low number of external components, ease of assembly, space and cost saving, are maintained.

The device provides a high output current capability (up to 3.5 A) very low harmonic and cross-over distortion.

Completely safe operation is guaranteed due to protection against DC and AC short circuit between all pins and ground, thermal over-range,load dump voltage surge up to 40 V and fortuitous open ground.



#### PIN CONNECTION (top view)




#### ABSOLUTE MAXIMUM RATINGS


Symbol	Parameter	Value	Unit
Vs	Peak Supply Voltage (50ms)	40	V
Vs	DC Supply Voltage	28	V
V <sub>s</sub>	Operating Supply Voltage	18	V
lo	Output Peak Current (repetitive)	3.5	Α
I <sub>o</sub>	Output Peak Current (non repetitive)	4.5	А
P <sub>tot</sub>	Power Dissipation at T <sub>case</sub> = 90°C	20	W
T <sub>stg</sub> , T <sub>J</sub>	Storage and Junction Temperature	- 40 to 150	_ °C

November 1988 1/12

#### **SCHEMATIC DIAGRAM**




#### **TEST CIRCUIT**




#### THERMAL DATA

R <sub>th j-case</sub>	Thermal Resistance Junction-case	Max	3	°C/W

#### DC TEST CIRCUIT



#### **AC TEST CIRCUIT**



# **ELECTRICAL CHARACTERISTICS** ( $V_5 = 14.4 \text{ V}$ , $T_{amb} = 25 \text{ °C}$ unless otherwise specified)

DC CHARACTERISTICS (refer to DC test circuit)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
Vs	Supply Voltage		8		18	V
Vo	Quiescent Output Voltage (pin 4)		6.1	6.9	7.7	V
I <sub>d</sub>	Quiescent Drain Current (pin 5)			44	50	mA

#### **ELECTRICAL CHARACTERISTICS** (continued)

AC CHARACTERISTICS (refer to AC test circuit,  $G_v = 40 \text{ dB}$ )

Symbol	Parameter	Test C	Conditions	Min.	Тур.	Max.	Unit
Po	Output Power	d = 10 % f = 1 kHz	$R_L = 4 \Omega$ $R_L = 2 \Omega$ $R_L = 3.2 \Omega$ $R_L = 1.6 \Omega$	5.5 9	6 10 7.5 12		W W W
V <sub>I(rms)</sub>	Input Saturation Voltage			300			mV
Vı	Input Sensitivity	$f = 1 \text{ kHz}$ $P_0 = 0.5 \text{ W}$ $P_0 = 6 \text{ W}$ $P_0 = 0.5 \text{ W}$ $P_0 = 10 \text{ W}$	$R_{L} = 4 \Omega$ $R_{L} = 4 \Omega$ $R_{L} = 2 \Omega$ $R_{L} = 2 \Omega$		14 55 10 50		mV mV mV
В	Frequency Response (- 3 dB)	$P_o = 1 W$ $R_L = 4 \Omega$		4	0 to 15,00	00	Hz
d	Distortion		$8.5 \text{ W}  \text{R}_{\text{L}} = 4 \Omega$ $1.5 \text{ W}  \text{R}_{\text{L}} = 2 \Omega$		0.15 0.15		% %
R,	Input Resistance (pin 1)	f = 1 kHz		70	150		kΩ
G <sub>V</sub>	Voltage Gain (open loop)	f = 1 kHz f = 10 kHz			80 60		dB dB
Gv	Voltage Gain (closed loop)	f = 1 kHz R <sub>L</sub> = 4 Ω		39.3	40	40.3	dB
eИ	Input Noise Voltage (0)				1	5	μV
'N	Input Noise Current (0)				60	200	pA
η	Efficiency	f = 1 kHz P <sub>o</sub> = 6 W P <sub>o</sub> = 10 W	$R_{L} = 4 \Omega$ $R_{L} = 2 \Omega$		69 65		% %
SVR	Supply Voltage Rejection	$f = 100 \text{ Hz}$ $V_{ripple} = 0.5 \text{ V}$ $R_g = 10 \text{ k}\Omega$	, R <sub>L</sub> = 4 Ω	30	36		dB

<sup>(0)</sup> Filter with noise bandwidth . 22 Hz to 22 kHz

Figure 1 : Quiescent Output Voltage vs. Supply Voltage.




Figure 2 : Quiescent Drain Current vs. Supply Voltage.




Figure 3: Output Power vs. Supply Voltage.




Figure 5: Gain vs. Input Sensitivity.




Figure 7: Distortion vs. Output Power.




Figure 4: Output Power vs. Load Resistance RL.




Figure 6 : Gain vs. Input Sensitivity.




Figure 8: Distortion vs. Frequency.




Figure 9 : Supply Voltage Rejection vs. Voltage Gain.




Figure 11 : Power Dissipation and Efficiency vs. Output Power ( $R_L = 4~\Omega$ ).





Figure 13 : Maximum Power Dissipation vs. Supply Voltage (sine wave operation).



**Figure 10 :** Supply Voltage Rejection vs. Frequency.




Figure 12 : Power Dissipation and Efficiency vs. Output Power ( $R_L = 2 \Omega$ ).




Figure 14 : Maximum Allowable Power
Dissipation vs. Ambient Temperature.





Figure 15: Typical Values of Capacitor (C<sub>X</sub>) for Different Values of Frequency Response (B).



#### **APPLICATION INFORMATION**

Figure 16: Typical Application Circuit.




Figure 17: P.C. Board and Component Layout for the Circuit of Fig. 16 (1:1 scale).




Figure 18: 20 W Bridge Configuration Application Circuit (\*).




Figure 19: P.C. Board and Component Layout for the Circuit of Fig. 18 (1:1 scale).




Figure 20 : Low Cost Bridge Configuration Application Circuit (\*) ( $P_0 = 18 \text{ W}$ ).





Figure 21: P.C. Board and Component Layout for the Low-cost Bridge Amplifier of Fig. 20, in Stereo Version (1:1 scale).



#### **BUILT-IN PROTECTION SYSTEMS**

#### LOAD DUMP VOLTAGE SURGE

The TDA 2003 has a circuit which enables it to withstand a voltage pulse train, on pin 5, of the type shown in fig. 23. If the supply voltage peaks to more than 40V, then an LC filter must be inserted between the supply and pin 5, in order to assure that the pulses at pin 5 will be held within the limits shown in fig. 22.

A suggested LC network is shown in fig. 23. With this network, a train of pulses with amplitude up to 120 V and width of 2 ms can be applied at point A. This type of protection is ON when the supply voltage (pulsed or DC) exceeds 18V. For this reason the maximum operating supply voltage is 18V.

#### SHORT-CIRCUIT (AC AND DC CONDITIONS)

The TDA 2003 can withstand a permanent short-circuit on the output for a supply voltage up to 16V.

#### POLARITY INVERSION

High current (up to 5A) can be handled by the device with no damage for a longer period than the blow-out time of a quick 1A fuse (normally connected in series with the supply).

This feature is added to avoid destruction if, during fitting to the car, a mistake on the connection of the supply is made.

#### OPEN GROUND

When the radio is in the ON condition and the ground is accidentally opened, a standard audio amplifier will be damaged. On the TDA 2003 protection diodes are included to avoid any damage.

#### INDUCTIVE LOAD

A protection diode is provided between pin 4 and 5 (see the internal schematic diagram) to allow use of the TDA 2003 with inductive loads. In particular, the TDA 2003 can drive a coupling transformer for audio modulation.

#### DC VOLTAGE

The maximum operating DC voltage on the TDA 2003 is 18V.

However the device can withstand a DC voltage up to 28V with no damage. This could occur during winter if two batteries were series connected to crank the engine.



#### THERMAL SHUT-DOWN

The presence of a thermal limiting circuit offers the following advantages:

 an overload on the output (even if it is permanent), oran excessive ambient temperature can be easily withstood.

Figure 22.





Figure 24 : Output Power and Drain Current vs. Case Temperature ( $R_L = 4 \Omega$ ).



#### PRACTICAL CONSIDERATION

#### PRINTED CIRCUIT BOARD


The layout shown in fig. 17 is recommended. If different layouts are used, the ground points of input 1 and input 2 must be well decoupled from the ground of the output through which a rather high current flows.

#### ASSEMBLY SUGGESTION


No electrical insulation is required between the package and the heat-sink. Pin length should be as

2) the heat-sink can have a smaller factor comparedwith that of a conventional circuit. There is no device damage in the case of excessive junction temperature: all that happens is that P<sub>0</sub> (and therefore P<sub>tot</sub>) and I<sub>d</sub> are reduced.

Figure 23.



**Figure 25 :** Output Power and Drain Current vs. Case Temperature ( $R_L = 2 \Omega$ ).



short as possible. The soldering temperature must not exceed 260 °C for 12 seconds.

#### APPLICATION SUGGESTIONS

The recommended component values are those shown in the application circuits of fig.16. Different values can be used. The following table is intended to aid the car-radio designer.

Component	Recommended Value	Purpose	Larger Than Recommended Value	Smaller Than Recommended Value
C1	2.2 μF	Input DC Decoupling		Noise at Switch-on, Switch-off
C2	470 μF	Ripple Rejection		Degradation of SVR
C3	0.1 μF	Supply Bypassing		Danger of Oscillation
C4	1000 μF	Output Coupling to Load		Higher Low Frequency Cutoff
C5	0.1 μF	Frequency Stability		Danger of Oscillation at High Frequencies with Inductive Loads
C <sub>X</sub>	≅ 1/2 π B R1	Upper Frequency Cutoff	Lower Bandwidth	Larger Bandwidth
R1	(Gv – 1) • R2	Setting of Gain		Increase of Drain Current
R2	2.2 Ω	Setting of Gain and SVR	Degradation of SVR	
R3	1 Ω	Frequency Stability	Danger of Oscillation at High Frequencies with Inductive Loads	
R <sub>X</sub>	≅ 20 R2	Upper Frequency Cutoff	Poor High Frequency Attenuation	Danger of Oscillation





## 10 + 10W STEREO AMPLIFIER FOR CAR RADIO

Its main features are:


Low distortion.

Low noise.

**High reliability** of the chip and of the package with additional safety during operation thanks to protections against:

- OUTPUT AC SHORT CIRCUIT TO GROUND
- VERY INDUCTIVE LOADS
- OVERRATING CHIP TEMPERATURE
- LOAD DUMP VOLTAGE SURGE
- FORTUITOUS OPEN GROUND


**Space and cost saving**: very low number of external components, very simple mounting system with no electrical isolation between the package and the heatsink.



#### DESCRIPTION

The TDA2004 is a class B dual audio power amplifier in MULTIWATT® package specifically designed for car radio applications; stereo amplifiers are easily designed using this device that provides a high current capability (up to 3.5 A) and that can drive very low impedance loads (down to 1.6 $\Omega$ ).

#### PIN CONNECTION (top view)



November 1988 1/8

#### **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Value	Unit
Vs	Operating Supply Voltage	18	٧
Vs	DC Supply Voltage	28	<b>\</b>
Vs	Peak Supply Voltage (for 50 ms)	40	٧
I <sub>o</sub> (*)	Output Peak Current (non repetitive t = 0.1 ms)	4.5	Α
I <sub>o</sub> (*)	Output Peak Current (repetitive f ≥ 10 Hz)	3.5	Α
P <sub>tot</sub>	Power Dissipation at T <sub>case</sub> = 60 °C	30	W
T <sub>J</sub> , T <sub>stg</sub>	Storage and Junction Temperature	- 40 to 150	ပဲ

<sup>(\*)</sup> The max. output current is internally limited.

#### THERMAL DATA

R <sub>th I-case</sub>	Thermal Resistance Junction-case	Max	3	°C/W

# **ELECTRICAL CHARACTERISTICS** (refer to the test circuit, $T_{amb}$ = 25 °C, $G_v$ = 50 dB, $R_{th\ (heatsink)}$ = 4 °C/W, unless otherwise specified)

Symbol	Parameter	Test Conditions		Min.	Тур.	Max.	Unit
Vs	Supply Voltage			8		18	٧
Vo	Quiescent Output Voltage	V <sub>s</sub> = 14.4 V V <sub>s</sub> = 13.2 V		6.6 6.0	7.2 6.6	7.8 7.2	> >
l <sub>d</sub>	Total Quiescent Drain Current	V <sub>s</sub> = 14.4 V V <sub>s</sub> = 13.2 V			65 62	120 120	mA mA
I <sub>SB</sub>	Stand-by Current	Pin 3 Grounded			5		mA
Po	Output Power (each channel)	f = 1 kHz V <sub>s</sub> = 14.4 V	d = 10 %		C.F.		W
			$R_L = 4 \Omega$ $R_L = 3.2 \Omega$ $R_L = 2 \Omega$ $R_L = 1.6 \Omega$	6 7 9 10	6.5 8 10 (*) 11		W W W
		$V_s = 13.2 \text{ V}$ $V_s = 16 \text{ V}$	$R_L = 3.2 \Omega$ $R_L = 1.6 \Omega$	6 9	6.5 10	:	W W
ļ			$R_L = 2 \Omega$		12		W
d	Distortion (each channel)	$f = 1 \text{ kHz}$ $V_s = 14.4V$ $P_o = 50 \text{ mW to 4 W}$ $V_s = 14.4 \text{ V}$	$R_L = 4 \Omega$ $R_L = 2 \Omega$		0.2	1	%
		$P_0 = 50 \text{ mW to } 6 \text{ W}$ $V_s = 13.2 \text{ V}$	$R_L = 3.2 \Omega$		0.3	1	%
		$P_o = 50 \text{ mW to 3 W}$ $V_s = 13.2 \text{ V}$	$R_L = 1.6 \Omega$		0.2	1	%
СТ	Cross Talk	$P_o = 50 \text{ mW to } 6 \text{ W}$ $V_s = 14.4 \text{ V}$ $V_o = 4 \text{ V}_{rms}$ $f = 1 \text{ kHz}$ $f = 10 \text{ kHz}$	$R_L = 4 \Omega$ $R_g = 5 k\Omega$	50 40	60 45	1	% dB dB
V <sub>i</sub>	Input Saturation Voltage			300			mV
R <sub>1</sub>	Input Resistance (non inverting input)	f = 1 kHz		70	200		kΩ

#### **ELECTRICAL CHARACTERISTICS** (continued)

Symbol	Parameter	Test Cor	nditions	Min.	Тур.	Max.	Unit
fL	Low Frequency Roll Off (- 3 dB)	$R_L = 4 \Omega$ $R_L = 2 \Omega$ $R_L = 3.2 \Omega$ $R_L = 1.6 \Omega$				35 50 40 55	Hz Hz Hz Hz
f <sub>H</sub>	High Frequency Roll Off (- 3 dB)	$R_L = 1.6 \Omega \text{ to } 4 \Omega$		15			kHz
G√	Voltage Gain (open loop)	f = 1 kHz			90		dB
G <sub>v</sub>	Voltage Gain (closed loop)	f = 1 kHz		48	50	51	dB
	Closed Loop Gain Matching				0.5		dB
e <sub>N</sub>	Total Input Noise Voltage	$R_g = 10 \text{ k}\Omega \text{ (°)}$			1.5	5	μV
SVR	Supply Voltage Rejection	$f_{ripple} = 100 \text{ Hz}$ $C_3 = 10 \mu\text{F}$	$R_g = 10 \text{ k}\Omega$ $V_{ripple} = 0.5 \text{ V}_{rms}$	35	45		dB
η	Efficiency	$V_{s} = 14.4 \text{ V} \\ R_{L} = 4 \Omega \\ R_{L} = 2 \Omega \\ V_{s} = 13.2 \text{ V} \\ R_{L} = 3.2 \Omega \\ R_{L} = 1.6 \Omega$	$P_o = 6.5 W$ $P_o = 10 W$ f = 1 kHz		70 60 70 60		% % %
T <sub>1</sub>	Thermal Shut Down Junction Temperature				145		°C

Notes: (\*) 9.3W without Bootstrap
(\*\*) Bandwith Filter: 22Hz to 22KHz.

Figure 1: Test and Application Circuit.




Figure 2: P.C. Board and Component layout (scale 1:1).




Figure 3 : Quiescent Output Voltage vs. Supply Voltage.




Figure 4 : Quiescent Drain Current vs. Supply Voltage.




Figure 5: Distortion vs. Output Power.




Figure 7 : Output Power vs. Supply Voltage.




Figure 9: Distortion vs. Frequency.




Figure 6: Output Power vs. Supply Voltage.




Figure 8: Distortion vs. Frequency.




Figure 10 : Supply Voltage Rejection vs. C3.




Figure 11 : Supply Voltage Rejection vs. Frequency.




Figure 13 : Supply Voltage Rejection vs. Values of Capacitors C<sub>2</sub> and C<sub>3</sub>.




Figure 15: Maximum Allowable Power
Dissipation vs. Ambient Temperature.




Figure 12: Supply Voltage Rejection vs. Values of Capacitors C<sub>2</sub> and C<sub>3</sub>.




Figure 14: Gain vs. Input Sensitivity.




Figure 16: Total Power Dissipation and Efficiency vs. Output Power.





Figure 17: Total Power Dissipation and Efficiency vs. Output Power.



#### **APPLICATION SUGGESTION**

The recommended values of the components are those shown on application circuit of fig.1. Different values can be used; the following table can help the designer.

Component	Recommended Value	Purpose	Larger Than	Smaller Than
R <sub>1</sub>	120 kΩ	Optimisation of the Output Signal Simmetry	Smaller P <sub>o max</sub>	Smaller P <sub>o max</sub>
R <sub>2</sub> and R <sub>4</sub>	1 kΩ	Close Loop Gain	Increase of Gain	Decrease of Gain
R <sub>3</sub> and R <sub>5</sub>	3.3 Ω	Setting (*)	Decrease of Gain	Increase of Gain
R <sub>6</sub> and R <sub>7</sub>	1 Ω	Frequency Stability	Danger of Oscillation at High Frequency with Inductive Load	
C <sub>1</sub> and C <sub>2</sub>	2.2 μF	Input DC Decoupling	High Turn-on Delay	High Turn-on Pop Higher Low Frequency Cutoff. Increase of Noise
C <sub>3</sub>	10 μF	Ripple Rejection	Increase of SVR Increase of the Switch-on Time	Degradation of SVR
C₄ and C <sub>6</sub>	100 μF	Bootstrapping		Increase of Distortion at Low Frequency
C <sub>5</sub> and C <sub>7</sub>	100 μF	Feedback Input DC Decoupling		
C <sub>8</sub> and C <sub>9</sub>	0.1 μF	Frequency Stability		Danger of Oscillation
C <sub>10</sub> and C <sub>11</sub>	1000 μF to 2200 μF	Output DC Decoupling		Higher Low-frequency Cut-off

<sup>(\*)</sup> The closed-loop gain must be higher than 26dB.

### **BUILT-IN PROTECTION SYSTEMS**

### LOAD DUMP VOLTAGE SURGE

The TDA2004 has a circuit which enables it to withstand a voltage pulse train, on pin 9, of the type shown in Fig. 19.

If the supply voltage peaks to more than 40 V, then an LC filter must be inserted between the supply and pin 9, in order to assure that the pulses at pin 9 will be held within the limits shown.

A suggested LC network is shown in Fig. 18. With this network, a train of pulse with amplitude up to 120 V and with of 2 ms can be applied to point A. This type of protection is ON when the supply voltage (pulse or DC) exceeds 18 V. For this reason the maximum operating supply voltage is 18 V.

Figure 18.





Figure 19.



## SHORT CIRCUIT (AC conditions)

The TDA2004 can withstand an accidental short-circuit from the output to ground caused by a wrong connection during normal working.

#### POLARITY INVERSION

High current (up to 10 A) can be handled by the device with no damage for a longer period than the blow-out time of a quick 2 A fuse (normally connected in series with the supply). This feature is added to avoid destruction, if during fitting to the car, a mistake on the connection of the supply is made.

### **OPEN GROUND**

When the ratio is the ON condition and the ground is accidentally opened, a standard audio amplifier will be damaged. On the TDA2004 protection diodes are included to avoid any damage.

### INDUCTIVE LOAD

A protection diode is provided to allow use of the TDA2004 with inductive loads.

### DC VOLTAGE

The maximum operating DC voltage on the TDA2004 is 18 V.

However the device can withstand a DC voltage up to 28 V with no damage. This could occur during winter if two batteries are series connected to crank the engine.

## THERMAL SHUT-DOWN

The presence of a thermal limiting circuit offers the following advantages :

- 1) an overload on the output (even if it is permanent), or an excessive ambient temperature can be easily withstood.
- 2) the heatsink can have a smaller factor of safety compared with that of a conventional circuit. There is no device damage in the case of excessive junction temperature ; all that happens is the  $P_O$  (and therefore  $P_{tot}$ ) and  $I_d$  are reduced.

The maximum allowable power dissipation depends upon the size of the external heatsink (i.e. its thermal resistance); fig. 20 shown this dissipable power as a function of ambient temperature for different thermal resistance.







# 20W BRIDGE AMPLIFIER FOR CAR RADIO

High output power:  $P_O = 10 + 10 \text{ W@R}_L = 2 \Omega$ , d = 10 %;  $P_O = 20 \text{ W@R}_L = 4\Omega$ , d = 10 %.


**High reliability** of the chip and package with additional complete safety during operation thanks to protection against:

- OUTPUT DC AND AC SHORT CIRCUIT TO GROUND
- OVERRATING CHIP TEMPERATURE
- LOAD DUMP VOLTAGE SURGE
- FORTUITOUS OPEN GROUND
- VERY INDUCTIVE LOADS

Flexibility in use: bridge or stereo booster amplifiers with or without boostrap and with programmable gain and bandwidth.

Space and cost saving: very low number of external components, very simple mounting system with no electrical isolation between the package and the heatsink (one screw only).

In addition, the circuit offers loudspeaker protection during short circuit for one wire to ground.




#### Multiwatt 11®

ORDER CODES: TDA2005M – Bridge Application TDA2005S – Stereo Application

### DESCRIPTION


The TDA2005 is class B dual audio power amplifier in MULTIWATT® package specifically designed for car radio application: **power booster amplifiers** are easily designed using this device that provides a high current capability (up to 3.5 A) and that can drive very low impedance loads (down to 1.6Ω in stereo applications) obtaining an output power of more than 20 W (bridge configuration).

## PIN CONNECTION (top view)



November 1988 1/20

# **SCHEMATIC DIAGRAM**



# **ABSOLUTE MAXIMUM RATINGS**


Symbol	Parameter	Value	Unit
Vs	Operating Supply Voltage	18	V
Vs	DC Supply Voltage	28	V
Vs	Peak Supply Voltage (for 50 ms)	40	V
l <sub>o</sub> (*)	Output Peak Current (non repetitive t = 0.1 ms)	4.5	Α
I <sub>o</sub> (*)	Output Peak Current (repetitive f ≥ 10 Hz)	3.5	Α
P <sub>tot</sub>	Power Dissipation at T <sub>case</sub> = 60 °C	30	W
T <sub>stg</sub> , T <sub>j</sub>	Storage and Junction Temperature	- 40 to 150	°C

# THERMAL DATA

		<del></del>	
R <sub>th J-case</sub> Thermal Resistance Junction-case	Max	3	°C/W

# **BRIDGE AMPLIFIER APPLICATION (TDA2005M)**

Figure 1: Test and Application Circuit (bridge amplifier).



**ELECTRICAL CHARACTERISTICS** (refer to the **bridge** application circuit,  $T_{amb}$  = 25 °C,  $G_v$  = 50 dB,  $R_{th\ (heatsink)}$  = 4 °C/W, unless otherwise specified)

Symbol	Parameter	Test Condi	tions	Min.	Тур.	Max.	Unit
Vs	Supply Voltage			8		18	V
Vos	Output Offset Voltage (°) (between pin 8 and pin 10)	V <sub>s</sub> = 14.4 V V <sub>s</sub> = 13.2 V				150 150	mV mV
I <sub>d</sub>	Total Quiescent Drain	V <sub>s</sub> = 14.4 V	$R_L = 4 \Omega$		75	150	mA
	Current	V <sub>s</sub> = 13.2 V	$R_L = 3.2 \Omega$		70	160	mA
P <sub>o</sub>	Output Power	d = 10 %	f = 1 kHz				
		V <sub>s</sub> = 14.4 V	$R_L = 4 \Omega$ $R_L = 3.2 \Omega$	18 20	20 22		W W
		V <sub>s</sub> = 13.2 V	$R_L = 3.2 \Omega$	17	19		W
d	Distortion	f = 1  kHz $V_s = 14.4V$ $P_0 = 50 \text{ mW to } 15 \text{ W}$ $V_s = 13.2 \text{ V}$	$R_L = 3.2 \Omega$			1	%
- ·	Innut Consitiuity	P <sub>o</sub> = 50 mW to 13 W	<del></del>				/0
V <sub>1</sub>	Input Sensitivity	$f = 1 \text{ kHz}$ $P_0 = 2 \text{ W}$ $P_0 = 2 \text{ W}$	$R_L = 4 \Omega$ $R_L = 3.2 \Omega$		9 8		mV mV
R,	Input Resistance	f = 1 kHz		70			kΩ
fL	Low Frequency Roll Off (- 3 dB)	$R_L = 3.2 \Omega$				40	Hz
f <sub>H</sub>	High Frequency Roll Off (- 3 dB)	$R_L = 3.2 \Omega$		20			kHz
G√	Closed Loop Voltage Gain	f = 1 kHz			50		dB
e <sub>N</sub>	Total Input Noise Voltage	$R_g = 10 \text{ k}\Omega \text{ (°°)}$			3	10	μV
SVR	Supply Voltage Rejection	$R_g = 10 \text{ k}\Omega$ $f_{ripple} = 100 \text{ Hz}$ $V_{ripple} = 0.5 \text{ V}$	$C_4 = 10 \mu F$	45	55		dB
η	Efficiency	$V_s = 14.4 \text{ V}$ $P_o = 20 \text{ W}$ $P_o = 22 \text{ W}$ $V_s = 13.2 \text{ V}$ $P_o = 19 \text{ W}$	$\begin{split} f &= 1 \text{ kHz} \\ R_L &= 4 \Omega \\ R_L &= 3.2 \Omega \\ f &= 1 \text{ kHz} \\ R_L &= 3.2 \Omega \end{split}$		60 60 58		% % %
T,	Thermal Shut-down Junction Temperature	V <sub>s</sub> = 14.4 V f = 1 kHz	$R_L = 4 \Omega$ $P_{tot} = 13 W$		145		°C
V <sub>osh</sub>	Output Voltage with one Side of the Speaker shorted to ground	V <sub>s</sub> = 14.4 V V <sub>s</sub> = 13.2 V	$R_L = 4 \Omega$ $R_L = 3.2 \Omega$			2	V

Note : (\*) For TDA2005M only (\*\*) Bandwith Filter : 22Hz to 22KHz

# **BRIDGE AMPLIFIER APPLICATION** (continued)

Figure 2: P.C. Board and Component layout (scale 1:1).




Figure 3 : Output Offset Voltage vs. Supply Voltage.




Figure 5 : Distortion vs. Output Power (bridge amplifier).





Figure 4 : Distortion vs. Output Power (bridge amplifier).



### BRIDGE AMPLIFIER DESIGN

The following consideraions can be useful when designing a bridge amplifier.

	Parameter Single Ended		Bridge
V <sub>o max</sub>	Peak Output Voltage (before clipping)	$\frac{1}{2} (V_s - 2 V_{CE sat})$	V <sub>s</sub> - 2 V <sub>CE sat</sub>
I <sub>o max</sub>	Peak Output Current (before clippling)	$\frac{1}{2} \frac{(V_s - 2 V_{CE sat})}{R_L}$	V <sub>s</sub> - 2 V <sub>CE sat</sub>
P <sub>o max</sub>	rms Output Power (before clipping)	$\frac{1}{4} \frac{(V_s - 2 V_{CE \ sat})^2}{2 R_L}$	$\frac{(V_{s} - 2 V_{CE \ sat})^{2}}{2 R_{L}}$

Where:  $V_{CE sat} = output transistors saturation voltage$ 

Vs = allowable supply voltage

R<sub>L</sub> = load impedance


Voltage and current swings are twice for a bridge amplifier in comparison with single ended amplifier. In order words, with the same  $R_{\rm L}$  the bridge configuration can deliver an output power that is four times the output power of a single ended amplifier, while, with the same max output current the bridge configuration can deliver an output power that is twice the output power of a single ended amplifier. Core must be taken when selecting  $V_{\rm S}$  and  $R_{\rm L}$  in order to

avoid an output peak current above the absolute maximum rating.

From the expression for Io  $_{max}$ , assuming  $V_S=14.4$  V and  $V_{CE\ sat}=2$  V, the minimum load that can be driven by TDA2005 in bridge configuration is :

$$R_{Lmin} = \frac{V_S - 2 V_{CEsat}}{I_{O max}} = \frac{14.4 - 4}{3.5} = 2.97\Omega$$

Figure 6: Bridge Configuration.



The voltage gain of the bridge configuration is given by (see fig. 6):

$$G_{V} = \frac{V_{O}}{V_{I}} = 1 + \frac{R_{1}}{(\frac{R_{2} \cdot R_{4}}{R_{2} + R_{4}})} + \frac{R_{3}}{R_{4}}$$


For sufficiently high gains (40 to 50 dB) it is possible to put  $R_2=R_4$  and  $R_3=2$   $R_1$ , simplifying the formula in :

$$G_V = 4$$
  $\frac{R_1}{R_2}$ 

G√ (dB)	$\mathbf{R}_1$ $(\Omega)$	$R_2 = R_4 (\Omega)$	$R_3$ $(\Omega)$
40	1000	39	2000
50	1000	12	2000

# STEREO AMPLIFIER APPLICATION (TDA2005S)

Figure 7: Typical Application Circuit.



**ELECTRICAL CHARACTERISTICS** (refer to the **stereo** application circuit,  $T_{amb} = 25$  °C,  $G_v = 50$  dB,  $R_{th (heatsink)} = 4$  °C/W, unless otherwwise specified)

Symbol	Parameter	Test Condi	tions	Min.	Тур.	Max.	Unit
V <sub>s</sub>	Supply Voltage			8		18	٧
Vo	Quiescent Output Voltage	V <sub>s</sub> = 14.4 V V <sub>s</sub> = 13.2 V		6.6 6	7.2 6.6	7.8 7.2	V
l <sub>d</sub>	Total Quiescent Drain Current	V <sub>s</sub> = 14.4 V V <sub>s</sub> = 13.2 V			65 62	120 120	mA mA
Po	Output Power (each channel)	$f = 1 \text{ kHz}$ $V_s = 14.4 \text{ V}$ $V_s = 13.2 \text{ V}$ $V_s = 16 \text{ V}$	$d = 10 \% \\ R_{L} = 4 \Omega \\ R_{L} = 3.2 \Omega \\ R_{L} = 2 \Omega \\ R_{L} = 1.6 \Omega \\ R_{L} = 3.2 \Omega \\ R_{L} = 1.6 \Omega \\ R_{L} = 2 \Omega$	6 7 9 10 6 9	6.5 8 10 11 6.5 10		
d	Distortion (each channel)	$ f = 1 \text{ kHz} $ $ V_s = 14.4 \text{ V} $ $ P_o = 50 \text{ mW to 4 W} $ $ V_s = 14.4 \text{ V} $ $ P_o = 50 \text{ mW to 6 W} $ $ V_s = 13.2 \text{ V} $ $ P_o = 50 \text{ mW to 3 W} $ $ V_s = 13.2 \text{ V} $ $ P_o = 40 \text{ mW to 6 W} $	$R_{L} = 4 \Omega$ $R_{L} = 2 \Omega$ $R_{L} = 3.2 \Omega$ $R_{L} = 1.6 \Omega$		0.2 0.3 0.2 0.3	1 1 1	% % %

<sup>(°)</sup> For TDA2005S only.

<sup>(\*\*)</sup> Bandwidth Filter : 22Hz to 22KHz

# **ELECTRICAL CHARACTERISTICS** (continued)

Symbol	Parameter	Test Co	onditions	Min.	Тур.	Max.	Unit
СТ	Cross Talk (°)	$V_s = 14.4 \text{ V}$ $R_L = 4 \Omega$ $V_0 = 4 \text{ V}_{rms}$	f = 1 kHz		60		dB
		$R_g = 5 \text{ k}\Omega$	f = 10 kHz		45		dB
V <sub>1</sub>	Input Saturation Voltage			300			mV
Vı	Input Sensitivity	f = 1 kHz	$P_o = 1 W$ $R_L = 4 \Omega$ $R_L = 3.2 \Omega$		6 5.5		mV
R,	Input Resistance	f = 1 kHz		70	200		ΚΩ
fL	Low Frequency Roll Off (- 3 dB)	$R_L = 2 \Omega$				50	Hz
f <sub>H</sub>	High Frequency Roll Off (- 3 dB)	$R_L = 2 \Omega$		15			kHz
G <sub>v</sub>	Voltage Gain (open loop)	f = 1 kHz			90		dB
G√	Voltage Gain (closed loop)	f = 1 kHz		48	50	51	dB
ΔG <sub>v</sub>	Closed Loop Gain Matching				0.5		dB
e <sub>N</sub>	Total Input Noise Voltage	$R_g = 10 \text{ k}\Omega \text{ (°°)}$			1.5	5	μV
SVR	Supply Voltage Rejection	$R_g = 10 \text{ k}\Omega$ $C_3 = 10 \mu\text{F}$	$f_{ripple} = 100 \text{ Hz}$ $V_{ripple} = 0.5 \text{ V}$	35	45		dB
η	Efficiency	$V_{S} = 14.4 \text{ V}$ $R_{L} = 4 \Omega$ $R_{L} = 2 \Omega$ $V_{S} = 13.2 \text{ V}$ $R_{L} = 3.2 \Omega$ $R_{L} = 1.6 \Omega$	$f = 1 \text{ kHz} \\ P_o = 6.5 \text{ W} \\ P_o = 10 \text{ W} \\ f = 1 \text{ kHz} \\ P_o = 6.5 \text{ W} \\ P_o = 100 \text{ W}$		70 60 70 60		% % %
T <sub>1</sub>	Thermal Shut-down Junction Temperature				145		ç

For TDA2005S only Bandwidth Filter : 22Hz to 22KHz

Figure 8 : Quiescent Output Voltage vs. Supply Voltage.




Figure 10: Distortion vs. Output Power.




Figure 12: Output Power vs. Supply Voltage.




Figure 9 : Quiescent Drain Current vs. Supply Voltage.




Figure 11: Output Power vs. Supply Voltage.




Figure 13: Distortion vs. Frequency.





Figure 14: Distortion vs. Frequency.



**Figure 16 :** Supply Voltage Rejection vs. Frequency.




Figure 18: Supply Voltage Rejection vs. Values of Capacitors C<sub>2</sub>-and C<sub>3</sub>.




Figure 15: Supply Voltage Rejection vs. C3.




Figure 17: Supply Voltage Rejection vs. Values of Capacitors C<sub>2</sub> and C<sub>3</sub>.




Figure 19: Gain vs. Input Sensitivity.




Figure 20: Gain vs. Input Sensitivity.




Figure 22 : Total Power Dissipation and Efficiency vs. Output Power .





Figure 21: Total Power Dissipation and Efficiency vs. Output Power (bridge).



# **APPLICATION SUGGESTION**

The recommended values of the components are those shown on Bridge application circuit of fig.1. Different values can be used; the following table can help the designer.

Component	Recommanded Value	Purpose	Larger Than	Smaller Than
R <sub>1</sub>	120 kΩ	Optimization of the Output Symmetry	Smaller P <sub>o max</sub>	Smaller P <sub>o max</sub>
R <sub>2</sub>	1kΩ	Closed Loop Gain		
R <sub>3</sub>	2 kΩ	Setting (see BRIDGE AMPLIFIER	•	
R <sub>4</sub> and R <sub>5</sub>	12 Ω	DESIGN) (*)		
R <sub>6</sub> and R <sub>7</sub>	1 Ω	Frequency Stability	Danger of Oscillation at High Frequency with Inductive Loads	
C <sub>1</sub>	2.2 μF	Input DC Decoupling		Higher Turn on Pop
C <sub>2</sub>	2.2 μF	Optimization of Turn on Pop and Turn on Delay	High Turn on Delay	Higher Low Frequency Cutoff Increase of Noise
C <sub>3</sub>	0.1 μF	Supply by Pass		Danger of Oscillation
C <sub>4</sub>	10 μF	Ripple Rejection	Increase of SVR Increase of the Switch-on Time	Degradation of SVR.
C <sub>5</sub> and C <sub>7</sub>	100 μF	Bootstrapping		Increase of Distortion at low Frequency
C <sub>6</sub> and C <sub>8</sub>	220 μF	Feedback Input DC Decoupling, Low Frequency Cutoff		Higher Low Frequency Cutoff
C <sub>9</sub> and C <sub>10</sub>	0.1 μF	Frequency Stability		Danger of Oscillation

<sup>(\*)</sup> The closed loop gain must be higher than 32 dB.

# **APPLICATION INFORMATION**

Figure 23: Bridge Amplifier without Boostrap.




Figure 24: P.C. Board and Components layout of the Circuit of Fig.23 (1:1 scale).




Figure 25: Dual - Bridge Amplifier.




Figure 26: P.C. Board and Components layout of the Circuit of Fig.25 (1:1 scale).




Figure 27: Low Cost Bridge Amplifier (GV = 42dB).




Figure 28: P.C. Board and Components layout of the Circuit of Fig.27 (1:1 scale).




Figure 29: 10 + 10W Stereo Amplifier with Tone Balance and Loudness Control.




Figure 30: Tone Control Response (circuit of Fig. 29).




Figure 31: 20W Bus Amplifier.




Figure 32: Simple 20W Two Way Amplifier (Fc = 2KHz).




Figure 33: Bridge Amplifier Circuit suited for Low-gain Applications (Gv = 34dB).





Figure 34: Example of Muting Circuit.



### **BUILT-IN PROTECTION SYSTEMS**

### LOAD DUMP VOLTAGE SURGE

The TDA2005 has a circuit which enables it to withstand a voltage pulse train, on pin 9, of the type shown in Fig. 36.

If the supply voltage peaks to more than 40 V, then an LC filter must be inserted between the supply and pin 9, in order to assure that the pulses at pin 9 will be held withing the limits shown.

A suggested LC network is shown in Fig. 35. With this network, a train of pulses with amplitude up to 120 V and width of 2 ms can be applied at point A. This type of protection is ON when the supply voltage (pulse or DC) exceeds 18 V. For this reason the maximum operating supply voltage is 18 V.

Figure 35.





Figure 36.



### SHORT CIRCUIT (AC and DC conditions)

The TDA2005 can withstand a permanent short-circuit on the output for a supply voltage up to 16 V.

### POLARITY INVERSION

High current (up to 10 A) can be handled by the device with no damage for a longer period than the

blow-out time of a quick 2 A fuse (normally connected in series with the supply). This feature is added to avoid destruction, if during fitting to the car, a mistake on the connection of the supply is made.

#### OPEN GROUND

When the ratio is in the ON condition and the ground is accidentally opened, a standard audio amplifier will be damaged. On the TDA2005 protection diodes are included to avoid any damage.

# INDUCTIVE LOAD

A protection diode is provided to allow use of the TDA2005 with inductive loads.

### DC VOLTAGE

The maximum operating DC voltage for the TDA2005 is 18 V.

However the device can withstand a DC voltage up to 28 V with no damage. This could occur during winter if two batteries are series connected to crank the engine.

## THERMAL SHUT-DOWN

The presence of a thermal limiting circuit offers the following advantages :

- 1) an overload on the output (even if it is permanent), or an excessive ambient temperature can be easily withstood.
- 2) the heatsink can have a smaller factor of safety compared with that of a conventional circuit. There is no device damage in the case of excessive junction temperature : all that happens is that  $P_O$  (and therefore  $P_{tot}$ ) and  $I_d$  are reduced.

The maximum allowable power dissipation depends upon the size of the external heatsink (i.e. its thermal resistance); fig. 37 shows the dissipable power as a function of ambient temperature for different thermal resistance.

### LOUDSPEAKER PROTECTION

The circuit offers loudspeaker protection during short circuit for one wire to ground.



Figure 37: Maximum allowable Power Dissipation vs. Ambient Temperature.




Figure 39 : Output Power and Drain Current vs. Case Temperature.





Figure 38 : Output Power and Drain Current vs. Case Temperature.






# **TDA7240A**

# 20W BRIDGE AMPLIFIER FOR CAR RADIO

#### PRELIMINARY DATA

- COMPACT HEPTAWATT PACKAGE
- FEW EXTERNAL COMPONENTS
- OUTPUT PROTECTED AGAINST SHORT CIRCUITS TO GROUND AND ACROSS LOAD
- DUMP TRANSIENT
- THERMAL SHUTDOWN
- LOUDSPEAKER PROTECTION
- HIGH CURRENT CAPABILITY
- LOW DISTORTION/LOW NOISE




### **DESCRIPTION**


The TDA7240A is a 20W bridge audio amplifier IC designed specially for car radio applications. Thanks to the low external part count and compact Heptawatt 7-pin power package the TDA7240A occupies little space on the printed circuit board.

Reliable operation is guaranteed by a comprehensive array of on-chip protection features. These include protection against AC and DC output short circuits (to ground and across the load), load dump transients, and junction overtemperature. Additionally, the TDA7240A protects the loudspeaker when one output is short-circuited to ground.

# PIN CONNECTION (top view)



## TYPICAL APPLICATION CIRCUIT



# **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Value	Unit
Vs	Operating Supply Voltage	18	V
Vs	DC Supply Voltage	28	V
Vs	Peak Supply Voltage (for 50ms)	40	V
l <sub>o</sub> (*)	Peak Output Current (non repetitive t = 0.1ms)	4.5	Α
l <sub>o</sub> (*)	Peak Output Current (repetitive f ≥ 10Hz)	3.5	Α
P <sub>tot</sub>	Power Dissipation at T <sub>case</sub> = 70°C	20	W
T <sub>stg</sub> , T <sub>J</sub>	Storage and Junction Temperature	- 40 to 150	°C

<sup>(\*)</sup> Internally limited

# THERMAL DATA

R <sub>th J-case</sub>	Thermal Resistance Junction-case	Max	4	°C/W

# **ELECTRICAL CHARACTERISTICS** (refer to the circuit of fig. 1, $T_{amb}$ = 25 °C, $R_{th}$ (heatsink) = 4 °C/W, $V_s$ = 14.4 V)

Symbol	Parameter	Test Co	nditions	Min.	Тур.	Max.	Unit
Vs	Supply Voltage					18	V
Vos	Output Offset Voltage					150	mV
ld	Total Quiescent Current	$R_L = 4\Omega$			65	120	mA
Po	Output Power	f = 1KHz	$R_L = 4\Omega$	18	20		W
		d = 10%	$R_L = 8\Omega$	10	12		**
d	Distortion	$R_L = 4\Omega$ $P_0 = 50$ mW to 12	f = 1KHz W		0.1	0.5	%
		$R_L = 8\Omega$ $P_o = 50 \text{ mW to } 6$	f = 1KHz W		0.05	0.5	
G <sub>v</sub>	Voltage Gain	f = 1KHz		39.5	40	40.5	dB
SVR	Supply Voltage Rejection	f = 100Hz	$R_g = 10K\Omega$	35	40		dB
E <sub>N</sub>	Total Input Noise	(*)	D 401/0		2	4	,,
		(**)	$R_s = 10K\Omega$		3		μV
η	Efficiency	$R_L = 4\Omega$ $P_o = 20W$	f = 1KHz		65		%
I <sub>sb</sub>	Stand-by Current				200		μА
R <sub>i</sub>	Input Resistance	f = 1KHz		70			ΚΩ
V,	Input Sensitivity	f = 1KHz P <sub>o</sub> = 2W	$R_L = 4\Omega$		28		mV
f <sub>L</sub>	Low Frequency Roll Off (- 3dB)	P <sub>o</sub> = 15W	$R_L = 4\Omega$			30	Hz
f <sub>H</sub>	High Frequency Roll Off (- 3dB)	P <sub>o</sub> = 15W	$R_L = 4\Omega$	25			KHz
As	Stand-by Attenuation	$V_o = 2V_{rms}$		70	90		dB
V <sub>TH (pin 2)</sub>	Stand-by Threshold					1	V

Bandwidth

(\*) B= Curve A

(\*\*) B = 22Hz to 22 KHz

Figure 1: Test and Application Circuit.





Figure 2: P.C. Board and Components layout of the Circuit of Fig. 1.



# **APPLICATION SUGGESTION**

The recommended values of the components are those shown on application circuit of Fig. 1. Different values can be used, the following table can help the designer.

Component	Recommanded Value	Purpose	Larger Than	Smaller Than
R1, R2	2.2Ω	Frequency Stability	Danger of High Frequency Oscillation	
C1	1μF	Input DC Decoupling	Higher Turn 'ON' and Stand-by Delay	Higher Turn 'ON' Pop. Higher Low Frequency Cutoff
C2	22μF	Ripple Rejection	Increase of SVR Increase of the Turn 'ON' Delay	Degradation of SVR
C3	22μF	Feedback Low Frequency Cutoff		Higher Low Frequency Cutoff
C6, C7	0.22μF	Frequency Stability		Danger of Oscillation
C4	220μF	Supply Filter		Danger of Oscillation
C5	0.1μF	Supply by Pass		Danger of Oscillation

Figure 3: Output Power vs. Supply Voltage.




Figure 4: Distortion vs. Output Power.




Figure 5: Output Power vs. Supply voltage.




Figure 7: Distortion vs. Frequency.




Figure 6 : Distortion vs. Output Power.





Figure 8 : Supply Voltage Rejection vs. Frequency.



**Figure 9 :** Output Offset Voltage vs. Supply voltage.






Figure 11 : Power Dissipation and Efficiency vs. Output Power.



**Figure 10 :** Power Dissipation and Efficiency vs. Output Power.






# **TDA7241**

# 20W BRIDGE AMPLIFIER FOR CAR RADIO

ADVANCE DATA

- VERY LOW STAND-BY CURRENT
- GAIN = 26 dB
- OUTPUT PROTECTED AGAINST SHORT CIR-CUITS TO GROUND AND ACROSS LOAD
- COMPACT HEPTAWATT PACKAGE
- DUMP TRANSIENT
- **THERMAL SHUTDOWN**
- LOUDSPEAKER PROTECTION
- HIGH CURRENT CAPABILITY
- LOW DISTORTION/LOW NOISE



watt 7-pin power package the TDA7241 occupies little space on the printed circuit board.


Reliable operation is guaranteed by a comprehensive array of on-chip protection features.

These include protection against AC and DC output short circuits (to ground and across the load), load dump transients, and junction overtemperature. Additionally, the TDA7241 protects the loudspeaker when one output is short-circuited to ground.

# **DESCRIPTION**


The TDA7241 is a 20W bridge audio amplifier IC designed specially for car radio applications. Thanks to the low external part count and compact Hepta-

# PIN CONNECTIONS (top view)



November 1988 1/3

## **TEST CIRCUIT**



# ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
Vs	Operating Supply Voltage	18	V
Vs	DC Supply Voltage	28	V
Vs	Peak Supply Voltage (for 50 ms)	40	V
l <sub>o</sub> (*)	Peak Output Current (non repetitive t = 0.1 ms)	4.5	А
I <sub>o</sub> (*)	Peak Output Current (repetitive f ≥ 10 Hz)	3.5	Α
P <sub>tot</sub>	Power Dissipation at T <sub>case</sub> = 70 °C	20	W
T <sub>stq</sub> , T <sub>I</sub>	Storage and Junction Temperature	- 40 to 150	°C

(\*) Internally limited

# THERMAL DATA

R <sub>th I-case</sub>	Thermal Resistance Junction-case	Max	4	°C/W

# **ELECTRICAL CHARACTERISTICS** (refer to the circuit of fig. 1, $T_{amb}$ = 25 °C, $R_{th}$ (heatsink) = 4 °C/W, $V_s$ = 14.4 V)

Symbol	Parameter	Test Conditions		Min.	Тур.	Max.	Unit	
Vs	Supply Voltage					18	V	
Vos	Output Offset Voltage					150	mV	
ld	Total Quiescent Current	$R_L = 4 \Omega$			65	120	mA	
Po	Output Power	f = 1 KHz	$R_L = 4 \Omega$	18	20		147	
		d = 10 %	$R_L = 8 \Omega$	10	12		W	
d	Distortion	$R_L = 4 \Omega$ $P_o = 50 \text{ mW to } 12 \text{ W}$	f = 1 KHz		0.1	0.5	%	
		$R_L = 8 \Omega$ $P_0 = 50 \text{ mW to } 6 \text{ W}$	f = 1 KHz		0.05	0.5	,,	
G <sub>v</sub>	Voltage Gain	f = 1 KHz			26		dB	
SVR	Supply Voltage Rejection	f = 100 KHz		45	52		dB	
En	Total Input Noise	(*)	D 40.KO		2	4		
		(**)	R <sub>s</sub> = 10 KΩ	N <sub>S</sub> = 10 K <sub>22</sub>		3		μV
η	Efficiency	$R_L = 4 \Omega$ $P_o = 20 W$	f = 1 KHz		65		%	
I <sub>sb</sub>	Stand-by-current				1		μА	
R <sub>i</sub> .	Input Resistance	f = 1 kHz		70			ΚΩ	
Vı	Input Sensitivity	f = 1 kHz P <sub>o</sub> = 2 W	$R_L = 4 \Omega$		140		mV	
fL	Low Frequency Roll Off (- 3 dB)	P <sub>o</sub> = 15 W	$R_L = 4 \Omega$			30	Hz	
f <sub>H</sub>	High Frequency Roll Off (- 3 dB)	P <sub>o</sub> = 15 W	$R_L = 4 \Omega$	25			KHz	
As	Stand-by Attenuation	V <sub>o</sub> = 2 V <sub>rms</sub>		70	90		dB	
V <sub>TH</sub> (pin. 2)	Stand-by Threshold					1	V	

Bandwidth

(\*) B = Curve A

(\*\*) B = 22 Hz to 22 KHz








# 22W BRIDGE FULLY PROTECTED CAR RADIO AMPLIFIER

ADVANCE DATA


- NO AUDIBLE POP DURING MUTE AND STANDBY OPERATIONS
- MUTING TTL COMPATIBLE
- VERY LOW CONSUMPTION STANDBY
- PROGRAMMABLE TURN ON DELAY
- DIFFERENTIAL INPUT
- SHORT CIRCUIT PROTECTIONS:
  RL SHORT OUT TO GROUND OUT TO VS
- OTHER PROTECTIONS:
  - Load Dump Voltage Surge
  - Loudspeaker DC Current
  - Very Inductive Load
  - Overrating Temperature
  - Open Ground

## DESCRIPTION

The TDA7256 is a class B dual fully protected bridge power amplifier, designed for car radio applications. A high current capability allows to drive low impedance loads (up to  $2\Omega$ )




## PIN CONNECTION (top view)



November 1988 1/5

# **BLOCK DIAGRAM**



# **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Value	Unit
Vs	Operating Supply Voltage	18	V
Vs	DC Supply Voltage	28	V
Vs	Peak Supply Voltage (for 50 ms)	40	V
lo	Output Peak Current (no repetitive t = 0.1 ms)	Internally Limited	
lo	Output Peak Current Repetitive f > 10 Hz	5.5	Α
P <sub>tot</sub>	Power Dissipation at T <sub>case</sub> = 70 °C	36	W
T <sub>sta</sub> , T <sub>1</sub>	Storage and Junction Temperature	- 40 to 150	°C

# THERMAL DATA

R <sub>th I-case</sub>	Thermal Resistance Junction-case	Max	2.2	°C/W

# **ELECTRICAL CHARACTERISTICS** ( $V_s = 14.4 \text{ V}$ , $R_L = 4 \Omega$ , f = 1 kHz, $T_{amb} = 25 \text{ °C}$ ) (unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
Vs	Supply Voltage		8		18	V
Io	Total Quiescent Drain Current			80		mA
R,	Input Resistance			70		kΩ

## MUTING FUNCTION

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
	Muting Attenuation	V <sub>ref</sub> = 1 Vrms f = 100 Hz to 10 kHz	60			dB
	Muting-on Threshold Voltage	Pın 1	2.4			٧
	Muting-off Threshold Voltage	Pin 1			0.8	٧
	Stand-by Attenuation	V <sub>ref</sub> = 1 V <sub>rms</sub> f = 100 Hz to 10 kHz	60			dB
	Stand-by Quiescent Drain Current				100	μА
Vos	Output Offset Voltage				150	mV
Po	Output Power	d = 10 % R <sub>L</sub> = 4.9 R <sub>L</sub> = 3.2 R <sub>L</sub> = 2.9	2 Ω	22 26 28		W W W
THD	Distortion	P <sub>o</sub> = 50 mW to 13 W		0.05		%
Gv	Voltage Gain (CL)			36		dB
еи	Total Input Noise Voltage	$R_g = 10 \text{ k}\Omega$ B = 22 Hz to 22 kHz		3	10	μV
SVR	Supply Voltage Rejection (closed loop)	$\begin{aligned} R_g &= 10 \text{ k}\Omega & V_r &= 1 \text{ V} \\ f &= 300 \text{ Hz} \end{aligned}$	/ <sub>rms</sub> 45	58		dB
T <sub>SD</sub>	Thermal Shut Down Junction Temperature			145		°C

Figure 1: Test and Application Circuit.




Figure 2: Output Power vs. Supply voltage.





Figure 4: Distortion vs. Frequency.



**Figure 6 :** Common Mode Rejection vs. Frequency.





Figure 3: Distortion vs. Output Power.



**Figure 5 :** Supply Voltage Rejection vs. Frequency.




Figure 7: Quiescent Current vs. Supply voltage.





Figure 8: P.C. and layout of the Fig.1 (1:1 scale).










### HIGH EFFICIENCY AUDIO PWM DRIVER


- HIGH EFFICIENCY
- P₀ = 30 W WITH POWER MOS BRIDGE
- LOW DISTORTION
- SINGLE SUPPLY OPERATION
- MUTING FACILITY
- THERMAL AND SHORT-CIRCUIT PROTEC-TION
- DUMP PROTECTION

#### DESCRIPTION

The TDA7260 is a new type of audio driver mainly intended for use in car radio applications. In conjunction with four POWER MOS in bridge configuration it can deliver 30W (d  $3\%\ R_L=2\ \Omega)$ . The device acts in "class D" as a pulse width modulation circuit. That permits a very high efficiency (> 80% at rated output power) so no heatsinks are needed. Moreover, a built-in limiter reduces the clipping effects. The TDA7260 is a monolithic integrated circuit in a 20 lead dual in line plastic package.




#### CONNECTION DIAGRAM (top view)



September 1988 1/14

#### **BLOCK DIAGRAM**



#### **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Value	Unit
Vs	Supply Voltage	30	V
Vs	Peak Supply Voltage (50 ms)	40	V
V <sub>IN</sub>	Input Voltage	10	V
V <sub>D</sub>	Differential Input Voltage	± 6	V
Ι <sub>P</sub>	Peak Output Current	300	mA
P <sub>tot</sub>	Total Power Dissipation at T <sub>amb</sub> = 70 °C	1	W
T <sub>stg</sub> , T <sub>J</sub>	Storage and Junction Temperature	- 40 to + 150	°C

#### THERMAL DATA

			_		
R <sub>th J-amb</sub>	Thermal Resistance Junction-ambient	Max.	80	°C/W	

#### **TEST CIRCUITS**

Figure 1.




Figure 3.




Figure 5.




Figure 2.




Figure 4.





Figure 6.



Symbol

Parameter

## **ELECTRICAL CHARACTERISTICS** ( $T_{amb} = 25 \, ^{\circ}\text{C}$ , $V_{s} = 14.4 \, \text{V}$ unless otherwise specified, refer to test circuit)

OP AMF								
Vos	Input Offset Voltage					± 4	mV	1
I <sub>b</sub>	Input Bias Current				120	300	nA	1
lof	Input Offset Current					± 50	nA	1
G <sub>v</sub>	Open Loop Voltage Gain			80			dB	1
d	Total Harmonic Distortion	f = 1 kHz	A <sub>v</sub> = 1		0.005		%	1
BW	Unity Gain Bandwith			8.0	1.8		MHz	1
CMRR	Common Mode Rejection	V <sub>IN</sub> = 1 V	f = 1  kHz	70	90		dB	1
SVR	Supply Voltage Rejection	V <sub>r</sub> = 1 V	f = 1 kHz	80	100		dB	1
En	Input Noise Voltage	B = 20 kHz			1		mV	1
In	Input Noise Current	B = 20 kHz			20		nA	1
SR	Slew Rate				0.8		V /ms	1
Vo	Output Swing	$R_L = 2 K\Omega$	A <sub>v</sub> = 1	± 2.6		± 3.2	٧	2
R <sub>IN</sub>					100		kΩ	1
17	Overload Indicator Current				240		mA	2

**Test Conditions** 

Min.

Тур.

Max.

Unit

Fig.

#### **INTEGRATOR**

Vos	Input Offset Voltage	-				± 4	mV	3
Ι <sub>b</sub>	Input Bias Current				0.5	2.5	μА	3
lof	Input Offset Current					± 250	nΑ	3
I <sub>o</sub>	Output Current Swing Sink Source	$\Delta V_{IN} = \pm 1 V$ $R_L = 0$		0.4 0.4	1		mA mA	3
Vo	Output Voltage Swing	$\Delta V_{IN} = \pm 1 V$ $R_L = 5 k\Omega$		± 3			٧	3
CMRR	Common Mode Rejection	$V_{IN} = 1 V$	f = 1 kHz	70	90		dB	3
SVR	Supply Voltage Rejection	V <sub>r</sub> = 1 V	f = 1 kHz	80	100		dB	3
R <sub>IN</sub>				100			kΩ	3
BW	Unity Gain Bandwith				4		MHz	3
Gn	Forward Transconductance				30		mA/V	3

#### **REGULATORS**

Vo	Output Stabilized Voltage				10	٧	4
SVR	Supply Voltage Rejection	f = 1kHz	$V_r = 1 V$	60	70	dB	4
Vı	Ground Voltage				4.5	٧	4

### **ELECTRICAL CHARACTERISTICS** (continued)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit	Fig.	

#### SYSTEM SPECIFICATION

Vs	Operating Supply Voltage Range	See Fig. 24		(10.5	to 16)	٧	
Is	Supply Current	V <sub>IN</sub> = 0		30	60	mA	4
$V_{tm}$	Mute Threshold Voltage (*)	V <sub>IN</sub> = 0	3	4	5.5	V	6
V <sub>tmh</sub>	Mute Threshold Hysteresis	V <sub>IN</sub> = 0		0.5		V	6
V <sub>o H</sub>	Output Swing (QH, QH),	I = 70 mA	25			٧	6
V <sub>o H</sub>	Output Swing (QL, QL)	I = 70 mA	10.8			٧	6
V <sub>o L</sub>	Output Swing (QH, QH)	I = 70 mA			2.8	٧	6
V <sub>o L</sub>	Outp <u>ut S</u> wing (QL, QL)	I = 70 mA			2.8	V	6
V <sub>st</sub>	Overload Sense Threshold		0.2		0.4	٧	6
V <sub>om</sub>	Muted Outputs	I = 70 mA Mute or Overload Condition			2.8	٧	6
V <sub>x</sub>	Gate Crossover Voltage	f = 1 kHz		2		V	5

#### COMPLETE SYSTEM

I <sub>o</sub>	Supply Current	V <sub>IN</sub> = 0	R <sub>L</sub> = ∞		90	mA	7
Vof	Output Offset Voltage	V <sub>IN</sub> = 0			5	mV	7
CMRR	Common Mode Ripple Rejection	V <sub>IN</sub> = 0.5 V f = 100 Hz			60	dB	7
SVR	Supply Voltage Ripple Rejection	$\Delta V_R = 0.5 \text{ V}$ f = 100 Hz			60	dB	7
Gv	Voltage Gain	P <sub>o</sub> = 1 W	f = 1 kHz		12	dB	7
En	Output Noise Voltage	B = 20 kHz	V <sub>IN</sub> = 0		150	μV	7
P <sub>o</sub>	Output Power	d = 2 %	f = 1 kHz		32	W	7
d	Total Harmonic Distortion	f = 1 kHz	Vo = 2 V		0.4	%	7
fs	Switching Frequency	V <sub>IN</sub> = 2 V	$V_{10} = V_{8}$	70	125	kHz	7
f <sub>d</sub>	Dither Frequency				20	Hz	7
η	Efficiency	P <sub>o</sub> = 32 W	f = 1 kHz		85	%	7

<sup>(\*)</sup> Device on for  $V_{\text{pin}}$  20 higher than  $V_{\text{tm}}$ .




Figure 7a: P.C. Board and Components Layout of the Circuits of Fig. 7 (1:1 scale).




Figure 8: Quiescient Current vs. Supply Voltage.




Figure 10: Distortion vs. Frequency.




Figure 12: Dither Frequency Versus C(PIN 10).




Figure 9: Distortion vs. Output Power.




Figure 11: Frequency Response.




Figure 13: Efficiency vs. Output Power.




Figure 14: Power Dissipation vs. Output Power.





Figure 15: Suggested Application Circuit Using the TDA7232 Preamplifier/Compressor.



552






Figure 17: P.C. Board and Components Layout of the Circuit of Fig. 16 (1:1 scale).



#### APPLICATION INFORMATION

Figure 18: Block Diagram.



#### CIRCUIT DESCRIPTION

BLOCK DIAGRAM. Fig. 18 shows the circuit block diagram. Following are described the single circuit blocks and their functions.

VOLTAGE REGULATOR. It generates two values of reference voltage, accessible even on external pins. 10 V is the voltage that supplies all the analogic internal blocks. 4,5 V (V1) is the voltage value which stands for ground of the signal inside the chip.

INPUT AMPLIFIER, INTEGRATOR, COMPARATOR WITH HYSTERESIS, N-FET BLOCK DRIVER. These components implement the control system main loop, together with the external four power devices. The TSM (two state modulation) system is used.

The input amplifier is utilized in differential configuration, and refers the input signal to V1 voltage; in

such way the chip turns to general use. On the input amplifier acts a dynamic limiter circuit, with intervention proportional to supply voltage avoiding overload and aliasing at lower  $V_s$  (Fig. 19).

Figure 19: Duty Cycle Input Dynamic Limitation.





Figure 20: Free Running Oscillator Principle.




A signal for supplying an external compressor stage (i.e. TDA7232) is available.

For the effective control loop the feedback signal is taken from switched points of external power bridge (before LC output demodulation filter) and sent to the integrator (see Fig. 20).


The triangle waveform at the integrator outpout drives the comparator with a hysteresis, and this supplies the correct time-intervals to the driving stages (Fig. 21).

Figure 21.



When an audio signal is introduced to the integrator, it generates an offset which varies the duty cycle and frequency of the switching output (with no audio signal the duty cycle is 50%). The bridge POWER MOS with the drain connected to the supply voltage, are driven in boostrap. The choice of MOS device is suggested by the high commutation speed and in order to reduce the chip dissipation. The Mosfets SGSP321 can be succesfully used. The LC filter on the bridge output demodulates the signal and reconstructs the sine wave on the speaker (see Fig. 22).

Figure 22.



SWITCHING FREQUENCY STABILIZER. It consists of a block which stabilizes the witching frequency of the system; it receives the supply voltage and the input signal amplitude as inputs, and accomplishes its function by varying the histeresis thresholds of the comparator. The purpose of such stabilizer is to reduce the range of the switching frequency (40KHz <  $F_{sw}$  < 200 KHz) avoiding greather variations versus supply voltage, input signal, output current. (Fig. 23).

DITHER OSCILLATOR. It is a low-frequency oscillator. Its frequency (20Hz typ.) is set by an external capacitor; at this value it determines a frequency switching modulation of about 10% around its nominal value, in order to minimize the problem of the spurious irradiations of the harmonics at the switching frequency (EMI).

Figure 23.





Figure 25.




MUTE.It is a protection circuit which shuts the system off when the supply voltage is lower than 10.5 V and higher than 16 V. The switching-on is further delayed by an external capacitor. In mute condition the outputs are low (Figs. 24,25).

SHORT CIRCUIT PROTECTION. It is a comparator having an offset which senses the current drawn by the power stage by a voltage drop across an external resistor (internal  $V_{TH} = 250$  mV): it acts on the mute circuit.

THERMAL AND DUMP PROTECTIONS. It shuts the device off when the junction temperature rises above 150 °C, and it has a hysteresis of above 20 °C typ. It acts on the mute circuit.

The device is protected against supply overvoltages  $(V_S = 40 \text{ V}, t = 50 \text{ ms}).$ 

Figure 24.








## BRIDGE - STEREO AMPLIFIER FOR CAR RADIO

ADVANCE DATA

- VERY FEW EXTERNAL COMPONENTS
- NO BOUCHEROT CELLS
- NO BOOTSTRAP CAPACITORS
- HIGH OUTPUT POWER
- NO SWITCH ON/OFF NOISE
- VERY LOW STAND-BY CURRENT (100µA)
- FIXED GAIN
- PROGRAMMABLE TURN-ON DELAY
- OUTPUT AC-DC SHORT CIRCUIT TO GROUND AND TO SUPPLY VOLTAGE
- VERY INDUCTIVE LOADS
- OVERRATING CHIP TEMPERATURE
- LOAD DUMP VOLTAGE
- FORTUITOUS OPEN GROUND




power performance of the TDA7350 are obtained without bootstrap capacitors.

A delayed turn—on mute circuit eliminates audible on/off noise, and a novel short circuit protection system prevents spurious intervention with highly indutive loads

#### **DESCRIPTION**


The TDA7350 is a new technology class AB Audio Power Amplifier in Multiwatt ® package designed for car radio applications. Thanks to the fully complementary PNP/NPN output configuration the high

#### PIN CONNECTION (top view)



November 1988 1/7

#### **APPLICATION CIRCUIT**



#### **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Value	Unit
Vs	Operating Supply Voltage	18	V
Vs	DC Supply Voltage	28	V
Vs	Peak Supply Voltage (for t = 50 ms)	40	V
Ιο	I <sub>OUT</sub> Peak (non rep. t = 100 μs)	5	Α
lo	I <sub>OUT</sub> Peak (rep. freq. > 10 Hz)	4	Α
P <sub>tot</sub>	Power Dissipation at T <sub>case</sub> = 80 °C	40	W
T <sub>sta</sub> , T <sub>i</sub>	Storage and Junction Temperature	- 40 to 150	°C

#### THERMAL DATA

R <sub>th J-case</sub>	Thermal Resistance Junction-case	Max	1.8	°C/W

## **ELECTRICAL CHARACTERISTICS** (refer to the test circuits, $T_{amb}$ = 25 °C, $V_s$ = 14.4V, f = 1 kHz, unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
Vs	Supply Voltage		8		18	V
Id	Total Quiescent Drain Current	Stereo Configuration			120	mA
A <sub>SB</sub>	Stand-by Attenuation		60	80		dB
I <sub>SB</sub>	Stand-by Current				110	μА

#### STEREO

Symbol	Parameter	Test Cond	ditions	Min.	Тур.	Max.	Unit
Po	Output Power (each channel)	d = 10 %	$R_L = 1.6 \Omega$ $R_L = 2 \Omega$ $R_L = 3.2 \Omega$ $R_L = 4 \Omega$	7	12 11 8 6.5		w
d	Distortion	0.1 to 4 W	$R_L = 3.2 \Omega$			0.5	%
SVR	Supply Voltage Rejection	$R_s = 0 \text{ to } 10 \text{ k}\Omega$ f = 100  Hz		45	50		dB
СТ	Crosstalk	f = 1 kHz f = 10 kHz		45	55 50		dB
R,	Input Resistance			30	50		kΩ
G <sub>v</sub>	Voltage Gain			27	29	31	dB
G <sub>v</sub>	Voltage Gain Match					1	dB
E <sub>IN</sub>	Input Noise Voltage	$R_g = 50 \Omega$	(*)		1.5		.,
		$R_g = 10 \text{ k}\Omega$	(*)		2.0		μV
		$R_g = 50 \Omega$	(**)		2.0		
		$R_a = 10 \text{ k}\Omega$	( ) —		2.7		μV

#### **BRIDGE**

Symbol	Parameter	Test Co	nditions	Min.	Тур.	Max.	Unit
Po	Output Power	d = 10 %	$R_L = 4 \Omega$ $R_L = 3.2 \Omega$	16	20 22		w
		d = 0.5 %	$R_L = 4 \Omega$			18	
d	Distortion	$R_L = 4 \Omega$ $P_o = 0.1 \text{ W to 1}$			0.15	1	%
Vos	Output Offset Voltage					250	mV
SVR	Supply Voltage Rejection	R <sub>s</sub> = 0 to 10 kg f = 100 Hz	Ω	45	50		dB
R,	Input Resistance				50		kΩ
G <sub>v</sub>	Voltage Gain			33	35	37	dB
E <sub>IN</sub>	Input Noise Voltage	$R_g = 50 \Omega$	(*)		2.0		
		$R_g = 10 \text{ k}\Omega$	(*)		2.5		μV
		$R_g = 50 \Omega$	(**)		2.7		
		$R_g = 10 \text{ k}\Omega$	. (**) —		3.2		μV

(\*) Curve A;

(\*\*) 22Hz to 22KHz



Figure 1: STEREO Test and Application Circuit.




Figure 2: P.C. and layout (stereo) of the Fig.1 (1:1 scale).




Figure 3: BRIDGE Test and Application Circuit.




Figure 4: P.C. and layout (bridge) of the Fig.3 (1:1 scale).




Figure 5 : Output Power Versus Vs (stereo)




Figure 7 : POUT Versus Frequency (stereo)




Figure 9 : SVR Versus C<sub>SVR</sub> (stereo)




Figure 6 : Pout Versus Frequency (stereo)




Figure 8 : Crosstalk vs Frequency (stereo)




Figure 10 : Output Power Versus Vs (bridge)




Figure 11: Quiescent Current Versus Vs




Figure 13 : Dissipated Power & Efficiency vs. Po (bridge)





Figure 12 : Dissipated Power & Efficiency vs. Po (stereo)










## STEREO / BRIDGE AMPLIFIER WITH CLIPPING DETECTOR

#### ADVANCE DATA

- VERY FEW EXTERNAL COMPONENTS
- NO BOUCHEROT CELLS
- NO BOOTSTRAP CAPACITORS
- HIGH OUTPUT POWER
- NO SWITCH ON/OFF NOISE
- VERY LOW STAND-BY CURRENT
- FIXED GAIN
- PROGRAMMABLE TURN-ON DELAY
- CLIPPING DETECTION
- OUTPUT AC-DC SHORT CIRCUIT TO GROUND AND TO SUPPLY VOLTAGE
- VERY INDUCTIVE LOADS
- OVERRATING CHIP TEMPERATURE
- LOAD DUMP VOLTAGE
- FORTUITOUS OPEN GROUND

#### **DESCRIPTION**

The TDA7360 is a new technology class AB Audio Power Amplifier in Multiwatt package designed for car radio applications. Thanks to the fully complementary PNP/NPN output configuration the high




wer performances of the TDA7360 are obtained without bootstrap capacitors.

A delayed turn—on mute circuit eliminates audible on/off noise, and a novel short circuit protection system prevents spurious intervention with highly indutive loads


The device provides a circuit for the detection of clipping in the output stages. The output, an open collector, is able to drive systems with automatic volume control.

#### PIN CONNECTION (top view)



1/6

#### APPLICATION CIRCUIT (bridge)



#### **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Value	Unit
Vs	Operating Supply Voltage	18	V
Vs	DC Supply Voltage	28	V
Vs	Peak Supply Voltage (for t = 50 ms)	40	V
Io	I <sub>OUT</sub> Peak (non rep. t = 100 μs)	4.5	А
Ιο	I <sub>OUT</sub> Peak (rep. freq. > 10 Hz)	3.5	A
P <sub>tot</sub>	Power Dissipation at T <sub>case</sub> = 80 °C	40	W
T <sub>sta</sub> , T <sub>i</sub>	Storage and Junction Temperature	- 40 to 150	°C

#### THERMAL DATA

R <sub>th J-case</sub>	Thermal Resistance Junction-case	Max	1.8	°C/W

# **ELECTRICAL CHARACTERISTICS** (refer to the test circuit, $T_{amb}$ = 25 °C, $V_s$ = 14.4V, f = 1 kHz, unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
Vs	Supply Voltage		8		18	٧
I <sub>d</sub>	Total Quiescent Drain Current	Stereo Configuration		60		mA
ASB	Stand-by Attenuation		60	80		dB
I <sub>SB</sub>	Stand-by Current				100	μА
Ico	Clip Detector Current Average	d = 1 %		- 1		mA
dtco	Distortion Threshold for Clip Detect. Output			0.5		%

#### STEREO

Symbol	Parameter	Test Cond	ditions	Min.	Тур.	Max.	Unit
Po	Output Power (each channel)	d = 10 %	$R_L = 1.6 \Omega$ $R_L = 2 \Omega$ $R_L = 3.2 \Omega$ $R_L = 4 \Omega$	7	12 11 8 6.5		W W W
d	Distortion	f = 1 kHz 4 Ω 100 mW to 4 W			0.05		%
SVR	Supply Voltage Rejection	$R_s = 0 \text{ to } 10 \text{ k}\Omega$ f = 100  Hz			55		dB
СТ	Crosstalk	f = 1 kHz f = 10 kHz			60 55		dB dB
R,	Input Resistance				50		kΩ
G <sub>v</sub>	Voltage Gain				20		dB
G <sub>v</sub>	Voltage Gain Match.					1	dB
Eın	Input Noise voltage	22 Hz to 22 kHz	$R_g = 50 \Omega$ $R_g = 10 k\Omega$		3 3.5		μV μV

#### **BRIDGE**

Symbol	Parameter	Test Cond	litons	Min.	Тур.	Max.	Unit
Vos	Ouput Offset Voltage					250	mV
Po	Output Power	d = 10 %	$R_L = 4 \Omega$ $R_L = 3.2 \Omega$	16	20 22		W W
	-	d = 0.5 %	$R_L = 4 \Omega$		18		W
d	Distortion	$R_L = 4 \Omega$ $P_0 = 0.1 \text{ to } 10 \text{ W}$	f = 1 kHz		0.05		%
SVR	Supply Voltage Rejection	$R_s = 0 \text{ to } 10 \text{ k}\Omega$ f = 300 Hz to 3.5	kHz		55		dB
R,	Input Resistance		_		50		kΩ
G <sub>v</sub>	Voltage Gain		-		26		dB
Eın	Input Noise Voltage	22 Hz to 22 kHz	$R_g = 50 \Omega$ $R_g = 10 k\Omega$		6 7		μV μV

#### APPLICATION INFORMATION

The TDA7360 is equipped with an internal circuit able to detect the output stage saturation providing a proper current sinking into a proper open collector out. (pin 2) when a certain distortion level is

reached on each output.

This particular function allows compression facility whenever the amplifier is overdriven, obtaining high quality sound at all listening levels.

Figure 1: Dual Channel Distortion Threshold Detector.




Figure 2: Output from the Clipping Detector Pin. Versus Signal Distortion.




Figure 3: Stereo Test and Application Circuit.




Figure 4: P.C. and layout (stereo) of the Fig.3 (1:1 scale).




Figure 5: Bridge Test and Application Circuit.





Figure 6: P.C. and layout (bridge) of the Fig.5 (1:1 scale).






## LM1837

## DUAL LOW NOISE TAPE PREAMPLIFIER WITH AUTOREVERSE


- PROGRAMMABLE TURN-ON DELAY
- TRANSIENT-FREE MUTING AND POWER-UP NO POPS
- LOW-NOISE 0.6 µV/ CCIR/ARM
- HIGH POWER SUPPLY REJECTION 95 dB
- LOW DISTORTION 0.03 % AND HIGH SLEW RATE 6 V/us
- SHORT CIRCUIT PROTECTION
- INTERNAL DIODES FOR DIODE SWITCHING APPLICATIONS

#### DESCRIPTION

The LM1837 is a dual autoreversing high gain tape preamplifier for applications requiring optimum noise performance. It has forward (left, right) and reverse (left, right) inputs which are selectable through a high impedance logic pin. It is an ideal choice for a tape playback amplifier when a combination of low noise, autoreversing, good power supply rejection, and no power-up transients are desired. The application also provides transient-free muting with a single pole grounding switch.




#### PIN CONNECTION (top view)




December 1988 1/10

Figure 1: Autoreversing Tape Plyback Application.



#### **SCHEMATIC DIAGRAM**



#### **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Value	Unit
Vs	Supply Voltage Voltage on Pins 1 and 18	18 18	V
P <sub>tot</sub>	Package Dissipation	1390	mW
T <sub>stg</sub>	Storage Temperature	- 65 to 150	°C
Top	Operating Temperature Minimum Voltage on any Pin	0 to 70 - 0.1	°C ∨

#### THERMAL DATA

R	th j-amb	Thermal Resistance Junction-ambient	Max	90	°C/W

### **ELECTRICAL CHARACTERISTICS** ( $T_{amb} = 25 \, ^{\circ}\text{C}$ , $V_{S} = 12 \, \text{V}$ , see test circuits)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
Vs	Supply Voltage	R5 removed from circuit for low voltage operation	4		18	V
Is	Supply Current	V <sub>S</sub> = 12 V		9	15	mA
d	Total Harmonic Distortion	$f = 1 \text{ KHz}$ $V_1 = 0.3 \text{ mV}$ Pins 2 and 17, See Test Circuit		0.03		%
	THD + Noise (note 1)	f = 1 KHz V <sub>o</sub> = 1 V Pins 2 and 17, See Test Circuit		0.1	0.25	%
SVR	Power Supply Rejection	Input Ref. f = KHz, 1 Vrms	80	95		dB
Cs	Channel Separation (note 2)  Left to Right Forward to Reverse	f = 1 KHz, Output = 1 Vrms Output to Output	40 40	60 60		dB dB
S/N	Signal-to-noise (note 3)	Unweighted 32 Hz - 12.74 KHz (note 1) CCIR/ARM (note 4) A Weighted CCIR, Peak (note 5)		58 62 64 52		dB dB dB dB
e <sub>N</sub>	Noise	Output Voltage CCIR/ARM (note 4)		120	200	μV

#### INPUT AMPLIFIERS

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
I <sub>b</sub>	Input Bias Current Input Impedance AC Gain AC Gain Imbalance	f = KHz	150 27	0.5 28 ± 0.15	2 29 ± 0.5	μΑ ΚΩ dB dB
Vo	DC Output Voltage		2.1	2.5	2.9	٧
Vo	Output Voltage Mismatch	Pins 5 and 14	- 200	30	200	mV
10+	Output Source Current	Pins 5 and 14	2	10		mA
I <sub>0</sub> -	Output Sink Current	Pins 5 and 14	300	600		μA



#### **ELECTRICAL CHARACTERISTICS** (continued)

#### LOGIC LEVEL

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
	Forward				0.5	٧
	Reverse		2.2			٧
	Logic Pin Current			2	6	μА
	DC Voltage Change at Pins 5 and 14	Change Logic State	- 100	20	100	mV

#### **OUTPUTS AMPLIFIERS**

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
	Closed Loop Gain	Stable Operation	5			V/V
G <sub>v</sub>	Open Loop Voltage Gain	DC		100		dB
	Gain Bandwidth Product			5		MHZ
	Slew Rate			6		V/µs
Vos	Input Offset Voltage			2	5	mV
los	Input Offset Current			20	100	nA
I <sub>1</sub>	Input Blas Current			250	500	nA
I <sub>0</sub> +	Output Source Current	Pin 2 or 17	2	10		mA
I <sub>0</sub> -	Output Sink Current	Pin 2 or 17	400	900		μА
Vo	Output Voltage Swing	Pin 2 or 17		11		Vp-p
	Output Diode Leakage	Voltage on Pins 1 and 18 = 18 V		0	10	μА

- Note: 1 Measured with an average responding voltmeter using the filter circuit in figure 4. This simple filter is approximately equivalent a "brick wall" filter with a passband of 20 Hz to 20 KHz (see Application Hints) For 1 KHz THD the 400 Hz high pass filter on the distortion analyser is used
  - 2 Channel separation can be measured by applying the input signal through transformers to simulate a floating source (see Application Hints). Care must be taken to shield the coils from extraneous signal. Actual production test techniques simulate this floating source with a more complex op amp circuit.
  - 3 The numbers are referred to an output level of 160 mV at pins 2 and 17 using the circuit figure 2. This corresponds.
  - 4 Measured with an average responding voltmeter using the Dolby lab's standard CCIR filter having a unity gain reference 2 KHz.
  - 5 Measured using the Rhode-Schwartz psophometer, mode UPGR.

Figure 2: Test Circuit.




Figure 3 : Input Amplifier Distortion vs. Input Level.




Figure 4: Input Amplifier Gain and Phase vs. Frequency.




Figure 5 : Output Amplifier Open Loop Gain and Phase vs. Frequency.




Figure 7: Noise Current vs. Frequency.




Figure 9: Turn-on Delay vs. Component Values and Gain.




Figure 6: Noise Voltage vs. Frequency..




Figure 8 : Total Harmonic Distortion vs. Frequency.




Figure 10: 10 SVR vs. Frequency.




Figure 11: SVR vs. Supply Voltage.





Figure 13 : Right to Left Channel Separation vs. Frequency.



**Figure 15 :** Input Amplifier DC Output Voltage vs. Temperature (pins 5, 4).




Figure 12: Is vs. Vs.




Figure 14: Forward to Reverse Channel Separation vs. Frequency.




Figure 16: Frequency Response of Test Circuit.





Figure 17: Simple 32 Hz - 12740 Hz Filter and Meter.



## APPLICATION INFORMATION

EXTERNAL COMPONENTS (figures 1 and 18)

Component	Normal Range of Value and Function
R1, C2 and R12, C9	$2K\Omega$ - 40 $K\Omega$ , 0.1 $\mu F$ - 10 $\mu F$ (low leakage). Set turn-on delay and second amplifier's low frequency pole. Leakage current in C2 results in DC offset between the amplifier's inputs and therefore this current should be kept low. R1 is set equal to R2 such that any input offset voltage due to bias current is effectively cancelled. An input offset voltage is generated by the input offset current multiplied by the value of these resistors.
R2, R3 and R13, R10	$2~K\Omega$ - 40 $K\Omega$ , 500 $K\Omega$ - 10 $K\Omega$ . Set the DC and frequency gain of the output amplifier. The total input offset voltage will also be multiplied by the DC gain of this amplifier. They are therefore essential to keep the input offset voltage specification in mind when employing high DC gain in the output amplifier ; i. e., 5 mV x 400 = 2 V offset at the output.
R4, C1 and R11, C8	10 K $\Omega$ - 200 K $\Omega$ , 470 pF to 10 nF. Set tape playback equalization characteristics in conjunction with R3 (calculations for the component values are included in the application (hints section).
R6, R8	2 KΩ - 47 KΩ.  Blas the output diode in DC switching applications. These resistors can be excluded if diode switching is not desired.
C3C6	100 pF - 1000 pF. Often used to resonate with tape head in order to compensate for tape playback losses including tape head gap and eddy current. For a typical cassette tape head, the resonant frequency selected is usually between 13 KHz and 17 kHz.
R5, R14	100 K $\Omega$ - 10 M $\Omega$ . Increase the output DC bias voltage from the nominal 2.5 V value (see application information).
R7, R9	Optionally used for tape muting. The use of these resistor can also provide "no-pop" turn-off if desired (see application information)

Figure 18: Autoreversing Tape Plyback Application.





Figure 19: P. C. Board and Components Layout of the Circuit of fig. 18 (1:1 scale)





## **TDA2320A**


## MINIDIP STEREO AMPLIFIER

- WIDE SUPPLY VOLTAGE RANGE (3 to 36 V)
- SINGLE OR SPLIT SUPPLY OPERATION
- VERY LOW CURRENT CONSUMPTION (0.8 mA)
- VERY LOW DISTORTION
- NO POP-NOISE
- SHORT CIRCUIT PROTECTION


#### DESCRIPTION

The TDA2320A is a stereo class A preamplifier intended for application in portable cassette players and high quality audio systems.


The TDA2320A is a monolithic integrated circuit a 8 lead minidip.




## CONNECTION AND BLOCK DIAGRAM (top view)



TYPICAL APPLICATION: Stereo Preamplifier for Cassette Players.



## SCHEMATIC DIAGRAM (one section)



## **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Value	Unit
Vs	Supply Voltage	36	V
P <sub>tot</sub>	Total Power Dissipation at T <sub>amb</sub> = 70 °C	400	W
T <sub>stg</sub> , T <sub>J</sub>	Storage and Junction Temperature	- 40 to 150	°C

## THERMAL DATA

R <sub>th j-amb</sub>	Thermal Resistance Junction-ambient	Max	200	°C/W

**ELECTRICAL CHARACTERISTICS** (refer to the test circuits,  $V_s = 15 \text{ V}$ ,  $T_{amb} = 25 \, ^{\circ}\text{C}$ , unless otherwise specified)

Symbol	Parameter	Test C	onditions	Min.	Typ.	Max.	Unit
Vs	Supply Voltage (*)			3		36	٧
ls	Supply Current (*)				0.8	2	mA
l <sub>b</sub>	Input Bias Current				150	500	nA
Vos	Input Offset Voltage	$R_g < 10 \text{ k}\Omega$			1	5	mV
los	Input Offset Current				10	50	nA
Gν	Open Loop Voltage	$V_s = 15 V$	f = 333 Hz		80		
,	Gain		f = 1 kHz		70		
			f = 10 kHz		50		dB
		V <sub>s</sub> = 4.5 V	f = 1 kHz		70		
Vo	Output Voltage	f = 1 kHz	V <sub>s</sub> = 15 V		13		V <sub>pp</sub>
	Swing (*)	$R_L = 600 \Omega$	V <sub>s</sub> = 4.5 V		2.5		
В	Gain-bandwidth Product	f = 20 kHz		1.5	2.5		MHz
BW	Power Bandwidth (*)	V <sub>o</sub> = 5 Vpp d = 1 %		40	70		kHz
SR	Slew Rate (*)			1	1.6		V/µs
d	Distortion (*)	V <sub>o</sub> = 2 V	f = 1 kHz		0.03		%
		$G_v = 20 \text{ dB}$	f = 10 kHz		0.08		7°
e <sub>N</sub>	Total Input Noise	Curve A	$R_g = 50 \Omega$		1		
	Voltage (**)		$R_g = 600 \Omega$		1.1	1.4	μV
			$R_g = 5 k\Omega$		1.5		
		B = 22 Hz to	$R_g = 50 \Omega$		1.3		
		2 2 kHz	$R_g = 600 \Omega$		1.5		μV
			$R_g = 5 k\Omega$		2		1
		f = 1 kHz	$R_g = 600 \Omega$		9		nV/√Hz
Cs	Channel Separation (**)		f = 1 kHz		100		dB
SVR	Supply Voltage (**) Rejection		f = 100 Hz		80		dB



<sup>(\*)</sup> Test circuit of fig 1. (\*\*) Test circuit of fig.2.

## **TEST CIRCUITS**

Figure 1.




Figure 2.




Figure 3 : Supply Current vs. Supply Voltage.




Figure 5 : Output Voltage Swing vs. Load Resistance.




Figure 7: Total Harmonic Distortion vs. Output Voltage.




Figure 4 : Supply Current vs.

Ambient Temperature.




Figure 6: Power Bandwidth.




Figure 8 : Total Input Noise vs. Source Resistance.




Figure 9 : Noise Density vs. Frequency.




Figure 11: Tape Preamplifier Frequency Response (circuit of fig.14).





Figure 10 : RIAA Preamplifier Response (circuit of fig.12).



## **APPLICATION INFORMATION**

Figure 12: Stereo RIAA Preamplifier.




Figure 13: P.C. Board and Components layout of the Circuit of fig.12.




Figure 14: Stereo Preamplifier for Walkman Cassette Players.




Figure 15: Second Order 2 KHz
Butterworth Crossover.




Figure 16: Frequency Response (circuit of fig.15).




Figure 17: Third Order 2.8 KHz Bessel Crossover.




Figure 18: Frequency Response (circuit of fig.16).





Figure 19: 200 Hz to 2 KHz Active Bandpass Filter for Midrange Speakers.



## **APPLICATION INFORMATION** (continued)

Figure 20: Subsonic Filter.




Figure 21: High-cut Filter.





Figure 22: Fifth Order 3.4 KHz Low-pass Butterworth Filter.




For  $f_c = 3.4$  KHz and  $R_1 = R1 = R2 = R3 = R4 = 10$  K $\Omega$ , we obtain :

C2 = 
$$1.753 \cdot \frac{1}{R} \cdot \frac{1}{2\pi f_c}$$
 = 8.20 nF The attenuation of the filter is 30 dB at 6.8 KHz and better than 60 dB at 15 KHz.

## **APPLICATION INFORMATION** (continued)


Figure 23: Sixth-pole 355 Hz Low-pass Filter (chebychev type).



This is a 6-pole Chebychev type with ±0.25 dB ripple in the passband. A decoupling stage is used to avoid the influence of the input impedance on the filter's characteristics. The attenuation is about

55 dB at 710 Hz and reaches 80 dB at 1065 Hz. The in band attenuation is limited in practice to the  $\pm 0.25$  dB ripple and does not exceed 1/2 dB at 0.9 fc.


Figure 24: Three Band Tone Control.



## Figure 25 : Frequency Response of the Circuit of Fig.24.

A : all controls flat

B: bass & treble boost, mid flat
C: bass & treble cut, mid flat
D: mid boost, bass & treble flat
E: mid cut, bass & treble flat





## **TDA3410**


## DUAL LOW NOISE TAPE PREAMPLIFIER WITH AUTOREVERSE

- VERY LOW NOISE
- HIGH GAIN
- LOW DISTORTION
- SINGLE SUPPLY OPERATION
- WIDE SUPPLY RANGE
- SVR = 120 dB
- LARGE OUTPUT VOLTAGE SWING
- TAPE AUTOREVERSE FACILITY
- SHORT-CIRCUIT PROTECTION


#### DESCRIPTION

The TDA3410 is a dual preamplifier with tape autoreverse facility for the amplification of low level signals in applications requiring very low noise performance, as stereo cassette players. Each channel consists of two independent amplifiers. The first has a fixed gain of 30 dB while the second one is an operational amplifier optimized for high quality audio application.


The TDA3410 is a monolithic integrated circuit in a 16-lead dual in-line plastic package.




## PIN CONNECTION (top view)



## STEREO PREAMPLIFIER FOR AUTOREVERSE CASSETTE PLAYERS



## **BLOCK DIAGRAM**




## **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Value	Unit
Vs	Supply Voltage	36	V
P <sub>tot</sub>	Total Power Dissipation at T <sub>amb</sub> = 60°C	600	mW
T <sub>J</sub> , T <sub>stg</sub>	Storage and Junction Temperature	- 40 to 150	°C

## THERMAL DATA

Rth j-amb	Thermal Resistance Junction-ambient	Max	150	°C/W

## **TEST CIRCUIT** (Flat Gain - $G_V = 60 \text{ dB}$ )



**ELECTRICAL CHARACTERISTICS** ( $T_{amb} = 25^{\circ}C$ ,  $V_{s} = 14.4V$ ,  $G_{v} = 60dB$ , refer to the test circuit, unless otherwise specified)

Symbol	Parameter	Test	Conditions	Min.	Тур.	Max.	Unit
Is	Supply Current	$V_s = 8V \text{ to } 30V$			10		mA
I <sub>o</sub>	Output Current (pins 1-15)	Source Sınk	$V_s = 8V \text{ to } 30V$		10 1		mA mA
G <sub>v</sub>	Closed Loop Gain	f = 20Hz to 20K	Hz		60		dB
R,	Input Resistance	f = 1KHz		50	80		kΩ
Ro	Output Resistance (pins 1-15)	f = 1KHz			50		Ω
THD	Total Harmonic Distortion	$V_o = 300mV$	f = 1KHz f = 10KHz		0.05 0.05		% %
Vo	Output Voltage Swing (pins 1-15)	Peak to Peak	$V_s = 14.4V$ $V_s = 30V$		12 28		V
Vo	Output Voltage (pins 1-15)	d = 0.5% f = 1KHz	$V_{s} = 14.4V$ $V_{s} = 30V$		4 8		V <sub>rms</sub> V <sub>rms</sub>
en	Total Input Noise (°)	$R_g = 50\Omega$ $R_g = 600\Omega$ $R_g = 5k\Omega$			0.25 0.4 1.3	0.6	μV μV μV
S/N	Signal to Noise Ratio (°)	$V_{in} = 0.3mV$ $V_{in} = 1mV$	$R_g = 600\Omega$ $R_g = 0$		57 73		dB dB

## **ELECTRICAL CHARACTERISTICS** (continued)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
CS	Channel Separation	f = 1KHz		60		dB
CT(°°°)	Cross-talk (differential input)	f = 1KHz		80		dB
SVR	Supply Voltage Rejection (°°)	$f = 1KHz$ $R_g = 600\Omega$		120		dB
SVR (°°)	Of Reference Voltage (pin 4)	$f = 1KHz$ $R_g = 600\Omega$		100		dB
V <sub>ref</sub>	Reference Voltage (pin 4)			55		mV
R <sub>ref</sub>	Ref. Voltage Output Resistance (pin 4)			100		Ω
$\frac{\Delta V_{ref}}{\Delta T}$	Voltage Temperature Coefficient			10		μV/°C

<sup>(\*)</sup> The weighting filter used for the noise measurement has a curve A frequency response.

## **ELECTRICAL CHARACTERISTICS** (refer test circuit, V<sub>s</sub> = 30V)

## AMPLIFIER № 1

Symbol	Parameter	Test Conditions		Min.	Тур.	Max.	Unit
G <sub>v</sub>	Gain (pins 6 to 5)			29	30	30.5	dB
d	Distortion	$V_o = 300 \text{mV}$	f = 1KHz f = 10KHz		0.05 0.05		%
en	Total Input Noise (°)	$R_g = 600\Omega$			0.4		μV
Zo	Output Impedance (pin 5)	f = 1KHz			100		. Ω
I <sub>o</sub>	Output Current (pin 5)				1		mA
V <sub>5</sub>	DC Output Voltage (pin 5)	V <sub>s</sub> = 10V	<del></del>	1.3	2	2.7	V

## AMPLIFIER № 2

G <sub>v</sub>	Open Loop Voltage Gain (pins 2 to 1)			100	dB
IB	Input Bias Current			0.2	μА
Vos	Input Offset Voltage			2	mV
los	Input Offset Current			0.05	μΑ
BW	Small Signal Bandwidth	$G_v = 30dB$		150	KHz
en	Total Input Noise (°)	$R_g = 600\Omega$		2	μV
R,	Input Impedance	f = 1KHz (open loop)	150	500	 kΩ

## **AUTOREVERSE**

Pin	V <sub>12</sub> < 2V	V <sub>12</sub> > 4.5V
6 – 10	OFF	ON
7 – 9	ON	OFF

<sup>(\*)</sup> The weighting filter used for the noise measurement has a curve A frequency response.

<sup>(\*\*)</sup> Referred to the input.

<sup>(\*\*\*)</sup> Between a disabled input and an input ON.

Figure 1 : Total Input Noise vs. Source Resistance (curve A).




Figure 3 : Total Harmonic Distorsion vs. Output Voltage.




Figure 2 : Total Input Noise vs. Source Resistance (BW = 22 Hz to 22 KHz).




Figure 4: Very Low Noise Stereo Preamplifier for Car Cassette Players (with Gap Loss Correction and autoreverse function).




Figure 5: Frequency Response.




Figure 6: P.C. Board and Component Lay-out for the Circuit of Figure 4.




Figure 7: Stereo Preamplifier for Car Cassette Players, with Low Value Capacitors (Autoreverse function).





Figure 8: Frequency Response.





## **DUAL VERY LOW NOISE PREAMPLIFIER**


- VERY LOW NOISE
- HIGH GAIN
- LOW DISTORTION
- SINGLE SUPPLY OPERATION
- LARGE OUTPUT VOLTAGE SWING
- SHORT-CIRCUIT PROTECTION

## DESCRIPTION


The TDA3420 is a dual preamplifier for applications requiring very low noise performance, **as stereo cassette players** and quality audio systems. Each channel consists of two independent amplifiers.

The first one has a fixed gain while the second one is an operational amplifier for audio application.


The TDA3420 is available in two packages: 16-lead dual in-line plastic and 16-lead micropackage.



## PIN CONNECTIONS (top views)



## BLOCK DIAGRAM (pin numbers refer to the DIP)



## **ABSOLUTE MAXIMUM RATINGS**


Symbol	Parameter	Value	Unit
Vs	Supply Voltage	20	V
P <sub>tot</sub>	Total Power Dissipation at T <sub>amb</sub> = 70°C DIP-16	550	mW
	SO-16	400	mW
T <sub>1</sub> , T <sub>stg</sub>	Storage and Junction Temperature	- 40 to 150	°C

## THERMAL DATA

Symbol	Parameter		DIP-16	SO-16
Rth I-amb	Thermal Resistance Junction-ambient	Max	150°C/W	200°C/W (*)


<sup>\*</sup> The thermal resistance is measured with the device mounted on a ceramic substrate (25 x 16 x 0.6 mm).

Figure 1: Test Circuit.



Note: Pin numbers refer to DIP.

Figure 2: Test Circuit without Input Capacitors.



Note: Pin numbers refer to the DIP.

## **ELECTRICAL CHARACTERISTICS** ( $T_{amb} = 25^{\circ}C$ , $V_{s} = 14.4V$ , $G_{v} = 60dB$ refer to the test circuit of fig. 1, unless otherwise specified)

Symbol	Parameter	Test (	Conditions	Min.	Тур.	Max.	Unit
Is	Supply Current	V <sub>s</sub> = 8V to 20V			8		mA
I <sub>o</sub>	Output Current	Source	V <sub>s</sub> = 8V to 20V		10		mA
		Sink	V <sub>S</sub> = 6V 10 20V		1		mA
Gν	Gain				60		dB
R,	Input Resistance	f = 1KHz		50	100		ΚΩ
Ro	Output Resistance				50		Ω
THD	Total Harmonic Distortion	V <sub>o</sub> = 300mV	f = 1KHz		0.05		%
	Without Noise	f = 10KHz			0.05		%
Vo	Peak to Peak Output Voltage	f = 40Hz to 15KHz			12		V
en	Total Input Noise (°)	$R_s = 50\Omega$ $R_s = 600\Omega$ $R_s = 5k\Omega$			0.25 0.4 1.3	0.7	μV μV μV
S/N	Signal to Noise Ratio (°)	$V_{in} = 0.3mV$ $V_{in} = 1mV$	$R_s = 600\Omega$ $R_s = 0$		57 73		dB
	(°°)	Vin = 0.3mV Vin = 1mV	$Rs = 600\Omega$ Rs = 0		55 71		dB
CS	Channel Separation	f = 1KHz			60		dB
SVR	Supply Voltage Rejection (°°°)	f = 1KHz	$Rs = 600\Omega$		110		dB

## AMPLIFIER Nº 1

Gν	Gain (pin 6 to pın 5)		27.5	28.5	29	dB
d	Distortion	$V_o = 300 \text{mV}$ $f = 1 \text{KHz}$ $f = 10 \text{KHz}$		0.05 0.05		%
en	Total Input Noise (°)	$R_s = 600\Omega$		0.4		μV
Zo	Output Impedance (pin 5)	f = 1KHz		100		Ω
l <sub>o</sub>	Output Current (pin 5)			1		mA
V5	DC Output Voltage (pin 5)	Test Circuit Fig. 2		2.8		V
		Test Circuit Fig. 1	1.0	1.5		V

## **ELECTRICAL CHARACTERISTICS** (continued)

Symbol Parameter	Test Conditions	Min.	Тур.	Max.	Unit
------------------	-----------------	------	------	------	------

## AMPLIFIER Nº 2

Gν	Open Loop Voltage Gain			100	dB
ΙB	Input Bias Current			0.2	μΑ
Vos	Input Offset Voltage			2	mV
los	Input Offset Current			50	nA
e <sub>n</sub>	Total Input Noise(°)	$R_s = 600\Omega$		2	μV
R <sub>i</sub>	Input Impedance	f = 1KHz (open loop)	150	500	ΚΩ

\*) Weighting filter : curve A.

(\*\*) Weighting filter : Dolby CCIR/ARM.

Referred to the input.

Figure 3 : Total Input Noise vs. Source Resistance (curve A).





Figure 5 : Total Harmonic Distorsion vs. Output Voltage.



**Figure 4 :** Total Input Noise vs. Source Resistance (BW = 22 Hz to 22 KHz).




Figure 6 : Output Voltage vs. Frequency.




Figure 7: Distortion vs. Input Level (test circuit of Figure 1).





Figure 8 : Frequency Response of the Circuit of Figure 10.





## LOW NOISE PREAMPLIFIER COMPRESSOR


- SINGLE SUPPLY OPERATION (10 to 30V)
- HIGH SUPPLY VOLTAGE REJECTION
- COMPRESSOR FACILITY
- VERY LOW NOISE AND DISTORTION
- HIGH COMMON MODE REJECTION
- SHORT CIRCUIT PROTECTION

#### DESCRIPTION


The TDA 7232 is a preamplifier mainly intended for car-radio applications, requiring very low noise and distortion performance.

It consists of a unity gain differential input amplifier with a very high common mode rejection, a compressor wich avoids the output clipping and three multipurpose operational amplifiers.


A high stability voltage regulator is also included. The TDA 7232 is assembled in a 20 lead dual in line plastic package.



## PIN CONNECTION (top view)



## **BLOCK DIAGRAM**



## **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Value	Unit
Vs	Operating Supply Voltage	30	V
Vs	Peak Supply Voltage (for 50 ms)	40	V
V <sub>t</sub>	Input Voltage	± V <sub>s</sub>	
Top	Operating Temperature	- 25 to 85	°C
P <sub>tot</sub>	Total Power Dissipation at T <sub>amb</sub> = 70 °C	1	W

## THERMAL DATA

	R <sub>th j-amb</sub>	Thermal Resistance Junction-ambient	Max	80	°C/W
--	-----------------------	-------------------------------------	-----	----	------

# **ELECTRICAL CHARACTERISTICS** ( $T_{amb} = 25 \, ^{\circ}\text{C}$ , $V_{s} = 14.4 \, \text{V}$ , $G_{v} = 30 \, \text{dB}$ , refer to test circuit amplifier fig. 1)

Symbol	Parameter	Test	Conditions	Min.	Тур.	Max.	Unit
Vs	Supply Voltage			10		30	٧
Is	Supply Current				10	16	mA
G <sub>v</sub>	Closed Loop Gain	Pin 1–2 to Pin	15	29	30	31	dB
d	Total Harmonic Distortion	f = 1 KHz out of Compre	ession V <sub>o</sub> = 2 V <sub>RMS</sub>		0.03	0.12	%
		in compression	n $V_i = 0.7 V_{RMS}$		0.15	0.5	%
Vo	Output Volt. Swing			7.5	8.4		V
e <sub>N</sub>	Total Output Noise		B = 22 Hz to 22 KHz		160		μV
		$R_g = 50 \Omega$	Curve A		120		μV
SVR	Supply Volt. Rejection (*)	$R_g = 50 \Omega$ $V_R = 1 V_{RMS}$	f = 100 Hz	90	110		dB

## INPUT DIFFERENTIAL AMPLIFIER

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
Vos	Input Offset Voltage			1	7	mV
G√	Voltage Gain	f = 20 Hz to 20 KHz	0.98	1	1.02	V/V
e <sub>N</sub>	Total Input Noise Voltage	$R_g = 50 \Omega$ ; B = 22 Hz to 22 KHz		1.5		μV
		$R_g = 50 \Omega$ ; Curve A		1.1		μV
d	Distortion	$R_L = 2 \text{ K}\Omega$ $V_o = 1 \text{ V}_{RMS}$ $f = 1 \text{ KHz}$		0.01		%
Vo	Output Swing	R <sub>L</sub> = 2 KΩ	7.5	8.4		$V_{pp}$
SR	Slew Rate			1		V/µS
CMR	Common Mode Reject.	f = 20 Hz to 20 KHz	36	50		dB

## COMPRESSOR

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
l <sub>b</sub>	Input Bias Current			60	300	nA
Vos	Input Offset Voltage	$R_g \le 10 \text{ K}\Omega$ out of Compression		1	3.5	mV
Vos	Output Offset Voltage	in Compression $V_{pin 17} = 0.7 \text{ V}$			350	mV
e <sub>N</sub>	Total Input Noise Voltage	$R_g$ = 50 $\Omega$ ; B = 22 Hz to 22 KHz		1.8		μV
		$R_g = 50 \Omega$ ; Curve A		1.3		μV
d	Distortion	$\begin{aligned} R_L &= 2 \text{ K}\Omega & V_o &= 1 \text{ V}_{RMS} \\ f &= 1 \text{ KHz} & G_v &= 20 \text{ dB} \end{aligned}$		0.01		%
SVR	Supply Voltage Rejection	$V_{R} = 1 \text{ V}, \text{ f} = 100 \text{ Hz}, \text{ R}_{g} = 50 \Omega$	86			dB

<sup>(\*)</sup> Referred to the input



## **ELECTRICAL CHARACTERISTICS** (continued)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
Vo	DC Output Voltage Swing	R <sub>L</sub> = 2 KΩ	7.5	8.4		٧
SR	Slew Rate			0.7		V/μS

## 1st AND 3rd OPERATION AMPLIFIER

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
l <sub>b</sub>	Input Bias Current			60	300	nA
Ios	Input Offset Current			20	50	nA
Vos	Input Offset Voltage	$R_g \leq 10 \text{ K}\Omega$		1	3.5	mV
CMR	Common Mode Rejection		86			dB
SVR	Supply Voltage Rejection	$V_R = 1 \text{ V}, \text{ f} = 100 \text{ Hz}, \text{ R}_g = 50 \Omega$	86			dB
e <sub>N</sub>	Total Input Noise Voltage	$R_g$ = 50 $\Omega$ ; B = 22 Hz to 22 KHz		1.4		μV
		$R_g = 50 \Omega$ ; Curve A		1.1		μV
Vo	Output Voltage Swing	$R_L = 2 K\Omega$	7.5	8.4		V <sub>pp</sub>
d	Total Harmonic Distortion	$ \begin{array}{ll} R_L = 2 \ K\Omega & V_o = 1 \ V_{RMS} \\ f = 1 \ KHz & G_v = 20 \ dB \end{array} $		0.01		%
Gv	Open Loop Gain	$R_L = 2 K\Omega$	86	100		dB
SR	Slew Rate	$R_L = 2 K\Omega$		1		V/μS

## 2nd OPERATIONAL AMPLIFIER ( $G_v = 12 \text{ dB}$ internally set)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
Vos	Output Offset Voltage			4	15	mV
SVR	Supply Voltage Rejection	V <sub>R</sub> = 1 V f = 100 Hz	86			dB
e <sub>N</sub>	Total Input Noise Voltage	$R_g = 50 \Omega$ ; $B = 22 Hz$ to 22 KHz		2.2		μV
		$R_g = 50 \Omega$ ; Curve A		1.4		μV
Vo	DC Output Voltage Swing	$R_L = 2 K\Omega$	7.5	8.4		٧
d	Total Harmonic Distortion	$R_L = 2 \text{ K}\Omega, \qquad f = 1 \text{ KHz}$ $V_0 = 1 \text{ V}_{RMS}$		0.01		%
G <sub>v</sub>	Voltage Gain	f = 20 Hz to 20 KHz	11.5	12	12.5	dB
SR	Slew Rate	$R_L = 2 K\Omega$		1		V/µs

## **VOLTAGE REGULATOR**

Symbol	Parameter	Test Conditions		Min.	Тур.	Max.	Unit
Vo	Output Voltage	Pin 19	I <sub>sink, source</sub> from 0 to 12 mA	4.6	5	5.4	٧
I <sub>o</sub>	Output Max. Current	I <sub>source</sub>			12		mA
		I <sub>sink</sub>			12		mA



Figure 1 : Test Circuit.




Figure 2: P.C. Board and Components Layout of the Test Circuit of Fig. 1 (1:1 scale).




Figure 3 : Supply Current vs. Supply Voltage (complete test circuit).




Figure 5 : Distortion vs. Frequency (complete test circuit).




Figure 7 : Supply Voltage Rejection vs. Frequency (complete test circuit).




Figure 4: Compression Characteristics.




Figure 6: Distortion vs. Input Signal Level (complete test circuit).




Figure 8 : Distortion vs. Output Voltage (input differ. amplifier).





Figure 9: Distortion vs. Frequency (input differ. amplifier).



**Figure 11 :** Distortion vs. Frequency (compressor).




Figure 13: Distortion vs. Frequency (op. amp. 1 & 3).




Figure 10 : Distortion vs. Output Voltage (compressor).




Figure 12: Distortion vs. Output Voltage (op. amp. 1 & 3).




Figure 14: Open Loop Frequency and Phase Response (op. amp. 1 & 3).




Figure 15: Distortion vs. Output Voltage (op. amp. 2).





Figure 16: Distortion vs. Frequency (op. amp. 2).



#### APPLICATION INFORMATION


The devices TDA7232 and TDA7260 realize with four external POWER MOS an exclusive audio system for car radio, thanks to their unique feature as:

- 25 W output power (d = 0.3 %) without heatsink, thanks to the extra-high efficiency (85 % typ. at rated output power) of the power stage, which operates in class "D" (pulse width modulation).
- In-car frequency response compensation,


thanks to the availability of several operational amplifiers for the necessary equalization.

- High-quality sound at all listening levels, thanks to an appropriate compressor circuit that avoids clipping in the system.
- Low distortion, low noise, fully protected operation of the whole system.

Figure 17: Suggested Application Using the TDA7260 Audio PWM Amplifier.




TDA7232



L1

615

Figure 19: P.C. Board and Components Layout for the Circuit of Fig. 18 (1:1 scale).






Figure 21: P.C. and Components Layout for the Circuit of Fig. 20 (1:1 scale).





Figure 22 : Frequency Response of the five Bands Equalizer Circuit.






# STEREO LOW VOLTAGE CASSETTE PREAMPLIFIER


- LOW ON/OFF POP NOISE
- LOW OPERATING VOLTAGE
- VERY LOW DISTORTION

# SO – 8J MINIDIP (Plastic) DESCRIPTION The TDA7282 is a monolithic integrated circuit intended for stereo cassette players. The TDA7282 is assembled in 8 leads plastic minidip. ORDER CODES: TDA7282 (Minidip) TDA7282D (SO – 8)


# CONNECTION AND BLOCK DIAGRAM



# STEREO PREAMPLIFIER FOR CASSETTE PLAYERS



#### **TEST CIRCUIT**



## **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Value	Unit
Vs	Supply Voltage	10	V
T <sub>stg</sub> , T <sub>J</sub>	Storage and Junction Temperature	- 40 to 150	°C
P <sub>tot</sub>	Total Power Dissipation at T <sub>amb</sub> = 70 °C	400	mW

#### THERMAL DATA

R <sub>th j-amb</sub>	Thermal Resistance Junction-ambient	Max	200	°C/W

**ELECTRICAL CHARACTERISTICS** (V  $_s$  = 3 V,  $T_{amb}$  = 25 °C, f = 1 kHz,  $G_v$  = 40 dB,  $R_L$  = 10 k $\Omega$ ,  $R_s$  = 600  $\Omega$  unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
Vs	Supply Voltage		1.8		9	V
Id	Supply Current			1.5	3	mA
I <sub>b</sub>	Input Bias Current			280	500	nA
los	Input Offset Current			20		nΑ
Vos	Input Offset Voltage			0.5		mV
V <sub>o DC</sub>	Quiescent Voltage			1.1		V
Vo	Output Voltage	THD = 1 %	550	650		mV
THD	Total Harmonic Distortion f = 100 Hz f = 1 kHz f = 10 kHz	V <sub>o</sub> = 300 mV		0.08 0.07 0.1	0.5	% % %
G <sub>v</sub>	Open Loop Volage Gain	f = 1 kHz	68	80		dB
$G_{v}$	Closed Loop Gain			40		dB
	Channel Balance			0.5		dB
e <sub>N</sub>	Total Input Noise Voltage	$B_W = 22 \text{ kHz to } 22 \text{ kHz}$		1.5		μV
Cs	Channel Separation	f = 1 kHz Vo = 30 mV		65		dB
SVR	Supply Volage Rejection	f = 100 Hz	36	45		dB
R <sub>IN</sub>	Input Resistance			100		kΩ
Ro	Output Resistance			15		Ω

# **APPLICATION INFORMATION**

Figure 1: Stereo Preamplifier for Cassette Players.




Figure 2: P. C. and Components layout of the Circuit of Fig. 1 (1:1 scale).




Figure 3 : Quiescent Current vs Supply voltage.




Figure 5 : Input bias Current vs Supply voltage.




Figure 4 : DC Output Voltage vs. Supply Voltage.




Figure 6 : Distortion Versus. Output Level.




Figure 7 : Distortion vs Frequency.




Figure 9 : Supply Voltage rejection vs. Frequency.




Figure 8 : NAB Response of Circuit of Fig. 1.





Figure 10: Stereo Cassette Player with Motor Speed Control. 100nF 4.7KA 270 N 2 K.A. 5 6KA 10KV[



625








# DIGITAL CONTROLLED STEREO AUDIO PROCESSOR

#### PRELIMINARY DATA

- SINGLE SUPPLY OPERATION
- FOUR STEREO INPUT SOURCE SELECTION
- MONO INPUT
- TREBLE, BASS, VOLUME AND BALANCE CONTROL
- FOUR INDEPENDENT SPEAKER CONTROL (front/rear)
- ALL FUNCTIONS PROGRAMMABLE VIA SER-IAL BUS
- VERY LOW NOISE AND VERY LOW DISTORTION
- POP FREE SWITCHING



#### DESCRIPTION


The TDA 7300 is a volume, tone (bass and treble) and fader (front/rear) processor for high quality audio applications in car radio and Hi-Fi systems.

Control is accomplished by serial bus microprocessor interface.


The AC signal setting is obtained by resistor networks and analog switches combined with operational amplifiers.

The results are: low noise, low distortion and high dynamic range.

# **BLOCK DIAGRAM**



# PIN CONNECTION (top view)



#### **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Value	Unit
Vcc	Supply Voltage	18	V
T <sub>amb</sub>	Operating Ambient Temperature	- 40 to 85	°C
T <sub>stg</sub>	Storage Temperature	- 55 to 150	°C

#### THERMAL DATA

		DIP-28	SO-28	
Rth J-pins	Thermal Resistance Junction-pins Max	65	85	°C/W

**ELECTRICAL CHARACTERISTICS** ( $T_{amb}=25^{\circ}C$ ;  $V_{s1}=12V$  or  $V_{s2}=8.5V$ ;  $R_{L}=10K\Omega$ ; and  $R_{g}=600\Omega$ ; f=1KHz unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit

#### SUPPLY (1)

V <sub>s1</sub>	Supply Voltage V <sub>s1</sub>		10	12	16	V
V <sub>s2</sub>	Supply Votlage V <sub>s2</sub>		6	8.5	10	V
I <sub>s2</sub>	Supply Current		20	30	40	mA
V <sub>ref</sub>	Reference Voltage (pin 7)		3.5	4.3	5	V
SVR	Ripple Rej. at V <sub>s1</sub>	f = 300Hz to 10KHz	80	100		dB
SVR	Ripple Rej. at V <sub>s2</sub>	f = 300Hz to 10KHz	50	60		dB

Note: 1. The circuit can be supplied either at V<sub>S1</sub> or at V<sub>S2</sub> without the use of the internal voltage regulator. The circuit also operates at a supply voltage V<sub>S1</sub> lower than 10 V. In this case the ripple rejection of V<sub>S2</sub> is valid, because the voltage regulator saturates to about 0 8 V.

Unit

ν

Max.

5

Typ.

4.3

# **ELECTRICAL CHARACTERISTICS** (continued) **Parameter**

DC Voltage Level

INPUT SE	LECTORS				
R,	Input Resistance		30	45	ΚΩ
V <sub>IN MAX</sub>	Input Signal	$G_v = 0 dB$ ; $d = 0.3 \%$	1.5	2.2	VRMS
Cs	Channel Separation	f = 1 KHz	90	100	dB
		f = 10 KHz	70	80	dB

**Test Conditions** 

Min.

3.5

#### **VOLUME CONTROLS**

Symbol

V<sub>1</sub> (DC)

	Control Range			78		dB
G <sub>max</sub>	Max Gain			10		dB
	Max Attenuation		64	68		dB
	Step Resolution	$G_v = -50 \text{ to } 10 \text{ dB}$		2	3	dB
	Attenuator Set Error	G <sub>V</sub> = - 50 to 10 db			2	dB
	Tracking Error				2	dB

#### SPEAKER ATTENUATORS

Control Range	35	38	41	dB
Step Resolution		2	3	dB
Attenuator Set Error			2	dB
Tracking Error			2	dB

# BASS AND TREBLE CONTROL (2)

Control Range		± 15		dB
Step Resolution		2.5	3.5	dB

# **AUDIO OUTPUT**

Vo	Output Voltage	d = 0.3%	1.5	2.2		VRMS
RL	Output Load Resistance		2			ΚΩ
CL	Output Load Capacitance				1	nF
Ro	Output Resistance			70	150	Ω
V <sub>o</sub> (DC)	DC Voltage Level		3	3.8	4.5	V

Note: 2 Bass and Treble response see attached diagram. The center frequency and quality of the resonance behaviour can be choosen by the external circuitry. A standard first order bass response can be realized by a standard feedback network.



# **ELECTRICAL CHARACTERISTICS** (continued)

Symbol   Parameter   Test Conditions   Min.   Typ.   Max.	Unit
---	------


# **GENERAL**

e <sub>NO</sub>	Output Noise	$G_v = 0 \text{ dB}$ BW = 22 Hz to 22 KHz		6		μV
		$G_v = 0 \text{ dB}$ Curve A		4		μV
S/N	Signal to Noise Ratio	All Gain = 0 dB $V_o$ = 1 VRMS BW = 22 Hz to 22 KHz		105		dB
d	Distortion	$f = 1 \text{ KHz } ; V_0 = 1 \text{ V } ; G_v = 0$		0.01	0.1	%
	Frequency Response (- 1dB)	$G_v = 0 \text{ dB}$ High Low	20		30	KHz Hz
S <sub>c</sub>	Channel Separation Left/Right	f = 1 KHz f = 10 KHz	90 70	100 80		dB dB

#### **BUS INPUTS**

V <sub>IL</sub>	Input LOW Voltage			0.8	V
V <sub>IH</sub>	Input High Voltage		2.4		٧
Vo	Output Voltage SDA Acknowledge	I = 1.6mA		0.4	V

Figure 1: Test Circuit.



# **APPLICATION INFORMATION**

Figure 2: P. C. Board and Component Layout of the Circuit in Fig. 11 (1:1 scale).




Figure 3 : Total Output Noise vs. Volume Setting.




Figure 6 : Distortion vs.
Output Voltage.




Figure 9 : Channel Separation (L1 – L2) vs. Frequency.




Figure 4 : Signal to Noise Ratio vs. Volume Setting.




Figure 7 : Distortion vs. Load Resistance.




Figure 10 : Supply Voltage Rejection (V<sub>S1</sub>) vs Frequency.




Figure 5 : Distortion + Noise vs. Frequency.




Figure 8 : Channel Separation (L1 – R1) vs. Frequency.




Figure 11 : Supply Voltage Rejection (V<sub>S2</sub>) vs. Frequency.




Figure 12: Supply Voltage Rejection Versus V<sub>S1</sub>.




Figure 15 : Quiescent Current vs. Supply Voltage.




Figure 16 : Quiescent Current vs. Temperature.




Figure 13 : Supply Voltage Rejection Versus V<sub>S2</sub>.




Figure 14 : Clipping Level (V<sub>ms</sub>) vs. Supply Voltage.





Figure 17: Typical Tone Response.



FM LCD MICRO TUNER PROCESS 56040 PLL AM-FM **STEREO** AM-FM RECEIVER DECODER AUDIO TDA7300 AMPL FRONT KEYBOARD AUDIO REAR AUDIO PROCESSOR R AMPL. COMPACT AUDIO DISC AUX. AMPL. INPUT PREAMPL. CASSETTE AUDIO PLAYER AUTOREV.

MOTOR CONTROL

Figure 18: Complete Car-radio System Using Digital Controlled Audio Processor.

VOLTAGE

REG.

#### SERIAL BUS INTERFACE

# S-BUS Interface and I<sup>2</sup>C BUS Compatibility.


Data transmission from microprocessor to the TDA7300 and viceversa takes place thru the 3-wire S-BUS interface, consisting of the three lines SDA, SCL, SEN. If SDA and SEN inputs are shortcircuited together, then the TDA7300 appears as a standard I2CBUS slave.

In this case the S6040  $\mu P$  can be programmed to generate the two different transmission systems : the S-BUS using the three lines of the serial bus, and the I2CBUS using the SCL and SDA lines only.

Figure 19: Timing Diagram of S-BUS and I2CBUS.

AMPL

S-9776





#### Interface Protocol

The interface protocol comprises:

- A start condition (S)
- A chip address byte, containing the TDA7300 address and the direction of the transmission on the BUS (this information is given in the 8th bit of the byte: "0" means "write", that is from the master to the slave, while "1" means "read"). The TDA7300 must always acknowledge at the end of each transmitted byte.
- A sequence of data (N-bytes + acknowledge)
- A stop condition (P)

Figure 20 : System with Mixed S-Bus Peripherals.





#### SOFTWARE SPECIFICATION

Chip address (TDA7300 address)

1 0 0 0 1 0 0 0 MSB LSB

#### DATA BYTES

MS	SB					ı	SB	Function
0	0	B2	В1	B0	A2	A1	A0	Volume Control
1	1	0	B1	B0	A2	Α1	A0	Speaker ATT LR
1	1	1	B1	B0	A2	Α1	Α0	Speaker ATT RR
1	0	0	B1	B0	A2	Α1	A0	Speaker ATT LF
1	0	1	B1	B0	A2	Α1	Α0	Speaker ATT RF
0	1	0	Х	Χ	S2	S1	S0	Audio Switch
0	1	1	0	C3	C2	C1	C0	Bass Control
0	1	1	1	C3	C2	C1	C0	Treble Control

X = don't care.Ax = 2 dB steps. Bx = 10 dB steps.Cx = 2.5 dB steps.

#### Status after Power-on-reset

Volume	- 68 dB
Speaker	– 38 dB
Audio Switch	Mono
Bass	+ 2.5 dB
Treble	+ 2.5 dB

Note: Using S6 is it necessary an external EPROM (M2716 F6X) previously programmed. Further information is available in S6 μP datasheet.

# DATA BYTES (detailed description)

# Volume

	MS	В					LSB					
	0	0	B2	B1	B0	A2	A1	A0	Volume 2dB Steps			
						0	0	0	0			
						0	0	1	-2			
						0	1	0	- 4			
						0	1	1	<b>-6</b>			
						1	0	0	-8			
1						1	0	1	Not Allowed			
						1	1	0	Not Allowed			
						1	1	1	Not Allowed			
	0	0	B2	B1	B0	A2	A1	A0	Volume 10dB Steps			
			0	0	0				+ 10			
			0	0	1				0			
İ		l	0	1	0				<b>– 10</b>			
		ĺ	0	1	1				<b>- 20</b>			
			1	0	0				<b>–</b> 30			
			1	0	1				<b>- 40</b>			
			1	1	0				<b>–</b> 50			
			1	1	1				- 60			

For example if you want setting the volume at -32 dB the 8 bit string is : 0 0 1 0 0 0 0 1.

# **Speaker Attenuators**

MS	SB							LSB
1	0	0	B1	В0	A2	A1	Α0	Speaker LF
1	0	1	B1	B0	A2	A1	A0	Speaker RF
1	1	0	B1	B0	A2	A1	A0	Speaker LR
1	1	1	B1	B0	A2	Α1	A0	Speaker RR
					0	0	0	0
					0	0	1	-2
					0	1	0	- 4
					0	1	1	<b>-6</b>
ĺ					1	0	0	<b>–</b> 8
					1	0	1	Not Allowed
					1	1	0	Not Allowed
					1	1	1	Not Allowed
			0	0				0
			0	1				<b>– 10</b>
			1	0				<b>- 20</b>
			1	1				- 30

For example attenuation of 24 dB on speaker RF is giving by : 1 0 1 1 0 0 1 0

# Audio Switch - Select the input channel to activate

	MSB				LSB			
0	1	0	Х	Х	S2	S1	S0	Audio Switch
			x	Х	0	0	0	Stereo 1
1			X	Χ	0	0	1	Stereo 2
			X	Х	0	1	0	Stereo 3
			X	Χ	0	1	1	Stereo 4
1			X	Χ	1	0	0	Mono
			Х	Х	1	0	1	Not Allowed
			Х	Χ	1	1	0	Not Allowed
			Х	Х	1	1	1	Not Allowed

X = don't care.

For example to set the stereo 2 channel the 8 bit string may be · 0 1 0 0 0 0 0 1

# Bass and Treble - Control range of $\pm$ 15dB (boost and cut) steps of 2.5dB

0	1	1	0	C3	C2 C2	C1 C1	C0 C0	Bass Treable
				0	0	0	0	<b>– 15</b>
				Ō	Ō	Ō	1	- 15
				0	0	1	0	- 12.5
				0	0	1	1	<b>– 10</b>
				0	1	0	0	<b>–</b> 7.5
				0	1	0	1	<b>–</b> 5
				0	1	1	0	<b>–</b> 2.5
				0	1	1	1	- 0
				1	1	1	1	+ 0
				1	1	1	0	+ 2.5
				1	1	0	1	+ 5
				1	1	0	0	+ 7.5
				1	0	1	1	+ 10
				1	0	1	0	+ 12.5
				1	0	0	1	+ 15
1				1	0	0	0	+ 15

C3 = sign

For example Bass at -12.5 dB is obtained by the following 8 bit string: 0 1 1 0 0 0 1 0.







# DIGITAL CONTROLLED STEREO AUDIO PROCESSOR


#### PRELIMINARY DATA

- INPUT AND OUTPUT PINS FOR EXTERNAL EQUALIZER
- THREE STEREO INPUT SOURCE SELECTION PLUS MONO INPUT
- TREBLE, BASS, VOLUME AND BALANCE CONTROL
- FOUR INDEPENDENT SPEAKER CONTROL (front/rear)
- SINCE SUPPLY OPERATION
- ALL FUNCTIONS PROGRAMMABLE VIA SER-IAL BUS
- VERY LOW NOISE AND VERY LOW DISTOR-TION
- POP FREE SWITCHING

## DESCRIPTION

The TDA7302 is a volume, tone (bass and treble) and fader (front/rear) processor for high quality audio applications in car radio and Hi-Fi systems.


Control is accomplished by serial bus microprocessor interface.



The AC signal setting is obtained by resistor networks and analog switches combined with operational amplifiers.

The results are: low noise, low distortion and high dynamic range.


#### **BLOCK DIAGRAM**



#### **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Value	Unit
Vs	Supply Voltage	14	V
P <sub>tot</sub>	Total Power Dissipation (T <sub>amb</sub> = 25°C)	2	W
T <sub>amb</sub>	Operating Ambient Temperature	- 40 to 85	∞
T <sub>stg</sub>	Storage Temperature	- 55 to 150	°C

# PIN CONNECTION (top view)



#### THERMAL DATA

R <sub>(th J-pins)</sub> Thermal Resistance Junction-pins	Max.	65	°C/W
---	------	----	------

# **ELECTRICAL CHARACTERISTICS** ( $T_{amb}=25^{\circ}C$ ; $V_{S}=10V$ ; $R_{L}=10k\Omega$ ; and $R_{g}=600\Omega$ ; f =1kHz unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit	
SUPPLY							

Vs	Supply Voltage		6	10	14	V
Is	Supply Current		20	30	40	mA
SVR	Ripple Rejection	f = 300Hz to 10kHz	50	60		dB

# INPUT SELECTORS

R <sub>i</sub>	Input Resistance			30	45		kΩ
V <sub>IN MAX</sub>	Input Signal	$G_v = 0dB$ ;	d = 0.3%	1.5	2.2		V <sub>RMS</sub>
Cs	Channel Separation	f = 1kHz		90	96		dB
		f = 10kHz		70			u.
$R_L$	Output Load Resistance			5			kΩ
V <sub>1</sub> (DC)	Input DC Voltage			3.5	4.3	5	٧

# **ELECTRICAL CHARACTERISTICS** (continued)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit

# **VOLUME CONTROLS**

R <sub>in</sub>	Input Resistance		7	10		kΩ
	Control Range			78		dB
G <sub>max</sub>	Max Gain			10		dB
	Max Attenuation		64	68		dB
	Step Resolution			2	3	dB
	Attenuator Set Error	$G_v = -50 \text{ to } 10 \text{dB}$			2	dB
	Tracking Error				2	dB

# SPEAKER ATTENUATORS

Control Range	35	38	41	dB
Step Resolution		2	3	dB
Attenuator Set Error			2	dB
Tracking Error			2	dB

# BASS AND TREBLE CONTROL (1)

Control Range		± 15		dB
Step Resolution		2.5	3.5	dB

# **AUDIO OUTPUT**

Vo	Output Voltage	d = 0.3%	1.5	2.2		V <sub>RMS</sub>
RL	Output Load Resistance		2			kΩ
CL	Output Load Capacitance				1	nF
R <sub>o</sub>	Output Resistance			70	150	Ω
V <sub>o</sub> (DC)	DC Voltage Level		3	3.8	4.5	V

#### **GENERAL**

e <sub>No</sub>	Output Noise	DW 0011-+-0	01-11-	$G_v = 0 dB$		6		
		BW = 22Hz to 2	DVV = 22H2 (0 22KH2			3.5		μV
		$G_v = 0dB$	Curv	e A		4		
S/N	Signal to Noise Ratio	All Gain = 0dB V <sub>o</sub> = 1V <sub>RMS</sub>	BW =	= 22Hz to 22kHz		105		dB
d	Distortion	f = 1kHz	Vo =	1V G <sub>v</sub> = 0		0.01	0.1	%
	Frequency Response (- 1dB)	G <sub>v</sub> = 0dB		High Low	20		20	kHz Hz
Sc	Channel Separation Left/Right	f = 1kHz f = 10kHz				100 82		dB dB

Note: (1) Bass and Treble response see attached diagram. The center frequency and quality of the resonance behaviour can be choosen by the external circuitry. A standard first order bass response can be realized by a standard feedback network.



# **ELECTRICAL CHARACTERISTICS** (continued)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
DI IC INDI	ITO					

#### **BUS INPUTS**

V <sub>IL</sub>	Input LOW Voltage			0.8	٧
V <sub>IH</sub>	Input HIGH Voltage		2.4		٧
Vo	Output Voltage SDA Acknowledge	I = 1.6mA		0.4	V
	Digital Input Current		- 5	+ 5	μА

Figure 1: Test Circuit.




Figure 2: Total Output Noise vs. Volume Setting.




Figure 5 : Distortion vs. Output Voltage.




Figure 8 : Channel Separation (L1 – L2) vs. Frequency.




Figure 3 : Signal to Noise Ratio vs. Volume Setting.




Figure 6 : Distortion vs. Load Resistance.





Figure 9 : Supply Voltage Rejection vs. Frequency.



**Figure 4 :** Distortion + Noise vs. Frequency.




Figure 7 : Channel Separation (L1 – R1) vs. Frequency.





Figure 10 : Quiescent Current vs. Temperature.



#### APPLICATION INFORMATION

#### VOLUME CONTROL CONCEPT


Traditional electronic volume control circuits use a multiplier technique with all the disadvantages of high noise and distortion.

The used concept, as shown in fig. 11 with digital switched resistor dividers, provides extremely low noise and distortion. The multiplexing of the resistive dividers is realized with a multiple-input operational amplifier.

#### BASS AND TREBLE CONTROL

The principle operation of the bass control is shown

Figure 11: Volume Control.



ds BOOST

in fig. 12. The external filter together with the internal buffer allows a flexible filter design according to the different requirements in car radios. The function of the treble is similar to the bass.

A typical filter curve is shown in fig 13.

Figure 12: Bass Control.

#### **OUTPUTS**

A special class-A output amplifier with a modulated sink current provides low distortion and ground compatibility with low current consumption.






Figure 13: Typical Tone Response.





CONTROL

Figure 14: Complete Car-radio System Using Digital Controlled Audio Processor.

REG.


#### SERIAL BUS INTERFACE

# S-BUS Interface and I<sup>2</sup>C BUS Compatibility. Data transmission from microprocessor to the TDA7302 and viceversa takes place thru the 3-wire S-BUS interface, consisting of the three lines SDA, SCL, SEN. If SDA ane SEN inputs are short-

circuited together, then the TDA7302 appears as a standard I2 CBUS slave.

In this case the S6040 P can be programmed to generate the two different transmission systems: the S-BUS using the three lines of the serial bus, and the I2CBUS using the SCL and SDA lines only.

Figure 15: Timing Diagram of S-BUS and I<sup>2</sup> CBUS.





# Interface protocol.

The interface protocol comprises:

- A start conditions (S)
- A chip address byte, containing the TDA7302 address and the direction of the transmission on the BUS (this information is given in the 8th
- bit of the byte: "0" means "write", that is from the maste r to the slave, while "1" means "read"). The TDA7302 must always acknowledge at the end of each transmitted byte.
- A sequence of data (N-bytes + acknowledge)
- A stop condition (P)

Figure 16: System with Mixed S-Bus Peripherals.





#### SOFTWARE SPECIFICATION

Chip Address (TDA7302 address)

10001000

MSB LSB

#### **DATA BYTES**

M	SB					LSB		Function
0	0	B2	В1	ВО	A2	A1	A0	Volume Control
1	1	0	В1	B0	A2	Α1	A0	Speaker ATT LR
1	1	1	B1	B0	A2	Α1	A0	Speaker ATT RR
1	0	0	B1	B0	Α2	Α1	Α0	Speaker ATT LF
1	0	1	B1	B0	Α2	Α1	A0	Speaker ATT RF
0	1	0	Х	Χ	S2	S1	S0	Audio Switch
0	1	1	0	C3	C2	C1	C0	Bus Control
0	1	1	1	C3	C2	C1	C0	Treble Control

X = don't care Ax = 2 dB steps Bx = 10 dB stepsCx = 2.5 dB steps

#### STATUS AFTER POWER-ON-RESET

Volume	- 68 dB
Speaker	- 38 dB
Audio Switch	Mono
Bass	+ 2.5 dB
Treble	+ 2.5 dB

Note: Using S6 is it necessary an external EPROM (M2716 F6X) previously programmed. Further information is available in S6  $\mu$ P datasheet.



# DATA BYTES (detailed description)

# Volume

М	MSB							LSB
0	0	B2	B1	B0	A2	A1	A0	Volume 2 dB Steps
					0	0	0	0
					0	0	1	-2
					0	1	0	- 4
					0	1	1	<b>-</b> 6
Ì					1	0	0	-8
					1	0	1	Not Allowed
					1	1	0	Not Allowed
					1	1	1	Not Allowed
0	0	B2	B1	В0	A2	A1	A0	Volume 10 dB Steps
		0	0	0				+ 10
1		0	0	1	ļ			0
		0	1	0				_ 10
		0	1	1				<b>- 20</b>
		1	0	0				- 30
		1	0	1				_ 40
		1	1	0				<b>–</b> 50
		1	1	1				<b>–</b> 60

For example if you want setting the volume at  $-32 \ dB$  the 8 bit string is : 0 0 1 0 0 0 0 1.

# **Speaker Attenuators**

мѕв		LSB									
1	0	0	B1	B0	A2	A1	A0	Speaker LF			
1	0	1	B1	B0	A2	Α1	A0	Speaker RF			
1	1	0	B1	B0	A2	Α1	A0	Speaker LR			
1	1	1	B1	B0	A2	Α1	A0	Speaker RR			
					0	0	0	0			
					0	0	1	- 2			
					0	1	0	- 4			
					0	1	1	<b>–</b> 6			
l					1	0	0	<b>–</b> 8			
					1	0	1	Not Allowed			
					1	1	0	Not Allowed			
					1	1	1	Not Allowed			
			0	0				0			
1			0	1				<b>– 10</b>			
			1	0				<b>–</b> 20			
			1	1				- 30			

For example attenuation of 24 dB on speaker RF is giving by 1 0 1 1 0 0 1 0

## Audio Switch - Select the Input Channel to Activate

	MSB							LSB				
0	1	0	Х	Х	S2	S1	S0	Audio Switch				
			Х	Х	0	0	0	Stereo 1				
			Х	Х	0	0	1	Stereo 2				
			X	Х	0	1	0	Stereo 3				
			Х	Х	0	1	1	Mute Input				
1			Х	X	1	0	0	Mono				
			X	Х	1	0	1	Not Allowed				
			X	X	1	1	0	Not Allowed				
			Х	Х	1	1	1	Not Allowed				

X = don't care.

For example to set the stereo 2 channel the 8 bit string may be . 0 1 0 0 0 0 0 1

### Bass and Treble - Control Range of $\pm$ 15 dB (boost and cut) Steps of 2.5 dB

0	1	1	0	C3 C3	C2 C2	C1 C1	C0 C0	Bass Treble
				0	0	0	0	- 15
1				0	0	0	1	- 15 - 15
i				0	0	1	0	- 12.5
1				0	0	1	1	<b>– 10</b>
				0	1	0	0	<b>–</b> 7.5
				0	1	0	1	<b>–</b> 5
				0	1	1	0	<b>– 2.5</b>
				0	1	1	1	- 0
				1	1	1	1	+ 0
				1	1	1	0	+ 2.5
				1	1	0	1	+ 5
				1	1	0	0	+ 7.5
				1	0	1	1	+ 10
				1	0	1	0	+ 12.5
				1	0	0	1	+ 15
				1	0	0	0	+ 15

C3 = Sign

For example, Bass at – 12.5 dB is obtained by the following 8 bit string: 0 1 1 0 0 0 1 0.




## **TDA2220A**

## AM/FM RADIO

- VERY WIDE RANGE OF SUPPLY VOLTAGE 3 TO 16 V
- HIGH RECOVERED AUDIO SIGNAL
- DESIGNED FOR USE WITH EXTERNAL RATIO DETECTOR OR INTERNAL QUADRATURE DETECTOR
- VERY GOOD AM SIGNAL HANDLING (1V; m = 0.8)
- VERY SIMPLE DC SWITCHING OF AM-FM SECTIONS
- SUITABLE FOR CAPACITANCE, VARICAP AND INDUCTIVE TUNING
- VERY LOW TWEET
- COMMON (AM-FM) FIELD STRENGTH METER OUTPUT PIN




The TDA 2220A is a high performance AM/FM radio IC designed for use in a wide range of car radio, portable radio and home radio applications, operating on a supply voltage from 3 to 16 V. A special




feature of this device is that it may be used with an internal quadrature detector or an external ratio detector. The TDA 2220A is supplied in a 20 pin plastic DIP package.

#### PIN CONNECTION (top view)



#### **BLOCK DIAGRAM**



#### **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Value	Unit
Vs	Supply Voltage	16	V
P <sub>tot</sub>	Total Power Dissipation at T <sub>amb</sub> ≤ 70 °C	800	mW
Тор	Operating Temperature	- 20 to 70	°C
T <sub>stg</sub> -T <sub>I</sub>	Storage and Junction Temperature	- 55 to 150	°C

## THERMAL DATA

R <sub>th j-amb</sub>	Thermal Resistance Junction Ambient	Max	100	°C/W

# **ELECTRICAL CHARACTERISTICS** (refer to the test circuits, $T_{amb} = 25$ °C, $V_s = 9$ V, unless otherwise specified)

Symbol	Parameter	Test Conditions	Test Conditions Min. Typ		Max.	Unit
Vs	Supply Voltage		3	9	16	٧
I <sub>d</sub>	Current Drain	AM Section		16	21	mA
		FM Section		14	21	IIIA

## AM SECTION ( $f_0 = 1 \text{ MHz}$ ; $f_m = 1 \text{ KHz}$ )

	1 10 111	0.11. 00.15					
V <sub>i</sub>	Input Sensitivity	S/N = 26 dB	m = 0.3		12	25	μV
S + N	Signal to Noise Ratio	V <sub>1</sub> = 10 mV	m = 0.3	45	50		dB
N							
Vı	AGC Range	$\Delta V_{out} = 10 \text{ dB}$	m = 0.8	100			dB
Vo	Recovered Audio Signal (pin 10)	$V_i = 1 \text{ mV}$	m = 0.3	75	120	170	mV
d	Distortion				0.4		%
d	Distortion	$V_1 = 1 \text{ mV}$	m = 0.8		2	3	%
V <sub>H</sub>	Max Input Signal Handling Capability	m = 0.8	d < 10 %	1			V
R,	Input Resistance between Pins 3 and 5	m = 0			7.5		ΚΩ
Cı	Input Capacitance between Pins 3 and 5	m = 0			18		pF
R <sub>o</sub>	Output Resistance (pin 10)			4.5	7	9.5	KΩ
	Tweet 2 IF	m = 0.3	V <sub>i</sub> = 1 mV		38		dB
	Tweet 3 IF				55		dB
V <sub>m</sub>	Meter Output	$V_1 = 1 \text{ mV}$	m = 0.3	2.5	3.5		٧
		V <sub>1</sub> = 5 μV				200	mV

## FM SECTION ( $f_o = 10.7 \text{ MHz}$ ; $f_m = 1 \text{ KHz}$ )

#### (RATIO DETECTOR)

V,	Input Limiting Voltage	- 3 dB Limiting Point			25	36	μV
AMR	Amplitude Modulation Rejection	$\Delta f = \pm 22.5 \text{ KHz}$ V <sub>1</sub> = 3 mV	m = 0.3	50	60		dB
S + N	Signal to Noise Ratio	$\Delta f = \pm 22.5 \text{ KHz}$	V <sub>1</sub> = 10 mV	55	70		dB
d	Distortion	$\Delta f = \pm 75 \text{ KHz}$	$V_1 = 1 \text{ mV}$		0.4	0.7	%
d	Distortion	$\Delta f = \pm 22.5 \text{ KHz}$	$V_i = 1 \text{ mV}$		0.2		%
Vo	Recovered Audio Signal (pin 10)	$\Delta f = \pm 22.5 \text{ KHz}$	$V_1 = 1 \text{ mV}$	90	130	170	mV
R,	Input Resistance between Pin 20 and Ground	$\Delta f = 0$			6.5		ΚΩ
Cı	Input Capacitance between Pin 20 and Ground	$\Delta f = 0$			14		pF
R <sub>o</sub>	Output Resistance (pin 10)			4.5	7	9.5	ΚΩ
V <sub>m</sub>	Meter Output	$\Delta f = \pm 22.5 \text{ KHz}$	$V_i = 3 \text{ mV}$	3.1	4.1		٧
			V <sub>1</sub> = 500 μV	1.5	2.3	3.0	٧
			$V_1 = 10 \mu V$			0.2	V

<sup>(\*)</sup> Meter resistance = 1.3 K $\Omega$ .



## **ELECTRICAL CHARACTERISTICS** (continued)

Symbol	Parameter	Test Cond	litions	Min.	Тур.	Max.	Unit
FM SEC	TION (f <sub>o</sub> = 10.7 MHz ; f <sub>m</sub> = 1 KHz	)	(C	UADR	ATURE	DETE	CTOR)
Vı	Input Limiting Voltage	- 3 dB Limiting Point		25	36	μV	
AMR	Amplitude Modulation Rejection	$\Delta f = \pm 22.5 \text{ KHz}$ V <sub>i</sub> = 10 mV	m = 0.3		40		dB
$\frac{S+N}{N}$	Signal to Noise Ratio	$\Delta f = \pm 22.5 \text{ KHz}$	$V_1 = 10 \text{ mV}$	55	65		dB
d	Distortion	Δf = ± 75 KHz	V <sub>1</sub> = 1 mV		0.7	1.5	%
d	Distortion	$\Delta f = \pm 22.5 \text{ KHz}$	V <sub>i</sub> = 1 mV		0.25		%
d	Distortion (double tuned)				0.1		%
Vo	Recovered Audio Signal (pin 10)	$\Delta f = \pm 22.5 \text{ KHz}$	$V_1 = 1 \text{ mV}$	60	90	130	mV
R,	Input Resistance between Pin 20 and Ground	$\Delta f = 0$			6.5		ΚΩ
Ci	Input Capacitance between Pin 20 and Ground	$\Delta f = 0$			14		pF
Ro	Output Resistance (pin 10)			4.5	7	9.5	ΚΩ
V <sub>m</sub>	Meter Output	$\Delta f = \pm 22.5 \text{ KHz}$	$V_1 = 3 \text{ mV}$	3.1	4.1		٧
			V <sub>1</sub> = 500 μV	1.5	2.3	3.0	٧
			$V_1 = 10 \mu V$			0.2	V

#### **APPLICATION INFORMATION**

#### L1 - 455 kHz IF COIL



C <sub>o</sub> (pF)	f (MHz)	Q。		TURNS	
1-3		1-3	1-2	2-3	4-6
180	455	70	57	116	24

TOKO AM3 - 10 x 10 mm. RCL - 4 A7525N

#### L2 - AM DETECTOR COIL



C <sub>o</sub> (pF)		å		TURNS	
1-3	(KHz)	1-3	1-2	2-3	4-6
180	455	70	173	94	9

TOKO AM2 - 10 x 10 mm. RCL - 4 A7524EK

#### L3 -AM OSCILLATOR COIL



f	<b>L</b> (μ <b>H</b> )	Q°	TURNS			
(KHz)	1-3	1-3	1-2	2-3	4-6	
796	220	80	2	75	8	

TOKO - 10 x 10 mm. RWO - 6 A6574N


#### L4 - FM DETECTOR COIL



C <sub>o</sub> (pF)	f	Q。			
1-3	(MHz)	1-3	1-3	-	-
82	10.7	100	12	-	_

TOKO - 10 x 10 mm. KACS - K 586 HM

#### L5 - RATIO DETECTOR





C <sub>1</sub> (pF)	C <sub>2</sub> (pF)	f	Qo
3-11	6-8	(MHz)	3-11/4-8
27	47	10.7	70

SUMIDA DFM

TURNS										
1-3	1-4	2-10	5-9	6-7	7-8					
11	6 1/2	5 <sup>1</sup> / <sub>2</sub>	1/2	7	7					

Figure 1: Test Circuit with FM Ratio Detector.





656




Figure 3: Car Radio System..



## HIGH PERFORMANCE MOTOR SPEED REGULATOR


- TACHIMETRIC SPEED REGULATION WITH NO NEED FOR AN EXTERNAL SPEED PICK-UP
- V/I SUPPLEMENTARY PREREGULATION
- DIGITAL CONTROL OF DIRECTION AND MOTOR STOP
- SEPARATE SPEED ADJUSTMENT
- 5.5 V TO 18 V OPERATING SUPPLY VOLTAGE
- 1 A PEAK OUTPUT CURRENT
- OUTPUT CLAMP DIODES INCLUDED
- SHORT CIRCUIT CURRENT PROTECTION
- THERMAL SHUT DOWN WITH HYSTERESIS
- DUMP PROTECTION (40 V)

#### DESCRIPTION


TDA7272 is an high performance motor speed controller for small power DC motors as used in cassette players.

Using the motor as a digital tachogenerator itself the performance of true tacho controlled systems is reached.


A dual loop control circuit provides long term stability and fast settling behaviour.



#### **CONNECTION DIAGRAM** (top view)



#### **BLOCK DIAGRAM**




#### **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Value	Unit
Vs	DC Supply Voltage	24	V
٧s	Dump Voltage (300 ms)	40	V
Ιο	Output Current	internally limited	
P <sub>tot</sub>	Power Dissipation at T <sub>pins</sub> = 90 °C at T <sub>amb</sub> = 70 °C	4.3 1	W
T <sub>J</sub>	Operating Junction Temperature	- 40 to 150	°C
T <sub>sta</sub>	Storage Temperature	- 40 to 150	°C

#### THERMAL DATA

R <sub>th I-amb</sub>	Thermal Resistance Junction-ambient	Max	80	°C/W
Rth J-pin	Thermal Resistance Junction-pins	Max	14	°C/W

## **TEST CIRCUIT**



## **ELECTRICAL CHARACTERISTICS** ( $T_{amb}$ = 25 $^{\circ}$ C; $V_{S}$ = 13.5 V unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
Vs	Operating Supply Voltage		5.5		18	٧
Is	Supply Current	No Load		5	12	mA

#### **OUTPUT STAGE**

lo	Output Current Pulse		1			Α
Io	Output Current Continuous		250			mA
V <sub>10-9,12</sub>	Voltage Drop	I <sub>O</sub> = 250 mA		1.2	1.5	٧
V <sub>11-9,12</sub>	Voltage Drop	I <sub>O</sub> = 250 mA		1.7	2	٧

#### MAIN AMPLIFIER

R <sub>14</sub>	Input Resistance		100			kΩ
I <sub>b</sub>	Bias Current			50		nA
V <sub>OFF</sub>	Offset Voltage			1	5	mV
V <sub>R</sub>	Reference Voltage	Internal at non Inverting Input		2.3		V

#### CURRENT SENSE AMPLIFIER V/I LOOP

R <sub>8</sub>	Input Resistance	100		 kΩ
GL	Loop Gain		9	



Symbol

V<sub>T B</sub>

Vтн

 $V_{2\,REF}$ 

#### **ELECTRICAL CHARACTERISTICS** (continued)

Bias Voltage (pin 1)

Trigger Histeresis

Reference Voltage

Parameter

Cymbol	T didinotor	Took oomakiono		٠,١٢٠	max.	
TRIGGER	AND MONOSTABLE STAGE					
V <sub>IN 1</sub>	Input Allowed Voltage		- 0.7		3	٧
R <sub>IN 1</sub>	Input Resistance			500		Ω
VTLow	Trigger Level			0		٧

Test Conditions

# SPEED PROGRAMMING, DIRECTION CONTROL LOGIC AND CURRENT SOURCE PROGRAMMING

V <sub>18,19 Low</sub>	Input Low Level				0.7	V
V <sub>18,19 High</sub>	Input High Level		2			٧
I <sub>18,19</sub>	Input Current	0 < V <sub>18,19</sub> < V <sub>S</sub>		2		μΑ
V <sub>17,20 REF</sub>	Reference Voltage		735	800	865	mV

#### **OPERATING PRINCIPLE**

The TDA7272 novel applied solution is based on a tachometer control system without using such extra tachometer system. The information of the actual motor speed is extracted from the motor itself. A DC motor with an odd number of poles generates a motor current which contains a fixed number of discontinuities within each rotation. (6 for the 3 pole motor example on fig. 1)

Deriving this inherent speed information from the motor current, it can be used as a replacement of a low resolution AC tachometer system. Because the settling time of the control loop is limited on prin-

ciple by the resolution in time of the tachometer, this control principle offers a poor reaction time for motors with a low number of poles. The realized circuit is extended by a second feed forward loop in order to improve such system by a fast auxiliary control path.

Min

15

750

Typ Max

20

10

800

25

850


mV

mV

m۷

This additional path senses the mean output current and varies the output voltage according to the voltage drop across the inner motor resistance. Apart from a current averaging filter, there is no delay in such loop and a fast settling behaviour is reached in addition to the long term speed motor accuracy.

Figure 1: Equivalent of a 3 Pole DC Motor (a) and Typical motor Current Waveform (b).



#### BLOCK DESCRIPTION

The principle structure of the element is shown in fig. 2. As to be seen, the motor speed information is derived from the motor current sense drop across the resistors  $R_{\rm S}$ ; capacitor CD together with the input impedance of 500  $\,\Omega$  at pin 1 realizes a high pass filter.

This pin is internally biased at 20 mV, each negative zero transition switches the input comparator. A 10 mV hysteresis improves the noise immunity.

The trigger circuit is followed by an internal delay time differentiator.

Thus, the system becomes widely independent of the applied waveform at pin 1, the differentiator triggers a monostable circuit which provides a constant current duration. Both, output current magnitude and duration T, are adjustable by external elements CT and RT.


The monostable is retriggerable; this function prevents the system from fault stabilization at higher harmonics of the nominal frequency.

The speed programming current is generated by two separate external adjustable current sources. A corresponding digital input signal enables each current source for left or right rotation direction. Resistor RP1 and RP2 define the speed, the logical inputs are at pin 18 and 19.

At the inverting input (pin 14) of the main amplifier the reference current is compared with the pulsed monostable output current.

For the correct motor speed, the reference current matches the mean value of the pulsed monostable current. In this condition the charge of the feedback capacitor becomes constant.

Figure 2: Block Diagram.



The speed n of a k pole motor results:

$$n = \frac{10,435}{C_T \, \text{K R}_D}$$

and becomes independent of the resistor RT which only determines the current level and the duty cycle which should be 1:1 at the nominal speed for minimum torque ripple.

The second fast loop consists of a voltage to current converter which is driven at pin 8 by the low pass filter  $R_L$ ,  $C_L$ . The output current at this stage is injected by a PNP current mirror into the inner resistor  $R_B$ . So the driving voltage of the output stage consists of the integrator output voltage plus the fast loop voltage contribution across  $R_B$ .

The power output stage realizes different modes depending on the logic status at pin 18 and 19.

- normal operation for left and right mode: each upper TR of the bridge is used as voltage follower whereas the lower acts as a switch.
- stop mode where the upper half is open and the lower is conductive.
- high impedance status where all power elements are switched-off.

The high impedance status is also generated when the supply voltage overcomes the 5 V to 20 V operating range or when the chip temperature exceeds 150  $^{\circ}$ C.

A short circuit protection limits the output current at 1.5 A. Integrated diodes clamp spikes from the inductive load both at V<sub>CC</sub> and ground.

The reference voltages are derived from a common bandgap reference. All blocks are widely supplied by an internal 3.5 V regulator which provides a maxi-

#### PIN FUNCTION AND APPLICATION INFORMATION

#### PIN 1

Trigger input. Receives a proper voltage which contains the information of the motor speed. The waveform can be derived directly by the motor current (fig. 3). The external resistor generates a proper voltage drop. Together with the input resistance at pin 1 [R\_IN(1) = 500  $\Omega$ ] the external capacitor Cp realize a high pass filter which differentiates the commutation spikes of the motor current. The trigger level is 0V.

The biasing of the pin 1 is 20 mV with a hysteresis of 10 mV. So the sensing resistance must be chosen

high enough in order to obtain a negative spike of the least 30 mV on pin 1, also with minimum variation of motor current:

$$R_S \ge \frac{30 \text{ mV}}{\Delta I_{MOT} \text{ min.}}$$

Such value can be too much high for the preregulation stage V-I and it could be necessary to split them into 2 series resistors  $R_S = R_{S1} + R_{S2}$  (see fig. 4) as explained on pin 8 section.

Figure 3.




Figure 4.





Figure 5.




The information can be taken also from an external tachogenerator. Fig. 5 shows various sources connections:

the input signal mustn't be lower than 0.7 V.

#### PIN<sub>2</sub>

Timing resistor. An internal reference voltage (V2 = 0.8 V) gives possibility to fix by an external resistor (R<sub>T</sub>), from this pin and ground, the output current amplitude of the monostable circuit, which will be reflected into the timing capacitor (pin 3) ; the typical value would be about 50  $\mu$  A.

Figure 6.



#### PIN 3

Timing capacitor. A constant current, determined by the pin 2 resistor, flowing into a capacitor between pin 3 and ground provides the output pulse width of the monostable circuit, the max voltage at pin 3 is fixed by an internal threshold: after reaching this value the capacitor is rapidly discharged and the pulse width is fixed to the value:

$$T_{on} = 2.88 R_T C_T (fig. 6)$$

PIN 4

Not connected.

PIN 5

Ground. Connected with pins 6, 15, 16.

PIN 6

Ground. Connected with pins 5, 15, 16.

PIN 7

Not connected.

PIN 8

Input V/I loop. Receives from pin 10, through a low pass filter, the voltage with the information of the

current flowing into the motor and produces a negative resistance output:

$$R_{out} = -9 R_S$$
(fig. 7)

For compensating the motor resistance and avoiding instability:

The optimization of the resistor Rs for the tachometric control must not give a voltage too high for the V/I stage: one solution can be to divide in two parts, as shown in fig. 8, with:

$$R_{S2} = \frac{R_M}{10} \quad \text{and } R_{S1} + R_{S2} \ge$$

$$\geq \frac{30 \text{ mV}}{\Delta \text{Imot min}} \quad \text{(see pin 1 sect.)}$$

The low pass filter R<sub>L</sub>, C<sub>L</sub> must be calculated in order to reduce the ripple of the motor commutation at least 20 dB. Another example of possible pins 10-8 connections is showed on fig. 9. A choke can be

Figure 7.





Figure 9.



used in order to reduce the radiation.

#### PIN 9

Output motor left. The four power transistors are realized as darlington structures. The arrangement is controlled by the logic status at pins 18 and 19.

As before explained (see block description), in the normal left or right mode one of the lower darlington becomes saturated whereas the other remains open. The upper half of the bridge operates in the linear mode.

In stop condition both upper bridge darlingtons are off and both lower are on. In the high output impedance state the bridge is switched completely off.

Connecting the motor between pins 9 and 12 both left or right rotation can be obtained. If only one rotation sense is used the motor can be connected at only one output, by using only the upper bridge half. Two motors can be connected each at the each output: in such case they will work alternatively (see application section).

The internal diodes, together with the collector substrate diodes, protect the output from inductive voltage spikes during the transition phase (fig. 10)

Figure 8.





Figure 10.



#### **PIN 10**

Common sense output. From this pin the output current of the bridge configuration (motor current) is fed into Rs external resistor in order to generate a proper voltage drop.

The drop is supplied into pin 1 for tachometric control and into pin 8 for V/I control (see pin 1 and pin 8 sections).

**PIN 11** 

Supply voltage.

**PIN 12** 


Output motor right. (see pin 9 section)

#### **PIN 13**

Output main amplifier. The voltage on this pin results from the tachometric speed control and feeds the output stage.

The value of the capacitor  $C_F$  (fig. 11), connected from pins 13 and 14, must be chosen low enough in order to obtain a short reaction time of the tachometric loop, and high enough in order to reduce the output ripple.

Figure 11.



A compromise is reached when the ripple voltage (peak-to-peak) V<sub>ROP</sub> is equal to 0.1 V<sub>MOTOR</sub>:

$$C_F = 2.3 \; \frac{C_T}{V_{RIP}} \; (1 - \frac{R_T}{R_p} \; ) \label{eq:cf}$$


with 
$$V_{RIP} = \frac{V_{FEM} + IMOT \cdot R_{MOT}}{10}$$
 and

with duty cycle = 50 %. (see pin 2-3 section)

In order to compensate the behaviour of the whole system regulator-motor-load (considering axis friction, load torque, inertias moment of the motor of the load. etc.) a RC series network is also connected between pins 13 and 14 (fig. 12). The value of CA and RA must been chosen experimentally as follows:

- increase of 10 % the speed with respect to the nominal value by connecting in parallel to R<sub>p</sub> a resistor with value about 10 time larger.
- vary the R<sub>A</sub> and C<sub>A</sub> values in order to obtain at pin 13 a voltage signal with short response time and without oscillations. Fig. 13 shows the step response at pin 13 versus R<sub>A</sub> and C<sub>A</sub> values.

Figure 12.



#### **PIN 14**

Inverting input of main amplifier. In this pin the current reference programmed at pins 20, 17 is compared with the current from the monostable (stream of rectangular pulses).

In steady-state condition (constant motor speed) the values are equal and the capacitor C<sub>F</sub> voltage is constant.

This means for the speed n (min 1):

$$n = \frac{10.435}{C_T \, k \, B_r}$$

where "k" is the number of collector segments. (poles)

The non inverting input of the main amplifier is internally connected to a reference voltage (2.3 V).

**PIN 15** 

Ground.

**PIN 16** 

Ground.

#### **PIN 17**

Left speed adjustment. The voltage at this pin is fixed to a reference value of 0.8 V. A resistor from this pin and ground (fig. 14) fixes the reference current which will be compared with the medium output current of the monostable in order to fix the speed of the motor at the programmed value. The

correct value of Rp would be :

$$R_p = \frac{10.435}{\text{CT} \cdot \text{k} \cdot \text{n}} = \frac{\text{n = motor speed, (min 1)}}{\text{k = poles number}}$$

The control of speed can be done in different way:

- speed separately programmed in two senses of rotation (fig. 14-15);
- only one speed for the two senses of rotation (fig. 16);
- speeds of the two senses a bit different (i.e. for compensating different pulley effects) (fig. 17);
- speed programmed with a DC voltage (fig. 18)
   i.e. with DA converter;
- fast forward, by putting a resistor. In this case it is necessary that also at the higher speed for the duty cycle to be significately less than 1 (see value of R<sub>T</sub>, C<sub>T</sub> on pin 2, pin 3 sections).

Fig. 19 shows the function controlled with a  $\mu P$ .

#### **PIN 18**

Right function control. The voltages applied to this pin and to pin 19 determine the function, as showed in the table.

The typical value of the threshold (L-H) is 1.2 V.

#### **PIN 19**

Left function control. (see pin 18 sect).

#### PIN<sub>20</sub>

Right speed adjustment. (see pin 17 sect).

Figure 13.




Figure 14.




Figure 15.




Figure 16.




Figure 17.




Figure 18.





Figure 19.



Cond	lition	Colored Francisco	Output	Voltage
Pin 18	Pin 19	Output Function	Pin 12	Pin 9
L	L	STOP	LOW	LOW
Н	L	LEFT	LOW	REG
L	Н	RIGHT	REG	LOW
Н	н	OPEN	HIGH IMPE	DANCE

Figure 20: Typical Application.




Figure 21: Tacho Only Speed Regulation.




Figure 22: One Direction Reg. of One Motor, or Alternatively of Two Motors.





Figure 23: P.C. Board and Components Layout of the Circuits of Figg. 20, 21, 22.



APPLICATION SUGGESTION (fig. 20, 21, 22) - (for a 2000 r.p.m. 3 pole DC motor with  $R_{M}$  = 16  $\Omega)$ 

Comp.	Recommended	Purpose	If Larger	If Smaller	Allowed	Range
Comp.	Value	1 dipose	II Larger	Ti Sinanei	Min.	Max.
R <sub>S1</sub>	1Ω	Current sensing tacho loop.		Tacho loop do not regulate	0	
R <sub>S2</sub>	1.5 Ω	Curr. sensing V/I loop.	Instability may occur.	Motor Regulator ; Undercompens.	0	R <sub>MOT</sub> /9
R <sub>L</sub> ;C <sub>L</sub>	22 kΩ – 68 nF	Spike filtering.	Slow V/I Regulator Response.	High Output Ripple.		
CD	68 nF	Pulse Transf.			33 nF	100 nF
R <sub>T</sub> ;C <sub>T</sub>	15 kΩ – 47 nF	Current source programming to obtain a 50 % duty cycle.			6 kΩ	30 kΩ
R <sub>P1</sub> ; R <sub>P2</sub>	47 kΩ trim.	Set of Speed.	Low Speed.	High Speed.	0	
C <sub>F</sub>	Polyester 100 nF	Optimization of Integrator Ripple and Loop Response Time.	Low Ripple, Slower Tacho- regulator Response.	Higher Ripple, Faster Response.	10 nF	470 nF
R <sub>A</sub> ; C <sub>A</sub>	220 kΩ – 220 nF	Fast Response with no Overshoot.	Depending on electromechanical system.		10 kΩ 10 nF	10 MΩ 1 μF

Figure 24 : Speed Regulation Versus Supply Voltage (Circuit of Fig. 20).




Figure 25: High Current TDA7272 + 2 x L149 Application.





Figure 26: In Connection with a Presettable Counter and I/O Peripheral the TDA7272 Controls the Speed through a D/A Converter.







## **TDA7275A**

## MOTOR SPEED REGULATOR


ADVANCE DATA

- EXCELLENT VERSATILITY IN USE
- HIGH OUTPUT CURRENT (up to 1.5 A)
- LOW QUIESCENT CURRENT
- LOW REFERENCE VOLTAGE (1.32 V)
- EXCELLENT PARAMETERS STABILITY VER-SUS AMBIENT TEMPERATURE
- START/STOP FUNCTION (TTL levels)
- DUMP PROTECTION


#### DESCRIPTION

The TDA7275A is a linear integrated circuit in minidip plastic package. It is intended for use as speed regulator for DC motors of record players, tape and cassette recorders.

The dump protection make it particularly suitable for car radio applications.




#### PIN CONNECTIONS (top view)



1/5

## **SCHEMATIC DIAGRAM**



## **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Value	Unit
Vs	Supply Voltage	19	V
Vs	Peak Supply Voltage (for 50 ms)	45	V
I <sub>M</sub>	Maximum Output Current	1.5	Α
Top	Operating Temperature Range	- 30 to 85	°C
P <sub>tot</sub>	Total Power Dissipation T <sub>amb</sub> = 70 °C T <sub>pins</sub> = 70 °C	1 4	W

## THERMAL DATA

R <sub>th I-amb</sub>	Thermal Resistance Junction-ambient	Max	80	°C/W
Rth J-pins	Thermal Resistance Junction-pins	Max	20	°C/W

# **ELECTRICAL CHARACTERISTICS** ( $T_{amb} = 25 \, ^{\circ}\text{C}$ , $V_{s} = 12 \, \text{V}$ unless otherwise specified, refer to test circuit)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
Vs	Supply Voltage Range		8		18	٧
V <sub>ref</sub>	Reference Voltage	I <sub>M</sub> = 0.1 A	1.05	1.22	1.35	V
l <sub>q</sub> + l <sub>d</sub>	Total Quiescent Current	I <sub>M</sub> = 0.1 mA		2		mA
I <sub>d</sub>	Quiescent Current	I <sub>M</sub> = 0.1 mA		1		mA
I <sub>ms</sub>	Starting Motor Current	$\frac{\Delta V_{ref}}{V_{ref}} = -50 \%$	1			Α
V <sub>4</sub>	Saturation Voltage	I <sub>M</sub> = 0.5 A		1.7	2	٧
$K = I_M/I_T$	Reflection Coefficient	I <sub>M</sub> = 0.1 A	18	20	22	
ΔK/ΔV <sub>s</sub> K		I <sub>M</sub> = 0.1 A V <sub>s</sub> = 8 V to 16 V		0.5		%/V
<u>ΔΚ/ΔΙ<sub>Μ</sub></u> Κ		I <sub>M</sub> = 25 to 200 mA		- 0.05		%/mA
<u>ΔΚ/ΔΤ</u> Κ		I <sub>M</sub> = 0.1 A T <sub>op</sub> = - 30 to 85 °C		0.02		%/°C
$\frac{\Delta V_{ref}/\Delta V_{s}}{V_{ref}}$	Line Regulation	V <sub>s</sub> = 8 V to 16 V I <sub>M</sub> = 0.1 A		0.04		%/V
$\frac{\Delta V_{ref}/\Delta I_{M}}{V_{ref}}$	Load Regulation	I <sub>M</sub> = 25 to 200 mA		- 0.01		%/mA
$\frac{\Delta V_{ref}/\Delta T}{V_{ref}}$	Temperature Coefficient	I <sub>M</sub> = 0.1 A T <sub>op</sub> = - 30 to 85 °C		0.02		%/°C
V <sub>2</sub>	Motor "Stop" (acc. following data or grounded)			1		V
l <sub>2</sub>	Motor "Stop"	V <sub>2</sub> = 1 V		- 0.05		mA
V <sub>2</sub>	Motor "Run" (acc. following data or open)			1.5		٧
l <sub>2</sub>	Motor "Run"	V <sub>2</sub> = 1.5 V		- 0.1		mA

Figure 1 : Test Circuit.





Figure 2: Application Circuit.



- $R_{Ttyp}$  =  $K_{typ}$   $R_{Mtyp.}$  if  $R_{T}$  >  $K_{min}$   $R_{Mmin}$  instability may accur.
- A diode across the motor could be necessary with certain kind of motor.

Figure 3 : Quiescent Current vs. Supply voltage.




Figure 5 : Speed Variation vs. Torque ( $V_S = 12 \text{ V}$ ).





Figure 4 : Speed Variation vs. Supply Voltage.





## LED DISPLAY DRIVERS

- M5450 34 OUTPUTS/15mA SINK
- M5451 35 OUTPUTS/15mA SINK
- CURRENT GENERATOR OUTPUTS (NO EXTERNAL RESISTORS REQUIRED)
- CONTINUOUS BRIGHTNESS CONTROL
- SERIAL DATA INPUT
- ENABLE (ON M5450)
- WIDE SUPPLY VOLTAGE OPERATION
- TTL COMPATIBILITY

## Application examples:


- MICROPROCESSOR DISPLAYS
- INDUSTRIAL CONTROL INDICATOR
- RELAY DRIVER
- INSTRUMENTATION READOUTS

The M5450 and M5451 are monolithic MOS integrated circuits produced with an N-channel

silicon gate technology. They are available in 40-pin dual in-line plastic packages.

A single pin controls the LED display brightness by setting a reference current through a variable resistor connected to  $V_{\rm DD}$  or to a separate supply of 13.2V maximum.

The M5450 and M5451 are pin-to-pin replacements of the NS MM 5450 and MM 5451.




#### ABSOLUTE MAXIMUM RATINGS

$V_{DD}$	Supply voltage	-0.3 to 15	V
$V_1$	Input voltage	-0.3 to 15	V
$V_{O (off)}$	Off state output voltage	15	V
lo	Output sink current	40	mΑ
$P_{tot}$	Total package power dissipation	at 25°C	1W
		at 85°C	560 mW
T,	Junction temperature	150	°C
Top	Operating temperature range	-25 to 85	°C
$T_{stg}$	Storage temperature range	-65 to 150	°C


Stresses above those listed under "Absolute Maximum Ratings" may causes permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## CONNECTION DIAGRAMS



#### **BLOCK DIAGRAM**

Fig. 1



STATIC ELECTRICAL CHARACTERISTICS ( $T_{amb}$  within operating range,  $V_{DD}$ = 4.75V to 13.2V,  $V_{SS}$ = 0V, unless otherwise specified)

	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>DD</sub>	Supply Voltage		4.75		13.2	٧
IDD	Supply Current	V <sub>DD</sub> = 13.2V			7	mA
Vı	Input Voltage Logical "0" Level Logical "1" Level	$\pm$ 10 μA input bias 4.75 $\leq$ V <sub>DD</sub> $\leq$ 5.25 V <sub>DD</sub> $>$ 5.25	-0.3 2.2 V <sub>DD</sub> -2		0.8 V <sub>DD</sub> V <sub>DD</sub>	>>>
I <sub>B</sub>	Brightness Input Current (note 2)		0		0.75	mA
VB	Brightness Input Voltage (pin 19)	Input current = 750 μA	3		4.3	٧
V <sub>O (off)</sub>	Off State Out. Voltage	,			13.2	V
10	Out. Sink Current (note 3) Segment OFF Segment ON	V <sub>O</sub> = 3V V <sub>O</sub> = 1V (note 4)			10	μА
		Brightness In. = 0 μA Brightness In. = 100 μA Brightness In. = 750 μA	0 2 12	2.7 15	10 4 25	μA mA mA
f <sub>clock</sub>	Input Clock Frequency		0		0.5	MHz
10	Output Matching (note 1)				± 20	%

Notes: 1. Output matching is calculated as the percent variation from  $I_{MAX} + I_{MIN}/2$ .

- 2. With a fixed resistor on the brightness input some variation in brightness will occur from one device to another.
- 3. Absolute maximum for each output should be limited to 40 mA.
- 4. The V<sub>O</sub> voltage should be regulated by the user. See figures 5 and 6 for allowable V<sub>O</sub> versus I<sub>O</sub> operation.

#### FUNCTIONAL DESCRIPTION

Both the M5450 and the M5451 are specifically designed to operate 4 or 5-digit alphanumeric displays with minimal interface with the display and the data source. Serial data transfer from the data source to the display driver is accomplished with 2 signals, serial data and clock. Using a format of a leading "1" followed by the 35 data bits allows data transfer without an additional load signal. The 35 data bits are latched after the 36th bit is complete, thus providing non-multiplexed, direct drive to the display.

Outputs change only if the serial data bits differ from the previous time.

Display brightness is determined by control of the output current LED displays.

A 1nF capacitor should be connected to brightness control, pin 19, to prevent possible oscillations.

A block diagram is shown in figure 1. For the M5450 a DATA ENABLE is used instead of the 35th output. The DATA ENABLE input is a metal option for the M5450.



#### FUNCTIONAL DESCRIPTION (continued)

The output current is typically 20 times greater than the current into pin 19, which is set by an external variable resistor. There is an internal limiting resistor of  $400\Omega$  nominal value.

Figure 2 shows the input data format. A start bit of logical "1" precedes the 35 bits of data. At the 36th clock a LOAD signal is generated synchronously with the high state of the clock, which loads the 35 bits of the shift registers into the latches.

At the low state of the clock a RESET signal is generated which clears all the shift registers for the next set of data. The shift registers are static master-slave configurations. There is no clear for the master portion of the first shift register, thus allowing continuous operation.

There must be a complete set of 36 clocks or the shift registers will not clear.

When power is first applied to the chip an internal power ON reset signal is generated which resets all registers and all latches. The START bit and the first clock return the chip to its normal operation.

Bit 1 is the first bit following the start bit and it will appear on pin 18. A logical "1" at the input will turn on the appropriate LED.

Figure 3 shows the timing relationship between Data, Clock and DATA ENABLE.

A max clock frequency of 0.5 MHz is assumed.


For applications where a lesser number of outputs are used, it is possible to either increase the current per output or operate the part at higher than 1V  $V_{OUT}$ . The following equation can be used for calculations.

$$T_i = [(V_{OUT}) (I_{LED}) (No. of segments) + (V_{DD} \cdot 7 mA)] (124 °C/W) + T_{amb}$$

where:

 $T_j$  = junction temperature (150°C max)  $V_{OUT}$  = the voltage at the LED driver outputs  $I_{LED}$  = the LED current 124°C/W = thermal coefficient of the package  $T_{amb}$  = ambient temperature

The above equation was used to plot figure 4. 5 and 6.









Fig. 3





#### TYPICAL APPLICATIONS


Basic electronically tuned Radio or TV system



SGS-THOMSON MICROELECTRONICS

# TYPICAL APPLICATIONS (continued)


Duplexing 8 Digits with One M5450



# POWER DISSIPATION OF THE IC

The power dissipation of the IC can be limited using different configurations.

a)



In this application R must be chosen taking into account the worst operating conditions. R is determined by the maximum number of segments activated

$$R = \frac{V_C - V_{D MAX} - V_{O MIN}}{N_{MAX} \cdot I_D}$$


The worst case condition for the device is when roughly half of the maximum number of segments are activated.

It must be checked that the total power dissipation does not exceed the absolute maximum ratings of the device.

In critical cases more resistors can be used in conjunction with groups of segments.

In this case the current variation in the single resistor is reduced and Ptot limited.


b)



In this configuration the drop on the serial connected diodes is quite stable if the diodes are properly chosen.

The total power dissipation of the IC depends, in a first approximation, only on the number of segments activated.

c)



In this configuration  $V_{\text{OUT}}$  +  $V_{\text{D}}$  is constant. The total power dissipation of the IC depends only on the number of segments activated.





# LED DISPLAY DRIVER

- 3½ DIGIT LED DRIVER (23 SEGMENTS)
- CURRENT GENERATOR OUTPUTS (NO RESISTORS REQUIRED)
- CONTINUOUS BRIGHTNESS CONTROL
- SERIAL DATA INPUT
- NO LOAD SIGNAL REQUIRED
- WIDE SUPPLY VOLTAGE OPERATION
- TTL COMPATIBILITY


## Applications examples:

- MICROPROCESSOR DISPLAYS
- INDUSTRIAL CONTROL INDICATION
- RELAY DRIVER
- INSTRUMENTATION READOUTS

The M5480 is a monolithic MOS integrated circuit produced with a N-channel silicon gate

technology. It utilizes the M5451 die packaged in a 28-pin plastic package making it ideal for a 3% digit dispaly. A single pin controls the LED dispaly brightness by setting a reference current through a variable resistor connected either to  $V_{\rm DD}$  or to a separate supply of 13.2V maximum.

The M5480 is a pin-to-pin replacement of the NS MM 5480.




# ABSOLUTE MAXIMUM RATINGS

$V_{DD}$	Supply voltage	-0.3 to 15	V
Vi	Input voltage	-0.3 to 15	V
V <sub>O (off)</sub>	Off state output voltage	15	V
l <sub>o</sub>	Óutput sink current	40	mΑ
$P_{tot}$	Total package power dissipation	at 25°C	940 mW
		at 85°C	490 mW
Ti	Junction temperature	150	°C
T <sub>op</sub>	Operating temperature range	-25 to 85	°C
$T_{stg}$	Storage temperature range	-65 to 150	°C


Stresses above those listed under "Absolute Maximum Ratings" may causes permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

# CONNECTION DIAGRAM



# **BLOCK DIAGRAM**

Fig. 1



# **STATIC ELECTRICAL CHARACTERISTICS** ( $T_{amb}$ within operating range, $V_{DD}$ = 4.75V to 13.2V, $V_{SS}$ = 0V, unless otherwise specified)

	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>DD</sub>	Supply Voltage		4.75		13.2	V
I <sub>DD</sub>	Supply Current	V <sub>DD</sub> = 13.2V			7	. mA
V <sub>I</sub>	Input Voltages Logical "0" Level Logical "1" Level	$\pm$ 10 $\mu$ A Input Bias 4.75 $\leq$ V <sub>DD</sub> $\leq$ 5.25 V <sub>DD</sub> $>$ 5.25	-0.3 2.2 V <sub>DD</sub> -2		0.8 V <sub>DD</sub> V <sub>DD</sub>	V V V
IB	Brightness Input Current (note 2)		0		0.75	mA
VB	Brightness Input Voltage (pin 13)	Input Current = 750 μA	3		4.3	V
V <sub>O(off)</sub>	Off State Output Voltage			13.2	18	V
Io	Output Sink Current (note 3) Segment OFF Segment ON	$V_O = 3V$ $V_O = 1V$ (note 4) Brightness In. = 0 $\mu$ A	0		10 10	μA μA
		Brightness In. = 100 μA Brightness In. = 750 μA	2 12	2.7 15	4 25	mA mA
f <sub>clock</sub>	Input Clock Frequency		0		0.5	MHz
Io	Output Matching (note 1)				± 20	%

Notes: 1. Output matching is calculated as the percent variation from  $I_{MAX} + I_{MIN}/2$ .

- With a fixed resistor on the brightness input some variation in brightness will occur from one device to another.
- 3. Absolute maximum for each output should be limited to 40 mA.
- 4. The VO voltage should be regulated by the user.

### FUNCTIONAL DESCRIPTION

The M5480 is specifically designed to operate  $3\frac{1}{2}$  digit alphanumeric displays with minimal interface with the display and the data source. Serial data transfer from the data source to the display driver is accomplished with 2 signals, serial data and clock. Using a format of a leading "1" followed by the 35 data bits allows data transfer without an additional load signal. The 35 data bits are latched after the 36th bit is complete, thus providing non-multiplexed, direct drive to the display.

Outputs change only if the serial data bits differ from the previous time.

Display brightness is determined by control of the output current for LED displays. A 1nF capacitor should be connected to brightness control, pin 13, to prevent possible oscillations.

A block diagram is shown in figure 1. The output current is typically 20 times greater than the current into pin 13, which is set by an external variable resistor.

There is an internal limiting resistor of 400 $\Omega$  nominal value.

### FUNCTIONAL DESCRIPTION (continued)

Figure 2 shows the input data format. A start bit of logical "1" precedes the 35 bits of data. At the 36th clock a LOAD signal is generated synchronously with the high state of the clock, which loads the 35 bits of the shift registers into the latches.

At the low state of the clock a RESET signal is generated which clears all the shift registers for the next set of data. The shift registers are static master-slave configurations. There is no clear for the master portion of the first register, thus allowing continuous operation.

There must be a complete set of 36 clocks or the shift registers will not clear.

When power is first applied to the chip an internal power ON reset signal is generated which resets all registers and all latches. The START bit and the first clock return the chip to its normal operation.

Figure 3 shows the timing relationships between Data, and Clock. A maximum clock frequency of 0.5 MHz is assumed.

Figure 4 shows the Output Data Format for the 5480. Because it uses only 23 of the possible 35 outputs, 12 of the bits are "Don't Care".

For applications where a lesser number of outputs are used, it is possible to either increase the current per output, or operate the part at higher than  $1VV_{OUT}$ .

The following equation can be used for calculations.

$$T_i = [(V_{OUT})(I_{LED})]$$
 (No. of segments) +  $V_{DD} \cdot 7$  mA  $[(132 \circ C/W) + T_{amb}]$ 

where:

 $T_i = \text{ junction temperature (150°C max)}$ 

V<sub>OUT</sub>= the voltage at the LED driver outputs

I<sub>LED</sub> = the LED current

132°C/W = thermal coefficient of the package

T<sub>amb</sub> = ambient temperature






Fig. 3





Fig. 4 - Serial Data Bus/Outputs Correspondence

5451	35	34	33	32	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	START
5480	X	23	22	21	20	19	х	x	18	х	17	16	15	14	13	12	х	х	х	х	11	10	9	8	x	х	Х	7	6	5	4	3	2	1	х	START

#### TYPICAL APPLICATION


BASIC 31/2 Digit interface.



### POWER DISSIPATION OF THE IC

The power dissipation of the IC can be limited using different configurations.

a)



In this application R must be chosen taking into account the worst operating conditions. R is determined by the maximum number of segments activated.

$$R = \frac{V_C - V_{D \text{ MAX}} - V_{OUT \text{ MIN}}}{N_{\text{MAX}} \cdot I_D}$$


The worst case condition for the device is when roughly half of the maximum number of segments are activated.

It must be checked that the total power dissipation does not exceed the absolute maximum ratings of the device.

In critical cases more resistors can be used in conjunction with groups of segments.

In this case the current variation in the single resistor is reduced and Ptot limited.


b)



In this configuration the drop on the serial connected diodes is quite stable if the diodes are properly chosen

The total power dissipation of the IC depends, in a first approximation, only on the number of segments activated.

c)



In this configuration  $V_{\text{OUT}} + V_{\text{D}}$  is constant. The total power dissipation of the IC depends only on the number of segments activated.





# LED DISPLAY DRIVER

- 2 DIGIT LED DRIVER (14 SEGMENTS)
- CURRENT GENERATOR OUTPUTS (NO RESISTOR REQUIRED)
- CONTINUOUS BRIGHTNESS CONTROL
- SERIAL DATA INPUT
- DATA ENABLE
- WIDE SUPPLY VOLTAGE OPERATION
- TTL COMPATIBILITY


# Application examples:

- MICROPROCESSOR DISPLAYS
- INDUSTRIAL CONTROL INDICATOR
- RELAY DRIVER
- INSTRUMENTATION READOUTS

The M5481 is a monolithic MOS integrated circuit produced with a N-channel silicon gate

technology. It utilizes the M5450 die packaged in a 20-pin plastic package copper frame, making it ideal for a 2-digit display. A single pin controls the LED display brightness by setting a reference current through a variable resistor connected either to  $V_{\rm DD}$  or to a separate supply of 13.2V maximum.

The M5481 is a pin-to-pin replacement of the NS MM 5481.



DIP-20 Plastic (0.25)


**ORDERING NUMBER: M5481 B7** 

## ABSOLUTE MAXIMUM RATINGS

Supply voltage	-0.3 to 15	V
Input voltage	-0.3 to 15	V
Off state output voltage	15	V
Output sink current	40	mΑ
Total package power dissipation	at 25°C	1.5W
	at 85°C	800 mW
Junction temperature	150	°C
Operating temperature range	-25 to 85	°C
Storage temperature range	-65 to 150	°C
	Input voltage Off state output voltage Output sink current Total package power dissipation Junction temperature Operating temperature range	Input voltage -0.3 to 15 Off state output voltage 15 Output sink current 40 Total package power dissipation at 25°C Junction temperature 150 Operating temperature range -25 to 85


Stresses above those listed under "Absolute Maximum Ratings" may causes permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

# **CONNECTION DIAGRAM**



# **BLOCK DIAGRAM**

Fig. 1



# **STATIC ELECTRICAL CHARACTERISTICS** ( $T_{amb}$ within operating range, $V_{DD}$ = 4.75V to 13.2V, $V_{SS}$ = 0V, unless otherwise specified)

	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>DD</sub>	Supply Voltage		4.75		13.2	٧
IDD	Supply Current	V <sub>DD</sub> = 13.2V			7	mA
Vı	Input Voltages Logical "0" Level Logical "1" Level	± 10 μA Input Bias 4.75 ≤ V <sub>DD</sub> ≤ 5.25 V <sub>DD</sub> > 5.25	-0.3 2.2 V <sub>DD</sub> -2		0.8 V <sub>DD</sub> V <sub>DD</sub>	>>>
I <sub>B</sub>	Brightness Input Current (note 2)		0		0.75	mA
V <sub>B</sub>	Brightness Input Voltage (pin 9)	Input Current = 750 μA	3		4.3	٧
V <sub>O(off)</sub>	Off State Output Voltage				13.2	V
I <sub>O</sub>	Output Sink Current (note 3) Segment OFF Segment ON	V <sub>O</sub> = 3V V <sub>O</sub> = 1V (note 4) Brightness In. = 0 μA	0 2	27	10	μΑ
		Brightness In. = 100 μA Brightness In. = 750 μA	12	2.7 15	4 25	mA mA
fclock	Input Clock Frequency		0		0.5	MHz
I <sub>O</sub>	Output Matching (note 1)				± 20	%

Notes: 1. Output matching is calculates as the percent variation from I<sub>MAX</sub> + I<sub>MIN</sub>/2.

- With a fixed resistor on the brightness input some variation in brightness will occur from one device to another.
- 3. Absolute maximum for each output should be limited to 40 mA.
- 4. The V<sub>O</sub> voltage should be regulated by the user.

#### FUNCTIONAL DESCRIPTION

The M5481 uses the M5450 die which is packaged to operate 2-digit alphanumeric displays with minimal interface with the display and the data source. Serial data transfer from the data source to the display driver is accomplished with 2 signals, serial data and clock. Using a format of a leading "1" followed by the 35 data bits allows data transfer without an additional load signal.

The 35 data bits are latched after the 36th bit is complete, thus providing non--multiplexed, direct drive to the display. Outputs change only if the serial data bits differ from the previous time. Display brightness is determined by control of the output current for LED displays. A 1nF capacitor should be connected to brightness control, pin 9, to prevent possible oscillations.

A block diagram is shown in figure 1. The output current is typically 20 times greater than the current into pin 9, which is set by an external variable resistor.

These is an internal limiting resistor of 400 $\Omega$  nominal value.

#### FUNCTIONAL DESCRIPTION (continued)

Figure 2 shows the input data format. A start bit of logical "1" precedes the 35 bits of data. At the 36th clock a LOAD signal is generated synchronously with the high state of the clock, which loads the 35 bits of the shift registers into the latches.

At the low state of the clock a RESET signal is generated which clears all the shift registers for the next set of data. The shift registers are static master slave configurations. There is no clear for the master portion of the first shift register, thus allowing continuous operation.

There must be a complete set of 36 clocks or the shift registers will not clear.

When power is first applied to the chip an internal power ON reset signal is generated which resets all registers and all latches. The START bit and the first clock return the chip to its normal operation.

Figure 3 shows the timing relationships between Data, Clock and DATA ENABLE. A maximum clock frequency of 0.5 MHz is assumed.

Figure 4 shows the Output Data Format for the M5481. Because it uses only 14 of the possible 35 outputs. 21 of the bits are "Don't Cares".

For applications where a lesser number of outputs are used it is possible to either increase the current per output or operate the part at higher than 1V  $V_{\rm OUT}$ .

The following equation can be used for calculations.

$$T_i \equiv [(V_{OUT})(I_{LED})]$$
 (No. of segments) +  $V_{DD} \cdot 7$  mA  $]$  (80 °C/W) +  $T_{amb}$ 

where:

 $T_i = \text{ junction temperature (150°C max)}$ 


V<sub>OUT</sub> = the voltage at the LED driver outputs

ILED = the LED current

80°C/W = thermal coefficient of the package

T<sub>amb</sub>= ambient temperature

Fig. 2 - Input Data Format



5-5785/1







Fig. 4 - Serial Data Bus/Outputs Correspondence

5450	34	33	32	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	START
5481	x	×	×	×	14	13	×	×	х	×	12	11	10	9	х	х	х	х	8	7	6	5	×	х	х	Х	4	3	2	1	х	х	х	х	START

#### TYPICAL APPLICATION


BASIC electronically tuned TV system



### POWER DISSIPATION OF THE IC

The power dissipation of the IC can be limited using different configurations.

a)



In this application R must be chosen taking into account the worst operating conditions. R is determined by the maximum number of segments activated.


$$R = \frac{V_{C} - V_{D \text{ MAX}} - V_{O \text{ MIN}}}{N_{\text{MAX}} \cdot I_{D}}$$

The worst case condition for the device is when roughly half of the maximum number of segments are activated.

It must be checked that the total power dissipation does not exceed the absolute maximum ratings of the device.

In critical cases more resistors can be used in conjunction with groups of segments. In this case the current variation in the single resistor is reduced and  $P_{\rm tot}$  limited.


b)



In this configuration the drop on the serial connected diodes is quite stable if the diodes are properly chosen.

The total power dissipation of the IC is, in first approximation, depending only on the number of segments activated.

c)



In this configuration  $V_{\text{OUT}} + V_{\text{D}}$  is constant. The total power dissipation of the IC depends only on the number of segments activated.



# LED DISPLAY DRIVER


- 2 DIGIT LED DRIVER (15 SEGMENTS)
- CURRENT GENERATOR OUTPUTS (NO RESISTOR REQUIRED)
- CONTINUOUS BRIGHTNESS CONTROL
- SERIAL DATA INPUT
- WIDE SUPPLY VOLTAGE OPERATION
- TTL COMPATIBILITY

## Application examples:

- MICROPROCESSOR DISPLAYS
- INDUSTRIAL CONTROL INDICATOR
- RELAY DRIVER
- INSTRUMENTATION READOUTS

The M5482 is a monolithic MOS integrated circuit produced with an N-channel silicon gate

technology. It utilizes the M5450 die packaged in a 20-pin plastic package copper frame, making it ideal for a 2-digit display. A single pin controls the LED display brightness by setting a reference current through a variable resistor connected either to  $V_{\rm DD}$  or to a separate supply of 13.2V maximum.



DIP-20 Plastic (0.25)


**ORDERING NUMBER: M5482 B7** 

### ABSOLUTE MAXIMUM RATINGS

$V_{DD}$	Supply voltage	-0.3 to 15	
Vi	Input voltage	-0.3 to 15	V
V <sub>O (off)</sub>	Off state output voltage	15	V
l <sub>o</sub>	Output sink current	40	mΑ
$P_{tot}$	Total package power dissipation	at 25°C	1.5W
		at 85°C	800 mW
$T_j$	Junction temperature	150	°C
$T_{op}$	Operating temperature range	-25 to 85	°C
$T_{stg}$	Storage temperature range	-65 to 150	°C


Stresses above those listed under "Absolute Maximum Ratings" may causes permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

# CONNECTION DIAGRAM



# **BLOCK DIAGRAM**

Fig. 1



# **STATIC ELECTRICAL CHARACTERISTICS** ( $T_{amb}$ within operating range, $V_{DD}$ = 4.75V to 13.2V, $V_{SS}$ = 0V, unless otherwise specified)

	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>DD</sub>	Supply Voltage		4.75		13.2	V
IDD	Supply Current	V <sub>DD</sub> = 13.2V			7	mA
VI	Input Voltages Logical "0" Level Logical "1" Level	± 10 μA Input Bias 4.75 ≤ V <sub>DD</sub> ≤ 5.25 V <sub>DD</sub> > 5.25	-0.3 2.2 V <sub>DD</sub> -2		0.8 V <sub>DD</sub> V <sub>DD</sub>	> > >
IB	Brightness Input Current (note 2)		0		0.75	mA
V <sub>B</sub>	Brightness Input Voltage (pin 9)	Input Current = 750 μA	3		4.3	V
V <sub>O(off)</sub>	Off State Output Voltage				13.2	V
I <sub>O</sub>	Output Sink Current (note 3) Segment OFF Segment ON	$V_O = 3V$ $V_O = 1V \text{ (note 4)}$ Brightness In. = 0 $\mu$ A	0		10 10	μA μA
		Brightness In. = 100 μA Brightness In. = 750 μA	2 12	2.7 15	4 25	mA mA
f <sub>clock</sub>	Input Clock Frequency		0		0.5	MHz
Io	Output Matching (note 1)				± 20	%

Notes: 1. Output matching is calculated as the percent variation from  $I_{MAX} + I_{MIN}/2$ .

- With a fixed resistor on the brightness input some variation in brightness will occur from one device to another.
- 3. Absolute maximum for each output should be limited to 40 mA.
- 4. The V<sub>O</sub> voltage should be regulated by the user.

### FUNCTIONAL DESCRIPTION

The M5482 uses the M5451 die which is packaged to operate 2-digit alphanumeric displays with minimal interface with the display and the data source. Serial data transfer from the data source to the display driver is accomplished with 2 signals, serial data and clock. Using a format of a leading "1" followed by the 35 data bits allows data transfer without an additional load signal.

The 35 data bits are latched after the 36th bit is complete, thus providing non--multiplexed, direct drive to the display. Outputs change only if the serial data bits differ from the previous time. Display brightness is determined by control of the output current for LED displays. A 1nF capacitor should be connected to brightness control, pin 9, to prevent possible oscillations.

A block diagram is shown in figure 1. The output current is typically 20 times greater than the current into pin 9, which is set by an external variable resistor.

There is an internal limiting resistor of  $400\Omega$  nominal value.

### FUNCTIONAL DESCRIPTION (continued)

Figure 2 shows the input data format. A start bit of logical "1" precedes the 35 bits of data. At the 36th clock a LOAD signal is generated synchronously with the high state of the clock, which loads the 35 bits of the shift registers into the latches.

At the low state of the clock a RESET signal is generated which clears all the shift registers for the next set of data. The shift registers are static master slave configurations. There is no clear for the master portion of the first shift register, thus allowing continuous operation.

There must be a complete set of 36 clocks or the shift registers will not clear.

When power is first applied to the chip an internal power ON reset signal is generated which resets all registers and all latches. The START bit and the first clock return the chip to its normal operation.

Figure 3 shows the timing relationships between Data and Clock.

A maximum clock frequency of 0.5 MHz is assumed.

Figure 4 shows the Output Data Format for the M5482. Because it uses only 15 of the possible 35 outputs, 20 of the bits are "Don't Cares".

For applications where a lesser number of outputs are used it is possible to either increase the current per output or operate the part at higher than 1V VOUT. The following equation can be used for calculations.

$$T_j \equiv [(V_{OUT})(I_{LED}) \text{ (No. of segments)} + V_{DD} \cdot 7 \text{ mA}] \text{ (80 °C/W)} + T_{amb}$$

where:

 $T_i = \text{ junction temperature (150°C max)}$ 


Volt = the voltage at the LED driver outputs

I, ED = the LED current

80°C/W = thermal coefficient of the package

T<sub>amb</sub>= ambient temperature

Fig. 2 - Input Data Format



5-5785/1

Fig. 3





Fig. 4 - Serial Data Bus/Outputs Correspondence

5451	35	34	33	32	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	START
5482	15	x	х	x	х	14	13	x	х	x	х	12	11	10	9	х	х	х	х	8	7	6	5	х	х	х	х	4	3	2	1	×	х	х	х	START

### TYPICAL APPLICATION


BASIC electronically tuned TV system



# POWER DISSIPATION OF THE IC

The power dissipation of the IC can be limited using different configurations.

a)



In this application R must be chosen taking into account the worst operating conditions.

R is determined by the maximum number of segments activated.


$$R = \frac{V_{C} - V_{D \text{ MAX}} - V_{O \text{ MIN}}}{N_{\text{MAX}} \cdot I_{D}}$$

The worst case condition for the device is when roughly half of the maximum number of segments are activated.

It must be checked that the total power dissipation does not exceed the absolute maximum ratings of the device.

In critical cases more resistors can be used in conjunction with groups of segments. In this case the current variation in the single resistor is reduced and  $P_{tot}$  limited.


b)



In this configuration the drop on the serial connected diodes is quite stable if the diodes are properly chosen

The total power dissipation of the IC is, in first approximation, depending only on the number of segments activated.

c)




In this configuration  $V_{\text{OUT}} + V_{\text{D}}$  is constant. The total power dissipation of the IC depends only on the number of segments activated.





# SERIAL INPUT LCD DRIVER

- DRIVES UP TO 32 LCD SEGMENTS
- DATA TRANSFER: FIXED ENABLE MODE FOR DIP-40, ENABLE AND LATCH-MODE FOR 44PLCC
- INPUTS ARE CMOS, NMOS AND TTL COMPA-TIBLE
- CASCADABLE
- REQUIRES ONLY 3 CONTROL LINES
- ON CHIP OSCILLATOR
- CMOS TECHNOLOGY FOR WIDE SUPPLY VOLTAGE RANGE
- - 40 TO 85 °C TEMPERATURE RANGE



PIN CONNECTIONS

#### 40 D CLOCK • V<sub>DD</sub> 39) SEG 1 SEG 32 1 38) SEG 2 SEG 31 d 37 h SEG 3 SEG 30 1 5 SEG 290 6 35 1 DO SEG 280 DΙ SEG 270 33h SEG 4 SEG 26 [ 9 32) SEG 5 SEG 25 10 osc קונ SEG 24 111 30h ae ZEG 6 SEG 23 0 12 SEG 22 0 13 281 SEG 7 SEG 21014 27 SEG 8 SEG 200 15 26) SEG 9 SEG 19 ( 15 25 SEG 10 SEG 18 0 17 24 5EG 11 SEG 17 (18 23 | SEG12 SEG 16 ( 19 27 SEG13 21 ) SEG 14 NC SEG 32 SEG 32 SEG 32 EL COCK SEG 3 SEG SEG 29 [ SEG 28 [ р оо SEG 27 [ DI » 5 SEG 4 SEG 26 [ SEG 25 ( 15 0 556 5 SEG 24 3. D 05C SEG 22 [ 32 h SEG 6 SEG 21 [ » hsec r v here a SECTOR


#### DESCRIPTION

The M8438A is a CMOS integrated circuit that drives an LCD display, usually under microprocessor control. The part acts as a smart peripheral that drives up to 32 LCD segments. It needs only three control lines due to its serial input construction. It latches the data to be displayed and relieves the microprocessor from the task of generating the required waveforms.

The M8438A can drive any standard or custom parallel drive LCD whether it be field effect or dynamic scattering. Several drivers can be cascaded, if more than 32 segments are to be driven. The AC frequency of the LCD waveforms can be supplied by the user or can be generated by attaching a capacitor to the OSC input which determines the frequency of an internal oscillator.

The M8438A is available in DIE form and assembled in 40 pin dual-in line plastic or 44 PLCC packages.

### **BLOCK DIAGRAM**



### **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Value	Unit
(V <sub>DD</sub> -V <sub>SS</sub> )	Supply Voltage	- 0.3 to + 12	V
VI	Input Voltage	$V_{SS} - 0.3 \text{ to } V_{DD} + 0.3$	V
Vo	Output Voltage	$V_{SS} - 0.3 \text{ to } V_{DD} + 0.3$	V
PD	Power Dissipation	250	mW
T <sub>stg</sub>	Storage Temperature	- 55 to + 125	°C
TA	Operating Temperature	- 40 to + 85	°C

Stresses in excess of those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions in excess of those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

# **ELECTRICAL CHARACTERISTICS** ( $T_{amb} = 25 \text{ }^{\circ}\text{C}$ and $V_{DD} = 5 \text{ }^{\circ}\text{V}$ unless otherwise noted)

Symbol	Parameter	Test conditions	Min.	Max.	Unit

### STATIC ELECTRICAL CHARACTERISTICS

V <sub>DD</sub>	Supply Voltage			3	10	٧
$I_{DD}$	Supply Current		Oscillator f < 15 kHz		60	μА
ΙQ	Quiescent Current		V <sub>DD</sub> = 10 V		10	μΑ
V <sub>IH</sub>	Input High Level			.5 V <sub>DD</sub>	V <sub>DD</sub>	٧
V <sub>IL</sub>	Input Low Level	CLOCK		0	.2 V <sub>DD</sub>	V
I <sub>IN</sub>	Input Current	$_{EL}^{DI}$	_		± 5	μА
Cı	Input Capacitance				5	pF
V <sub>IH</sub>	Input High Level		Driven Mode	.9 V <sub>DD</sub>		٧
VIL	Input Low Level	<b>}</b> osc	Driven Mode		.1 V <sub>DD</sub>	٧
I <sub>IN</sub>	Input Current	J = = =	Driven Mode		± 10	μА
Ron	Segment Output Impedance		I <sub>IL</sub> = 10 μA		40	kΩ
Ron	Backplane Output Impedance		I <sub>L</sub> = 100 μA		3	kΩ
V <sub>OFF</sub>	Output Offset Voltage		C <sub>L</sub> = 250 pF between Each SEG Output and BP		± 50	mV
Ron	Data Output Impedance		I <sub>L</sub> = 100 μA		3	kΩ

### DYNAMIC ELECTRICAL CHARACTERISTICS

t <sub>TR</sub>	Transition Time OSC	Driven Mode		500	ns
t <sub>SD</sub>	Data Set-up Time	Fig. 1 and 2	150		ns
t <sub>HD</sub>	Data Hold Time	Fig. 1 and 2	50		ns
tse	EL Set-up Time	Fig. 1	100		ns
tHE	EL Hold Time	Fig. 1	100		ns
twe	EL Pulse Width	Fig. 2	175		ns
t <sub>CE</sub>	Clock to EL Time	Fig. 2	250		ns
tpd	DO Propagation Delay	Fig. 1, 2 ; C <sub>L</sub> = 55 pF		500	ns
f	Clock Rate	V <sub>DD</sub> = 10 50 % Duty Cycle ;	DC	1.5	MHz

#### FONCTIONAL DESCRIPTION

#### LCD-AC-Generator

This block generates a 50 % duty cycle signal for the backplane output. The circuit can be used in two different modes: oscillator or driven.

OSCILLATOR MODE : In this mode the backplane frequency is determined by the internal RC oscillator together with an 8-stage frequency divider. For generating the backplane output signal of 50 % duty cycle the oscillator frequency is divided by 256. The RC oscillator requires an external capacitor to be connected between input OSC and Vss. A value of 18 pF gives a backplane frequency of 80 Hz  $\pm$  30 % at  $V_{DD}$  = 5 V. The variation of the backplane frequency over the entire temperature and supply voltage range is  $\pm$  50 %.

DRIVEN MODE: In this mode the signal at the backplane output BP is in phase with an external driving signal applied to input OSC. This mode is used to synchronize the LCD drive of two or more cascaded driver circuits.

DETECTION LOGIC The circuit is able to distinguish between the conditions for oscillator or driven mode. If the circuit is to be in the oscillator mode, the OSC pin has a capacitor connected to it. The oscillator will start as soon as the supply voltage exceed a certain minimum value. The signal at pin OSC swings within a range from 0.3 V<sub>DD</sub> to 0.7 V<sub>DD</sub>. If the circuit is to be in the driven mode, the OSC pin has to be forced to logic levels by an external source. The transition time between the logic levels must be short, so that the circuit does not react on the voltage level in between. In the driven mode the 8-stage frequency divider is by-passed.

#### Segment outputs

A logic 0 at the data input DI causes a segment output signal to be in phase with the backplane signal and turns the segment off. A logic 1 causes a segment output to be in opposite phase to the backplane signal and turns the segment on.

#### Microprocessor interface

The circuit can operate in two different data transfer modes: Enable mode and latch mode. One of either mode can be chosen with the mode select input MS. An internal pull up device is provided between this input and  $V_{DD}$ . Enable mode is selected if MS is left open or connected to  $V_{DD}$ .

Latch mode is selected if MS is connected to Vss. The input MS is not available, if the device is assembled in the 40 pin package, and is internally fixed to operate in ENABLE MODE.

ENABLE MODE Fig. 3 shows a timing diagram of the enable mode. Data is serially shifted in and out of the shift register on the negative transition of the clock. Serial entry into the shift register is permitted when the enable/latch control EL is high. When EL is low it causes the shift register clock to be inhibited and the content of the shift register to be loaded into the latches that control the segment drivers.


LATCH MODE Fig. 4 shows a timing diagram of the latch mode. Data is serially shifted in and out of the shift register on the negative transition of the clock. Serial entry into the shift register is permitted independently of the enable/latch control EL. When EL is high it causes a parallel load of the content in the shift register into the latches. It is acceptable to lie the EL line high. Then the latches are transparent and only two lines, clock and data input, would then be needed for data transfer.

#### Power-on logic

A power on reset pulse is generated internally when the supply voltage is being turned on. The generation of the reset pulse is level dependent and will occur even on a slowly rising supply voltage. The power on reset pulse resets all shift register stages and the latches that control the segment drivers. Therefore all segment outputs are initially in phase with the backplane output. This causes the display to be blanked and no arbitrary data to show up. This condition is maintained until data is shifted into the register and loaded into the latches.

CONDITIONS FOR POWER-ON RESET FUNCTION; The POR circuit triggers on the rising slope of the positive supply voltage V<sub>DD</sub>. A reset pulse will be generated, if conditions a) through d) are given:

a) Level
Rising slope from
V1 to V2
V1 max = 0.5 V
V2 min = 3.0 V



- b) Rise time  $t_r min = 10 \mu s$  $t_r max = 1 s$
- c) Rise function
  The function of V<sub>DD</sub> between t1 and t2 may be nonlinear, but should not show a maximum and should not exceed 0.25 V/μs.
- d) Recovery time

  The minimum time between turn-off and turn-on of V<sub>DD</sub> is 1 s.

## FONCTIONAL DESCRIPTION (continued)

## Cascade configuration

Several LCD drivers can be cascaded if a liquid crystal display with more than 32 segments is to be connected.

The phase correlation between all segment outputs is achieved by using the second (and any other) device in the driven mode.

Two different cascade configurations can be chosen depending whether the LCD frequency is to be determined by the internal RC oscillator or by an external signal.

Figure 3 shows the connection scheme for a self oscillating configuration, figure 4 shows the connection of an externally controlled one.

Figure 1: Timing Diagram of Enable Mode: Set-up and Hold Time.




Figure 2: Timing Diagram of Latch Mode: Set-up and Hold Time.




Figure 3: Timing Diagram of Enable Mode: Serial Load into SR and Parallel Transfer to LCD.




Figure 4: Timing Diagram of Latch Mode: Serial Load into SR and Parallel Transfer to LCD.




Figure 5 : Cascade Configuration, Self Oscillating.





Figure 6 : Cascade Configuration, Drive by External Signal.










# SERIAL INPUT LCD DRIVER

- DRIVES UP TO 32 LCD SEGMENTS
- DATA TRANSFER: LATCH MODE
- INPUTS ARE CMOS, NMOS AND TTL COMPATIBLE
- CASCADABLE
- REQUIRES ONLY 3 CONTROL LINES
- ON CHIP OSCILLATOR
- CMOS TECHNOLOGY FOR WIDE SUPPLY VOLTAGE RANGE
- -40 TO 85 °C TEMPERATURE RANGE



#### PIN CONNECTION ٠٧<sub>DD</sub> 40 CLOCK 39 SEG 1 EL SEG 32 f 38 D SEG 2 SEG 31 ( 37 SEG 3 36) V<sub>SS</sub> SEG 30 ( SEG 290 35 h DO SEG 28( DI SEG 27 33 D SEG 4 SEG 26 ( 32 SEG 5 SEG 25 110 31 D osc SEG 24 [] 11 30ħ ap SEG 23 12 29D SEG 6 SEG 22 13 28 SEG 7 SEG 21014 27D SEG 8 SEG 201 15 26) SEG 9 25 DSEG10 SEG 19 116 SEG 18 117 24 1 SEG 11 23D SEG12 SEG 17 ( 18 22 SEG13 SEG 16 ( 19 SEG 15 0 20 21 SEG 14 5-8109

#### DESCRIPTION


The M8439 is a CMOS integrated circuit that drives an LCD display, usually under microprocessor control. The part acts as a smart peripheral that drives up to 32 LCD segments. It needs only three control lines due to its serial input construction. It latches the data to be displayed and relieves the microprocessor from the task of generating the required waveforms.

The M8439 can drive any standard or custom parallel drive LCD whether it be field effect or dynamic scattering. Several drivers can be cascaded, if more than 32 segments are to be driven. The AC frequency of the LCD waveforms can be supplied by the user or can be generated by attaching a capacitor to the OSC input which determines the frequency of an internal oscillator.

The M8439 is available in DIE form and assembled in 40 pin dual-in line plastic.

October 1988

### **BLOCK DIAGRAM**



#### **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Value	Unit
(V <sub>DD</sub> -V <sub>SS</sub> )	Supply Voltage	- 0.3 to + 12	V
Vı	Input Voltage	$V_{SS} - 0.3 \text{ to } V_{DD} + 0.3$	V
Vo	Output Voltage	$V_{SS} - 0.3 \text{ to } V_{DD} + 0.3$	V
P <sub>D</sub>	Power Dissipation	250	mW
T <sub>stg</sub>	Storage Temperature	- 55 to + 125	
TA	Operating Temperature	- 40 to + 85	°C

Stresses in excess of those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions in excess of those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

# **ELECTRICAL CHARACTERISTICS** (T<sub>amb</sub> = 25 °C and V<sub>DD</sub> = 5 V unless otherwise noted)

Symbol Parameter Test conditions Min. Max. Unit	Symbol	Parameter	Test conditions	Min.	Max.	Unit
---	--------	-----------	-----------------	------	------	------

# STATIC ELECTRICAL CHARACTERISTICS

V <sub>DD</sub>	Supply Voltage			3	10	V
I <sub>DD</sub>	Supply Current		Oscillator f < 15 kHz		60	μА
Ιq	Quiescent Current		V <sub>DD</sub> = 10 V		10	μΑ
V <sub>IH</sub>	Input High Level			.5 V <sub>DD</sub>	V <sub>DD</sub>	V
$V_{IL}$	Input Low Level	CLOCK		0	.2 V <sub>DD</sub>	٧
I <sub>IN</sub>	Input Current	} <sub>EL</sub>			± 5	μА
C <sub>1</sub>	Input Capacitance				5	pF
V <sub>IH</sub>	Input High Level		Driven Mode	.9 V <sub>DD</sub>		٧
V <sub>IL</sub>	Input Low Level	losc	Driven Mode		.1 V <sub>DD</sub>	V
I <sub>IN</sub>	Input Current	J	Driven Mode		± 10	μА
Ron	Segment Output Impedance		I <sub>IL</sub> = 10 μA		40	kΩ
Ron	Backplane Output Impedance		I <sub>L</sub> = 100 μA		3	kΩ
V <sub>OFF</sub>	Output Offset Voltage		C <sub>L</sub> = 250 pF between Each SEG Output and BP		± 50	mV
Ron	Data Output Impedance		I <sub>L</sub> = 100 μA		3	kΩ

### DYNAMIC ELECTRICAL CHARACTERISTICS

t <sub>TR</sub>	Transition Time OSC	Driven Mode		500	ns
t <sub>SD</sub>	Data Set-up Time	Fig. 1 and 2	150		ns
t <sub>HD</sub>	Data Hold Time	Fig. 1 and 2	50		ns
t <sub>SE</sub>	EL Set-up Time	Fig. 1	100		ns
t <sub>HE</sub>	EL Hold Time	Fig. 1	100		ns
twe	EL Pulse Width	Fig. 2	175		ns
t <sub>CE</sub>	Clock to EL Time	Fig. 2	250		ns
tpd	DO Propagation Delay	Fig. 1, 2 ; C <sub>L</sub> = 55 pF		500	ns
f	Clock Rate	V <sub>DD</sub> = 10 50 % Duty Cycle ;	DC	1.5	MHz

#### **FUNCTIONAL DESCRIPTION**

#### LCD-AC-GENERATOR

This block generates a 50 % duty cycle signal for the backplane output. The circuit can be used in two different modes: oscillator or driven.

OSCILLATOR MODE : In this mode the backplane frequency is determined by the internal RC oscillator together with an 8-stage frequency divider. For generating the backplane output signal of 50 % duty cycle the oscillator frequency is divided by 256. The RC oscillator requires an external capacitor to be connected between input OSC and Vss. A value of 8 pF gives a backplane frequency of 80 Hz  $\pm$  30 % at VDD = 5 V. The variation of the backplane frequency over the entire temperature and supply voltage range is  $\pm$  50 %.

DRIVEN MODE: In this mode the signal at the backplane output BP is in phase with an external driving signal applied to input OSC. This mode is used to synchronize the LCD drive of two or more cascaded driver circuits.

DETECTION LOGIC The circuit is able to distinguish between the conditions for oscillator or driven mode. If the circuit is to be in the oscillator mode, the OSC pin has a capacitor connected to it. The oscillator will start as soon as the supply voltage exceeds a certain minimum value. The signal at pin OSC swings within a range from 0.3 Vpd to 0.7 Vpd. If the circuit is to be in the driven mode, the OSC pin has to be forced to logic levels by an external source. The transition time between the logic levels must be short, so that the circuit does not react on the voltage level in between. In the driven mode the 8-stage frequency divider is by-passed.

#### SEGMENT OUTPUTS

A logic 0 at the data input DI causes a segment output signal to be in phase with the backplane signal and turns the segment off. A logic 1 causes a segment output to be in opposite phase to the backplane signal and turns the segment on.

#### MICROPROCESSOR INTERFACE

Fig. 2 shows a timing diagram.

Data is serially shifted in and out of the shift register on the negative transition of the clock.

Serial entry into the shift register is permitted independently of the enable/latch control EL. When EL is high it causes a parallel load of the content in the shift register into the latches. It is acceptable to tie the EL line high. Then the latches are transparent and only two lines, clock and data input, would then be needed for data transfer.

#### POWER-ON LOGIC

A power on reset pulse is generated internally when the supply voltage is being turned on. The generation of the reset pulse is level dependent and will occur even on a slowly rising supply voltage. The power on reset pulse resets all shift register stages and the latches that control the segment drivers. Therefore all segment outputs are initially in phase with the backplane output. This causes the display to be blanked and no arbitrary data to show up. This condition is maintained until data is shifted into the register and loaded into the latches.

CONDITIONS FOR POWER-ON RESET FUNCTION The POR circuit triggers on the rising slope of the positive supply voltage  $V_{DD}$ . A reset pulse will be generated, if conditions a) through d) are given:

- a) Level
  Rising slope from
  V1 to V2
  V1 max = 0.5 V
  V2 min = 3.0 V
- V<sub>1</sub>(v)
- b) Rise time  $t_r min = 10 \mu s$   $t_r max = 1 s$
- c) Rise function

The function of  $V_{DD}$  between t1 and t2 may be nonlinear, but should not show a maximum and should not exceed 0.25  $V/\mu s$ .

d) Recovery time

The minimum time between turn-off and turn-on of  $V_{\text{DD}}$  is 1s.

#### CASCADE CONFIGURATION

Several LCD drivers can be cascaded if a liquid crystal display with more than 32 segments is to be connected.

The phase correlation between all segments outputs is achieved by using the second (and any other) device in the driven mode.

Two different cascade configurations can be chosen depending whether the LCD frequency is to be determined by the internal RC oscillator or by an external signal.

Figure 3 shows the connection scheme for a self oscillating configuration, figure 4 shows the connection of an externally controlled one.

Figure 1: Timing Diagram of Latch Mode: Set-up and Hold Time.




Figure 2: Timing Diagram of Latch Mode: Serial Load into SR and Parallel Transfer to LCD.




Figure 3: Cascade Configuration, Self Oscillating.





Figure 4: Cascade Configuration, Drive by External Signal.





# UCN4801A

# BIMOS LATCH/DRIVERS

#### ADVANCE DATA

- HIGH-VOLTAGE, HIGH-CURRENT OUTPUTS
- OUTPUT TRANSIENT PROTECTION
- CMOS, PMOS, NMOS, TTL COMPATIBLE IN-PUTS
- INTERNAL PULL-DOWN RESISTORS
- LOW-POWER CMOS LATCHES

#### DESCRIPTION

The UCN4801A is a high-voltage, high-current latch/driver comprised of eight CMOS data latches, a bipolar Darlington transistor driver for each latch, and CMOS control circuitry for the common CLEAR, STROBE, and OUTPUT ENABLE functions. The bipolar/MOS combination provides an extremely low-power latch with maximum interface flexibility.

The CMOS inputs are compatible with standard CMOS, PMOS and NMOS circuits. TTL or DTL circuits may require the use of appropriate pull-up resistors. The bipolar outputs are suitable for use with relays, solenoids, stepping motors, LED or incandescent displays, and other high-power load.

The unit feature open-collector outputs and integral diodes for inductive load transient suppression. The output transistors are capable of sinking 500 mA and will sustain at least 50 V in the OFF state. Because of limitations on package power dissipation,


the simultaneous operation of all drivers at maximum rated current can only be accomplished by a reduction in duty cycle. Outputs may be paralleled for higher load current capability.





ORDER CODE: UCN4801ADP

#### PIN CONNECTIONS (Top view)




September 1988 1/4

#### **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Value	Unit	
Vo	Output Voltage	50	V	
Vcc	Supply Voltage	18		
Vı	Input Voltage Range	- 0.3 to V <sub>CC</sub> + 03		
Ic	Continuous Collector Current	500		
P <sub>tot</sub>	Power Dissipation*	2.0	W	
Top	Operating Ambient Temperature Range	- 20 to + 85	°C	
T <sub>stg</sub>	Storage Temperature	- 55 to + 125	°C	

<sup>\*</sup> Derate at the rate of 20 m/°C above T<sub>amb</sub> = + 25 °C

#### SCHEMATIC DIAGRAM





#### **ELECTRICAL CHARACTERISTICS** T<sub>amb</sub> = + 25 °C, V<sub>CC</sub> = 5 V (unless otherwise specified)

Symbol	Parameter	Min.	Тур.	Max.	Unit
Io	Output Leakage Current (V <sub>O</sub> = 50 V)				μΑ
	$T_{amb} = + 25  ^{\circ}C$	-	_	50	
	$T_{amb} = + 70  ^{\circ}C$	_	_	100	
V <sub>O(Sat)</sub>	Collector-emitter Saturation Voltage		ĺ		V
	$I_O = 100 \text{ mA}$	-	0.9	1.1	
	$I_0 = 200 \text{ mA}$	-	1.1	1.3	
	$I_0 = 350 \text{ mA}, V_{CC} = 7 \text{ V}$		1.3	1.6	
V <sub>I(O)</sub>	Input Voltage	-	-	1	V
V <sub>I(1)</sub>	$V_{CC} = 15 \text{ V}$	13.5	-	-	
	$V_{CC} = 10 \text{ V}$	8.5	-	-	
	V <sub>CC</sub> = 5 V - (note 1)	3.5			
R <sub>IN</sub>	Input Resistance				ΚΩ
	$V_{CC} = 15 \text{ V}$	50	200	-	
	$V_{CC} = 10 \text{ V}$	50	300	-	
	V <sub>CC</sub> = 5 V	50	600		
I <sub>CC(on)</sub>	Supply Current - Outputs Open		1		mA
(each stage)	$V_{CC} = 15 \text{ V}$	-	1	2	
	V <sub>CC</sub> = 10 V	-	0.9	1.7	
las, m	V <sub>CC</sub> = 5 V All Drivers off, All Inputs = 0 V	_	0.7 50	1 100	
I <sub>CC(off)</sub>			30	100	μΑ
I <sub>R</sub>	Clamp Diode Leakage Current (V <sub>R</sub> = 50 V)				μΑ
	$T_{amb} = +25$ °C $T_{amb} = +70$ °C	_	-	50	
i '	1 amb = + 70 0	_	-	100	
V <sub>F</sub>	Clamp Diode Forward Voltage I <sub>F</sub> = 350 mA		1.7	2	V

Note: 1 Operation of these devices with standard TTL or DTL may require the use of appropriate pull-up resistors to insure the minimum logic "I"

#### TRUTH TABLE

			Output	οι	JT <sub>N</sub>
INN	Strobe	Clear	Enable	t-1	t
0	1	0	0	Х	OFF
1	1	0	0	Х	ON
Х	X	1	X	Х	OFF
Х	X	Х	1	Х	OFF
Х	0	0	0	ON	ON


X = irrelevant

t-1 = previous output state


t = present output state

Information present at an input is transferred to its latch when the STROBE is high A high CLEAR input will set all latches to the output OFF condition regardless of the data or STROBE input levels. A high OUTPUT ENABLE will set all outputs to the OFF condition regardless of any other input conditions. When the OUTPUT ENABLE is low, the outputs depend on the state of their respective latches.

#### **TIMING CONDITIONS**



A Minimum data active time before strobe enabled (data set-up time)	100 ns
B Minimum data active time after strobe disabled (data hold time)	100 ns
C Minimum strobe pulse width	300 ns
D Typical time between strobe activation and output on to off transition	500 ns
E Typical time between strobe activation and output off to on transition	500 ns
F Minimum clear pulse width	300 ns
G. Minimum data pulse width	500 ns





# ULN2001A-ULN2003A ULN2002A-ULN2004A

#### SEVEN DARLINGTON ARRAYS

- SEVEN DARLINGTONS PER PACKAGE
- OUTPUT CURRENT 500 mA PER DRIVER (600 mA PEAK)
- OUTPUT VOLTAGE 50 V
- INTEGRAL SUPPRESSION DIODES FOR IN-DUCTIVE LOADS
- OUTPUTS CAN BE PARALLELED FOR HI-GHER CURRENT
- TTL/CMOS/PMOS/DTL COMPATIBLE INPUTS
- INPUTS PINNED OPPOSITE OUTPUTS TO SIMPLIFY LAYOUT

These versatile devices are useful for driving a wide range of loads including solenoids, relays DC motors, LED displays filament lamps, thermal printheads and high power buffers.


The ULN2001A/2002A/2003A and 2004A are supplied in 16 pin plastic DIP packages with a copper leadframe to reduce thermal resistance. They are available also in small outline package (SO-16) as ULN2001D/2002D/2003D/2004D.

# DESCRIPTION

The ULN2001A, ULN2002A, ULN2003 and ULN2004A are high voltage, high current darlington arrays each containing seven open collector darlington pairs with common emitters. Each channel is rated at 500 mA and can withstand peak currents of 600 mA. Suppression diodes are included for inductive load driving and the inputs are pinned opposite the outputs to simplify board layout.

The four versions interface to all common logic families:

ULN2001A	General Purpose, DTL, TTL, PMOS CMOS	3,
ULN2002A	14-25 V PMOS	
ULN2003A	5 V TTL, CMOS	
ULN2004A	6-15 V CMOS, PMOS	




#### **ABSOLUTE MAXIMUM RATINGS**


Symbol	Parameter	Value	Unit
Vo	Output Voltage	50	V
V <sub>in</sub>	Input Voltage (for ULN2002A/D - 2003A/D - 2004A/D)	30	V
Ic	Continuous Collector Current	500	mA
l <sub>b</sub>	Continuous Base Current	25	mA
T <sub>amb</sub>	Operating Ambient Temperature Range	- 20 to 85	°C
T <sub>stg</sub>	Storage Temperature Range	- 55 to 150	°C
T <sub>I</sub>	Junction Temperature	150	°C

September 1988 1/4

#### **PIN CONNECTION**



#### SCHEMATIC DIAGRAM



#### THERMAL DATA

		DIP-16	SO-16
R <sub>th J-amb</sub>	Thermal Resistance Junction-ambient Max.	70 °C/W	165 °C/W

# ULN2001A-ULN2002A-ULN2003A-ULN2004A

# **ELECTRICAL CHARACTERISTICS** ( $T_{amb} = 25 \, ^{\circ}C$ unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit	Fig.
I <sub>CEX</sub>	Output Leakage Current	V <sub>CE</sub> = 50 V T <sub>amb</sub> = 70 °C V <sub>CE</sub> = 50 V T <sub>amb</sub> = 70 °C for <b>ULN2002A</b>			50 100	μ <b>Α</b> μ <b>Α</b>	1a 1a
		$V_{CE} = 50 \text{ V}$ $V_1 = 6 \text{ V}$ for <b>ULN2004A</b>			500	μΑ	1b
		$V_{CE} = 50 \text{ V}$ $V_i = 1 \text{ V}$			500	μΑ	1b
V <sub>CE(sat)</sub>	Collector-emitter Saturation Voltage	$\begin{array}{llllllllllllllllllllllllllllllllllll$		0.9 1.1 1.3	1.1 1.3 1.6	V V V	2 2 2
l <sub>I(on)</sub>	Input Current			0.82 0.93 0.35 1	1.25 1.35 0.5 1.45	mA mA mA mA	3 3 3 3
I <sub>I(off)</sub>	Input Current	$T_{amb} = 70  ^{\circ}\text{C}$ $I_{C} = 500  \mu\text{A}$	50	65		μА	4
V <sub>I(on)</sub>	Input Voltage	for <b>ULN2002A</b> $V_{CE} = 2 V$ $I_{C} = 300 \text{ mA}$ for <b>ULN2003A</b>			13	V	5
		$\begin{array}{llllllllllllllllllllllllllllllllllll$			2.4 2.7 3	V V V	5 5 5
		$ \begin{array}{llllllllllllllllllllllllllllllllllll$		!	5 6 7 8	V V V	5 5 5 5
h <sub>FE</sub>	DC Forward Current Gain	for <b>ULN2001A</b> V <sub>CE</sub> = 2 V I <sub>C</sub> = 350 mA	1000			_	2
C,	Input Capacitance			15	25	pF	_
t <sub>PLH</sub>	Turn-on Delay Time	0.5 V <sub>1</sub> to 0.5 V <sub>0</sub>		0.25	1	μs	-
t <sub>PHL</sub>	Turn-off Delay Time	0.5 V <sub>1</sub> to 0.5 V <sub>o</sub>		0.25	1	μs	_
I <sub>R</sub>	Clamp Diode Leakage Current	$V_{R} = 50 \text{ V}$ $T_{amb} = 70 \text{ °C}$ $V_{R} = 50 \text{ V}$			50 100	μA μA	6 6
V <sub>F</sub>	Clamp Diode Forward Voltage	I <sub>F</sub> = 350 mA		1.7	2	V	7

#### **TEST CIRCUITS**

Figure 1a.




Figure 2.




Figure 4.




Figure 6.




Figure 1b.




Figure 3.




Figure 5.





Figure 7.





# ULQ2001R/2R ULQ2003R/4R

## SEVEN DARLINGTON ARRAYS

- SEVEN DARLINGTONS PER PACKAGE
- OUTPUT CURRENT 500 mA PER DRIVER (600 mA PEAK)
- OUTPUT VOLTAGE 50 V
- INTEGRAL SUPPRESSION DIODES FOR IN-DUCTIVE LOADS
- OUTPUT CAN BE PARRALLELED FOR HI-GHER CURRENT
- TTL/CMOS/PMOS/DTL COMPATIBLE INPUTS
- INPUTS PINNED OPPOSITE OUTPUTS TO SIMPLIFY LAYOUT

# DIP-16 Ceramic

#### DESCRIPTION

The ULQ2001R, ULQ2002R, ULQ2003R and ULQ2004R are high voltage, high current darlington arrays each containing seven open collector darlington pairs with common emitters. Each channel is rated at 500 mA and can withstand peak currents of 600 mA. Suppression diodes are included for inductive load driving and the inputs are pinned opposite the outputs to simplify board layout.


The four versions interface to all common families.

ULQ2001R	General Purpose, DTL, TTL, CMOS
ULQ2002R	15-25 V PMOS
ULQ2003R	5 V TTL, CMOS
ULQ2004R	6-15 V CMOS, PMOS

These versatile devices are useful for driving a wide range of loads including solenoids, relays DC motors, LED displays, filament lamps, thermal printheads and high power buffers.

The ULQ2001R, ULQ2002R, ULQ2003R and ULQ 2004R are supplied in 16 pin ceramic DIP packages.


#### PIN CONNECTION



#### **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Value	Unit
Vo	Output Voltage	50	V
V <sub>in</sub>	Input Voltage (for ULQ2002R/2003R/2004R)	30	V
I <sub>c</sub>	Continuous Collector Current	500	mA
l <sub>b</sub>	Continuous Base Current	25	mA
T <sub>amb</sub>	Operating Ambient Temperature Range	- 20 to + 85	°C
T <sub>stg</sub>	Storage Temperature Range	- 55 to 150	°C

#### **SCHEMATIC DIAGRAM**



#### THERMAL DATA

R <sub>th r-amb</sub> Thermal Resistance Junction-ambient Max	150	°C/W

## **ELECTRICAL CHARACTERISTICS** (T<sub>amb</sub>= 25° C unless otherwise specified)

Symbol	Parameter	Test Con	ditions	Min.	Тур.	Max.	Unit	Fig.
I <sub>CEX</sub>	Output Leakage Current	$V_{CE} = 50 \text{ V}$ $T_{amb} = 70 \text{ °C}$ $T_{amb} = 70 \text{ °C}$ for <b>ULQ2002R</b>	V <sub>CE</sub> = 50 V			50 100	μA μA	1a 1a
		$V_{CE} = 50 \text{ V}$ for <b>ULQ2004R</b>	V <sub>1</sub> = 6 V			500	μА	1b
	0 11	V <sub>CE</sub> = 50 V	V <sub>1</sub> = 1 V			500	<u>μA</u>	1b
V <sub>CE (sat)</sub>	Collector-emitter Saturation Voltage	$I_C = 100 \text{ mA}$ $I_C = 200 \text{ mA}$ $I_C = 350 \text{ mA}$	$I_B = 250 \mu A$ $I_B = 350 \mu A$ $I_B = 500 \mu A$		0 9 1 1 1 3	1 1 1 3 1.6	V V V	2 2 2
I <sub>I(on)</sub>	Input Current	for ULQ2002R for ULQ2003R for ULQ2004R V <sub>1</sub> = 12 V	$V_1 = 17 \text{ V}$ $V_1 = 3.85 \text{ V}$ $V_1 = 5 \text{ V}$		0 82 0.93 0.35 1	1.25 1 35 0.5 1.45	mA mA mA	3 3 3 3
I <sub>I(off)</sub>	Input Current	T <sub>amb</sub> = 70 °C	I <sub>C</sub> = 500 μA	50	65	-	μΑ	4
Vi <sub>(on)</sub>	Input Voltage	for ULQ2002R V <sub>CE</sub> = 2 V for ULQ2003R	I <sub>C</sub> = 300 mA			13	V	5
		$V_{CE} = 2 V$ $V_{CE} = 2 V$ $V_{CE} = 2 V$	I <sub>C</sub> = 200 mA I <sub>C</sub> = 250 mA I <sub>C</sub> = 300 mA			2.4 2.7 3	V V V	5 5
		for ULQ2004R  V <sub>CE</sub> = 2 V   I <sub>C</sub> = 125 mA I <sub>C</sub> = 200 mA I <sub>C</sub> = 275 mA I <sub>C</sub> = 350 mA			5 6 7 8	V V V	5 5 5 5	
h <sub>FE</sub>	DC Forward Current Gain	for <b>ULQ2001R</b> V <sub>CE</sub> = 2 V	I <sub>C</sub> = 350 mA	1000			<del>'</del>	2
C,	Input Capacitance				15	25	pF	-
t <sub>PLH</sub>	Turn-on Delay Time	0 5 V <sub>1</sub> to 0.5 V <sub>o</sub>			0.25	1	μs	-
t <sub>PHL</sub>	Turn-off Delay Time	0.5 V <sub>1</sub> to 0.5 V <sub>o</sub>			0 25	1	μs	-
IR	Clamp Diode Leakage Current	V <sub>R</sub> = 50 V T <sub>amb</sub> = 70 °C	V <sub>R</sub> = 50 V			50 100	μΑ μΑ	6 6
V <sub>F</sub>	Clamp Diode Forward Voltage	I <sub>F</sub> = 350 mA			1.7	2	V	7

#### **TEST CIRCUITS**

Figure 1a.




Figure 2.




Figure 4.




Figure 6.




Figure 1b.




Figure 3.




Figure 5.





Figure 7.





# LM2901


# LOW POWER LOW OFFSET VOLTAGE QUAD COMPARATORS

- WIDE SINGLE SUPPLY VOLTAGE RANGE OR DUAL SUPPLIES FOR ALL DEVICES: +2 V TO +36 V OR ±1 V TO ±18 V
- VERY LOW SUPPLY CURRENT DRAIN (0.8 mA) INDEPENDENT OF SUPPLY VOLTAGE (2 mW/comparator at + 5 V)
- LOW INPUT BIAS CURRENT : 25 nA TYP.
- LOW INPUT OFFSET CURRENT: ± 5 nA TYP.
- LOW INPUT OFFSET VOLTAGE : ± 1 mV TYP.
- INPUT COMMON-MODE VOLTAGE RANGE INCLUDES GROUND
- LOW OUTPUT SATURATION VOLTAGE : 250 mV TYP. (Io = 4 mA)
- DIFFERENTIAL INPUT VOLTAGE RANGE TO THE SUPPLY VOLTAGE
- TTL COMPATIBLE OUTPUTS

#### DESCRIPTION

This device consists of four independent precision voltage comparators. This comparator is designed specifically to operate from a single power supply over a wide range of voltages. Operation from split power supplies is also possible.


This comparator also have a unique characteris-tic in that the input common-mode voltage range includes ground even through operated from a single power supply voltage.



#### **ORDER CODES**

Part	Temperature	Package				
Number	Range	N J		D		
LM2901	•	•	•			
Example :	LM2901D					

#### PIN CONNECTIONS (top view)



#### **ABSOLUTE MAXIMUM RATINGS**


Symbol	Parameter	LM2901	Unit
Vcc	Supply Voltage	± 18 to 36	V
V <sub>ID</sub>	Differential Input Voltage	36	V
Vı	Input Voltage	- 0.3 to + 36	V
	Output Short-circuit to Ground – (note 2)	Continuous	
P <sub>tot</sub>	Power Dissipation – (note 1)	570	mW
Toper	Operating Free-air Temperature Range	- 40 to + 105	°C
T <sub>stg</sub>	Storage Temperature Range	- 65 to + 150	°C

- Notes: 1 Short-circuit from the output to V<sub>Cc</sub> can cause excessive heating and eventual destruction. The maximum output current is approximately 20 mA, independent of the magnitude of V<sub>Cc</sub>
  - 2 For operating at high temperatures, the LM2901 must be derated based on a + 125 C max junction temperature and a thermal resistance of 175 C/W which applies for the device soldered on a printed circuit board, operating in a still air ambient

    Rth(1, 3) = 250 °C/W Devices bonded on a 6 x 3 x 0 15 cm glass-epoxy substrate with 30 mm² of 35 μm thick

#### SCHEMATIC DIAGRAM (1/4 LM2901)

copper



CASE	Outputs	Inverting Inputs	Non-inverting Inputs	Vēc	Vċc
DIP14 CERDIP14 SO14	1, 2, 13, 14	4, 6, 8, 10	5, 7, 9, 11	12	3

#### **ELECTRICAL CHARACTERISTICS**

**LM2903** :  $-40 \, ^{\circ}\text{C} \le T_{amb} \le + 105 \, ^{\circ}\text{C}$ \*  $= \ge V_{CC}^{+} = + 5 \, V$ ,  $V_{CC}^{-} = GND$ 

Cumbal	Dovometov		LM2903		Unit
Symbol	Parameter	Min.	Typ.	Max.	Unit
V <sub>IO</sub>	Input Offset Voltage – (note 3)	_		_	mV
	$T_{amb} = + 25 ^{\circ}\text{C}$ $T_{min} \leq T_{amb} \leq T_{max}$	- 5 - 9	± 1	+ 5 + 9	
l <sub>IB</sub>	Input Bias Current – (note 4) $T_{amb}$ = + 25 °C $T_{min} \le T_{amb} \le T_{max}$	- 250 - 400	± 25	+ 250 + 400	nA
I <sub>IO</sub>	Input Offset Current $T_{amb} = + 25  ^{\circ}C$ $T_{min} \le T_{amb} \le T_{max}$	- 50 - 150	± 5	+ 50 + 150	nA
A <sub>VD</sub>	Large Signal Voltage Gain* ( $V_{CC}$ = + 15 V, $V_a$ = + 10 V, $R_L$ > 15 k $\Omega$ ) $T_{amb}$ = + 25 °C	25	200		V/mV
Icc	Supply Current, no Load $V_{CC} = +30 \text{ V (all comparators)}$ $T_{amb} = 25 \text{ °C}$ $T_{min} \le T_{amb} \le T_{max}$		0.4 1	1 2.5	mA
Vı	Input Voltage Range – (note 5)  T <sub>amb</sub> = + 25 °C		0	V <sub>CC</sub> - 1.5	V
	T <sub>min</sub> ≤ T <sub>amb</sub> ≤ T <sub>max</sub>		0	V <sub>CC</sub> - 2	
V <sub>ID</sub>	Differential Input Voltage $V_1 \ge 0$ V or if used $V_1^- = 0$ V (note 7)			V <sub>cc</sub>	V
los	Output Sink Current $V_1^+ = 0$ V, $V_1^- \ge 1$ V, $V_0 \le 1$ V $V_$	6	16		mA
V <sub>OL</sub>	Saturation Voltage $V_1 = 1.5 \times 10^{-5}$ Mpc $V_2 = 1.5 \times 10^{-5}$ Saturation Voltage $V_3 = 1.5 \times 10^{-5}$ Mpc $V_4 = 1.5 \times 10^$	250	400 700		mV
Гон	$\begin{array}{l} \mbox{High Level Output Current} \\ \mbox{$V_1$}^+ \geq = 1 \ \mbox{$V_V$}^- = 0 \ \mbox{$V$} \\ \mbox{$T_{amb}$} = 25 \ \mbox{$^{\circ}$C, $V_O$} = + 5 \ \mbox{$V$} \\ \mbox{$T_{min}$} \leq \mbox{$T_{amb}$} \leq \mbox{$T_{max}$}, \ \mbox{$V_O$} = + 30 \ \mbox{$V$} \end{array}$		0 1	1000	nA
t <sub>re</sub>	Response Time $V_L = +5 \text{ V}, R_L = 5,6 \text{ k}\Omega - \text{(note 6)}$ $T_{amb} = +25 \text{ °C}$		13		μs
t <sub>rel</sub>	Large Signal Response Time $e_1$ = TTL, $V_{re}$ = + 1.4 V, $V_L$ = 5 V $T_{amb}$ = 25 °C		300		ns

Notes: 3 At output switch point,  $V_0 \approx 1.4 \text{ V}$ ,  $R_S = 0$  with  $V_{CC}^*$  from 5 V to 30 V the full input common-mode range (0 V to  $V_{CC}^*$  - 1.5 V)

4 The direction of the input current is out of the IC due to the PNP input stage. This current is essentially constant, independent of the state of the output is one loading charge exists on the reference or input lines.


state of the output, so no loading charge exists on the reference or input lines


The input common-mode voltage of either input signal voltage should not be allowed to go negative by more than 0.3 V.


The unput common-mode voltage range is V/s = 1.5 V, but either or both inputs can go to +.30 V without dams.


The upper end of the common-mode voltage range is  $V_{cc} - 15 V$ , but either or both inputs can go to  $\pm 30 V$  without damage The response time specified is for a 100 mV input step with 5 mV overdrive. For larger overdrive signals 300 ns can be obtained


7 Positive excursions of input voltage may exceed the power supply level. As long as the other voltage remains within the common-mode range the comparator will provide a proper output state. The low input voltage state must not be less than - 0.3 V (or 0.3 V below the magnitude of the negative power supply, if used).













#### TYPICAL APPLICATIONS $V_{CC}^+ = +5V$


#### BASIC COMPARATOR




#### **DRIVING CMOS**




#### **DRIVING TTL**




LOW FREQUENCY OF AMP



# LOW FREQUENCY OP AMP WITH OFFSET ADJUST




ZERO CROSSING DETECTOR (single power supply)




#### TYPICAL APPLICATIONS (continued)


#### TIME DELAY GENERATOR



#### LOW FREQUENCY OP AMP




#### TRANSDUCER AMPLIFIER




#### TYPICAL APPLICATIONS (continued)


#### TWO-DECADE HIGH-FREQUENCY VCO



#### LIMIT COMPARATOR




#### CRYSTAL CONTROLLED OSCIL: ATOR




#### SPLIT-SUPPLY APPLICATIONS

#### ZERO CROSSING DETECTOR




#### COMPARATOR WITH A NEGATIVE REFERENCE




#### PACKAGE MECHANICAL DATA

#### 14 PINS - PLASTIC DIP OR CERDIP



#### 14 PINS - PLASTIC MICROPACKAGE (SO)








### LOW POWER QUAD OPERATIONAL AMPLIFIER

- LARGE VOLTAGE GAIN: 100 dB
- VERY LOW SUPPLY CURRENT/AMPLI : 375 µA
- LOW INPUT BIAS CURRENT: 20 nA
- LOW INPUT OFFSET VOLTAGE : 2 mV
- LOW INPUT OFFSET CURRENT : 2 nA
- WIDE POWER SUPPLY RANGE:
  - \_ SINGLE SUPPLY: + 3 V TO + 30 V
  - DUAL SUPPLIES: 1.5 V TO ± 15 V




#### DESCRIPTION

This circuit consists of four independent, high gain, internally frequency compensated operational amplifier which is designed specifically for automotive and industrial control systems. It operates from a single power supply over a wide range of voltages. Operation from split power supplies is also possible and the low power supply current drain is independent of the magnitude of the power supply voltage.

#### ORDER CODES

Part	Temperature	Package			
Number	Range	N	J	D	
LM2902	- 40 °C to + 105 °C	•	•	•	
Example	LM2902J				


#### PIN CONNECTIONS (top view)



#### **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	LM2902	Unit
V <sub>cc</sub>	Supply Voltage	± 16 or 32	٧
V <sub>1</sub>	Input Voltage	- 0.3 to + 32	٧
V <sub>id</sub>	Differential Input Voltage	+ 32	٧
P <sub>tot</sub>	Power Dissipation N, J Suffix D Suffix	500 400	mW
_	Output Short-circuit Duration	INDEFINITE	_
l <sub>id</sub>	Input Current – (note 6)	50	mA
Toper	Operating Free Air Temperature Range	- 40 to + 105	°C
T <sub>stg</sub>	Storage Temperature Range	- 65 to + 150	°C

#### SCHEMATIC DIAGRAM (1/4 LM2902)



CASE	Inverting Inputs	Non-inverting Inputs	Vcc	Vċc	Outputs
DIP14 CERDIP14 SO14	2, 6, 9, 13	3, 5, 10, 12	11	4	1, 7, 8, 14

#### **ELECTRICAL CHARACTERISTICS**

 $V_{CC}^{+}=+5$  V,  $V_{CC}=$  Ground,  $V_{O}=1.4$  V  $\textbf{LM2902}: -40 \leq T_{amb} \leq +105$  °C (unless otherwise specified)

	Parameter			LM2902			
Symbol				Тур.	Max.	Unit	
V <sub>IO</sub>	Input Offset Voltage (note 3) $T_{amb} = + 25 \text{ °C}$ $T_{min} \le T_{amb} \le T_{max}$			2	5 7	mV	
I <sub>IO</sub>	$\begin{array}{l} \text{Input Offset Current} \\ T_{amb} = + 25 \ ^{\circ}\text{C} \\ T_{min} \leq T_{amb} \leq T_{max} \end{array}$			2	20 40	nA	
I <sub>IB</sub>	Input Bias Current (note 2) $T_{amb} = + 25 \text{ °C}$ $T_{min} \le T_{amb} \le T_{max}$			20	100 200	nA	
A <sub>VD</sub>	Large Signal Voltage Gain		50 25	100		V/mV	
S <sub>VR</sub>	Supply Voltage Rejection Ratio (R <sub>S</sub> $\leq$ T <sub>amb</sub> = + 25 °C T <sub>min</sub> $\leq$ T <sub>amb</sub> $\leq$ T <sub>max</sub>	10 kΩ)	65 65	110		dB	
I <sub>CC</sub>	Supply Current, all Amp, no Load $T_{amb} = + 25  ^{\circ} C$ $T_{min} \leq T_{amb} \leq T_{max}$	V <sub>CC</sub> = + 5 V V <sub>CC</sub> = + 30 V V <sub>CC</sub> = + 5 V V <sub>CC</sub> = + 30 V		0.7 1.5 0.8 1.5	1.2 3 1.2 3	mA	
Vı	Input Voltage Range (note 4) $T_{amb} = + 25 \text{ °C}$ $T_{min} \le T_{amb} \le T_{max}$	V <sub>CC</sub> = + 30 V	0		V <sub>CC</sub> - 1.5 V <sub>CC</sub> - 2	V	
CMR	Common-mode Rejection Ratio (R <sub>S</sub> $\leq$ T <sub>amb</sub> = + 25 °C T <sub>min</sub> $\leq$ T <sub>amb</sub> $\leq$ T <sub>max</sub>	10 kΩ)	70 60	80		dB	
I <sub>O</sub>	Output Short-circuit Current $(V_1^+ = + 1 \ V, V_{\overline{1}} = 0 \ V, V_{CC} = + 15 \ V)$ $T_{amb} = + 25 \ ^{\circ}C$ $T_{min} \le T_{amb} \le T_{max}$		20 10	40	60	mA	
I <sub>sink</sub>	Output Current Sink $ (V_1^+ = -1 \ V, V_1^- = 0 \ V) $ $V_{CC} = +15 \ V $ $V_0 = +0.2 \ V $	$T_{amb}$ = + 25 °C $T_{min} \le T_{amb} \le T_{max}$ $T_{amb}$ = + 25 °C $T_{min} \le T_{amb} \le T_{max}$	10 10 12 12	20 50		mA μA	
V <sub>OPP</sub>	Output Voltage Swing T <sub>amb</sub> = + 25 °C	R <sub>L</sub> ≥ 2 kΩ	0		V <sub>CC</sub> - 15	V	
	$T_{min} \le T_{amb} \le T_{max}$	$R_L \ge 2 k\Omega$	0		V <sub>CC</sub> - 2		
V <sub>ОН</sub>	$\begin{array}{l} \text{High Level Output Voltage} \\ (V_{CC} = + 30 \text{ V}) \\ \text{Tamb} = + 25 \text{ °C} \\ \text{Tmin} \leq \text{Tamb} \leq \text{Tmax} \\ \text{Tamb} = + 25 \text{ °C} \\ \text{Tmin} \leq \text{Tamb} \leq \text{Tmax} \end{array}$	$R_L = 2 \text{ k}\Omega$ $R_L = 10 \text{ k}\Omega$	26 26 27 27	27 28		V	


#### **ELECTRICAL CHARACTERISTICS** (continued)

	Parameter		LM2902		
Symbol			Тур.	Max.	Unit
V <sub>OL</sub>	Low Level Output Voltage ( $R_L < 10 \text{ k}\Omega$ ) $T_{amb} = + 25 \text{ °C}$ $T_{min} \le T_{amb} \le T_{max}$		5	20 20	V
Svo	Slew-rate ( $V_1 = 0.5 \text{ to } 3 \text{ V}, R_L = 2 \text{ k}\Omega$ $C_1 < 100 \text{ pF}, T_{amb} = +25 ^{\circ}\text{C}, \text{ unity gain, } V_{CC} = 15 \text{ V})$		0.4		V/µs
GBP	Gain Bandwidth Product, $V_{CC}$ = 30 V (f = 100 kHz, $T_{amb}$ = + 25 °C, $V_{IN}$ = 10 mV, $R_L$ = 2 kΩ, $C_L$ = 100 pF)	0 7	1.3	18	MHz
THD	Total Harmonic Distortion (f = 1 kHz, $A_V$ = 20 dB, $R_L$ = 2 k $\Omega$ , $V_O$ = 2 $V_{pp}$ , $C_L$ < 100 pF, $T_{amb}$ = + 25 °C, $V_{CC}$ = 30 V)		0 015		%
V <sub>n</sub>	Equivalent Input Noise Voltage (f = 1 kHz, $R_g$ = 100 $\Omega$ , $V_{CC}$ = 30 V)		40		nV/√Hz
DV <sub>10</sub>	Average Temperature Coefficient of Input Offset Voltage $T_{min} \leq T_{amb} \leq T_{max}$		7	30	μV/°C
DI <sub>IO</sub>	Average Temperature Coeff. of Input Offset Current $T_{min} \leq T_{amb} \leq 25~^{\circ}\text{C}$		10	300	pA/°C
V <sub>0</sub> 1/V <sub>0</sub> 2	Channel Separation – (note 5) 1 kHz $\leq$ f $\leq$ 20 kHz		120		dB


- Notes: 1 Short-circuits from the output to  $V_{CC}$  can cause excessive heating if  $V_{CC} > 15$  V. The maximum output current is approximatively 40 mA independent of the magnitude of  $V_{CC}$ . Destructive dissipation can result from simultaneous short-circuits on all amplifiers
  - 2 The direction of the input current is out of the IC. This current is essentially constant, independent of the state of the output so no loading change exists on the input lines.
  - $3 V_0 = 1.4 \text{ V}, R_5 = 0, 5 \text{ V} < V_{CC} < 30 \text{ V}, 0 < V_1 < V_{CC} 1.5 \text{ V}$
  - 4 The input common-mode voltage of either input signal voltage should not be allowed to go negative by more than 0.3 V. The upper end of the common-mode voltage range is V<sub>CC</sub> 1.5 V, but either or both inputs can go to +32 V without damage.
  - 5 Due to the proximity of external components insure that coupling is not originating via stray capacitance between these external parts. This typically can be detected as this type of capacitance increases at higher frequences.
  - 6 This input only exist when the voltage at any of the input leads is driven negative. It is due to the collector-base junction of the input PNP transistor becoming forward biased and thereby acting as input diode clamps. In addition to this diode action, there is also NPN parasitic action on the IC chip. This transistor action can cause the output voltages of the Op-amps to go to the V<sub>CC</sub> voltage level (or to ground for a large overdrive) for the time duration than an input is driven negative.

This is not destructive and normal output will set up again for input voltage higher than - 0.3 V











#### POWER SUPPLY VOLTAGE (V) E88LM124-04




Note: 8 - LM2902 : - 40  $C \le T_{amb} \le + 105 \ C$ 






# TEMPERATURE (°C) E88LM124-03




**POWER SUPPLY VOLTAGE (V)** E88LM124 05




E88LM124-07

#### REPONSE EN FREQUENCE EN BOUCLE **OUVERTE**




E88LM124-08

#### **VOLTAGE FOLLOWER PULSE RESPONSE**




E88LM124-10

#### **VOLTAGE FOLLOWER PULSE RESPONSE** (SMALL SIGNAL)




E88LM124-12

#### LARGE SIGNAL FREQUENCY RESPONSE




E88LM124-09

# **OUTPUT CHARACTERISTICS**




E88LM124-11

# **OUTPUT CHARACTERISTICS**




**OUTPUT SOURCE CURRENT (mA)** 


E88LM124-13




E88LM124-14



E88LM124-16




E88LM124-15




E88LM124-17

#### TYPICAL SINGLE - SUPPLY APPLICATIONS

#### AC COUPLED INVERTING AMPLIFIER




#### AC COUPLED NON-INVERTING AMPLIFIER




#### TYPICAL SINGLE - SUPPLY APPLICATIONS (continued)

#### NON-INVERTING DC GAIN




#### DC SUMMING AMPLIFIER




#### TYPICAL SINGLE SUPPLY APPLICATIONS (continued)

#### HIGH INPUT Z ADJUSTABLE GAIN DC INSTRUMENTATION AMPLIFIER




#### LOW DRIFT PEAK DETECTOR




#### TYPICAL SINGLE SUPPLY APPLICATIONS (continued)


#### **ACTIVE BANDPASS FILTER**



#### HIGH INPUT Z, DC DIFFERENTIAL AMPLIFIER




#### USING SYMMETRICAL AMPLIFIERS TO REDUCE INPUT CURRENT (GENERAL CONCEPT)




#### PACKAGE MECHANICAL DATA

#### 14 PINS - N SUFFIX - PLASTIC PACKAGE - J SUFFIX - CERDIP PACKAGE



#### 14 PINS - D SUFFIX - PLASTIC MICROPACKAGE





# LM2903

# LOW POWER LOW OFFSET VOLTAGE DUAL COMPARATOR


- WIDE SINGLE SUPPLY VOLTAGE RANGE OR DUAL SUPPLIES + 2 V TO + 36 V OR ± 1 V TO ± 18 V
- VERY LOW SUPPLY CURRENT DRAIN (0.8 mA) INDEPENDENT OF SUPPLY VOLTAGE (2 mW/comparator at + 5 V)
- LOW INPUT BIAS CURRENT : 25 nA TYP.
- LOW INPUT OFFSET CURRENT: ± 5 nA TYP.
- LOW INPUT OFFSET VOLTAGE: ± 1 mV TYP.
- INPUT COMMON-MODE VOLTAGE RANGE INCLUDES GROUND
- LOW OUTPUT SATURATION VOLTAGE : 250 mV TYP. (I<sub>O</sub> = 4 mA)
- DIFFERENTIAL INPUT VOLTAGE RANGE TO THE SUPPLY VOLTAGE
- TTL, DTL, ECL, MOS, CMOS COMPATIBLE OUTPUTS

#### DESCRIPTION

This device consists of two independent precision voltage comparators.

This comparator is designed specifically to operate from a single power supply over a wide range of voltages. Operation from split power supplies is also possible.


This comparator also have a unique characteris-tics in that the input common-mode voltage range includes ground even through operated from a single power supply voltage.



#### ORDER CODES

Part			Package			
Number			D	J		
LM2903	•	•	•			
Example: LM2903N						

#### PIN CONNECTIONS (top view)




#### **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	LM2903	Unit
Vcc	Supply Voltage	± 18 to 36	٧
V <sub>ID</sub>	Differential Input Voltage	36	٧
Vı	Input Voltage	- 0 3 to + 36	V
_	Output Short-circuit to Ground – (note 2)	Continuous	-
P <sub>tot</sub>	Power Dissipation – (note 1)	570	mW
Toper	Operating Free-air Temperature Range	- 40 to + 105	°C
T <sub>stg</sub>	Storage Temperature Range	- 65 to + 150	°C

- Notes: 1 For operating at high temperatures the LM2903 must be derated based on a + 125 C max junction temperature and a thermal resistance of 175 C/W which applies for the devices soldered on a printed circuit board, operating in a still air ambient
  - 2 Short-circuit from the output to V<sub>CC</sub> can cause excessive heating and eventual destruction. The maximum output current is approximately 20 mA, independent of the magnitude of V<sub>CC</sub>.

#### SCHEMATIC DIAGRAM (1/2 LM2903)



CASE	Outputs	Inverting Inputs	Non-inverting Inputs	Vcc	Vċc
MINICERDIP8 SO8 MINIDIP8	1, 7	3, 5	2, 6	4	8

#### **ELECTRICAL CHARACTERISTICS**

 $\begin{array}{l} \textbf{LM2903}: & -40 \ ^{\circ}\!C \leq T_{amb} \leq +\ 105 \ ^{\circ}\!C \\ ^{\star} = \geq V_{CC}^{\star} = +\ 5\ V,\ V_{CC}^{\star} = GND \end{array}$ 


Symbol	Parameter		LM2903		
		Min.	Тур.	Max.	Unit
V <sub>IO</sub>	Input Offset Voltage $-$ (note 3) $T_{amb} = + 25  ^{\circ}\text{C}$ $T_{min} \leq T_{amb} \leq T_{max}$	- 5 - 9	± 1	+ 5 + 9	mV
I <sub>IB</sub>	Input Bias Current – (note 4) $T_{amb} = + 25  ^{\circ}C$ $T_{min} \leq T_{amb} \leq T_{max}$	- 250 - 400	± 25	+ 250 + 400	nA
I <sub>IO</sub>	Input Offset Current $T_{amb} = + 25  ^{\circ}C$ $T_{min} \le T_{amb} \le T_{max}$	- 50 - 150	± 5 .	+ 50 + 150	nA
A <sub>VD</sub>	Large Signal Voltage Gain* ( $V_{CC}$ = + 15 V, $V_a$ = + 10 V, $R_L$ > 15 kΩ) $T_{amb}$ = + 25 °C	25	200		V/mV
Icc	Supply Current, no Load $V_{CC} = +30 \text{ V (all comparators)}$ $T_{amb} = 25 ^{\circ}\text{C}$ $T_{min} \leq T_{amb} \leq T_{max}$		0 4 1	1 25	mA
Vı	Input Voltage Range – (note 5) $T_{amb} = + 25  ^{\circ}C$ $T_{min} \le T_{amb} \le T_{max}$		0	Vcc - 1.5 Vcc - 2	V
$V_{\text{ID}}$	Differential Input Voltage $V_1 \ge 0$ V or if used $V_1^- = 0$ V (note 7)			Vċc	V
I <sub>OS</sub>	Output Sink Current $V_1$ $^+$ = 0 V, $V_1$ $^ \geq$ = 1 V, $V_0$ $\leq$ = + 1 5 V $T_{amb}$ = 25 °C	6	16		mA
V <sub>OL</sub>	Saturation Voltage $ \begin{array}{l} V_1 \ ^- \geq = 1 \ V, \ V_1 \ ^+ = 0 \ V, \ I_{OS} \leq = 4 \ \text{mA} \\ T_{amb} = 25 \ ^\circ C \\ T_{min} < T_{amb} < T_{max} \end{array} $	250	400 700		mV
Іон	High Level Output Current $V_1^+ \ge 1 V, V_1^- = 0 V$ $T_{amb} = 25  ^{\circ}C, V_O = + 5 V$ $T_{min} \le T_{amb} \le T_{max}, V_O = + 30 V$		0.1	1000	nA
t <sub>re</sub>	Response Time $V_L = +5 \text{ V}$ , $R_L = 5.6 \text{ k}\Omega - (\text{note 6})$ $T_{amb} = +25 ^{\circ}\text{C}$		13		μs
t <sub>rel</sub>	Large Signal Response Time $e_1 = TTL$ , $V_{re} = + 14 V$ , $V_L = 5 V$ $T_{amb} = 25 °C$		300		ns


Notes: 3 At output switch point,  $V_0 \approx 1.4$  V.  $R_S = 0$  with  $V_{CC}$  from 5 V to 30 V the full input common-mode range (0 V to  $V_{CC}$  - 1.5 V)


The upper end of the common-mode voltage range is  $V_{CC} - 1.5$  V, but either or both inputs can go to +.30 V without damage. The response time specified is for a 100 mV input step with 5 mV overdrive. For larger overdrive signals 300 ns can be obtained


The direction of the input current is out of the IC due to the PNP input stage. This current is essentially constant, independent of the state of the output, so no loading charge exists on the reference or input lines The input common-mode voltage of either input signal voltage should not be allowed to go negative by more than 0.3 V


Positive excursions of input voltage may exceed the power supply level. As long as the other voltage remains within the commonmode range the comparator will provide a proper output state. The low input voltage state must not be less than -03 V (or 03 V below the magnitude of the negative power supply, if used)













#### TYPICAL APPLICATIONS


#### BASIC COMPARATOR




#### **DRIVING CMOS**




#### **DRIVING TTL**




LOW FREQUENCY OP AMP



#### LOW FREQUENCY OP AMP




#### TRANSDUCER AMPLIFIER




#### TYPICAL APPLICATIONS (continued)


# LOW FREQUENCY OP AMP WITH OFFSET ADJUST



# ZERO CROSSING DETECTOR (SINGLE POWER SUPPLY)




#### TWO DECADE HIGH FREQUENCY VCO




#### TYPICAL APPLICATIONS (continued)

#### LIMIT COMPARATOR




#### CRYSTAL CONTROLLED OSCILLATOR




#### SPLIT-SUPPLY APPLICATIONS

## **Zero Crossing Detector**




## Comparator with a Negative Reference




#### PACKAGE MECHANICAL DATA

#### 8 PINS - PLASTIC DIP



## 8 PINS - PLASTIC MICROPACKAGE (SO)








## LOW POWER DUAL OPERATIONAL AMPLIFIER

- INTERNALLY FREQUENCY COMPENSATED
- LARGE DC VOLTAGE GAIN: 100 dB
- WIDE BANDWIDTH (unity gain): 1.1 MHz (temperature compensated)
- VERY LOW SUPPLY CURRENT/AMPLI 500 μA) - ESSENTIALLY INDEPENDENT OF SUPPLY VOLTAGE
- LOW INPUT BIAS CURRENT : 20 nA (temperature compensated)
- LOW INPUT OFFSET VOLTAGE: 2 mV
- LOW INPUT OFFSET CURRENT: 2 nA
- INPUT COMMON-MODE VOLTAGE RANGE INCLUDES GROUND
- DIFFERENTIAL INPUT VOLTAGE RANGE EQUAL TO THE POWER SUPPLY VOLTAGE
- LARGE OUTPUT VOLTAGE SWING 0 V TO (Vcc 1.5 V)



### DESCRIPTION

This circuit consists of two independent, high gain, internally frequency compensated which is designed specifically to operate from a single power supply over a wide range of voltages. The low power supply drain is independent of the magnitude of the power supply voltage.

Application areas include transducer amplifiers, dc gain blocks and all the conventional op-amp circuits which now can be more easily implemented in single power supply systems. For example, this circuit can be directly operated off the standard + 5 V power supply voltage which is used in logic systems and will easily provide the required interface electronics without requiring any additional power supply.


In the linear mode the input common-mode voltage range includes ground and the output voltage can also swing to ground, even through operated from only a single power supply voltage.

The gain-bandwidth product is temperature compensated.

The input bias current is temperature compensated.

#### ORDER CODES


Part	Temperature Range	Package		ge
Number		N	J	D
LM2904	- 40 °C to + 105 °C	•	•	•
Example L	M2904D			



#### **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	LM2904	Unit
Vcc	Supply Voltage	+ 32	V
Vı	Input Voltage	- 0.3 to + 32	٧
V <sub>ID</sub>	Differential Input Voltage	+ 32	V
_	Output Short-circuit Duration (note 2)	Indefinite	_
P <sub>tot</sub>	Power Dissipation	500	mW
I <sub>ID</sub>	Input Current (note 1)	50	mA
Toper	Operating Free-air Temperature Range	- 40 to +105	°C
T <sub>stg</sub>	Storage Temperature Range	- 65 to + 150	°C

## SCHEMATIC DIAGRAM (1/2 LM2904)



CASE	Inverting Inputs	Non - inverting Inputs	GND	Vcc	Outputs
MINIDIP8 MINICERDIP8 - SO8	2-6	3-5	4	8	1-7

#### **ELECTRICAL CHARACTERISTICS**

 $V_{CC}^{+}$  = + 5 V,  $V_{CC}^{-}$  = Ground,  $V_{O}$  = 1.4 V (unless otherwise specified)

**LM2904** :  $-40 \le T_{amb} \le +105 \ ^{\circ}C$ 

	Dt			LM2904		
Symbol	Parameter		Min.	Тур.	Max.	Unit
V <sub>IO</sub>	Input Offset Voltage (note 3) $T_{amb} = 25  ^{\circ}\text{C}$ $T_{min} \leq T_{amb} \leq T_{max}$			2	5 7	mV
I <sub>IO</sub>				2	20 40	nA
I <sub>IB</sub>	Input Bias Current (note 4) $T_{amb} = 25  ^{\circ}\text{C}$ $T_{min} \leq T_{amb} \leq T_{max}$			20	100 200	nA
A <sub>VD</sub>	Large Signal Voltage Gain		50 25	100		V/mV
SVR	Supply Voltage Rejection Ratio ( $R_S \le 10 \text{ K}\Omega$ ) $T_{amb} = 25 \text{ °C}$ $T_{min} \le T_{amb} \le T_{max}$		65 65	100		dB
I <sub>CC</sub>	Supply Current, all Amp, no Load $T_{amb} = 25  ^{\circ}\text{C},  V_{CC} = + 5  \text{V}$ $T_{min} \leq T_{amb} \leq T_{max}$ $T_{amb} = 25  ^{\circ}\text{C},  V_{CC} = + 30  \text{V}$ $T_{min} \leq T_{amb} \leq T_{max}$			0.7	1.2 1.2 2 2	mA
V <sub>1</sub>	Input Voltage Range (note 6) T <sub>amb</sub> = 25 °C		0		V <sub>CC</sub> - 1.5	V
	$T_{min} \le T_{amb} \le T_{max}$		0		V <sub>CC</sub> – 2	
CMR	Common-mode Rejection Ratio ( $R_S < 10 \text{ k}\Omega$ ) (note 3) $T_{amb} = 25 \text{ °C}$ $T_{min} \le T_{amb} \le T_{max}$		70 60	85		dB
I <sub>O</sub>	Output Short-circuit Current		20 10	40	60	mA
I <sub>sınk</sub>	Output Current Sink $ (V_i^+ = -1 \text{ V}, V_i = 0 \text{ V}) $ $V_{CC} = +15 \text{ V} $ $V_O = +0.2 \text{ V} $	$T_{amb} = + 25 \text{ °C}$ $T_{min} \le T_{amb} \le T_{max}$ $T_{amb} = + 25 \text{ °C}$ $T_{min} \le T_{amb} \le T_{max}$	10 10 12 12	20 50		mA μA
V <sub>OPP</sub>	Output Voltage Swing T <sub>amb</sub> = 25 °C	R <sub>L</sub> ≥ 2 kΩ	0		V <sub>CC</sub> - 1.5	V
	$T_{min} \le T_{amb} \le T_{max}$	$R_L \ge 2 k\Omega$	0		V <sub>CC</sub> – 2	

#### **ELECTRICAL CHARACTERISTICS** (continued)

	Parameter LM2904 Min. Typ.		LM2904		
Symbol			Parameter Min. Typ. M		Parameter Min. Typ.
V <sub>OH</sub>	High Level Output Voltage (V <sub>CC</sub> = 30 V)				V
	$T_{amb} = 25 ^{\circ}\text{C}$ $R_L = 2  \text{k}\Omega$ $T_{min} \le T_{amb} \le T_{max}$	26 26	27		
	$T_{amb} = 25$ °C $R_L = 10 \text{ k}\Omega$ $T_{min} \le T_{amb} \le T_{max}$	27 27	28		
V <sub>OL</sub>	Low Level Output Voltage $(R_1 \ge 10 \text{ k}\Omega)$				mV
	$T_{amb} = 25  ^{\circ}\text{C}$ $T_{min} \le T_{amb} \le T_{max}$		5	20 20	
S <sub>VO</sub>	Slew-rate (V <sub>I</sub> = 0 5 to 3 V, R <sub>L</sub> = 2 k $\Omega$ , C <sub>L</sub> $\leq$ 100 pF, T <sub>amb</sub> = 25 °C, unity gain) V <sub>CC</sub> = 15 V	03	0.6		V/µs
GBP	Gain Bandwidth Product (f = 100 kHz, $T_{amb}$ = 25 °C, $V_{CC}$ = 30 V $V_{IN}$ = 10 mV, $R_L$ = 2 k $\Omega$ , $Q_L$ = 100 pF)	0.7	1.1	1.6	MHz
THD	Total Harmonic Distortion (f = 1 kHz, $A_v$ = 20 dB, $R_L$ = 2 k $\Omega$ , $V_{CC}$ = 30 V $C_L \le$ 100 pF, $T_{amb}$ = 25 °C, $V_O$ = 2 $V_{PP}$ )		0.02		%
Vn	Equivalent Input Noise Voltage (f = 1 kHz, $R_g$ = 100 $\Omega$ , $V_{CC}$ = 30 V)		55		nV/√Hz
DV <sub>10</sub>	Input Offset Voltage Drift $T_{min} \le T_{amb} \le T_{max}$		7	30	μV/°C
DI <sub>IO</sub>	Input Offset Current Drift $T_{min} \le T_{amb} \le 25$ °C		10	300	pA/°C
V <sub>O1</sub> /V <sub>O2</sub>	Channel Separation (note 5) 1 kHz $\leq$ f $\leq$ 20 kHz		120		dB


Notes: 1 This input only exist when the voltage at any of the input leads is driven negative. It is due to the collector-base junction of the input PNP transistor becoming forward biased and thereby acting as input diode clamps In addition to this diode action, there is also NPN parasitic action on the IC chip. This transistor action can cause the output voltages of the Op-amps to go to the Vcc voltage level (or to ground for a large overdrive) for the time duration that an input is driven negative

This is not destructive and normal output will set up again for input voltage higher than - 0 3V


- 2 Short-circuits from the output to Vcc can cause excessive heating if Vcc > 15V. The maximum output current is approximatively 40mA independent of the magnitude of Vcc Destructive dissipation can result from simultaneous short-circuits on all amplifiers
- 3 V<sub>O</sub> = 1 4V, R<sub>S</sub> = 0, 5V < V<sub>CC</sub> < 30V, 0 < V<sub>I</sub> < V<sub>CC</sub> 1 5V
  4 The direction of the input current is out of the IC. This current is essentially constant, independent of the state of the output so no loading change exists on the input lines
- 5 Due to the proximity of external components insure that coupling is not originating via stray capacitance between these external parts. This typically can be detected as this type of capacitance increases at higher frequences
- The input common-mode voltage of either input signal voltage should not be allowed to go negative by more than 0 3V The upper end of the common-mode voltage range is  $V_{CC} - 1.5V$ But either or both inputs can go to + 32V without damage




#### **OPEN LOOP FREQUENCY RESPONSE (Note 3)**




#### LARGE SIGNAL FREQUENCY RESPONSE




#### **VOLTAGE FOLLOWER PULSE RESPONSE**





#### **OUTPUT CHARACTERISTICS**




#### COMMON-MODE REJECTION RATIO











TEMPERATURE (°C)




























E88LM108-27

## TYPICAL APPLICATIONS (single supply voltage) Vcc = + 5 VDC

#### AC COUPLED INVERTING AMPLIFIER




## AC COUPLED NON INVERTING AMPLIFIER




#### TYPICAL SINGLE - SUPPLY APPLICATIONS (continued)

#### NON-INVERTING DC GAIN




#### DC SUMMING AMPLIFIER




#### TYPICAL SINGLE SUPPLY APPLICATIONS (continued)

#### HIGH INPUT Z ADJUSTABLE GAIN DC INSTRUMENTATION AMPLIFIER




#### LOW DRIFT PEAK DETECTOR




## TYPICAL APPLICATIONS (single supply voltage) Vcc = + 5 Vpc (continued)

#### HIGH INPUT Z ADJUSTABLE-GAIN DC INSTRUMENTATION AMPLIFIER




#### LOW DRIFT PEAK DETECTOR




## TYPICAL APPLICATIONS (single supply voltage) Vcc = + 5 Vpc (continued)

## **ACTIVE BAND-PASS FILTER**




## PACKAGE MECHANICAL DATA (continued)

## 8 PINS - PLASTIC DIP OR CERDIP



## 8 PINS - PLASTIC MICROPACKAGE (SO)







## ST6010/11/12 ST6013/14

# 8 BIT HCMOS MICROCONTROLLERS WITH A/D CONVERTER

#### PRELIMINARY DATA

■ 8-BIT ARCHITECTURE

STATIC HCMOS OPERATION

■ 3.0 TO 6.0V SUPPLY OPERATING RANGE

■ 3.25µS TCYCLE (with 4MHz clock)

■ RUN, WAIT & STOP MODES

USER ROM:
RESERVED ROM:
DATA ROM:
DATA RAM:
32 BYTES
BYTES
BYTES
BYTES

 20-PIN DIP OR SO PLASTIC PACKAGE (ST6010, ST6011,ST6014)

■ 28-PIN DIP ON SO PACKAGE (ST6012, ST6013)

 6 PUSH-PULL BIDIRECTIONAL INPUTS/OUT-PUTS WITH 5mA DRIVING CAPABILITY (ST6010)

 7 PUSH-PULL BIDIRECTIONAL INPUTS/OUT-PUTS WITH 5mA DRIVING CAPABILITY (ST6011.ST6012)

 8 PUSH-PULL BIDIRECTIONAL INPUTS/OUT-PUTS WITH 5mA DRIVING CAPABILITY (ST6013, ST6014)

 8-BIT COUNTER WITH A 7-BIT PROGRAMM-ABLE PRESCALER (Timer)

■ HARDWARE ACTIVATED DIGITAL WATCH-DOG FUNCTION (ST6010, ST6012, ST6013, ST6014)

 SOFTWARE ACTIVATED DIGITAL WATCH-DOG/TIMER (ST6011)

8-BIT A/D CONVERTER WITH 3 (ST6011, ST6014), 7 (ST6010) AND 9 (ST6012, ST6013) ANALOG INPUTS AND SEPARATE ANALOG REFERENCE VOLTAGE (not available in ST6010)

 ONE LEVEL OR EDGE SENSITIVE EXTERNAL INTERRUPT INPUT

■ ON-CHIP CLOCK OSCILLATOR

■ BYTE EFFICIENT INSTRUCTION SET

■ BIT TEST AND JUMP INSTRUCTIONS

 WAIT, STOP (ST6011 only) AND BIT MANIPU-LATION INSTRUCTIONS

■ TRUE LIFO 4 LEVEL STACK

9 POWERFUL ADDRESSING MODES

■ THE ACCUMULATOR, THE X, Y, V & W REG-ISTERS, THE PORT AND PERIPHERALS DATA/CONTROL REGISTERS ARE AD-DRESSED IN THE DATA SPACE AS RAM LO-CATIONS ■ THE DEVELOPMENT TOOL OF THE ST601X MICROCONTROLLER FAMILY CONSISTS OF THE EMS6-HW/B1X EMULATION AND DEVELOPMENT PACKAGE CONNECTED VIA A STANDARD RS232 SERIAL LINE TO AN IBM PC. THE ST60P1X PIGGYBACK ROMLESS VERSION IS AVAILABLE




Figure 1: ST6010 - ST6011 - ST6012 Pin Configurations.





Figure 2: ST6013 - ST6014 Pin Configurations.




#### **GENERAL DESCRIPTION**

The ST6010, ST6011, ST6012, ST6013 and ST6014 microcontrollers are members of the 8-bit HCMOS ST60XX family, a series of devices oriented to low-medium complexity applications. All ST60XX members are based on a building block approach: to a common core is associated a combination of on-chip peripherals (macrocells) available from a standard library to form around the core all the existing and future ST6 devices. These peripherals are designed with the same core technology giving full compatibility, short design and testing

time. The macrocells of the ST6010/11/12/13/14 are: the Timer that includes an 8-bit counter with a 7-bit software programmable prescaler (Timer), the 8-bit A/D Converter with a different number of analog inputs (ADC) with separate analog reference voltage (ST6012, ST6014 only), the hardware (ST6010/12/13/14) or software (ST6011) activated digital watchdog/timer (DWD). Thanks to these peripherals these devices are well suited for automotive and industrial controls applications.

Figure 3: ST601X Block Diagram.



#### PIN DESCRIPTION

 $V_{DD}$  and  $V_{SS}$ . Power is supplied to the MCU using these two pins.  $V_{DD}$  is power and  $V_{SS}$  is the ground connection.

OSCIN, OSCOUT. These pins are internally connected to the on-chip oscillator circuit. A crystal quartz or a ceramic resonator has to be connected between these two pins in order to allow a right operating of the MCU. A signal can be also provided to the OSCIN pin as external clock. The OSCIN pin is the input pin, the OSCOUT pin is the output pin.

**RESET**. The active low RESET pin is used to restart the microcontroller at the beginning of its program.

TEST. The TEST (mode select) pin is used to place the MCU into special operating mode. If TEST is held at +5V the MCU enters the normal operating mode. If TEST is held at zero when reset is active the test operating mode is automatically selected (the user should connect this pin to V<sub>DD</sub> for normal operation).

INT/PA7 (\*). The INT pin provides the capability for asynchronous applying an external interrupt to the

MCU. This pin is active low on ST6010, ST6012 and is connected together with the I/O line PA7. On ST6014 is active low but is not connected to I/O line PA7. On ST6011 the interrupt pin is falling edge sensitive while on ST6013 the external interrupt line is not available. (\*) The PA7/INT connection is implemented only on ST6010 and ST6012.

PA0-PA7. These 8 lines are organized as one I/O port (A). Each line may be configured as either an input or an output under software control of the data direction register. Port A has a push-pull output configuration with 5mA drive capability and schmitt trigger inputs. (\*) PA3 is not available in ST6010 and ST6011. On ST6010 and ST6012 PA7 and the external interrupt line are connected together.

**A1-A9.** These 9 pins are the analog inputs for the on-chip 8-bit A/D converter. The user can select by software which analog channel has to be converted. The following table summarizes the A/D pins available for the different devices.

**Table 1**: A/D Available Inputs for Different ST601X Products.

A/D Input	ST6010	ST6011	ST6012	ST6013	ST6014
A1	Pın 4	NA	Pin 12	Pin 12	NA
A2	Pin 3	NA	Pin 11	Pin 11	NA
A3	Pin 2	NA	Pin 10	Pin 10	NA
A4	NA	NA	Pin 9	Pin 9	NA
A5	Pin 1	Pın 1	Pın 8	Pin 8	Pin 1
A6	NA	NA	Pin 7	Pın 7	NA
A7	Pin 20	NA	Pin 6	Pin 6	NA
A8	Pin 19	Pin 19	Pin 5	Pin 5	Pın 20
A9	Pin 18	Pin 18	Pin 4	Pin 4	Pin 19

 $AV_{DD}$ ,  $AV_{SS}$ . These pins are used to provide a separate reference voltage to the A/D converter in order to allow high precision conversion. These pins are not available on ST6010. On ST6014 only  $AV_{DD}$  is available.

**TIMER.** This is the timer I/O pin. In input mode it is connected to the prescaler and acts as external


timer clock (DOUT=TOUT=0) or as control gate for the internal timer clock (DOUT=1,TOUT=0). In the output mode the timer pin outputs the data bit when a time out occurs. This pin is not available in ST6010.

#### ST60XX CORE

The CORE of the ST60XX Family is implemented independently from the I/O or memory configuration. Consequently, it can be treated as an independent central processor communicating with I/O and memory via internal addresses, data, and control buses. The in-core communications are ar-

ranged as shown in the following block diagram figure; the controller being externally linked to both the reset and the oscillator while the core is linked to the dedicated on-chip macrocells peripherals via the serial data bus and indirectly for interrupt purposes, through the control registers.

Figure 4: ST60XX Core Block Diagram.



#### INPUT/OUTPUT PORT

The ST601X has one I/O port (A), each I/O line can be individually programmed either in the input mode or the output mode. ST6010 has 6 I/O lines, while 7 are available on ST6011 and ST6012 and 8 on ST6013 and ST6014. The input mode allows configuring the lines in the high impedance state. The lines are organized in one port (port A). The port occupies two registers in the data space, there being one register, the DATA register (DR, location 00H),

used to read the logic level values of the lines programmed in the input mode or to write the logic value of the signal to be output on the lines configured in the output mode, and another, the DATA DIRECTION register (DDR, location 04H), that allows the selection of the direction of each pin (input or output). In input mode the data register remains unchanged as the logic value at port pins is read directly into the shift register of the port macrocell.

#### TIMER

The Timer peripheral consists of an 8-bit counter with a 7-bit programmable prescaler, thus giving a maximum count of 2<sup>15</sup>, and a control logic that allows configuring the peripheral in three operating modes. The content of the 8-bit counter can be read/written in the Timer/Counter register TCR that can be addressed in the data space as RAM loca-

tion at the 13H address. The state of the 7-bit prescaler can be read in the PSC register at the 12H address. The control logic device can be managed thanks to the TSCR register (14H address). On ST6011, ST6012, ST6013 and ST6014 the external Timer pin is available for the user.

#### DIGITAL WATCHDOG/TIMER

The digital watchdog/timer of the ST601X devices consists of a down counter that can be used to provide a controlled recovery from a software upset. On ST6010, ST6012, ST6013 and ST6014 it is automatically initialized after reset so that this function does not need to be activated by the user program. As the watchdog function is always activated this down counter can't be used as a timer. On the ST6011 the watchdog activation can be controlled

by the user software so that the watchdog can be used as a simple 7-bit timer for general purpose counting.

The watchdog is using one data space register (DWDR location 18H) and the watchdog time can be programmed using the 6MSbits in the watchdog register. The check time can be set differently for different routines within the general program.

#### 8-BIT A/D CONVERTER

The ST601X A/D converter is an 8-bit analog to digital converter with 3 (ST6011, ST6014), 7 (ST6010), 9 (ST6012, ST6013) analog inputs offering 8-bit resolution with  $\pm$  1/2 bit of linearity and a conversion time of 150uS (clock frequency of 4MHz). The A/D

converter also offers separate analog reference voltage pins. The ST601X A/D peripheral converts by a process of successive approximations using a clock frequency from 100 to 500kHz. The clock is derived from the oscillator with a division factor of

twelve.

## DEVELOPMENT SUPPORT & EMULATION SYSTEM

The ST60XX development system offers powerful in-circuit emulator and easy-to-use sets (dedicated boards) of modular hardware and software tools to

shorten the total system development time of the final application. The ST60XX emulator offers emulation power with plug-in flexibility in the selection of emulation hardware modules for the dedicated macrocells. The emulator can be interfaced with a standard RS232 serial link to industry standard MS-DOS

personal computers. The ST60P1X piggyback version is also available to provide flexibility in prototypes or pre-production.

ever it is advised to take normal precaution to avoid

#### **ABSOLUTE MAXIMUM RATINGS**

This product contains devices to protect the inputs against damage due to high static voltages, how-

ever it is advised to take normal precaution to avoid application of any voltage higher than maximum rated voltages. For proper operation it is recommended that V<sub>1</sub> and V<sub>0</sub> must be higher than V<sub>SS</sub> and smaller than V<sub>DD</sub>. Reliability is enhanced if unused

Symbol	Parameter	Value	Unit
V <sub>DD</sub>	Supply Voltage	- 0.3 to 7.0	V
Vı	Input Voltage	$V_{SS} - 0.3 \text{ to } V_{DD} + 0.3$	V
Vo	Output Voltage	$V_{SS} - 0.3$ to $V_{DD} + 0.3$	V
Io	Current Drain per Pin Excluding V <sub>DD</sub> & V <sub>SS</sub>	± 10	mA
IV <sub>DD</sub>	Total Current into V <sub>DD</sub> (source)	50	mA
IVss	Total Current out of V <sub>SS</sub> (sink)	50	mA
PD	Total Power Dissipation	18	mW
ESD	ESD Susceptibility	2000 <sup>(1)</sup>	٧
T <sub>stg</sub>	Storage Temperature	- 65 to 150	°C

inputs are connected to an appropriated logic voltage level (V<sub>DD</sub> or V<sub>SS</sub>).

Notes: 1 MIL 883B Mode, 100pF through 1  $5K\Omega$ 

#### RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
T <sub>A</sub>	Operating Temperature	6 Version 7 Version	- 40 - 40		85 110	°C
V <sub>DD</sub>	Operating Supply Voltage		3		6	V
fosc	Oscillator Frequency	$V_{DD} = 4.5 - 6.0V$	0		4	MHz
fosc	Oscillator Frequency	V <sub>DD</sub> = 3.5V	0		1	MHz
fosc	Oscillator Frequency	V <sub>DD</sub> = 3.0V	0		0.5	MHz
AV <sub>DD</sub> AV <sub>SS</sub>	Analog Supply Voltage		V <sub>SS</sub>		V <sub>DD</sub>	٧

<sup>2.</sup> Stresses above those listed as "absolute maximum ratings" may cause permanent damage to the device. This is a stress

#### THERMAL CHARACTERISTICS

R <sub>th(J-A)</sub>	Thermal Resistance Plastic DIP 20	Max.	130	°C/W
' '	Plastic DIP 28		80	
	Plastic SO 20		160	
	Plastic SO 28			



rating only and functional operation of the device at these conditions is not implied. Exposure to maximum rating condi-

tions for extended periods may affect device relia-

Note : On ST6010 AV $_{DD}$  and AV $_{SS}$  are internally connected to digital  $V_{SS}$  and  $V_{DD}$ 

#### POWER CONSIDERATIONS

The average chip-junction temperature, Tj, in Celsius can be obtain from :

$$Ti = TA + PD \times RthJA$$

where: TA = Ambient Temperature, RthJA = Package thermal resistance (junction-to ambient, PD = Pint + Pport,

Pint =  $I_{DD} \times V_{DD}$  (chip internal power),

Pport = Port power dissipation (determined by the user).

For most applications, Pport < Pint and the former can be neglected. Pport may become significant if the device is configured to drive darlington bases or sink LED loads. An approximate relationship between PD and TJ (if Pport is neglected) is:

$$PD = K (TJ + 273).$$

Solving previous equations gives:

 $K = PD \times (TA + 273) + RthJA \times PD^2$ 

#### DC ELECTRICAL CHARACTERISTICS

 $T_A = -40$  to 85°C unless otherwise specified.

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V <sub>P</sub>	Positive Threshold	All I/O Lines $V_{DD} = 3.0V$ $V_{DD} = 4.5V$ $V_{DD} = 5.5V$	1.8 2.8 3.6	2.0 3 2 4.0	2.2 3.8 4.4	V
V <sub>N</sub>	Negative Threshold	All I/O Lines $V_{DD} = 3.0V$ $V_{DD} = 4.5V$ $V_{DD} = 5.5V$	1.1 1.6 2.0	1.3 2.0 2.4	1.5 2.4 2.8	V
V <sub>H</sub>	Hysteresis Voltage	All I/O Lines $V_{DD} = 3.0V$ $V_{DD} = 4.5V$ $V_{DD} = 5.5V$	0.6 0.9 1.1	0.8 1.2 1.6	0.9 1.4 1.8	٧
V <sub>IL</sub>	Input Low Level Voltage	RESET PIN $V_{DD} = 3.0V$ $V_{DD} = 4.5V$ $V_{DD} = 5.5V$			0.90 1 35 1.65	٧
V <sub>IL</sub>	Input Low Level Voltage	INT PIN $V_{DD} = 3.0V$ $V_{DD} = 4.5V$ $V_{DD} = 5.5V$			0.90 1 35 1.65	٧
V <sub>IH</sub>	Input High Level Voltage	RESET PIN $V_{DD} = 3.0V$ $V_{DD} = 4.5V$ $V_{DD} = 5.5V$	2.10 3.15 3.85			V
V <sub>IH</sub>	Input High Level Voltage	INT PIN $V_{DD} = 3.0V$ $V_{DD} = 4.5V$ $V_{DD} = 5.5V$	2.10 3.15 3.85			٧
V <sub>OL</sub>	Low Level Output Voltage	All I/O Lines I $_{O}$ < 1 $\mu$ A $V_{DD}$ = 3.0V $V_{DD}$ = 5.5V			0.1 0.1	V
V <sub>OL</sub>	Low Level Output Voltage	All I/O Lines $I_{OL} < 5mA$ $V_{DD} = 4.5V$ $V_{DD} = 5.5V$			0.8 0.8	V
V <sub>OH</sub>	High Level Output Voltage	All I/O Lines $I_O < 1\mu A$ $V_{DD} = 3.0V$ $V_{DD} = 5.5V$	2.9 5.4			V
V <sub>OH</sub>	High Level Output Voltage	All I/O Lines $I_{OH} = -5mA$ $V_{DD} = 4.5V$ $V_{DD} = 5.5V$	3 0 4.0			V

## DC ELECTRICAL CHARACTERISTICS (continued)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
1 <sub>IL</sub> , 1 <sub>IH</sub>	Input Leakage Current	All Digital Inputs $V_{ID} = V_{DD} \text{ or } V_{SS}$ $V_{DD} = 3.0V$ $V_{DD} = 5.5V$		0.1 0.1	1.0 1.0	μА
I <sub>IL</sub> , I <sub>IH</sub>	Input Leakage Current	All A/D Conv. Inputs $V_{ID} = V_{DD} \text{ or } V_{SS}$ $V_{DD} = 3 \text{ OV}$ $V_{DD} = 5.5 \text{V}$		0.1 0.1	1.0 1.0	μА
V <sub>ON</sub>	Trigger Level ON Voltage	RESET $V_{DD} = 3.0V$ $V_{DD} = 4.5V$ $V_{DD} = 5.5V$			1.0 1.5 1.7	٧
V <sub>OFF</sub>	Trigger Level OFF Voltage	RESET $V_{DD} = 3.0V$ $V_{DD} = 4.5V$ $V_{DD} = 5.5V$	2.0 3.0 3.8			V
I <sub>DD</sub>	Supply Current RUN Mode	ILoad = 0mA Fosc = 0.5MHz $V_{DD}$ = 3.0V Fosc = 4.0MHz $V_{DD}$ = 5.5V			2.0	mA mA
I <sub>DD</sub>	Supply Current WAIT Mode	ILoad = 0mA Fosc = 0.5MHz $V_{DD}$ = 3.0V Fosc = 4.0MHz $V_{DD}$ = 5.5V			1.0	mA mA
1 <sub>DD</sub>	Supply Current STOP Mode	Note 1 ILoad = 0mA $V_{DD} = 3.0V$ $V_{DD} = 5.5V$			3 10	μ <b>Α</b> μ <b>Α</b>

#### AC ELECTRICAL CHARACTERISTICS

 $T_A = -40$  to 85°C unless otherwise specified.

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
fosc	Oscillator Frequency	Crystal or External Clock				MHz
	, ,	$V_{DD} = 3.0V$	DC		0.5	
		$V_{DD} = 4.5V$	DC		4	
		$V_{DD} = 5.5V$	DC		4	
tsu	Oscillator Start-up Time	$V_{DD} = 3.0V$			15	mS
	·	$V_{DD} = 4.5V$			10	
		$V_{DD} = 5.5V$			10	
tHI	Level Interr. Hold Time	V <sub>DD</sub> = 3.0V	5*tcyc			μs
		$V_{DD} = 4.5V$	1			
C <sub>IN</sub>	Input Capacitance	All Inputs Pins			10	pF
Соит	Output Capacitance	All Output Pins			15	pF

#### A/D CONVERTER CHARACTERISTICS

 $T_A = -40$  to  $85^{\circ}$ C unless otherwise specified.

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
Res	Resolution		8	8	8	Bit
Lin	Non Linearity	Max Deviation from the Best Straight Line			± 1/2	LSB
Qe	Quantization Error	Uncertainly due to converter resolution.			± 1/2	LSB
ZO	Zero Offset	V <sub>in</sub> = AV <sub>SS</sub>			1	LSB
FSO	Full Scale Offset	$V_{in} = AV_{DD}$			1	LSB
tc	Conversion Time	f <sub>OSC</sub> = 4MHz <sup>(1)</sup>		150		μs
V <sub>AN</sub>	Conversion Range		AVss		AV <sub>DD</sub>	V
ZIR	Zero Input Reading	Conversion result when $V_{in} = AV_{SS}$ .	00			Hex
FSR	Full Scale Reading	Conversion result when $V_{in} = AV_{DD}$ .			FF	Hex
AV <sub>SS</sub> AV <sub>DD</sub>	Analog Reference	(2)	V <sub>SS</sub>		V <sub>DD</sub>	V
AC <sub>IN</sub>	Analog Input Capacitance				5	pF
ASI	Analog Source Impedance				30	ΚΩ
SSI	Analog Refer. Supply Imped.				2	ΚΩ

where K is constant pertaining to the particular part. K can be determined from the equation by measuring

#### TIMER CHARACTERISTICS

TA = -40 to  $85^{\circ}C$  unless otherwise specified

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
tRes	Timer Resolution		1 fo . 12			S
f <sub>IN</sub>	Input Frequency on TIMER Pin	$V_{DD} = 3.0V$ $V_{DD} = 4.5V$		1/4 fosc		MHz

#### ORDERING INFORMATION

The following chapter deals with the procedure for transfer the Program/Data ROM codes to SGS-THOMSON.

Communication of the ROM content. To communicate the contents of Program/Data ROM memories to SGS-THOMSON, the customer has to send one 2764 EPROM that must be programmed as follows:

0000H-087FH Reserved (Should be filled with FFH)

0880H-0F9FH User program

0FA0H-0FFBH Reserved (Should be filled with FFH)

0FFCH Interrupt vector LOW byte
0FFDH Interrupt vector HIGH byte
0FFEH Reset vector LOW byte
0FFFH Reset vector HIGH byte

the Data ROM space (32 Bytes) of the microcontroller must be placed in the EPROM from:

1160H-117FH

All unused bytes must be filled with FFH. For shipment to SGS-THOMSON the EPROM should be placed in a conductive IC carrier and packaged carefully.

Listing Generation & Verification. When SGS-THOMSON receives the EPROM a computer listing is generated from the EPROM. This listing correspond exactly to the mask that will be used to produce the microcontroller. Then the listing is returned to the customer that must thoroughly check, complete, sign and return it to SGS-THOMSON. SGS-THOMSON will also program one 2764 EPROM from the data file corresponding to the listing to help the customer in its verification. The signed listing constitutes a part of the contractual agreement for the creation of the customer mask. SGS-THOMSON sales organization will provide detailed information on contractual points.

#### ST601X Part Number

	ST60YYB6/XX	
Device		Customer ROM Code
Package		Temperature Range

Device : ST6010, ST6011, ST6012, ST6013, ST6014 Package: B:Pin Plastic Dual-in-Line, M:Plastic SO

Temperature range: -40°C to 85°C 6 Temperature range: -40°C to 110°C 7

Marking: it is by default equivalent to the sales type (part number). If a special marking is required see at-

tached option list chart.

Temperature range :  $-40^{\circ}$ C to  $85^{\circ}$ C 6 Temperature range :  $-40^{\circ}$ C to  $110^{\circ}$ C 7

Marking: it is by default equivalent to the sales type (part number). If a special marking is required see at-

tached option list chart.

#### ST601X MICROCONTROLLER OPTION LIST

Customer Address Contact Phone No Reference					
Device	[]	(d)			
Package	[]	(p)			
Temperature Range	[]	(t)			
For marking one line v	vith	11 characters maximum is possible			
Special Marking [] (y/ı	n)	Line 1 "" (M)			
[d] 1 = ST6010, 2 = ST6011, 3 = ST6012, 4 = ST6013, 5=ST6014					
[p] B = Plastic Dual in Line, M = Plastic SO					
(t) $6 = -40 \text{ to } 85^{\circ}\text{C}$ $7 = -40 \text{ to } 110^{\circ}\text{C}$					





## 8 BIT HCMOS MCUS WITH A/D CONVERTER & LCD DRIVER

#### PRELIMINARY DATA

8-BIT ARCHITECTURE

STATIC HCMOS OPERATION

■ 3.0 TO 6.0 V SUPPLY OPERATING RANGE

■ 3.25US TCYCLE (with 4 MHz clock)

RUN, WAIT & STOP MODES

■ USER ROM : ■ RESERVED ROM : 3876 BYTES 220 BYTES 64 BYTES

■ DATA ROM: 64 BYTES
■ DATA RAM: 64 BYTES

■ 44-PIN PLASTIC PLCC PACKAGE (ST6040)

48-PIN PLASTIC DUAL IN LINE PACKAGE (ST6041)

■ 15 PUSH-PULL BIDIRECTIONAL IN-PUTS/OUTPUTS WITH 5mA DRIVING CAPA-BILITY (ST6040)

■ 16 PUSH-PULL BIDIRECTIONAL IN-PUTS/OUTPUTS WITH 5mA DRIVING CAPA-BILITY (ST6041)

 TWO 8-BIT COUNTER WITH A 7-BIT PRO-GRAMMABLE PRESCALER (Timer)

 DIGITAL SOFTWARE ACTIVATED WATCH-DOG/TIMER (DSWD)

- 8-BIT A/D CONVERTER WITH 3 ANALOG IN-PUTS
- 18 LINES LCD DRIVER WITH 2:1 MULTIPLEX-ING (36 segments driving, ST6040)
- 20 LINES LCD DRIVER WITH 2:1 MULTIPLEX-ING (40 segments driving, ST6041)
- ONE EXTERNAL RISING EDGE SENSITIVE IN-TERRUPT INPUT (ST6040)
- ONE EXTERNAL FALLING EDGE SENSITIVE INTERRUPT INPUT (ST6041)
- ON-CHIP CLOCK OSCILLATOR
- POWER-ON RESET
- BYTE EFFICIENT INSTRUCTION SET
- BIT TEST AND JUMP INSTRUCTIONS
- WAIT, STOP AND BIT MANIPULATION IN-STRUCTIONS
- TRUE LIFO 4 LEVEL STACK
- 9 POWERFUL ADDRESSING MODES
- THE ACCUMULATOR, THE X, Y, V & W REGISTERS, THE PORT AND PERIPHERALS DATA/CONTROL REGISTERS ARE ADDRESSED IN THE DATA SPACE AS RAM LOCATIONS
- THE DEVELOPMENT TOOL OF THE ST604X MICROCONTROLLERS CONSISTS OF THE EMS6-HW/B4X EMULATION AND DEVELOP-

MENT SYSTEM CONNECTED VIA A STAND-ARD RS232 SERIAL LINE TO AN MS-DOS PC

■ ST60R4X IS THE ROMLESS VERSION




Figure 1: ST6040 Pin Configuration.





Figure 2: ST6041 Pin Configuration.




#### **GENERAL DESCRIPTION**

The ST6040 and ST6041 microcontrollers are powerful members of the 8-bit HCMOS ST60XX family, a series of devices oriented to low-medium complexity applications. All ST60XX members are based on a building block approach: to a common core is associated a combination of on-chip peripherals (macrocells) available from a standard library to form around the core all the existing and future ST6 devices. These peripherals are designed with the same core technology giving full compatibility,

short design and testing time. The macrocells of the ST6040/ST6041 are: two Timers each including an 8-bit counter with a 7-bit software programmable prescaler (Timer), the 8-bit A/D Converter with 3 analog inputs, the liquid crystal display driver (LCD) with 18x2 (ST6040) and 20x2 (ST6041) lines (36/40 segments), the software activated digital watch-dog/timer (DSWD). Thanks to these peripherals the ST6040/ST6041 are well suited to consumer, automotive and industrial controls applications.

Figure 3: ST6040 and ST6041 Block Diagram.



#### PIN DESCRIPTION

V<sub>DD</sub> and V<sub>SS</sub>. Power is supplied to the MCU using these two pins. V<sub>DD</sub> is power and V<sub>SS</sub> is the ground connection

**OSCIN, OSCOUT.** These pins are internally connected with the on-chip oscillator circuit. A crystal quartz or a ceramic resonator has to be connected between these two pins in order to allow a right operating of the MCU. The OSCIN pin is the input pin, the OSCOUT pin is the output pin.

**RESET.** The active low RESET pin is used to restart the microcontroller at the beginning of its program.

**INT.** The INT pin provides the capability for asynchronous applying an external interrupt to the MCU.This pin is rising edge sensitive on ST6040 and falling edge sensitive on ST6041.

**PA0-PA7.** These 8 lines are organized as one I/O port (A). Each line may be configured as either an input or an output under software control of the data direction register. Port A has a push-pull output configuration with 5mA drive capability and schmitt trigger inputs.

**PB0-PB6,PB7** (\*). These 8 lines are organized as one I/O port (B). Each line may be configured as either an input or an output under software control of the data direction register. Port B has a push-pull

output configuration with 5mA drive capability and schmitt trigger inputs. (\*) PB7 is available only on ST6041.

TIMER (\*). This is the Timer 1 I/O pin. In input mode it is connected to the prescaler and acts as external timer clock (DOUT=TOUT=0) or as control gate for the internal timer clock (DOUT=1,TOUT=0). In the output mode the timer pin outputs the data bit when a time out occurs. (\*) This pin is available only on ST6041.

**A1-A3.** These pins are the analog inputs for the onchip 8-bit A/D converter. The user can select by software which analog channel has to be converted.

COM1, COM2. These two pins are the LCD peripheral common outputs. They are the outputs of the on-chip backplane voltage generator which is used for multiplexing the 18/20 LCD lines allowing 36/40 segments driving.


S1/TEST. This pin is the LCD driver segment 1 output but also enables the factory test mode if tied low when Reset is active. The test mode is used to place the MCU into special operating mode.

S2-S18,S19(\*),S20(\*). These pins are the LCD driver segments outputs 2 to 20. (\*) S19 and S20 are available only on ST6041.

#### ST60XX CORE

The Core of the ST60XX Family is implemented independently from the I/O or memory configuration. Consequently, it can be treated as an independent central processor communicating with I/O and memory via internal addresses, data, and control buses. The in-core communications are arranged as shown in the following block diagram figure; the controller being externally linked to both the reset and the oscillator while the core is linked to the dedicated on-chip macrocells peripherals via the serial data bus and indirectly for interrupt purposes, through the control registers.

Figure 4: ST60XX Core Block Diagram.



#### INPUT/OUTPUT PORT

The ST6040 and ST6041 microcontrollers have respectively 15 and 16 Input/Output lines that can be individually programmed either in the input mode or the output mode. The lines are organized in two ports (port A,B). The ports occupies four registers in the data space there being two registers, the DATA registers (DRA, DRB), used to read the logic level values of the lines programmed in the input mode

or to write the logic value of the signal to be output on the lines configured in the output mode, and two DATA DIRECTION registers (DDRA, DDRB), that allow the selection of the direction of each pin (input or output). In input mode the data register remains unchanged as the logic value at port pins is read directly into the shift register of the port macrocell.

#### TIMERS

The ST6040 and ST6041 offer two on-chip Timer peripherals each consisting of an 8-bit counter with a 7-bit programmable prescaler, thus giving a maximum count of 2<sup>15</sup>, and a control logic that allows configuring the peripheral in three operating modes. Timer 1 of ST6041 has the external TIMER pin available for the user. The content of the 8-bit counter can be read/written in the Timer/Counter register

TCR that can be addressed in the data space as RAM location at the 13H (timer 1) and 16H (timer 2) addresses. The state of the 7-bit prescaler can be read in the PSC register at the 12H (timer 1) and 15H (timer 2) addresses. The control logic device can be managed thanks to the TSCR register (14H timer 1 and 17H timer2 addresses).

#### SOFTWARE ACTIVATED DIGITAL WATCHDOG/TIMER

The software activated digital watchdog/timer consists of a down counter that can be used to provide a controlled recovery from a software upset or as a simple 7-bit timer for general purpose counting. The watchdog/timer is using one data space register (DSWDR location 18H). The watchdog register is set to FEH after reset and the watchdog function is disabled. If the user is using the cell as a watchdog

the watchdog time can be programmed using the 6 MSBits in the Watchdog/timer register; if the user selects the timer option there are 7 available counter bits. This is because when the cell is used as watchdog function bit 1 of the register is used for managing the watchdog. The check time can be set differently for different routines within the general program.

#### 8-BIT A/D CONVERTER

The ST6040 and ST6041 A/D converter is an 8-bit analog to digital converter with 3 analog inputs offering 8-bit resolution with  $\pm$  1/2 bit of linearity and a conversion time of 150uS (clock frequency of 4MHz).

The ST6040 and ST6041 A/D peripheral converts by a process of successive approximations using a clock frequency from 100 to 500Khz. The clock is derived from the oscillator with a division factor of twelve.

#### LIQUID CRYSTAL DISPLAY DRIVER LCD

The Liquid Crystal Display Driver macrocell is based on an eight segment driver which can be multiplexed by the use of two backplanes. The ST6040 and ST6041 LCD allows two-lines multiplexed operation of 18 and 20 segments pair allowing direct driving of 36/40 segments.

#### **DEVELOPMENT SUPPORT & EMULATION SYSTEM**

The ST60XX development system offers powerful in-circuit emulator and easy-to-use sets (dedicated boards) of modular hardware and software tools to shorten the total system development time of the final application. The ST60XX emulator offers emulation power with plug-in flexibility in the selection of

emulation hardware modules for the dedicated macrocells. The emulator can be interfaced with a standard RS232 serial link to industry standard MS-DOS personal computers. The ST60R4X romless version is also available to provide flexibility in prototypes or pre-production.

#### **ABSOLUTE MAXIMUM RATINGS**

This product contains devices to protect the inputs against damage due to high static voltages, however it is advised to take normal precaution to avoid application of any voltage higher than maximum rated voltages. For proper operation it is recom-

mended that  $V_I$  and  $V_O$  must be higher than  $V_{SS}$  and smaller than  $V_{DD}$ . Reliability is enhanced if unused inputs are connected to an appropriated logic voltage level ( $V_{DD}$  or  $V_{SS}$ ).

Symbol	Parameter	Value	Unit
V <sub>DD</sub>	Supply Voltage	- 0.3 to 7.0	V
V <sub>1</sub>	Input Voltage	$V_{SS} - 0.3$ to $V_{DD} + 0.3$	V
Vo	Output Voltage	$V_{SS} - 0.3 \text{ to } V_{DD} + 0.3$	V
Io	Current Drain per Pin Excluding V <sub>DD</sub> & V <sub>SS</sub>	± 10	mA
$IV_{DD}$	Total Current into V <sub>DD</sub> (source)	50	mA
IVss	Total Current out of V <sub>SS</sub> (sink)	50	mA
PD	Power Dissipation	30	mW
ESD	ESD Susceptibility	2000 <sup>(1)</sup>	V
T <sub>stg</sub>	Storage Temperature	- 65 to 150	ç

Notes: 1 MIL 883B Mode, 100pF through 1.5K $\Omega$ 

#### RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
T <sub>A</sub>	Operating Temperature	6 Version 7 Version	- 40 - 40		85 110	ôô
$V_{DD}$	Operating Supply Voltage		3		6	٧
fosc	Oscillator Frequency	$V_{DD} = 4.5 - 6.0V$	0		4	MHz
fosc	Oscillator Frequency	$V_{DD} = 3.5V$	0		1	MHz
fosc	Oscillator Frequency	V <sub>DD</sub> = 3.0V	0		0.5	MHz
AV <sub>DD</sub> AV <sub>SS</sub>	Analog Supply Voltage		V <sub>SS</sub>		V <sub>DD</sub>	V

Note : On ST6040/ST6041 AVDD and AVss are internally connected to digital Vss and VDD

#### THERMAL CHARACTERISTICS

R <sub>th(J-A)</sub>	Thermal Resistance P-DIP	Max.	65	°C/W
· '	PLCC		85	

<sup>2</sup> Stresses above those listed as "absolute maximum ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

#### POWER CONSIDERATIONS

The average chip-junction temperature, Tj, in Celsius can be obtained from:

 $T_i = TA + PD \times RthJA$ 

where: TA = Ambient Temperature,

RthJA = Package thermal resistance (junction-to-ambient,

PD = Pint + Pport.

Pint = I<sub>DD</sub> x V<sub>DD</sub> (chip internal power),

Pport = Port power dissipation (determined

by the user).

For most applications, Pport < Pint and the former can be neglected. Pport may become significant if

the device is configured to drive darlington bases or sink LED loads. An approximate relationship between PD and TJ (if Pport is neglected) is:

$$PD = K (TJ + 273).$$

Solving previous equations gives:

$$K = PD \times (TA + 273) + RthJA \times PD^2$$

where K is constant pertaining to the particular part. K can be determined from the equation by measuring PD for a know TA. Using this value of K the values of PD and TJ can be obtained by solving first equations iteratively for any value of TA.

#### DC ELECTRICAL CHARACTERISTICS

 $T_A = -40$  to 85°C unless otherwise specified.

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V <sub>P</sub>	Positive Threshold	All I/O Lines $V_{DD} = 3.0V$ $V_{DD} = 4.5V$ $V_{DD} = 5.5V$	1.8 2.8 3.6	2.0 3.2 4.0	2.2 3.8 4.4	V
V <sub>N</sub>	Negative Threshold	All I/O Lines $V_{DD} = 3.0V$ $V_{DD} = 4.5V$ $V_{DD} = 5.5V$	1.1 1.6 2.0	1.3 2.0 2.4	1.5 2.4 2.8	V
V <sub>H</sub>	Hysteresis Voltage	All I/O Lines $V_{DD} = 3.0V$ $V_{DD} = 4.5V$ $V_{DD} = 5.5V$	0.6 0.9 1.1	0 8 1.2 1.6	0.9 1 4 1.8	V
V <sub>IL</sub>	Input Low Level Voltage	RESET PIN $V_{DD} = 3.0V$ $V_{DD} = 4.5V$ $V_{DD} = 5.5V$			0.90 1.35 1.65	V
V <sub>IL</sub>	Input Low Level Voltage	INT PIN $V_{DD} = 3 \text{ OV}$ $V_{DD} = 4.5 \text{V}$ $V_{DD} = 5.5 \text{V}$			0.90 1.35 1.65	V
V <sub>IH</sub>	Input High Level Voltage	RESET PIN $V_{DD} = 3.0V$ $V_{DD} = 4.5V$ $V_{DD} = 5.5V$	2.10 3.15 3.85			V
V <sub>1H</sub>	Input High Level Voltage	INT PIN $V_{DD} = 3 \text{ oV}$ $V_{DD} = 4.5 \text{V}$ $V_{DD} = 5.5 \text{V}$	2.10 3.15 3.85			V
V <sub>OL</sub>	Low Level Output Voltage	All I/O Lines $I_O < 1\mu A$ $V_{DD} = 3.0V$ $V_{DD} = 5.5V$			0.1 0.1	V
V <sub>OL</sub>	Low Level Output Voltage	All I/O Lines $I_{OL} < 5mA$ $V_{DD} = 4.5V$ $V_{DD} = 5.5V$			0.8 0.8	V
V <sub>OH</sub>	High Level Output Voltage	All I/O Lines $I_O < 1\mu A$ $V_{DD} = 3.0V$ $V_{DD} = 5.5V$	2.9 5.4			V
V <sub>ОН</sub>	High Level Output Voltage	All I/O Lines $I_{OH} = -5mA$ $V_{DD} = 45V$ $V_{DD} = 55V$	3.0 4.0			V

## DC ELECTRICAL CHARACTERISTICS (continued)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
I <sub>IL</sub> , I <sub>IH</sub>	Input Leakage Current	All Digital Inputs Vin = V <sub>DD</sub> or V <sub>SS</sub>				μА
		$V_{DD} = 3.0V$ $V_{DD} = 5.5V$		0.1 0.1	1.0 1.0	
I <sub>IL</sub> , I <sub>IH</sub>	Input Leakage Current	All A/D Conv. Inputs $V_{IR} = V_{DD}$ or $V_{SS}$				μА
		$V_{DD} = 3.0V$ $V_{DD} = 5.5V$		0.1 0.1	1.0 1.0	
V <sub>ON</sub>	Trigger Level ON Voltage	RESET $V_{DD} = 3.0V$ $V_{DD} = 4.5V$ $V_{DD} = 5.5V$			1.0 1.5 1.7	V
V <sub>OFF</sub>	Trigger Level ON Voltage	RESET $V_{DD} = 3.0V$ $V_{DD} = 4.5V$ $V_{DD} = 5.5V$	2.0 3.0 3.8			V
I <sub>DD</sub>	Supply Current RUN Mode	$ILoad = 0mA$ $F_{osc} = 0.5MHz$ $V_{DD} = 3.0V$ $F_{osc} = 4MHz$ $V_{DD} = 5.5V$			3.5 5.0	mA mA
I <sub>DD</sub>	Supply Current WAIT Mode	$ILoad = 0mA$ $F_{osc} = 0.5MHz$ $V_{DD} = 3.0V$ $F_{osc} = 4MHz$ $V_{DD} = 5.5V$			1.7	mA mA
I <sub>DD</sub>	Supply Current STOP Mode	Note ILoad = 0mA $V_{DD} = 3.0V$ $V_{DD} = 5.5V$			20	μA μA

### AC ELECTRICAL CHARACTERISTICS

 $T_A = -40$  to 85°C unless otherwise specified.

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
fosc	Oscillator Frequency	Crystal or External Clock  V <sub>DD</sub> = 3.0V  V <sub>DD</sub> = 4.5V  V <sub>DD</sub> = 5.5V	DC DC DC		0.5 4 4	
t <sub>SU</sub>	Oscillator Start-up Time	$V_{DD} = 3.0V$ $V_{DD} = 4.5V$ $V_{DD} = 5.5V$			15 10 10	mS
C <sub>IN</sub>	Input Capacitance	All Inputs Pins			10	pF
Соит	Output Capacitance	All Output Pins			15	pF

#### A/D ELECTRICAL CHARACTERISTICS

 $T_A = -40$  to 85°C unless otherwise specified.

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
Res	Resolution		8	8	8	Bit
Lin	Non Linearity	Max Deviation from the Best Straight Line			± 1/2	LSB
Qe	Quantization Error	Uncertainly due to converter resolution.			± 1/2	LSB
ZO	Zero Offset Error	V <sub>I</sub> = AV <sub>SS</sub>			1	LSB
FSO	Full Scale Error	$V_1 = AV_{DD}$			1	LSB
t <sub>C</sub>	Conversion Time	fosc = 4MHz <sup>(1)</sup>		150		μs
V <sub>AN</sub>	Conversion Range		AVSS		AV <sub>DD</sub>	٧
ZIR	Zero Input Reading	Conversion result when $V_1 = AV_{SS}$ .	00			Hex
FSR	Full Scale Reading	Conversion result when $V_1 = AV_{DD}$ .			FF	Hex
AV <sub>SS</sub> AV <sub>DD</sub>	Analog Reference	(2)	V <sub>SS</sub>		V <sub>DD</sub>	٧
ACIN	Analog Input Capacitance				5	pF
ASI	Analog Source Impedance				30	ΚΩ
SSI	Analog Refer. Supply Imped.				2	ΚΩ

Notes: 1 With oscillator frequencies less than 1 2MHz, the A/D converter accuracy is decreased

2. In ST6040/ST6041 Devices Analog V<sub>SS</sub> and V<sub>DD</sub> are internally connected to digital V<sub>SS</sub> and V<sub>DD</sub>

#### TIMER CHARACTERISTICS

 $T_A = -40$  to 85°C unless otherwise specified.

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
Res	Resolution		1 fo 12			S
f <sub>IN</sub>	Input Frequency at TIMER Pin	V <sub>DD</sub> = 3.0V V <sub>DD</sub> = 4.5V		1/4 fosc		MHz

Note: Timer pin is available only on ST6041 timer 1.

#### LCD DRIVER CHARACTERISTICS

 $T_A = -40$  to 85°C unless otherwise specified.

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
fBP	Backplane Frequency	Fosc = 4MHz V <sub>DD</sub> = 4.5V	80	80	80	Hz
VOS	DC Offset Voltage	$V_{DD} = 3.0 V V_{DD} = 4.5 V$			50	Mv
V <sub>OL</sub>	Low Level Output Voltage	V <sub>DD</sub> = 4.5V		0.5		V
V <sub>OH</sub>	High Level Output Voltage	V <sub>DD</sub> = 4.5V		0.5		V

#### ORDERING INFORMATION

The following chapter deals with the procedure for transfer the Program/Data ROM codes to SGS-THOMSON.

Communication of the ROM codes. To communicate the contents of Program/Data ROM memories to SGS-THOMSON, the customer has to send two 2764 EPROM that must be programmed as follows: 0000H-007FH Reserved (Should be filled with FFH) 0080H-0F9FH User program

0FA0H-0FFBH Reserved (Should be filled with FFH)

OFFCH Interrupt vector LOW byte
OFFDH Interrupt vector HIGH byte

0FFEH Reset vector LOW byte

0FFFH Reset vector HIGH byte
The Data ROM codes (64 Bytes) of the microcontroller must be placed in the EPROM from:

1140H-117FH

All unused bytes must be set to FFH. For shipment to SGS-THOMSON the EPROMs should be placed in a conductive IC carrier and packaged carefully.

Listing Generation & Verification. When SGS-THOMSON receives the EPROMs, they are compared and a computer listing is generated from them. This listing refers exactly to the mask that will be used to produce the microcontroller. Then the listing is returned to the customer that must thoroughly check, complete, sign and return it to SGS-THOMSON. SGS-THOMSON will also program one 2764 EPROM from the data file corresponding to the listing to help the customer in its verification. The signed listing constitutes a part of the contractual agreement for the creation of the customer mask. SGS-THOMSON sales organization will provide detailed information on contractual points.

ST6040 Pa	art Numbe	r
-----------	-----------	---

	ST6040C6/XX	
Device		Customer ROM Code
Package		Temperature Range

Device: ST6040 Package: C: 44 PLCC

Temperature range : - 40°C to 85°C 6

- 40°C to 110°C 7

Marking: it is by default equivalent to the sales type (part number). If a special marking is required see attached option list chart.

#### ST6041 Part Number

Customer

	<u>51604166/AA</u>	
Device		Customer ROM Code
Package		Temperature Range

Device: ST6041

Package: B: 48 Plastic Dual-in-line
Temperature range: -40°C to 85°C 6

- 40°C to 110°C 7

Marking: it is by default equivalent to the sales type (part number). If a special marking is required see attached option list.

#### ST604X MICROCONTROLLER OPTION LIST

Address	
Contact	
Phone No	
Reference	
Device	[] (d)
Package	[] (p)
Temperature Range	[] (t)
For marking two lines	with 10 characters maximum are possible
Special Marking [] (y/	n) Line 1 "" (M) Line 2 "" (M)
[d] 1 = ST6040, 2 = S	T6041
[p] B=Plastic Dual in L	ine, C = PLCC
(t) $6 = -40 \text{ to } 85^{\circ}\text{C}$	
$7 = -40 \text{ to } 110^{\circ}\text{C}$	
(M) Letters, digits, '.',	-', '/' and spaces only
Signature	
Date	



## ST6050/51/52

## 8 BIT HCMOS MICROCONTROLLERS

#### PRELIMINARY DATA

- 8-BIT ARCHITECTURE
- STATIC HCMOS OPERATION
- 3.0 TO 6.0V SUPPLY OPERATING RANGE
- 3.25US TCYCLE (with 4MHz clock)
- RUN. WAIT & STOP MODES
- USER ROM:

3876 BYTES 220 BYTES

RESERVED ROM:DATA ROM:

64 BYTES

DATA ROM:

4 01163

■ DATA RAM :

64 BYTES

- 30 PUSH-PULL BIDIRECTIONAL IN-PUTS/OUTPUTS WITH 5mA DRIVING CAPA-BILITY (ST6050)
- 33 PUSH-PULL BIDIRECTIONAL IN-PUTS/OUTPUTS WITH 5mA DRIVING CAPA-BILITY (ST6051)
- 27 PUSH-PULL BIDIRECTIONAL IN-PUTS/OUTPUTS WITH 5mA DRIVING CAPA-BILITY (ST6052)
- TWO 8-BIT COUNTER WITH A 7-BIT PRO-GRAMMABLE PRESCALER (Timer)
- DIGITAL WATCHDOG/TIMER (HARDWARE OR SOFTWARE ACTIVATED)
- 8-BIT A/D CONVERTER WITH 3 (ST6050/52) & 4 (ST6051) ANALOG INPUTS
- ONE AC INPUT PREAMPLIFIER WITH FEED-BACK OUTPUT
- ONE EXTERNAL INTERRUPT INPUT (level or edae triagered)
- ON-CHIP CLOCK OSCILLATOR
- POWER-ON RESET
- 44 PIN PLCC PLASTIC PACKAGE (ST6050)
- 48 PIN DUAL-IN-LINE PLASTIC PACKAGE (ST6051)
- 40 PIN DUAL-IN-LINE PLASTIC PACKAGE (ST6052)
- SAME ST60XX INSTRUCTION SET
- BYTE EFFICIENT INSTRUCTION SET
- BIT TEST AND JUMP INSTRUCTIONS
- WAIT, STOP AND BIT MANIPULATION IN-STRUCTIONS
- TRUE LIFO 4 LEVEL STACK
- 9 POWERFUL ADDRESSING MODES
- THE ACCUMULATOR, THE X, Y, V & W REGISTERS, THE PORT AND PERIPHERALS DATA/CONTROL REGISTERS ARE ADDRESSED IN THE DATA SPACE AS RAM LOCATIONS

- THE DEVELOPMENT TOOL OF THE ST605X MICRONTROLLERS FAMILY CONSISTS OF THE EMS6-HW/B5X1X EMULATION AND DEVELOPMENT PACKAGE CONNECTED VIA A STANDARD RS232 SERIAL LINE TO AN IBM PC
- ST60R5X IS THE ROMLESS VERSION




Figure 1: ST6050 Pin Configuration.




Figure 2: ST6051 Pin Configuration.





Figure 3: ST6052 Pin Configuration.




#### GENERAL DESCRIPTION

The ST6050, ST6051 and ST6052 microcontrollers are powerful members of the 8-bit HCMOS ST60XX family, a series of devices oriented to low-medium complexity applications. All ST60XX members are based on a building block approach: to a common core is associated a combination of on-chip peripherals (macrocells) available from a standard library to form around the core all the existing and future ST6 devices. These peripherals are designed with the same core technology giving full compatibility,

short design and testing time. The macrocells of the ST605X are: two Timers each including an 8-bit counter with a 7-bit software programmable prescaler (Timer), the digital watchdog/timer (DWD, hardware or software activated), the 8-bit A/D Converter with 3 (ST6050/52) or 4 (ST6052) analog inputs, one AC input operational amplifier with feedback output (AC1). Thanks to these peripherals the ST605X are well suited to consumer, automotive and industrial controls applications.

Figure 4: ST605X Block Diagram.



#### PIN DESCRIPTION

**VDD** and **VSS**. Power is supplied to the MCU using these two pins. VDD is power and VSS is the ground connection.

**OSCIN, OSCOUT.** These pins are internally connected to the on-chip oscillator circuit. A crystal quartz or a ceramic resonator has to be connected between these two pins in order to allow a right operating of the MCU. A signal can be also provided to the OSCIN pin as external clock. The OSCIN pin is the input pin, the OSCOUT pin is the output pin.

**RESET.** The active low RESET pin is used to restart the microcontroller to the beginning of its program. Refer to RESET description for additional information.

**INT.** The INT pin provides the capability for asynchronous applying an external interrupt to the MCU. This pin can be low level or rising edge sensitive, the sensitivity is programmed through the SELLE pin. (On ST6052 the interrupt sensitivity is fixed as rising edge).

**SELLE.** This pin selects between low level (SELLE=0) and rising edge (SELLE=1) interrupt pin sensitivity.

**PA0-PA7.** These 8 lines are organized as one I/O port (A). Each line may be configured as either an input or an output under software control of the data direction register. Port A has a push-pull output configuration with 5mA drive capability and schmitt trigger inputs.

PB0(\*), PB1(\*), PB2-PB7(\*). These 8 lines are organized as one I/O port (B). Each line may be configured as either an input or an output under software control of the data direction register. Port B has a push-pull output configuration with 5mA drive capability and schmitt trigger inputs. (\*) PB7 is not available on ST6050/52. PB0 and PB1 are not available on ST60552.

PC0/TEST,PC1-PC2, PC3(\*)-PC7. These 8 lines are organized as one I/O port (C). Each line may be configured as either an input or an output under software control of the data direction register. Port C has a push-pull output configuration with 5mA drive capability and schmitt trigger inputs. PC0 also enables the factory test mode if tied low when Reset is active. The Test mode is used to place the MCU

into a special operating mode.(\*) PC3 is not available on ST6050

PD0(\*), PD1(\*), PD2-PD7. These 8 lines are organized as one I/O port (D). Each line may be configured as either an input or an output under software control of the data direction register. Port D has a push-pull output configuration with 5mA drive capability and schmitt trigger inputs. PD0 and PD1 are not available on ST6052.

PE4(\*),PE5. These 2 lines are organized as one I/O port (E). This port has only two valid bits. PE4 is connected to a pin and can be used as any other I/O line. PE4 may be configured as either an input or an output under software control of the data direction register. PE4 has a push-pull output configuration with 5mA drive capability and schmitt trigger input. PE5 does not have the output buffer and is connected to the digital output of the sensing device AC1. This allows the user to read the AC comparator output digital signal by reading the data register of the I/O port, bit 5. The data direction register bit related to PE5 must be cleared to zero (input mode). PE5 is not connected to a pin. PE4 is not available on ST6050/52.

**TIMER.** This is the Timer 1 I/O pin. In input mode it is connected to the prescaler and acts as external timer clock (DOUT=TOUT=0) or as control gate for the internal timer clock (DOUT=1,TOUT=0). In the output mode the timer pin outputs the data bit when a time out occurs.

A1-A3, A4(\*). These 4 pins are the analog inputs for the on-chip 8-bit A/D converter. The user can select by software which analog channel has to be converted. A4 is not available on ST6050/52.

**WDON.** This pin selects the watchdog enable option (HW or SW). A low level selects the hardware activation (watchdog always active), an high level selects the software activation (the watchdog can be enabled by software, deactivated by reset).

**ACIN**. This pin is the analog input signal of the operational preamplifier AC1.


**ACFB.** This pin is the output of the on-chip operational preamplifier; this output pin allows the user to fix the amplifier gain by external resistors.



#### ST60XX CORE

The Core of the ST60XX Family is implemented independently from the I/O or memory configuration. Consequently, it can be treated as an independent central processor communicating with I/O and memory via internal addresses, data, and control buses. The in-core communications are arranged as shown in the following block diagram figure; the controller being externally linked to both the reset and the oscillator while the core is linked to the dedicated on-chip macrocells peripherals via the serial data bus and indirectly for interrupt purposes, through the control registers.

Figure 5 : ST60XX Core Block Diagram.



#### INPUT/OUTPUT PORT

The ST6050, ST6051 and ST6052 microcontrollers have respectively 30, 33 and 27 Input/Output lines that can be individually programmed either in the input mode or the output mode. The lines are organized in five ports (port A-E). The ports occupies ten registers in the data space there being five registers, the DATA registers (DRA-E), used to read the logic level values of the lines programmed in the

input mode or to write the logic value of the signal to be output on the lines configured in the output mode, and five DATA DIRECTION registers (DDRA-E), that allow the selection of the direction of each pin (input or output). In input mode the data register remains unchanged as the logic value at port pins is read directly into the shift register of the port macrocell.

#### **TIMERS**

The ST605X offer two on-chip Timer peripherals each consisting of an 8-bit counter with a 7-bit programmable prescaler, thus giving a maximum count of 2<sup>15</sup>, and a control logic that allows configuring the peripheral in three operating modes. Timer 1 has the external TIMER pin available for the user. The content of the 8-bit counter can be read/written in the Timer/Counter register TCR that can be ad-

dressed in the data space as RAM location at the 13H (timer 1) and 16H (timer 2) addresses. The state of the 7-bit prescaler can be read in the PSC register at the 12H (timer 1) and 15H (timer 2) addresses. The control logic device can be managed thanks to the TSCR register (14H timer 1 and 17H timer2 addresses).

#### DIGITAL WATCHDOG/TIMER

The ST605X watchdog/timer offers both of the watchdog options software activated watchdog/timer and the hardware activated watchdog function. The user can select one of the two options simply by applying an appropriate logic level to the WDON pin. A low level will select the hardware option which means the watchdog is always enabled, while a high logic level will select the software option so that the watchdog is software activated. The hardware activated digital watchdog function consists of a down counter that is automatically in-

itialized after reset so that this function does not need to be activated by the user program. As the watchdog function is always activated this down counter can't be used as a timer. The software activated digital watchdog/timer consists of a down counter that can be used to provide a controlled recovery from a software upset or as a simple 7-bit timer for general purpose counting. The watchdog/timer is using one data space register (DWR location 18H).

#### 8-BIT A/D CONVERTER

The ST605X A/D converter is an 8-bit analog to digital converter with 3/4 analog inputs offering 8-bit resolution with  $\pm$  1/2 bit of linearity and a conversion time of 150 $\mu$ S (clock frequency of 4MHz).

The ST605X A/D peripheral converts by a process of successive approximations using a clock frequency from 100 to 500kHz. The clock is derived from the oscillator with a division factor of twelve.

#### AC INPUT PIN WITH OPERATIONAL PREAMPLIFIER

The ST605X AC1 input is a sensing device for analog voltage signals that can be processed by the core. This macrocell consists of an operational amplifier and a schmitt trigger to generate logic pulses. The AC1 can be switched off by using the STOP instruction. The operation point of the operational amplifier is internally set to 1/2V<sub>DD</sub>. The amplified signal is compared with an internal reference of 0.29V<sub>DD</sub>

with an hysteresis of  $\pm$  0.02V<sub>DD</sub>. If the amplified input signal is greater than the internal reference, the digital output is low and vice-versa. The output of the amplifier is connected to a pin (ACFB); through this pin the user can fix the gain of the amplifier by external resistors and can also set the threshold level at which the comparator switches.

#### **DEVELOPMENT SUPPORT & EMULATION SYSTEM**

The ST60XX development system offers powerful in-circuit emulator and easy-to-use sets (dedicated boards) of modular hardware and software tools to shorten the total system development time of the final application. The ST60XX emulator offers emulation power with plug-in flexibility in the selection of

emulation hardware modules for the dedicated macrocells. The emulator can be interfaced with a standard RS232 serial link to industry standard MS-DOS personal computers. The ST60R5X romless version is also available to provide flexibility in prototypes or pre-production.



#### ABSOLUTE MAXIMUM RATINGS

This product contains devices to protect the inputs against damage due to high static voltages, however it is advised to take normal precaution to avoid application of any voltage higher than maximum rated voltages. For proper operation it is recom-

mended that  $V_1$  and  $V_0$  must be higher than  $V_{SS}$  and smaller than  $V_{DD}$ . Reliability is enhanced if unused inputs are connected to an appropriated logic voltage level ( $V_{DD}$  or  $V_{SS}$ ).

Symbol	Parameter	Value	Unit
V <sub>DD</sub>	Supply Voltage	- 0.3 to 7.0	V
VI	Input Voltage	$V_{SS} - 0.3 \text{ to } V_{DD} + 0.3$	V
Vo	Output Voltage	$V_{SS} - 0.3 \text{ to } V_{DD} + 0.3$	V
Io	Current Drain per Pin Excluding V <sub>DD</sub> & V <sub>SS</sub>	± 10	mA
IV <sub>DD</sub>	Total Current into V <sub>DD</sub> (source)	50	mA
IVss	Total Current out of V <sub>SS</sub> (sink)	50	mA
PD	Power Dissipation	30	mW
ESD	ESD Susceptibility	2000 <sup>(1)</sup>	V
T <sub>stg</sub>	Storage Temperature	- 65 to 150	°C

Notes: 1 MIL 883B Mode, 100pF through  $1.5K\Omega$ 

#### RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
T <sub>A</sub>	Operating Temperature	6 Version 7 Version	- 40 - 40		85 110	°C ℃
V <sub>DD</sub>	Operating Supply Voltage		3		6	٧
fosc	Oscillator Frequency	$V_{DD} = 4.5 - 6.0V$	0		4	MHz
fosc	Oscillator Frequency	V <sub>DD</sub> = 3.5V	0		1	MHz
fosc	Oscillator Frequency	V <sub>DD</sub> = 3.0V	0		0.5	MHz
AV <sub>DD</sub> AV <sub>SS</sub>	Analog Supply Voltage		V <sub>SS</sub>		V <sub>DD</sub>	V

Note: On ST605X AV<sub>DD</sub> and AV<sub>SS</sub> are internally connected to digital  $V_{SS}$  and  $V_{DD}$ 

#### THERMAL CHARACTERISTICS

	R <sub>th(J-A)</sub>	Thermal Resistance P-DIP 40	Max.	68	°C/W
1	, ,	P-DIP 48		65	
		PLCC		85	

Stresses above those listed as "absolute maximum ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

#### POWER CONSIDERATIONS

The average chip-junction temperature, Tj, in Celsius can be obtained from :

$$T_i = TA + PD \times RthJA$$

Where :TA = Ambient Temperature.

RthJA = Package thermal resistance (junction-to-ambient,

PD = Pint + Pport,

Pint =  $I_{DD} \times V_{DD}$  (chip internal power),

Pport = Port power dissipation (determined by the user).

For most applications, Pport << Pint and the former can be neglected. Pport may become significant if

the device is configured to drive darlington bases or sink LED loads. An approximate relationship between PD and TJ (if Pport is neglected) is:

$$PD = K (TJ + 273).$$

Solving previous equations gives:

$$K = PD \times (TA + 273) + RthJA \times PD^2$$

where K is constant pertaining to the particular part. K can be determined from the equation by measuring PD for a know TA. Using this value of K the values of PD and TJ can be obtained by solving first equations iteratively for any value of TA.

#### DC ELECTRICAL CHARACTERISTICS

 $T_A = -40$  to 85°C unless otherwise specified.

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
V <sub>P</sub>	Positive Threshold	All I/O Lines $V_{DD} = 3.0V$ $V_{DD} = 4.5V$ $V_{DD} = 5.5V$	1.8 2.8 3.6	2.0 3.2 4.0	2.2 3.8 4.4	V
V <sub>N</sub>	Negative Threshold	All I/O Lines $V_{DD} = 3.0V$ $V_{DD} = 4.5V$ $V_{DD} = 5.5V$	1.1 1.6 2.0	1.3 2.0 2.4	1.5 2.4 2.8	V
V <sub>H</sub>	Hysteresis Voltage	All I/O Lines $V_{DD} = 3.0V$ $V_{DD} = 4.5V$ $V_{DD} = 5.5V$	0.6 0.9 1.1	0.8 1.2 1.6	0.9 1.4 1.8	V
V <sub>IL</sub>	Input Low Level Voltage	RESET PIN $V_{DD} = 3.0V$ $V_{DD} = 4.5V$ $V_{DD} = 5.5V$			0.90 1.35 1.65	V
V <sub>IL</sub>	Input Low Level Voltage	INT PIN $V_{DD} = 3.0V$ $V_{DD} = 4.5V$ $V_{DD} = 5.5V$			0.90 1.35 1.65	V
V <sub>IH</sub>	Input High Level Voltage	RESET PIN $V_{DD} = 3.0V$ $V_{DD} = 4.5V$ $V_{DD} = 5.5V$	2.10 3.15 3.85			V
V <sub>IH</sub>	Input High Level Voltage	INT PIN $V_{DD} = 3.0V$ $V_{DD} = 4.5V$ $V_{DD} = 5.5V$	2.10 3.15 3.85			V
V <sub>OL</sub>	Low Level Output Voltage	All I/O Lines I $_{O}$ < 1 $\mu$ A $V_{DD}$ = 3.0V $V_{DD}$ = 5.5V			0.1 0.1	V
V <sub>OL</sub>	Low Level Output Voltage	All I/O Lines $I_{OL} < 5mA$ $V_{DD} = 4.5V$ $V_{DD} = 5.5V$			0.8 0.8	V
V <sub>OH</sub>	High Level Output Voltage	All I/O Lines I $_{O}$ < 1 $\mu$ A $V_{DD}$ = 3.0V $V_{DD}$ = 5.5V	2.9 5.4			V
V <sub>ОН</sub>	High Level Output Voltage	All I/O Lines $I_{OH} = -5 \text{mA}$ $V_{DD} = 4.5 V$ $V_{DD} = 5.5 V$	3.0 4.0			V

#### DC ELECTRICAL CHARACTERISTICS (continued)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
I <sub>IL</sub> , I <sub>IH</sub>	Input Leakage Current	All Digital Inputs Vin = V <sub>DD</sub> or V <sub>SS</sub>				μА
		$V_{DD} = 3.0V$ $V_{DD} = 5.5V$		0.1 0.1	1.0 1.0	
I <sub>IL</sub> , I <sub>IH</sub>	Input Leakage Current	All A/D Conv. Inputs Vin = V <sub>DD</sub> or V <sub>SS</sub>				μА
		$V_{DD} = 3.0V$ $V_{DD} = 5.5V$		0.1 0.1	1.0 1.0	
V <sub>ON</sub>	Trigger Level ON Voltage	RESET $V_{DD} = 3.0V$ $V_{DD} = 4.5V$ $V_{DD} = 5.5V$			1.0 1.5 1.7	\ \
V <sub>OFF</sub>	Trigger Level ON Voltage	RESET $V_{DD} = 3.0V$ $V_{DD} = 4.5V$ $V_{DD} = 5.5V$	2.0 3.0 3.8			V
I <sub>DD</sub>	Supply Current RUN Mode	$ILoad = 0mA$ $F_{osc} = 0.5MHz$ $V_{DD} = 3.0V$ $F_{osc} = 4MHz$ $V_{DD} = 5.5V$			3.5 5.0	mA mA
I <sub>DD</sub>	Supply Current WAIT Mode	ILoad = 0mA ` Fosc = 0.5MHz VDD = 3.0V Fosc = 4MHz VDD = 5.5V			1.7	mA mA
I <sub>DD</sub>	Supply Current STOP Mode	Note ILoad = 0mA $V_{DD} = 3.0V$ $V_{DD} = 5.5V$			20 30	μ <b>Α</b> μ <b>Α</b>

Note: STOP mode is available only when watchdog/timer is not enabled.

AC ELECTRICAL CHARACTERISTICS  $T_A = -40$  to 85°C unless otherwise specified.

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
fosc	Oscillator Frequency	Crystal or External Clock $V_{DD} = 3.0V$ $V_{DD} = 4.5V$ $V_{DD} = 5.5V$	DC DC DC		0.5 4 4	
tsu	Oscillator Start-up Time	$V_{DD} = 3.0V$ $V_{DD} = 4.5V$ $V_{DD} = 5.5V$			15 10 10	mS
C <sub>IN</sub>	Input Capacitance	All Inputs Pins			10	pF
Cout	Output Capacitance	All Output Pins			15	pF

#### A/D ELECTRICAL CHARACTERISTICS

 $T_A = -40$  to 85°C unless otherwise specified.

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
Res	Resolution		8	8	8	Bit
Lin	Non Linearity	Max Deviation from the Best Straight Line			± 1/2	LSB
Qe	Quantization Error	Uncertainly due to converter resolution.			± 1/2	LSB
ZO	Zero Offset Error	V <sub>I</sub> = AV <sub>SS</sub>			1	LSB
FSO	Full Scale Error	$V_I = AV_{DD}$			1	LSB
tc	Conversion Time	$f_{OSC} = 4MHz^{(1)}$		150		μs
V <sub>AN</sub>	Conversion Range		AVss		AV <sub>DD</sub>	V
ZIR	Zero Input Reading	Conversion result when $V_1 = AV_{SS}$ .	00			Hex
FSR	Full Scale Reading	Conversion result when $V_1 = AV_{DD}$ .			FF	Hex
AV <sub>SS</sub> AV <sub>DD</sub>	Analog Reference	(2)	V <sub>SS</sub>		V <sub>DD</sub>	٧
AC <sub>IN</sub>	Analog Input Capacitance				5	pF
ASI	Analog Source Impedance				30	ΚΩ
SSI	Analog Refer. Supply Imped.				2	ΚΩ

Notes: 1. With oscillator frequencies less than 1.2MHz, the A/D converter accuracy is decreased

2. In ST605X Devices Analog  $V_{SS}$  and  $V_{DD}$  are internally connected to digital  $V_{SS}$  and  $V_{DD}$ .

#### TIMER CHARACTERISTICS

 $T_A = -40$  to 85°C unless otherwise specified.

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
Res	Resolution		1 fo . 12			S
f <sub>IN</sub>	Input Frequency at TIMER Pin	V <sub>DD</sub> = 3.0V V <sub>DD</sub> = 4.5V		1/4 fosc		MHz

Note: Timer pin is available only on timer 1.

#### LCD DRIVER CHARACTERISTICS

 $T_A = -40$  to  $85^{\circ}$ C unless otherwise specified.

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
fBP	Backplane Frequency	Fosc = 4MHz V <sub>DD</sub> = 4.5V	80	80	80	Hz
VOS	DC Offset Voltage	$V_{DD} = 3.0 V V_{DD} = 4.5 V$			50	Mv
VoL	Low Level Output Voltage	$V_{DD} = 4.5V$		0.5		\ \
V <sub>OH</sub>	High Level Output Voltage	$V_{DD} = 4.5V$		0.5		V

#### ORDERING INFORMATION

The following chapter deals with the procedure for transfer the Program/Data ROM codes to SGS-THOMSON.

Communication of the ROM codes. To communicate the contents of Program/Data ROM memories to SGS-THOMSON, the customer has to send two 2764 EPROM that must be programmed as follows: 0000H-007FH Reserved (Should be filled with FFH) 0080H-0F9FH User program

0FA0H-0FFBH Reserved (Should be filled with FFH)

0FFCH Interrupt vector LOW byte
0FFDH Interrupt vector HIGH byte
0FFEH Reset vector LOW byte
0FFFH Reset vector HIGH byte

The Data ROM codes (64 Bytes) of the microcontroller must be placed in the EPROM from:

1140H-117FH

All unused bytes must be set to FFH. For shipment to SGS-THOMSON the EPROMs should be placed in a conductive IC carrier and packaged carefully.

Listing Generation & Verification. When SGS-THOMSON receives the EPROMs, they are compared and a computer listing is generated from them. This listing refers exactly to the mask that will be used to produce the microcontroller. Then the listing is returned to the customer that must thoroughly check, complete, sign and return it to SGS-THOMSON.SGS-THOMSON will also program one 2764 EPROM from the data file corresponding to the listing to help the customer in its verification. The signed listing constitutes a part of the contractual agreement for the creation of the customer mask. SGS-THOMSON sales organization will provide detailed information on contractual points.

#### ST6050 Part Number



Device: ST6050

Package: C: 44 PLCC

Temperature range: - 40°C to 85°C 6

- 40°C to 110°C 7

Marking: it is by default equivalent to the sales type (part number). If a special marking is required see at-

tached option list chart.

#### ST6051 Part Number



Device: ST6051


Package: B: 48 Plastic Dual-in-line
Temperature range: -40°C to 85°C 6

-40°C to 110°C 7

Marking: it is by default equivalent to the sales type (part number). If a special marking is required see at-

tached option list chart.

#### ST6052 Part Number



Device: ST6052

Package: B: 40 Plastic Dual-in-line Temperature range: -40°C to 85°C 6

- 40°C to 110°C 7

Marking: it is by default equivalent to the sales type (part number). If a special marking is required see at-

tached option list chart.

### ST605X MICROCONTROLLER OPTION LIST

Customer		
Address		
Contact		
Phone No		
Reference		
Device	[]	(d)
Package	[]	(p)
Temperature Range	[]	(t)
For marking two lines	with	10 characters maximum are possible
Special Marking [] (y/	n)	Line 1 "" (M)
	,	Line 2 "" (M)
[d] 1=ST6050, 2=ST6	051,	3=ST6052
[p] B=Plastic Dual in L	ine.	C=PLCC
(t) $6 = -40 \text{ to } 85^{\circ}\text{C}$ $7 = -40 \text{ to } 110^{\circ}\text{C}$		
(M) Letters, digits, '.',	-', '/'	and spaces only
Signature		
Date		




## ST6210/E10 ST6215/E15

# 8 BIT HCMOS MICROCONTROLLERS WITH A/D CONVERTER

#### PRELIMINARY DATA

- 8-BIT ARCHITECTURE
- HCMOS LOW POWER CONSUMPTION
- SINGLE POWER SUPPLY 3.0V TO 6.0V (ROM VERSION)
- 1.625µS TCYCLE (with 8MHz clock)
- RUN, WAIT & STOP MODES
- 5 DIFFERENT INTERRUPT VECTORS
- LOOK-UP TABLE CAPABILITY IN ROM
- USER ROM: 1828 BYTES (2K EPROM in ST62E10/15)
- RESERVED ROM: 220 BYTES
- DATA ROM/EPROM: USER SELECTABLE (physically in program ROM/EPROM)
- DATA RAM: 64 BYTES
- 12/20 FULLY SOFTWARE PROGRAMMABLE INPUTS/OUTPUTS AS: INPUTS WITH OR WITHOUT INTERNAL PULL-UP RESISTORS INTERRUPT GENERATING INPUTS WITH PULL-UP RESISTORS OPEN-DRAIN OR PUSH-PULL OUTPUTS ANALOG INPUTS
- 4 I/O PINS CAN SINK 10MA FOR DIRECT LED DRIVING
- 8-BIT COUNTER WITH A 7-BIT PROGRAMM-ABLE PRESCALER (Timer)
- DIGITAL WATCHDOG/TIMER (DWD)
- 8-BIT A/D CONVERTER WITH UP TO 8 (ST6210) AND 16 (ST6215) (ROM Version)
- ANALOG INPUTS
- ONE EXTERNAL NOT MASKABLE INTER-RUPT INPUT
- ON-CHIP CLOCK OSCILLATOR
- POWER-ON RESET
- PDIP-20,SO-20 (ST6210), CDIP-20-W (ST62E10) PACKAGES
- PDIP-28,SO-28 (ST6215), CDIP-28-W (ST62E15) PACKAGES
- SAME ST62XX INSTRUCTION SET
- EASY TO PROGRAM
- BYTE EFFICIENT INSTRUCTION SET
- BIT TEST AND JUMP INSTRUCTIONS
- WAIT, STOP AND BIT MANIPULATION IN-STRUCTIONS
- TRUE LIFO 6 LEVEL STACK
- 9 POWERFUL ADDRESSING MODES
- THE ACCUMULATOR, THE X, Y, V & W REGISTERS, THE PORT AND PERIPHERALS

- DATA/CONTROL REGISTERS ARE ADDRESSED IN THE DATA SPACE AS RAM LOCATIONS
- THE DEVELOPMENT TOOL OF THE ST621X MICROCONTROLLER FAMILY CONSISTS OF THE EMST62-HW/E1X EMULATION AND DEVELOPMENT PACKAGE CONNECTED VIA A STANDARD RS232 SERIAL LINE TO AN IBM PC
- ST62E10 AND ST62E15 EPROM VERSION ARE AVAILABLE FOR LOW-VOLUME PRO-DUCTION AND EMULATION PURPOSES





#### GENERAL DESCRIPTION

The ST6210/ST6215 microcontrollers are members of the 8-bit HCMOS ST62XX family, a series of devices oriented to low-medium complexity applications. All ST60XX members are based on a building block approach: to a common core is associated a combination of on-chip peripherals (macrocells) available from a standard library to form around the core all the existing and future ST6 devices. These peripherals are designed with the same core technology giving full compatibility, short design and testing time. The macrocells of the ST6210/E10 and

ST6215/E15 are: the Timer peripheral that includes an 8-bit counter with a 7-bit software programmable prescaler (Timer), the 8-bit A/D Converter with up to 8 (ST6210/E10) and up to 16 (ST6215/E15) analog inputs (A/D inputs are alternate functions of I/O pins), the digital watchdog/timer (DWD). Thanks to these peripherals the ST6210/E10 & ST6215/E15 are well suited for automotive, industrial & consumer applications. The ST62E10 and ST62E15 EPROM versions are available for prototypes and low-volume production.

Figure 1: ST6210/ST62E10 Pin Configuration.





V000155

Figure 2: ST6215/E15 Pin Configuration.

#### PIN DESCRIPTION

 $V_{DD}$  and  $V_{SS}$ . Power is supplied to the MCU using these two pins. VDD is power and VSS is the ground connection.

**OSCIN** and **OSCOUT**. These pins are internally connected with the on-chip oscillator circuit. A crystal quartz, a resistor/capacitor network or a ceramic resonator can be connected between these two pins in order to allow a right operating of the MCU. The OSCIN pin is the input pin, the OSCOUT pin is the output pin.

**RESET.** The active low RESET pin is used to restart the microcontroller to the beginning of its program.

**TEST/VPP.** The TEST pin is used to place the MCU into special operating mode. If TEST is held at Vss

the MCU enters the normal operating mode. If TEST is held at a high logic level the test operating mode is automatically selected (the user should connect this pin to Vss for normal operation). If this pin is connected to a +12.5V level during the reset phase the EPROM programming mode is entered (EPROM versions only).

**NMI.** The NMI pin provides the capability for asynchronous applying an external not maskable interrupt to the MCU. The NMI is falling edge sensitive.

**TIMER.** This in the timer I/O pin. In input mode it is connected to the prescaler and acts as external timer clock or as control gate for the internal timer clock. In the output mode the timer pin outputs the data bit when a time out occurs.


PA0-PA3,PA4-PA7(\*). These 8 lines are organized as one I/O port (A). Each line may be configured under software control as inputs with or without internal pull-up resistors, interrupt generating inputs with pull-up resistors, open-drain or push-pull outputs. PA0-PA3 can also sink 10mA for direct led driving while PA4-PA7 can be programmed as analog inputs for the A/D converter. (\*) PA4-PA7 are not available on ST6210/E10.

**PB0-PB7.** These 8 lines are organized as one I/O port (B). Each line may be configured under soft-

Figure 3: ST6210/ST6215 Block Diagram.

ware control as inputs with or without internal pullup resistors, interrupt generating inputs with pull-up resistors, open-drain or push-pull outputs and as analog inputs for the A/D converter.

PC4-PC7(\*). These 4 lines are organized as one I/O port (C). Each line may be configured under software control as inputs with or without internal pull-up resistors, interrupt generating inputs with pull-up resistors, open-drain or push-pull outputs and as analog inputs for the A/D converter.(\*) PC4-PC7 are not available on ST6210/F10.




#### ST62XX CORE

The ultra small and fast Micro-core of the ST6210/E10 and ST6215/E15 microcontrollers is designed to provide the economy of small die size through advanced HCMOS technologies. The ST62XX core can directly address 4 Kbyte of program memory with extension capability by 2 Kbyte bank addition. The directly addressable data space is 256 bytes sized with extension capability by 64 byte bank addition. The data ROM which is ad-

dressed in the data space is physically located in the program area. The core includes an 8-bit accumulator, two 8-bit index registers and a 12-bit program counter. Three pairs of flags monitors the processor operations while a six levels LIFO hardware stack is available for subroutine & interrupt return address storage. One NMI and four normal interrupt vectors are available. STOP and WAIT modes are included to reduce overall power consumption.

Figure 4: ST62XX Core Block Diagram.



#### I/O PORTS

The ST6210/E10, ST6215/E15 I/O ports are fully software programmable to be configured as: inputs with or without internal pull-up resistors, interrupt

generating inputs with pull-up resistors, open-drain or push-pull outputs, analog inputs and in addition four I/O pins can sink 10mA for direct led driving.

#### TIMER

The Timer peripheral consists of an 8-bit counter with a 7-bit programmable prescaler, thus giving a maximum count of 2<sup>15</sup>, and a control logic that allows configuring the peripheral in three operating modes: event counter, input gated and output

modes. The content of the 8-bit counter can be read/written in the Timer/Counter register. The state of the 7-bit prescaler can be read in the prescaler register. A maskable interrupt is associated with the end-of-count.

#### **DIGITAL WATCHDOG/TIMER**

The digital watchdog/timer consists of a down counter that can be used to provide a controlled recovery from a software upset or as a simple 7-bit timer for general purpose counting. The check time can be set differently for different routines within the general program. After a reset the watchdog/timer is in off-state. The watchdog should be activated inside the Reset restart routine. Once the watchdog

is enabled it can not be cleared by software without generating a Reset. The reset is prevented if the register is reloaded with the desired value before the watchdog register time-out. If the watchdog is active the STOP instruction is deactivated and a WAIT instruction is automatically executed instead of the STOP.

#### 8-BIT A/D CONVERTER

The ST6210/E10, ST6215/E15 A/D converter is an 8-bit analog to digital converter offering 8-bit resolution with  $\pm$  1/2 bit of linearity and a conversion time of 70uS. ST6210/E10 has up to 8 analog inputs while in the ST6215/E15 the number of input pin can

be extendeded up to 16 (alternate functions of I/O ports). The ST621X A/D peripheral converts by a process of successive approximations. The clock is derived from the oscillator.

#### **DEVELOPMENT SUPPORT & EMULATION SYSTEM**

The ST62XX development system offers powerful in-circuit emulator and easy-to-use sets (dedicated boards) of modular hardware and software tools to shorten the total system development time of the final application. The ST62XX emulator offers emulation power with plug-in flexibility in the selection of emulation hardware modules for the dedicated mac-

rocells. The emulator can be interfaced with a standard RS232 serial link to industry standard MS-DOS personal computers. The ST62E10 and ST62E15 EPROM versions are also available to provide flexibility and cost effectiveness in prototypes or preproduction.

#### ORDERING INFORMATION

The following chapter deals with the procedure for transfer the Program/Data ROM codes to SGS-THOMSON.

Communication of the ROM codes. To communicate the contents of Program/Data ROM memories to SGS-THOMSON, the customer has to send two 2764 EPROM with exactly the same addresses as for the ROM version.

All unused bytes must be set to FFH. For shipment to SGS-THOMSON the EPROMs should be placed in a conductive IC carrier and packaged carefully.

Listing Generation & Verification. When SGS-THOMSON receives the EPROMs, they are com-

pared and a computer listing is generated from them. This listing refers exactly to the mask that will be used to produce the microcontroller. Then the listing is returned to the customer that must thoroughly check, complete, sign and return it to SGS-THOMSON. SGS-THOMSON will also program one 2764 EPROM from the data file corresponding to the listing to help the customer in its verification. The signed listing constitutes a part of the contractual agreement for the creation of the customer mask. SGS-THOMSON sales organization will provide detailed information on contractual points.

#### ST6210 Part Number



Device: ST6210

Package: B Plastic Dual-in-line Package
Package: M Plastic SO Package
Temperature range: -40°C to 85°C 6
-40°C to 110°C 7

Marking: it is by default equivalent to the sales type (part number). If a special marking is required see at-

tached option list chart.

#### ST6215 Part Number



Device: ST6215

Package: B Plastic Dual-in-line Package

Package: M Plastic SO Package
Temperature range: – 40°C to 85°C 6

- 40°C to 110°C 7

Marking: it is by default equivalent to the sales type (part number). If a special marking is required see attached option list chart.

#### ST62E10 Part Number



Device: ST62E10

Package: F Window Frit-Seal Package (DIL) Temperature range: – 40°C to 85°C 6

- 40°C to 110°C 7

#### ST62E15 Part Number



Device: ST62E15

Package: F Window Frit-Seal Package (DIL)
Temperature range: -40°C to 85°C 6
-40°C to 110°C 7

#### ST621X MICROCONTROLLER OPTION LIST

Customer	
Address	
Contact	
Phone No	
Reference	
Device	[] (d)
Package	[] (p)
Temperature Rang	e [] (t)
For marking one lin	e with 11 characters maximum is possible
Special Marking []	(y/n) Line 1 "" (M)
[d] 1 = ST6210, 2 =	ST6215
[p] B = Plastic Dual	in Line, M = Plastic SO
(t) $6 = -40$ to $85^{\circ}$ C $7 = -40$ to $110^{\circ}$ C	
(M) Letters, digits,	', '-', '/' and spaces only
Signature	
Date	

## ST9 8K EPROM HCMOS MICROCONTROLLER

ADVANCE DATA

- COMPLETE MICROCONTROLLER, 8K BYTES OF EPROM, 256 BYTES OF REGISTER FILE WITH 224 GENERAL PURPOSE REGISTERS AVAILABLE AS RAM, ACCUMULATOR OR INDEX POINTERS. THE ON-CHIP EPROM CAN BE PROGRAMMED BY USING THE ST90E2X PROGRAMMING BOARD DEVELOPED AND DELIVERED BY SGS-THOMSON. FULLY COMPATIBLE WITH THE STANDARD ROM VERSION
- 8/16-BIT CORE WITH FULL FEATURE DMA CONTROLLER AND POWERFUL INTERRUPT HANDLER AND MSPI OR SBUS/I<sup>2</sup>CBUS SER-IAL INTERFACE
- UP TO 8 EXTERNAL INTERRUPTS PLUS 1 NOT MASKABLE INTERRUPT
- 16-BIT WATCHDOG TIMER FOR SYSTEM IN-TEGRITY
- ONE 16-BIT TIMER, WITH AN 8-BIT PRES-CALER AND 14 OPERATING MODES, ALLOW-ING EASY USE FOR COMPLEX PWM FUNCTIONS AND MANY OTHER TIMING SYS-TEM FUNCTIONS
- 2 ON-CHIP DMA CHANNELS ASSOCIATED TO THE TIMER
- FULL FUNCTION SERIAL COMMUNICATION INTERFACE (SCI) WITH 110 TO 19200 BAUD RATE GENERATOR, ASYNCHRONOUS AND BYTE SYNCHRONOUS CAPABILITY (fully programmable format) AND ADDRESS/WAKE-UP BIT OPTION
- FIVE 8-BIT I/O PORTS WITH PROGRAMM-ABLE INPUT THRESHOLDS AND OUTPUT CHARACTERISTICS. ALTERNATE FUNC-TIONS ALLOW FULL USE OF ALL LINES
- FULL FEATURES SOFTWARE DEVELOP-MENT TOOLS, INCLUDING ASSEMBLER, LIN-KER, C-COMPILER, ARCHIVER, SOFTWARE AND HARDWARE EMULATORS
- PACKAGES AVAILABLE :
  - ST90E20 48-PIN DUAL IN LINE CERAMIC MULTILAYER WITH LENS
  - ST90E21 40-PIN DUAL IN LINE CERAMIC MULTILAYER WITH LENS
  - LEADED CHIP CARRIER WITH LENS





Figure 1: ST90E20 Pin Configuration.



#### GENERAL DESCRIPTION

The ST90E20, ST90E21 and ST90E23 are EPROM members of the ST9 family of microcontroller, completely developed and produced by SGS-THOM-SON using the HCMOS 1.5μ n-well process.

They are fully compatible with their ROM version ST9020/21/23 and can be configured as: stand alone microcontroller with 8K bytes of on-chip EPROM: traditional microcontroller that manage up to 120K bytes of external memory, or parallel processing elements in a system with other processors and peripheral controllers.

The 8K x 8 on-chip EPROM can be programmed off line using the ST90E2X programming board delivered by SGS-THOMSON (Order Code ST90E2XEPR).

#### **ARCHITECTURE**

The ST90E20/21/23 architecture is of prime importance due to the modular philosophy of the system.

The nucleus of the ST90E20/21/23 is an advanced Core including the CPU, the Register File, a 16-bit Timer/Watchdog with 8-bit prescaler, a Master Serial Peripheral Interface and SBUS/I<sup>2</sup>CBUS interface, and two 8-bit I/O Ports. The Core has its own internal busses in addition to those used as link between magacells.

Microcontroller applications demands powerful I/O capabilities. The ST90E20/21/23 fulfill this with up to 40 I/O lines dedicated to Input/Output. These lines are grouped into up to 5 ports of eight lines each and are configured under software control to provide timing, status signals, address/data bus for interfacing external memory, timer inputs and outputs, external interrupts and serial or parallel I/O with or without handshake.

Because the multiplexed address/data bus is merged with the I/O oriented ports, the ST90E20/21/22 can assume many different memory and I/O configurations. These configurations range from a self-contained Microcontroller to a Microprocessor that can address 120K bytes of external memory.

Three basic address spaces are available to support this wide range of configurations: Program Memory (internal and external), Data Memory (external) and Register File.

One 16-bit Timer with an 8-bit prescaler and 14 operating modes allow easy use for complex PWM functions and many other timing system functions by the usage of two associated DMA channels.

To complete the device a full duplex Serial Communication Interface is available with 110 to 19200 baud rate generator, asynchronous and byte synchronous capability (fully programmable format) and address/wake-up bit option.

Figure 2: ST90E21 Pin Configuration.






Figure 3: ST90E23 Pin Configuration.



#### ARCHITECTURE (continued)

Figure 4: ST90E20 Block Diagram.



#### PIN DESCRIPTION

**P00-P07.** I/O Port Lines (input/output, TTL or CMOS compatible). 8 Lines bit programmable that can be configured under program control for I/O or multiplexed address (A0-A7) and data (D0-D7) lines used to interface with Program/Data memory.

P1<sub>0</sub>-P1<sub>7</sub>. I/O Port Lines (input/outputs, TTL or CMOS compatible). 8 Lines bit programmable that can be configured under program control for I/O or external memory expansion (A8-A15).

P20-P27. I/O Port Lines (input/outputs, TTL or CMOS compatible) 8 Lines bit programmable that can be configured under program control for I/O or, in alternate function, as control lines for some of external interrupts, the Master Serial Peripheral Interface and SBUS/I<sub>2</sub>CBUS interface, the handshake protocol or the Timer-DMA control lines of Ports 5, the external Bus control lines, the WAIT and Program/Data signals and the Timer 0 external clock input.

P30-P37. I/O Port Lines (input/outputs, TTL or CMOS compatible) 8 Lines bit programable that can be configured under program control for I/O or, in alternate function, as input and output lines of the multifunction 16-bit Timer 0 and as Serial Communication Interface protocol with its control lines.

P50-P57. I/O Port Lines (input/outputs, TTL or CMOS compatible) 8 Lines bit programmable that

can be configured under program control for I/O or, in alternate function, to manage the parallel handshake protocol or the Timer-DMA function.

AS. Address Strobe (output, active low, 3-State). Address strobe is pulsed low once at the beginning of each machine cycle. The rising edge of AS indicates that address, Read/Write (R/W), and Data Memory (DM) signals are valid when output for external program or data memory transfers. Under program control, AS can be placed in a high-impedance state along with Ports 0 and 1, Data Strobe (DS), and R/W.

**DS. Data Strobe** (output, active low, 3-State). Data strobe provides the timing for data movement to or from Port 0 for each external memory transfer. During a write cycle, data out is valid at the leading edge of DS. During a read cycle, data in must be valid prior to the trailing edge of DS.

It can be placed in <u>a</u> high impendance state along with Port 0. Port 1. AS and R/W.

**R/W.** Read/Write (output, 3-State). Read/Write determines the direction of data transfer for external memory transactions. R/W is low when writing to external program or data memory, and high for all other transactions. It can be placed in a high-impedance state, with Port 0, Port 1, AS and DS.

RESET/Vpp. Reset or Vpp (input). The ST9 is initialized by Reset signals, active low. With the deactivation of RESET, program execution begins from the Program Memory location, pointed by the vector contained in program memory locations 00H and 01H. If held low, RESET acts a register file protection during power-down and power-up sequences. In Eprom-Mode this pin functions as Vpp and is pulsed to 12.5V ± 300mV to perform on-chip EPROM programming.

XTAL1, XTAL2. Crystal 1, Crystal 2 (oscillator input and output). These pins connect a parallel-resonant crystal (24MHz maximum), or an external source to the on-chip clock oscillator and buffer. XTAL1-Input of the oscillator inverter and internal clock generator; XTAL2-Output of the oscillator inverter.

VDD. Main Power Supply Voltage (5V).

Vss. Digital Circuit Ground.

## ST90E30 ST90E31-ST90E32

## ST9 8K EPROM HCMOS MICROCONTROLLER

**ADVANCE DATA** 

- COMPLETE MICROCONTROLLER, 8K BYTES OF EPROM, 256 BYTES OF REGISTER FILE WITH 224 GENERAL PURPOSE REGISTERS AVAILABLE AS RAM, ACCUMULATOR OR INDEX POINTERS. THE ON-CHIP EPROM CAN BE PROGRAMMED BY USING THE STP PROGRAMMING BOARD DEVELOPED AND DELIVERED BY SGS-THOMSON MICROELECTRONICS. FULLY COMPATIBLE WITH THE STANDARD ROM VERSION
- 8/16-BIT CORE WITH FULL FEATURE DMA CONTROLLER AND POWERFUL INTERRUPT HANDLER AND MSPI OR I<sup>2</sup>CBUS SERIAL IN-TERFACE
- 16-BIT WATCHDOG TIMER FOR SYSTEM IN-TEGRITY
- TWO 16-BIT TIMERS, EACH WITH AN 8-BIT PRESCALER AND 14 OPERATING MODES, ALLOWING EASY USE FOR COMPLEX PWM FUNCTIONS AND MANY OTHER TIMING SYSTEM FUNCTIONS
- 8-CHANNEL ANALOG TO DIGITAL CONVERTER, WITH INTEGRAL SAMPLE AND HOLD, FAST 16µs CONVERTION TIME AND 8-BIT ± 1/2 LSB RESOLUTION
- FULL FUNCTION SERIAL I/O INTERFACE WITH 110 TO 19200 BAUD RATE GENERATOR, ASYNCHRONOUS AND BYTE SYNCHRONOUS CAPABILITY (fully programmable format) AND ADDRESS/WAKE-UP BIT OPTION
- SIX 8-BIT I/O PORTS WITH PROGRAMMABLE INPUT THRESHOLDS AND OUTPUT CHAR-ACTERISTICS. ALTERNATE FUNCTIONS ALLOW FULL USE OF ALL LINES
- FULL FEATURES SOFTWARE DEVELOP-MENT TOOLS, INCLUDING ASSEMBLER, LIN-KER, C-COMPILER, ARCHIVER, SOFTWARE AND HARDWARE EMULATORS
- AVAILABLE IN 48 DUAL-IN-LINE (ST90E31), 64
   DUAL-IN-LINE-SHRINK (ST90E32) AND 68
   LEADED CHIP CARRIER (ST90E30) CERAMIC PACKAGES





Figure 1: ST90E30 Pin Configuration.



#### **GENERAL DESCRIPTION**

The ST90E30, ST90E31 and ST90E32 are EPROM members of the ST9 family of microcontrollers, completely developed and produced by SGS-THOM-SON using the HCMOS 1.5 $\mu$  n-well process.

They are fully compatible with their ROM version ST9030 and can be configured as: stand alone microcontrollers with 8K bytes os on-chip EPROM: traditional microcontrollers that manage up to 120K bytes of external memory, or parallel processing elements in a system with other processors and peripheral controllers.

The 8K x 8 on-chip EPROM can be programmed off line using the ST9 programming board delivered by SGS-THOMSON.

#### **ARCHITECTURE**

The ST90E30 architecture is of prime importance due to the modular philosophy of the system.

The nucleus of teh ST90E30 is an advanced Core including the CPU, the Register File, a 16-bit Timer/Watchdog with 8-bit prescaler, a Master Serial Peripheral and I<sup>2</sup>CBUS interface, and two 8-bit I/O Ports. The Core has its own internal busses in addition to those used as link between magacells. Microcontroller applications demands powerful I/O capabilities. The ST90E30 fulfills this with up to 56 I/O lines dedicated to Input/Output. These lines are grouped into up to 7 ports of eight lines each and are configured under software control to provide timing, status signals, address/data bus for interfacing external memory, time inputs and outputs, analog inputs, external interrupts and serial or parallel I/O with or without handshake.

Because the multiplexd address/data bus is merged with the I/O oriented ports, the ST90E30 can assume many different memory and I/O configurations. These configurations range from as self-contained microcontroller to a Microprocessor that can address 120K bytes of external memory.

Three basic address spaces are available to support this wide range of configurations: Program Memory (internal and external), Data Memory (external) and Register File.

Two 16-bit Timers, each with an 8-bit prescaler and 14 operating modes allow easy use for complex PWM functions and many other timing system functions.

In addition there is an 8 channel Analogue to Digital Converter with integral sample and hold, fast  $15\mu$  conversion time and 8-bit  $\pm$  1/2 LSB resolution.

To complete the device a full duplex Serial I/O interface is available with 110 to 19200 baud rate gen-

erator, asynchronous and byte synchronous capability (fully programmable format) and address/wake-up bit option.

Figure 2: ST90E31 Pin Configuration.






Figure 3: ST90E32 Pin Configuration.



#### ARCHITECTURE (continued)

Figure 4: ST9 Core Block Diagram.



#### PIN DESCRIPTION

**P0<sub>0</sub>-P0<sub>7</sub>. I/O Port Lines** (input/output, TTL or CMOS compatible). 8 lines bit programmable that can be configured under program control for I/O or multiplexed address (A0-A7) and data (D0-D7) lines used to interface with Program/Data memory.

P1<sub>0</sub>-P1<sub>7</sub>. I/O Port Lines (input/outputs, TTL or CMOS compatible). 8 lines bit programmable that can be configured under program control for I/O or external memory expansion (A8-A15).

**P2<sub>0</sub>-P2<sub>7</sub>.** I/O Port Lines (input/outputs, TTL or CMOS compatible) 8 lines bit programmable that can be configured under program control for I/O or, in alternate function, as control lines for external interrupts, the Master Serial Peripheral and I<sup>2</sup>CBUS interface and the handshake control lines of Ports 5.

P3<sub>0</sub>-P3<sub>7</sub>. I/O Port Lines (input/outputs, TTL or CMOS compatible) 8 lines bit programmable that can be configured under program control for I/O or, in alternate function, as input and output lines of the 2 x 16-bit Timers (timer 0 and timer 1).

P4<sub>0</sub>-P4<sub>7</sub>. I/O Port Lines (input/outputs, TTL or CMOS compatible) 8 lines bit programmable that

can be configured under program control for I/O or, in alternate function, as analog inputs of the Analog to Digital Converter.

**P50-P57.** I/O Port Lines (input/outputs, TTL or CMOS compatible) 8 Lines bit programmable that can be configured under program control for I/O or, in alternate function, to manage the parallel handshake protocol or the Timer-DMA function.

P76-P77. I/O Port Lines (input/output, TTL or CMOS compatible). 8 Lines bit programmable that can be configured under program control for I/O or, in alternate function, as control lines for the Serial Communication Controller, the Timer/Watchdog input/output lines, the External bus control lines, the Wait signal and some of the external Interrupts.

 $\textbf{AV}_{\textbf{SS}}\textbf{.}$  Analog  $V_{\textbf{SS}}$  of the Analog to Digital Converter.

 $\textbf{AV}_{\textbf{DD}}.$  Analog  $V_{\textbf{DD}}$  of the Analog to Digital Converter.

INTO. External Interrupt Input of channel 0.

INT7. External Interrupt Input of channel 7.

AS. Address Strobe (output, active low, 3-State). Address strobe is pulsed low once at the beginning of each machine cycle. The rising edge of AS indicates that address, Read/Write (R/W), and Data Memory (DM) signals are valid when output for external program or data memory transfers. Under program control, AS can be placed in a high-impedance state along with Ports 0 and 1, Data Strobe (DS), and R/W.

DS. Data Strobe (output, active low, 3-State). Data strobe provides the timing for data movement to or from Port 0 for each external memory transfer. During a write cycle, data out is valid at the leading edge of DS. During a write cycle, data in must be valid prior to the trailing ede of DS. It can be placed in a high impendance state along with Port 0, Port 1, AS and RW.

R/W. Read/Write (output, 3-State). Read/Write determines the direction of data transfer for external memory transactions. R/W is low when writing

to external program or data memory, and high for all other transactions. It can be placed in a high-impedance state, with Port 0, Port 1, AS and DS.

RESET. Reset (input, active low). The ST9 is initialized by Reset signal. With the deactivation of RESET, program execution begins from the Program Memory location pointed by the vector contained in program memory locations 00H and 01H. If held low, RESET acts a register file protection during power-down and power-up sequences.

XTAL1, XTAL2. Crystal 1, Crystal 2 (oscillator input and output). These pins connect a parallel-resonant crystal (24MHz maximum), or an external source to the on-chip clock oscillator and buffer. XTAL1-Input of the oscillator inverter and internal clock generator; XTAL2-Output of the oscillator inverter.

**V<sub>DD</sub>.** Main Power Supply Voltage (5V).

Vss. Digital Circuit Ground.





# DIGITAL SIGNAL PROCESSOR


ADVANCE DATA

#### **MAIN FEATURES**

- 100ns MACHINE CYCLE TIME (1.2 CMOS Technology)
- PARALLEL HARVARD ARCHITECTURE
- TRIPLE DATA BUSES STRUCTURE
- 3 DATA MODES . SINGLE PRECISION . DOUBLE PRECISION
  - . COMPLEX
- 32-BIT INSTRUCTION
- MULTIPLIER 16 x 16 —> 32, SIGNED AND UN-SIGNED
- 32-BIT BARREL SHIFTER, 32-BIT ALU
- PROVISION FOR FLOATING POINT
- FOUR 32-BIT ACCUMULATORS, FOUR LEVEL 32-BIT FIFO
- IMMEDIATE AND COMPUTED BRANCH
- 8-LEVEL STACK
- 9 EXTERNAL AND 3 INTERNAL INTERRUPTS
- AUTOMATIC LOOP, UP TO 256 TIMES 32 IN-STRUCTIONS
- 2 INDEPENDENT PARALLEL BUSES; LOCAL AND SYSTEM
- FULL SPEED ACCESS TO EXTERNAL 64K x 16-BIT MEMORY ON THE LOCAL BUS
- HARDWARE AND/OR SOFTWARE WAIT STATES MODE TO ACCESS SLOWER EX-TERNAL MEMORIES/PERIPHERALS, DMA CHANNEI
- 2 x 16 BYTES FIFO ON THE SYSTEM BUS
- SERIAL CHANNEL FOR DIRECT INTERFACE WITH CODEC, ISDN IC's...
- GENERAL PURPOSE PARALLEL PORT
- ON CHIP DATA RAM 2 x 256 x 16-bit
- FOUR INDEPENDENT ADDRESS CALCULA-TION UNITS
- ADDRESSING MODES: IMMEDIATE, DIRECT, INDIRECT WITH POST MODIFICATION, CIR-CULAR, BIT REVERSED
- 2 VERSIONS: ST18940 (PLCC/PGA 84) CLOSED VERSION WITH 3K x 32-BIT ON-CHIP PROGRAM ROM AND 512 x 16-BIT COEFFI-CIENT ROM

- ST18941 (PGA 144) OPEN VERSION WITH 64K x 32-BIT OFF-CHIP PRO-GRAM ROM AND 128 x 16 BIT ON-CHIP COEF-FICIENT RAM

- POWER DOWN MODE
- TYPICAL CONSUMPTION 0.5W



ST18941 - PIN GRID ARRAY - 144-pin



ST18940 - PLASTIC LEADED CHIP CARRIER - 84-pin




ST18940 - PIN GRID ARRAY - 84-pin

- WITH VERY HIGH SPEED COMPUTATION POWER, THE ST18 DIGITAL SIGNAL PRO-CESSOR FAMILY CAN BE USED IN AUTOMO-TIVE ENVIRONMENT IN APPLICATIONS SUCH AS:
  - ENGINE CONTROL
  - VIBRATION ANALYSIS
  - \_ ANTISKID BRAKES
  - ADAPTIVE RIDE CONTROL
  - GLOBAL POSITIONING
  - \_ NAVIGATION
  - VOICE COMMANDS
  - AUDIO PROCESSING

1/4

Figure 1: ST18 Family Highlights.



#### **DEVELOPMENT SYSTEM**

The ST18940-41 is supported by a complete set of hardware and software tools for system development. The software package includes an assembler/linker, a simulator, and a "C" compiler and optimizer which run under several VAX and PC

operating systems. Hardware tools include a standalone emulator, an EPROM emulation module, a multiprocessor development station and an evaluation module (PC compatible).

#### **DESCRIPTION**

The ST18940/41 Digital Signal Processor is a member of SGS-THOMSON Microelectronics ST18 family.

The ST18 family comprises 3 products covering a wide spectrum of DSP applications. Complete development tools (hardware and software) are available as aids to efficient system designs.

The first processor in the ST18 family is the TS68930/31 (NMOS) with a 160ns machine cycle time. The second member of the family, the ST18930/31, is a CMOS version of the TS68930 with a faster instruction cycle time (80ns) and the inclusion of additional hardware and software features (The ST18930 is pin compatible with the TS68930).

The ST18940/41, which is described in this datasheet, is the third member in the family. It is upward compatible with the other members of the family, but provides enhanced arithmetic capabilities, addressing modes and additional I/O functions.

It is an advanced HCMOS single chip general purpose DSP designed for fast arithmetic intensive ap-

plications in the areas of telecommunications, modems, speech processing, graphic/image processing spectrum analysis, audio processing, digital filtering, high speed control, instrumentation, numeric processing...

The ST18940 structure is based on a triple 16-bit data bus, a 16 x 16 multiplier, a 32-bit ALU. The powerful parallel and serial Input/Output interfaces and the DMA channel contribute to the flexibility of the system interface with external environment.

Two versions are available:

- Let the ST18940 includes 3K x 32-bit program ROM and 512 x 16-bit coefficient ROM.
- the ST18941 microprocessor version can address up to 64K of program memory on a dedicated bus, thus providing true real-time emulation of the ST18940 ROM version. In addition to the two internal RAMs (X and Y), a 128 x 16-bit coefficient RAM is included for coefficient memory emulation.



Figure 2: ST18940/41 Logic Functions.





Figure 3: ST18940/41 Block Diagram.



#### **FUNCTIONAL DESCRIPTION**

One of the key features of the ST1840/41 is that all hardware resources have been designed to support the following three data types:

- simple precision : 16-bit data

- double precision : 32-bit data

- complex: 16-bit real and 16-bit imaginary

Any one of the above three arithmetic modes can be dynamically selected by means of a single program instruction. Once the mode has been selected, all resources (such as ALU, memories, registers, multiplier) are automatically configured for the appropriate operations. The same assembler instructions are used in all three modes. double-precision and complex modes the data are stored in two contiguous memory locations, with an automatic adjustment of the address calculation unit. Two's complement representation is used throughout. In real mode, all instructions except branch are executed in one cycle time. In complex and double precision modes, all instructions are executed in two cycle times.



# **SGS-THOMSON** BZW04-5V8, B $\rightarrow$ 376, B

MICROELECTRONICS BZW04P5V8, B → 376, B

# UNI-AND BIDIRECTIONAL TRANSIENT **VOLTAGE SUPPRESSORS**

■ HIGH SURGE CAPABILITY:


400 W / 1 ms EXPO

■ VERY FAST CLAMPING TIME : 1 ps FOR UNIDIRECTIONAL TYPES 5 ns FOR BIDIRECTIONAL TYPES

■ LARGE VOLTAGE RANGE: 5.8 V  $\rightarrow$  376 V

■ ORDER CODE:

TYPE NUMBER FOR UNIDIRECTIONAL TYPES, TYPE NUMBER + SUFFIX B FOR **BIDIRECTIONAL TYPES** 



#### DESCRIPTION


Transient voltage suppressor diodes especially useful in protecting integrated circuits, MOS, hybrids and other voltage-sensitive semiconductors and components.

#### ABSOLUTE MAXIMUM RATINGS (limiting values)

Symbol	Parameter		Value	Unit
Pp	Peak Pulse Power for 1 ms Exponential Pulse	T <sub>J</sub> Initial = 25 °C See note 1	400	w
Р	Power Dissipation on Infinite Heatsink	T <sub>amb</sub> = 50 °C	1.7	W
I <sub>FSM</sub>	Non Repetitive Surge Peak Forward Current for Unidirectional Types	T <sub>j</sub> Initial = 25 °C t = 10 ms	50	А
T <sub>stg</sub> T <sub>j</sub>	Storage and Operating Junction Temperatur	e Range	- 55 to 150 150	°C
TL	Maximum Lead Temperature for Soldering I from Case	Ouring 10 s at 4 mm	230	°C

Symbol	Parameter	Value	Unit
R <sub>th(J-l)</sub>	Junction-leads on Infinite Heatsink for L <sub>lead</sub> = 10 mm	60	°C/W

Note: 1. For surges upper than the maximum values, the diode will present a short-circuit anode-cathode.



# **ELECTRICAL CHARACTERISTICS** $(T_j = 25 \text{ °C})$

Symbol	Paramet	er	Value			
V <sub>RM</sub>	Stand-off Voltage					
V <sub>(BR)</sub>	Breakdown Voltage					
V <sub>(CL)</sub>	Clamping Voltage		See tables			
I <sub>pp</sub>	Peak Pulse Current	Peak Pulse Current				
$\alpha_{T}$	Temperature Coefficient of V <sub>(BR)</sub>					
С	Capacitance					
t <sub>clamping</sub>	Clamping Time (0 volt to V <sub>(BR)</sub> )	1 ps max.				
		5 ns max.				

	Ту	pe	5		DV <sub>RM</sub>	,	(V)	@	I <sub>R</sub>		@ I <sub>pp</sub> ax.		@ I <sub>pp</sub> ax.	α <sub>T</sub> max.	C** typ. V <sub>B</sub> =0
										1ms	expo	8-20μs expo			f=1MHz
u	Unidirectional Bidirectional		Bidirectional	(μ <b>Α</b> )	(V)	min.	nom.	max.	(mA)	(V)	(A)	(V)	(A)	(10 <sup>-4</sup> /°C)	(pF)
Р	BZW04P5V8	Р	BZW04P5V8B	1000	5.8	6.45	6.8	7.48	10	10.5	38	13.4	174	5.7	3500
	BZW04-5V8		BZW04-5V8B	1000	5.8	6.45	6.8	7.14	10	10.5	38	13.4	174	5.7	3500
	BZW04P6V4	Р	BZW04P6V4B	500	6.4	7.13	7.5	8.25	10	11.3	35.4	14.5	160	6.1	3100
	BZW04-6V4		BZW04-6V4B	500	6.4	7.13	75	7.88	10	11.3	35.4	14.5	160	6.1	3100
	BZW04P7V0	Р	BZW04P7V0B	200	7.02	7.79	8.2	9.02	10	12.1	33	15.5	148	6.5	2700
	BZW04-7V0		BZW04-7V0B	200	7.02	7.79	8.2	8.61	10	12.1	33	15.5	148	6.5	2700
	BZW04P7V8		BZW04P7V8B	50	7.78	8.65	9.1	10.0	1	13.4	30	17.1	134	6.8	2300
1	BZW04-7V8		BZW04-7V8B	50	7.78	8 65	9 1	9 55	1	13.4	30	17.1	134	6.8	2300
	BZW04P8V5		BZW04P8V5B	10	8.55	9.50	10	11.0	1	14.5	27.6	18.6	258	7.3	2000
	BZW04-8V5		BZW04-8V5B	10	8.55	9.50	10	10.50	1	14.5	27.6	18.6	258	7.3	2000
P	BZW04P9V4	P	BZW04P9V4B	5	9.4	10.5	11	12.1	1	15.6	25.7	20.3	236	7 5	1750
	BZW04-9V4		BZW04-9V4B	. 5	9.4	10.5	11	11.6	1	15.6	25.7	20.3	236	7.5	1750
	BZW04P10		BZW04P10B	5	10.2	11.4	12	13.2	1	16.7	24	21 7	221	7.8	1550
	BZW04-10		BZW04-10B	5	10.2	11.4	12	12.6	1	16.7	24	21.7	221	7.8	1550
P	BZW04P11	Р	BZW04P11B	5	11.1	12.4	13	14.3	1	18.2	22	23.6	203	8.1	1450
	BZW04-11		BZW04-11B	5	11.1	12.4	13	13.7	1	18.2	22	23.6	203	8.1	1450
P	BZW04P13	Р	BZW04P13B	5	12.8	14.3	15	16.5	1	21.2	19	27.2	176	8.4	1200
	BZW04-13		BZW04-13B	5	12.8	14 3	15	15.8	1	21.2	19	27.2	176	8.4	1200
P	BZW04P14	Р	BZW04P14B	5	13.6	15.2	16	17.6	1	22.5	17.8	28.9	166	8.6	1100
	BZW04-14		BZW04-14B	5	13.6	15.2	16	168	1	22.5	17.8	28.9	166	8.6	1100
P	BZW04P15	Р	BZW04P15B	5	15.3	17.1	18	19.8	1	25.2	16	32.5	148	8.8	975
	BZW04-15		BZW04-15B	5	15.3	17.1	18	18.9	1	25.2	16	32 5	148	8.8	975
	BZW04P17		BZW04P17B	5	17.1	19	20	22	1	27.7	14.5	36 1	133	9 0	850
	BZW04-17		BZW04-17B	5	17.1	19	20	21	1	27.7	14.5	36.1	133	9.0	850
	BZW04P19		BZW04P19B	5	18 8	20.9	22	24.2	1	30.6	13	39.3	122	9.2	800
	BZW04-19		BZW04-19B	5	18.8	20.9	22	23.1	1	30.6	13	39.3	122	9.2	800
	BZW04P20	Р	BZW04P20B	5	20.5	22 8	24	26 4	1	33.2	12	42.8	112	9.4	725
	BZW04-20		BZW04-20B	5	20.5	22.8	24	25.2	1	33.2	12	42.8	112	9.4	725
P	BZW04P23		BZW04P23B	5	23.1	25.7	27	29.7	1	37.5	10.7	48.3	99	9.6	625
1	BZW04-23		BZW04-23B	5	23.1	25.7	27	28.4	1	37.5	107	48.3	99	9.6	625
P	BZW04P26	Р	BZW04P26B	5	25.6	28.5	30	33	1	41.5	96	53.5	90	9.7	575
	BZW04-26		BZW04-26B	5	25.6	28.5	30	31.5	1	41.5	9.6	53 5	90	9.7	575
	BZW04P28	Р	BZW04P28B	5	28.2	31.4	33	36.3	1	45.7	88	59	81 5	9.8	510
	BZW04-28		BZW04-28B	5	28.2	31.4	33	34.7	1	45.7	88	59	81.5	9.8	510
P	BZW04P31	Р	BZW04P31B	5	30.8	34.2	36	39.6	1	49.9	8	64.3	74 5	9.9	480
	BZW04-31		BZW04-31B	5	30.8	34 2	36	37.8	1	49.9	8	64.3	74.5	9.9	480
Р	BZW04P33		BZW04P33B	5	33 3	37.1	39	42.9	1	53.9	7.4	69.7	69	10.0	450



<sup>\*</sup> Pulse test  $t_p \le 50 \text{ ms}$   $\delta < 2 \%$ .
\*\*\* Divide these values by 2 for bidirectional types.

For bidirectional types, electrical characteristics apply in both directions.

P : Preferred device.

	Тур	pes		V <sub>RM</sub>	,	V <sub>(BR)</sub> *	@	I <sub>R</sub>	V <sub>(CL)</sub>			@ I <sub>pp</sub>	α <sub>T</sub> max.	C** typ. V <sub>B</sub> =0
									1ms expo		<b>8-20</b> μ:	sexpo		f=1MHz
Unio	directional	Bidirectional	(µA)	(V)	min.	nom.	max.	(mA)	(V)	(A)	(V)	(A)	(10 <sup>-4</sup> /°C)	(pF)
B	ZW04-33	BZW04-33B	5	33.3	37.1	39	41	1	53.9	7.4	69.7	69	10.0	450
B:	ZW04P37	P BZW04P37B	5	36.8	40 9	43	47.3	1	59.3	6.7	76.8	62.5	10.1	400
B	ZW04-37	BZW04-37B	5	36 8	40 9	43	45.2	1	59.3	6.7	76.8	62.5	10.1	400
B:	ZW04P40	BZW04P40B	5	40.2	44.7	47	51.7	1	64.8	6.2	84	57	10.1	370
B:	ZW04-40	BZW04-40B	5	40.2	44.7	47	49.4	1	64.8	62	84	57	10.1	370
B:	ZW04P44	BZW04P44B	5	43.6	48.5	51	56.1	1	70 1	5.7	91	52.5	10.2	350
B	ZW04-44	BZW04-44B	5	43.6	48.5	51	53.6	1	70 1	5.7	91	52.5	10.2	350
B	ZW04P48	BZW04P48B	5	47.8	53.2	56	616	1	77	5.2	100	48	10.3	320
B	ZW04-48	BZW04-48B	5	47.8	53.2	56	58.8	1	77	52	100	48	10.3	320
B	ZW04P53	BZW04P53B	5	53	58.9	62	68.2	1	85	4.7	111	43	10.4	290
B	ZW04-53	BZW04-53B	5	53	58 9	62	65.1	1	85	4.7	111	43	10 4	290
B	ZW04P58	BZW04P58B	5	58.1	64 6	68	74.8	1	92	43	121	39.5	10.4	270
B	ZW04-58	BZW04-58B	5	58.1	64.6	68	71.4	1	92	4.3	121	39.5	10 4	270
B	ZW04P64	BZW04P64B	5	64.1	71.3	75	82.5	1	103	3.9	134	36	10.5	250
B:	ZW04-64	BZW04-64B	5	64.1	71.3	75	78.8	1	103	3.9	134	36	10.5	250
B	ZW04P70	P BZW04P70B	5	70.1	77.9	82	90 2	1	113	3.5	146	33	10.5	230
В:	ZW04-70	BZW04-70B	5	70.1	77.9	82	86.1	1	113	3.5	146	33	10.5	230
B	ZW04P78	BZW04P78B	5	77.8	86.5	91	100	1	125	3.2	162	29.5	10.6	210
В	ZW04-78	BZW04-78B	5	77.8	86.5	91	95 5	1	125	3.2	162	29.5	10.6	210
P B	ZW04P85	BZW04P85B	5	85.5	95	100	110	1	137	2.9	178	27	10.6	200
B	ZW04-85	BZW04-85B	5	85 5	95	100	105	1	137	2.9	178	27	10.6	200
B2	ZW04P94	BZW04P94B	5	94	105	110	121	1	152	2.6	195	24.5	10.7	185
В:	ZW04-94	BZW04-94B	5	94	105	110	116	1	152	2.6	195	24.5	10.7	185
B:	ZW04P102	BZW04P102B	5	102	114	120	132	1	165	2.4	212	22.5	10.7	170
В:	ZW04-102	BZW04-102B	5	102	114	120	126	1	165	2.4	212	22.5	10.7	170
P B	ZW04P111	BZW04P111B	5	111	124	130	143	1	179	2.2	230	20 8	10.7	165
В	ZW04-111	BZW04-111B	5	111	124	130	137	1	179	2.2	230	20 8	10.7	165
1	ZW04P128	P BZW04P128B	5	128	143	150	165	1	207	2.0	265	18 1	10.8	145
B	ZW04-128	BZW04-128B	5	128	143	150	158	1	207	2.0	265	18.1	10.8	145
P B	ZW04P136	P BZW04P136B	5	136	152	160	176	1	219	1.8	282	17	10.8	140
1	ZW04-136	BZW04-136B	5	136	152	160	168	1	219	1.8	282	17	10.8	140
	ZW04P145	BZW04P145B	5	145	161	170	187	1	234	1.7	301	16	10.8	135
B	ZW04-145	BZW04-145B	5	145	161	170	179	1	234	1.7	301	16	10.8	135
	ZW04P154	BZW04P154B	5	154	171	180	198	1	246	1.6	317	15.1	10.8	125
	ZW04-154	BZW04-154B	5	154	171	180	189	1	246	1.6	317	15.1	10.8	125
1	ZW04P171	BZW04P171B	5	171	190	200	220	1	274	1.5	353	13.1	10.8	120
I	ZW04-171	BZW04-171B	5	171	190	200	210	1	274	1.5	353	13.6	10.8	120
1	ZW04P188	P BZW04P188B	5	188	209	220	242	1	301	1.3	388	12.4	10.8	110
l	ZW04-188	BZW04-188B	5	188	209	220	231	1	301	1.4	388	12.4	10.8	110
	ZW04P213	BZW04P213B	5	213	237	250	275	1	344	1.5	442	12.4	11	100
1	ZW04-213	BZW04-213B	5	213	237	250	263	1	344	1.5	442	12	11	100
	ZW04P239	BZW04P239B	5	239	266	280	308	1	384	1.5	494	12	11	95
1	ZW04-239	BZW04-239B	5	239	266	280	294	1	384	1.5	494	12	11	95 95
1	ZW04-255 ZW04P256	BZW04-239B BZW04P256B	5	256	285	300	330	1	414	1.2	529	10	11	95
l	ZW041 256 ZW04-256	BZW04-256B	5	256	285	300	315	1	414	1.2	529	10	11	90
l	ZW04-230 ZW04P273	BZW04P273B	5	273	304	320	352	1	438	1.2	564	10	11	90 85
1	ZW041 273 ZW04-273	BZW04-273B	5	273	304	320	336	1	438	1.2	564	10	11	85 85
1	ZW04-273 ZW04P299	BZW04P299B	5	299	332	350	385	1	482	0.9	618	9	11	80
1	ZW04F299 ZW04-299	BZW04-299B BZW04-299B	5	299	332	350	368	1	482	0.9	618	9	11	80 80
	ZW04-299 ZW04P342	BZW04-299B BZW04P342B	5	342	380	400	440	1	548	0.9	706		1	75
1	ZW04P342 ZW04-342	BZW04P342B BZW04-342B	5	342	380	400	420	1	548	09	706	8	11	
	ZW04-342 ZW04P376	BZW04-342B BZW04P376B	5	376	418	440	l .	1	603		1	8	11	75 70
			5				484		1 .	0.8	776	8	11	70
	ZW04-376	BZW04-376B	_ 5	376	418	440	462	1	603	0.8	776	8	11	70



<sup>\*</sup> Pulse test  $t_p \le 50 \text{ ms} \quad \delta < 2 \%.$ \*\* Divide these values by 2 for bidirectional types.
For bidirectional types, electrical characteristics apply in both directions.

P : Preferred device.




Fig.1 - Peak pulse power versus exponential pulse duration.




Fig.2 – Clamping voltage versus peak pulse current. exponential waveform t = 20  $\mu$ s ....... t = 1 ms --- t = 10 ms ---

Note: The curves of the figure 2 are specified for a junction temperature of 25 °C before surge. The given results may be extrapolated for other junction temperatures by using the following formula:  $\Delta V$  (BR) =  $\alpha$  T (V (BR)) X [ $T_j$  - 25] X V (BR) For intermediate voltages, extrapolate the given results.




Fig.3 - Allowable power dissipation versus junction temperature.




Fig.5 - Thermal resistance versus lead length.




Fig.6 – Transient thermal impedance junction—ambient for mounting  $n^{\circ}2$  versus pulse duration (L = 10 mm).

D88BZW04P5





Fig.4 - Power dissipation versus ambient temperature.

Mounting n° 1 Mounting n° 2
INFINITE HEATSINK PRINTED CIRCUIT






Fig.7 - Peak forward current versus peak forward voltage drop (typical values for unidirectional types).




Fig.8a - Capacitance versus reverse applied voltage for unidirectional types (typical values).





Fig.8b - Capacitance versus reverse applied voltage for bidirectional types (typical values).

D88BZW04P6

#### PACKAGE MECHANICAL DATA

F 126 Plastic



-	Ref.	Millin	neters	Inc	hes	Notes
	nei.	Min.	Max.	Min.	Max.	Notes
	Ø b <sub>2</sub>	0.76	0 86	0.029	0.034	
	Ø D	2.95	3.05	0.116	0.120	1 - The lead diameter $\emptyset$ b <sub>2</sub> is not controlled over zone L <sub>1</sub> .
	G	6.05	6.35	0.238	0.250	2 - The minimum axial lengh within which the device may be placed with
	L	26	_	1.024	-	its leads bent at right angles is 0.59" (15 mm).
	L <sub>1</sub>	_	1.27	_	0.050	

Cooling method: by convection (method A).

Marking: type number; white band indicates cathode for unidirectional types.

Weight: 0.4 g.




# **7 SGS-THOMSON** P6KE6V8P, A $\rightarrow$ 440P, A MICROELECTRONICS P6KE6V8CP, CA $\rightarrow$ 440CP, CA

P6KE6V8P,  $A \rightarrow 440P$ , A

# UNI-AND BIDIRECTIONAL TRANSIENT **VOLTAGE SUPPRESSORS**

- HIGH SURGE CAPABILITY: 600 W / 1 ms EXPO
- VERY FAST CLAMPING TIME: 1 ps FOR UNIDIRECTIONAL TYPES 5 ns FOR BIDIRECTIONAL TYPES
- LARGE VOLTAGE RANGE: 5.8  $V \rightarrow 376 V$
- ORDER CODE : TYPE NUMBER FOR UNIDIRECTIONAL TYPES, TYPE NUMBER + SUFFIX C FOR **BIDIRECTIONAL TYPES**



#### DESCRIPTION


Transient voltage suppressor diodes especially useful in protecting integrated circuits, MOS, hybrids and other voltage-sensitive semiconductors and components.

#### **ABSOLUTE RATINGS** (limiting values)

Symbol	Parameter		Value	Unit
Pp	Peak Pulse Power for 1 ms Exponential Pulse	T <sub>1</sub> Initial = 25 °C See note 1	600	w
Р	Power Dissipation on Infinite Heatsink	T <sub>amb</sub> = 75 °C	5	w
I <sub>FSM</sub>	Non Repetitive Surge Peak Forward Current for Unidirectional Types	T <sub>j</sub> Initial = 25 °C t = 10 ms	100	А
T <sub>stg</sub> T <sub>J</sub>	Storage and Operating Junction Temperatu	ire Range	- 55 to 175 175	သိ့ သိ
TL	Maximum Lead Temperature for Soldering from Case	During 10 s at 4 mm	230	°C

Symbol	Parameter	Value	Unit
R <sub>th(j-l)</sub>	Junction-leads on Infinite Heatsink for L <sub>lead</sub> = 10 mm	20	°C/W

Note: 1. For surges upper than the maximum values, the diode will present a short-circuit anode-cathode.



### **ELECTRICAL CHARACTERISTICS** (T<sub>j</sub> = 25 °C)

Symbol	Paramet	er	Value
V <sub>RM</sub>	Stand-off Voltage		
V <sub>(BR)</sub>	Breakdown Voltage		
V <sub>(CL)</sub>	Clamping Voltage		See tables
I <sub>pp</sub>	Peak Pulse Current		000 (45)00
ατ	Temperature Coefficient of V <sub>(BR)</sub>		
С	Capacitance		
t <sub>clamping</sub>	Clamping Time (0 volt to V <sub>(BR)</sub> )	Unidirectional Types	1 ps max.
		Bidirectional Types	5 ns max.
V <sub>FM</sub>	Forward Voltage Drop for Unidirection	nal Types (I <sub>FM</sub> = 50 A)	3.5 V max.

Тур	es	I <sub>RM</sub> @ V <sub>RM</sub> max.		١	V <sub>(BR)</sub> * @ (V)		I <sub>R</sub>	max.		max.		α <sub>T</sub> max.	C** typ V <sub>R</sub> =0 f=1 MHz
Unidirectional	Bidirectional	(μ <b>A</b> )	(V)	min.	nom.	max.	(mA)	(V)	(A)	(V)	(A)	(10 <sup>-4</sup> /°C)	(pF)
	P P6KE6V8CP	10008	5.8	6.45	6.8	7.48	10	10 5	57	13.4	261	5.7	4000
P6KE6V8A	P6KE6V8CA	10008	5.8	6.45	68	7.14	10	10.5	57	13.4	261	5.7	4000
	P P6KE7V5CP	5008	6.4	7.13	7.5	8.25	10	11.3	53	14.5	241	6.1	3700
P6KE7V5A	P6KE7V5CA	500§	6.4	7.13	7.5	7.88	10	11.3	53	14.5	241	6.1	3700
P P6KE8V2P	P6KE8V2CP	200§	7.02	7.79	8.2	9.02	10	12.1	50	15.5	226	6.5	3400
P6KE8V2A	P6KE8V2CA	200§	7.02	7.79	8.2	8.61	10	12.1	50	15.5	226	6.5	3400
P6KE9V1P	P6KE9V1CP	50§	7.78	8.65	9 1	10	1	13.4	45	17.1	205	6.8	3100
P6KE9V1A	P6KE9V1CA	50§	7.78	8.65	9.1	9.55	1	13.4	45	17.1	205	6.8	3100
P6KE10P	P6KE10CP	10§	8.55	9.5	10	11	1	14.5	41	18.6	387	7.3	2800
P6KE10A	P6KE10CA	108	8.55	9.5	10	10.5	1	14.5	41	18.6	387	7.3	2800
P6KE11P	P6KE11CP	5§	9.4	10.5	11	12.1	1	15.6	38	20.3	355	7.5	2500
P6KE11A	P6KE11CA	5§	9.4	10.5	11	11.6	1	15.6	38	20.3	355	7.5	2500
	P P6KE12CP	5	10.2	11.4	12	13.2	1	16.7	36	21.7	332	7.8	2300
P6KE12A	P6KE12CA	5	10.2	11.4	12	12.6	1	16.7	36	21.7	332	7.8	2300
	P P6KE13CP	5	11.1	12.4	13	14.3	1	18.2	33	23.6	305	8.1	2150
P6KE13A	P6KE13CA	5	11.1	12.4	13	13.7	1	18.2	33	23.6	305	8.1	2150
	P P6KE15CP	5	12.8	14.3	15	16.5	1	21.2	28	27.2	265	8.4	1900
P6KE15A	P6KE15CA	5	12.8	14.3	15	15.8	1	21.2	28	27.2	265	8.4	1900
P6KE16P	P6KE16CP	5	13.6	15.2	16	17.6	1	22.5	27	28.9	249	8.6	1800
P6KE16A	P6KE16CA	5	13.6	15.2	16	16.8	1	22 5	27	28.9	249	8.6	1800
P P6KE18P	P P6KE18CP	5	15.3	17.1	18	19.8	1	25 2	24	32.5	222	8.8	1600
P6KE18A	P6KE18CA	5	15.3	17.1	18	18.9	1	25.2	24	32.5	222	8.8	1600
P P6KE20P	P6KE20CP	5	17.1	19	20	22	1	27.7	22	36.1	199	90	1500
P6KE20A	P6KE20CA	5	17.1	19	20	21	1	27.7	22	36.1	199	9.0	1500
P6KE22P	P P6KE22CP	5	18.8	20.9	22	24.2	1	30.6	20	39.3	183	9.2	1350
P6KE22A	P6KE22CA	5	18.8	20.9	22	23.1	1	30.6	20	39.3	183	9.2	1350
P6KE24P	P6KE24CP	5	20.5	22.8	24	26.4	1	33.2	18	42.8	168	9.4	1250
P6KE24A	P6KE24CA	5	20.5	22.8	24	25 2	1	33.2	18	42 8	168	9.4	1250
P P6KE27P	P6KE27CP	5	23.1	25.7	27	29.7	1	37.5	16	48 3	149	9.6	1150
P6KE27A	P6KE27CA	5	23 1	25.7	27	28.4	1	37.5	16	48.3	149	9.6	1150
P P6KE30P	P6KE30CP	5	25 6	28.5	30	33	1	41.5	14 5	53.5	134	9.7	1075
P6KE30A	P6KE30CA	5	25.6	28.5	30	31.5	1	41.5	14.5	53.5	134	9.7	1075
	P P6KE33CP	5	28.2	31.4	33	36.3	1	45 7	13.1	59	122	9.8	1000
P6KE33A	P6KE33CA	5	28.2	31.4	33	34.7	1	45.7	13.1	59	122	9.8	1000
P P6KE36P	P6KE36CP	5	30.8	34.2	36	39.6	1	49.9	12	64.3	112	9.9	950
P6KE36A	P6KE36CA	5	30.8	34.2	36	37.8	1	49.9	12	64.3	112	9.9	950

<sup>\*</sup> Pulse test  $t_p \le 50 \text{ ms } \delta < 2 \%$ .



<sup>\*\*</sup> Divide these values by 2 for bidirectional types.

For bidirectional types P6KE6V8CP → 11CA, IRM must be double that specified for unidirectional types.

For bidirectional types, electrical characteristics apply in both directions.

P : Preferred device.

	Туј	pes		V <sub>RM</sub>	,	(V)	@	I <sub>R</sub>	V <sub>(CL)</sub>			@ I <sub>pp</sub> ax.	α <sub>τ</sub> max.	C** typ. V <sub>B</sub> =0
									1 ms	expo	8-20 µ	s expo		f=1 MHz
U	nidirectional	Bidirectional	<b>(μΑ)</b>	(V)	min.	nom.	max.	(mA)	(V)	(A)	(V)	(A)	(10 <sup>-4</sup> /°C)	(pF)
Р	P6KE39P	P P6KE39CP	5	33.3	37.1	39	42.9	1	53.9	11.1	69.7	103	10.0	900
1	P6KE39A	P6KE39CA	5	33.3	37.1	39	41	1	53.9	11.1	69.7	103	10.0	900
	P6KE43P	P6KE43CP	5	36.8	40.9	43	47.3	1	59.3	10.1	76.8	94	10.1	850
	P6KE43A	P6KE43CA	5	36.8	40.9	43	45 2	1	59.3	10.1	76 8	94	10.1	850
	P6KE47P	P P6KE47CP	5	40.2	44.7	47	51.7	1	64.8	9.3	84	86	10.1	800
	P6KE47A	P6KE47CA	5	40.2	44.7	47	49.4	1	. 64.8	9.3	84	86	10.1	800
P	P6KE51P	P6KE51CP	5	43.6	48.5	51	56 1	1	70.1	8.6	91	79	10.2	750
	P6KE51A	P6KE51CA	5	43 6	48.5	51	53.6	1	70.1	8.6	91	79	10.2	750
P	P6KE56P	P6KE56CP	5	47.8	53 2	56	61.6	1	77	7.8	100	72	10.3	700
	P6KE56A	P6KE56CA	5	47.8	53 2	56	58.8	1	77	7.8	100	72	10.3	700
	P6KE62P	P6KE62CP	5	53	58.9	62 '	68.2	1	85	7.1	111	65	10.4	650
	P6KE62A	P6KE62CA	5	53	58.9	62	65.1	1	85	7.1	111	65	10.4	650
P	P6KE68P	P6KE68CP	5	58.1	64.6	68	74.8	1	92	6.5	121	59.5	10.4	625
1	P6KE68A	P6KE68CA	5	58.1	64.6	68	71.4	1	92	6.5	121	59.5	10.4	625
1	P6KE75P	P6KE75CP	5	64.1	71.3	75	82.5	1	103	5.8	134	53.5	10.5	575
	P6KE75A	P6KE75CA	5	64.1	71.3	75	78.8	1	103	5.8	134	53.5	10.5	575
P	P6KE82P	P6KE82CP	5	70.1	77.9	82	90.2	1	113	5.3	146	49	10.5	550
	P6KE82A	P6KE82CA	5	70.1	77.9	82	86.1	1	113	5.3	146	49	10.5	550
	P6KE91P	P6KE91CP	5	77.8	86.5	91	100	1	125	4.8	162	44.5	10.6	525
	P6KE91A	P6KE91CA	5	77.8	86.5	91	95.5	1	125	4.8	162	44.5	10.6	525
	P6KE100P	P6KE100CP	5	85.5	95	100	110	1	137	4.4	178	40.5	10.6	500
	P6KE100A	P6KE100CA	5	85.5	95	100	105	1	137	4.4	178	40.5	10.6	500
	P6KE110P	P6KE110CP	5	94	105	110	121	1	152	3.9	195	37	10.7	470
	P6KE110A	P6KE110CA	5	94	105	110	116	1	152	3.9	195	37	10.7	470
	P6KE120P	P6KE120CP	5	102	114	120	132	1	165	3.6	212	34	10.7	450
	P6KE120A	P6KE120CA	5	102	114	120	126	1	165	3.6	212	34	10.7	450
P	P6KE130P	P6KE130CP	5	111	124	130	143	1	179	3.4	230	31.5	10.7	420
l	P6KE130A	P6KE130CA	5	111	124	130	137	1	179	3.4	230	31.5	10.7	420
	P6KE150P	P6KE150CP	5	128	143	150	165	1	207	2.9	265	27.2	10.8	400
	P6KE150A	P6KE150CA	5	128	143	150	158	1	207	2.9	265	27.2	10.8	400
	P6KE160P	P P6KE160CP	5	136	152	160	176	1	219	2.7	282	25.5	10.8	380
	P6KE160A	P6KE160CA	5	136	152	160	168	1	219	2.7	282	25.5	10.8	380
	P6KE170P	P6KE170CP	5	145	161	170	187	1	234	2.6	301	24	10.8	370
	P6KE170A	P6KE170CA	5	145	161	170	179	1	234	26	301	24	10.8	370
Р	P6KE180P	P6KE180CP	5	154	171	180	198	1	246	2.4	317	22.7	10.8	360
l_	P6KE180A	P6KE180CA	5	154	171	180	189	1	246	2.4	317	22.7	10.8	360
Р	P6KE200P	P6KE200CP	5	171	190	200	220	1	274	2.2	353	20.4	10.8	350
	P6KE200A	P6KE200CA	5	171	190	200	210	1	274	2.2	353	20.4	10.8	350
	P6KE220P	P6KE220CP	5	188	209	220	242	1	301	2	388	18.6	10.8	330
_	P6KE220A	P6KE220CA	5	188	209	220	231	1	301	2	388	18.6	10.8	330
Р	P6KE250P	P6KE250CP	5	213	237	250	275	1	344	2	442	19	11	310
	P6KE250A	P6KE250CA	5	213	237	250	263	1	344	2	442	19	11	310
	P6KE280P	P6KE280CP	5	239	266	280	308	1	384	2	494	18	11	300
	P6KE280A	P6KE280CA	5	239	266	280	294	1	384	2	494	18	11	300
1	P6KE300P	P6KE300CP	5	256	285	300	330	1	414	1.6	529	14	11	290
1	P6KE300A	P6KE300CA	5	256	285	300	315	1	414	1.6	529	14	11	290
	P6KE320P	P6KE320CP	5	273	304	320	352	1	438	1.6	564	14	11	280
	P6KE320A	P6KE320CA	5	273	304	320	336	1	438	1.6	564	14	11	280
	P6KE350P	P6KE350CP	5	299	332	350	385	1	482	1.6	618	14	11	270
P	P6KE350A	P6KE350CA P P6KE400CP	5	299	332	350	368	1	482	1.6	618	14	11	270
ا"	P6KE400P		5	342	380	400	440	1	548	1.3	706	11	11	360
P	P6KE400A P6KE440P	P6KE440CA	5	342	380	400	420	1	548	1.3	706	11	11	360
1	P6KE440A	P6KE440CP	5	376	418	440	484	1 1	603	1.3	776	11	11	350
$\Box$	FONE44UA	P6KE440CA	<sup>3</sup>	376	418	440	462	1	603	1.3	776	11	11	350



<sup>\*</sup> Pulse test  $t_p \le 50$  ms  $\delta < 2$  %. \*\* Divide these values by 2 for bidirectional types.

For bidirectional types, electrical characteristics apply in both directions.

P : Preferred device.




Fig.1 - Peak pulse power versus exponential pulse duration.




Fig.2 - Clamping voltage versus peak pulse current.
exponential waveform t = 20 µs ......
t = 1 ms --t = 10 ms ---

Note: The curves of the figure 2 are specified for a junction temperature of 25 °C before surge. The given results may be extrapolated for other junction temperatures by using the following formula:  $\Delta V$  (BR) =  $\alpha$  T (V (BR)) X [Tj - 25] X V (BR) For intermediate voltages, extrapolate the given results.

D88P6KEP4






Fig.3 – Allowable power dissipation versus junction temperature.




Fig.5 - Thermal resistance versus lead length.




Fig.6 - Transient thermal impedance junction-ambient for mounting  $n^{\circ}2$  versus pulse duration (L = 10 mm).





Fig.4 - Power dissipation versus ambient temperature.






Fig.7 - Peak forward current versus peak forward voltage drop (typical values for unidirectional types).

D88P6KEP5




Fig.8a - Capacitance versus reverse applied voltage for unidirectional types (typical values).





Fig.8b - Capacitance versus reverse applied voltage for bidirectional types (typical values).

D88P6KEP6

#### PACKAGE MECHANICAL DATA

#### CB-417 Plastic



Ref.	Millin	neters	Inc	hes	Notes
nei.	Min.	Max.	Min.	Max.	Notes
Ø b <sub>2</sub>	_	1.092	_	0.043	
ØD	-	3.683	_	0.145	1 - The lead diameter Ø b <sub>2</sub> is not controlled over zone L <sub>1</sub> .
G	-	8.89	-	0.350	2 - The minimum axial lengh within which the device may be placed with
L	25.4	_	1.000	-	its leads bent at right angles is 0.59" (15 mm).
L <sub>1</sub>	_	1.25	_	0.049	

Cooling method: by convection (method A).


Marking: type number; white band indicates cathode for unidirectional types.

Weight: 0.6 g.





# UNIDIRECTIONAL TRANSIENT VOLTAGE SUPPRESSOR



#### **DESCRIPTION**

Transient voltage suppressor diode especially designed for transistor protection in electronic ignition circuit.

Connected accross collector and base it avoids any transistor damage when spark plug is fouled or disconnected.

### ABSOLUTE RATINGS (limiting values)

Symbol	Parameter		Value	Unit
P <sub>tot</sub>	DC Power Dissipation	T <sub>amb</sub> = 50 °C	1.7	W
I <sub>ZM</sub>	Continuous Reverse Current	T <sub>amb</sub> = 50 °C	3.5	mA
P <sub>RSM</sub>	Non Repetitive Surge Peak Power Dissipation	T <sub>J</sub> Initial = 25 °C t = 1 ms	300	W
Toper	Operating Temperature		- 55 to 150	°C
T <sub>stg</sub> T <sub>J</sub>	Storage and Junction Temperature Range		- 55 to 150 150	°C ℃
TL	Maximum Lead Temperature for Soldering I from Case	During 3 s at 5 mm	300	∞


Symbol	Parameter	Value	Unit
R <sub>th(j-l)</sub>	Junction-leads on Infinite Heatsink for L <sub>lead</sub> = 10 mm	60	°C/W

#### **ELECTRICAL CHARACTERISTICS**

Type	V <sub>BR</sub> @ T <sub>j</sub> = 25 °C min. max.	V <sub>BR</sub> @ T <sub>j</sub> = 120 °C min. max.	I <sub>R</sub>	α <sub>τ</sub> typ.	I <sub>RM</sub> /V <sub>RM</sub> max.	V <sub>RM</sub>	I <sub>ZM</sub>
	(V)	(V)	(mA)	(10 <sup>-4</sup> /°C)	(μ <b>Α</b> )	(V)	(mA)
PL 360 D	330 370	358 416	2	11	0.35	270	3.5

#### **PACKAGE MECHANICAL**

F 126 Plastic



Ref.	Millin	Millimeters		hes	Notes			
nei.	Min.	Max.	Min.	Max.	Notes			
$\emptyset$ b <sub>2</sub>	0.76	0.86	0.029	0.034				
Ø D	2.95	3.05	0.116	0.120	$\Big]$ 1 - The lead diameter $\varnothing$ b $_2$ is not controlled over zone L $_1$			
G	6.05	6.35	0.238	0.250	2 - The minimum axial lengh within which the device may be			
L	26	-	1.024		placed with its leads bent at right angles is 0.59" (15 mm).			
L <sub>1</sub>	_	1.27	_	0.050				

Cooling method : by convection (method A)

Marking: type number; white band indicates cathode.

Weight: 0 4 g




Fig.i - Peak pulse power versus exponential pulse duration.




Fig.2 - Clamping voltage versus peak pulse current exponential waveform t = 20  $\mu s$  ....... t - 1 ms  $\overline{\phantom{a}}$ 

Note: The curves of the figure 2 are specified for a junction temperature of 25 °C before surge. The given results may be extrapolated for other junction temperatures by using the following formula:  $\Delta V \left(BH\right) = \alpha T \left(V \left(BH\right)\right) \times \left[T_{j} - 25\right] \times V \left(BH\right)$  For intermediate voltages, extrapolate the given results.

DB9PL360DP3






Fig.3 – Allowable power dissipation versus junction temperature.




Fig.5 - Thermal resistance versus lead length.




Fig.6 - Transient thermal impedance junction-ambient for mounting  $n^{\circ}2$  versus pulse duration (L = 10 mm).





Fig.4 – Power dissipation versus ambient temperature.






Fig.7 - Peak forward current versus peak forward voltage drop (typical values for unidirectional types).

DB9PL360DP4




Fig.8 - Capacitance versus reverse aplied voltage (typical values).

D89PL360DP5





 $1.5KE6V8P,A \rightarrow 440P,A$ 


1.5KE6V8CP,CA ightarrow 440CP,CA

# UNI-AND BIDIRECTIONAL TRANSIENT VOLTAGE SUPPRESSORS

- HIGH SURGE CAPABILITY: 1.5 kW / 1 ms EXPO
- VERY FAST CLAMPING TIME:

  1 ps FOR UNIDIRECTIONAL TYPES

  5 ns FOR BIDIRECTIONAL TYPES
- LARGE VOLTAGE RANGE : 5.8 V → 376 V
- ORDER CODE:
  - TYPE NUMBER FOR UNIDIRECTIONAL TYPES, TYPE NUMBER + SUFFIX C FOR BIDIRECTIONAL TYPES



#### **DESCRIPTION**


Transient voltage suppressor diodes especially useful in protecting integrated circuits, MOS, hybrids and other voltage-sensitive semiconductors and components.

#### **ABSOLUTE RATINGS** (limiting values)

Symbol	Parameter		Value	Unit
Pp	Peak Pulse Power for 1 ms Exponential Pulse	T <sub>1</sub> Initial = 25 °C See note 1	1.5	kW
Р	Power Dissipation on Infinite Heatsink	T <sub>amb</sub> = 75 °C	5	w
I <sub>FSM</sub>	Non Repetitive Surge Peak Forward Current for Unidirectional Types	T <sub>J</sub> Initial = 25 °C t = 10 ms	250	А
T <sub>stg</sub> T <sub>J</sub>	Storage and Operating Junction Temperatu	ire Range	- 65 to 175 175	ာ့ လ
TL	Maximum Lead Temperature for Soldering from Case	During 10 s at 4 mm	230	.c

Symbol	Parameter	Value	Unit
R <sub>th(J-l)</sub>	Junction-leads on Infinite Heatsink for $L_{lead} = 10 \text{ mm}$	20	°C/W

Note: 1. For surges upper than the maximum values, the diode will present a short-circuit anode-cathode.



### **ELECTRICAL CHARACTERISTICS** (T, = 25 °C)

Symbol	Paramet	er	Value			
V <sub>RM</sub>	Stand-off Voltage					
V <sub>(BR)</sub>	Breakdown Voltage					
V <sub>(CL)</sub>	Clamping Voltage		See tables			
I <sub>pp</sub>	Peak Pulse Current					
$\alpha_{T}$	Temperature Coefficient of V <sub>(BR)</sub>					
С	Capacitance					
t <sub>clamping</sub>	Clamping Time (0 volt to V <sub>(BR)</sub> )	Unidirectional Types	1 ps max.			
		Bidirectional Types	5 ns max.			

Unidirectional   Bidirectional   (µA)   (V)   min.   nom.   max.   (mA)   (V)   (A)   (V)   (A)   (10 <sup>-4</sup> )°C)   (pF)		Types		I <sub>RM</sub> @		١	/ <sub>(BR)</sub> * (V)	@	IR	ma	@ I <sub>pp</sub> ax.	m	@ I <sub>pp</sub> ax. is expo	α <sub>T</sub> max.	C** typ. V <sub>R</sub> =0 f=1 MHz
P 1.5KE6V8P P 1.5KE6V8CP 1000\$ 5.8 6.45 6.8 7.48 10 10.5 143 13.4 746 5.7 9500 1.5KE6V8A 1.5KE6V8CA 1000\$ 5.8 6.45 6.8 7.14 10 10.5 143 13.4 746 5.7 9500 P 1.5KE7V5P 1.5KE7V5CP 500\$ 6.4 7.13 7.5 8.25 10 11.3 132 14.5 690 6.1 8500 1.5KE7V5A 1.5KE7V5CA 500\$ 6.4 7.13 7.5 7.88 10 11.3 132 14.5 690 6.1 8500 1.5KE8V2P 1.5KE8V2CP 200\$ 7.02 7.79 8.2 902 10 12.1 124 15.5 645 6.5 8000 1.5KE8V2P 1.5KE8V2CP 200\$ 7.02 7.79 8.2 902 10 12.1 124 15.5 645 6.5 8000 1.5KE9V1P 1.5KE9V1CP 50\$ 7.78 8.65 9.1 10 11.3 132 14.5 690 6.1 8500 1.5KE9V1A 1.5KE9V1CA 50\$ 7.78 8.65 9.1 10 11.3 14.12 17.1 585 6.8 7500 1.5KE9V1A 1.5KE9V1CA 50\$ 7.78 8.65 9.1 10 1 13.4 112 17.1 585 6.8 7500 1.5KE9D1 1.5KE10CP 10\$ 8.55 9.5 10 11 1 14.5 103 18.6 968 7.3 7000 1.5KE1DP 1.5KE10CA 10\$ 8.55 9.5 10 10.5 1 14.5 103 18.6 968 7.3 7000 1.5KE1DP 1.5KE11CD 55 9.4 10.5 11 12.1 1 15.6 96 20.3 887 7.5 6400 1.5KE1DP 1.5KE11CD 55 9.4 10.5 11 12.1 1 15.6 96 20.3 887 7.5 6400 1.5KE1DP 1.5KE1CP 5 10.2 11.4 12 13.2 1 16.7 90 21.7 829 7.8 6000 1.5KE1DP 1.5KE13CP 5 10.2 11.4 12 13.2 1 16.7 90 21.7 829 7.8 6000 1.5KE1DP 1.5KE13CP 5 11.1 12.4 13 13.7 1 18.2 82 23.6 763 8.1 5500 1.5KE1SA 1.5KE13CP 5 11.1 12.4 13 13.7 1 18.2 82 23.6 763 8.1 5500 1.5KE15A 1.5KE13CP 5 13.6 15.2 16 16.8 1 21.2 71 27.2 662 8.4 5000 1.5KE15A 1.5KE16CP 5 13.6 15.2 16 16.8 1 21.2 71 27.2 662 8.4 5000 1.5KE16P 1.5KE16CA 5 13.6 15.2 16 16.8 1 22.5 67 28.9 623 8.6 4700 1.5KE1BA 1.5KE16CA 5 13.6 15.2 16 16.8 1 22.5 67 28.9 623 8.6 4700 1.5KE1BA 1.5KE16CA 5 13.6 15.2 16 16.8 1 22.5 67 28.9 623 8.6 4700 1.5KE2DP 1.5KE16CP 5 13.6 15.2 16 16.8 1 22.5 67 28.9 623 8.6 4700 1.5KE2DP 1.5KE3CP 5 15.3 17.1 18 18.9 1 25.2 59.5 32.5 554 8.8 4300 1.5KE2DP 1.5KE3CP 5 15.3 17.1 18 18.9 1 25.2 59.5 32.5 554 8.8 4300 1.5KE2DP 1.5KE3CP 5 13.6 15.2 16 16.8 1 22.5 67 28.9 623 8.6 4700 1.5KE2DP 1.5KE3CP 5 13.6 15.2 16 16.8 1 22.5 67 28.9 623 8.6 4700 1.5KE2DP 1.5KE3CP 5 13.6 15.2 16 16.8 1 22.5 67 28.9 623 8.6 4700 1.5KE2DP 1.5KE3CP 5 13.6 15.2 16 16.8 1 22.5 67 28.9 623 8.6 4700 1.5KE2DP 1.5KE3CP 5 13.6 15.2 16 16.8 1 22.5	Ur	nidirectional	Bidirectional	(uA)	(V)	min.	nom.	max.	(mA)			<u> </u>			
1.5KE8V8A	-				, ,	6.45	6.8	7 48	10	<u> </u>	<b>+</b> • • •	<u> </u>	- ` '	5.7	
P   1.5KE7V5P   1.5KE7V5CP   500§   6.4   7.13   7.5   8.25   10   11.3   132   14.5   690   6.1   8500   1.5KE7V5A   1.5KE7V5CA   500§   6.4   7.13   7.5   7.88   10   11.3   132   14.5   690   6.1   8500   1.5KE8V2P   1.5KE8V2CA   200§   7.02   7.79   8.2   8.61   10   12.1   124   15.5   645   6.5   8000   1.5KE8V2CA   1.5KE8V2CA   200§   7.02   7.79   8.2   8.61   10   12.1   124   15.5   645   6.5   8000   1.5KE9V1D   1.5KE9V1CP   50§   7.78   8.65   9.1   10   1   13.4   112   17.1   585   6.8   7500   1.5KE9V1D   1.5KE9V1CP   50§   7.78   8.65   9.1   10   1   13.4   112   17.1   585   6.8   7500   1.5KE9V1D   1.5KE9V1CP   10§   8.55   9.5   10   11   1   14.5   103   18.6   968   7.3   7000   1.5KE10CP   10§   8.55   9.5   10   11   1   14.5   103   18.6   968   7.3   7000   1.5KE11D   1.5KE11CD   58   9.4   10.5   11   12.1   1   15.6   96   20.3   887   7.5   6400   1.5KE11D   1.5KE11CD   58   9.4   10.5   11   12.1   1   15.6   96   20.3   887   7.5   6400   1.5KE12A   1.5KE12CP   5   10.2   11.4   12   13.2   1   16.7   90   21.7   829   7.8   6000   1.5KE13D   1.5KE13CP   5   10.2   11.4   12   12.6   1   16.7   90   21.7   829   7.8   6000   1.5KE13D   1.5KE13CD   5   11.1   12.4   13   14.3   1   18.2   82   23.6   763   8.1   5500   1.5KE15D   1.5KE13CA   5   12.8   14.3   15   16.5   1   21.2   71   27.2   662   8.4   5000   1.5KE15D   1.5KE15CD   5   12.8   14.3   15   16.5   1   21.2   71   27.2   662   8.4   5000   1.5KE16A   1.5KE16CA   5   13.6   15.2   16   16.8   1   21.2   71   27.2   662   8.4   5000   1.5KE16A   1.5KE16CA   5   13.6   15.2   16   16.8   1   21.2   71   27.2   662   8.4   5000   1.5KE16A   1.5KE16CA   5   13.6   15.2   16   16.8   1   22.5   59.5   32.5   554   8.8   4300   1.5KE20A   1.5KE20CP   5   13.6   15.2   16   16.8   1   22.5   59.5   32.5   554   8.8   4300   1.5KE20A   1.5KE20CP   5   13.6   15.2   16   16.8   1   22.5   59.5   32.5   554   8.8   4300   1.5KE20A   1.5KE20CA   5   13.8   20.9   22   24.2   1   30.6   49   39.3   458   9.2   3700   1.5KE20A	ľ														
1.5KE7V5A	<sub>P</sub>			1 0						1					
1.5KE8V2P	ľ									l	1 .				
1.5KE8V2A	1		1							l		1			
1.5KE9V1P	Ì														
1.5KE9V1A         1.5KE9V1CA         50§         7.78         8.65         9 1         9.55         1         13.4         112         17.1         585         6.8         7500           P 1.5KE10P         1.5KE10CA         10§         8.55         9.5         10         11         1         14.5         103         18.6         968         7.3         7000           1.5KE10A         1.5KE10CA         10§         8.55         9.5         10         10.5         1         14.5         103         18.6         968         7.3         7000           1.5KE11A         1.5KE11CA         5§         9.4         10.5         11         11.5         16.6         96         20.3         887         7.5         6400           1.5KE12P         P 1.5KE12CP         5         10.2         11.4         12         13.2         1         16.7         90         21.7         829         7.8         6000           1.5KE13P         1.5KE13CA         5         11.1         12.4         13         13.7         1         18.2         82         23.6         763         8.1         5500           1.5KE15P         1.5KE15CA         5         12.8			1									l			
P 1.5KE10P							l				l	1			
1.5KE10A											l	l			
1.5KE11P	l'														
1.5KE11A							l				1				
P 1.5KE12P															1 1
1.5KE12A	Þ		1												
P 1.5KE13P	ľ											1			
1.5KE13A	P		1				. –								
1.5KE15P	ľ										l	l			
1.5KE15A											1				
P 1.5KE16P									1						
1.5KE16A       1.5KE16CA       5       13.6       15.2       16       16.8       1       22.5       67       28.9       623       8.6       4700         P 1.5KE18P       P 1.5KE18CP       5       15.3       17.1       18       19.8       1       25.2       59.5       32.5       554       8.8       4300         P 1.5KE20P       1.5KE20CP       5       17.1       19       20       22       1       27.7       54       36.1       498       9.0       4000         P 1.5KE20A       1.5KE20CA       5       17.1       19       20       22       1       27.7       54       36.1       498       9.0       4000         P 1.5KE20A       1.5KE20CA       5       17.1       19       20       22       1       27.7       54       36.1       498       9.0       4000         P 1.5KE22P       1.5KE24CA       5       18.8       20.9       22       24.2       1       30.6       49       39.3       458       9.2       3700         1.5KE24A       1.5KE24CA       5       20.5       22.8       24       26.4       1       33.2       45       42.8       42.1 <t< td=""><td>Р</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></t<>	Р														
P 1.5KE18P	Ι΄				-		ı			1	1				
1.5KE18A	P		1				l			1	1				
P 1.5KE20P	ľ										1				
1.5KE20A     1.5KE20CA     5     17.1     19     20     21     1     27.7     54     36.1     498     9.0     4000       P 1.5KE22P     1.5KE22CP     5     18.8     20.9     22     24.2     1     30.6     49     39.3     458     9.2     3700       1.5KE22A     1.5KE22CA     5     18.8     20.9     22     23.1     1     30.6     49     39.3     458     9.2     3700       1.5KE24P     1.5KE24CP     5     20.5     22.8     24     26.4     1     33.2     45     42.8     421     9.4     3500       1.5KE24A     1.5KE27CP     5     20.5     22.8     24     26.4     1     33.2     45     42.8     421     9.4     3500       P 1.5KE27P     1.5KE27CP     5     23.1     25.7     27     29.7     1     37.5     40     48.3     373     9.6     3200       P 1.5KE30P     P 1.5KE30CP     5     25.6     28.5     30     33     1     41.5     36     53.5     336     9.7     2900       1.5KE33A     1.5KE33CP     5     28.2     31.4     33     36.3     1     45.7     33	P											1			
P 1.5KE22P	ľ														
1.5KE22A     1.5KE22CA     5     18 8     20.9     22     23.1     1     30.6     49     39.3     458     9.2     3700       1.5KE24P     1.5KE24CP     5     20.5     22.8     24     264     1     33.2     45     42.8     421     9.4     3500       1.5KE24A     1.5KE27CP     5     23.1     25.7     27     29 7     1     37 5     40     48.3     373     9.6     3200       1.5KE27A     1.5KE27CA     5     23.1     25.7     27     29 7     1     37.5     40     48.3     373     9.6     3200       1.5KE30P     P     1.5KE30CP     5     25.6     28.5     30     33     1     41.5     36     53.5     336     9.7     2900       1.5KE30A     1.5KE30CP     5     28.2     31.4     33     36.3     1     41.5     36     53.5     336     9.7     2900       1.5KE33P     P     1.5KE33CP     5     28.2     31.4     33     36.3     1     45.7     33     59     305     9.8     2700       P     1.5KE36P     P     1.5KE36CP     5     30.8     34.2     36     39.6	P					20.9	22					l			
1.5KE24P			1.5KE22CA	5		20.9	22		1	1 .					
1.5KE24A     1.5KE24CA     5     20.5     22.8     24     25 2     1     33 2     45     42.8     421     9.4     3500       P 1.5KE27P     1.5KE27CP     5     23.1     25.7     27     29 7     1     37.5     40     48.3     373     9.6     3200       P 1.5KE30P     1.5KE30CP     5     23.1     25.7     27     28.4     1     37.5     40     48.3     373     9.6     3200       P 1.5KE30P     P 1.5KE30CP     5     25.6     28.5     30     33     1     41.5     36     53.5     336     9.7     2900       P 1.5KE33P     P 1.5KE33CP     5     28.2     31.4     33     36.3     1     45.7     33     59     305     9.8     2700       1.5KE33A     1.5KE33CA     5     28.2     31.4     33     34.7     1     45.7     33     59     305     9.8     2700       P 1.5KE36P     P 1.5KE36CP     5     30.8     34.2     36     39.6     1     49.9     30     64.3     280     9     2500		1 5KE24P	1.5KE24CP	5	20.5	22.8	24		1	33.2	45				3500
P 1.5KE27P															[
1.5KE27A     1.5KE27CA     5     23.1     25.7     27     28.4     1     37.5     40     48.3     373     9.6     3200       P 1.5KE30P     P 1.5KE30CP     5     25.6     28.5     30     33     1     41.5     36     53.5     336     9.7     2900       1.5KE30A     1.5KE33CP     5     28.2     31.4     33     36.3     1     45.7     33     59     305     9.8     2700       1.5KE33A     1.5KE33CA     5     28.2     31.4     33     36.7     1     45.7     33     59     305     9.8     2700       P 1.5KE36P     P 1.5KE36CP     5     30.8     34.2     36     39.6     1     49.9     30     64.3     280     9.9     2500	P														
P 1.5KE30P	ľ		E .							1		1			1 1
1.5KE30A     1.5KE30CA     5     25.6     28.5     30     31.5     1     41.5     36     53.5     336     9.7     2900       P 1.5KE33P     P 1.5KE33CP     5     28.2     31.4     33     36.3     1     45.7     33     59     305     9.8     2700       1.5KE33A     1.5KE33CA     5     28.2     31.4     33     34.7     1     45.7     33     59     305     9.8     2700       P 1.5KE36P     P 1.5KE36CP     5     30.8     34.2     36     39.6     1     49.9     30     64.3     280     9.9     2500	P									ł					
P 1.5KE33P     P 1.5KE33CP     5     28.2     31.4     33     36.3     1     45.7     33     59     305     9.8     2700       1.5KE33A     1.5KE33CA     5     28.2     31.4     33     34.7     1     45.7     33     59     305     9.8     2700       P 1.5KE36P     P 1.5KE36CP     5     30.8     34.2     36     39.6     1     49.9     30     64.3     280     9.9     2500	ľ									I	I				
1.5KE33A     1.5KE33CA     5     28.2     31.4     33     34.7     1     45.7     33     59     305     9.8     2700       P 1.5KE36P     P 1.5KE36CP     5     30.8     34.2     36     39.6     1     49.9     30     64.3     280     9.9     2500	P											1			
P 1 5KE36P P 1.5KE36CP 5 30.8 34 2 36 39.6 1 49.9 30 64.3 280 9 9 2500	ľ														2700
1	P			-											
	ľ	1.5KE36A	1.5KE36CA	5	30.8	34.2	36	37.8	1	49.9	30	64.3	280	9.9	2500
	P									I	I				2400

<sup>\*</sup> Pulse test  $t_p \le 50 \text{ ms } \delta < 2 \%$ .



<sup>\*\*</sup> Divide these values by 2 for bidirectional types.
§ For bidirectional types 1.5KE6V8CP → 11CA, I<sub>RM</sub> must be double that specified for unidirectional types.

For bidirectional types, electrical characteristics apply in both directions.

P : Preferred device.

	Тур	oes	I <sub>RM</sub> @		,	(V)	@	IR	V <sub>(CL)</sub>			@І <sub>рр</sub> ax.	α <sub>T</sub> max.	C** typ
1.5KE39A									1 ms	expo	<b>8-20</b> μ	sexpo		V <sub>R</sub> =0 f=1 MHz
1.5KE430P	Unidirectional	Bidirectional	(μ <b>A</b> )	(V)	min.	nom.	max.	(mA)	(V)	(A)	(V)	(A)	(10 <sup>-4</sup> /°C)	(pF)
1.5KE43CA			1 -	33.3	37.1	39	41	1	53.9	28	69.7	258	10.0	2400
P. 15KE47P							47.3	1	59.3	25 3	76.8	234	10.1	2200
1.5KE47A			1 '	36.8	40.9	43	45.2	1	59.3	25.3	76.8	234	10.1	2200
P. 1.5KE51P			1 -	40.2	44.7	47	51.7	1	64.8	23 2	84	214	10 1	2050
1.5KE51CA		1.5KE47CA	1	40.2	44.7	47	49.4	1	64.8	23.2	84	214	10.1	2050
1.5KE560P			-	43.6	48.5	51	56.1	1	70 1	21.4	91	198	10.2	1950
1.5KE56A			-	43.6	48.5	51	53.6	1	70.1	21.4	91	198	10.2	1950
1.5KE62P			1	47.8	53.2	56	61.6	1	77	19.5	100	180	10.3	1800
1.5KE62A	l			47.8	53.2	56	58.8	1	77	19.5	100	180	10.3	1800
P 1.5KE68P	1.5KE62P	1.5KE62CP	5	53	58.9	62	68.2	1	85	17.7	111	162	10.4	1700
1.5KE68A		1.5KE62CA	5	53	58.9	62	65.1	1	85	17.7	111	162	10.4	1700
1.5KE75P	P 1.5KE68P	P 1.5KE68CP	5	58.1	64.6	68	74.8	1	92	16.3	121	148	10.4	1550
1.5KE75A	1.5KE68A	1.5KE68CA	5	58.1	64 6	68	71.4	1	92	16.3	121	148	10.4	1550
P 1.5KE82P	1.5KE75P	1.5KE75CP	5	64.1	71.3	75	82.5	1	103	14.6	134	134	10.5	1450
1.5KE82A	1.5KE75A	1.5KE75CA	5	64.1	71.3	75	78.8	1	103	14.6	134	134	10.5	1450
1.5KE91P	P 1.5KE82P	P 1.5KE82CP	5	70.1	77.9	82	90.2	1	113	13.3	146	123	10.5	1350
1.5KE91PA	1.5KE82A	1.5KE82CA	5	70.1	77.9	82	86.1	1	113	13.3	146	123	10.5	1350
1.5KE910A	1.5KE91P	1.5KE91CP	5	77.8	86.5	91	100	1	125	12	162	1	L	
1.5KE100P	1.5KE91A	1.5KE91CA	5	77.8	86.5	91				1			1	
1.5KE100A	1.5KE100P	1.5KE100CP	5	85.5	95	100	110		1	11	1		l	ı
1.5KE110P	1.5KE100A	1.5KE100CA	5	85.5	95	100				l			l	l l
1.5KE110A	1.5KE110P	P 1.5KE110CP	5	94	105	110					1		l	
1.5KE120P	1.5KE110A	1.5KE110CA	5	94	105	110		1	I	l	1		l	
1.5KE120A	1.5KE120P	1.5KE120CP	5	102	114	120	132	1	165	91			l	
1.5KE130P	1.5KE120A		5	I					I		l .		l	l l
1.5KE130A	1.5KE130P		5	I							1		l	
1.5KE150P	1.5KE130A										1			l .
1.5KE150A	l			I								j	ı	l .
1.5KE160P				I 1				i e		l	1	l	1	l .
1.5KE160A			_							1	1			1
P 1.5KE170P			_						I	1	1		ı	i
1.5KE170A														
P 1.5KE180P	1									l			l	l .
1.5KE180A	l .		1	1						l			1	l .
P 1.5KE200P			I	,		1				l	1		l	
1.5KE200A				1						l	1 .		1	
1.5KE220P	1.5KE200A		1	1		1					1		ł	1
1.5KE220A     1.5KE220CA     5     188     209     220     231     1     328     4.6     388     46.5     10.8     625       P 1.5KE250P     P 1.5KE250CP     5     213     237     250     275     1     344     5.0     442     47     11     560       1.5KE250A     1.5KE280CP     5     239     266     280     308     1     384     5.0     494     47     11     560       1.5KE280A     1.5KE280CA     5     239     266     280     308     1     384     5.0     494     47     11     520       P 1.5KE30OP     1.5KE30OCP     5     239     266     280     294     1     384     5.0     494     47     11     520       P 1.5KE30OP     1.5KE30OCP     5     256     285     300     330     1     414     5.0     529     47     11     500       1.5KE32OP     1.5KE32OCP     5     273     304     320     352     1     438     4.5     564     42     11     460       P 1.5KE35OP     7     1.5KE35OCP     5     273     304     320     352     1     438     4.5     5				1		1				ı	1	l		1
P 1.5KE250P			1							l			1	1
1.5KE250A     1.5KE250CA     5     213     237     250     263     1     344     5.0     442     47     11     560       1.5KE280P     1.5KE280CP     5     239     266     280     308     1     384     5.0     494     47     11     520       1.5KE280A     1.5KE280CA     5     239     266     280     294     1     384     5.0     494     47     11     520       P 1.5KE300P     P 1.5KE300CA     5     256     285     300     330     1     414     5.0     529     47     11     500       1.5KE320P     1.5KE320CP     5     256     285     300     315     1     414     5.0     529     47     11     500       1.5KE320P     1.5KE320CP     5     273     304     320     352     1     438     4.5     564     42     11     460       P 1.5KE320A     1.5KE350CP     5     299     332     350     385     1     482     4.0     618     37     11     430       P 1.5KE350A     1.5KE350CP     5     299     332     350     368     1     482     4.0     618     37 <td>P 1.5KE250P</td> <td></td> <td></td> <td></td> <td></td> <td>1</td> <td></td> <td></td> <td></td> <td>l .</td> <td></td> <td></td> <td></td> <td></td>	P 1.5KE250P					1				l .				
1.5KE280P     1.5KE280CP     5     239     266     280     308     1     384     5.0     494     47     11     520       1.5KE280A     1.5KE280CA     5     239     266     280     294     1     384     5.0     494     47     11     520       P 1.5KE300P     P 1.5KE300CA     5     256     285     300     330     1     414     5.0     529     47     11     500       1.5KE320P     1.5KE320CP     5     273     304     320     352     1     438     4.5     564     42     11     460       1.5KE320A     1.5KE320CA     5     273     304     320     336     1     438     4.5     564     42     11     460       P 1.5KE350P     P 1.5KE350CP     5     299     332     350     385     1     482     4.0     618     37     11     430       P 1.5KE400P     P 1.5KE400CP     5     342     380     400     440     1     548     4.0     706     37     11     390       P 1.5KE440P     P 1.5KE440CP     5     376     418     440     484     1     603     3.5     776     <	1.5KE250A										1	l	1	
1.5KE280A     1.5KE280CA     5     239     266     280     294     1     384     5.0     494     47     11     520       P 1.5KE300P     P 1.5KE300CP     5     256     285     300     330     1     414     5.0     529     47     11     500       1.5KE300P     1.5KE320CP     5     256     285     300     315     1     414     5.0     529     47     11     500       1.5KE320P     1.5KE320CP     5     273     304     320     352     1     438     4.5     564     42     11     460       P 1.5KE320A     1.5KE320CP     5     273     304     320     336     1     438     4.5     564     42     11     460       P 1.5KE350P     P 1.5KE350CP     5     299     332     350     385     1     482     4.0     618     37     11     430       1.5KE350A     1.5KE400P     P 1.5KE400CP     5     342     380     400     440     1     548     4.0     618     37     11     390       P 1.5KE400A     1.5KE400CA     5     342     380     400     440     1     548     4.0												l .	ŀ	1
P 1.5KE300P	I					1								
1.5KE300A     1.5KE300CA     5     256     285     300     315     1     414     5.0     529     47     11     500       1.5KE320P     1.5KE320CP     5     273     304     320     352     1     438     4.5     564     42     11     460       1.5KE320A     1.5KE320CA     5     273     304     320     336     1     438     4.5     564     42     11     460       P 1.5KE350P     P 1.5KE350CP     5     299     332     350     385     1     482     4.0     618     37     11     430       1.5KE350A     1.5KE400CP     5     342     380     400     440     1     548     4     0     618     37     11     430       P 1.5KE400P     P 1.5KE400CP     5     342     380     400     440     1     548     4     0     706     37     11     390       P 1.5KE400P     P 1.5KE440CP     5     376     418     440     484     1     603     3.5     776     33     11     360			_			1				1	1	I		1
1.5KE320P     1.5KE320CP     5     273     304     320     352     1     438     4.5     564     42     11     460       1.5KE320A     1.5KE320CA     5     273     304     320     336     1     438     4.5     564     42     11     460       P 1.5KE350P     P 1.5KE350CP     5     299     332     350     385     1     482     4.0     618     37     11     430       1.5KE350A     1.5KE350CA     5     299     332     350     368     1     482     4.0     618     37     11     430       P 1.5KE400P     P 1.5KE400CP     5     342     380     400     440     1     548     4     0     706     37     11     390       P 1.5KE400A     1.5KE400CP     5     376     418     440     484     1     603     3.5     776     33     11     360			1			1	1	,			1	1	l	1
1.5KE320A     1.5KE320CA     5     273     304     320     336     1     438     4.5     564     42     11     460       P 1.5KE350P     P 1.5KE350CP     5     299     332     350     385     1     482     4.0     618     37     11     430       1.5KE350A     1.5KE350CP     5     299     332     350     368     1     482     4.0     618     37     11     430       P 1.5KE400P     P 1.5KE400CP     5     342     380     400     440     1     548     4.0     706     37     11     390       P 1.5KE400A     1.5KE400CA     5     342     380     400     420     1     548     4.0     706     37     11     390       P 1.5KE440P     P 1.5KE440CP     5     376     418     440     484     1     603     3.5     776     33     11     360		1					I		1		i .	l		1
P 1.5KE350P P 1.5KE350CP 5 299 332 350 385 1 482 4.0 618 37 11 430 1.5KE350A 1.5KE350A 5 299 332 350 368 1 482 4.0 618 37 11 430 P 1.5KE400P P 1.5KE400CP 5 342 380 400 440 1 548 4.0 706 37 11 390 1.5KE400A 1.5KE400CA 5 342 380 400 420 1 548 4.0 706 37 11 390 P 1.5KE440P P 1.5KE440CP 5 376 418 440 484 1 603 3.5 776 33 11 360											1	1	1	1
1.5KE350A     1.5KE350CA     5     299     332     350     368     1     482     4.0     618     37     11     430       P 1.5KE400P     P 1.5KE400CP     5     342     380     400     440     1     548     4 0     706     37     11     390       1.5KE400A     1.5KE400CA     5     342     380     400     420     1     548     4.0     706     37     11     390       P 1.5KE440P     P 1.5KE440CP     5     376     418     440     484     1     603     3.5     776     33     11     360	1		1 -				1		1			1	i	l l
P 1.5KE400P P 1.5KE400CP 5 342 380 400 440 1 548 4 0 706 37 11 390 1.5KE400A 1.5KE400CA 5 342 380 400 420 1 548 4.0 706 37 11 390 P 1.5KE440P P 1.5KE440CP 5 376 418 440 484 1 603 3.5 776 33 11 360		l	1 -			i			1		1	I	[	I.
1.5KE400A     1.5KE400CA     5     342     380     400     420     1     548     4.0     706     37     11     390       P 1.5KE440P     P 1.5KE440CP     5     376     418     440     484     1     603     3.5     776     33     11     360		l	1 -				ı					1		1
P 1.5KE440P P 1.5KE440CP 5 376 418 440 484 1 603 3.5 776 33 11 360			1 -					l .						
1 100   100   100   110	l i	1									1	l	1	1
I INNEADUR I INNEADULA I 5 13/6 1/18 1/70 1/40 I 1 1/200 I 0/2 1/72 I 00 I 44 - I 000	1.5KE440A	1.5KE440CA	5	376	418	440	462	¦	603	3.5	776	33	11	360

<sup>\*</sup> Pulse test  $\, t_p \le 50 \, \text{ms} \, \, \delta < 2 \, \%.$  \*\* Divide these values by 2 for bidirectional types.

For bidirectional types, electrical characteristics apply in both directions.

P : Preferred device




Fig.1 - Peak pulse power versus exponential pulse duration.




Fig.2 – Clamping voltage versus peak pulse current. exponential waveform t = 20  $\mu s$  ....... t = 1 ms --- t = 10 ms ---

Note: The curves of the figure 2 are specified for a junction temperature of 25 °C before surge. The given results may be extrapolated for other junction temperatures by using the following formula:  $\Delta V$  (BR) =  $\alpha$  T (V (BR)) X [Tj - 25] X V (BR) For intermediate voltages, extrapolate the given results.

D881.5KEP4




Fig.3 – Allowable power dissipation versus junction temperature.




Fig.5 - Thermal resistance versus lead length.




Fig.6 – Transient thermal impedance junction-ambient for mounting  $n^{\circ}2$  versus pulse duration (L = 10 mm).

D881.5KEP5





Fig.4 - Power dissipation versus ambient temperature.






Fig.7 - Peak forward current versus peak forward voltage drop (typical values for unidirectional types).




Fig.8a - Capacitance versus reverse applied voltage for unidirectional types (typical values).





Fig.8b - Capacitance versus reverse applied voltage for bidirectional types (typical values).

D881 5KEP6

#### PACKAGE MECHANICAL DATA

#### CB-429 Plastic



Ref.	Millin	neters	Inc	hes	Notes			
nei.	Min.	Max.	Min. Max.		Notes			
Ø b <sub>2</sub>	-	1.06	_	0.042				
ØD	-	5.1	_	0.20	1 - The lead diameter Ø b₂ is not controlled over zone L₁.			
G	-	9.8	-	0 386	2 - The minimum axial lengh within which the device may be placed with			
L	26	_	1.024	_	its leads bent at right angles is 0.70" (18 mm).			
L <sub>1</sub>	_	1.27	_	0.050				

Cooling method . by convection (method A).

Marking: type number; white band indicates cathode for unidirectional types.

Weight: 0.9 g.






BZW50-10,B  $\rightarrow$  180, B

# UNI-AND BIDIRECTIONAL TRANSIENT VOLTAGE SUPPRESSORS

- HIGH SURGE CAPABILITY:
  - 5 kW / 1 ms EXPO
- VERY FAST CLAMPING TIME:
   1 ps FOR UNIDIRECTIONAL TYPES
   5 ns FOR BIDIRECTIONAL TYPES
- LARGE VOLTAGE RANGE : 10 V → 180 V
- ORDER CODE :

TYPE NUMBER FOR UNIDIRECTIONAL TYPES, TYPE NUMBER + SUFFIX B FOR BIDIRECTIONAL TYPES



#### DESCRIPTION


Transient voltage suppressor diodes especially useful in protecting integrated circuits, MOS, hybrids and other voltage-sensitive semiconductors and components.

#### **ABSOLUTE RATINGS** (limiting values)

Symbol	Parameter		Value	Unit
Pp	Peak Pulse Power for 1 ms Exponential Pulse	T <sub>J</sub> Initial = 25 °C See note 1	5	kW
Р	Power Dissipation on Infinite Heatsink	T <sub>amb</sub> = 75 °C	5	W
I <sub>FSM</sub>	Non Repetitive Surge Peak Forward Current for Unidirectional Types	T <sub>j</sub> Initial = 25 °C t = 10 ms	500	А
T <sub>stg</sub> T <sub>j</sub>	Storage and Operating Junction Temperatu	ire Range	- 65 to 150 150	ိ ့
TL	Maximum Lead Temperature for Soldering from Case	During 10 s at 4 mm	230	°C

Symbol	Parameter	Value	Unit
R <sub>th(j-l)</sub>	Junction-leads on Infinite Heatsink for L <sub>lead</sub> = 10 mm	15	°C/W

Note: 1. For surges upper than the maximum values, the diode will present a short-circuit anode-cathode.



# **ELECTRICAL CHARACTERISTICS** $(T_j = 25 \text{ }^{\circ}\text{C})$

Symbol	Paramet	Value		
V <sub>RM</sub>	Stand-off Voltage			
V <sub>(BR)</sub>	Breakdown Voltage			
V <sub>(CL)</sub>	Clamping Voltage	See tables		
I <sub>pp</sub>	Peak Pulse Current			
$\alpha_{T}$	Temperature Coefficient of V <sub>(BR)</sub>			
С	Capacitance			
t <sub>clamping</sub>	Clamping Time (0 volt to V <sub>(BR)</sub> )	Unidirectional Types	1 ps max.	
		Bidirectional Types	5 ns max.	

Types		I <sub>RM</sub> @ V <sub>RM</sub> max.		V <sub>(BR)</sub> * @ (V)		IR	V <sub>(CL)</sub> @ I <sub>pp</sub> max.		V <sub>(CL)</sub> @ I <sub>pp</sub> max.		α <sub>T</sub> max.	C** typ. V <sub>R</sub> =0	
						1 ms expo		8-20 μs expo			f=1 MHz		
Unidirectional	Bidirectional	(μ <b>A</b> )	(V)	min.	nom.	max.	(mA)	(V)	(A)	(V)	(A)	(10 <sup>-4</sup> /°C)	(pF)
BZW50-10	BZW50-10B	5	10	11.1	12.4	13.6	1	18.8	266	23.4	2564	7.8	24000
BZW50-12	BZW50-12B	5	12	13.3	14.8	16.3	1	22	227	28	2143	8.4	18500
BZW50-15	BZW50-15B	5	15	16.6	18.5	20.4	1	26.9	186	35	1714	8.8	13500
BZW50-18	BZW50-18B	5	18	20	22.2	24.4	1	32.2	155	41.5	1446	9.2	11500
BZW50-22	BZW50-22B	5	22	24.4	27.1	29.8	1	39.4	127	51	1177	9.6	8500
BZW50-27	BZW50-27B	5	27	30	33.3	36.6	1	48.3	103	62	968	9.8	7000
BZW50-33	BZW50-33B	5	33	36.6	40.7	44.7	1	59	85	76	789	10	5750
BZW50-39	BZW50-39B	5	39	43.3	48.1	53	1	69.4	72	90	667	10.1	4800
BZW50-47	BZW50-47B	5	47	52	57.8	63.6	1	83.2	60.1	108	556	10.3	4100
BZW50-56	BZW50-56B	5	56	62.2	69.1	76	1	99.6	50	129	465	10.4	3400
BZW50-68	BZW50-68B	5	68	75.6	84	92.4	1	121	41	157	382	10.5	3000
BZW50-82	BZW50-82B	5	82	91	101.2	111	1	145	34	189	317	10.6	2600
BZW50-100	BZW50-100B	5	100	111	123.5	136	1	179	28	228	263	10.7	2300
BZW50-120	BZW50-120B	5	120	133	148.1	163	1	215	23	274	219	10.8	1900
BZW50-150	BZW50-150B	5	150	166	185.2	204	1	269	19	343	175	10.8	1700
BZW50-180	BZW50-180B	5	180	200	222	244	1	322	16	410	146	10.8	1500

For bidirectional types, electrical characteristics apply in both directions.

<sup>\*</sup> Pulse test  $t_p \le 50 \text{ ms } \delta < 2 \%$ .
\*\* Divide these values by 2 for bidirectional types.




Fig.1 - Peak pulse power versus exponential pulse duration.




Fig.2 – Clamping voltage versus peak pulse current. exponential waveform t = 20  $\mu$ s - t = 1  $\mu$ s - - - t = 10 ms - - - -

Note: The curves of the figure 2 are specified for a junction temperature of 25 °C before surge. The given results may be extrapolated for other junction temperatures by using the following formula:  $\Delta V$  (BR) =  $\alpha$  T (V (BR)) X [Tj - 25] X V (BR) For intermediate voltages, extrapolate the given results.

D88BZW50P3






Fig.3 – Allowable power dissipation versus junction temperature.




Fig.5 - Thermal resistance versus lead length.




Fig.6 - Transient thermal impedance junction-ambient for mounting n°2 versus pulse duration (L = 10 mm).





Fig.4 - Power dissipation versus ambient temperature.






Fig.7 - Peak forward current versus peak forward voltage drop (typical values for unidirectional types).

D88BZW50P4




Fig.8a - Capacitance versus reverse applied voltage for unidirectional types (typical values).

D88BZW50P5





Fig.8b - Capacitance versus reverse applied voltage for bidirectional types (typical values).

#### **PACKAGE MECHANICAL DATA**

#### AG Plastic



Ref.	Millin	neters	Inc	hes	Notes				
	Min.	Max.	Min.	Max.	Notes				
Ø b <sub>2</sub>	1.35	1.45	0.053	0.057					
ØD	_	8	_	0.315	1 - The lead diameter Ø b <sub>2</sub> is not controlled over zone L <sub>1</sub> .				
G	-	9	-	0.354	2 - The minimum axial lengh within which the device may be placed with				
L	20	_	0.787	-	its leads bent at right angles is 0.79" (20 mm).				
L <sub>1</sub>	_	1.27	-	0.050					

Cooling method: by convection (method A).

Marking: type number; white band indicates cathode for unidirectional types.


Weight: 1 g.



# UNIDIRECTIONAL TRANSIENT VOLTAGE SUPPRESSORS

HIGH SURGE CAPABILITY: 1.8 kW / 15 ms EXPO

■ VERY FAST CLAMPING TIME: 1 ps



#### DESCRIPTION


Transient voltage suppressor diodes especially designed for load dump effect protection.

#### **ABSOLUTE RATINGS** (limiting values)

Symbol	Parameter	Value	Unit	
Pp	Peak Pulse Power for 15 ms Exponential Pulse	1800	W	
P	Power Dissipation on Infinite Heatsink	T <sub>amb</sub> = 75 °C	5	W
I <sub>FSM</sub>	Non Repetitive Surge Peak Forward Current	T <sub>j</sub> Initial = 25 °C f = 10 ms	200	Α
T <sub>stg</sub> T <sub>j</sub>	Storage and Operating Junction Temperature	- 65 to 150 150	°C °C	
TL	Maximum Lead Temperature for Soldering Du from Case	230	°C	

Symbol	Parameter	Value	Unit
R <sub>th(j-l)</sub>	Junction-leads on Infinite Heatsink for L <sub>lead</sub> = 10 mm	15	°C/W

Note: 1. For surges upper than the maximum values, the diode will present a short-circuit anode-cathode.



LOAD DUMP TRANSIENT (standard SAE J1113A).

D88TRANSIL2

# **ELECTRICAL CHARACTERISTICS** $(T_j = 25^{\circ}C)$


Symbol	Parameter	Value
V <sub>RM</sub>	Stand-off Voltage	
V <sub>(BR)</sub>	Breakdown Voltage	
V <sub>(CL)</sub>	Clamping Voltage	See table
I <sub>pp</sub>	Peak Pulse Current	Oce table
ατ	Temperature Coefficient of V <sub>(BR)</sub>	
С	Capacitance	
t <sub>clamping</sub>	Clamping Time (0 volt to V <sub>(BR)</sub> )	1 ps max.
V <sub>F</sub>	Peak Forward Voltage Drop (I <sub>FM</sub> = 10 A)	1.9 V max.

Unidirectional Types		V <sub>RM</sub> ax.	V <sub>(BR)</sub> * (V)	@ I <sub>R</sub>	V <sub>CL</sub> @ I <sub>pp</sub> max. 15 ms expo.		α <sub>T</sub> max.	C typ. V <sub>R</sub> = 0 f = 1 MHz
	(μ <b>Α</b> )	(V)	min.	(mA)	(V)	(A)	(10 <sup>-4</sup> /°C)	(pF)
BZW100-20 BZW100-24	50 50	20 24	24 29	1 1	36 40	50 45	9.6 9.8	4250 3500

Pulse test  $t_p \le 50 \text{ ms } \delta < 2 \%.$ 

# PACKAGE MECHANICAL DATA

#### AG Plastic



Ref.	Millin	neters	Inches		Notes					
nei.	Min.	Max.	Min.	Max.	Notes					
Ø b <sub>2</sub>	1 35	1.45	0.053	0.057						
Ø D	-	8		0.315	1 - The lead diameter Ø b₂ is not controlled over zone L₁					
G		9	-	0.354	2 - The minimum axial lengh within which the device may be placed with					
L	20	_	0.787	-	its leads bent at right angles is 0.79" (20 mm).					
· L <sub>1</sub>	-	1.27		0.050						

Cooling method: by convection (method A). Marking type number; white band indicates cathode Weight: 1 g.






Fig.1 - Peak pulse power versus exponential pulse duration.




Fig.2 - Clamping voltage versus peak pulse current exponential waveform t = 15 ms  $\frac{1}{1}$  ms  $\frac{1}{1}$ 

Note: The curves of the figure 2 are specified for a junction temperature of 25 °C before surge. The given results may be extrapolated for other junction temperatures by using the following formula:  $\Delta V$  (BR) =  $\alpha$  T (V (BR))  $\times$  [T  $_{j}$   $^{-}$  25] X V (BR) For intermediate voltages, extrapolate the given results. DBABZW100P3






Fig.3 – Allowable power dissipation versus junction temperature.




Fig.5 - Thermal resistance versus lead length.




Fig.6 - Transient thermal impedance junction-ambient for mounting  $n^{\circ}2$  versus pulse duration (L = 10 mm).




Fig.4 - Power dissipation versus ambient temperature.

Mounting nº2

Mounting nº 1

INFINITE HEATSINK PRINTED CIRCUIT

Test point of Soldering

Connexion




Fig.7 - Peak forward current versus peak forward voltage drop (maximum values).

DBBBZW100P4




Fig.8 - Capacitance versus reverse aplied voltage (typical values).

D88BZW100P5





# SM4T6V8, A $\rightarrow$ 220, A SM4T6V8C, A $\rightarrow$ 200C, A


# UNI-AND BIDIRECTIONAL TRANSIENT VOLTAGE SUPPRESSORS

■ HIGH SURGE CAPABILITY:

400 W / 1 ms EXPO

- VERY FAST CLAMPING TIME:
   1 ps FOR UNIDIRECTIONAL TYPES
   5 ns FOR BIDIRECTIONAL TYPES
- LARGE VOLTAGE RANGE : 5.5 V → 188 V
- ORDER CODE:

TYPE NUMBER FOR UNIDIRECTIONAL TYPES, TYPE NUMBER + SUFFIX C FOR BIDIRECTIONAL TYPES



#### SURFACE MOUNT TRANSIL FEATURES

- A PERFECT PICK AND PLACE BEHAVIOUR
- AN EXCELLENT ON BOARD STABILITY
- A FULL COMPATIBILITY WITH BOTH GLUING AND PASTE SOLDERING TECHNOLOGIES
- BODY MARKED WITH TYPE CODE AND LOGO
- STANDARD PACKAGING: 12 mm TAPE (EIA STD. RS481)
- TINNED COPPER LEADS
- HIGH TEMPERATURE RESISTANT RESIN

# DESCRIPTION

Transient voltage suppressor diodes especially useful in protecting integrated circuits, MOS, hybrids and other voltage-sensitive semiconductors and components.


# ABSOLUTE RATINGS (limiting values)

Symbol	Parameter		Value	Unit
Pp	Peak Pulse Power for 1 ms Exponential Pulse	T <sub>j</sub> Initial = 25 °C See note 1	400	w
Р	Power Dissipation on Infinite Heatsink	T <sub>amb</sub> = 25 °C	1.2	W
I <sub>FSM</sub>	Non Repetitive Surge Peak Forward Current for Unidirectional Types	T <sub>J</sub> Initial = 25 °C t = 10 ms	50	А
T <sub>stg</sub>	Storage and Operating Junction Temperatu	re Range	- 65 to 175 150	°C
TL	Maximum Lead Temperature for Soldering	During 10 s	260	°C

#### THERMAL RESISTANCE

Symbol	Parameter	Value	Unit
R <sub>th(j-l)</sub>	Junction-leads	20	°C/W

Note: 1. For surges upper than the maximum values, the diode will present a short-circuit anode-cathode.



# **ELECTRICAL CHARACTERISTICS** $(T_j = 25 \text{ }^{\circ}\text{C})$

Symbol	Paramet	er	Value			
V <sub>RM</sub>	Stand-off Voltage					
V <sub>(BR)</sub>	Breakdown Voltage		See tables			
V <sub>(CL)</sub>	Clamping Voltage					
Ipp	Peak Pulse Current		occ tables			
ατ	Temperature Coefficient of V <sub>(BR)</sub>					
С	Capacitance					
t <sub>clamping</sub>	Clamping Time (0 volt to V <sub>(BR)</sub> )	Unidirectional Types	1 ps max.			
		Bidirectional Types	5 ns max.			


Ту	Types Marking I <sub>R</sub> ,		I <sub>RM</sub> @	V <sub>RM</sub> ax.	V <sub>(BR)</sub> * @ (V)		I <sub>R</sub>	V <sub>(CL)</sub> @ I <sub>pp</sub> max.		max.		α <sub>T</sub> max.	C** typ. V <sub>R</sub> =0		
										1ms	expo	<b>8-20</b> μ	sexpo		f=1MHz
Unidirec- tional	Bidirec- tional	Unidirec- tional	Bidirec- tional	(μ <b>A</b> )	(V)	min.	nom.	max.	(mA)	(V)	(A)	(V)	(A)	(10 <sup>-4</sup> /°C)	(pF)
SM4T6V8	SM4T6V8C	QD	VD	1000	5.5	6 12	68	7 48	10	108	37	14	164	5.7	3500
SM4T6V8A	SM4T6V8CA	QE	VE	1000	58	6.45	6.8	7.14	10	10.5	38	13 4	174	5.7	3500
SM4T7V5	SM4T7V5C	QF	VF	500	6.05	6.75	7.5	8.25	10	11.7	34	15.2	151	6.1	3100
SM4T7V5A	SM4T7V5CA	QG	VG	500	6.4	7.13	7.5	7.88	10	11.3	35.4	145	160	61	3100
SM4T10	SM4T10C	QN	VN	10	8.1	9	10	11	1	15	27	19.5	246	7.3	2000
SM4T10A	SM4T10CA	QP	VP	10	8.55	9.5	10	10.5	1	14.5	27.6	18.6	258	7.3	2000
SM4T12	SM4T12C	QS	vs	5	9.72	108	12	13.2	1	17.3	23.1	22.7	211	78	1550
SM4T12A	SM4T12CA	QT	VT	5	10 2	11.4	12	12.6	1	16.7	24	21.7	221	7.8	1550
SM4T15	SM4T15C	QW	vw	5	12.1	13 5	15	165	1	22	18.2	28 4	169	8.4	1200
SM4T15A	SM4T15CA	QX	vx	5	12.8	143	15	158	1	21 2	19	27 2	176	8.4	1200
SM4T18	SM4T18C	RD	UD	5	14.5	162	18	198	1	26 5	15 1	34	141	8.8	975
SM4T18A	SM4T18CA	RE	UE	5	15.3	17.1	18	18 9	1	25 2	16	32.5	148	8.8	975
SM4T22	SM4T22C	RH .	UH	5	17.8	19.8	22	24 2	1	31.9	125	41 2	116	9.2	800
SM4T22A	SM4T22CA	RK	UK	5	18.8	20.9	22	23.1	1	30.6	13	39.3	122	9.2	800
SM4T24	SM4T24C	RL	UL	5	19.4	21.6	24	26.4	1	34.7	11 5	44.9	107	94	725
SM4T24A	SM4T24CA	RM	им	5	20.5	22.8	24	25.2	1	33.2	12	42 8	112	94	725
SM4T27	SM4T27C	RN	UN	5	21.8	24.3	27	29.7	1	39.1	10.2	50.5	95	9.6	625
SM4T27A	SM4T27CA	RP	UP	5	23 1	25.7	27	28 4	1	37.5	10.7	48.3	99	9.6	625
SM4T30	SM4T30C	RQ	υQ	5	24 3	27	30	33	1	43.5	9.2	56.1	86	9.7	575
SM4T30A	SM4T30CA	RR	UR	5	25.6	28 5	30	31.5	1	41.5	9.6	53.5	90	9.7	575
SM4T33	SM4T33C	RS	us	5	26.8	29 7	33	36 3	1	47.7	8.4	61.7	78	9.8	510
SM4T33A	SM4T33CA	RT	UT	5	28 2	31.4	33	34.7	1	45.7	8.8	59	81.5	9.8	510
SM4T36	SM4T36C	RU	ŪŪ	5	29.1	32 4	36	39 6	1	52	7.7	67.3	71	9.9	480
SM4T36A	SM4T36CA	RV	luv l	5	30.8	34.2	36	37.8	1	49 9	8	64.3	74 5	99	480
SM4T39	SM4T39C	RW	uw	5	31.6	35.1	39	42.9	1	56 4	7.1	73	66	10 0	450
SM4T39A	SM4T39CA	RX	UX	5	33.3	37.1	39	41	1	53.9	7.4	69 7	69	10.0	450
SM4T68	SM4T68C	SN	WN	5	55 1	61.2	68	74.8	1	98	4.1	127	38	10.4	270
SM4T68A	SM4T68CA	SP	WP	5	58.1	64.6	68	71.4	1	92	4.3	121	39.5	10 4	270
SM4T100	SM4T100C	sw	ww	5	81	90	100	110	1	144	2.8	187	25.5	10.6	200
SM4T100A	SM4T100CA	SX	wx	5	85 5	95	100	105	1	137	29	178	27	10.6	200
SM4T150	SM4T150C	TH	XH	5	121	135	150	165	1	215	1.9	277	17.3	10.8	145
SM4T150A	SM4T150CA	TK	XK	5	128	143	150	158	1	207	2	265	18.1	10.8	145
SM4T200	SM4T200C	TS	xs	5	162	180		220	1	287	1.4	370	13	10.8	120
SM4T200A	SM4T200CA	π	XT	5	171	190	200	210	1	274	1.5	353	13.6	10.8	120
SM4T220		TU		5	178	198		242	1	315	1.3	406	11.8	10.8	110
SM4T220A		TV		5	188	209	220	231	1	301	14	388	12.4	10.8	110
* Pulse tes	st t <sub>p</sub> ≤ 50 ms	δ<2%					1								

<sup>\*</sup> Pulse test  $t_p \le 50 \text{ ms}$   $\delta < 2 \%$ 

<sup>\*\*</sup> Divide these values by 2 for bidirectional types.


For bidirectional types, electrical characteristics apply in both directions.

#### **ORDER CODE**



#### PACKAGE MECHANICAL DATA

#### SOD 6 Plastic




	Millin	netres	Inches			
Ref.	Min.	Max.	Min.	Max.		
Α	2.8	3.2	0.110	0.126		
В	6.0	6.4	0.236	0.252		
С	3.8	4.2	0.150	0.165		
D	2.5	3.1	0.098	0.122		
E	-	0.1	_	0.004		
F	0.9	1.3	0.035	0.051		

Laser marking.

The logo indicates cathode for unidirectional types.

# FOOT PRINT DIMENSIONS (Millimeters)






Fig.1 - Peak pulse power versus exponential pulse duration.




Fig.2 - Clamping voltage versus peak pulse current. exponential waveform t = 20  $\mu$ s ....... t = 1 ms --- t = 10 ms ---

Note: The curves of the figure 2 are specified for a junction temperature of 25 °C before surge. The given results may be extrapolated for other junction temperatures by using the following formula:  $\Delta V$  (BH) =  $\alpha$  T (V (BH))  $\times$  [Tj - 25]  $\times$  V (BH) For intermediate voltages, extrapolate the given results.

D8BSM4TP4






Fig.3 – Allowable power dissipation versus junction temperature.




Fig.4 - Power dissipation versus ambient temperature.




Fig.5 - Thermal resistance junctionambient versus Cu surface (printed circuit).




Fig.6 - Transient thermal impedance junction-ambient versus pulse duration.

D88SM4TP5




Fig.7 - Peak forward current versus peak forward voltage drop (typical values for unidirectional types).




Fig.8a - Capacitance versus reverse applied voltage for unidirectional types (typical values).




Fig.8b - Capacitance versus reverse applied voltage for bidirectional types (typical values).

D88SM4TP6



SM6T6V8, A  $\rightarrow$  220, A SM6T6V8C, A  $\rightarrow$  200C, A


# UNI-AND BIDIRECTIONAL TRANSIENT VOLTAGE SUPPRESSORS

- HIGH SURGE CAPABILITY: 600 W / 1 ms EXPO
- VERY FAST CLAMPING TIME:
   1 ps FOR UNIDIRECTIONAL TYPES
   5 ns FOR BIDIRECTIONAL TYPES
- LARGE VOLTAGE RANGE : 5.5 V → 188 V
- ORDER CODE:

  TYPE NUMBER FOR UNIDIRECTIONAL

  TYPES, TYPE NUMBER + SUFFIX C FOR

  BIDIRECTIONAL TYPES



### SURFACE MOUNT TRANSIL FEATURES

- A PERFECT PICK AND PLACE BEHAVIOUR
- AN EXCELLENT ON BOARD STABILITY
- A FULL COMPATIBILITY WITH BOTH GLUING AND PASTE SOLDERING TECHNOLOGIES
- BODY MARKED WITH TYPE CODE AND LOGO
- STANDARD PACKAGING: 12 mm TAPE (EIA STD. RS481)
- TINNED COPPER LEADS
- HIGH TEMPERATURE RESISTANT RESIN

# **DESCRIPTION**

Transient voltage suppressor diodes especially useful in protecting integrated circuits, MOS, hybrids and other voltage-sensitive semiconductors and components.


# ABSOLUTE RATINGS (limiting values)

Symbol	Parameter		Value	Unit	
P <sub>p</sub>	Peak Pulse Power for 1 ms Exponential Pulse	T <sub>J</sub> Initial = 25 °C See note 1	600	w	
Р	Power Dissipation on Infinite Heatsink	T <sub>amb</sub> = 25 °C	1.2	W	
I <sub>FSM</sub>	Non Repetitive Surge Peak Forward Current for Unidirectional Types	T <sub>1</sub> Initial = 25 °C t = 10 ms	50	А	
T <sub>stg</sub> T <sub>J</sub>	Storage and Operating Junction Temperatu	ire Range	- 65 to 175 150	°C	
TL	Maximum Lead Temperature for Soldering	During 10 s	260	°C	

#### THERMAL RESISTANCE

Symbol	Parameter	Value	Unit
R <sub>th (j-l)</sub>	Junction-leads	20	°C/W

Note: 1. For surges upper than the maximum values, the diode will present a short-circuit anode-cathode.



# **ELECTRICAL CHARACTERISTICS** $(T_j = 25 \text{ °C})$


Symbol	Paramet	er	Value			
V <sub>RM</sub>	Stand-off Voltage					
V <sub>(BR)</sub>	Breakdown Voltage					
V <sub>(CL)</sub>	Clamping Voltage		See tables			
Ipp	Peak Pulse Current					
ατ	Temperature Coefficient of V <sub>(BR)</sub>					
С	Capacitance					
t <sub>clamping</sub>	Clamping Time (0 volt to V <sub>(BR)</sub> )	Unidirectional Types	1 ps max.			
		Bidirectional Types	5 ns max.			

Ту	Types Marking		ing	I <sub>RM</sub> @ V <sub>RM</sub> max.			V <sub>(BR)</sub> * (V)	@	IR	V <sub>(CL)</sub> @ I <sub>pp</sub> max.		V <sub>(CL)</sub> @ I <sub>pp</sub> max. 8-20μs expo		α <sub>T</sub> max.	C** typ. V <sub>R</sub> =0
										1ms	expo	8-20µ	sexpo		f=1MHz
Unidirec- tional	Bidirec- tional	Unidirec- tional	Bidirec- tional	(μ <b>A</b> )	(V)	min.	nom.	max.	(mA)	(V) `	(A)	(V)	(A)	(10 <sup>-4</sup> /°C)	(pF)
				4000		0.40		7 48	-10	10.0	55	14	250	5.7	4000
SM6T6V8	SM6T6V8C	DD	LD LE	1000	5 5 5 8	6 12 6.45	6.8 6.8	7.14	10 10	10.8 10.5	57	13 4	261	5.7	4000
SM6T6V8A	SM6T6V8CA	DE	LF	1000	6 05	6.75	7.5	8 25	10	11.7	51	15 2	230	6.1	3700
SM6T7V5 SM6T7V5A	SM6T7V5C SM6T7V5CA	DF DG	LF	500 500	6.4	7.13	7.5 7.5	7.88	10	11.3	53	14.5	241	6.1	3700
					8.1	9.0	10	11	10	15	40	19.5	369	7.3	2800
SM6T10	SM6T10C	DN DP	LN LP	10	8.55	9.5	10	105	1	14.5	41	18.6	387	7.3	2800
SM6T10A SM6T12	SM6T10CA SM6T12C	DS	LS	5	9.72	10.8	12	13.2	1	17.3	35	22.7	317	7.3 7.8	2300
SM6T12A	SM6T12CA	DT	LT	5	10.2	11.4	12	12.6	1	16.7	36	21.7	332	7.8	2300
SM6T12A	SM6T12CA	DW	LW	5	12.1	13.5	15	16.5		22	27.5	28.4	254	8.4	1900
SM6T15A		1	LX	5	12.1	14.3	15	15.8	1	21.2	28	27.2	265	8.4	1900
SM6T18	SM6T15CA SM6T18C	DX ED	MD	5	14.5	16 2	18	19.8	1	26.5	22.5	34	212	8.8	1600
SM6T18A	SM6T18CA	EE	ME	5	15.3	17 1	18	18.9	1	25.5	24	32.5	222	8.8	1600
		EH	MH	5	17.8	198	22	24 2		31.9	18.5	41 2	175	9.2	1350
SM6T22 SM6T22A	SM6T22C	EK	MK	5	18.8	20.9	22	23.1	1	30.6	20	39 3	183	9.2	1350
SM6T24	SM6T22CA SM6T24C	EL	ML	5	19.4	21.6	24	26 4		34.7	17.5	44.9	160	94	1250
SM6T24A	SM6T24CA	EM	MM	5	20.5	22.8	24	25.2		33.2	18	42.8	168	9.4	1250
SM6T27	SM6T27C	1	1	5	21.8	24.3	27	29.7		39 1	15.5	50.5	143	9.4	1150
SM6T27A	SM6T27CA	EN EP	MN MP	5	23.1	25.7	27	28.4	1	37.5	16	48.3	149	9.6	1150
SM6T30	SM6T30C	EQ	MQ	5	24.3	27	30	33	1	43.5	13.5	56.1	128	9.7	1075
SM6T30A	SM6T30CA	ER	MR	5	25.6	28.5	30	31.5	1	41.4	14.5	53.5	134	9.7	1075
SM6T30A	SM6T33CA	ES	MS	5	26.8	29.7	33	36.3	1	47.7	12.5	61.7	117	9.8	1000
SM6T33A	SM6T33CA	ET	MT	5	28.2	31.4	33	34.7	1	45.7	13.1	59	122	9.8	1000
SM6T36	SM6T36C	EU	MU	5	29.1	32.4	36	39.6	1	52	11.5	67.3	107	9.9	950
SM6T36A	SM6T36CA	EV	MV	5	30.8	34.2	36	37.8	1	49.9	12	64.3	112	9.9	950
SM6T39	SM6T39C	EW	MW	5	31.6	35.1	39	42 9	1	56.4	10.6	73	99	10.0	900
SM6T39A	SM6T39CA	EX	MX	5	33.3	37.1	39	41	1	53.9	11 1	69.7	103	10.0	900
SM6T68	SM6T68C	FP	NP	5	55.1	61.2	68	74.8	1	98	61	127	57	10 4	625
9M6T68A	SM6T68CA	FQ	NQ	5	58.1	64.6	68	71.4	i	92	6.5	121	59.5	10.4	625
SM6T100	SM6T100CA	FX	NX	5	81	90	100	110	i	144	4.2	187	38.5	10.4	500
SM6T100A	SM6T100CA	FY	NY	5	85.5	95	100	105	i	137	4.4	178	40.5	10.6	500
SM6T150	SM6T150C	gк	ОК	5	121	135	150	165	i	215	2.8	277	26	10.8	400
SM6T150A	SM6T150CA	GL	OL	5	128	143	150	158	1	207	2.9	265	27.2	10.8	400
SM6T200	SM6T200C	GT	OT	5	162	180		220	1	287	2.5	370	19.4	10.8	350
SM6T200A	SM6T200CA	GU	OU	5		190		210	1	274	22	353	20.4	10.8	350
SM6T200A	J012000A	GV		5		198	220	242	1	316	1.9	406	17.7	10.8	330
SM6T220A		GW		5		209	220	231	1	301	2	388	18.6	10.8	330
	st t <sub>o</sub> < 50 ms								<u> </u>	<u> </u>				L.:	

<sup>\*</sup> Pulse test  $t_p \le 50 \text{ ms}$   $\delta < 2 \%$ .
\*\* Divide these values by 2 for bidirectional types.


For bidirectional types, electrical characteristics apply in both directions.

#### ORDER CODE



# PACKAGE MECHANICAL DATA

# SOD 6 Plastic




Ref.	Millim	netres	Inches		
nei.	Min.	Max.	Min.	Max.	
Α	2.8	3.2	0.110	0.126	
В	6.0	6.4	0.236	0.252	
C	3.8	4.2	0.150	0.165	
D	2.5	3.1	0.098	0.122	
E	-	0.1	-	0.004	
F	0.9	1.3	0.035	0.051	

Laser marking.

The logo indicates cathode for unidirectional types.

# **FOOT PRINT DIMENSIONS** (Millimeters)






Fig.1 - Peak pulse power versus exponential pulse duration.




Fig.2 – Clamping voltage versus peak pulse current. exponential waveform t = 20  $\mu$ s ...... t = 1 ms --- t = 10 ms ---

Note: The curves of the figure 2 are specified for a junction temperature of 25 °C before surge. The given results may be extrapolated for other junction temperatures by using the following formula:  $\Delta V$  (BR) =  $\alpha$  T (V (BR)) X [Tj - 25] X V (BR) For intermediate voltages, extrapolate the given results.

D88SM6TP4






Fig.3 – Allowable power dissipation versus junction temperature.




Fig.4 - Power dissipation versus ambient temperature.




Fig.5 – Thermal resistance junction ambient versus Cu surface (printed circuit).




Fig.6 - Transient thermal impedance junction-ambient versus pulse duration.

D88SM6TP5




Fig.7 - Peak forward current versus peak forward voltage drop (typical values for unidirectional types).






Fig.8a - Capacitance versus reverse applied voltage for unidirectional types (typical values).




Fig.8b - Capacitance versus reverse applied voltage for bidirectional types (typical values).

D88SM6TP6



# SM15T6V8, A $\rightarrow$ 220, A

# UNI-AND BIDIRECTIONAL TRANSIENT **VOLTAGE SUPPRESSORS**

- HIGH SURGE CAPABILITY :
  - 1.5 kW / 1 ms EXPO
- VERY FAST CLAMPING TIME: 1 ps FOR UNIDIRECTIONAL TYPES 5 ns FOR BIDIRECTIONAL TYPES
- LARGE VOLTAGE RANGE :  $5.5 \text{ V} \rightarrow 188 \text{ V}$
- ORDER CODE :

TYPE NUMBER FOR UNIDIRECTIONAL TYPES. TYPE NUMBER + SUFFIX C FOR **BIDIRECTIONAL TYPES** 



#### SURFACE MOUNT TRANSIL FEATURES

- A PERFECT PICK AND PLACE BEHAVIOUR
- AN EXCELLENT ON BOARD STABILITY
- A FULL COMPATIBILITY WITH BOTH GLUING AND PASTE SOLDERING TECHNOLOGIES
- BODY MARKED WITH TYPE CODE AND LOGO
- STANDARD PACKAGING: 12 mm TAPE (EIA STD, RS481)
- TINNED COPPER LEADS
- HIGH TEMPERATURE RESISTANT RESIN

### DESCRIPTION

Transient voltage suppressor diodes especially useful in protecting integrated circuits, MOS, hybrids and other voltage-sensitive semiconductors and components.


### **ABSOLUTE RATINGS** (limiting values)

Symbol	Parameter		Value	Unit	
P <sub>p</sub>	Peak Pulse Power for 1 ms Exponential Pulse	T <sub>1</sub> Initial = 25 °C See note 1	1500	w	
Р	Power Dissipation on Infinite Heatsink	T <sub>amb</sub> = 25 °C	1.7	W	
I <sub>FSM</sub>	Non Repetitive Surge Peak Forward Current for Unidirectional Types	T <sub>j</sub> Initial = 25 °C t = 10 ms	150	А	
T <sub>stg</sub> T <sub>J</sub>	Storage and Operating Junction Temperatu	re Range	- 65 to 175 150	°C °C	
TL	Maximum Lead Temperature for Soldering	During 10 s	260	°C	

#### THERMAL RESISTANCE

Symbol	Parameter	Value	Unit
R <sub>th(j-l)</sub>	Junction-leads	10	°C/W

Note: 1. For surges upper than the maximum values, the diode will present a short-circuit anode-cathode.



# **ELECTRICAL CHARACTERISTICS** (T<sub>j</sub> = 25 °C)

Symbol	Paramet	Parameter			
V <sub>RM</sub>	Stand-off Voltage	Stand-off Voltage			
V <sub>(BR)</sub>	Breakdown Voltage				
V <sub>(CL)</sub>	Clamping Voltage		See tables		
I <sub>pp</sub>	Peak Pulse Current		Oce lables		
$\alpha_{T}$	Temperature Coefficient of V <sub>(BR)</sub>				
С	Capacitance				
t <sub>clamping</sub>	Clamping Time (0 volt to V <sub>(BR)</sub> )	Unidirectional Types	1 ps max.		
		Bidirectional Types	5 ns max.		

Ту	pes	Mark	ing	I <sub>RM</sub> @	V <sub>RM</sub>		V <sub>(BR)</sub> * (V)	@	IR	m	@ I <sub>pp</sub> ax. expo	ma	@ I <sub>pp</sub> ax. s expo	α <sub>T</sub> max.	C** typ. V <sub>R</sub> =0 f=1MHz
Hartellan a	DI-II-		B: 41:	<u> </u>	1 00		T	·	( A)		r <del>-</del>	<u> </u>	r -	(4.0-4.00)	
Unidirec- tional	Bidirec- tional	Unidirec- tional	Bidirec- tional	(μ <b>A</b> )	(V)	min.	nom.	max.	(mA)	(V)	(A)	(V)	(A)	(10 <sup>-4</sup> /°C)	(pF)
												<u> </u>			
	SM15T6V8C	MDD	BDD	1000	5.5	6.12	6.8	7.48	10	10.8	139	14	714	5.7	9500
	SM15T6V8CA	MDE	BDE _	1000	5.8	6.45	6.8	7.14	10	10.5	143	13.4	746	5.7	9500
	SM15T7V5C	MDF	BDF	1000	6.05		7.5	8.25	10	11.7	128	15.2	660	6.1	8500
	SM15T7V5CA	MDG	BDG	1000	6.4	7.13	7.5	7.88	10	11.3	132	14.5	690	6.1	8500
I I	SM15T10C	MDN	BDN	10	8.1	9.0	10	11	1	15	100	195	928	7.3	7000
	SM15T10CA	MDP	BDP	10	8.55	i .	10	10.5	1	14.5	103	18.6	968	7.3	7000
	SM15T12C	MDS	BDS	5	9.72	10.8	12	13.2	1	17 3	87	22.7	793	7.8	6000
1 1	SM15T12CA	MDT	BDT	5	10.2	11.4	12	12 6	1	16.7	90	21 7	829	7.8	6000
I I	SM15T15C	MDW	BDW	5	12.1	13.5	15	16.5	1	22	68	28.4	634	8 4	5000
1 1	SM15T15CA	MDX	BDX	5	12.8	14.3	15	15.8	1	21.2	71	27.2	662	8.4	5000
1 I	SM15T18C	MED	BED	5	14.5	162	18	19.8	1	26.5	56.5	34	529	8.8	4300
1	SM15T18CA	MEE	BEE BEH	5 5	15 3 17 8	17.1 19.8	18 22	18.9 24.2	1	25.2 31 9	59.5	32.5 41.2	554	8.8 9.2	4300 3700
1.	SM15T22C SM15T22CA	MEH MEK	BEK	5	18.8	20.9	22	23.1			47	39.3	437		3700
	SM15T22CA SM15T24C	MEL	BEL	5	19.4	21.6	24	26.4	1	30.6 34.7	49 43	44.9	458	9.2 9.4	3500
	SM15124C SM15T24CA	MEM	BEM	5	20.5	22.8	24	25.4	1	33.7	45	42.8	401 421	9.4	3500
	SM15T24CA	MEN	BEN	5	21.8	24.3	27	29 7		39.1	38 5	50.5	356	9.4	3200
	SM15T27CA	MEP	BEP	5	23.1	25.7	27	28.4		37.5	40	48 3	373	9.6	3200
	SM15T27CA   SM15T30C	MEQ	BEQ	5	24.3	25.7	30	33	1	43.5	34 5	56 1	321	9.6	2900
	SM15T30CA	MER	BER	5	25.6	28.5	30	31.5		41.4	36	53 5	336	97	2900
	SM15T30CA SM15T33C	MES	BES	5	26.8	29.7	33	36.3	i	47.7	31.5	61.5	292	98	2700
	SM15T33CA	MET	BET	5	28.2	31.4	33	34.7	1	47.7	33	59	305	98	2700
	SM15T35CA SM15T36C	MEU	BEU	5	29.1	32.4	36	39.6	1	52	29	67.3	267	9.9	2500
1 1	SM15T36CA	MEV	BEV	5	30.8	34.2	36	37.8	1	49.9	30	64.3	280	9.9	2500
	SM15T30CA SM15T39C	MEW	BEW	5	31.6	35.1	39	42.9	1	56.4	26.5	73	246	10.0	2400
	SM15T39CA	MEX	BEX	5	33.3	37.1	39	41	1	53.9	28	69.7	258	10.0	2400
	SM15T68C	MFN	BFN	5	55.1	61.2	68	74.8	1	98	15.3	127	142	10.4	1550
	SM15T68CA	MFP	BFP	5	58.1	64.6	68	71.4	i	92	16.3	121	148	10.4	1550
	SM15T00CA	MFW	BFW	5	81	90	100	110	1	144	10.3	187	96	10.4	1150
1 1	SM15T100CA	MFX	BFX	5	85.5	95	100	105	1	137	11	178	101	10 6	1150
	SM15T150C	MGH	BGH	5	121	135	150	165		215	7	277	65	10.8	850
I I	SM15T150CA	MGK	BGK	5	128	143	150	158		207	7.2	265	68	10.8	850
I I	SM15T200C	MGU	BGU	5		180		220		287	5.2	370	48.5	10.8	675
, ,	SM15T200CA	MGV	BGV	5	171	190		210		274	5.5	353	51	10.8	675
SM15T220		MGW		5	175	198		242		344	4.3	406	44.5	10.8	625
SM15T220A	]	MGX		5	185	209	220	231		328	4.6	388	46.5	10.8	625


For bidirectional types, electrical characteristics apply in both directions.



<sup>\*</sup> Pulse test  $t_p \le 50$  ms  $\delta < 2$  %.


\*\* Divide these values by 2 for bidirectional types.

#### **ORDER CODE**



# **PACKAGE MECHANICAL DATA**

#### SOD 15 Plastic




Ref.	Millin	netres	Inches		
nei.	Min.	Max.	Min.	Max.	
Α	2.8	3.2	0.110	0.126	
В	7.6	8.0	0.300	0.315	
С	4.8	5.2	0.190	0.200	
D	2.5	3.1	0.098	0.122	
E	-	0.1	-	0.004	
F	1.3	1.7	0.051	0.067	

Laser marking.

The logo indicates cathode for unidirectional types.

# FOOT PRINT DIMENSIONS (Millimeters)






Fig.1 - Peak pulse power versus exponential pulse duration.




Fig.2 – Clamping voltage versus peak pulse current. exponential waveform t = 20  $\mu$ s ....... t = 1 ms --- t = 10 ms ---

Note: The curves of the figure 2 are specified for a junction temperature of 25 °C before surge. The given results may be extrapolated for other junction temperatures by using the following formula:  $\Delta V$  (BA) =  $\alpha$  T (V (BA)) X [T<sub>j</sub> - 25] X V (BA) For intermediate voltages, extrapolate the given results.




Fig.3 – Allowable power dissipation versus junction temperature.  $\,$ 




Fig.4 - Power dissipation versus ambient temperature.




Fig.5 - Thermal resistance junctionambient versus Cu surface (printed circuit).




Fig.6 - Transient thermal impedance junction-ambient versus pulse duration.

D88SM15TP5




Fig.7 – Peak forward current versus peak forward voltage drop (typical values for unidirectional types).




Fig.8a - Capacitance versus reverse applied voltage for unidirectional types (typical values).




Fig.8b - Capacitance versus reverse applied voltage for bidirectional types (typical values).

D88SM15TP6


# **PACKAGES**





SO-8J














SO-16J

SO-20L SO-20 (12+4+4)












# **SO-28**






# 8 lead Plastic Minidip 4 + 4 lead Powerdip







8 lead Ceramic Minidip







14 lead Plastic Dip







# 14 lead Ceramic Dip







# 16 lead Plastic Dip (0.25)







16 lead Plastic Dip (0.4) 8 + 8 lead Powerdip 12 + 2 + 2 lead Powerdip






# 18 lead Plastic Dip







# 20 lead Plastic Dip (0.4) 16 + 2 + 2 Powerdip







# 20 lead Plastic Dip (0.25)






# 28 lead Plastic Dip






# **SOT-82**







(1) Within this region the cross-section of the leads is uncontrolled

# TO-220




# **SIP-10**






ş


# **PENTAWATT**



# **Horizontal Version**




#### **Vertical Version**




# **HEPTAWATT**



# **Horizontal Version**




# **Vertical Version**




# **MULTIWATT-15**




# **Horizontal Version**



# **Vertical Version**




# **MULTIWATT-11**



# SOT-82 (Discrete)





*:	WITHIN THIS REGION THE CROSS-SECTION OF THE LEADS ! UNCONTROLLED	S

	DIMENSIONS						
	m	m	incl	nes			
	min	max	min	max			
Α	7.4	7.8	0.295	0.307			
В	10.5	10.8	0.413	0.425			
С	2.4	2.7	0.094	0.106			
D	0.7	0.9	0.027	0.035			
Е	2.2	typ.	0.087 typ.				
F	0.49	0.75	0.019	0.029			
G	4.4	typ.	0.173	3 typ.			
Н	2.54	1 typ.	0.100 typ.				
L	15.7	typ.	0.618	3 typ.			
М	1.2	typ.	0.047	typ.			


pin 1: Base - pin 2: Collector - pin 3: Emitter


# SOT-194



# LEAD FORMED SOT-82 FOR SURFACE MOUNTING ASSEMBLY

# **MECHANICAL DATA**








PC-0276

		DIMEN	ISIONS		
	mm		inches		
	min	max	min	max	
Α	7.4	7.8	0.295	0.307	
В	10.5	10.8	0.413	0.425	
С	2.4	2.7	0.094	0.106	
D	0.7	0.9	0.027	0.035	
E	2.2	typ.	0.087	typ.	
F	0.45	0.65	0.017	0.026	
G	4.4	typ.	0.173 typ.		
Н	3.8	typ.	0.149 typ.		
	1.8	typ.	0.070 typ.		
L	0.1	typ.	0.004 typ.		
М	3.8	4.2	0.149	0.165	
N	2	typ.	0.078 typ.		
0	6	typ.	0.236 typ.		
α	45		45°		
Р	8.5 typ.		0.334 typ.		
α	6.7 typ.		0.263 typ.		
R	3.5 typ.		0.137 typ.		
S	1.2 typ.		0.047 typ.		
Т	1	typ.	0.039 typ.		
U	4.5	typ.	0.177 typ.		

# ISOWATT-218









PC-0288

	DIMENSIONS					
	m	m	inches			
	min	max	min	max		
Α	15.8	16.2	0.622	0.637		
В	5.35	5.65	0.210	0.222		
С	3.3	3.8	0.130	0.149		
Δ	1.05	1.25	0.041	0.049		
E	10.8	11.2	0.425	0.441		
F	2.9	3.1	0.114	0.122		
G	0.45	_ 1	0.017	0.039		
Н	20.25	20.75	0.797	0.817		
L	4.85	5.25	0.190	0.206		
М	3.5	3.7	0.137	0.145		
N	20.8	21.2	0.818	0.834		
Р	40.5	42.5	1.594	1.673		
R	19.1	19.9	0.752	0.783		
S	22.8	23.6	0.897	0.929		
T	2.1	2.3	0.082	0.090		
U	4.6	typ.	0.181	l typ.		
W	1.88	2.08	0.074	0.081		

pin 1: Base - pin 2: Collector - pin 3: Emitter

# ISOWATT-220








	DIMENSIONS					
	m	m	inches			
	min	max	min	max		
Α	10	10.4	0.393	0.409		
В	15.9	16.4	0.626	0.645		
С	28.6	30.6	1.126	1.204		
D	4.4	4.6	0.173	0.181		
E	2.5	2.7	0.098	0.106		
F	2.4	2.75	0.094	0.108		
G	0.4	0.7	0.015	0.027		
Н	3	3.2	0.118	0.126		
L	9	9.3	0.354	0.366		
M	1.15	1.7	0.045	0.067		
N	0.75	1	0.030	0.039		
Р	2.4	2.7	0.094	0.106		
α	1.15	1.7	0.045	0.067		
R	4.95	5.2	0.195	0.204		
S	16	typ	0.630	) typ		

pin 1: Base - pin 2: Collector - pin 3: Emitter

# **ISOWATT-5**








PC-0288/1

	DIMENSIONS					
	m	m	inches			
	min	max	min	max		
Α	15.8	16.2	0.622	0.637		
В	5.35	5.65	0.210	0.222		
С	3.3	3.8	0.130	0.149		
D	0.75	1	0.029	0.039		
Е	10.16	typ.	0.400	typ.		
F	2.9	3.1	0.114	0.122		
G	0.45	1	0.017	0.039		
Н	20.25	20.75	0.797	0.817		
L	4.85	5.25	0.190	0.206		
М	3.5	3.7	0.137	0.145		
N	16	typ.	0.630 typ.			
Р	40.5	42.5	1.594	1.673		
Q	1.3	typ.	0.05	1 typ.		
R	19.1	19.9	0.752	0.783		
S	22.8	23.6	0.897	0.929		
T	2.1	2.3	0.082	0.090		
U	3.1 typ.		0.122	2 typ.		
V	1.5 typ.		0.063	3 typ.		
W	1.88	2.08	0.074	0.081		
Z	5.08	typ.	0.200	) typ.		

# TO-218 (SOT 93)







ļ	DIMENSIONS				
	mm		inches		
	min	max	min	max	
Α_	14.7	15.2	0.578	0.598	
В	4.7	4.9	0.185	0.193	
С	1.9	2.1	0.075	0.082	
D	1.1	1.3	0.043	0.051	
Е	10.8	11.1	0.425	0.437	
F	2.5 typ		0.098 typ		
G	0.5	0.78	0.019	0.030	
Н	18 typ		0.708 typ		
L	3.95	4.15	0.155	0.163	
М	4	4.1	0.157	0.161	
Ν	_	16.2	_	0.637	
Р	31 typ		1.220 typ		
R		12.2		0.480	

pin 1: GATE - pin 2: DRAIN - pin 3: SOURCE


# TO-220 (Discrete)






	DIMENSIONS					
	mm		inches			
	min	max	min	max		
Α	10	10.4	0.393	0.409		
В	15.2	15.9	0.598	0.626		
O	12.7	13.7	0.500	0.539		
۵	6.2	6.6	0.244	0.260		
Е	4.4	4.6	0.173	0.181		
F	3.5	5.5	0.137	0.216		
G	2.65	2.95	0.104	0.116		
Н	17.6 typ.		0.692 typ.			
L	1.14	1.7	0.044	0.067		
М	3.75	3.85	0.147	0.151		
N	1.23	1.32	0.048	0.051		
Р	0.41	0.64	0.016	0.025		
R	2.4	2.72	0.094	0.107		
S	4.95	5.15	0.194	0.203		
Т	2.4	2.7	0.094	0.106		
U	0.61	0.94	0.024	0.037		

pin 1: GATE - pin 2: DRAIN - pin 3: SOURCE





	DIMENSIONS				
	mm		inches		
	min	max	min	max	
Α	25	26	0.984	1.023	
В	38.5	39.3	1.515	1.547	
O	30	30.3	1.181	1.193	
D	16.5	17.2	0.649	0.677	
Е	10.7	11.1	0.421	0.437	
G	11	13.1	0.433	0.515	
Н	8.32	8.92	0.327	0.351	
L	1.5	1.65	0.059	0.065	
M	19	20	0.748	0.787	
N	0.97	1.15	0.038	0.045	
Р	4	4.09	0.157	0.161	

pin 1: Base - pin 2: Emitter - pin 3: Collector

#### U.S.A.

NORTH & SOUTH AMERICAN MARKETING HEADQUARTERS 1000 East Bell Road Phoenix, AZ 85022-2699 (1)-(602) 867-6340

SALES COVERAGE BY STATE

#### **ALABAMA**

Huntsville - (205) 533-5995

**ARIZONA** Phoenix - (602) 867-6340

#### CALIFORNIA

Irvine - (714) 250-0455 San Jos - (408) 452-8585

#### COLORADO

Boulder (303) 449-9000

#### **GEORGIA**

Norcross - (404) 242-7444

# ILLINOIS

Schaumburg - (708) 517-1890

#### MARYLAND

Columbia - (301) 995-6952

#### MASSACHUSSETTS

Waltham - (617) 890-6688

#### **NEW JERSEY**

Voorhees - (609) 772-6222

#### OREGON

Tigard - (503) 620-5517

Austin - (512) 339-4191 Carrollton - (214) 466-8844

WASHINGTON Seattle - (206) 524-6421

# FOR RF AND MICROWAVE POWER TRANSISTORS CONTACT THE FOLLOWING REGIONAL OFFICES IN THE USA

#### **CALIFORNIA**

Hawthorne - (213) 675-0742

#### **NEW JERSEY**

Totowa - (201) 890-0884

#### **PENNSYLVANIA**

Montgomeryville - (215) 362-8500

Carrollton - (214) 466-8844

#### **WEST GERMANY**

#### **6000 FRANKFURT**

Gutleutstrabe 322 Tel (49-69) 237492 Telex: 176997 689 Telefax: (49-69) 231957 Teletex: 6997689=STVBP

#### **8011 GRASBRUNN**

Bretonischer Ring 4 Neukeferloh Technopark Tel (49-89) 460060 Telex. 528211 Telefax (49-89) 4605454 Teletex 897107=STDISTR

#### 3000 HANNOVER 1

Eckenerstrasse 5 Tel (49-511) 634191 Telex 175118418 Teletex 5118418 csfbeh Telefax (49-511) 633552

#### 8500 NÜRNBERG 20

Erlenstegenstrasse, 72 Tel. (49-911) 597032 Telex 626243 Telefax (49-911) 5980701

#### 5200 SIEGBURG

Frankfurter Str 22a Tel (49-2241) 660 84-86 Telex 889510 Telefax (49-2241) 67584

#### 7000 STUTTGART

Oberer Kırchhaldenweg 135 Tel (49-711) 692041 Telex: 721718 Telefax (49-711) 691408

Information furnished is believed to be accurate and reliable. However, SGS-THOMSON Microelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of SGS-THOMSON Microelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. SGS-THOMSON Microelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of SGS-THOMSON Microelectronics. Cover design by Keith & Koppel, Segrate, Italy Typesetting and layout on Desk Top Publishing by AZIMUT, Henin Bt., France Printed by Garzanti, Cernusco S /N., Italy © 1989 SGS-THOMSON Microelectronics — All Rights Reserved

SGS-THOMSON Microelectronics GROUP OF COMPANIES Australia - Brazil - China - France - Hong Kong - Italy - Japan - Korea - Malaysia - Malta - Morocco - The Netherlands - Singapore - Spain - Sweden - Switzerland - Taiwan - United Kingdom - U S A - West Germany

#### **AUSTRALIA**

**NSW 2027 EDGECLIFF** 

Suite 211, Edgecliff centre 203-233, New South Head Road Tel (61-2) 327 39 22 Telex 071 126911 TCAUS Telefax (61-2) 327.61 76

#### BRAZIL

05413 SÃO PAULO

R Henrique Schaumann 286-CJ33 Tel (55-11) 883-5455 Telex (39-11) 37988 "UMBR BR"

#### CANADA

BRAMPTON, ONTARIO 341 Main St North

Tel (416) 455-0505 Telefax 416-455-2606

#### CHINA

BEIJING

Beijing No 5 Semiconductor Device Factory 14 Wu Lu Tong Road Da Shang Mau Wai Tel (861) 2024378 Telex 222722 STM CH

#### DENMARK

**2730 HERLEV** 

Herlev Torv, 4 Tel (45-2) 94 85 33 Telex 35411 Telefax. (45-2) 948694

#### **FRANCE**

94253 GENTILLY Cedex

7 - avenue Gallieni - BP. 93 Tel.. (33-1) 47 40 75 75 Telex 632570 STMHQ Telefax (33-1) 47 40 79 10

67000 STRASBURG

20, Place des Halles Tel (33) 88 25 49 90 Telex 870001F Telefax: (33) 88 22.29 32

#### HONG KONG

WANCHAL

22nd Floor - Hopewell centre 183 Queen's Road East Tel. (852-5) 8615788 Telex 60955 ESGIES HX Telefax (852-5) 8656589

#### INDIA

**NEW DELHI 110 001** 

Liason Office c/o Diners Business Services Pvt Ltd World Trade Tower - First Floor Barakhamba Lane Tel 331 4668 - 331 2840 Telex 031 63421 DBSD IN Telefax 331 2830

#### ITALY

20090 ASSAGO (MI)

V le Milanofiori - Strada 4 - Palazzo A/4/A Tel (39-2) 89213 1 (10 linee) Telex 330131 - 330141 SGSAGR Telefax (39-2) 8250449

40033 CASALECCHIO DI RENO (BO)

Vıa R Fucıni, 12 Tel (39-51) 591914 Telex. 512442 Telefax (39-51) 591305

00161 ROMA

Via A Torlonia, 15 Tel. (39-6) 8443341/2/3/4/5 Telex 620653 SGSATE I Telefax (39-6) 8444474

#### .ΙΔΡΔΝ

**TOKYO 108** 

Nisseki - Takanawa Bld 4F 2-18-10 Takanawa Mınato-Ku Tel (81-3) 280-4121 Telefax (81-3) 280-4131

#### **KOREA**

SEOUL 121

8th floor Shinwon Building 823-14, Yuksam-Dong Kang-Nam-Gu Tel (82-2) 552-0399 Telex SGSKOR K29998 Telefax (82-2) 552-1051

#### NETHERLANDS

5612 AM EINDHOVEN

Dillenburgstraat 25 Tel (31-40) 550015 Telex 51186 Telefax (31-40) 528835

#### SINGAPORE

**SINGAPORE 2056** 

28 Ang Mo Kio - Industrial Park 2 Tel. (65) 4821411 Telex RS 55201 ESGIES Telefax (65) 4820240

**08021 BARCELONA**Calle Platon, 6 4<sup>th</sup> Floor, 5<sup>th</sup> Door
Tel (34-3) 2022017-2020316
Telefax (34-3) 2021461

**28027 MADRID** 

Calle Albacete, 5 Tel (34-1) 4051615 Telex 27060 TCCEE Telefax (34-1) 4031134

#### SWEDEN

S-16421 KISTA

Borgarfjordsgatan, 13 - Box 1094 Tel (46-8) 7939220 Telex 12078 THSWS Telefax (46-8) 7504950

#### SWITZERLAND

1218 GRAND-SACONNEX (GENÈVA)

Chemin Francis-Lehmann, 18/A Tel (41-22) 7986462 Telex 415493 STM CH Telefax (41-22) 7984869

#### TAIWAN

TAIPEI 12th Floor

571, Tun Hua South Road Tel (886-2) 755-4111 Telex 10310 ESGIE TW Telefax (886-2) 755-4008

### UNITED KINGDOM and EIRE

MARLOW, BUCKS

Planar House, Parkway Globe Park Tel (44-628) 890800 Telex: 847458 Telefax. (44-628) 890391

