


INDUSTRY STANDARD
ANALOG ICs

INDUSTRY STANDARD ANALOG ICs

DATABOOK

1st EDITION



THOMSON
ELECTRONICS



000525

RYSTON Electronics

RYSTON
ELECTRONICS
spol. s r.o.
Na Hřebeněch II 1062
147 00 Praha 4

SGS-THOMSON
MICROELECTRONICS

INDUSTRY STANDARD ANALOG ICs

DATABOOK

1st EDITION

JUNE 1989

USE IN LIFE SUPPORT MUST BE EXPRESSLY AUTHORIZED

525

SGS-THOMSON' PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF SGS-THOMSON Microelectronics. As used herein:

1. Life support devices to systems are devices or systems which, are intended for surgical implant into the body to support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

TABLE OF CONTENTS

ALPHANUMERICAL INDEX	Page 5
-----------------------------	---------------

PRODUCT GUIDE	11
SELECTION GUIDE	13
CROSS REFERENCE	27
CROSS REFERENCE BY MANUFACTURER	38

DATASHEETS	49
-------------------	-----------

ALPHANUMERICAL INDEX

Type Number	Function	Page Number
AM6012	12 Bit High Speed Multiplying D/A Converter	51
AM6012A	12 Bit High Speed Multiplying D/A Converter	51
DAC0806	6 Bit D/A Converter	63
DAC0807	7 Bit D/A Converter	63
DAC0808	8 Bit D/A Converter	63
J Series	Mixed Analog/Digital Bipolar Arrays	75
K09 Series	High Frequency Analog Bipolar Arrays	85
L165	3A Power Operational Amplifier	87
L200	Adjustable Voltage and Current Regulator	95
L272/M	Dual Power Operational Amplifier	105
L296/P	High Current Switching Regulator	111
L387A	Very Low Drop 5V Regulator	135
L601/2/3/4	Darlington Array	139
L702	2A Quad Darlington Switch	143
L2720/22/24	Low Drop Dual Power Op. Amp.	147
L4901A	Dual 5V Regulator with Reset	155
L4902A	Dual 5V Regulator with Reset and Disable	165
L4903	Dual 5V Regulator with Reset and Disable	175
L4904A	Dual 5V Regulator with Reset	183
L4905	Dual 5V Regulator with Reset	191
L4940 Series	Very Low Drop 1.5 Regulator	199
L4941/X	Very Low Drop 1A Regulator	207
L4960	2.5A Power Switching Regulator	213
L4962	1.5A Power Switching Regulator	227
L5832	Solenoid Controller	239
L6221A/N	Quad Darlington Switch	251
L6222	Quad Transistor Switch	263
L7150/2	50V Quad Darlington Switches	267
L7180/82	80V Quad Darlington Switch	271
L7800 Series	Positive Voltage Regulators	275
L7800AB Series	Precision 1A Regulators	295
L7800AC Series	Precision 1A Regulators	295
L78M00 Series	Positive Voltage Regulators	307
L78M00AB Series	Precision 500mA Regulators	317
L78S00 Series	2A Positive Voltage Regulators	325
L7900 Series	Negative Voltage Regulators	339
L7900AC Series	±2% Negative Voltage Regulators	347
LF147/A/B	Wide Bandwidth Quad JFET Op-Amp.	355
LF151/A/B	Wide Bandwidth Single JFET Op-Amp.	367
LF153/A/B	Wide Bandwidth Dual JFET Op-Amp.	379
LF155/A	Low Power Single JFET Op-Amp.	391
LF156/A	High Speed Single JFET Op-Amp.	391
LF157/A	Very High Speed Single JFET Op-Amp.	391
LF247/A/B	Wide Bandwidth Quad JFET Op-Amp.	355
LF251/A/B	Wide Bandwidth Single JFET Op-Amp.	367
LF253/A/B	Wide Bandwidth Dual JFET Op-Amp.	379

ALPHANUMERICAL INDEX

Type Number	Function	Page Number
LF255	Low Power Single JFET Op-Amp.	391
LF256	High Speed Single JFET Op-Amp.	391
LF257	Very High Speed Single JFET Op-Amp.	391
LF347/A/B	Wide Bandwidth Quad JFET Op-Amp.	355
LF351/A/B	Wide Bandwidth Single JFET Op-Amp.	367
LF353/A/B	Wide Bandwidth Dual JFET Op-Amp.	379
LF355/A	Low Power Single JFET Op-Amp.	391
LF356/A	High Speed Single JFET Op-Amp.	391
LF357/A	Very High Speed Single JFET Op-Amp.	391
LM101A	Low Offset Single Bipolar Op-Amp.	405
LM108/A	Precision High Gain Single Bipolar Op-Amp.	417
LM111	Standard Single Bipolar Comparator	429
LM117	1.2 To 37V Adjustable Voltage Regulator	439
LM118	High Speed Bipolar Op-Amp.	445
LM119	High Speed Dual Bipolar Comparator	457
LM124/A	Standard Quad Bipolar Op-Amp.	467
LM134	Adjustable Current Source	481
LM135	Precision Temperature Sensor	491
LM139/A	Low Power Low Offset Quad Bipolar Op-Amp.	503
LM146	Programmable Quad Bipolar Op-Amp.	515
LM148	Quad UA741 Bipolar Op-Amp.	527
LM158/A	Low Power Dual Bipolar Op-Amp.	537
LM193/A	Low Power Low Offset Dual Bipolar Comparator	553
LM201A	Low Offset Single Bipolar Op-Amp.	405
LM208/A	Precision High Gain Single Bipolar Op-Amp.	417
LM209	Three Terminal 5V Regulators	565
LM211	Standard Single Bipolar Comparator	429
LM217	1.2 To 37V Adjustable Voltage Regulator	439
LM218	High Speed Bipolar Op-Amp.	445
LM219	High Speed Dual Bipolar Comparator	457
LM223	3A-5V Positive Voltage Regulators	571
LM224/A	Standard Quad Bipolar Op-Amp.	467
LM234	Adjustable Current Source	481
LM235	Precision Temperature Sensor	491
LM236/A	2.5V Voltage Reference	577
LM237	1.2 To 37V Adjustable Negative Voltage Regulators	587
LM238	1.2 To 32V-5A Adjustable Positive Voltage Regulators	597
LM239/A	Low Power Low Offset Quad Bipolar Op-Amp.	503
LM246	Programmable Quad Bipolar Op-Amp.	515
LM248	Quad UA741 Bipolar Op-Amp.	527
LM258/A	Low Power Dual Bipolar Op-Amp.	537
LM2901	Low Power Low Offset Quad Bipolar Op-Amp.	503
LM2902	Standard Quad Bipolar Op-Amp.	467
LM2903	Low Power Low Offset Dual Bipolar Comparator	553
LM2904	Low Power Dual Bipolar Op-Amp.	537
LM293/A	Low Power Low Offset Dual Bipolar Comparator	553
LM301A	Low Offset Single Bipolar Op-Amp.	405

ALPHANUMERICAL INDEX

Type Number	Function	Page Number
LM308/A	Precision High Gain Single Bipolar Op-Amp.	417
LM309	Three Terminal 5V Regulators	565
LM311	Standard Single Bipolar Comparator	429
LM317	1.2 To 37V Adjustable Voltage Regulator	439
LM318	High Speed Bipolar Op-Amp.	445
LM319	High Speed Dual Bipolar Comparator	457
LM323	3A-5V Positive Voltage Regulators	571
LM324/A	Standard Quad Bipolar Op-Amp.	467
LM334	Adjustable Current Source	481
LM335/A	Precision Temperature Sensor	491
LM336/B	2.5V Voltage Reference	577
LM337	1.2 To 37V Adjustable Negative Voltage Regulators	587
LM338	1.2 To 32V-5A Adjustable Positive Voltage Regulators	597
LM339/A	Low Power Low Offset Quad Bipolar Op-Amp.	503
LM346	Programmable Quad Bipolar Op-Amp.	515
LM348	Quad UA741 Bipolar Op-Amp.	527
LM358/A	Low Power Dual Bipolar Op-Amp.	537
LM393/A	Low Power Low Offset Dual Bipolar Comparator	553
LM723	High Precision Voltage Regulator	607
LS204/A/C	High Performance Dual Op-Amp.	615
LS404/C	High Performance Quad Op-Amp.	625
LS4558N	Dual High Performance Op-Amp.	637
M8438A	Serial Input LCD Driver	647
M8439	Serial Input LCD Driver	655
MC1458	Standard Dual Bipolar Op-Amp.	661
MC1458I	Standard Dual Bipolar Op-Amp.	661
MC1488	RS232C Quad Line Driver	669
MC1489	Quad Line Receiver	677
MC1489A	Quad Line Receiver	677
MC1558	Standard Dual Bipolar Op-Amp.	661
MC33001/A/B	Standard Single JFET Op-Amp.	685
MC33002/A/B	Standard Dual JFET Op-Amp.	697
MC33004/A/B	Standard Quad JFET Op-Amp.	709
MC3302	Low Power Low Offset Quad Bipolar Op-Amp.	503
MC3303	Low Power Quad Bipolar Op-Amp.	721
MC34001/A/B	Standard Single JFET Op-Amp.	685
MC34002/A/B	Standard Dual JFET Op-Amp.	697
MC34004/A/B	Standard Quad JFET Op-Amp.	709
MC3403	Low Power Quad Bipolar Op-Amp.	721
MC35001/A/B	Standard Single JFET Op-Amp.	685
MC35002/A/B	Standard Dual JFET Op-Amp.	697
MC35004/A/B	Standard Quad JFET Op-Amp.	709
MC3503	Low Power Quad Bipolar Op-Amp.	721
MC4558	Wide Bandwidth Dual Bipolar Op-Amp.	731
MC4558I	Wide Bandwidth Dual Bipolar Op-Amp.	731
NE532	Low Power Dual Bipolar Op-Amp.	537
NE555	Single Bipolar Timer	737

ALPHANUMERICAL INDEX

Type Number	Function	Page Number
NE556	Dual Bipolar Timer	747
SA555	Single Bipolar Timer	737
SA556	Dual Bipolar Timer	747
SE555	Single Bipolar Timer	737
SE556	Dual Bipolar Timer	747
SG1524	Regulating Pulse Width Modulator	755
SG1525A	Regulating Pulse Width Modulator	763
SG1527A	Regulating Pulse Width Modulator	763
SG2524	Regulating Pulse Width Modulator	755
SG2525A	Regulating Pulse Width Modulator	763
SG2527A	Regulating Pulse Width Modulator	763
SG3524	Regulating Pulse Width Modulator	755
SG3525A	Regulating Pulse Width Modulator	763
SG3527A	Regulating Pulse Width Modulator	763
TDA8133	Low Dropout Dual Voltage Regulator - with Reset & Disable	773
TDA8134	Low Dropout Dual Voltage Regulator - with Disable	779
TDA8135	Low Dropout Dual Voltage Regulator - with Disable	785
TDA8136	Low Dropout Dual Voltage Regulator - with Disable	791
TDA8137	Low Dropout Dual Voltage Regulator - with Reset & Disable	797
TDA8138	Low Dropout Dual Voltage Regulator - with Reset & Disable	803
TDA8139	Low Dropout Dual Voltage Regulator - with Reset & Disable	809
TDB7910	Power Single Bipolar Op-Amp.	815
TEA5110	Low Dropout Dual Voltage Regulator	821
TEA7105	Microprocessor Dedicated Voltage Regulator - Watch Dog	827
TEA7605	Low Dropout Voltage Regulator	841
TEA7610	Low Dropout Voltage Regulator	845
TEA7685	Low Dropout Voltage Regulator	849
TEB1033	Low Distorsion & Noise Dual Bipolar Op-Amp. (LS204 Equ.)	853
TEB4033	Low Distorsion & Noise Quad Bipolar Op-Amp. (LS404 Equ.)	863
TEC1033	Low Distorsion & Noise Dual Bipolar Op-Amp. (LS204 Equ.)	853
TEC4033	Low Distorsion & Noise Quad Bipolar Op-Amp. (LS404 Equ.)	863
TEF1033	Low Distorsion & Noise Dual Bipolar Op-Amp. (LS204 Equ.)	853
TEF4033	Low Distorsion & Noise Quad Bipolar Op-Amp. (LS404 Equ.)	863
TL061/A/B	Low Power Single JFET Op-Amp.	873
TL061I	Low Power Single JFET Op-Amp.	873
TL061M	Low Power Single JFET Op-Amp.	873
TL062/A/B	Low Power Dual JFET Op-Amp.	883
TL0621I	Low Power Dual JFET Op-Amp.	883
TL062M	Low Power Dual JFET Op-Amp.	883
TL064/A/B	Low Power Quad JFET Op-Amp.	893
TL064I	Low Power Quad JFET Op-Amp.	893
TL064M	Low Power Quad JFET Op-Amp.	893
TL071/A/B	Low Noise Single JFET Op-Amp.	903
TL071I/B	Low Noise Single JFET Op-Amp.	903
TL071M	Low Noise Single JFET Op-Amp.	903
TL072/A/B	Low Noise Dual JFET Op-Amp.	913

ALPHANUMERICAL INDEX

Type Number	Function	Page Number
TL072I/B	Low Noise Dual JFET Op-Amp.	913
TL072M	Low Noise Dual JFET Op-Amp.	913
TL074A/B	Low Noise Quad JFET Op-Amp.	923
TL074I/B	Low Noise Quad JFET Op-Amp.	923
TL074M	Low Noise Quad JFET Op-Amp.	923
TL081A/B	Standard Single JFET Op-Amp.	933
TL081I/B	Standard Single JFET Op-Amp.	933
TL081M	Standard Single JFET Op-Amp.	933
TL082A/B	Standard Dual JFET Op-Amp.	943
TL082I/B	Standard Dual JFET Op-Amp.	943
TL082M	Standard Dual JFET Op-Amp.	943
TL084A/B	Standard Quad Single JFET Op-Amp.	953
TL084I/B	Standard Quad JFET Op-Amp.	953
TL084M	Standard Quad JFET Op-Amp.	953
TL7700/A	Supply Voltage Supervisors	965
TS271A/B	Programmable CMOS Single Op-Amp.	969
TS271I/A/B	Programmable CMOS Single Op-Amp.	969
TS271M/A/B	Programmable CMOS Single Op-Amp.	969
TS272A/B	High Speed Dual CMOS Op-Amp.	979
TS272I/A/B	High Speed Dual CMOS Op-Amp.	979
TS272M/A/B	High Speed Dual CMOS Op-Amp.	979
TS274A/B	High Speed Quad CMOS Op-Amp.	989
TS274I/A/B	High Speed Quad CMOS Op-Amp.	989
TS274M/A/B	High Speed Quad CMOS Op-Amp.	989
TS27L2A/B	Low power Dual CMOS Op-Amp.	979
TS27L2I/A/B	Low Power Dual CMOS Op-Amp.	979
TS27L2M/A/B	Low Power Dual CMOS Op-Amp.	979
TS27L4A/B	Low Power Quad CMOS Op-Amp.	989
TS27L4I/A/B	Low Power Quad CMOS Op-Amp.	989
TS27L4M/A/B	Low Power Quad CMOS Op-Amp.	989
TS27M2A/B	Medium Supply Current Dual CMOS Op-Amp.	979
TS27M2I/A/B	Medium Supply Current Dual CMOS Op-Amp.	979
TS27M2M/A/B	Medium Supply Current Dual CMOS Op-Amp.	979
TS27M4A/B	Medium Supply Current Quad CMOS Op-Amp.	989
TS27M4I/A/B	Medium Supply Current Quad CMOS Op-Amp.	989
TS27M4M/A/B	Medium Supply Current Quad CMOS Op-Amp.	989
TS372	Low Power Dual C-MOS Comparator	999
TS372I	Low Power Dual CMOS Comparator	999
TS372M	Low Power Dual CMOS Comparator	999
TS374	Low Power Quad CMOS Comparator	1003
TS374I	Low Power Quad CMOS Comparator	1003
TS374M	Low Power Quad CMOS Comparator	1003
TSGF series	Mask Programmable Filters	1007
TSGSM series	Mixed Analog Digital Standard Cells	1045
UA741C/E	Standard Single Bipolar Op-Amp.	1059
UA741I	Standard Single Bipolar Op-Amp.	1059
UA741M/A	Standard Single Bipolar Op-Amp.	1059

ALPHANUMERICAL INDEX

Type Number	Function	Page Number
UA748	Precision Single Bipolar Op-Amp.	1071
UA748I	Precision Single Bipolar Op-Amp.	1071
UA748M	Precision Single Bipolar Op-Amp.	1071
UA776	Programmable Single Bipolar Op-Amp.	1081
UA776I	Programmable Single Bipolar Op-Amp.	1081
UA776M	Programmable Single Bipolar Op-Amp.	1081
UC1840	Programmable, Off-Line, PWM Controller	1095
UC1842	Current Mode PWM Controller	1105
UC1843	Current Mode PWM Controller	1105
UC1844	Current Mode PWM Controller	1105
UC1845	Current Mode PWM Controller	1105
UC2840	Programmable, Off-Line, PWM Controller	1095
UC2842	Current Mode PWM Controller	1105
UC2843	Current Mode PWM Controller	1105
UC2844	Current Mode PWM Controller	1105
UC2845	Current Mode PWM Controller	1105
UC3840	Programmable, Off-Line, PWM Controller	1095
UC3842	Current Mode PWM Controller	1105
UC3843	Current Mode PWM Controller	1105
UC3844	Current Mode PWM Controller	1105
UC3845	Current Mode PWM Controller	1105
UCN4801A	Current Mode PWM Controller	1113
ULN2001A	Seven Darlington Array	1117
ULN2002A	Seven Darlington Array	1117
ULN2003A	Seven Darlington Array	1117
ULN2004A	Seven Darlington Array	1117
ULN2064B	50V-1.5A Quad Darlington Switch	1121
ULN2065B	80V-1.5A Quad Darlington Switch	1129
ULN2066B	50V-1.5A Quad Darlington Switch	1121
ULN2067B	80V-1.5A Quad Darlington Switch	1129
ULN2068B	50V-1.5A Quad Darlington Switch	1121
ULN2069B	80V-1.5A Quad Darlington Switch	1129
ULN2070B	50V-1.5A Quad Darlington Switch	1121
ULN2071B	80V-1.5A Quad Darlington Switch	1129
ULN2074B	50V-1.5A Quad Darlington Switch	1121
ULN2075B	80V-1.5A Quad Darlington Switch	1129
ULN2076B	50V-1.5A Quad Darlington Switch	1121
ULN2077B	80V-1.5A Quad Darlington Switch	1129
ULN2801A	Eight Darlington Array	1137
ULN2802A	Eight Darlington Array	1137
ULN2803A	Eight Darlington Array	1137
ULN2804A	Eight Darlington Array	1137
ULN2805A	Eight Darlington Array	1137
ULQ2001R	Seven Darlington Array	1143
ULQ2002R	Seven Darlington Array	1143
ULQ2003R	Seven Darlington Array	1143
ULQ2004R	Seven Darlington Array	1143

PRODUCT GUIDE

CMOS OP-AMPS

Type	Description	Pins	Package D: Plastic micropackage H: Metal can J: Cerdip N: Plastic dual in line
CMOS SINGLE			
TS 271,A,B	Programmable	8	N,D,J
CMOS-DUAL			
TS 27L2,A,B	Low Power	8	N,D,J
TS 27M2,A,B	Medium Supply Current	8	N,D,J
TS 272,A,B	High Speed	8	N,D,J
CMOS-QUAD			
TS 27L4,A,B	Low Power	14	N,D,J
TS 27M4,A,B	Medium Supply Current	14	N,D,J
TS 274,A,B	High Speed	14	N,D,J

JFET OP-AMPS

JFET SINGLE			
LF 351,A,B	Wide Bandwidth	8	N,D,H
LF 355,A	Low Power	8	N,D,H
LF 356,A	High Speed	8	N,D,H
LF 357,A	Very High Speed	8	N,D,H
MC 34001,A,B	Standard	8	N,D,H
TL 061,A,B	Low Power	8	N,D,H
TL 071,A,B	Low Noise	8	N,D,H
TL 081,A,B	Standard	8	N,D,H
JFET DUAL			
LF 353,A,B	Wide Bandwidth	8	N,D,H
MC 34002,A,B	Standard	8	N,D,H
TL 062,A,B	Low Power	8	N,D,H
TL 072,A,B	Low Noise	8	N,D,H
TL 082,A,B	Standard	8	N,D,H
JFET-QUAD			
LF 347,A,B	Wide Bandwidth	14	N,D,J
MC 34004,A,B	Standard	14	N,D,J
TL 064,A,B	Low Power	14	N,D,J
TL 074,A,B	Low Noise	14	N,D,J
TL 084,A,B	Standard	14	N,D,J

Note: All OP-AMPS are available in 3 Temperature ranges (0°C to 70°C, -40°C to +105°C, -55°C to +125°C) unless otherwise specified.

SELECTION GUIDE

BIPOLAR OP-AMPS

Type	Description	Pins	Package D: Plastic micropackage H: Metal can J: Cerdip N: Plastic dual in line
------	-------------	------	--

BIPOLAR OP-AMPS			
LM301A	Low Offset-External Frequency Compensation	8	N,D,J,H
LM 308,A	Precision, High Gain	8	N,D,J,H
LM 318	High Speed	8	N,D,J,H
TDB 7910	Power (Temp. Range: 0°C to +70°C)	16	N
UA 741	Standard	14	N,D,J,H
UA 748	Precision	8	N,D,H
UA 776	Programmable	8	N,D,H

BIPOLAR DUAL			
LM 358,A	Low Power	8	N,D,J,H
LM 2904	Low Power (Temp. range: -40°C to +105°C)	8	N,D,J
LS 204	High Performance	8	D,H,N
LS 4558N	High Performance (Temp. range: 0°C to +70°C)	8	D,N
MC 1458	Standard	8	N,D,J,H
MC 4558	Wide Bandwidth (Temp. range: 0°C to +70°C -40°C to +105°C)	8	N,D,J,H
NE 532	Low Power (Temp. range: 0°C to +70°C)	8	N,D,J
TEB 1033	Active Filter (LS 204 Equivalent)	8	N,D

BIPOLAR QUAD			
LM 324,A	Standard	14	N,D,J,
LM 346	Programmable	16	N,D,J
LM 348	Quad UA 741	14	N,D,J
LM 2902	Standard (Temp. range: -40°C to +105°C)	14	N,D,J
LS 404	High Performance	14	D,N
MC 3403	Low Power	14	N,D,J
TEB 4033	Active Filter - (LS404 Equivalent)	14	N,D,J

Note: All OP-AMPS are available in 3 Temperature ranges (0°C to 70°C, -40°C to +105°C, -55°C to +125°C) unless otherwise specified.

THE OP AMP COMPROMISE

Hereunder you will find a very helpful tool: the ranking of some typical devices regarding 5 important parameters:

- BANDWIDTH
- SLEW RATE
- SUPPLY CURRENT
- INPUT BIAS
- NOISE

BANDWIDTH
 GW_R (MHz)

0.1	1		2.5	4	5.5	50
TS27LX	TS27MX MC3403	UA741 LM324	TEBX033 MC1458	TL07X TL08X	MC4558	LM318

SLEW RATE
 S_{VO} (V/ μ s)

0.04	0.4	- 0.8	1	2.2	5.5	16	70
TS27LX	LM324/UA741 MC3403/MC1458		TEBX033	MC4558	TS27X	TL07X TL08X	LM318

SUPPLY CURRENT
 I_{CC} (mA/ampli)

5	2.3	1.7	1.4	0.7	0.5	0.15	0.01
LM318	MC1458	UA741	TL07X TL08X	MC4558 MC3403	LM324 TEBX033	TS27MX	TS27LX

INPUT BIAS CURRENT
 I_{ib} (nA)

160	80	50	20	0.3	1pA
LM318	UA741	TEBX033	LM324	TL0XX	TS27X TS27L/MX

NOISE
 V_n (nV/ \sqrt{Hz})

70	38	30	18	10	8
TS27LX	TS27MX	TS27X	TL07X TL08X	MC3403 MC4558	TEBX033

SELECTION GUIDE

COMPARATORS

Type	Description	Pins	Package D: Plastic micropackage H: Metal can J: Cerdip N: Plastic dual in line
------	-------------	------	--

CMOS DUAL

TS 372	Low Power	8	N,D,J
--------	-----------	---	-------

CMOS QUAD

TS 374	Low Power	14	N,D,J
--------	-----------	----	-------

BIPOLAR SINGLE

LM 311	Standard	8	N,D,J,H
--------	----------	---	---------

BIPOLAR DUAL

LM 393,A	Low Power, Low Offset	8	N,D,J,H
LM 319	High Speed	14	N,D,J,H
LM 2903	Low Power, Low Offset (Temp. range: -40 to +105°C)	8	N,D,J

BIPOLAR QUAD

LM 339,A	Low Power, Low Offset	14	N,D,J
LM 2901	Low Power, Low Offset (Temp. range: -40°C to +105°C)	14	N,D,J
MC 3302	Low Power, Low Offset (Temp. range: -40°C to +105°C)	14	N,D,J

Note: All comparators are available in 3 Temperature ranges: (0°C to 70°C, -40°C to +105°C, -55°C to +125°C)

VOLTAGE REGULATORS

STANDARD POSITIVE		Regulated Output Voltage (V)												Precision %	Package	
I _O max (A)	Type	5	6	7.5	8	8.5	9	10	12	15	18	20	24			
5	LM238K (*) LM338K	1.2V ← adjustable → 32V												4 4	TO-3 TO-3	
3	LM223K LM323K	●													6 4	TO-3 TO-3
2	L78S00CV L78S00CT L78S00T (**)	●		●			●	●	●	●	●		●	4 4 4	TO-220 TO-3 TO-3	
1.5	LM117K (**) LM217K (**) LM317K LM317T	1.2V ← adjustable → 37V												4 4 4 4	TO-3 TO-3 TO-3 TO-220	
1	L7800CV L7800ABV (*) L7800ACV L7800CT L7800T (**)	●	●		●	●			●	●	●	●	●	4 2 2 4 4	TO-220 TO-220 TO-220 TO-3 TO-3	
0-5	L78M00ABV (*) L78M00CV L78M00CX L78M00CS	●	●		●				●	●	●	●	●	2 4 4 4	TO-220 TO-220 SOT-82 SOT-194	
0.15	LM723CD1 LM723CH LM723CJ LM723CN LM723J (**) LM723H (**)	2.0V ← adjustable → 37V												3 3 3 3 3	S0-14 TO-100 DIL-14C DIL-14P DIL-14C TO-100	

(*) -40°C to 125°C (**) -55°C to 150°C

STANDARD NEGATIVE		Regulated Output Voltage (V)										Precision %	Package
I _O max (A)	Type	5	5.2	6	8	12	15	18	20	22	24		
1.5	LM237K (*) LM337K LM337SP	1.2V ← adjustable → 32V										2 3 3	TO-3 TO-3 TO-220
1	L7900ACV L7900CV L7900CT	●	●	●	●	●	●	●	●	●	●	2 4 4	TO-220 TO-220 TO-3

(*) -40°C to 125°C (**) -55°C to 150°C

SELECTION GUIDE

VOLTAGE REGULATORS (Continued)

LOW DROP													
Type	Low Drop	Very Low Drop	Transient Protection				Reset	Short Circuit Protection	Reverse Voltage Protection	Output Voltage			
			±100	±80	±60	±40				5V	8.5V	10V	12V
L387A		●					●	●	●	●			
L4940/41		●				●		●	●	●			

PROPRIETARY													
Type	I _O max (A)	Regulated Output Voltage (V)						Package					
		5	8.5	10	12								
L296/P	(**) 4	5.1V ← adjustable → 40V						MULTIWATT 15					
L4960	(**) 2.5	1V ← adjustable → 40V						HEPTAWATT					
L200CH/CV L200CT/T	2	2.9V ← adjustable → 36V						PENTAWATT TO-3 (4 LEAD)					
L4962	(**) 1.5	5V ← adjustable → 40V						POWERDIP 12 + 2 + 2					
L4940		●					TO-220						
L4941	1.0	●					TO-220						
L387A		●					PENTAWATT						
L4901A-2A	(*) 0.5	●					HEPTAWATT						
L4903-4A	(*)	●					MINIDIP						
L4905	(*)	●					HEPTAWATT						

(*) Dual regulator (**) Switch-mode

VOLTAGE REGULATORS (Continued)

HIGH CURRENT SWITCHING			
Parameters	Type		
	L296/P	L4960	L4962
Voltage Reference (%)	±2	±4	±4
Output Voltage Range	V_{REF} to 40V	V_{REF} to 40V	V_{REF} to 40V
Output Current (A)	4.0	2.5	1.5
Internal Current Limiting	●	●	●
Soft Start	●	●	●
Inhibit Input	●		
Reset Output	●		
Crowbar Control	●		
Max. Oscillator Frequency (KHz)	200	120	120
Separate Oscillator Synch.	●		
Thermal Protection	●	●	●
Package	Multiwatt 15	Heptawatt	12 + 2 + 2

SPECIAL FUNCTIONS		
Type	Description	Package
TL7700A	<p>Supply voltage supervisors designed for use as reset controllers in μP systems.</p> <p>During power-up the device test the supply voltage and keeps the reset outputs active as long as the supply voltage has non reached its nominal voltage value.</p> <ul style="list-style-type: none"> — $V_S = 3V$ to 18V — Temperature compensated voltage reference — Externally adjustable pulse width 	MINIDIP

SELECTION GUIDE

PWM CONTROLLERS

Parameters	Operating Temperature: -55 to 125°C				
	SG1524	SG1525A	SG1527A	UC1840	UC1842/1843/ 1844/1845
Voltage Reference (%)	±4	±1	±1	±1	±1
Soft Start		☒	☒	☒	
PWM Latch		☒	☒	☒	☒
Under Voltage Lockout		☒	☒	☒	☒
Pulse by Pulse Current Limiting				☒	☒
Shutdown Terminal	☒	☒	☒	☒	
Output Current (A)	0.1	0.1 (0.4)	0.1 (0.4)	0.2	0.2 (1)
Feedforward				☒	☒
Max. Oscillator Frequency (KHz)	300	500	500	500	500
Dual Uncommitted Outputs	☒				
Single Ended Output				☒	☒
Totem Pole Outputs		●	●		
Separate Oscillator Synch. Terminal		●	●		
Adjustable Deadtime Control		●	●	●	●
Latch Off or Continuous Retry Mode				☒	
Low Current Start-Up				●	●

PWM CONTROLLERS

Parameters	Operating Temperature: -25 to 85°C				
	SG2524	SG2525A	SG2527A	UC2840	UC2842/2843/ 2844/2845
Voltage Reference (%)	±4	±1	±1	±1	±1
Soft Start		●	●	●	
PWM Latch		●	●	●	●
Under Voltage Lockout		●	●	●	●
Pulse by Pulse Current Limiting				●	●
Shutdown Terminal	●	●	●	●	
Output Current (A)	0.1	0.1 (0.4)	0.1 (0.4)	0.2	0.2 (1)
Feedforward				●	●
Max. Oscillator Frequency (KHz)	300	500	500	500	500
Dual Uncommitted Outputs	●				
Single Ended Output				●	●
Totem Pole Outputs		●	●		
Separate Oscillator Synch. Terminal		●	●		
Adjustable Deadtime Control		●	●	●	●
Latch Off or Continuous Retry Mode				●	
Low Current Start-Up				●	●

SELECTION GUIDE

PWM CONTROLLERS

Parameters	Operating Temperature: 0 to 70°C				
	SG3524	SG3525A	SG3527A	UC3840	UC3842/3843/ 3844/3845
Voltage Reference (%)	±8	±2	±2	±2	±2
Soft Start		●	●	●	
PWM Latch		●	●	●	●
Under Voltage Lockout		●	●	●	●
Pulse by Pulse Current Limiting				●	●
Shutdown Terminal	●	●	●	●	●
Output Current (A)	0.1	0.1 (0.4)	0.1 (0.4)	0.2	0.2 (1)
Feedforward				●	●
Max. Oscillator Frequency (KHz)	300	500	500	500	500
Dual Uncommitted Outputs	●				
Single Ended Output				●	●
Totem Pole Outputs		●	●		
Separate Oscillator Synch. Terminal		●	●		
Adjustable Deadtime Control		●	●	●	●
Latch Off or Continuous Retry Mode				●	
Low Current Start-Up				●	●

DARLINGTON ARRAYS

Type	N.	V _{CEX}	I _O	Input	Configuration	Package
L601	8	90V	0.5A	General Purpose	● —	PLASTIC DIP-16
L602	8	90V	0.4A	14-25V PMOS	● —	
L603	8	90V	0.4A	5V TTL/CMOS	● —	
L604	8	90V	0.4A	6-15V CMOS/PMOS	● —	
L702B	4	90V	2A	5V TTL	●	
L702N	4	90V	2A	5V TTL	●	MULTIWATT 11
L7150	4	50V	1.5A	5V TTL/CMOS	● —	MULTIWATT 15
L7152	4	50V	1.5A	6-15V CMOS/PMOS	● —	
L7180	4	80V	1.5A	5V TTL/CMOS	● —	
L7182	4	80V	1.5A	6-15V CMOS/PMOS	● —	
ULN2001A/D	7	50V	0.5A	General Purpose	● —	PLASTIC DIP-16 AND SO-16
ULN2002A/D	7	50V	0.5A	14-25V PMOS	● —	
ULN2003A/D	7	50V	0.5A	5V TTL/CMOS	● —	
ULN2004A/D	7	50V	0.5A	6-15V CMOS/PMOS	● —	
ULQ2001R	7	50V	0.5A	General Purpose	● —	CERAMIC DIP-16
ULQ2002R	7	50V	0.5A	14-25V PMOS	● —	
ULQ2003R	7	50V	0.5A	5V TTL/CMOS	● —	
ULQ2004R	7	50V	0.5A	6-15V CMOS/PMOS	● —	

● = Common emitters.

■ = Isolated darlington.

—| = Integral suppression diodes.

▷ = Predriver stage.

SELECTION GUIDE

DARLINGTON ARRAYS

Type	N.	V _{CEV}	I _o	Input	Configuration	Package
ULN2064B	4	50V	1.5A	5V TTL/CMOS	● →	PLASTIC DIP-16
ULN2065B	4	80V	1.5A	5V TTL/CMOS	● →	
ULN2066B	4	50V	1.5A	6-15V CMOS/PMOS	● →	
ULN2067B	4	80V	1.5A	6-15V CMOS/PMOS	● →	
ULN2068B	4	50V	1.5A	5V CMOS/TTL	▷ ● →	
ULN2069B	4	80V	1.5A	5V CMOS/TTL	▷ ● →	
ULN2070B	4	50V	1.5A	6-15V CMOS/PMOS	▷ ● →	
ULN2071B	4	80V	1.5A	6-15V CMOS/PMOS	▷ ● →	
ULN2074B	4	50V	1.5A	General Purpose	■	
ULN2075B	4	80V	1.5A	General Purpose	■	
ULN2076B	4	50V	1.5A	6-15V CMOS/PMOS	■	
ULN2077B	4	80V	1.5A	6-15V CMOS/PMOS	■	
ULN2801A	8	50V	0.5A	General Purpose	● →	PLASTIC DIP-18
ULN2802A	8	50V	0.5A	14-25V PMOS	● →	
ULN2803A	8	50V	0.5A	5V TTL/CMOS	● →	
ULN2804A	8	50V	0.5A	6-15V CMOS/PMOS	● →	
ULN2805A	8	50V	0.5A	High Output TTL	● →	

● = Common emitters.

→ = Integral suppression diodes.

■ = Isolated darlington.

▷ = Predriver stage.

BIPOLAR TIMERS

Type	Description	Pins	Package D: Plastic micropackage H: Metal can J: Cerdip N: Plastic dual in line
NE 555	Single	8	N,D,J,H
NE 556	Dual	14	N,D,J

Note: Times are available in 3 temperature ranges (0°C to +70°C, -40°C to +105°C, -55°C to +125°C) unless otherwise specified.

CMOS TIMERS

Type	Description
TS555	Single } In development Dual }
TS556	

LINEAR DRIVERS

Type	Description	Package
L165	Power Op. Amplifier	PENTAWATT
L272	Dual Power Op. Amplifier	DIP-16
L272M	Dual Power Op. Amplifier	MINIDIP
L2720	Dual Power Op. Amplifier	DIP-16
L2722	Dual Power Op. Amplifier	MINIDIP

QUAD LINE DRIVERS/RECEIVERS

Type	Function	Temperature Range (°C)	Rise Time (ns)	Delay Time (ns)	Supply Current (mA)	Max Supply (V)	Package
MC1488 D	Driver	0 to 75	55	110/275	18	30	SO-14
MC1489 D MC1489 AD	Receivers	0 to 75	120 120	25 25	16 16	10	
MC1488 P	Driver	0 to 75	55	110/275	18	30	DIP-14
MC1489 AP MC1489 P	Receivers	0 to 75	120 120	25 25	16 16	10	
MC1488 L	Driver	0 to 75	55	110/275	18	30	CERAMIC DIP-14
MC1489 AL MC1489 L	Receivers	0 to 75	120 120	25 25	16 10	10	

SELECTION GUIDE

DATA CONVERSION

Type	Accuracy	Temperature range (°C)	Package D: Plastic micropackage H: Metal can J: Cerdip N: Plastic dual in line
DAC0808 LCN DAC0808 LCJ DAC0808 D1	8 bit	0 to 75	DIP-16 CERAMIC DIP-16 SO-16
DAC0808 LJ		-55 to 125	CERAMIC DIP-16
DAC0807 LCN DAC0807 LCJ DAC0807 D1	7 bit	0 to 75	DIP-16 CERAMIC DIP-16 SO-16
DAC0806 LCN DAC0806 LCJ DAC0806 D1	6 bit	0 to 75	DIP-16 CERAMIC DIP-16 SO-16
AM6012 DC AM6012 ADC	12 bit	0 to 70	DIP-20
AM6012 D AM6012 AD	12 bit	0 to 70	SO-20L

MISCELLANEOUS

Type	Description	Pins	Package
LM 334	Adjustable Current Source (Temp. ranges: 0°C to +70°C, -25°C to +100°C, -55°C to +125°C)	3	Z
LM 335/A	Precision Temperature Sensor (Temp. ranges: -40°C to +100°C, -40°C to +125°C, -55°C to +150°C)	8,3	D,Z
LM 336/A/B	2.5V Voltage Reference (Temp. ranges: 0°C to +70°C -25°C to +85°C)	8,3	D,Z
L5832	Solenoid Controller Temp. Range: 0 to 70°C	16	DIP
L6221A/N	Quad Darlington Switch Temp. Range: 0 to 70°C	15/16	MULTIWATT, DIP
M8438A	LCD Driver Temp. Range: -40 to 85°C	40/44	DIP PLCC
M8439	LCD Driver Temp. Range: -40 to 85°C	40	DIP
UCN4801A	BIMOS/LATCH driver Temp. Ranges: -20 to 85°C	22	DIP

INDUSTRY STANDARD	SOURCE	NEAREST SGS-THOMSON TYPE	INDUSTRY STANDARD	SOURCE	NEAREST SGS-THOMSON TYPE
AM6012APC	AMD	AM6012APC	DS1489AJ	NATIONAL	MC1489AL
AM6012PC	AMD	AM6012PC	DS1489AN	NATIONAL	MC1489AP
CA081AE	RCA	TL081ACN	DS1489J	NATIONAL	MC1489L
CA081BE	RCA	TL081BCN	DS1489N	NATIONAL	MC1489P
CA081E	RCA	TL081CN	ITT552	ITT	ULN2001A
CA082AE	RCA	TL082ACN	ITT554	ITT	ULN2002A
CA082BE	RCA	TL082BCN	ITT556	ITT	ULN2003A
CA082E	RCA	TL082CN	LF255M	NATIONAL	LF255D
CA084AE	RCA	TL084ACN	LF255N	NATIONAL	LF255N
CA084BE	RCA	TL084BCN	LF256M	NATIONAL	LF256D
CA084E	RCA	TL084CN	LF256N	NATIONAL	LF256N
CA124E	RCA	LM124N	LF257M	NATIONAL	LF257D
CA139AF	RCA	LM139AJ	LF257N	NATIONAL	LF257N
CA139E	RCA	LM139N	LF347J	NATIONAL	LF347J
CA139F	RCA	LM139J	LF347M	NATIONAL	LF347D
CA1458E	RCA	MC1458N	LF347N	MOTOROLA	LF347N
CA1558E	RCA	MC1558N	LF347N	NATIONAL	LF347N
CA158E	RCA	LM158N	LF351M	NATIONAL	LF351D
CA224E	RCA	LM224N	LF351N	MOTOROLA	LF351N
CA239AE	RCA	LM239AN	LF351N	NATIONAL	LF351N
CA239AF	RCA	LM239AJ	LF353M	NATIONAL	LF353D
CA239E	RCA	LM239N	LF353N	MOTOROLA	LF353N
CA239F	RCA	LM239J	LF353N	NATIONAL	LF353N
CA258E	RCA	LM258N	LF355AM	NATIONAL	LF355AD
CA2901E	RCA	LM2901N	LF355AN	NATIONAL	LF355AN
CA2901F	RCA	LM2901J	LF355M	NATIONAL	LF355D
CA2902E	RCA	LM2902N	LF355N	MOTOROLA	LF355N
CA2904E	RCA	LM2904N	LF355N	NATIONAL	LF355N
CA301AE	RCA	LM301AN	LF356AM	NATIONAL	LF356AD
CA311E	RCA	LM311N	LF356AN	NATIONAL	LF356AN
CA324E	RCA	LM324N	LF356M	NATIONAL	LF356D
CA3290E	RCA	LM393N	LF356N	MOTOROLA	LF356N
CA339AE	RCA	LM339AN	LF356N	NATIONAL	LF356N
CA339AF	RCA	LM339AJ	LF357AM	NATIONAL	LF357AD
CA339E	RCA	LM339N	LF357M	NATIONAL	LF357D
CA339F	RCA	LM339J	LF357N	MOTOROLA	LF357N
CA358AE	RCA	LM358AN	LF357N	NATIONAL	LF357N
CA358E	RCA	LM358N	LM101AM	NATIONAL	LM101AD
CA555E	RCA	NE555N	LM111D	SIGNETICS	LM111D
CA741CE	RCA	UA741CN	LM117K	NATIONAL	LM117K
CA741CT	RCA	UA741CH	LM119D	SIGNETICS	LM119D
CA741E	RCA	UA741EN	LM119F	SIGNETICS	LM119J
CA741T	RCA	UA741H	LM119J	NATIONAL	LM119J
CA748CE	RCA	UA748CN	LM124AJ	NATIONAL	LM124AJ
CA748CT	RCA	UA748CH	LM124AJ	TEXAS	LM124AJ
CA748T	RCA	UA748J	LM124D	SIGNETICS	LM124D
DAC0806LCJ	NATIONAL	DAC0806LCJ	LM124F	SIGNETICS	LM124J
DAC0806LCN	NATIONAL	DAC0806LCN	LM124J	MOTOROLA	LM124J
DAC0807LCJ	NATIONAL	DAC0807LCJ	LM124J	NATIONAL	LM124J
DAC0807LCN	NATIONAL	DAC0807LCN	LM124J	TEXAS	LM124J
DAC0808LCJ	NATIONAL	DAC0808LCJ	LM124N	SIGNETICS	LM124N
DAC0808LCN	NATIONAL	DAC0808LCN	LM1398AD	SIGNETICS	LM139AD
DAC0808LJ	NATIONAL	DAC0808LJ	LM139AF	SIGNETICS	LM139AJ
DS1488J	NATIONAL	MC1488L	LM139AJ	MOTOROLA	LM139AJ
DS1488N	NATIONAL	MC1488P	LM139AJ	NATIONAL	LM139AJ

CROSS REFERENCE

INDUSTRY STANDARD	SOURCE	NEAREST SGS-THOMSON TYPE
LM139AJ	TEXAS	LM139AJ
LM139D	SIGNETICS	LM139D
LM139F	SIGNETICS	LM139J
LM139J	MOTOROLA	LM139J
LM139J	NATIONAL	LM139J
LM139J	TEXAS	LM139J
LM139N	SIGNETICS	LM139N
LM1458M	NATIONAL	MC1458D
LM1458N	NATIONAL	MC1458N
LM146J	NATIONAL	LM146J
LM148J	MOTOROLA	LM148J
LM148J	NATIONAL	LM148J
LM148J	TEXAS	LM148J
LM158AJ	NATIONAL	LM158AJ
LM158AJG	TEXAS	LM158AJ
LM158F	SIGNETICS	LM158J
LM158J	MOTOROLA	LM158J
LM158J	NATIONAL	LM158J
LM158JG	TEXAS	LM158J
LM158N	SIGNETICS	LM158N
LM193AF	SIGNETICS	LM193AJ
LM193AJ	NATIONAL	LM193AJ
LM193AJG	TEXAS	LM193AJ
LM193D	SIGNETICS	LM193D
LM193J	NATIONAL	LM193J
LM193N	SIGNETICS	LM193N
LM201AD	MOTOROLA	LM201AD
LM201AD	TEXAS	LM201AD
LM201AM	NATIONAL	LM201AD
LM201AN	MOTOROLA	LM201AN
LM201AN	NATIONAL	LM201AN
LM201AP	TEXAS	LM201AN
LM211D	MOTOROLA	LM211D
LM211D	SIGNETICS	LM211D
LM211D	TEXAS	LM211D
LM211N	SIGNETICS	LM211N
LM211P	TEXAS	LM211N
LM219D	SIGNETICS	LM219D
LM219F	SIGNETICS	LM219J
LM219J	NATIONAL	LM219J
LM223K	MOTOROLA	LM223K
LM223K	STEEL NATIONAL	LM223K
LM224AD	TEXAS	LM224AD
LM224AJ	NATIONAL	LM224AJ
LM224AJ	TEXAS	LM224AJ
LM224AN	TEXAS	LM224AN
LM224D	MOTOROLA	LM224D
LM224D	SIGNETICS	LM224D
LM224D	TEXAS	LM224D
LM224F	SIGNETICS	LM224J
LM224J	MOTOROLA	LM224J
LM224J	NATIONAL	LM224J
LM224J	TEXAS	LM224J
LM224N	SIGNETICS	LM224N
LM224N	TEXAS	LM224N

INDUSTRY STANDARD	SOURCE	NEAREST SGS-THOMSON TYPE
LM237K	MOTOROLA	LM237K
LM237K	STEEL NATIONAL	LM237K
LM238K	STEEL NATIONAL	LM238K
LM239AD	SIGNETICS	LM239AD
LM239AD	TEXAS	LM239AD
LM239AF	SIGNETICS	LM239AJ
LM239AJ	MOTOROLA	LM239AJ
LM239AJ	NATIONAL	LM239AJ
LM239AJ	TEXAS	LM239AJ
LM239AN	SIGNETICS	LM239AN
LM239AN	TEXAS	LM239AN
LM239D	MOTOROLA	LM239D
LM239D	SIGNETICS	LM239D
LM239D	TEXAS	LM239D
LM239F	SIGNETICS	LM239J
LM239J	MOTOROLA	LM239J
LM239J	NATIONAL	LM239J
LM239J	TEXAS	LM239J
LM239N	SIGNETICS	LM239N
LM239N	TEXAS	LM239N
LM246J	NATIONAL	LM246J
LM248D	TEXAS	LM248D
LM248N	TEXAS	LM248N
LM258AJG	TEXAS	LM258AJ
LM258D	MOTOROLA	LM258D
LM258D	TEXAS	LM258D
LM258F	SIGNETICS	LM258J
LM258JG	TEXAS	LM258J
LM258N	SIGNETICS	LM258N
LM258P	TEXAS	LM258N
LM2901D	MOTOROLA	LM2901D
LM2901D	SIGNETICS	LM2901D
LM2901D	TEXAS	LM2901D
LM2901F	SIGNETICS	LM2901J
LM2901J	MOTOROLA	LM291J
LM2901J	NATIONAL	LM2901J
LM2901J	TEXAS	LM2901J
LM2901M	NATIONAL	LM2901D
LM2901N	MOTOROLA	LM2901N
LM2901N	NATIONAL	LM2901N
LM2901N	SIGNETICS	LM2901N
LM2901N	TEXAS	LM2901N
LM2902D	MOTOROLA	LM2902D
LM2902D	TEXAS	LM2902D
LM2902J	MOTOROLA	LM2902J
LM2902J	NATIONAL	LM2902J
LM2902J	TEXAS	LM2902J
LM2902M	NATIONAL	LM2902D
LM2902N	MOTOROLA	LM2902N
LM2902N	NATIONAL	LM2902N
LM2902N	TEXAS	LM2902N
LM2903D	MOTOROLA	LM2903D
LM2903D	TEXAS	LM2903D
LM2903F	SIGNETICS	LM2903J
LM2903JG	TEXAS	LM2903J

INDUSTRY STANDARD	SOURCE	NEAREST SGS-THOMSON TYPE
LM2903M	NATIONAL	LM2903D
LM2903N	MOTOROLA	LM2903N
LM2903N	NATIONAL	LM2903N
LM2903N	SIGNETICS	LM2903N
LM2903P	TEXAS	LM2903N
LM2904D	MOTOROLA	LM2904D
LM2904D	TEXAS	LM2904D
LM2904J	NATIONAL	LM2904J
LM2904JG	TEXAS	LM2904J
LM2904M	NATIONAL	LM2904D
LM2904N	MOTOROLA	LM2904N
LM2904N	NATIONAL	LM2904N
LM2904P	TEXAS	LM2904N
LM293AF	SIGNETICS	LM293AJ
LM293AJ	NATIONAL	LM293AJ
LM293AJG	TEXAS	LM293AJ
LM293D	TEXAS	LM293D
LM293F	SIGNETICS	LM293J
LM293J	NATIONAL	LM293J
LM293JG	TEXAS	LM293J
LM293N	NATIONAL	LM293N
LM293N	SIGNETICS	LM293N
LM301AD	MOTOROLA	LM301AD
LM301AD	TEXAS	LM301AD
LM301AJ	MOTOROLA	LM301AJ
LM301AJ	NATIONAL	LM301AJ
LM301AJG	TEXAS	LM301AJ
LM301AM	NATIONAL	LM301AD
LM301AN	MOTOROLA	LM301AN
LM301AN	NATIONAL	LM301AN
LM301AP	TEXAS	LM301AN
LM308AD	MOTOROLA	LM308AD
LM308AM	NATIONAL	LM308AD
LM308AN	MOTOROLA	LM308AN
LM308AN	NATIONAL	LM308AN
LM308D	MOTOROLA	LM308D
LM308M	NATIONAL	LM308D
LM308N	MOTOROLA	LM308N
LM308N	NATIONAL	LM308N
LM311D	MOTOROLA	LM311D
LM311D	SIGNETICS	LM311D
LM311D	TEXAS	LM311D
LM311F	SIGNETICS	LM311J
LM311J	MOTOROLA	LM311J
LM311J-8	NATIONAL	LM311J
LM311JG	TEXAS	LM311J
LM311M	NATIONAL	LM311D
LM311N	MOTOROLA	LM311N
LM311N	NATIONAL	LM311N
LM311N	SIGNETICS	LM311N
LM311P	TEXAS	LM311N
LM317K	NATIONAL	LM317K
LM317SP	THOMSON	LM317T
LM317T	NATIONAL	LM317T
LM318D	TEXAS	LM318D

INDUSTRY STANDARD	SOURCE	NEAREST SGS-THOMSON TYPE
LM318M	NATIONAL	LM318D
LM318N	NATIONAL	LM318N
LM318P	TEXAS	LM318N
LM319D	SIGNETICS	LM319D
LM319F	SIGNETICS	LM319J
LM319J	NATIONAL	LM319J
LM319M	NATIONAL	LM319D
LM319N	NATIONAL	LM319N
LM323K	MOTOROLA	LM323K
LM323K	STEEL NATIONAL	LM323K
LM324AD	TEXAS	LM324AD
LM324AJ	MOTOROLA	LM324AJ
LM324AJ	NATIONAL	LM324AJ
LM324AJ	TEXAS	LM324AJ
LM324AM	NATIONAL	LM324AD
LM324AN	NATIONAL	LM324AN
LM324AN	TEXAS	LM324AN
LM324D	MOTOROLA	LM324D
LM324D	SIGNETICS	LM324D
LM324D	TEXAS	LM324D
LM324F	SIGNETICS	LM324J
LM324J	MOTOROLA	LM324J
LM324J	NATIONAL	LM324J
LM324J	TEXAS	LM324J
LM324M	NATIONAL	LM324D
LM324N	MOTOROLA	LM324N
LM324N	NATIONAL	LM324N
LM324N	SIGNETICS	LM324N
LM324N	TEXAS	LM324N
LM3302D	TEXAS	MC3302D
LM3302J	NATIONAL	MC3302J
LM3302J	TEXAS	MC3302J
LM3302N	NATIONAL	MC3302N
LM3302N	TEXAS	MC3302N
LM3303N	NATIONAL	MC3303N
LM334Z	NATIONAL	LM334Z
LM335Z	NATIONAL	LM335Z
LM336BM	NATIONAL	LM336BD
LM336BZ	NATIONAL	LM336BZ
LM336M	NATIONAL	LM336D
LM336Z	NATIONAL	LM336Z
LM337K	MOTOROLA	LM337K
LM337K	STEEL NATIONAL	LM337K
LM337KC	TEXAS	LM337SP
LM337T	MOTOROLA	LM337SP
LM337T	NATIONAL	LM337SP
LM339AD	SIGNETICS	LM339AD
LM339AD	TEXAS	LM339AD
LM339AF	SIGNETICS	LM339AJ
LM339AJ	MOTOROLA	LM339AJ
LM339AJ	NATIONAL	LM339AJ
LM339AJ	TEXAS	LM339AJ
LM339AM	NATIONAL	LM339AD
LM339AN	MOTOROLA	LM339AN
LM339AN	NATIONAL	LM339AN

CROSS REFERENCE

INDUSTRY STANDARD	SOURCE	NEAREST SGS-THOMSON TYPE	INDUSTRY STANDARD	SOURCE	NEAREST SGS-THOMSON TYPE
LM339AN	SIGNETICS	LM339AN	LM393J	NATIONAL	LM393J
LM339AN	TEXAS	LM339AN	LM393JG	TEXAS	LM393J
LM339D	MOTOROLA	LM339D	LM393M	NATIONAL	LM393D
LM339D	SIGNETICS	LM339D	LM393N	MOTOROLA	LM393N
LM339D	TEXAS	LM339D	LM393N	NATIONAL	LM393N
LM339F	SIGNETICS	LM339J	LM393N	SIGNETICS	LM393N
LM339J	NATIONAL	LM339J	LM393P	TEXAS	LM293N
LM339J	TEXAS	LM339J	LM393P	TEXAS	LM393N
LM339M	NATIONAL	LM339D	LM555CJ	NATIONAL	NE555J
LM339N	MOTOROLA	LM339N	LM555CM	NATIONAL	NE555D
LM339N	NATIONAL	LM339N	LM555CN	NATIONAL	NE555N
LM339N	SIGNETICS	LM339N	LM556CJ	NATIONAL	NE556J
LM339N	TEXAS	LM339N	LM556CM	NATIONAL	NE556D
LM3403J	NATIONAL	MC3403J	LM556CN	NATIONAL	NE556N
LM3403M	NATIONAL	MC3403D	LM556J	NATIONAL	SE556J
LM3403N	NATIONAL	MC3403N	LM723CH	NATIONAL	LM723CH
LM346J	NATIONAL	LM346J	LM723CJ	NATIONAL	LM723CD
LM346M	NATIONAL	LM346D	LM723CM	NATIONAL	LM723CD
LM346N	NATIONAL	LM346N	LM723CN	NATIONAL	LM723CN
LM348D	MOTOROLA	LM348D	LM723H	NATIONAL	LM723H
LM348D	TEXAS	LM348D	LM723J	NATIONAL	LM723J
LM348M	NATIONAL	LM348D	LM741AH	NATIONAL	UA741AH
LM348N	MOTOROLA	LM348N	LM741AJ	NATIONAL	UA741AJ
LM348N	NATIONAL	LM348N	LM741CH	NATIONAL	UA741CH
LM348N	TEXAS	LM348N	LM741CJ	NATIONAL	UA741CJ
LM3503J	NATIONAL	MC3503J	LM741CM	NATIONAL	UA741CD
LM358AD	TEXAS	LM358AD	LM741CN	NATIONAL	UA741CN
LM358AJG	TEXAS	LM358AJ	LM741EH	NATIONAL	UA741EH
LM358AM	NATIONAL	LM358AD	LM741EN	NATIONAL	UA741EN
LM358AN	NATIONAL	LM358AN	LM741H	NATIONAL	UA741H
LM358AP	TEXAS	LM358AN	LM741J	NATIONAL	UA741J
LM358D	MOTOROLA	LM358D	LM748CH	NATIONAL	UA748CH
LM358D	SIGNETICS	LM358D	LM748CJ	NATIONAL	UA748CJ
LM358D	TEXAS	LM358D	LM748CN	NATIONAL	UA748MH
LM358F	SIGNETICS	LM358J	LM748J	NATIONAL	UA748J
LM358J	MOTOROLA	LM358J	LMC660AIN	NATIONAL	TS27M4BIN
LM358J	NATIONAL	LM358J	LMC660CN	NATIONAL	TS27M4ACN
LM358JG	TEXAS	LM358J	LM7805CK	NATIONAL	L7805CT
LM358M	NATIONAL	LM358D	LM7805CT	NATIONAL	L7805CV
LM358N	MOTOROLA	LM358N	LM7812CK	NATIONAL	L7812CT
LM358N	NATIONAL	LM358N	LM7812CT	NATIONAL	L7812CV
LM358N	SIGNETICS	LM358N	LM7815CK	NATIONAL	L7815CT
LM358P	TEXAS	LM358N	LM7815CT	NATIONAL	L7815CV
LM393AD	TEXAS	LM393AD	LM7905CK	NATIONAL	L7905CT
LM393AF	SIGNETICS	LM393AJ	LM7905CT	NATIONAL	L7905CV
LM393AJ	NATIONAL	LM393AJ	LM7912CK	NATIONAL	L7912CT
LM393AJG	TEXAS	LM393AJ	LM7912CT	NATIONAL	L7912CV
LM393AN	MOTOROLA	LM393AN	LM7915CK	NATIONAL	L7915CT
LM393AN	NATIONAL	LM393AN	LM7915CT	NATIONAL	L7915CV
LM393AN	SIGNETICS	LM393AN	MC1408L6	MOTOROLA	DAC0806LCJ
LM393AP	TEXAS	LM393AN	MC1408L7	MOTOROLA	DAC0807LCJ
LM393D	MOTOROLA	LM393D	MC1408L8	MOTOROLA	DAC0808LCJ
LM393D	SIGNETICS	LM393D	MC1408P6	MOTOROLA	DAC0806LCN
LM393D	TEXAS	LM393D	MC1408P7	MOTOROLA	DAC0807LCN
LM393F	SIGNETICS	LM393J	MC1408P8	MOTOROLA	DAC0808LCN

INDUSTRY STANDARD	SOURCE	NEAREST SGS-THOMSON TYPE
MC1455D	MOTOROLA	NE555D
MC1455P1	MOTOROLA	NE555N
MC1455U	MOTOROLA	NE555J
MC1458D	MOTOROLA	MC1458D
MC1458D	SIGNETICS	MC1458D
MC1458D	TEXAS	MC1458D
MC1458FE	SIGNETICS	MC1458J
MC1458JG	TEXAS	MC1458J
MC1458N	SIGNETICS	MC1458N
MC1458P	TEXAS	MC1458N
MC1458P	MOTOROLA	MC1458N
MC1458U	MOTOROLA	MC1458J
MC1488F	PHIL.SIGN.	MC1488L
MC1488L	MOTOROLA	MC1488L
MC1488N	PHIL.SIGN.	MC1488P
MC1488P	MOTOROLA	MC1488P
MC1489AF	PHIL.SIGN.	MC1489AL
MC1489AL	MOTOROLA	MC1489AL
MC1489AN	PHIL.SIGN.	MC1489AP
MC1489AP	MOTOROLA	MC1489AP
MC1489F	PHIL.SIGN.	MC1489L
MC1489L	MOTOROLA	MC1489L
MC1489N	PHIL.SIGN.	MC1489P
MC1489P	MOTOROLA	MC1489P
MC1508L8	MOTOROLA	DAC0808LJ
MC1558D	SIGNETICS	MC1558D
MC1558FE	SIGNETICS	MC1558J
MC1558JG	TEXAS	MC1558J
MC1558N	SIGNETICS	MC1558N
MC1558U	MOTOROLA	MC1558J
MC1741CD	MOTOROLA	UA741CD
MC1741CG	MOTOROLA	UA741CH
MC1741CP1	MOTOROLA	UA741CN
MC1741CU	MOTOROLA	UA741CJ
MC1741G	MOTOROLA	UA741H
MC1741U	MOTOROLA	UA741J
MC1748CD	MOTOROLA	UA748CD
MC1748BCG	MOTOROLA	UA748CH
MC1748CP1	MOTOROLA	UA748CN
MC1748CU	MOTOROLA	UA748CJ
MC1748G	MOTOROLA	UA748MH
MC1748U	MOTOROLA	UA748J
MC1776CD	MOTOROLA	UA778CD
MC1776CG	MOTOROLA	UA778CH
MC1776CP1	MOTOROLA	UA778CN
MC1776G	MOTOROLA	UA778BMH
MC3302D	MOTOROLA	MC3302D
MC3302D	SIGNETICS	MC3302D
MC3302F	SIGNETICS	MC3302J
MC3302L	MOTOROLA	MC3302J
MC3302N	SIGNETICS	MC3302N
MC3302P	MOTOROLA	MC3302N
MC3303D	SIGNETICS	MC3303D
MC3303D	TEXAS	MC3303D
MC3303F	SIGNETICS	MC3303J

INDUSTRY STANDARD	SOURCE	NEAREST SGS-THOMSON TYPE
MC3303J	TEXAS	MC3303J
MC3303L	MOTOROLA	MC3303J
MC3303N	SIGNETICS	MC3303N
MC3303N	TEXAS	MC3303N
MC3303P	MOTOROLA	MC3303N
MC34001AP	MOTOROLA	MC34001AN
MC34001BP	MOTOROLA	MC34001BN
MC34001P	MOTOROLA	MC34001N
MC34002AP	MOTOROLA	MC34002AN
MC34002BP	MOTOROLA	MC34002BN
MC34002P	MOTOROLA	MC34002N
MC34004AP	MOTOROLA	MC34004AN
MC34004BP	MOTOROLA	MC34004BN
MC34004P	MOTOROLA	MC34004N
MC3403CF	SIGNETICS	MC3403J
MC3403CN	SIGNETICS	MC3403N
MC3403D	MOTOROLA	MC3403D
MC3403D	SIGNETICS	MC3403D
MC3403D	TEXAS	MC3403D
MC3403J	TEXAS	MC3403J
MC3403L	MOTOROLA	MC3403J
MC3403N	TEXAS	MC3403N
MC3403P	MOTOROLA	MC3403N
MC3456L	MOTOROLA	NE556J
MC3456P	MOTOROLA	NE556N
MC3503F	SIGNETICS	MC3503J
MC3503J	TEXAS	MC3503J
MC3503L	MOTOROLA	MC3503J
MC3556L	MOTOROLA	SE556J
MC4558CP1	MOTOROLA	MC4558CN
MC4558BCU	MOTOROLA	MC4558CJ
MC7805ACT	MOTOROLA	L7805ACV
MC7805CK	MOTOROLA	L7805CT
MC7805CT	MOTOROLA	L7805CV
MC7805K	MOTOROLA	L7805T
MC7806ACT	MOTOROLA	L7806ACV
MC7806CK	MOTOROLA	L7806CT
MC7806CT	MOTOROLA	L7806CV
MC7806K	MOTOROLA	L7806T
MC7808ACT	MOTOROLA	L7808ACV
MC7808CK	MOTOROLA	L7808CT
MC7808CT	MOTOROLA	L7808CV
MC7808K	MOTOROLA	L7808T
MC7812ACT	MOTOROLA	L7812ACV
MC7812CK	MOTOROLA	L7812CT
MC7812CT	MOTOROLA	L7812CV
MC7812K	MOTOROLA	L7812T
MC7815ACT	MOTOROLA	L7815ACV
MC7815CK	MOTOROLA	L7815CT
MC7815CT	MOTOROLA	L7815CV
MC7815K	MOTOROLA	L7815T
MC7818ACT	MOTOROLA	L7818ACV
MC7818CK	MOTOROLA	L7818CT
MC7818CT	MOTOROLA	L7818CV
MC7818K	MOTOROLA	L7818T

CROSS REFERENCE

INDUSTRY STANDARD	SOURCE	NEAREST SGS-THOMSON TYPE	INDUSTRY STANDARD	SOURCE	NEAREST SGS-THOMSON TYPE
MC7824ACT	MOTOROLA	L7824ACV	RV4558P	TEXAS	MC4558IN
MC7824CT	MOTOROLA	L7824CV	SA1458D	SIGNETICS	MC1458ID
MC7824K	MOTOROLA	L7824T	SA1458N	SIGNETICS	MC1458IN
MC78M05CT	MOTOROLA	L78M05CV	SA4558N	SIGNETICS	MC4558IN
MC78M06CT	MOTOROLA	L78M06CV	SA532D	SIGNETICS	LM2904D
MC78M08CT	MOTOROLA	L78M08CV	SA532FE	SIGNETICS	LM2904J
MC78M12CT	MOTOROLA	L78M12CV	SA532N	SIGNETICS	LM2904N
MC78M15CT	MOTOROLA	L78M15CV	SA534D	SIGNETICS	LM2902D
MC78M18CT	MOTOROLA	L78M18CV	SA534F	SIGNETICS	LM2902J
MC78M24CT	MOTOROLA	L78M24CV	SA534N	SIGNETICS	LM2902N
MC7905CK	MOTOROLA	L7905CT	SA555D	TEXAS	SA555D
MC7905CT	MOTOROLA	L7905CV	SA555JG	TEXAS	SA555J
MC7908CK	MOTOROLA	L7908CT	SA555P	TEXAS	SA555N
MC7908CT	MOTOROLA	L7908CV	SA556D	TEXAS	SA556D
MC7912CK	MOTOROLA	L7912CT	SA556J	TEXAS	SA556J
MC7912CT	MOTOROLA	L7912CV	SA556N	TEXAS	SA556N
MC7915CK	MOTOROLA	L7915CT	SA741CN	SIGNETICS	UA741IN
MC7915CT	MOTOROLA	L7915CV	SE555F	SIGNETICS	SE558J
MC7918CK	MOTOROLA	L7918CT	SE556J	TEXAS	SE556J
MC7918CT	MOTOROLA	L7918CV	SG1524J	SIL.GEN.	SG1524J
MC7924CK	MOTOROLA	L7924CT	SG1525AJ	SIL.GEN.	SG1525AJ
MC7924CT	MOTOROLA	L7924CV	SG1527AJ	SIL.GEN.	SG1527AJ
MC7952CK	MOTOROLA	L7952CT	SG2001J	SIL.GEN.	ULQ2001R
MC7952CT	MOTOROLA	L7952CV	SG2001N	SIL.GEN.	ULN2001A
NE4558D	SIGNETICS	MC4558CD	SG2002J	SIL.GEN.	ULQ2002R
NE4558F	SIGNETICS	MC4558CJ	SG2002N	SIL.GEN.	ULN2002A
NE4558N	SIGNETICS	MC4558CN	SG2003J	SIL.GEN.	ULQ2003R
NE532D	SIGNETICS	NE532D	SG2003N	SIL.GEN.	ULN2003A
NE532F	SIGNETICS	NE532J	SG2004J	SIL.GEN.	ULQ2004R
NE532N	SIGNETICS	NE532N	SG2004N	SIL.GEN.	ULN2004A
NE555D	SIGNETICS	NE555D	SG2524J	SIL.GEN.	SG2524J
NE555D	TEXAS	NE555D	SG2524N	SIL.GEN.	SG2524J
NE555F	SIGNETICS	NE555J	SG2525AJ	SIL.GEN.	SG2525AJ
NE555JG	TEXAS	NE555J	SG2525AN	SIL.GEN.	SG2525AN
NE555N	SIGNETICS	NE555N	SG2527AJ	SIL.GEN.	SG2527AJ
NE555P	TEXAS	NE555N	SG2527AN	SIL.GEN.	SG2527AN
NE556D	SIGNETICS	NE556D	SG3524J	PHIL.SIGN.	SG3524D
NE556D	TEXAS	NE556D	SG3524J	SIL.GEN.	SG3524J
NE556F	SIGNETICS	NE556J	SG3524N	SIL.GEN.	SG3524N
NE556J	TEXAS	NE556J	SG3525AJ	SIL.GEN.	SG3525AJ
NE556N	SIGNETICS	NE556N	SG3525AN	SIL.GEN.	SG3525AN
NE556N	TEXAS	NE556N	SG3527AJ	SIL.GEN.	SG3527AJ
NE5601N	PHIL.SIGN.	ULN2001A	SG3527AN	SIL.GEN.	SG3527AN
NE5602N	PHIL.SIGN.	ULN2002A	SN75064NE	TEXAS	ULN2064B
NE5603N	PHIL.SIGN.	ULN2003A	SN75065NE	TEXAS	ULN2065B
NE5604N	PHIL.SIGN.	ULN2004A	SN75066NE	TEXAS	ULN2066B
PWM125AK	SILICONIX	SG1525AJ	SN75067NE	TEXAS	ULN2067B
PWM125BK	SILICONIX	SG2525AJ	SN75068NE	TEXAS	ULN2068B
PWM125CK	SILICONIX	SG3525AJ	SN75069NE	TEXAS	ULN2069B
RC1488DC	RAYTHEON	MC1488L	SN75074NE	TEXAS	ULN2074B
RC1489ADC	RAYTHEON	MC1489AL	SN75075NE	TEXAS	ULN2075B
RC1489DC	RAYTHEON	MC1489L	SN75188J	TEXAS	MC1488L
RC4558D	TEXAS	MC4558CD	SN75188N	TEXAS	MC1488P
RC4558JG	TEXAS	MC4558CJ	SN75189AN	TEXAS	MC1489AP
RC4558P	TEXAS	MC4558CN	SN75189AT	TEXAS	MC1489AL

CROSS REFERENCE

INDUSTRY STANDARD	SOURCE	NEAREST SGS-THOMSON TYPE
SN75189J	TEXAS	MC1489L
SN75189N	TEXAS	MC1489P
TA7504P	TOSHIBA	UA741CN
TA75061P	TOSHIBA	TL061CN
TA75062F	TOSHIBA	TL062CD
TA75062P	TOSHIBA	TL062CN
TA75064F	TOSHIBA	TL064CD
TA75064P	TOSHIBA	TL064IN
TA75064P	TOSHIBA	TL064CN
TA7506P	TOSHIBA	LM301AN
TA75071F	TOSHIBA	TL071CD
TA75071P	TOSHIBA	TL071CN
TA75072F	TOSHIBA	TL072CD
TA75072P	TOSHIBA	TL072CN
TA75074F	TOSHIBA	TL074CD
TA75074P	TOSHIBA	TL074CN
TA75339F	TOSHIBA	LM2901D
TA75339P	TOSHIBA	LM2901N
TA75358CF	TOSHIBA	LM358D
TA75358CP	TOSHIBA	LM358N
TA75358F	TOSHIBA	LM2904D
TA75358P	TOSHIBA	LM2904N
TA75393F	TOSHIBA	LM2903D
TA75393P	TOSHIBA	LM2903N
TA7540P	TOSHIBA	UA776IN
TA75458F	TOSHIBA	MC1458D
TA75558F	TOSHIBA	MC4558CD
TA75558P	TOSHIBA	MC4558CN
TA7555F	TOSHIBA	NE555D
TA7555P	TOSHIBA	NE555N
TA75902F	TOSHIBA	LM2902D
TA75902P	TOSHIBA	LM2902N
TBA222	SIEMENS	UA741H
TBA222B	SIEMENS	UA741N
TBB741G	SIEMENS	UA741CD
TDA0200SP	THOMSON	L200CV
TL061ACD	TEXAS	TL061ACD
TL061ACP	TEXAS	TL061ACN
TL061BCD	TEXAS	TL061BCD
TL061BCP	TEXAS	TL061BCN
TL061CD	TEXAS	TL061CD
TL061CP	TEXAS	TL061CN
TL061ID	TEXAS	TL061ID
TL061IP	TEXAS	TL061IN
TL062ACP	TEXAS	TL062ACN
TL062ACPD	TEXAS	TL062ACD
TL062BCD	TEXAS	TL062BCD
TL062BCP	TEXAS	TL062BCN
TL062CD	TEXAS	TL062CD
TL062CP	TEXAS	TL062CN
TL062ID	TEXAS	TL062ID
TL062IP	TEXAS	TL062IN
TL064ACD	TEXAS	TL064ACD
TL064ACN	TEXAS	TL064ACN
TL064BCD	TEXAS	TL064BCD

INDUSTRY STANDARD	SOURCE	NEAREST SGS-THOMSON TYPE
TL064BCN	TEXAS	TL064BCN
TL064CD	TEXAS	TL064CD
TL064CN	TEXAS	TL064CN
TL064ID	TEXAS	TL064ID
TL064IN	TEXAS	TL064IN
TL070ACP	MOTOROLA	TL072ACN
TL071ACD	TEXAS	TL071ACD
TL071ACP	MOTOROLA	TL071ACN
TL071ACP	TEXAS	TL071ACN
TL071BCD	TEXAS	TL071BCD
TL071BCP	MOTOROLA	TL071BCN
TL071BCP	TEXAS	TL071BCN
TL071CD	TEXAS	TL071CD
TL071CP	MOTOROLA	TL071CN
TL071CP	TEXAS	TL071CN
TL071ID	TEXAS	TL071ID
TL071IP	TEXAS	TL071IN
TL072ACD	TEXAS	TL072ACD
TL072ACP	TEXAS	TL072ACN
TL072BCD	TEXAS	TL072BCD
TL072BCP	MOTOROLA	TL072BCN
TL072BCP	TEXAS	TL072BCN
TL072CD	TEXAS	TL072CD
TL072CP	MOTOROLA	TL072CN
TL072CP	TEXAS	TL072CN
TL072ID	TEXAS	TL072ID
TL072IP	TEXAS	TL072IN
TL074ACD	TEXAS	TL074ACD
TL074ACN	MOTOROLA	TL074ACN
TL074ACN	TEXAS	TL074ACN
TL074BCD	TEXAS	TL074BCD
TL074BCN	MOTOROLA	TL074BCN
TL074BCN	TEXAS	TL074BCN
TL074CD	TEXAS	TL074CD
TL074CN	MOTOROLA	TL074CN
TL074CN	TEXAS	TL074CN
TL074ID	TEXAS	TL074ID
TL074IN	TEXAS	TL074IN
TL081ACD	TEXAS	TL081ACD
TL081ACP	MOTOROLA	TL081ACN
TL081ACP	TEXAS	TL081ACN
TL081BCD	TEXAS	TL081BCD
TL081BCP	MOTOROLA	TL081BCN
TL081BCP	TEXAS	TL081BCN
TL081CD	TEXAS	TL081CD
TL081CP	MOTOROLA	TL081CN
TL081CP	TEXAS	TL081CN
TL081ID	TEXAS	TL081ID
TL081IP	TEXAS	TL081IN
TL082ACD	TEXAS	TL082ACD
TL082ACP	MOTOROLA	TL082ACN
TL082BCD	TEXAS	TL082BCD
TL082BCP	MOTOROLA	TL082BCN
TL082BCP	TEXAS	TL082BCN
TL082CD	TEXAS	TL082CD

CROSS REFERENCE

INDUSTRY STANDARD	SOURCE	NEAREST SGS-THOMSON TYPE
TL082CP	MOTOROLA	TL082CN
TL082CP	MOTOROLA	TL082CN
TL082ID	TEXAS	TL082ID
TL082IP	TEXAS	TL082IN
TL084ACD	TEXAS	TL084ACD
TL084ACN	MOTOROLA	TL084ACN
TL084ACN	TEXAS	TL084ACN
TL084BCD	TEXAS	TL084BCD
TL084BCN	MOTOROLA	TL084BCN
TL084BCN	TEXAS	TL084BCN
TL084CD	TEXAS	TL084CD
TL084CN	MOTOROLA	TL084CN
TL084CN	TEXAS	TL084CN
TL084ID	TEXAS	TL084ID
TL084IJ	TEXAS	TL084IJ
TL084IN	TEXAS	TL084IN
TL7702ACP	TEXAS	TL7702ACP
TL7705ACP	TEXAS	TL7705ACP
TL7709ACP	TEXAS	TL7709ACP
TL7712ACP	TEXAS	TL7712ACP
TL7715ACP	TEXAS	TL7715ACP
TLC271ACD	TEXAS	TS271ACD
TLC271ACP	TEXAS	TS271ACN
TLC271AID	TEXAS	TS271AID
TLC271AIP	TEXAS	TS271AID
TLC271AIP	TEXAS	TS271AIN
TLC271BCD	TEXAS	TS271BCD
TLC271BCP	TEXAS	TS271BCN
TLC271BID	TEXAS	TS271BID
TLC271BIP	TEXAS	TS271BIN
TLC271CD	TEXAS	TS271CD
TLC271CP	TEXAS	TS271CN
TLC271ID	TEXAS	TS271ID
TLC271IP	TEXAS	TS271IN
TLC272ACD	TEXAS	TS272ACD
TLC272ACP	TEXAS	TS272ACN
TLC272AID	TEXAS	TS272AID
TLC272AIP	TEXAS	TS272AIN
TLC272BCD	TEXAS	TS272BCD
TLC272BCP	TEXAS	TS272BCN
TLC272BID	TEXAS	TS272BID
TLC272BIP	TEXAS	TS272BIN
TLC272CD	TEXAS	TS272CD
TLC272CP	TEXAS	TS272CN
TLC272ID	TEXAS	TS272ID
TLC272IP	TEXAS	TS272IN
TLC274ACD	TEXAS	TS274ACD
TLC274ACN	TEXAS	TS274ACN
TLC274AID	TEXAS	TS274AID
TLC274AIP	TEXAS	TS274AIN
TLC274BCD	TEXAS	TS274BCD
TLC274BCN	TEXAS	TS274BCN
TLC274BID	TEXAS	TS274BID
TLC274BIP	TEXAS	TS274BIN
TLC274CD	TEXAS	TS274CD
TLC274CN	TEXAS	TS274CN

INDUSTRY STANDARD	SOURCE	NEAREST SGS-THOMSON TYPE
TLC274ID	TEXAS	TS274ID
TLC274IN	TEXAS	TS274IN
TLC27L2ACD	TEXAS	TS27L2ACD
TLC27L2ACP	TEXAS	TS27L2ACN
TLC27L2AID	TEXAS	TS27L2AID
TLC27L2AIP	TEXAS	TS27L2AIN
TLC27L2BCD	TEXAS	TS27L2BCD
TLC27L2BCP	TEXAS	TS27L2BCN
TLC27L2BID	TEXAS	TS27L2BID
TLC27L2BIP	TEXAS	TS27L2BIN
TLC27L2CD	TEXAS	TS27L2CD
TLC27L2CP	TEXAS	TS27L2CN
TLC27L2ID	TEXAS	TS27L2ID
TLC27L2IP	TEXAS	TS27L2IN
TLC27L4ACD	TEXAS	TS27L4ACD
TLC27L4ACN	TEXAS	TS27L4ACN
TLC27L4AID	TEXAS	TS27L4AID
TLC27L4AIP	TEXAS	TS27L4AIN
TLC27L4BCD	TEXAS	TS27L4BCD
TLC27L4BCN	TEXAS	TS27L4BCN
TLC27L4BID	TEXAS	TS27L4BID
TLC27L4BIN	TEXAS	TS27L4BIN
TLC27L4CD	TEXAS	TS27L4CD
TLC27L4CN	TEXAS	TS27L4CN
TLC27L4ID	TEXAS	TS27L4ID
TLC27L4IN	TEXAS	TS27L4IN
TLC27M2ACD	TEXAS	TS27M2ACD
TLC27M2ACP	TEXAS	TS27M2ACN
TLC27M2AID	TEXAS	TS27M2AID
TLC27M2AIP	TEXAS	TS27M2AIN
TLC27M2BCD	TEXAS	TS27M2BCD
TLC27M2BCP	TEXAS	TS27M2BCN
TLC27M2BID	TEXAS	TS27M2BID
TLC27M2BIP	TEXAS	TS27M2BIN
TLC27M2CD	TEXAS	TS27M2CD
TLC27M2CP	TEXAS	TS27M2CN
TLC27M2ID	TEXAS	TS27M2ID
TLC27M2IP	TEXAS	TS27M2IN
TLC27M4ACD	TEXAS	TS27M4ACD
TLC27M4ACN	TEXAS	TS27M4ACN
TLC27M4AID	TEXAS	TS27M4AID
TLC27M4AIP	TEXAS	TS27M4AIN
TLC27M4BCD	TEXAS	TS27M4BCD
TLC27M4BCN	TEXAS	TS27M4BCN
TLC27M4BID	TEXAS	TS27M4BID
TLC27M4BIN	TEXAS	TS27M4BIN
TLC27M4CD	TEXAS	TS27M4CD
TLC27M4CN	TEXAS	TS27M4CN
TLC27M4ID	TEXAS	TS27M4ID
TLC27M4IN	TEXAS	TS27M4IN
TLC372CD	TEXAS	TS372CD
TLC372CP	TEXAS	TS372CN
TLC372ID	TEXAS	TS372ID
TLC372IP	TEXAS	TS372IN
TLC374CD	TEXAS	TS374CD

CROSS REFERENCE

INDUSTRY STANDARD	SOURCE	NEAREST SGS-THOMSON TYPE
TLC374CN	TEXAS	TS374CN
TLC374ID	TEXAS	TS374ID
TLC374IN	TEXAS	TS374IN
UA124DM	FAIRCHILD	LM124J
UA139ADM	FAIRCHILD	LM139AJ
UA139DM	FAIRCHILD	LM139J
UA1458RC	FAIRCHILD	MC1458J
UA1458SC	FAIRCHILD	MC1458D
UA1458TC	FAIRCHILD	MC1458N
UA148DM	FAIRCHILD	LM148J
UA1558RM	FAIRCHILD	MC1558J
UA201TC	FAIRCHILD	LM201AN
UA224DV	FAIRCHILD	LM224J
UA224PV	FAIRCHILD	LM224N
UA239DV	FAIRCHILD	LM239J
UA239PV	FAIRCHILD	LM239N
UA239SV	FAIRCHILD	LM239D
UA2901DV	FAIRCHILD	LM2901J
UA2901PV	FAIRCHILD	LM2901N
UA2902PV	FAIRCHILD	LM2902N
UA301ASC	FAIRCHILD	LM301AD
UA301ATC	FAIRCHILD	LM301AN
UA308ASC	FAIRCHILD	LM308AD
UA308ATC	FAIRCHILD	LM308AN
UA308SC	FAIRCHILD	LM308D
UA308TC	FAIRCHILD	LM308N
UA311SC	FAIRCHILD	LM311D
UA311TC	FAIRCHILD	LM311N
UA324DC	FAIRCHILD	LM324J
UA324PC	FAIRCHILD	LM324N
UA324SC	FAIRCHILD	LM324D
UA3302DV	FAIRCHILD	MC3302J
UA3302PV	FAIRCHILD	MC3302N
UA3302SV	FAIRCHILD	MC3303D
UA3303DV	FAIRCHILD	MC3303J
UA3303PV	FAIRCHILD	MC3303N
UA339DC	FAIRCHILD	LM339J
UA339PC	FAIRCHILD	LM339N
UA339SC	FAIRCHILD	LM339D
UA3403DC	FAIRCHILD	MC3403J
UA3403PC	FAIRCHILD	MC3403N
UA3403SC	FAIRCHILD	MC3403D
UA348PC	FAIRCHILD	LM348N
UA3503DM	FAIRCHILD	MC3503J
UA555SC	FAIRCHILD	NE555D
UA555TC	FAIRCHILD	NE555N
UA556PC	FAIRCHILD	NE556N
UA723CFP	THOMSON	LM723CD
UA741AHM	FAIRCHILD	UA741AH
UA741ARM	FAIRCHILD	UA741AJ
UA741CD	SIGNETICS	UA741CD
UA741CD	TEXAS	UA741CD
UA741CFE	SIGNETICS	UA741CJ
UA741CJG	TEXAS	UA741CJ
UA741CN	SIGNETICS	UA741CN

INDUSTRY STANDARD	SOURCE	NEAREST SGS-THOMSON TYPE
UA741CP	TEXAS	UA741CN
UA741EH	FAIRCHILD	UA741EH
UA741ETC	FAIRCHILD	UA741EN
UA741FE	SIGNETICS	UA741J
UA741HC	FAIRCHILD	UA741CH
UA741HM	FAIRCHILD	UA741H
UA741MJG	TEXAS	UA741J
UA741N	SIGNETICS	UA741N
UA741RC	FAIRCHILD	UA741CJ
UA741RM	FAIRCHILD	UA741CD
UA741TC	FAIRCHILD	UA741CN
UA748CD	TEXAS	UA748CD
UA748CJG	TEXAS	UA748CJ
UA748CP	TEXAS	UA748CN
UA748HC	FAIRCHILD	UA748CH
UA748HM	FAIRCHILD	UA748MH
UA748MJG	TEXAS	UA748J
UA748RC	FAIRCHILD	UA748CJ
UA748RM	FAIRCHILD	UA748J
UA748SC	FAIRCHILD	UA748CD
UA748TC	FAIRCHILD	UA748CN
UA771ASC	FAIRCHILD	TL071BCD
UA771ATC	FAIRCHILD	TL07BCN
UA771BSC	FAIRCHILD	TL071ACD
UA771BTC	FAIRCHILD	TL071ACN
UA771SC	FAIRCHILD	TL071CD
UA771TC	FAIRCHILD	TL071CN
UA772ASC	FAIRCHILD	TL072BCD
UA772ATC	FAIRCHILD	TL072BCN
UA772BSC	FAIRCHILD	TL072ACD
UA772BTC	FAIRCHILD	TL072ACN
UA772SC	FAIRCHILD	TL072CD
UA772TC	FAIRCHILD	TL072CN
UA774BPC	FAIRCHILD	TL072ACN
UA774DC	FAIRCHILD	TL074CJ
UA774PC	FAIRCHILD	TL074CN
UA774SC	FAIRCHILD	TL074CD
UA776HC	FAIRCHILD	UA776CH
UA776HM	FAIRCHILD	UA776MH
UA776SC	FAIRCHILD	UA776CD
UA776TC	FAIRCHILD	UA776CN
UC1840J	UNITRODE	UC1840J
UC1840N	UNITRODE	UC1840N
UC1842J	UNITRODE	UC1842J
UC1842N	UNITRODE	UC1842N
UC2840J	UNITRODE	UC2840J
UC2840N	UNITRODE	UC2840N
UC2842J	UNITRODE	UC2842J
UC2842N	UNITRODE	UC2842N
UC3840J	UNITRODE	UC3840J
UC3840N	UNITRODE	UC3840N
UC3842J	UNITRODE	UC3842J
UC3842N	UNITRODE	UC3842N
ULN2001A	SPRAGUE	ULN2001A
ULN2001AJ	TEXAS	ULQ2001R

INDUSTRY STANDARD	SOURCE	NEAREST SGS-THOMSON TYPE	INDUSTRY STANDARD	SOURCE	NEAREST SGS-THOMSON TYPE
ULN2001AN	TEXAS	ULN2001A	uA723CH	THOMSON	LM723CH
ULN2001F	PHIL. SIGN.	ULQ2001R	uA723CJ	TEXAS	LM723CJ
ULN2001N	PHIL. SING.	ULN2001A	uA723CN	PHIL. SIGN.	LM723CN
ULN2002A	SPRAGUE	ULN2002A	uA723DC	FAIRCHILD	LM723CJ
ULN2002AJ	TEXAS	ULQ2002R	uA723DM	FAIRCHILD	LM723J
ULN2002AN	TEXAS	ULN2002A	uA723F	PHIL. SIGN.	LM723J
ULN2002F	PHIL. SIGN.	ULQ2002R	uA723MDG	THOMSON	LM723J
ULN2002N	PHIL. SIGN.	ULN2002A	uA723MH	THOMSON	LM723H
ULN2003A	SPRAGUE	ULN2003A	uA723MJN	TEXAS	LM723J
ULN2003AJ	TEXAS	ULQ2003R	uA723PC	FAIRCHILD	LM723CN
ULN2003AN	TEXAS	ULN2003A	uA7805CK	THOMSON	L7805CT
ULN2003F	PHIL. SIGN.	ULQ2003R	uA7805CKC	TEXAS	L7805CV
ULN2003N	PHIL. SIGN.	ULN2003A	uA7805CSP	THOMSON	L7805CV
ULN2004A	SPRAGUE	ULN2004A	uA7805CK	FAIRCHILD	L7805CT
ULN2004AJ	TEXAS	ULQ2004R	uA7805KM	FAIRCHILD	L7805T
ULN2004AN	TEXAS	ULN2004A	uA7805UC	FAIRCHILD	L7805CV
ULN2004F	PHIL. SIGN.	ULQ2004R	uA7806CK	THOMSON	L7806CT
ULN2004N	PHIL. SIGN.	ULN2004A	uA7806CKC	TEXAS	L7806CV
ULN2064B	SPRAGUE	ULN2064B	uA7806CSP	THOMSON	L7806CV
ULN2064NE	TEXAS	ULN2064B	uA7806KC	FAIRCHILD	L7806CT
ULN2065B	SPRAGUE	ULN2065B	uA7806KM	FAIRCHILD	L7806T
ULN2065NE	TEXAS	ULN2065B	uA7806UC	FAIRCHILD	L7806CV
ULN2066B	SPRAGUE	ULN2066B	uA7808CKC	TEXAS	L7808CV
ULN2066NE	TEXAS	ULN2066B	uA7808KC	FAIRCHILD	L7808CT
ULN2067B	SPRAGUE	ULN2067B	uA7808KM	FAIRCHILD	L7808T
ULN2067NE	TEXAS	ULN2067B	uA7808UC	FAIRCHILD	L7808CV
ULN2068B	SPRAGUE	ULN2068B	uA7812CK	THOMSON	L7812CT
ULN2068NE	TEXAS	ULN2068B	uA7812CKC	TEXAS	L7812CV
ULN2069B	SPRAGUE	ULN2069B	uA7812CSP	THOMSON	L7812CV
ULN2069NE	TEXAS	ULN2069B	uA7812KC	FAIRCHILD	L7812CT
ULN2070B	SPRAGUE	ULN2070B	uA7812KM	FAIRCHILD	L7812T
ULN2071B	SPRAGUE	ULN2071B	uA7812UC	FAIRCHILD	L7812CV
ULN2074B	SPRAGUE	ULN2074B	uA7815CK	THOMSON	L7815CT
ULN2074NE	TEXAS	ULN2074B	uA7815CKC	TEXAS	L7815CV
ULN2075B	SPRAGUE	ULN2075B	uA7815CSP	THOMSON	L7815CV
ULN2075NE	TEXAS	ULN2075B	uA7815KC	FAIRCHILD	L7815CT
ULN2076B	SPRAGUE	ULN2076B	uA7815KM	FAIRCHILD	L7815T
ULN2077B	SPRAGUE	ULN2077B	uA7815UC	FAIRCHILD	L7815CV
ULN2801A	SPRAGUE	ULN2801A	uA7818CK	THOMSON	L7818CT
ULN2802A	SPRAGUE	ULN2802A	uA7818CKC	TEXAS	L7818CV
ULN2803A	SPRAGUE	ULN2803A	uA7818CSP	THOMSON	L7818CV
ULN2803N	TEXAS	ULN2803A	uA7818KC	FAIRCHILD	L7818CT
ULN2804A	SPRAGUE	ULN2804A	uA7818KM	FAIRCHILD	L7818T
ULN2804N	TEXAS	ULN2804A	uA7818UC	FAIRCHILD	L7818CV
ULN2805A	SPRAGUE	ULN2805A	uA7824CK	THOMSON	L7824CT
uA117KM	FAIRCHILD	LM117K	uA7824CKC	TEXAS	L7824CV
uA1488DC	FAIRCHILD	MC1488L	uA7824CSP	THOMSON	L7824CT
uA1488PC	FAIRCHILD	MC1488P	uA7824KM	FAIRCHILD	L7824T
uA1489ADC	FAIRCHILD	MC1489AL	uA7824UC	FAIRCHILD	L7824CV
uA1489APC	FAIRCHILD	MC1489AP	uA78M05CKC	TEXAS	L78M05CV
uA1489DC	FAIRCHILD	MC1489L	uA78M05UC	FAIRCHILD	L78M05CV
uA1489PC	FAIRCHILD	MC1489P	uA78M06CKC	TEXAS	L78M06CV
uA723CDP	THOMSON	LM723CN	uA78M06UC	FAIRCHILD	L78M06CV
uA723CF	PHIL. SIGN.	LM723CJ	uA78M08CKC	TEXAS	L78M08CV
uA723CFP	THOMSON	LM723CD	uA78M08UC	FAIRCHILD	L78M08CV

CROSS REFERENCE

INDUSTRY STANDARD	SOURCE	NEAREST SGS-THOMSON TYPE
uA78M12CKC	TEXAS	L78M12CV
uA78M12UC	FAIRCHILD	L78M12CV
uA78M15CKC	TEXAS	L78M15CV
uA78M15UC	FAIRCHILD	L78M15CV
uA78M24CKC	TEXAS	L78M24CV
uA78M24UC	FAIRCHILD	L78MM24CV
uA78S05CK	THOMSON	L78S05CT
uA78S05CSP	THOMSON	L78S05CV
uA78S09CK	THOMSON	L78S09CT
uA78S09CSP	THOMSON	L78S09CV
uA78S12CK	THOMSON	L78S12CT
uA78S12CSP	THOMSON	L78S12CV
uA78S15CK	THOMSON	L78S15CT
uA78S15CSP	THOMSON	L78S15CV
uA7905CK	THOMSON	L7905CT
uA7905CKC	TEXAS	L7905CV
uA7905CSP	THOMSON	L7905CV
uA7905KC	FAIRCHILD	L7905CT
uA7905UC	FAIRCHILD	L7905CV
uA7908CKC	TEXAS	L7908CV
uA7908KC	FAIRCHILD	L7908CT
uA7908UC	FAIRCHILD	L7908CV
uA7912CK	THOMSON	L7912CT
uA7912CKC	TEXAS	L7912CV
uA7912CSP	THOMSON	L7912CV
uA7912KC	FAIRCHILD	L7912CT
uA7912UCF	FAIRCHILD	L7912CV
uA7915CK	THOMSON	L7915CT
uA7915CKC	TEXAS	L7915CV
uA7915CSP	THOMSON	L7915CV
uA7915KC	FAIRCHILD	L7915CT
uA7915UC	FAIRCHILD	L7915CV
uA7918CKC	TEXAS	L7918CV
uA7924CKC	TEXAS	L7924CV
uA7952CKC	TEXAS	L7952CV
uA9665DC	FAIRCHILD	ULQ2001R
uA9665PC	FAIRCHILD	ULN2001A
uA9666DC	FAIRCHILD	ULQ2002R
uA9666PC	FAIRCHILD	ULN2002A
uA9667DC	FAIRCHILD	ULQ2003R
uA9667PC	FAIRCHILD	ULN2003A
uA9668DC	FAIRCHILD	ULQ2004R
uA9668PC	FAIRCHILD	ULN2004A
UPC1458C	NEC	MC1458N
UPC1458G	NEC	MC1458D
UPC1555C	NEC	NE555N
UPC1558C	NEC	MC1558N
UPC156D	NEC	LM208N
UPC157C	NEC	LM201AN
UPC159D	NEC	LM318N
UPC251C	NEC	MC1458IN
UPC251G	NEC	MC1458ID
UPC271C	NEC	LM211N
UPC271G	NEC	LM211D
UPC272C	NEC	LM219N

INDUSTRY STANDARD	SOURCE	NEAREST SGS-THOMSON TYPE
UPC272D	NEC	LM219J
UPC272G	NEC	LM219D
UPC301AC	NEC	LM301AN
UPC311C	NEC	LM311N
UPC319G	NEC	LM319D
UPC324C	NEC	LM324N
UPC324G	NEC	LM324D
UPC339C	NEC	LM339N
UPC339G	NEC	LM339D
UPC3403C	NEC	MC3403N
UPC3403G	NEC	MC3403D
UPC356C	NEC	LF356N
UPC357C	NEC	LF357N
UPC358C	NEC	LM358N
UPC358G	NEC	LM358D
UPC393C	NEC	LM393N
UPC451C	NEC	LM224N
UPC451D	NEC	LM224J
UPC452C	NEC	MC3303N
UPC452G	NEC	MC3303D
UPC4558G	NEC	MC4558CD
UPC4558N	NEC	MC4558CN
UPC4741C	NEC	LM348N

CROSS REFERENCE: BY MANUFACTURER

INDUSTRY STANDARD	SOURCE	NEAREST SGS-THOMSON TYPE	INDUSTRY STANDARD	SOURCE	NEAREST SGS-THOMSON TYPE
FAIRCHILD					
uA117KM	FAIRCHILD	LM117K	UA741HC	FAIRCHILD	UA741CH
UA124DM	FAIRCHILD	LM124J	UA741HM	FAIRCHILD	UA741H
UA139ADM	FAIRCHILD	LM139AJ	UA741RC	FAIRCHILD	UA741CJ
UA139DM	FAIRCHILD	LM139J	UA741RM	FAIRCHILD	UA741J
UA1458RC	FAIRCHILD	MC1458J	UA741SC	FAIRCHILD	UA741CD
UA1458SC	FAIRCHILD	MC1458D	UA741TC	FAIRCHILD	UA741CN
UA1458TC	FAIRCHILD	MC1458N	UA748HC	FAIRCHILD	UA748CH
UA148DM	FAIRCHILD	LM148J	UA748HM	FAIRCHILD	UA748MH
UA1558RM	FAIRCHILD	MC1558J	UA78RC	FAIRCHILD	UA748CJ
UA201TC	FAIRCHILD	LM201AN	UA748RM	FAIRCHILD	UA748J
UA224DV	FAIRCHILD	LM224J	UA748SC	FAIRCHILD	UA748CD
UA224PV	FAIRCHILD	LM224N	UA748TC	FAIRCHILD	UA748CN
UA239DV	FAIRCHILD	LM239J	UA771ASC	FAIRCHILD	TL071BCD
UA239PV	FAIRCHILD	LM239N	UA771ATC	FAIRCHILD	TL071BCN
UA239SV	FAIRCHILD	LM239D	UA771BSC	FAIRCHILD	TL071ACD
UA2901DV	FAIRCHILD	LM2901J	UA771BTC	FAIRCHILD	TL071ACN
UA2901PV	FAIRCHILD	LM2901N	UA771SC	FAIRCHILD	TL071CD
UA2902PV	FAIRCHILD	LM2902N	UA771TC	FAIRCHILD	TL071CN
UA301ASC	FAIRCHILD	LM301AD	UA772ASC	FAIRCHILD	TL072BCD
UA301ATC	FAIRCHILD	LM301AN	UA772ATC	FAIRCHILD	TL072BCN
UA308ASC	FAIRCHILD	LM308AD	UA772BSC	FAIRCHILD	TL072ACD
UA308ATC	FAIRCHILD	LM308AN	UA772BTC	FAIRCHILD	TL072ACN
UA308SC	FAIRCHILD	LM308D	UA772SC	FAIRCHILD	TL072CD
UA308TC	FAIRCHILD	LM308N	UA772TC	FAIRCHILD	TL072CN
UA311SC	FAIRCHILD	LM311D	UA774BPC	FAIRCHILD	TL074ACN
UA311TC	FAIRCHILD	LM311N	UA774DC	FAIRCHILD	TL074CJ
UA324DC	FAIRCHILD	LM324J	UA774PC	FAIRCHILD	TL074CN
UA324PC	FAIRCHILD	LM324N	UA774SC	FAIRCHILD	TL074CD
UA324SC	FAIRCHILD	LM324D	UA776HC	FAIRCHILD	UA776CH
UA3302DV	FAIRCHILD	MC3302J	UA776HM	FAIRCHILD	UA776MH
UA3302PV	FAIRCHILD	MC3302N	UA776SC	FAIRCHILD	UA776CD
UA3302SV	FAIRCHILD	MC3302D	UA776TC	FAIRCHILD	UA776CN
UA3303DV	FAIRCHILD	MC3303J	uA7805KC	FAIRCHILD	L7805CT
UA3303PV	FAIRCHILD	MC3303N	uA7805KM	FAIRCHILD	L7805T
UA339DC	FAIRCHILD	LM339J	uA7805UC	FAIRCHILD	L7805CV
UA339PC	FAIRCHILD	LM339N	uA7806KC	FAIRCHILD	L7806CT
UA339SC	FAIRCHILD	LM339D	uA7806KM	FAIRCHILD	L7806T
UA3403DC	FAIRCHILD	MC3403J	uA7806UC	FAIRCHILD	L7806CV
UA3403PC	FAIRCHILD	MC3403N	uA7808KC	FAIRCHILD	L7808CT
UA3403SC	FAIRCHILD	MC3403D	uA7808KM	FAIRCHILD	L7808T
UA348DC	FAIRCHILD	LM848J	uA7808UC	FAIRCHILD	L7808CV
UA348PC	FAIRCHILD	LM348N	uA7812KC	FAIRCHILD	L7812CT
UA3503DM	FAIRCHILD	MC3503J	uA7812KM	FAIRCHILD	L7812T
UA555SC	FAIRCHILD	NE555D	uA7812UC	FAIRCHILD	L7812CV
UA555TC	FAIRCHILD	NE555N	uA7815KC	FAIRCHILD	L7815CT
UA556PC	FAIRCHILD	NE556N	uA7815KM	FAIRCHILD	L7815T
uA723DC	FAIRCHILD	LM723CJ	uA7815UC	FAIRCHILD	L7815CV
uA723DM	FAIRCHILD	LM723J	uA7818KC	FAIRCHILD	L7818CT
uA723PC	FAIRCHILD	LM723CN	uA7818KM	FAIRCHILD	L7818T
UA741AHM	FAIRCHILD	UA741AH	uA7818UC	FAIRCHILD	L7818CV
UA741ARM	FAIRCHILD	UA741AJ	uA7824KM	FAIRCHILD	L7824T
UA741EHC	FAIRCHILD	UA741EH	uA7824UC	FAIRCHILD	L7824CV
UA741ETC	FAIRCHILD	UA741EN	uA78M05UC	FAIRCHILD	L78M05CV
			uA78M06UC	FAIRCHILD	L78M06CV
			uA78M08UC	FAIRCHILD	L78M08CV

CROSS REFERENCE: BY MANUFACTURER

INDUSTRY STANDARD	SOURCE	NEAREST SGS-THOMSON TYPE
uA78M12UC	FAIRCHILD	L78M12CV
uA78M15UC	FAIRCHILD	L78M15CV
uA78M24UC	FAIRCHILD	L78M24CV
uA7905KC	FAIRCHILD	L7905CT
uA7905UC	FAIRCHILD	L7905CV
uA7908KC	FAIRCHILD	L7908CT
uA7908UC	FAIRCHILD	L7908CV
uA7912KC	FAIRCHILD	L7912CT
uA7912UC	FAIRCHILD	L7912CV
uA7915KC	FAIRCHILD	L7915CT
uA7915UC	FAIRCHILD	L7915CV

MOTOROLA

LM223K	MOTOROLA	LM223K
LM237K	MOTOROLA	LM237K
LM323K	MOTOROLA	LM323K
LM337K	MOTOROLA	LM337K
LM337T	MOTOROLA	LM337SP
LF347N	MOTOROLA	LF347N
LF351N	MOTOROLA	LF351N
LF353N	MOTOROLA	LF353N
LF355N	MOTOROLA	LF355N
LF356N	MOTOROLA	LF356N
LF357N	MOTOROLA	LF357N
LM124J	MOTOROLA	LM124J
LM139AJ	MOTOROLA	LM139AJ
LM139J	MOTOROLA	LM139J
LM148J	MOTOROLA	LM148J
LM158J	MOTOROLA	LM158J
LM201AD	MOTOROLA	LM201AD
LM201AN	MOTOROLA	LM201AN
LM211D	MOTOROLA	LM211D
LM224D	MOTOROLA	LM224D
LM224J	MOTOROLA	LM224J
LM239AJ	MOTOROLA	LM239J
LM239D	MOTOROLA	LM239D
LM239J	MOTOROLA	LM239J
LM258D	MOTOROLA	LM258D
LM2901D	MOTOROLA	LM2901D
LM2901J	MOTOROLA	LM2901J
LM2901N	MOTOROLA	LM2901N
LM2902D	MOTOROLA	LM2902D
LM2902J	MOTOROLA	LM2902J
LM2902N	MOTOROLA	LM2902N
LM2903D	MOTOROLA	LM2903D
LM2903N	MOTOROLA	LM2903N
LM2904D	MOTOROLA	LM2904D
LM2904N	MOTOROLA	LM2904N
LM301AD	MOTOROLA	LM301AD
LM301AJ	MOTOROLA	LM301AJ
LM301AN	MOTOROLA	LM301AN
LM301AD	MOTOROLA	LM308AD
LM308AN	MOTOROLA	LM308AN
LM308D	MOTOROLA	LM308D
LM308J	MOTOROLA	LM308J

INDUSTRY STANDARD	SOURCE	NEAREST SGS-THOMSON TYPE
LM308N	MOTOROLA	LM308N
LM311D	MOTOROLA	LM311D
LM311J	MOTOROLA	LM311J
LM311N	MOTOROLA	LM311N
LM324AJ	MOTOROLA	LM324AJ
LM324D	MOTOROLA	LM324D
LM324J	MOTOROLA	LM324J
LM324N	MOTOROLA	LM324N
LM339AJ	MOTOROLA	LM339AJ
LM339AN	MOTOROLA	LM339AN
LM339D	MOTOROLA	LM339D
LM339N	MOTOROLA	LM339N
LM348D	MOTOROLA	LM348D
LM348N	MOTOROLA	LM348N
LM358D	MOTOROLA	LM358D
LM358J	MOTOROLA	LM358J
LM358N	MOTOROLA	LM358N
LM393AN	MOTOROLA	LM393AN
LM393D	MOTOROLA	LM393D
LM393N	MOTOROLA	LM393N
MC1455D	MOTOROLA	N3555D
MC1455P1	MOTOROLA	NE555N
MC1455U	MOTOROLA	NE555J
MC1458D	MOTOROLA	MC1458D
MC1458P1	MOTOROLA	MC1458N
MC1458U	MOTOROLA	MC1458J
MC1741CD	MOTOROLA	UA741CD
MC1741CG	MOTOROLA	UA741CH
MC1741CP1	MOTOROLA	UA741CN
MC1741CU	MOTOROLA	UA741CJ
MC1741G	MOTOROLA	UA741H
MC1741U	MOTOROLA	UA741J
MC1748CD	MOTOROLA	UA748CD
MC1748CG	MOTOROLA	UA748CH
MC1748CP1	MOTOROLA	UA748CN
MC1748CU	MOTOROLA	UA748CJ
MC1748U	MOTOROLA	UA748H
MC1776CD	MOTOROLA	UA776CD
MC1776CG	MOTOROLA	UA776CH
MC1776CP1	MOTOROLA	UA776CN
MC1776G	MOTOROLA	UA776MH
MC3302D	MOTOROLA	MC3302D
MC3302L	MOTOROLA	MC3302J
MC3302P	MOTOROLA	MC3302N
MC3303L	MOTOROLA	MC3303J
MC3303P	MOTOROLA	MC3303N
MC34001AP	MOTOROLA	MC34001AN
MC34001BP	MOTOROLA	MC34001BN
MC34001P	MOTOROLA	MC34001N
MC34002AP	MOTOROLA	MC34002AN
MC34002BP	MOTOROLA	MC34002BN
MC34002P	MOTOROLA	MC34002N
MC34004AP	MOTOROLA	MC34004AN

CROSS REFERENCE: BY MANUFACTURER

INDUSTRY STANDARD	SOURCE	NEAREST SGS-THOMSON TYPE
MC34004BP	MOTOROLA	MC34004BN
MC34004P	MOTOROLA	MC34004N
MC3403D	MOTOROLA	MC3403D
MC3403L	MOTOROLA	MC3403J
MC3403P	MOTOROLA	MC3403N
MC3456L	MOTOROLA	NE556J
MC3456P	MOTOROLA	NE556N
MC3503L	MOTOROLA	MC3503J
MC3556L	MOTOROLA	SE556J
MC4558CP1	MOTOROLA	MC4558CN
MC4558CU	MOTOROLA	MC4558CJ
MC7805ACT	MOTOROLA	L7805ACV
MC7805CK	MOTOROLA	L7805CT
MC7805CT	MOTOROLA	L7805CV
MC7805K	MOTOROLA	L7805T
MC7806ACT	MOTOROLA	L7806ACV
MC7806CK	MOTOROLA	L7806CT
MC7806CT	MOTOROLA	L7806CV
MC7806K	MOTOROLA	L7806T
MC7808ACT	MOTOROLA	L7808ACV
MC7808CK	MOTROLA	L7808CT
MC7808CT	MOTOROLA	L7808CV
MC7808K	MOTOROLA	L7808T
MC7812ACT	MOTOROLA	L7812ACV
MC7812CK	MOTOROLA	L7812CT
MC7812CT	MOTOROLA	L7812CV
MC7812K	MOTOROLA	L7812T
MC7815ACT	MOTOROLA	L7815ACV
MC7815CK	MOTOROLA	L7815CT
MC7815CT	MOTOROLA	L7815CV
MC7815K	MOTOROLA	L7815T
MC7818ACT	MOTOROLA	L7818ACV
MC7818CK	MOTOROLA	L7818CT
MC7818CT	MOTOROLA	L7818CV
MC7818K	MOTOROLA	L7818T
MC7824ACT	MOTOROLA	L7824ACV
MC7824ACT	MOTOROLA	L7824CV
MC7824K	MOTOROLA	L7824T
MC78M05CT	MOTOROLA	L78M05CV
MC78M08CT	MOTOROLA	L78M06CV
MC78M08CT	MOTOROLA	L78M08CV
MC78M12CT	MOTOROLA	L78M12CV
MC78M15CT	MOTOROLA	L78M15CV
MC78M18CT	MOTOROLA	L78M18CV
MC78M24CT	MOTOROLA	L78M24CV
MC7905CK	MOTOROLA	L7905CT
MC7905CT	MOTOROLA	L7905CV
MC7908CK	MOTOROLA	L7908CT
MC7908CT	MOTOROLA	L7908CV
MC7912CK	MOTOROLA	L7912CT
MC7912CT	MOTOROLA	L7912CV
MC7915CK	MOTOROLA	L7915CT
MC7915CT	MOTOROLA	L7915CV
MC7918CK	MOTOROLA	L7918CT
MC7918CT	MOTOROLA	L7918CV

INDUSTRY STANDARD	SOURCE	NEAREST SGS-THOMSON TYPE
MC7924CK	MOTOROLA	L7924CT
MC7924CT	MOTOROLA	L7924CV
MC7952CK	MOTOROLA	L7952CT
MC7952CT	MOTOROLA	L7952CV
TL070ACP	MOTOROLA	TL072ACN
TL071ACP	MOTOROLA	TL071ACN
TL071BCP	MOTOROLA	TL071BCN
TL071CP	MOTOROLA	TL071CN
TL072BCP	MOTOROLA	TL072BCN
TL072CP	MOTOROLA	TL072CN
TL074ACN	MOTOROLA	TL074ACN
TL074BCN	MOTOROLA	TL074BCN
TL074CJ	MOTOROLA	TL074CJ
TL074CN	MOTOROLA	TL074CN
TL081ACP	MOTOROLA	TL081ACN
TL081BCP	MOTOROLA	TL081BCN
TL081CP	MOTOROLA	TL081CN
TL082ACP	MOTOROLA	TL082ACN
TL082BCP	MOTOROLA	TL082BCN
TL082CP	MOTOROLA	TL082CN
TL084ACJ	MOTOROLA	TL084ACJ
TL084ACN	MOTOROLA	TL084ACN
TL084BCJ	MOTOROLA	TL084BCJ
TL084BCN	MOTOROLA	TL084BCN
TL084CJ	MOTOROLA	TL084CJ
TL084CN	MOTOROLA	TL84CN
NATIONAL		
LM223K	NATIONAL	LM223K
LM237K	NATIONAL	LM237K
LM238K	NATIONAL	LM238K
LF255M	NATIONAL	LF255D
LF255N	NATIONAL	LF255N
LF256M	NATIONAL	LF256D
LF256N	NATIONAL	LF256N
LF257M	NATIONAL	LF257D
LF257N	NATIONAL	LF257N
LM317K	NATIONAL	LM317K
LM317T	NATIONAL	LM317T
LM323K	NATIONAL	LM323K
LM337K	NATIONAL	LM337K
LM337T	NATIONAL	LM337SP
LF347J	NATIONAL	LF347J
LF347M	NATIONAL	LF347D
LF347N	NATIONAL	LF347N
LF351M	NATIONAL	LF351D
LF351N	NATIONAL	LF351N
LF353M	NATIONAL	LF353D
LF353N	NATIONAL	LF353N
LF355AM	NATIONAL	LF355AD
LF355AN	NATIONAL	LF355AN
LF355M	NATIONAL	LF355D
LF355N	NATIONAL	LF355N
LF356AM	NATIONAL	LF356AD
LF356AN	NATIONAL	LF356AN

CROSS REFERENCE: BY MANUFACTURER

INDUSTRY STANDARD	SOURCE	NEAREST SGS-THOMSON TYPE
LF356M	NATIONAL	LF356D
LF356N	NATIONAL	LF356N
LF357AM	NATIONAL	LF357AD
LF357M	NATIONAL	LF357D
LF357N	NATIONAL	LF357N
LM101AM	NATIONAL	LM101AD
LM119J	NATIONAL	LM119J
LM124AJ	NATIONAL	LM124AJ
LM124J	NATIONAL	LM124J
LM139AJ	NATIONAL	LM139AJ
LM139J	NATIONAL	LM139J
LM1458M	NATIONAL	MC1458D
LM1458N	NATIONAL	MC1458N
LM146J	NATIONAL	LM146J
LM148J	NATIONAL	LM148J
LM158AJ	NATIONAL	LM158AJ
LM158J	NATIONAL	LM158J
LM193AJ	NATIONAL	LM193AJ
LM193J	NATIONAL	LM193J
LM201AM	NATIONAL	LM201AD
LM201AN	NATIONAL	LM201AN
LM219J	NATIONAL	LM219J
LM224AJ	NATIONAL	LM224AJ
LM224J	NATIONAL	LM224J
LM239AJ	NATIONAL	LM239AJ
LM239J	NATIONAL	LM239J
LM246J	NATIONAL	LM246J
LM2901J	NATIONAL	LM2901J
LM2901M	NATIONAL	LM2901D
LM2901N	NATIONAL	LM2901N
LM2902J	NATIONAL	LM2902J
LM2902M	NATIONAL	LM2902D
LM2902N	NATIONAL	LM2902N
LM2903M	NATIONAL	LM2903D
LM2903N	NATIONAL	LM2903N
LM2904J	NATIONAL	LM2904J
LM2904M	NATIONAL	LM2904D
LM2904N	NATIONAL	LM2904N
LM293AJ	NATIONAL	LM293AJ
LM293J	NATIONAL	LM293J
LM293N	NATIONAL	LM293N
LM301AJ	NATIONAL	LM301AJ
LM301AM	NATIONAL	LM301AN
LM301AN	NATIONAL	LM301AN
LM308AJ-8	NATIONAL	LM308AJ
LM308AM	NATIONAL	LM308AD
LM308AN	NATIONAL	LM308AN
LM308M	NATIONAL	LM308D
LM308N	NATIONAL	LM308N
LM311J-8	NATIONAL	LM311J
LM311M	NATIONAL	LM311D
LM311N	NATIONAL	LM311N
LM318M	NATIONAL	LM318D
LM318N	NATIONAL	LM318N

INDUSTRY STANDARD	SOURCE	NEAREST SGS-THOMSON TYPE
LM319J	NATIONAL	LM319J
LM319M	NATIONAL	LM319D
LM319N	NATIONAL	LM319N
LM324AJ	NATIONAL	LM324AJ
LM324AM	NATIONAL	LM324AD
LM324AN	NATIONAL	LM324AN
LM324J	NATIONAL	LM324J
LM324M	NATIONAL	LM324D
LM324N	NATIONAL	LM324N
LM3302J	NATIONAL	MC3302J
LM3302N	NATIONAL	MC3302N
LM3303N	NATIONAL	MC3303N
LM334Z	NATIONAL	LM334Z
LM335Z	NATIONAL	LM335Z
LM336BM	NATIONAL	LM336BD
LM336BZ	NATIONAL	LM336BZ
LM336M	NATIONAL	LM336D
LM336Z	NATIONAL	LM336Z
LM333AJ	NATIONAL	LM339AJ
LM339AM	NATIONAL	LM339AD
LM339AN	NATIONAL	LM339AN
LM339J	NATIONAL	LM339J
LM339M	NATIONAL	LM339D
LM339N	NATIONAL	LM339N
LM3403J	NATIONAL	MC3403J
LM3403M	NATIONAL	MC3403D
LM3403N	NATIONAL	MC3403N
LM346J	NATIONAL	LM346J
LM346M	NATIONAL	LM346D
LM346N	NATIONAL	LM346N
LM348M	NATIONAL	LM348D
LM348N	NATIONAL	LM348N
LM3503J	NATIONAL	MC3503J
LM358AM	NATIONAL	LM358AD
LM358AN	NATIONAL	LM358AN
LM358J	NATIONAL	LM358J
LM358M	NATIONAL	LM358D
LM358N	NATIONAL	LM358N
LM393AJ	NATIONAL	LM393AJ
LM393AN	NATIONAL	LM393AN
LM393J	NATIONAL	LM393J
LM393M	NATIONAL	LM393D
LM393N	NATIONAL	LM393N
LM555CJ	NATIONAL	NE555J
LM555CM	NATIONAL	NE555D
LM555CN	NATIONAL	NE555N
LM556CJ	NATIONAL	NE556J
LM556CM	NATIONAL	NE556D
LM556CN	NATIONAL	NE556N
LM556J	NATIONAL	SE556J
LM723CH	NATIONAL	LM723CH
LM723CJ	NATIONAL	LM723CD
LM723CM	NATIONAL	LM723CD
LM723CN	NATIONAL	LM723CN
LM723H	NATIONAL	LM723H

CROSS REFERENCE: BY MANUFACTURER

INDUSTRY STANDARD	SOURCE	NEAREST SGS-THOMSON TYPE	INDUSTRY STANDARD	SOURCE	NEAREST SGS-THOMSON TYPE
LM723J	NATIONAL	LM723J	UPC3403G	NEC	MC3403D
LM741AH	NATIONAL	UA741AH	UPC356C	NEC	LF356N
UM741AJ	NATIONAL	UA741AJ	UPC357C	NEC	LF357N
LM741CH	NATIONAL	UA741CH	UPC358C	NEC	LM358N
LM741CJ	NATIONAL	UA741CJ	UPC358G	NEC	LM358D
LM741CM	NATIONAL	UA741CD	UPC393C	NEC	LM393N
LM741CN	NATIONAL	UA741CN	UPC451C	NEC	LM224N
LM741EH	NATIONAL	UA741EH	UPC451D	NEC	LM224J
LM741EN	NATIONAL	UA741EN	UPC452C	NEC	MC3303N
LM741H	NATIONAL	UA741H	UPC452G	NEC	MC3303D
LM741J	NATIONAL	UA741J	UPC4558G	NEC	MC4558CD
LM748CH	NATIONAL	UA748CH	UPC4558N	NEC	MC4558CN
LM748CJ	NATIONAL	UA748CJ	UPC4741C	NEC	LM348N
LM748CN	NATIONAL	UA748CN	UPC4741G	NEC	LM348D
LM748H	NATIONAL	UA748MH	UPC741C	NEC	UA741CN
LM748J	NATIONAL	UA748J	RCA		
LM7805CK	NATIONAL	L7805CT	CA081AE	RCA	TL081ACN
LM7805CT	NATIONAL	L7805CV	CA081BE	RCA	TL081BCN
LM7812CK	NATIONAL	L7812CT	CA081E	RCA	TL081CN
LM7812CT	NATIONAL	L7812CV	CA082AE	RCA	TL082ACN
LM7815CK	NATIONAL	L7815CT	CA082BE	RCA	TL082BCN
LM7815CT	NATIONAL	L7815CV	CA082E	RCA	TL082CN
LM7905CK	NATIONAL	L7905CT	CA082AE	RCA	TL084ACN
LM7905CT	NATIONAL	L7905CV	CA084BE	RCA	TL084BCN
LM7912CK	NATIONAL	L7912CT	CA084E	RCA	TL084CN
LM7912CT	NATIONAL	L7912CV	CA124E	RCA	LM124N
LM7915CK	NATIONAL	L7915CT	CA139AF	RCA	LM139AJ
LM7915CT	NATIONAL	L7915CV	CA139E	RCA	LM139N
LMC660AIN	NATIONAL	TS27M4BIN	CA139F	RCA	LM139J
LMC660CN	NATIONAL	TS27M4ACN	CA1458E	RCA	MC1458N
NEC			CA1558E	RCA	MC1558N
UPC1458C	NEC	MC1458N	CA158E	RCA	LM158N
UPC1458G	NEC	MC1458D	CA224E	RCA	LM224N
UPC1555C	NEC	NE555N	CA239AE	RCA	LM239AN
UPC1558C	NEC	NC1558N	CA239AF	RCA	LM239AJ
UPC156D	NEC	LM208N	CA239E	RCA	LM239N
UPC157C	NEC	LM201AN	CA239F	RCA	LM239J
UPC159D	NEC	LM318N	CA258E	RCA	LM258N
UPC251C	NEC	MC318N	CA2901E	RCA	LM2901N
UPC251G	NEC	MC1458IN	CA2901F	RCA	LM2901J
UPC251G	NEC	MC1458ID	CA2902E	RCA	LM2902N
UPC271C	NEC	LM211N	CA2904E	RCA	LM2904N
UPC271G	NEC	LM211D	CA301AE	RCA	LM301AN
UPC272C	NEC	LM219N	CA311E	RCA	LM311N
UPC272D	NEC	LM219J	CA324E	RCA	LM324N
UPC272G	NEC	LM219D	CA3290E	RCA	LM393N
UPC301AC	NEC	LM301AN	CA339AE	RCA	LM339AN
UPC311C	NEC	LM311N	CA339AF	RCA	LM339AJ
UPC319G	NEC	LM319D	CA339E	RCA	LM339N
UPC324C	NEC	LM324N	CA339F	RCA	LM339J
UPC324G	NEC	LM324D	CA358AE	RCA	LM358AN
UPC339C	NEC	LM339N	CA358E	RCA	LM358N
UPC339G	NEC	LM339D	CA555E	RCA	NE555N
UPC3403C	NEC	MC3403N	CA741CE	RCA	UA741CN

CROSS REFERENCE: BY MANUFACTURER

INDUSTRY STANDARD	SOURCE	NEAREST SGS-THOMSON TYPE
CA741CT	RCA	UA741CH
CA741E	RCA	UA741EN
CA741T	RCA	UA741H
CA748CE	RCA	UA748CN
CA748CT	RCA	UA748CH
CA748T	RCA	UA748J
SIEMENS		
TBA222	SIEMENS	UA741H
TBA222B	SIEMENS	UA741N
TBB741G	SIEMENS	UA741CD
SIGNETICS		
LM111D	SIGNETICS	LM111D
LM119D	SIGNETICS	LM119D
LM119F	SIGNETICS	LM119J
LM124D	SIGNETICS	LM124D
LM124F	SIGNETICS	LM124J
LM124N	SIGNETICS	LM124N
LM139AD	SIGNETICS	LM139AD
LM139AF	SIGNETICS	LM139AJ
LM139D	SIGNETICS	LM139D
LM139F	SIGNETICS	LM139J
LM139N	SIGNETICS	LM139N
LM158F	SIGNETICS	LM158J
LM158N	SIGNETICS	LM158N
LM193AF	SIGNETICS	LM193AJ
LM193D	SIGNETICS	LM193D
LM193N	SIGNETICS	LM193N
LM211D	SIGNETICS	LM211D
LM211N	SIGNETICS	LM211N
LM219D	SIGNETICS	LM219D
LM219F	SIGNETICS	LM219J
LM224D	SIGNETICS	LM224D
LM224F	SIGNETICS	LM224J
LM224N	SIGNETICS	LM224N
LM239D	SIGNETICS	LM239AD
LM239AF	SIGNETICS	LM239AJ
LM239AN	SIGNETICS	LM239AN
LM239D	SIGNETICS	LM239D
LM239F	SIGNETICS	LM239J
LM239N	SIGNETICS	LM239N
LM258F	SIGNETICS	LM258J
LM258N	SIGNETICS	LM258N
LM2901D	SIGNETICS	LM2901D
LM2901F	SIGNETICS	LM2901J
LM2901N	SIGNETICS	LM2901N
LM2903F	SIGNETICS	LM2903J
LM2903N	SIGNETICS	LM2903N
LM293AF	SIGNETICS	LM293AJ
LM293F	SIGNETICS	LM293J
LM293N	SIGNETICS	LM293N
LM311D	SIGNETICS	LM311D
LM311F	SIGNETICS	LM311J
LM311N	SIGNETICS	LM311N

INDUSTRY STANDARD	SOURCE	NEAREST SGS-THOMSON TYPE
LM319D	SIGNETICS	LM319D
LM319F	SIGNETICS	LM319J
LM324D	SIGNETICS	LM324D
LM324F	SIGNETICS	LM324J
LM324N	SIGNETICS	LM324N
LM339AD	SIGNETICS	LM339AD
LM339AF	SIGNETICS	LM339AJ
LM339AN	SIGNETICS	LM339AN
LM339D	SIGNETICS	LM339D
LM339F	SIGNETICS	LM339J
LM339N	SIGNETICS	LM339N
LM358D	SIGNETICS	LM358D
LM358F	SIGNETICS	LM358J
LM358N	SIGNETICS	LM358N
LM393AF	SIGNETICS	LM393AJ
LM393AN	SIGNETICS	LM393AN
LM393D	SIGNETICS	LM393D
LM393F	SIGNETICS	LM393J
LM393N	SIGNETICS	LM393N
MC1458D	SIGNETICS	MC1458D
MC1458FE	SIGNETICS	MC1458J
MC1458N	SIGNETICS	MC1458N
MC1558D	SIGNETICS	MC1558D
MC1558FE	SIGNETICS	MC1558J
MC1558N	SIGNETICS	MC1558N
MC3302D	SIGNETICS	MC3302D
MC3302F	SIGNETICS	MC3302J
MC3302N	SIGNETICS	MC3302N
MC3303D	SIGNETICS	MC3303D
MC3303F	SIGNETICS	MC3303J
MC3303N	SIGNETICS	MC3303N
MC3403CF	SIGNETICS	MC3403J
MC3403CN	SIGNETICS	MC3403N
MC3403D	SIGNETICS	MC3403D
MC3503F	SIGNETICS	MC3503J
NE4558D	SIGNETICS	MC4558CD
NE4558F	SIGNETICS	MC4558CJ
NE4558N	SIGNETICS	MC4558CN
NE532D	SIGNETICS	NE532D
NE532F	SIGNETICS	NE532J
NE532N	SIGNETICS	NE532N
NE555D	SIGNETICS	NE555D
NE555F	SIGNETICS	NE555J
NE555N	SIGNETICS	NE555N
NE556D	SIGNETICS	NE556D
NE556F	SIGNETICS	NE556J
NE556N	SIGNETICS	NE556N
SA1458D	SIGNETICS	MC1458ID
SA1458N	SIGNETICS	MC1458IN
SA4558D	SIGNETICS	MC4558ID
SA4558N	SIGNETICS	MC4558IN
SA532D	SIGNETICS	LM2904D
SA532FE	SIGNETICS	LM2904J
SA532N	SIGNETICS	LM2904N
SA534D	SIGNETICS	LM2902D

CROSS REFERENCE: BY MANUFACTURER

INDUSTRY STANDARD	SOURCE	NEAREST SGS-THOMSON TYPE
SA534F	SIGNETICS	LM2902J
SA534N	SIGNETICS	LM2902N
SA741CN	SIGNETICS	UA7411N
SE556F	SIGNETICS	SE556J
uA723CFP	SIGNETICS	LM723CJ
uA723CN	SIGNETICS	LM723CN
uA723F	SIGNETICS	LM723J
UA741CD	SIGNETICS	UA741CD
UA741CFE	SIGNETICS	UA741CJ
UA741CN	SIGNETICS	UA741CN
UA741FE	SIGNETICS	UA741J
UA741N	SIGNETICS	UA741N
TEXAS		
LM124AJ	TEXAS	LM124AJ
LM124J	TEXAS	LM124J
LM139AJ	TEXAS	LM139AJ
LM139J	TEXAS	LM139J
LM14BJ	TEXAS	LM148J
LM158AJG	TEXAS	LM158AJ
LM158JG	TEXAS	LM158J
LM193AJG	TEXAS	LM193AJ
LM201AD	TEXAS	LM201AD
LM201AP	TEXAS	LM201AN
LM211D	TEXAS	LM211D
LM211P	TEXAS	LM211N
LM224AD	TEXAS	LM224AD
LM224AJ	TEXAS	LM224AJ
LM224AN	TEXAS	LM224AN
LM224D	TEXAS	LM224D
LM224J	TEXAS	LM224J
LM224N	TEXAS	LM224N
LM239AD	TEXAS	LM239AD
LM239AJ	TEXAS	LM239AJ
LM239AN	TEXAS	LM239AN
LM239D	TEXAS	LM239D
LM239J	TEXAS	LM239J
LM239N	TEXAS	LM239N
LM248D	TEXAS	LM248D
LM248N	TEXAS	LM248N
LM258AJG	TEXAS	LM258AJ
LM258D	TEXAS	LM258D
LM258JG	TEXAS	LM258J
LM258P	TEXAS	LM258N
LM2901D	TEXAS	LM2901D
LM2901J	TEXAS	LM2901J
LM2901N	TEXAS	LM2901N
LM2902D	TEXAS	LM2902D
LM2902J	TEXAS	LM2902J
LM2902N	TEXAS	LM2902N
LM2903D	TEXAS	LM2903D
LM2903JG	TEXAS	LM2903J
LM2903P	TEXAS	LM2903N
LM2904D	TEXAS	LM2904D
LM2904JG	TEXAS	LM2904J

INDUSTRY STANDARD	SOURCE	NEAREST SGS-THOMSON TYPE
LM2904P	TEXAS	LM2904N
LM293AJG	TEXAS	LM293AJ
LM293D	TEXAS	LM293D
LM293JG	TEXAS	LM293J
LM301AD	TEXAS	LM301AD
LM301AJG	TEXAS	LM301AJ
LM301AP	TEXAS	LM301AN
LM311D	TEXAS	LM311D
LM311JG	TEXAS	LM311J
LM311P	TEXAS	LM311N
LM318D	TEXAS	LM318D
LM318P	TEXAS	LM318N
LM324AD	TEXAS	LM324AD
LM324AJ	TEXAS	LM324AJ
LM324AN	TEXAS	LM324AN
LM324D	TEXAS	LM324D
LM324J	TEXAS	LM324J
LM324N	TEXAS	LM324N
LM3302D	TEXAS	MC3302D
LM3302J	TEXAS	MC3302J
LM3302N	TEXAS	MC3302N
LM337KC	TEXAS	LM337SP
LM339AD	TEXAS	LM339AD
LM339AJ	TEXAS	LM339AJ
LM339AN	TEXAS	LM339AN
LM339D	TEXAS	LM339D
LM339J	TEXAS	LM339J
LM339N	TEXAS	LM339N
LM348D	TEXAS	LM348D
LM348N	TEXAS	LM348N
LM358AD	TEXAS	LM358AD
LM358AJG	TEXAS	LM358AJ
LM358AP	TEXAS	LM358AN
LM358D	TEXAS	LM358D
LM358JG	TEXAS	LM358J
LM368P	TEXAS	LM368N
LM393AD	TEXAS	LM393AD
LM393AJG	TEXAS	LM393AJ
LM393AP	TEXAS	LM393AN
LM393D	TEXAS	LM393D
LM393JG	TEXAS	LM393J
LM393P	TEXAS	LM293N
LM393P	TEXAS	LM393N
MC1458D	TEXAS	MC1458D
MC1458JG	TEXAS	MC1458J
MC1458P	TEXAS	MC1458N
MC1558JG	TEXAS	MC1558J
MC3303D	TEXAS	MC3303D
MC3303J	TEXAS	MC3303J
MC3303N	TEXAS	MC3303N
MC3403D	TEXAS	MC3403D
MC3403J	TEXAS	MC3403J
MC3403N	TEXAS	MC3403N
MC3503J	TEXAS	MC3503J
NE555D	TEXAS	NE555D

CROSS REFERENCE: BY MANUFACTURER

INDUSTRY STANDARD	SOURCE	NEAREST SGS-THOMSON TYPE	INDUSTRY STANDARD	SOURCE	NEAREST SGS-THOMSON TYPE
NE555JG	TEXAS	NE555J	TL072CP	TEXAS	TL072CN
NE556P	TEXAS	NE555N	TL072ID	TEXAS	TL072ID
NE556D	TEXAS	NE556D	TL072IP	TEXAS	TL072IN
NE556J	TEXAS	NE556J	TL074ACD	TEXAS	TL074ACD
NE556N	TEXAS	NE556N	TL074ACN	TEXAS	TL074ACN
RCA558D	TEXAS	MC4558CD	TL074BCD	TEXAS	TL074BCD
RCA558JG	TEXAS	MC4558CJ	TL074BCN	TEXAS	TL074BCN
RC4558P	TEXAS	MC4558CN	TL074CD	TEXAS	TL074CD
RV4558D	TEXAS	MC4558ID	TL074CN	TEXAS	TL074CN
RV4558P	TEXAS	MC4558IN	TL074ID	TEXAS	TL074ID
SA655D	TEXAS	SA655D	TL074IN	TEXAS	TL074IN
SA555JG	TEXAS	SA555J	TL081ACD	TEXAS	TL081ACD
SA556P	TEXAS	SA556N	TL081ACP	TEXAS	TL081ACN
SA556D	TEXAS	SA556D	TL081BCD	TEXAS	TL081BCD
SA556J	TEXAS	SA556J	TL081BCP	TEXAS	TL081BCN
SA556N	TEXAS	SA556N	TL081CD	TEXAS	TL081CD
SE655JG	TEXAS	SE665J	TL081CP	TEXAS	TL081CN
SE556J	TEXAS	SE556J	TL081ID	TEXAS	TL081ID
TL061ACD	TEXAS	TL061ACD	TL081ID	TEXAS	TL081IN
TL061ACP	TEXAS	TL061ACN	TL082ACD	TEXAS	TL082ACD
TL061BCD	TEXAS	TL061BCD	TL082BCD	TEXAS	TL082BCD
TL061BCP	TEXAS	TL061BCN	TL082BCP	TEXAS	TL082BCN
TL061CD	TEXAS	TL061CD	TL082CD	TEXAS	TL082CD
TL061CP	TEXAS	TL061CN	TL082CP	TEXAS	TL082CN
TL061ID	TEXAS	TL061ID	TL082ID	TEXAS	TL082ID
TL061IP	TEXAS	TL061IN	TL082IP	TEXAS	TL082IN
TL062ACP	TEXAS	TL062ACN	TL084ACD	TEXAS	TL084ACD
TL062ACPD	TEXAS	TL062ACD	TL084ACN	TEXAS	TL084ACN
TL062BCD	TEXAS	TL062BCD	TL084BCD	TEXAS	TL084BCD
TL062BCP	TEXAS	TL062BCN	TL084BCN	TEXAS	TL084BCN
TL062CD	TEXAS	TL062CD	TL084CD	TEXAS	TL084CD
TL062CP	TEXAS	TL062CN	TL08CN	TEXAS	TL084CN
TL062ID	TEXAS	TL062ID	TL084ID	TEXAS	TL084ID
TL062IP	TEXAS	TL062IN	TL084IN	TEXAS	TL084IN
TL064ACD	TEXAS	TL064ACD	TLC271ACD	TEXAS	TS271ACD
TL064ACN	TEXAS	TL064ACN	TLC271ACP	TEXAS	TS271ACN
TL064BCD	TEXAS	TL0648CD	TLC271AID	TEXAS	TS271AID
TL0648CN	TEXAS	TL0648CN	TLC271AIP	TEXAS	TS271AIN
TL064CD	TEXAS	TL064CD	TLC271IBCD	TEXAS	TS271BCD
TL064CN	TEXAS	TL064CN	TLC271BCP	TEXAS	TS271BCN
TL064ID	TEXAS	TL064ID	TLC271BID	TEXAS	TS271BID
TL064IN	TEXAS	TL064IN	TLC271BIP	TEXAS	TS271BIN
TL071ACD	TEXAS	TL071ACD	TLC271CD	TEXAS	TS271CD
TL071ACP	TEXAS	TL071ACN	TLC271CP	TEXAS	TS271CN
TL071BCD	TEXAS	TL071BCD	TLC271ID	TEXAS	TS271ID
TL071BCP	TEXAS	TL071BCN	TLC271IP	TEXAS	TS271IN
TL071CD	TEXAS	TL071CD	TLC272ACD	TEXAS	TS272ACD
TL071CP	TEXAS	TL071CN	TLC272ACP	TEXAS	TS272ACN
TL071ID	TEXAS	TL071ID	TLC272AID	TEXAS	TS272AID
TL071IP	TEXAS	TL071IN	TLC272AIP	TEXAS	TS272AIN
TL072ACD	TEXAS	TL072ACD	TLC272BCD	TEXAS	TS272BCD
TL072ACP	TEXAS	TL072ACN	TLC272BCP	TEXAS	TS272BCN
TL072BCD	TEXAS	TL072BCD	TLC272BID	TEXAS	TS272BID
TL072BCP	TEXAS	TL072BCN	TLC272BIP	TEXAS	TS272BIN
TL072CD	TEXAS	TL072CD	TLC272CD	TEXAS	TS272CD

CROSS REFERENCE: BY MANUFACTURER

INDUSTRY STANDARD	SOURCE	NEAREST , SGS-THOMSON TYPE
TLC272CP	TEXAS	TS272CN
TLC272ID	TEXAS	TS272ID
TLC272IP	TEXAS	TS272IN
TLC274ACD	TEXAS	TS274ACD
TLC274ACN	TEXAS	TS274ACN
TLC274AID	TEXAS	TS274AID
TLC274AIP	TEXAS	TS274AIP
TLC274BCD	TEXAS	TS274BCD
TLC274BCN	TEXAS	TS274BCN
TLC274BID	TEXAS	TS274BID
TLC274BIP	TEXAS	TS274BIN
TLC274CD	TEXAS	TS274CD
TLC274CN	TEXAS	TS274CN
TLC274ID	TEXAS	TS274ID
TLC274IN	TEXAS	TS274IN
TLC27L2ACD	TEXAS	TS27L2ACD
TLC27L2ACP	TEXAS	TS27L2ACN
TLC27L2AID	TEXAS	TS27L2AID
TLC27L2AIP	TEXAS	TS27L2AIP
TLC27L2BCO	TEXAS	TS27L2BCD
TLC27L2BCP	TEXAS	TS27L2BCN
TLC27L2BID	TEXAS	TS27L2BID
TLC27L2BIP	TEXAS	TS27L2BIN
TLC27L2CD	TEXAS	TS27L2CD
TLC27L2CP	TEXAS	TS27L2CN
TLC27L2D	TEXAS	TS27L2ID
TLC27L2IP	TEXAS	TS27L2IN
TLC27L4ACD	TEXAS	TS27L4ACD
TLC27L4ACN	TEXAS	TS27L4ACN
TLC27L4AID	TEXAS	TS27L4AID
TLC27L4AIP	TEXAS	TS27L4AIP
TLC27L4BCD	TEXAS	TS27L4BCD
TLC27L4BCN	TEXAS	TS27L4BCN
TLC27L4BID	TEXAS	TS27L4BID
TLC27L4BIN	TEXAS	TS27L4BIN
TLC27L4CD	TEXAS	TS27L4CD
TLC27L4CN	TEXAS	TS27L4CN
TLC27L4ID	TEXAS	TS27L4ID
TLC27L4IN	TEXAS	TS27L4IN
TLC27M2ACD	TEXAS	TS27M2ACD
TLC27M2ACP	TEXAS	TS27M2ACN
TLC27M2AID	TEXAS	TS27M2AID
TLC27M2AIP	TEXAS	TS27M2AIP
TLC27M2BCD	TEXAS	TS27M2BCN
TLC27M2BCP	TEXAS	TS27M2BCN
TLC27M2BID	TEXAS	TS27M2BID
TLC27M2BIP	TEXAS	TS27M2BIN
TLC27M2CD	TEXAS	TS27M2CD
TLC27M2CP	TEXAS	TS27M2CN
TLC27M2ID	TEXAS	TS27M2ID
TLC27M2IP	TEXAS	TS27M2IN
TLC27M4ACD	TEXAS	TS27M4ACD
TLC27M4ACN	TEXAS	TS27M4ACN
TLC27M4AID	TEXAS	TS27M4AID
TLC27M4AIP	TEXAS	TS27M4AIP

INDUSTRY STANDARD	SOURCE	NEAREST SGS-THOMSON TYPE
TLC27M4BCD	TEXAS	TS27M4BCD
TLC27M4BCN	TEXAS	TS27M4BCN
TLC27M4BID	TEXAS	TS27M4BID
TLC27M4BIN	TEXAS	TS27M4BIN
TLC27M4CD	TEXAS	TS27M4CD
TLC27M4CN	TEXAS	TS27M4CN
TLC27M4ID	TEXAS	TS27M4ID
TLC27M4IN	TEXAS	TS27M4IN
TLC372CD	TEXAS	TS372CD
TLC372CP	TEXAS	TS372CN
TLC372ID	TEXAS	TS372ID
TLC372IP	TEXAS	TS372IN
TLC374CD	TEXAS	TS374CD
TLC374CN	TEXAS	TS374CN
TLC374ID	TEXAS	TS374ID
TLC374IN	TEXAS	TS374IN
uA723CJ	TEXAS	LM723CJ
uA723MJN	TEXAS	LM723J
UA741CD	TEXAS	UA741CD
UA741CJG	TEXAS	UA741CJ
UA741CP	TEXAS	UA741CN
UA741MJG	TEXAS	UA741J
UA748CD	TEXAS	UA748CD
UA748CJG	TEXAS	UA748CJ
UA748CP	TEXAS	UA748CN
UA748MJG	TEXAS	UA748J
uA7805CKC	TEXAS	L7805CV
uA7806CKC	TEXAS	L7806CV
uA7808CKC	TEXAS	L7808CV
uA7812CKC	TEXAS	L7812CV
uA7815CKC	TEXAS	L7815CV
uA7818CKC	TEXAS	L7818CV
uA7824CKC	TEXAS	L7824CV
uA78M05CKC	TEXAS	L78M05CV
uA78M06CKC	TEXAS	L78M06CV
uA78M08CKC	TEXAS	L78M08CV
uA78M12CKC	TEXAS	L78M12CV
uA78M15CKC	TEXAS	L78M15CV
uA78M24CKC	TEXAS	L78M24CV
uA7905CKC	TEXAS	L7905CV
uA7908CKC	TEXAS	L7908CV
uA7912CKC	TEXAS	L7912CV
uA7915CKC	TEXAS	L7915CV
uA7918CKC	TEXAS	L7918CV
uA7924CKC	TEXAS	L7924CV
uA7952CKC	TEXAS	L7952CV
THOMSON		
LM317SP	THOMSON	LM317T
uA723CFP	THOMSON	LM723CD
uA78S05CK	THOMSON	L78S05CT
uA78S05CSP	THOMSON	L78S05CV
uA78S09CK	THOMSON	L78S09CT
uA78S09CSP	THOMSON	L78S09CV

CROSS REFERENCE: BY MANUFACTURER


INDUSTRY STANDARD	SOURCE	NEAREST SGS-THOMSON TYPE
uA78S12CK	THOMSON	L78S12CT
uA78S12CSP	THOMSON	L78S12CV
uA78S15CK	THOMSON	L78S15CT
uA78S15CSP	THOMSON	L78S15CV
uA723CDP	THOMSON	LM723CN
uA723CFP	THOMSON	LM723CD
uA723CH	THOMSON	LM723CH
uA723MDG	THOMSON	LM723J
uA723MH	THOMSON	LM723H
uA7805CK	THOMSON	L7805CT
uA7805CSP	THOMSON	L7805CV
uA7806CK	THOMSON	L7806CT
uA7806CSP	THOMSON	L7806CV
uA7812CK	THOMSON	L7812CT
uA7812CSP	THOMSON	L7812CV
uA7815CK	THOMSON	L7815CT
uA7815CSP	THOMSON	L7815CV
uA7818CK	THOMSON	L7818CT
uA7818CSP	THOMSON	L7818CV
uA7824CK	THOMSON	L7824CT
uA7824CSP	THOMSON	L7824CV
uA7905CK	THOMSON	L7905CT
uA7905CSP	THOMSON	L7905CV
uA7912CK	THOMSON	L7912CT
uA7912CSP	THOMSON	L7912CV
uA7915CK	THOMSON	L7915CT
uA7915CSP	THOMSON	L7915CV
TOSHIBA		
TA7504P	TOSHIBA	UA741CN
TA75061P	TOSHIBA	TL061CN
TA75062F	TOSHIBA	TL062CD
TA75062P	TOSHIBA	TL064CN
TA75064F	TOSHIBA	TL064CD
TA75064P	TOSHIBA	TL064IN
TA75064P	TOSHIBA	TL064CN
TA7506P	TOSHIBA	LM301AN
TA75071F	TOSHIBA	TL071CD
TA75071P	TOSHIBA	TL071CN
TA75072F	TOSHIBA	TL072CD
TA75072P	TOSHIBA	TL072CN
TA75074F	TOSHIBA	TL074CD
TA75074P	TOSHIBA	TL074CN
TA75339F	TOSHIBA	LM290ID
TA75339P	TOSHIBA	LM2901N
TA75358CF	TOSHIBA	LM358D
TA75358CP	TOSHIBA	LM358N
TA75358F	TOSHIBA	LM2904D
TA75358P	TOSHIBA	LM2904N
TA75393F	TOSHIBA	LM2903D
TA7539P	TOSHIBA	LM2903N
TA7540P	TOSHIBA	UA776IN
TA75458F	TOSHIBA	MC1458D
TA75558F	TOSHIBA	MC4558CD
TA75558P	TOSHIBA	MC4558CN

INDUSTRY STANDARD	SOURCE	NEAREST SGS-THOMSON TYPE
TA7555F	TOSHIBA	NE565D
TA7555P	TOSHIBA	NE555N
TA75902F	TOSHIBA	LM2902D
TA75902P	TOSHIBA	LM2902N

DATASHEETS

12-BIT HIGH SPEED D/A CONVERTERS


- ALL GRADES 12-BIT MONOTONIC OVER TEMPERATURE
- DIFFERENTIAL NONLINEARITY TO $\pm 0.012\%$ (13 BITS) MAX OVER TEMPERATURE (A GRADES)
- 250ns TYPICAL SETTling TIME
- FULL SCALE CURRENT 4mA
- HIGH SPEED MULTIPLYING CAPABILITY
- TTL/CMOS/ECL/HTL COMPATIBLE
- HIGH OUTPUT COMPLIANCE: -5V TO +10V
- COMPLEMENTARY CURRENT OUTPUTS
- LOW POWER CONSUMPTION: 230mW



DESCRIPTION

The AM6012 is an industry standard monolithic 12-bit digital-to analog converter. Complementary current output and high speed multiplying capability make the AM6012 useful in a wide range of applications such as video displays, process control circuitry and fast A/D converters. The 6012 is the first D/A to achieve 12-bit differential linearity without the use of thin film resistors or active trimming. The 6012's unique circuit design insures monotonicity without the precision trimming associated with most other 12-bit DAC architectures. The AM6012 is packaged in a 20-pin plastic DIP and is SO-20L for surface mounting. Although tested and specified at $\pm 15V$, the AM6012 works well over a wide range of power supply voltages. Performance is essentially independent of supply voltage over the range of +5 volts, -12 volts to ± 18 volts. The AM6012 series guarantees full 12-bit monotonicity for all grades and differential nonlinearity as high as 0.012% (13 bits) for the A grades and 0.025% (12 bits) for the standard grades over the entire temperature range.

Guaranteed monotonicity and low cost make the AM6012 an ideal choice for high volume applications requiring fine local resolution. Typical applications include printer graphics and video displays. These applications need a minimum of 12 bits of resolution, although conformance to an ideal straight line from zero to full scale is less important.




ABSOLUTE MAXIMUM RATINGS

Operating Temperature Range	0 to 70	°C
Storage Temperature	- 65 to + 125	°C
Power Supply Voltage	± 18	V
Logic Inputs	- 5 to + 18	V
Voltage at Current Outputs Pins	- 8 to + 12	V
Reference Inputs	+ V _S to - V _{EE} ± 18V	V
Reference Input Current	max Differential 1.25	mA

CONNECTION DIAGRAM AND ORDERING INFORMATION

Type	Differential linearity (%)	Temperature Range (°C)	Package
AM6012PC	0.025	0 to 70	DIP.20
AM6012APC	0.012		
AM6012 D	0.025	0 to 70	SO.20L
AM6012 AD	0.012		

BLOCK DIAGRAM



THERMAL DATA

R _{thj-amb}	Thermal resistance junction-ambient	max	100 °C/W
----------------------	-------------------------------------	-----	----------

ELECTRICAL CHARACTERISTICS


These specifications apply for $V_S = +15V$, $V_{EE} = -15V$, $I_{REF} = 1.0mA$, over the operating temperature range unless otherwise specified

Param.	Description	Test Conditions	AM6012A			AM6012			Units
			Min.	Typ.	Max.	Min.	Typ.	Max.	
	Resolution		12	12	12	12	12	12	Bits
	Monotonicity		12	12	12	12	12	12	Bits
D.N.L.	Differential Nonlinearity	Deviation from ideal step size	—	—	±.012	—	—	±.025	%FS
			13	—	—	12	—	—	Bits
N.L.	Nonlinearity	Deviation from ideal straight line	—	—	±.05	—	—	±0.05	%FS
I_{FS}	Full Scale Current	$V_{REF} = 10.000V$ $R_{14} = R_{15} = 10.000k\Omega$ $T_A = 25^\circ C$	3.967	3.999	4.031	3.935	3.999	4.063	mA
TCI_{FS}	Full Scale Temp.Co.		—	±5	±20	—	±10	±40	ppm°C
			—	±.0005	±.002	—	±.001	±.004	%FS°C
V_{OC}	Output Voltage Compliance	D.N.L. Specification guaranteed over compliance range $R_{OUT} > 10$ megohm typ.	-5	—	+10	-5	—	+10	V
I_{FSS}	Full Scale Symmetry	$I_{FS} - I_{FS}$	—	±0.2	±1.0	—	±0.4	±2.0	μA
I_{ZS}	Zero Scale Current		—	—	0.10	—	—	0.10	μA
I_S	Setting Time	To ±1/2 LSB, all bits ON or OFF, $T_A = 25^\circ C$	—	250	500	—	250	500	nSec
t_{PLH} t_{PHL}	Propagation Delay - all bits	50% to 50%	—	25	50	—	25	50	nSec
C_{OUT}	Output Capacitance		—	20	—	—	20	—	pF
V_{IL}	Logic Input Levels	Logic "0"	—	—	0.8	—	—	0.8	V
V_{IH}		Logic "1"	2.0	—	—	2.0	—	—	
I_{IN}	Logic Input Current	$V_{IN} = -5$ to $+18V$	—	—	40	—	—	40	μA
V_{IS}	Logic Input Swing	$V_{EE} = -15V$	-5	—	+18	-5	—	+18	V
I_{REF}	Reference Current Range		0.2	1.0	1.1	0.2	1.0	1.1	mA
I_{15}	Reference Bias Current		0	-0.5	-2.0	0	-0.5	-2.0	μA

ELECTRICAL CHARACTERISTICS (Continued)


Param.	Description	Test Conditions	AM6012A			AM6012			Units
			Min.	Typ.	Max.	Min.	Typ.	Max.	
di/dt	Reference Input Slew Rate	$R_{14(eq)} = 800\Omega$ $CC = OpF$	4.0	8.0	—	4.0	8.0	—	mA/ μ s
PSSI _{FS+}	Power Supply Sensitivity	$V_S = (+13.5V \text{ to } +16.5V)$ $V_{EE} = -15V$	—	$\pm .00005$	$\pm .001$	—	± 0.0005	$\pm .001$	%FS/%
PSSI _{FS-}		$V_{EE} = -13.5V \text{ to } -16.5V$ $V_S = +15V$	—	$\pm .00025$	$\pm .001$	—	$\pm .00025$	$\pm .001$	
V _S	Power Supply Range	V _{OUT} = 0V	4.5	—	18	4.5	—	18	V
V _{EE}			-18	—	-10.8	-18	—	-10.8	
I+	Power Supply Current	V _S = +5V, V _{EE} = -15V	—	5.7	8.5	—	5.7	8.5	mA
I-			—	-13.7	-18.0	—	-13.7	-18.0	
I+		V _S = +15V, V _{EE} = -15V	—	5.7	8.5	—	5.7	8.5	
I-			—	-13.7	-18.0	—	-13.7	-18.0	
P _D	Power Dissipation	V _S = +5V, V _{EE} = -15V	—	234	312	—	234	312	mW
		V _S = +15V, V _{EE} = -15V	—	291	397	—	291	397	

Fig. 1 - Relative Accuracy Error



A6012-10::DIS

Fig. 2 - Example of Nonmonotonic Behavior



A6012-10::LTB

APPLICATION INFORMATION

FUNCTIONAL DESCRIPTION

The segmented design of the AM6012, shown in the block diagram, insures that there are no significant differential nonlinearities in the transfer characteristic. The eight major carries of the most significant bits are not subject to the gross differential nonlinearities that can occasionally occur in an R-2R type DAC. This advantage is due to the fundamentally different way that the current is handled in an AM6012.

In a conventional R-2R type DAC, when the input code is incremented past a major carry, a current representing the new code is substituted for the sum of all the less significant bit currents that were previously on. To avoid any nonlinearities, the two total currents must be extremely well matched. In the case of the MSB major carry in a 12-bit DAC, the match must be better than one part in 2048 to maintain monotonicity. However, in the AM6012, a new current is never substituted for the sum of several smaller ones, but redirected through alternate channels and incremented one step at a time. For example, consider the MSB carry in an AM6012. In the initial state of 011111111111 as shown in the block diagram, the switches in the segment generator are set in such a way that currents I_0 , I_1 and I_2 are steered directly into the noninverting output I_{OUT} . In addition, a portion of I_3 is directed through the 9-bit DAC that is controlled by the 9 least significant bits into I_{OUT} . With the 9LSBs set to "1", all of the I_3 current is directed to I_{OUT} except for the 1/512 that goes to ground through the right-most transistor in the 9-bit DAC. After the input word is changed to 100000000000, the segment decoder switch for I_3 will be all the way to the right, the switch for I_4 will be in the middle, and all the switches in the 9-bit DAC will be to the left. I_{OUT} will be composed of I_0 , I_1 , I_2 and I_3 . None of I_4 will be directed into I_{OUT} until a higher code is reached. In other words, I_3 is now steered directly to I_{OUT} instead of being divided by a factor of 511/512 in the 9-bit DAC. Since no major current substitution occurs, there is less chance of a large nonlinearity at this transition than in a comparable R-2R DAC.

RELATIVE ACCURACY VS. DIFFERENTIAL NONLINEARITY

We defines relative accuracy as the maximum deviation of the actual, adjusted DAC output from the ideal analog output (a straight line drawn between the lowest code output voltage and the highest code output voltage) for any bit combination. Relative accuracy is often referred to as nonlinearity. The DAC transfer function shown in Figure 1 has a bow

that results in a maximum relative accuracy error of 3LSB. This must be distinguished from a differential linearity error. Differential nonlinearity is the measure of the variation in analog value, normalized to full scale, associated with a 1LSB change in digital input code.

For example, for a 4mA full scale output, a change of 1LSB in digital input code should result in a $0.98\mu\text{A}$ change in the analog output current ($1\text{LSB} = 4\text{mA} \times 1/4096 = 0.98\mu\text{A}$). If in actual use, however, a 1LSB change in the input code results in a change of only $0.24\mu\text{A}$ (1/4LSB) in output current, the differential linearity error would be 0.74 μA or 3/4LSB.

The AM6012 has very good differential linearity in spite of the poor relative accuracy. Conversely, the DAC of Figure 1 has very good relative accuracy but poor differential linearity. The anomaly in the middle of the transfer function is the result of a positive differential linearity error followed by a negative differential linearity error greater than 1LSB. A negative output step for an increase in digital input code is referred to as nonmonotonic behavior. In general, if a DAC has a differential linearity error specification greater than 1LSB, it may be nonmonotonic at one or more of the major carries. In most case the worst differential linearity error will occur at the MSB transition point.

As noted in the functional description, the 6012's unique design minimizes differential linearity errors at the transition points of the 3MSBs. This results in a tight specification on maximum differential nonlinearity over temperature. Differential linearity is verified on all AM6012s with 100% final testing. In many converter applications, uniform step size (or minimum differential linearity error) is more important than conformance to an ideal straight line. Twelve-bit converters are usually needed for high resolution rather than high linearity as evidenced by the fact that few transducers are more linear than 0.1%. This is also true in video graphics, where the human eye has difficulty discerning nonlinearity of less than 5%. The AM6012 is especially well suited for these applications since it has inherently low differential linearity error.

APPLICATION INFORMATION (Continued)

ANALOG OUTPUT CURRENTS

Both true and complemented output sink currents are provided where $I_O + I_{\bar{O}} = I_{FR}$. Current appears at the "true" output when a "1" is applied to each logic input. As the binary count increases, the sink current at pin 18 increases proportionally, in the fashion of a "positive logic" D/A converter. When a "0" is applied to any input bit, that current is turned off at pin 18 and turned on at pin 19. A decreasing logic count increase I_O as in a negative or inverter logic D/A converter. Both outputs may be used simultaneously. If one of the outputs is not required it must still be connected to ground or to a point capable of sourcing I_{FR} ; do not leave an unused output pin one.

Both outputs have an extremely wide voltage compliance enabling fast direct current-to-voltage conversion through a resistor tied to ground or other voltage source. Positive compliance is 25V above V_- and is independent of the positive supply. Negative compliance is +10V above V_- . The dual outputs enable double the usual peak-to-peak load swing when driving loads in quasi-differential fashion. This feature is especially useful in cable driving, CRT deflection and in other balanced applications such as driving center-tapped coils and transformers.

POWER SUPPLIES

The AM6012 operates over a wide range of power supply voltages from a total supply of 20V to 36V. When operating with V_- supplies of -10V or less, $I_{REF} \leq 1\text{mA}$ is recommended. Low reference current operation decreases power consumption and increases negative compliance, reference amplifier negative common mode range, negative logic input range, and negative logic threshold range; consult the various figures for guidance. For example, operation at -9V with $I_{REF} = 1\text{mA}$ is not recommended because negative output compliance would be reduced to near zero. Operation from lower supplies is possible, however at least 8V total must be applied to insure turn-on of the internal bias network.

Symmetrical supplies are not required, as the AM6012 is quite insensitive to variations in supply voltage. Battery operation is feasible as no ground connection is required; however, an artificial ground may be used to insure logic swings, etc. remain between acceptable limits.

TEMPERATURE PERFORMANCE

The nonlinearity and mononicity specifications of the AM6012 are guaranteed to apply over the entire rated operating temperature range. Full scale

output current drift is flight, typically $\pm 10\text{ppm}/^\circ\text{C}$ with zero scale output current and drift essentially negligible compared to 1/2 LSB. The temperature coefficient of the reference resistor R_{14} should match and track that of the output resistor for minimum overall full scale drift.

SETTLING TIME

The AM6012 is capable of extremely fast settling times, typically 250ns at $I_{REF} = 1.0\text{mA}$. Judicious circuit design and careful board layout must be employed to obtain full performance potential during testing and application. The logic switch design enables propagation delays of only 25ns for each of the 12 bits. Settling time to within 1/2 LSB of the LSB is therefore 25ns, with each progressively larger bit taking successively longer. The MSB settles in 250ns, thus determining the overall settling time of 250ns. Settling to 10-bit accuracy requires about 90 to 130ms. The output capacitance of the AM6012 including the package is approximately 20pF; therefore, the output RC time constant dominates settling time if $R_L > 500\Omega$.

Settling time and propagation delay are relatively insensitive to logic input amplitude and rise and fall times, due to the high gain of the logic switches. Settling time also remains essentially constant for I_{REF} values down to 0.5mA, with gradual increases for lower I_{REF} values lies in the ability to attain a given output level with lower load resistors, thus reducing the output RC time constant.

Measurement of settling time requires the ability to accurately resolve $\pm 2\mu\text{A}$, therefore a 2.5k Ω load is needed to provide adequate drive for most oscilloscopes. At I_{REF} values of less than 0.5mA, excessive RC damping of the output is difficult to prevent while maintaining adequate sensitivity. However, the major carry from 011111111111 to 100000000000 provides an accurate indicator of settling time. This code change does not require the normal 6.2 time constants to settle to within $\pm 0.1\%$ of the final value, and thus settling times may be observed at lower values of I_{REF} .

AM6012 switching transients or "glitches" are very low and may be further reduced by small capacitive loads at the output at a minor sacrifice in settling time.

Fastest operation can be obtained by using short leads, minimizing output capacitance and load resistor values, and by adequate bypassing at the supply, reference, and V_{LC} terminals. Supplies do not require large electrolytic bypass capacitors as the supply current drain is independent of input logic states; 0.1 μF capacitors at the supply pins provide full transient protection.

APPLICATION INFORMATION (Continued)

REFERENCE AMPLIFIER SETUP

The AM6012 is a multiplying D/A converter in which the output current is the product of a digital number and the input reference current. The reference current may be fixed or may vary from nearly zero to +1.0mA. The full range output current is a linear function of the reference current and is given by:

$$I_{RF} = \frac{4095}{4096} \times 4 \times (I_{REF}) = 3.999 I_{REF},$$

where $I_{REF} = I_{14}$

In positive reference applications, an external positive reference voltage forces current through R14 into the $V_{REF(+)}$ terminal (pin 14) of the reference amplifier. Alternatively, a negative reference may be applied to $V_{REF(-)}$ at pin 15. Reference current flows from ground through R14 into $V_{REF(+)}$ as in the positive reference case. This negative reference connection has the advantage of a very high impedance presented at pin 15. The voltage at pin 14 is equal to and tracks the voltage at pin 15 due to the high gain of the internal reference amplifier. R15 (nominally equal to R14) is used to cancel bias current errors. (Figure 3).

Bipolar references may be accommodated by offsetting V_{REF} or pin 15. The negative common-mode range of the reference amplifier is given by: $V_{CM-} = V_-$ plus $(I_{REF} \times 3k\Omega)$ plus 1.8V. The positive common-mode range is V_+ less 1.23V.

When a DC reference is used, a reference bypass capacitor is recommended. A 5.0V TTL logic supply is not recommended as a reference. If a regulated power supply is used as a reference, R14 should be split into two resistors with the junction bypassed to ground with a 0.1 μ F capacitor.

For most applications the tight relationship between I_{REF} and I_{FS} will eliminate the need for trimming I_{REF} . If required, full scale trimming may be accomplished by adjusting the value of R14, or by using a potentiometer for R14.

MULTIPLYING OPERATION

The AM6012 provides excellent multiplying performance with an extremely linear relationship between I_{FS} and I_{REF} over a range of 1mA to 1 μ A. Monotonic operation is maintained over a typical range of I_{REF} from 100 μ A to 1.0mA.

REFERENCE AMPLIFIER COMPENSATION FOR MULTIPLYING APPLICATIONS

AC reference applications will require the reference amplifier to be compensated using a capacitor from pin 16 to V_- . The value of this capacitor depends on the impedance presented to pin 14. For R14 values of 1.0, 2.5 and 5 $0k\Omega$; minimum values of C_C are 5, 12 and 25 pF. Larger values of R14 require proportionately increased values of C_C for proper phase margin (See Figure 4 and 5).

For fastest response to a pulse, low values of R14 enabling small C_C values should be used. If pin 14 is driven by a high impedance such as a transistor current source, none of the above values will suffice and the amplifier must be heavily compensated which will decrease overall compensated which will decrease overall bandwidth and slew rate. For R14 = 1k Ω and $C_C = 5pF$, the reference amplifier slews at 4mA/ms enabling a transition from $I_{REF} = 0$ to $I_{REF} = 1mA$ in 250ns.


Operation with pulse inputs to the reference amplifier may be accommodated by an alternate compensation scheme. This technique provides lowest full scale transition times. An internal clamp allows quick recovery of the reference amplifier from a cutoff ($I_{REF} = 0$) condition. Full scale transition (0 to 1mA) occurs in 62.5ns when the equivalent impedance at pin 14 is 800 Ω and $C_C = 0$. This yields a reference slew rate of 8mA/ μ s which is relatively independent of R_{IN} and V_{IN} values.

LOGIC INPUTS

The AM6012 design incorporates a unique logic input circuit which enables direct interface to all popular logic families and provides maximum noise immunity. This feature is made possible by the large input swing capability, 40 μ A logic input current, and completely adjustable logic inputs may swing between -5 and +10V.

This enables direct interface with +15V CMOS logic, even when the AM6012 is powered from a +5V supply. Minimum input logic swing and minimum logic threshold may be adjusted over a wide range by placing an appropriate voltage at the logic threshold control pin (pin 13, V_{LC}). For TTL interface, simply ground pin 13. When interfacing ECL, an $I_{REF} \leq 1mA$ is recommended. For interfacing other logic families, see block titled "Interfacing with Various Logic Families". For general setup of the logic control circuit, it should be noted that pin 13 will sink 1.1mA typical, external circuitry should be designed to accommodate this current (Figure 6).

Fig. 3 - Reference amplifier biasing



Reference Configuration	R ₁₄	R ₁₅	R _{IN}	C _c	I _{REF}
Positive Reference	V _{R+}	0V	N/C	.01µF	V _{R+} /R ₁₄
Negative Reference	0V	V _{R-}	N/C	.01µF	-V _{R-} /R ₁₄
Lo Impedance Bipolar Reference	V _{R+}	0V	V _{IN}	(Note 1)	V _{R+} /R ₁₄ + (V _{IN} /R _{IN}) (Note 2)
Hi Impedance Bipolar Reference	V _{R+}	V _{IN}	N/C	(Note 1)	(V _{R+} - V _{IN})/R ₁₄ (Note 3)
Pulsed Reference (Note 4)	V _{R+}	0V	V _{IN}	No Cap	(V _{R+} /R ₁₄) + (V _{IN} /R _{IN})

Notes:

1. The compensation capacitor a function of the impedance seen at the +V_{REF} input and must be at least 5pF x R₁₄(eq) in kΩ. For R₁₄ < 800Ω no capacitor is necessary.
2. For negative values of V_{IN}, V_{R+}/R₁₄ must be greater than -V_{IN} Max/R_{IN} so that the amplifier is not turned off.
3. For positive values of V_{IN}, V_{R+} must be greater than V_{IN} Max so the amplifier is not turned off.
4. For pulsed operation, V_{R+} provides a DC offset and may be set to zero in some cases. The impedance at pin 14 should be 800Ω or less.
5. For optimum settling time, decouple V - with 20Ω and bypass with 22µF tantalum capacitor.
6. Reference current and reference resistor - there is a 1 to 4 scale factor between the reference current (I_{REF}) and the full scale output current (I_{FS}). If V_{REF} = +10V and I_{FS} = 4mA, the value of the R₁₄ is:


$$R_{14} = \frac{4 \times 10 \text{ Volt}}{4\text{mA}} = 10\text{k}\Omega \quad R_{14} = R_{15}$$

Fig. 4 - Minimum size compensation capacitor
($I_{FS} = 4mA$, $I_{REF} = 1.0mA$)

$R_{14}(E\Omega)$	$C_c(\mu F)$
,10	50
5	25
2	10
1	5
5	0

Note: A 0.01 μF capacitor is recommended for fixed reference operation.

Fig. 5 - Reference Amplifier Frequency response



A6012-11: DI

Fig. 6 - Interfacing Circuits




Fig. 7 - Accomodating Bipolar Reference





Fig. 8 - AM6012 Logic Inputs



Code Format		Connec.	Output Scale	MSB B1 B2 B3 B4 B5 B6 B7 B8 B9 B10 B11 B12	LSB	I ₀	I ₀	V _{OUT}
Unipolar	Straight binary one polarity with true input code, true zero output.	a-c b-g R ₁ = R ₂ = 2.5K	Positive full scale Positive full scale-LSB Zero scale	1 0 0 0 0 0 0 0 0 0 0 0 0	1 1 1 1 1 1 1 1 1 1 1 1	3 999 3 998 000	000 001 3 999	9.9978 9.9951 0000
	Complementary binary one polarity with complementary input code, true zero output.	a-g b-c R ₁ = R ₂ = 2.5K	Positive full scale Positive full scale-LSB Zero scale	0 1 1 1 1 1 1 1 1 1 1 1 1	0 0 0 0 0 0 0 0 0 0 0 0	000 001 3 999	3 999 000 0000	9.9976 9.9951 0000
Symmetrical Offset	Straight offset binary, offset half scale, symmetrical about zero, no true zero output	a-c b-d f-0 R ₁ = R ₃ = 2.5K R ₂ = 1 25K	Positive full scale Positive full scale-LSB (+) Zero scale (-) Zero scale Negative full scale-LSB Negative full scale	1 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0	1 1 1 1 1 1 1 1 1 1 1 1	3 999 3 998 2 000 1 999 001 000	000 001 1.999 2.000 3.998 3.999	9.9976 9.9927 0024 -0024 -9.9927 -9.9976
	1's complement offset half scale symmetrical about zero, no true zero output MSB complemented (need inverter at B1)	a-c b-d f-g R ₁ = R ₃ = 2.5K R ₂ = 1 25K	Positive full scale Positive full scale-LSB (+) Zero scale (-) Zero scale Negative full scale-LSB Negative full scale	0 1 1 1 1 1 1 1 1 1 1 1 0 1 1 1 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0	0 1 1 1 1 1 1 1 1 1 1 1	3 999 3 998 2 000 1 999 001 000	000 001 1.999 2.000 3.998 3.999	9.9976 9.9927 0024 -0024 -9.9927 -9.9976
Offset with True Zero	Offset binary, offset half scale, true zero output	e-a-c b-g R ₁ = R ₂ = 5K	Positive full scale Positive full scale-LSB +LSB Zero Scale -LSB Negative full scale +LSB Negative full scale	1 0 1 0 0 0 0 0 0 0 0 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0	1 1 1 1 1 1 1 1 1 1 1 1	3.999 3.998 2.001 2.000 1.999 001 000	000 .001 1.998 1.999 2.000 3.998 -10.000	9.9951 9.9902 .0049 000 -0049 -9.9951 -10.000
	2's complement offset half scale true zero output MSB complemented (need inverter at B1)	e-a-c b-g R ₁ = R ₂ = 5K	Positive full scale Positive full scale-LSB +1 LSB Zero scale -1 LSB Negative full scale +LSB Negative full scale	0 1 1 1 1 1 1 1 1 1 1 1 0 1 1 1 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0	0 1 1 1 1 1 1 1 1 1 1 1	3.999 3.998 2.001 2.000 1.999 001 000	.006 001 1.998 1.999 2.000 3.998 3.999	9.9951 9.9902 .0049 000 -0.049 -9.9951 -10.000

ADDITIONAL CODE MODIFICATIONS

1. Any of the offset binary codes may be complemented by reversing the output terminal pair.

Fig. 9 - Basic Negative Reference Operation




Fig. 10 - Recommended Full-scale Adjustment Circuit




Fig. 11 - CRT Display Driver




Fig. 12 - 12-BIT High-Speed A/D Converter






Fig. 13 - Interface with 8-bit Microprocessor Bus



AM6012-4: LTB



Fig. 14 - Interface with digital signal processor TS68930/31



BBAN6012-51

8-BIT D/A CONVERTERS

- RELATIVE ACCURACY: $\pm 0.19\%$ ERROR MAXIMUM (DAC0808)
- FULL SCALE CURRENT MATCH: ± 1 LSB TYP
- 7 AND 6-BIT ACCURACY AVAILABLE (DAC0807, DAC0806)
- FAST SETTING TIME: 150 ns TYP
- NONINVERTING DIGITAL INPUTS ARE TTL AND CMOS COMPATIBLE
- HIGH SPEED MULTIPLYING INPUT SLEW RATE: 8 mA/ μ s
- POWER SUPPLY VOLTAGE RANGE: ± 4.5 V to ± 18 V
- LOW POWER CONSUMPTION: 33 mW @ ± 5 V



DESCRIPTION

The DAC0808 series is an 8-bit monolithic digital-to-analog converter (DAC) featuring a full scale output current settling time of 150 ns while dissipating only 33 mW with ± 5 V supplies. No reference current (I_{REF}) trimming is required for most applications since the full scale output current is typically ± 1 LSB of $255 I_{REF}/256$. Relative accuracies of better than 0.19% assure 8-bit monotonicity and linearity while zero level output current of less than 4 μ A provides 8-bit zero accuracy for $I_{REF} \geq 2$ mA. The power supply currents of the DAC0808 series are independent of bit codes, and exhibits essentially constant device characteristics over the entire supply voltage range.

The DAC0808 will interface directly with popular TTL, or CMOS logic levels, and is a direct replacement for the MC1508/MC1408.


ABSOLUTE MAXIMUM RATINGS

Supply Voltage V _S V _{EE}	+18 V -18 V
Digital Input Voltage V ₅ - V ₁₂	-10 V to +18 V
Reference Current, I ₁₄	5 mA
Reference Amplifier Inputs, V ₁₄ , V ₁₅	V _{CC} , V _{EE}
Operating Temperature Range DAC0808L DAC0808LC/D1	-55°C ≤ T _A ≤ +125 °C 0 ≤ T _A ≤ +75 °C
Storage Temperature Range	-65°C to +150 °C

ORDERING INFORMATION

Accuracy	Temperature range	Plastic DIP-16	Ceramic DIP-16	SO-16
8 bit	0 to 75°C	DAC0808LCN	DAC0808LCJ	DAC0808D
7 bit	0 to 75°C	DAC0807LCN	DAC0807LCJ	DAC0807D
6 bit	0 to 75°C	DAC0806LCN	DAC0806LCJ	DAC0806D
8 bit	-55 to 125°C	—	DAC0808LJ	—

BLOCK DIAGRAM



THERMAL DATA

		Ceramic DIP-16	SO-16	Plastic DIP-16
R _{thj-amb}	Thermal resistance junction-ambient max	150°C/W	120°C/W	100°C/W

ELECTRICAL CHARACTERISTICS

($V_S = 5V$, $V_{EE} = -15V$, $V_{REF}/R14 = 2 \text{ mA}$, $T_A = T_{MIN}$ to T_{MAX} and all digital inputs at high logic level unless otherwise noted.)

Parameter		Test Conditions	Min.	Typ.	Max.	Unit	
E_r	Relative Accuracy (Error Relative to Full Scale I_O)	(Figure 10)				%	
	DAC0808L				± 0.19	%	
	DAC0807LC/D1 (Note 1)				± 0.39	%	
	DAC0806LC/D1 (Note 1)				± 0.78	%	
	Settling Time to Within 1/2 LSB (Includes t_{PLH})	$T_A = 25^\circ\text{C}$ (Note 2) (Figure 11)		150		ns	
t_{PLH} t_{PHL}	Propagation Delay Time	$T_A = 25^\circ\text{C}$ (Figure 11)		30	100	ns	
TC_{IO}	Output Full Scale Current Drift			± 20		ppm/ $^\circ\text{C}$	
MSB V_{IH} V_{IL}	Digital Input Logic Levels High Level, Logic "1" Low Level, Logic "0"	(Figure 9)	2		0.8	V_{DC} V_{DC}	
MSB	Digital Input Current High Level Low Level	(Figure 9) $V_{IH} = 5V$ $V_{IL} = 0.8V$		0 -0.003	0.040 -0.8	mA mA	
I_{15}	Reference Input Bias Current Output Current Range	(Figure 3)		-1	-3	μA	
		(Figure 9) $V_{EE} = -5V$ $V_{EE} = -15V$, $T_A = 25^\circ\text{C}$	0 0	2.0 2.0	2.1 4.2	mA mA	
I_O	Output Current	$V_{REF} = 2.000V$. $R14 = 1000\Omega$	1.9	1.99	2.1	mA	
	Output Current, All Bits Low	(Figure 9)		0	4	μA	
	Output Voltage Compliance $V_{EE} = -5V$ V_{EE} Below $-10V$	(Figure 9) $E_r \leq 0.19\%$, $T_A = 25^\circ\text{C}$			-0.55, +0.4 -5.0, +0.4	V V	
$SR _{REF}$	Reference Current Slew Rate Output Current Power Supply Sensitivity	(Figure 14) $-5V \leq V_{EE} \leq -16.5V$	4	8 0.05	2.7	mA/ μs $\mu\text{A}/V$	
Power Supply Current (All Bits Low) I_S I_{EE}		(Figure 9)		2.3 -4.3	22 -13	mA	
Power Supply Voltage Range V_S V_{EE}		$T_A = 25^\circ\text{C}$ (Figure 9)	4.5 -4.5	5.0 -15	5.5 -16.5	V	
Power Dissipation	All Bits Low	$V_S = 5V$, $V_{EE} = -5V$ $V_S = 5V$, $V_{EE} = -15V$ $V_S = 15V$, $V_{EE} = -5V$ $V_S = 15V$, $V_{EE} = -15V$		33	170	mW	
					106	305	mW
					90		mW
					160		mW

Note 1: All current switches are tested to guarantee at least 50% of rated current.

Note 2: All bits switched.

Note 3: Range control is not required.

Fig. 1 - Supply Current vs Temperature




Fig. 2 - Supply Current vs Supply Voltage (VEE)




Fig. 3 - Supply Current vs Supply Voltage (VS)




Fig. 4 - Logic Input Current vs Input Voltage




Fig. 5 - Bit Transfer Characteristics




Fig. 6 - Output Voltage Compliance




Fig. 7 - Output Voltage Compliance vs Temperature





Fig. 8 - Frequency response



Unless otherwise specified: R14 = R15 = 1 kΩ, C = 15 pF, pin 16 to VEE; RL = 50Ω, pin 4 to ground.


Curve A: Large Signal Bandwidth Method of Figure 7, VREF = 2 Vp-p offset 1 V above ground

Curve B: Small Signal Bandwidth Method of Figure 7, RL = 250Ω, VREF = 50 mVp-p offset 200 mV above ground.

Curve C: Large and Small Signal Bandwidth Method of Figure 9 (no op amp. RL = 50Ω), RS = 50Ω, VREF = 2V, VS = 100 mVp-p centered at 0V.

Test Circuits

FIGURE 9. Notation Definitions



The resistor tied to pin 15 is to temperature compensate the bias current and may not be necessary for all applications.

$$I_O = K \left(\frac{A_1}{2} + \frac{A_2}{4} + \frac{A_3}{8} + \frac{A_4}{16} + \frac{A_5}{32} + \frac{A_6}{64} + \frac{A_7}{128} + \frac{A_8}{256} \right)$$

where $K \cong \frac{V_{REF}}{R_{14}}$

and $A_N = "1"$ if A_N is at high level
 $A_N = "0"$ if A_N is at low level

FIGURE 10. Relative Accuracy




FIGURE 11. Transient Response and Settling Time




FIGURE 12. Positive V_{REF}




FIGURE 13. Negative V_{REF}





FIGURE 14. Reference Current Slew Rate Measurement



REFERENCE AMPLIFIER DRIVE AND COMPENSATION

The reference amplifier provides a voltage at pin 14 for converting the reference voltage to a current, and a turn-around circuit or current mirror for feeding the ladder. The reference amplifier input current, I_{14} , must always flow into pin 14, regardless of the set-up method or reference voltage polarity.

Connections for a positive voltage are shown in *Figure 12*. The reference voltage source supplies the full current I_{14} . For bipolar reference signals, as in the multiplying mode, R_{15} can be tied to a negative voltage corresponding to the minimum input level. It is possible to eliminate R_{15} with only a small sacrifice in accuracy and temperature drift.

The compensation capacitor value must be increased with increases in R_{14} to maintain proper phase margin; for R_{14} values of 1, 2.5 and 5 k Ω , minimum capacitor values are 15, 37 and 75 pF. The capacitor may be tied to either V_{EE} or ground, but using V_{EE} increases negative supply rejection.

A negative reference voltage may be used if R_{14} is grounded and the reference voltage is applied to R_{15} as shown in *Figure 13*. A high input impedance is the main advantage of this method. Compensation involves a capacitor to V_{EE} on pin 16, using the values of the previous paragraph. The negative reference voltage must be at least 3V above the V_{EE} supply. Bipolar input signals may be handled by connecting R_{14} to a positive reference voltage equal to the peak positive input level at pin 15.

When a DC reference voltage is used, capacitive by pass to ground is recommended. The 5V logic supply is not recommended as a reference voltage. If a well regulated 5V supply which drives logic is to be used as the reference, R_{14} should be decoupled by connecting it to 5V through another resistor and bypassing the junction of the 2 resistors with 0.1 μ F to ground. For reference voltages greater than 5V, a clamp diode is recommended between pin 14 and ground.

If pin 14 is driven by a high impedance such as a transistor current source, none of the above compensation methods apply and the amplifier must be heavily compensated, decreasing the overall bandwidth.

APPLICATION INFORMATION

CIRCUIT DESCRIPTION

The DAC0808 consists of a reference current amplifier, an R-2R ladder, and eight high-speed current switches. For many applications, only a reference resistor and reference voltage need be added.

The switches are noninverting in operation, therefore a high state on the input turns on the specified output current component. The switch uses current steering for high speed, and a termination amplifier consisting of an active load gain stage with unity gain feedback. The termination amplifier holds the parasitic capacitance of the ladder at a constant voltage during switching and provides a low impedance termination of equal voltage for all legs of the ladder.

The R-2R ladder divides the reference amplifier current into binary-related components, which are fed to the switches. Nota that there is always a remainder current which is equal to the last significant bit. This current is shunted to ground, and the maximum output current is 255/256 of the reference amplifier current, or 1.992 mA for a 2.0 mA reference amplifier current if the NPN current source pair is perfectly matched.

OUTPUT VOLTAGE RANGE

The voltage on pin 4 is restricted to a range of -0.6 to 0.5V when $V_{EE} = -5\text{V}$ due to the current switching methods employed in the DAC0808.

The negative output voltage compliance of the DAC0808 is extended to -5V where the negative supply voltage is more negative than -10V . Using a full-scale current of 1.992 mA and load resistor of $2.5\text{ k}\Omega$ between pin 4 and ground will yield a voltage output of 256 levels between 0 and -4.980V . Floating pin 1 does not affect the converter speed or power dissipation. However, the value of the load resistor determines the switching time due to increased voltage swing. Values of R_L up to 500Ω do not significantly affect performance, but a $2.5\text{ k}\Omega$ load increases worst-case setting time to $1.2\text{ }\mu\text{s}$ (when all bits are switched ON). Refer to the subsequent text section on Settling Time for more details output loading.

OUTPUT CURRENT RANGE

The output current maximum rating of 4.2 mA may be used only for negative supply voltages more negative than -7V , due to the increased voltage drop across the resistors in the reference current amplifier.

ACCURACY

Absolute accuracy is the measure of each output current level with respect to its intended value, and is dependent upon relative accuracy and full-scale current drift. Relative accuracy is the measure of each output current level as a fraction of the full-scale current. The relative accuracy of the DAC0808 is essentially constant with temperature due to the excellent temperature tracking of the monolithic resistor ladder. The reference current may drift with temperature, causing a change in the absolute accuracy of output current. However, the DAC0808 has a very low full-scale current drift with temperature.

The DAC0808 series is guaranteed accurate to within $\pm 1/2$ LSB at a full-scale output current of 1.992 mA . This corresponds to a reference amplifier output current drive to the ladder network of 2 mA , with the loss of 1 LSB ($8\text{ }\mu\text{A}$) which is the ladder remainder shunted to ground. The input current to pin 14 has a guaranteed value of between 1.9 and 2.1 mA , allowing some mis-match in the NPN current source pair. The accuracy test circuit is shown in *Figure 10*. The 12-bit converter is calibrated for a full-scale output current of 1.992 mA . This is an optional step since the DAC0808 accuracy is essentially the same between 1.5 and 2.5 mA .

Then the DAC0808 circuits' full-scale current is trimmed to the same value with R_{14} so that a zero value appears at the error amplifier output. The counter is activated and the error band may be displayed on an oscilloscope, detected by comparators, or stored in a peak detector.

Two 8-bit D-to-A converters may not be used to construct a 16-bit accuracy D-to-A converter. 16-bit accuracy implies a total error of $\pm 1/2$ of one part in $65,536$, or $\pm 0.00076\%$, which is much more accurate than the $\pm 0.019\%$ specification provided by the DAC0808.

MULTIPLYING ACCURACY

The DAC0808 may be used in the multiplying mode with 8-bit accuracy when the reference current is varied over a range of 256:1. If the reference current in the multiplying mode ranges from $16\text{ }\mu\text{A}$ to 4 mA , the additional error contributions are less than $1.6\text{ }\mu\text{A}$. This is well within 8-bit accuracy when referred to full-scale.

A monotonic converter is one which supplies an increase in current for each increment in the binary word. Typically, the DAC0808 is monotonic for all values of reference current above 0.5 mA . The recommended range for operation with a DC reference current is 0.5 to 4 mA .

SETTLING TIME

The "worst case" switching condition occurs when all bits are switched "on", which corresponds to a low-high transition for all bits. This time is typically 150 ns for settling to within $\pm 1/2$ LSB for 8-bit accuracy and 100 ns to $1/2$ LSB for 7 and 6-bit accuracy. The turn off is typically under 100 ns . These timers apply when $R_L \leq 500\text{ ohms}$ and $C_0 \leq 25\text{ pF}$.

The test circuit of *Figure 11* requires a smaller voltage swing for the current switches due to internal voltage clamping in the DAC0808. A $1.0\text{-k}\Omega$ load resistor from pin 4 to ground gives a typical settling time of 200 ns .

Thus, it is voltage swing and not the output RC time constant that determines setting time for most applications.

Extra care must be taken in board layout since this is usually the dominant factor in satisfactory test results when measuring settling time.

Short leads, $100\text{ }\mu\text{F}$ supply bypassing for low frequencies, and minimum scope lead length are all mandatory.

PROGRAMMABLE GAIN AMPLIFIER OR DIGITAL ATTENUATOR

When used in the multiplying mode can be applied as a digital attenuator. See Figure 15. One advantage of this technique is that if $R_S = 50$ ohms, no compensation capacitor is needed. The small and large signal band are now identical and are shown in Figure 8C.

The best frequency response is obtained by not allowing I_{14} to reach zero. However, the high impedance node, pin 16, is clamped to prevent saturation and insure fast recovery when the current through R_{14} goes to zero. R_S can be set for a ± 1.0 mA variation in relation to I_{14} . I_{14} can never be negative.

The output current is always unipolar. The quiescent dc output current level changes with the digital word which makes accoupling necessary.

CURRENT TO VOLTAGE CONVERSION

Voltage output of a larger magnitude are obtainable with the circuit of fig. 16 which uses an external operational amplifier as a current to voltage converter. This configuration automatically keeps the output of the DAC0808 ground potential and the operational amplifier can generate a positive voltage limited only by its positive supply voltage. Frequency response and setting time are primarily determined by the characteristics of the operational amplifier. In addition, the operational amplifier must be compensated for unity gain, and in some cases over compensation may be desirable. Note that this configuration results in a positive output voltage only, the magnitude of which is dependent on the digital input. The LM301 can be used in a feedforward mode resulting in a full scale setting time on the order of $2.0 \mu s$.

COMBINED OUTPUT AMPLIFIER AND VOLTAGE REFERENCE

For many of its applications the DAC0808 requires a reference voltage and an operational amplifier. Normally the operational amplifier is used as a current to voltage converter and its output need only go positive. With the popular LM723 voltage regulator both of these functions are provided in a single package with the added bonus of up to 150 mA output current. See Figure 17. The reference

voltage is developed with respect to the negative voltage and appears as a common-mode signal to the reference amplifier in the D-to-A converter. This allows use of its amplifier as a classic current-to-voltage converter with the non-inverting input grounded.

Since $\pm 15V$ and $+5.0V$ are normally available in a combination digital-to-analog system, only the $-5.0 V$ need be developed. A resistor divider is sufficiently accurate since the allowable range on pin 5 is from -2.0 to -8.0 volts. The 5.0 kilohm pulldown resistor on the amplifier output is necessary for fast negative transitions.

Full scale output may be increasing R_O and raising the $+15V$ supply voltage to 35 V maximum. The resistor divider should be altered to comply with the maximum limit of 40 volts across the LM723 C_O may be decreased to maintain the same $R_O \cdot C_O$ product if maximum speed is desired.

PROGRAMMABLE POWER SUPPLY

The circuit of figure 17 can be used as a digitally programmed power supply by the addition of thumb-wheel switches and a BCD-to-binary converter. The output voltage can be scaled in several ways, including 0 to $+25.5$ volts in 0.1 - volt increments, ± 10 mV.

PANEL METER READOUT

The DAC0808 can be used to read out the status of BCD or binary registers or counters a digital control system. The current output can be used to drive directly an analog panel meter. External meter shunts may be necessary if a meter of less than 20 mA full scale is used. Full scale calibration can be done by adjusting R_{14} or V_{ref} (see fig. 18).

CHARACTER GENERATOR

In a character generation system fig. 19 one DAC0808 circuit uses a fixed reference voltage and its digital input defines the starting point for a stroke. The second converter circuit has a ramp input for the reference and its digital input defines the slope of the stroke. Note that this approach does not result in a 16-bit D-to-A converter (see Accuracy Section).

TWO-DIGIT BCD CONVERSION

Two 8-bit, D-to-A converters can be used to build a two digit BCD D-to-A or A-to-D converter (fig. 21). If both outputs feed the virtual ground of an operational amplifier, 10:1 current scaling can be achieved with a resistive current divider. If current output is desired, the units may be operated at full scale current levels of 4.0 mA and 0.4 mA with the outputs connected to sum the currents. The error of the D-to-A converter handling the least significant bits will be scaled down by a factor of ten and thus an DAC0806 may be used for the least significant word.

FIGURE 16.




FIGURE 17. Combined output amplifier and voltage reference circuit






FIGURE 15. Programmable Gain Amplifier or Digital Attenuator Circuit



$$V_0 = 10V \left(\frac{A1}{2} + \frac{A2}{4} + \dots + \frac{A8}{256} \right)$$

FIGURE 18. Panel meter readout circuit



(*) DIGITAL WORD FROM COUNTER/REGISTER

FIGURE 19. Digital summing and character generation






FIGURE 20. Analog product of two digital words (High Speed Operation)



$I_{O2} = K \{A\} \{B\}$

K can be an analog variable

FIGURE 21. Two-digit BCD conversion





MIXED ANALOG - DIGITAL BIPOLAR ARRAYS


- **ADVANCED BIPOLAR TECHNOLOGY :**
 - NPN, $F_T = 3\text{GHz}$
 - 2 METAL LAYER
 - 100MHz, ECL FUNCTIONS
- **FULL ESD PROTECTION**
- **POWER SUPPLY :**
 - MAXIMUM RATINGS = UP TO 15V
 - OPERATING CONDITIONS = 3 TO 12V
- **ANALOG - DIGITAL ARRAYS :**
 - ANALOG TILES
 - ECL TILE FOR HIGH SPEED LOGIC
 - I²L CORE FOR LOW FREQUENCY RANDOM LOGIC
 - POWER TILE WITH 200mA CAPABILITY
- **5 ARRAYS AVAILABLE :**
 - J4, J6, J9, J13, J23 FROM 600 TO 3000 COMPONENTS
- **CAD SOFTWARE SUPPORT :**
 - ADS-PC (analog design system - PC)
 - FULLY INTEGRATED IN PC ENVIRONMENT
 - P-CAD* SOFTWARE, FOR SCHEMATIC CAPTURE, SIMULATION, AND LAYOUT
- **OPERATING TEMPERATURE RANGE :**
 - COMMERCIAL : 0 TO 70C
 - INDUSTRIAL : - 40 TO + 85C
 - MILITARY : - 55 TO + 125C
- **PACKAGE OPTIONS**
 - DIL : PLASTIC OR CERAMIC
 - SMD : SO, PLCC, LCCC, QFP

USIC PRODUCTS DESCRIPTION

SGS-THOMSON Microelectronics introduces the mixed analog-digital arrays developed on a 3GHz process. Using the expertise in bipolar arrays, SGS-THOMSON has developed this new series to offer a product taking the leading edge of any technology :

- High speed process (NPN, $F_T = 3\text{GHz}$)
- Architecture with tile concept to improve the efficiency of the placement and routing
- 2 customized metal layers with 4 masks to personalize (contact, M1, via, M2)
- Complete CAD system on a PC from schematic capture up to the layout.

Figure 1 : Example of TSFJ13 architecture.



E89TSFJ-01

TSFJ ARCHITECTURE

TECHNOLOGY

TSFJ series developed by SGS-THOMSON is using an advanced bipolar process with high frequency performance (NPN, $F_t = 3\text{GHz}$). With a double metal layer the parasitic elements are minimized to improve the layout density and to increase the performances.

The process is very well suited for accurate analog bipolar design. The other key feature is introduced with the digital capability using either ECL functions or I²L ones.

Thanks to protection network placed on each input pad, the complete TSFJ series is protected against ESD parasitic effects.

TILE ARCHITECTURE

The TSFJ series has an architecture based on a tile concept in order to take advantage of efficient layout.


For SGS-THOMSON a tile is an optimized placement of basic components such as transistors, resistors, and capacitors, with no routing done in advance. When customisation is prepared, the designer optimized the routing of each tile according to his needs.

6 different types of tiles have been developed :

- LINEAR TILE, optimized for analog functions (op amps, comparators, ...)

- 6 standard NPN ($h_{FE} = 105$, and $I_c = 100\text{A}$)
- 2 low noise NPN
- 7 lateral PNP ($h_{FE} = 52$, and $I_c = 1\text{A}$)
- 44 resistances from 100 ohms to $50\text{K}\Omega$
- POWER TILE, optimized for power interface capability ;
 - 4 standard substrate PNP
 - 1 power substrate PNP ($I_{KF} = 10\text{mA}$)
 - 1 power NPN ($I_{KF} = 314\text{mA}$)
 - 1 medium power NPN ($I_{KF} = 78\text{mA}$)
 - 3 std NPN
- I²L LOGIC TILE, optimized to implement random logic using standard I²L functions (NAND, AND, NOR, OR, Flip-flop, ...)
 - row of I²L operators
- ECL LOGIC TILE, optimized for high speed logic up to 100MHz
 - equivalent to 1 D flip-flop or 5 NOR gates
- BUILT-IN FUNCTION TILES, a certain number of predefined tile have been created to fulfill some specific analog requests such as ;
 - 1 bandgap voltage reference
 - 1 oscillator (RC or quartz)
 - 1 voltage regulator
 - 1 R-2R resistor ladder for 6 bits DAC
- RESISTOR/CAPACITOR TILE, optimized for RC network or compensation capacitor purpose
 - 2.5pF and 7pF capacitor available

Figure 2 : Example of a symbolic Linear Tile.



LINEAR TILE AFTER CMP139X LAYOUT

E89TSFJ-02

TSFJ SERIES

Figure 3 : TSFJ Series : The Available Tiles.

Tiles	Nb Components	J04	J06	J09	J13	J23
ECL	86			4	4	5
I2L	9	6	15	18	36	54
HF	46			1	1	1
CAPRES	24			2	2	
REFECL	31			1	1	1
DAC	33			1	1	
R2R	46					1
LIN	59	6	8	10	14	24
RES	21	1	1			4
PWR	34	1	2	2	2	4
PWR1	34	1	2	2	2	4
BANDGAP	37	1	1	1	1	1
OSCIL	23	1	1	1	1	1
PROTECA	2	7	8	11	13	18
PROTECB	2	7	7	11	13	18
CAP1	1	4	6	8	8	10
CAP2	2	2	4	2	4	9
CAPAS	3		1			
DIODES	2	2	4	4	4	8
PUISS	3	1				
ALIM	40		1	1	1	2
TOTAL :		600	919	1554	1964	3067

E88TSFJ-03

Figure 4 : TSFJ Series : The Transistors.

Components	J04	J06	J09	J13	J23
NPN 5mA	54	79	201	225	331
NPN 16mA	14	18	24	32	52
NPN 50mA	2	4	4	4	8
NPN 100mA	2	2	2	2	4
NPN 200mA	2	4	4	4	8
LATERAL PNP 60μA	50	68	83	111	184
SUBSTRATE PNP	8	16	16	16	32
SUBSTRATE PNP 10mA	2	4	4	4	8

E88TSFJ-04

Figure 5 : TSFJ Series : The Resistors.
(high values)

Components	J04	J06	J09	J13	J23
3KΩ RI	0	0	10	10	10
5KΩ RI	36	56	64	80	136
8KΩ RI	0	0	18	18	18
10KΩ RI	64	80	96	128	202
40KΩ RI	0	2	2	2	2
50KΩ RI	0	4	4	4	4
50KΩ SB	24	32	40	56	88
100KΩ SB	4	4	12	12	20

(medium and low values)

Components	J04	J06	J09	J13	J23
30Ω PL	9	17	17	17	33
100Ω PL	60	80	116	156	260
200Ω PL	0	0	16	16	20
300Ω PL	0	0	9	9	8
1KΩ BEX	130	182	398	470	720

E88TSFJ-05

ADS-PC : ANALOG DESIGN SYSTEM - PC

The TSFJ series is fully supported by a complete Computer Aided Design (CAD) system. The ADS-PC tool offers capabilities of schematic entry, analog and digital simulation and symbolic layout, using a standard software package from PCAD.

The ADS-PC software requires a low cost IBM PC AT3 or fully compatible with the following configuration :

- 640 KO RAM, coprocessor 80287
- optional : 80386 and 80387 accelerator boards
- 2MB EMS board

- microsoft parallel mouse
- EGA graphic monitor
- 30 MO hard disk
- laser jet printer

Checkings and mask generation are implemented on DEC™ VAX™ computer systems.

SCHEMATIC GRAPHIC CAPTURE

PC-CAPS™ software, from P-CAD™, provides capture of schematic circuit diagram, allowing the circuit description in a hierarchical way* and using either macrocell from ST library or basic array components.

A database is generated (netlist extraction) for simulation and symbolic layout.

* (symbols can be created to represent schematic designs and can be used as components in higher-level schematic designs)

ANALOG SIMULATION

The analog simulation is performed using PSPICE™* software and the models library for basic components and macrocells. The result analysis is performed using graphic representation on listing edition.

* from MICROSIM

PSPICE input files are the net list from schematic capture, command file, configuration file and simulation environment (active device level description, technology worst cases...).

DIGITAL SIMULATION

PC-LOGS™, from P-CAD™, is a logic simulation program providing primitive symbols library and using commands interactively or in batch mode to set up and perform a simulation.


Simulation results can be displayed to the screen in graphic or tabular forms. PC-LOGS inputs are of two types : a verified netlist and user commands.

PLACEMENT AND ROUTING

PC-CARDS™, from P-CAD™, is built around an intelligent database that continually keeps track of components and connectivities.

The on-screen menu includes commands to draw, edit, move, delete, zoom in and out, view selected window.

Figure 6 : ADS - PC Design Flow.



E89TSFJ-06

CUSTOMER DESIGN INTERFACE

SGS-THOMSON has developed several interfaces for customers, giving them easy and flexible design approaches for TSFJ mixed analog/ digital bipolar arrays.

User can access ADS-PC system ;
 - via the SGS-THOMSON Design centers

- via CAE workstations using a PC configuration and the P-CAD™ software package

According to all of these design possibilities, SGS-THOMSON defined 2 main customer interfaces. Next figure outlines these interfaces. Each interface delimits the responsibilities of customer and SGS-THOMSON during circuit development flow.

	Interface 2	Interface 3
Definition of Circuit Specifications	Customer	Customer
Electrical Description (analog + digital)	Customer	Customer
Test Procedure	Customer	Customer
Graphic Capture + Input Signal Entry	ST	Customer
Design Verification	ST	Customer
Simulation (analog + digital)	ST	Customer
Approval	Customer	Customer/ST
Place and Route	ST	Customer
Final Design Release	Customer	Customer/ST
Test Program Generation + Test Tooling	ST	ST
Mask Tooling	ST	ST
Prototype Manufacturing	ST	ST
Prototype Delivery	ST	ST

With interface 3, design can be done either at SGS-THOMSON Microelectronics design center facilities or at customer location.

ABSOLUTE MAXIMUM RATINGS (note 1) $T_{amb} = 25^{\circ}C$, Voltage Referenced to V-

Symbol	Parameter	Value		Unit
		Min.	Max.	
V+	Supply Voltage	- 0.5	+ 15	V
T _{stg}	Storage Temperature (ceramic)	- 60	+ 150	°C
	Storage Temperature (plastic)	- 40	+ 125	°C

Note : 1. Stresses above those listed order "maximum rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these on any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED DC OPERATING CONDITIONS, Voltage Referenced to V-

Symbol	Parameter		Value			Unit
			Min.	Typ.	Max.	
V+	Operating Supply Voltage		3		12	V
T _{amb}	Operating Ambient Temperature	Military	- 55		+125	°C
		Industrial	- 40		+ 85	
		Commercial	0		+ 70	

DC GENERAL ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Test Conditions	Value			Unit
			Min.	Typ.	Max.	
	Resistors					
P ₊	P ₊ Diffusion	Resistor Value Range Absolute Accuracy Matching (note 1) Matching (note 2) Temperature Coefficient (1 st order)	30		420 ± 25 ± 2 ± 6 0.12	Ω % % % %/°C
B _{ext}	Extrinsic Base Region	Resistor Value Range Absolute Accuracy Matching (1) Matching (2) Temperature Coefficient (1 st order)	270		5000 ± 15 ± 2 ± 6 0.09	Ω % % % %/°C
R _I	Implanted Resistor	Resistor Value Range Absolute Accuracy Matching (1) Matching (2) Temperature Coefficient (1 st order)	5		50 ± 15 ± 2 ± 6 0.21	KΩ % % % %/°C
B _{INT}	Intrinsic Base Region	Resistor Value Range Absolute Accuracy Matching (1) Matching (2)	50		100 ± 25 ± 2 ± 6	KΩ % % %
	Capacitors	Capacitor Value Range Absolute Accuracy	2.5		7 ± 20	pF %
V ₊		Maximum Operating Voltage			20	V
N _{BPC1} V _{BCB0} V _{BCE0} V _{BCE0} H _{FE} I _{KF}	Breakdown Voltage Breakdown Voltage Breakdown Voltage Current Gain Knee Current	std NPN Transistor (note 3) Collector-base Collector-emitter Collector-substrate @ I _c = 100μA	40 18 40	100 5.6		V V V mA
NPWR V _{BCB0} V _{BCE0} V _{BCE0} H _{FE} I _{KF}	Breakdown Voltage Breakdown Voltage Breakdown Voltage Current Gain Knee Current	Power NPN Transistor (note 3) Collector-base Collector-emitter Collector-substrate @ I _c = 10mA	40 18 40	140 314		V V V mA

- Notes=**
1. matching between 2 resistors of the same value, closed to each other and with the same orientation on the die.
 2. matching between 2 resistors of different values, close one from the other and with the same orientation on the die.
 3. for more informations refer to the TSFJ user's manual.
 4. voltage references are provided by an "ECL reference" macrocell (REFECL) built on a specific tile
 5. input voltages could be supplied by a specific tile called HFECL.
 6. output levels are not compatible with standard 10K, 100K ECL series.

DC GENERAL ELECTRICAL CHARACTERISTICS (continued)

Symbol	Parameter	Test Conditions	Value			Unit
			Min.	Typ.	Max.	
PNPS		Substrate PNP Transistor (note 3)				
V _{BCB0}	Breakdown Voltage	Collector-base	40			V
V _{BCE0}	Breakdown Voltage	Collector-emitter	18			V
V _{BCS0}	Breakdown Voltage	Collector-substrate	40			V
H _{FE}	Current Gain	@ I _c = 1μA		160		
I _{KF}	Knee Current			40		μA
V _R	V _{reference}	ECL Cells (V ₊ = 5V ± 10%)		.97		V
V _{T1}	V _{reference}	Voltage Reference (note 4)		3.92		V
V _{T2}	V _{reference}	Voltage Reference (note 4)		3.20		V
V _{IL}	Input Voltage	(note 5)			3.6	V
V _{IH}	Input Voltage	(note 5)	4.3			V
V _{OL}	Output Voltage	(note 6)			3.6	V
V _{OH}	Output Voltage	(note 6)	4.3			V

- Notes :**
1. matching between 2 resistors of the same value, closed to each other and with the same orientation on the die.
 2. matching between 2 resistors of different values, close one from the other and with the same orientation on the die.
 3. for more informations refer to the TSFJ user's manual.
 4. voltage references are provided by an "ECL reference" macrocell (REFECL) built on a specific tile.
 5. input voltages could be supplied by a specific tile called HFECL.
 6. output levels are not compatible with standard 10K, 100K ECL series.

DIGITAL LIBRARY AC ELECTRICAL CHARACTERISTICS ABSTRACT

(unless otherwise specified, T_{amb} = 25°C, typical process)

Symbol	Parameter	Test Conditions	Value			Unit
			Min.	Typ.	Max.	
		ECL CELLS				
V _S	Voltage Swing			600		mV
T _G	Toggle Frequency	D Type Flip-flop			100	MHz
t _{PLH}	Propagation Delay	NAND2, (FO = 1)		1.1		ns
t _{PHL}	Propagation Delay	NAND2, (FO = 1)		3.2		ns
		I2L CELLS (note 7)				
T _G	Toggle Frequency	D Type Flip-flop @ Injection = 0.1μA @ Injection = 1μA @ Injection = 10μA			20 160 600	KHz KHz KHz

- Note :** 7. I2L cells have been characterised between 0.1μA and 100μA.

ANALOG LIBRARY, AC ELECTRICAL CHARACTERISTICS ABSTRACT

 (unless otherwise specified, $T_{amb} = 25^{\circ}\text{C}$, typical process)

JOPA1 (programmable operational amplifier) $V_{CC} \pm 6\text{V}$, $I_{set} = 20\mu\text{A}$

Symbol	Parameter	Test Conditions	Typical Value	Unit
B	Unity Gain Bandwidth	$R_L = 5\text{K}\Omega$; $C_L = 20\text{pF}$	1	MHz
ϕM	Phase Margin	$A_v = 1$; $R_L = 5\text{K}\Omega$; $C_L = 20\text{pF}$	60	
Svo	Slew Rate	$A_v = 1$; $R_L = 5\text{K}\Omega$; $C_L = 20\text{pF}$	0.35	V/ μs
A_v	Open-loop Voltage Gain	$R_L = 5\text{K}\Omega$; $C_L = 20\text{pF}$	90	dB

JCOMP1 (programmable voltage comparator - LM139 type)

Symbol	Parameter	Test Conditions	Typical Value	Unit
tref	Large Signal Response Time	$R_L = 5\text{K}\Omega$; $C_L = 2\text{pF}$ with Overdrive : 100mV	300	ms
tre	Small Signal Response Time	$R_L = 5\text{K}\Omega$; $C_L = 2\text{pF}$ with Overdrive : 5mV	1	μs
AVD	Large Signal Voltage Gain		87	dB

HIGH FREQUENCY ANALOG BIPOLAR ARRAYS

The K09 array is manufactured using a very high frequency technology (Ft of NPN = 3GHz) which allows a 15V maximum supply operating voltage.

- TECHNOLOGY HF2C, 2 METAL LAYERS
- 1 METAL LAYER TO CUSTOMIZED
- 28 BONDING PADS (maximum)
- 188 NPN TRANSISTORS
- 28 PNP TRANSISTORS (placed in peripheral)
- 686 RESISTORS
- MAXIMUM SUPPLY VOLTAGE = 15V

DESCRIPTION

The K09 array is a prediffused bipolar array of components allowing the user to design his specific applications in a short cycle time and with a minimum risk of errors.

The K09 array from SGS-THOMSON Microelectronics is specially intended for use in video, telecom-

munication, instrumentation and other high frequency applications, but it could be used with benefit for low frequency applications.

Using kit parts for breadboard, the designer has the capability to validate the schematics in the final application environment.

ANALOG ARRAY :


The structure of the K09 based on a regular matrix of 3 x 7 tiles, improves the efficiency of the layout.

Each tile contains :

- 6 QN1 type NPN transistors
- 2 QN2 type NPN transistors
- 100, 200, 400 and 800 P+ type resistors, 1K, 2K, 4K, 8K and 16K Pextrinsec base resistors.

2 independent resistor tubs allow to place 2 positive power supplies if required.

Figure 1 : K09 array architecture.



E89K09-01

MAXIMUM VOLTAGE

Volts	NPN	PNP
Collector-base	25	25
Collector-emitter	15	15
Collector-substrate	25	
Base-substrate		25
Emitter-base	5.8	
Base-emitter		25

Resistor voltage = 20V maximum.
 Capacitor voltage = ± 20V maximum.

ELECTRICAL CHARACTERISTICS

Current Gain (hFE)		Resistor Tolerances	Resistors Matching
NPN	110 (@.1mA < I < 1mA)	± 25%	Same Value Resistor = ± 2%
PNP	60 (@ I = 10µA)		
(Ft) _{NPN}	3GHz (@ I = 1mA)		Different Value Resistor = ± 5%
(Ft) _{PNP}	10MHz (@ I = 10µA)		

DEVICES MODELING


All basic components are available with SPICE models, for the 4 different kinds of transistors, the parameters are :

Symbol	Parameter	QN1	QN2	QN4	PNP	Unit
I _s	Transport Saturation Current (10 ⁻¹⁶)	2.1	4.19	10.5	0.5	A
B _F	Ideal Maximum Forward Beta	136	136	136	73	
V _{AF}	Forward Early Voltage	35	35	35	41	V
I _{KF}	Knee Current	14.7	29.4	73.5	43.10 ⁻³	mA
R _B	Zero Bias Resistance	292	146	58.4	190	Ω
R _{BM}	Minimum Base Resistance	56.5	28.2	11.3	61.3	Ω
R _E	Emitter Resistance	9.8	4.9	1.96	8.90	Ω
R _C	Collector Resistance	79.5	53.9	32.6	8	Ω

3A POWER OPERATIONAL AMPLIFIER

- OUTPUT CURRENT UP TO 3A
- LARGE COMMON-MODE AND DIFFERENTIAL MODE RANGES
- SOA PROTECTION
- THERMAL PROTECTION
- $\pm 18V$ SUPPLY

superior performance wherever an operational amplifier/power booster combination is required.



The L165 is a monolithic integrated circuit in Pentawatt® package, intended for use as power operational amplifier in a wide range of applications, including servo amplifiers and power supplies. The high gain and high output power capability provide

ABSOLUTE MAXIMUM RATINGS

V_s	Supply voltage	± 18	V
$V_5 - V_4$	Upper power transistor V_{CE}	36	V
$V_4 - V_3$	Lower power transistor V_{CE}	36	V
V_i	Input voltage	V_s	
V_i	Differential input voltage	± 15	V
I_o	Peak output current (internally limited)	3.5	A
P_{tot}	Power dissipation at $T_{case} = 90^\circ C$	20	W
T_{stg}, T_j	Storage and junction temperature	-40 to 150	$^\circ C$

APPLICATION CIRCUITS

Figure 1 : Gain > 10.







Figure 2 : Unity gain configuration.



CONNECTION DIAGRAM
(top view)



SCHEMATIC DIAGRAM



THERMAL DATA

$R_{th(j-case)}$	Thermal resistance junction-case	max	3	°C/W
------------------	----------------------------------	-----	---	------

ELECTRICAL CHARACTERISTICS ($V_S = \pm 15\text{ V}$, $T_j = 25\text{ }^\circ\text{C}$ unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit	
V_S	Supply Voltage		± 6		± 18	V	
I_d	Quiescent Drain Current	$V_S = \pm 18\text{ V}$		40	60	mA	
I_b	Input Bias Current			0.2	1	μA	
V_{oS}	Input Offset Voltage			± 2	± 10	mV	
I_{oS}	Input Offset Current			± 20	± 200	nA	
SR	Slew-rate		$G_v = 10$		8		V/ μs
		$G_v = 1\text{ }(^{\circ})$		6			
V_o	Output Voltage Swing	$f = 1\text{ kHz}$ $I_p = 0.3\text{ A}$ $I_p = 3\text{ A}$		27 24		V_{PP}	
		$f = 10\text{ kHz}$ $I_p = 0.3\text{ A}$ $I_p = 3\text{ A}$		27 23		V_{PP}	
R	Input Resistance (pin 1)	$f = 1\text{ KHz}$	100	500		K Ω	
G_v	Voltage Gain (open loop)			80		dB	
e_N	Input Noise Voltage	B = 10 to 10 000 Hz		2		μV	
i_N	Input Noise Current			100		pA	
CMR	Common-mode Rejection	$R_g \leq 10\text{ K}\Omega$ $G_v = 30\text{ dB}$		70		dB	
SVR	Supply Voltage Rejection	$R_g = 22\text{ K}\Omega$ $V_{\text{ripple}} = 0.5\text{ V}_{\text{rms}}$ $f_{\text{ripple}} = 100\text{ Hz}$	$G_v = 10$		60	dB	dB
			$\text{dBG}_v = 100$		40		dB
	Efficiency	$f = 1\text{ kHz}$ $R_L = 4\text{ }\Omega$	$I_p = 1.6\text{ A}$; $P_o = 5\text{ W}$ $I_p = 3\text{ A}$; $P_o = 18\text{ W}$		70		%
T_{sd}	Thermal Shut-down Case Temperature	$P_{\text{tot}} = 12\text{ W}$		110		$^\circ\text{C}$	
		$P_{\text{tot}} = 6\text{ W}$		130			

Figure 3 : Open loop frequency response.




Figure 4 : Closed loop frequency response (circuit of figure 2).




Figure 5 : Large signal frequency response.




Figure 6 : Maximum output current vs. voltage [VCE] across each output transistor.




Figure 7 : Safe operating area and collector characteristics of the protected power transistor.




Figure 8 : Maximum allowable power dissipation vs. ambient temperature.






Figure 9 : Bidirectional DC motor control with TTL/CMOS/ μ P compatible inputs.



Must be $V_{S2} \geq V_{S1}$ E1, E2 = logic inputs
 V_{S1} = logic supply voltage

Figure 10 : Motor current control circuit with external power transistors ($I_{\text{motor}} > 3.5\text{A}$).



D1 to D4 : $V_F \leq 1.2 @ I = 4\text{A}$
 $\text{trr} \leq 500 \text{ ns}$

Note : The input voltage level is compatible with L291 (5-BIT D/A converter).

The transfer function is : $\frac{I_M}{V_i} = \frac{R_4}{R_x R_3}$

Figure 11 : High current tracking regulator.




Figure 12 : Bidirectional speed control of DC motor (Compensation networks not shown).




Figure 13 : Split power supply.





Figure 14 : Power squarewave oscillator with independent adjustments for frequency and duty-cycle.



P1 : duty-cycle adjust


P2 : frequency adjust ($f = 700 \text{ Hz}$ with $C1 = 10 \text{ nF}$, $P2 = 100 \text{ K}\Omega$, $f = 25 \text{ Hz}$ with $C1 = 10 \text{ nF}$, $P2 = 0$)

5-5381

ADJUSTABLE VOLTAGE AND CURRENT REGULATOR

- ADJUSTABLE OUTPUT CURRENT UP TO 2 A (GUARANTEED UP TO $T_j = 150\text{ }^\circ\text{C}$)
- ADJUSTABLE OUTPUT VOLTAGE DOWN TO 2.85 V
- INPUT OVERVOLTAGE PROTECTION (UP TO 60 V, 10 ms)
- SHORT CIRCUIT PROTECTION
- OUTPUT TRANSISTOR S.O.A. PROTECTION
- THERMAL OVERLOAD PROTECTION
- LOW BIAS CURRENT ON REGULATION PIN
- LOW STANDBY CURRENT DRAIN

metal case. Current limiting, power limiting, thermal shutdown and input overvoltage protection (up to 60 V) make the L200 virtually blow-out proof. The L200 can be used to replace fixed voltage regulators when high output voltage precision is required and eliminates the need to stock a range of fixed voltage regulators.



DESCRIPTION

The L200 is a monolithic integrated circuit for voltage and current programmable regulation. It is available in Pentawatt[®] package or 4-lead TO-3


ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V_i	DC Input Voltage	40	V
V_i	Peak Input Voltage (10 ms)	60	V
ΔV_{I-o}	Dropout Voltage	32	V
I_o	Output Current	internally limited	
P_{tot}	Power Dissipation	internally limited	
T_{stg}	Storage Temperature	- 55 to 150	°C
T_{op}	Operating Junction Temperature for L200C	- 25 to 150	°C
	for L200	- 55 to 150	°C

THERMAL DATA


			TO-3	Pentawatt [®]
$R_{thj-case}$	Thermal Resistance Junction-case	Max	4 °C/W	3 °C/W
$R_{thj-amb}$	Thermal Resistance Junction-ambient	Max	35 °C/W	50 °C/W

CONNECTION DIAGRAMS AND ORDER CODES (top views)



Type	Pentawatt®	TO-3
L200		L200 T
L200 C	L200 CH L200 CV	L200 CT

BLOCK DIAGRAM



APPLICATION CIRCUITS

Figure 1 : Programmable Voltage Regulator with Current Limiting.






Figure 2 : Programmable Current Regulator.



SCHEMATIC DIAGRAM

ELECTRICAL CHARACTERISTICS ($T_{amb} = 25\text{ }^{\circ}\text{C}$, unless otherwise specified)

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
--------	-----------	-----------------	------	------	------	------

VOLTAGE REGULATION LOOP

I_d	Quiescent Drain Current (pin 3)	$V_i = 20\text{ V}$		4.2	9.2	mA
e_N	Output Noise Voltage	$V_o = V_{ref}$ $B = 1\text{ MHz}$ $I_o = 10\text{ mA}$		80		μV
V_o	Output Voltage Range	$I_o = 10\text{ mA}$	2.85		36	V
$\frac{\Delta V_o}{V_o}$	Voltage Load Regulation (note 1)	$\Delta I_o = 2\text{ A}$ $\Delta I_o = 1.5\text{ A}$		0.15 0.1	1 0.9	%
$\frac{\Delta V_i}{\Delta V_o}$	Line Regulation	$V_o = 5\text{ V}$ $V_i = 8\text{ to }18\text{ V}$	48	60		dB
SVR	Supply Voltage Rejection	$V_o = 5\text{ V}$ $\Delta V_i = 10\text{ V}_{pp}$ $f = 100\text{ Hz}$ (note 2) $I_o = 500\text{ mA}$	48	60		dB
ΔV_{-o}	Droopout Voltage between Pins 1 and 5	$I_o = 1.5\text{ A}$ $\Delta V_o \leq 2\%$		2	2.5	V
V_{ref}	Reference Voltage (pin 4)	$V_i = 20\text{ V}$ $I_o = 10\text{ mA}$	2.64	2.77	2.86	V

ELECTRICAL CHARACTERISTICS (continued)

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
ΔV_{ref}	Average Temperature Coefficient of Reference Voltage	$V_i = 20\text{ V}$ $I_o = 10\text{ mA}$ for $T_j = -25\text{ to }125\text{ }^\circ\text{C}$ for $T_j = 125\text{ to }150\text{ }^\circ\text{C}$		-0.25 -1.5		mV/°C mV/°C
I_4	Bias Current at Pin 4			3	10	μA
$\frac{\Delta I_4}{\Delta T \cdot I_4}$	Average Temperature Coefficient (pin 4)			-0.5		%/°C
Z_o	Output Impedance	$V_i = 10\text{ V}$ $I_o = 0.5\text{ A}$	$V_o = V_{ref}$ $f = 100\text{ Hz}$		1.5	m Ω

CURRENT REGULATION LOOP

V_{sc}	Current Limit Sense Voltage between Pins 5 and 2	$V_i = 10\text{ V}$ $I_5 = 100\text{ mA}$	$V_o = V_{ref}$	0.38	0.45	0.52	V
$\frac{\Delta V_{sc}}{\Delta T \cdot V_{sc}}$	Average Temperature Coefficient of V_{sc}				0.03		%/°C
$\frac{\Delta I_o}{I_o}$	Current Load Regulation	$V_i = 10\text{ V}$ $I_o = 0.5\text{ A}$ $I_o = 1\text{ A}$ $I_o = 1.5\text{ A}$	$\Delta V_o = 3\text{ V}$		1.4 1 0.9		% % %
I_{sc}	Peak Short Circuit Current	$V_i - V_o = 14\text{ V}$ (pins 2 and 5 short circuited)				3.6	A

Note 1 A load step of 2 A can be applied provided that input-output differential voltage is lower than 20 V (see Figure 3)

Note 2 The same performance can be maintained at higher output levels if a bypassing capacitor is provided between pins 2 and 4.

Figure 3 : Typical Safe Operating Area Protection.




Figure 4 : Quiescent Current vs. Supply Voltage.




Figure 5 : Quiescent Current vs. Junction Voltage.




Figure 6 : Quiescent Current vs. Output Current.




Figure 7 : Output Noise Voltage vs. Output Voltage.




Figure 8 : Output Noise Voltage vs. Frequency.




Figure 9 : Reference Voltage vs. Junction Temperature.




Figure 10 : Voltage Load Regulation vs. Junction Temperature.




Figure 11 : Supply Voltage Rejection vs. Frequency.




Figure 12 : Dropout Voltage vs. Junction Temperature.




Figure 13 : Output Impedance vs. Frequency.




Figure 14 : Output Impedance vs. Output Current.




Figure 15 : Voltage Transient Response.




Figure 16 : Load Transient Response.




Figure 17 : Load Transient Response.





Figure 18 : Current Limit Sense Voltage vs. Junction Temperature.



APPLICATION CIRCUITS

Figure 19 : Programmable Voltage Regulator.




Figure 20 : P.C. Board and Components Layout of Figure 19.




Figure 21 : High Current Voltage Regulator with Short Circuit Protection.




Figure 22 : Digitally Selected Regulator with Inhibit.





Figure 23 : Programmable Voltage and Current Regulator.



Note : Connecting point A to a negative voltage (for example $-3\text{ V}/10\text{ mA}$) it is possible to extend the output voltage range down to 0 V and to obtain the current limiting down to this level (output short-circuit condition).

Figure 24 : High Current Regulator with NPN Pass Transistor.




Figure 25 : High Current Tracking Regulator.




Figure 26 : High Input and Output Voltage.





Figure 27 : Constant Current Battery Charger.



The resistors R_1 and R_2 determine the final charging voltage and R_{sc} the initial charging current. D_1 prevents discharge of the battery through the regulator.

The resistor R_L limits the reverse currents through the regulator (which should be 100 mA max) when the battery is accidentally reverse connected. If R_L is in series with a bulb of 12 V/50 mA rating this will indicate incorrect connection.

Figure 28 : 30 W Motor Speed Control.




Figure 29 : Low Turn on.





Figure 30 : Light Controller.




DUAL POWER OPERATIONAL AMPLIFIERS

- OUTPUT CURRENT TO 1A
- OPERATES AT LOW VOLTAGES
- SINGLE OR SPLIT SUPPLY
- LARGE COMMON-MODE AND DIFFERENTIAL MODE RANGE
- GROUND COMPATIBLE INPUTS
- LOW SATURATION VOLTAGE
- THERMAL SHUTDOWN

The L272 and L272M are monolithic integrated circuits in powerdip and minidip packages intended for use as power operational amplifiers in a wide range of applications including servo amplifiers and power supplies, compact disc, VCR, etc.


The high gain and high output power capability provide superior performance whatever an operational amplifier/power booster combination is required.




ABSOLUTE MAXIMUM RATINGS

V_s	Supply voltage	28	V
V_i	Input voltage	V_s	
V_d	Differential input voltage	$\pm V_s$	
I_o	DC output current	1	A
I_p	Peak output current (non repetitive)	1.5	A
P_{tot}	Power dissipation at $T_{amb} = 80^\circ\text{C}$ (L272), $T_{amb} = 50^\circ\text{C}$ (L272M)	1	W
	$T_{case} = 75^\circ\text{C}$ (L272)	5	W
T_{stg}, T_j	Storage and junction temperature	-40 to 150	$^\circ\text{C}$

BLOCK DIAGRAM




L272




L272M

CONNECTION DIAGRAM
(Top view)



SCHEMATIC DIAGRAM (one only)



THERMAL DATA

			Powerdip	Minidip
$R_{th\ J-case}$	Thermal resistance junction-pins	max	15°C/W	* 70°C/W
$R_{th\ J-amb}$	Thermal resistance junction-ambient	max	70°C/W	100°C/W

* Thermal resistance junction-pin 4

ELECTRICAL CHARACTERISTICS ($V_s = 24V$, $T_{amb} = 25^\circ C$ unless otherwise specified)

Parameter	Test Conditions	Min.	Typ.	Max.	Unit	
V_s Supply voltage		4		28	V	
I_s Quiescent drain current	$V_o = \frac{V_s}{2}$	$V_s = 24V$	8	12	mA	
		$V_s = 12V$	7.5	11	mA	
I_b Input bias current			0.3	2.5	μA	
V_{os} Input offset voltage			15	60	mV	
I_{os} Input offset current			50	250	nA	
SR Slew rate			1		V/ μs	
B Gain-bandwidth product			350		KHz	
R_I Input resistance		500			K Ω	
G_V O.L. voltage gain	$f = 100Hz$	60	70		dB	
	$f = 1KHz$		50		dB	
e_N Input noise voltage	$B = 20KHz$		10		μV	
I_N Input noise current	$B = 20KHz$		200		pA	
CRR Common Mode rejection	$f = 1KHz$	60	75		dB	
SVR Supply voltage rejection	$f = 100Hz$ $R_G = 10K\Omega$ $V_R = 0.5V$	$V_s = 24V$ $V_s = \pm 12V$ $V_s = \pm 6V$	54	70		dB
				62		dB
				56		dB
V_o Output voltage swing		$I_D = 0.1A$ $I_D = 0.5A$	21	23		V
				22.5		V
C_s Channel separation	$f = 1KHz$; $R_L = 10\Omega$; $G_V = 30dB$ $V_s = 24V$ $V_s = \pm 6V$		60		dB	
d Distortion	$f = 1KHz$ $V_s = 24V$	$G_V = 30dB$ $R_L = \infty$	0.5		%	
T_{sd} Thermal shutdown junction temperature			145		$^\circ C$	

Fig. 1 - Quiescent current vs. supply voltage




Fig. 2 -- Quiescent drain current vs. temperature




Fig. 3 - Open loop voltage gain




Fig. 4 - Output voltage swing vs. load current




Fig. 5 -- Output voltage swing vs. load current




Fig. 6 - Supply voltage rejection vs. frequency




Fig. 7 - Channel separation vs. frequency





Fig. 8 - Common mode rejection vs. frequency



APPLICATION SUGGESTION


NOTE

In order to avoid possible instability occurring into final stage the usual suggestions for the linear power stages are useful, as for instance:

- layout accuracy;

- A 100nF capacitor connected between supply pins and ground;
- booucherot cell (0.1 to 0.2 μ F + 1 Ω series) between outputs and ground or across the load.

Fig. 9 - Bidirectional DC motor control with μ P compatible inputs



V_{S1} = logic supply voltage
 Must be $V_{S2} > V_{S1}$
 E1, E2 = logic inputs

Fig. 10 - Servocontrol for compact-disc




Fig. 11 - Capstan motor control in video recorders






Fig. 12 - Motor current control circuit



Note: The input voltage level is compatible with L291 (5-BIT D/A converter)

Fig. 13 - Bidirectional speed control of DC motors.

For circuit stability ensure that $R_x > \frac{2R_3 \cdot R_1}{R_M}$ where R_M = internal resistance of motor. The voltage available at the terminals of the motor is $V_M = 2 \left(V_i - \frac{V_s}{2} \right) + |R_o| \cdot I_M$ where $|R_o| = \frac{2R_3 \cdot R_1}{R_x}$ and I_M is the motor current.



HIGH CURRENT SWITCHING REGULATORS

- 4 A OUTPUT CURRENT
- 5.1 V TO 40 V OUTPUT VOLTAGE RANGE
- 0 TO 100 % DUTY CYCLE RANGE
- PRECISE ($\pm 2\%$) ON-CHIP REFERENCE
- SWITCHING FREQUENCY UP TO 200 KHz
- VERY HIGH EFFICIENCY (UP TO 90 %)
- VERY FEW EXTERNAL COMPONENTS
- SOFT START
- RESET OUTPUT
- EXTERNAL PROGRAMMABLE LIMITING CURRENT (L296P)
- CONTROL CIRCUIT FOR CROWBAR SCR
- INPUT FOR REMOTE INHIBIT AND SYNCHRONOUS PWM
- THERMAL SHUTDOWN

The L296 and L296P are mounted in a 15-lead Multiwatt[®] plastic power package and requires very few external components.


Efficient operation at switching frequencies up to 200 KHz allows a reduction in the size and cost of external filter components. A voltage sense input and SCR drive output are provided for optional crowbar overvoltage protection with an external SCR.

DESCRIPTION


The L296 and L296P are stepdown power switching regulators delivering 4 A at a voltage variable from 5.1 V to 40 V.

Features of the devices include soft start, remote inhibit, thermal protection, a reset output for microprocessors and a PWM comparator input for synchronization in multichip configurations.

The L296P includes external programmable limiting current.



PIN CONNECTION (top view)




ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Test Conditions	Unit
V_1	Input Voltage (pin 3)	50	V
$V_1 - V_2$	Input to Output Voltage Difference	50	V
V_2	Output DC Voltage Output Peak Voltage at $t = 0.1 \mu\text{sec}$ $f = 200\text{KHz}$	- 1 - 7	V
V_1, V_{12}	Voltage at Pins 1, 12	10	V
V_{15}	Voltage at Pin 15	15	V
$V_4, V_5, V_7, V_9, V_{13}$	Voltage at Pins 4, 5, 7, 9 and 13	5.5	V
V_{10}, V_6	Voltage at Pins 10 and 6	7	V
V_{14}	Voltage at Pin 14 ($I_{14} \leq 1 \text{ mA}$)	V_i	
I_9	Pin 9 Sink Current	1	mA
I_{11}	Pin 11 Source Current	20	mA
I_{14}	Pin 14 Sink Current ($V_{14} < 5 \text{ V}$)	50	mA
P_{tot}	Power Dissipation at $T_{\text{case}} \leq 90 \text{ }^\circ\text{C}$	20	W
T_j, T_{stg}	Junction and Storage Temperature	- 40 to 150	$^\circ\text{C}$

THERMAL DATA

$R_{\text{th } j\text{-case}}$	Thermal Resistance Junction-case	Max	3	$^\circ\text{C/W}$
$R_{\text{th } j\text{-amb}}$	Thermal Resistance Junction-ambient	Max	35	$^\circ\text{C/W}$

BLOCK DIAGRAM



PIN FUNCTIONS

N°	Name	Function
1	CROWBAR INPUT	Voltage Sense Input for Crowbar Overvoltage Protection. Normally connected to the feedback input thus triggering the SCR when V_{out} exceeds nominal by 20 %. May also monitor the input and a voltage divider can be added to increase the threshold. Connected to ground when SCR not used.
2	OUTPUT	Regulator Output.
3	SUPPLY VOLTAGE	Unregulated Voltage Input. An internal Regulator Powers the L296s Internal Logic.
4	CURRENT LIMIT	A resistor connected between this terminal and ground sets the current limiter threshold. If this terminal is left unconnected the threshold is internally set (see electrical characteristics).
5	SOFT START	Soft Start Time Constant. A capacitor is connected between this terminal and ground to define the soft start time constant. This capacitor also determines the average short circuit output current.
6	INHIBIT INPUT	TTL – Level Remote Inhibit. A logic high level on this input disables the device.
7	SYNC INPUT	Multiple L296s are synchronized by connecting the pin 7 inputs together and omitting the oscillator RC network on all but one device.
8	GROUND	Common Ground Terminal.
9	FREQUENCY COMPENSATION	A series RC network connected between this terminal and ground determines the regulation loop gain characteristics.
10	FEEDBACK INPUT	The Feedback Terminal on the Regulation Loop. The output is connected directly to this terminal for 5.1 V operation ; it is connected via a divider for higher voltages.
11	OSCILLATOR	A parallel RC network connected to this terminal determines the switching frequency. This pin must be connected to pin 7 input when the internal oscillator is used.
12	RESET INPUT	Input of the Reset Circuit. The threshold is roughly 5 V. It may be connected to the feedback point or via a divider to the input.
13	RESET DELAY	A capacitor connected between this terminal and ground determines the reset signal delay time.
14	RESET OUTPUT	Open collector reset signal output. This output is high when the supply is safe.
15	CROWBAR OUTPUT	SCR gate drive output of the crowbar circuit.

CIRCUIT OPERATION (refer to the block diagram)

The L296 and L296P are monolithic stepdown switching regulators providing output voltages from 5.1 V to 40 V and delivering 4 A.

The regulation loop consists of a sawtooth oscillator, error amplifier, comparator and the output stage. An error signal is produced by comparing the output voltage with a precise 5.1 V on-chip reference (zener zap trimmed to $\pm 2\%$). This error signal is then compared with the sawtooth signal to generate the fixed frequency pulse width modulated pulses which

drive the output stage. The gain and frequency stability of the loop can be adjusted by an external RC network connected to pin 9. Closing the loop directly gives an output voltage of 5.1 V. Higher voltages are obtained by inserting a voltage divider.

Output overcurrents at switch on are prevented by the soft start function. The error amplifier output is initially clamped by the external capacitor C_{ss} and allowed to rise, linearly, as this capacitor is charged by a constant current source.

Output overload protection is provided in the form of a current limiter. The load current is sensed by an internal metal resistor connected to a comparator. When the load current exceeds a preset threshold this comparator sets a flip flop which disables the output stage and discharges the soft start capacitor. A second comparator resets the flip flop when the voltage across the soft start capacitor has fallen to 0.4 V. The output stage is thus re-enabled and the output voltage rises under control of the soft start network. If the overload condition is still present the limiter will trigger again when the threshold current is reached. The average short circuit current is limited to a safe value by the dead time introduced by the soft start network.

The reset circuit generates an output signal when the supply voltage exceeds a threshold programmed by an external divider. The reset signal is generated with a delay time programmed by an external capacitor. When the supply falls below the threshold


hold the reset output goes low immediately. The reset output is an open collector.

The scrowbar circuit senses the output voltage and the crowbar output can provide a current of 100 mA to switch on an external SCR. This SCR is triggered when the output voltage exceeds the nominal by 20 %. There is no internal connection between the output and crowbar sense input therefore the crowbar can monitor either the input or the output.

A TTL - level inhibit input is provided for applications such as remote on/off control. This input is activated by high logic level and disables circuit operation. After an inhibit the L296 restarts under control of the soft start network.

The thermal overload circuit disables circuit operation when the junction temperature reaches about 150 °C and has hysteresis to prevent unstable conditions.

Figure 1 : Reset Output Waveforms.



CIRCUIT OPERATION (continued)

Figure 2 : Soft Start Waveforms.





Figure 3 : Current Limiter Waveforms.



ELECTRICAL CHARACTERISTICS (refer to the test circuits $T_j = 25\text{ °C}$, $V_i = 35\text{ V}$, unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit	Fig.
--------	-----------	-----------------	------	------	------	------	------

DYNAMIC CHARACTERISTICS (pin 6 to GND unless otherwise specified)

V_o	Output Voltage Range	$V_i = 46\text{ V}$ $I_o = 1\text{ A}$	V_{ref}		40	V	4
V_i	Input Voltage Range	$V_o = V_{ref}$ to 36 V $I_o \leq 3\text{ A}$	9		46	V	4
V_i	Input Voltage Range	Note (1) $V_o = V_{REF}$ to 36 V $I_o = 4\text{ A}$			46	V	4
ΔV_o	Line Regulation	$V_i = 10\text{ V}$ to 40 V , $V_o = V_{ref}$, $I_o = 2\text{ A}$		15	50	mV	4
ΔV_o	Load Regulation	$V_o = V_{ref}$ $I_o = 2\text{ A}$ to 4 A $I_o = 0.5\text{ A}$ to 4 A		10	30	mV	4
V_{ref}	Internal Reference Voltage (pin 10)	$V_i = 9\text{ V}$ to 46 V $I_o = 2\text{ A}$	5	5.1	5.2	V	4
$\frac{\Delta V_{ref}}{\Delta T}$	Average Temperature Coefficient of Reference Voltage	$T_j = 0\text{ °C}$ to 125 °C $I_o = 2\text{ A}$		0.4		mV/°C	
V_d	Dropout Voltage Between Pin 2 and Pin 3	$I_o = 4\text{ A}$ $I_o = 2\text{ A}$		2 1.3	3.2 2.1	V	4 4
I_{2L}	Current Limiting Threshold (pin 2)	L296 Pin 4 Open $V_i = 9\text{ V}$ to 40 V $V_o = V_{ref}$ to 36 V	4.5		7.5	A	4
		L296P Pin 4 Open $V_i = 9\text{ V}$ to 40 V $V_o = V_{ref}$	5		7	A	4
		$R_{lim} = 22\text{ K}\Omega$	2.5		4.5	A	4
I_{SH}	Input Average Current	$V_i = 46\text{ V}$; Output Short-circuited		60	100	mA	4
η	Efficiency	$I_o = 3\text{ A}$ $V_o = V_{ref}$ $V_o = 12\text{ V}$		75 85		%	4 4
SVR	Supply Voltage Ripple Rejection	$\Delta V_i = 2\text{ V}_{rms}$ $f_{ripple} = 100\text{ Hz}$ $V_o = V_{ref}$ $I_o = 2\text{ A}$	50	56		dB	4
f	Switching Frequency		85	100	115	KHz	4
$\frac{\Delta f}{\Delta V_i}$	Voltage Stability of Switching Frequency	$V_i = 9\text{ V}$ to 46 V		0.5		%	4
$\frac{\Delta f}{\Delta T_j}$	Temperature Stability of Switching Frequency	$T_j = 0\text{ °C}$ to 125 °C		1		%	4
f_{max}	Maximum Operating Switching Frequency	$V_o = V_{ref}$; $I_o = 1\text{ A}$	200			KHz	–
T_{sd}	Thermal Shutdown Junction Temperature	Note (2)	135	145		°C	–

DC CHARACTERISTICS

I_{3Q}	Quiescent Drain Current	$V_i = 46\text{ V}$ $V_7 = 0\text{ V}$ $S1 : B$ $S2 : B$	$V_6 = 0\text{ V}$ $V_6 = 3\text{ V}$		66 30	85 40	mA mA	6a 6a
$-I_{2L}$	Output Leakage Current	$V_i = 46\text{ V}$, $V_6 = 3\text{ V}$, $S1 : B$, $S2 : A$, $V_7 = 0\text{ V}$				2	mA	6a

Note (1) : Using min. 7 A schottky diode
(2) : Guaranteed by design, not 100 % tested in production

ELECTRICAL CHARACTERISTICS (continued)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit	Fig.
--------	-----------	-----------------	------	------	------	------	------

SOFT START

$I_{5\ SO}$	Source Current	$V_6 = 0\text{ V}$, $V_5 = 3\text{ V}$	80	130	150	μA	6b
$I_{5\ SI}$	Sink Current	$V_6 = 3\text{ V}$, $V_5 = 3\text{ V}$	50	70	120	μA	6b

INHIBIT

V_{6L}	Low Input Voltage	$V_i = 9\text{ V to } 46\text{ V}$	S1 : B	- 0.3		0.8	V	6a
V_{6H}	High Input Voltage	$V_7 = 0\text{ V}$	S2 : B	2		5.5	V	6a
- I_{6L}	Input Current with Low Input Voltage	$V_i = 9\text{ V to } 46\text{ V}$	$V_6 = 0.8\text{ V}$			10	μA	6a
- I_{6H}	Input Current with High Input Voltage	$V_7 = 0\text{ V}$ S1 : B S2 : B	$V_6 = 2\text{ V}$			3	μA	6a

ERROR AMPLIFIER

V_{9H}	High Level Output Voltage	$V_{10} = 4.7\text{ V}$, $I_9 = 100\ \mu\text{A}$, S1 : A, S2 : A	3.5				V	6c
V_{9L}	Low Level Output Voltage	$V_{10} = 5.3\text{ V}$, $I_9 = 100\ \mu\text{A}$, S1 : A, S2 : E				0.5	V	6c
$I_{9\ SI}$	Sink Output Current	$V_{10} = 5.3\text{ V}$, S1 : A, S2 : B	100	150			μA	6c
- $I_{9\ SO}$	Source Output Current	$V_{10} = 4.7\text{ V}$, S1 : A, S2 : D	100	150			μA	6c
I_{10}	Input Bias Current	$V_{10} = 5.2\text{ V}$, S1 : B		2	10		μA	6c
		$V_{10} = 6.4\text{ V}$, S1 : B, L296P		2	10		μA	6c
G_v	DC Open Loop Gain	$V_9 = 1\text{ V to } 3\text{ V}$, S1 : A, S2 : C	46	55			dB	6c

OSCILLATOR AND PWM COMPARATOR

- I_7	Input Bias Current of PWM Comparator	$V_7 = 0.5\text{ V to } 3.5\text{ V}$				5	μA	6a
- I_{11}	Oscillator Source Current	$V_{11} = 2\text{ V}$, S1 : A S2 : B	5				mA	


RESET

$V_{12\ R}$	Rising Threshold Voltage	$V_i = 9\text{ V to } 46\text{ V}$, S1 : B, S2 : B	V_{ref} -150mV	V_{ref} -100mV	V_{ref} -50mV		V	6d
$V_{12\ F}$	Falling Threshold Voltage		4.75	V_{ref} -150mV	V_{ref} -100mV		V	6d
$V_{13\ D}$	Delay Thershold Voltage	$V_{12} = 5.3\text{ V}$, S1 : A, S2 : B	4.3	4.5	4.7		V	6d
$V_{13\ H}$	Delay Threshold Voltage Hysteresis			100			mV	6d
$V_{14\ S}$	Output Saturation Voltage	$I_{14} = 16\text{ mA}$; $V_{12} = 4.7\text{ V}$; S1, S2 : B			0.4		V	6d
I_{12}	Input Bias Current	$V_{12} = 0\text{ V to } V_{ref}$, S1 : B, S2 : B		1	3		μA	6d
- $I_{13\ SO}$	Delay Source Current	$V_{13} = 3\text{ V}$ S1 : A	$V_{12} = 5.3\text{ V}$	70	110	140	μA	6d
$I_{13\ SI}$	Delay Sink Current	S2 : B	$V_{12} = 4.7\text{ V}$	10			mA	6d
I_{14}	Output Leakage Current	$V_i = 46\text{ V}$, $V_{12} = 5.3\text{ V}$, S1 : B, S2 : A			100		μA	6d

ELECTRICAL CHARACTERISTICS (continued)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit	Fig.
V_1	Input Threshold Voltage	$S1 : B$	5.5	6	6.4	V	6b
V_{15}	Output Saturation Voltage	$V_1 = 9\text{ V to }46\text{ V,}$ $I_{15} = 5\text{ mA}$		0.2	0.4	V	6b
I_1	Input Bias Current	$V_1 = 6\text{ V,}$ $S1 : B$			10	μA	6b
$-I_{15}$	Output Source Current	$V_1 = 9\text{ V to }46\text{ V,}$ $V_{15} = 2\text{ V}$	70	100		mA	6b

Figure 4 : Dynamic Test Circuit.



C7, C8 : EKR (ROE)
L1 · L = 300 µH at 8 A

Core type · MAGNETICS 58930 - A2 MPP
N' turns : 43 Wire Gauge : 1 mm (18 AWG) COGEMA 946044

(*) Minimum suggested value (10 µF) to avoid oscillations. Ripple consideration leads to typical value of 1000 µF or higher.

Figure 5 : PC. Board and Component Layout of the Circuit of Figure 4 (1:1 scale).




Figure 6 : DC Test Circuits.

Figure 6a.




Figure 6b.




Figure 6c.




Figure 6d.




Figure 7 : Quiescent Drain Current vs. Supply Voltage (0 % Duty Cycle - see fig. 6a).




Figure 8 : Quiescent Drain Current vs. Supply Voltage (100 % Duty Cycle see fig. 6a).




Figure 9 : Quiescent Drain Current vs. Junction Temperature (0 % Duty Cycle - see fig. 6a).




Figure 10 : Quiescent Drain Current vs. Junction Temperature (100 % Duty Cycle - see fig. 6a).




Figure 11 : Reference Voltage (pin 10) vs. V_1 (see fig. 4).




Figure 12 : Reference Voltage (pin 10) vs. Junction Temperature (see fig. 4).




Figure 13 : Open Loop Frequency and Phase Response of Error Amplifier (see fig. 6c).




Figure 15 : Switching Frequency vs. Junction Temperature (see fig. 4).




Figure 17 : Line Transient Response (see fig. 4).




Figure 14 : Switching Frequency vs. Input Voltage (see fig. 4).




Figure 16 : Switching Frequency vs. R1 (see fig. 4).




Figure 18 : Load Transient Response (see fig. 4).




Figure 19 : Supply Voltage Ripple Rejection vs. Frequency (see fig. 4).




Figure 20 : Dropout Voltage Between Pin 3 and Pin 2 vs. Current at Pin 2.




Figure 21 : Dropout Voltage Between Pin 3 and Pin 2 vs. Junction Temperature.




Figure 22 : Power Dissipation Derating Curve.




Figure 23 : Power Dissipation (device only) vs. Input Voltage.




Figure 24 : Power Dissipation (device only) vs. Input voltage.




Figure 25 : Power Dissipation (device only) vs. Output Voltage (see fig. 4).




Figure 27 : Voltage and Current Waveforms at Pin 2 (see fig. 4).




Figure 29 : Efficiency vs. Output Voltage.




Figure 26 : Power Dissipation (device only) vs. Output Voltage (see fig. 4).




Figure 28 : Efficiency vs. Output Current.




Figure 30 : Efficiency vs. Output Voltage.




Figure 31 : Current Limiting Threshold vs. R_{PIN4} (L296P only).




Figure 32 : Current Limiting Threshold vs. Junction Temperature.






Figure 33 : Current Limiting Threshold vs. Supply Voltage.



APPLICATION INFORMATION

Figure 34 : Typical Application Circuit.




SUGGESTED INDUCTOR (L1)

Core Type	No Turns	Wire Gauge	Air Gap
Magnetics 58930 – A2MPP	43	1.0 mm	–
Thomson GUP 20 x 16 x 7	65	0.8 mm	1 mm
Siemens EC 35/17/10 (B6633& – G0500 – X127)	40	2 x 0.8 mm	–
VOGT 250 μH Toroidal Coil, Part Number 5730501800			

Resistor Values for Standard Output Voltages		
V ₀	R8	R7
12 V	4.7 KΩ	6.2 KΩ
15 V	4.7 KΩ	9.1 KΩ
18 V	4.7 KΩ	12 KΩ
24 V	4.7 KΩ	18 KΩ

Figure 35 : P.C. Board and Component Layout of the Circuit of fig. 34 (1:1 scale).



SELECTION OF COMPONENT VALUES (see fig. 34)

Component	Recommended Value	Purpose	Allowed Range		Notes
			Min.	Max.	
R1 R2	– 100 kΩ	Set Input Voltage Threshold for Reset.	–	220 kΩ	$R1/R2 = \frac{V_{i\ min}}{5} - 1$ If output voltage is sensed R1 and R2 may be limited and pin 12 connected to pin 10.
R3	4.3 kΩ	Sets Switching Frequency	1 kΩ	100 kΩ	
R4	10 kΩ	Pull-down Resistor		22 kΩ	May be omitted and pin 6 grounded if inhibit not used.
R5	15 kΩ	Frequency Compensation	10 kΩ		
R6		Collector Load For Reset Output	$\frac{V_o}{0.05\ A}$		Omitted if reset function not used.
R7 R8	– 4.7 kΩ	Divider to Set Output Voltage	– –	– 10 kΩ	$R7/R8 = \frac{V_o - V_{ref}}{V_{ref}} -$
R _{lim}	–	Sets Current Limit Level	7.5 kΩ		If R _{lim} is omitted and pin 4 left open the current limit is internally fixed.
C1	10 μF	Stability	2.2 μF		
C2	2.2 μF	Sets Reset Delay	–	–	Omitted if reset function not used.
C3	2.2 nF	Sets Switching Frequency	1 nF	3.3 nF	
C4	2.2 μF	Soft Start	1 μF	–	Also determines average short circuit current.
C5	33 nF	Frequency Compensation			
C6	390 pF	High Frequency Compensation	–	–	Not required for 5 V operation.
C7, C8 L1	100 μF 300 μH	Output Filter	– 100 μH	–	
Q1		Crowbar Protection			The SCR must be able to withstand the peak discharge current of the output capacitor and the short circuit current of the device.
D1		Recirculation Diode			7A Schottky or 35 ns t _{rr} Diode.

Figure 36 : A Minimal 5.1 V Fixed Regulator. Very Few Components are Required.




Figure 37 : 12 V/10 A Power Supply.




Figure 38 : Programmable Power Supply.




Figure 39 : Preregulator for Distributed Supplies.




Figure 40 : In Multiple Supplies Several L296s can be Synchronized As Shown.




Figure 41 : Voltage Sensing for Remote Load.




Figure 42 : A 5.1 V/15 V/24 V Multiple Supply. Note the Synchronization of the Three L296s.





Figure 43 : 5.1 V/2 A Power Supply using External Limiting Current Resistor and Crowbar Protection on the Supply Voltage (L296P only).




SOFT-START AND REPETITIVE POWER-ON

When the device is repetitively powered-on, the soft-start capacitor, C_{SS} , must be discharged rapidly to ensure that each start is "soft". This can be achieved economically using the reset circuit, as shown in Fig. 44.

In this circuit the divider R1, R2 connected to pin 12 determines the minimum supply voltage, below which the open collector transistor at the pin 14 output discharges C_{SS} .

Figure 44.




The approximate discharge times obtained with this circuit are :

C_{SS}	t_{DIS}
2.2 μF	200 μs
4.7 μF	300 μs
10 μF	600 μs

If these times are still too long, an external PNP transistor may be added, as shown in Fig. 45 ; with this circuit discharge times of a few microseconds may be obtained.

Figure 45.



HOW TO OBTAIN BOTH RESET AND POWER FAIL

Figure 46 illustrates how it is possible to obtain at the same time both the power fail and reset functions simply by adding one diode (D) and one resistor (R).

In this case the reset delay time (pin 13) can only start when the output voltage is $V_o \geq V_{REF} - 100 \text{ mV}$ and the voltage across R2 is higher than 4.5 V.


With the hysteresis resistor it is possible to fix the in-

put pin 12 hysteresis in order to increase immunity to the 100 Hz ripple present on the supply voltage.

Moreover, the power fail and reset delay time are automatically locked to the soft start. Soft start and delayed reset are thus two sequential functions.

The hysteresis resistor should be in the range of about $100 \text{ K}\Omega$ and the pull-up resistor of 1 to $2.2 \text{ K}\Omega$.

Figure 46.




VERY LOW DROP 5V REGULATOR

- PRECISE OUTPUT VOLTAGE (5 V ± 4 %)
- VERY LOW DROPOUT VOLTAGE
- OUTPUT CURRENT IN EXCESS OF 500mA
- POWER-ON, POWER-OFF INFORMATION (RESET FUNCTION)
- HIGH NOISE IMMUNITY ON RESET DELAY CAPACITOR

L387A particularly suitable for microprocessor systems. This output provides a reset signal when power is applied (after an external programmable delay) and goes low when power is removed, inhibiting the microprocessor. An hysteresis on reset delay capacitor raises the immunity to the ground noise.

DESCRIPTION


The L387A is a very low drop voltage regulator in a Pentawatt[®] package specially designed to provide stabilized 5V supplies in consumer and industrial applications. Thanks to its very low input/output voltage drop this device is very useful in battery powered equipment, reducing consumption and prolonging battery life. A reset output makes the



ABSOLUTE MAXIMUM RATINGS


Symbol	Parameter	Value	Unit
V _i	Forward Input Voltage	35	V
T _{op}	Operating Temperature Range	- 40 to + 125	°C
T _{stg} , T _J	Storage and Junction Temperature	- 40 to + 150	°C

APPLICATION CIRCUIT




* Min 33 µF and max. ESR ≤ 3 Ω over temperature range.

CONNECTION DIAGRAM (top views)



BLOCK DIAGRAM



THERMAL DATA

$R_{th(jc)}$	Thermal Resistance Junction-case	Max	4	$^{\circ}C/W$
--------------	----------------------------------	-----	---	---------------

ELECTRICAL CHARACTERISTICS (refer to the test circuit, $V_I = 14.4\text{ V}$, $T_J = 25\text{ }^\circ\text{C}$, $C_o = 100\text{ }\mu\text{F}$; unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
V_o	Output Voltage	$I_o = 5\text{ mA}$ to 500 mA $T_J = 25\text{ }^\circ\text{C}$ $-40 \leq T_J \leq 125\text{ }^\circ\text{C}$	4.80 4.75	5.00 5.00	5.20 5.25	V
V_I	Operating Input Voltage	(*), Over Full T Range (-40 to $125\text{ }^\circ\text{C}$) (see note **)			26	V
ΔV_o	Line Regulation	$V_I = 6\text{ V}$ to 26 V $I_o = 5\text{ mA}$		5	50	mV
ΔV_o	Load Regulation	$I_o = 5\text{ mA}$ to 500 mA		15	60	mV
$V_I - V_o$	Dropout Voltage	$I_o = 350\text{ mA}$ $I_o = 500\text{ mA}$ $V_o = V_{O\text{ NOM}} - 100\text{ mV}$		0.40 0.60	0.65 0.8	V
I_q	Quiescent Current	$I_o = 0\text{ mA}$ $I_o = 150\text{ mA}$ $I_o = 350\text{ mA}$ $I_o = 500\text{ mA}$ $V_I = 6.2\text{ V}$ $I_o = 500\text{ mA}$		5 20 60 100	15 35 100 160	mA
$\frac{\Delta V_o}{\Delta T}$	Temperature Output Voltage Drift			-0.5		mV/ $^\circ\text{C}$
SVR	Supply Voltage Rejection	$I_o = 350\text{ mA}$ $f = 120\text{ Hz}$ $C_o = 100\text{ }\mu\text{F}$ $V_I = 12\text{ V} \pm 5\text{ V}_{pp}$		60		dB
I_{SC}	Output Short Circuit Current			1.2	1.6	A
V_R	Reset Output Voltage	$I_R = 3\text{ mA}$ $1 < V_o < 4.75\text{ V}$ $I_R = 16\text{ mA}$ $1.5 < V_o < 4.75\text{ V}$ Over Full T ($-40\text{ }^\circ\text{C} \leq T_J \leq 125\text{ }^\circ\text{C}$)			0.5 0.8	V
I_R	Reset Output Leakage Current	V_o in Regulation Over Full T Range			50	μA
t_d	Delay Time for Reset Output	$C_d = 100\text{ nF}$ Over Full T Range		25		ms
$V_{RT\text{ (off)}}$		V_o @ Reset out H to L Transition, Over Full T Range	4.75	V_o -0.15		V
I_{C4}	Charging Current (current generator)	$V_4 = 3\text{ V}$	10	20	30	μA
$V_{RT\text{ (on)}}$	Power on V_o Threshold	V_o @ Reset out L to H Transition, Over Full T Range		$V_{RT\text{ (off)}}$ +0.05 V	V_o -0.04 V	V
V_4	Comparator Threshold (pin 4)	V_4 @ Reset out H to L Transition	3.2		3.9	V
		V_4 @ Reset out L to H Transition	3.7		4.3	V
V_H	Hysteresis Voltage	Over Full T Range		450		mV

(*) For a DC voltage $26 < V_I < 35\text{ V}$ the device is not operating.

(**) Design limits are guaranteed (but not 100 % production tested) over the indicated temperature and supply voltage ranges. These limits are not used to calculate outgoing quality levels.

Figure 1 : Dropout Voltage vs. Output Current.




Figure 2 : Quiescent Current vs. Output Current.





Figure 3 : Output Voltage vs. Temperature.



DARLINGTON ARRAYS

- EIGHT DARLINGTONS PER PACKAGE
- OUTPUT CURRENT 400 mA PER DRIVER (500 mA PEAK)
- OUTPUT VOLTAGE 90 V ($V_{CE(sus)} = 70$ V)
- INTEGRAL SUPPRESSION DIODES FOR INDUCTIVE LOADS
- OUTPUTS CAN BE PARALLELED FOR HIGHER CURRENT
- TTL / CMOS / PMOS / DTL COMPATIBLE INPUTS
- INPUTS PINNED OPPOSITE OUTPUTS TO SIMPLIFY LAYOUT

The four versions interface to all common logic families :


L601	General purpose
L602	14 - 25 V PMOS
L603	5 V TTL, CMOS
L604	6 - 15 V CMOS, PMOS

These versatile devices are useful for driving a wide range of loads, including solenoids, relays DC motors, LED displays, filament lamps, thermal printheads and high power buffers.

The L601, L602, L603 and L604 are supplied in 18 pin plastic DIP packages with a copper leadframe to reduce thermal resistance.

DESCRIPTION

The L601, L602, L603 and L604 are high voltage, high current darlington arrays each containing eight open collector darlington pairs with common emitters. Each channel is rated at 400 mA and can with stand peak currents of 500 mA. Suppression diodes are included for inductive load driving and the inputs are pinned opposite the outputs to simplify board layout.




DIP-18
(Plastic)

ORDER CODES : L601C, L603B
L602B, L604B

ABSOLUTE MAXIMUM RATINGS


Symbol	Parameter	Value	Unit
V_{CEX}	Collector Emitter Voltage (input open)	90	V
I_C	Collector Current	0.4	A
I_C	Collector Peak Current	0.5	A
V_I	Input Voltage (for L602, L603 and L604)	30	V
I_I	Input Current (for L601 only)	25	mA
P_{Tot}	Total Power Dissipation at $T_{amb} = 25^\circ\text{C}$	1.8	W
T_{OP}	Operating Junction Temperature	- 25 to 150	$^\circ\text{C}$

PIN CONNECTIONS (top view)




SCHEMATIC DIAGRAMS


L601




L602



L603



L604



THERMAL DATA

$R_{thJ-amb}$	Thermal Resistance Junction-ambient	Max	70	$^{\circ}\text{C/W}$
---------------	-------------------------------------	-----	----	----------------------

ELECTRICAL CHARACTERISTICS ($T_{amb} = 25^{\circ}\text{C}$, unless otherwise specified)

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
I_{CEX}	Output Leakage Current	$V_{CE} = 90\text{ V}$			10	μA
$V_{CE(sat)}$	Collector Emitter Saturation Voltage	$I_C = 300\text{ mA}$ $I_C = 200\text{ mA}$ $I_C = 100\text{ mA}$	$I_B = 500\text{ }\mu\text{A}$ $I_B = 350\text{ }\mu\text{A}$ $I_B = 250\text{ }\mu\text{A}$		2 1.7 1.2	V V V
h_{FE}	DC Forward Current Gain (L601 only)	$V_{CE} = 3\text{ V}$	$I_C = 300\text{ mA}$	1000		–
V_i	Minimum Input Voltage (ON condition)	$V_{CE} = 3\text{ V}$ for L602 for L603 for L604	$I_C = 300\text{ mA}$		11.5 2.5 5	V V V
V_i	Maximum Input Voltage (OFF condition)	$V_{CE} = 90\text{ V}$ for L601 for L602 for L603 for L604	$I_C = 25\text{ }\mu\text{A}$	0.55 7 0.75 1		V V V V
I_R	Clamp Diode Reverse Current	$V_R = 90\text{ V}$			50	μA
V_F	Clamp Diode Forward Voltage	$I_F = 300\text{ mA}$		2	2.4	V
t_{on}	Turn-on Delay	$0.5 V_i$ to $0.5 V_o$		0.4		μs
t_{off}	Turn-off Delay	$0.5 V_i$ to $0.5 V_o$		0.4		μs


2A QUAD DARLINGTON SWITCH

- SUSTAINING VOLTAGE : 70 V
- 2 A OUTPUT
- HIGH CURRENT GAIN
- IDEAL FOR DRIVING SOLENOIDS, DC MOTORS, STEPPER MOTORS, RELAYS, DISPLAYS, ETC.


DESCRIPTION

The L702 is a monolithic integrated circuit for high current and high voltage switching applications. It comprises four darlington transistors with common emitter and open collector suitable for current sinking applications mounted on the new POWERDIP and Multiwatt® packages.

This circuit reduces components, sizes and costs ; it can provide direct interface between low level logic and a variety of high current applications.



Multiwatt-11




Powerdip 8 + 8

ORDER CODES : L702B - Powerdip
 L702N - Multiwatt

ABSOLUTE MAXIMUM RATINGS


Symbol	Parameter	Value	Unit
V_{CEX}	Collector-emitter Voltage (input open)	90	V
V_i	Input Voltage	30	V
I_c	Collector Current	3	A
P_{tot}	Total Power Dissipation at T_{pin} 9 to $16 \leq 90^\circ C$	4	W
	Total Power Dissipation at $T_{amb} \leq 70^\circ C$		
	Total Power Dissipation at $T_{case} \leq 90^\circ C$	20	W
T_{stg}	Storage Temperature	- 55 to 150	$^\circ C$
T_j	Operating Junction Temperature	- 25 to 150	$^\circ C$

STEPPING MOTOR BUFFER




CONNECTION DIAGRAMS (top view)


Powerdip



Multiwatt



SCHEMATIC DIAGRAM (each Darlington)



THERMAL DATA

R_{th_j-amb}	Thermal Resistance Junction Ambient	} Powerdip	Max	70	°C/W
$R_{th_j-pins\ 9/16}$	Thermal Resistance Junction Pins 9 to 16		Max	14	°C/W
R_{th_j-case}	Thermal Resistance Junction-case	Multiwatt	Max	3	°C/W

ELECTRICAL CHARACTERISTICS ($T_{case} = 25\text{ °C}$ unless otherwise specified)

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit	
I_{CEX}	Output Leakage Current	$V_{CE} = 90\text{ V}$		10	50	μA	
$V_{CE(s\ u\ s\ t)}$	Collector Emitter (') Sustaining Voltage	$I_C = 100\text{ mA}$	70			V	
$V_{CE(s\ a\ t)}$	Collector Emitter Saturation Voltage	$I_C = 1.25\text{ A}$ $I_i = 2\text{ mA}$		1.3	1.9	V	
h_{FE}	DC Forward Current Gain	$I_C = 1\text{ A}$ $V_{CE} = 3\text{ V}$	1 000	4 000			
I_i	Input Current	$V_i = 3.75\text{ V}$ $V_i = 2.4\text{ V}$ Open Collector		7 3	11 6	mA mA	
V_i	Input Voltage	Off Condition	$V_{CE} = 70\text{ V}$			0.4	V
		On Condition	$V_{CE} = 3\text{ V}$	$I_C \leq 0.1\text{ mA}$ $I_C \geq 1\text{ A}$	2.4		V
T_{on}	Turn On Time	$V_S = 12\text{ V}$ $R_L = 10\ \Omega$		0.3		μs	
T_{off}	Turn Off Time			1		μs	

Figure 1 : Switching Time.




Figure 2 : t_{on} and t_{off} Test Circuit.




Figure 3 : Peak Collector Current vs. Duty Cycle and Number of Outputs (L702B only).




Figure 4 : Collector Emitter Saturation Voltage vs. Collector Current.




Figure 5 : Collector Current vs. Input Voltage.




Figure 6 : Input Current vs. Input Voltage.




Figure 7 : Safe Operating Areas (L702B).





Figure 8 : Safe Operating Areas (L702N).



LOW DROP DUAL POWER OPERATIONAL AMPLIFIERS


PRELIMINARY DATA

- OUTPUT CURRENT TO 1A
- OPERATES AT LOW VOLTAGES
- SINGLE OR SPLIT SUPPLY
- LARGE COMMON-MODE AND DIFFERENTIAL MODE RANGE
- LOW INPUT OFFSET VOLTAGE
- GROUND COMPATIBLE INPUTS
- LOW SATURATION VOLTAGE
- THERMAL SHUTDOWN
- CLAMP DIODE

They are particularly indicated for driving, inductive loads, as motor and finds applications in compact-disc VCR automotive, etc.

The high gain and high output power capability provide superior performance whatever an operational amplifier/power booster combination is required.


The L2720, L2722 and L2724 are monolithic integrated circuits in powerdip, minidip and SIP-9 packages, intended for use as power operational amplifiers in a wide range of applications including servo amplifiers and power supplies.



ABSOLUTE MAXIMUM RATINGS


V_s	Supply voltage	28	V
V_s	Peak supply voltage (50ms)	50	V
V_i	Input voltage	V_s	
V_i	Differential input voltage	$\pm V_s$	
I_o	DC output current	1	A
I_p	Peak output current (non repetitive)	1.5	A
P_{tot}	Power dissipation at $T_{amb} = 80^\circ\text{C}$ (L2720), $T_{amb} = 50^\circ\text{C}$ (L2722)	1	W
	$T_{case} = 75^\circ\text{C}$ (L2720)	5	W
	$T_{case} = 50^\circ\text{C}$ (L2724)	10	W
T_{stg}, T_j	Storage and junction temperature	-40 to 150	$^\circ\text{C}$

BLOCK DIAGRAMS




L2720

5-5906N



L2722


5-5929




L2724

5-9749


CONNECTION DIAGRAMS
(Top view)



L2720




L2722



L2724

SCHEMATIC DIAGRAM (one section)



THERMAL DATA

			SIP-9	Powerdip	Minidip
$R_{th\ j-case}$	Thermal resistance junction-pins	max	10°C/W	15°C/W	*70°C/W
$R_{th\ j-amb}$	Thermal resistance junction-ambient	max	70°C/W	70°C/W	100°C/W

* Thermal resistance junction-pin 4.

ELECTRICAL CHARACTERISTICS ($V_s = 24V$, $T_{amb} = 25^\circ C$ unless otherwise specified)

Parameter	Test Conditions		Min.	Typ.	Max.	Unit
V_s	Single supply voltage		4		28	V
V_s	Split supply voltage		± 2		± 14	
I_s	Quiescent drain current	$V_o = \frac{V_s}{2}$	$V_s = 24V$	10	15	mA
			$V_s = 8V$	9	15	
I_b	Input bias current			0.2	1	μA
V_{os}	Input offset voltage				10	mV
I_{os}	Input offset current				100	nA
SR	Slew rate			2		V/ μs
B	Gain-bandwidth product			1.2		MHz
R_i	Input resistance		500			K Ω
G_v	O.L. voltage gain	$f = 100Hz$	70	80		dB
		$f = 1KHz$		60		
e_N	Input noise voltage	$B = 22Hz$ to $22KHz$		10		μV
I_N	Input noise current			200		pA
CMR	Common Mode rejection	$f = 1KHz$	66	84		dB
SVR	Supply voltage rejection	$f = 100Hz$ $R_G = 10K\Omega$ $V_R = 0.5V$	$V_s = 24V$ $V_s = \pm 12V$ $V_s = \pm 6V$	60	70 75 80	dB dB dB
$V_{DROD(HIGH)}$	$V_s = \pm 2.5V$ to $\pm 12V$	$I_p = 100mA$			0.7	
$V_{DROD(LOW)}$		$I_p = 500mA$		1.0	1.5	
C_s	Channel separation	$f = 1KHz$ $R_L = 10\Omega$ $G_v = 30dB$	$V_s = 24V$	60		dB
			$V_s = 6V$	60		
T_{sd}	Thermal shutdown junction temperature			145		$^\circ C$

Fig. 1 - Quiescent current vs. supply voltage




Fig. 2 - Open loop gain vs. frequency




Fig. 3 - Common mode rejection vs. frequency




Fig. 4 - Output swing vs. load current (V_S = ± 5V)




Fig. 5 - Output swing vs. load current (V_S = ± 12V)




Fig. 6 - Supply voltage rejection vs. frequency





Fig. 7 - Channel separation vs. frequency



APPLICATION SUGGESTION

In order to avoid possible instability occurring into final stage the usual suggestions for the linear power stages are useful, as for instance:

- layout accuracy;
- A 100nF capacitor connected between supply pins and ground;

- boucherot cell (0.1 to 0.2 μF + 1Ω series) between outputs and ground or across the load. With single supply operation, a resistor (1K Ω) between the output and supply pin can be necessary for stability.


Fig. 8 - Bidirectional DC motor control with μP compatible inputs

Fig. 9 - Servocontrol for compact-disc




Fig. 10 - Capstan motor control in video recorders





Fig. 11 - Motor current control circuit



Note: The input voltage level is compatible with L291 (5-BIT D/A converter)

Fig. 12 - Bidirectional speed control of DC motors.

For circuit stability ensure that $R_x > \frac{2R_3 \cdot R_1}{R_M}$ where R_M = internal resistance of motor. The voltage available at the terminals of the motor is $V_M = 2 \left(V_1 - \frac{V_s}{2} \right) + |R_o| \cdot I_M$ where $|R_o| = \frac{2R \cdot R_1}{R_x}$ and I_M is the motor current.





Fig. 13 - VHS-VCR Motor control circuit



DUAL 5V REGULATOR WITH RESET


PRELIMINARY DATA

- OUTPUT CURRENTS: $I_{O1} = 400\text{mA}$
 $I_{O2} = 400\text{mA}$
- FIXED PRECISION OUTPUT VOLTAGE 5V $\pm 2\%$
- RESET FUNCTION CONTROLLED BY INPUT VOLTAGE AND OUTPUT 1 VOLTAGE
- RESET FUNCTION EXTERNALLY PROGRAMMABLE TIMING
- RESET OUTPUT LEVEL RELATED TO OUTPUT 2
- OUTPUT 2 INTERNALLY SWITCHED WITH ACTIVE DISCHARGING
- LOW LEAKAGE CURRENT, LESS THAN $1\mu\text{A}$ AT OUTPUT 1
- LOW QUIESCENT CURRENT (INPUT 1)
- INPUT OVERVOLTAGE PROTECTION UP TO 60V

- RESET OUTPUT HIGH
- OUTPUT TRANSISTORS SOA PROTECTION
- SHORT CIRCUIT AND THERMAL OVERLOAD PROTECTION

The L4901A is a monolithic low drop dual 5V regulator designed mainly for supplying micro-processor systems.


Reset and data save functions during switch on/off can be realized.




ABSOLUTE MAXIMUM RATINGS

V_{IN}	DC input voltage	24	V
	Transient input overvoltage ($t = 40\text{ ms}$)	60	V
I_{Oj}	Output current	internally limited	
T_j	Storage and junction temperature	-40 to 150	°C

LOCK DIAGRAM




SCHEMATIC DIAGRAM



CONNECTION DIAGRAM

(top view)




PIN FUNCTIONS

NAME	FUNCTION
INPUT 1	Low quiescent current 400mA regulator input.
INPUT 2	400mA regulator input.
TIMING CAPACITOR	If Reg. 2 is switched-ON the delay capacitor is charged with a 10 μ A constant current. When Reg. 2 is switched-OFF the delay capacitor is discharged.
GND	Common ground.
RESET OUTPUT	When pin 3 reaches 5V the reset output is switched high. Therefore $t_{RD} = C_t \left(\frac{5V}{10\mu A} \right)$; $t_{RD} \text{ (ms)} = C_t \text{ (nF)}$
OUTPUT 2	5V - 400mA regulator output. Enabled if $V_O 1 > V_{RT}$ and $V_{IN2} > V_{IT}$. If Reg. 2 is switched-OFF the C_{O2} capacitor is discharged.
OUTPUT 1	5V - 400mA regulator output with low leakage (in switch-OFF condition).

THERMAL DATA

$\theta_{j\text{-case}}$	Thermal resistance junction-case	max	4	$^{\circ}\text{C/W}$
--------------------------	----------------------------------	-----	---	----------------------

TEST CIRCUIT


ELECTRICAL CHARACTERISTICS ($V_{IN1} = V_{IN2} = 14,4V$, $T_{amb} = 25^{\circ}C$ unless otherwise specified)

Parameter		Test Conditions	Min.	Typ.	Max.	Unit
V_i	DC operating input voltage				20	V
V_{O1}	Output voltage 1	R load 1K Ω	4.95	5.05	5.15	V
V_{O2H}	Output voltage 2 HIGH	R load 1K Ω	$V_{O1} - 0.1$	5	V_{O1}	V
V_{O2L}	Output voltage 2 LOW	$I_{O2} = -5mA$		0.1		V
I_{O1}	Output current 1	$\Delta V_{O1} = -100mV$	400			mA
I_{LO1}	Leakage output 1 current	$V_{IN} = 0$ $V_{O1} \leq 3V$			1	μA
I_{O2}	Output current 2	$\Delta V_{O2} = -100mV$	400			mA
V_{IO1}	Output 1 dropout voltage (*)	$I_{O1} = 10mA$ $I_{O1} = 100mA$ $I_{O1} = 300mA$		0.7 0.8 1.1	0.8 1 1.4	V V V
V_{IT}	Input threshold voltage		$V_{O1} + 1.2$	6.4	$V_{O1} + 1.7$	V
V_{ITH}	Input threshold voltage hyst.			250		mV
ΔV_{O1}	Line regulation 1	$7V < V_{IN} < 18V$ $I_{O1} = 5mA$		5	50	mV
ΔV_{O2}	Line regulation 2	$I_{O2} = 5mA$		5	50	mV
ΔV_{O1}	Load regulation 1	$5mA < I_{O1} < 400mA$		50	100	mV
ΔV_{O2}	Load regulation 2	$5mA < I_{O2} < 400mA$		50	100	mV
I_Q	Quiescent current	$0 < V_{IN} < 13V$ $7V < V_{IN} < 13V$ $I_{O2} = I_{O1} \leq 5mA$		4.5 1.6	6.5 3.5	mA mA
I_{Q1}	Quiescent current 1	$6.3V < V_{IN1} < 13V$ $V_{IN2} = 0$ $I_{O1} \leq 5mA$ $I_{O2} = 0$		0.6	0.9	mA

ELECTRICAL CHARACTERISTICS (continued)

Parameter		Test Conditions	Min.	Typ.	Max.	Unit
V_{RT}	Reset threshold voltage		$V_{O2}-0.15$	4.9	$V_{O2}-0.05$	V
V_{RTH}	Reset threshold hysteresis		30	50	80	mV
V_{RH}	Reset output voltage HIGH	$I_R = 500\mu A$	$V_{O2}-1$	4.12	V_{O2}	V
V_{RL}	Reset output voltage LOW	$I_R = -5mA$		0.25	0.4	V
t_{RD}	Reset pulse delay	$C_t = 10nF$	3	5	11	ms
t_d	Timing capacitor discharge time	$C_t = 10nF$			20	μs
$\frac{\Delta V_{O1}}{\Delta T}$	Thermal drift	$-20^\circ C \leq T_{amb} \leq 125^\circ C$		0.3 -0.8		mV/ $^\circ C$
$\frac{\Delta V_{O2}}{\Delta T}$	Thermal drift	$-20^\circ C \leq T_{amb} \leq 125^\circ C$		0.3 -0.8		mV/ $^\circ C$
SVR1	Supply voltage rejection	$f = 100Hz$ $V_R = 0.5V$ $I_o = 100mA$	50	84		dB
SVR2	Supply voltage rejection		50	80		dB
T_{JSD}	Thermal shut down			150		$^\circ C$

* The dropout voltage is defined as the difference between the input and the output voltage when the output voltage is lowered of 25mV under constant output current condition.

APPLICATION INFORMATION

In power supplies for μP systems it is necessary to provide power continuously to avoid loss of information in memories and in time of day clocks, or to save data when the primary supply is removed. The L4901A makes it very easy to supply such equipments; it provides two voltage regulators (both 5V high precision) with separate inputs plus a reset output for the data save function.

CIRCUIT OPERATION (see Fig. 1)

After switch on Reg. 1 saturates until V_{O1} rises to the nominal value.

When the input 2 reaches V_{IT} and the output 1 is higher than V_{RT} the output 2 (V_{O2}) switches on and the reset output (V_R) also goes high after a programmable time T_{RD} (timing capacitor).

V_{O2} and V_R are switched together at low level when one of the following conditions occurs:

– an input overvoltage

– an overload on the output 1 ($V_{O1} < V_{RT}$);
– a switch off ($V_{IN} < V_{IT} - V_{ITH}$);

and they start again as before when the condition is removed.

An overload on output 2 does not switch Reg. 2, and does not influence Reg. 1.

The V_{O1} output features:

– 5V internal reference without voltage divider between the output and the error comparator;
– very low drop series regulator element utilizing current mirrors;

permit high output impedance and then very low leakage current error even in power down condition.

This output may therefore be used to supply circuits continuously, such as volatile RAMs, allowing the use of a back-up battery. The V_{O1}

CIRCUIT OPERATION (continued)


regulator also features low consumption (0.6mA typ.) to minimize battery drain in applications where the V_1 regulator is permanently connected to a battery supply.

The V_{O2} output can supply other non essential 5V circuits which may be powered down when the system is inactive, or that must be powered

down to prevent uncorrect operation for supply voltages below the minimum value.

The reset output can be used as a "POWER DOWN INTERRUPT", permitting RAM access only in correct power conditions, or as a "BACK-UP ENABLE" to transfer data into in a NV SHADOW MEMORY when the supply is interrupted.

Fig. 1



APPLICATION SUGGESTIONS

Fig. 2 shows an application circuit for a μP system typically used in trip computers or in car radios with programmable tuning.

Reg. 1 is permanently connected to a battery and supplies a CMOS time-of-day clock and a CMOS microcomputer chip with volatile memory.

Reg. 2 may be switched OFF when the system is inactive.

Fig. 4 shows the L4901A with a back up battery on the V_{O1} output to maintain a CMOS time-of-day clock and a stand by type N-MOS μP . The reset output makes sure that the RAM is forced into the low consumption stand by state, so the access to memory is inhibit and the back up battery voltage cannot drop so low that memory contents are corrupted.

In this case the main on-off switch disconnects both regulators from the supply battery.

The L4901A is also ideal for microcomputer systems using battery backup CMOS static RAMs. As shown in fig. 5 the reset output is used both to disable the μP and, through the address decoder M74HC138, to ensure that the RAMs are disabled as soon as the main supply starts to fall.


Another interesting application of the L4901A is in μP system with shadow memories. (see fig. 6)

When the input voltage goes below V_{IT} , the reset output enables the execution of a routine that saves the machine's state in the shadow RAM (xicor x 2201 for example).

Thanks to the low consumption of the Reg. 1 a $680\mu F$ capacitor on its input is sufficient to provide enough energy to complete the operation. The diode on the input guarantees the supply of the equipment even if a short circuit on V_1 occurs.


APPLICATION SUGGESTION (continued)

Fig. 2



S_7770 / 3

Fig. 3 - P.C. board component layout of fig. 2 (1 : 1 scale)



APPLICATION SUGGESTION (continued)

Fig. 4





Fig. 5



APPLICATION SUGGESTION (continued)

Fig. 6




Fig. 7 - Quiescent current (Reg. 1) vs. output current




Fig. 8 - Quiescent current (Reg. 1) vs. input voltage




Fig. 9 - Total quiescent current vs. input voltage




Fig. 10 - Regulator 1 output current and short circuit current vs. input voltage




Fig. 11 - Regulator 2 output current and short circuit current vs. input voltage





Fig. 12 - Supply voltage rejection regulators 1 and 2 vs. input ripple frequency



DUAL 5V REGULATOR WITH RESET AND DISABLE

PRELIMINARY DATA

DOUBLE BATTERY OPERATING

- OUTPUT CURRENTS: $I_{o1} = 300\text{mA}$
 $I_{o2} = 300\text{mA}$

FIXED PRECISION OUTPUT VOLTAGE 5V
 $\pm 2\%$

RESET FUNCTION CONTROLLED BY INPUT VOLTAGE AND OUTPUT 1 VOLTAGE

RESET FUNCTION EXTERNALLY PROGRAMMABLE TIMING

RESET OUTPUT LEVEL RELATED TO OUTPUT 2

OUTPUT 2 INTERNALLY SWITCHED WITH ACTIVE DISCHARGING

OUTPUT 2 DISABLE LOGICAL INPUT


LOW LEAKAGE CURRENT, LESS THAN $1\mu\text{A}$ AT OUTPUT 1

RESET OUTPUT NORMALLY HIGH

- INPUT OVERVOLTAGE PROTECTION UP TO 60V
- OUTPUT TRANSISTORS SOA PROTECTION
- SHORT CIRCUIT AND THERMAL OVERLOAD PROTECTION

The L4902A is a monolithic low drop dual 5V regulator designed mainly for supplying micro-processor systems.


Reset and data save functions and remote switch on/off control can be realized.




ABSOLUTE MAXIMUM RATINGS

V_{IN}	DC input voltage	28	V
	Transient input overvoltage ($t = 40\text{ ms}$)	60	V
I_O	Output current	internally limited	
T_{stg}, T_J	Storage and junction temperature	-40 to 150	$^{\circ}\text{C}$

LOCK DIAGRAM




SCHEMATIC DIAGRAM



CONNECTION DIAGRAM

(Top view)




PIN FUNCTIONS

N°	NAME	FUNCTION
1	INPUT 1	Regulators common input.
2	TIMING CAPACITOR	If Reg. 2 is switched-ON the delay capacitor is charged with a $5\mu\text{A}$ constant current. When Reg. 2 is switched-OFF the delay capacitor is discharged.
3	V_{O2} DISABLE INPUT	A high level ($> V_{DT}$) disable output Reg. 2.
4	GND	Common ground.
5	RESET OUTPUT	When pin 2 reaches 5V the reset output is switched high. Therefore $t_{RD} = C_t \left(\frac{5V}{10\mu A} \right)$; $t_{RD} \text{ (ms)} = C_t \text{ (nF)}$.
6	OUTPUT 2	5V - 300mA regulator output. Enabled if $V_{O1} > V_{RT}$. DISABLE INPUT $< V_{DT}$ and $V_{IN} > V_{IT}$. If Reg. 2 is switched-OFF the C_{O2} capacitor is discharged.
7	OUTPUT 1	5V - 300mA. Low leakage (in switch-OFF condition) output.

THERMAL DATA

$R_{th \text{ j-case}}$	Thermal resistance junction-case	max	4	$^{\circ}\text{C/W}$
-------------------------	----------------------------------	-----	---	----------------------

TEST CIRCUIT



ÉLECTRICAL CHARACTERISTICS ($V_{IN} = 14.4V$, $T_{amb} = 25^{\circ}C$ unless otherwise specified)

Parameter	Test Conditions	Min.	Typ.	Max.	Unit
V_I DC operating input voltage				24	V
V_{O1} Output voltage 1	R load $1K\Omega$	4.95	5.05	5.15	V
V_{O2H} Output voltage 2 HIGH	R load $1K\Omega$	$V_{O1}-0.1$	5	V_{O1}	V
V_{O2L} Output voltage 2 LOW	$I_{O2} = -5mA$		0.1		V
I_{O1} Output current 1 max.	$\Delta V_{O1} = -100mV$	300			mA
I_{LO1} Leakage output 1 current	$V_{IN} = 0$ $V_{O1} \leq 3V$			1	μA
I_{O2} Output current 2 max.	$\Delta V_{O2} = -100mV$	300			mA
V_{I01} Output 1 dropout voltage (*)	$I_{O1} = 10mA$ $I_{O1} = 100mA$ $I_{O1} = 300mA$		0.7 0.8 1.1	0.8 1 1.4	V V V
V_{IT} Input threshold voltage		$V_{O1}+1.2$	6.4	$V_{O1}+1.7$	V
V_{ITH} Input threshold voltage hysteresis			250		mV
ΔV_{O1} Line regulation 1	$7V < V_{IN} < 24V$ $I_{O1} = 5mA$		5	50	mV
ΔV_{O2} Line regulation 2	$I_{O2} = 5mA$		5	50	mV
ΔV_{O1} Load regulation 1	$5mA < I_{O1} < 300mA$		40	80	mV
ΔV_{O2} Load regulation 2	$5mA < I_{O2} < 300mA$		50	80	mV
I_Q Quiescent current	$0 < V_{IN} < 13V$ $7V < V_{IN} < 13V$ V_{O2} LOW $7V < V_{IN} < 13V$ V_{O2} HIGH $I_{O1} = I_{O2} \leq 5mA$		4.5 2.7 1.6	6.5 4.5 3.5	mA mA mA
V_{RT} Reset threshold voltage		$V_{O2}-0.15$	4.9	$V_{O2}-0.05$	V
V_{RTH} Reset threshold hysteresis		30	50	80	mV

ELECTRICAL CHARACTERISTICS (continued)

Parameter		Test Conditions	Min.	Typ.	Max.	Unit
V_{RH}	Reset output voltage HIGH	$I_R = 500\mu A$	$V_{O2}-1$	4.12	V_{O2}	V
V_{RL}	Reset output voltage LOW	$I_R = -1mA$		0.25	0.4	V
t_{RD}	Reset pulse delay	$C_t = 10nF$	3	5	11	ms
t_d	Timing capacitor discharge time	$C_t = 10nF$			20	μs
V_{DT}	V_{O2} disable threshold voltage			1.25	2.4	V
I_D	V_{O2} disable input current	$V_D \leq 0.4V$ $V_D > 2.4V$		-150 -30		μA μA
$\frac{\Delta V_{O1}}{\Delta T}$	Thermal drift	$-20^\circ C < T_{amb} < 125^\circ C$		0.3 -0.8		mV/ $^\circ C$
$\frac{\Delta V_{O2}}{\Delta T}$	Thermal drift	$-20^\circ C < T_{amb} < 125^\circ C$		0.3 -0.8		mV/ $^\circ C$
SVR1	Supply voltage rejection	$f = 100Hz$ $V_R = 0.5V$ $I_o = 100mA$	50	84		dB
SVR2	Supply voltage rejection		50	80		dB
T_{JSD}	Thermal shut down			150		$^\circ C$

* The dropout voltage is defined as the difference between the input and the output voltage when the output voltage is lowered of 25mV under constant output current condition.

APPLICATION INFORMATION

In power supplies for μP systems it is necessary to provide power continuously to avoid loss of information in memories and in time of day clocks, or to save data when the primary supply is removed. The L4902A makes it very easy to supply such equipments; it provides two voltage regulators (both 5V high precision) with common inputs plus a reset output for the data save function and a Reg. 2 disable input.

- an input overvoltage;
- an overload on the output 1 ($V_{O1} < V_{RT}$);
- a switch off ($V_{IN} < V_{IT} - V_{ITH}$);

and they start again as before when the condition is removed.

An overload on output 2 does not switch Reg. 2, and does not influence Reg. 1.

The V_{O1} output features:

- 5V internal reference without voltage divider between the output and the error comparator
- very low drop series regulator element utilizing current mirrors

permit high output impedance and then very low leakage current even in power down condition.

This output may therefore be used to supply circuits continuously, such as volatile RAMs, allowing the use of a back-up battery.

CIRCUIT OPERATION (see Fig. 1)

After switch on Reg. 1 saturates until V_{O1} rises to the nominal value.

When the input reaches V_{IT} and the output 1 is higher than V_{RT} the output 2 (V_{O2}) switches on and the reset output (V_R) also goes high after a programmable time T_{RD} (timing capacitor).

V_{O2} and V_R are switched together at low level when one of the following conditions occurs:

- a high level ($> V_{DT}$) is applied on pin 3;

CIRCUIT OPERATION (continued)


The V_{02} output can supply other non essential 5V circuits which may be powered down when the system is inactive, or that must be powered down to prevent uncorrect operation for supply voltages below the minimum value.

The reset output can be used as a "POWER DOWN INTERRUPT", permitting RAM access

only in correct power conditions, or as a "BACK-UP ENABLE" to transfer data into in a NV SHADOW MEMORY when the supply is interrupted.

The disable function can be used for remote on/off control of circuits connected to the V_{02} output.

Fig. 1



APPLICATION SUGGESTION

Fig. 2 illustrate how the L4902A's disable input may be used in a CMOS μ Computer application.

The V_{01} regulator (low consumption) supply permanently a CMOS time of day clock and a CMOS μ computer chip with volatile memory. V_{02} output, supplying non-essential circuits, is turned OFF under control of a μ P unit.

Configurations of this type are used in products where the OFF switch is part of a keyboard scanned by a micro which operates continuously even in the OFF state.

Another application for the L4902A is supplying a shadow-ram microcomputer chip (SGS M38SH72 for exemple) where a fast NV memory is backed up on chip by a EEPROM when a low level on

the reset output occurs.

By adding two CMOS-SCHMIDT-TRIGGER and few external components, also a watch dog function may be realized (see fig. 5). During normal operation the microsystem supplies a periodical pulse waveform; if an anomalous condition occurs (in the program or in the system), the pulses will be absent and the disable input will be activated after a settling time determined by R1 C1. In this condition all the circuitry connected to V_{02} will be disabled, the system will be restarted with a new reset front.

The disable of V_{02} prevent spurious operation during microprocessor malfunctioning.

APPLICATION SUGGESTION (continued)

Fig. 2





Fig. 3 - P.C. board and component layout of the circuit of Fig. 2 (1 : 1 scale)



APPLICATION SUGGESTION (continued)

Fig. 4





Fig. 5



APPLICATION SUGGESTION (continued)

Fig. 6 - Quiescent current vs. output current




Fig. 7 - Quiescent current vs. input voltage





Fig. 8 - Supply voltage rejection regulators 1 and 2 vs. input ripple frequency



DUAL 5V REGULATOR WITH RESET AND DISABLE FUNCTIONS


PRELIMINARY DATA

- OUTPUT CURRENTS: $I_{o1} = 50\text{mA}$
 $I_{o2} = 100\text{mA}$
- FIXED PRECISION OUTPUT VOLTAGE
 $5\text{V} \pm 2\%$
- RESET FUNCTION CONTROLLED BY INPUT VOLTAGE AND OUTPUT 1 VOLTAGE
- RESET FUNCTION EXTERNALLY PROGRAMMABLE TIMING
- RESET OUTPUT LEVEL RELATED TO OUTPUT 2
- OUTPUT 2 INTERNALLY SWITCHED WITH ACTIVE DISCHARGING
- OUTPUT 2 DISABLE LOGICAL INPUT
- LOW LEAKAGE CURRENT, LESS THAN $1\mu\text{A}$ AT OUTPUT 1
- INPUT OVERVOLTAGE PROTECTION UP TO 60V

- RESET OUTPUT NORMALLY LOW
- OUTPUT TRANSISTORS SOA PROTECTION
- SHORT CIRCUIT AND THERMAL OVERLOAD PROTECTION

The L4903 is a monolithic low drop dual 5V regulator designed mainly for supplying microprocessor systems.

Reset, data save functions and remote switch on/off control can be realized.




Minidip Plastic

ORDERING NUMBER: L4903


ABSOLUTE MAXIMUM RATINGS

V_{IN}	DC input voltage	24	V
V_t	Transient input overvoltage ($t = 40\text{ms}$)	60	V
P_{tot}	Power dissipation at $T_{amb} = 50^\circ\text{C}$	1	W
T_{stg}, T_j	Storage and junction temperature	-40 to 150	$^\circ\text{C}$

BLOCK DIAGRAM




SCHEMATIC DIAGRAM



CONNECTION DIAGRAM

(Top view)




PIN FUNCTIONS

N°	NAME	FUNCTION
1	INPUT 1	Low quiescent current 50mA regulator input.
2	INPUT 2	100mA regulator input.
3	TIMING CAPACITOR	If Reg. 2 is switched-ON the delay capacitor is charged with a $10\mu\text{A}$ constant current. When Reg. 2 is switched-OFF the delay capacitor is discharged.
4	GND	Common ground.
5	V_{O2} DISABLE INPUT	A high level ($> V_{DT}$) disables output Reg. 2.
6	RESET OUTPUT	When pin 3 reaches 5V the reset output is switched low. Therefore $t_{RD} = C_t \left(\frac{5V}{10\mu A} \right)$; $t_{RD} \text{ (ms)} = C_t \text{ (nF)}$.
7	OUTPUT 2	5V - 100mA regulator output. Enabled if $V_{O1} > V_{RT}$. $\text{DISABLE INPUT} < V_{DT}$ and $V_{IN2} > V_{IT}$. If Reg. 2 is switched OFF the C_{O2} capacitor is discharged.
8	OUTPUT 1	5V - 50mA regulator output with low leakage in switch-OFF condition.


THERMAL DATA

$R_{th J-pin}$	Thermal resistance junction-pin 4	max	70	$^{\circ}\text{C/W}$
$R_{th J-amb}$	Thermal resistance junction-ambient	max	100	$^{\circ}\text{C/W}$

TEST CIRCUIT



P.C. board and components layout of the test circuit (1 : 1 scale)



ELECTRICAL CHARACTERISTICS ($V_{IN} = 14,4V$, $T_{amb} = 25^{\circ}C$ unless otherwise specified)

Parameter	Test Conditions	Min.	Typ.	Max.	Unit
V_i DC operating input voltage				20	V
V_{O1} Output voltage 1	R load $1K\Omega$	4.95	5.05	5.15	V
V_{O2H} Output voltage 2 HIGH	R load $1K\Omega$	$V_{O1} - 0.1$	5	V_{O1}	V
V_{O2L} Output voltage 2 LOW	$I_{O2} = -5mA$		0.1		V
I_{O1} Output current 1 max. (*)	$\Delta V_{O1} = -100mV$	50			mA
I_{LO1} Leakage output 1 current	$V_{IN} = 0$ $V_{O1} \leq 3V$			1	μA
I_{O2} Output current 2 max. (*)	$\Delta V_{O2} = -100mV$	100			mA
V_{I01} Output 1 dropout voltage (*)	$I_{O1} = 10mA$ $I_{O1} = 50mA$		0.7 0.75	0.8 0.9	V V
V_{IT} Input threshold voltage		$V_{O1} + 1.2$	6.4	$V_{O1} + 1.7$	V
V_{ITH} Input threshold voltage hysteresis			250		mV
ΔV_{O1} Line regulation 1	$7V < V_{IN} < 18V$ $I_{O1} = 5mA$		5	50	mV
ΔV_{O2} Line regulation 2	$I_{O2} = 5mA$		5	50	mV
ΔV_{O1} Load regulation 1	$V_{IN1} = 8V$ $5mA < I_{O1} < 50mA$		5	20	mV
ΔV_{O2} Load regulation 2	$5mA < I_{O2} < 100mA$		10	50	mV
I_Q Quiescent current	$0 < V_{IN} < 13V$ $7V < V_{IN} < 13V$ V_{O2} LOW $7V < V_{IN} < 13V$ V_{O2} HIGH $I_{O1} = I_{O2} \leq 5mA$		4.5 2.7 1.6	6.5 4.5 3.5	mA mA mA
I_{Q1} Quiescent current 1	$6.3V < V_{IN1} < 13V$ $V_{IN2} = 0$ $I_{O1} < 5mA$ $I_{O2} = 0$		0.6	0.9	mA

ELECTRICAL CHARACTERISTICS (continued)

Parameter	Test Conditions	Min.	Typ.	Max.	Unit
V_{RT} Reset threshold voltage		$V_{O2}-0.4$	4.7	$V_{O2}-0.2$	V
V_{RTH} Reset threshold hysteresis		30	50	80	mV
V_{RH} Reset output voltage HIGH	$I_R = 500\mu A$	$V_{O2}-1$	4.12	V_{O2}	V
V_{RL} Reset output voltage LOW	$I_R = -5mA$		0.25	0.4	V
t_{RD} Reset pulse delay	$C_t = 10nF$	3	5	11	ms
t_d Timing capacitor discharge time	$C_t = 10nF$			20	μs
V_{DT} V_{O2} disable threshold voltage			1.25	2.4	V
I_D V_{O2} disable input current	$V_D \leq 0.4V$ $V_D \geq 2.4V$		-150 30		μA μA
$\frac{\Delta V_{O1}}{\Delta T}$ Thermal drift	$-20^\circ C \leq T_{amb} \leq 125^\circ C$		0.3 -0.8		mV/ $^\circ C$
$\frac{\Delta V_{O2}}{\Delta T}$ Thermal drift	$-20^\circ C \leq T_{amb} \leq 125^\circ C$		0.3 -0.8		mV/ $^\circ C$
SVR1 Supply voltage rejection	$f = 100Hz$ $V_R = 0.5V$ $I_o = 50mA$	50	84		dB
SVR2 Supply voltage rejection	$I_o = 100mA$	50	80		dB
T_{JSD} Thermal shut down			150		$^\circ C$

* The dropout voltage is defined as the difference between the input and the output voltage when the output voltage is lowered of 25mV under constant output current conditions.

APPLICATION INFORMATION

In power supplies for μP systems it is necessary to provide power continuously to avoid loss of information in memories and in time of day clocks, or to save data when the primary supply is removed. The L4903 makes it very easy to supply such equipments; it provides two voltage regulators (both 5V high precision) with separate inputs plus a reset output for the data save function and Reg. 2 disable input.

CIRCUIT OPERATION (see Fig. 1)

After switch on Reg. 1 saturates until V_{O1} rises to the nominal value.

When the input 2 reaches V_{IT} and the output 1 is higher than V_{RT} the output 2 (V_{O2} and V_R) switches on and the reset output (V_R) goes low after a programmable time T_{RD} (timing capacitor).

V_{O2} is switched at low level and V_R at high level when one of the following conditions occurs:

- a high level ($> V_{DT}$) is applied on pin 5;
- an input overvoltage;
- an overload on the output 1 ($V_{O1} < V_{RT}$);
- a switch off ($V_{IN} < V_{IT} - V_{ITH}$);

and they start again as before when the condition is removed.

An overload on output 2 does not switch Reg. 2, and does not influence Reg. 1.

The V_{O1} output features:

- 5V internal reference without voltage divider between the output and the error comparator
- very low drop series regulator element utilizing current mirrors

permit high output impedance and then very low leakage current even in power down conditions.

This output may therefore be used to supply circuits continuously, such as volatile RAMs, allowing the use of a back-up battery.

CIRCUIT OPERATION (continued)


The V_{O2} output can supply other non essential 5V circuits which may be powered down when the system is inactive, or that must be powered down to prevent uncorrect operation for supply voltages below the minimum value.

The reset output can be used as a "POWER DOWN INTERRUPT", permitting RAM access

only in correct power conditions, or as a "BACK-UP ENABLE" to transfer data into in a NV SHADOW MEMORY when the supply is interrupted.

The disable function can be used for remote on/off control of circuits connected to the V_{O2} output.

Fig. 1



APPLICATION SUGGESTION


Fig. 2 illustrates how the L4903's disable input may be used in a CMOS μ Computer application.

The V_{O1} regulator (low consumption) supply permanently a CMOS time of day clock and a CMOS μ computer chip with volatile memory. V_{O2} output, supplying non-essential circuits, is

turned OFF under control of a μ P unit.

Configurations of this type are used in products where the OFF switch is part of a keyboard scanned by a micro which operates continuously even in the OFF state.

Fig. 2



APPLICATION SUGGESTIONS (continued)

Fig. 3 - Quiescent current (Reg. 1) vs. output current




Fig. 4 - Quiescent current (Reg. 1) vs. input voltage




Fig. 5 - Total quiescent current vs. input voltage





Fig. 6 - Supply voltage rejection regulators 1 and 2 vs. input ripple frequency





DUAL 5V REGULATOR WITH RESET


PRELIMINARY DATA

- OUTPUT CURRENTS: $I_{o1} = 50\text{mA}$
 $I_{o2} = 100\text{mA}$
- FIXED PRECISION OUTPUT VOLTAGE $5\text{V} \pm 2\%$
- RESET FUNCTION CONTROLLED BY INPUT VOLTAGE AND OUTPUT 1 VOLTAGE
- RESET FUNCTION EXTERNALLY PROGRAMMABLE TIMING
- RESET OUTPUT LEVEL RELATED TO OUTPUT 2
- OUTPUT 2 INTERNALLY SWITCHED WITH ACTIVE DISCHARGING
- LOW LEAKAGE CURRENT, LESS THAN $1\mu\text{A}$ AT OUTPUT 1
- LOW QUIESCENT CURRENT (INPUT 1)
- INPUT OVERVOLTAGE PROTECTION UP TO 60V

- RESET OUTPUT NORMALLY HIGH
- OUTPUT TRANSISTORS SOA PROTECTION
- SHORT CIRCUIT AND THERMAL OVERLOAD PROTECTION

The L4904A is a monolithic low drop dual 5V regulator designed mainly for supplying microprocessor systems.


Reset and data save functions during switch on/off can be realized.



ABSOLUTE MAXIMUM RATINGS


V_{IN}	DC input voltage	24	V
	Transient input overvoltage ($t = 40\text{ ms}$)	60	V
I_o	Output current	internally limited	
P_{tot}	Power dissipation at $T_{amb} = 50^\circ\text{C}$	1	W
T_j	Storage and junction temperature	-40 to 150	$^\circ\text{C}$

BLOCK DIAGRAM




5-9411/1

SCHEMATIC DIAGRAM



CONNECTION DIAGRAM

(Top view)




PIN FUNCTIONS

N°	NAME	FUNCTION
1	INPUT 1	Low quiescent current 50mA regulator input.
2	INPUT 2	100mA regulator input.
3	TIMING CAPACITOR	If Reg. 2 is switched-ON the delay capacitor is charged with a 10µA constant current. When Reg. 2 is switched-OFF the delay capacitor is discharged.
4	GND	Common ground.
6	RESET OUTPUT	When pin 3 reaches 5V the reset output is switched high. Therefore $t_{RD} = C_t \left(\frac{5V}{10\mu A} \right)$; $t_{RD} \text{ (ms)} = C_t \text{ (nF)}$.
7	OUTPUT 2	5V - 100mA regulator output. Enabled if $V_{O1} > V_{RT}$ and $V_{IN2} > V_{IT}$. If Reg. 2 is switched-OFF the C_{O2} capacitor is discharged.
8	OUTPUT 1	5V - 50mA regulator output with low leakage in switch-OFF condition.


THERMAL DATA

$R_{th J-amb}$	Thermal resistance junction-ambient	max	100	°C/W
----------------	-------------------------------------	-----	-----	------

TEST CIRCUIT



P.C. board and components layout of the test circuit (1 : 1 scale)



ELECTRICAL CHARACTERISTICS ($V_{IN} = 14,4V$, $T_{amb} = 25^{\circ}C$ unless otherwise specified)

Parameter	Test Conditions	Min.	Typ.	Max.	Unit
V_i DC operating input voltage				20	V
V_{01} Output voltage 1	R load $1K\Omega$	4.95	5.05	5.15	V
V_{02H} Output voltage 2 HIGH	R load $1K\Omega$	$V_{01} - 0.1$	5	V_{01}	V
V_{02L} Output voltage 2 LOW	$I_{02} = -5mA$		0.1		V
I_{01} Output current 1	$\Delta V_{01} = -100mV$	50			mA
I_{L01} Leakage output 1 current	$V_{IN} = 0$ $V_{01} \leq 3V$			1	μA
I_{02} Output current 2	$\Delta V_{02} = -100mV$	100			mA
V_{I01} Output 1 dropout voltage (*)	$I_{01} = 10mA$ $I_{01} = 50mA$		0.7 0.75	0.8 0.9	V V
V_{IT} Input threshold voltage		$V_{01} + 1.2$	6.4	$V_{01} + 1.7$	V
V_{ITH} Input threshold voltage hyst.			250		mV
ΔV_{01} Line regulation	$7V < V_{IN} < 18V$ $I_{01} = 5mA$		5	50	mV
ΔV_{02} Line regulation 2	$I_{02} = 5mA$		5	50	
ΔV_{01} Load regulation 1	$V_{IN} = 8V$ $5mA < I_{01} < 50mA$		5	20	mV
ΔV_{02} Load regulation 2	$5mA < I_{02} < 100mA$		10	50	
I_Q Quiescent current	$0 < V_{IN} < 13V$ $7V < V_{IN} < 13V$ $I_{02} = I_{01} \leq 5mA$		4.5 1.6	6.5 3.5	mA mA
I_{Q1} Quiescent current 1	$6.3V < V_{IN1} < 13V$ $V_{IN2} = 0$ $I_{01} \leq 5mA$ $I_{02} = 0$		0.6	0.9	mA

ELECTRICAL CHARACTERISTICS (continued)

Parameter		Test Conditions	Min.	Typ.	Max.	Unit
V_{RT}	Reset threshold voltage		$V_{O2}-0.15$	4.9	$V_{O2}-0.05$	V
V_{RTH}	Reset threshold hysteresis		30	50	80	mV
V_{RH}	Reset output voltage HIGH	$I_R = 500\mu A$	$V_{O2}-1$	4.12	V_{O2}	V
V_{RL}	Reset output voltage LOW	$I_R = -5mA$		0.25	0.4	V
t_{RD}	Reset pulse delay	$C_t = 10nF$	3		11	ms
t_d	Timing capacitor discharge time	$C_t = 10nF$			20	μs
$\frac{\Delta V_{O1}}{\Delta T}$	Thermal drift	$-20^\circ C < T_{amb} < 125^\circ C$		0.3 -0.8		mV/ $^\circ C$
$\frac{\Delta V_{O2}}{\Delta T}$	Thermal drift	$-20^\circ C < T_{amb} < 125^\circ C$		0.3 -0.8		mV/ $^\circ C$
SVR1	Supply voltage rejection	$f = 100Hz$ $V_R = 0.5V$ $I_o = 50mA$	50	84		dB
SVR2	Supply voltage rejection	$I_o = 100mA$	50	80		dB
T_{JSD}	Thermal shut down			150		$^\circ C$

* The dropout voltage is defined as the difference between the input and the output voltage when the output voltage is lowered of 25mV under constant output current condition.

APPLICATION INFORMATION

In power supplies for μP systems it is necessary to provide power continuously to avoid loss of information in memories and in time of day clocks, or to save data when the primary supply is removed. The L4904A makes it very easy to supply such equipments; it provides two voltage regulators (booth 5V high precision) with separate inputs plus a reset output for the data save function.

CIRCUIT OPERATION (see Fig. 1)

After switch on Reg. 1 saturates until V_{O1} rises to the nominal value.

When the input 2 reaches V_{IT} and the output 1 is higher than V_{RT} the output 2 (V_{O2}) switches on and the reset output (V_R) also goes high after a programmable time T_{RD} (timing capacitor).

V_{O2} and V_R are switched together at low level when one of the following conditions occurs:

- an input overvoltage

- an overload on the output 1 ($V_{O1} < V_{RT}$);
- a switch off ($V_{IN} < V_{IT} - V_{ITH}$);

and they start again as before when the condition is removed.

An overload on output 2 does not switch Reg. 2, and does not influence Reg. 1.

The V_{O1} output features:

- 5V internal reference without voltage divider between the output and the error comparator;
- very low drop series regulator element utilizing current mirrors;

permit high output impedance and then very low leakage current even in power down conditions.

This output may therefore be used to supply circuits continuously, such as volatile RAMs, allowing the use of a back-up battery. The V_{O1} regulator also features low consumption (0.6mA

CIRCUIT OPERATION (continued)


typ.) to minimize battery drain in applications where the V_1 regulator is permanently connected to a battery supply.

The V_{02} output can supply other non essential 5V circuits which may be powered down when the system is inactive, or that must be powered down to prevent uncorrect operation for supply

voltages below the minimum value.

The reset output can be used as a "POWER DOWN INTERRUPT", permitting RAM access only in correct power conditions, or as a "BACK-UP ENABLE" to transfer data into in a NV SHADOW MEMORY when the supply is interrupted.

Fig. 1



APPLICATION SUGGESTIONS

Fig. 2 shows an application circuit for a μP system.

Reg. 1 is permanently connected to a battery and supplies a CMOS time-of-day clock and a CMOS microcomputer chip with volatile memory.

Reg. 2 may be switched OFF when the system is inactive.

Fig. 3 shows the L4904A with a back up battery

on the V_{01} output to maintain a CMOS time-of-day clock and a stand by type C-MOS μP . The reset output makes sure that the RAM is forced into the low consumption stand by state, so the access to memory is inhibit and the back up battery voltage cannot drop so low that memory contents are corrupted.

In this case the main on-off switch disconnects both regulators from the supply battery.

APPLICATION SUGGESTIONS (continued)

Application Circuits of a Microprocessor system (Fig. 2) or with data save battery (Fig. 3). The reset output provide delayed rising front at the turn-off of the regulator 2.

Fig. 2





Fig. 3



APPLICATION SUGGESTIONS (continued)

Fig. 4 - Quiescent current (Reg. 1) vs. output current




Fig. 5 - Quiescent current (Reg. 1) vs. input voltage




Fig. 6 - Total quiescent current vs. input voltage





Fig. 7 - Supply voltage rejection regulators 1 and 2 vs. input ripple frequency



DUAL 5V REGULATOR WITH RESET


ADVANCE DATA

- DOUBLE BATTERY OPERATING
- OUTPUT CURRENTS: $I_{o1} = 200\text{mA}$
 $I_{o2} = 300\text{mA}$
- FIXED PRECISION OUTPUT VOLTAGE 5V $\pm 1\%$
- RESET FUNCTION CONTROLLED BY INPUT VOLTAGE AND OUTPUT 1 VOLTAGE
- RESET FUNCTION EXTERNALLY PROGRAMMABLE TIMING
- RESET OUTPUT LEVEL RELATED TO OUTPUT 2
- OUTPUT 2 INTERNALLY SWITCHED WITH ACTIVE DISCHARGING
- LOW LEAKAGE CURRENT, LESS THAN $1\mu\text{A}$ AT OUTPUT 1
- LOW QUIESCIENT CURRENT (INPUT 1)
- INPUT OVERVOLTAGE PROTECTION UP TO 60V

- RESET OUTPUT HIGH
- OUTPUT TRANSISTORS SOA PROTECTION
- SHORT CIRCUIT AND THERMAL OVERLOAD PROTECTION

The L4905 is a monolithic low drop dual 5V regulator designed mainly for supplying micro-processor systems.

Reset and data save functions during switch on/off can be realized.




Heptawatt

ORDERING NUMBER: L4905

ABSOLUTE MAXIMUM RATINGS


V_{IN}	DC input voltage	28	V
	Transient input overvoltage ($t = 40\text{ms}$)	60	V
I_o	Output current	internally limited	
T_J	Storage and junction temperature	-40 to 150	°C

BLOCK DIAGRAM




S-7767/2

SCHEMATIC DIAGRAM



CONNECTION DIAGRAM

(Top view)




PIN FUNCTIONS

N°	NAME	FUNCTION
1	INPUT 1	Low quiescent current 200mA regulator input.
2	INPUT 2	300mA regulator input.
3	TIMING CAPACITOR	If Reg. 2 is switched-ON the delay capacitor is charged with a $10\mu\text{A}$ constant current. When Reg. 2 is switched-OFF the delay capacitor is discharged.
4	GND	Common ground.
5	RESET OUTPUT	When pin 3 reaches 5V the reset output is switched high. Therefore $t_{RD} = C_t \left(\frac{5V}{10\mu\text{A}} \right)$; $t_{RD} \text{ (ms)} = C_t \text{ (nF)}$
6	OUTPUT 2	5V - 300mA regulator output. Enabled if $V_O 1 > V_{RT}$ and $V_{IN 2} > V_{IT}$. If Reg. 2 is switched-OFF the C_{O2} capacitor is discharged.
7	OUTPUT 1	5V - 200mA regulator output with low leakage (in switch-OFF condition).

THERMAL DATA

$R_{th \text{ j-case}}$	Thermal resistance junction-case	max	4	$^{\circ}\text{C/W}$
-------------------------	----------------------------------	-----	---	----------------------

TEST CIRCUIT



ELECTRICAL CHARACTERISTICS ($V_{IN1} = V_{IN2} = 14.4V$, $T_{amb} = 25^\circ$ unless otherwise specified)

Parameter	Test Conditions	Min.	Typ.	Max.	Unit	
V_i	DC operating input voltage			24	V	
V_{O1}	Output voltage 1	R load $1K\Omega$	5.0	5.05	5.1	V
V_{O2H}	Output voltage 2 HIGH	R load $1K\Omega$	$V_{O1} - 0.1$	5	V_{O1}	V
V_{O2L}	Output voltage 2 LOW	$I_{O2} = -5mA$		0.1		V
I_{O1}	Output current 1	$\Delta V_{O1} = -100mV$	200			mA
I_{LO1}	Leakage output 1 current	$V_{IN} = 0$ $V_{O1} \leq 3V$		1		μA
I_{O2}	Output current 2	$\Delta V_{O2} = -100mV$	300			mA
V_{IO1}	Output 1 dropout voltage (*)	$I_{O1} = 10mA$ $I_{O1} = 100mA$ $I_{O1} = 200mA$		0.7 0.8 1.05	0.8 1 1.3	V V
V_{IT}	Input threshold voltage		$V_{O1} + 1.2$	6.4	$V_{O1} + 1.7$	V
V_{ITH}	Input threshold voltage hyst.			250		mV
ΔV_{O1}	Line regulation 1	$7V < V_{IN} < 24V$ $I_{O1} = 5mA$		5	50	mV
ΔV_{O2}	Line regulation 2	$I_{O2} = 5mA$		5	50	mV
ΔV_{O1}	Load regulation 1	$5mA < I_{O1} < 200mA$		40	80	mV
ΔV_{O2}	Load regulation 2	$5mA < I_{O2} < 300mA$		50	100	mV
I_Q	Quiescent current	$0 < V_{IN} < 13V$ $7V < V_{IN} < 13V$ $I_{O2} = I_{O1} \leq 5mA$		4.5 1.6	6.5 3.5	mA mA
I_{Q1}	Quiescent current 1	$6.3V < V_{IN1} < 13V$ $V_{IN2} = 0$ $I_{O1} \leq 5mA$ $I_{O2} = 0$		0.6	0.9	mA

ELECTRICAL CHARACTERISTICS (continued)

Parameter		Test Conditions	Min.	Typ.	Max.	Unit
V_{RT}	Reset threshold voltage		$V_{O2}-0.15$	4.9	$V_{O2}-0.05$	V
V_{RTH}	Reset threshold hysteresis		30	50	80	mV
V_{RH}	Reset output voltage HIGH	$I_R = 500\mu A$	$V_{O2}-1$	4.12	V_{O2}	V
V_{RL}	Reset output voltage LOW	$I_R = -5mA$		0.25	0.4	V
t_{RD}	Reset pulse delay	$C_t = 10nF$	3	5	11	ms
t_d	Timing capacitor discharge time	$C_t = 10nF$			20	μs
$\frac{\Delta V_{O1}}{\Delta T}$	Thermal drift	$-20^\circ C \leq T_{amb} \leq 125^\circ C$		0.3 -0.8		mV/ $^\circ C$
$\frac{\Delta V_{O2}}{\Delta T}$	Thermal drift	$-20^\circ C \leq T_{amb} \leq 125^\circ C$		0.3 -0.8		mV/ $^\circ C$
SVR1	Supply voltage rejection	$f = 100Hz$ $V_R = 0.5V$ $I_o = 100mA$	54 50	84		dB
SVR2	Supply voltage rejection		50	80		dB
T_{JSD}	Thermal shut down			150		$^\circ C$

* The dropout voltage is defined as the difference between the input and the output voltage when the output voltage is lowered of 25mV under constant output current condition.

APPLICATION INFORMATION

In power supplies for μP systems it is necessary to provide power continuously to avoid loss of information in memories and in time of day clocks, or to save data when the primary supply is removed. The L4905 makes it very easy to supply such equipments; it provides two voltage regulators (both 5V high precision) with separate inputs plus a reset output for the data save function.

CIRCUIT OPERATION (see Fig. 1)

After switch on Reg. 1 saturates until V_{O1} rises to the nominal value.

When the input 2 reaches V_{IT} and the output 1 is higher than V_{RT} the output 2 (V_{O2}) switches on and the reset output (V_R) also goes high after a programmable time T_{RD} (timing capacitor).

V_{O2} and V_R are switched together at low level when one of the following conditions occurs:

– an input overvoltage

– an overload on the output 1 ($V_{O1} < V_{RT}$);
– a switch off ($V_{IN} < V_{IT} - V_{ITH}$);

and they start again as before when the condition is removed.

An overload on output 2 does not switch Reg. 2, and does not influence Reg. 1.

The V_{O1} output features:

- 5V internal reference without voltage divider between the output and the error comparator;
- very low drop series regulator element utilizing current mirrors;
- permit high output impedance and then very low leakage current error even in power down condition.

This output may therefore be used to supply circuits continuously, such as volatile RAMs, allowing the use of a back-up battery. The V_{O1}

CIRCUIT OPERATION (continued)


regulator also features low consumption (0.6mA typ.) to minimize battery drain in applications where the V_1 regulator is permanently connected to a battery supply.

The V_{02} output can supply other non essential 5V circuits which may be powered down when the system is inactive, or that must be powered

down to prevent uncorrect operation for supply voltages below the minimum value.

The reset output can be used as a "POWER DOWN INTERRUPT", permitting RAM access only in correct power conditions, or as a "BACK-UP ENABLE" to transfer data into in a NV SHADOW MEMORY when the supply is interrupted.

Fig. 1



APPLICATION SUGGESTIONS

Fig. 2 shows an application circuit for a μP system typically used in trip computers or in car radios with programmable tuning.

Reg. 1 is permanently connected to a battery and supplies a CMOS time-of-day clock and a CMOS microcomputer chip with volatile memory.

Reg. 2 may be switched OFF when the system is inactive.

Fig. 4 shows the L4905 with a back up battery on the V_{01} output to maintain a CMOS time-of-day clock and a stand by type N-MOS μP . The reset output makes sure that the RAM is forced into the low consumption stand by state, so the access to memory is inhibit and the back up battery voltage cannot drop so low that memory contents are corrupted.

In this case the main on-off switch disconnects both regulators from the supply battery.

APPLICATION SUGGESTION (continued)

Fig. 2





Fig. 3 - P.C. board component layout of fig. 2 (1 : 1 scale)



APPLICATION SUGGESTION (continued)

Fig. 4




Fig. 5 - Quiescent current (Reg. 1) vs. output current




Fig. 6 - Quiescent current (Reg. 1) vs. input voltage






Fig. 7 - Total quiescent current vs. input voltage



VERY LOW DROP 1.5A REGULATORS


PRELIMINARY DATA

- PRECISE 5V, 8.5V, 10V, 12V OUTPUTS
- LOW DROPOUT VOLTAGE (500mV TYP AT 1.5A)
- VERY LOW QUIESCENT CURRENT
- THERMAL SHUTDOWN
- SHORT CIRCUIT PROTECTION
- REVERSE POLARITY PROTECTION


INTRODUCTION


The L4940 series of three terminal positive regulators is available in TO-220 package and with several fixed output voltages, making it useful in a wide range of industrial and consumer applications. Thanks to its very low input/output volt-

age drop, these devices are particularly suitable for battery powered equipments, reducing consumption and prolonging battery life. Each type employs internal current limiting, antisaturation circuit, thermal shut-down and safe area protection.

BLOCK DIAGRAM


CONNECTION DIAGRAM AND ORDERING NUMBERS

(Top view)



S - 2568/1

ORDERING NUMBERS	OUTPUT VOLTAGE
L4940V5	5V
L4940V85	8.5V
L4940V10	10V
L4940V12	12V

ABSOLUTE MAXIMUM RATINGS

V_i	Forward input voltage		30	V
V_{IR}	Reverse input voltage	$(V_o = 5V \quad R_o = 100\Omega)$ $(V_o = 8.5V \quad R_o = 180\Omega)$ $(V_o = 10V \quad R_o = 200\Omega)$ $(V_o = 12V \quad R_o = 240\Omega)$	-15	V
I_o	Output current		Internally limited	
P_{tot}	Power dissipation		Internally limited	
T_j, T_{stg}	Junction and storage temperature		-40 to 150	°C

THERMAL DATA

$R_{th \text{ j-case}}$	Thermal resistance junction-case	max	3	°C/W
$R_{th \text{ j-amb}}$	Thermal resistance junction-ambient	max	50	°C/W

TEST CIRCUITS

Fig. 1 - DC Parameters




Fig. 2 - Load Regulation





Fig. 3 - Ripple Rejection



ELECTRICAL CHARACTERISTICS (Refer to the test circuits $T_j = 25^\circ\text{C}$, $C_1 = 0.1\mu\text{F}$, $C_0 = 22\mu\text{F}$, unless otherwise specified)

Parameter	Test Conditions	Min.	Typ.	Max.	Min.	Typ.	Max.	Unit
OUTPUT VOLTAGE		5			8.5			V
INPUT VOLTAGE (unless otherwise specified)		7			10.5			V
V_o Output voltage	$I_o = 0.5\text{A}$	4.9	5	5.1	8.3	8.5	8.7	V
	$I_o = 5\text{ mA to }1.5\text{A}$	4.8	5	5.2	8.15	8.5	8.85	
V_i Operating input voltage	$I_o = 5\text{ mA}$			17			17	V
ΔV_o Line regulation	$I_o = 5\text{ mA}$		4	10		4	9	mV
ΔV_o Load regulation	$I_o = 5\text{ mA to }1.5\text{A}$			8		12	30	mV
	$I_o = 0.5\text{A to }1\text{A}$			5		8	16	
I_Q Quiescent current	$I_o = 5\text{ mA}$		5	8		4	8	mA
	$I_o = 1.5\text{ A}$		30	50		30	50	
ΔI_Q Quiescent current change	$I_o = 5\text{ mA}$			3			2.5	mA
	$I_o = 1.5\text{ A}$			15			15	
V_d Dropout voltage	$I_o = 0.5\text{A}$		200	400		200	400	mV
	$I_o = 1.5\text{A}$		500	900		500	900	
$\frac{\Delta V_o}{\Delta T}$ Output voltage drift			0.5			0.8		mV/°C
SVR Supply voltage rejection	$f = 120\text{ Hz}$ $I_o = 1\text{ A}$	58	68		58	66		dB
I_{SC} Short circuit current limit	$V_i = 14\text{V}$		2	2.7		2	2.7	A
			2.2	2.9		2.2	2.9	
Z_o Output impedance	$f = 1\text{ KHz}$ $I_o = 0.5\text{A}$		30			32		mΩ
e_N Output noise	$B = 100\text{ Hz to }100\text{ KHz}$		30			30		$\mu\text{V}/V_o$

ELECTRICAL CHARACTERISTICS (Refer to the test circuits $T_j = 25^\circ\text{C}$, $C_i = 0.1\mu\text{F}$, $C_o = 22\mu\text{F}$, unless otherwise specified)

Parameter	Test Conditions	Min.	Typ.	Max.	Min.	Typ.	Max.	Unit
OUTPUT VOLTAGE		10			12			V
INPUT VOLTAGE (unless otherwise specified)		12			14			V
V_o Output voltage	$I_o = 0.5\text{A}$	9.8	10	10.2	11.75	12	12.25	V
	$I_o = 5\text{ mA to }1.5\text{A}$	9.6	10	10.4 ($V_i = 11.7\text{ to }16\text{V}$)	11.5	12	12.5 ($V_i = 13.8\text{ to }17\text{V}$)	
V_i Operating input voltage	$I_o = 5\text{ mA}$			17			17	V
ΔV_o Line regulation	$I_o = 5\text{ mA}$		3 ($V_i = 11\text{ to }17\text{V}$)	8		3 ($V_i = 13\text{ to }14\text{V}$)	7	mV
ΔV_o Load regulation	$I_o = 5\text{ mA to }1.5\text{A}$		15	35		15	35	mV
	$I_o = 0.5\text{A to }1\text{A}$		10	20		10	25	
I_Q Quiescent current	$I_o = 5\text{ mA}$		4	8		4	8	mA
	$I_o = 1.5\text{A}$		30 ($V_i = 11.7\text{V}$)	50		30 ($V_i = 13.8\text{V}$)	50	
ΔI_Q Quiescent current change	$I_o = 5\text{ mA}$			2			1.5	mA
	$I_o = 1.5\text{A}$			13 ($V_i = 11.7\text{ to }16\text{V}$)			10 ($V_i = 13.8\text{V}$)	
V_d Dropout voltage	$I_o = 0.5\text{A}$		200	400		200	400	mV
	$I_o = 1.5\text{A}$		500	900		500	900	
$\frac{\Delta V_o}{\Delta T}$ Output voltage drift			1			1.2		mV/ $^\circ\text{C}$
SVR Supply voltage rejection	$f = 120\text{ Hz}$ $I_o = 1\text{A}$	56	62		55	61		dB
I_{sc} Short circuit current limit	$V_i = 14\text{V}$		2	2.7		2	2.7	A
	$V_i = 11.7\text{V}$		2.2	2.9		—	—	
Z_o Output impedance	$f = 1\text{KHz}$ $I_o = 0.5\text{A}$		36			40		m Ω
e_N Output noise voltage	$B = 100\text{ Hz to }100\text{ KHz}$		30			30		$\mu\text{V}/V_o$

Fig. 4 - Dropout voltage vs. output current




Fig. 5 - Dropout voltage vs. temperature




Fig. 6 - Output voltage vs. temperature (L4940V5)




Fig. 7 - Output voltage vs. temperature (L4940V85)




Fig. 8 - Output voltage vs. temperature (L4040V10)




Fig. 9 - Output voltage vs. temperature (L4940V12)




Fig. 10 - Quiescent current vs. temperature (L4940V5)




Fig. 11 - Quiescent current vs. input voltage (L4940V5)




Fig. 12 - Quiescent current vs. output current (L4940V5)




Fig. 13 - Short circuit current vs. temperature (L4940V5)




Fig. 14 - Peak output current vs. input/output differential voltage (L4940V5)




Fig. 15 - Low voltage behavior (L4940V5)




Fig. 16 - Low voltage behavior (L4940V85)




Fig. 17 - Low voltage behavior (L4940V10)




Fig. 18 - Low voltage behavior (L4940V12)




Fig. 19 - Supply voltage rejection vs. frequency (L4940V5)




Fig. 20 - Supply voltage rejection vs. output current




Fig. 21 - Load dump characteristics (L4940V5)




Fig. 22 - Line transient response (L4940V5)




Fig. 23 - Load transient response




Fig. 24 - Total power dissipation




Fig. 25 - Distributed supply with on-card L4940 and L4941 low-drop regulators






Fig. 26 - Distributed supply with on-card L4940 and L4941 low-drop regulators



ADVANTAGES OF THESE APPLICATIONS ARE:

- On card regulation with short circuit and thermal protection on each output.
- Very high total system efficiency due to the switching preregulation and very low-drop postregulations.

Fig. 27




ADVANTAGES OF THIS CONFIGURATION ARE :

- Very high regulation (line and load) on both the output voltages.
- 12V output short-circuit and thermally protected.
- Very high efficiency on the 12V output due to the very low drop regulator.

VERY LOW DROP 1A REGULATOR


PRELIMINARY DATA

- LOW DROPOUT VOLTAGE (450mV TYP AT 1A)
- VERY LOW QUIESCENT CURRENT
- THERMAL SHUTDOWN
- SHORT CIRCUIT PROTECTION
- REVERSE POLARITY PROTECTION



INTRODUCTION

The L4941/X is a three terminal 5V positive regulator available in TO-220 and SOT-82 packages; making it useful in a wide range of the industrial and consumer applications. Thanks to its very low input/output voltage drop, this device

is particularly suitable for battery powered equipment, reducing consumption and prolonging battery life. It employs internal current limiting, antisaturation circuit, thermal shutdown and safe area protection.


BLOCK DIAGRAM


PIN CONNECTIONS



S-2588/1

TO-220



S-6188

SOT-82

ABSOLUTE MAXIMUM RATINGS

V_I	Forward input voltage	30	V
V_{IR}	Reverse input voltage ($R_O = 100\Omega$)	-15	V
I_O	Output current	Internally limited	
P_{tot}	Power dissipation	Internally limited	
T_J, T_{stg}	Junction and storage temperature	-40 to 150	°C

THERMAL DATA

			SOT-82	TO-220
$R_{th\ j-case}$	Thermal resistance junction-case	max	8 °C/W	3 °C/W
$R_{th\ j-amb}$	Thermal resistance junction-ambient	max	100 °C/W	50 °C/W

TEST CIRCUITS

Fig. 1 - DC Parameters




Fig. 2 - Load Regulation





Fig. 3 - Ripple Rejection



ELECTRICAL CHARACTERISTICS (Refer to the test circuits $T_j = 25^\circ\text{C}$, $C_1 = 0.1\mu\text{F}$, $C_o = 22\mu\text{F}$, unless otherwise specified)

Parameter		Test Conditions	Min.	Typ.	Max.	Unit
OUTPUT VOLTAGE			5			
INPUT VOLTAGE (unless otherwise specified)			7			
V_o	Output voltage	$I_o = 5\text{mA to } 1\text{A}$ $V_i = 6\text{V to } 14\text{V}$	4.8	5	5.2	V
V_i	Operating input voltage	$I_o = 5\text{mA}$			16	V
ΔV_o	Line regulation	$V_i = 6\text{V to } 16\text{V}$ $I_o = 5\text{mA}$		5	20	mV
ΔV_o	Load regulation	$I_o = 5\text{mA to } 1\text{A}$ $I_o = 0.5\text{A to } 1\text{A}$		8 5	20 15	mV
I_Q	Quiescent current	$V_i = 6\text{V}$	$I_o = 5\text{mA}$	4	8	mA
			$I_o = 1\text{A}$	20	40	
ΔI_Q	Quiescent current change	$V_i = 6\text{V to } 14\text{V}$	$I_o = 5\text{mA}$		3	mA
			$I_o = 1\text{A}$		-10	
V_d	Dropout voltage	$I_o = 0.5\text{A}$		250	450	mV
		$I_o = 1\text{A}$		450	700	
$\frac{\Delta V_o}{\Delta T}$	Output voltage drift			0.6		mV/°C
SVR	Supply voltage rejection	$f = 120\text{Hz}$ $I_o = 0.5\text{A}$	58	68		dB
I_{sc}	Short circuit current limit	$V_i = 14\text{V}$		1.6	2.0	A
		$V_i = 6\text{V}$		1.8	2.2	
Z_o	Output impedance	$f = 1\text{KHz}$ $I_o = 0.5\text{A}$		30		mΩ
e_N	Output noise voltage	$B = 100\text{Hz to } 100\text{KHz}$		30		$\mu\text{V}/V_o$

Fig. 4 - Dropout voltage vs. output current




Fig. 5 - Dropout voltage vs. temperature




Fig. 6 - Output voltage vs. temperature




Fig. 7 - Quiescent current vs. temperature




Fig. 8 - Quiescent current vs. input voltage




Fig. 9 - Quiescent current vs. output current




Fig. 10 - Short circuit current vs. temperature




Fig. 11 - Peak output current vs. input/output differential voltage




Fig. 12 - Low voltage behavior




Fig. 13 - Supply voltage rejection vs. frequency




Fig. 14 - Supply voltage rejection vs. output current




Fig. 15 - Load dump characteristics




Fig. 16 - Line transient response




Fig. 17 - Load transient response




Fig. 18 - Totale power dissipation (TO-220)






Fig. 19 - Distributed supply with on-card L4940 and L4941 low-drop regulators



ADVANTAGES OF THESE APPLICATIONS ARE :

- On card regulation with short circuit and thermal protection on each output.
- Very high total system efficiency due to the switching preregulation and very low-drop postregulations.

Fig. 20 - Distributed supply with on-card L4940 and L4941 low-drop regulators



2.5A POWER SWITCHING REGULATOR

PRELIMINARY DATA

- 2.5A OUTPUT CURRENT
- 5.1V TO 40V OUTPUT VOLTAGE RANGE
- PRECISE ($\pm 2\%$) ON-CHIP REFERENCE
- HIGH SWITCHING FREQUENCY
- VERY HIGH EFFICIENCY (UP TO 90%)
- VERY FEW EXTERNAL COMPONENTS
- SOFT START
- INTERNAL LIMITING CURRENT
- THERMAL SHUTDOWN

soft start, thermal protection and 0 to 100% duty cycle for continuous operation mode.

The L4960 is mounted in a Heptawatt plastic power package and requires very few external components.

Efficient operation at switching frequencies up to 150KHz allows a reduction in the size and cost of external filter components.


Heptawatt


ORDERING NUMBER: L4960 (Vertical)
L4960H (Horizontal)

The L4960 is a monolithic power switching regulator delivering 2.5A at a voltage variable from 5V to 40V in step down configuration. Features of the device include current limiting,


ABSOLUTE MAXIMUM RATINGS

V_1	Input voltage	50	V
$V_1 - V_7$	Input to output voltage difference	50	V
V_7	Negative output DC voltage	-1	V
	Negative output peak voltage at $t = 0.1\mu\text{s}$; $f = 100\text{KHz}$	-5	V
V_3, V_6	Voltage at pin 3 and 6	5.5	V
V_2	Voltage at pin 2	7	V
I_3	Pin 3 sink current	1	mA
I_5	Pin 5 source current	20	mA
P_{tot}	Power dissipation at $T_{\text{case}} \leq 90^\circ\text{C}$	15	W
T_J, T_{stg}	Junction and storage temperature	-40 to 150	$^\circ\text{C}$

BLOCK DIAGRAM



CONNECTION DIAGRAM



THERMAL DATA

$R_{th\ j-case}$	Thermal resistance junction-case	max	4	$^{\circ}C/W$
$R_{th\ j-amb}$	Thermal resistance junction-ambient	max	50	$^{\circ}C/W$

PIN FUNCTIONS

N ^o	NAME	FUNCTION
1	SUPPLY VOLTAGE	Unregulated voltage input. An internal regulator powers the internal logic.
2	FEEDBACK INPUT	The feedback terminal of the regulation loop. The output is connected directly to this terminal for 5.1V operation; it is connected via a divider for higher voltages.
3	FREQUENCY COMPENSATION	A series RC network connected between this terminal and ground determines the regulation loop gain characteristics.
4	GROUND	Common ground terminal.
5	OSCILLATOR	A parallel RC network connected to this terminal determines the switching frequency.
6	SOFT START	Soft start time constant. A capacitor is connected between this terminal and ground to define the soft start time constant. This capacitor also determines the average short circuit output current.
7	OUTPUT	Regulator output.

ELECTRICAL CHARACTERISTICS (Refer to the test circuit, $T_j = 25^\circ\text{C}$, $V_i = 35\text{V}$, unless otherwise specified)

Parameter	Test Conditions	Min.	Typ.	Max.	Unit
-----------	-----------------	------	------	------	------

DYNAMIC CHARACTERISTICS

V_o	Output voltage range	$V_i = 46\text{V}$	$I_o = 1\text{A}$	V_{ref}		40	V
V_i	Input voltage range	$V_o = V_{ref}$ to 36V	$I_o = 2.5\text{A}$	9		46	V
ΔV_o	Line regulation	$V_i = 10\text{V}$ to 40V	$V_o = V_{ref}$ $I_o = 1\text{A}$		15	50	mV
ΔV_o	Load regulation	$V_o = V_{ref}$	$I_o = 0.5\text{A}$ to 2A		10	30	mV
V_{ref}	Internal reference voltage (pin 2)	$V_i = 9\text{V}$ to 46V	$I_o = 1\text{A}$	5	5.1	5.2	V
$\frac{\Delta V_{ref}}{\Delta T}$	Average temperature coefficient of refer. voltage	$T_j = 0^\circ\text{C}$ to 125°C $I_o = 1\text{A}$			0.4		mV/ $^\circ\text{C}$
V_d	Dropout voltage	$I_o = 2\text{A}$			1.4	3	V
I_{om}	Maximum operating load current	$V_i = 9\text{V}$ to 46V $V_o = V_{ref}$ to 36V		2.5			A
I_{7L}	Current limiting threshold (pin 7)	$V_i = 9\text{V}$ to 46V $V_o = V_{ref}$ to 36V		3		4.5	A
I_{SH}	Input average current	$V_i = 46\text{V}$; output short-circuit			30	60	mA
η	Efficiency	$f = 100\text{KHz}$ $I_o = 2\text{A}$	$V_o = V_{ref}$		75		%
			$V_o = 12\text{V}$		85		%
SVR	Supply voltage ripple rejection	$\Delta V_i = 2V_{rms}$ $f_{ripple} = 100\text{Hz}$ $V_o = V_{ref}$	$I_o = 1\text{A}$	50	56		dB
f	Switching frequency			85	100	115	KHz
$\frac{\Delta f}{\Delta V_i}$	Voltage stability of switching frequency	$V_i = 9\text{V}$ to 46V			0.5		%
$\frac{\Delta f}{\Delta T_j}$	Temperature stability of switching frequency	$T_j = 0^\circ\text{C}$ to 125°C			1		%
f_{max}	Maximum operating switching frequency	$V_o = V_{ref}$	$I_o = 2\text{A}$	120	150		KHz
T_{sd}	Thermal shutdown junction temperature				150		$^\circ\text{C}$

ELECTRICAL CHARACTERISTICS (continued)

Parameter	Test Conditions	Min.	Typ.	Max.	Unit
-----------	-----------------	------	------	------	------

DC CHARACTERISTICS

I_{1Q}	Quiescent drain current	100% duty cycle pins 5 and 7 open	$V_1 = 46V$		30	40	mA
		0% duty cycle			15	20	mA
$-I_{7L}$	Output leakage current	0% duty cycle				1	mA

SOFT START

I_{650}	Source current		100	130	150	μA
I_{65I}	Sink current		50	70	120	μA

ERROR AMPLIFIER

V_{3H}	High level output voltage	$V_2 = 4.7V$	$I_3 = 100\mu A$	3.5			V
V_{3L}	Low level output voltage	$V_2 = 5.3V$	$I_3 = 100\mu A$			0.5	V
I_{35I}	Sink output current	$V_2 = 5.3V$		100	150		μA
$-I_{350}$	Source output current	$V_2 = 4.7V$		100	150		μA
I_2	Input bias current	$V_2 = 5.2V$			2	10	μA
G_V	DC open loop gain	$V_3 = 1V$ to $3V$		46	55		dB

OSCILLATOR

$-I_5$	Oscillator source current		5				mA
--------	---------------------------	--	---	--	--	--	----

CIRCUIT OPERATION (refer to the block diagram)

The L4960 is a monolithic stepdown switching regulator providing output voltages from 5.1V to 40V and delivering 2.5A.

The regulation loop consists of a sawtooth oscillator, error amplifier, comparator and the output stage. An error signal is produced by comparing the output voltage with a precise 5.1V on-chip reference (zener zap trimmed to $\pm 2\%$).

This error signal is then compared with the sawtooth signal to generate the fixed frequency pulse width modulated pulses which drive the output stage.

The gain and frequency stability of the loop can be adjusted by an external RC network connected to pin 3. Closing the loop directly gives an output voltage of 5.1V. Higher voltages are obtained by inserting a voltage divider.

Output overcurrents at switch on are prevented by the soft start function. The error amplifier output is initially clamped by the external capacitor

C_{SS} and allowed to rise, linearly, as this capacitor is charged by a constant current source. Output overload protection is provided in the form of a current limiter. The load current is sensed by an internal metal resistor connected to a comparator. When the load current exceeds a preset threshold this comparator sets a flip flop which disables the output stage and discharges the soft start capacitor. A second comparator resets the flip flop when the voltage across the soft start capacitor has fallen to 0.4V.

The output stage is thus re-enabled and the output voltage rises under control of the soft start network. If the overload condition is still present the limiter will trigger again when the threshold current is reached. The average short circuit current is limited to a safe value by the dead time introduced by the soft start network. The thermal overload circuit disables circuit operation when the junction temperature reaches about 150°C and has hysteresis to prevent unstable conditions.

Fig. 1 - Soft start waveforms




Fig. 2 - Current limiter waveforms





Fig. 3 – Test and application circuit



C6, C7: EKR (ROE)
 L1 = 150μH at 5A (COGEMA 946042)
 CORE TYPE: MAGNETICS 58206-A2 MPP
 N° TURNS 45, WIRE GAUGE: 0.8mm (20 AWG)

Fig. 4 – Quiescent drain current vs. supply voltage (0% duty cycle)




Fig. 5 – Quiescent drain current vs. supply voltage (100% duty cycle)




Fig. 6 – Quiescent drain current vs. junction temperature (0% duty cycle)




Fig. 7 - Quiescent drain current vs. junction temperature (100% duty cycle)




Fig. 8 - Reference voltage (pin 2) vs. V_i




Fig. 9 - Reference voltage vs. junction temperature (pin 2)




Fig. 10 - Open loop frequency and phase response of error amplifier




Fig. 11 - Switching frequency vs. input voltage




Fig. 12 - Switching frequency vs. junction temperature




Fig. 13 - Switching frequency vs. R_2 (see test circuit)




Fig. 14 - Line transient response




Fig. 15 - Load transient response




Fig. 16 - Supply voltage ripple rejection vs. frequency




Fig. 17 - Dropout voltage between pin 1 and pin 7 vs. current at pin 7




Fig. 18 - Dropout voltage between pin 1 and 7 vs. junction temperature




Fig. 19 - Power dissipation derating curve




Fig. 20 - Efficiency vs. output current




Fig. 21 - Efficiency vs. output current




Fig. 22 - Efficiency vs. output current






Fig. 23 - Efficiency vs. output voltage



APPLICATION INFORMATION

Fig. 24 - Typical application circuit



C₁, C₆, C₇: EKR (ROE)

D₁: BYW80 OR 5A SCHOTTKY DIODE

SUGGESTED INDUCTOR: L₁ = 150µH at 5A

CORE TYPE: MAGNETICS 58206 - A2 - MPP


N° TURNS: 45, WIRE GAUGE: 0.8mm (20 AWG),

U15/GUP15: N° TURNS: 60, WIRE GAUGE: 0.8mm (20 AWG),

COGEMA 946042

AIR GAP: 1mm, COGEMA 969051.

Fig. 25 - P.C. board and component layout of the Fig. 24 (1 : 1 scale)



Resistor values for standard output voltages		
V _O	R3	R4
12V	4.7KΩ	6.2KΩ
15V	4.7KΩ	9.1KΩ
18V	4.7KΩ	12KΩ
24V	4.7KΩ	18KΩ

APPLICATION INFORMATION (continued)

Fig. 26 - A minimal 5.1V fixed regulator; Very few component are required






Fig. 27 - Programmable power supply



$V_O = 5.1V$ to $15V$
 $I_O = 2.5A$ max
 Load regulation (1A to 2A) = $10mV$ ($V_O = 5.1V$)
 Line regulation ($220V \pm 15\%$ and to $I_O = 1A$) = $15mV$ ($V_O = 5.1V$)


APPLICATION INFORMATION (continued)

Fig. 28 - Microcomputer supply with + 5.1V, -5V, +12V and -12V outputs




APPLICATION INFORMATION (continued)

Fig. 29 - DC-DC converter 5.1V/4A, ± 12V/2.5A; a suggestion how to synchronize a negative output




- L1, L3 = COGEMA 946042 (969051)
- L2 = COGEMA 946044 (946045)
- D₁, D₂, D₃ = BYW80

Fig. 30 - In multiple supplies several L4960s can be synchronized as shown



APPLICATION INFORMATION (continued)

Fig. 31 - Regulator for distributed supplies




MOUNTING INSTRUCTION

The power dissipated in the circuit must be removed by adding an external heatsink. Thanks to the Heptawatt package attaching the heatsink is very simple, a screw or a compression spring (clip) being sufficient. Between the heatsink

and the package it is better to insert a layer of silicon grease, to optimize the thermal contact, no electrical isolation is needed between the two surfaces.

Fig. 32 - Mounting example



5-6392


1.5A POWER SWITCHING REGULATOR

PRELIMINARY DATA

- 1.5A OUTPUT CURRENT
- 5.1V TO 40V OUTPUT VOLTAGE RANGE
- PRECISE ($\pm 2\%$) ON-CHIP REFERENCE
- HIGH SWITCHING FREQUENCY
- VERY HIGH EFFICIENCY (UP TO 90%)
- VERY FEW EXTERNAL COMPONENTS
- SOFT-START
- INTERNAL LIMITING CURRENT
- THERMAL SHUTDOWN

plastic package and Heptawatt package and requires very few external components.

Efficient operation at switching frequencies up to 150KHz allows a reduction in the size and cost of external filter components.



The L4962 is a monolithic power switching regulator delivering 1.5A at a voltage variable from 5V to 40V in step down configuration.


Features of device include current limiting, soft start, thermal protection and 0 to 100% duty cycle for continuous operating mode.

The L4962 is mounted in a 16-lead Powerdip

ABSOLUTE MAXIMUM RATINGS


V_7	Input voltage	50	V
$V_7 - V_2$	Input to output voltage difference	50	V
V_2	Negative output DC voltage	-1	V
	Output peak voltage at $t = 0.1\mu s, f = 100\text{KHz}$	-5	V
V_{11}, V_{15}	Voltage at pin 11, 15	5.5	V
V_{10}	Voltage at pin 10	7	V
I_{11}	Pin 11 sink current	1	mA
I_{14}	Pin 14 source current	20	mA
P_{tot}	Power dissipation at $T_{plns} \leq 90^\circ\text{C}$ (Powerdip)	4.3	W
	$T_{case} \leq 90^\circ\text{C}$ (Heptawatt)	15	W
T_j, T_{stg}	Junction and storage temperature	-40 to 150	$^\circ\text{C}$

BLOCK DIAGRAM



CONNECTION DIAGRAMS

(Top view)



THERMAL DATA

			Heptawatt	Powerdip
$R_{th J-case}$	Thermal resistance junction-case	max	4°C/W	—
$R_{th J-pins}$	Thermal resistance junction-pins	max	—	14°C/W
$R_{th J-amb}$	Thermal resistance junction-ambient	max	50°C/W	80°C/W*

* Obtained with the GND pins soldered to printed circuit with minimized copper area.

PIN FUNCTIONS

HEPTAWATT	POWERDIP	NAME	FUNCTION
1	7	SUPPLY VOLTAGE	Unregulated voltage input. An internal regulator powers the internal logic.
2	10	FEEDBACK INPUT	The feedback terminal of the regulation loop. The output is connected directly to this terminal for 5.1V operation; it is connected via a divider for higher voltages.
3	11	FREQUENCY COMPENSATION	A series RC network connected between this terminal and ground determines the regulation loop gain characteristics.
4	4, 5, 12, 13	GROUND	Common ground terminal.
5	14	OSCILLATOR	A parallel RC network connected to this terminal determines the switching frequency. This pin must be connected to pin 7 input when the internal oscillator is used.
6	15	SOFT START	Soft start time constant. A capacitor is connected between this terminal and ground to define the soft start time constant. The capacitor also determines the average short circuit output current.
7	2	OUTPUT	Regulator output.
	1, 3, 6, 8, 9, 16		N.C.

ELECTRICAL CHARACTERISTICS (Refer to the test circuit, $T_J = 25^\circ\text{C}$, $V_I = 35\text{V}$, unless otherwise specified)

Parameter	Test Conditions	Min.	Typ.	Max.	Unit
-----------	-----------------	------	------	------	------

DYNAMIC CHARACTERISTICS

V_O	Output voltage range	$V_I = 46\text{V}$	$I_O = 1\text{A}$	V_{ref}		40	V
V_I	Input voltage range	$V_O = V_{ref}$ to 36V	$I_O = 1.5\text{A}$	9		46	V
ΔV_O	Line regulation	$V_I = 10\text{V}$ to 40V	$V_O = V_{ref}$ $I_O = 1\text{A}$		15	50	mV
ΔV_O	Load regulation	$V_O = V_{ref}$	$I_O = 0.5\text{A}$ to 1.5A		8	20	mV
V_{ref}	Internal reference voltage (pin 10)	$V_I = 9\text{V}$ to 46V	$I_O = 1\text{A}$	5	5.1	5.2	V
$\frac{\Delta V_{ref}}{\Delta T}$	Average temperature coefficient of refer. voltage	$T_J = 0^\circ\text{C}$ to 125°C	$I_O = 1\text{A}$		0.4		mV/ $^\circ\text{C}$
V_d	Dropout voltage	$I_O = 1.5\text{A}$			1.5	2	V
I_{om}	Maximum operating load current	$V_I = 9\text{V}$ to 46V	$V_O = V_{ref}$ to 36V	1.5			A
I_{2L}	Current limiting threshold (pin 2)	$V_I = 9\text{V}$ to 46V	$V_O = V_{ref}$ to 36V	2		3.3	A
I_{SH}	Input average current	$V_I = 46\text{V}$; output short-circuit			15	30	mA
η	Efficiency	$f = 100\text{KHz}$ $I_O = 1\text{A}$	$V_O = V_{ref}$		70		%
			$V_O = 12\text{V}$		80		%
SVR	Supply voltage ripple rejection	$\Delta V_I = 2V_{rms}$ $f_{ripple} = 100\text{Hz}$ $V_O = V_{ref}$	$I_O = 1\text{A}$	50	56		dB
f	Switching frequency			85	100	115	KHz
$\frac{\Delta f}{\Delta V_I}$	Voltage stability of switching frequency	$V_I = 9\text{V}$ to 46V			0.5		%
$\frac{\Delta f}{\Delta T_J}$	Temperature stability of switching frequency	$T_J = 0^\circ\text{C}$ to 125°C			1		%
f_{max}	Maximum operating switching frequency	$V_O = V_{ref}$	$I_O = 1\text{A}$	120	150		KHz
T_{sd}	Thermal shutdown junction temperature				150		$^\circ\text{C}$

ELECTRICAL CHARACTERISTICS (continued)

Parameter	Test Conditions	Min.	Typ.	Max.	Unit
-----------	-----------------	------	------	------	------

DC CHARACTERISTICS

I_{7Q}	Quiescent drain current	100% duty cycle pins 2 and 14 open	$V_I = 46V$		30	40	mA
		0% duty cycle			15	20	mA
$-I_{2L}$	Output leakage current	0% duty cycle					1

SOFT START

I_{15SO}	Source current			100	130	160	μA
I_{15SI}	Sink current			50	70	120	μA

ERROR AMPLIFIER

V_{11H}	High level output voltage	$V_{10} = 4.7V$	$I_{11} = 100\mu A$	3.5			V
V_{11L}	Low level output voltage	$V_{10} = 5.3V$	$I_{11} = 100\mu A$			0.5	V
I_{11SI}	Sink output current	$V_{10} = 5.3V$		100	150		μA
$-I_{11SO}$	Source output current	$V_{10} = 4.7V$		100	150		μA
I_{10}	Input bias current	$V_{10} = 5.2V$			2	10	μA
G_V	DC open loop gain	$V_{11} = 1V$ to $3V$		46	55		dB

OSCILLATOR

$-I_{14}$	Oscillator source current			5			mA
-----------	---------------------------	--	--	---	--	--	----

CIRCUIT OPERATION (refer to the block diagram)

The L4962 is a monolithic stepdown switching regulator providing output voltages from 5.1V to 40V and delivering 1.5A.

The regulation loop consists of a sawtooth oscillator, error amplifier, comparator and the output stage. An error signal is produced by comparing the output voltage with a precise 5.1V on-chip reference (zener zap trimmed to $\pm 2\%$).

This error signal is then compared with the sawtooth signal to generate the fixed frequency pulse width modulated pulses which drive the output stage.

The gain and frequency stability of the loop can be adjusted by an external RC network connected to pin 11. Closing the loop directly gives an output voltage of 5.1V. Higher voltages are obtained by inserting a voltage divider.

Output overcurrents at switch on are prevented by the soft start function. The error amplifier output is initially clamped by the external capacitor

C_{SS} and allowed to rise, linearly, as this capacitor is charged by a constant current source. Output overload protection is provided in the form of a current limiter. The load current is sensed by an internal metal resistor connected to a comparator. When the load current exceeds a preset threshold this comparator sets a flip flop which disables the output stage and discharges the soft start capacitor. A second comparator resets the flip flop when the voltage across the soft start capacitor has fallen to 0.4V.

The output stage is thus re-enabled and the output voltage rises under control of the soft start network. If the overload condition is still present the limiter will trigger again when the threshold current is reached. The average short circuit current is limited to a safe value by the dead time introduced by the soft start network. The thermal overload circuit disables circuit operation when the junction temperature reaches about 150°C and has hysteresis to prevent unstable conditions.

Fig. 1 - Soft start waveforms




Fig. 2 - Current limiter waveforms





Fig. 3 - Test and application circuit (Powerdip)



- 1) D₁: BYW98 or 3A Schottky diode, 45V of VRRM;
- 2) L₁: CORE TYPE - MAGNETICS 58120 - A2 MPP
N° TURNS 45, WIRE GAUGE: 0.8mm (20 AWG)
- 3) C₆, C₇: ROE, EKR 220µF 40V

Fig. 4 - Quiescent drain current vs. supply voltage (0% duty cycle)




Fig. 5 - Quiescent drain current vs. supply voltage (100% duty cycle)




Fig. 6 - Quiescent drain current vs. junction temperature (0% duty cycle)




Fig. 7 - Quiescent drain current vs. junction temperature (100% duty cycle)




Fig. 8 - Reference voltage (pin 10) vs. V_1 rdip) vs. V_1




Fig. 9 - Reference voltage (pin 10) vs. junction temperature




Fig. 10 - Open loop frequency and phase response of error amplifier




Fig. 11 - Switching frequency vs. input voltage




Fig. 12 - Switching frequency vs. junction temperature




Fig. 13 - Switching frequency vs. R2 (see test circuit)




Fig. 14 - Line transient response




Fig. 15 - Load transient response




Fig. 16 - Supply voltage ripple rejection vs. frequency




Fig. 17 - Dropout voltage between pin 7 and pin 2 vs. current at pin 2




Fig. 18 - Dropout voltage between pin 7 and 2 vs. junction temperature




Fig. 19 - Efficiency vs. output current




Fig. 20 - Efficiency vs. output current




Fig. 21 - Efficiency vs. output current




Fig. 22 - Efficiency vs. output voltage




Fig. 23 - Efficiency vs. output voltage






Fig. 24 - Maximum allowable power dissipation vs. ambient temperature (Powerdip)




APPLICATION INFORMATION

Fig. 25 - Typical application circuit



C₁, C₆, C₇: EKR (ROE)
 D₁: BYW98 OR VISK340 (SCHOTTKY)
 SUGGESTED INDUCTORS (L₁): MAGNETICS 58120 - A2MPP - 45 TURNS - WIRE GAUGE 0.8mm (20AWG) - COGEMA 946043
 OR U15, GUP15, 60 TURNS 1mm, AIR GAP 0.8mm (20AWG) - COGEMA 969051


Fig. 26 - P.C. board and component layout of the circuit of Fig. 25 (1 : 1 scale)



Resistor values for standard output 7 voltages		
V _o	R3	R4
12V	4.7KΩ	6.2KΩ
15V	4.7KΩ	9.1KΩ
18V	4.7KΩ	12KΩ
24V	4.7KΩ	18KΩ


APPLICATION INFORMATION (continued)

Fig. 27 - A minimal 5.1V fixed regulator; very few components are required



- * COGEMA 946043 (TOROID CORE) ; 969051 (U15 CORE)
- ** EKR (ROE)


Fig. 28 - Programmable power supply



$V_o = 5.1V$ to $15V$
 $I_o = 1.5A$ max
 Load regulation (0.5A to 1.5A) = 10mV ($V_o = 5.1V$)
 Line regulation ($220V \pm 15\%$ and to $I_o = 1A$) = 15mV ($V_o = 5.1V$)

APPLICATION INFORMATION (continued)

Fig. 29 - DC-DC converter 5.1V/4A, ± 12V/1A. A suggestion how to synchronize a negative output



L1, L3 = COGEMA 946043 (969051)
 L2 = COGEMA 946044 (946045)

Fig. 30 - In multiple supplies several L4962s can be synchronized as shown





Fig. 31 - Preregulator for distributed supplies



* L2 and C2 are necessary to reduce the switching frequency spikes when linear regulators are remote from L4962

MOUNTING INSTRUCTION

The $R_{thJ-amb}$ of the L4962 can be reduced by soldering the GND pins to a suitable copper area of the printed circuit board (Fig. 32).

The diagram of figure 33 shows the $R_{thJ-amb}$ as a function of the side "Q" of two equal square copper areas having the thickness of 35μ (1.4

mils). During soldering the pins temperature must not exceed $260^{\circ}C$ and the soldering time must not be longer than 12 seconds.

The external heatsink or printed circuit copper area must be connected to electrical ground.

Fig. 32 – Example of P.C. board copper area which is used as heatsink





Fig. 33 – Maximum dissiable power and junction to ambient thermal resistance vs. side "Q"



SOLENOID CONTROLLER


- DRIVES ONE OR TWO EXTERNAL DARLINGTONS
- DUAL AND SINGLE LEVEL CURRENT CONTROL
- SWITCHMODE CURRENT REGULATION
- ADJUSTABLE PEAK DURATION
- WIDE SUPPLY RANGE (4.75-46 V)
- TTL-COMPATIBLE LOGIC INPUTS
- THERMAL PROTECTION

It can be used with a variety of darlington transistors to match the requirements of the load and it allows both simple and two level current control. Moreover, the drive waveshape can be adjusted by external components. Other features of the device include thermal shutdown, a supply voltage range of 4.75-46 V and TTL-compatible inputs.

The L5832 is supplied in a 12 + 2 + 2 - lead Powerdip package which use the four center pins to conduct heat to the PC board copper.

DESCRIPTION


The L5832 Solenoid Controller is designed for use with one or two external darlington transistors in solenoid and relay driving applications. The device is controlled by two logic inputs and features switchmode regulation of the load current. A key feature of the L5832 is flexibility.



THERMAL DATA

$R_{thj-case}$	Thermal Resistance Junction-case	Max.	14	°C/W
$R_{thj-amb}$	Thermal Resistance Junction-ambient	Max.	80	°C/W


APPLICATION CIRCUIT USING ONE DARLINGTON




ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V_S	DC Supply Voltage	46	V
V_B	Positive Transient Voltage at Pin 8	60	V
V_{en}	Enable Input Voltage (pin 11)	7	V
V_I	Input Voltage (pin 10)	7	V
V_R	External Reference Voltage (pin 2)	2	V
P_d	Power Dissipation ($T_{case} = 80\text{ }^\circ\text{C}$)	5	W
T_{stg}, T_J	Storage and Junction Temperature	-40 to 150	$^\circ\text{C}$

CONNECTION DIAGRAM



BLOCK DIAGRAM



PIN FUNCTIONS

N°	Name	Function
1	NC	Not Connected. Must be left open circuit.
2	HOLDING CURRENT CONTROL	A voltage applied to this pin sets the holding current level. If left open circuit an internal 75 mV reference is used and $I_h = I_p/6$
3	SENSING	Connection for Load Current Sense Resistor. Value sets the maximum load current $I_p = 0.45/R_s$.
4	GROUND	Ground Connection. With pins 5, 12 and 13 conducts heat to printed circuit board copper.
5	GROUND	See Pin 4
6	C1	A capacitor connected between this pin and ground sets the duration of the current peak (t_2 in fig.3). If left open, the switchmode control of the peak is suppressed. If grounded, the current does not fall to the holding level.
7	DISCHARGE TIME CONSTANT	A capacitor connected between this pin and ground sets the duration of t_{off} (fig.3). If grounded, switchmode control is suppressed.
8	PNP DRIVING OUTPUT	Current Drive Output for External PNP Darlington (for recirculation). $I = 35 I_{ref}$
9	REFERENCE VOLTAGE	A resistor connected between this pin and ground sets the internal current reference, I_{ref} . The recommended value is 1.2k Ω , giving $I_{ref} = 1$ mA.
10	INPUT	TTL - Compatible Input. A high level on this pin activates the output, driving the load.
11	INHIBIT	TTL - Compatible Inhibit Input. A high level on this input disables the output stages and logic circuitry, irrespective of the state of pin 10.
12	GROUND	See Pin 4
13	GROUND	See Pin 4
14	SUPPLY VOLTAGE	Supply Voltage Input
15	NPN DRIVING OUTPUT	Current Drive for External NPN Darlington (in series with the load). $I = 100 I_{ref}$
16	INTERNAL CLAMPING	Internal Zener Clamp Available for Fast Turnoff.

ELECTRICAL CHARACTERISTICS ($V_{S(\text{pin } 14)} = 14 \text{ V}$, $T_{\text{amb}} = 25 \text{ }^\circ\text{C}$, $R_{\text{ref}} = 1.2 \text{ K}\Omega$, unless otherwise specified. Refer to Fig.2)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit	
V_S	Operating Supply Voltage (pin 14)		4.75		46	V	
I_S	Quiescent Current (pin 14)	$V_{\text{pin } 10} = V_{\text{pin } 11} = \text{Low State}$		21	40	mA	
V_{in}	Input Voltage (pin 10)	Low State			0.8	V	
V_{en}	Enable Input Voltage (pin 11)	High State	2.4			V	
I_{in}	Input Current (pin 10)	Low State			100	μA	
I_{en}	Enable Input Current (pin 11)	High State			10	μA	
V_{ref}	Internal Reference Voltage (pin 9)		1.2	1.25	1.3	V	
I_{ref}	Reference Current (pin 9)	$I_{\text{ref}} = V_{\text{ref}} / R_{\text{ref}}$ $R_{\text{ref}} = 1.2 \text{ K}\Omega$			1.300	μA	
I_{pd}	Peak Duration Control Current (pin 6)	$I_{\text{pd}} = I_{\text{ref}} / 8$	110	130	180	μA	
t_{pd}	Peak Duration Time (pin 6)	$t_{\text{pd}} = C_1 V_{\text{Th}} / I_{\text{pd}}$ $V_{\text{Th}} = 1.4 \text{ V}$ $C_1 = 4.7 \text{ nF}$		500		μs	
I_{od}	Off Duration Control Current (pin 7)	$I_{\text{od}} = I_{\text{ref}} / 8$	110	130	180	μA	
t_{off}	Off Duration Time (pin 7)	$t_{\text{off}} = C_2 V_{\text{Th}} / I_{\text{od}}$ $V_{\text{Th}} = 1.4 \text{ V}$ $C_2 = 4.7 \text{ nF}$		50		μs	
I_{d1}	NPN Driving Current (pin 15)	$I_{\text{d1}} = 100 I_{\text{ref}}$ (only present during charging phase)	80	100	130	mA	
I_{d2}	PNP Driving Current (pin 8)	$I_{\text{d2}} = 35 I_{\text{ref}}$	28	35	48	mA	
I_p	Peak Current (emitter of NPN Darlington)	$I_p = 450 \text{ mV} / R_{\text{sens}}$ $R_{\text{sens}} = 0.1 \text{ }\Omega$	4.2	4.5	4.8	A	
V_h	Holding Current Control Voltage	$V_h = R_{\text{sens}} I_h$ $I_h = \text{Emitter Current of NPN Darlington}$	Pin 2 Floating	70	75	85	mV
			Pin 2 Externally Biased			2	V
R_{in}	Holding Current Control Input Impedance (Pin 2)		100	150	200	Ω	
r	Peak to Hold Current Ratio	Pin 2 Floating		5.8	6	6.2	
		Pin 6 Shorted		0.97	1	1.03	
I_B	Sense Input Bias Current (Pin 3)				100	μA	
V_{clamp}	Internal Clamping (Pin 16 to 15)	$I = 200 \text{ }\mu\text{A}$	14	16	18	V	
V_{dt}	Dump Protection Threshold Voltage (Pin 1)		28	32	34	V	
R_{dt}	Dump Protection Threshold Input Impedance (Pin 1)		22	32	42	$\text{K}\Omega$	
	Thermal Drift of Reference Voltage			0.5		$\text{mV}/^\circ\text{C}$	

APPLICATION INFORMATION

The L5832 solenoid controller is intended for use with one or two external darlington transistors to drive inductive loads such as solenoids, relays, electric valves and DC motors.


Controlled by a logic input and an inhibit input (both TTL compatible), the device drives the external darlington (s) to produce a load current waveform as shown in figure 3. This basic waveform shows that the device produces an initial current peak followed by a lower holding current. Both the peak and hol-

ding current levels are regulated by the L5832's switchmode circuitry .

The duration of the peak, the peak current level and holding current level can all be adjusted by external components.

Moreover, by omitting C1, C2 or both it is possible to realize single-level current control, a transitory peak followed by a regulated holding current or a simple peak (figure 1).

Figure 1 : Components Connected to Pins 6 and 7 Determine the Load Current Waveshape.



The peak current level I_p , is set by the sensing resistor, R_{sens} , and is found from :

$$I_p = \frac{0.45}{R_{sens}}$$

The holding current level, I_h , is set by a voltage applied to pin 2. If this pin is left open circuit an internal reference of 75 mV supervenes and the holding current is given by :


$$I_h = \frac{I_p}{6}$$

Alternatively, this level may be varied by adding a divider to pin 2 (R_1 , R_2) and suitable values are found from :

$$\frac{I_{hmax}}{I_p} = \frac{1}{0.45 V} \left(\frac{R_2 // R_{in}}{R_1 + R_2 // R_{in}} V_{ext} + \frac{R_2 // R_{in}}{R_x = R_2 // R_{in}} V_x \right)$$

where $V_x = 3V$, $R_x = 5850\Omega$. $R_{in} = 150\Omega$ (R_{in} of pin 2) and V_{ext} is the external voltage applied to the divider.

Figure 2 : Application Circuit Showing all the Optional Components. In Particular it Illustrates how the Holding Current Level is Adjusted Independently of the Peak Current (with R_1 , R_2 , V_{ext}) and how the Internal Zener Clamp is Connected. This Circuit Produces the Waveforms Shown in Fig.3.



The drive currents for the two darlings and the waveform time constants are all defined by a reference current, I_{ref} , which is defined in turn by a resistor between pin 9 and ground.


The recommended value for I_{ref} is 1 mA which is obtained with a 1.2 k Ω resistor. From I_{ref} the darlington drive currents are given by :

PNP : $I = 35 I_{ref}$
 NPN : $I = 100 I_{ref}$

The duration of the high current level (t_2 in figure 3) is set by a capacitor connected between pin 6 and ground. This capacitor, C_1 , is related to the duration, T , by :

$$C_1 = \frac{I_{ref} T}{12}$$

Figure 3 : Waveforms of the Typical Application Circuit of Fig. 2.



The discharge time constant (t_{off} in figure 3) is set by a capacitor between pin 7 and ground and is found from :

$$t_{off} = \frac{12C2}{I_{ref}}$$

The t_{off} and t_{on} times are also related to the current ripple, ΔI :

$$t_{off} = \frac{L\Delta I}{V_{off}} \quad \text{and} \quad t_{on} = \frac{L\Delta I}{V_{on}}$$

where

$$V_{off} = V_{diode} + V_{CEQ1} + R_L I_L$$

$$V_{on} = V_s - V_{CEQ2} - V_{RS} - R_L I_L$$

L = load inductance
 R_L = load resistance
 ΔI = load current ripple.

Note that t_{off} is the same for both the peak and holding currents.

Figure 4 : When Pin 6 in Grounded, as Shown here, the Load Current is Regulated at a Single Level.




Figure 5 : In this Application Circuit, Pin 6 is Left Open to Give a Single Peak Followed by a Regulated Holding Current.





Figure 6 : Switchmode Control of the Current can be Suppressed Entirely by Leaving Pin 6 Open and Grounding Pin 7. The Peak Current is still Controlled.



For fast turnoff an internal zener clamp is available on pin 16.

This is used with an external divider, R8 R9, as shown in figure 2. Suitable values can be found from :

$$V_{pin\ 16} \cong 15V + V_{BEQ2} + V_{Rsense}$$

$$V_{CQ2} \cong V_{pin16} \cdot \frac{R9 + R8}{R8}$$

(V_{CQ2} is the voltage at the collector of Q2).


To ensure stability, a small capacitor (about 200 pF) must be connected between the base and collector of Q2 when pin 16 is used.

For the application circuit of figure 7 $t_{off} = 12C2/I_{ref}$, as before, and the current ripple is given by :

$$t_{off} = - \frac{L}{R} \frac{\ln(I_{LP} - \Delta I) \cdot R_L + V_L}{I_{LP} \cdot R_L + V_L}$$

where V_L is the voltage across the inductor during recirculation.

Note that if the load is a motor $V_L = E_g + V_D$.



Normally ΔI is a design parameter therefore C2 can be calculated directly from :

$$C2 = \frac{-I_{ref} \cdot L}{12 R_L} \cdot \frac{\ln(I_{LP} - \Delta I) R_L + V_L}{I_{LP} \cdot R_L + V_L}$$

This application is particularly important because it allows the use of inductive loads with the lowest possible series resistance (compatible with constructional requirements) and therefore reduces notably the power dissipation.

For example, an electric valve driven from 24V which draws 2A has a series resistance of 12Ω and dissipates 48W . Using this circuit a valve with a 2Ω series resistance can be used and the power dissipation is :

$$Pd = R_L I_L^2 + V_D I_L (1 - \delta) + V_{sat} \cdot I_L \delta + R_{sL} I_L^2 \delta$$

where R_L = resistance of valve = 2Ω
 V_D = drop across diode, $V_D \cong 1V$
 V_{sat} = saturation voltage of Q2, $\cong 1V$
 $R_S = R_{11} = 220\ m\Omega$
 δ = duty cycle = 20 %

therefore :

$$Pd = 8 + 1.6 + 0.4 + 0.16 = 10.16W$$

This given two advantages : the size (and cost) of the valve is reduced and the drive current is reduced from 2A to about 0.4A.

The same consideration is also true for DC motors.

Figure 7 : Application Circuit Using Only one Darlington. The Resistor and Zener Shown Dotted Activate the Load when Power is Applied.




Figure 8: P.C. Board and Component Layout of the Circuit of Fig. 7 (1 : 1 Scale)





Figure 9: Application Circuit Showing how two Separate Supplies can be Used.



The application circuit of figure 9 is very similar to figure 2 except that it shows the use of two supplies—one for the control circuit, one for the power stage.

Chose R6 so that the voltage on pin 8 does not exceed 46V DC. This can be done simply bearing in mind that the pin 8 current is $35 I_{ref}$

R6 must not be too high if a very low supply voltage is used because:

$$V_{smin} = R6 \cdot 16 + 4.75$$

$$V_{smin} = 750 \cdot 35 \cdot 10^{-3} + 4.75 = 31V$$

The zener diode DZ can not exceed 62V because when Q1 is off and DZ triggered – the fast recirculation – the voltage on pin 8 may not exceed 60 V.





QUAD DARLINGTON SWITCH

- FOUR NON INVERTING INPUTS WITH ENABLE
- OUTPUT VOLTAGE UP TO 50 V
- OUTPUT CURRENT UP TO 1.8 A
- VERY LOW SATURATION VOLTAGE
- TTL COMPATIBLE INPUTS
- INTEGRAL FAST RECIRCULATION DIODES


switches are commoned. Any number of inputs and outputs of the same device may be paralleled.

Two versions are available : the L6221A mounted in a Powerdip 12 + 2 + 2 package and the L6221N mounted in a 15--lead Multiwatt package.


DESCRIPTION

The L6221 monolithic quad darlington switch is designed for high current, high voltage switching applications. Each of the four switches is controlled by a logic input and all four are controlled by a common enable input. All inputs are TTL-compatible for direct connection to logic circuits.

Each switch consists of an open-collector darlington transistor plus a fast diode for switching applications with inductive device loads. The emitters of the four




Multiwatt 15



Powerdip 12 + 2 + 2

ORDER CODES : L6221A
L6221N


BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

V_o	Output Voltage	50	V
V_s	Logic Supply Voltage	7	V
V_{IN}, V_{EN}	Input Voltage, Enable Voltage	V_s	
I_C	Continuous Collector Current (for each channel)	1.8	A
I_C	Collector Peak Current (repetitive, duty cycle = 10 % $t_{on} = 5$ ms)	2.5	A
I_C	Collector Peak Current (non repetitive, $t = 10$ μ s)	3.2	A
T_{op}	Operating Temperature Range (junction)	- 40 to + 150	$^{\circ}$ C
T_{stg}	Storage Temperature Range	- 55 to + 150	$^{\circ}$ C
I_{sub}	Output Substrate Current	350	mA
P_{tot}	Total Power Dissipation at $T_{pins} = 90$ $^{\circ}$ C (powerdip)	4.3	W
	at $T_{case} = 90$ $^{\circ}$ C (multiwatt)	20	W
	at $T_{amb} = 70$ $^{\circ}$ C (powerdip)	1	W
	at $T_{amb} = 70$ $^{\circ}$ C (multiwatt)	2.3	W

PIN CONNECTIONS (top views)



THERMAL DATA

			Powerdip	Multiwatt-15
$R_{th j-pins}$	Thermal Resistance Junction-pins	Max	14 $^{\circ}$ C/W	-
$R_{th j-case}$	Thermal Resistance Junction-case	Max	-	3 $^{\circ}$ C/W
$R_{th j-amb}$	Thermal Resistance Junction-ambient	Max	80 $^{\circ}$ C/W	35 $^{\circ}$ C/W

TRUTH TABLE

Enable	Input	Power Out
H	H	ON
H	L	OFF
L	X	OFF

For each input : H = High level
 L = Low level
 X = Don't care

PIN FUNCTIONS (see block diagram)

Name	Function
IN 1	Input to Driver 1
IN 2	Input to Driver 2
OUT 1	Output of Driver 1
OUT 2	Output of Driver 2
CLAMP A	Diode Clamp to Driver 1 and Driver 2
IN 3	Input to Driver 3
IN 4	Input to Driver 4
OUT 3	Output of Driver 3
OUT 4	Output of Driver 4
CLAMP B	Diode Clamp to Driver 3 and Driver 4
ENABLE	Enable Input to All Drivers
V _s	Logic Supply Voltage
GND	Common Ground

ELECTRICAL CHARACTERISTICS Refer to the test circuit to Fig. 1 to Fig. 9
($V_S = 5V$, $T_{amb} = 25\text{ }^\circ\text{C}$ unless otherwise specified)


Symbol	Parameter	Test Conditions	Min .	Typ .	Max .	Unit
V_S	Logic Supply Voltage		4.5		5.5	V
I_S	Logic Supply Current	All Outputs ON $I_C = 0.7\text{ A}$			20	m A
		All Outputs OFF			20	m A
$V_{CE(sus)}$	Output Sustaining Voltage	$V_{IN} = V_{INL}$ $V_{EN} = V_{ENH}$ $I_C = 100\text{ mA}$	46			V
I_{CEX}	Output Leakage Current	$V_{CE} = 50V$ $V_{EN} = V_{ENH}$ $V_{IN} = V_{INL}$			1	mA
$V_{CE(sat)}$	Collector Emitter Saturation Voltage (one input on ; all others inputs off.)	$V_S = 4.5V$ $V_{IN} = V_{INH}$ $V_{EN} = V_{ENH}$	$I_C = 0.6\text{ A}$		1	V
			$I_C = 1\text{ A}$		1.2	V
			$I_C = 1.8\text{ A}$		1.6	V
V_{INL}, V_{ENL}	Input Low Voltage				0.8	V
I_{INL}, I_{ENL}	Input Low Current	$V_{IN} = V_{INL}$ $V_{EN} = V_{ENL}$			- 100	$\mu\text{ A}$
V_{INH}, V_{ENH}	Input High Voltage		2.0			V
I_{INH}, I_{ENH}	Input High Current	$V_{IN} = V_{INH}$ $V_{EN} = V_{ENH}$			± 10	$\mu\text{ A}$
I_R	Clamp Diode Leakage Current	$V_R = 50\text{ V}$ $V_{IN} = V_{INL}$	$V_{EN} = V_{ENH}$		100	$\mu\text{ A}$
		$I_F = 1\text{ A}$			2.0	V
$t_d(on)$	Turn on Delay Time	$V_P = 5V$ $R_L = 10\Omega$			2	$\mu\text{ s}$
$t_d(off)$	Turn off Delay Time	$V_P = 5V$ $R_L = 10\Omega$			5	$\mu\text{ s}$
ΔI_S	Logic Supply Current Variation	$V_{IN} = 5V$ $V_{EN} = 5V$ $I_{out} = - 500\text{ mA}$ for Each Channel			150	m A

TEST CIRCUITS

(X) = Referred to Multiwatt package

X = Referred to Powerdip package

Figure 1 : Logic supply current.



S₁: $V_{IN} = 4.5V$, $V_{EN} = 0.8V$, or $V_{IN} = 0.8V$, $V_{EN} = 4.5V$, for I_S (all outputs off)

S₂: $V_{IN} = 2V$, $V_{EN} = 2V$, for I_S (all outputs on)

Figure 2 : Output Sustaining Voltage.




Figure 3 : Output Leakage Current.




Figure 4 : Collector-emitter Saturation Voltage.





Figure 5 : Logic Input Characteristics.



S₀₁ S₁, S₂ open, V_{IN}, V_{EN} = 0.8V for I_{IN} L, I_{EN} L
 S₀₁ S₁, S₂ open, V_{IN}, V_{EN} = 2V for I_{IN} H, I_{EN} H
 S₀₁ S₁, S₂ close, V_{IN}, V_{EN} = 0.8V for V_{IN} L, V_{EN} L
 S₀₁ S₁, S₂ close, V_{IN}, V_{EN} = 2V for V_{IN} H, V_{EN} H

Figure 6 : Clamp Diode Leakage Current.




Figure 7 : Clamp Diode Forward Voltage.




Figure 8 : Switching Times Test Circuit.




Figure 9 : Switching Times Waveforms.




Figure 10 : Allowed Peak Collector Current vs. Duty Cycle for 1, 2, 3 or 4 Contemporary Working Outputs (L6221A).




Figure 11 : Allowed Peak Collector Current vs. Duty Cycle for 1, 2, 3 or 4 Contemporary Working Outputs (L6221N).




Figure 12 : Collector Saturation Voltage vs. Collector Current.




Figure 13 : Free-wheeling Diode Forward Voltage vs. Diode Current .




Figure 14 : Collector Saturation Voltage vs. Junction Temperature at $I_C = 1A$.




Figure 15 : Free-wheeling Diode Forward Voltage vs. Junction Temperature at $I_f = 1A$.




Figure 16 : Saturation Voltage vs. Junction Temperature at $I_C = 1.8A$.




Figure 17 : Free-wheeling Diode Forward Voltage vs. Junction Temperature at $I_f = 1.8A$.





Figure 18.



APPLICATION INFORMATION


When inductive loads are driven by L6221A/N, a zener diode in series with the integral free-wheeling diodes increases the voltage across which energy stored in the load is discharged and therefore speeds the current decay (fig. 18).

For reliability it is suggested that the zener is chosen so that $V_p + V_z < 35$ V.

The reasons for this are two fold :

- 1) The zener voltage changes in temperature and current.
- 2) The instantaneous power must be limited to avoid the reverse second breakdown.

Figure 19 : Driver for Solenoids up to 3A.



Some care must be taken to ensure that the collectors are placed close together to avoid different current partitioning at turn-off.

We suggest to put in parallel channel 1 and 4 and channel 2 and 3 as shown in figure 19 for the simi-

lar electrical characteristics of the logic section (turn-on and turn-off delay time) and the power stages (collector saturation voltage, free-wheeling diode forward voltage).

Figure 20 : Saturation Voltage vs. Collector Current.




Figure 21 : Peak Collector Current vs. Duty Cycle for 1 or 2 Paralleled Outputs Driven (L6221A).





Figure 22 : Peak Collector Current vs. Duty Cycle for 1 or 2 Paralleled Outputs Driven (L6221N).



MOUNTING INSTRUCTION

The $R_{th\ J-amb}$ of the L6221A can be reduced by soldering the GND pins to a suitable copper area of the printed circuit board (Fig. 23) or to an external heatsink (Fig. 24).

The diagram of figure 25 shows the maximum dissippable power P_{tot} and the $R_{th\ J-amb}$ as a function of the side "α" of two equal square copper areas ha-

Figure 23 : Example of P.C. Board Copper Area Which is Used as Heatsink.





Figure 25 : Maximum Dissippable Power and Junction to Ambient Thermal Resistance vs. Side "α".



ving a thickness of 35μ (1.4 mils). During soldering the pins temperature must not exceed 260 °C and the soldering time must not be longer than 12 seconds.

The external heatsink or printed circuit copper area must be connected to electrical ground.

Figure 24 : External Heatsink Mounting Example.





Figure 26 : Maximum Allowable Power Dissipation vs. Ambient Temperature.



QUAD TRANSISTOR SWITCH

- OUTPUT VOLTAGE TO 50 V
- OUTPUT CURRENT TO 1.2 A
- VERY LOW SATURATION VOLTAGE
- TTL COMPATIBLE INPUTS
- INTEGRAL SUPPRESSION DIODE

The emitters of the four switches are commoned. Any number of inputs and outputs of the same device may be paralleled.

This device is intended to drive coils such as relays, solenoids, unipolar stepper motors, LED, etc.

DESCRIPTION

The L6222 monolithic quad transistor switch is designed for high current, high voltage switching applications.

Each of the four switches is controlled by a logic input and all four are controlled by a common enable input. All inputs are TTL-compatible for direct connection to logic circuits. Each switch consists of an open-collector transistor plus a clamp diode for applications with inductive loads.






Figure 1 : Unipolar Stepper Motor Drive.



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V_s	Output Voltage	50	V
V_{SS}	Logic Supply Voltage	7	V
V_{IN}	Input Voltage	15	V
I_C	Collector Current (PEAK)	1.2	A
T_{OP}	Operating Temperature Range (junction)	- 40 to + 150	°C
T_{stg}	Storage Temperature Range	- 55 to + 150	°C

CONNECTION DIAGRAM (top view)



TRUTH TABLE

Enable	Input	Power Out
H	H	ON
H	L	OFF
L	X	OFF

For each input H = High level
 L = Low level
 X = Don't care

THERMAL DATA

$R_{th\ J-amb}$	Thermal Resistance Junction-ambient	Max.	80	° C / W
$R_{th\ J-case}$	Thermal Resistance Junction-case	Max.	14	° C / W

ELECTRICAL CHARACTERISTICS ($T_{amb} = 25\text{ }^{\circ}\text{C}$, unless specified)

Symbol	Parameter	Test Conditions	Min.	Unit	Max.	Typ.	
V_{SS}	Logic Supply Voltage		4.50		7	V	
$V_{CE(sus)}$	Output Sustaining Voltage	$V_{IN} = 0.8\text{ V}$ $I_C = 100\text{ mA}$	46			V	
I_{CEX}	Output Leakage Current	$V_{CE} = 50\text{ V}$ $V_{IN} = 0.8\text{ V}$			1	mA	
$V_{CE(sat)}$	Collector Emitter Saturation Voltage	$V_{IN} \geq 2.0\text{V}$	$I_C = 0.1\text{ A}$		0.2	V	
			$I_C = 0.4\text{ A}$		0.5		
			$I_C = 0.7\text{ A}$		0.9		
V_{IL}	Input low Voltage				0.8	V	
I_{IL}	Input Low Current	$V_{IN} = 0.4\text{ V}$			- 100	μA	
V_{IH}	Input High Voltage		2.0			V	
I_{IH}	Input High Current	$V_{IN} \geq 2.0\text{ V}$			± 10	μA	
I_S	Logic Supply Current	$V_{SS} = 5\text{ V}$	All Outputs ON $I_C = 0.7\text{ A}$		50	85	mA
			All Outputs OFF		8		mA
I_R	Clamp Diode Leakage Current	$V_R = 50\text{ V}$			100	μA	
V_F	Clamp Diode Forward Voltage	$I_F = 0.7\text{ A}$			1.6	V	
		$I_F = 1.2\text{ A}$			2.0		

50 V QUAD DARLINGTON SWITCHES


- FOUR NPN DARLINGTONS WITH ISOLATED CONNECTIONS
- OUTPUT CURRENT TO 1.5 A EACH DARLINGTON
- MINIMUM BREAKDOWN 50 V
- MULTIWATT PACKAGE ALLOWS OPERATION AT 1.5 A, 50 V, 100 % DUTY CYCLE, ALL FOUR DEVICES ON
- INTEGRAL SUPPRESSION DIODES
- VERSIONS FOR 5 V AND 6-15 V LOGIC FAMILIES

The L7150 has 350 Ω input resistors and is compatible with TTL, DTL, LSTTL and 5 V CMOS logic. The L7152 has 3 K Ω input resistors for use with 6-15 V CMOS and PMOS logic.


These devices are suitable for driving a wide range of inductive and non-inductive loads including DC motors, stepper motors, solenoids, relays, lamps, multiplexed LEDs and heaters.

DESCRIPTION

The L7150 and L7152 are 1.5 A quad darlington arrays mounted in the 15-lead Myliwatt[®] plastic package. Each darlington is equipped with a suppression diode for inductive loads and all three terminals are isolated.




CONNECTION DIAGRAM (top view)



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V_{CEX}	Output Voltage	50	V
I_o	Output Current	1.75	A
V_i	Input Voltage	30	-V
I_B	Input Current	25	mA
P_{tot}	Power Dissipation ($T_{case} = 75\text{ }^\circ\text{C}$)	25	W
T_{amb}	Operating Ambient Temperature Range	0 to 70	$^\circ\text{C}$
T_{stg}	Storage Temperature	- 55 to 150	$^\circ\text{C}$

SCHEMATIC DIAGRAM

ELECTRICAL CHARACTERISTICS ($T_{amb} = 25\text{ }^\circ\text{C}$ unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit	Fig.
I_{CEX}	Output Leakage Current	$V_{CE} = 50\text{ V}$ $V_{CE} = 50\text{ V}$ $T_{amb} = 70^\circ\text{C}$			100 500	μA μA	1
$V_{CER(sus)}$	Collector-emitter Sustaining Voltage*	$I_C = 100\text{ mA}$ $V_i = 0.4\text{ V}$	35			V	2
$V_{CE(sat)}$	Collector-emitter Saturation Voltage	$I_C = 500\text{ mA}$ $I_C = 750\text{ mA}$ $I_C = 1\text{ A}$ $I_C = 1.25\text{ A}$ $I_B = 625\text{ }\mu\text{A}$ $I_B = 935\text{ }\mu\text{A}$ $I_B = 1.25\text{ mA}$ $I_B = 2\text{ mA}$			1.15 1.3 1.4 1.5	V V V V	3
$I_{i(on)}$	Input Current	for L7150 for L7150 for L7152 for L7152 $V_i = 2.4\text{ V}$ $V_i = 3.75\text{ V}$ $V_i = 5\text{ V}$ $V_i = 12\text{ V}$	1.4 3.3 0.6 0.7		4.3 9.6 1.8 5.2	mA mA mA mA	4
$V_{i(on)}$	Input Voltage	for L7150 $V_{CE} = 2\text{ V}$ $V_{CE} = 2\text{ V}$ for L7152 $V_{CE} = 2\text{ V}$ $V_{CE} = 2\text{ V}$ $I_C = 1\text{ A}$ $I_C = 1.5\text{ A}$ $I_C = 1\text{ A}$ $I_C = 1.5\text{ A}$			2 2.5 6.5 10	V V V V	5
t_{PLH}	Turn-on Delay Time	$0.5 V_i$ to $0.5 V_o$			1	μs	
t_{PHL}	Turn-off Delay Time	$0.5 V_i$ to $0.5 V_o$			1.5	μs	

(*) $t_{(sus)} = 10\text{ }\mu\text{s}$.

THERMAL DATA

$R_{th\ j-case}$	Thermal Resistance Junction-case	Max	3	°C/W
$R_{th\ j-amb}$	Thermal Resistance Junction-ambient	Max	35	°C/W

TEST CIRCUIT

Figure 1.




Figure 2.




Figure 3.




Figure 4.





Figure 5.




MOUNTING INSTRUCTIONS

The power dissipated in the circuit must be removed by adding an external heatsink.

Thanks to the Multiwatt® package attaching the heatsink is very simple, a screw or compression spring (clip) being sufficient. Between the heatsink

and the package it is better to insert a layer of silicon grease, to optimize the thermal contact ; no electrical isolation is needed between the two surfaces.

Figure 6 : Mounting Example.



80 V QUAD DARLINGTON SWITCHES


- FOUR NPN DARLINGTONS WITH ISOLATED CONNECTIONS
- OUTPUT CURRENT TO 1.5 A EACH DARLINGTON
- MINIMUM BREAKDOWN 80 V
- MULTIWATT PACKAGE ALLOWS OPERATION AT 1.5 A, 80 V, 100 % DUTY CYCLE, ALL FOUR DEVICES ON
- INTEGRAL SUPPRESSION DIODES
- VERSIONS FOR 5 V AND 6-15 V LOGIC FAMILIES

The L7180 has $350\ \Omega$ input resistors and is compatible with TTL, DTL, LSTTL and 5 V CMOS logic. The L7182 has $3\ \text{K}\Omega$ input resistors for use with 6-15 V CMOS and PMOS logic.

These devices are suitable for driving a wide range of inductive and non-inductive loads including DC motors, stepper motors, solenoids, relays, lamps, multiplexed LEDs and heaters.

DESCRIPTION


The L7180 and L7182 are 1.5 A quad darlington arrays mounted in the 15-lead Multiwatt[®] plastic package. Each darlington is equipped with a suppression diode for inductive loads, and all three terminals are isolated.




ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Test Conditions	Unit
V_{CEX}	Output Voltage	80	V
I_o	Output Current	1.75	A
V_i	Input Voltage	60	V
I_B	Input Current	25	mA
P_{tot}	Power Dissipation ($T_{case} = 75\ ^\circ\text{C}$)	25	W
T_{amb}	Operating Ambient Temperature Range	0 to 70	$^\circ\text{C}$
T_{stg}	Storage Temperature	- 55 to 150	$^\circ\text{C}$

SCHEMATIC DIAGRAM



CONNECTION AND SCHEMATIC DIAGRAMS (top view)



THERMAL DATA

R _{th j-case}	Thermal Resistance Junction-case	Max	3	°C/W
R _{th j-amb}	Thermal Resistance Junction-ambient	Max	35	°C/W

ELECTRICAL CHARACTERISTICS (T_{amb} = 25 °C unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit	Fig.
I _{CEX}	Output Leakage Current	V _{CE} = 80 V V _{CE} = 80 V T _{amb} = 70 °C			100 500	μA μA	1
V _{CE(sus)}	Collector-emitter Sustaining Voltage(*)	I _C = 50 mA V _i = 0.4 V	50			V	2
V _{CE(sat)}	Collector-emitter Saturation Voltage	I _C = 500 mA I _C = 750 mA I _C = 1 A I _C = 1.5 A I _B = 625 μA I _B = 935 μA I _B = 1.25 mA I _B = 2.25 mA			1.15 1.3 1.4 1.6	V V V V	3
I _{i(on)}	Input Current	For L7180 For L7180 For L7182 For L7182 V _i = 2.4 V V _i = 3.75 V V _i = 5 V V _i = 12 V	1.4 3.3 0.6 1.7		4.3 9.6 1.8 5.2	mA mA mA mA	4
V _{i(on)}	Input Voltage	For L7180 V _{CE} = 2 V V _{CE} = 2 V For L7182 V _{CE} = 2 V V _{CE} = 2 V I _C = 1 A I _C = 1.5 A I _C = 1 A I _C = 1.5 A			2 2.5 6.5 10	V V V V	5
t _{PLH}	Turn-on Delay Time	0.5 V _i to 0.5 V _o			1	μs	
t _{PHL}	Turn-off Delay Time	0.5 V _i to 0.5 V _o			1.5	μs	

(*) t_(sus) = 10 μs
Guaranteed by design ; not tested 100 %

TEST CIRCUITS

Figure 1.




Figure 2.




Figure 3.




Figure 4.





Figure 5.




MOUNTING INSTRUCTIONS

The power dissipated in the circuit must be removed by adding an external heatsink.

Thanks to the Multiwatt® package attaching the heatsink is very simple, a screw or a compression spring (clip) being sufficient. Between the heatsink

and the package it is better to insert a layer of silicon grease, to optimize the thermal contact ; no electrical isolation is needed between the two surfaces.

Figure 6 : Mounting Example.





POSITIVE VOLTAGE REGULATORS

- OUTPUT CURRENT UP TO 1.5A
- OUTPUT VOLTAGES OF 5 ; 6 ; 8 ; 8.5 ; 12 ; 15 ; 18 ; 20 ; 24V
- THERMAL OVERLOAD PROTECTION
- SHORT CIRCUIT PROTECTION
- OUTPUT TRANSISTOR SOA PROTECTION

DESCRIPTION

The L7800 series of three-terminal positive regulator is available in TO-220 and TO-3 packages and with several fixed output voltages making it useful in a wide range of applications. These regulators can provide local on-card regulation, eliminating the distribution problems associated with single point regulation. Each type employs internal current limiting, thermal shut-down and safe area protection, making it essentially indestructible. If adequate heat sinking is provided, they can deliver over 1A output current. Although designed primarily as fixed voltage regulators, these devices can be used with external components to obtain adjustable voltages and currents.


BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V_i	DC Input Voltage (for $V_o = 5$ to 18V) (for $V_o = 20, 24V$)	35 40	V V
I_o	Output Current	Internally limited	
P_{tot}	Power Dissipation	Internally limited	
T_{op}	Operating Junction Temperature (for L7800) (for L7800C)	- 55 to + 150 0 to + 150	°C °C
T_{stg}	Storage Temperature	- 65 to + 150	°C

THERMAL DATA


Symbol	Parameter		TO-220	TO-3	Unit
$R_{th\ j-case}$	Thermal Resistance Junction-case	Max	3	4	°C/W
$R_{th\ j-amb}$	Thermal Resistance Junction-ambient	Max	50	35	°C/W

CONNECTION DIAGRAM AND ORDERING NUMBERS (top view)




Type	TO-220	TO-3	Output Voltage
L7805		L7805T	5V
L7805C	L7805CV	L7805CT	5V
L7806		L7806T	6V
L7806C	L7806CV	L7806CT	6V
L7808		L7808T	8V
L7808C	L7808CV	L7808CT	8V
L7885C	L7885CV	L7885CT	8.5V
L7812		L7812T	12V
L7812C	L7812CV	L7812CT	12V
L7815		L7815T	15V
L7815C	L7815CV	L7815CT	15V
L7818		L7818T	18V
L7818C	L7818CV	L7818CT	18V
L7820		L7820T	20V
L7820C	L7820CV	L7820CT	20V
L7824		L7824T	24V
L7824C	L7824CV	L7824CT	24V

APPLICATION CIRCUIT



SCHEMATIC DIAGRAM



TEST CIRCUITS

Figure 1 : DC Parameters.




Figure 2 : Load Regulation.





Figure 3 : Ripple Rejection.



ELECTRICAL CHARACTERISTICS FOR L7805 (refer to the test circuits, $T_j = -55$ to 150°C
 $V_i = 10\text{V}$, $I_o = 500\text{mA}$, $C_i = 0.33\mu\text{F}$, $C_o = 0.1\mu\text{F}$ unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
V_o	Output Voltage	$T_j = 25^\circ\text{C}$	4.8	5	5.2	V
V_o	Output Voltage	$I_o = 5\text{mA to } 1\text{A}$ $P_o \leq 15\text{W}$ $V_i = 8 \text{ to } 20\text{V}$	4.65	5	5.35	V
ΔV_o^*	Line Regulation	$V_i = 7 \text{ to } 25\text{V}$ $T_j = 25^\circ\text{C}$ $V_i = 8 \text{ to } 12\text{V}$ $T_j = 25^\circ\text{C}$		3 1	50 25	mV mV
ΔV_o^*	Load Regulation	$I_o = 5 \text{ to } 1500\text{mA}$ $T_j = 25^\circ\text{C}$ $I_o = 250 \text{ to } 750\text{mA}$ $T_j = 25^\circ\text{C}$			100 25	mV mV
I_d	Quiescent Current	$T_j = 25^\circ\text{C}$			6	mA
ΔI_d	Quiescent Current Change	$I_o = 5 \text{ to } 1000\text{mA}$			0.5	mA
ΔI_d	Quiescent Current Change	$V_i = 8 \text{ to } 25\text{V}$			0.8	mA
$\frac{\Delta V_o}{\Delta T}$	Output Voltage Drift	$I_o = 5\text{mA}$		0.6		mV/ $^\circ\text{C}$
e_N	Output Noise Voltage	$B = 10\text{Hz to } 100\text{KHz}$ $T_j = 25^\circ\text{C}$			40	$\mu\text{V}/V_o$
SVR	Supply Voltage Rejection	$V_i = 8 \text{ to } 18\text{V}$ $f = 120\text{Hz}$	68			dB
V_d	Dropout Voltage	$I_o = 1\text{A}$ $T_j = 25^\circ\text{C}$		2	2.5	V
R_o	Output Resistance	$f = 1\text{KHz}$		17		$\text{m}\Omega$
I_{sc}	Short Circuit Current	$V_i = 35\text{V}$ $T_j = 25^\circ\text{C}$		0.75	1.2	A
I_{scp}	Short Circuit Peak Current	$T_j = 25^\circ\text{C}$	1.3	2.2	3.3	A

ELECTRICAL CHARACTERISTICS FOR L7806 (refer to the test circuits, $T_j = -55$ to 150°C
 $V_i = 11\text{V}$, $I_o = 500\text{mA}$, $C_i = 0.33\mu\text{F}$, $C_o = 0.1\mu\text{F}$ unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
V_o	Output Voltage	$T_j = 25^\circ\text{C}$	5.75	6	6.25	V
V_o	Output Voltage	$I_o = 5\text{mA to } 1\text{A}$ $P_o \leq 15\text{W}$ $V_i = 9 \text{ to } 21\text{V}$	5.65	6	6.35	V
ΔV_o^*	Line Regulation	$V_i = 8 \text{ to } 25\text{V}$ $T_j = 25^\circ\text{C}$ $V_i = 9 \text{ to } 13\text{V}$ $T_j = 25^\circ\text{C}$			60 30	mV mV
ΔV_o^*	Load Regulation	$I_o = 5 \text{ to } 1500\text{mA}$ $T_j = 25^\circ\text{C}$ $I_o = 250 \text{ to } 750\text{mA}$ $T_j = 25^\circ\text{C}$			100 30	mV mV
I_d	Quiescent Current	$T_j = 25^\circ\text{C}$			6	mA
ΔI_d	Quiescent Current Change	$I_o = 5 \text{ to } 1000\text{mA}$			0.5	mA
ΔI_d	Quiescent Current Change	$V_i = 9 \text{ to } 25\text{V}$			0.8	mA
$\frac{\Delta V_o}{\Delta T}$	Output Voltage Drift	$I_o = 5\text{mA}$		0.7		mV/ $^\circ\text{C}$
e_N	Output Noise Voltage	$B = 10\text{Hz to } 100\text{KHz}$ $T_j = 25^\circ\text{C}$			40	$\mu\text{V}/V_o$
SVR	Supply Voltage Rejection	$V_i = 9 \text{ to } 19\text{V}$ $f = 120\text{Hz}$	65			dB
V_d	Dropout Voltage	$I_o = 1\text{A}$ $T_j = 25^\circ\text{C}$		2	2.5	V
R_o	Output Resistance	$f = 1\text{KHz}$		19		$\text{m}\Omega$
I_{sc}	Short Circuit Current	$V_i = 35\text{V}$ $T_j = 25^\circ\text{C}$		0.75	1.2	A
I_{scp}	Short Circuit Peak Current	$T_j = 25^\circ\text{C}$	1.3	2.2	3.3	A

* Load and line regulation are specified at constant junction temperature. Changes in V_o due to heating effects must be taken into account separately. Pulse testing with low duty cycle is used.

L7800 SERIES

ELECTRICAL CHARACTERISTICS FOR L7808 (refer to the test circuits, $T_J = -55$ to 150°C
 $V_i = 14\text{V}$, $I_o = 500\text{mA}$, $C_i = 0.33\mu\text{F}$, $C_o = 0.1\mu\text{F}$ unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
V_o	Output Voltage	$T_J = 25^\circ\text{C}$	7.7	8	8.3	V
V_o	Output Voltage	$I_o = 5\text{mA to } 1\text{A}$ $V_i = 11.5 \text{ to } 23\text{V}$ $P_o \leq 15\text{W}$	7.6	8	8.4	V
ΔV_o^*	Line Regulation	$V_i = 10.5 \text{ to } 25\text{V}$ $V_i = 11 \text{ to } 17\text{V}$ $T_J = 25^\circ\text{C}$ $T_J = 25^\circ\text{C}$			80 40	mV mV
ΔV_o^*	Load Regulation	$I_o = 5 \text{ to } 1500\text{mA}$ $I_o = 250 \text{ to } 750\text{mA}$ $T_J = 25^\circ\text{C}$ $T_J = 25^\circ\text{C}$			100 40	mV mV
I_d	Quiescent Current	$T_J = 25^\circ\text{C}$			6	mA
ΔI_d	Quiescent Current Change	$I_o = 5 \text{ to } 1000\text{mA}$			0.5	mA
ΔI_d	Quiescent Current Change	$V_i = 11.5 \text{ to } 25\text{V}$			0.8	mA
$\frac{\Delta V_o}{\Delta T}$	Output Voltage Drift	$I_o = 5\text{mA}$		1		mV/ $^\circ\text{C}$
e_N	Output Noise Voltage	$B = 10\text{Hz to } 100\text{KHz}$ $T_J = 25^\circ\text{C}$			40	$\mu\text{V}/V_o$
SVR	Supply Voltage Rejection	$V_i = 11.5 \text{ to } 21.5\text{V}$ $f = 120\text{Hz}$	62			dB
V_d	Dropout Voltage	$I_o = 1\text{A}$ $T_J = 25^\circ\text{C}$		2	2.5	V
R_o	Output Resistance	$f = 1\text{KHz}$		16		m Ω
I_{sc}	Short Circuit Current	$V_i = 35\text{V}$ $T_J = 25^\circ\text{C}$		0.75	1.2	A
I_{scp}	Short Circuit Peak Current	$T_J = 25^\circ\text{C}$	1.3	2.2	3.3	A

ELECTRICAL CHARACTERISTICS FOR L7812 (refer to the test circuits, $T_J = -55$ to 150°C
 $V_i = 19\text{V}$, $I_o = 500\text{mA}$, $C_i = 0.33\mu\text{F}$, $C_o = 0.1\mu\text{F}$ unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
V_o	Output Voltage	$T_J = 25^\circ\text{C}$	11.5	12	12.5	V
V_o	Output Voltage	$I_o = 5\text{mA to } 1\text{A}$ $V_i = 15.5 \text{ to } 27\text{V}$ $P_o \leq 15\text{W}$	11.4	12	12.6	V
ΔV_o^*	Line Regulation	$V_i = 14.5 \text{ to } 30\text{V}$ $V_i = 16 \text{ to } 22\text{V}$ $T_J = 25^\circ\text{C}$ $T_J = 25^\circ\text{C}$			120 60	mV mV
ΔV_o^*	Load Regulation	$I_o = 5 \text{ to } 1500\text{mA}$ $I_o = 250 \text{ to } 750\text{mA}$ $T_J = 25^\circ\text{C}$ $T_J = 25^\circ\text{C}$			120 60	mV mV
I_d	Quiescent Current	$T_J = 25^\circ\text{C}$			6	mA
ΔI_d	Quiescent Current Change	$I_o = 5 \text{ to } 1000\text{mA}$			0.5	mA
ΔI_d	Quiescent Current Change	$V_i = 15 \text{ to } 30\text{V}$			0.8	mA
$\frac{\Delta V_o}{\Delta T}$	Output Voltage Drift	$I_o = 5\text{mA}$		1.5		mV/ $^\circ\text{C}$
e_N	Output Noise Voltage	$B = 10\text{Hz to } 100\text{KHz}$ $T_J = 25^\circ\text{C}$			40	$\mu\text{V}/V_o$
SVR	Supply Voltage Rejection	$V_i = 15 \text{ to } 25\text{V}$ $f = 120\text{Hz}$	61			dB
V_d	Dropout Voltage	$I_o = 1\text{A}$ $T_J = 25^\circ\text{C}$		2	2.5	V
R_o	Output Resistance	$f = 1\text{KHz}$		18		m Ω
I_{sc}	Short Circuit Current	$V_i = 35\text{V}$ $T_J = 25^\circ\text{C}$		0.75	1.2	A
I_{scp}	Short Circuit Peak Current	$T_J = 25^\circ\text{C}$	1.3	2.2	3.3	A

* Load and line regulation are specified at constant junction temperature. Changes in V_o due to heating effects must be taken into account separately. Pulse testing with low duty cycle is used.

ELECTRICAL CHARACTERISTICS FOR L7815 (refer to the test circuits, $T_j = -55$ to 150°C
 $V_i = 23\text{V}$, $I_o = 500\text{mA}$, $C_i = 0.33\mu\text{F}$, $C_o = 0.1\mu\text{F}$ unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
V_o	Output Voltage	$T_j = 25^\circ\text{C}$	14.4	15	15.6	V
V_o	Output Voltage	$I_o = 5\text{mA to } 1\text{A}$ $P_o \leq 15\text{W}$ $V_i = 18.5$ to 30V	14.25	15	15.75	V
ΔV_o^*	Line Regulation	$V_i = 17.5$ to 30V $T_j = 25^\circ\text{C}$ $V_i = 20$ to 26V $T_j = 25^\circ\text{C}$			150 75	mV mV
ΔV_o^*	Load Regulation	$I_o = 5$ to 1500mA $T_j = 25^\circ\text{C}$ $I_o = 250$ to 750mA $T_j = 25^\circ\text{C}$			150 75	mV mV
I_d	Quiescent Current	$T_j = 25^\circ\text{C}$			6	mA
ΔI_d	Quiescent Current Change	$I_o = 5$ to 1000mA			0.5	mA
ΔI_d	Quiescent Current Change	$V_i = 18.5$ to 30V			0.8	mA
$\frac{\Delta V_o}{\Delta T}$	Output Voltage Drift	$I_o = 5\text{mA}$		1.8		mV/ $^\circ\text{C}$
e_N	Output Noise Voltage	$B = 10\text{Hz to } 100\text{KHz}$ $T_j = 25^\circ\text{C}$		40		$\mu\text{V}/V_o$
SVR	Supply Voltage Rejection	$V_i = 18.5$ to 28.5V $f = 120\text{Hz}$	60			dB
V_d	Dropout Voltage	$I_o = 1\text{A}$ $T_j = 25^\circ\text{C}$		2	2.5	V
R_o	Output Resistance	$f = 1\text{KHz}$				m Ω
I_{sc}	Short Circuit Current	$V_i = 35\text{V}$ $T_j = 25^\circ\text{C}$		0.75	1.2	A
I_{scp}	Short Circuit Peak Current	$T_j = 25^\circ\text{C}$	1.3	2.2	3.3	A

ELECTRICAL CHARACTERISTICS FOR L7818 (refer to the test circuits, $T_j = -55$ to 150°C
 $V_i = 26\text{V}$, $I_o = 500\text{mA}$, $C_i = 0.33\mu\text{F}$, $C_o = 0.1\mu\text{F}$ unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
V_o	Output Voltage	$T_j = 25^\circ\text{C}$	17.3	18	18.7	V
V_o	Output Voltage	$I_o = 5\text{mA to } 1\text{A}$ $P_o \leq 15\text{W}$ $V_i = 22$ to 33V	17.1	18	18.9	V
ΔV_o^*	Line Regulation	$V_i = 21$ to 33V $T_j = 25^\circ\text{C}$ $V_i = 24$ to 30V $T_j = 25^\circ\text{C}$			180 90	mV mV
ΔV_o^*	Load Regulation	$I_o = 5$ to 1500mA $T_j = 25^\circ\text{C}$ $I_o = 250$ to 750mA $T_j = 25^\circ\text{C}$			180 90	mV mV
I_d	Quiescent Current	$T_j = 25^\circ\text{C}$			6	mA
ΔI_d	Quiescent Current Change	$I_o = 5$ to 1000mA			0.5	mA
ΔI_d	Quiescent Current Change	$V_i = 22$ to 33V			0.8	mA
$\frac{\Delta V_o}{\Delta T}$	Output Voltage Drift	$I_o = 5\text{mA}$		2.3		mV/ $^\circ\text{C}$
e_N	Output Noise Voltage	$B = 10\text{Hz to } 100\text{KHz}$ $T_j = 25^\circ\text{C}$		40		$\mu\text{V}/V_o$
SVR	Supply Voltage Rejection	$V_i = 22$ to 32V $f = 120\text{Hz}$	59			dB
V_d	Dropout Voltage	$I_o = 1\text{A}$ $T_j = 25^\circ\text{C}$		2	2.5	V
R_o	Output Resistance	$f = 1\text{KHz}$		22		m Ω
I_{sc}	Short Circuit Current	$V_i = 35\text{V}$ $T_j = 25^\circ\text{C}$		0.75	1.2	A
I_{scp}	Short Circuit Peak Current	$T_j = 25^\circ\text{C}$	1.3	2.2	3.3	A

* Load and line regulation are specified at constant junction temperature. Changes in V_o due to heating effects must be taken into account separately. Pulse testing with low duty cycle is used.

L7800 SERIES

ELECTRICAL CHARACTERISTICS FOR L7820 (refer to the test circuits, $T_j = -55$ to 150°C
 $V_i = 28\text{V}$, $I_o = 500\text{mA}$, $C_i = 0.33\mu\text{F}$, $C_o = 0.1\mu\text{F}$ unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
V_o	Output Voltage	$T_j = 25^\circ\text{C}$	19.2	20	20.8	V
V_o	Output Voltage	$I_o = 5\text{mA to } 1\text{A}$ $P_o \leq 15\text{W}$ $V_i = 24$ to 35V	19	20	21	V
ΔV_o^*	Line Regulation	$V_i = 22.5$ to 35V $T_j = 25^\circ\text{C}$ $V_i = 26$ to 32V $T_j = 25^\circ\text{C}$			200 100	mV mV
ΔV_o^*	Load Regulation	$I_o = 5$ to 1500mA $T_j = 25^\circ\text{C}$ $I_o = 250$ to 750mA $T_j = 25^\circ\text{C}$			200 100	mV mV
I_d	Quiescent Current	$T_j = 25^\circ\text{C}$			6	mA
ΔI_d	Quiescent Current Change	$I_o = 5$ to 1000mA			0.5	mA
ΔI_d	Quiescent Current Change	$V_i = 24$ to 35V			0.8	mA
$\frac{\Delta V_o}{\Delta T}$	Output Voltage Drift	$I_o = 5\text{mA}$		2.5		mV/ $^\circ\text{C}$
e_N	Output Noise Voltage	$B = 10\text{Hz to } 100\text{KHz}$ $T_j = 25^\circ\text{C}$		40		$\mu\text{V}/V_o$
SVR	Supply Voltage Rejection	$V_i = 24$ to 35V $f = 120\text{Hz}$	58			dB
V_d	Dropout Voltage	$I_o = 1\text{A}$ $T_j = 25^\circ\text{C}$		2	2.5	V
R_o	Output Resistance	$f = 1\text{KHz}$		24		m Ω
I_{sc}	Short Circuit Current	$V_i = 35\text{V}$ $T_j = 25^\circ\text{C}$		0.75	1.2	A
I_{scp}	Short Circuit Peak Current	$T_j = 25^\circ\text{C}$	1.3	2.2	3.3	A

ELECTRICAL CHARACTERISTICS FOR L7824 (refer to the test circuits, $T_j = -55$ to 150°C
 $V_i = 33\text{V}$, $I_o = 500\text{mA}$, $C_i = 0.33\mu\text{F}$, $C_o = 0.1\mu\text{F}$ unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
V_o	Output Voltage	$T_j = 25^\circ\text{C}$	23	24	25	V
V_o	Output Voltage	$I_o = 5\text{mA to } 1\text{A}$ $P_o \leq 15\text{W}$ $V_i = 28$ to 38V	22.8	24	25.2	V
ΔV_o^*	Line Regulation	$V_i = 27$ to 38V $T_j = 25^\circ\text{C}$ $V_i = 30$ to 36V $T_j = 25^\circ\text{C}$			240 120	mV mV
ΔV_o^*	Load Regulation	$I_o = 5$ to 1500mA $T_j = 25^\circ\text{C}$ $I_o = 250$ to 750mA $T_j = 25^\circ\text{C}$			240 120	mV mV
I_d	Quiescent Current	$T_j = 25^\circ\text{C}$			6	mA
ΔI_d	Quiescent Current Change	$I_o = 5$ to 1000mA			0.5	mA
ΔI_d	Quiescent Current Change	$V_i = 28$ to 38V			0.8	mA
$\frac{\Delta V_o}{\Delta T}$	Output Voltage Drift	$I_o = 5\text{mA}$		3		mV/ $^\circ\text{C}$
e_N	Output Noise Voltage	$B = 10\text{Hz to } 100\text{KHz}$ $T_j = 25^\circ\text{C}$		40		$\mu\text{V}/V_o$
SVR	Supply Voltage Rejection	$V_i = 28$ to 38V $f = 120\text{Hz}$	56			dB
V_d	Dropout Voltage	$I_o = 1\text{A}$ $T_j = 25^\circ\text{C}$		2	2.5	V
R_o	Output Resistance	$f = 1\text{KHz}$		28		m Ω
I_{sc}	Short Circuit Current	$V_i = 35\text{V}$ $T_j = 25^\circ\text{C}$		0.75	1.2	A
I_{scp}	Short Circuit Peak Current	$T_j = 25^\circ\text{C}$	1.3	2.2	3.3	A

* Load and line regulation are specified at constant junction temperature. Changes in V_o due to heating effects must be taken into account separately. Pulse testing with low duty cycle is used.

ELECTRICAL CHARACTERISTICS FOR L7805C (refer to the test circuits, $T_j = 0$ to 125°C
 $V_i = 10\text{V}$, $I_o = 500\text{mA}$, $C_i = 0.33\mu\text{F}$, $C_o = 0.1\mu\text{F}$ unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
V_o	Output Voltage	$T_j = 25^\circ\text{C}$	4.8	5	5.2	V
V_o	Output Voltage	$I_o = 5\text{mA to } 1\text{A}$ $P_o \leq 15\text{W}$ $V_i = 7$ to 20V	4.75	5	5.25	V
ΔV_o^*	Line Regulation	$V_i = 7$ to 25V $T_j = 25^\circ\text{C}$ $V_i = 8$ to 12V $T_j = 25^\circ\text{C}$		3 1	100 50	mV mV
ΔV_o^*	Load Regulation	$I_o = 5$ to 1500mA $T_j = 25^\circ\text{C}$ $I_o = 250$ to 750mA $T_j = 25^\circ\text{C}$			100 50	mV mV
I_d	Quiescent Current	$T_j = 25^\circ\text{C}$			8	mA
ΔI_d	Quiescent Current Change	$I_o = 5$ to 1000mA			0.5	mA
ΔI_d	Quiescent Current Change	$V_i = 7$ to 25V			1.3	mA
$\frac{\Delta V_o}{\Delta T}$	Output Voltage Drift	$I_o = 5\text{mA}$		- 1.1		mV/ $^\circ\text{C}$
e_N	Output Noise Voltage	$B = 10\text{Hz to } 100\text{KHz}$ $T_j = 25^\circ\text{C}$		40		$\mu\text{V}/V_o$
SVR	Supply Voltage Rejection	$V_i = 8$ to 18V $f = 120\text{Hz}$	62			dB
V_d	Dropout Voltage	$I_o = 1\text{A}$ $T_j = 25^\circ\text{C}$		2		V
R_o	Output Resistance	$f = 1\text{KHz}$		17		m Ω
I_{sc}	Short Circuit Current	$V_i = 35\text{V}$ $T_j = 25^\circ\text{C}$		750		mA
I_{scp}	Short Circuit Peak Current	$T_j = 25^\circ\text{C}$		2.2		A

ELECTRICAL CHARACTERISTICS FOR L7806C (refer to the test circuits, $T_j = 0$ to 125°C
 $V_i = 11\text{V}$, $I_o = 500\text{mA}$, $C_i = 0.33\mu\text{F}$, $C_o = 0.1\mu\text{F}$ unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
V_o	Output Voltage	$T_j = 25^\circ\text{C}$	5.75	6	6.25	V
V_o	Output Voltage	$I_o = 5\text{mA to } 1\text{A}$ $P_o \leq 15\text{W}$ $V_i = 8$ to 21V	5.7	6	6.3	V
ΔV_o^*	Line Regulation	$V_i = 8$ to 25V $T_j = 25^\circ\text{C}$ $V_i = 9$ to 13V $T_j = 25^\circ\text{C}$			120 60	mV mV
ΔV_o^*	Load Regulation	$I_o = 5$ to 1500mA $T_j = 25^\circ\text{C}$ $I_o = 250$ to 750mA $T_j = 25^\circ\text{C}$			120 60	mV mV
I_d	Quiescent Current	$T_j = 25^\circ\text{C}$			8	mA
ΔI_d	Quiescent Current Change	$I_o = 5$ to 1000mA			0.5	mA
ΔI_d	Quiescent Current Change	$V_i = 8$ to 25V			1.3	mA
$\frac{\Delta V_o}{\Delta T}$	Output Voltage Drift	$I_o = 5\text{mA}$		- 0.8		mV/ $^\circ\text{C}$
e_N	Output Noise Voltage	$B = 10\text{Hz to } 100\text{KHz}$ $T_j = 25^\circ\text{C}$		45		$\mu\text{V}/V_o$
SVR	Supply Voltage Rejection	$V_i = 9$ to 19V $f = 120\text{Hz}$	59			dB
V_d	Dropout Voltage	$I_o = 1\text{A}$ $T_j = 25^\circ\text{C}$		2		V
R_o	Output Resistance	$f = 1\text{KHz}$		19		m Ω
I_{sc}	Short Circuit Current	$V_i = 35\text{V}$ $T_j = 25^\circ\text{C}$		550		mA
I_{scp}	Short Circuit Peak Current	$T_j = 25^\circ\text{C}$		2.2		A

* Load and line regulation are specified at constant junction temperature. Changes in V_o due to heating effects must be taken into account separately. Pulse testing with low duty cycle is used.

ELECTRICAL CHARACTERISTICS FOR L7808C (refer to the test circuits, $T_j = 0$ to 125°C
 $V_i = 14\text{V}$, $I_o = 500\text{mA}$, $C_i = 0.33\mu\text{F}$, $C_o = 0.1\mu\text{F}$ unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
V_o	Output Voltage	$T_j = 25^\circ\text{C}$	7.7	8	8.3	V
V_o	Output Voltage	$I_o = 5\text{mA to } 1\text{A}$ $V_i = 10.5 \text{ to } 25\text{V}$ $P_o \leq 15\text{W}$	7.6	8	8.4	V
ΔV_o^*	Line Regulation	$V_i = 10.5 \text{ to } 25\text{V}$ $V_i = 11 \text{ to } 17\text{V}$ $T_j = 25^\circ\text{C}$ $T_j = 25^\circ\text{C}$			160 80	mV mV
ΔV_o^*	Load Regulation	$I_o = 5 \text{ to } 1500\text{mA}$ $I_o = 250 \text{ to } 750\text{mA}$ $T_j = 25^\circ\text{C}$ $T_j = 25^\circ\text{C}$			160 80	mV mV
I_d	Quiescent Current	$T_j = 25^\circ\text{C}$			8	mA
ΔI_d	Quiescent Current Change	$I_o = 5 \text{ to } 1000\text{mA}$			0.5	mA
ΔI_d	Quiescent Current Change	$V_i = 10.5 \text{ to } 25\text{V}$			1	mA
$\frac{\Delta V_o}{\Delta T}$	Output Voltage Drift	$I_o = 5\text{mA}$		- 0.8		mV/ $^\circ\text{C}$
e_N	Output Noise Voltage	$B = 10\text{Hz to } 100\text{KHz}$ $T_j = 25^\circ\text{C}$		52		$\mu\text{V}/V_o$
SVR	Supply Voltage Rejection	$V_i = 11.5 \text{ to } 21.5\text{V}$ $f = 120\text{Hz}$	56			dB
V_d	Dropout Voltage	$I_o = 1\text{A}$ $T_j = 25^\circ\text{C}$		2		V
R_o	Output Resistance	$f = 1\text{KHz}$		16		$\text{m}\Omega$
I_{sc}	Short Circuit Current	$V_i = 35\text{V}$ $T_j = 25^\circ\text{C}$		450		mA
I_{scp}	Short Circuit Peak Current	$T_j = 25^\circ\text{C}$		2.2		A

ELECTRICAL CHARACTERISTICS FOR L7885C (refer to the test circuits, $T_j = 0$ to 125°C
 $V_i = 14.5\text{V}$, $I_o = 500\text{mA}$, $C_i = 0.33\mu\text{F}$, $C_o = 0.1\mu\text{F}$ unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
V_o	Output Voltage	$T_j = 25^\circ\text{C}$	8.2	8.5	8.8	V
V_o	Output Voltage	$I_o = 5\text{mA to } 1\text{A}$ $V_i = 11 \text{ to } 26\text{V}$ $P_o \leq 15\text{W}$	8.1	8.5	8.9	V
ΔV_o^*	Line Regulation	$V_i = 11 \text{ to } 27\text{V}$ $V_i = 11.5 \text{ to } 17.5\text{V}$ $T_j = 25^\circ\text{C}$ $T_j = 25^\circ\text{C}$			160 80	mV mV
ΔV_o^*	Load Regulation	$I_o = 5 \text{ to } 1500\text{mA}$ $I_o = 250 \text{ to } 750\text{mA}$ $T_j = 25^\circ\text{C}$ $T_j = 25^\circ\text{C}$			160 80	mV mV
I_d	Quiescent Current	$T_j = 25^\circ\text{C}$			8	mA
ΔI_d	Quiescent Current Change	$I_o = 5 \text{ to } 1000\text{mA}$			0.5	mA
ΔI_d	Quiescent Current Change	$V_i = 11 \text{ to } 27\text{V}$			1	mA
$\frac{\Delta V_o}{\Delta T}$	Output Voltage Drift	$I_o = 5\text{mA}$		- 0.8		mV/ $^\circ\text{C}$
e_N	Output Noise Voltage	$B = 10\text{Hz to } 100\text{KHz}$ $T_j = 25^\circ\text{C}$		55		$\mu\text{V}/V_o$
SVR	Supply Voltage Rejection	$V_i = 12 \text{ to } 22\text{V}$ $f = 120\text{Hz}$	56			dB
V_d	Dropout Voltage	$I_o = 1\text{A}$ $T_j = 25^\circ\text{C}$		2		V
R_o	Output Resistance	$f = 1\text{KHz}$		16		$\text{m}\Omega$
I_{sc}	Short Circuit Current	$V_i = 35\text{V}$ $T_j = 25^\circ\text{C}$		450		mA
I_{scp}	Short Circuit Peak Current	$T_j = 25^\circ\text{C}$		2.2		A

* Load and line regulation are specified at constant junction temperature. Changes in V_o due to heating effects must be taken into account separately. Pulse testing with low duty cycle is used.

ELECTRICAL CHARACTERISTICS FOR L7812C (refer to the test circuits, $T_j = 0$ to 125°C
 $V_i = 19\text{V}$, $I_o = 500\text{mA}$, $C_i = 0.33\mu\text{F}$, $C_o = 0.1\mu\text{F}$ unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
V_o	Output Voltage	$T_j = 25^\circ\text{C}$	11.5	12	12.5	V
V_o	Output Voltage	$I_o = 5\text{mA to } 1\text{A}$ $P_o \leq 15\text{W}$ $V_i = 14.5 \text{ to } 27\text{V}$	11.4	12	12.6	V
ΔV_o^*	Line Regulation	$V_i = 14.5 \text{ to } 30\text{V}$ $T_j = 25^\circ\text{C}$ $V_i = 16 \text{ to } 22\text{V}$ $T_j = 25^\circ\text{C}$			240 120	mV mV
ΔV_o^*	Load Regulation	$I_o = 5 \text{ to } 1500\text{mA}$ $T_j = 25^\circ\text{C}$ $I_o = 250 \text{ to } 750\text{mA}$ $T_j = 25^\circ\text{C}$			240 120	mV mV
I_d	Quiescent Current	$T_j = 25^\circ\text{C}$			8	mA
ΔI_d	Quiescent Current Change	$I_o = 5 \text{ to } 1000\text{mA}$			0.5	mA
ΔI_d	Quiescent Current Change	$V_i = 14.5 \text{ to } 30\text{V}$			1	mA
$\frac{\Delta V_o}{\Delta T}$	Output Voltage Drift	$I_o = 5\text{mA}$		- 1		mV/ $^\circ\text{C}$
e_N	Output Noise Voltage	$B = 10\text{Hz to } 100\text{KHz}$ $T_j = 25^\circ\text{C}$		75		$\mu\text{V}/V_o$
SVR	Supply Voltage Rejection	$V_i = 15 \text{ to } 25\text{V}$ $f = 120\text{Hz}$	55			dB
V_d	Dropout Voltage	$I_o = 1\text{A}$ $T_j = 25^\circ\text{C}$		2		V
R_o	Output Resistance	$f = 1\text{KHz}$		18		m Ω
I_{sc}	Short Circuit Current	$V_i = 35\text{V}$ $T_j = 25^\circ\text{C}$		350		mA
I_{scp}	Short Circuit Peak Current	$T_j = 25^\circ\text{C}$		2.2		A

ELECTRICAL CHARACTERISTICS FOR L7815C (refer to the test circuits, $T_j = 0$ to 125°C
 $V_i = 23\text{V}$, $I_o = 500\text{mA}$, $C_i = 0.33\mu\text{F}$, $C_o = 0.1\mu\text{F}$ unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
V_o	Output Voltage	$T_j = 25^\circ\text{C}$	14.4	15	15.6	V
V_o	Output Voltage	$I_o = 5\text{mA to } 1\text{A}$ $P_o \leq 15\text{W}$ $V_i = 17.5 \text{ to } 30\text{V}$	14.25	15	15.75	V
ΔV_o^*	Line Regulation	$V_i = 17.5 \text{ to } 30\text{V}$ $T_j = 25^\circ\text{C}$ $V_i = 20 \text{ to } 26\text{V}$ $T_j = 25^\circ\text{C}$			300 150	mV mV
ΔV_o^*	Load Regulation	$I_o = 5 \text{ to } 1500\text{mA}$ $T_j = 25^\circ\text{C}$ $I_o = 250 \text{ to } 750\text{mA}$ $T_j = 25^\circ\text{C}$			300 150	mV mV
I_d	Quiescent Current	$T_j = 25^\circ\text{C}$			8	mA
ΔI_d	Quiescent Current Change	$I_o = 5 \text{ to } 1000\text{mA}$			0.5	mA
ΔI_d	Quiescent Current Change	$V_i = 17.5 \text{ to } 30\text{V}$			1	mA
$\frac{\Delta V_o}{\Delta T}$	Output Voltage Drift	$I_o = 5\text{mA}$		- 1		mV/ $^\circ\text{C}$
e_N	Output Noise Voltage	$B = 10\text{Hz to } 100\text{KHz}$ $T_j = 25^\circ\text{C}$		90		$\mu\text{V}/V_o$
SVR	Supply Voltage Rejection	$V_i = 18.5 \text{ to } 28.5\text{V}$ $f = 120\text{Hz}$	54			dB
V_d	Dropout Voltage	$I_o = 1\text{A}$ $T_j = 25^\circ\text{C}$		2		V
R_o	Output Resistance	$f = 1\text{KHz}$		19		m Ω
I_{sc}	Short Circuit Current	$V_i = 35\text{V}$ $T_j = 25^\circ\text{C}$		230		mA
I_{scp}	Short Circuit Peak Current	$T_j = 25^\circ\text{C}$		2.1		A

* Load and line regulation are specified at constant junction temperature. Changes in V_o due to heating effects must be taken into account separately. Pulse testing with low duty cycle is used.

ELECTRICAL CHARACTERISTICS FOR L7818C (refer to the test circuits, $T_j = 0$ to 125°C
 $V_i = 26\text{V}$, $I_o = 500\text{mA}$, $C_i = 0.33\mu\text{F}$, $C_o = 0.1\mu\text{F}$ unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
V_o	Output Voltage	$T_j = 25^\circ\text{C}$	17.3	18	18.7	V
V_o	Output Voltage	$I_o = 5\text{mA to } 1\text{A}$ $V_i = 21$ to 33V $P_o \leq 15\text{W}$	17.1	18	18.9	V
ΔV_o^*	Line Regulation	$V_i = 21$ to 33V $V_i = 24$ to 30V $T_j = 25^\circ\text{C}$ $T_j = 25^\circ\text{C}$			360 180	mV mV
ΔV_o^*	Load Regulation	$I_o = 5$ to 1500mA $I_o = 250$ to 750mA $T_j = 25^\circ\text{C}$ $T_j = 25^\circ\text{C}$			360 180	mV mV
I_d	Quiescent Current	$T_j = 25^\circ\text{C}$			8	mA
ΔI_d	Quiescent Current Change	$I_o = 5$ to 1000mA			0.5	mA
ΔI_d	Quiescent Current Change	$V_i = 21$ to 33V			1	mA
$\frac{\Delta V_o}{\Delta T}$	Output Voltage Drift	$I_o = 5\text{mA}$		- 1		mV/ $^\circ\text{C}$
e_N	Output Noise Voltage	$B = 10\text{Hz to } 100\text{KHz}$ $T_j = 25^\circ\text{C}$		110		$\mu\text{V}/V_o$
SVR	Supply Voltage Rejection	$V_i = 22$ to 32V $f = 120\text{Hz}$	53			dB
V_d	Dropout Voltage	$I_o = 1\text{A}$ $T_j = 25^\circ\text{C}$		2		V
R_o	Output Resistance	$f = 1\text{KHz}$		22		m Ω
I_{sc}	Short Circuit Current	$V_i = 35\text{V}$ $T_j = 25^\circ\text{C}$		200		mA
I_{scp}	Short Circuit Peak Current	$T_j = 25^\circ\text{C}$		2.1		A

ELECTRICAL CHARACTERISTICS FOR L7820C (refer to the test circuits, $T_j = 0$ to 125°C
 $V_i = 28\text{V}$, $I_o = 500\text{mA}$, $C_i = 0.33\mu\text{F}$, $C_o = 0.1\mu\text{F}$ unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
V_o	Output Voltage	$T_j = 25^\circ\text{C}$	19.2	20	20.8	V
V_o	Output Voltage	$I_o = 5\text{mA to } 1\text{A}$ $V_i = 23$ to 35V $P_o \leq 15\text{W}$	19	20	21	V
ΔV_o^*	Line Regulation	$V_i = 22.5$ to 35V $V_i = 26$ to 32V $T_j = 25^\circ\text{C}$ $T_j = 25^\circ\text{C}$			400 200	mV mV
ΔV_o^*	Load Regulation	$I_o = 5$ to 1500mA $I_o = 250$ to 750mA $T_j = 25^\circ\text{C}$ $T_j = 25^\circ\text{C}$			400 200	mV mV
I_d	Quiescent Current	$T_j = 25^\circ\text{C}$			8	mA
ΔI_d	Quiescent Current Change	$I_o = 5$ to 1000mA			0.5	mA
ΔI_d	Quiescent Current Change	$V_i = 23$ to 35V			1	mA
$\frac{\Delta V_o}{\Delta T}$	Output Voltage Drift	$I_o = 5\text{mA}$		- 1		mV/ $^\circ\text{C}$
e_N	Output Noise Voltage	$B = 10\text{Hz to } 100\text{KHz}$ $T_j = 25^\circ\text{C}$		150		$\mu\text{V}/V_o$
SVR	Supply Voltage Rejection	$V_i = 24$ to 35V $f = 120\text{Hz}$	52			dB
V_d	Dropout Voltage	$I_o = 1\text{A}$ $T_j = 25^\circ\text{C}$		2		V
R_o	Output Resistance	$f = 1\text{KHz}$		24		m Ω
I_{sc}	Short Circuit Current	$V_i = 35\text{V}$ $T_j = 25^\circ\text{C}$		180		mA
I_{scp}	Short Circuit Peak Current	$T_j = 25^\circ\text{C}$		2.2		A

* Load and line regulation are specified at constant junction temperature. Changes in V_o due to heating effects must be taken into account separately. Pulse testing with low duty cycle is used.

ELECTRICAL CHARACTERISTICS FOR L7824C (refer to the test circuits, $T_j = 0$ to 125°C
 $V_i = 33\text{V}$, $I_o = 500\text{mA}$, $C_i = 0.33\mu\text{F}$, $C_o = 0.1\mu\text{F}$ unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
V_o	Output Voltage	$T_j = 25^\circ\text{C}$	23	24	25	V
V_o	Output Voltage	$I_o = 5\text{mA to } 1\text{A}$ $P_o \leq 15\text{W}$ $V_i = 27$ to 38V	22.8	24	25.2	V
ΔV_o^*	Line Regulation	$V_i = 27$ to 38V $T_j = 25^\circ\text{C}$ $V_i = 30$ to 36V $T_j = 25^\circ\text{C}$			480 240	mV mV
ΔV_o^*	Load Regulation	$I_o = 5$ to 1500mA $T_j = 25^\circ\text{C}$ $I_o = 250$ to 750mA $T_j = 25^\circ\text{C}$			480 240	mV mV
I_d	Quiescent Current	$T_j = 25^\circ\text{C}$			8	mA
ΔI_d	Quiescent Current Change	$I_o = 5$ to 1000mA			0.5	mA
ΔI_d	Quiescent Current Change	$V_i = 27$ to 38V			1	mA
$\frac{\Delta V_o}{\Delta T}$	Output Voltage Drift	$I_o = 5\text{mA}$		- 1.5		mV/ $^\circ\text{C}$
e_N	Output Noise Voltage	$B = 10\text{Hz to } 100\text{KHz}$ $T_j = 25^\circ\text{C}$		170		$\mu\text{V}/V_o$
SVR	Supply Voltage Rejection	$V_i = 28$ to 38V $f = 120\text{Hz}$	50			dB
V_d	Dropout Voltage	$I_o = 1\text{A}$ $T_j = 25^\circ\text{C}$		2		V
R_o	Output Resistance	$f = 1\text{KHz}$		28		m Ω
I_{sc}	Short Circuit Current	$V_i = 35\text{V}$ $T_j = 25^\circ\text{C}$		150		mA
I_{scp}	Short Circuit Peak Current	$T_j = 25^\circ\text{C}$		2.1		A

* Load and line regulation are specified at constant junction temperature. Changes in V_o due to heating effects must be taken into account separately. Pulse testing with low duty cycle is used.

Figure 4 : Dropout Voltage vs. Junction Temperature.




Figure 5 : Peak Output Current vs. Input/output Differential Voltage.




Figure 6 : Supply Voltage Rejection vs. Frequency.




Figure 7 : Output Voltage vs. Junction Temperature.




Figure 8 : Output Impedance vs. Frequency.




Figure 9 : Quiescent Current vs. Junction Temperature.




Figure 10 : Load Transient Response.




Figure 11 : Line Transient Response.




Figure 12 : Quiescent Current vs. Input Voltage.




Figure 13 : Fixed Output Regulator.





Figure 14 : Current Regulator.



- Notes :
1. To specify an output voltage, substitute voltage value for "XX".
 2. Although no output capacitor is needed for stability, it does improve transient response.
 3. Required if regulator is located an appreciable distance from power supply filter.

Figure 15 : Circuit for Increasing Output Voltage.




Figure 16 : Adjustable Output Regulator (7 to 30V).




Figure 17 : 0.5 to 10V Regulator.




Figure 18 : High Current Voltage Regulator.




Figure 19 : High Output Current with Short Circuit Protection.




Figure 20 : Tracking Voltage Regulator.





Figure 21 : Split Power Supply (± 15V – 1A).



* Against potential latch-up problems.

Figure 22 : Negative Output Voltage Circuit.




Figure 23 : Switching Regulator.




Figure 24 : High Input Voltage Circuit.




Figure 25 : High Input Voltage Circuit.




Figure 26 : High Output Voltage Regulator.




Figure 27 : High Input and Output Voltage.




Figure 28 : Reducing Power Dissipation with Dropping Resistor.




Figure 29 : Remote Shutdown.






Figure 30 : Power AM Modulator (unity voltage gain, $I_o \leq 1A$).



Note : The circuit performs well up to 100KHz.

Figure 31 : Adjustable Output Voltage with Temperature Compensation.



$$V_O = V_{XX} \left(1 + \frac{R_2}{R_1} \right) + V_{BE}$$

Note : Q₂ is connected as a diode in order to compensate the variation of the Q₁ V_{BE} with the temperature. C allows a slow rise-time of the V_o

Figure 32 : Light Controllers ($V_o \text{ min} = V_{xx} + V_{BE}$).





Figure 33 : Protection against Input Short-circuit with High Capacitance Loads.



Applications with high capacitance loads and an output voltage greater than 6 volts need an external diode (see fig 33) to protect the device against input short circuit. In this case the input voltage falls rapidly while the output voltage decreases slowly. The capacitance discharges by means of the Base-Emitter junction of the series pass transistor in the regulator. If the energy is sufficiently high, the transistor may be destroyed. The external diode by-passes the current from the IC to ground.




PRECISION 1A REGULATORS


- OUTPUT CURRENT IN EXCESS OF 1A
- OUTPUT VOLTAGES OF 5; 6; 8; 12; 15; 18; 24V
- THERMAL OVERLOAD PROTECTION
- SHORT CIRCUIT PROTECTION
- OUTPUT TRANSISTOR SOA PROTECTION
- 2% OUTPUT VOLTAGE TOLERANCE
- GUARANTEED IN EXTENDED TEMPERATURE RANGES

DESCRIPTION

The L7800A series of three-terminal positive regulators is available in TO-220 and TO-3 packages and with several fixed output voltages, making it useful in a wide range of applications. These regulators can provide local on-card regulation, eliminating the distribution problems associated with single point regulation. Each type employs internal current limiting, thermal shut-down and safe area protection, making it essentially indestructible. If adequate heat sinking is provided, they can deliver over 1A output current. Although designed primarily as fixed voltage regulators, these devices can be used with external components to obtain adjustable voltages and currents.



BLOCK DIAGRAM




ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V_i	DC Input Voltage (for $V_o = 5$ to 18V) (for $V_o = 24V$)	35	V
		40	V
I_o	Output Current	Internally limited	
P_{tot}	Power Dissipation	Internally limited	
T_j	Operating Junction Temperature for L7800AC for L7800AB	0 to 125 - 40 to 125	°C °C
T_{stg}	Storage Temperature	- 65 to + 150	°C

THERMAL DATA


Symbol	Parameter	TO-220	TO-3	Unit
$R_{th\ j-case}$	Thermal Resistance Junction-case	3	4	°C/W
$R_{th\ j-amb}$	Thermal Resistance Junction-ambient	50	35	°C/W

CONNECTION DIAGRAM AND ORDERING NUMBERS (top view)




Ordering Numbers			Output Voltage
$T_j = - 40$ to 125°C	$T_j = 0$ to 125°C		
TO-220	TO-220	TO-3	
L7805ABV	L7805ACV	L7805ACT	5V
L7806ABV	L7806ACV	L7806ACT	6V
L7808ABV	L7808ACV	L7808ACT	8V
L7812ABV	L7812ACV	L7812ACT	12V
L7815ABV	L7815ACV	L7815ACT	15V
L7818ABV	L7818ACV	L7818ACT	18V
L7824ABV	L7824ACV	L7824ACT	24V

TYPICAL APPLICATION



SCHEMATIC DIAGRAM



TEST CIRCUITS

Figure 1 : DC Parameters.




Figure 2 : Load Regulation.





Figure 3 : Ripple Rejection.



ELECTRICAL CHARACTERISTICS L7805A ($V_i = 10V$, $I_o = 1A$, $T_j = 0$ to $125^\circ C$ (L7805AC), $T_j = -40$ to $125^\circ C$ (L7805AB) unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
V_o	Output Voltage	$T_j = 25^\circ C$	4.9	5	5.1	V
V_o	Output Voltage	$I_o = 5mA$ to $1A$, $P_o \leq 15W$ $V_i = 7.5$ to $20V$	4.8	5	5.2	V
ΔV_o^*	Line Regulation	$V_i = 7.5$ to $25V$, $I_o = 500mA$ $V_i = 8$ to $12V$		7 10	50 50	mV mV
		$V_i = 8$ to $12V$, $T_j = 25^\circ C$ $V_i = 7.3$ to $20V$, $T_j = 25^\circ C$		2 7	25 50	mV mV
ΔV_o^*	Load Regulation	$I_o = 5mA$ to $1A$		25	100	mV
		$I_o = 5mA$ to $1.5A$, $T_j = 25^\circ C$		25	100	mV
		$I_o = 250$ to $750mA$		8	50	mV
I_d	Quiescent Current	$T_j = 25^\circ C$		4.3	6 6	mA mA
ΔI_d	Quiescent Current Change	$V_i = 8$ to $25V$, $I_o = 500mA$			0.8	mA
		$V_i = 7.5$ to $20V$, $T_j = 25^\circ C$			0.8	mA
		$I_o = 5mA$ to $1A$			0.5	mA
SVR	Supply Voltage Rejection	$V_i = 8$ to $18V$, $f = 120Hz$ $I_o = 500mA$		68		dB
V_d	Dropout Voltage	$I_o = 1A$ $T_j = 25^\circ C$		2		V
e_N	Output Noise Voltage	$f = 10Hz$ to $100KHz$, $T_j = 25^\circ C$		10		$\mu V/V_o$
R_o	Output Resistance	$f = 1KHz$		17		$m\Omega$
I_{sc}	Short Circuit Current	$T_{amb} = 25^\circ C$ $V_i = 35V$		0.2		A
I_{scp}	Short Circuit Peak Current	$T_j = 25^\circ C$		2.2		A
$\frac{\Delta V_o}{\Delta T}$	Output Voltage Drift			- 1.1		$mV/^\circ C$

* Load and line regulation are specified at constant junction temperature. Changes in V_o due to heating effects must be taken into account separately. Pulse testing with low duty cycle is used.

ELECTRICAL CHARACTERISTICS L7806A ($V_i = 11V$, $I_o = 1A$, $T_j = 0$ to $125^\circ C$ (L7806AC),
 $T_j = -40$ to $125^\circ C$ (L7806AB) ; unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
V_o	Output Voltage	$T_j = 25^\circ C$	5.88	6	6.12	V
V_o	Output Voltage	$I_o = 5mA$ to $1A$, $P_o \leq 15W$ $V_i = 8.6$ to $21V$	5.76	6	6.24	V
ΔV_o^*	Line Regulation	$V_i = 8.6$ to $25V$, $I_o = 500mA$ $V_i = 9$ to $13V$		9 11	60 60	mV mV
		$V_i = 9$ to $13V$, $T_j = 25^\circ C$ $V_i = 8.3$ to $21V$, $T_j = 25^\circ C$		3 9	30 60	mV mV
ΔV_o^*	Load Regulation	$I_o = 5mA$ to $1A$		43	100	mV
		$I_o = 5mA$ to $1.5A$, $T_j = 25^\circ C$		43	100	mV
		$I_o = 250$ to $750mA$		16	50	mV
I_d	Quiescent Current	$T_j = 25^\circ C$		4.3	6 6	mA mA
ΔI_d	Quiescent Current Change	$V_i = 9$ to $25V$, $I_o = 500mA$ $V_i = 8.6$ to $21V$, $T_j = 25^\circ C$ $I_o = 5mA$ to $1A$			0.8 0.8 0.5	mA mA mA
SVR	Supply Voltage Rejection	$V_i = 9$ to $19V$, $f = 120Hz$ $I_o = 500mA$		65		dB
V_d	Dropout Voltage	$I_o = 1A$, $T_j = 25^\circ C$		2		V
e_N	Output Noise Voltage	$T_j = 25^\circ C$, $f = 10Hz$ to $100KHz$		10		$\mu V/V_o$
R_o	Output Resistance	$f = 1KHz$		17		$m\Omega$
I_{sc}	Short Circuit Current	$T_{amb} = 25^\circ C$, $V_i = 35V$		0.2		A
I_{scp}	Short Circuit Peak Current	$T_j = 25^\circ C$		2.2		A
$\frac{\Delta V_o}{\Delta T}$	Output Voltage Drift			- 0.8		$mV/^\circ C$

* Load and line regulation are specified at constant junction temperature. Changes in V_o due to heating effects must be taken into account separately. Pulse testing with low duty cycle is used.

ELECTRICAL CHARACTERISTICS L7808A ($V_i = 14V$, $I_o = 1A$, $T_j = 0$ to $125^\circ C$ (L7808AC), $T_j = -40$ to $125^\circ C$ (L7808AB), unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
V_o	Output Voltage	$T_j = 25^\circ C$	7.84	8	8.16	V
V_o	Output Voltage	$I_o = 5mA$ to $1A$, $P_o \leq 15W$ $V_i = 10.6$ to $23V$	7.7	8	8.3	V
ΔV_o^*	Line Regulation	$V_i = 10.6$ to $25V$, $I_o = 500mA$ $V_i = 11$ to $17V$		12 15	80 80	mV mV
		$V_i = 11$ to $17V$, $T_j = 25^\circ C$ $V_i = 10.4$ to $23V$, $T_j = 25^\circ C$		5 12	40 80	mV mV
ΔV_o^*	Load Regulation	$I_o = 5mA$ to $1A$		45	100	mV
		$I_o = 5mA$ to $1.5A$, $T_j = 25^\circ C$		45	100	mV
		$I_o = 250$ to $750mA$		16	50	mV
I_d	Quiescent Current	$T_j = 25^\circ C$		4.3	6 6	mA mA
ΔI_d	Quiescent Current Change	$V_i = 11$ to $25V$, $I_o = 500mA$ $V_i = 10.6$ to $23V$, $T_j = 25^\circ C$ $I_o = 5mA$ to $1A$			0.8 0.8 0.5	mA mA mA
SVR	Supply Voltage Rejection	$V_i = 11.5$ to $21.5V$, $f = 120Hz$ $I_o = 500mA$		62		dB
V_d	Dropout Voltage	$I_o = 1A$ $T_j = 25^\circ C$		2		V
e_N	Output Noise Voltage	$T_j = 25^\circ C$, $f = 10Hz$ to $100KHz$		10		$\mu V/V_o$
R_o	Output Resistance	$f = 1KHz$		18		$m\Omega$
I_{sc}	Short Circuit Current	$T_{amb} = 25^\circ C$ $V_i = 35V$		0.2		A
I_{scp}	Short Circuit Peak Current	$T_j = 25^\circ C$		2.2		A
$\frac{\Delta V_o}{\Delta T}$	Output Voltage Drift			- 0.8		$mV/^\circ C$

* Load and line regulation are specified at constant junction temperature. Changes in V_o due to heating effects must be taken into account separately. Pulse testing with low duty cycle is used.

ELECTRICAL CHARACTERISTICS L7812A ($V_i = 19V$, $I_o = 1A$, $T_j = 0$ to $125^\circ C$ (L7812AC),
 $T_j = -40$ to $125^\circ C$ (L7812AB), unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
V_o	Output Voltage	$T_j = 25^\circ C$	11.75	12	12.25	V
V_o	Output Voltage	$I_o = 5mA$ to $1A$, $P_o \leq 15W$ $V_i = 14.8$ to $27V$	11.5	12	12.5	V
ΔV_o^*	Line Regulation	$V_i = 14.8$ to $30V$, $I_o = 500mA$ $V_i = 16$ to $22V$		13 16	120 120	mV mV
		$V_i = 16$ to $22V$, $T_j = 25^\circ C$ $V_i = 14.5$ to $27V$, $T_j = 25^\circ C$		6 13	60 120	mV mV
ΔV_o^*	Load Regulation	$I_o = 5mA$ to $1A$		46	100	mV
		$I_o = 5mA$ to $1.5A$, $T_j = 25^\circ C$		46	100	mV
		$I_o = 250$ to $750mA$		17	50	mV
I_d	Quiescent Current	$T_j = 25^\circ C$		4.4	6 6	mA mA
ΔI_d	Quiescent Current Change	$V_i = 15$ to $30V$, $I_o = 500mA$ $V_i = 14.8$ to $27V$, $T_j = 25^\circ C$ $I_o = 5mA$ to $1A$			0.8 0.8 0.5	mA mA mA
SVR	Supply Voltage Rejection	$V_i = 15$ to $25V$, $f = 120Hz$ $I_o = 500mA$		60		dB
V_d	Dropout Voltage	$I_o = 1A$ $T_j = 25^\circ C$		2		V
e_N	Output Noise Voltage	$T_j = 25^\circ C$, $f = 10Hz$ to $100KHz$		10		$\mu V/V_o$
R_o	Output Resistance	$f = 1KHz$		18		$m\Omega$
I_{sc}	Short Circuit Current	$T_{amb} = 25^\circ C$ $V_i = 35V$		0.2		A
I_{scp}	Short Circuit Peak Current	$T_j = 25^\circ C$		2.2		A
$\frac{\Delta V_o}{\Delta T}$	Output Voltage Drift			- 1		$mV/^\circ C$

* Load and line regulation are specified at constant junction temperature. Changes in V_o due to heating effects must be taken into account separately. Pulse testing with low duty cycle is used.

ELECTRICAL CHARACTERISTICS L7815A ($V_i = 23V$, $I_o = 1A$, $T_j = 0$ to $125^\circ C$ (L7815AC), $T_j = -40$ to $125^\circ C$ (L7815AB), unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
V_o	Output Voltage	$T_j = 25^\circ C$	14.7	15	15.3	V
V_o	Output Voltage	$I_o = 5mA$ to $1A$, $P_o \leq 15W$ $V_i = 17.9$ to $30V$	14.4	15	15.6	V
ΔV_o^*	Line Regulation	$V_i = 17.9$ to $30V$, $I_o = 500mA$ $V_i = 20$ to $26V$		13 16	150 150	mV mV
		$V_i = 20$ to $26V$, $T_j = 25^\circ C$ $V_i = 17.5$ to $30V$, $T_j = 25^\circ C$		6 13	75 150	mV mV
ΔV_o^*	Load Regulation	$I_o = 5mA$ to $1A$		52	100	mV
		$I_o = 5mA$ to $1.5A$, $T_j = 25^\circ C$		52	100	mV
		$I_o = 250$ to $750mA$		20	50	mV
I_d	Quiescent Current	$T_j = 25^\circ C$		4.4	6 6	mA mA
ΔI_d	Quiescent Current Change	$V_i = 17.5$ to $30V$, $I_o = 500mA$			0.8	mA
		$V_i = 17.5$ to $30V$, $T_j = 25^\circ C$			0.8	mA
		$I_o = 5mA$ to $1A$			0.5	mA
SVR	Supply Voltage Rejection	$V_i = 18.5$ to $28.5V$, $f = 120Hz$ $I_o = 500mA$		58		dB
V_d	Dropout Voltage	$I_o = 1A$ $T_j = 25^\circ C$		2		V
e_N	Output Noise Voltage	$T_j = 25^\circ C$, $f = 10Hz$ to $100KHz$		10		$\mu V/V_o$
R_o	Output Resistance	$f = 1KHz$		19		$m\Omega$
I_{sc}	Short Circuit Current	$T_{amb} = 25^\circ C$ $V_i = 35V$		0.2		A
I_{scp}	Short Circuit Peak Current	$T_j = 25^\circ C$		2.2		A
$\frac{\Delta V_o}{\Delta T}$	Output Voltage Drift			-1		$mV/^\circ C$

* Load and line regulation are specified at constant junction temperature. Changes in V_o due to heating effects must be taken into account separately. Pulse testing with low duty cycle is used.

ELECTRICAL CHARACTERISTICS L7818A ($V_i = 27V$, $I_o = 1A$, $T_j = 0$ to $125^\circ C$ (L7818AC),
 $T_j = -40$ to $125^\circ C$ (L7818AB), unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
V_o	Output Voltage	$T_j = 25^\circ C$	17.64	18	18.36	V
V_o	Output Voltage	$I_o = 5mA$ to $1A$, $P_o \leq 15W$ $V_i = 21$ to $33V$	17.3	18	18.7	V
ΔV_o^*	Line Regulation	$V_i = 21$ to $33V$, $I_o = 500mA$ $V_i = 24$ to $30V$		25 28	180 180	mV mV
		$V_i = 24$ to $30V$, $T_j = 25^\circ C$ $V_i = 20.6$ to $33V$, $T_j = 25^\circ C$		10 25	90 180	mV mV
ΔV_o^*	Load Regulation	$I_o = 5mA$ to $1A$		55	100	mV
		$I_o = 5mA$ to $1.5A$, $T_j = 25^\circ C$		55	100	mV
		$I_o = 250$ to $750mA$		22	50	mV
I_d	Quiescent Current	$T_j = 25^\circ C$		4.5	6 6	mA mA
ΔI_d	Quiescent Current Change	$V_i = 21$ to $33V$, $I_o = 500mA$			0.8	mA
		$V_i = 21$ to $33V$, $T_j = 25^\circ C$			0.8	mA
		$I_o = 5mA$ to $1A$			0.5	mA
SVR	Supply Voltage Rejection	$V_i = 22$ to $32V$, $f = 120Hz$ $I_o = 500mA$		57		dB
V_d	Dropout Voltage	$I_o = 1A$, $T_j = 25^\circ C$		2		V
e_N	Output Noise Voltage	$T_j = 25^\circ C$, $f = 10Hz$ to $100KHz$		10		$\mu V/V_o$
R_o	Output Resistance	$f = 1KHz$		19		$m\Omega$
I_{sc}	Short Circuit Current	$T_{amb} = 25^\circ C$, $V_i = 35V$		0.2		A
I_{scp}	Short Circuit Peak Current	$T_j = 25^\circ C$		2.2		A
$\frac{\Delta V_o}{\Delta T}$	Output Voltage Drift			- 1		$mV/^\circ C$

* Load and line regulation are specified at constant junction temperature. Changes in V_o due to heating effects must be taken into account separately. Pulse testing with low duty cycle is used.

ELECTRICAL CHARACTERISTICS L7824A ($V_i = 33V$, $I_o = 1A$, $T_j = 0$ to $125^\circ C$ (L7824AC), $T_j = -40$ to $125^\circ C$ (L7824AB), unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
V_o	Output Voltage	$T_j = 25^\circ C$	23.5	24	24.5	V
V_o	Output Voltage	$I_o = 5mA$ to $1A$, $P_o \leq 15W$ $V_i = 27.3$ to $38V$	23	24	25	V
ΔV_o^*	Line Regulation	$V_i = 27$ to $38V$, $I_o = 500mA$ $V_i = 30$ to $36V$		31 35	240 240	mV mV
		$V_i = 30$ to $36V$, $T_j = 25^\circ C$ $V_i = 26.7$ to $38V$, $T_j = 25^\circ C$		14 31	120 240	mV mV
ΔV_o^*	Load Regulation	$I_o = 5mA$ to $1A$		60	100	mV
		$I_o = 5mA$ to $1.5A$, $T_j = 25^\circ C$		60	100	mV
		$I_o = 250$ to $750mA$		25	50	mV
I_d	Quiescent Current	$T_j = 25^\circ C$		4.6	6 6	mA mA
ΔI_d	Quiescent Current Change	$V_i = 27.3$ to $38V$, $I_o = 500mA$ $V_i = 27.3$ to $38V$, $T_j = 25^\circ C$ $I_o = 5mA$ to $1A$			0.8 0.8 0.5	mA mA mA
SVR	Supply Voltage Rejection	$V_i = 28$ to $38V$, $f = 120Hz$ $I_o = 500mA$		54		dB
V_d	Dropout Voltage	$I_o = 1A$ $T_j = 25^\circ C$		2		V
e_N	Output Noise Voltage	$T_j = 25^\circ C$, $f = 10Hz$ to $100KHz$		10		$\mu V/V_o$
R_o	Output Resistance	$f = 1KHz$		20		$m\Omega$
I_{sc}	Short Circuit Current	$T_{amb} = 25^\circ C$ $V_i = 35V$		0.2		A
I_{scp}	Short Circuit Peak Current	$T_j = 25^\circ C$		2.2		A
$\frac{\Delta V_o}{\Delta T}$	Output Voltage Drift			- 1.5		$mV/^\circ C$

* Load and line regulation are specified at constant junction temperature. Changes in V_o due to heating effects must be taken into account separately. Pulse testing with low duty cycle is used.

APPLICATIONS INFORMATION

DESIGN CONSIDERATIONS

The L7800A Series of fixed voltage regulators are designed with Thermal Overload Protection that shuts down the circuit when subjected to an excessive power overload condition, Internal Short-circuit Protection that limits the maximum current the circuit will pass, and Output Transistor Safe-Area Compensation that reduces the output short-circuit current as the voltage across the pass transistor is increased.

In many low current applications, compensation capacitors are not required. However, it is recommended that the regulator input be bypassed with a

capacitor if the regulator is connected to the power supply filter with long wire lengths, or if the output load capacitance is large. An input bypass capacitor should be selected to provide good high-frequency characteristics to insure stable operation under all load conditions. A 0.33µF or larger tantalum, mylar, or other capacitor having low internal impedance at high frequencies should be chosen. The bypass capacitor should be mounted with the shortest possible leads directly across the regulators input terminals. Normally good construction techniques should be used to minimize ground loops and lead resistance drops since the regulator has no external sense lead.

Figure 4 : Current Regulator.




Figure 6 : Current Boost Regulator.






Figure 5 : Adjustable Output Regulator.



The addition of an operational amplifier allows adjustment to higher or intermediate values while retaining regulation characteristics. The minimum voltage obtainable with this arrangement is 2.0V greater than the regulator voltage.

Figure 7 : Short-circuit Protection.



The circuit of figure 6 can be modified to provide supply protection against short circuit by adding a short-circuit sense resistor, Rsc, and an additional PNP transistor. The current sensing PNP must be able to handle the short-circuit current of the three-terminal regulator. Therefore, a four-ampere plastic power transistor is specified.




POSITIVE VOLTAGE REGULATORS


- OUTPUT CURRENT TO 0.5A
- OUTPUT VOLTAGES OF 5 ; 6 ; 8 ; 12 ; 15 ; 18 ; 20 ; 24V
- THERMAL OVERLOAD PROTECTION
- SHORT CIRCUIT PROTECTION
- OUTPUT TRANSISTOR SOA PROTECTION

DESCRIPTION

The L78M00 series of three-terminal positive regulators is available in TO-220 and SOT-82 packages and with several fixed output voltages, making it useful in a wide range of applications. These regulators can provide local on-card regulation, eliminating the distribution problems associated with single point regulation. Each type employs internal current limiting, thermal shut-down and safe area protection, making it essentially indestructible. If adequate heat sinking is provided, they can deliver over 0.5A output current. Although designed primarily as fixed voltage regulators, these devices can be used with external components to obtain adjustable voltages and currents.



BLOCK DIAGRAM



L78M00 SERIES


ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V_i	DC Input Voltage (for $V_o = 5$ to 18V) (for $V_o = 20, 24V$)	35	V
		40	V
I_o	Output Current	Internally limited	
P_{tot}	Power Dissipation	Internally limited	
T_{stg}	Storage Temperature	- 65 to + 150	°C
T_{op}	Operating Junction Temperature	0 to + 150	°C

THERMAL DATA


Symbol	Parameter		SOT-82 SOT-194	TO-220	Unit
$R_{th\ j-case}$	Thermal Resistance Junction-case	Max	8	3	°C/W
$R_{th\ j-amb}$	Thermal Resistance Junction-ambient	Max	100	50	°C/W

CONNECTION DIAGRAM AND ORDERING NUMBERS (top view)




Order Codes			Output Voltage
TO-220	SOT-82	SOT-194	
L78M05CV	L78M05CX	L78M05CS	5V
L78M06CV	L78M06CX	L78M06CS	6V
L78M08CV	L78M08CX	L78M08CS	8V
L78M12CV	L78M12CX	L78M12CS	12V
L78M15CV	L78M15CX	L78M15CS	15V
L78M18CV	L78M18CX	L78M18CS	18V
L78M20CV	L78M20CX	L78M20CS	20V
L78M24CV	L78M24CX	L78M24CS	24V

APPLICATION CIRCUIT



SCHEMATIC DIAGRAM



TEST CIRCUITS

Figure 1 : DC Parameters.




Figure 2 : Load Regulation.





Figure 3 : Ripple Rejection.



ELECTRICAL CHARACTERISTICS L78M00C (Refer to the test circuits, $T_j = 25^\circ\text{C}$, $I_o = 350\text{mA}$ unless otherwise specified, $C_i = 0.33\mu\text{F}$, $C_o = 0.1\mu\text{F}$)

Output Voltage			5	6	8	12	Unit								
Input Voltage (Unless otherwise specified)			10	11	14	19									
Sym.	Parameter	Test Conditions	Min.	Typ.	Max.	Min.	Typ.	Max.	Min.	Typ.	Max.				
V_o	Output Voltage	$I_o = 5$ to 350mA	4.8	5	5.2	5.75	6	6.25	7.7	8	8.3	11.5	12	12.5	V
			4.75	5	5.25	5.7	6	6.3	7.6	8	8.4	11.4	12	12.6	
			$(V_i = 7$ to $20\text{V})$			$(V_i = 8$ to $21\text{V})$			$(V_i = 10.5$ to $23\text{V})$			$(V_i = 14.5$ to $27\text{V})$			
ΔV_o	Line Regulation	$I_o = 200\text{mA}$	100			100			100			100			mV
			$(V_i = 7$ to $25\text{V})$			$(V_i = 8$ to $25\text{V})$			$(V_i = 10.5$ to $25\text{V})$			$(V_i = 14.5$ to $30\text{V})$			
			50			50			50			50			
			$(V_i = 8$ to $25\text{V})$			$(V_i = 9$ to $25\text{V})$			$(V_i = 11$ to $25\text{V})$			$(V_i = 16$ to $30\text{V})$			
ΔV_o	Load Regulation	$I_o = 5\text{mA}$ to 0.5A	100			120			160			240			mV
		$I_o = 5\text{mA}$ to 200mA	50			60			80			120			
I_d	Quiescent Current		6			6			6			6			mA
ΔI_d	Quiescent Current Change	$I_o = 5\text{mA}$ to 350mA	0.5			0.5			0.5			0.5			mA
		$I_o = 200\text{mA}$	0.8			0.8			0.8			0.8			
			$(V_i = 8$ to $25\text{V})$			$(V_i = 9$ to $25\text{V})$			$(V_i = 10.5$ to $25\text{V})$			$(V_i = 14.5$ to $30\text{V})$			
$\frac{\Delta V_o}{\Delta T}$	Output Voltage Drift	$I_o = 5\text{mA}$ $T_j = 0$ to 125°C	- 0.5			- 0.5			- 0.5			- 1.0			mV/°C
e_N	Output Noise Voltage	$B = 10\text{Hz}$ to 100KHz	40			45			52			75			μV
SVR	Supply Voltage Rejection	$f = 120\text{Hz}$ $I_o = 300\text{mA}$	62			59			56			55			dB
			$(V_i = 8$ to $18\text{V})$			$(V_i = 9$ to $19\text{V})$			$(V_i = 11.5$ to $21.5\text{V})$			$(V_i = 15$ to $25\text{V})$			
V_d	Dropout Voltage		2			2			2			2			V
I_{sc}	Short Circuit Current	$V_i = 35\text{V}$	300			270			250			240			mA
I_{scp}	Short Circ. Peak Current		700			700			700			700			mA

ELECTRICAL CHARACTERISTICS L78M00C (continued)

Output Voltage			15			18			20			24			Unit
Input Voltage (Unless otherwise specified)			23			26			29			33			
Sym.	Parameter	Test Conditions	Min.	Typ.	Max.	Min.	Typ.	Max.	Min.	Typ.	Max.	Min.	Typ.	Max.	
V_o	Output Voltage		14.4	15	15.6	17.3	18	18.7	19.2	20	20.8	23	24	25	V
		$I_o = 5$ to 350mA	14.25	15	15.75	17.1	18	18.9	19	20	21	22.8	24	25.2	
ΔV_o	Line Regulation	$I_o = 200$ mA			100			100			100			100	mV
			($V_i = 17.5$ to 30V)			50			50			50			
ΔV_o	Load Regulation	$I_o = 5$ mA to 0.5A			300			360			400			480	mV
		$I_o = 5$ mA to 200mA			150			180			200			240	
I_d	Quiescent Current				6			6			6			6	mA
ΔI_d	Quiescent Current Change	$I_o = 5$ mA to 350mA			0.5			0.5			0.5			0.5	mA
		$I_o = 200$ mA			0.8			0.8			0.8			0.8	
$\frac{\Delta V_o}{\Delta T}$	Output Voltage Drift	$I_o = 5$ mA $T_{amb} = 0$ to 125°C			-1			-1.1			-1.1			-1.2	mV/°C
e_N	Output Noise Voltage	$B = 10$ Hz to 100KHz			90			100			110			170	μ V
SVR	Supply Voltage Rejection	$f = 120$ Hz $I_o = 300$ mA	54		($V_i = 18.5$ to 28.5V)	53		($V_i = 22$ to 32V)	53		($V_i = 24$ to 34V)	50		($V_i = 28$ to 38V)	dB
V_d	Dropout Voltage				2			2			2			2	V
I_{sc}	Short Circuit Current	$V_i = 35$ V			240			240			240			240	mA
I_{scp}	Short Circ Peak Current				700			700			700			700	mA

Figure 4 : Dropout Voltage vs. Junction Temperature.




Figure 5 : Dropout Characteristics.




Figure 6 : Peak Output Current vs. Input-Output Differential Voltage.




Figure 7 : Output Voltage vs. Junction Temperature.




Figure 8 : Supply Voltage Rejection vs. Frequency.




Figure 9 : Quiescent Current vs. Junction Temperature.




Figure 10 : Load Transient Response.




Figure 11 : Line Transient Response.




Figure 12 : Quiescent Current vs. Input Voltage.





Figure 13 : Fixed Output Regulator.



- Notes :
1. To specify an output voltage, substitute voltage value for "XX".
 2. Although no output capacitor is needed for stability, it does improve transient response.
 3. Required if regulator is located an appreciable distance from power supply filter.

Figure 14 : Constant Current Regulator.




Figure 15 : Circuit for Increasing Output Voltage.




Figure 16 : Adjustable Output Regulator (7 to 30V).




Figure 18 : High Current Voltage Regulator.




Figure 20 : Tracking Voltage Regulator.




Figure 17 : 0.5 to 10V Regulator.




Figure 19 : High Output Current with Short Circuit Protection.




Figure 21 : High Input Voltage Circuit.




Figure 22 : Reducing Power Dissipation with Dropping Resistor.






Figure 23 : Power AM Modulator (unity voltage gain, $I_o \leq 0.5$).




Note : The circuit performs well up to 100KHz

Figure 24 : Adjustable Output Voltage with Temperature Compensation.



Note : Q₂ is connected as a diode in order to compensate the variation of the Q₁ V_{BE} with the temperature. C allows a slow rise-time of the V_o

$$V_O = V_{XX} \left(1 + \frac{R_2}{R_1} \right) + V_{BE}$$





PRECISION 500mA REGULATORS

- OUTPUT CURRENT UP TO 0.5A
- OUTPUT VOLTAGES OF 5 ; 6 ; 8 ; 12 ; 15 ; 18 ; 20 ; 24V
- THERMAL OVERLOAD PROTECTION
- SHORT CIRCUIT PROTECTION
- OUTPUT TRANSISTORS SOA PROTECTION
- $\pm 2\%$ OUTPUT VOLTAGE TOLERANCE
- GUARANTEED IN EXTENDED TEMPERATURE RANGES

DESCRIPTION

The L78M00AB series of three-terminal positive regulators is available in TO-220 package and with several fixed output voltages, making it useful in a wide range of applications. These regulators can provide local on-card regulation eliminating the distribution problems associated with single point regulation. Each type employs internal current limiting, thermal shut-down and safe area protection, making it essentially indestructible. If adequate heat sinking is provided, they can deliver over 0.5A output current. Although designed primarily as fixed voltage regulators, these devices can be used with external components to obtain adjustable voltages and currents.


BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V_i	DC Input Voltage (for $V_o = 5$ to 18V) (for $V_o = 20, 24V$)	35	V
		40	V
I_o	Output Current	Internally limited	
P_{tot}	Power Dissipation	Internally limited	
T_{stg}	Storage Temperature	- 65 to + 150	°C
T_j	Operating Junction Temperature	- 40 to 125	°C

THERMAL DATA


$R_{th\ j-case}$	Thermal Resistance Junction-case	Max	3	°C/W
$R_{th\ j-amb}$	Thermal Resistance Junction-ambient	Max	50	°C/W

CONNECTION DIAGRAM AND ORDER CODES (top view)




Codes	Output Voltage
L78M05ABV	5V
L78M06ABV	6V
L78M08ABV	8V
L78M12ABV	12V
L78M15ABV	15V
L78M18ABV	18V
L78M20ABV	20V
L78M24ABV	24V

APPLICATION CIRCUIT



SCHEMATIC DIAGRAM



TEST CIRCUITS

Figure 1 : DC Parameters.




Figure 2 : Load Regulation.





Figure 3 : Ripple Rejection.



ELECTRICAL CHARACTERISTICS L78M00AB (Refer to the test circuits, $T_j = -40$ to 125°C , $I_o = 350\text{mA}$ unless otherwise specified, $C_i = 0.33\mu\text{F}$, $C_o = 0.1\mu\text{F}$)

Output Voltage			5			6			8			12			Unit
Input Voltage (unless otherwise specified)			10			11			14			19			
Sym.	Parameter	Test Conditions	Min.	Typ.	Max.	Min.	Typ.	Max.	Min.	Typ.	Max.	Min.	Typ.	Max.	
V_o	Output Voltage	$T_j = 25^\circ\text{C}$ $I_o = 5$ to 350mA	4.9	5	5.1	5.88	6	6.12	7.84	8	8.16	11.75	12	12.25	V
ΔV_o	Line Regulation	$I_o = 200\text{mA}$ $T_j = 25^\circ\text{C}$	100 ($V_i = 7$ to 25V)			100 ($V_i = 8$ to 25V)			100 ($V_i = 10.5$ to 25V)			100 ($V_i = 14.5$ to 30V)			mV
			30 ($V_i = 8$ to 25V)			30 ($V_i = 9$ to 25V)			30 ($V_i = 11$ to 25V)			30 ($V_i = 16$ to 30V)			
ΔV_o	Load Regulation	$I_o = 5\text{mA}$ to 0.5A $T_j = 25^\circ\text{C}$ $I_o = 5\text{mA}$ to 200mA	100			120			160			240			mV
I_d	Quiescent Current	$T_j = 25^\circ\text{C}$	6			6			6			6			mA
ΔI_d	Quiescent Current Change	$I_o = 5\text{mA}$ to 350mA $I_o = 200\text{mA}$	0.5			0.5			0.5			0.5			mA
			0.8 ($V_i = 8$ to 25V)			0.8 ($V_i = 9$ to 25V)			0.8 ($V_i = 10.5$ to 25V)			0.8 ($V_i = 14.5$ to 30V)			
$\frac{\Delta V_o}{\Delta T}$	Output Voltage Drift	$I_o = 5\text{mA}$	- 0.5			- 0.5			- 0.5			- 1.0			mV/ $^\circ\text{C}$
e_N	Output Noise Voltage	$B = 10\text{Hz}$ to 100KHz $T_j = 25^\circ\text{C}$	40			45			52			75			μV
SVR	Supply Voltage Rejection	$f = 120\text{Hz}$ $I_o = 300\text{mA}$ $T_j = 25^\circ\text{C}$	62 ($V_i = 8$ to 18V)			59 ($V_i = 9$ to 19V)			56 ($V_i = 11.5$ to 21.5V)			55 ($V_i = 15$ to 25V)			dB
V_d	Dropout Voltage	$T_j = 25^\circ\text{C}$	2			2			2			2			V
I_{sc}	Short Circuit Current	$V_i = 35\text{V}$ $T_j = 25^\circ\text{C}$	300			270			250			240			mA
I_{scp}	Short Circ. Peak Current	$T_j = 25^\circ\text{C}$	700			700			700			700			mA

ELECTRICAL CHARACTERISTICS L78M00AB (continued)

Output Voltage			15			18			20			24			Unit
Input Voltage (unless otherwise specified)			23			26			29			33			
Sym.	Parameter	Test Conditions	Min.	Typ.	Max.	Min.	Typ.	Max.	Min.	Typ.	Max.	Min.	Typ.	Max.	
V _o	Output Voltage	T _J = 25°C	14.7	15	15.3	17.64	18	18.36	19.6	20	20.4	23.5	24	24.5	V
		I _o = 5 to 350mA	14.4	15	15.6 (V _I = 17.5 to 30V)	17.3	18	18.7 (V _I = 20.5 to 33V)	19.2	20	20.8 (V _I = 23 to 35V)	23	24	25 (V _I = 27 to 38V)	
ΔV _o	Line Regulation	I _o = 200mA T _J = 25°C	100 (V _I = 17.5 to 30V)			100 (V _I = 21 to 33V)			100 (V _I = 23 to 35V)			100 (V _I = 27 to 38V)			mV
			30 (V _I = 20 to 30V)			30 (V _I = 24 to 33V)			30 (V _I = 24 to 35V)			30 (V _I = 28 to 38V)			
ΔV _o	Load Regulation	I _o = 5mA to 0.5A T _J = 25°C I _o = 5mA to 200mA	300			360			400			480			mV
			150			180			200			240			
I _d	Quiescent Current		6			6			6			6			mA
ΔI _d	Quiescent Current Change	I _o = 5mA to 350mA	0.5			0.5			0.5			0.5			mA
		I _o = 200mA	0.8 (V _I = 17.5 to 30V)			0.8 (V _I = 21 to 33V)			0.8 (V _I = 23 to 35V)			0.8 (V _I = 27 to 38V)			
$\frac{\Delta V_o}{\Delta T}$	Output Voltage Drift	I _o = 5mA	- 1			- 1.1			- 1.1			- 1.2			mV/°C
e _N	Output Noise Voltage	B = 10Hz to 100KHz T _J = 25°C	90			100			110			170			μV
SVR	Supply Voltage Rejection	f = 120Hz I _o = 300mA T _J = 25°C	54 (V _I = 18.5 to 28.5V)			53 (V _I = 22 to 32V)			53 (V _I = 24 to 34V)			50 (V _I = 28 to 38V)			dB
V _d	Dropout Voltage	T _J = 25°C	2			2			2			2			V
I _{sc}	Short Circuit Current	V _I = 35V T _J = 25°C	240			240			240			240			mA
I _{scp}	Short Circ. Peak Current	T _J = 25°C	700			700			700			700			mA

Figure 4 : Dropout Voltage vs. Junction Temperature.




Figure 5 : Dropout Characteristics.




Figure 6 : Peak Output Current vs. Input-Output Differential Voltage.




Figure 7 : Output Voltage vs. Junction Temperature.




Figure 8 : Supply Voltage Rejection vs. Frequency.




Figure 9 : Quiescent Current vs. Junction Temperature.




Figure 10 : Load Transient Response.




Figure 11 : Line Transient Response.





Figure 12 : Quiescent Current vs. Input Voltage.



APPLICATIONS INFORMATION

DESIGN CONSIDERATIONS

The L78M00AB Series of fixed voltage regulators are designed with Thermal Overload Protection that shuts down the circuit when subjected to an excessive power overload condition, Internal Short-Circuit Protection that limits the maximum current the circuit will pass, and Output Transistor Safe-Area Compensation that reduces the output short-circuit as the voltage across the pass transistor is increased.

In many low current applications, compensation capacitors are not required. However, it is recommended that the regulator input be bypassed with a

capacitor if the regulator is connected to the power supply filter with long wire lengths, or if the output load capacitance is large. An input bypass capacitor should be selected to provide good high-frequency characteristics to insure stable operation under all load conditions. A 0.33μF or larger tantalum, mylar, or other capacitor having low internal impedance at high frequencies should be chosen. The bypass capacitor should be mounted with the shortest possible leads directly across the regulators input terminals. Normally good construction techniques should be used to minimize ground loops and lead resistance drops since the regulator has no external sense lead.

Figure 13 : Current Regulator.





Figure 14 : Adjustable Output Regulator.



The addition of an operational amplifier allows adjustment to higher or intermediate values while retaining regulation characteristics. The minimum voltage obtainable with this arrangement is 2.0V greater than the regulator voltage.

Figure 15 : Current Boost Regulator.





Figure 16 : Short-circuit Protection.




The circuit of figure 6 can be modified to provide supply protection against short circuits by adding a short-circuit sense resistor, R_{sc} , and an additional PNP transistor. The current sensing PNP must be able to handle the short-circuit current of the three-terminal regulator. Therefore, a four-ampere plastic power transistor is specified.

2A POSITIVE VOLTAGE REGULATORS


- OUTPUT CURRENT TO 2A
- OUTPUT VOLTAGES OF 5 ; 7.5 ; 9 ; 10 ; 12 ; 15 ; 18 ; 24V
- THERMAL OVERLOAD PROTECTION
- SHORT CIRCUIT PROTECTION
- OUTPUT TRANSISTOR SOA PROTECTION

DESCRIPTION

The L78S00 series of three-terminal positive regulators is available in TO-220 and TO-3 packages and with several fixed output voltages, making it useful in a wide range of applications. These regulators can provide local on-card regulation, eliminating the distribution problems associated with single point regulation. Each type employs internal current limiting, thermal shut-down and safe area protection, making it essentially indestructible. If adequate heat sinking is provided, they can deliver over 2A output current. Although designed primarily as fixed voltage regulators, these devices can be used with external components to obtain adjustable voltages and currents.



BLOCK DIAGRAM



L78S00 SERIES


ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V_i	DC Input Voltage (for $V_o = 5$ to 18V) (for $V_o = 24V$)	35 40	V V
I_o	Output Current	Internally limited	
P_{tot}	Power Dissipation	Internally limited	
T_{stg}	Storage Temperature	- 65 to + 150	°C
T_{op}	Operating Junction Temperature (for L78S00) (for L78S00C)	- 55 to + 150 0 to + 150	°C °C

THERMAL DATA


			TO-220	TO-3	
$R_{th\ j-case}$	Thermal Resistance Junction-case	Max	3	4	°C/W
$R_{th\ j-amb}$	Thermal Resistance Junction-ambient	Max	50	35	°C/W

CONNECTION DIAGRAMS AND ORDERING NUMBERS (top views)




Type	TO-220	TO-3	Output Voltage
L78S05		L78S05T	5V
L78S05C	L78S05CV	L78S05CT	5V
L78S75		L78S75T	7.5V
L78S75C	L78S75CV	L78S75CT	7.5V
L78S09		L78S09T	9V
L78S09C	L78S09CV	L78S09CT	9V
L78S10		L78S10T	10V
L78S10C	L78S10CV	L78S10CT	10V
L78S12		L78S12T	12V
L78S12C	L78S12CV	L78S12CT	12V
L78S15		L78S15T	15V
L78S15C	L78S15CV	L78S15CT	15V
L78S18		L78S18T	18V
L78S18C	L78S18CV	L78S18CT	18V
L78S24		L78S24T	24V
L78S24C	L78S24CV	L78S24CT	24V

APPLICATION CIRCUIT



SCHEMATIC DIAGRAM



TEST CIRCUITS

Figure 1 : DC Parameters.




Figure 2 : Load Regulation.





Figure 3 : Ripple Rejection.



ELECTRICAL CHARACTERISTICS L78S00

(Refer to the test circuits, $T_J = 25^\circ\text{C}$, $I_o = 500\text{mA}$ unless otherwise specified)

Output Voltage			5			7.5			9			10			Unit
Input Voltage (unless otherwise specified)			10			12.5			14			15			
Sym.	Parameter	Test Conditions	Min.	Typ.	Max.	Min.	Typ.	Max.	Min.	Typ.	Max.	Min.	Typ.	Max.	
V_o	Output Voltage		4.8	5	5.2	7.15	7.5	7.9	8.65	9	9.35	9.5	10	10.5	V
		$I_o = 1\text{A}$	4.75	5	5.25	7.1	7.5	7.95	8.6	9	9.4	9.4	10	10.6	
ΔV_o	Line Regulation		100 ($V_i = 7$ to 25V)			120 ($V_i = 9.5$ to 25V)			130 ($V_i = 11$ to 25V)			200 ($V_i = 12.5$ to 30V)			mV
			50 ($V_i = 8$ to 12V)			60 ($V_i = 10.5$ to 20V)			65 ($V_i = 11$ to 20V)			100 ($V_i = 14$ to 22V)			
ΔV_o	Load Regulation	$I_o = 20\text{mA}$ to 2A	100			120			130			150			mV
I_d	Quiescent Current		8			8			8			8			mA
ΔI_d	Quiescent Current Change	$I_o = 20\text{mA}$ to 1A	0.5			0.5			0.5			0.5			mA
		$I_o = 20\text{mA}$	1.3 ($V_i = 7$ to 25V)			1.3 ($V_i = 9.5$ to 25V)			1.3 ($V_i = 11$ to 25V)			1 ($V_i = 12.5$ to 30V)			
$\frac{\Delta V_o}{\Delta T}$	Output Voltage Drift	$I_o = 5\text{mA}$ $T_j = -55$ to 150°C	- 1.1			- 0.8			- 1			- 1			mV/ $^\circ\text{C}$
e_N	Output Noise Voltage	$B = 10\text{Hz}$ to 100KHz	40			52			60			65			μV
SVR	Supply Voltage Rejection	$f = 120\text{Hz}$	60			54			53			53			dB
V_i	Operating Input Voltage	$I_o \leq 1.5\text{A}$	8			10.5			12			13			V
R_o	Output Resistance	$f = 1\text{KHz}$	17			16			17			17			$\text{m}\Omega$
I_{sc}	Short Circuit Current	$V_i = 27\text{V}$	500			500			500			500			mA
I_{scp}	Short Circ. Peak Current		4			4			4			4			A

ELECTRICAL CHARACTERISTICS L78S00 (continued)

Output Voltage			12			15			18			24			Unit
Input Voltage (unless otherwise specified)			19			23			26			33			
Sym.	Parameter	Test Conditions	Min.	Typ.	Max.	Min.	Typ.	Max.	Min.	Typ.	Max.	Min.	Typ.	Max.	
V _o	Output Voltage		11.5	12	12.5	14.4	15	15.6	17.1	18	18.9	23	24	25	V
		i _o = 1A	11.4	12	12.6 (V _i = 14.5V)	14.25	15	15.75 (V _i = 17.5V)	17	18	19 (V _i = 20.5V)	22.8	24	25.2 (V _i = 27V)	
ΔV _o	Line Regulation		240 (V _i = 14.5 to 30V)			300 (V _i = 17.5 to 30V)			360 (V _i = 20.5 to 30V)			480 (V _i = 27 to 38V)			mV
			120 (V _i = 16 to 22V)			150 (V _i = 20 to 26V)			180 (V _i = 22 to 28V)			240 (V _i = 30 to 36V)			
ΔV _o	Load Regulation	i _o = 20mA to 2A	160			180			200			250			mV
I _d	Quiescent Current		8			8			8			8			mA
ΔI _d	Quiescent Current Change	i _o = 20mA to 1A	0.5			0.5			0.5			0.5			mA
		i _o = 20mA	1 (V _i = 14.5 to 30V)			1 (V _i = 17.5 to 30V)			1 (V _i = 22 to 33V)			1 (V _i = 28 to 38V)			
$\frac{\Delta V_o}{\Delta T}$	Output Voltage Drift	i _o = 5mA T _{amb} = 0 to 70°C	- 1			- 1			- 1			- 1.5			mV/°C
e _N	Output Noise Voltage	B = 10Hz to 100KHz	75			90			110			170			μV
SVR	Supply Voltage Rejection	f = 120Hz	53			52			49			48			dB
V _i	Operating Input Voltage	i _o ≤ 1.5A	15			18			21			27			V
R _o	Output Resistance	f = 1KHz	18			19			22			23			mΩ
I _{sc}	Short Circuit Current	V _i = 27V	500			500			500			500			mA
I _{scp}	Short Circ Peak Current		4			4			4			4			A

ELECTRICAL CHARACTERISTICS L78S00C

(Refer to the test circuits, $T_j = 25^\circ\text{C}$, $I_o = 500\text{mA}$ unless otherwise specified)

Output Voltage			5			7.5			9			10			Unit
Input Voltage (unless otherwise specified)			10			12.5			14			15			
Sym.	Parameter	Test Conditions	Min.	Typ.	Max.	Min.	Typ.	Max.	Min.	Typ.	Max.	Min.	Typ.	Max.	
V_o	Output Voltage		4.8	5	5.2	7.15	7.5	7.9	8.65	9	9.35	9.5	10	10.5	V
		$I_o = 1\text{A}$	4.75	5	5.25 ($V_i = 7\text{V}$)	7.1	7.5	7.95 ($V_i = 9.5\text{V}$)	8.6	9	9.4 ($V_i = 11\text{V}$)	9.4	10	10.6 ($V_i = 12.5\text{V}$)	
ΔV_o	Line Regulation		100 ($V_i = 7$ to 25V)			120 ($V_i = 9.5$ to 25V)			130 ($V_i = 11$ to 25V)			200 ($V_i = 12.5$ to 30V)			mV
			50 ($V_i = 8$ to 12V)			60 ($V_i = 10.5$ to 20V)			65 ($V_i = 11$ to 20V)			100 ($V_i = 14$ to 22V)			
ΔV_o	Load Regulation	$I_o = 20\text{mA}$ to 1.5A $I_o = 2\text{A}$	100			140			170			240			mV
I_d	Quiescent Current		8			8			8			8			mA
ΔI_d	Quiescent Current Change	$I_o = 20\text{mA}$ to 1A	0.5			0.5			0.5			0.5			mA
		$I_o = 20\text{mA}$	1.3 ($V_i = 7$ to 25V)			1.3 ($V_i = 9.5$ to 25V)			1.3 ($V_i = 11$ to 25V)			1.0 ($V_i = 12.5$ to 30V)			
$\frac{\Delta V_o}{\Delta T}$	Output Voltage Drift	$I_o = 5\text{mA}$ $T_{\text{amb}} = 0$ to 70°C	- 1.1			- 0.8			- 1			- 1			mV/°C
e_N	Output Noise Voltage	$B = 10\text{Hz}$ to 100KHz	40			52			60			65			μV
SVR	Supply Voltage Rejection	$f = 120\text{Hz}$	54			48			47			47			dB
V_i	Operating Input Voltage	$I_o \leq 1.5\text{A}$	8			10.5			12			13			V
R_o	Output Resistance	$f = 1\text{KHz}$	17			16			17			17			m Ω
I_{sc}	Short Circuit Current	$V_i = 27\text{V}$	500			500			500			500			mA
I_{scp}	Short Circ. Peak Current		4			4			4			4			A

ELECTRICAL CHARACTERISTICS L78S00C (continued)

Output Voltage		12			15			18			24			Unit	
Input Voltage (unless otherwise specified)		19			23			26			33				
Sym.	Parameter	Test Conditions	Min.	Typ.	Max.	Min.	Typ.	Max.	Min.	Typ.	Max.	Min.	Typ.	Max.	
V _o	Output Voltage		11.5	12	12.5	14.4	15	15.6	17.1	18	18.9	23	24	25	V
		I _o = 1A	11.4	12	12.6 (V _i = 14.5V)	14.25 (V _i = 17.5V)	15	15.75 (V _i = 20.5V)	17	18	19 (V _i = 27V)	22.8	24	25.2	
ΔV _o	Line Regulation		240 (V _i = 14.5 to 30V)			300 (V _i = 17.5 to 30V)			360 (V _i = 20.5 to 30V)			480 (V _i = 27 to 38V)			mV
			120 (V _i = 16 to 22V)			150 (V _i = 20 to 26V)			180 (V _i = 22 to 28V)			240 (V _i = 30 to 36V)			
ΔV _o	Load Regulation	I _o = 20mA to 1.5A I _o = 2A	240 150			300 150			360 200			480 300			mV
I _d	Quiescent Current		8			8			8			8			mA
ΔI _d	Quiescent Current Change	I _o = 20mA to 1A	0.5			0.5			0.5			0.5			mA
		I _o = 20mA	1.0 (V _i = 14.5 to 30V)			1.0 (V _i = 17.5 to 30V)			1.0 (V _i = 20.5 to 30V)			1.0 (V _i = 27 to 38V)			
$\frac{\Delta V_o}{\Delta T}$	Output Voltage Drift	I _o = 5mA T _{amb} = 0 to 70°C	- 1			- 1			- 1			- 1.5			mV/°C
e _N	Output Noise Voltage	B = 10Hz to 100KHz	75			90			110			170			μV
SVR	Supply Voltage Rejection	f = 120Hz	47			46			43			42			dB
V _i	Operating Input Voltage	I _o ≤ 1.5A	15			18			21			27			V
R _o	Output Resistance	f = 1KHz	18			19			22			28			mΩ
I _{sc}	Short Circuit Current	V _i = 27V	500			500			500			500			mA
I _{scp}	Short Circ. Peak Current		4			4			4			4			A

Figure 4 : Dropout Voltage vs. Junction Temperature.




Figure 5 : Peak Output Current vs. Input/Output Differential Voltage.




Figure 6 : Supply Voltage Rejection vs. Frequency.




Figure 7 : Output Voltage vs. Junction Temperature.




Figure 8 : Output Impedance vs. Frequency.




Figure 9 : Quiescent Current vs. Junction Temperature.




Figure 10 : Load Transient Response.




Figure 11 : Line Transient Response.




Figure 12 : Quiescent Current vs. Input Voltage.





Figure 13 : Fixed Output Regulator.



- Notes : 1. To specify an output voltage, substitute voltage value for "XX".
- 2. Although no output capacitor is needed for stability, it does improve transient response.
- 3. Required if regulator is located an appreciable distance from power supply filter.

Figure 14 : Constant Current Regulator.




Figure 15 : Circuit for Increasing Output Voltage.




Figure 16 : Adjustable Output Regulator (7 to 30V).




Figure 17 : 0.5 to 10V Regulator.




Figure 18 : High Current Voltage Regulator.




Figure 19 : High Output Current with Short Circuit Protection.




Figure 20 : Tracking Voltage Regulator.





Figure 21 : Positive and Negative Regulator.



(*) D₁ and D₂ are necessary if the load is connected between +V_o and -V_o.

Figure 22 : Negative Output Voltage Circuit.




Figure 23 : Switching Regulator.






Figure 24 : High Input Voltage Circuit.



$$V_{IN} = V_i - (V_Z + V_{BE})$$

Figure 25 : High Input Voltage Circuit.



$$V_{IN} = V_Z - V_{BE}$$

Figure 26 : High Output Voltage Regulator.




Figure 27 : High Input and Output Voltage.




Figure 28 : Reducing Power Dissipation with Dropping Resistor.




Figure 29 : Remote Shutdown.






Figure 30 : Power AM Modulator (unity voltage gain, $I_o \leq 1A$).



Note : The circuit performs well up to 100KHz.

Figure 31 : Adjustable Output Voltage with Temperature Compensation.



Note : Q₂ is connected as a diode in order to compensate the variation of the Q₁ V_{BE} with the temperature. C allows a slow rise-time of the V_O

Figure 32 : Light Controllers ($V_o \min = V_{xx} + V_{BE}$).





Figure 33 : Protection against Input Short-circuit with High Capacitance Loads.



Applications with high capacitance loads and an output voltage greater than 6 volts need an external diode (see fig. 33) to protect the device against input short circuit. In this case the input voltage falls rapidly while the output voltage decreases slowly. The capacitance discharges by means of the Base-Emitter junction of the series pass transistor in the regulator. If the energy is sufficiently high, the transistor may be destroyed. The external diode bypasses the current from the IC to ground.


NEGATIVE VOLTAGE REGULATORS

- OUTPUT CURRENT UP TO 1.5A
- OUTPUT VOLTAGES OF -5 ; -5.2 ; -8 ; -12 ;
-15 ; -18 ; -20 ; -22 ; -24V
- THERMAL OVERLOAD PROTECTION
- SHORT CIRCUIT PROTECTION
- OUTPUT TRANSISTOR SOA PROTECTION


DESCRIPTION

The L7900 series of three-terminal negative regulators is available in TO-220 and TO-3 packages and with several output voltages. They can provide local on-card regulation, eliminating the distribution problems associated with single point regulation ; furthermore, having the same voltage options as the L7800 positive standard series, they are particularly suited for split power supplies. In addition, the -5.2V is also available for ECL system.

If adequate heatsinking is provided, the L7900 series can deliver an output current in excess of 1.5A. Although designed primarily as fixed voltage regulators, these devices can be used with external components to obtain adjustable voltages and currents.




TO-3



TO-220

SCHEMATIC DIAGRAM




ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V_i	DC Input Voltage (for $V_o = -5$ to $-18V$) (for $V_o = -20, -24V$)	- 35	V
		- 40	V
I_o	Output Current	Internally limited	
P_{tot}	Total Power Dissipation	Internally limited	
T_{op}	Operating Junction Temperature	0 to + 150	°C
T_{stg}	Storage Temperature	- 65 to + 150	°C

THERMAL DATA


			TO-220	TO-3	
$R_{th\ j-case}$	Thermal Resistance Junction-case	Max	3	4	°C/W
$R_{th\ j-amb}$	Thermal Resistance Junction-ambient	Max	50	35	°C/W

CONNECTION DIAGRAM AND ORDERING NUMBERS (top views)



Type	TO-220	TO-3	Output Voltage
L7905C	L7905CV	L7905CT	- 5V
L7952C	L7952CV	L7952CT	- 5.2V
L7908C	L7908CV	L7908CT	- 8V
L7912C	L7912CV	L7912CT	- 12V
L7915C	L7915CV	L7915CT	- 15V
L7918C	L7918CV	L7918CT	- 18V
L7920C	L7920CV	L7920CT	- 20V
L7922C	L7922CV	L7922CT	- 22V
L7924C	L7924CV	L7924CT	- 24V

APPLICATION CIRCUIT



ELECTRICAL CHARACTERISTICS FOR L7905C (refer to the test circuits, $T_j = 0$ to 150°C
 $V_i = -10\text{V}$, $I_o = 500\text{mA}$, $C_i = 2.2\mu\text{F}$, $C_o = 1\mu\text{F}$ unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
V_o	Output Voltage	$T_j = 25^\circ\text{C}$	- 4.8	- 5	- 5.2	V
V_o	Output Voltage	$I_o = -5\text{mA}$ to -1A $P_o \leq 15\text{W}$ $V_i = -8$ to -20V	- 4.75	- 5	- 5.25	V
ΔV_o^*	Line Regulation	$V_i = -7$ to -25V $T_j = 25^\circ\text{C}$ $V_i = -8$ to -12V $T_j = 25^\circ\text{C}$			100 50	mV mV
ΔV_o^*	Load Regulation	$I_o = 5$ to 1500mA $T_j = 25^\circ\text{C}$ $I_o = 250$ to 750mA $T_j = 25^\circ\text{C}$			100 50	mV mV
I_d	Quiescent Current	$T_j = 25^\circ\text{C}$			2	mA
ΔI_d	Quiescent Current Change	$I_o = 5$ to 1000mA			0.5	mA
ΔI_d	Quiescent Current Change	$V_i = -8$ to -25V			1.3	mA
$\frac{\Delta V_o}{\Delta T}$	Output Voltage Drift	$I_o = 5\text{mA}$		- 0.4		mV/ $^\circ\text{C}$
e_N	Output Noise Voltage	$B = 10\text{Hz}$ to 100KHz $T_j = 25^\circ\text{C}$		100		$\mu\text{V}/V_o$
SVR	Supply Voltage Rejection	$\Delta V_i = 10\text{V}$ $f = 120\text{Hz}$	54	60		dB
V_d	Dropout Voltage	$I_o = 1\text{A}$ $T_j = 25^\circ\text{C}$ $\Delta V_o = 100\text{mV}$		2		V
I_{sc}	Short Circuit Current			2.1		A
I_{scp}	Short Circuit Peak Current	$T_j = 25^\circ\text{C}$		2.5		A

ELECTRICAL CHARACTERISTICS FOR L7952C (refer to the test circuits, $T_j = 0$ to 150°C
 $V_i = -10\text{V}$, $I_o = 500\text{mA}$, $C_i = 2.2\mu\text{F}$, $C_o = 1\mu\text{F}$ unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
V_o	Output Voltage	$T_j = 25^\circ\text{C}$	- 5	- 5.2	- 5.4	V
V_o	Output Voltage	$I_o = -5\text{mA}$ to -1A $P_o \leq 15\text{W}$ $V_i = -9$ to -21V	- 4.95	- 5.2	- 5.45	V
ΔV_o^*	Line Regulation	$V_i = -8$ to -25V $T_j = 25^\circ\text{C}$ $V_i = -9$ to -13V $T_j = 25^\circ\text{C}$			105 52	mV mV
ΔV_o^*	Load Regulation	$I_o = 5$ to 1500mA $T_j = 25^\circ\text{C}$ $I_o = 250$ to 750mA $T_j = 25^\circ\text{C}$			105 52	mV mV
I_d	Quiescent Current	$T_j = 25^\circ\text{C}$			2	mA
ΔI_d	Quiescent Current Change	$I_o = 5$ to 1000mA			0.5	mA
ΔI_d	Quiescent Current Change	$V_i = -9$ to -25V			1.3	mA
$\frac{\Delta V_o}{\Delta T}$	Output Voltage Drift	$I_o = 5\text{mA}$		- 0.5		mV/ $^\circ\text{C}$
e_N	Output Noise Voltage	$B = 10\text{Hz}$ to 100KHz $T_j = 25^\circ\text{C}$		125		$\mu\text{V}/V_o$
SVR	Supply Voltage Rejection	$\Delta V_i = 10\text{V}$ $f = 120\text{Hz}$	54	60		dB
V_d	Dropout Voltage	$I_o = 1\text{A}$ $T_j = 25^\circ\text{C}$ $\Delta V_o = 100\text{mV}$		1.8		V
I_{sc}	Short Circuit Current			2		A
I_{scp}	Short Circuit Peak Current	$T_j = 25^\circ\text{C}$		2.5		A

* Load and line regulation are specified at constant junction temperature. Changes in V_o due to heating effects must be taken into account separately. Pulse testing with low duty cycle is used.

ELECTRICAL CHARACTERISTICS FOR L7908C (refer to the test circuits, $T_j = 0$ to 150°C)

 $V_i = -14\text{V}$, $I_o = 500\text{mA}$, $C_1 = 2.2\mu\text{F}$, $C_o = 1\mu\text{F}$ unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
V_o	Output Voltage	$T_j = 25^\circ\text{C}$	- 7.7	- 8	- 8.3	V
V_o	Output Voltage	$I_o = -5\text{mA to } -1\text{A}$ $P_o \leq 15\text{W}$ $V_i = -11.5$ to -23V	- 7.6	- 8	- 8.4	V
ΔV_o^*	Line Regulation	$V_i = -10.5$ to -25V $T_j = 25^\circ\text{C}$ $V_i = -11$ to -17V $T_j = 25^\circ\text{C}$			160 80	mV mV
ΔV_o^*	Load Regulation	$I_o = 5$ to 1500mA $T_j = 25^\circ\text{C}$ $I_o = 250$ to 750mA $T_j = 25^\circ\text{C}$			160 80	mV mV
I_d	Quiescent Current	$T_j = 25^\circ\text{C}$			2	mA
ΔI_d	Quiescent Current Change	$I_o = 5$ to 1000mA			0.5	mA
ΔI_d	Quiescent Current Change	$V_i = -11.5$ to -25V			1	mA
$\frac{\Delta V_o}{\Delta T}$	Output Voltage Drift	$I_o = 5\text{mA}$		- 0.6		mV/ $^\circ\text{C}$
e_N	Output Noise Voltage	$B = 10\text{Hz to } 100\text{KHz}$ $T_j = 25^\circ\text{C}$		175		$\mu\text{V}/V_o$
SVR	Supply Voltage Rejection	$\Delta V_i = 10\text{V}$ $f = 120\text{Hz}$	54	60		dB
V_d	Dropout Voltage	$I_o = 1\text{A}$ $T_j = 25^\circ\text{C}$ $\Delta V_o = 100\text{mV}$		1.1		V
I_{sc}	Short Circuit Current			1.5		A
I_{scp}	Short Circuit Peak Current	$T_j = 25^\circ\text{C}$		2.5		A

ELECTRICAL CHARACTERISTICS FOR L7912C (refer to the test circuits, $T_j = 0$ to 150°C)

 $V_i = -19\text{V}$, $I_o = 500\text{mA}$, $C_1 = 2.2\mu\text{F}$, $C_o = 1\mu\text{F}$ unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
V_o	Output Voltage	$T_j = 25^\circ\text{C}$	- 11.5	- 12	- 12.5	V
V_o	Output Voltage	$I_o = -5\text{mA to } -1\text{A}$ $P_o \leq 15\text{W}$ $V_i = -5.5$ to -27V	- 11.4	- 12	- 12.6	V
ΔV_o^*	Line Regulation	$V_i = -14.5$ to -30V $T_j = 25^\circ\text{C}$ $V_i = -16$ to -22V $T_j = 25^\circ\text{C}$			240 120	mV mV
ΔV_o^*	Load Regulation	$I_o = 5$ to 1500mA $T_j = 25^\circ\text{C}$ $I_o = 250$ to 750mA $T_j = 25^\circ\text{C}$			240 120	mV mV
I_d	Quiescent Current	$T_j = 25^\circ\text{C}$			3	mA
ΔI_d	Quiescent Current Change	$I_o = 5$ to 1000mA			0.5	mA
ΔI_d	Quiescent Current Change	$V_i = -15$ to -30V			1	mA
$\frac{\Delta V_o}{\Delta T}$	Output Voltage Drift	$I_o = 5\text{mA}$		- 0.8		mV/ $^\circ\text{C}$
e_N	Output Noise Voltage	$B = 10\text{Hz to } 100\text{KHz}$ $T_j = 25^\circ\text{C}$		200		$\mu\text{V}/V_o$
SVR	Supply Voltage Rejection	$\Delta V_i = 10\text{V}$ $f = 120\text{Hz}$	54	60		dB
V_d	Dropout Voltage	$I_o = 1\text{A}$ $T_j = 25^\circ\text{C}$ $\Delta V_o = 100\text{mV}$		1.1		V
I_{sc}	Short Circuit Current			1.5		A
I_{scp}	Short Circuit Peak Current	$T_j = 25^\circ\text{C}$		2.5		A

* Load and line regulation are specified at constant junction temperature. Changes in V_o due to heating effects must be taken into account separately. Pulse testing with low duty cycle is used.

ELECTRICAL CHARACTERISTICS FOR L7915C (refer to the test circuits, $T_j = 0$ to 150°C
 $V_i = -23\text{V}$, $I_o = 500\text{mA}$, $C_i = 2.2\mu\text{F}$, $C_o = 1\mu\text{F}$ unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
V_o	Output Voltage	$T_j = 25^\circ\text{C}$	- 14.4	- 15	- 15.6	V
V_o	Output Voltage	$I_o = -5\text{mA}$ to -1A $P_o \leq 15\text{W}$ $V_i = -18.5$ to -30V	- 14.3	- 15	- 15.7	V
ΔV_o^*	Line Regulation	$V_i = -17.5$ to -30V $T_j = 25^\circ\text{C}$ $V_i = -20$ to -26V $T_j = 25^\circ\text{C}$			300 150	mV mV
ΔV_o^*	Load Regulation	$I_o = 5$ to 1500mA $T_j = 25^\circ\text{C}$ $I_o = 250$ to 750mA $T_j = 25^\circ\text{C}$			300 150	mV mV
I_d	Quiescent Current	$T_j = 25^\circ\text{C}$			3	mA
ΔI_d	Quiescent Current Change	$I_o = 5$ to 1000mA			0.5	mA
ΔI_d	Quiescent Current Change	$V_i = -18.5$ to -30V			1	mA
$\frac{\Delta V_o}{\Delta T}$	Output Voltage Drift	$I_o = 5\text{mA}$		- 0.9		mV/ $^\circ\text{C}$
e_N	Output Noise Voltage	$B = 10\text{Hz}$ to 100KHz $T_j = 25^\circ\text{C}$		250		$\mu\text{V}/V_o$
SVR	Supply Voltage Rejection	$\Delta V_i = 10\text{V}$ $f = 120\text{Hz}$	54	60		dB
V_d	Dropout Voltage	$I_o = 1\text{A}$ $T_j = 25^\circ\text{C}$ $\Delta V_o = 100\text{mV}$		1.1		V
I_{sc}	Short Circuit Current			1.3		A
I_{scp}	Short Circuit Peak Current	$T_j = 25^\circ\text{C}$		2.2		A

ELECTRICAL CHARACTERISTICS FOR L7918C (refer to the test circuits, $T_j = 0$ to 150°C
 $V_i = -27\text{V}$, $I_o = 500\text{mA}$, $C_i = 2.2\mu\text{F}$, $C_o = 1\mu\text{F}$ unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
V_o	Output Voltage	$T_j = 25^\circ\text{C}$	- 17.3	- 18	- 18.7	V
V_o	Output Voltage	$I_o = -5\text{mA}$ to -1A $P_o \leq 15\text{W}$ $V_i = -22$ to -33V	- 17.1	- 18	- 18.9	V
ΔV_o^*	Line Regulation	$V_i = -21$ to -33V $T_j = 25^\circ\text{C}$ $V_i = -24$ to -30V $T_j = 25^\circ\text{C}$			360 180	mV mV
ΔV_o^*	Load Regulation	$I_o = 5$ to 1500mA $T_j = 25^\circ\text{C}$ $I_o = 250$ to 750mA $T_j = 25^\circ\text{C}$			360 180	mV mV
I_d	Quiescent Current	$T_j = 25^\circ\text{C}$			3	mA
ΔI_d	Quiescent Current Change	$I_o = 5$ to 1000mA			0.5	mA
ΔI_d	Quiescent Current Change	$V_i = -22$ to -33V			1	mA
$\frac{\Delta V_o}{\Delta T}$	Output Voltage Drift	$I_o = 5\text{mA}$		- 1		mV/ $^\circ\text{C}$
e_N	Output Noise Voltage	$B = 10\text{Hz}$ to 100KHz $T_j = 25^\circ\text{C}$		300		$\mu\text{V}/V_o$
SVR	Supply Voltage Rejection	$\Delta V_i = 10\text{V}$ $f = 120\text{Hz}$	54	60		dB
V_d	Dropout Voltage	$I_o = 1\text{A}$ $T_j = 25^\circ\text{C}$ $\Delta V_o = 100\text{mV}$		1.1		V
I_{sc}	Short Circuit Current			1.1		A
I_{scp}	Short Circuit Peak Current	$T_j = 25^\circ\text{C}$		2.2		A

* Load and line regulation are specified at constant junction temperature. Changes in V_o due to heating effects must be taken into account separately. Pulse testing with low duty cycle is used.

ELECTRICAL CHARACTERISTICS FOR L7920C (refer to the test circuits, $T_j = 0$ to 150°C
 $V_i = -29\text{V}$, $I_o = 500\text{mA}$, $C_i = 2.2\mu\text{F}$, $C_o = 1\mu\text{F}$ unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
V_o	Output Voltage	$T_j = 25^\circ\text{C}$	- 19.2	- 20	- 20.8	V
V_o	Output Voltage	$I_o = -5\text{mA to } -1\text{A}$ $P_o \leq 15\text{W}$ $V_i = -24 \text{ to } -35\text{V}$	- 19	- 20	- 21	V
ΔV_o^*	Line Regulation	$V_i = -23 \text{ to } -35\text{V}$ $T_j = 25^\circ\text{C}$ $V_i = -26 \text{ to } -32\text{V}$ $T_j = 25^\circ\text{C}$			400 200	mV mV
ΔV_o^*	Load Regulation	$I_o = 5 \text{ to } 1500\text{mA}$ $T_j = 25^\circ\text{C}$ $I_o = 250 \text{ to } 750\text{mA}$ $T_j = 25^\circ\text{C}$			400 200	mV mV
I_d	Quiescent Current	$T_j = 25^\circ\text{C}$			3	mA
ΔI_d	Quiescent Current Change	$I_o = 5 \text{ to } 1000\text{mA}$			0.5	mA
ΔI_d	Quiescent Current Change	$V_i = -24 \text{ to } -35\text{V}$			1	mA
$\frac{\Delta V_o}{\Delta T}$	Output Voltage Drift	$I_o = 5\text{mA}$		- 1.1		mV/ $^\circ\text{C}$
e_N	Output Noise Voltage	$B = 10\text{Hz to } 100\text{KHz}$ $T_j = 25^\circ\text{C}$		350		$\mu\text{V}/V_o$
SVR	Supply Voltage Rejection	$\Delta V_i = 10\text{V}$ $f = 120\text{Hz}$	54	60		dB
V_d	Dropout Voltage	$I_o = 1\text{A}$ $T_j = 25^\circ\text{C}$ $\Delta V_o = 100\text{mV}$		1.1		V
I_{sc}	Short Circuit Current			0.9		A
I_{scp}	Short Circuit Peak Current	$T_j = 25^\circ\text{C}$		2.2		A

ELECTRICAL CHARACTERISTICS FOR L7922C (refer to the test circuits, $T_j = 0$ to 150°C
 $V_i = -31\text{V}$, $I_o = 500\text{mA}$, $C_i = 2.2\mu\text{F}$, $C_o = 1\mu\text{F}$ unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
V_o	Output Voltage	$T_j = 25^\circ\text{C}$	- 21.1	- 22	- 22.9	V
V_o	Output Voltage	$I_o = -5\text{mA to } -1\text{A}$ $P_o \leq 15\text{W}$ $V_i = -26 \text{ to } -37\text{V}$	- 20.9	- 22	- 23.1	V
ΔV_o^*	Line Regulation	$V_i = -25 \text{ to } -37\text{V}$ $T_j = 25^\circ\text{C}$ $V_i = -28 \text{ to } -34\text{V}$ $T_j = 25^\circ\text{C}$			440 220	mV mV
ΔV_o^*	Load Regulation	$I_o = 5 \text{ to } 1500\text{mA}$ $T_j = 25^\circ\text{C}$ $I_o = 250 \text{ to } 750\text{mA}$ $T_j = 25^\circ\text{C}$			440 220	mV mV
I_d	Quiescent Current	$T_j = 25^\circ\text{C}$			3	mA
ΔI_d	Quiescent Current Change	$I_o = 5 \text{ to } 1000\text{mA}$			0.5	mA
ΔI_d	Quiescent Current Change	$V_i = -26 \text{ to } -37\text{V}$			1	mA
$\frac{\Delta V_o}{\Delta T}$	Output Voltage Drift	$I_o = 5\text{mA}$		- 1.1		mV/ $^\circ\text{C}$
e_N	Output Noise Voltage	$B = 10\text{Hz to } 100\text{KHz}$ $T_j = 25^\circ\text{C}$		375		$\mu\text{V}/V_o$
SVR	Supply Voltage Rejection	$\Delta V_i = 10\text{V}$ $f = 120\text{Hz}$	54	60		dB
V_d	Dropout Voltage	$I_o = 1\text{A}$ $T_j = 25^\circ\text{C}$ $\Delta V_o = 100\text{mV}$		1.1		V
I_{sc}	Short Circuit Current			1.1		A
I_{scp}	Short Circuit Peak Current	$T_j = 25^\circ\text{C}$		2.2		A

* Load and line regulation are specified at constant junction temperature. Changes in V_o due to heating effects must be taken into account separately. Pulse testing with low duty cycle is used.


ELECTRICAL CHARACTERISTICS FOR L7924C (refer to the test circuits, $T_j = 0$ to 150°C
 $V_i = -33\text{V}$, $I_o = 500\text{mA}$, $C_i = 2.2\mu\text{F}$, $C_o = 1\mu\text{F}$ unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
V_o	Output Voltage	$T_j = 25^\circ\text{C}$	- 23	- 24	- 25	V
V_o	Output Voltage	$I_o = -5\text{mA}$ to -1A $P_o \leq 15\text{W}$ $V_i = -27$ to -38V	- 22.8	- 24	- 25.2	V
ΔV_o^*	Line Regulation	$V_i = -27$ to -38V $T_j = 25^\circ\text{C}$ $V_i = -30$ to -36V $T_j = 25^\circ\text{C}$			480 240	mV mV
ΔV_o^*	Load Regulation	$I_o = 5$ to 1500mA $T_j = 25^\circ\text{C}$ $I_o = 250$ to 750mA $T_j = 25^\circ\text{C}$			480 240	mV mV
I_d	Quiescent Current	$T_j = 25^\circ\text{C}$			3	mA
ΔI_d	Quiescent Current Change	$I_o = 5$ to 1000mA			0.5	mA
ΔI_d	Quiescent Current Change	$V_i = -27$ to -38V			1	mA
$\frac{\Delta V_o}{\Delta T}$	Output Voltage Drift	$I_o = 5\text{mA}$		- 1		mV/ $^\circ\text{C}$
e_N	Output Noise Voltage	$B = 10\text{Hz}$ to 100KHz $T_j = 25^\circ\text{C}$		400		$\mu\text{V}/V_o$
SVR	Supply Voltage Rejection	$\Delta V_i = 10\text{V}$ $f = 120\text{Hz}$	54	60		dB
V_d	Dropout Voltage	$I_o = 1\text{A}$ $\Delta V_o = 100\text{mV}$ $T_j = 25^\circ\text{C}$		1.1		V
I_{sc}	Short Circuit Current			1.1		A
I_{scp}	Short Circuit Peak Current	$T_j = 25^\circ\text{C}$		2.2		A

* Load and line regulation are specified at constant junction temperature. Changes in V_o due to heating effects must be taken into account separately. Pulse testing with low duty cycle is used.


APPLICATION INFORMATION

Figure 1 : Fixed Output Regulator.




- Notes :**
- To specify an output voltage, substitute voltage value for "XX".
 - Required for stability. For value given, capacitor must be solid tantalum. If aluminium electrolytics are used, at least ten times value should be selected. C_i is required if regulator is located an appreciable distance from power supply filter.
 - To improve transient response. If large capacitors are used, a high current diode from input to output (1N4001 or similar) should be introduced to protect the device from momentary input short circuit.

Figure 2 : Split Power Supply ($\pm 15\text{V}/1\text{A}$).



* Against potential latch-up problems.

Figure 3 : Circuit for Increasing Output Voltage.



* C3 Optional for improved transient response and ripple rejection.

Figure 4 : High Current Negative Regulator
(-5V/4A with 5A current limiting).





Figure 5 : Typical ECL System Power Supply
(-5.2V/4A).



* Optional dropping resistor to reduce the power dissipated in the boost transistor.


± 2% NEGATIVE VOLTAGE REGULATORS

- OUTPUT CURRENT UP TO 1.5A
- OUTPUT VOLTAGES OF - 5 ; - 5.2 ; - 8 ; - 12 ; - 15 ; - 18 ; - 20 ; - 22 ; - 24V
- THERMAL CIRCUIT PROTECTION
- OUTPUT TRANSISTOR SOA PROTECTION


DESCRIPTION

The L7900AC series of three-terminal negative regulators is available in TO-220 package and with several output voltage. They can provide local on-card regulation, eliminating the distribution problems associated with single point regulation ; furthermore, having the same voltage options as the L7800 positive standard series, they are particularly suited for split power supplies.

In addition, the -5.2V is also available for ECL system. If adequate heatsinking is provided, the L7900AC series can deliver an output current in excess of 1.5A. Although designed primarily as fixed voltage regulators, these devices can be used with external components to obtain adjustable voltages and currents.



SCHEMATIC DIAGRAM




ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V_i	DC Input Voltage (for $V_o = -5$ to $-18V$) (for $V_o = -20, -24V$)	- 35 - 40	V V
I_o	Output Current	Internally limited	
P_{tot}	Total Power Dissipation	Internally limited	
T_{op}	Operating Junction Temperature	0 to + 150	°C
T_{stg}	Storage Temperature	- 65 to + 150	°C

THERMAL DATA


$R_{th\ j-case}$	Thermal Resistance Junction-case	Max	3	°C/W
$R_{th\ j-amb}$	Thermal Resistance Junction-ambient	Max	50	°C/W

CONNECTION DIAGRAM AND ORDERING NUMBERS (top views)



OrderingNumbers	OutputVoltage
L7905ACV	- 5V
L7952ACV	- 5.2V
L7908ACV	- 8V
L7912ACV	- 12V
L7915ACV	- 15V
L7918ACV	- 18V
L7920ACV	- 20V
L7922ACV	- 22V
L7924ACV	- 24V

APPLICATION CIRCUIT



ELECTRICAL CHARACTERISTICS FOR L7905AC (refer to the test circuits, $T_j = 0$ to 150°C)

$V_i = -10\text{V}$, $I_o = 500\text{mA}$, $C_i = 2.2\mu\text{F}$, $C_o = 1\mu\text{F}$ unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
V_o	Output Voltage	$T_j = 25^\circ\text{C}$	- 4.9	- 5	- 5.1	V
V_o	Output Voltage	$I_o = -5\text{mA to } -1\text{A}$ $P_o \leq 15\text{W}$ $V_i = -8\text{ to } -20\text{V}$	- 4.8	- 5	- 5.2	V
ΔV_o^*	Line Regulation	$V_i = -7\text{ to } -25\text{V}$ $T_j = 25^\circ\text{C}$ $V_i = -8\text{ to } -12\text{V}$ $T_j = 25^\circ\text{C}$			100 50	mV mV
ΔV_o^*	Load Regulation	$I_o = 5\text{ to } 1500\text{mA}$ $T_j = 25^\circ\text{C}$ $I_o = 250\text{ to } 750\text{mA}$ $T_j = 25^\circ\text{C}$			100 50	mV mV
I_d	Quiescent Current	$T_j = 25^\circ\text{C}$			2	mA
ΔI_d	Quiescent Current Change	$I_o = 5\text{ to } 1000\text{mA}$			0.5	mA
ΔI_d	Quiescent Current Change	$V_i = -8\text{ to } -25\text{V}$			1.3	mA
$\frac{\Delta V_o}{\Delta T}$	Output Voltage Drift	$I_o = 5\text{mA}$		- 0.4		mV/ $^\circ\text{C}$
e_N	Output Noise Voltage	$B = 10\text{Hz to } 100\text{KHz}$ $T_j = 25^\circ\text{C}$		100		$\mu\text{V}/V_o$
SVR	Supply Voltage Rejection	$\Delta V_i = 10\text{V}$ $f = 120\text{Hz}$	54	60		dB
V_d	Dropout Voltage	$I_o = 1\text{A}$ $T_j = 25^\circ\text{C}$ $\Delta V_o = 100\text{mV}$		2		V
I_{sc}	Short Circuit Current			2.1		A
I_{scp}	Short Circuit Peak Current	$T_j = 25^\circ\text{C}$		2.5		A

ELECTRICAL CHARACTERISTICS FOR L7952AC (refer to the test circuits, $T_j = 0$ to 150°C)

$V_i = -10\text{V}$, $I_o = 500\text{mA}$, $C_i = 2.2\mu\text{F}$, $C_o = 1\mu\text{F}$ unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
V_o	Output Voltage	$T_j = 25^\circ\text{C}$	- 5.1	- 5.2	- 5.3	V
V_o	Output Voltage	$I_o = -5\text{mA to } -1\text{A}$ $P_o \leq 15\text{W}$ $V_i = -9\text{ to } -21\text{V}$	- 5	- 5.2	- 5.4	V
ΔV_o^*	Line Regulation	$V_i = -8\text{ to } -25\text{V}$ $T_j = 25^\circ\text{C}$ $V_i = -9\text{ to } -13\text{V}$ $T_j = 25^\circ\text{C}$			105 52	mV mV
ΔV_o^*	Load Regulation	$I_o = 5\text{ to } 1500\text{mA}$ $T_j = 25^\circ\text{C}$ $I_o = 250\text{ to } 750\text{mA}$ $T_j = 25^\circ\text{C}$			105 52	mV mV
I_d	Quiescent Current	$T_j = 25^\circ\text{C}$			2	mA
ΔI_d	Quiescent Current Change	$I_o = 5\text{ to } 1000\text{mA}$			0.5	mA
ΔI_d	Quiescent Current Change	$V_i = -9\text{ to } -25\text{V}$			1.3	mA
$\frac{\Delta V_o}{\Delta T}$	Output Voltage Drift	$I_o = 5\text{mA}$		- 0.5		mV/ $^\circ\text{C}$
e_N	Output Noise Voltage	$B = 10\text{Hz to } 100\text{KHz}$ $T_j = 25^\circ\text{C}$		125		$\mu\text{V}/V_o$
SVR	Supply Voltage Rejection	$\Delta V_i = 10\text{V}$ $f = 120\text{Hz}$	54	60		dB
V_d	Dropout Voltage	$I_o = 1\text{A}$ $T_j = 25^\circ\text{C}$ $\Delta V_o = 100\text{mV}$		1.8		V
I_{sc}	Short Circuit Current			2		A
I_{scp}	Short Circuit Peak Current	$T_j = 25^\circ\text{C}$		2.5		A

* Load and line regulation are specified at constant junction temperature. Changes in V_o due to heating effects must be taken into account separately. Pulse testing with low duty cycle is used.

ELECTRICAL CHARACTERISTICS FOR L7908AC (refer to the test circuits, $T_j = 0$ to 150°C
 $V_i = -14\text{V}$, $I_o = 500\text{mA}$, $C_i = 2.2\mu\text{F}$, $C_o = 1\mu\text{F}$ unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
V_o	Output Voltage	$T_j = 25^\circ\text{C}$	- 7.84	- 8	- 8.16	V
V_o	Output Voltage	$I_o = -5\text{mA}$ to -1A $P_o \leq 15\text{W}$ $V_i = -11.5$ to -23V	- 7.7	- 8	- 8.3	V
ΔV_o^*	Line Regulation	$V_i = -10.5$ to -25V $T_j = 25^\circ\text{C}$ $V_i = -11$ to -17V $T_j = 25^\circ\text{C}$			160 80	mV mV
ΔV_o^*	Load Regulation	$I_o = 5$ to 1500mA $T_j = 25^\circ\text{C}$ $I_o = 250$ to 750mA $T_j = 25^\circ\text{C}$			160 80	mV mV
I_d	Quiescent Current	$T_j = 25^\circ\text{C}$			2	mA
ΔI_d	Quiescent Current Change	$I_o = 5$ to 1000mA			0.5	mA
ΔI_d	Quiescent Current Change	$V_i = -11.5$ to -25V			1	mA
$\frac{\Delta V_o}{\Delta T}$	Output Voltage Drift	$I_o = 5\text{mA}$		- 0.6		mV/ $^\circ\text{C}$
e_N	Output Noise Voltage	$B = 10\text{Hz}$ to 100KHz $T_j = 25^\circ\text{C}$		175		$\mu\text{V}/V_o$
SVR	Supply Voltage Rejection	$\Delta V_i = 10\text{V}$ $f = 120\text{Hz}$	54	60		dB
V_d	Dropout Voltage	$I_o = 1\text{A}$ $T_j = 25^\circ\text{C}$ $\Delta V_o = 100\text{mV}$		1.1		V
I_{sc}	Short Circuit Current			1.5		A
I_{scp}	Short Circuit Peak Current	$T_j = 25^\circ\text{C}$		2.5		A

ELECTRICAL CHARACTERISTICS FOR L7912AC (refer to the test circuits, $T_j = 0$ to 150°C
 $V_i = -19\text{V}$, $I_o = 500\text{mA}$, $C_i = 2.2\mu\text{F}$, $C_o = 1\mu\text{F}$ unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
V_o	Output Voltage	$T_j = 25^\circ\text{C}$	- 11.75	- 12	- 12.75	V
V_o	Output Voltage	$I_o = -5\text{mA}$ to -1A $P_o \leq 15\text{W}$ $V_i = -5.5$ to -27V	- 11.5	- 12	- 12.5	V
ΔV_o^*	Line Regulation	$V_i = -14.5$ to -30V $T_j = 25^\circ\text{C}$ $V_i = -16$ to -22V $T_j = 25^\circ\text{C}$			240 120	mV mV
ΔV_o^*	Load Regulation	$I_o = 5$ to 1500mA $T_j = 25^\circ\text{C}$ $I_o = 250$ to 750mA $T_j = 25^\circ\text{C}$			240 120	mV mV
I_d	Quiescent Current	$T_j = 25^\circ\text{C}$			3	mA
ΔI_d	Quiescent Current Change	$I_o = 5$ to 1000mA			0.5	mA
ΔI_d	Quiescent Current Change	$V_i = -15$ to -30V			1	mA
$\frac{\Delta V_o}{\Delta T}$	Output Voltage Drift	$I_o = 5\text{mA}$		- 0.8		mV/ $^\circ\text{C}$
e_N	Output Noise Voltage	$B = 10\text{Hz}$ to 100KHz $T_j = 25^\circ\text{C}$		200		$\mu\text{V}/V_o$
SVR	Supply Voltage Rejection	$\Delta V_i = 10\text{V}$ $f = 120\text{Hz}$	54	60		dB
V_d	Dropout Voltage	$I_o = 1\text{A}$ $T_j = 25^\circ\text{C}$ $\Delta V_o = 100\text{mV}$		1.1		V
I_{sc}	Short Circuit Current			1.5		A
I_{scp}	Short Circuit Peak Current	$T_j = 25^\circ\text{C}$		2.5		A

* Load and line regulation are specified at constant junction temperature. Changes in V_o due to heating effects must be taken into account separately. Pulse testing with low duty cycle is used.

ELECTRICAL CHARACTERISTICS FOR L7915AC (refer to the test circuits, $T_j = 0$ to 150°C
 $V_i = -23\text{V}$, $I_o = 500\text{mA}$, $C_i = 2.2\mu\text{F}$, $C_o = 1\mu\text{F}$ unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
V_o	Output Voltage	$T_j = 25^\circ\text{C}$	- 14.7	- 15	- 15.3	V
V_o	Output Voltage	$I_o = -5\text{mA}$ to -1A $P_o \leq 15\text{W}$ $V_i = -18.5$ to -30V	- 14.4	- 15	- 15.6	V
ΔV_o^*	Line Regulation	$V_i = -17.5$ to -30V $T_j = 25^\circ\text{C}$ $V_i = -20$ to -26V $T_j = 25^\circ\text{C}$			300 150	mV mV
ΔV_o^*	Load Regulation	$I_o = 5$ to 1500mA $T_j = 25^\circ\text{C}$ $I_o = 250$ to 750mA $T_j = 25^\circ\text{C}$			300 150	mV mV
I_d	Quiescent Current	$T_j = 25^\circ\text{C}$			3	mA
ΔI_d	Quiescent Current Change	$I_o = 5$ to 1000mA			0.5	mA
ΔI_d	Quiescent Current Change	$V_i = -18.5$ to -30V			1	mA
$\frac{\Delta V_o}{\Delta T}$	Output Voltage Drift	$I_o = 5\text{mA}$		- 0.9		mV/ $^\circ\text{C}$
e_N	Output Noise Voltage	$B = 10\text{Hz}$ to 100KHz $T_j = 25^\circ\text{C}$		250		$\mu\text{V}/V_o$
SVR	Supply Voltage Rejection	$\Delta V_i = 10\text{V}$ $f = 120\text{Hz}$	54	60		dB
V_d	Dropout Voltage	$I_o = 1\text{A}$ $T_j = 25^\circ\text{C}$ $\Delta V_o = 100\text{mV}$		1.1		V
I_{sc}	Short Circuit Current			1.3		A
I_{scp}	Short Circuit Peak Current	$T_j = 25^\circ\text{C}$		2.2		A

ELECTRICAL CHARACTERISTICS FOR L7918AC (refer to the test circuits, $T_j = 0$ to 150°C
 $V_i = -27\text{V}$, $I_o = 500\text{mA}$, $C_i = 2.2\mu\text{F}$, $C_o = 1\mu\text{F}$ unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
V_o	Output Voltage	$T_j = 25^\circ\text{C}$	- 17.64	- 18	- 18.36	V
V_o	Output Voltage	$I_o = -5\text{mA}$ to -1A $P_o \leq 15\text{W}$ $V_i = -22$ to -33V	- 17.3	- 18	- 18.7	V
ΔV_o^*	Line Regulation	$V_i = -21$ to -33V $T_j = 25^\circ\text{C}$ $V_i = -24$ to -30V $T_j = 25^\circ\text{C}$			360 180	mV mV
ΔV_o^*	Load Regulation	$I_o = 5$ to 1500mA $T_j = 25^\circ\text{C}$ $I_o = 250$ to 750mA $T_j = 25^\circ\text{C}$			360 180	mV mV
I_d	Quiescent Current	$T_j = 25^\circ\text{C}$			3	mA
ΔI_d	Quiescent Current Change	$I_o = 5$ to 1000mA			0.5	mA
ΔI_d	Quiescent Current Change	$V_i = -22$ to -33V			1	mA
$\frac{\Delta V_o}{\Delta T}$	Output Voltage Drift	$I_o = 5\text{mA}$		- 1		mV/ $^\circ\text{C}$
e_N	Output Noise Voltage	$B = 10\text{Hz}$ to 100KHz $T_j = 25^\circ\text{C}$		300		$\mu\text{V}/V_o$
SVR	Supply Voltage Rejection	$\Delta V_i = 10\text{V}$ $f = 120\text{Hz}$	54	60		dB
V_d	Dropout Voltage	$I_o = 1\text{A}$ $T_j = 25^\circ\text{C}$ $\Delta V_o = 100\text{mV}$		1.1		V
I_{sc}	Short Circuit Current			1.1		A
I_{scp}	Short Circuit Peak Current	$T_j = 25^\circ\text{C}$		2.2		A

* Load and line regulation are specified at constant junction temperature. Changes in V_o due to heating effects must be taken into account separately. Pulse testing with low duty cycle is used.

L7900AC SERIES

ELECTRICAL CHARACTERISTICS FOR L7920AC (refer to the test circuits, $T_j = 0$ to 150°C
 $V_i = -29\text{V}$, $I_o = 500\text{mA}$, $C_i = 2.2\mu\text{F}$, $C_o = 1\mu\text{F}$ unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
V_o	Output Voltage	$T_j = 25^\circ\text{C}$	-19.6	-20	-20.4	V
V_o	Output Voltage	$I_o = -5\text{mA}$ to -1A $P_o \leq 15\text{W}$ $V_i = -24$ to -35V	-19.2	-20	-20.8	V
ΔV_o^*	Line Regulation	$V_i = -23$ to -35V $T_j = 25^\circ\text{C}$ $V_i = -26$ to -32V $T_j = 25^\circ\text{C}$			400 200	mV mV
ΔV_o^*	Load Regulation	$I_o = 5$ to 1500mA $T_j = 25^\circ\text{C}$ $I_o = 250$ to 750mA $T_j = 25^\circ\text{C}$			400 200	mV mV
I_d	Quiescent Current	$T_j = 25^\circ\text{C}$			3	mA
ΔI_d	Quiescent Current Change	$I_o = 5$ to 1000mA			0.5	mA
ΔI_d	Quiescent Current Change	$V_i = -24$ to -35V			1	mA
$\frac{\Delta V_o}{\Delta T}$	Output Voltage Drift	$I_o = 5\text{mA}$		-1.1		mV/ $^\circ\text{C}$
e_N	Output Noise Voltage	$B = 10\text{Hz}$ to 100KHz $T_j = 25^\circ\text{C}$		350		$\mu\text{V}/V_o$
SVR	Supply Voltage Rejection	$\Delta V_i = 10\text{V}$ $f = 120\text{Hz}$	54	60		dB
V_d	Dropout Voltage	$I_o = 1\text{A}$ $T_j = 25^\circ\text{C}$ $\Delta V_o = 100\text{mV}$		1.1		V
I_{sc}	Short Circuit Current			0.9		A
I_{scp}	Short Circuit Peak Current	$T_j = 25^\circ\text{C}$		2.2		A

ELECTRICAL CHARACTERISTICS FOR L7922AC (refer to the test circuits, $T_j = 0$ to 150°C
 $V_i = -31\text{V}$, $I_o = 500\text{mA}$, $C_i = 2.2\mu\text{F}$, $C_o = 1\mu\text{F}$ unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
V_o	Output Voltage	$T_j = 25^\circ\text{C}$	-21.5	-22	-22.5	V
V_o	Output Voltage	$I_o = -5\text{mA}$ to -1A $P_o \leq 15\text{W}$ $V_i = -26$ to -37V	-21.1	-22	-22.9	V
ΔV_o^*	Line Regulation	$V_i = -25$ to -37V $T_j = 25^\circ\text{C}$ $V_i = -28$ to -34V $T_j = 25^\circ\text{C}$			440 220	mV mV
ΔV_o^*	Load Regulation	$I_o = 5$ to 1500mA $T_j = 25^\circ\text{C}$ $I_o = 250$ to 750mA $T_j = 25^\circ\text{C}$			440 220	mV mV
I_d	Quiescent Current	$T_j = 25^\circ\text{C}$			3	mA
ΔI_d	Quiescent Current Change	$I_o = 5$ to 1000mA			0.5	mA
ΔI_d	Quiescent Current Change	$V_i = -26$ to -37V			1	mA
$\frac{\Delta V_o}{\Delta T}$	Output Voltage Drift	$I_o = 5\text{mA}$		-1.1		mV/ $^\circ\text{C}$
e_N	Output Noise Voltage	$B = 10\text{Hz}$ to 100KHz $T_j = 25^\circ\text{C}$		375		$\mu\text{V}/V_o$
SVR	Supply Voltage Rejection	$\Delta V_i = 10\text{V}$ $f = 120\text{Hz}$	54	60		dB
V_d	Dropout Voltage	$I_o = 1\text{A}$ $T_j = 25^\circ\text{C}$ $\Delta V_o = 100\text{mV}$		1.1		V
I_{sc}	Short Circuit Current			1.1		A
I_{scp}	Short Circuit Peak Current	$T_j = 25^\circ\text{C}$		2.2		A

* Load and line regulation are specified at constant junction temperature. Changes in V_o due to heating effects must be taken into account separately. Pulse testing with low duty cycle is used.


ELECTRICAL CHARACTERISTICS FOR L7924AC (refer to the test circuits, $T_j = 0$ to 150°C
 $V_i = -33\text{V}$, $I_o = 500\text{mA}$, $C_i = 2.2\mu\text{F}$, $C_o = 1\mu\text{F}$ unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
V_o	Output Voltage	$T_j = 25^\circ\text{C}$	- 23.5	- 24	- 24.5	V
V_o	Output Voltage	$I_o = -5\text{mA}$ to -1A $P_o \leq 15\text{W}$ $V_i = -27$ to -38V	- 23	- 24	- 25	V
ΔV_o^*	Line Regulation	$V_i = -27$ to -38V $T_j = 25^\circ\text{C}$ $V_i = -30$ to -36V $T_j = 25^\circ\text{C}$			480 240	mV mV
ΔV_o^*	Load Regulation	$I_o = 5$ to 1500mA $T_j = 25^\circ\text{C}$ $I_o = 250$ to 750mA $T_j = 25^\circ\text{C}$			480 240	mV mV
I_d	Quiescent Current	$T_j = 25^\circ\text{C}$			3	mA
ΔI_d	Quiescent Current Change	$I_o = 5$ to 1000mA			0.5	mA
ΔI_d	Quiescent Current Change	$V_i = -27$ to -38V			1	mA
$\frac{\Delta V_o}{\Delta T}$	Output Voltage Drift	$I_o = 5\text{mA}$		- 1		mV/ $^\circ\text{C}$
e_N	Output Noise Voltage	$B = 10\text{Hz}$ to 100KHz $T_j = 25^\circ\text{C}$		400		$\mu\text{V}/V_o$
SVR	Supply Voltage Rejection	$\Delta V_i = 10\text{V}$ $f = 120\text{Hz}$	54	60		dB
V_d	Dropout Voltage	$I_o = 1\text{A}$ $T_j = 25^\circ\text{C}$ $\Delta V_o = 100\text{mV}$		1.1		V
I_{sc}	Short Circuit Current			1.1		A
I_{scp}	Short Circuit Peak Current	$T_j = 25^\circ\text{C}$		2.2		A

* Load and line regulation are specified at constant junction temperature. Changes in V_o due to heating effects must be taken into account separately. Pulse testing with low duty cycle is used.


APPLICATION INFORMATION

Figure 1 : Fixed Output Regulator.




- Notes :**
- To specify an output voltage, substitute voltage value for "XX".
 - Required for stability. For value given, capacitor must be solid tantalum. If aluminium electrolytics are used, at least ten times value shown should be selected, C_i is required if regulator is located an appreciable distance from power supply filter.
 - To improve transient response. If large capacitors are used, a high current diode from input to output (1N4001 or similar) should be introduced to protect the device from momentary input short circuit.

Figure 2 : Split Power Supply ($\pm 15\text{V}/1\text{A}$).




* Against potential latch-up problems.

Figure 3 : Circuit for Increasing Output Voltage.




* C3 optional for improved transient response and ripple rejection.

Figure 5 : Typical ECL System Power Supply (-5.2V/4A).



* Optional dropping resistor to reduce the power dissipated in the boost transistor.

Figure 4 : High Current Negative Regulator (-5V/4A with 5A current limiting).




J-FET INPUT QUAD OP-AMPS

- LOW POWER CONSUMPTION
- WIDE COMMON-MODE AND DIFFERENTIAL VOLTAGE RANGE
- LOW INPUT BIAS AND OFFSET CURRENT
- OUTPUT SHORT-CIRCUIT PROTECTION
- HIGH INPUT IMPEDANCE J-FET INPUT STAGE
- INTERNAL FREQUENCY COMPENSATION
- LATCH UP FREE OPERATION
- HIGH SLEW RATE : 13 V/ μ s (typ)

DESCRIPTION


These circuits are high speed J-FET input quad operational amplifiers incorporating well matched, high voltage J-FET and bipolar transistors in a monolithic integrated circuit.

The devices feature high slew rates, low input bias and offset currents, and low offset voltage temperature coefficient.




PIN CONNECTIONS (Top views)

DIP14/CERDIP14
SO14



- | | |
|---------------------------|----------------------------|
| 1 - Output 1 | 8 - Output 3 |
| 2 - Inverting input 1 | 9 - Inverting input 3 |
| 3 - Non-inverting input 1 | 10 - Non-Inverting input 3 |
| 4 - V_{CC} | 11 - V_{CC} |
| 5 - Non-inverting input 2 | 12 - Non-Inverting input 4 |
| 6 - Inverting input 2 | 13 - Inverting input 4 |
| 7 - Output 2 | 14 - Output 4 |

LCC20



- | | |
|---------------------------|----------------------------|
| 1 - NC | 11 - NC |
| 2 - Output 1 | 12 - Output 3 |
| 3 - Inverting input 1 | 13 - Inverting input 3 |
| 4 - Non-inverting input 1 | 14 - Non-inverting input 3 |
| 5 - NC | 15 - NC |
| 6 - V_{CC} | 16 - V_{CC} |
| 7 - NC | 17 - NC |
| 8 - Non-inverting input 2 | 18 - Non-inverting input 4 |
| 9 - Inverting input 2 | 19 - Inverting input 4 |
| 10 - Output 2 | 20 - Output 4 |

ORDER CODES


Part Number	Temperature	Package
LF147GC	- 55 °C to + 125 °C	LCC
LF147AGC	- 55 °C to + 125 °C	LCC
LF147BGC	- 55 °C to + 125 °C	LCC
LF147J	- 55 °C to + 125 °C	CERDIP
LF147AJ	- 55 °C to + 125 °C	CERDIP
LF147BJ	- 55 °C to + 125 °C	CERDIP
LF247N	- 40 °C to + 105 °C	DIP14
LF247AN	- 40 °C to + 105 °C	DIP14
LF247BN	- 40 °C to + 105 °C	DIP14
LF247D	- 40 °C to + 105 °C	SO14
LF247AD	- 40 °C to + 105 °C	SO14
LF247BD	- 40 °C to + 105 °C	SO14
LF347N	0 °C to + 70 °C	DIP14
LF347AN	0 °C to + 70 °C	DIP14
LF347BN	0 °C to + 70 °C	DIP14
LF347D	0 °C to + 70 °C	SO14
LF347AD	0 °C to + 70 °C	SO14
LF347BD	0 °C to + 70 °C	SO14

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V _{CC}	Supply Voltage (note 1)	± 18	V
V _i	Input Voltage (note 3)	± 15	V
V _{CC}	Diff. Input Voltage (note 2)	± 30	V
P _{tot}	Power Dissipation	680	mW
	Output Short-circuit Duration (note 4)	Infinite	
T _{oper}	Operating Free Air Temperature Range	LF347, A, B LF247, A, B LF147, A, B	°C
T _{stg}	Storage Temperature Range	- 65 to 150	°C

- Notes :**
1. All voltage values, except differential voltage, are with respect to the zero reference level (ground) of the supply voltages where the zero reference level is the midpoint between V_{CC} and V_{CC}.
 2. Differential voltages are at the non-inverting input terminal with respect to the inverting input terminal.
 3. The magnitude of the input voltage must never exceed the magnitude of the supply voltage or 15 volts, whichever is less.
 4. The output may be shorted to ground or to either supply. Temperature and /or supply voltages must be limited to ensure that the dissipation rating is not exceeded.

SCHEMATIC (each amplifier)



Case	Outputs	Inverting Inputs	Non-inverting Inputs	V _{CC}	V _{CC}	N.C.
DIP14 SO14 CERDIP14	1, 7, 14, 8	2, 6, 13, 9	3, 5, 12, 10	4	11	
LCC20	2, 10, 12, 20	3, 9, 13, 19	4, 8, 14, 18	6	16	*

* LCC20 : Other pins are not connected.

ELECTRICAL CHARACTERISTICS

$V_{CC} = \pm 15\text{ V}$ (unless otherwise specified)

LF147, LF147B, LF147A $-55 \leq T_{amb} \leq +125\text{ }^\circ\text{C}$

LF247, LF247B, LF247A $-40 \leq T_{amb} \leq +105\text{ }^\circ\text{C}$







LF247, LF247B, LF247A $0 \leq T_{amb} \leq +70\text{ }^\circ\text{C}$

Symbol	Parameter	LF147A, B LF247A, B LF347A, B			LF147 LF247 LF347			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	
V_{io}	Input Offset Voltage $T_{amb} = 25\text{ }^\circ\text{C}$ ($R_S < 10\text{ k}\Omega$) LF147B, LF247B, LF347B LF147A, LF247A, LF347A $T_{min} \leq T_{amb} \leq T_{max}$ LF147B, LF247B, LF347B LF147A, LF247A, LF347A		3 1	5 2		3 13	8	mV
DV_{io}	Input Offset Voltage Drift		10			10		$\mu\text{V}/^\circ\text{C}$
I_{io}	Input Offset Current * $T_{amb} = 25\text{ }^\circ\text{C}$ $T_{min} \leq T_{amb} \leq T_{max}$		5	50 4		5 4	50	pA nA
I_{ib}	Input Bias Current * $T_{amb} = 25\text{ }^\circ\text{C}$ $T_{min} \leq T_{amb} \leq T_{max}$		30	200 20		30 20	200	pA nA
A_{vd}	Large Signal Voltage Gain ($R_L > 2\text{ k}\Omega$, $V_o = \pm 10\text{ V}$) $T_{amb} = 25\text{ }^\circ\text{C}$ $T_{min} \leq T_{amb} \leq T_{max}$	50 25	200		50 25	200		V/mV
SVR	Supply Voltage Rejection Ratio ($R_S < 10\text{ k}\Omega$) $T_{amb} = 25\text{ }^\circ\text{C}$ $T_{min} \leq T_{amb} \leq T_{max}$	80 80	86		80 80	86		dB
I_{cc}	Supply Current, per Amp, no Load $T_{amb} = 25\text{ }^\circ\text{C}$ $T_{min} \leq T_{amb} \leq T_{max}$		1.4	2.5 2.5		1.4	2.5 2.5	mA
V_i	Input Voltage Range $T_{amb} = 25\text{ }^\circ\text{C}$ $T_{min} \leq T_{amb} \leq T_{max}$	-11		+11	-11		+11	V
CMR	Common Mode Rejection Ratio ($R_S < 10\text{ k}\Omega$) $T_{amb} = 25\text{ }^\circ\text{C}$ $T_{min} \leq T_{amb} \leq T_{max}$	80 80	86		70 70	86		dB
I_{os}	Output Short-circuit Current $T_{amb} = 25\text{ }^\circ\text{C}$ $T_{min} \leq T_{amb} \leq T_{max}$	10 10	40	60 60	10 10	40	60 60	mA
$\pm V_{opp}$	Output Voltage Swing $T_{amb} = 25\text{ }^\circ\text{C}$ $T_{min} \leq T_{amb} \leq T_{max}$		11 12 11 12	12 13.5		11 12 11 12	12 13.5	V
S_{vo}	Slew-rate ($V_i = 10\text{ V}$, $R_L = 2\text{ k}\Omega$) $C_L \leq 100\text{ pF}$, $T_{amb} = 25\text{ }^\circ\text{C}$, unity gain		12	16		12	16	V/ μs


* The input bias currents are junction leakage currents which approximately double for every 10 °C increase in the junction temperature.

ELECTRICAL CHARACTERISTICS (continued)


Symbol	Parameter	LF147A, B LF247A, B LF347A, B			LF147 LF247 LF347			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	
t_r	Rise Time ($V_i = 20$ mV, $R_L = 2$ k Ω) $C_L = 100$ pF, $T_{amb} = 25$ °C, unity gain		0.1			0.1		μ s
K_{ov}	Overshoot ($V_i = 20$ mV, $R_L = 2$ k Ω) $C_L \leq 100$ pF, $T_{amb} = 25$ °C, unity gain)		10			10		%
GBP	Gain Bandwidth Product ($f = 100$ kHz, $T_{amb} = 25$ °C) $V_{in} = 10$ mV, $R_L = 2$ k Ω , $C_L = 100$ pF)	3.3	4.0	5.0	3.3	4.0	5.0	MHz
R_i	Input Resistance ($T_{amb} = 25$ °C)		10^{12}			10^{12}		Ω
THD	Total Harmonic Distortion ($f = 1$ kHz, $A_v = 20$ dB, $R_L = 2$ k Ω) $C_L \leq 100$ pF, $T_{amb} = 25$ °C, $V_o = 2$ V $_{pp}$)		0.01			0.01		%
V_n	Equivalent Input Noise Voltage ($f = 1$ kHz, $R_g = 100$ Ω)		15			15		nV/ \sqrt{Hz}
ϕ_m	Phase Margin		45			45		Degrees
V_{o1}/V_{o2}	Channel Separation $A_{vd} = 100$, $T_{amb} = 25$ °C		120			120		dB




INPUT BIAS CURRENT VERSUS FREE-AIR TEMPERATURE




LARGE SIGNAL DIFFERENTIAL VOLTAGE AMPLIFICATION VERSUS FREE-AIR TEMPERATURE




LARGE SIGNAL DIFFERENTIAL VOLTAGE AMPLIFICATION AND PHASE SHIFT VERSUS FREQUENCY




TOTAL POWER DISSIPATION VERSUS FREE-AIR TEMPERATURE




SUPPLY CURRENT PER AMPLIFIER VERSUS FREE-AIR TEMPERATURE




SUPPLY CURRENT PER AMPLIFIER VERSUS SUPPLY VOLTAGE







E88LF347-14




E88LF347-15



E88LF347-16



E88LF347-17



E88LF347-18

PARAMETER MEASUREMENT INFORMATION

Figure 1 : Voltage Follower.






Figure 2 : Gain-of-10 Inverting Amplifier.




AUDIO DISTRIBUTION AMPLIFIER ($f_o = 100 \text{ KHz}$)

Figure 3 : Voltage Follower.




TYPICAL APPLICATION


POSITIVE FEEDBACK BANDPASS FILTER



OUTPUT A




OUTPUT B




PACKAGE MECHANICAL DATA


14 PINS – PLASTIC DIP OR CERDIP



14 PINS – PLASTIC MICROPACKAGE SO



20 PINS – TRICECOP (LCC)




J-FET INPUT SINGLE OP-AMPS

- LOW POWER CONSUMPTION
- WIDE COMMON-MODE AND DIFFERENTIAL VOLTAGE RANGE
- LOW INPUT BIAS AND OFFSET CURRENT
- OUTPUT SHORT-CIRCUIT PROTECTION
- HIGH INPUT IMPEDANCE J-FET INPUT STAGE
- INTERNAL FREQUENCY COMPENSATION
- LATCH UP FREE OPERATION
- HIGH SLEW RATE : 13 V/ μ s (typ)


DESCRIPTION

These circuits are high speed J-FET input single operational amplifiers incorporating well matched, high voltage J-FET and bipolar transistors in a monolithic integrated circuit.


The devices feature high slew rates, low input bias and offset currents, and low offset voltage temperature coefficient.




PIN CONNECTIONS (Top views)

TO99


- 1 - Balance
- 2 - Inverting input
- 3 - Non-inverting input
- 4 - V_{CC}^-
- 5 - Balance
- 6 - Output
- 7 - V_{CC}^-
- 8 - NC

**DIP8
SO8**


- 1 - NC
- 2 - Balance
- 3 - NC
- 4 - NC
- 5 - Inverting input
- 6 - NC
- 7 - Non-inverting input
- 8 - NC
- 9 - NC
- 10 - V_{CC}^-

LCC20


- 11 - NC
- 12 - Balance
- 13 - NC
- 14 - NC
- 15 - Output
- 16 - NC
- 17 - V_{CC}^+
- 18 - NC
- 19 - NC
- 20 - NC

ORDER CODES


Part Number	Temperature	Package
LF151GC	- 55 °C to + 125 °C	LCC
LF151AGC	- 55 °C to + 125 °C	LCC
LF151BGC	- 55 °C to + 125 °C	LCC
LF151H	- 55 °C to + 125 °C	METAL CAN
LF151AH	- 55 °C to + 125 °C	METAL CAN
LF151BH	- 55 °C to + 125 °C	METAL CAN
LF251N	- 40 °C to + 105 °C	DIP8
LF251AN	- 40 °C to + 105 °C	DIP8
LF251BN	- 40 °C to + 105 °C	DIP8
LF251D	- 40 °C to + 105 °C	SO8
LF251AD	- 40 °C to + 105 °C	SO8
LF251BD	- 40 °C to + 105 °C	SO8
LF351N	0 °C to + 70 °C	DIP8
LF351AN	0 °C to + 70 °C	DIP8
LF351BN	0 °C to + 70 °C	DIP8
LF351D	0 °C to + 70 °C	SO8
LF351AD	0 °C to + 70 °C	SO8
LF351BD	0 °C to + 70 °C	SO8

ABSOLUTE MAXIMUM RATINGS


Symbol	Parameter	Value	Unit
V _{CC}	Supply Voltage (note 1)	± 18	V
V _i	Input Voltage (note 3)	± 15	V
V _{CC}	Diff. Input Voltage (note 2)	± 30	V
P _{tot}	Power Dissipation	680	mW
	Output Short-circuit Duration (note 4)	Infinite	
T _{oper}	Operating Free Air Temperature Range	LF351, A, B LF251, A, B LF151, A, B	°C
		0 to 70 - 40 to 105 - 55 to 125	
T _{stg}	Storage Temperature Range	- 65 to 150	°C

- Notes :**
1. All voltage values, except differential voltage, are with respect to the zero reference level (ground) of the supply voltages where the zero reference level is the midpoint between V_{CC} and V_{CC}.
 2. Differential voltages are at the non-inverting input terminal with respect to the inverting input terminal.
 3. The magnitude of the input voltage must never exceed the magnitude of the supply voltage or 15 volts, whichever is less.
 4. The output may be shorted to ground or to either supply. Temperature and /or supply voltages must be limited to ensure that the dissipation rating is not exceeded.

SCHEMATIC DIAGRAM



INPUT OFFSET VOLTAGE NULL CIRCUITS



E88LF151-01

Case	Balance	Inverting Input	Non-inverting Input	Output	V _{CC} ⁺	V _{CC} ⁻	N.C.
DIP8 SO8 TO99	1, 5	2	3	6	7	4	8
LCC20	2, 12	5	7	15	17	10	*

* LCC20 : Other pins are not connected.

ELECTRICAL CHARACTERISTICS

$V_{CC} = \pm 15$ V (unless otherwise specified)

LF151, LF151A, LF151B $-55 \leq T_{amb} \leq +125$ °C

LF251, LF251A, LF251B $-40 \leq T_{amb} \leq +105$ °C



LF351, LF351A, LF351B $0 \leq T_{amb} \leq +70$ °C







Symbol	Parameter	LF151A, B LF251A, B LF351A, B			LF151 LF251 LF351			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	
V_{io}	Input Offset Voltage ($R_S < 10$ k Ω) $T_{amb} = 25$ °C LF151B, LF251B, LF351B LF151A, LF251A, LF351A $T_{min} \leq T_{amb} \leq T_{max}$ LF151B, LF251B, LF351B LF151A, LF251A, LF351A	3 1	5 2 9 5			3 8		mV
DV_{io}	Input Offset Voltage Drift		10			10		μ V/°C
I_{io}	Input Offset Current * $T_{amb} = 25$ °C $T_{min} \leq T_{amb} \leq T_{max}$		5	50 4		5 50 4		pA nA
I_{ib}	Input Bias Current * $T_{amb} = 25$ °C $T_{min} \leq T_{amb} \leq T_{max}$		20	200 20		20 200 20		pA nA
A_{vd}	Large Signal Voltage Gain ($R_L > 2$ k Ω , $V_o = \pm 10$ V) $T_{amb} = 25$ °C $T_{min} \leq T_{amb} \leq T_{max}$	50 25	200		50 25	200		V/mV
SVR	Supply Voltage Rejection Ratio ($R_S < 10$ k Ω) $T_{amb} = 25$ °C $T_{min} \leq T_{amb} \leq T_{max}$	80 80	86		80 80	86		dB
I_{cc}	Supply Current, no Load $T_{amb} = 25$ °C $T_{min} \leq T_{amb} \leq T_{max}$		1.4	2.5 2.5		1.4 2.5 2.5		mA
V_i	Input Voltage Range $T_{amb} = 25$ °C $T_{min} \leq T_{amb} \leq T_{max}$	-11		+11	-11		+11	V
CMR	Common Mode Rejection Ratio ($R_S < 10$ k Ω) $T_{amb} = 25$ °C $T_{min} \leq T_{amb} \leq T_{max}$	80 80	86		70 70	86		dB
I_{os}	Output Short-circuit Current $T_{amb} = 25$ °C $T_{min} \leq T_{amb} \leq T_{max}$	10 10	40	60 60	10 10	40 60 60		mA
$\pm V_{opp}$	Output Voltage Swing $T_{amb} = 25$ °C $T_{min} \leq T_{amb} \leq T_{max}$		$R_L \geq 2$ k Ω 11 12 $R_L \geq 10$ k Ω 12 13.5 $R_L \geq 2$ k Ω 11 $R_L \geq 10$ k Ω 12			11 12 13.5 11 12		V
S_{vo}	Slew-rate ($V_i = 10$ V, $R_L = 2$ k Ω) $C_L \leq 100$ pF, $T_{amb} = 25$ °C, unity gain)	12	16		12	16		V/ μ s

* The input bias currents are junction leakage currents which approximately double for every 10 °C increase in the junction temperature.


ELECTRICAL CHARACTERISTICS (continued)

Symbol	Parameter	LF151A, B LF251A, B LF351A, B			LF151 LF251 LF351			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	
t_r	Rise Time ($V_i = 20$ mV, $R_L = 2$ k Ω) $C_L = 100$ pF, $T_{amb} = 25$ °C, unity Gain		0.1			0.1		μ s
K_{ov}	Overshoot ($V_i = 20$ mV, $R_L = 2$ k Ω) $C_L \leq 100$ pF, $T_{amb} = 25$ °C, unity gain)		10			10		%
GBP	Gain Bandwidth Product ($f = 100$ kHz, $T_{amb} = 25$ °C $V_{in} = 10$ mV, $R_L = 2$ k Ω , $C_L = 100$ pF)	3.3	4.0	5.0	3.3	4.0	5.0	MHz
R_i	Input Resistance ($T_{amb} = 25$ °C)		10^{12}			10^{12}		Ω
THD	Total Harmonic Distortion ($f = 1$ kHz, $A_v = 20$ dB, $R_L = 2$ k Ω) $C_L \leq 100$ pF, $T_{amb} = 25$ °C, $V_o = 2$ V _{pp})		0.01			0.01		%
V_n	Equivalent Input Noise Voltage ($f = 1$ kHz, $R_{\theta} = 100$ Ω)		15			15		nV/ \sqrt{Hz}
ϕ_m	Phase Margin		45			45		Degrees







LARGE SIGNAL DIFFERENTIAL VOLTAGE AMPLIFICATION AND PHASE SHIFT VERSUS FREQUENCY




TOTAL POWER DISSIPATION VERSUS FREE-AIR TEMPERATURE




SUPPLY CURRENT PER AMPLIFIER VERSUS FREE-AIR TEMPERATURE




SUPPLY CURRENT PER AMPLIFIER VERSUS SUPPLY VOLTAGE




COMMON MODE REJECTION RATIO VERSUS FREE-AIR TEMPERATURE




VOLTAGE FOLLOWER LARGE SIGNAL PULSE RESPONSE






E88LF151-16




E88LF151-17




E88LF151-18

TYPICAL APPLICATIONS

(0.5 Hz) SQUARE WAVE OSCILLATOR



HIGH Q NOTCH FILTER



PARAMETER MEASUREMENT INFORMATION

Figure 1 : Voltage Follower.






Figure 2 : Gain-of-10 Inverting Amplifier.




PACKAGE MECHANICAL DATA


8 PINS – PLASTIC DIP




8 PINS – PLASTIC MICROPACKAGE (SO)




TO99 – METAL CAN



20 PINS – TRICECOP (LCC)






J-FET INPUT DUAL OP-AMPS

- LOW POWER CONSUMPTION
- WIDE COMMON-MODE AND DIFFERENTIAL VOLTAGE RANGE
- LOW INPUT BIAS AND OFFSET CURRENT
- OUTPUT SHORT-CIRCUIT PROTECTION
- HIGH INPUT IMPEDANCE J-FET INPUT STAGE
- INTERNAL FREQUENCY COMPENSATION
- LATCH UP FREE OPERATION
- HIGH SLEW RATE : 13 V/ μ s (typ)

DESCRIPTION


The LF353 - 353A - 353B are high speed J-FET input dual operational amplifiers incorporating well matched, high voltage J-FET and bipolar transistors in a monolithic integrated circuit.

The devices feature high slew rates, low input bias and offset currents, and low offset voltage temperature coefficient.




PIN CONNECTIONS (Top views)

DIP8
SO8




- 1 - Output 1
- 2 - Inverting input 1
- 3 - Non-inverting input 1
- 4 - V_{CC}
- 5 - Non-inverting input 2
- 6 - Inverting input 2
- 7 - Output 2
- 8 - V_{CC}

TO99



LCC20



- 1 - NC
- 2 - Output 1
- 3 - NC
- 4 - NC
- 5 - Inverting input 1
- 6 - NC
- 7 - Non-inverting input 1
- 8 - NC
- 9 - NC
- 10 - V_{CC}
- 11 - NC
- 12 - Non-inverting input 2
- 13 - NC
- 14 - NC
- 15 - Inverting input 2
- 16 - NC
- 17 - Output 2
- 18 - NC
- 19 - NC
- 20 - V_{CC}

ORDER CODES

Part Number	Temperature	Package
LF153GC	- 55 °C to + 125 °C	LCC
LF153AGC	- 55 °C to + 125 °C	LCC
LF153BGC	- 55 °C to + 125 °C	LCC
LF153H	- 55 °C to + 125 °C	METAL CAN
LF153AH	- 55 °C to + 125 °C	METAL CAN
LF153BH	- 55 °C to + 125 °C	METAL CAN
LF253N	- 40 °C to + 105 °C	DIP8
LF253AN	- 40 °C to + 105 °C	DIP8
LF253BN	- 40 °C to + 105 °C	DIP8
LF253D	- 40 °C to + 105 °C	SO8
LF253AD	- 40 °C to + 105 °C	SO8
LF253BD	- 40 °C to + 105 °C	SO8
LF353N	0 °C to + 70 °C	DIP8
LF353AN	0 °C to + 70 °C	DIP8
LF353BN	0 °C to + 70 °C	DIP8
LF353D	0 °C to + 70 °C	SO8
LF353AD	0 °C to + 70 °C	SO8
LF353BD	0 °C to + 70 °C	SO8


ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V _{CC}	Supply Voltage (note 1)	± 18	V
V _I	Input Voltage (note 3)	± 15	V
V _{CC}	Diff. Input Voltage (note 2)	± 30	V
P _{tot}	Power Dissipation	680	mW
	Output Short-circuit Duration (note 4)	Infinite	
T _{oper}	Operating Free Air Temperature Range		°C
	LF353, A, B	0 to 70	
	LF253, A, B	- 40 to 105	
	LF153, A, B	- 55 to 125	
T _{stg}	Storage Temperature Range	- 65 to 150	°C

Notes : 1. All voltage values, except differential voltage, are with respect to the zero reference level (ground) of the supply voltages where the zero reference level is the midpoint between V_{CC} and V_{CC}.

- Differential voltages are at the non-inverting input terminal with respect to the inverting input terminal.
- The magnitude of the input voltage must never exceed the magnitude of the supply voltage or 15 volts, whichever is less.
- The output may be shorted to ground or to either supply. Temperature and /or supply voltages must be limited to ensure that the dissipation rating is not exceeded.

SCHEMATIC DIAGRAM



Case	Outputs	Non-inverting Inputs	Inverting Inputs	V _{CC}	V _{CC}	N.C.
DIP8 SO8 TO99	1, 7	3, 5	2, 6	4	8	
LCC20	2, 17	7, 12	5, 15	10	20	*

* LCC20 : Other pins are not connected.

ELECTRICAL CHARACTERISTICS

V_{cc} = ± 15 V (unless otherwise specified)

LF153, LF153A, LF153B - 55 ≤ T_{amb} ≤ + 125 °C


LF253, LF153A, LF253B - 40 ≤ T_{amb} ≤ + 105 °C

LF353, LF153A, LF353B 0 ≤ T_{amb} ≤ + 70 °C


Symbol	Parameter	LF153A, B LF253A, B LF353A, B			LF153 LF253 LF353			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	
V _{io}	Input Offset Voltage T _{amb} = 25 °C (R _s < 10 kΩ) LF153B, LF253B, LF353B LF153A, LF253A, LF353A T _{min} ≤ T _{amb} ≤ T _{max} LF153B, LF253B, LF353B LF153A, LF253A, LF353A	3 1	5 2			3	8	mV
DV _{io}	Input Offset Voltage Drift		10			10		μV/°C
I _{io}	Input Offset Current * T _{amb} = 25 °C T _{min} ≤ T _{amb} ≤ T _{max}		5	50 4		5	50 4	pA nA
I _{ib}	Input Bias Current * T _{amb} = 25 °C T _{min} ≤ T _{amb} ≤ T _{max}		20	200 20		20	200 20	pA nA
A _{vd}	Large Signal Voltage Gain (R _L > 2 kΩ, V _o = ± 10 V) T _{amb} = 25 °C T _{min} ≤ T _{amb} ≤ T _{max}	50 25	200		50 25	200		V/mV
SVR	Supply voltage Rejection Ratio (R _s < 10 kΩ) T _{amb} = 25 °C T _{min} ≤ T _{amb} ≤ T _{max}	80 80	86		80 80	86		dB
I _{cc}	Supply Current, per Amp, no Load T _{amb} = 25 °C T _{min} ≤ T _{amb} ≤ T _{max}		1.4	2.5 2.5		1.4	2.5 2.5	mA
V _i	Input Voltage Range T _{amb} = 25 °C T _{min} ≤ T _{amb} ≤ T _{max}	- 11		+ 11	- 11		+ 11	V
CMR	Common Mode Rejection Ratio (R _s < 10 kΩ) T _{amb} = 25 °C T _{min} ≤ T _{amb} ≤ T _{max}	80 80	86		70 70	86		dB
I _{os}	Output Short-circuit Current T _{amb} = 25 °C T _{min} ≤ T _{amb} ≤ T _{max}	10 10	40	60 60	10 10	40	60 60	mA
± V _{opp}	Output Voltage Swing T _{amb} = 25 °C R _L ≥ 2 kΩ R _L ≥ 10 kΩ T _{min} ≤ T _{amb} ≤ T _{max} R _L ≥ 2 kΩ R _L ≥ 10 kΩ	11 12 11 12	12 13.5		11 12 11 12	12 13.5		V
S _{vo}	Slew-rate (V _i = 10 V, R _L = 2 kΩ) C _L ≤ 100 pF, T _{amb} = 25 °C, unity gain)	12	16		12	16		V/μs

ELECTRICAL CHARACTERISTICS (continued)


Symbol	Parameter	LF153A, B LF253A, B LF353A, B			LF153 LF253 LF353			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	
t_r	Rise Time ($V_I = 20\text{ mV}$, $R_L = 2\text{ k}\Omega$) $C_L = 100\text{ pF}$, $T_{amb} = 25\text{ }^\circ\text{C}$, unity Gain		0.1			0.1		μs
K_{OV}	Overshoot ($V_I = 20\text{ mV}$, $R_L = 2\text{ k}\Omega$) $C_L \leq 100\text{ pF}$, $T_{amb} = 25\text{ }^\circ\text{C}$, unity gain)		10			10		%
GBP	Gain Bandwidth Product ($f = 100\text{ kHz}$, $T_{amb} = 25\text{ }^\circ\text{C}$) $V_{in} = 10\text{ mV}$, $R_L = 2\text{ k}\Omega$, $C_L = 100\text{ pF}$)	3.3	4.0	5.0	3.3	4.0	5.0	MHz
R_i	Input Resistance ($T_{amb} = 25\text{ }^\circ\text{C}$)		10^{12}			10^{12}		Ω
THD	Total Harmonic Distortion ($f = 1\text{ kHz}$, $A_v = 20\text{ dB}$, $R_L = 2\text{ k}\Omega$) $C_L < 100\text{ pF}$, $T_{amb} = 25\text{ }^\circ\text{C}$, $V_o = 2\text{ V}_{pp}$)		0.01			0.01		%
V_n	Equivalent Input Noise Voltage ($f = 1\text{ kHz}$, $R_g = 100\text{ }\Omega$)		15			15		$\text{nV}/\sqrt{\text{Hz}}$
ϕ_m	Phase Margin		45			45		Degrees
V_{o1}/V_{o2}	Channel Separation $A_{vd} = 100$, $T_{amb} = 25\text{ }^\circ\text{C}$		120			120		dB




E88LF353-02




E88LF353-03




E88LF353-04



E88LF353-05




E88LF353-06




E88LF353-07


INPUT BIAS CURRENT VERSUS FREE-AIR TEMPERATURE




LARGE SIGNAL DIFFERENTIAL VOLTAGE AMPLIFICATION VERSUS FREE-AIR TEMPERATURE




LARGE SIGNAL DIFFERENTIAL VOLTAGE AMPLIFICATION AND PHASE SHIFT VERSUS FREQUENCY




TOTAL POWER DISSIPATION VERSUS FREE-AIR TEMPERATURE








SUPPLY CURRENT PER AMPLIFIER VERSUS FREE-AIR TEMPERATURE




SUPPLY CURRENT PER AMPLIFIER VERSUS SUPPLY VOLTAGE





TYPICAL APPLICATION
QUADRATURE OSCILLATOR



* These resistor values may be adjusted for a symmetrical output.

PARAMETER MEASUREMENT INFORMATION

Figure 1 : Voltage Follower.






Figure 2 : Gain-of-10 Inverting Amplifier.




PACKAGE MECHANICAL DATA

20 PINS – TRICECOP (LCC)



8 PINS – PLASTIC DIP





J-FET INPUT SINGLE OPERATIONAL AMPLIFIERS

- REPLACE HYBRID AND MODULE FET OP AMPS. RUGGED J-FETs ALLOW BLOW-OUT FREE HANDLING COMPARED WITH MOSFET INPUT DEVICES
- EXCELLENT FOR LOW NOISE APPLICATIONS USING EITHER HIGH OR LOW SOURCE IMPEDANCE VERY LOW I/F CORNER
- OFFSET VOLTAGE ADJUST DOES NOT DEGRADE DRIFT OR COMMON-MODE REJECTION AS IN MOST MONOLITHIC AMPLIFIERS
- NEW OUTPUT STAGE ALLOWS USE OF LARGE CAPACITIVE LOADS (10 000 pF) WITHOUT STABILITY PROBLEMS
- INTERNAL COMPENSATION AND LARGE DIFFERENTIAL INPUT VOLTAGE CAPABILITY

TYPICAL APPLICATIONS

- PRECISION HIGH SPEED INTEGRATORS
- FAST D/A AND A/D CONVERTERS
- HIGH IMPEDANCE BUFFERS
- WIDEBAND, LOW NOISE, LOW DRIFT AMPLIFIERS
- LOGARITHMIC AMPLIFIERS
- PHOTOCELL AMPLIFIERS
- SAMPLE AND HOLD CIRCUITS

DESCRIPTION

These circuits are monolithic J-FET input operational amplifiers incorporating well matched high voltage J-FETs on the same chip with standard bipolar transistors.


These amplifiers feature low input bias and offset currents, low input offset voltage and input offset voltage drift, coupled with offset adjust which does not degrade drift or common-jode rejection.

The devices are also designed for high, slew rate, wide bandwidth, extremely fast settling time, low voltage and current noise and a low I/f noise corner.

ORDER CODES

Part Number	Temperature Range	Package			
		N	D	H	GC
LF355/LF356, LF357	0 °C to + 70 °C	•	•		
LF255/LF256, LF257	- 40 °C to + 105 °C	•	•		
LF155/LF156, LF157	- 55 °C to + 125 °C	•		•	•

Note : Hi-Rel versions available
Examples : LF355 N, LF155 H



PIN CONNECTIONS (Top views)

TO-99

1 - Offset null
2 - Inverting input
3 - Non-inverting input
4 - V_{CC}

DIP8 SO8

5 - Offset null
6 - Output
7 - V_{CC}
8 - NC

LCC20


1 - NC
2 - Offset null
3 - NC
4 - NC
5 - Inverting input
6 - NC
7 - Non-inverting input
8 - NC
9 - NC
10 - V_{CC}

11 - NC
12 - Offset null
13 - NC
14 - NC
15 - Output
16 - NC
17 - V_{CC}
18 - NC
19 - NC
20 - NC

MAXIMUM RATINGS

Symbol	Parameter	LF355, A LF356, A LF357, A	LF255 LF256 LF257	LF155, A LF156, A LF157, A	Unit
V _{CC}	Supply Voltage	± 18	± 22	± 22	V
V _{ID}	Differential Input Voltage	± 30	± 40	± 40	V
V _I	Input Voltage (note 2)	± 16	± 20	± 20	V
	Output Short-circuit Duration	Continuous	Continuous	Continuous	
P _{tot}	Power Dissipation	500	570	670	mW
T _{oper}	Operating Free-air, Temperature Range	0 to + 70	- 40 to + 105	- 55 to + 125	°C
T _{stg}	Storage Temperature Range	- 65 to + 150	- 65 to + 150	- 65 to + 150	°C

SCHEMATIC DIAGRAM



Case	Offset Null	Inverting Input	Non-inverting Input	V _{CC}	V _{CC}	Output	N. C.
DIP8 SO8	1, 5	2	3	4	7	6	8
LCC20	2, 12	5	7	10	17	15	*

* LCC20 : Other pins are not connected.

ELECTRICAL CHARACTERISTICS

LF155, LF156, LF157 :- 55 °C ≤ T_{amb} ≤ + 125 °C, ± 15V ≤ V_{CC} ≤ ± 20V (note 3)
LF155A, LF156A, LF157A :- 55 °C ≤ T_{amb} ≤ + 125 °C, ± 15V ≤ V_{CC} ≤ ± 20V (note 3)
LF255, LF256, LF257 :- 40 °C ≤ T_{amb} ≤ + 105 °C, ± 15V ≤ V_{CC} ≤ ± 20V (note 3)
 (Unless otherwise specified).

Symbol	Parameter	LF155, LF156, LF157 LF255, LF256, LF257			LF155A, 156A, 157A			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	
V _{IO}	Input Offset Voltage (R _S = 50 Ω) T _{amb} = + 25 °C T _{min} ≤ T _{amb} ≤ T _{max} LF155, LF156, LF157 LF255, LF256, LF257		3	5 7 6.5		1	2 2.5	mV
I _{IO}	Input Offset Current (note 5) T _I = + 25 °C T _I ≤ T _{max} LF155, LF156, LF157 LF255, LF156, LF257		3	20 20 1		3	10 10	pA nA
I _{IB}	Input Bias Current (note 5) T _I = + 25 °C T _I ≤ T _{max} LF155, LF156, LF157 LF255, LF256, LF257		30	100 50 5		30	50 25	pA nA
A _{VD}	Large Signal Voltage Gain (V _{CC} = ± 15 V, V _{OPP} = ± 10 V, R _L = 20 KΩ) T _{amb} = + 25 °C T _{min} ≤ T _{amb} ≤ T _{max}	50 25	200		50 25	200		V/mV
SVR	Supply Voltage Rejection Ratio (note 6)	85	100		85	100		dB
I _{CC}	Supply Current (V _{CC} = ± 15 V, T _{amb} = + 25 °C) LF155, LF255 LF156, LF256 LF157, LF257		2 5 5	4 7 7		2 5 5	4 7 7	mA
α V _{ID}	Temperature Coefficient of Input Offset Voltage (R _S = 50 Ω) - Note 4		5			3	5	μV/°C
αV _{IO} /V _{IO}	Change in Average Temperature Coefficient with V _{IO} adjust R _S = 50 Ω		0.5			0.5		μV/°C per mV
V _I	Input Voltage Range (V _{CC} = ± 15 V)	± 11	± 15.1 - 12		± 11	± 15.1 - 12		V
CMR	Common-mode Rejection Ratio	85	100		85	100		dB
V _{OPP}	Output Voltage Swing (V _{CC} = ± 15 V) R _L = 10 KΩ R _L = 2 KΩ	± 12 ± 10	± 13 ± 12		± 12 ± 10	± 13 ± 12		V
GB _p	Gain-bandwidth Product (V _{CC} = + 15 V, T _{amb} = + 25 °C) LF155, LF255 LF156, LF256 LF157, LF257		2.5 5 20		4 15	2.5 4.5 20		MHz
S _{VO}	Slew Rate (V _{CC} = ± 15 V, T _{amb} = + 25 °C) A _V = 1 LF155, LF255 LF156, LF256 A _V = 5 LF157, LF257	7.5 30	5 12 50		3 10 40	5 12 50		V/μs
R _I	Input Resistance (T _I = + 25 °C)		10 ¹²			10 ¹²		Ω
C _I	Input Capacitance (V _{CC} = ± 15 V, T _{amb} = + 25 °C)		3			3		pF
V _n	Equivalent Input Noise Voltage (V _{CC} = ± 15 V, T _{amb} = + 25 °C, R _S = 100 Ω) f = 1000 Hz LF155 LF255 LF156, LF157 LF256, LF257 f = 100 Hz LF155 LF255 LF156, LF157 LF256, LF257		25 20 12 15 20 25 12 15			20 15 25 15		nV/√Hz
I _n	Equivalent Input Noise Current (V _{CC} = ± 15 V, T _{amb} = + 25 °C, f = 100 Hz or f = 1000 Hz)		0.01			0.01		pA/√Hz
t _s	Settling Time (V _{CC} = ± 15 V, T _{amb} = + 25 °C) - Note 7 LF155, LF255 LF156, LF256 LF157, LF257		4			1.5 4		1.5

ELECTRICAL CHARACTERISTICS

LF355, LF356, LF357 : 0 °C ≤ T_{amb} ≤ + 70 °C, V_{CC} = ± 15V

LF355A, LF356A, LF357A : 0 °C ≤ T_{amb} ≤ + 70 °C, ± 15V ≤ V_{CC} ≤ ± 18V (note 3)

(Unless otherwise specified).

Symbol	Parameter	LF355, LF356, LF357			LF355A, 356A, 357A			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	
V _{IO}	Input Offset Voltage (R _S = 50 Ω) T _{amb} = + 25 °C T _{min} ≤ T _{amb} ≤ T _{max}		3	10 13		1	2 2.3	mV
I _{IO}	Input Offset Current (note 5) T _I = + 25 °C T _I ≤ + 70 °C		3	50 2		3	10 1	pA nA
I _B	Input Bias Current (note 5) T _I = + 25 °C T _I = + 70 °C		30	200 8		30	50 5	pA nA
A _{VD}	Large Signal Voltage Gain (V _{CC} = ± 15 V, V _{OPP} = ± 10 V, R _L = 2 KΩ) T _{amb} = + 25 °C T _{min} ≤ T _{amb} ≤ T _{max}	25 15	200		50 25	200		V/mV
SVR	Supply Voltage Rejection Ratio (note 6)	80	100		85	100		dB
I _{CC}	Supply Current (V _{CC} = ± 15 V, T _{amb} = + 25 °C) LF355 LF356, LF357		2 5	4 10		2 5	4 10	mA
α V _{IO}	Temperature Coefficient of Input Offset Voltage (R _S = 50 Ω) - Note 4		5			3	5	μV/°C
αV _{IO} /I _{IO}	Change in Average Temperature Coefficient with V _{IO} Adjust R _S = 50 Ω		0.5			0.5		μV/°C per mV
V _I	Input Voltage Range (V _{CC} = ± 15 V)	± 10	± 15.1 - 12		± 11	± 15.1 - 12		V
CMR	Common-mode Rejection Ratio	85	100		85	100		dB
V _{OPP}	Output Voltage Swing (V _{CC} = ± 15 V) R _L = 10 KΩ R _L = 2 KΩ	± 12 ± 10	± 13 ± 12		± 12 ± 10	± 13 ± 12		V
GB _p	Gain-bandwidth Product (V _{CC} = ± 15 V, T _{amb} = + 25 °C) LF355 LF356 LF357		2.5 5 20		4 15	2.5 4.5 20		MHz
S _{VO}	Slew Rate (V _{CC} = ± 15 V, T _{amb} = + 25 °C) A _v = 1 LF355 LF356 LF357 A _v = 5		5 12 50		3 10 40	5 12 50		V/μs
R _I	Input Resistance (T _I = + 25 °C)		10 ¹²			10 ¹²		Ω
C _I	Input Capacitance (V _{CC} = ± 15 V, T _{amb} = + 25 °C)		3			3		pF
V _n	Equivalent Input Noise Voltage (V _{CC} = ± 15 V, T _{amb} = + 25 °C, R _S = 100Ω) f = 1000 Hz LF355 LF356, LF357 f = 100 Hz LF355 LF356, LF357		20 12 25 15			20 12 25 15		nV/√Hz
I _n	Equivalent Input Noise Current (V _{CC} = ± 15 V, T _{amb} = + 25 °C, f = 100 Hz or f = 1000 Hz)		0.01			0.01		pA/√Hz
t _s	Settling Time (V _{CC} = ± 15 V, T _{amb} = + 25 °C) Note 7 LF355 LF356, LF357		4 1.5			4 1.5		μs

- Notes :**
- The CB package must be derated based on a thermal resistance of 150 °C/W junction ambient or 45 °C/W junction to case ; for the DIP package, the device must be derated based on thermal resistance of 175 °C/W junction to ambient.
 - Unless otherwise specified the absolute maximum negative input voltage is equal to the negative power supply voltage.
 - For the LF155, A, LF156, A, LF157, A these specifications apply for ± 15 ≤ V_{CC} ≤ ± 20 V, - 55 °C ≤ T_{amb} ≤ + 125 °C and T_{high} = + 125 °C unless otherwise stated.
For the LF255, A, LF256, A, LF257, A these specifications apply for ± 15 V ≤ V_{CC} ≤ ± 20 V, - 40 °C ≤ T_{amb} ≤ + 105 °C and T_{high} = + 105 °C unless otherwise stated.
For the LF355, A, LF356, A, LF357, A these specifications apply for ± 15 V ≤ V_{CC} ≤ ± 20 V, 0 °C ≤ T_{amb} ≤ + 70 °C and T_{high} = + 70 °C, unless otherwise stated.

- Notes :**
4. The temperature coefficient of the adjusted input offset voltage changes only a small amount (0.5 $\mu\text{V}/^\circ\text{C}$ typically) for each mV of adjustment from its original unadjusted value. Common-mode rejection and open loop voltage gain are also unaffected by offset adjustment.
 5. The input bias currents are junction leakage currents which approximately double for every 10 $^\circ\text{C}$ increase in the junction temperature T_j . Due to limited production test time, the input bias current measured is correlated to junction temperature. In a normal operation the junction temperature rises above the ambient temperature as a result of internal power dissipation, $P_{\text{tot}} \cdot T_j = T_{\text{amb}} + R_{\theta(j-a)} \times P_{\text{tot}}$ where $R_{\theta(j-a)}$ is the thermal resistance from junction to ambient. Use of a heatsink is recommended if input currents are to be kept to a minimum.
 6. Supply voltage rejection is measured for both supply magnitudes increasing or decreasing simultaneous, in accordance with common practice.
 7. Settling time is defined here, for a unity gain inverter connection using 2 k Ω resistors for the LF155, LF156 series. It is the time required for the error voltage (the voltage at the inverting input pin on the amplifier) to settle to within 0.01 % of its final value from the time a 10 V step input is applied to the inverter. For the LF157 series $A_v = -5$, the feedback resistor from output to input is 2 k Ω and the output step is 10 V.

APPLICATION HINTS

The LF155, LF156, LF157 series are op amps with J-FET input devices. These JFETs have large reverse breakdown voltages from gate to source or drain eliminating the need of clamps across the inputs. Therefore large differential input voltages can easily be accommodated without a large increase of input currents. The maximum differential input voltage is independent of the supply voltage. However, neither of the negative input voltages should be allowed to exceed the negative supply as this will cause large currents to flow which can result in a destroyed unit.

Exceeding the negative common-mode limit on either input will cause a reversal of the phase to the output and force the amplifier output to the corresponding high or low state. Exceeding the negative common-mode limit on both inputs will force the amplifier output to a high state. In neither case does a latch occur since raising the input back within the common-mode range again puts the input stage and thus the amplifier in a normal operating mode.

Exceeding the positive common-mode limit on a single input will not change the phase of the output however, if both inputs exceed the limit, the output of the amplifier will be forced to a high state.

These amplifiers will operate with the common-mode input voltage equal to the positive supply. In fact, the common-mode voltage can exceed the positive supply by approximately 100 mV independent of supply voltage and over the full operating temperature range. The positive supply can therefore be used as a reference on an input as, for example, in a supply current monitor and/or limiter.

Precautions should be taken to ensure that the power supply for the integrated circuit never becomes

reversed in polarity or that the unit is not inadvertently metallated backwards in a socket as an unlimited current surge through the resulting forward diode within the IC could cause fusing of the internal conductors and result in a destroyed unit.

Because these amplifiers are JFET rather than MOS-FET input op amps they do not require special handling.


All of the bias currents in these amplifiers are set by FET current sources. The drain currents for the amplifiers are therefore essentially independent of supply voltages.

As with most amplifiers, care should be taken with lead dress, components placement and supply decoupling in order to ensure stability. For example, resistors from the output to an input should be placed with the body close to the input to minimize "pickup" and maximize the frequency of the feedback pole by minimizing the capacitance from the input to ground.

A feedback pole is created when the feedback around any amplifier is resistive. The parallel resistance and capacitance from the input of the device (usually the inverting input) to ac ground set the frequency of the pole. In many instances the frequency of this pole is much greater than the expected 3 dB frequency of the closed loop gain and consequently there is negligible effect on stability margin. However, if the feedback pole is less than approximately six times the expected 3 dB frequency a lead capacitor should be placed from the output to the input of the op amp. The value of that added capacitor should be such that the RC time constant of this capacitor and the resistance it parallels is greater than or equal to the original feedback pole time constant.


TYPICAL CIRCUITS

V_{IO} ADJUSTMENT




V_{IO} is adjusted with a 25 kΩ potentiometer. The potentiometer wiper is connected to V_{CC}.
 * CB-11, CB-98 pin configuration.

DRIVING CAPACITIVE LOADS




Due to a unique output stage design these amplifiers have the ability to drive large capacitive loads and still maintain stability.
 C_{L(max)} = 0.01 μF
 Overshoot ≤ 20%
 Settling time (t_s) = 5 μs

LARGE POWER BW AMPLIFIER




For distortion < 1% and a 20 V_{PP} V_O swing, power bandwidth is : 500 kHz.

SETTLING TIME TEST CIRCUIT




Settling time is tested with the LF155, LF156 connected as unity gain converter R₁ = 2 kΩ and LF157 connected for A_v = -5, R₁ = 0.4 kΩ.


TYPICAL CHARACTERISTICS




E88LF155-06




E88LF155-07




E88LF155-08



E88LF155-09




E88LF155-10




E88LF155-11


TYPICAL CHARACTERISTICS (continued)




E88LF155-12




E88LF155-13




E88LF155-14



E88LF155-15




E88LF155-16



E88LF155-17


TYPICAL CHARACTERISTICS (continued)

SMALL SIGNAL PULSE RESPONSE




TIME (0.5 μ s/DIV) E88LF155-18

LARGE SIGNAL PULSE RESPONSE




TIME (1 μ s/DIV) E88LF155-19

SMALL SIGNAL PULSE RESPONSE




TIME (0.5 μ s/DIV) E88LF155-20

LARGE SIGNAL PULSE RESPONSE




TIME (1 μ s/DIV) E88LF155-21

SMALL SIGNAL PULSE RESPONSE




TIME (0.1 μ s/DIV) E88LF155-22

LARGE SIGNAL PULSE RESPONSE




TIME (0.5 μ s/DIV) E88LF155-23


TYPICAL CHARACTERISTICS (continued)




E88LF155-24




E88LF155-25




E88LF155-26



E88LF155-27









E88LF155-28




E88LF155-29

TYPICAL CHARACTERISTICS (continued)




TYPICAL CHARACTERISTICS (continued)


EQUIVALENT INPUT NOISE VOLTAGE (EXPANDED SCALE)




OUTPUT IMPEDANCE




EQUIVALENT INPUT NOISE VOLTAGE




OUTPUT IMPEDANCE



UNDISTORTED OUTPUT VOLTAGE SWING




OUTPUT IMPEDANCE




PACKAGE MECHANICAL DATA


8 PINS – PLASTIC DIP




8 PINS – PLASTIC MICROPACKAGE (SO)



T0-99 – METAL CAN



20 PINS – TRICECOP (LCC)




SINGLE OPERATIONAL AMPLIFIERS

	LM101A LM201A	LM301A
■ INPUT OFFSET VOLTAGE	0.2 mV	2 mV
■ INPUT BIAS CURRENT	25 nA	70 nA
■ INPUT OFFSET CURRENT	1.5 nA	2 nA
■ SLEW RATE AS INVERTING AMPLIFIER	10 V/μs	10 V/μs

DESCRIPTION

The LM101A is a general-purpose operational amplifier. This amplifier offers many features: supply voltages from ± 5 V to ± 20 V, low current drain, overload protection on the input and output, no latch-up when the common-mode range is exceeded, freedom from oscillations and compensation with a single 30 pF capacitor. It has advantages over internally compensated amplifiers in that the compensation can be tailored to the particular application: slew rates of 10 V/μs and bandwidths of 3.5 MHz can be easily achieved. In addition, the circuit can be used as a comparator with differential inputs up to ± 30 V. The output can be clamped at any desired level to make it compatible with logic circuits.




ORDER CODES

Part Number	Temperature Range	Package				
		H	N	J	GC	D
LM101A	- 55 to + 125 °C	•	•	•	•	•
LM201A	- 40 to + 105 °C	•	•	•	•	•
LM301A	0 to + 70 °C	•	•	•	•	•

Note : Hi-Rel Versions Available
Examples : LM101AH, LM201AN


PIN CONNECTIONS (top views)



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value			Unit	
		LM101A	LM201A	LM301A		
V _{CC}	Supply Voltage	± 22	± 22	± 22	V	
V _{ID}	Differential Input Voltage	± 30	± 30	± 30	V	
V _I	Input Voltage	± 15	± 15	± 15	V	
	Output Short-circuit Duration	Indefinite for T _{amb} = + 70 °C		Indefinite for T _{amb} = +55 °C		
P _{tot}	Power Dissipation	N.J.H. Suffix GC Suffix D Suffix	500 665	500 300	500 300	mW
T _{oper}	Operating Free-air Temperature Range	- 55 to + 125	- 40 to + 105	0 to + 70	°C	
T _{stg}	Storage Temperature Range	- 65 to + 150	- 65 to + 150	- 65 to + 150	°C	

SCHEMATIC DIAGRAM



Case	Balance/Comp. 1	Inverting Input	Non-Inverting Input	V _{CC}	V _{CC}	Output	Balance	Comp. 2
TO99	1	2	3	4	7	6	5	8
DIP8 CERDIP8 SO8	1	2	3	4	7	6	5	8
LCC20*	2	5	7	10	17	15	12	20

* LCC20 : Other pins not connected.

ELECTRICAL CHARACTERISTICS


LM301A : 0 °C < T_{amb} < + 70 °C, ± 5 V ≤ V_{CC} ≤ ± 20 V, C₁ = 30 pFLM201A : -40 °C < T_{amb} < + 105 °C, ± 5 V ≤ V_{CC} ≤ ± 20 V, C₁ = 30 pFLM101A : -55 °C < T_{amb} < + 125 °C, ± 5 V ≤ V_{CC} ≤ ± 20 V, C₁ = 30 pF* => V_{CC} = ± 15 V

(unless otherwise specified)


Symbol	Parameter	LM101A/LM201A			LM301A			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	
V _{IO}	Input Offset Voltage (R _S ≤ 10 kΩ) T _{amb} = 25 °C T _{min} ≤ T _{amb} ≤ T _{max}		0.2	1 3		2	5 6	mV
I _{IB}	Input Bias Current T _{amb} = 25 °C T _{min} ≤ T _{amb} ≤ T _{max}		25	75 100		70	100 200	nA
I _{IO}	Input Offset Current T _{amb} = 25 °C T _{min} ≤ T _{amb} ≤ T _{max}		1.5	10 20		2	20 40	nA
A _{VD}	Large Signal Voltage Gain * (V _O = ± 10 V, R _L = 2 kΩ) T _{amb} = 25 °C T _{min} ≤ T _{amb} ≤ T _{max}	50 25	100		50 25	100		V/mV
SVR	Supply Voltage Rejection Ratio (R _S ≤ 10 kΩ) T _{amb} = 25 °C T _{min} ≤ T _{amb} ≤ T _{max}	80 80	96		80 80	96		dB
I _{CC}	Supply Current no Load T _{amb} = 25 °C T _{min} ≤ T _{amb} ≤ T _{max}		1.8	3 3		1.8	3 3	mA
V _I	Input Voltage Range (V _{CC} = ± 20 V) T _{amb} = 25 °C T _{min} ≤ T _{amb} ≤ T _{max}	- 15 - 15		+ 15 + 15	- 15 - 15		+ 15 + 15	V
CMR	Common Mode Rejection Ratio (R _S ≤ 10 kΩ) T _{amb} = 25 °C T _{min} ≤ T _{amb} ≤ T _{max}	80 80	96		80 80	96		dB
I _{OS}	Output Short-circuit Current * T _{amb} = 25 °C	10	30	50	10	30	50	mA
± V _{OPP}	Output Voltage Swing * T _{amb} = 25 °C T _{min} < T _{amb} < T _{max}		R _L = 10 kΩ 12 R _L = 2 kΩ 10 R _L = 10 kΩ 12 R _L = 2 kΩ 10	14 13		12 10 12 10	14 13	V

ELECTRICAL CHARACTERISTICS (continued)

Symbol	Parameter	LM101A/LM201A			LM301A			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	
S_{VO}	Slew Rate ($V_I = \pm 10$ V, $R_L = 2$ k Ω , $C_L < 100$ pF, $T_{amb} = 25$ °C, unity gain) * (note 1)	0.25	0.5		0.25	0.5		V/ μ s
t_r	Rise Time ($V_I = \pm 20$ mV, $R_L = 2$ k Ω , $C_L \leq 100$ pF, $T_{amb} = 25$ °C, unity gain) *		0.3			0.3		μ s
K_{OV}	Overshoot ($V_I = 20$ mV, $R_L = 2$ k Ω , $C_L \leq 100$ pF, $T_{amb} = 25$ °C, unity gain)		5			5		%
Z_i	Input Impedance, $T_{amb} = 25$ °C *	1.5	4		1.5	4		M Ω
R_O	Output Resistance, $T_{amb} = 25$ °C *		75			75		Ω
GBP	Gain Bandwidth Product * ($V_I = 10$ mV, $R_L = 2$ K Ω , $C_L \leq 100$ pF, $f = 100$ kHz, $T_{amb} = 25$ °C)	0.5	1	1.6	0.5	1	1.6	MHz
THD	Total Harmonic Distortion * ($f = 1$ kHz, $A_V = 20$ dB, $R_L = 2$ k Ω , $V_O = 2$ V $_{PP}$, $C_L \leq 100$ pF, $T_{amb} = 25$ °C)		0.015			0.015		%
V_n	Equivalent Input Noise Voltage ($f = 1$ kHz, $R_g = 100$ Ω) *		25			25		nV/ \sqrt{Hz}
DV_{IO}	Input Offset Voltage Drift ($T_{min} \leq T_{amb} \leq T_{max}$)		3	15		6	30	μ V/ $^{\circ}$ C
DI_{IO}	Input Offset Current Drift (25 °C $\leq T_{amb} \leq T_{max}$, $T_{min} \leq T_{amb} \leq 25$ °C)		10	100		10	100	pA/ $^{\circ}$ C




E88LM101-02




E88LM101-03


Note : 1. May be improved up to 10V/ μ s in inverting amplifier configuration (see basic diagram).




E88LM101-04



E88LM101-05




E88LM101-06




E88LM101-07

SINGLE POLE COMPENSATION



E88LM101-08


FEED FORWARD COMPENSATION



E88LM101-09

SINGLE POLE COMPENSATION


LARGE SIGNAL FREQUENCY RESPONSE



E88LM101-10


FEED FORWARD COMPENSATION

LARGE SIGNAL FREQUENCY RESPONSE




E88LM101-11

VOLTAGE FOLLOWER PULSE RESPONSE




E88LM101-12

INVERTER PULSE RESPONSE




E88LM101-13

INPUT BIAS CURRENT vs AMBIENT TEMPERATURE



E88LM101-14


INPUT NOISE CURRENT




E88LM101-15

BASIC DIAGRAMS


BALANCING CIRCUIT




ALTERNATE BALANCING CIRCUIT




SINGLE POLE COMPENSATION




FEEDFORWARD COMPENSATION



PROTECTING AGAINST GROSS FAULT CONDITIONS




COMPENSATING FOR STRAY INPUT CAPACITANCES OR LARGE FEEDBACK RESISTOR




BASIC DIAGRAMS (continued)

ISOLATING LARGE CAPACITIVE LOADS




VOLTAGE COMPARATOR FOR DRIVING RTL LOGIC OR HIGH CURRENT DRIVER




TYPICAL APPLICATIONS

SIMULATED INDUCTOR




FAST INVERTING AMPLIFIER WITH HIGH INPUT IMPEDANCE




TYPICAL APPLICATIONS (continued)


SINE WAVE OSCILLATOR



FAST AC/DC CONVERTER




INSTRUMENTATION AMPLIFIER




TYPICAL APPLICATIONS (continued)


VARIABLE CAPACITANCE MULTIPLIER



LOW FREQUENCY SQUARE WAVE GENERATOR




FAST HALF WAVE RECTIFIER




PACKAGE MECHANICAL DATA (continued)

8 PINS – PLASTIC DIP OR CERDIP



8 PINS – PLASTIC MICROPACKAGE (SO)



PRECISION SINGLE OPERATIONAL AMPLIFIERS


Outstanding characteristics of LM108A :

- INPUT OFFSET VOLTAGE : 0.5 mV MAXIMUM
- INPUT BIAS CURRENT : 3 nA MAXIMUM OVER FULL TEMPERATURE RANGE
- INPUT OFFSET CURRENT : 0.4 nA MAXIMUM OVER FULL TEMPERATURE RANGE
- POWER SUPPLY CURRENT : 600 μ A MAXIMUM
- GUARANTEED DRIFT CHARACTERISTICS
- SLEW RATE OF 10 V/ μ s AS INVERTING AMPLIFIER

DESCRIPTION

The LM108,A is a precision operational amplifier having specifications a factor ten better than FET amplifiers over a -55°C to $+125^{\circ}\text{C}$ temperature range. Selected units are available with offset voltages less than 1 mV and drifts less than $5\ \mu\text{V}/^{\circ}\text{C}$. This makes it possible to eliminate offset adjustments, in most cases.

The device operates with supply voltages from $\pm 2\ \text{V}$ to $\pm 20\ \text{V}$ (LM308 : $\pm 2\ \text{V}$ to $\pm 15\ \text{V}$) and has sufficient supply rejection to use unregulated supplies. Although the circuit is interchangeable with and uses the same compensation as the LM101A, an alternate compensation scheme can be used to make it particularly insensitive to power supply noise and to make supply bypass capacitors unnecessary.




ORDER CODES

Part Number	Temperature Range	Package				
		H	J	N	GC	D
LM108,A	-55 to $+125^{\circ}\text{C}$	•	•		•	
LM208,A	-40 to $+105^{\circ}\text{C}$	•		•		•
LM308,A	0 to $+70^{\circ}\text{C}$	•		•		•

Note : Hi-Rel Versions Available
Examples : LM108H, LM108AH, LM308N

PIN CONNECTIONS (top views)




ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	LM108, A	LM208, A	LM308, A	Unit
V _{CC}	Supply Voltage	± 22	± 22	± 22	V
V _I	Input Voltage (note 2)	± 15	± 15	± 15	V
I _{IO}	Input Offset Current (note 1)	± 10	± 10	± 10	mA
P _{tot}	Power Dissipation LM108GC, LM108AGC	500 665	500	500	mW
	Output Short-circuit Duration	Indefinite	Indefinite	Indefinite	
T _{oper}	Operating Free-air Temperature Range	- 55 to + 125	- 40 to + 105	0 to + 70	°C
T _{stg}	Storage Temperature Range	- 65 to + 150	- 65 to + 150	- 65 to + 125	°C

- Notes : 1. The inputs are shunted with back-to-back diodes for overvoltage protection. Therefore, excessive current will flow if a differential input voltage in excess of 1 V is applied between the inputs unless some limiting resistance is used.
 2. For supply voltages less than ± 15 V, the absolute maximum input voltage is equal to the supply voltage.

SCHEMATIC DIAGRAM



Case	Frequency Compens.	Inverting Input	Non-inverting Input	V _{CC}	V _{CC}	Output	N.C.
TO99/SO8 DIP CERDIP	1, 8	2	3	4	7	6	5
LCC20	2, 20	5	7	10	17	15	*

* LCC 20 : Other pins are not connected.

ELECTRICAL CHARACTERISTICS

LM308A : 0 °C ≤ T_{amb} < + 70 °C C₁ = 33 pF ±5 < V_{CC} < ±20 V
 LM208A : -40 °C ≤ T_{amb} < + 105 °C C₁ = 33 pF ±5 < V_{CC} < ±20 V
 LM108A : -55 °C ≤ T_{amb} < + 125 °C C₁ = 33 pF ±5 < V_{CC} < ±20 V
 * => V_{CC} = ± 15 V

Symbol	Parameter	LM108A / LM208A LM308A			Unit
		Min.	Typ.	Max.	
V _{IO}	Input Offset Voltage R _S ≤ 10 kΩ T _{amb} = 25 °C T _{min} ≤ T _{amb} ≤ T _{max}		0.3	0.5 0.75	mV
I _{IO}	Input Offset Current T _{amb} = 25 °C T _{min} ≤ T _{amb} ≤ T _{max}		0.05	0.2 0.4	nA
I _B	Input Bias Current T _{amb} = 25 °C T _{min} ≤ T _{amb} ≤ T _{max}		0.6	2 4 3 7	nA
A _{VD}	Large Signal Voltage Gain (V _O = ± 10 V, R _L = 2 kΩ) T _{amb} = 25 °C T _{min} ≤ T _{amb} ≤ T _{max}		80 60	300	V/mV
S _{VR}	Supply Voltage Rejection Ratio (R _S ≤ 10 KΩ) T _{amb} = 25 °C T _{min} ≤ T _{amb} ≤ T _{max}		96 96	110	dB
I _{CC}	Supply Current, no Load T _{amb} = 25 °C T _{min} ≤ T _{amb} ≤ T _{max}		0.3	0.6 0.6	mA
V _I	Input Voltage Range T _{amb} = 25 °C T _{min} ≤ T _{amb} ≤ T _{max}		- 14 - 14	+ 14 + 14	V
CMR	Common-mode Rejection Ratio (R _S ≤ 10 kΩ) T _{amb} = 25 °C T _{min} ≤ T _{amb} ≤ T _{max}		96 96	110	dB
I _{OS}	Output Short-circuit Current T _{amb} = 25 °C		3	10 20	mA
± V _{OPP}	Output Voltage Swing T _{amb} = 25 °C T _{min} ≤ T _{amb} ≤ T _{max}		13 13	14	V
S _{VO}	Slew-rate (V _I = ± 10 V, R _L = 2 kΩ, C _L ≤ 100 pF, T _{amb} = 25 °C, unity Gain)			0.15	V/μs

ELECTRICAL CHARACTERISTICS (continued)

Symbol	Parameter	LM108A / LM208A LM308A			Unit
		Min.	Typ.	Max.	
t_r	Rise Time ($V_I = \pm 20$ mV, $R_L = 2$ k Ω , $C_L \leq 100$ pF, $T_{amb} = 25$ °C, unity gain) *		0.7		μ s
K_{OV}	Overshoot ($V_I = 20$ mV, $R_L = 2$ k Ω) $C_L \leq 100$ pF, $T_{amb} = 25$ °C, unity gain)		10		%
R_i	Input Resistance, $T_{amb} = 25$ °C *	30	70		M Ω
GBP	Gain Bandwidth Product ($V_I = 10$ mV, $R_L = 2$ k Ω , $C_L \leq 100$ pF) ($f = 100$ KHz, $T_{amb} = 25$ °C) *	0.3	0.8	1.2	MHz
THD	Total Harmonic Distortion ($f = 1$ KHz, $A_V = 20$ dB, $R_L = 2$ k Ω , $V_O = 2$ V _{PP} , $C_L \leq 100$ pF, $T_{amb} = 25$ °C) *		0.12		%
V_n	Equivalent Input Noise Voltage ($f = 1$ KHz, $R_g = 100$ Ω) *		20		nV/ \sqrt{Hz}
DV_{IO}	Input Offset Voltage Drift $T_{min} \leq T_{amb} \leq T_{max}$		1	5	μ V/°C
DI_{IO}	Input Offset Current Drift $T_{min} \leq T_{amb} \leq 25$ °C		0.5	2.5	pA/°C

ELECTRICAL CHARACTERISTICS


LM308 : $0 \leq T_{amb} \leq + 70$ °C $\pm 5 \leq V_{CC} \leq \pm 20$ V
 LM208 : $-40 \leq T_{amb} \leq + 105$ °C $\pm 5 \leq V_{CC} \leq \pm 20$ V
 LM108 : $-55 \leq T_{amb} \leq + 125$ °C $\pm 5 \leq V_{CC} \leq \pm 20$ V

* = $\geq V_{CC} = \pm 15$ V


Symbol	Parameter	LM108 – LM208			LM308			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	
V_{IO}	Input Offset Voltage $R_S \leq 10$ k Ω $T_{amb} = 25$ °C $T_{min} \leq T_{amb} \leq T_{max}$		0.7	2 3		2	5 7	mV
I_{IO}	Input Offset Current $T_{amb} = 25$ °C $T_{min} \leq T_{amb} \leq T_{max}$		0.05	0.2 0.4		0.05	0.2 0.4	nA
I_{IB}	Input Bias Current $T_{amb} = 25$ °C $T_{min} \leq T_{amb} \leq T_{max}$		0.6	2 3		0.6	4 7	nA
A_{VD}	Large Signal Voltage Gain * ($V_O = \pm 10$ V, $R_L = 2$ k Ω) $T_{amb} = 25$ °C $T_{min} \leq T_{amb} \leq T_{max}$	50 25	300		50 25	300		V/mV
S_{VR}	Supply Voltage Rejection Ratio ($R_S \leq 10$ k Ω) $T_{amb} = 25$ °C $T_{min} \leq T_{amb} \leq T_{max}$	80 80	96		80 80	96		dB
I_{CC}	Supply Current, no Load $T_{amb} = 25$ °C $T_{min} \leq T_{amb} \leq T_{max}$		0.3	0.6 0.6		0.3	0.6 0.6	mA

ELECTRICAL CHARACTERISTICS (continued)


Symbol	Parameter	LM108 – LM208			LM308			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	
V_I	Input Voltage Range $T_{amb} = 25\text{ }^\circ\text{C}$ $T_{min} \leq T_{amb} \leq T_{max}$	* - 14 - 14		+ 14 + 14	- 14 - 14		+ 14 + 14	V
CMR	Common-mode Rejection Ratio ($R_S \leq 10\text{ k}\Omega$) $T_{amb} = 25\text{ }^\circ\text{C}$ $T_{min} \leq T_{amb} \leq T_{max}$	80 80	100		80 80	100		dB
I_{OS}	Output Short-circuit Current $T_{amb} = 25\text{ }^\circ\text{C}$	* 3	10	20	3	10	20	mA
$\pm V_{OPP}$	Output Voltage Swing $T_{amb} = 25\text{ }^\circ\text{C}$ $T_{min} \leq T_{amb} \leq T_{max}$ $R_L = 10\text{ k}\Omega$ $R_L = 10\text{ k}\Omega$	* 13 13	14		13 13	14		V
S_{VO}	Slew-rate ($V_I = \pm 10\text{ V}$, $R_L = 2\text{ k}\Omega$, $C_L \leq 100\text{ pF}$, $T_{amb} = 25\text{ }^\circ\text{C}$, unity gain)	* 0.15				0.15		V/ μs
t_r	Rise Time ($V_I = \pm 20\text{ mV}$, $R_L = 2\text{ k}\Omega$, $C_L \leq 100\text{ pF}$, $T_{amb} = 25\text{ }^\circ\text{C}$, unity gain)	* 0.7				0.7		μs
K_{OV}	Overshoot ($V_I = 20\text{ mV}$, $R_L = 2\text{ k}\Omega$, $C_L \leq 100\text{ pF}$, $T_{amb} = 25\text{ }^\circ\text{C}$, unity gain)	* 10				10		%
R_I	Input Resistance, $T_{amb} = 25\text{ }^\circ\text{C}$	* 30	70		10	40		M Ω
GBP	Gain Bandwidth Product ($V_I = 10\text{ mV}$, $R_L = 2\text{ k}\Omega$, $C_L \leq 100\text{ pF}$) ($f = 100\text{ kHz}$, $T_{amb} = 25\text{ }^\circ\text{C}$)	* 0.3	0.8	1.2	0.3	0.8	1.2	MHz
THD	Total Harmonic Distortion ($f = 1\text{ kHz}$, $A_V = 20\text{ dB}$, $R_L = 2\text{ k}\Omega$, $V_O = 2\text{ V}_{PP}$, $C_L \leq 100\text{ pF}$, $T_{amb} = 25\text{ }^\circ\text{C}$)	* 0.12				0.12		%
V_n	Equivalent Input Noise Voltage ($f = 1\text{ kHz}$, $R_g = 100\text{ }\Omega$)	* 20				20		nV/ $\sqrt{\text{Hz}}$
DV_{IO}	Input Offset Voltage Drift $T_{min} \leq T_{amb} \leq T_{max}$	* 3	15			6	30	$\mu\text{V}/^\circ\text{C}$
DI_{IO}	Input Offset Current Drift $T_{min} \leq T_{amb} \leq 25\text{ }^\circ\text{C}$	* 0.5	2.5			2	10	pA/ $^\circ\text{C}$




E88LM108-03




E88LM108-05



E88LM108-06




E88LM108-07




E88LM108-08


Note : 3. LM108A : $-55^\circ\text{C} \leq T_{amb} \leq +125^\circ\text{C}$, $\pm 5 \text{ V} \leq V_{CC} \leq \pm 20 \text{ V}$.
 LM208A : $-40^\circ\text{C} \leq T_{amb} \leq +105^\circ\text{C}$, $\pm 5 \text{ V} \leq V_{CC} \leq \pm 20 \text{ V}$.




E88LM108-11




E88LM108-12



E88LM108-18




E88LM108-20




E88LM108-21

BASIC DIAGRAMS

STANDARD COMPENSATION CIRCUIT




ALTERNATE FREQUENCY COMPENSATION




TYPICAL APPLICATIONS


STANDARD FEEDFORWARD




OPEN LOOP VOLTAGE GAIN




FEEDFORWARD COMPENSATION FOR DECOUPLING LOAD CAPACITANCE




SAMPLE AND HOLD




CB-11 METAL CAN (top view)




INVERTING AMPLIFIER



FOLLOWING AMPLIFIER



NON-INVERTING AMPLIFIER




INPUT GUARDING

Leakage currents are on the verge of causing trouble at + 125 °C. The standard pin configuration of most IC op amps has the input pins adjacent to pins which are the supply potentials. Therefore, it is advisable to employ guarding to reduce the voltage difference between the inputs and adjacent metal


runs. A ten-lead pin circle is used, and the leads of the IC are formed so that the holes adjacent to the inputs are vacant when it is inserted in the board. The guard, which is a conductive ring surrounding the inputs, is connected to a low impedance point that is at the same potential as the inputs.

TYPICAL APPLICATION DIAGRAMS


FAST SAMPLE AND HOLD



FAST SUMMING AMPLIFIER WITH LOW INPUT CURRENT




D/A CONVERTER USING LADDER NETWORK




MECHANICAL DATA

8 PINS – TO99 – METAL CAN




20 PINS – TRICECOP (LCC)




MECHANICAL DATA (continued)

8 PINS – PLASTIC DIP OR CERDIP




8 PINS – PLASTIC MICROPACKAGE SO



VOLTAGE COMPARATORS

- MAXIMUM INPUT CURRENT : 150 nA
- MAXIMUM OFFSET CURRENT : 20 nA
- DIFFERENTIAL INPUT VOLTAGE RANGE : ± 30 V
- POWER CONSUMPTION : 135 mW AT ± 15 V
- SUPPLY VOLTAGE : + 5 V TO ± 15 V
- OUTPUT CURRENT : 50 mA


DESCRIPTION

The LM111, LM211 and LM311 are voltage comparators that have low input currents.


They are also designed to operate over a wide range of supply voltages : from standard ± 15 V operational amplifier supplies down to the single + 5 V supply used for IC logic.

Their output is compatible with RTL-DTL and TTL as well as MOS circuits and can switch voltages up to + 50 V at output currents as high as 50 mA.

ORDER CODES

Part Number	Temperature Range	Package				
		H	N	J	D	GC
LM111	- 55 to + 125 °C	•		•		•
LM211	- 40 to + 105 °C	•	•		•	
LM311	0 to + 70 °C	•	•	•	•	

Note : Hi-Rel Versions Available
Examples : LM111H, LM111J

PIN CONNECTIONS (top views)


ABSOLUTE MAXIMUM RATINGS


Symbol	Parameter	LM111	LM211	LM311	Unit
V_{CC}	Supply Voltage	36	36	36	V
V_{ID}	Differential Input Voltage	± 30	± 30	± 30	V
V_I	Input Voltage – (note 1)	± 15	± 15	± 15	V
P_{tot}	Power Dissipation				mW
	LM311D-LM211D Other Versions	500	500	300 500	
T_{oper}	Operating Free-air Temperature Range	$- 55$ to $+ 125$	$- 40$ to $+ 105$	0 to $+ 70$	$^{\circ}C$
T_{stg}	Storage Temperature Range	$- 65$ to $+ 150$	$- 65$ to $+ 150$	$- 65$ to $+ 150$	$^{\circ}C$
$V_{(1-4)}$	Ground to Negative Supply Voltage	30	30	30	V
$V_{(7-4)}$	Output to Negative Supply Voltage	50	50	40	V

Output short-circuit duration : 10 s
Voltage at strobe pin : $V_{CC} - 5 V$

Maximum junction temperature
LM111 : $+ 150^{\circ}C$
LM211 : $+ 150^{\circ}C$
LM311 : $+ 150^{\circ}C$

Note : 1. This rating applies for $\pm 15 V$ supplies. The positive input voltage limit is 30 V above the negative. The negative input voltage limit is equal to the negative supply voltage or 30 V below the positive supply, whichever is less.

SCHEMATIC DIAGRAM



Case	GND	Non-inverting Input	Inverting Input	V_{CC}	Balance	Strobe/Balance	Output	V_{CC}	N.C.
TO-99 / DIP8 CERDIP8 / SO8	1	2	3	4	5	6	7	8	
LCC20	2	5	7	10	12	15	17	20	*

* LCC20 : Other pins are not connected.

ELECTRICAL CHARACTERISTICS

LM111: $-55\text{ }^{\circ}\text{C} \leq T_{\text{amb}} \leq +125\text{ }^{\circ}\text{C}$, $V_{\text{CC}} = \pm 15\text{ V}$ LM211: $-40\text{ }^{\circ}\text{C} \leq T_{\text{amb}} \leq +105\text{ }^{\circ}\text{C}$, $V_{\text{CC}} = \pm 15\text{ V}$ LM311: $0\text{ }^{\circ}\text{C} \leq T_{\text{amb}} \leq +70\text{ }^{\circ}\text{C}$, $V_{\text{CC}} = \pm 15\text{ V}$

(unless otherwise specified)


Symbol	Parameter	LM111/LM211			LM311			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	
V_{IO}	Input Offset Voltage ($R_{\text{S}} \leq 50\text{ k}\Omega$) – (note 2) $T_{\text{min}} \leq T_{\text{amb}} \leq T_{\text{max}}$ $T_{\text{amb}} = +25\text{ }^{\circ}\text{C}$		0.7	4 3		2	10 7.5	mV
I_{IO}	Input Offset Current – (note 2) $T_{\text{min}} \leq T_{\text{amb}} \leq T_{\text{max}}$ $T_{\text{amb}} = +25\text{ }^{\circ}\text{C}$		4	20 10		6	70 50	nA
I_{IB}	Input Bias Current – (note 2) $T_{\text{min}} \leq T_{\text{amb}} \leq T_{\text{max}}$ $T_{\text{amb}} = +25\text{ }^{\circ}\text{C}$		60	150 100		100	300 250	nA
A_{VD}	Large Signal Voltage Gain ($T_{\text{amb}} = +25\text{ }^{\circ}\text{C}$)	40	200		40	200		V/mV
I_{CC} I_{CC}	Supply Currents ($T_{\text{amb}} = 25\text{ }^{\circ}\text{C}$) Positive Negative		5.1 4.1	6 5		5.1 4.1	7.5 5	mA
V_{I}	Input Voltage Range		± 14			± 14		V
V_{OL}	Low Level Output Voltage $T_{\text{min}} \leq T_{\text{amb}} \leq T_{\text{max}}$ $V_{\text{CC}} \geq +4.5\text{ V}$, $V_{\text{CC}} = 0$, $I_{\text{sink}} = 8\text{ mA}$, $V_{\text{I}} \leq -6\text{ mV}$ $V_{\text{I}} \leq -10\text{ mV}$ $T_{\text{amb}} = +25\text{ }^{\circ}\text{C}$, $I_{\text{O}} = 50\text{ mA}$, $V_{\text{I}} \leq -5\text{ mV}$ $V_{\text{I}} \leq -10\text{ mV}$		0.23 0.75	0.4 1.5		0.23 0.75	0.4 1.5	V
I_{OH}	High Level Output Current $T_{\text{min}} \leq T_{\text{amb}} \leq T_{\text{max}}$, $V_{\text{I}} \geq +5\text{ mV}$, $V_{\text{O}} = +35\text{ V}$ $T_{\text{amb}} = +25\text{ }^{\circ}\text{C}$, $V_{\text{I}} \geq +5\text{ mV}$, $V_{\text{O}} = +35\text{ V}$ $V_{\text{I}} \geq +10\text{ mV}$, $V_{\text{O}} = +35\text{ V}$		0.1 0.2	0.5 10		0.2	50	μA nA nA
I_{strobe}	Strobe Current ($T_{\text{amb}} = +25\text{ }^{\circ}\text{C}$)		3			3		mA
t_{re}	Response Time ($T_{\text{amb}} = +25\text{ }^{\circ}\text{C}$) – (note 3)		200			200		ns

Notes : 2. The offset voltage, offset current and bias current specifications apply for any supply voltage from a single +5 V supply up to $\pm 15\text{ V}$ supplies.


The offset voltages and offset currents given are the maximum values required to drive the output down to +1 V or up to +14 V with a 1 mA load current. Thus, these parameters define an error band and take into account the worst-case of voltage gain and input impedance.

3. The response time specified (see definitions) is for a 100 mV input step with 5 mV overdrive.


TRANSFER CHARACTERISTICS




OUTPUT LIMITING CHARACTERISTICS




COMMON MODE LIMITS




INPUT OFFSET CURRENT



INPUT BIAS CURRENT




EQUIVALENT INPUT OFFSET ERROR




E88LM111-07

EQUIVALENT INPUT OFFSET ERROR




E88LM111-08

LOW LEVEL OUTPUT SATURATION VOLTAGE




E88LM111-09

LOW LEVEL OUTPUT SATURATION VOLTAGE




E88LM111-10

INPUT CHARACTERISTICS




E88LM111-11

RESPONSE TIME FOR VARIOUS INPUT OVERDRIVES




E88LM111-12

RESPONSE TIME FOR VARIOUS INPUT OVERDRIVES




E88LM111-13

RESPONSE TIME FOR VARIOUS INPUT OVERDRIVES



E88LM111-14


RESPONSE TIME FOR VARIOUS INPUT OVERDRIVES




E88LM111-15

TYPICAL APPLICATIONS


CRYSTAL OSCILLATOR




LOW VOLTAGE ADJUSTABLE REFERENCE SUPPLY



100 kHz FREE RUNNING MULTIVIBRATOR




TTL INTERFACE WITH HIGH LEVEL LOGIC




AUXILIARY CIRCUITS


STROBE



INCREASING INPUT STAGE CURRENT




OFFSET BALANCING




PACKAGE MECHANICAL DATA

8 PINS – PLASTIC DIP OR CerdIP




8 PINS – PLASTIC MICROPACKAGE (SO)




PACKAGE MECHANICAL DATA (continued)

8 PINS – METAL CAN TO99




20 PINS – TRICOP (LCC)



1.2V TO 37V ADJUSTABLE VOLTAGE REGULATOR

- OUTPUT VOLTAGE RANGE : 1.2 TO 37V
- OUTPUT CURRENT IN EXCESS OF 1.5A
- 0.1% LINE AND LOAD REGULATION
- FLOATING OPERATION FOR HIGH VOLTAGES
- COMPLETE SERIES OF PROTECTIONS : CURRENT LIMITING, THERMAL SHUTDOWN AND SOA CONTROL



DESCRIPTION

The LM117/LM217/LM317 are monolithic integrated circuit in TO-220 and TO-3 packages intended for use as positive adjustable voltage regulators.

They are designed to supply more than 1.5A of load current with an output voltage adjustable over a 1.2 to 37V range.

The nominal output voltage is selected by means of only a resistive divider, making the device exceptionally easy to use and eliminating the stocking of many fixed regulators.


ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V_{i-o}	Input-output Differential Voltage	40	V
I_o	Output Current	Internally Limited	
T_{op}	Operating Junction Temperature for :		
	LM117	- 55 to 150	°C
	LM217	- 25 to 150	°C
	LM317	0 to 125	°C
P_{tot}	Power Dissipation	Internally limited	
T_{stg}	Storage Temperature	- 65 to 150	°C

THERMAL DATA


			TO-3	TO-220	
$R_{th\ j-case}$	Thermal Resistance Junction-case	Max	4	4	°C/W
$R_{th\ j-amb}$	Thermal Resistance Junction-ambient	Max	35	50	°C/W

PIN CONNECTION




Type	TO-220	TO-3
LM117		LM117K
LM217	LM217T	LM217K
LM317	LM317T	LM317K

SCHEMATIC DIAGRAM



Basic adjustable regulator.



ELECTRICAL CHARACTERISTICS ($V_i - V_o = 5V$, $I_o = 500mA$, unless otherwise specified)

Symbol	Parameter	Test Conditions	LM117/LM217			LM317			Unit
			Min.	Typ.	Max.	Min.	Typ.	Max.	
ΔV_o	Line Regulation	$V_i - V_o = 3$ to $40V$	$T_J = 25^\circ C$	0.01	0.02		0.01	0.04	%V
				0.02	0.05		0.02	0.07	
ΔV_o	Load Regulation	$V_o \leq 5V$ $I_o = 10mA$ to $1.5A$	$T_J = 25^\circ C$	5	15		5	25	mV
				20	50		20	70	
		$V_o \geq 5V$ $I_o = 10mA$ to $1.5A$	$T_J = 25^\circ C$	0.1	0.3		0.1	0.5	%
				0.3	1		0.3	1.5	
I_{ADJ}	Adjustment Pin Current			50	100		50	100	μA
ΔI_{ADJ}	Adjustment Pin Current	$V_i - V_o = 2.5$ to $40V$ $I_o = 10mA$ to $1.5A$		0.2	5		0.2	5	μA
V_{REF}	Reference Voltage (between pin 3 and pin 1)	$V_i - V_o = 3$ to $40V$ $I_o = 10mA$ to $1.5A$	1.2	1.25	1.3	1.2	1.25	1.3	V
$\frac{\Delta V_o}{V_o}$	Output Voltage Temperature Stability			1			1		%
$I_{o\ min}$	Minimum Load Current	$V_i - V_o = 40V$		3.5	5		3.5	10	mA
$I_{o\ max}$	Maximum Load Current	$V_i - V_o \leq 15V$	1.5	2.2		1.5	2.2		A
		$V_i - V_o = 40V$		0.4			0.4		
e_N	Output Noise (percentage of V_o)	$T_J = 25^\circ C$, 10Hz to 10KHz		0.003			0.003		%
SVR	Supply Voltage Rejection (*)	$T_J = 25^\circ C$ $f = 120Hz$	$C_{ADJ} = 0$		65			65	dB
			$C_{ADJ} = 10\mu F$	66	80		66	80	

(*) C_{ADJ} is connected between pin 1 and ground

Note : Unless otherwise specified the above specs, apply over the following conditions LM 117 $T_J = -55$ to $150^\circ C$; LM 217 $T_J = -25$ to $150^\circ C$, LM 317 $T_J = 0$ to $125^\circ C$.

Figure 1 : Output Current vs. Input-output Differential Voltage.





Figure 3 : Reference Voltage vs. Junction Temperature.



APPLICATION INFORMATION

The LM117/LM217/LM317 provides an internal reference voltage of 1.25V between the output and adjustments terminals. This is used to set a constant current flow across an external resistor divider (see fig. 4), giving an output voltage V_o of :

$$V_o = V_{REF} \left(1 + \frac{R2}{R1} \right) + I_{ADJ} R2$$

Figure 2 : Dropout Voltage vs. Junction Temperature.





Figure 4 : Basic Adjustable Regulator.




The device was designed to minimize the term I_{ADJ} ($100\mu\text{A}$ max) and to maintain it very constant with line and load changes. Usually, the error term $I_{ADJ} \cdot R2$ can be neglected. To obtain the previous requirement, all the regulator quiescent current is returned to the output terminal, imposing a minimum load current condition. If the load is insufficient, the output voltage will rise.

Since the LM117/LM217/LM317 is a floating regulator and "sees" only the input-to-output differential voltage, supplies of very high voltage with respect to ground can be regulated as long as the maximum input-to-output differential is not exceeded. Furthermore, programmable regulators are easily obtainable and, by connecting a fixed resistor between the adjustment and output, the device can be used as a precision current regulator.


In order to optimise the load regulation, the current set resistor R1 (see fig. 4) should be tied as close as possible to the regulator, while the ground terminal of R2 should be near the ground of the load to provide remote ground sensing.

Figure 5 : Voltage Regulator with Protection Diodes.



D1 protects the device against input short circuit, while D2 protects against output short circuit for capacitors discharging.

Figure 6 : Slow Turn-on 15V Regulator.



No external capacitors are required, but performance may be improved with added capacitance as follows :

- An input bypass capacitor of 0.1µF
- An adjustment terminal to ground 10µF capacitor to improve the ripple rejection of about 15dB (CADJ)
- An 1µF tantalum capacitor on the output to improve transient response.

In addition to external capacitors, it is good practice to add protection diodes, as shown in fig. 5.

Figure 7 : Current Regulator.




Figure 8 : 5V Electronic Shut-down Regulator.




Figure 9 : Digitally Selected Outputs.




Figure 10 : Battery Charger (12V).





Figure 11 : Current Limited 6V Charger.



SINGLE OPERATIONAL AMPLIFIERS

- INPUT OFFSET VOLTAGE :
 - 4 mV MAX. LM118 – LM218
 - 10 mV MAX. LM318
- INPUT BIAS CURRENT :
 - 250 nA MAX.
- INPUT OFFSET CURRENT :
 - 50 nA MAX.
- SLEW RATE OF 150 V/μs AS INVERTING AMPLIFIER



DESCRIPTION

The LM118, LM218 and LM318 are precision high speed operational amplifiers designed for applications requiring wide bandwidth and high slew rate. They feature internal frequency compensation and a factor of ten increase in speed over general purpose devices.

Although, no external frequency compensation components are needed for operation, feedforward compensation may be used to further increase the speed. For inverting applications, feedforward compensation will boost the slew rate to over 150 V/μs and almost double the bandwidth. However, for non-inverting or differential applications feedforward cannot be used.

The high speed and fast settling time of these op amps make them useful in A/D converters, oscillators, active filters, sample and hold circuits, or general purpose amplifiers.

PIN CONNECTIONS



ORDER CODES

Part Number	Temperature Range	Package				
		H	N	J	GC	D
LM118	- 55 to + 125 °C	•		•	•	
LM218	- 40 to + 105 °C	•	•			•
LM318	0 to + 70 °C	•	•			•


Note : Hi-Rel Versions Available
Examples : LM118J, LM218H

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	LM118	LM218	LM318	Unit
V_{CC}	Supply Voltage	± 20	± 20	± 20	V
V_I	Input Voltage (note 1)	± 15	± 15	± 15	V
I_{ID}	Differential Input Current (note 2)	± 10	± 10	± 10	mA
	Output Short-circuit Duration	Indefinite	Indefinite	Indefinite	
P_{tot}	Power Dissipation			300 500	mW
		LM318D All other Versions			
T_{oper}	Operating Free-air Temperature Range	- 55 to + 125	- 40 to + 105	0 to + 70	$^{\circ}C$
T_{stg}	Storage Temperature Range	- 65 to + 150	- 65 to + 150	- 65 to + 150	$^{\circ}C$

Notes : 1. For supply voltage less than ± 15 V, the absolute maximum input voltage is equal to the supply voltage
 2. The inputs are shunted with shunt diodes for overvoltage protection. Therefore, excessive current will flow if a differential input voltage in excess of 1 V is applied between the inputs unless some limiting resistance is used.

SCHEMATIC DIAGRAM



Case	Balance Compensation	Inverting Input	Non-inverting Input	V_{CC}	V_{CC}	Output	Compensation	N.C.
TO99/DIP8 CERDIP8/SO8	1, 5	2	3	4	7	6	8	
LCC20	2, 12	5	7	10	17	15	20	.

* LCC20 : Other pins are not connected.

ELECTRICAL CHARACTERISTICS

LM318 : $0 \leq T_{amb} \leq + 70\text{ }^{\circ}\text{C}$

LM218 : $- 40 \leq T_{amb} \leq + 105\text{ }^{\circ}\text{C}$

LM118 : $- 55 \leq T_{amb} \leq + 125\text{ }^{\circ}\text{C}$

* $= > V_{CC} = \pm 15\text{ V}$

(unless otherwise specified)

$\pm 5\text{ V} \leq V_{CC} \leq \pm 20\text{ V}$ $C_1 = 30\text{ pF}$

$\pm 5\text{ V} \leq V_{CC} \leq \pm 20\text{ V}$ $C_1 = 30\text{ pF}$


$\pm 5\text{ V} \leq V_{CC} \leq \pm 20\text{ V}$ $C_1 = 30\text{ pF}$

Symbol	Parameter	LM118, LM218			LM318			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	
V_{IO}	Input Offset Voltage $R_S \leq 10\text{ k}\Omega$ $T_{amb} = 25\text{ }^{\circ}\text{C}$ $T_{min} \leq T_{amb} \leq T_{max}$		2	4 6		2	10 15	mV
I_{IB}	Input Bias Current $T_{amb} = 25\text{ }^{\circ}\text{C}$ $T_{min} \leq T_{amb} \leq T_{max}$		160	250 500		160	250 500	nA
I_{IO}	Input Offset Current $T_{amb} = 25\text{ }^{\circ}\text{C}$ $T_{min} \leq T_{amb} \leq T_{max}$		6	50 100		6	50 100	nA
A_{VD}	Large Signal Voltage Gain * ($V_O = \pm 10\text{ V}$, $R_L \geq 2\text{ k}\Omega$) $T_{amb} = 25\text{ }^{\circ}\text{C}$ $T_{min} < T_{amb} \leq T_{max}$	50 25	200		50 25	200		V/mV
SVR	Supply Voltage Rejection Ratio ($R_S \leq 10\text{ k}\Omega$) $T_{amb} = 25\text{ }^{\circ}\text{C}$ $T_{min} \leq T_{amb} \leq T_{max}$	70 70	97		70 70	97		dB
I_{CC}	Supply Current, no Load $T_{amb} = 25\text{ }^{\circ}\text{C}$ $T_{min} \leq T_{amb} \leq T_{max}$		5	8 15		5	10 15	mA
V_I	Input Voltage Range * $T_{amb} = 25\text{ }^{\circ}\text{C}$ $T_{min} \leq T_{amb} \leq T_{max}$	- 11.5 - 11.5		11.5 11.5	- 11.5 - 11.5		11.5 11.5	V
CMR	Common Mode rejection Ratio * ($R_S \leq 10\text{ k}\Omega$) $T_{amb} = 25\text{ }^{\circ}\text{C}$ $T_{min} \leq T_{amb} \leq T_{max}$	80 80	105		80 80	105		dB
I_{OS}	Output Short-circuit Current * $T_{amb} = 25\text{ }^{\circ}\text{C}$	10	30	60	10	30	60	mA
$\pm V_{OPP}$	Output Voltage Swing * $T_{amb} = 25\text{ }^{\circ}\text{C}$ $T_{min} \leq T_{amb} \leq T_{max}$ $R_L = 2\text{ k}\Omega$	12 12	13		12 12	13		V
S_{VO}	Slew-rate ($V_I = \pm 10\text{ V}$, $R_L = 2\text{ k}\Omega$, $C_L \leq 100\text{ pF}$, * $T_{amb} = 25\text{ }^{\circ}\text{C}$, unity gain) (note 3)	50	70		50	70		V/ μs
Z_I	Input Impedance, $T_{amb} = 25\text{ }^{\circ}\text{C}$ *	1	3		1	3		M Ω


Note : 3 May be improved up to 150 V/ μs in inverting amplifier configuration (see typical application)

ELECTRICAL CHARACTERISTICS (continued)

Symbol	Parameter	LM118, LM218			LM318			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	
GBP	Gain Bandwidth Product * ($V_i = 10\text{ mV}$, $R_L = 2\text{ k}\Omega$, $C_L \leq 100\text{ pF}$, $f = 100\text{ kHz}$, $T_{\text{amb}} = 25\text{ }^\circ\text{C}$)		50			50		MHz
THD	Total Harmonic Distortion * ($f = 1\text{ kHz}$, $A_V = 20\text{ dB}$, $R_L = 2\text{ k}\Omega$, $V_O = 2\text{ V}_{PP}$, $C_L \leq 100\text{ pF}$, $T_{\text{amb}} = 25\text{ }^\circ\text{C}$)		.008			.008		%
V_n	Equivalent Input Noise Voltage * ($f = 1\text{ kHz}$, $R_g = 100\text{ }\Omega$)		17			17		$\text{nV}/\sqrt{\text{Hz}}$




E88LM118-02



E88LM118-03


Note : 5. LM118 : $-55\text{ }^\circ\text{C} \leq T_{\text{amb}} \leq +125\text{ }^\circ\text{C}$, $\pm 5\text{ V} \leq V_{CC} \leq \pm 20\text{ V}$
 LM218 : $-40\text{ }^\circ\text{C} \leq T_{\text{amb}} \leq +105\text{ }^\circ\text{C}$, $\pm 5\text{ V} \leq V_{CC} \leq \pm 20\text{ V}$
 LM318 : $-0\text{ }^\circ\text{C} \leq T_{\text{amb}} \leq +70\text{ }^\circ\text{C}$, $\pm 5\text{ V} \leq V_{CC} \leq \pm 20\text{ V}$

UNITY GAIN BANDWIDTH (GAIN : 1) (Note 5)




E88LM118-04

POWER SUPPLY VOLTAGE & COMMON MODE REJECTION RATIO




E88LM118-38

OUTPUT SHORT-CIRCUIT CURRENT




E88LM118-37

NOISE EQUIVALENT INPUT NOISE




E88LM118-36

COMMON MODE REJECTION




E88LM118-05


POWER SUPPLY REJECTION




E88LM118-06




E88LM118-07




E88LM118-08




E88LM118-09



E88LM118-14




E88LM118-15




E88LM118-20

LARGE SIGNAL FREQUENCY RESPONSE*




E88LM118-21

OPEN LOOP FREQUENCY RESPONSE




E88LM118-22

OPEN LOOP FREQUENCY RESPONSE*




E88LM118-23

VOLTAGE FOLLOWER PULSE RESPONSE




E88LM118-24

INVERTER PULSE RESPONSE*



E88LM118-25

INVERTER SETTLING TIME




E88LM118-26


* With feedforward compensation

BASIC DIAGRAMS


FEEDFORWARD COMPENSATION FOR GREATER INVERTING SLEW RATE*




COMPENSATION FOR MINIMUM SETTLING TIME*




ISOLATING LARGE CAPACITIVE LOADS



OFFSET BALANCING




OVERCOMPENSATION




TYPICAL APPLICATION DIAGRAM


FAST SAMPLE AND HOLD



FAST SUMMING AMPLIFIER WITH LOW INPUT CURRENT




D/A CONVERTER USING LADDER NETWORK




* Optional : reduces settling time

PACKAGE MECHANICAL DATA

8 PINS – TO-99 – METAL CAN




20 PINS – TRICECOP (LCC)




PACKAGE MECHANICAL DATA (continued)

8 PINS – PLASTIC DIP OR CerdIP




8 PINS – PLASTIC MICROPACKAGE (SO)



HIGH SPEED DUAL COMPARATORS

- TWO INDEPENDENT COMPARATORS
- OPERATION FROM A SINGLE + 5 V SUPPLY
- TYPICALLY 80 ns RESPONSE TIME AT ± 15 V
- MINIMUM FAN-OUT OF 2 EACH SIDE
- MAXIMUM INPUT CURRENT OF 1 μ A OVER OPERATING TEMPERATURE RANGE
- INPUTS AND OUTPUTS CAN BE ISOLATED FROM SYSTEM GROUND
- HIGH COMMON-MODE SLEW RATE



DESCRIPTION

These products are precision high speed dual comparators designed to operate over a wide range of supply voltages down to a single 5 V logic supply and ground and have low input currents and high gains.

The open collector of the output stage makes compatible with TTL as well as capable of driving lamps and relays at currents up to 25 mA.

Although designed primarily for applications requiring operation from digital logic supplies, are fully specified for power supplies up to 15 V.


They feature faster response than the LM111 at the expense of higher power dissipation. However, the high speed, wide operating voltage range and low package count make them much more versatile.

ORDER CODES

Part Number	Temperature Range	Package				
		H	N	J	D	GC
LM119	- 55 to + 125 °C	•	•	•	•	•
LM219	- 40 to + 105 °C	•	•	•	•	•
LM319	0 to + 70 °C	•	•	•	•	•

Note : Hi-Rel Versions Available.
Examples : LM119H, LM219N.

PIN CONNECTIONS (top views)




ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	LM119	LM219	LM319	Unit
$V_O - V_{CC}$	Output to Negative Supply Voltage	36	36	36	V
V_{CC}	Negative Supply Voltage	25	25	25	V
V_{CC}	Positive Supply Voltage	18	18	18	V
V_{ID}	Differential Input Voltage	± 5	± 5	± 5	V
V_I	Input Voltage – (note 1)	± 15	± 15	± 15	V
P_{tot}	Power Dissipation – (note 2)	500	500	500	mW
T_{oper}	Operating Free-air Temperature Range	- 55 to + 125	- 40 to + 105	0 to + 70	°C
T_{stg}	Storage Temperature Range	- 65 to + 150	- 65 to + 150	- 65 to + 150	°C

* All potentials referenced to ground unless otherwise specified.

SCHEMATIC DIAGRAM



E88LM119-01

CASE	Outputs	Inverting Inputs	Non-inverting Inputs	GND	V _{cc}	V _{cc}	N.C.
TO100	1, 6	4, 9	3, 8	2, 7	10	5	-
DIP14/ CERDIP14/ SO14	7, 12	5, 10	4, 9	3, 8	11	6	1, 2, 13, 14
LCC20	10, 18	8, 14	6, 13	4, 12	16	9	*

* LCC20 : Other pins are not connected.

ELECTRICAL CHARACTERISTICS

LM119 : - 55 °C ≤ T_{amb} ≤ + 125 °C, V_{CC} = ± 15 V

LM219 : - 40 °C ≤ T_{amb} ≤ + 105 °C, V_{CC} = ± 15 V

LM319 : 0 °C ≤ T_{amb} ≤ + 70 °C, V_{CC} = ± 15 V


(unless otherwise specified)

Symbol	Parameter	LM119, LM219			LM319			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	
V _{IO}	Input Offset Voltage (R _S ≤ 5 kΩ) – (note 3) T _{amb} = + 25 °C T _{min} ≤ T _{amb} ≤ T _{max}	-	0.7	4	-	2	8	mV
		-	-	7	-	-	10	
I _{IO}	Input Offset Current – (note 3) T _{amb} = + 25 °C T _{min} ≤ T _{amb} ≤ T _{max}	-	30	75	-	80	200	nA
		-	-	100	-	-	300	
I _{IB}	Input Bias Current – (note 3) T _{amb} = + 25 °C T _{min} ≤ T _{amb} ≤ T _{max}	-	150	500	-	250	1000	nA
		-	-	1000	-	-	1200	
A _{VD}	Large Signal Voltage Gain (T _{amb} = + 25 °C)	10	40	-	8	40	-	V/mV
I _{CC}	Positive Supply Current T _{amb} = + 25 °C, V _{CC} = ± 15 V T _{min} ≤ T _{amb} ≤ T _{max} , V _{CC} = + 5 V, V _{CC} = 0 V	-	8	11.5	-	8	12.5	mA
		-	4.3	-	-	4.3	-	
I _{CC}	Negative Supply Current (T _{amb} = + 25 °C)	-	3	4.5	-	3	5	mA
V _I	Input Voltage Range (V _{CC} = + 5 V, V _{CC} = 0 V)	-	± 13	-	-	± 13	-	V
		1	-	3	1	-	3	
V _{ID}	Differential Input Voltage	-	-	± 5	-	-	± 5	V
V _{OL}	Low Level Output Voltage T _{amb} = + 25 °C, I _O = 25 mA V _I < - 5 mV V _I < - 10 mV 0 °C ≤ T _{amb} ≤ T _{max} V _{CC} > + 4.5 V, V _{CC} = 0 V, V _I < - 6 mV, I _{O(sink)} < 3.2 mA T _{min} ≤ T _{amb} ≤ T _{max} V _{CC} > + 4.5 V, V _{CC} = 0 V, V _I < - 10 mV, I _{O(sink)} < 3.2 mA	-	0.75	1.5	-	-	-	V
		-	-	-	-	0.75	1.5	
		-	-	0.6	-	-	-	
		-	0.23	0.4	-	-	-	
I _{OH}	High Level Output Current (V _O = + 35 V) T _{amb} = + 25 °C, V _I > + 5 mV V _I > + 10 mV T _{min} ≤ T _{amb} ≤ T _{max} , V _I > 5 mV	-	0.2	2	-	-	-	μA
		-	-	-	-	0.2	10	
		-	1	10	-	-	-	
t _{re}	Rise Time (T _{amb} = + 25 °C) – (note 4)	-	80	-	-	80	-	ns


- Notes :**
- For supply voltages less than ± 15 V, the absolute maximum input voltage is equal to the supply voltage
 - TO100 R_{th(j-a)} = 160 °C/W, R_{th(j-c)} = 45 °C/W
DIP14 R_{th(j-a)} = 150 °C/W
SO14 R_{th(j-a)} = 250 °C/W
 - These specifications apply for V_{CC} = ± 15 V, unless otherwise stated. The offset voltage, offset current and bias current specifications apply for any supply voltage from a single + 5 V supply up to ± 15 V supplies
The offset voltages and offset current given are the maximum values required to drive the output down to 1 V or up to + 14 V with a 1 mA load current
Thus, these parameters define an error band and take into account the worst case effects of voltage gain and input impedance.
 - The response time specified is for a 100 mV input step with 5 mV overdrive.

LM119-LM219


INPUT BIAS CURRENTS




COMMON MODE LIMITS




OUTPUT SATURATION VOLTAGE




SUPPLY CURRENT



SUPPLY CURRENT




OUTPUT LIMITING CHARACTERISTICS




LM319


INPUT BIAS CURRENTS




COMMON MODE LIMITS




OUTPUT SATURATION VOLTAGE



SUPPLY CURRENT




TRANSFER FUNCTION




E88LM119-12

INPUT CHARACTERISTICS




E88LM119-13

RESPONSE TIME FOR VARIOUS INPUT OVERDRIVES




E88LM119-15

RESPONSE TIME FOR VARIOUS INPUT OVERDRIVES




E88LM119-15

RESPONSE TIME FOR VARIOUS INPUT OVERDRIVES



E88LM119-16


RESPONSE TIME FOR VARIOUS INPUT OVERDRIVES




E88LM119-17

TYPICAL APPLICATION DIAGRAMS

RELAY DRIVER



WINDOW DETECTOR




$$V_O = +5\text{ V for } V_{LT} < V_I < V_{UT}$$


$$V_O = 0 \text{ for } V_I < V_{LT} \text{ or } V_I > V_{UT}$$

PACKAGE MECHANICAL DATA

14 PINS – PLASTIC DIP OR CERDIP




14 PINS – PLASTIC MICROPACKAGE (SO)




PACKAGE MECHANICAL DATA (continued)

10 PINS – METAL CAN TO100




20 PINS – TRICECOP (LCC)



LOW POWER QUAD OPERATIONAL AMPLIFIERS

- LARGE VOLTAGE GAIN : 100 dB
- VERY LOW SUPPLY CURRENT/AMPLI : 375 μ A
- LOW INPUT BIAS CURRENT : 20 nA
- LOW INPUT OFFSET VOLTAGE : 2 mV
- LOW INPUT OFFSET CURRENT : 2 nA
- WIDE POWER SUPPLY RANGE :
 - SINGLE SUPPLY : + 3 V TO + 30 V
 - DUAL SUPPLIES : \pm 1.5 V TO \pm 15 V



DESCRIPTION

These circuits consist of four independent, high gain, internally frequency compensated operational amplifiers which were designed specifically for automotive and industrial control systems. They operate from a single power supply over a wide range of voltages. Operation from split power supplies is also possible and the low power supply current drain is independent of the magnitude of the power supply voltage.


ORDER CODES

Part Number	Temperature Range	Package			
		N	J	GC	D
LM124,A	- 55 °C to + 125 °C	•	•	•	•
LM224,A	- 40 °C to + 105 °C	•	•	•	•
LM324,A	0 °C to + 70 °C	•	•	•	•
LM2902	- 40 °C to + 105 °C	•	•	•	•

Note : Hi-Rel Versions Available

Examples : LM124J, LM124GC, LM224N


PIN CONNECTIONS (top views)



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter		LM124,A	LM224,A 2902	LM324,A	Unit
V_{cc}	Supply Voltage		± 16 or 32			V
V_i	Input Voltage		- 0.3 to + 32			V
V_{id}	Differential Input Voltage		+ 32	+ 32	+ 32	V
P_{tot}	Power Dissipation	N, J Suffix G C Suffix D Suffix	500 665	500 400	500 400	mW
	Output Short-circuit Duration		Indefinite			
I_{id}	Input Current – (note 6)		50	50	50	mA
T_{oper}	Operating Free Air Temperature Range		- 55 to + 125	- 40 to + 105	0 to + 70	°C
T_{stg}	Storage Temperature Range		- 65 to 150	- 65 to 150	- 65 to 150	°C

SCHEMATIC DIAGRAM (1/4 LM124)




Case	Inverting Inputs	Non-inverting Inputs	V_{cc}	V_{cc}^+	Outputs	N.C.
DIP14 CERDIP14 SO14	2, 6, 9, 13	3, 5, 10, 12	11	4	1, 7, 8, 14	
LCC20	3, 9, 13, 19	4, 8, 14, 18	16	6	1, 2, 12, 20	*

* LCC20 : Other pins are not connected.


ELECTRICAL CHARACTERISTICS (continued)

Symbol	Parameter	LM124A, 224A 324A			LM124, 224 324, 2902			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	
V _{OH}	High Level Output Voltage (V _{CC} = + 30 V)							V
	T _{amb} = + 25 °C R _L = 2 kΩ	26	27		26	27		
	T _{min} ≤ T _{amb} ≤ T _{max}	26			26			
	T _{amb} = + 25 °C R _L = 10 kΩ	27	28		27	28		
	T _{min} ≤ T _{amb} ≤ T _{max}	27			27			
V _{OL}	Low Level Output Voltage (R _L ≤ 10 kΩ)							V
	T _{amb} = + 25 °C	5	20		5	20		
	T _{min} ≤ T _{amb} ≤ T _{max}		20			20		
S _{VO}	Slew-rate (V _I = 0.5 to 3 V, R _L = 2 kΩ CL < 100 pF, T _{amb} = + 25 °C, unity gain V _{CC} = 15 V)	0.2	0.4		0.2	0.4		V/μs
GBP	Gain Bandwidth Product, V _{CC} = 30 V (f = 100 kHz, T _{amb} = + 25 °C, V _{IN} = 10 mV R _L = 2 kΩ, CL = 100 pF)	0.7	1.3	1.8	0.7	1.3	1.8	MHz
THD	Total Harmonic Distortion (f = 1 kHz, A _V = 20 dB, R _L = 2 kΩ, V _O = 2 V _{pp} CL < 100 pF, T _{amb} = + 25 °C, V _{CC} = 30 V)		0.015			0.015		%
V _n	Equivalent Input Noise Voltage (f = 1 kHz, R _g = 100 Ω, V _{CC} = 30 V)		40			40		nV/√Hz
DV _{IO}	Average Temperature Coefficient of Input Offset Voltage T _{min} ≤ T _{amb} ≤ T _{max}		7	30		7	30	μV/°C
DI _{IO}	Average Temperature Coeff. of Input Offset Current T _{min} ≤ T _{amb} ≤ T _{max}		10	300		10	300	pA/°C
V _{O1} /V _{O2}	Channel Separation (note 5) 1 kHz ≤ f ≤ 20 kHz		120			120		dB


- Notes :**
- Short-circuits from the output to V_{CC} can cause excessive heating if V_{CC} > 15 V. The maximum output current is approximately 40 mA independent of the magnitude of V_{CC}. Destructive dissipation can result from simultaneous short-circuits on all amplifiers.
 - The direction of the input current is out of the IC. This current is essentially constant, independent of the state of the output so no loading change exists on the input lines.
 - V_S = 1.4 V, R_S = 0, 5 V < V_{CC} < 30 V, 0 < V_I < V_{CC} - 1.5 V.
 - The input common-mode voltage of either input signal voltage should not be allowed to go negative by more than 0.3 V. The upper end of the common-mode voltage range is V_{CC} - 1.5 V, but either or both inputs can go to + 32 V without damage.
 - Due to the proximity of external components insure that coupling is not originating via stray capacitance between these external parts. This typically can be detected as this type of capacitance increases at higher frequencies.
 - This input only exist when the voltage at any of the input leads is driven negative. It is due to the collector-base junction of the input PNP transistor becoming forward biased and thereby acting as input diode clamps. In addition to this diode action, there is also NPN parasitic action on the IC chip. This transistor action can cause the output voltages of the Op-amps to go to the V_{CC} voltage level (or to ground for a large overdrive) for the time duration than an input is driven negative. This is not destructive and normal output will set up again for input voltage higher than - 0.3 V.




E88LM124-02




E88LM124-03




E88LM124-04



E88LM124-05




E88LM124-06




E88LM124-07

OPEN LOOP FREQUENCY RESPONSE




E88LM124-08

LARGE SIGNAL FREQUENCY RESPONSE




E88LM124-09

VOLTAGE FOLLOWER PULSE RESPONSE




E88LM124-10

OUTPUT CHARACTERISTICS (CURRENT SINKING)




E88LM124-11

VOLTAGE FOLLOWER PULSE RESPONSE (SMALL SIGNAL)




E88LM124-12

OUTPUT CHARACTERISTICS (CURRENT SOURCING)




E88LM124-13

INPUT CURRENT




E88LM124-14

VOLTAGE GAIN




E88LM124-15

POWER SUPPLY & COMMON MODE REJECTION RATIO



E88LM124-16


Avd (dB) LARGE SIGNAL VOLTAGE GAIN




E88LM124-17

TYPICAL SINGLE - SUPPLY APPLICATIONS

AC COUPLED INVERTING AMPLIFIER




AC COUPLED NON-INVERTING AMPLIFIER




TYPICAL SINGLE - SUPPLY APPLICATIONS (continued)

NON-INVERTING DC GAIN




DC SUMMING AMPLIFIER




TYPICAL SINGLE SUPPLY APPLICATIONS (continued)

HIGH INPUT Z ADJUSTABLE GAIN DC INSTRUMENTATION AMPLIFIER




LOW DRIFT PEAK DETECTOR



* Polycarbonate or polyethylene

TYPICAL SINGLE SUPPLY APPLICATIONS (continued)


ACTIVE BANDPASS FILTER




E88LM124-24

TYPICAL SINGLE SUPPLY APPLICATIONS (continued)

HIGH INPUT Z, DC DIFFERENTIAL AMPLIFIER




USING SYMMETRICAL AMPLIFIERS TO REDUCE INPUT CURRENT (GENERAL CONCEPT)




PACKAGE MECHANICAL DATA

14 PINS – N SUFFIX – PLASTIC PACKAGE – J SUFFIX – CERDIP PACKAGE




14 PINS – D SUFFIX – PLASTIC MICROPACKAGE.



PACKAGE MECHANICAL DATA (continued)

20 PINS – GC SUFFIX – TRICECOP (LCC)



THREE TERMINAL ADJUSTABLE CURRENT SOURCES

- OPERATES from 1 V to 40 V
- 0.02 % V CURRENT REGULATION
- PROGRAMMABLE from 1 μ A to 10 mA
- \pm 3 % INITIAL ACCURATY

DESCRIPTION


The LM134/LM234/LM334 are 3-terminal adjustable current sources characterized by :

- an operating current range of 10000 : 1
- an excellent current regulation
- a wide dynamic voltage range of 1 V to 40 V

The current is determined by an external resistor without requiring other external components.


Reverse voltages of up to 20 V will only draw a current of several microamperes. This enables the circuit to operate as a rectifier and as a source of current in a.c. applications.

For the LM134/LM234/LM334, the voltage on the control pin is 64 mV at + 25 °C and is directly proportional to the absolute temperature (°K). The simplest external resistor connection generates a current with \approx 0.33 %/°C temperature dependence. Zero drift can be obtained by adding an additional resistor and a diode to the external circuit.




PIN CONNECTION

(bottom view)



E88LM134-01

BLOCK DIAGRAM



E88LM134-02


ABSOLUTE MAXIMUM RATING

Symbol	Parameter	LM134, LM234	LM334	Unit
	Voltage V ⁺ to V ⁻ Forward Reverse	40 20	30 20	V
V _{ADJ} ⁻	ADJ Pin to V ⁻ Voltage	5	5	V
I _{SET}	Set Current	10	10	mA
P _{tot}	Power Dissipation	400	400	mW
T _{stg}	Storage Temperature Range	- 65 to + 150		°C
T _{oper}	Operating Free-air Temperature Range	LM134 LM234 LM334	- 55 to + 125 - 25 to + 100 0 to + 70	°C

THERMAL DATA

R _{th(j-c)}	Maximum Junction-case Thermal Resistance	60	°C/W
R _{th(j-a)}	Maximum Junction-ambient Thermal Resistance	200	°C/W

SCHEMATIC DIAGAM



ELECTRICAL CHARACTERISTICS

$T_J = +25\text{ }^\circ\text{C}$ with pulse testing so that junction temperature does not change during testing.
(unless otherwise specified)


Parameter	LM134 - LM234			LM334			Unit
	Min.	Typ.	Max.	Min.	Typ.	Max.	
Set Current Error ($V^+ = +25\text{ V}$) - Note 1 $10\text{ }\mu\text{A} \leq I_{SET} \leq 1\text{ mA}$ $1\text{ mA} \leq I_{SET} \leq 5\text{ mA}$ $2\text{ }\mu\text{A} \leq I_{SET} \leq 10\text{ }\mu\text{A}$			3 5 8			6 8 12	%
Ratio of Set Current to V^- Current $10\text{ }\mu\text{A} \leq I_{SET} \leq 1\text{ mA}$ $1\text{ mA} \leq I_{SET} \leq 5\text{ mA}$ $2\text{ }\mu\text{A} \leq I_{SET} \leq 10\text{ }\mu\text{A}$	14	18 14 14	23	14	18 14 14	26	
Minimum Operating Voltage $2\text{ }\mu\text{A} \leq I_{SET} \leq 100\text{ }\mu\text{A}$ $100\text{ }\mu\text{A} \leq I_{SET} \leq 1\text{ mA}$ $1\text{ mA} \leq I_{SET} \leq 5\text{ mA}$		0.8 0.9 1			0.8 0.9 1		V
Average change in set current with input voltage $2\text{ }\mu\text{A} \leq I_{SET} \leq 1\text{ mA}$ $+1.5\text{ V} \leq V^+ \leq +5\text{ V}$ $+5\text{ V} \leq V^+ \leq +40\text{ V}$ $1\text{ mA} \leq I_{SET} \leq 5\text{ mA}$ $+1.5\text{ V} \leq V^+ \leq +5\text{ V}$ $+5\text{ V} \leq V^+ \leq +40\text{ V}$		0.02 0.01 0.03 0.02	0.05 0.03		0.02 0.01 0.03 0.02	0.1 0.05	% / V
Temperature Dependence of set current - (note 2) ($25\text{ }\mu\text{A} \leq I_{SET} \leq 1\text{ mA}$)	0.96 T	T	1.04 T	0.96 T	T	1.04 T	
Effective Shunt Capacitance		15			15		pF

Notes : 1 Set current is the current flowing into the V^+ pin. It is determined by the following formula $I_{set} = 67.7\text{ mV}/R_{set}$ ($T_J = +25\text{ }^\circ\text{C}$).

Set current error is expressed as a percent deviation from this amount.


2. I_{set} is directly proportional to absolute temperature ($^\circ\text{K}$) I_{set} at any temperature can be calculated from $I_{set} = I_0 (T/T_0)$ where I_0 is I_{set} measured at T_0 ($^\circ\text{K}$).

OUTPUT IMPEDANCE




E88LM134-04

MAXIMUM SLEW RATE FOR LINEAR OPERATION



E88LM134-05


START UP



TIME (SCALE CHANGES AT EACH CURRENT LEVEL).

E88LM134-06


TRANSIENT RESPONSE



TIME (SCALE CHANGES AT EACH CURRENT LEVEL)


E88LM134-07

VOLTAGE ACROSS R_{set}




E88LM134-08

CURRENT NOISE




E88LM134-09

TURN-ON VOLTAGE



RATIO OF I_{set} to V^- CURRENT



APPLICATION HINTS

SLEW RATE

At slew rates above a threshold (see curve) the LM134, LM234, LM334 can have a non-linear current characteristic. The slew rate at which this takes place is directly proportional to I_{set} . At $I_{set} = 10 \mu A$, $dv/dt \text{ max.} = 0.01 \text{ V}/\mu S$; at $I_{set} = 1 \text{ mA}$, $dv/dt \text{ max.} = 1 \text{ V}/\mu S$. Slew rates of more than $1 \text{ V}/\mu S$ do not damage the circuit nor do they produce high currents.

THERMAL EFFECTS

Internal heating can have a significant effect on current regulation for an I_{set} above $100 \mu A$. For example, each increase of 1 V in the voltage across the LM134 at $I_{set} = 1 \text{ mA}$ will increase the junction temperature by $\approx 0.4 \text{ }^\circ C$ (in still air). The output current (I_{set}) has a temperature coefficient of about $0.33 \text{ } \%/^\circ C$. Thus the change in current due to the increase in temperature will be $(0.4) (0.33) = 0.132 \text{ } \%$. This is a degradation of $10 : 1$ in regulation versus the true electrical effects. Thermal effects should be taken into account when d.c. regulation is critical and I_{set} is higher than $100 \mu A$. The dissipation of the connections of CB-97 package can reduce this thermal effect by a coefficient of more than 3.

SHUNT CAPACITANCE

In certain applications, the 15 pF value for the shunt capacitance should be reduced :
 - because of loading problems,
 - because of limitation of the output impedance of the current source in a.c. applications. This reduction of the capacitance can be easily carried out by adding a FET as indicated in the typical applications. The value of this capacitance can be reduced by at

least 3 pF and regulation can be improved by an order of magnitude without any modification of the d.c. characteristics (except for the minimum input voltage).

NOISE

The current noise produced by LM134, LM234, LM334 is about 4 times that of a transistor. If the LM134, LM234, LM334 is utilized as an active load for a transistor amplifier, the noise at the input will increase by about 12 dB. In most cases this is acceptable, and a single amplifier can be built with a voltage gain higher than 2 000.

LEAD RESISTANCE


The sense voltage which determines the current of the LM134, LM234, LM334, is less than 100 mV . At this level, the effects of the thermocouple and the connection resistance should be reduced by locating the current setting resistor close to the device. Do not use sockets for the ICs. A contact resistance of $0.7 \text{ } \Omega$ is sufficient to decrease the output current by $1 \text{ } \%$ at the 1 mA level.

SENSING TEMPERATURE

The LM134, LM234, LM334 are excellent remote controlled temperature sensors because their operation as sources of current preserves their accuracy even in the case of long connecting wires. The output current is directly proportional to the absolute temperature in degrees Kelvin according to the following equation.

$$I_{set} = \frac{(227 \mu V/^\circ K) (T)}{R_{set}}$$

The calibration of the LM134, LM234, LM334 is simplified by the fact that most of the initial accuracy is due to gain limitation (slope error) and not an offset. Gain adjustment is a one point trim because the output of the device extrapolates to zero at 0 °K.




E88LM134-12

This particularity of the LM134, LM234, LM334 is illustrated in the above diagram. Line abc represents the sensor current before adjustment and line a'b'c' represents the desired output. An adjustment of the gain provided at T2 will move the output from b to b' and will correct the slope at the same time so that the output at T1 and T3 will be correct. This gain adjustment can be carried out by means of R_{set} or the load resistor utilized in the circuit. After adjustment, the slope error should be less than 1 %. A low temperature coefficient for R_{set} is necessary to keep this accuracy. A 33 ppm/°C temperature drift of R_{set} will give an error of 1 % on the slope because the resistance follows the same temperature variations as the LM134, LM234, LM334. Three wires are required to isolate R_{set} from the LM134, LM234, LM334. Since this solution is not recommended. Metal-film resistors with a drift less than 20 ppm/°C are now available. Wirewound resistors can be utilized when very high stability is required.


TYPICAL APPLICATIONS

Figure 1 : Basic 2-terminal Current Source.



E88LM134-13

Figure 2 : Alternate Trimming Technique.



E88LM134-14

* For ± 10 % adjustment, select R_{set} 10 % high and make $R1 = 3 R_{set}$

Figure 3 : Terminating Remote Sensor for Voltage Output.




Figure 4 : Zero Temperature Coefficient Current Source.




Figure 5 : Low Output Impedance Thermometer.




Figure 6 : Low Output Impedance Thermometer.




Figure 7 : Micropower Bias.




Figure 8 : Low Input Voltage Reference Driver.




Figure 9 : In-line Current Limiter.





Figure 10 : Fet cascading for low capacitance.




ORDER CODES

Part Number	Temperature Range	Package
		Z
LM134	- 55 °C to + 125 °C	•
LM234	- 25 °C to + 100 °C	•
LM334	0 °C to + 70 °C	•

Example : LM134Z

PACKAGE MECHANICAL DATA

3 PINS - PLASTIC PACKAGE TO92




PRECISION TEMPERATURE SENSORS


- DIRECTLY CALIBRATED IN °K
- 1 °C INITIAL ACCURACY
- OPERATES FROM 400 μA TO 5 mA
- LESS THAN 1 Ω DYNAMIC IMPEDANCE

DESCRIPTION

The LM135, LM235, LM335 are precision temperature sensors which can be easily calibrated. They operate as a 2-terminal Zener and the breakdown voltage is directly proportional to the absolute temperature at 10 mV/°K. The circuit has a dynamic impedance of less than 1 Ω and operates within a range of current from 400 μA to 5 mA without alteration of its characteristics. Calibrated at + 25 °C, the LM135, LM235, LM335 have a typical error of less than 1 °C over a 100 °C temperature range. Unlike other sensors, the LM135, LM235, LM335 have a linear output.



PIN CONNECTION



ABSOLUTE MAXIMUM RATINGS


Symbol	Parameter	LM135	LM235	LM335, A	Unit
I_R	Current Reverse	15	15	15	mA
I_F	Current Forward	10	10	10	
T_{oper}	Operating Free-air Temperature Range (note 1) Continuous Intermittent	- 55 to + 150 + 150 to + 200	- 40 to + 125 + 125 to + 150	- 40 to + 100 + 100 to + 125	°C
T_{stg}	Storage Temperature Range	- 65 to + 150	- 65 to + 150	- 65 to + 150	°C

Note : 1. $T_j \leq 150^\circ\text{C}$.

THERMAL DATA

$R_{th(j-c)}$	Maximum Junction-case Thermal Resistance	60	°C/W
$R_{th(j-a)}$	Maximum Junction-ambient Thermal Resistance	170	°C/W

SCHEMATIC DIAGRAM



TEMPERATURE ACCURACY


Symbol	Parameter	LM135 - LM235 LM335A			LM335			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	
	Operating Output Voltage ($T_{case} = +25\text{ }^{\circ}\text{C}$, $I_R = 1\text{ mA}$)	2.95	2.98	3.01	2.92	2.98	3.04	V
	Uncalibrated Temperature Error ($I_R = 1\text{ mA}$) $T_{case} = +25\text{ }^{\circ}\text{C}$ $T_{(min)} < T_{case} < T_{(max)}$		1 2	3 5		2 4	6 9	$^{\circ}\text{C}$
	Temperature Error with $25\text{ }^{\circ}\text{C}$ Calibration ($T_{(min)} < T_{case} < T_{(max)}$, $I_R = 1\text{ mA}$) LM135 - LM235 LM335 LM335A		0.5 0.5	1.5 1		1 2	2	$^{\circ}\text{C}$
	Calibrated Error at External Temperature $T_{case} = T_{(max)}$ (intermittent)		2			2		$^{\circ}\text{C}$
	Non-linearity ($I_R = 1\text{ mA}$) LM135 - LM235 LM335 LM335A		0.3 0.3	1 1.5		0.3	1.5	$^{\circ}\text{C}$

ELECTRICAL CHARACTERISTICS (note 1)

Symbol	Parameter	LM135 - LM235			LM335, A			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	
	Operating output voltage change with current ($400\text{ }\mu\text{A} < I_R < 5\text{ mA}$ at constant temperature).		2.5	10		3	14	mV
	Dynamic Impedance ($I_R = 1\text{ mA}$)		0.5			0.6		Ω
	Output Voltage Temperature Drift		+ 10			+ 10		mV/ $^{\circ}\text{C}$
	Time Constant Still Air Air 0.5 m/s Stirred Oil		80 10 1			80 10 1		s
	Time Stability ($T_{case} = +125\text{ }^{\circ}\text{C}$)		0.2			0.2		$^{\circ}\text{C}/\text{kh}$


Note : 1. Accuracy measurements are made in a well-stirred oil bath. For other conditions, self heating must be considered

REVERSE VOLTAGE CHANGE




E88LM135-04

CALIBRATED ERROR




E88LM135-05

REVERSE CHARACTERISTICS




E88LM135-06

RESPONSE TIME




E88LM135-07

DYNAMIC IMPEDANCE




E88LM135-08

NOISE VOLTAGE




E88LM135-09

THERMAL RESISTANCE JUNCTION TO AIR




E88LM135-10

THERMAL TIME CONSTANT




E88LM135-11

THERMAL RESPONSE IN STILL AIR




E88LM135-12

THERMAL RESPONSE IN STIRRED OIL BATH



E88LM135-13

FORWARD CHARACTERISTICS



E88LM135-14

APPLICATION HINTS

There is an easy method of calibrating the device for higher accuracies (see typical applications).

The single point calibration works because the output of the LM135, LM235, LM335 is proportional to the absolute temperature with the extrapolated output of sensor going to 0 V at 0 °K (-273.15 °C). Errors in output voltage versus temperature are only slope. Thus a calibration of the slope at one temperature corrects errors at all temperatures.

The output of the circuit (calibrated or not) can be given by the equation :

$$V_{OT} = V_{OT_0} \times \frac{T}{T_0}$$

where T is the unknown temperature and T₀ is the reference temperature (in °K).


Nominally the output is calibrated at 10 mV/°K.

Precautions should be taken to ensure good sensing accuracy. As in the case of all temperatures sensors, self heating can decrease accuracy. The LM135, LM235, LM335 should operate with a low current, but sufficient to drive the sensor and its calibration circuit to their maximum operating temperature.


If the sensor is used in surroundings where the thermal resistance is constant, the errors due to self heating can be externally calibrated. This is possible if the circuit is biased with a temperature stable current. Heating will then be proportional to zener voltage and therefore temperature. In this way the error due to self heating is proportional to the absolute temperature as scale factor errors.

TYPICAL APPLICATIONS


Basic Temperature Sensor.




Wide Operating Supply.




Calibrated Sensor.




Average Temperature Sensing.




Isolated Temperature Sensor.




Simple Temperature Controller.



Centigrade Thermometer.



Differential Temperature Sensor.



THERMOCOUPLE COLD JUNCTION COMPENSATION
 Compensation for Grounded Thermocouple.

Thermo-couple	R3	Seebeck Coefficient
J	377 Ω	52.3 μV/°C
T	308 Ω	42.8 μV/°C
K	293 Ω	40.8 μV/°C
S	45.8 Ω	6.4 μV/°C

Adjustments : compensates for both sensor and resistor tolerances.

1. Short 1N4568.
2. Adjust R1 for SEEBECK coefficient ambient temperature (in degrees K) R3.
3. Short LM135 and adjust R2 for voltage across R3 corresponding to thermocouple type.

J	14.32 mV	K	11.17 mV
T	11.79 mV	S	1.768 mV

* Select R3 for proper thermocouple type.

E88LM135-23

Single Power Supply Cold Junction Compensation.

Thermo-couple	R3	R4	Seebeck Coefficient
J	1.05 kΩ	365 Ω	52.3 μV/°C
T	856 Ω	315 Ω	42.8 μV/°C
K	816 Ω	300 Ω	40.8 μV/°C
S	128 Ω	46.3 Ω	6.4 μV/°C

Adjustments :

1. Adjust R1 for the voltage across R3 equal to the SEEBECK coefficient times ambient temperature in degrees Kelvin.
2. Adjust R2 for voltage across R4 corresponding to thermocouple.


J	14.32 mV	K	11.17 mV
T	11.79 mV	S	1.768 mV

* Select R3 and R4 for proper thermocouple type.


E88LM135-24

PACKAGE MECHANICAL DATA

8 PINS - PLASTIC MICROPACKAGE (SO)



3 PINS - PLASTIC PACKAGE TO92




ORDER CODES

Part number	Temperature Range		Package
	Continuous	Intermittent	
LM135Z	- 55 °C to + 150 °C	+ 150 °C to + 200 °C	TO92
LM235Z	- 40 °C to + 125 °C	+ 125 °C to + 150 °C	TO92
LM235D	- 40 °C to + 125 °C	+ 125 °C to + 150 °C	SO8
LM335Z	- 40 °C to + 100 °C	+ 100 °C to + 125 °C	TO92
LM335D	- 40 °C to + 100 °C	+ 100 °C to + 125 °C	SO8
LM335AZ	- 40 °C to + 100 °C	+ 100 °C to + 125 °C	TO92
LM335AD	- 40 °C to + 100 °C	+ 100 °C to + 125 °C	SO8



**LOW POWER LOW OFFSET VOLTAGE
QUAD COMPARATORS**

- WIDE SINGLE SUPPLY VOLTAGE RANGE OR DUAL SUPPLIES FOR ALL DEVICES : + 2 V TO + 36 V OR ± 1 V TO ± 18 V
- VERY LOW SUPPLY CURRENT DRAIN (0.8 mA) INDEPENDENT OF SUPPLY VOLTAGE (1 mW/comparator at + 5 V)
- LOW INPUT BIAS CURRENT : 25 nA TYP
- LOW INPUT OFFSET CURRENT : ± 5 nA TYP
- LOW INPUT OFFSET VOLTAGE : ± 1 mV TYP
- INPUT COMMON-MODE VOLTAGE RANGE INCLUDES GROUND
- LOW OUTPUT SATURATION VOLTAGE : 250 mV TYP. ($I_o = 4$ mA)
- DIFFERENTIAL INPUT VOLTAGE RANGE TO THE SUPPLY VOLTAGE
- TTL COMPATIBLE OUTPUTS



DESCRIPTION

These devices consist of four independent precision voltage comparators with an offset voltage specifications as low as 2 mV max for LM339A, LM239A and LM139A. All these comparators were designed specifically to operate from a single power supply over a wide range of voltages. Operation from split power supplies is also possible.


These comparators also have a unique characteristic in that the input common-mode voltage range includes ground even through operated from a single power supply voltage.

ORDER CODES

Part Number	Temperature Range	Package			
		N	J	GC	D
LM139,A	- 55 to + 125 °C	•	•		•
LM239,A	- 40 to + 105 °C	•	•		•
LM339,A	0 to + 70 °C	•	•	•	•
LM2901	- 40 to + 105 °C	•	•	•	•
MC3302	- 40 to + 105 °C	•	•		•

Note : Hi-Rel Versions Available
Examples : LM139GC, LM139AN, LM2901D

PIN CONNECTIONS (top views)




ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	LM139, A LM239, A	LM339, A	LM2901 MC3302	Unit
V _{CC}	Supply Voltage	± 18 to 36	± 18 to 36	± 18 to 36	V
V _{ID}	Differential Input Voltage	36	36	36	V
V _I	Input Voltage	- 0.3 to + 36	- 0.3 to + 36	- 0.3 to + 36	V
	Output Short-circuit to Ground – (note 2)	Continuous	Continuous	Continuous	
P _{tot}	Power Dissipation – (note 1)	LM139GC 570 665	570	570	mW
T _{oper}	Operating Free-air Temperature Range	- 55 to + 125 LM239, A - 40 to + 105	0 to + 70	- 40 to + 105	°C
T _{stg}	Storage Temperature Range	- 65 to + 150	- 65 to + 150	- 65 to + 150	°C

- Notes :**
- Short-circuit from the output to V_{CC}* can cause excessive heating and eventual destruction. The maximum output current is approximately 20 mA, independent of the magnitude of V_{CC}.
 - For operating at high temperatures, the LM139, LM139A, LM2901 and MC3302 must be derated based on a + 125 °C max junction temperature and a thermal resistance of 175 °C/W which applies for the device soldered on a printed circuit board, operating in a still air ambient. The LM139 and LM139A must be derated based on a + 150 °C max junction temperature. R_{th(j-a)} = 250 °C/W. Devices bonded on a 6 x 3 x 0.15 cm glass-epoxy substrate with 30 mm² of 35 μm thick copper.

SCHEMATIC DIAGRAM (1/4 LM139)



Case	Outputs	Inverting Inputs	Non-inverting Inputs	V _{CC}	V _{CC}	N.C.
DIP14 CERDIP14 SO14	1, 2, 13, 14	4, 6, 8, 10	5, 7, 9, 11	12	3	
LCC20	2, 3, 19, 20	6, 9, 12, 14	8, 10, 13, 16	18	4	*






* LCC20 : Other pins are not connected

ELECTRICAL CHARACTERISTICS


LM139, A : -55 °C < T_{amb} < + 125 °C
 LM239, A, LM2901, MC3302 : -40 °C < T_{amb} < + 105 °C
 LM339, A : 0 °C < T_{amb} < + 70 °C
 (unless otherwise specified) V_{CC} = + 5 V ; V_{CC} = GND

Symbol	Parameter	LM139A - LM239A LM339A			LM139 - LM239 LM339 - LM2901 MC3302			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	
V _{IO}	Input Offset Voltage – (note 3) T _{amb} = + 25 °C T _{min} ≤ T _{amb} ≤ T _{max}		1	2 4		1	5 9	mV
I _{IO}	Input Offset Current T _{amb} = + 25 °C T _{min} ≤ T _{amb} ≤ T _{max}		3	25 100		5	50 150	nA
I _{IB}	Input Bias Current (I _{I+} or I _{I-}) T _{amb} = + 25 °C – (note 4) T _{min} ≤ T _{amb} ≤ T _{max}		25	100 300		25	250 400	nA
A _{VD}	Large Signal Voltage Gain V _{CC} = + 15 V, T _{amb} = + 25 °C, R _L ≥ 15 kΩ	50	200		25	200		V/mV
I _{CC}	Supply Current, R _L = ∞, T _{amb} = + 25 °C (all comparators)		0.8	2		0.8	2	mA
V _I	Input Common-mode Voltage Range (note 5) T _{amb} = + 25 °C T _{min} ≤ T _{amb} ≤ T _{max}	0 0		V _{CC} – 1.5 V _{CC} – 2	0 0		V _{CC} – 1.5 V _{CC} – 2	V
V _{ID}	Differential Input Voltage (V _{I+} = 0, or V _{I-} = 0, if used) (note 7)			V _{CC}			V _{CC}	V
V _{OL}	Low Level Output Voltage (V _I ≥ 1 V, V _I = 0 V, I _{sink} ≤ 4 mA) T _{amb} = + 25 °C T _{min} ≤ T _{amb} ≤ T _{max}		250	400 700		250	400 700	mV
I _{OH}	High Level Output Current (V _I ≥ 1 V, V _I = 0 V) T _{amb} = + 25 °C, V _O = + 5 V T _{min} ≤ T _{amb} ≤ T _{max} , V _O = + 30 V		0.1	1		0.1	1	nA μA
I _{O(sink)}	Output Sink Current (V _I ≥ 1 V, T _{amb} = + 25 °C, V _I = 0 V, V _O ≤ + 1.5 V)	6	16		6	16		mA
t _{re}	Response Time – (note 6) (V _L = + 5 V, R _L = 5100 Ω, V _(ref) = + 1.4 V, T _{amb} = + 25 °C)		1.3			1.3		μs
t _{rel}	Large Signal Response Time (V _L = 5 V, e _I = TTL, V _(ref) = + 1.4 V, T _{amb} = + 25 °C)		300			300		ns


- Notes :**
- At output switch point, V_O ≈ 1.4 V, R_S = 0 with V_{CC} = 5 V, and over the full input common-mode range (0 V to V_{CC} – 1.5 V).
 - The direction of the input current is out of the IC due to the PNP input stage. This current is essentially constant, independent of the state of the output, so no loading charge exists on the reference of input lines.
 - The input common-mode voltage of either input signal voltage should not be allowed to go negative by more than 0.3 V. The upper end of the common-mode voltage range is V_{CC} – 1.5 V, but either or both inputs can go to + 30 V without damage.
 - The response time specified is for a 100 mV input step with 5 mV overdrive. For larger overdrive signals 300 ns can be obtained.
 - Positive excursions of input voltage may exceed the power supply level. As long as the other voltage remains within the common-mode range, the comparator will provide a proper output state. The low input voltage state must not be less than – 0.3 V (or 0.3 V below the negative power supply, if used).




LM239,A
LM2901-MC3302




E88LM139-08




E88LM139-09



E88LM139-10




E88LM139-11




E88LM139-12

TYPICAL APPLICATIONS $V_{CC} = +5\text{ V}$


BASIC COMPARATOR



DRIVING CMOS




DRIVING TTL




TYPICAL APPLICATIONS (continued)


LOW FREQUENCY OP AMP




TRANSDUCER AMPLIFIER



LOW FREQUENCY OP AMP WITH OFFSET ADJUST




ZERO CROSSING DETECTOR (single power supply)




TYPICAL APPLICATIONS (continued)


TWO-DECADE HIGH-FREQUENCY VCO



LIMIT COMPARATOR




CRYSTAL CONTROLLED OSCILLATOR




SPLIT-SUPPLY APPLICATIONS

ZERO CROSSING DETECTOR




COMPARATOR WITH A NEGATIVE REFERENCE




PACKAGE MECHANICAL DATA

14 PINS – PLASTIC DIP OR CERDIP




14 PINS – PLASTIC MICROPACKAGE (SO)



PACKAGE MECHANICAL DATA (continued)

20 PINS – TRICECOP (LCC)



PROGRAMMABLE QUAD OPERATIONAL AMPLIFIERS

- PROGRAMMABLE ELECTRICAL CHARACTERISTICS
- BATTERY POWERED OPERATION
- LOW SUPPLY CURRENT (250 μ A/amplifier)
- GAIN-BANDWIDTH PRODUCT : 1 MHz
- LARGE DC VOLTAGE GAIN : 120 dB
- LOW NOISE VOLTAGE : 28 nV/√Hz
- WIDE POWER SUPPLY RANGE : ± 1.5 V TO ± 22 V
- CLASSE AB OUTPUT STAGE. NO CROSS-OVER DISTORTION
- OVERLOAD PROTECTION FOR INPUTS AND OUTPUTS

DESCRIPTION

The LM346 consists of four independent, high gain, internally compensated, low power programmable amplifiers. Two external resistors (R_{set}) allow the user to program the gain-bandwidth product, slew rate, supply current, input bias current, input offset current and input noise. For example the user can trade-off supply current for bandwidth or optimize noise figure for a given source resistance. In a similar way other amplifier characteristics can be tailored to the application.


Except for the two programming pins at the end of the package the LM346 pin out is the same as the LM324 and LM348.

PROGRAMMING EQUATIONS :

Total supply current = 1 mA ($I_{set} = 10 \mu$ A)
 Gain-bandwidth product = 1 MHz ($I_{set} = 10 \mu$ A)

Slew rate = 0.5 V/ μ s ($I_{set} = 10 \mu$ A)
 Input bias current ≈ 30 nA ($I_{set} = 10 \mu$ A)
 I_{set} = current into pin 8 and pin 9 (see schematic diagram)

$$I_{set} = \frac{V_{cc} - V_{cc} - 0.6 V}{R_{set}}$$




ORDER CODES

Part Number	Temperature Range	Package			
		N	J	D	GC
LM146	- 55 °C to + 125 °C		•		•
LM246	- 40 °C to + 105 °C	•	•	•	
LM346	0 °C to + 70 °C	•	•	•	

Note : Hi-rel Versions Available
Examples : LM146J, LM246N

PIN CONNECTIONS (top views)




ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	LM146	LM246	LM346	Unit
V _{CC}	Supply Voltage	± 22	± 22	± 22	V
V _I	Input Voltage (note 1)	± 15	± 15	± 15	V
V _{ID}	Differential Input Voltage	± 30	± 30	± 30	V
	Output Short-circuit Duration (note 2)	Indefinite	Indefinite	Indefinite	
P _{tot}	Power Dissipation	N/D Suffix 665 GC Suffix 900 J Suffix	500 900	500 900	mW
T _{oper}	Operating Free-air Temperature Range	- 55 to + 125	- 40 to + 105	0 to + 70	°C
T _{stg}	Storage Temperature Range	- 65 to + 150	- 65 to + 150	- 65 to + 150	°C

Notes : 1. For supply voltages less than ± 15 V, the absolute maximum input voltage is equal to the supply voltage.
 2. Any of the amplifier outputs can be shorted to ground indefinitely ; however more than one should not be simultaneously shorted as the maximum junction temperature will be exceeded.

SCHEMATIC DIAGRAM (1/4 LM146)



Case	Inverting Inputs	Non-inverting Inputs	V _{CC}	V _{CC}	Outputs	Set	N.C.
DIP16 CERDIP16 SO16	3, 5, 12, 14	2, 6, 11, 15	13	4	1, 7, 10, 16	8, 9	
LCC 20	3, 8, 14, 19	4, 7, 15, 18	17	5	2, 9, 13, 20	10, 12	*

* LCC20 : Other pins are not connected.


ELECTRICAL CHARACTERISTICS

LM346 : $0\text{ }^{\circ}\text{C} \leq T_{\text{amb}} \leq +70\text{ }^{\circ}\text{C}$, $V_{\text{CC}} = \pm 15\text{ V}$, $I_{\text{set}} = 10\text{ }\mu\text{A}$ LM246 : $-40\text{ }^{\circ}\text{C} \leq T_{\text{amb}} \leq +105\text{ }^{\circ}\text{C}$, $V_{\text{CC}} = \pm 15\text{ V}$, $I_{\text{set}} = 10\text{ }\mu\text{A}$ LM146 : $-55\text{ }^{\circ}\text{C} \leq T_{\text{amb}} \leq +125\text{ }^{\circ}\text{C}$, $V_{\text{CC}} = \pm 15\text{ V}$, $I_{\text{set}} = 10\text{ }\mu\text{A}$


Symbol	Parameter	LM146-LM246-LM346			Unit
		Min.	Typ.	Max.	
V_{IO}	Input Offset Voltage ($R_{\text{S}} \leq 10\text{ k}\Omega$) $T_{\text{amb}} = 25\text{ }^{\circ}\text{C}$ $T_{\text{min}} \leq T_{\text{amb}} \leq T_{\text{max}}$		0.5	3 5	mV
I_{IO}	Input Offset Current $T_{\text{amb}} = 25\text{ }^{\circ}\text{C}$ $T_{\text{min}} \leq T_{\text{amb}} \leq T_{\text{max}}$		2	20 25	nA
I_{IB}	Input Bias Current $T_{\text{amb}} = 25\text{ }^{\circ}\text{C}$ $T_{\text{min}} \leq T_{\text{amb}} \leq T_{\text{max}}$		30	100 100	nA
A_{vd}	Large Signal Voltage Gain ($V_{\text{O}} = \pm 10\text{ V}$, $R_{\text{L}} = 10\text{ k}\Omega$) $T_{\text{amb}} = 25\text{ }^{\circ}\text{C}$ $T_{\text{min}} \leq T_{\text{amb}} \leq T_{\text{max}}$	100 50	1000		V/mV
SVR	Supply Voltage Rejection Ratio ($R_{\text{S}} \leq 10\text{ k}\Omega$) $T_{\text{amb}} = 25\text{ }^{\circ}\text{C}$ $T_{\text{min}} \leq T_{\text{amb}} \leq T_{\text{max}}$	80 80	110		dB
I_{CC}	Supply Current, all Amp, no Load $T_{\text{amb}} = 25\text{ }^{\circ}\text{C}$ $T_{\text{min}} \leq T_{\text{amb}} \leq T_{\text{max}}$		1	2 2	mA
V_{I}	Input Voltage Range $T_{\text{amb}} = 25\text{ }^{\circ}\text{C}$ $T_{\text{min}} \leq T_{\text{amb}} \leq T_{\text{max}}$	-13.5 -13.5		+13.5 +13.5	V
CMR	Common Mode Rejection Ratio ($R_{\text{S}} \leq 10\text{ k}\Omega$) $T_{\text{amb}} = 25\text{ }^{\circ}\text{C}$ $T_{\text{min}} \leq T_{\text{amb}} \leq T_{\text{max}}$	80 70	110		dB
I_{OS}	Output Short-circuit Current $T_{\text{amb}} = 25\text{ }^{\circ}\text{C}$ $T_{\text{min}} \leq T_{\text{amb}} \leq T_{\text{max}}$	10 4	20	30 35	mA
$\pm V_{\text{opp}}$	Output Voltage Swing $T_{\text{amb}} = 25\text{ }^{\circ}\text{C}$ $T_{\text{min}} \leq T_{\text{amb}} \leq T_{\text{max}}$ $R_{\text{L}} = 10\text{ k}\Omega$ $R_{\text{L}} = 10\text{ k}\Omega$	12 12	14		V
S_{vo}	Slew-rate ($V_{\text{I}} = \pm 10\text{ V}$, $R_{\text{L}} = 10\text{ k}\Omega$, $C_{\text{L}} \leq 100\text{ pF}$, $T_{\text{amb}} = 25\text{ }^{\circ}\text{C}$, Unity Gain)	0.3	0.5		V/ μs
R_{I}	Input Resistance, $T_{\text{amb}} = 25\text{ }^{\circ}\text{C}$		1		M Ω
C_{I}	Input Capacitance, $T_{\text{amb}} = 25\text{ }^{\circ}\text{C}$		2		pF

ELECTRICAL CHARACTERISTICS (continued)


Symbol	Parameter	LM146-LM246-LM346			Unit
		Min.	Typ.	Max.	
V_{o1}/V_{o2}	Channel Separation ($R_L \geq 10\text{ K}\Omega$) ($V_o = 12\text{ V}_{pp}$)		120		dB
GPB	Gain Bandwidth Product ($V_i = 10\text{ mV}$, $R_L = 10\text{ K}\Omega$, $C_L \leq 100\text{ pF}$ $f = 100\text{ KHz}$, $T_{amb} = 25\text{ }^\circ\text{C}$)	0.8	1	1.6	MHz
THD	Total Harmonic Distortion ($f = 1\text{ KHz}$, $A_v = 20\text{ dB}$, $R_L = 10\text{ K}\Omega$ $C_L \leq 100\text{ pF}$, $T_{amb} = 25\text{ }^\circ\text{C}$, $V_o = 2\text{ V}_{pp}$)		0.015		%
V_n	Equivalent Input Noise Voltage ($f = 1\text{ KHz}$, $R_g = 100\text{ }\Omega$)		28		$\text{nV}/\sqrt{\text{Hz}}$




E88LM146-03




E88LM146-04




E88LM146-05




E88LM146-06




E88LM146-07




E88LM146-08




E88LM146-09




E88LM146-10




E88LM146-11




E88LM146-12




E88LM146-13



E88LM146-14




E88LM146-15




E88LM146-16

SUPPLY CURRENT vs TEMPERATURE




E88LM146-17

OPEN LOOP VOLTAGE GAIN vs TEMPERATURE




E88LM146-18

GAIN BANDWIDTH PRODUCT vs TEMPERATURE




E88LM146-19

SLEW RATE vs TEMPERATURE




E88LM146-20

INPUT NOISE VOLTAGE vs FREQUENCY




E88LM146-21

INPUT NOISE CURRENT vs FREQUENCY




E88LM146-22

POWER SUPPLY REJECTION RATIO





E88LM146-23

VOLTAGE FOLLOWER PULSE RESPONSE




E88LM146-24



E88LM146-25


PACKAGE MECHANICAL DATA

16 PINS – PLASTIC DIP OR CerdIP




PACKAGE MECHANICAL DATA (continued)

16 PINS – PLASTIC MICROPACKAGE (SO)



20 PINS – TRICECOP (LCC)




DIFFERENTIAL INPUT QUAD OP-AMPS

- LOW SUPPLY CURRENT : 0.53 mA/AMPLIFIER
- CLASS AB OUTPUT STAGE : NO CROSS-OVER DISTORTION
- PIN COMPATIBLE WITH LM124
- LOW INPUT OFFSET VOLTAGE : 1 mV
- LOW INPUT OFFSET CURRENT : 2 nA
- LOW INPUT BIAS CURRENT : 30 nA
- GAIN BANDWIDTH PRODUCT : 1.3 MHz
- HIGH DEGREE OF ISOLATION BETWEEN AMPLIFIERS : 120 dB
- OVERLOAD PROTECTION FOR INPUTS AND OUTPUTS

DESCRIPTION

The LM148 consists of four independent, high gain internally compensated, low power operational amplifiers which have been designed to provide functional characteristics identical to those of the familiar UA741 operational amplifier. In addition the total supply current for all four amplifiers is comparable to the supply current of a single UA741 type op amp. Other features include input offset current and input bias current which are much less than those of a standard UA741. Also, excellent isolation between amplifiers has been achieved by independently biasing each amplifier and using layout techniques which minimize thermal coupling.

The LM148 can be used anywhere multiple UA741 type amplifiers are being used and in applications where amplifier matching or high packing density is required.




ORDER CODES

Part Number	Temperature Range	Package			
		N	J	GC	D
LM148	- 55 °C to + 125 °C	•	•	•	•
LM248	- 40 °C to + 105 °C	•		•	•
LM348	0 °C to + 70 °C	•			•

Note : Hi-Rel Versions Available

Examples : LM148J, LM349D

PIN CONNECTIONS (top views)




ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	LM148	LM248	LM348	Unit
V_{CC}	Supply Voltage	± 22	± 22	± 22	V
V_{ID}	Differential Input Voltage	± 44	± 44	± 44	V
V_I	Input Voltage (note 1)	± 22	± 22	± 22	V
P_{tot}	Power Dissipation	500	500	500	mW
	Output Short-circuit Duration (note 2)	Indefinite	Indefinite	Indefinite	
T_{oper}	Operating Free-air Temperature Range	- 55 to + 125	- 40 to + 105	0 to + 70	$^{\circ}C$
T_{stg}	Storage Temperature Range	- 65 to + 150	- 65 to + 150	- 65 to + 150	$^{\circ}C$

Notes : 1. For supply voltage less than maximum value, the absolute maximum input voltage is equal to the supply vol-tage.
 2. Any of the amplifier outputs can be shorted to ground indefinitely ; however, more than one should not be simultaneously shorted as the maximum junction temperature will be exceeded.

SCHEMATIC DIAGRAM



E88LM148-02

Case	Outputs	Inverting Inputs	Non-inverting Inputs	V_{CC}	V_{CC}	N.C.
DIP14 CERDIP14/SO14	1, 7, 8, 14	2, 6, 9, 13	3, 5, 10, 12	4	11	
LCC20	2, 10, 12, 20	3, 9, 13, 19	4, 8, 14, 18	6	16	*

* LCC20 : Other pins are not connected.

ELECTRICAL CHARACTERISTICS


LM148 : $-55\text{ }^{\circ}\text{C} \leq T_{\text{amb}} \leq +125\text{ }^{\circ}\text{C}$, $V_{\text{CC}} = \pm 15\text{ V}$ LM248 : $-40\text{ }^{\circ}\text{C} \leq T_{\text{amb}} \leq +105\text{ }^{\circ}\text{C}$, $V_{\text{CC}} = \pm 15\text{ V}$ LM348 : $0\text{ }^{\circ}\text{C} \leq T_{\text{amb}} \leq +70\text{ }^{\circ}\text{C}$, $V_{\text{CC}} = \pm 15\text{ V}$

(unless otherwise specified)


Symbol	Parameter	LM148/248/348			Unit
		Min.	Typ.	Max.	
V_{IO}	Input Offset Voltage $R_{\text{S}} \leq 10\text{ k}\Omega$ $T_{\text{amb}} = +25\text{ }^{\circ}\text{C}$ $T_{\text{min}} \leq T_{\text{amb}} \leq T_{\text{max}}$		1	5 6	mV
I_{IO}	Input Offset Current $T_{\text{amb}} = +25\text{ }^{\circ}\text{C}$ $T_{\text{min}} \leq T_{\text{amb}} \leq T_{\text{max}}$		2	20 40	nA
I_{IB}	Input Bias Current $T_{\text{amb}} = +25\text{ }^{\circ}\text{C}$ $T_{\text{min}} \leq T_{\text{amb}} \leq T_{\text{max}}$		30	100 200	nA
A_{VD}	Large Signal Voltage Gain ($V_{\text{O}} = \pm 10\text{ V}$, $R_{\text{L}} \geq 2\text{ k}\Omega$) $T_{\text{amb}} = +25\text{ }^{\circ}\text{C}$ $T_{\text{min}} \leq T_{\text{amb}} \leq T_{\text{max}}$	50 25	160		V/mV
SVR	Supply Voltage Rejection Ratio ($R_{\text{S}} \leq 10\text{ k}\Omega$) $T_{\text{amb}} = +25\text{ }^{\circ}\text{C}$ $T_{\text{min}} \leq T_{\text{amb}} \leq T_{\text{max}}$	77 77	100		dB
I_{CC}	Supply Current, all Amp, no Load $T_{\text{amb}} = +25\text{ }^{\circ}\text{C}$ $T_{\text{min}} \leq T_{\text{amb}} \leq T_{\text{max}}$		2.1	3.6 4.8	mA
V_{I}	Input Voltage Range $T_{\text{amb}} = +25\text{ }^{\circ}\text{C}$ $T_{\text{min}} \leq T_{\text{amb}} \leq T_{\text{max}}$	-12 -12		+12 +12	V
CMR	Common-mode Rejection Ratio ($R_{\text{S}} \leq 10\text{ k}\Omega$) $T_{\text{amb}} = +25\text{ }^{\circ}\text{C}$ $T_{\text{min}} \leq T_{\text{amb}} \leq T_{\text{max}}$	70 70	110		dB
I_{OS}	Output Short-circuit Current $T_{\text{amb}} = +25\text{ }^{\circ}\text{C}$	10	25	35	mA
$\pm V_{\text{OPP}}$	Output Voltage Swing $T_{\text{amb}} = +25\text{ }^{\circ}\text{C}$ $T_{\text{min}} \leq T_{\text{amb}} \leq T_{\text{max}}$				V
			$R_{\text{L}} = 10\text{ k}\Omega$ $R_{\text{L}} = 2\text{ k}\Omega$	12 10	
			$R_{\text{L}} = 10\text{ k}\Omega$ $R_{\text{L}} = 2\text{ k}\Omega$	12 10	
S_{VO}	Slew Rate ($V_{\text{I}} = \pm 10\text{ V}$, $R_{\text{L}} = 2\text{ k}\Omega$, $C_{\text{L}} \leq 100\text{ pF}$, $T_{\text{amb}} = +25\text{ }^{\circ}\text{C}$, unity gain)	0.25	0.5		V/ μs
t_{r}	Rise Time ($V_{\text{I}} = \pm 20\text{ mV}$, $R_{\text{L}} = 2\text{ k}\Omega$, $C_{\text{L}} \leq 100\text{ pF}$, $T_{\text{amb}} = +25\text{ }^{\circ}\text{C}$, unity gain)		0.3		μs
K_{OV}	Overshoot ($V_{\text{I}} = \pm 20\text{ mV}$, $R_{\text{L}} = 2\text{ k}\Omega$, $C_{\text{L}} \leq 100\text{ pF}$, $T_{\text{amb}} = +25\text{ }^{\circ}\text{C}$, unity gain)		5		%
R_{I}	Input Resistance, $T_{\text{amb}} = +25\text{ }^{\circ}\text{C}$	0.8	2.5		M Ω
GPB	Gain-bandwidth Product ($V_{\text{I}} = \pm 10\text{ mV}$, $R_{\text{L}} = 2\text{ k}\Omega$, $C_{\text{L}} \leq 100\text{ pF}$, $f = 100\text{ KHz}$, $T_{\text{amb}} = +25\text{ }^{\circ}\text{C}$)	0.7	1.3	1.6	MHz

ELECTRICAL CHARACTERISTICS (continued)


Symbol	Parameter	LM148/248/348			Unit
		Min.	Typ.	Max.	
THD	Total Harmonic Distortion ($f = 1 \text{ KHz}$, $A_v = 20 \text{ dB}$, $R_L = 2 \text{ k}\Omega$, $V_O = 2 V_{PP}$, $C_L \leq 100 \text{ pF}$, $T_{amb} = +25 \text{ }^\circ\text{C}$)		0.08		%
V_n	Equivalent Input Noise Voltage ($f = 1 \text{ kHz}$, $R_G = 100 \text{ }\Omega$)		40		$\text{nV}/\sqrt{\text{Hz}}$
V_{01}/V_{02}	Channel Separation		120		dB




E88LM148-03



E88LM148-04




E88LM148-05




E88LM148-06


OUTPUT VOLTAGE SWING




OUTPUT IMPEDANCE




COMMON MODE REJECTION RATIO vs FREQUENCY




OPEN LOOP FREQUENCY RESPONSE




BODE PLOT (LM148)



LARGE SIGNAL PULSE RESPONSE (LM148)




SMALL SIGNAL PULSE RESPONSE (LM148)




E88LM148-15

GAIN BANDWIDTH PRODUCT vs AMBIENT TEMPERATURE




E88LM148-17

INVERTING LARGE SIGNAL PULSE RESPONSE (LM148)




E88LM148-19

SLEW-RATE vs TEMPERATURE




E88LM148-20

EQUIVALENT INPUT NOISE vs FREQUENCY




E88LM148-21

UNDISTORTED OUTPUT VOLTAGE SWING




E88LM148-22

POSITIVE COMMON-MODE INPUT VOLTAGE LIMIT




E88LM148-23

NEGATIVE COMMON-MODE INPUT VOLTAGE LIMIT




E88LM148-24

OUTPUT SHORT-CIRCUIT CURRENT vs AMBIENT TEMPERATURE




E88LM148-26

EQUIVALENT INPUT NOISE vs AMBIENT TEMPERATURE



E88LM148-27


TEST CIRCUITS




E88LM148-25

PACKAGE MECHANICAL DATA

14 PINS – PLASTIC DIP OR CERDIP




14 PINS - PLASTIC MICROPACKAGE (SO)




PACKAGE MECHANICAL DATA (continued)

20 PINS - TRICECOP (LCC)



LOW POWER DUAL OPERATIONAL AMPLIFIERS

- INTERNALLY FREQUENCY COMPENSATED.
- LARGE DC VOLTAGE GAIN : 100 dB
- WIDE BANDWIDTH (unity gain) : 1.1 MHz (temperature compensated)
- VERY LOW SUPPLY CURRENT/AMPLI (500 μ A) - ESSENTIALLY INDEPENDENT OF SUPPLY VOLTAGE
- LOW INPUT BIAS CURRENT : 20 nA (temperature compensated)
- LOW INPUT OFFSET VOLTAGE : 2 mV
- LOW INPUT OFFSET CURRENT : 2 nA
- INPUT COMMON-MODE VOLTAGE RANGE INCLUDES GROUND
- DIFFERENTIAL INPUT VOLTAGE RANGE EQUAL TO THE POWER SUPPLY VOLTAGE
- LARGE OUTPUT VOLTAGE SWING 0 V TO ($V_{cc} - 1.5$ V)



DESCRIPTION

These circuits consist of two independent, high gain, internally frequency compensated which were designed specifically to operate from a single power supply over a wide range of voltages. The low power supply drain is independent of the magnitude of the power supply voltage.

Application areas include transducer amplifiers, dc gain blocks and all the conventional op-amp circuits which now can be more easily implemented in single power supply systems. For example, these circuits can be directly operated off the standard + 5 V power supply voltage which is used in logic systems and will easily provide the required interface electronics without requiring any additional power supply.

In the linear mode the input common-mode voltage range includes ground and the output voltage can also swing to ground, even through operated from only a single power supply voltage.

The gain-bandwidth product is temperature compensated.


The input bias current is temperature compensated.

ORDER CODES

Part Number	Temperature Range	Package				
		H	N	J	GC	D
LM158, A	- 55 °C to + 125 °C	•	•	•	•	•
LM258, A	- 40 °C to + 105 °C	•	•	•		•
LM358, A	0 °C to + 70 °C	•	•	•		•
NE532	0 °C to + 70 °C		•	•		•
LM2904	- 40 °C to + 105 °C		•	•		•

Note : Hr-Rel Versions Available
Examples : LM158H, LM258N, LM2904D.


PIN CONNECTIONS (top views)



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	LM158, A	LM258, A LM2904	LM358, A NE532	Unit
V_{CC}	Supply Voltage	+ 32	+ 32	+ 32	V
V_I	Input Voltage	- 0.3 to + 32	- 0.3 to + 32	- 0.3 to + 32	V
V_{ID}	Differential Input Voltage	+ 32	+ 32	+ 32	V
	Output Short-circuit Duration (note 2)	Indefinite	Indefinite	Indefinite	
P_{tot}	Power Dissipation	500 LM158GC 665	500	500	mW
I_{ID}	Input Current (note 1)	50	50	50	mA
T_{oper}	Operating Free-air Temperature Range	- 55 to + 125	- 40 to + 105	0 to + 70	°C
T_{stg}	Storage Temperature Range	- 65 to + 150	- 65 to + 150	- 65 to + 150	°C

SCHEMATIC DIAGRAM (1/2 LM158)



CASE	Inverting Inputs	Non-inverting Inputs	GND	V _{CC}	Outputs	N.C.
TO99 - DIP8 - CERDIP8 - SO8	2-6	3-5	4	8	1-7	
LCC20	5-15	7-12	10	20	2-17	*

* LCC20 : Other pins are not connected.

ELECTRICAL CHARACTERISTICS

$V_{CC} = +5\text{ V}$, $V_{CC} = \text{Ground}$, $V_O = 1.4\text{ V}$
(unless otherwise specified)

- LM358,A/NE532 : $0 \leq T_{amb} \leq +70\text{ }^\circ\text{C}$
 LM258,A/LM2904 : $-40 \leq T_{amb} \leq +105\text{ }^\circ\text{C}$
 LM158,A : $-55 \leq T_{amb} \leq +125\text{ }^\circ\text{C}$


Symbol	Parameter	LM158A, LM258A LM358A			LM158, LM258 LM358, LM2904 NE532			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	
V_{IO}	Input Offset Voltage (note 3) $T_{amb} = 25\text{ }^\circ\text{C}$ $T_{min} \leq T_{amb} \leq T_{max}$		1	2 4		2 5 7		mV
I_{IO}	Input Offset Current $T_{amb} = 25\text{ }^\circ\text{C}$ $T_{min} \leq T_{amb} \leq T_{max}$		2	10 30		2 20 40		nA
I_{IB}	Input Bias Current (note 4) $T_{amb} = 25\text{ }^\circ\text{C}$ $T_{min} \leq T_{amb} \leq T_{max}$		20	50 100		20 100 200		nA
A_{VD}	Large Signal Voltage Gain ($V_{CC} = +15\text{ V}$, $R_L \geq 2\text{ k}\Omega$) ($V_O = 1.4\text{ V}$ to 11.4 V) $T_{amb} = 25\text{ }^\circ\text{C}$ $T_{min} \leq T_{amb} \leq T_{max}$		50 25	100		50 25 100		V/mV
SVR	Supply Voltage Rejection Ratio ($R_S \leq 10\text{ k}\Omega$) $T_{amb} = 25\text{ }^\circ\text{C}$ $T_{min} \leq T_{amb} \leq T_{max}$		65 65	100		65 65 100		dB
I_{CC}	Supply Current, all Amp, no Load $T_{amb} = 25\text{ }^\circ\text{C}$, $V_{CC} = +5\text{ V}$ $T_{amb} = 25\text{ }^\circ\text{C}$, $V_{CC} = +30\text{ V}$ $T_{min} \leq T_{amb} \leq T_{max}$		0.7 1	1.2 2 2		0.7 1 1.2 2 2		mA
V_I	Input Voltage Range (note 6) $T_{amb} = 25\text{ }^\circ\text{C}$ $T_{min} \leq T_{amb} \leq T_{max}$		0 0	V_{CC} - 1.5 V_{CC} - 2		0 0 V_{CC} - 1.5 V_{CC} - 2		V
CMR	Common-mode Rejection Ratio ($R_S < 10\text{ k}\Omega$) (note 3) $T_{amb} = 25\text{ }^\circ\text{C}$ $T_{min} \leq T_{amb} \leq T_{max}$		70 60	85		70 60 85		dB
I_O	Output Short-circuit Current ($V_I^+ = +1\text{ V}$, $V_I = 0\text{ V}$) $T_{amb} = 25\text{ }^\circ\text{C}$, $V_{CC} = +15\text{ V}$ (note 2) $T_{min} \leq T_{amb} \leq T_{max}$		20 10	40 60		20 10 40 60		mA
I_{sink}	Output Current Sink ($V_I^+ = -1\text{ V}$, $V_I = 0\text{ V}$) $V_{CC} = +15\text{ V}$ $V_O = +0.2\text{ V}$ $T_{amb} = +25\text{ }^\circ\text{C}$ $T_{min} \leq T_{amb} \leq T_{max}$ $T_{amb} = +25\text{ }^\circ\text{C}$ $T_{min} \leq T_{amb} \leq T_{max}$		10 10 12 12	20 50		10 10 12 50 12		mA μA

ELECTRICAL CHARACTERISTICS (continued)

Symbol	Parameter	LM158A, LM258A LM358A			LM158, LM258 LM358, LM2904 NE532			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	
V_{OPP}	Output Voltage Swing $T_{amb} = 25\text{ }^{\circ}\text{C}$ $R_L \geq 2\text{ k}\Omega$	0		$V_{CC} - 1.5$	0		$V_{CC} - 1.5$	V
	$T_{min} \leq T_{amb} \leq T_{max}$ $R_L \geq 10\text{ k}\Omega$	0		$V_{CC} - 2$	0		$V_{CC} - 2$	
V_{OH}	High Level Output Voltage ($V_{CC} = 30\text{ V}$) $T_{amb} = 25\text{ }^{\circ}\text{C}$ $R_L = 2\text{ k}\Omega$	26	27		26	27		V
	$T_{min} \leq T_{amb} \leq T_{max}$ $R_L = 2\text{ k}\Omega$	26			26			
	$T_{amb} = 25\text{ }^{\circ}\text{C}$ $R_L = 10\text{ k}\Omega$	27	28		27	28		
	$T_{min} \leq T_{amb} \leq T_{max}$ $R_L = 10\text{ k}\Omega$	27			27			
V_{OL}	Low Level Output Voltage ($R_L \geq 10\text{ k}\Omega$) $T_{amb} = 25\text{ }^{\circ}\text{C}$ $T_{min} \leq T_{amb} \leq T_{max}$		5	20 20		5 20		mV
S_{VO}	Slew-rate ($V_I = 0.5$ to 3 V , $R_L = 2\text{ k}\Omega$ $C_L \leq 100\text{ pF}$, $T_{amb} = 25\text{ }^{\circ}\text{C}$, unity gain) $V_{CC} = 15\text{ V}$	0.3	0.6		0.3	0.6		V/ μs
GBP	Gain Bandwidth Product ($f = 100\text{ kHz}$, $T_{amb} = 25\text{ }^{\circ}\text{C}$, $V_{CC} = 30\text{ V}$ $V_{IN} = 10\text{ mV}$, $R_L = 2\text{ k}\Omega$, $C_L = 100\text{ pF}$)	0.7	1.1	1.6	0.7	1.1	1.6	MHz
THD	Total Harmonic Distortion ($f = 1\text{ kHz}$, $A_v = 20\text{ dB}$, $R_L = 2\text{ k}\Omega$, $V_{CC} = 30\text{ V}$ $C_L \leq 100\text{ pF}$, $T_{amb} = 25\text{ }^{\circ}\text{C}$, $V_O = 2\text{ V}_{PP}$)		0.02			0.02		%
V_n	Equivalent Input Noise voltage ($f = 1\text{ kHz}$, $R_g = 100\text{ }\Omega$, $V_{CC} = 30\text{ V}$)		55			55		nV/ $\sqrt{\text{Hz}}$
DV_{io}	Input Offset Voltage Drift $T_{min} \leq T_{amb} \leq T_{max}$		7	30		7	30	$\mu\text{V}/^{\circ}\text{C}$
DI_{io}	Input Offset Current Drift $T_{min} \leq T_{amb} \leq 25\text{ }^{\circ}\text{C}$		10	300		10	300	pA/ $^{\circ}\text{C}$
V_{O1}/V_{O2}	Channel Separation (note 5) $1\text{ kHz} \leq f \leq 20\text{ kHz}$		120			120		dB


- Notes :**
- This input only exist when the voltage at any of the input leads is driven negative. It is due to the collector-base junction of the input PNP transistor becoming forward biased and thereby acting as input diode clamps. In addition to this diode action, there is also NPN parasitic action on the IC chip. This transistor action can cause the output voltages of the Op-amps to go to the V_{CC} voltage level (or to ground for a large overdrive) for the time duration that an input is driven negative. This is not destructive and normal output will set up again for input voltage higher than -0.3 V .
 - Short-circuits from the output to V_{CC} can cause excessive heating if $V_{CC} > 15\text{ V}$. The maximum output current is approximately 40 mA independent of the magnitude of V_{CC} . Destructive dissipation can result from simultaneous short-circuits on all amplifiers.
 - $V_O = 1.4\text{ V}$, $R_S = 0$, $5\text{ V} < V_{CC} < 30\text{ V}$, $0 < V_I < V_{CC} - 1.5\text{ V}$.
 - The direction of the input current is out of the IC. This current is essentially constant, independent of the state of the output so no loading change exists on the input lines.
 - Due to the proximity of external components insure that coupling is not originating via stray capacitance between these external parts. This typically can be detected as this type of capacitance increases at higher frequencies.
 - The input common-mode voltage of either input signal voltage should not be allowed to go negative by more than 0.3 V . The upper end of the common-mode voltage range is $V_{CC} - 1.5\text{ V}$. But either or both inputs can go to $+32\text{ V}$ without damage.

OPEN LOOP FREQUENCY RESPONSE (Note 3)




E88LM158-03

LARGE SIGNAL FREQUENCY RESPONSE




E88LM158-04

VOLTAGE FOLLOWER PULSE RESPONSE




E88LM158-05

OUTPUT CHARACTERISTICS




E88LM158-06

COMMON-MODE REJECTION RATIO




E88LM158-07

VOLTAGE FOLLOWER PULSE RESPONSE (SMALL SIGNAL)




E88LM158-08

OUTPUT CHARACTERISTICS




E88LM158-09

INPUT CURRENT (Note 1)




E88LM158-10

CURRENT LIMITING (Note 1)




E88LM158-11

INPUT VOLTAGE RANGE




E88LM158-12

SUPPLY CURRENT




E88LM158-13

VOLTAGE GAIN




E88LM158-14

INPUT CURRENT




E88LM158-15

VOLTAGE GAIN




E88LM158-16


GAIN BANDWIDTH PRODUCT



E88LM158-17




E88LM158-18




E88LM158-19

TYPICAL APPLICATIONS (single supply voltage) $V_{CC} = +5 V_{DC}$

AC COUPLED INVERTING AMPLIFIER




AC COUPLED NON INVERTING AMPLIFIER




TYPICAL APPLICATIONS (single supply voltage) $V_{CC} = +5 V_{DC}$ (continued)

NON INVERTING DC AMPLIFIER




DC SUMMING AMPLIFIER



TYPICAL APPLICATIONS (single supply voltage) $V_{CC} = +5 V_{DC}$ (continued)

HIGH INPUT IMPEDANCE, DC DIFFERENTIAL AMPLIFIER




for $\frac{R1}{R2} = \frac{R4}{R3}$ (CMRR depends on this resistor ratio match)

$$V_O = (1 + \frac{R4}{R3}) (V2 - V1)$$

As shown : $V_O = 2(V2 - V1)$


E88LM158-24

USING SYMMETRICAL AMPLIFIERS TO REDUCE INPUT CURRENT (general concept)




E88LM158-25

TYPICAL APPLICATIONS (single supply voltage) $V_{CC} = +5 V_{DC}$ (continued)
 HIGH INPUT Z ADJUSTABLE-GAIN DC INSTRUMENTATION AMPLIFIER




LOW DRIFT PEAK DETECTOR




TYPICAL APPLICATIONS (single supply voltage) $V_{CC} = +5 V_{DC}$ (continued)

ACTIVE BAND-PASS FILTER





PACKAGE MECHANICAL DATA (continued)

8 PINS – METAL CAN - TO99



20 PINS – TRICECOP (LCC)





LOW POWER LOW OFFSET VOLTAGE DUAL COMPARATORS

- WIDE SINGLE SUPPLY VOLTAGE RANGE OR DUAL SUPPLIES + 2 V TO + 36 V OR ± 1 V TO ± 18 V
- VERY LOW SUPPLY CURRENT DRAIN (0.4 mA) INDEPENDENT OF SUPPLY VOLTAGE (1 mW/comparator at + 5 V)
- LOW INPUT BIAS CURRENT : 25 nA TYP
- LOW INPUT OFFSET CURRENT : ± 5 nA TYP
- LOW INPUT OFFSET VOLTAGE : ± 1 mV TYP
- INPUT COMMON-MODE VOLTAGE RANGE INCLUDES GROUND
- LOW OUTPUT SATURATION VOLTAGE : 250 mV TYP. ($I_o = 4$ mA)
- DIFFERENTIAL INPUT VOLTAGE RANGE TO THE SUPPLY VOLTAGE
- TTL, DTL, ECL, MOS, CMOS COMPATIBLE OUTPUTS



DESCRIPTION

These devices consist of two independent precision voltage comparators with an offset voltage specifications as low as 2 mV max for LM393A, LM293A and LM193A.

All these comparators were designed specifically to operate from a single power supply over a wide range of voltages. Operation from split power supplies is also possible.

These comparators also have a unique characteristics in that the input common-mode voltage range includes ground even through operated from a single power supply voltage.

PIN CONNECTIONS (top views)



ORDER CODES

Part Number	Temperature Range	Package				
		H	N	D	GC	J
LM193,A	- 55 to + 125 °C	•	•	•	•	•
LM293,A	- 40 to + 105 °C	•	•	•	•	•
LM393,A	0 to + 70 °C	•	•	•	•	•
LM2903	- 40 to + 105 °C	•	•	•	•	•


Note : Hi-Rel Versions Available
Examples : LM193H, LM393D

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	LM193, A	LM293, A	LM393, A LM2903	Unit
V _{CC}	Supply Voltage	± 18 to 36	± 18 to 36	± 18 to 36	V
V _{ID}	Differential Input Voltage	36	36	36	V
V _I	Input Voltage	- 0.3 to + 36	- 0.3 to + 36	- 0.3 to + 36	V
	Output Short-circuit to Ground – (note 2)	Continuous	Continuous	Continuous	
P _{tot}	Power Dissipation – (note 1) LM393AH	830	830	570 830	mW
T _{oper}	Operating Free-air Temperature Range LM2903	- 55 to + 125	- 25 to + 85	0 to + 70 - 40 to + 105	°C
T _{stg}	Storage Temperature Range	- 65 to + 150	- 65 to + 150	- 65 to + 150	°C

- Notes :**
- For operating at high temperatures the LM393, LM393A, LM2903 must be derated based on a + 125 °C max junction temperature and a thermal resistance of 175 °C/W which applies for the devices soldered on a printed circuit board, operating in a still air ambient. The LM393, LM393A, LM293 and LM293A must be derated based on a + 150 °C max junction temperature.
 - Short-circuit from the output to V_{cc} can cause excessive heating and eventual destruction. The maximum output current is approximately 20 mA, independent of the magnitude of V_{cc}.

SCHEMATIC DIAGRAM (1/2 LM193)



CASE	Outputs	Inverting Inputs	Non-inverting Inputs	V _{cc}	V _{cc}	N.C.
TO99 SO8 DIP8	1, 7	3, 5	2, 6	4	8	-
LCC20	2, 17	7, 12	5, 15	10	20	*

* LCC20 : Other pins are not connected.

ELECTRICAL CHARACTERISTICS

LM393A / LM393 : $0\text{ }^{\circ}\text{C} \leq T_{\text{amb}} \leq + 70\text{ }^{\circ}\text{C}$
 LM293A / LM293 / LM2903 : $- 40\text{ }^{\circ}\text{C} \leq T_{\text{amb}} \leq + 105\text{ }^{\circ}\text{C}$
 LM193A / LM193 : $- 55\text{ }^{\circ}\text{C} \leq T_{\text{amb}} \leq + 125\text{ }^{\circ}\text{C}$

* = $\geq V_{\text{CC}} = + 5\text{ V}$, $V_{\text{CC}} = \text{GND}$
 (unless otherwise specified)

Symbol	Parameter	LM193A - LM293A LM393A			LM193 - LM293 LM393 - LM2903			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	
V_{IO}	Input Offset Voltage – (note 3) $T_{\text{amb}} = + 25\text{ }^{\circ}\text{C}$ $T_{\text{min}} \leq T_{\text{amb}} \leq T_{\text{max}}$		1	2 4		1	5 9	mV
I_{IB}	Input Bias Current – (note 4) $T_{\text{amb}} = + 25\text{ }^{\circ}\text{C}$ $T_{\text{min}} \leq T_{\text{amb}} \leq T_{\text{max}}$		25	100 300		25	250 400	nA
I_{IO}	Input Offset Current $T_{\text{amb}} = + 25\text{ }^{\circ}\text{C}$ $T_{\text{min}} \leq T_{\text{amb}} \leq T_{\text{max}}$		3	25 100		5	50 150	nA
A_{VD}	Large Signal Voltage Gain ($V_{\text{CC}} = + 15\text{ V}$, $V_{\text{a}} = + 10\text{ V}$, $R_{\text{L}} \geq 15\text{ k}\Omega$) $T_{\text{amb}} = + 25\text{ }^{\circ}\text{C}$	50	200		25	200		V/mV
I_{CC}	Supply Current, no Load (all comparators) $T_{\text{amb}} = 25\text{ }^{\circ}\text{C}$ $V_{\text{CC}} = 30\text{ V}$		0.4 1	1 2.5		0.4 1	1 2.5	mA
V_{I}	Input Voltage Range – (note 5) $T_{\text{amb}} = + 25\text{ }^{\circ}\text{C}$ $T_{\text{min}} \leq T_{\text{amb}} \leq T_{\text{max}}$	0 0		$V_{\text{CC}} - 1.5$ $V_{\text{CC}} - 2$	0 0		$V_{\text{CC}} - 1.5$ $V_{\text{CC}} - 2$	V
V_{ID}	Differential Input Voltage ($V_{\text{I}}^{+} = 0\text{ V}$ or if used $V_{\text{I}}^{-} = 0\text{ V}$) – (note 7)			V_{CC}			V_{CC}	V
I_{OS}	Output Sink Current $V_{\text{I}}^{+} = 0\text{ V}$, $V_{\text{I}}^{-} \geq 1\text{ V}$, $V_{\text{O}} \leq + 1.5\text{ V}$ $T_{\text{amb}} = 25\text{ }^{\circ}\text{C}$	6	16		6	16		mA
V_{OL}	Low Level Output Voltage $V_{\text{I}}^{-} \geq 1\text{ V}$, $V_{\text{I}}^{+} = 0\text{ V}$, $I_{\text{OS}} \leq 4\text{ mA}$ $T_{\text{amb}} = 25\text{ }^{\circ}\text{C}$ $T_{\text{min}} \leq T_{\text{amb}} \leq T_{\text{max}}$		250	400 700		250	400 700	mV
I_{OH}	High Level Output Current $V_{\text{I}}^{+} \geq 1\text{ V}$, $V_{\text{I}}^{-} = 0\text{ V}$ $T_{\text{amb}} = 25\text{ }^{\circ}\text{C}$, $V_{\text{O}} = + 5\text{ V}$ $T_{\text{min}} \leq T_{\text{amb}} \leq T_{\text{max}}$, $V_{\text{O}} = + 30\text{ V}$		0.1	1000		0.1	1000	nA


ELECTRICAL CHARACTERISTICS (continued)

Symbol	Parameter	LM193A - LM293A LM393A			LM193 - LM293 LM393 - LM2903			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	
t_{re}	Response Time $V_L = +5\text{ V}$, $R_L = 5.1\text{ k}\Omega$ – (note 6) $T_{amb} = 25\text{ }^\circ\text{C}$		1.3			1.3		μs
t_{rei}	Large Signal Response Time $e_i = \text{TTL}$, $V_{re} = +1.4\text{ V}$, $V_L = +5\text{ V}$ $T_{amb} = 25\text{ }^\circ\text{C}$		300			300		ns

- Notes :**
- At output switch point, $V_o = 1.4\text{ V}$, $R_s = 0$ with V_{cc} from 5 V to 30 V the full input common-mode range (0 V to $V_{cc} - 1.5\text{ V}$).
 - The direction of the input current is out of the IC due to the PNP input stage. This current is essentially constant, independent of the state of the output, so no loading charge exists on the reference or input lines.
 - The input common-mode voltage of either input signal voltage should not be allowed to go negative by more than 0.3 V.
The upper end of the common-mode voltage range is $V_{cc} - 1.5\text{ V}$, but either or both inputs can go to +30 V without damage.
 - The response time specified is for a 100 mV input step with 5 mV overdrive. For larger overdrive signals 300 ns can be obtained.
 - Positive excursions of input voltage may exceed the power supply level. As long as the other voltage remains within the common-mode range the comparator will provide a proper output state. The low input voltage state must not be less than -0.3 V (or 0.3 V below the negative power supply, if used).


LM193,A - LM393,A

SUPPLY CURRENT




E88LM193-02

INPUT CURRENT




E88LM193-03

OUTPUT SATURATION VOLTAGE




E88LM193-04

RESPONSE TIME FOR VARIOUS INPUT OVERDRIVES - NEGATIVE TRANSITION



E88LM193-05


RESPONSE TIME FOR VARIOUS INPUT OVERDRIVES - POSITIVE TRANSITION




E88LM193-06

TYPICAL APPLICATIONS


BASIC COMPARATOR




DRIVING CMOS




DRIVING TTL




LOW FREQUENCY OP AMP




LOW FREQUENCY OP AMP




TRANSDUCER AMPLIFIER




LOW FREQUENCY OP AMP WITH OFFSET ADJUST




ZERO CROSSING DETECTOR (SINGLE POWER SUPPLY)




TWO DECADES HIGH FREQUENCY VCO



LIMIT COMPARATOR




CRYSTAL CONTROLLED OSCILLATOR




SPLIT-SUPPLY APPLICATIONS

ZERO CROSSING DETECTOR




COMPARATOR WITH A NEGATIVE REFERENCE




PACKAGE MECHANICAL DATA

8 PINS – PLASTIC DIP




8 PINS – PLASTIC MICROPACKAGE (SO)




PACKAGE MECHANICAL DATA (continued)

8 PINS – METAL CAN TO99




20 PINS – TRICECOP (LCC)



THREE-TERMINAL 5-VOLT REGULATORS

- FIXED VOLTAGE REGULATOR REQUIRES NO EXTERNAL COMPONENT FOR ADJUSTING
- CAN PROVIDE OTHER VALUES OF REGULATED VOLTAGES ABOVE 5V USING SEPARATE, BIAS RESISTORS
- SPECIFIED TO BE COMPATIBLE, WORST CASE, WITH TTL AND DTL



DESCRIPTION

The LM209 and LM309 are 5V regulators. They are designed for local regulation on digital logic cards.


The available output current is greater than 1A.

These regulators are essentially blow-out proof. Current limiting is included and thermal shut down is provided to keep the ICs from overheating. If internal dissipation becomes too great, the regulator will shut down to prevent excessive heating.

ORDER CODES

Part Number	Temperature Range
LM209	- 25°C to + 150°C
LM309	0°C to + 125°C

PIN CONNECTION (bottom view)




ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit	
V _I	Input Voltage	35	V	
P _D	Internal Power Dissipation	Internally Limited	W	
I _{OS}	Short-circuit Output Current	Internally Limited	A	
T _{oper}	Operating Free-air Temperature Range	LM209 LM309	- 25 to + 150 0 to + 125	°C
T _{stg}	Storage Temperature Range		- 65 to + 150	°C

THERMAL CHARACTERISTICS

Symbol	Parameter	Min.	Typ.	Max.	Unit
R _{th(j-c)}	Junction-case Thermal Resistance			4	°C/W
R _{th(j-a)}	Junction-ambient Thermal Resistance		35		°C/W

SCHEMATIC DIAGRAM



ELECTRICAL CHARACTERISTICS

LM209 : $-25^{\circ}\text{C} \leq T_j \leq +150^{\circ}\text{C}$


LM309 : $0^{\circ}\text{C} \leq T_j \leq +150^{\circ}\text{C}$

$V_I = +10\text{V}$, $I_O = 0.5\text{A}$


(unless otherwise specified)

Symbol	Parameter	LM209			LM309			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	
V _O	Output Voltage Range $T_j = +25^{\circ}\text{C}$ $T_{\text{min}} \leq T_{\text{amb}} \leq T_{\text{max}}$ $+7\text{V} \leq V_I \leq +25\text{V}$, $5\text{mA} \leq I_O \leq 1\text{A}$, $P < 20\text{W}$	4.7	5.05	5.3	4.8	5.05	5.2	V
		4.6		5.4	4.75		5.25	
K _{V1}	Line Regulation ($+7\text{V} \leq V_I \leq +25\text{V}$, $T_j = +25^{\circ}\text{C}$)		4	50		4	50	mV
K _{V0}	Load Regulation ($T_j = +25^{\circ}\text{C}$) $5\text{mA} \leq I_O \leq 1.5\text{A}$		50	100		50	100	mV
I _B	Quiescent Current ($+7\text{V} \leq V_I \leq +25\text{V}$)		5.2	10		5.2	10	mA
ΔI_B	Quiescent Current Deviation $+7\text{V} \leq V_I \leq +25\text{V}$ $5\text{mA} \leq I_O \leq 1\text{A}$	CB-19		0.5		0.5		mA
				0.8		0.8		
V _{NO}	Output Noise Voltage ($T_{\text{amb}} = +25^{\circ}\text{C}$, $10\text{Hz} \leq f \leq 100\text{kHz}$)			40			40	μV
K _{VH}	Long Term Stability			10			20	mV


MAXIMUM AVERAGE POWER DISSIPATION




PEAK OUTPUT CURRENT




DROPOUT CHARACTERISTICS




DROPOUT VOLTAGE




OUTPUT IMPEDANCE




OUTPUT VOLTAGE





QUIESCENT CURRENT




QUIESCENT CURRENT






TYPICAL APPLICATION

✧ HIGH STABILITY REGULATOR




- ✧ Regulation better than 0.01% load, line and temperature can be obtained.
- * Determines zener current. May be adjusted to minimize thermal drift.
- ** Solid tantalum.
- † High stability resistors.

ADJUSTABLE OUTPUT REGULATOR




FIXED 5V REGULATOR



- * Required if regulator is located an appreciable distance from power supply filter capacitor.
- ** Although no output capacitor is needed for stability, it does improve transient response.

CURRENT REGULATOR



* Determines output current.



THREE-TERMINAL 3A-5V POSITIVE VOLTAGE REGULATORS

- OUTPUT CURRENT : 3A
- INTERNAL CURRENT AND THERMAL LIMITING
- TYPICAL OUTPUT IMPEDANCE : 0.01Ω
- MINIMUM INPUT VOLTAGE : 7.5V
- POWER DISSIPATION : 30W


DESCRIPTION

The LM223, LM323 are three-terminal positive voltage regulators with a preset 5V output and a load driving capability of 3A. New circuit design and processing techniques are used to provide the high output current without sacrificing the regulation characteristics of lower current devices.

The 3A regulator is virtually blowout proof.

Current limiting, power limiting and thermal shut-down provide the same high level of reliability obtained with these techniques in the LM209, 1A regulator.


An overall worst case specification for the combined effects of input voltage, load current, ambient temperature, and power dissipation ensure that the LM223, LM323 will perform satisfactorily as a system element.



ORDER CODES

Part Number	Temperature Range	K
LM223	- 25°C to + 150°C	•
LM323	0°C to + 125°C	•

PIN CONNECTION (bottom view)




ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit	
V_I	Input Voltage	20	V	
I_O	Output Current	Internally Limited		
P_{tot}	Power Dissipation	Internally Limited		
T_{oper}	Operating Junction Temperature Range	LM223 LM323	- 25 to + 150 0 to + 125	°C
T_{stg}	Storage Temperature Range		- 65 to + 150	°C

THERMAL CHARACTERISTICS

Symbol	Parameter	Typ.	Max.	Unit
$R_{th(j-c)}$	Junction-case Thermal Resistance	TO-3	4	°C/W
$R_{th(j-a)}$	Junction-ambient Thermal Resistance	TO-3	35	°C/W

SCHEMATIC DIAGRAM



ELECTRICAL CHARACTERISTICS

LM223 : $-25^{\circ}\text{C} < T_J < +150^{\circ}\text{C}$


LM323 : $0^{\circ}\text{C} < T_J < +125^{\circ}\text{C}$

(unless otherwise specified)


Symbol	Parameter	LM223			LM323			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	
V _O	Output Voltage Range - (note 2) T _J = + 25°C, V _I = +7.5V, I _O = 0 T _{min} ≤ T _J ≤ T _{max} , P ≤ P _{max} + 7.5V ≤ V _I ≤ + 15V, 0 ≤ I _O ≤ 3A	4.7	5.0	5.3	4.8	5.0	5.2	V
		4.6		5.4	4.75		5.25	
K _{V_I}	Line Regulation (T _J = + 25°C, + 7.5V ≤ V _I ≤ + 15V) - Note 3		5	25		5	25	mV
K _{V_O}	Load Regulation (T _J = + 25°C, V _I = + 7.5V, 0 ≤ I _O ≤ 3A) - Note 3		25	100		25	100	mV
I _B	Quiescent Current (+ 7.5V ≤ V _I ≤ + 15V, 0 ≤ I _O ≤ 3A)		12	20		12	20	mA
V _{NO}	Output Noise Voltage (T _J = + 25°C, 10Hz ≤ f ≤ 100kHz)		40			40		μV _{rms}
I _{OS}	Short-circuit Current Limit (T _J = + 25°C) V _I = + 15V V _I = + 7.5V		3	4.5		3	4.5	A
			4	5		4	5	
K _{V_H}	Long Term Stability			35			35	mV

- Notes :
1. Although power dissipation is internally limited, specifications apply only for P ≤ 30W.
 2. Selected devices with tightened tolerance output voltage available.
 3. Load and line regulation are specified at constant junction temperature. Pulse testing is required with a pulse width ≤ 1ms and a duty cycle ≤ 5%.


MAXIMUM POWER DISSIPATION




OUTPUT IMPEDANCE



PEAK AVAILABLE OUTPUT CURRENT




SHORT CIRCUIT CURRENT




INPUT VOLTAGE (V)

INPUT VOLTAGE (V)

RIPPLE REJECTION




DROPOUT VOLTAGE




FREQUENCY (Hz)

JUNCTION TEMPERATURE ($^\circ\text{C}$)

LINE TRANSIENT RESPONSE






OUTPUT VOLTAGE




TIME (μs)

TEMPERATURE ($^\circ\text{C}$)




TYPICAL APPLICATIONS


BASIC 3A REGULATOR




TRIMMING OUTPUT TO 5V



10A REGULATOR WITH COMPLETE OVERLOAD PROTECTION



ADJUSTABLE REGULATOR 0 – 10V/3A







2.5 V VOLTAGE REFERENCES

- LOW TEMPERATURE COEFFICIENT
- WIDE OPERATING CURRENT OF 400 μ A TO 10 mA
- 0.2 Ω DYNAMIC IMPEDANCE
- GUARANTEED TEMPERATURE STABILITY
- FAST TURN-ON

DESCRIPTION

The LM236 and LM336 are precision 2.5 V regulator diodes. These voltage reference monolithic ICs operate like 2.5 V zener diodes with a low temperature coefficient and a dynamic impedance of 0.2 Ω . A third pin enables adjusting the reference voltage and the temperature coefficient.

PIN CONNECTION



D
SO8
(Plastic Micropackage)




Z
TO92
(Plastic Package)

(order codes at the end of the datasheet)

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value		Unit
		LM236, A	LM336, B	
I_R I_F	Current Reverse Foward	15 10	15 10	mA
T_{oper}	Operating Free-air Temperature Range	- 25 to + 85	0 to + 70	°C
T_{stg}	Storage Temperature Range	- 60 to + 150	- 60 to + 150	°C

SCHEMATIC DIAGRAM




ELECTRICAL CHARACTERISTICS


LM236, A : $-25\text{ }^{\circ}\text{C} \leq T_{\text{amb}} \leq +85\text{ }^{\circ}\text{C}$
 LM336, B : $0\text{ }^{\circ}\text{C} \leq T_{\text{amb}} \leq +70\text{ }^{\circ}\text{C}$
 (unless otherwise specified)

Symbol	Parameter	LM236, A			LM236, B			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	
V_R	Reserve Breakdown Voltage $T_{\text{amb}} = +25\text{ }^{\circ}\text{C}$ LM236, LM336 $I_R = 1\text{ mA}$ LM236A, LM336B	2.44 2.465	2.49 2.49	2.54 2.515	2.39 2.44	2.49 2.49	2.59 2.54	V
ΔV_R	Reserve breakdown change with current ($400\text{ }\mu\text{A} \leq I_R \leq 10\text{ mA}$) $T_{\text{amb}} = +25\text{ }^{\circ}\text{C}$ $T_{\text{min}} \leq T_{\text{amb}} \leq T_{\text{max}}$		2.6 3	6 10		2.6 3	10 12	mV
Z_D	Reserve Dynamic Impedance ($I_R = 1\text{ mA}$) $T_{\text{amb}} = +25\text{ }^{\circ}\text{C}$ $T_{\text{min}} \leq T_{\text{amb}} \leq T_{\text{max}}$		0.2 0.4	0.6 1		0.2 0.4	1 1.4	Ω
K_{VT}	Temperature Stability ($V_R = 2.49\text{ V}$, $I_R = 1\text{ mA}$)		3.5	9		1.8	6	mV
K_{VH}	Long Term Stability ($T_{\text{amb}} = +25\text{ }^{\circ}\text{C} \pm 0.1\text{ }^{\circ}\text{C}$, $I_R = 1\text{ mA}$)		20			20		ppm

Note : 1. The maximum junction temperature of the LM236 is $+125\text{ }^{\circ}\text{C}$ and the LM336 is $+100\text{ }^{\circ}\text{C}$. For elevated junction temperature, devices should be derated based on a thermal resistance of $180\text{ }^{\circ}\text{C/W}$ junction to ambient with 10 mm leads from a PC board or $160\text{ }^{\circ}\text{C/W}$ junction to ambient with 3 mm lead length to a PC board




E88LM236-04




E88LM236-05

DYNAMIC IMPEDANCE




E88LM236-06

RESPONSE TIME




E88LM236-07

REVERSE CHARACTERISTICS




E88LM236-08

FORWARD CHARACTERISTICS



E88LM236-09

TEMPERATURE DRIFT




E88LM236-10

APPLICATIONS HINTS

The LM236, LM336 voltage references are easier to use than zener diodes. Their low impedance and wide current range facilitate biasing in any circuits. Besides, the breakdown voltage or the temperature coefficient can be adjusted so as to optimize the performance of the circuit.

Figure 1 represents a LM336 with a 10 kΩ potentiometer to adjust the reverse breakdown voltage. By adding resistor R1, the breakdown voltage can be adjusted without altering the temperature coefficient

Figure 1 : The LM236 with Pot for Adjustment of Breakdown Voltage.




of the circuit. The adjustment range is generally sufficient to adjust the initial tolerance of the circuit and the inaccuracy of the amplifier circuit.

To obtain a lower temperature coefficient two diodes can be connected in series as indicated in fig. 2. When the circuit is adjusted to 2.49 V the temperature coefficient is minimized.

For a correct temperature coefficient, the diodes should be at the same ambient temperature as the LM336. The value of R1 is not critical (2-20 kΩ).

Figure 2 : Temperature Coefficient Adjustment.



TYPICAL APPLICATIONS

Figure 3 : 2.5 V Reference.




Figure 4 : Wide Input Range Reference.




Figure 5 : Precision Power Regulator with Low Temperature Coefficient.




Figure 6 : Adjustable Shunt Regulator.




Figure 7 : Linear Ohmmeter.




Figure 8 : Bipolar Output Reference.




Figure 9 : 5 V Buffered Reference.





Figure 10 : Low Noise Buffered Reference.




ORDER CODES


Part Number	Temperature Range	Package
LM236Z	- 25 °C to + 85 °C	To 92
LM236AZ	- 25 °C to + 85 °C	To 92
LM236D	- 25 °C to + 85 °C	So 8
LM236AD	- 25 °C to + 85 °C	So 8
LM336Z	0 °C to + 70 °C	To 92
LM336BZ	0 °C to + 70 °C	To 92
LM336D	0 °C to + 70 °C	So 8
LM336BD	0 °C to + 70 °C	So 8

PACKAGE MECHANICAL DATA

8 PINS – PLASTIC MICROPACKAGE SO



3 PINS – PLASTIC PACKAGE TO92






**THREE-TERMINAL ADJUSTABLE
NEGATIVE VOLTAGE REGULATORS**

- OUTPUT VOLTAGE ADJUSTABLE DOWN TO V_{ref}
- 1.5A GUARANTEED OUTPUT CURRENT
- 0.3%/V TYPICAL LOAD REGULATION
- 0.01%/V TYPICAL LINE REGULATION
- CURRENT LIMIT CONSTANT WITH TEMPERATURE
- RIPPLE REJECTION : 77dB
- STANDARD 3-LEAD TRANSISTOR PACKAGES
- EXCELLENT THERMAL REGULATION : 0.002%/V
- 50ppm/°C TEMPERATURE COEFFICIENT

DESCRIPTION


The LM237 series are adjustable 3-terminal negative voltage regulators capable of supplying in excess - 1.5A over a - 1.2 to - 37V output voltage range. They are exceptionally easy to use and require only two external resistors to set the output voltage. Further, both line and load regulation are better than standard fixed regulators. Also, LM237 regulators are supplied in standard transistor packages which are easily mounted and handled. In addition to higher performance than fixed regulators, the LM237 series offer full overload protection available only in integrated circuits. Included on the chip are current limit, thermal overload protection and safe area protection. All overload protection circuitry remains fully functional even if the adjustment terminal is disconnected.



ORDER CODES

Part Number	Temperature Range	Package	
		K	SP
LM237	- 25°C to + 150°C	•	
LM337	0°C to + 125°C	•	•

PIN CONNECTIONS




ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit	
V_I-V_O	Input-output Voltage Differential	40	V	
I_O	Output Current	1.5	A	
T_{oper}	Operating Junction Temperature Range	LM237 LM337	- 25 to + 150 0 to + 125	°C
T_{stg}	Storage Temperature Range		- 65 to + 150	°C
P_{tot}	Power Dissipation		Internally Limited	

THERMAL CHARACTERISTICS

Symbol	Parameter	Typ.	Max.	Unit
$R_{th(j-c)}$	Junction-case Thermal Resistance	TO-3 TO-220	4 3	°C/W
$R_{th(j-a)}$	Junction-ambient Thermal Resistance	TO-3 TO-220	35 70	°C/W

SCHEMATIC DIAGRAM



ELECTRICAL CHARACTERISTICS

LM237 : $-25^{\circ}\text{C} < T_j < +150^{\circ}\text{C}$ LM337 : $0^{\circ}\text{C} < T_j < +125^{\circ}\text{C}$ $|V_I - V_O| = 5\text{V}$, $I_O = 0.5\text{A}$

(unless otherwise specified)

Symbol	Parameter	LM237			LM337-LM337I			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	
V_{ref}	Reference Voltage $T_{amb} = +25^{\circ}\text{C}$ $T_{min} \leq T_j \leq T_{max}$ $3\text{V} \leq V_I - V_O \leq 40\text{V}$, $10\text{mA} \leq I_O \leq I_{O(max)} $, $P \leq P_{max}$	-1.225	-1.25	-1.275	-1.213	-1.25	-1.287	V
K_{VI}	Line Regulation ($T_{amb} = +25^{\circ}\text{C}$, $3\text{V} \leq V_I - V_O \leq 40\text{V}$) - Note 2 $I_O = 0.1\text{A}$		0.01	0.02		0.01	0.04	%/V
K_{VO}	Load Regulation ($T_{amb} = +25^{\circ}\text{C}$, $10\text{mA} \leq I_O \leq I_{O(max)} $) - Note 2 $ V_O \leq 5\text{V}$ $ V_O \geq 5\text{V}$		15 0.3	25 0.5		15 0.3	50 1	mV %
	Thermal Regulation ($T_{amb} = +25^{\circ}\text{C}$, pulse 10ms)		0.002	0.02		0.003	0.04	%/W
I_{adj}	Adjustment Pin Current		65	100		65	100	μA
ΔI_{adj}	Adjustment Pin Current Change ($T_{amb} = +25^{\circ}\text{C}$, $10\text{mA} \leq I_O \leq I_{O(max)} $, $3\text{V} \leq V_I - V_O \leq 40\text{V}$)		2	5		2	5	μA
K_{VI}	Line Regulation ($3\text{V} \leq V_I - V_O \leq 40\text{V}$) - Note 2		0.02	0.05		0.02	0.07	%/V
K_{VO}	Load Regulation ($10\text{mA} \leq I_O \leq I_{O(max)} $) - Note 2 $V_O \leq 5\text{V}$ $V_O \geq 5\text{V}$		20 0.3	50 1		20 0.3	70 1.5	mV %
$ I_{O(min)} $	Minimum Load Current $ V_I - V_O \leq 40\text{V}$ $ V_I - V_O \leq 40\text{V}$		2.5 1.2	5 3		2.5 1.5	10 6	mA
I_{OS}	Short-circuit Output Current $ V_I - V_O \leq 15\text{V}$ $ V_I - V_O = 40\text{V}$, $T_j = +25^{\circ}\text{C}$	1.5 0.24	2.2 0.4		1.5 0.15	2.2 0.4		A
V_{NO}	RMS Output Noise (% of V_O) ($T_{amb} = +25^{\circ}\text{C}$, $10\text{Hz} \leq f \leq 10\text{kHz}$)		0.003			0.003		%
R_{VI}	Ripple Rejection Ratio $V_O = -10\text{V}$, $f = 120\text{Hz}$ $C_{adj} = 10\mu\text{F}$	66	60 77		66	60 77		dB
K_{VT}	Temperature Stability ($T_{min} \leq T_j \leq T_{max}$)		0.6			0.6		%
K_{VH}	Long Term Stability ($T_{amb} = +125^{\circ}\text{C}$, 1000H)		0.3	1		0.3	1	%


Notes : 1. Although power dissipation is internally limited, these specifications are applicable for power dissipation of :

- 15W for TO-220
 - 20W for TO-3 Package
- $I_{O(max)}$ is :


- 1.5A

2. Regulation is measured at constant junction temperature, using pulse testing with a low duty cycle. Changes in output voltage due to heating effects are covered under the specification for thermal regulation.


LOAD REGULATION




CURRENT LIMIT




ADJUSTMENT CURRENT




DROPOUT VOLTAGE




TEMPERATURE STABILITY




MINIMUM OPERATING CURRENT




RIPPLE REJECTION VERSUS OUTPUT VOLTAGE




RIPPLE REJECTION VERSUS FREQUENCY



RIPPLE REJECTION VERSUS OUTPUT CURRENT




OUTPUT IMPEDANCE




INPUT VOLTAGE CHANGE (V) OUTPUT VOLTAGE DEVIATION (V)

LINE TRANSIENT RESPONSE



LOAD CURRENT (A) OUTPUT VOLTAGE DEVIATION (V)

LOAD TRANSIENT RESPONSE



THERMAL REGULATION

When power is dissipated in an IC, a temperature gradient occurs across the IC chip affecting the individual IC circuit components. With an IC regulator, this gradient can be especially severe since power dissipation is large.

Thermal regulation is the effect of these temperature gradients on output voltage (in percentage output change) per watt of power change in a specified time. Thermal regulation error is independent of electrical regulation or temperature coefficient, and occurs within 5ms to 50ms after a change in power dissipation. Thermal regulation depends on IC layout as well as electrical design. The thermal regulation of a voltage regulator is defined as the percentage change of V_O , per watt, within the first 10ms after a step of power, is applied.

In figure 1, a typical LM337's output drifts only 3mV for 0.03% of $V_O = -10V$ when a 10W pulse is applied for 10ms. This performance is thus well inside the specification limit of $0.02\%/W \times 10W = 0.2\%$ max. When the 10W pulse is ended the thermal regulation again shows a 3mV step as the LM337 chip cools off. Note that the load regulation error of about 8mV(0.08%) is additional to the thermal regulation error.

In figure 2, when the 10W pulse is applied for 100ms, the output drifts only slightly beyond the drift in the first 10ms and the thermal error stays well within 0.1% (10mV).

Figure 1.





Figure 2.




LM 337, $V_O = -10V$
 $V_I - V_O = -40V$
 $I_L = 0A \rightarrow 0.25A \rightarrow 0A$
 Vertical sensitivity 5mV/div.


LM 337, $V_O = -10V$
 $V_I - V_O = -40V$
 $I_L = 0A \rightarrow 0.25A \rightarrow 0A$
 Horizontal sensitivity 20msN/div.

TYPICAL APPLICATIONS


ADJUSTABLE NEGATIVE VOLTAGE REGULATOR




ADJUSTABLE LAB VOLTAGE REGULATOR




CURRENT REGULATOR



NEGATIVE REGULATOR WITH PROTECTION DIODES




* -5.2V REGULATOR WITH ELECTRONIC SHUTDOWN



* Minimum output = -1.3V when control input is low.

ADJUSTABLE CURRENT REGULATOR



THREE-TERMINAL 5-A ADJUSTABLE VOLTAGE REGULATORS


- GUARANTEED 7A PEAK OUTPUT CURRENT
- GUARANTEED 5A OUTPUT CURRENT
- ADJUSTABLE OUTPUT DOWN TO 1.2V
- LINE REGULATION TYPICALLY 0.005% /V
- LOAD REGULATION TYPICALLY 0.1%
- GUARANTEED THERMAL REGULATION
- CURRENT LIMIT CONSTANT WITH TEMPERATURE
- STANDARD 3-LEAD TRANSISTOR PACKAGE

DESCRIPTION

The LM238/LM338 are adjustable 3-terminal positive voltage regulators capable of supplying in excess of 5A over a 1.2V to 32V output range. They are exceptionally easy to use and require only 2 resistors to set the output voltage. Careful circuit design has resulted in outstanding load and line regulation - comparable to many commercial power supplies. The LM238 family is supplied in a standard 3-lead transistor package.

A unique feature of the LM238 family is time-dependent current limiting. The current limit circuitry allows peak currents of up to 12A to be drawn from the regulator for short periods of time. This allows the LM238 to be used with heavy transient loads and speeds start-up under full-load conditions. Under sustained loading conditions, the current limit decreases to a safe value protecting the regulator. Also included on the chip are thermal overload protection and safe area protection for the power transistor. Overload protection remains functional even if the adjustment pin is accidentally disconnected.

Normally, no capacitors are needed unless the device is situated far from the input filter capacitors in which case an input bypass is needed. An optional output capacitor can be added to improve transient response. The adjustment terminal can be bypassed to achieve very high ripple rejection ratios which are difficult to achieve with standard 3-terminal regulators. Besides replacing fixed regulators or discrete designs, the LM238 is useful in a wide variety of other applications. Since the regulator is "floating" and sees only the input-to-output differential voltage, supplies of several hundred volts can be regulated as long as the maximum input to input differential is not exceeded. The LM228/LM338 are packaged in standard steel TO-3 transistor packages. The LM238 from -25°C to +150°C and the LM338 from 0°C to +125°C.




ORDER CODES

Part Number	Temperature Range	Package
		K
LM238	- 25°C to + 150°C	•
LM338	0°C to + 125°C	•

Note : Hi-Rel Versions Available .
Example : LM238K

PIN CONNECTION (bottom view)



Case is output


ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit	
P_{tot}	Power Dissipation	Internally Limited	W	
$V_I - V_O$	Input-output Voltage Differential	35	V	
T_{oper}	Operating Junction Temperature Range	LM238 LM338	- 25 to + 150 0 to + 125	°C
T_{stg}	Storage Temperature Range		- 65 to + 150	°C
T_{lead}	Lead Temperature (soldering, 10 seconds)		300	°C

THERMAL CHARACTERISTICS

Symbol	Parameter	Value	Unit
$R_{th(j-c)}$	Maximum Junction-case Thermal Resistance	4	°C/W
$R_{th(j-a)}$	Typical Junction-ambient Thermal Resistance	35	°C/W

SCHEMATIC DIAGRAM



ELECTRICAL CHARACTERISTICS


LM238 : $-25^{\circ}\text{C} \leq T_J \leq +150^{\circ}\text{C}$, $V_I - V_O = +5\text{V}$, $I_O = 2.5\text{A}$
LM338 : $0^{\circ}\text{C} \leq T_J \leq +150^{\circ}\text{C}$, $V_I - V_O = +5\text{V}$, $I_O = 2.5\text{A}$

Although power dissipation is internally limited, these specifications apply to power dissipation up to 50W. (unless otherwise specified)


Symbol	Parameter	LM238			LM338			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	
K_{VI}	Line Regulation - (note 1) $T_{amb} = +25^{\circ}\text{C}$, $+3\text{V} \leq (V_I - V_O) \leq +35\text{V}$		0.005	0.01		0.005	0.03	%/V
K_{VO}	Load Regulation $T_{amb} = +25^{\circ}\text{C}$, $10\text{mA} \leq I_O \leq 5\text{A}$ $V_O \leq +5\text{V}$ - (note 1) $V_O \geq +5\text{V}$ - (note 1)		5 0.1	15 0.3		5 0.1	25 0.5	mV %
	Thermal Regulation (pulse = 20ms)		0.002	0.01		0.002	0.02	%/W
I_{adj}	Adjustment Pin Current		45	100		45	100	μA
ΔI_{adj}	Adjustment Pin Current Change $10\text{mA} \leq I_L \leq 5\text{A}$, $+3\text{V} \leq (V_I - V_O) \leq +35\text{V}$		0.2	5		0.2	5	μA
$V_{(ref)}$	Reference Voltage $(+3\text{V} \leq V_I - V_O) \leq +35\text{V}$, $10\text{mA} \leq I_O \leq 5\text{A}$, $p \leq 50\text{W}$	1.19	1.24	1.29	1.19	1.24	1.29	V
K_{VI}	Line Regulation $+3\text{V} \leq (V_I - V_O) \leq +35\text{V}$ - (note 1)		0.02	0.04		0.02	0.06	%/V
K_{VO}	Load Regulation ($10\text{mA} \leq I_O \leq 5\text{A}$) - Note 1 $V_O \leq +5\text{V}$ $V_O \geq +5\text{V}$		20 0.3	30 0.6		20 0.3	50 1.0	mV %
K_{VT}	Temperature Stability ($T_{min} \leq T_J \leq T_{max}$)		1			1		%
$I_{O(min)}$	Minimum Load Current ($V_I - V_O = +35\text{V}$)		3.5	5		3.5	10	mA
$I_{O(max)}$	Current Limit ($V_I - V_O \leq +10\text{V}$) DC 0.5ms Peak $V_I - V_O = +30\text{V}$	5.0 7	8 12 1		5.0 7	8 12 1		A
	RMS Output Noise, % of V_O ($T_{amb} = +25^{\circ}\text{C}$, $10\text{Hz} \leq f \leq 10\text{kHz}$)			0.003		0.003		%
R_{VI}	Ripple Rejection Ratio $V_O = +10\text{V}$, $f = 120\text{Hz}$ $C_{adj} = 10\mu\text{F}$	60	60 75		60	60 75		dB
K_{VH}	Long Term Stability ($T_{amb} = +125^{\circ}\text{C}$)		0.3	1		0.3	1	%

Note 1 : Regulation is measured at constant junction temperature. Changes in output voltage due to heating effects are taken into account separately by thermal rejection.


CURRENT LIMIT




CURRENT LIMIT




CURRENT LIMIT




LOAD REGULATION




DROPOUT VOLTAGE




ADJUSTMENT CURRENT




TEMPERATURE STABILITY




OUTPUT IMPEDANCE




MINIMUM OPERATING CURRENT




RIPPLE REJECTION




RIPPLE REJECTION




RIPPLE REJECTION



LINE TRANSIENT RESPONSE




LOAD TRANSIENT RESPONSE



TYPICAL APPLICATIONS

+ 1.25V to + 25V ADJUSTABLE REGULATOR



Δ Needed if device is far from filter capacitors.
 * Optional—improves transient response. Output capacitors in the range of 1μF to 100μF of aluminium or tantalum electrolytic are commonly used to provide improved output impedance and rejection of transients

$$** V_O = 1.25V \left(1 + \frac{R_2}{R_1} \right)$$


*** R1 = 240Ω for LM138 and LM238

APPLICATION HINTS

In operation, the LM338 develops a nominal 1.25V reference voltage, $V_{(ref)}$, between the output and adjustment terminal. The reference voltage is impressed across program resistor R1 and, since the voltage is constant, a constant current I_1 then flows through the output set resistor R2, giving an output voltage of

$$V_O = V_{(ref)} \left(1 + \frac{R_2}{R_1} \right) + I_{adj}R_2$$

Figure 1.



Since the 50μA current from the adjustment terminal represents an error term, the LM338 was designed to minimize I_{adj} and make it very constant with line and load changes. To do this, all quiescent operating current is returned to the output establishing a minimum load current requirement. If there is insufficient load on the output, the output will rise.

EXTERNAL CAPACITORS

An input bypass capacitor is recommended. A 0.1μF disc or 1μF solid tantalum on the input is suitable input by passing for almost all applications. The device is more sensitive to the absence of input bypassing when adjustment or output capacitors are used by the above values will eliminate the possibility of problems.

The adjustment terminal can be bypassed to ground on the LM338 to improve ripple rejection. This bypass capacitor prevents ripple from being amplified as the output voltage is increased. With a 10μF bypass capacitor 75dB ripple rejection is obtainable at any output level. Increases over 20μF do not appreciably improve the ripple rejection at frequencies above 120Hz. If the bypass capacitor is used, it is sometimes necessary to include protection diodes to prevent the capacitor from discharging through internal low current paths and damaging the device.

In general, the best type of capacitors to use are solid tantalum. Solid tantalum capacitors have low impedance even at high frequencies. Depending upon capacitor construction, it takes about 25μF in aluminium electrolytic to equal 1μF solid tantalum at high frequencies. Ceramic capacitors are also good at high frequencies, but some types have a large decrease in capacitance at frequencies around 0.5MHz. For this reason, 0.01μF disc may seem to work better than a 0.1μF disc as a bypass.

Although the LM338 is stable with no output capacitors, like any feedback circuit, certain values of external capacitance can cause excessive ringing. This occurs with values between 500pF and 5000pF. A 1μF solid tantalum (or 25μF aluminium electrolytic) on the output swamps this effect and insures stability.

LOAD REGULATION

The LM338 is capable of providing extremely good load regulation but a few precautions are needed to obtain maximum performance. The current set resistor connected between the adjustment terminal and the output terminal (usually 240Ω) should be tied directly to the output of the regulator rather than near the load. This eliminates line drops from appearing effectively in series with the reference and degrading regulation. For example, a 15V regulator with 0.05Ω resistance between the regulator and load will have a load regulation due to line resistance of $0.05\Omega \times I_L$. If the set resistor is connected near the load the effective line resistance will be $0.05\Omega (1 + R_2/R_1)$ or in this case, 11.5 times worse.

Figure 2 shows the effect of resistance between the regulator and 140Ω set resistor.

Figure 2 : Regulator with Line Resistance in Output Lead.





Figure 3 : Regulator with Protection Diodes.



With the TO-3 package, it is easy to minimize the resistance from the case to the set resistor, by using 2 separate leads to the case. The ground of R_2 can be returned near the ground of the load to provide remote ground sensing and improve load regulation.


PROTECTION DIODES

When external capacitors are used with any IC regulator it is sometimes necessary to add protection diodes to prevent the capacitors from discharging through low current points into the regulator. Most $20\mu\text{F}$ capacitors have low enough internal series resistance to deliver 20A spikes when shorted. Although the surge is short, there is enough energy to damage parts of the IC.

When an output capacitor is connected to a regulator and the input is shorted, the output capacitor will discharge into the output of the regulator. The discharge current depends on the value of the capacitor, the output voltage of the regulator, and the rate of decrease of V_I . In the LM338 this discharge path is through a large junction that is able to sustain 25A surge with no problem. This is not true of other types of positive regulators. For output capacitors of $100\mu\text{F}$ or less at output of 15V or less, there is no need to use diodes.


The bypass capacitor on the adjustment terminal can discharge through a low current junction. Discharge occurs when either the input or output is shorted. Internal to the LM338 is a 50Ω resistor which limits the peak discharge current. No protection is needed for output voltages of 25V or less and $10\mu\text{F}$ capacitance. Figure 3 shows an LM338 with protection diodes included for use with outputs greater than 25V and high values of output capacitance.

10A REGULATOR




* Minimum load – 100mA
 $V_I \geq 10V$
 $V_O \geq 3V$
 $V_I - V_O \geq 3.5V$

5A CURRENT REGULATOR



* Minimum load – 100mA
 $V_I \geq 10V$
 $V_O \geq 3V$
 $V_I - V_O \geq 3.5V$

15A REGULATOR




* Minimum load – 100mA

$V_I \geq +10V$

$V_O \geq +3V$

$V_I - V_O \geq +4V$

5V LOGIC REGULATOR WITH ELECTRONIC SHUTDOWN**




* $R1 = 240\Omega$ for LM138 or LM238

* $R2 = 720\Omega$ for LM138 or LM238


** Minimum output = + 1.2V

TRACKING PREREGULATOR



- * R1 = 240Ω for LM138 or LM238
- * R2 = 720Ω for LM138 or LM238
- * Minimum output = + 1.2V

SLOW TURN-ON 15V REGULATOR



- * R1 = 240Ω } for LM138 and LM238
- * R2 = 2.7kΩ }




HIGH PRECISION VOLTAGE REGULATOR


- INPUT VOLTAGE UP TO 40V
- OUTPUT VOLTAGE ADJUSTABLE FROM 2 TO 37V
- POSITIVE OR NEGATIVE SUPPLY OPERATION
- SERIES, SHUNT, SWITCHING OR FLOATING OPERATION
- OUTPUT CURRENT TO 150mA WITHOUT EXTERNAL PASS TRANSISTOR
- ADJUSTABLE CURRENT LIMITING

DESCRIPTION

The LM723 is a monolithic integrated programmable voltage regulator, assembled in 14-lead dual in-line plastic and ceramic package, 10-lead Metal Can (TO-100 type) and SO-14 micropackage. The circuit provides internal current limiting. When the output current exceeds 150mA an external NPN or PNP pass element may be used. Provisions are made for adjustable current limiting and remote shut-down.



BLOCK DIAGRAM




ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	LM723	LM723C	Unit
V_i	Input Voltage	40	40	V
ΔV_{i-o}	Dropout Voltage	40	40	V
I_o	Output Current	150	150	mA
I_{ref}	Current from V_{ref}	15	25	mA
T_{op}	Operating Temperature	- 55 to 125	0 to 70	°C
T_{stg}	Storage Temperature	- 65 to 150	- 65 to 150	°C
T_j	Junction Temperature	150	125	°C

THERMAL DATA

Symbol	Parameter	Plastic DIP-14	Ceramic DIP-14	TO-100	SO-14	Unit
$R_{th J-amb}$	Thermal Resistance Junction-ambient Max	200	150	155	165	°C/W

PIN CONNECTION (top views)



ORDER CODES

Type	TO-100	Ceramic DIP-14	Plastic DIP-14	SO-14
LM723	LM723H	LM723J		
LM723C	LM723CH	LM723CJ	LM723CN	LM723CD

Figure 1 : Maximum Output Current vs. Voltage Drop.




Figure 2 : Current Limiting Characteristics.




Figure 3 : Current Limiting Characteristics vs. Junction Temperature.




Figure 4 : Load Regulation Characteristics without Current Limiting.




Figure 5 : Load Regulation Characteristics with Current Limiting.




Figure 6 : Load Regulation Characteristics with Current Limiting.




Figure 7 : Line Regulation vs. Voltage Drop.




Figure 8 : Load Regulation vs. Voltage Drop.




Figure 9 : Quiescent Drain Current vs. Input Voltage.




Figure 10 : Line Transient Response.




Figure 11 : Load Transient Response.




Figure 12 : Output Impedance vs. Frequency.




Table 1 : Resistor Values (KΩ) for Standard Output Voltages.

Output Voltage	Applicable Figures	Fixed Output ± 5%		Output Adjustable ± 10% (°)			Output Voltage	Applicable Figures	Fixed Output ± 5%		Output Adjustable ± 10% (°)		
		R ₁	R ₂	R ₁	P ₁	R ₂			R ₁	R ₂	R ₁	P ₁	R ₂
+ 3	13, 16	4.12	3.01	1.8	0.5	1.2	+ 100						
+ 5	13, 16	2.15	4.99	0.75	0.5	2.2	+ 250						
+ 6	13, 16	1.15	6.04	0.5	0.5	2.7	- 6(°)	15	3.57	2.43	1.2	0.5	0.75
+ 9	14, 16	1.87	7.15	0.75	1	2.7	- 9	15	3.48	5.36	1.2	0.5	2
+ 12	14, 16	4.87	7.15	2	1	3	- 12	15	3.57	8.45	1.2	0.5	3.3
+ 15	14, 16	7.87	7.15	3.3	1	3	- 15	15	3.65	11.5	1.2	0.5	4.3
+ 28	14, 16	21	7.15	5.6	1	2	- 28	15	3.57	24.3	1.2	0.5	10

Note : (*) Replace R₁/R₂ divider with the circuit of fig. 24.
 (**) V* must be connected to a +3V or greater supply.

Table 2 : Formulae for Intermediate Output Voltages.

Outputs from + 2 to + 7 Volts Fig. 13, 16 $V_O = [V_{ref} \times \frac{R_2}{R_1 + R_2}]$		Current Limiting $I_{LIMIT} = \frac{V_{SENSE}}{R_{sc}}$
Outputs from + 7 to + 37 Volts Fig. 14, 16, $V_O = [V_{ref} \times \frac{R_1 + R_2}{R_2}]$	Output from - 6 to - 250 Volts Fig. 15, 20 $V_O = [\frac{V_{ref}}{2} \times \frac{R_1 + R_2}{R_1}] ; R_3 = R_4$	Foldback Current Limiting $I_{KNEE} = [\frac{V_O R_3}{R_{sc} R_4} + \frac{V_{SENSE} (R_3 + R_4)}{R_{sc} R_4}]$ $I_{SHORT\ CKT} = [\frac{V_{SENSE}}{R_{sc}} \times \frac{R_3 + R_4}{R_4}]$

APPLICATION INFORMATION (pin numbers relative to the plastic package).

Figure 13 : Basic Low Voltage Regulator
($V_o = 2$ to $7V$).




Figure 14 : Basic High Voltage Regulator
($V_o = 7$ to $37V$).




Figure 15 : Negative Voltage Regulator.





Figure 16 : Positive Voltage Regulator (external NPN Pass Transistor).




HIGH PERFORMANCE DUAL OPERATIONAL AMPLIFIER

- SINGLE OR SPLIT SUPPLY OPERATION
- LOW POWER CONSUMPTION
- SHORT CIRCUIT PROTECTION
- LOW DISTORTION, LOW NOISE
- HIGH GAIN-BANDWIDTH PRODUCT
- HIGH CHANNEL SEPARATION


DESCRIPTION

The LS204 is a high performance dual operational amplifier with frequency and phase compensation built into the chip. The internal phase compensation allows stable operation as voltage follower in spite of its high gain-bandwidth products.

The circuit presents very stable electrical characteristics over the entire supply voltage range, and it particularly intended for professional and telecom applications (active filters, etc).




PIN CONNECTIONS (top views)



ORDER CODES

Type	TO-99	Minidip	SO-8
LS204	LS204TB	—	LS204M
LS204A	LS204ATB	—	—
LS204C	LS204CTB	LS204CB	LS204CM



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	TO-99	Minidip	μ Package
V_s	Supply Voltage		$\pm 18V$	
V_i	Input Voltage		$\pm V_s$	
V_i	Differential Input Voltage		$\pm (V_s - 1)$	
T_{op}	Operating Temperature for LS204 LS204A LS204C		- 25 to 85°C - 55 to 125°C 0 to 70°C	
P_{tot}	Power Dissipation at $T_{amb} = 70^\circ C$	520mW	665mW	400mW
T_j	Junction Temperature	150°C	150°C	150°C
T_{stg}	Storage Temperature	- 65 to 150°C	- 55 to 150°C	- 55 to 150°C

THERMAL DATA

		TO-99	Minidip	SO-8J
$R_{thj-amb}$	Thermal Resistance Junction-ambient Max	155°C/W	120°C/W	200°C/W

ELECTRICAL CHARACTERISTICS ($V_s = \pm 15V$, $T_{amb} = 25^\circ C$, unless otherwise specified)

Symbol	Parameter	Test Conditions	LS204/LS204A			LS204C			Unit
			Min.	Typ.	Max.	Min.	Typ.	Max.	
I_s	Supply Current			0.7	1.2		0.8	1.5	mA
I_b	Input Bias Current	$T_{min} < T_{op} < T_{max}$		50	150		100	300	nA
					300			700	nA
R_i	Input Resistance	$f = 1KHz$		1			0.5		M Ω
V_{os}	Input Offset Voltage	$R_g \leq 10K\Omega$		0.5	2.5		0.5	3.5	mV
		$R_g \leq 10K\Omega$ $T_{min} < T_{op} < T_{max}$			3.5			5	mV
$\frac{\Delta V_{os}}{\Delta T}$	Input Offset Voltage Drift	$R_g = 10K\Omega$ $T_{min} < T_{op} < T_{max}$		5			5		$\mu V/^\circ C$
I_{os}	Input Offset Current			5	20		12	50	nA
		$T_{min} < T_{op} < T_{max}$			40			100	nA
$\frac{\Delta I_{os}}{\Delta T}$	Input Offset Current Drift	$T_{min} < T_{op} < T_{max}$		0.08			0.1		$\frac{nA}{^\circ C}$
I_{sc}	Output Short Circuit Current			23			23		mA
G_v	Large Signal Open Loop Voltage Gain	$T_{min} < T_{op} < T_{max}$ $R_L = 2K\Omega$ $V_s = \pm 15V$ $V_s = \pm 4V$	90	100 95		86	100 95		dB
B	Gain-bandwidth Product	$f = 20KHz$	1.8	3		1.5	2.5		MHz
e_N	Total Input Noise Voltage	$f = 1KHz$ $R_g = 50\Omega$ $R_g = 1K\Omega$ $R_g = 10K\Omega$		8 10 18	15		10 12 20		$\frac{nV}{\sqrt{Hz}}$

ELECTRICAL CHARACTERISTICS (continued)

Symbol	Parameter	Test Conditions	LS204/LS204A			LS204C			Unit
			Min.	Typ.	Max.	Min.	Typ.	Max.	
d	Distortion	$G_V = 20dB$ $V_o = 2V_{PP}$ $R_L = 2K\Omega$ $f = 1KHZ$		0.03	0.1		0.03	0.1	%
V_o	DC Output Voltage Swing	$R_L = 2K\Omega$ $V_s = \pm 15V$ $V_s = \pm 4V$	± 13	± 3		± 13	± 3		V
V_o	Large Signal Voltage Swing	$R_L = 10K\Omega$ $f = 10KHz$		28		28			V_{PP}
SR	Slew Rate	Unity Gain $R_L = 2K\Omega$	0.8	1.5		1			$V/\mu s$
CMR	Common Mode Rejection	$V_i = 10V$ $T_{min} < T_{op} < T_{max}$	90			86			dB
SVR	Supply Voltage Rejection	$V_i = 1V$ $f = 100Hz$ $T_{min} < T_{op} < T_{max}$	90			86			dB
CS	Channel Separation	$f = 1KHz$ 100	120			120			dB

Note :

Temp.	LS204	LS204A	LS204C
$T_{min.}$	- 25°C	- 55°C	0°C
$T_{max.}$	+ 85°C	+ 125°C	+ 70°C

Figure 1: Supply Current vs. Supply Voltage.




Figure 2 : Supply Current vs. Ambient Temperature.




Figure 3 : Output Short Circuit Current vs. Ambient Temperature.




Figure 4: Open Loop Frequency and Phase Response.




Figure 5: Open Loop Gain vs. Ambient Temperature.




Figure 6: Supply Voltage Rejection vs. Frequency.




Figure 7: Large Signal Frequency Response.




Figure 8: Output Voltage Swing vs. Load Resistance.





Figure 9: Total Input Noise vs. Frequency.



APPLICATION INFORMATION

Active low-pass filter :

BUTTERWORTH


The Butterworth is a "maximally flat" amplitude response filter. Butterworth filters are used for filtering signals in data acquisition systems to prevent aliasing errors in sampled-data applications and for general purpose low-pass filtering.

The cutoff frequency, f_c , is the frequency at which the amplitude response is down 3 dB. The attenuation rate beyond the cutoff frequency is n 6 dB per octave of frequency where n is the order (number of poles) of the filter.

Other characteristics :

- Flattest possible amplitude response.
- Excellent gain accuracy at low frequency end of passband.

Figure 10 : Amplitude Response.



BESSEL

The Bessel is a type of "linear phase" filter. Because of their linear phase characteristics, these filters approximate a constant time delay over a limited frequency range. Bessel filters pass transient waveforms with a minimum of distortion. They are also used to provide time delays for low pass filtering of modulated waveforms and as a "running average" type filter.

The maximum phase shift is $-\frac{n\pi}{2}$ radians where n is the order (number of poles) of the filter. The cutoff frequency, f_c , is defined as the frequency at which the phase shift is one half of this value. For accurate delay, the cutoff frequency should be twice the maxi-


imum signal frequency. The following table can be used to obtain the -3 dB frequency of the filter

	2 pole	4 Pole	6 Pole	8 Pole
-3 dB Frequency	$0.77 f_c$	$0.67 f_c$	$0.57 f_c$	$0.50 f_c$

Other characteristics :

- Selectivity not as great as Chebyshev or Butterworth.
- Very little overshoot response to step inputs.
- Fast rise time.


Figure 11 : Amplitude Response.



CHEBYSHEV

Chebyshev filters have greater selectivity than either Bessel or Butterworth at the expense of ripple in the passband.

Figure 12 : Amplitude Response (± 1 dB ripple).



APPLICATION INFORMATION (continued)

Chebyshev filters are normally designed with peak-to-peak ripple values from 0.2 dB to 2 dB.

Increased ripple in the passband allows increased attenuation above the cutoff frequency.

The cutoff frequency is defined as the frequency at which the amplitude response passes through the

specified maximum ripple band and enters the stop band.

Other characteristics :


- Greater selectivity
- Very nonlinear phase response
- High overshoot response to step inputs

The table below shows the typical overshoot and settling time response of the low pass filters to a step input.

	Number of Poles	Peak Overshoot	Settling Time (% of final value)		
		% Overshoot	± 1%	± 0.1%	± 0.01%
Butterworth	2	4	1.1/f _c sec.	1.7/f _c sec.	1.9/f _c sec.
	4	11	1.7/f _c	2.8/f _c	3.8/f _c
	6	14	2.4/f _c	3.9/f _c	5.0/f _c
	8	16	3.1/f _c	5.1/f _c	7.1/f _c
Bessel	2	0.4	0.8/f _c	1.4/f _c	1.7/f _c
	4	0.8	1.0/f _c	1.8/f _c	2.4/f _c
	6	0.6	1.3/f _c	2.1/f _c	2.7/f _c
	8	0.3	1.6/f _c	2.3/f _c	3.2/f _c
Chebyshev (ripple ± 0.25dB)	2	11	1.1/f _c	1.6/f _c	—
	4	18	3.0/f _c	5.4/f _c	—
	6	21	5.9/f _c	10.4/f _c	—
	8	23	8.4/f _c	16.4/f _c	—
Chebyshev (ripple ± 1dB)	2	21	1.6/f _c	2.7/f _c	—
	4	28	4.8/f _c	8.4/f _c	—
	6	32	8.2/f _c	16.3/f _c	—
	8	34	11.6/f _c	24.8/f _c	—

Design of 2nd order active low pass filter (Sallen and Key configuration unity gain-op-amp).

Figure 13 : Filter Configuration.



APPLICATION INFORMATION (continued)

Three parameters are needed to characterise the frequency and phase response of a 2nd order active filter : the gain (G_v), the damping factor (ξ) or the Q-factor ($Q = (2 \xi)^{-1}$), and the cutoff frequency (f_c).

ries of 2nd order sections. A simple RC section is introduced when an odd filter is required.


The choice of ' ξ ' (or Q-factor) determines the filter response (see table).

The higher order responses are obtained with a se-

Table 1.

Filter Response	ξ	Q	Cutoff Frequency f_c
Bessel	$\frac{\sqrt{3}}{2}$	$\frac{1}{\sqrt{3}}$	Frequency at which Phase Shift is -90°C
Butterworth	$\frac{\sqrt{2}}{2}$	$\frac{1}{\sqrt{2}}$	Frequency at Which $G_v = -3\text{dB}$
Chebyshev	$< \frac{\sqrt{2}}{2}$	$> \frac{1}{\sqrt{2}}$	Frequency at which the amplitude response passes through specified max. ripple band and enters the stop band.

Figure 14 : Filter Response vs. Damping Factor.



Fixed $R = R_1 = R_2$, we have (see fig. 13)


$$C_1 = \frac{1}{R} \frac{\xi}{\omega_c}$$

$$C_2 = \frac{1}{R} \frac{1}{\xi \omega_c}$$

The diagram of fig.14 shows the amplitude response for different values of damping factor ξ in

EXAMPLE

Figure 15 : 5th Order Low Pass Filter (Butterworth) with Unity Gain Configuration.



APPLICATION INFORMATION (continued)

In the circuit of fig. 15, for $f_c = 3.4$ KHz and $R_1 = R_2 = R_3 = R_4 = 10$ K Ω , we obtain :

$$C_i = 1.354 \cdot \frac{1}{R} \cdot \frac{1}{2\pi f_c} = 6.33\text{nF}$$

$$C_1 = 0.421 \cdot \frac{1}{R} \cdot \frac{1}{2\pi f_c} = 1.97\text{nF}$$

$$C_2 = 1.753 \cdot \frac{1}{R} \cdot \frac{1}{2\pi f_c} = 8.20\text{nF}$$

$$C_3 = 0.309 \cdot \frac{1}{R} \cdot \frac{1}{2\pi f_c} = 1.45\text{nF}$$

$$C_4 = 3.325 \cdot \frac{1}{R} \cdot \frac{1}{2\pi f_c} = 15.14\text{nF}$$

The attenuation of the filter is 30 dB at 6.8 KHz and better than 60 dB at 15 KHz.

The same method, referring to Tab. II and fig. 16, is used to design high-pass filter. In this case the damping factor is found by taking the reciprocal of the numbers in Tab. II. For $f_c = 5$ KHz and $C_1 = C_2 = C_3 = C_4 = 1$ nF we obtain :

$$R_i = \frac{1}{1.354} \cdot \frac{1}{C} \cdot \frac{1}{2\pi f_c} = 23.5\text{K}\Omega$$

$$R_1 = \frac{1}{0.421} \cdot \frac{1}{C} \cdot \frac{1}{2\pi f_c} = 75.6\text{K}\Omega$$

$$R_2 = \frac{1}{1.753} \cdot \frac{1}{C} \cdot \frac{1}{2\pi f_c} = 18.2\text{K}\Omega$$


$$R_3 = \frac{1}{0.309} \cdot \frac{1}{C} \cdot \frac{1}{2\pi f_c} = 103\text{K}\Omega$$

$$R_4 = \frac{1}{3.325} \cdot \frac{1}{C} \cdot \frac{1}{2\pi f_c} = 9.6\text{K}\Omega$$

Table 2 : Damping Factor for Low-pass Butterworth Filters.

Order	C ₁	C ₁	C ₂	C ₃	C ₄	C ₅	C ₆	C ₇	C ₈
2		0.707	1.41						
3	1.392	0.202	3.54						
4		0.92	1.08	0.38	2.61				
5	1.354	0.421	1.75	0.309	3.235				
6		0.966	1.035	0.707	1.414	0.259	3.86		
7	1.336	0.488	1.53	0.623	1.604	0.222	4.49		
8		0.98	1.02	0.83	1.20	0.556	1.80	0.195	5.125

Figure 16 : 5th Order High-pass Filter (Butterworth) with Unity Gain Configuration.




HIGH PERFORMANCE QUAD OPERATIONAL AMPLIFIERS

- SINGLE OR SPLIT SUPPLY OPERATION
- VERY LOW POWER CONSUMPTION
- SHORT CIRCUIT PROTECTION
- LOW DISTORTION, LOW NOISE
- HIGH GAIN-BANDWIDTH PRODUCT
- HIGH CHANNEL SEPARATION


DESCRIPTION

The LS404 is a high performance quad operational amplifier with frequency and phase compensation built into the chip. The internal phase compensation allows stable operation as voltage follower in spite of its high gain-bandwidth product. The circuit presents very stable electrical characteristics over the entire supply voltage range, and it is particularly intended for professional and telecom applications (active filters, etc.).

The patented input stage circuit allows small input signal swings below the negative supply voltage and prevents phase inversion when the input is over driven.




DIP14
(Plastic 0.25)




SO-14J

CONNECTION DIAGRAM AND ORDERING NUMBERS (top view)

Type	DIP 14	SO-14
LS404	—	LS404D1
LS404C	LS404CB	LS404CD1
LS 8404	—	LS 8404M
LS8404C	—	LS 89404CM



SCHEMATIC DIAGRAM (one section)



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V_s	Supply Voltage	± 18	V
V_i	Input Voltage (positive) (negative)	$+ V_s$ $- V_s - 0.5$	V
V_{i1}	Differential Input Voltage	$\pm (V_s - 1)$	
T_{op}	Operating Temperature LS404 LS404C	$- 25$ to $+ 85$ 0 to $+ 70$	$^{\circ}\text{C}$ $^{\circ}\text{C}$
P_{tot}	Power Dissipation ($T_{amb} = 70^{\circ}\text{C}$)	400	mW
T_{stg}	Storage Temperature	$- 55$ to $+ 150$	$^{\circ}\text{C}$

THERMAL DATA

		DIP 14	SO-14 J
$R_{thj-amb}$	Thermal Resistance Junction-ambient Max	200 $^{\circ}\text{C}/\text{W}$	200 $^{\circ}\text{C}/\text{W}$

(*) Measured with the device mounted on a ceramic substrate (25 x 16 x 0.6 mm).

ELECTRICAL CHARACTERISTICS ($V_s = \pm 12\text{ V}$, $T_{amb} = 25^{\circ}\text{C}$, unless otherwise specified)

Symbol	Parameter	Test Conditions	LS404			LS404C			Unit
			Min.	Typ.	Max.	Min.	Typ.	Max.	
I_s	Supply Current			1.3	2		1.5	3	mA
I_b	Input Bias Current			50	200		100	300	nA
R_i	Input Resistance	$f = 1\text{ KHz}$		0.7	2.5		0.5	5	$\text{M}\Omega$
V_{os}	Input Offset Voltage	$R_g = 10\text{ K}\Omega$		1			1		mV
$\frac{\Delta V_{os}}{\Delta T}$	Input Offset Voltage Drift	$R_g = 10\text{ K}\Omega$ $T_{min} < T_{op} < T_{max}$		5			5		$\mu\text{V}/^{\circ}\text{C}$
I_{os}	Input Offset Current			10	40		20	80	nA
$\frac{\Delta I_{os}}{\Delta T}$	Input Offset Current Drift	$T_{min} < T_{op} < T_{max}$		0.08			0.1		$\frac{\text{nA}}{^{\circ}\text{C}}$
I_{sc}	Output Short Circuit Current			23			23		mA
G_v	Large Signal Open Loop Voltage Gain	$R_L = 2\text{ K}\Omega$ $V_s = \pm 12\text{ V}$ $V_s = \pm 4\text{ V}$	90	100		86	100	95	dB
B	Gain-bandwidth Product	$f = 20\text{ KHz}$	1.8	3		1.5	2.5		MHz
e_N	Total Input Noise Voltage	$f = 1\text{ KHz}$ $R_g = 50\text{ }\Omega$ $R_g = 1\text{ K}\Omega$ $R_g = 10\text{ K}\Omega$		8	15		10	12	$\frac{\text{nV}}{\sqrt{\text{Hz}}}$
d	Distortion	Unity Gain $R_L = 2\text{ K}\Omega$ $V_o = 2\text{ V}_{PP}$		0.01	0.04		0.01	0.03	%
V_o	DC Output Voltage Swing	$R_L = 2\text{ K}\Omega$ $V_s = \pm 12\text{ V}$ $V_s = \pm 4\text{ V}$	± 10	± 3		± 10	± 3		V

ELECTRICAL CHARACTERISTICS (continued)

Symbol	Parameter	Test Conditions	LS404			LS404C			Unit
			Min.	Typ.	Max.	Min.	Typ.	Max.	
V_o	Large Signal Voltage Swing	$f = 10 \text{ KHz}$ $R_L = 10 \text{ K}\Omega$ $R_L = 1 \text{ K}\Omega$		22 20			22 20		V_{pp}
SR	Slew Rate	Unity Gain $R_L = 2 \text{ K}\Omega$	0.8	1.5			1		$V/\mu\text{s}$
CMR	Common Mode Rejection	$V_i = 10 \text{ V}$	90	94		80	90		dB
SVR	Supply Voltage Rejection	$V_i = 1 \text{ V}$ $f = 100 \text{ Hz}$	90	94		86	90		dB
CS	Channel Separation	$f = 1 \text{ KHz}$	100	120			120		dB

Figure 1: Supply Current vs. Supply Voltage.




Figure 3: Output Short Circuit Current vs. Ambient Temperature.




Figure 2: Supply Current vs. Ambient Temperature.




Figure 4: Open Loop Frequency and Phase Response.




Figure 5: Open Loop Gain vs. Ambient Temperature.




Figure 6: Supply Voltage Rejection vs. Frequency.




Figure 7: Large Signal Frequency Response.




Figure 8: Output Voltage Swing vs. Load Resistance.





Figure 9: Total Input Noise vs. Frequency.



APPLICATION INFORMATION

Active low-pass filter :

BUTTERWORTH


The Butterworth is a "maximally flat" amplitude response filter. Butterworth filters are used for filtering signals in data acquisition systems to prevent aliasing errors in sampled-data applications and for general purpose low-pass filtering.

The cutoff frequency, f_c , is the frequency at which the amplitude response is down 3 dB. The attenuation rate beyond the cutoff frequency is -n6 dB per octave of frequency where n is the order (number of poles) of the filter.

Other characteristics :

- Flattest possible amplitude response.
- Excellent gain accuracy at low frequency end of passband.

Figure 10 : Amplitude Response.



BESSEL

The Bessel is a type of "linear phase" filter. Because of their linear phase characteristics, these filters approximate a constant time delay over a limited frequency range. Bessel filters pass transient waveforms with a minimum of distortion. They are also used to provide time delays for low pass filtering of modulated waveforms and as a "running average" type filter.

The maximum phase shift is $\frac{-n\pi}{2}$ radians where n is the order (number of poles) of the filter. The cutoff frequency, f_c , is defined as the frequency at which the phase shift is one half to this value. For accurate delay, the cutoff frequency should be twice the maxi-


imum signal frequency. The following table can be used to obtain the - 3 dB frequency of the filter.

	2 pole	4 Pole	6 Pole	8 Pole
- 3dB Frequency	0.77 f_c	0.67 f_c	0.57 f_c	0.50 f_c

Other characteristics :

- Selectivity not as great as Chebyshev or Butterworth.
- Very small overshoot response to step inputs.
- Fast rise time.


Figure 11 : Amplitude Response.



CHEBYSCHEV

Chebyshev filters have greater selectivity than either Bessel or Butterworth at the expense of ripple in the passband.

Figure 12 : Amplitude Response (± 1 dB ripple).



APPLICATION INFORMATION (continued)

Chebyshev filters are normally designed with peak-to-peak ripple values from 0.2 dB to 2 dB.

Increased ripple in the passband allows increased attenuation above the cutoff frequency.

The cutoff frequency is defined as the frequency at which the amplitude response passes through the

specified maximum ripple band and enters the stop band.

Other characteristics :


- Greater selectivity.
- Very nonlinear phase response.
- High overshoot response to step inputs.

The table below shows the typical overshoot and setting time response of the low pass filter to a step input.

	Number of Poles	Peak Overshoot	Settling Time (% of final value)		
		% Overshoot	± 1%	± 0.1%	± 0.01%
Butterworth	2	4	1.1/f _c sec.	1.7/f _c sec.	1.9/f _c sec.
	4	11	1.7/f _c	2.8/f _c	3.8/f _c
	6	14	2.4/f _c	3.9/f _c	5.0/f _c
	8	16	3.1/f _c	5.1/f _c	7.1/f _c
Bessel	2	0.4	0.8/f _c	1.4/f _c	1.7/f _c
	4	0.8	1.0/f _c	1.8/f _c	2.4/f _c
	6	0.6	1.3/f _c	2.1/f _c	2.7/f _c
	8	0.3	1.6/f _c	2.3/f _c	3.2/f _c
Chebyshev (ripple ± 0.25dB)	2	11	1.1/f _c	1.6/f _c	—
	4	18	3.0/f _c	5.4/f _c	—
	6	21	5.9/f _c	10.4/f _c	—
	8	23	8.4/f _c	16.4/f _c	—
Chebyshev (ripple ± 1dB)	2	21	1.6/f _c	2.7/f _c	—
	4	28	4.8/f _c	8.4/f _c	—
	6	32	8.2/f _c	16.3/f _c	—
	8	34	11.6/f _c	24.8/f _c	—

Design of 2nd order active low pass filter (Sallen and Key configuration unity gain op-amp).

Figure 13 : Filter Configuration.



APPLICATION INFORMATION (continued)

Three parameters are needed to characterize the frequency and phase response of a 2nd order active filter : the gain (G_v), the damping factor (ξ) or the Q-factor ($Q = (2 \xi)^{-1}$), and the cutoff frequency (f_c). The higher order responses are obtained with a se-


ries of 2nd order sections. A simple RC section is introduced when an odd filter is required.

The choice of ' ξ ' (or Q-factor) determines the filter response (see table).

Table 1.

Filter Response	ξ	Q	Cutoff Frequency f_c
Bessel	$\frac{\sqrt{3}}{2}$	$\frac{1}{\sqrt{3}}$	Frequency at which Phase Shift is -90°C
Butterworth	$\frac{\sqrt{2}}{2}$	$\frac{1}{\sqrt{2}}$	Frequency at which $G_v = -3\text{dB}$
Chebyshev	$< \frac{\sqrt{2}}{2}$	$> \frac{1}{\sqrt{2}}$	Frequency at which the amplitude response passes through specified max. ripple band and enters the stop band.

Figure 14 : Filter Response vs. Damping Factor.



Fixed $R = R_1 = R_2$, we have (see fig. 13)


$$C_1 = \frac{1}{R} \frac{\xi}{\omega_c}$$

$$C_2 = \frac{1}{R} \frac{1}{\xi \omega_c}$$

The diagram of fig.14 shows the amplitude response for different values of damping factor ξ in 2nd order filters.

EXAMPLE

Figure 15 : 5th Order Low Pass Filter (Butterworth) with Unity Gain Configuration.



APPLICATION INFORMATION (continued)

In the circuit of fig. 15, for $f_c = 3.4$ KHz and $R_i = R_1 = R_2 = R_3 = R_4 = 10$ K Ω , we obtain :

$$C_i = 1.354 \cdot \frac{1}{R} \cdot \frac{1}{2\pi f_c} = 6.33 \text{ nF}$$

$$C_1 = 0.421 \cdot \frac{1}{R} \cdot \frac{1}{2\pi f_c} = 1.97 \text{ nF}$$

$$C_2 = 1.753 \cdot \frac{1}{R} \cdot \frac{1}{2\pi f_c} = 8.20 \text{ nF}$$

$$C_3 = 0.309 \cdot \frac{1}{R} \cdot \frac{1}{2\pi f_c} = 1.45 \text{ nF}$$

$$C_4 = 3.325 \cdot \frac{1}{R} \cdot \frac{1}{2\pi f_c} = 15.14 \text{ nF}$$

The attenuation of the filter is 30 dB at 6.8 KHz and better than 60 dB at 15 KHz.

The same method, referring to Tab. II and fig. 16, is used to design high-pass filter. In this case the damping factor is found by taking the reciprocal of the numbers in Tab. II. For $f_c = 5$ KHz and $C_1 = C_2 = C_3 = C_4 = 1$ nF we obtain :

$$R_i = \frac{1}{1.354} \cdot \frac{1}{C} \cdot \frac{1}{2\pi f_c} = 23.5 \text{ K}\Omega$$

$$R_1 = \frac{1}{0.421} \cdot \frac{1}{C} \cdot \frac{1}{2\pi f_c} = 75.6 \text{ K}\Omega$$

$$R_2 = \frac{1}{1.753} \cdot \frac{1}{C} \cdot \frac{1}{2\pi f_c} = 18.2 \text{ K}\Omega$$


$$R_3 = \frac{1}{0.309} \cdot \frac{1}{C} \cdot \frac{1}{2\pi f_c} = 103 \text{ K}\Omega$$

$$R_4 = \frac{1}{3.325} \cdot \frac{1}{C} \cdot \frac{1}{2\pi f_c} = 9.6 \text{ K}\Omega$$

Table II : Damping Factor for Low-pass Butterworth Filters.

Order	C ₁	C ₁	C ₂	C ₃	C ₄	C ₅	C ₆	C ₇	C ₈
2		0.707	1.41						
3	1.392	0.202	3.54						
4		0.92	1.08	0.38	2.61				
5	1.354	0.421	1.75	0.309	3.235				
6		0.966	1.035	0.707	1.414	0.259	3.86		
7	1.336	0.488	1.53	0.623	1.604	0.222	4.49		
8		0.98	1.02	0.83	1.20	0.556	1.80	0.195	5.125

Figure 16 : 5th Order High-pass Filter (Butterworth) with Unity Gain Configuration.



APPLICATION INFORMATION (continued)

Figure 17 : Multiple Feedback 8-pole Bandpass Filter.




Figure 18 : Frequency Response of Band-pass Filter.




Figure 19 : Bandwidth of Band-pass Filter.





Figure 20 : Six-pole 355 Hz Low-pass Filter (chebychev type).



This is a 6-pole Chebychev type with ± 0.25 dB ripple in the passband. A decoupling stage is used to avoid the influence of the input impedance on the filter's characteristics. The attenuation is about

55 dB at 710 Hz and reaches 80 dB at 1065 Hz. The in band attenuation is limited in practice to the ± 0.25 dB ripple and does not exceed 0.5 dB at 0.9 f_c .

Figure 21 : Subsonic Filter ($G_v = 0$ dB).





Figure 22 : High Cut Filter ($G_v = 0$ dB).




DUAL HIGH PERFORMANCE OPERATIONAL AMPLIFIER

- SINGLE OR SPLIT SUPPLY OPERATION
- LOW POWER CONSUMPTION
- HIGH UNITY GAIN BANDWIDTH
- NO CROSSOVER DISTORSION
- NO POP NOISE
- SHORT-CIRCUIT PROTECTION
- HIGH CHANNEL SEPARATION


in low noise audio signal processing application. The optimized class AB output stage completely eliminates crossover, distortion, under any load conditions, has large source and sink capacity and is short-circuit protected.

DESCRIPTION

The LS4558N is a high performance dual operational amplifier with frequency and phase compensation built into the chip. The internal phase compensation allows stable operation as voltage follower in spite of its high gain-bandwidth products. The circuit presents very stable electrical characteristics over the entire supply voltage range and the specially designed input stage allow the LS4558N to be used




Minidip




SO-8J

ORDER CODES : LS4558NB (Minidip)
 LS4558NM (SO-8J)

SCHEMATIC DIAGRAM (one section)



CONNECTION DIAGRAM (top view)



ABSOLUTE MAXIMUM RATINGS


Symbol	Parameter	Value	Unit
V_s	Supply Voltage	± 18	V
V_i	Input Voltage	$\pm V_s$	
V_d	Differential Input Voltage	$\pm (V_s - 1)$	V
P_{tot}	Power Dissipation at $T_{amb} = 70^\circ\text{C}$	Minidip 400	mW mW
T_{op}	Operating Temperature	0 to 70	$^\circ\text{C}$
T_j	Junction Temperature	150	$^\circ\text{C}$
T_{stg}	Storage Temperature	- 55 to 150	$^\circ\text{C}$

THERMAL DATA


	Minidip	SO-8
$R_{th\ j-amb}$ Thermal Resistance Junction-ambient	120 $^\circ\text{C}/\text{W}$	200 $^\circ\text{C}/\text{W}$

TYPICAL APPLICATIONS

Balanced Input Audio Preamplifier.



DC Coupled Low-pass Active Filter ($f = 1\text{ KHz}$, $G_V = 6\text{ dB}$).



ELECTRICAL CHARACTERISTICS ($V_s = \pm 15\text{ V}$, $T_{\text{amb}} = 25\text{ }^\circ\text{C}$, unless otherwise specified)

Symbol	Parameter		Test Conditions	Min.	Typ.	Max.	Unit
I_s	Supply Current (*)				1	2	mA
I_b	Input Bias Current				50	500	nA
			$T_{\text{min}} < T_{\text{op}} < T_{\text{max}}$			800	nA
R_i	Input Resistance		$f = 1\text{ KHz}$	0.3	1		M Ω
V_{os}	Input Offset Voltage		$R_g \leq 10\text{ K}\Omega$		0.5	5	mV
			$R_g \leq 10\text{ K}\Omega$ $T_{\text{min}} < T_{\text{op}} < T_{\text{max}}$			7.5	mV
I_{os}	Input Offset Current				20	200	nA
			$T_{\text{min}} < T_{\text{op}} < T_{\text{max}}$			500	nA
I_{sc}	Output Short Circuit Current				23		mA
G_v	Large Signal Open Loop Voltage Gain		$R_L = 2\text{ K}\Omega$	86	100		dB
B	Gain-bandwidth Product		$f = 20\text{ KHz}$	2	3		MHz
e_N	Total Input Noise Voltage		$f = 1\text{ KHz}$ $R_g = 50\text{ }\Omega$ $R_g = 1\text{ K}\Omega$ $R_g = 10\text{ K}\Omega$		8 10 18	15	nV $\sqrt{\text{Hz}}$
e_N	Popcorn Noise		$B = 1\text{ Hz to }1\text{ KHz}$ $R_g = 10\text{ K}\Omega$ $t = 10\text{ sec}$			10	μV Peak
d	Distortion		$G_v = 20\text{ dB}$ $V_o = 2\text{ Vpp}$ $R_L = 2\text{ K}\Omega$ $f = 1\text{ KHz}$		0.03		%
V_o	Output Voltage Swing		$R_L = 2\text{ K}\Omega$		± 13		V
V_o	Large Signal Voltage Swing		$R_L = 10\text{ K}\Omega$ $f = 10\text{ KHz}$		28		Vpp
	Transient Response	Rise Time	$V_i = 20\text{ mV}$ $R_L = 2\text{ K}\Omega$		0.13		μS
		Overshoot	$C_L = 100\text{ pF}$		5		%
SR	Slew Rate		Unity Gain $R_L = 2\text{ K}\Omega$	0.8	1.5		V/ μs
CMR	Common Mode Rejection		$V_i = 10\text{ V}$ $T_{\text{min}} < T_{\text{op}} < T_{\text{max}}$	70	90		dB
SVR	Supply Voltage Rejection		$V_i = 1\text{ V}$ $T_{\text{min}} < T_{\text{op}} < T_{\text{max}}$	80	100		dB
CS	Channel Separation		$f = 10\text{ KHz}$ $R_g = 1\text{ K}\Omega$		105		dB

(*) Both amplifiers.

Figure 1 : Open Loop Frequency and Phase Response.




Figure 2 : Open Loop Gain vs. Ambient Temperature.




Figure 3 : Supply Voltage Rejection vs. Frequency




Figure 4 : Large Signal Frequency Response.




Figure 5 : Output Voltage Swing vs. Load Resistance.




Figure 6 : Total Input Noise vs. Frequency.




Figure 7 : Channel Separation.




Figure 8 : Transient Response.






Figure 9 : Voltage Follower Large-signal Pulse Response.



APPLICATION INFORMATION

Figure 10 : Mike/Line Preampifier for Audio Mixers (0 dB to 60 dB continuously variable gain).



Note : The particular characteristics of the circuit of Figure 10 is that using a linear potentiometer, the gain is continuously variable in a logarithmic mode from 0 dB to 60 dB in the audio band.

Figure 11 : Microphones Nomograph.




Figure 12 : Very Low-noise Mike Preampfier (G_v = 40 dB).




Figure 13 : Balanced Input Audio Preampfier.




Figure 14 : 20 Hz to 200 Hz Variable High-pass Filter ($G_V = 3$ dB).




Figure 15 : Frequency Response of the High-pass Filter of Figure 14.




Figure 16 : DC Coupled Low-pass Active Filter ($f = 1$ KHz, $G_V = 6$ dB).




Figure 17 : Switchable HP-LP Audio Filter.




Figure 18 : Subsonic or Rumble Filter (G_V = 0 dB).




Figure 19 : High-cut Filter (G_V = 0 dB).





Figure 20 : Fifth Order 3.4 KHz Low-pass Butterworth Filter.



For $f_c = 3.4$ KHz and $R1 = R1 = R2 = R3 = R4 = 10$ KΩ, we obtain :

$$C1 = 1.354 \cdot \frac{1}{R} \cdot \frac{1}{2\pi f_c} = 6.33 \text{ nF}$$

$$C1 = 0.309 \cdot \frac{1}{R} \cdot \frac{1}{2\pi f_c} = 1.45 \text{ nF}$$


$$C1 = 0.421 \cdot \frac{1}{R} \cdot \frac{1}{2\pi f_c} = 1.97 \text{ nF}$$

$$C1 = 3.325 \cdot \frac{1}{R} \cdot \frac{1}{2\pi f_c} = 15.14 \text{ nF}$$

$$C1 = 1.753 \cdot \frac{1}{R} \cdot \frac{1}{2\pi f_c} = 8.20 \text{ nF}$$

The attenuation of the filter is 30 dB at 6.8 KHz and better than 60 dB at 15 KHz.

Figure 21 : Six-pole 355 Hz Low-pass Filter (Chebychev type).



This is a 6-pole Chebychev type with ± 0.25 dB ripple in the passband. A decoupling stage is used to avoid the influence of the input impedance on the filter's characteristics. The attenuation is about 55 dB at 710 Hz and reaches 80 dB at 1065 Hz. The in band attenuation is limited in practice to the ± 0.25 dB ripple and does not exceed 0.5 dB at 0.9 fc

SERIAL INPUT LCD DRIVER



- DRIVES UP TO 32 LCD SEGMENTS
- DATA TRANSFER: FIXED ENABLE MODE FOR DIP-40, ENABLE AND LATCH-MODE FOR 44PLCC
- INPUTS ARE CMOS, NMOS AND TTL COMPATIBLE
- CASCADABLE
- REQUIRES ONLY 3 CONTROL LINES
- ON CHIP OSCILLATOR
- CMOS TECHNOLOGY FOR WIDE SUPPLY VOLTAGE RANGE
- -40 TO 85°C TEMPERATURE RANGE

DESCRIPTION



The M8438A is a CMOS integrated circuit that drives an LCD display, usually under microprocessor control. The part acts as a smart peripheral that drives up to 32 LCD segments. It needs only three control lines due to its serial input construction. It latches the data to be displayed and relieves the microprocessor from the task of generating the required waveforms.

The M8438A can drive any standard or custom parallel drive LCD whether it be field effect or dynamic scattering. Several drivers can be cascaded, if more than 32 segments are to be driven. The AC frequency of the LCD waveforms can be supplied by the user or can be generated by attaching a capacitor to the OSC input which determines the frequency of an internal oscillator.


The M8438A is available in DIE form and assembled in 40 pin dual in line plastic or 44 PLCC packages.



PIN CONNECTIONS



BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
(VDD-VSS)	Supply voltage	- 0.3 to +12	V
V _I	Input voltage	VSS - 0.3 to VDD + 0.3	V
V _O	Output voltage	VSS - 0.3 to VDD + 0.3	V
P _D	Power dissipation	250	mW
T _{stg}	Storage temperature	- 55 to + 125	°C
T _A	Operating temperature	- 40 to + 85	°C

Stresses in excess of those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions in excess of those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS ($T_{amb} = 25^{\circ}\text{C}$ and $V_{DD} = 5\text{V}$ unless otherwise noted)**STATIC ELECTRICAL CHARACTERISTICS**

Symbol	Parameter	Test Condition	Min.	Max.	Unit
V_{DD}	Supply Voltage		3	10	V
I_{DD}	Supply Current	Oscillator $f < 15\text{kHz}$		60	μA
I_Q	Quiescent Current	$V_{DD} = 10\text{V}$		10	μA
V_{IH}	Input High Level		$.5V_{DD}$	V_{DD}	V
V_{IL}	Input Low Level	CLOCK	0	$.2V_{DD}$	V
I_{IN}	Input Current	DI		± 5	μA
C_I	Input Capacitance	EL		5	pF
V_{IH}	Input High Level	Driven mode	$.9V_{DD}$		V
V_{IL}	Input Low Level	Driven mode		$.1V_{DD}$	V
I_{IN}	Input Current	Driven mode		± 10	μA
R_{ON}	Segment Output Impedance	$I_{IL} = 10\mu\text{A}$		40	$\text{k}\Omega$
R_{ON}	Backplane Output Impedance	$I_L = 100\mu\text{A}$		3	$\text{k}\Omega$
V_{OFF}	Output Offset Voltage	$C_L = 250\text{pF}$ between each SEG output and BP		± 50	mV
R_{ON}	Data Output Impedance	$I_L = 100\mu\text{A}$		3	$\text{k}\Omega$

DYNAMIC ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Test Condition	Min.	Max.	Unit
t_{TR}	Transition Time OSC	Driven mode		500	ns
t_{SD}	Data Set-up Time	Fig. 1 and 2	150		ns
t_{HD}	Data Hold Time	Fig. 1 and 2	50		ns
t_{SE}	EL Set-up Time	Fig. 1	100		ns
t_{HE}	EL Hold Time	Fig. 1	100		ns
t_{WE}	EL Pulse Width	Fig. 2	175		ns
t_{CE}	Clock to EL Time	Fig. 2	250		ns
t_{pd}	DO Propagation Delay	Fig. 1, 2; $C_L = 55\text{pF}$		500	ns
f	Clock Rate	$V_{DD} = 10$ 50% duty cycle;	DC	1.5	MHz

FUNCTIONAL DESCRIPTION**LCD-AC-GENERATOR**

This block generates a 50% duty cycle signal for the backplane output. The circuit can be used in two different modes: oscillator or driven.

OSCILLATOR MODE:

In this mode the backplane frequency is determined by the internal RC oscillator together with an 8-stage frequency divider. For generating the backplane output signal of 50% duty cycle the oscillator frequency is divided by 256. The RC oscillator requires an external capacitor to be connected bet-

ween input OSC and VSS. A value of 18pF gives a backplane frequency of $80\text{Hz} \pm 30\%$ at $V_{DD} = 5\text{V}$. The variation of the backplane frequency over the entire temperature and supply voltage range is $\pm 50\%$.

DRIVEN MODE:

In this mode the signal at the backplane output BP is in phase with an external driving signal applied to input OSC. This mode is used to synchronize the LCD drive of two or more cascaded driver circuits.

FUNCTIONAL DESCRIPTION (continued)

DETECTION LOGIC

The circuit is able to distinguish between the conditions for oscillator or driven mode. If the circuit is to be in the oscillator mode, the OSC pin has a capacitor connected to it. The oscillator will start as soon as the supply voltage exceeds a certain minimum value. The signal at pin OSC swings within a range from $0.3V_{DD}$ to $0.7V_{DD}$. If the circuit is to be in the driven mode, the OSC pin has to be forced to logic levels by an external source. The transition time between the logic levels must be short, so that the circuit does not react on the voltage level in between. In the driven mode the 8-stage frequency divider is by-passed.

SEGMENT OUTPUTS

A logic 0 at the data input DI causes a segment output signal to be in phase with the backplane signal and turns the segment off. A logic 1 causes a segment output to be in opposite phase to the backplane signal and turns the segment on.

MICROPROCESSOR INTERFACE

The circuit can operate in two different data transfer modes: Enable mode and latch mode. One of either mode can be chosen with the mode select input MS. An internal pull up device is provided between this input and VDD. Enable mode is selected if MS is left open or connected to VDD. Latch mode is selected if MS is connected to VSS. **The input MS is not available, if the device is assembled in the 40 pin package, and is internally fixed to operate in ENABLE MODE.**

ENABLE MODE

Fig. 3 shows a timing diagram of the enable mode. Data is serially shifted in and out of the shift register on the negative transition of the clock. Serial entry into the shift register is permitted when the enable/latch control EL is high. When EL is low it causes the shift register clock to be inhibited and the content of the shift register to be loaded into the latches that control the segment drivers.

LATCH MODE

Fig. 4 shows a timing diagram of the latch mode. Data is serially shifted in and out of the shift register on the negative transition of the clock. Serial entry into the shift register is permitted independently of the enable/latch control EL. When EL is high it causes a parallel load of the content in the shift register into the latches. It is accepta-

ble to tie the EL line high. Then the latches are transparent and only two lines, clock and data input, would then be needed for data transfer.


POWER-ON LOGIC

A power on reset pulse is generated internally when the supply voltage is being turned on. The generation of the reset pulse is level dependent and will occur even on a slowly rising supply voltage. The power on reset pulse resets all shift register stages and the latches that control the segment drivers. Therefore all segment outputs are initially in phase with the backplane output. This causes the display to be blanked and no arbitrary data to show up. This condition is maintained until data is shifted into the register and loaded into the latches.


CONDITIONS FOR POWER-ON RESET FUNCTION

The POR circuit triggers on the rising slope of the positive supply voltage V_{DD} . A reset pulse will be generated, if conditions a) through d) are given:

- a) Level
Rising slope from V_1 to V_2
 V_1 max = 0.5V
 V_2 min = 3.0V



- b) Rise time
 t_r min = 10 μ s
 t_r max = 1 s



- c) Rise function
The function of V_{DD} between t_1 and t_2 may be nonlinear, but should not show a maximum and should not exceed $0.25 V/\mu$ s.

- d) Recovery time
The minimum time between turn-off and turn-on of V_{DD} is 1s.

CASCADE CONFIGURATION

Several LCD drivers can be cascaded if a liquid crystal display with more than 32 segments is to be connected.

The phase correlation between all segment outputs is achieved by using the second (and any other) device in the driven mode.

Two different cascade configurations can be chosen depending whether the LCD frequency is to be determined by the internal RC oscillator or by an external signal.

Figure 3 shows the connection scheme for a self oscillating configuration, figure 4 shows the connection of an externally controlled one.

Fig. 1 - Timing diagram of enable mode: set-up and hold time




Fig. 2 - Timing diagram of latch mode: set-up and hold time




Fig. 3 - Timing diagram of enable mode: Serial load into SR and parallel transfer to LCD




Fig. 4 - Timing diagram of latch mode: Serial load into SR and parallel transfer to LCD




Fig. 5 - Cascade configuration, self oscillating





Fig. 6 - Cascade configuration, drive by external signal



SERIAL INPUT LCD DRIVER



- DRIVES UP TO 32 LCD SEGMENTS
- DATA TRANSFER: LATCH MODE
- INPUTS ARE CMOS, NMOS AND TTL COMPATIBLE
- CASCADABLE
- REQUIRES ONLY 3 CONTROL LINES
- ON CHIP OSCILLATOR
- CMOS TECHNOLOGY FOR WIDE SUPPLY VOLTAGE RANGE
- - 40 TO 85°C TEMPERATURE RANGE

DESCRIPTION

The M8439 is a CMOS integrated circuit that drives an LCD display, usually under microprocessor control. The part acts as a smart peripheral that drives up to 32 LCD segments. It needs only three control lines due to its serial input construction. It latches the data to be displayed and relieves the microprocessor from the task of generating the required waveforms.

The M8439 can drive any standard or custom parallel drive LCD whether it be field effect or dynamic scattering. Several drivers can be cascaded, if more than 32 segments are to be driven. The AC frequency of the LCD waveforms can be supplied by the user or can be generated by attaching a capacitor to the OSC input which determines the frequency of an internal oscillator.

The M8439 is available in DIE form and assembled in 40 pin dual-in-line plastic.



Plastic DIP-40


ORDERING NUMBERS: M8439 B6
M8439 DIE 1

PIN CONNECTION

+VDD	1	40	CLOCK
EL	2	39	SEG 1
SEG 32	3	38	SEG 2
SEG 31	4	37	SEG 3
SEG 30	5	36	V _{SS}
SEG 29	6	35	DO
SEG 28	7	34	DI
SEG 27	8	33	SEG 4
SEG 26	9	32	SEG 5
SEG 25	10	31	OSC
SEG 24	11	30	BP
SEG 23	12	29	SEG 6
SEG 22	13	28	SEG 7
SEG 21	14	27	SEG 8
SEG 20	15	26	SEG 9
SEG 19	16	25	SEG 10
SEG 18	17	24	SEG 11
SEG 17	18	23	SEG 12
SEG 16	19	22	SEG 13
SEG 15	20	21	SEG 14

5-8309

BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
(VDD-VSS)	Supply voltage	- 0.3 to + 12	V
V _I	Input voltage	VSS - 0.3 to VDD + 0.3	V
V _O	Output voltage	VSS - 0.3 to VDD + 0.3	V
P _D	Power dissipation	250	mW
T _{stg}	Storage temperature	- 55 to + 125	°C
T _A	Operating temperature	- 40 to + 85	°C

Stresses in excess of those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions in excess of those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS ($T_{amb} = 25^{\circ}\text{C}$ and $V_{DD} = 5\text{V}$ unless otherwise noted)**STATIC ELECTRICAL CHARACTERISTICS**

Symbol	Parameter	Test Condition	Min.	Max.	Unit	
V_{DD}	Supply Voltage		3	10	V	
I_{DD}	Supply Current	Oscillator $f < 15\text{kHz}$		60	μA	
I_Q	Quiescent Current	$V_{DD} = 10\text{V}$		10	μA	
V_{IH}	Input High Level	CLOCK DI EL	$.5V_{DD}$	V_{DD}	V	
V_{IL}	Input Low Level		0	$.2V_{DD}$	V	
I_{IN}	Input Current			± 5	μA	
C_i	Input Capacitance			5	pF	
V_{IH}	Input High Level	OSC	Driven mode	$.9V_{DD}$	V	
V_{IL}	Input Low Level		Driven mode		$.1V_{DD}$	V
I_{IN}	Input Current		Driven mode		± 10	μA
R_{ON}	Segment Output Impedance	$I_{L} = 10\mu\text{A}$		40	k Ω	
R_{ON}	Backplane Output Impedance	$I_{L} = 100\mu\text{A}$		3	k Ω	
V_{OFF}	Output Offset Voltage	$C_L = 250\text{pF}$ between each SEG output and BP		± 50	mV	
R_{ON}	Data Output Impedance	$I_{L} = 100\mu\text{A}$		3	k Ω	

DYNAMIC ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Test Condition	Min.	Max.	Unit
t_{TR}	Transition Time OSC	Driven mode		500	ns
t_{SD}	Data Set-up Time	Fig. 1 and 2	150		ns
t_{HD}	Data Hold Time	Fig. 1 and 2	50		ns
t_{SE}	EL Set-up Time	Fig. 1	100		ns
t_{HE}	EL Hold Time	Fig. 1	100		ns
t_{WE}	EL Pulse Width	Fig. 2	175		ns
t_{CE}	Clock to EL Time	Fig. 2	250		ns
t_{pd}	DO Propagation Delay	Fig. 1, 2; $C_L = 55\text{pF}$		500	ns
f	Clock Rate	$V_{DD} = 10$ 50% duty cycle;	DC	1.5	MHz

FUNCTIONAL DESCRIPTION**LCD-AC-GENERATOR**

This block generates a 50% duty cycle signal for the backplane output. The circuit can be used in two different modes: oscillator or driven.

OSCILLATOR MODE:

In this mode the backplane frequency is determined by the internal RC oscillator together with an 8-stage frequency divider. For generating the backplane output signal of 50% duty cycle the oscillator frequency is divided by 256. The RC oscillator requires an external capacitor to be connected bet-

ween input OSC and VSS. A value of 18pF gives a backplane frequency of $80\text{Hz} \pm 30\%$ at $V_{DD} = 5\text{V}$. The variation of the backplane frequency over the entire temperature and supply voltage range is $\pm 50\%$.

DRIVEN MODE:

In this mode the signal at the backplane output BP is in phase with an external driving signal applied to input OSC. This mode is used to synchronize the LCD drive of two or more cascaded driver circuits.

FUNCTIONAL DESCRIPTION (continued)

DETECTION LOGIC

The circuit is able to distinguish between the conditions for oscillator or driven mode. If the circuit is to be in the oscillator mode, the OSC pin has a capacitor connected to it. The oscillator will start as soon as the supply voltage exceeds a certain minimum value. The signal at pin OSC swings within a range from $0.3V_{DD}$ to $0.7V_{DD}$. If the circuit is to be in the driven mode, the OSC pin has to be forced to logic levels by an external source. The transition time between the logic levels must be short, so that the circuit does not react on the voltage level in between. In the driven mode the 8-stage frequency divider is by-passed.

SEGMENT OUTPUTS

A logic 0 at the data input DI causes a segment output signal to be in phase with the backplane signal and turns the segment off. A logic 1 causes a segment output to be in opposite phase to the backplane signal and turns the segment on.

MICROPROCESSOR INTERFACE

Fig. 2 shows a timing diagram. Data is serially shifted in and out of the shift register on the negative transition of the clock. Serial entry into the shift register is permitted independently of the enable/latch control EL. When EL is high it causes a parallel load of the content in the shift register into the latches. It is acceptable to tie the EL line high. Then the latches are transparent and only two lines, clock and data input, would then be needed for data transfer.

POWER-ON LOGIC


A power on reset pulse is generated internally when the supply voltage is being turned on. The generation of the reset pulse is level dependent and will occur even on a slowly rising supply voltage. The power on reset pulse resets all shift register stages and the latches that control the segment dri-

vers. Therefore all segment outputs are initially in phase with the backplane output. This causes the display to be blanked and no arbitrary data to show up. This condition is maintained until data is shifted into the register and loaded into the latches.

CONDITIONS FOR POWER-ON RESET FUNCTION

The POR circuit triggers on the rising slope of the positive supply voltage V_{DD} . A reset pulse will be generated, if conditions a) through d) are given:

- a) Level
Rising slope from V1 to V2
V1 max = 0.5V
V2 min = 3.0V



- b) Rise time
 t_r min = 10 μ s
 t_r max = 1 s

- c) Rise function
The function of V_{DD} between t_1 and t_2 may be nonlinear, but should not show a maximum and should not exceed $0.25 V/\mu$ s.

- d) Recovery time
The minimum time between turn-off and turn-on of V_{DD} is 1s.

CASCADE CONFIGURATION

Several LCD drivers can be cascaded if a liquid crystal display with more than 32 segments is to be connected.

The phase correlation between all segment outputs is achieved by using the second (and any other) device in the driven mode.

Two different cascade configurations can be chosen depending whether the LCD frequency is to be determined by the internal RC oscillator or by an external signal.

Figure 3 shows the connection scheme for a self oscillating configuration, figure 4 shows the connection of an externally controlled one.

Fig. 1 - Timing diagram of latch mode: set-up and hold time




Fig. 2 - Timing diagram of latch mode: Serial load into SR and parallel transfer to LCD




Fig. 3 - Cascade configuration, self oscillating





Fig. 4 - Cascade configuration, driven by external signal



DUAL OPERATIONAL AMPLIFIERS


- LOW POWER CONSUMPTION
- LARGE INPUT VOLTAGE RANGE
- NO LATCH-UP
- HIGH GAIN
- SHORT-CIRCUIT PROTECTION
- NO FREQUENCY COMPENSATION REQUIRED

DESCRIPTION

The MC1458 is a high performance monolithic dual operational amplifier constructed on a single silicon chip. It is intended for a wide range of analog applications.

- Summing amplifier.
- Voltage follower.
- Integrator.
- Active filter.
- Function generator.

The high gain and wide range of operating voltages provide superior performance in integrator, summing amplifier, and general feed back applications. The internal compensation network (6 dB/octave) insures stability in closed loop applications.




ORDER CODES

Part Number	Temperature Range	Package				
		H	N	J	D	GC
MC1458	0 to + 70 °C	•	•		•	
MC1458J	- 40 + 105 °C	•	•	•	•	
MC1558	- 55 to + 125 °C	•				•

Note : HI-Rel Versions Available
Example : MC1458H, MC1558GC.


PIN CONNECTIONS (top views)



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	LM1458	LM1458I	LM1558	Unit
V_{CC}	Supply Voltage	± 22	± 22	± 22	V
V_I	Input Voltage	± 15	± 15	± 15	V
V_{ID}	Differential Input Voltage	± 30	± 30	± 30	V
P_{tot}	Power Dissipation	J Suffix GC Suffix H Suffix D Suffix N Suffix	660 660 300 300 500	665 660	mW
	Output Short-circuit Duration	Infinite			
T_{oper}	Operating Free-air Temperature Range	- 55 to + 125	- 40 to + 105	0 to + 70	$^{\circ}C$
T_{stg}	Storage Temperature Range	- 65 to 150	- 65 to 150	- 65 to 150	$^{\circ}C$

SCHEMATIC DIAGRAM



Case	Outputs	Non-inverting Inputs	Inverting Inputs	V_{CC}^+	V_{CC}^-
DIP8/CERDIP8	1-7	3-5	2-6	8	4
TO-99	1-7	3-5	2-6	8	4
SO8	1-7	3-5	2-6	8	4
LCC20*	2-17	7-12	5-15	20	10

* LCC20 : Other pins not connected

ELECTRICAL CHARACTERISTICS

MC1458 : $0 \leq T_{amb} \leq + 70 \text{ }^\circ\text{C}$ MC1458I : $-40 \leq T_{amb} \leq + 105 \text{ }^\circ\text{C}$ MC1558 : $-55 \leq T_{amb} \leq + 125 \text{ }^\circ\text{C}$


(unless otherwise specified)

 $V_{CC} = \pm 15 \text{ V}$ $V_{CC} = \pm 15 \text{ V}$ $V_{CC} = \pm 15 \text{ V}$


Symbol	Parameter	MC1458 / 1458I / 1558			Unit
		Min.	Typ.	Max.	
V_{IO}	Input Offset Voltage $R_S \leq 10 \text{ k}\Omega$ $T_{amb} = 25 \text{ }^\circ\text{C}$ $T_{min} \leq T_{amb} \leq T_{max}$		1	5 6	mV
I_{IO}	Input Offset Current $T_{amb} = 25 \text{ }^\circ\text{C}$ $T_{min} \leq T_{amb} \leq T_{max}$		2	20 40	nA
I_{IB}	Input Bias Current $T_{amb} = 25 \text{ }^\circ\text{C}$ $T_{min} \leq T_{amb} \leq T_{max}$		30	100 200	nA
A_{VD}	Large Signal Voltage Gain ($V_O = \pm 10 \text{ V}$, $R_L = 2 \text{ k}\Omega$) $T_{amb} = 25 \text{ }^\circ\text{C}$ $T_{min} \leq T_{amb} \leq T_{max}$	50 25	200		V/mV
SVR	Supply Voltage Rejection Ratio ($R_S \leq 10 \text{ k}\Omega$) $T_{amb} = 25 \text{ }^\circ\text{C}$ $T_{min} \leq T_{amb} \leq T_{max}$	77 77	90		dB
I_{CC}	Supply Current, all Amp, no Load $T_{amb} = 25 \text{ }^\circ\text{C}$ $T_{min} \leq T_{amb} \leq T_{max}$		2.3	5 6	mA
V_I	Input Voltage Range $T_{amb} = 25 \text{ }^\circ\text{C}$ $T_{min} \leq T_{amb} \leq T_{max}$	- 12 - 12		+ 12 + 12	V
CMR	Common-mode Rejection Ratio ($R_S \leq 10 \text{ k}\Omega$) $T_{amb} = 25 \text{ }^\circ\text{C}$ $T_{min} \leq T_{amb} \leq T_{max}$	70 70	90		dB
I_{OS}	Output Short-circuit Current $T_{amb} = 25 \text{ }^\circ\text{C}$	10	20	35	mA
$\pm V_{OPP}$	Output Voltage Swing $T_{amb} = 25 \text{ }^\circ\text{C}$ $T_{min} \leq T_{amb} \leq T_{max}$	$R_L = 10 \text{ k}\Omega$ $R_L = 2 \text{ k}\Omega$ $R_L = 10 \text{ k}\Omega$ $R_L = 2 \text{ k}\Omega$	12 10 12 10	14 13	V
S_{VO}	Slew-rate ($V_I = \pm 10 \text{ V}$, $R_L = 2 \text{ k}\Omega$, $C_L \leq 100 \text{ pF}$, $T_{amb} = 25 \text{ }^\circ\text{C}$, unity gain)	0.2	0.8		V/ μ s
t_r	Rise Time ($V_I = 20 \text{ mV}$, $R_L = 2 \text{ k}\Omega$, $C_L \leq 100 \text{ pF}$, $T_{amb} = 25 \text{ }^\circ\text{C}$, unity gain)		0.3		μ s
K_{OV}	Overshoot ($V_I = 20 \text{ mV}$, $R_L = 2 \text{ k}\Omega$, $C_L \leq 100 \text{ pF}$, $T_{amb} = 25 \text{ }^\circ\text{C}$, unity gain)		5		%
R_I	Input Resistance, $T_{amb} = 25 \text{ }^\circ\text{C}$	0.3	2		M Ω
Z_{ic}	Common-mode Input Impedance		200		M Ω
C_I	Input Capacitance, $T_{amb} = 25 \text{ }^\circ\text{C}$		1.4		pF
R_O	Output Resistance, $T_{amb} = 25 \text{ }^\circ\text{C}$		75		Ω
Bom	Large Signal Bandwidth ($R_L = 2 \text{ k}\Omega$, $V_O \geq \pm 10 \text{ V}$, $A_{VD} = 1$, THD $\leq 5 \%$)		14		KHz

ELECTRICAL CHARACTERISTICS (continued)


Symbol	Parameter	MC1458 / 1458I / 1558			Unit
		Min.	Typ.	Max.	
B	Unity Gain Bandwidth ($V_I = 10\text{ mV}$, $R_L = 2\text{ k}\Omega$, $C_L \leq 100\text{ pF}$, $T_{\text{amb}} = 25\text{ }^\circ\text{C}$)		1		MHz
GPB	Gain Bandwidth Product ($V_I = 10\text{ mV}$, $R_L = 2\text{ k}\Omega$, $C_L \leq 100\text{ pF}$, $f = 100\text{ KHz}$, $T_{\text{amb}} = 25\text{ }^\circ\text{C}$)	0.4	1		MHz
THD	Total Harmonic Distortion ($f = 1\text{ KHz}$, $A_V = 20\text{ dB}$, $R_L = 2\text{ k}\Omega$, $V_O = 2\text{ V}_{PP}$, $C_L \leq 100\text{ pF}$, $T_{\text{amb}} = 25\text{ }^\circ\text{C}$)		0.02		%
V_n	Equivalent Input Noise Voltage ($f = \text{KHz}$, $R_g = 100\text{ }\Omega$)		45		nV/ $\sqrt{\text{Hz}}$
ϕ_M	Phase Margin		65		Degrees
A_m	Gain Margin		11		dB




E88MC1458-02



E88MC1458-03




E88MC1458-04




E88MC1458-05

OUTPUT VOLTAGE SWING




E88MC1458-06

OUTPUT NOISE VOLTAGE




E88MC1458-07

TRANSIENT RESPONSE




E88MC1458-08

VOLTAGE FOLLOWER LARGE SIGNAL PULSE RESPONSE




E88MC1458-09

FREQUENCY CHARACTERISTICS



E88MC1458-10


FREQUENCY CHARACTERISTICS




E88MC1458-11

TYPICAL APPLICATIONS


LOW PASS FILTER



GYRATOR




TURNABLE NOTCH FILTER




PACKAGE MECHANICAL DATA

8 PINS – METAL CAN TO-99




20 PINS – TRICOP (LCC)




PACKAGE MECHANICAL DATA (continued)

8 PINS – PLASTIC DIP OR CERDIP




8 PINS – PLASTIC MICROPACKAGE (SO)




RS232C QUAD LINE DRIVER

- CURRENT LIMITED OUTPUT ± 10 mA TYP.
- POWER-OFF SOURCE IMPEDANCE 300 Ω MIN.
- SIMPLE SLEW RATE CONTROL WITH EXTERNAL CAPACITOR
- FLEXIBLE OPERATING SUPPLY RANGE
- INPUTS ARE TTL AND μ P COMPATIBLE



DIP-14 (0.25)
(Plastic and Ceramic)




SO-14J

ORDER CODES : MC1488P (Plastic DIP)
MC1488L (Ceramic DIP)
MC1488D (SO-14)

DESCRIPTION

The MC1488 is a monolithic quad line driver designed to interface data terminal equipment with data communications equipment in conformance with the specifications of EIA Standard No. RS232C.


TYPICAL APPLICATION : RS232C Data Transmission.




ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V_S	Power Supply Voltage	15	V
V_{EE}	Power Supply Voltage	- 15	V
V_{IR}	Input Voltage Range	$- 15 \leq V_{IR} \leq 7$	V
V_O	Output Signal Voltage	± 15	V
T_{amb}	Operating Ambient Temperature	0 to 75	°C
T_{stg}	Storage Temperature Range	- 65 to 150	°C

CONNECTION DIAGRAMS (top views)



LOGIC DIAGRAM



THERMAL DATA

		Plastic DIP - 14	Ceramic DIP - 14	SO - 14	
$R_{th\ j-amb}$	Thermal Resistance Junction-ambient	max	200 °C/W	165 °C/W	165 °C/W

ELECTRICAL CHARACTERISTICS ($V_S = 9 \pm 10\% V$, $V_{EE} = -9 \pm 10\% V$, $T_{amb} = 0$ to $75\text{ }^\circ\text{C}$ unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit	Fig.
I_{IL}	Input Current	Low Logic State ($V_{IL} = 0V$)		1	1.6	mA	1
I_{IH}	Input Current	High Logic State ($V_{IH} = 5V$)			10	μA	1
V_{OH}	Output Voltage	High Logic State $R_L = 3K\Omega$ $V_{IL} = 0.8V$, $V_S = 9V$, $V_{EE} = -9V$	6	7		V	2
		$V_{IL} = 0.8V$, $V_S = 13.2V$, $V_{EE} = -13.2V$	9	10.5		V	2
V_{OL}	Output Voltage	Low Logic State $R_L = 3 K\Omega$ $V_{IH} = 1.9V$, $V_{EE} = -9V$, $V_S = 9V$	-6	-7		V	2
		$V_{IH} = 1.9V$, $V_{EE} = -13.2V$, $V_S = 13.2V$	-9	-10.5		V	2
I_{OS+}	Positive Output Short - circuit Current		6	10	12	mA	3
I_{OS-}	Negative Output Short-circuit Current		-6	-10	-12	mA	3
R_O	Output Resistance	$V_S = V_{EE} = 0$ $ V_o = \pm 2V$	300			Ω	4
I_S	Positive Supply Current ($R_L = \infty$)	$V_{IH} = 1.9 V$ $V_S = 9 V$		15	20	mA	5
		$V_{IL} = 0.8 V$ $V_S = 9 V$		4.5	6		
		$V_{IH} = 1.9 V$ $V_S = 12 V$		19	25		
		$V_{IL} = 0.8 V$ $V_S = 12 V$		5.5	7		
		$V_{IH} = 1.9 V$ $V_S = 15 V$			34		
I_{EE}	Negative Supply Current ($R_L = \infty$)	$V_{IH} = 1.9 V$ $V_{EE} = -9 V$		-13	-17	mA	5
		$V_{IL} = 0.8 V$ $V_{EE} = -9 V$			-15	μA	
		$V_{IH} = 1.9 V$ $V_{EE} = -12 V$		-18	-23	mA	
		$V_{IL} = 0.8 V$ $V_{EE} = -12 V$			-15	μA	
		$V_{IH} = 1.9 V$ $V_{EE} = -15 V$			-34	mA	
P_C	Power Consumption	$V_S = 9 V$ $V_{EE} = -9 V$			333	mW	
		$V_S = 12 V$ $V_{EE} = -12 V$			567		

SWITCHING CHARACTERISTICS ($V_S = \pm 9 \pm 1\% V$, $V_{EE} = -9 \pm 1\% V$, $T_{amb} = 25\text{ }^\circ\text{C}$)

t_{PLH}	Propagation Delay Time	$Z_L = 3 K\Omega$ and $15 pF$		275	350	ns	6
t_{THL}	Fall Time	$Z_L = 3 K\Omega$ and $15 pF$		45	75	ns	6
t_{PHL}	Propagation Delay Time	$Z_L = 3 K\Omega$ and $15 pF$		110	175	ns	6
t_{TLH}	Rise Time	$Z_L = 3 K\Omega$ and $15 pF$		55	100	ns	6

* Maximum package power dissipation may be exceeded if all outputs are shorted simultaneously

TEST CIRCUITS

Figure 1 : Input Current.




Figure 2 : Output Voltage.




Figure 3 : Output Short-Circuit Current.




Figure 4 : Output Resistance (power off).




Figure 5 : Power Supply Currents.




Figure 6 : Switching Response.




Figure 7 : Transfer Characteristics vs. Power Supply Voltage.




Figure 8 : Short-Circuit Output Current vs. Temperature.




Figure 9 : Output Slew-Rate Load Capacitance.




Figure 10 : Output Voltage and Current-Limiting Characteristics.





Figure 11 : Maximum Operating Temperature vs. Power-Supply Voltage.



APPLICATION INFORMATION

The Electronic Industries Association (EIA) has released the RS232C specification detailing the requirements for the interface between data processing equipment. This standard specifies not only the number and type of interface leads, but also the voltage levels to be used. The MC1488 quad driver and its companion circuit, the MC1489 quad receiver, provide a complete interface system between DTL or TTL logic levels and the RS232C defined levels. The RS232C requirements as applied to drivers are discussed herein.

The required driver voltages are defined as between 5 and 15 V in magnitude and are positive for a logic "0" and negative for a logic "1". These voltages are so defined when the drivers are terminated with a 3000 to 7000Ω resistor. The MC1488 meets this voltage requirement by converting a DTL/TTL logic level into RS232C levels with one stage of inversion.

The RS232C specification further requires that during transitions, the driver output slew rate must not exceed 30 V per μs. The inherent slew rate of the MC1488 is much too fast for this requirement. The current limited output of the device can be used to control this slew rate by connecting a capacitor to each driver output. The required capacitor can be easily determined by using the relationship $C = I_{OS} \times \Delta T / \Delta V$ from which Figure 12 is derived. Accordingly, a 330 pF capacitor on each output will guarantee a worst case slew rate of 30 V per μs.

The interface driver is also required to withstand an accidental short to any other conductor in an inter-

connecting cable. The worst possible signal on any conductor would be another driver using a plus or minus 15 V, 500 mA source. The MC1488 is designed to indefinitely withstand such a short to all four outputs in a package as long as the power-supply voltages are greater than 9.0 V (i.e., $V_{S} \geq 9.0 \text{ V}$; $V_{EE} \leq -9.0 \text{ V}$). In some power-supply designs, a loss of system power causes a low impedance on the power-supply outputs. When this occurs, a low impedance to ground would exist at the power inputs to the MC1488 effectively shorting the 300Ω output resistor to ground. If **all four outputs** were then shorted to plus or minus 15 V, the power dissipation in these resistors would be excessive. Therefore, if the system is designed to permit low impedances to ground at the power-supplies of the drivers, a diode should be placed in each power-supply lead to prevent over-heating in this fault condition. These two diodes, as shown in Figure 13, could be used to decouple all the driver packages in a system. (These same diodes will allow the MC1488 to withstand momentary shorts to the ±15 V limits specified in the earlier Standard RS232B). The addition of the diodes also permits the MC1488 to withstand faults with power-supplies of less than the 9.0 V stated above.

The maximum short-circuit current allowable under fault conditions is more than guaranteed by the previously mentioned 10 mA output current limiting.

Figure 12 : Slew Rate vs. Capacitance for $I_{SC} = 10\text{mA}$.





Figure 13 : Power Supply Protection to Meet Power-off Fault Conditions.



OTHER APPLICATION

The MC1488 is an extremely versatile line driver with a myriad of possible applications. Several features of the drivers enhance this versatility :


1. Output Current Limiting - this enables the circuit designer to define the output voltage levels independent of power-supplies and can be accomplished by diode clamping of the output pins.
2. Power-Supply Range - as can be seen from the schematic drawing of the drivers, the positive and negative driving elements of the device are essentially independent and do not require matching po-

wer-supplies. In fact, the positive supply can vary from a minimum seven volts (required for driving the negative pulldown section) to the maximum specified 15 V. The negative supply can vary from approximately - 2.5 V to the minimum specified - 15 V. The MC1488 will drive the output to within 2 V of the positive or negative supplies as long as the current output limits are not exceeded. The combination of the current-limiting and supply-voltage features allow a wide combination of possible outputs within the same quad package.




QUAD LINE RECEIVERS

- INPUT RESISTANCE –3.0 K to 7.0 K Ω
- INPUT SIGNAL RANGE – ± 30 V
- INPUT THRESHOLD HYSTERESIS BUILT-IN
- RESPONSE CONTROL :
 - a) LOGIC THRESHOLD SHIFTING
 - b) INPUT NOISE FILTERING



DIP-14
(Plastic (0.25) and Ceramic)




SO-14J

ORDER CODES : MC1489L, MC1489AL
(DIP-14 Ceramic)
MC1489P, MC1489AP
(DIP-14 Plastic)
MC1489D, MC1489AD (SO-14)

DESCRIPTION

The MC1489 monolithic quad line receivers are designed to interface data terminal equipment with data communications equipment in conformance with the specifications of EIA Standard No. RS-232C.


TYPICAL APPLICATION : RS232C Data Transmission




ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V_S	Power Supply Voltage	10	V
V_I	Input Voltage Range	± 30	V
I_{OL}	Output Load Current	20	mA
P_{tot}	Power Dissipation	1	W
T_{amb}	Operating Ambient Temperature	0 to 75	$^{\circ}C$
T_{stg}	Storage Temperature Range	- 65 to 150	$^{\circ}C$

CONNECTION DIAGRAMS (top view)



SCHEMATIC DIAGRAM (1/4 of circuit shown)



ELECTRICAL CHARACTERISTICS (Response control pin is open ; $V_S = 5\text{ V}$, $T_{\text{amb}} = 0\text{ to }75\text{ }^\circ\text{C}$ unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
I_{IH}	Positive Input Current	$V_{IH} = 25\text{ V}$ $V_{IH} = 3\text{ V}$	3.6 0.43		8.3	mA
I_{IL}	Negative Input Current	$V_{IL} = -25\text{ V}$ $V_{IL} = -3\text{ V}$	- 3.6 - 0.43		- 8.3	mA
V_{IH}	Input Turn-on Threshold Voltage	$T_{\text{amb}} = 25\text{ }^\circ\text{C}$ $V_{OL} \leq 0.45$ $I_L = 10\text{ mA}$ for MC1489 for MC1489A	1 1.75	1.95	1.5 2.25	V
V_{IL}	Input Turn-off Threshold Voltage	$T_{\text{amb}} = 25\text{ }^\circ\text{C}$ $V_{OH} \geq 2.5\text{ V}$ $I_L = -0.5\text{ mA}$	0.75		1.25	V
V_{OH}	Output Voltage High	$V_{IH} = 0.75\text{ V}$ $I_L = -0.5\text{ mA}$ $I_L = 0.5\text{ mA}$ Input Open Circuit	2.5 2.5	4 4	5 5	V V
V_{OL}	Output Voltage Low	$V_{IL} = 3\text{ V}$ $I_L = 10\text{ mA}$		0.2	0.45	V
I_{OS}	Output Short Circuit Current			- 3	- 4	mA
I_S	Power Supply Current	All gates "on" $I_O = 0\text{ mA}$ $V_{IH} = 5\text{ V}$		16	26	mA
P_C	Power Consumption	$V_{IH} = 5\text{ V}$		80	130	mW

SWITCHING CHARACTERISTICS ($V_S = 5\text{ V}$, $T_{\text{amb}} = 25\text{ }^\circ\text{C}$, see Fig. 1)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
t_{PLH}	Propagation delay Time	$R_L = 3.9\text{ K}\Omega$		25	85	ns
t_{TLH}	Rise Time	$R_L = 3.9\text{ K}\Omega$		120	175	ns
t_{PHL}	Propagation Delay Time	$R_L = 390\text{ }\Omega$		25	50	ns
t_{THL}	Fall Time	$R_L = 390\text{ }\Omega$		10	20	ns

TEST CIRCUITS

Figure 1 : Switching Response.




Figure 2 : Response Control Node.




Figure 3 : Input Current.




Figure 4 : Output Short-Circuit Current.




Figure 5 : Output Voltage and Input Threshold Voltage.





Figure 6 : Power Supply Current.



TYPICAL CHARACTERISTICS ($V_S = 5\text{ V}$, $T_{amb} = 25\text{ }^\circ\text{C}$ unless otherwise specified)

Figure 7 : Input Current.




Figure 8 : MC1489 Input Threshold Voltage Adjustment.




Figure 9 : MC1489A Input Threshold Voltage Adjustment.




Figure 10 : Input Threshold Voltage vs. Temperature.





Figure 11 : Input Threshold vs. Power-Supply Voltage.



APPLICATION INFORMATION

GENERAL INFORMATION

The Electronic Industries Association (EIA) has released the RS-232C specification detailing the requirements for the interface between data processing equipment and data communications equipment. This standard specifies not only the number and type of interface leads, but also the voltage levels to be used. The MC1488 quad driver and its companion circuit, the MC1489 quad receiver, provide a complete interface system between DTL or TTL logic levels and the RS-232C defined levels. The RS-232C requirements as applied to receivers are discussed herein.

The required input impedance is defined as between 3000 Ω and 7000 Ω for input voltages be-

tween 3.0 and 25 V in magnitude ; and any voltage on the receiver input in an open circuit condition must be less than 2.0 V in magnitude. The MC1489 circuits meet these requirements with a maximum open circuit voltage of one V_{BE} .

The receiver shall detect a voltage between - 3.0 and - 2.5 V as a Logic "1" and inputs between + 3.0 and + 2.5 V as a Logic "0". On some interchange leads, an open circuit of power "OFF" condition (300 Ω or more to ground) shall be decoded as an "OFF" condition or Logic "1". For the reason, the input hysteresis thresholds of the MC1489 circuits are all above ground. Thus an open or grounded input will cause the same output as a negative or Logic "1" input.


DEVICE CHARACTERISTICS

The MC1489 interface receivers have internal feedback from the second stage to the input stage providing input hysteresis for noise rejection. The MC1489 input has typical turn-on voltage of 1.25 V and turn-off of 1.0 V for a typical hysteresis of 250 mV. The MC1489A has typical turn-on of 1.95 V and turn-off of 0.8 V for typically 1.15 V of hysteresis.

Each receiver section has an external response control node in addition to the input and output pins, thereby allowing the designer to vary the input threshold voltage levels. A resistor can be connected between this node and an external power supply. Figure 2, 4 and 5 illustrate the input threshold voltage shift possible through this technique.

This response node can also be used for the filtering of the high-frequency, high-energy noise

Figure 12 : Typical Turn-on Threshold vs. Capacitance from Response Control Pin to GND.



pulses. Figure 8 and 9 show typical noise-pulse rejection for external capacitors of various sizes.

These two operations on the response node can be combined or used individually for may combinations of interfacing applications. The MC1489 circuits are particularly useful for interfacing between MOS circuits and MDTL/MTTL logic systems. In this application, the input threshold voltages are adjusted. (with the appropriate supply and resistor values) to fall in the center of the MOS voltage logic levels. (See Figure 10).

The response node may also be used as the receiver input as long as the designer realizes that he may not drive this node with a low impedance source to a voltage greater than one diode above ground or less than one diode below ground. This feature is demonstrated in Figure 11 where two receivers are slaved to the same line that must still meet the RS-232C impedance requirement.

Figure 13 : Typical Turn-on Threshold vs. Capacitance from Response Control Pin to GND.






Figure 14: Typical Paralleling of Two MC1489/A Receivers to Meet RS-232C.






J-FET INPUT SINGLE OP-AMPS

- LOW POWER CONSUMPTION
- WIDE COMMON-MODE AND DIFFERENTIAL VOLTAGE RANGE
- LOW INPUT BIAS AND OFFSET CURRENT
- OUTPUT SHORT-CIRCUIT PROTECTION
- HIGH INPUT IMPEDANCE J-FET INPUT STAGE
- INTERNAL FREQUENCY COMPENSATION
- LATCH UP FREE OPERATION
- HIGH SLEW RATE : 13 V/ μ s (typ)


DESCRIPTION

These circuits are high speed J-FET input single operational amplifiers incorporating well matched, high voltage J-FET and bipolar transistors in a monolithic integrated circuit.



The devices feature high slew rates, low input bias and offset current, and low offset voltage temperature coefficient.



PIN CONNECTIONS (Top views)

TO99


- 1 - Balance
- 2 - Inverting input
- 3 - Non-inverting input
- 4 - V_{CC}
- 5 - Balance
- 6 - Output
- 7 - V_{CC}
- 8 - NC

**DIP
SO8**

LCC20


- 1 - NC
- 2 - Balance
- 3 - NC
- 4 - NC
- 5 - Inverting input
- 6 - NC
- 7 - Non-inverting input
- 8 - NC
- 9 - NC
- 10 - V_{CC}
- 11 - NC
- 12 - Balance
- 13 - NC
- 14 - NC
- 15 - Output
- 16 - NC
- 17 - V_{CC}
- 18 - NC
- 19 - NC
- 20 - NC

ORDER CODES


Part Number	Temperature	Package
MC35001GC	- 55 °C to + 125 °C	LCC
MC35001AGC	- 55 °C to + 125 °C	LCC
MC35001BGC	- 55 °C to + 125 °C	LCC
MC35001H	- 55 °C to + 125 °C	METAL CAN
MC35001AH	- 55 °C to + 125 °C	METAL CAN
MC35001BH	- 55 °C to + 125 °C	METAL CAN
MC33001N	- 40 °C to + 105 °C	DIP8
MC33001AN	- 40 °C to + 105 °C	DIP8
MC33001BN	- 40 °C to + 105 °C	DIP8
MC33001D	- 40 °C to + 105 °C	SO8
MC33001AD	- 40 °C to + 105 °C	SO8
MC33001BD	- 40 °C to + 105 °C	SO8
MC34001N	0 °C to + 70 °C	DIP8
MC34001AN	0 °C to + 70 °C	DIP8
MC34001BN	0 °C to + 70 °C	DIP8
MC34001D	0 °C to + 70 °C	SO8
MC34001AD	0 °C to + 70 °C	SO8
MC34001BD	0 °C to + 70 °C	SO8

ABSOLUTE MAXIMUM RATINGS


Symbol	Parameter	Value	Unit
V _{CC}	Supply Voltage (note 1)	± 18	V
V _I	Input Voltage (note 3)	± 15	V
V _{CC}	Diff. Input Voltage (note 2)	± 30	V
P _{tot}	Power Dissipation	680	mW
	Output Short-circuit Duration (note 4)	Infinite	
T _{oper}	Operating Free Air Temperature Range	0 to 70 - 40 to 105 - 55 to 125	°C
T _{stg}	Storage Temperature Range	- 65 to 150	°C

- Notes :**
1. All voltage values, except differential voltage, are with respect to the zero reference level (ground) of the supply voltages where the zero reference level is the midpoint between V_{CC} and V_{CC}.
 2. Differential voltages are at the non-inverting input terminal with respect to the inverting input terminal.
 3. The magnitude of the input voltage must never exceed the magnitude of the supply voltage or 15 volts, whichever is less.
 4. The output may be shorted to ground or to either supply. Temperature and/or supply voltages must be limited to ensure that the dissipation rating is not exceeded.

SCHEMATIC DIAGRAM



INPUT OFFSET VOLTAGE NULL CIRCUITS



E88MC34001-01

Case	Balance	Inverting Input	Non-inverting Input	Output	V _{CC} ⁺	V _{CC} ⁻	N.C.
DIP8 SO8 TO99	1, 5	2	3	6	7	4	8
LCC20	2, 12	5	7	15	17	10	*

* LCC20 : Other pins are not connected.

ELECTRICAL CHARACTERISTICS

$V_{CC} = \pm 15$ V (unless otherwise specified)

MC35001, MC35001A, MC35001B $-55 \leq T_{amb} \leq +125$ °C

MC33001, MC33001A, MC33001B $-40 \leq T_{amb} \leq +105$ °C


MC34001, MC34001A, MC34001B $0 \leq T_{amb} \leq +70$ °C

Symbol	Parameter	MC35001A, B MC33001A, B MC34001A, B			MC35001 MC33001 MC34001			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	
V_{IO}	Input Offset Voltage $T_{amb} = 25$ °C ($R_S < 10$ k Ω) MC35001B, MC34001B, MC33001B MC35001A, MC34001A, MC33001A $T_{min} \leq T_{amb} \leq T_{max}$ MC35001B, MC34001B, MC33001B MC35001A, MC34001A, MC33001A		3 0.2	5 1		3	8 13	mV
DV_{IO}	Input Offset Voltage Drift		10			10		μ V/°C
I_{IO}	Input Offset Current * $T_{amb} = 25$ °C $T_{min} \leq T_{amb} \leq T_{max}$		5	50 4		5	50 4	pA nA
I_{IB}	Input Bias Current * $T_{amb} = 25$ °C $T_{min} \leq T_{amb} \leq T_{max}$		20	200 20		20	200 20	pA nA
A_{VD}	Large Signal Voltage Gain ($R_L > 2$ k Ω , $V_o = \pm 10$ V) $T_{amb} = 25$ °C $T_{min} \leq T_{amb} \leq T_{max}$	50 25	200		50 25	200		V/mV
SVR	Supply Voltage Rejection Ratio ($R_S < 10$ k Ω) $T_{amb} = 25$ °C $T_{min} \leq T_{amb} \leq T_{max}$	80 80	86		80 80	86		dB
I_{CC}	Supply Current, No Load $T_{amb} = 25$ °C $T_{min} \leq T_{amb} \leq T_{max}$		1.4	2.5 2.5		1.4	2.5 2.5	mA
V_I	Input Voltage Range $T_{amb} = 25$ °C $T_{min} \leq T_{amb} \leq T_{max}$	- 11		+ 11	- 11		+ 11	V
CMR	Common Mode Rejection Ratio ($R_S < 10$ k Ω) $T_{amb} = 25$ °C $T_{min} \leq T_{amb} \leq T_{max}$	80 80	86		70 70	86		dB
I_{OS}	Output Short-circuit Current $T_{amb} = 25$ °C $T_{min} \leq T_{amb} \leq T_{max}$	10 10	40	60 60	10 10	40	60 60	mA
$\pm V_{OPP}$	Output Voltage Swing $T_{amb} = 25$ °C $T_{min} \leq T_{amb} \leq T_{max}$		$R_L \geq 2$ k Ω 11 $R_L \geq 10$ k Ω 12 $R_L \geq 2$ k Ω 11 $R_L \geq 10$ k Ω 12	12 13.5		11 12 11 12	12 13.5	V
S_{VO}	Slew-rate ($V_I = 10$ V, $R_L = 2$ k Ω) $C_L \leq 100$ pF, $T_{amb} = 25$ °C, unity gain	12	16		12	16		V/ μ s


* The input bias currents are junction leakage currents which approximately double for every 10 °C increase in the junction temperature.

ELECTRICAL CHARACTERISTICS (continued)


Symbol	Parameter	MC34001A, B MC33001A, B MC35001A, B			MC34001 MC33001 MC35001			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	
t_r	Rise Time ($V_I = 20$ mV, $R_L = 2$ k Ω) $C_L = 100$ pF, $T_{amb} = 25$ °C, unity gain		0.1			0.1		μ s
K_{ov}	Overshoot ($V_I = 20$ mV, $R_L = 2$ k Ω) $C_L \leq 100$ pF, $T_{amb} = 25$ °C, unity gain)		10			10		%
GBP	Gain Bandwidth Product ($f = 100$ kHz, $T_{amb} = 25$ °C) $V_{IN} = 10$ mV, $R_L = 2$ k Ω , $C_L = 100$ pF)	3.3	4.0	5.0	3.3	4.0	5.0	MHz
R_I	Input Resistance ($T_{amb} = 25$ °C)		10^{12}			10^{12}		Ω
THD	Total Harmonic Distortion ($f = 1$ kHz, $A_V = 20$ dB, $R_L = 2$ K Ω) $C_L \leq 100$ pF, $T_{amb} = 25$ °C, $V_O = 2$ V _{PP})		0.01			0.01		%
V_n	Equivalent Input Noise Voltage ($f = 1$ kHz, $R_g = 100$ Ω)		15			15		nV/ \sqrt{Hz}
ϕ_m	Phase Margin		45			45		Degrees




E88MC34001-02




E88MC34001-03




E88MC34001-04




E88MC34001-05




E88MC34001-06









E88MC34001-07






E88MC34001-08



E88MC34001-09





PARAMETER MEASUREMENT INFORMATION

Figure 1 : Voltage Follower.






Figure 2 : Gain-of-10 Inverting Amplifier.




TYPICAL APPLICATIONS

(0.5 Hz) SQUARE WAVE OSCILLATOR




HIGH Q NOTCH FILTER




PACKAGE MECHANICAL DATA


8 PINS – PLASTIC DIP




8 PINS – PLASTIC MICROPACKAGE (SO)



TO99 – METAL CAN



20 PINS – TRICECOP (LCC)




J-FET INPUT DUAL OP-AMPS

- LOW POWER CONSUMPTION
- WIDE COMMON-MODE AND DIFFERENTIAL VOLTAGE RANGE
- LOW INPUT BIAS AND OFFSET CURRENT
- OUTPUT SHORT-CIRCUIT PROTECTION
- HIGH INPUT IMPEDANCE J-FET INPUT STAGE
- INTERNAL FREQUENCY COMPENSATION
- LATCH UP FREE OPERATION
- HIGH SLEW RATE : 13 V/μs (typ)


DESCRIPTION

These circuits are high speed J-FET input dual operational amplifiers incorporating well matched, high voltage J-FET and bipolar transistors in a monolithic integrated circuit.



The devices feature high slew rates, low input bias and offset current, and low offset voltage temperature coefficient.



PIN CONNECTIONS (Top views)



- 1 - Output 1
- 2 - Inverting input 1
- 3 - Non-inverting input 1
- 4 - V_{CC}
- 5 - Non-inverting input 2
- 6 - Inverting input 2
- 7 - Output 2
- 8 - V_{CC}



- 1 - NC
- 2 - Output 1
- 3 - NC
- 4 - NC
- 5 - Inverting input 1
- 6 - NC
- 7 - Non-inverting input 1
- 8 - NC
- 9 - NC
- 10 - V_{CC}
- 11 - NC
- 12 - Non-inverting input 2
- 13 - NC
- 14 - NC
- 15 - Inverting input 2
- 16 - NC
- 17 - Output 2
- 18 - NC
- 19 - NC
- 20 - V_{CC}

ORDER CODES


Part Number	Temperature	Package
MC35002GC	- 55 °C to + 125 °C	LCC
MC35002AGC	- 55 °C to + 125 °C	LCC
MC35002BGC	- 55 °C to + 125 °C	LCC
MC35002H	- 55 °C to + 125 °C	METAL CAN
MC35002AH	- 55 °C to + 125 °C	METAL CAN
MC35002BH	- 55 °C to + 125 °C	METAL CAN
MC33002N	- 40 °C to + 105 °C	DIP8
MC33002AN	- 40 °C to + 105 °C	DIP8
MC33002BN	- 40 °C to + 105 °C	DIP8
MC33002D	- 40 °C to + 105 °C	SO8
MC33002AD	- 40 °C to + 105 °C	SO8
MC33002BD	- 40 °C to + 105 °C	SO8
MC34002N	0 °C to + 70 °C	DIP8
MC34002AN	0 °C to + 70 °C	DIP8
MC34002BN	0 °C to + 70 °C	DIP8
MC34002D	0 °C to + 70 °C	SO8
MC34002AD	0 °C to + 70 °C	SO8
MC34002BD	0 °C to + 70 °C	SO8

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V _{CC}	Supply Voltage (note 1)	± 18	V
V _I	Input Voltage (note 3)	± 15	V
V _{CC}	Diff. Input Voltage (note 2)	± 30	V
P _{tot}	Power Dissipation	680	mW
	Output Short-circuit Duration (note 4)	Infinite	
T _{oper}	Operating Free Air Temperature Range	0 to 70 - 40 to 105 - 55 to 125	°C
T _{stg}	Storage Temperature Range	- 65 to 150	°C

- Notes :
1. All voltage values, except differential voltage, are with respect to the zero reference level (ground) of the supply voltages where the zero reference level is the midpoint between V_{CC} and V_{CC}.
 2. Differential voltages are at the non-inverting input terminal with respect to the inverting input terminal.
 3. The magnitude of the input voltage must never exceed the magnitude of the supply voltage or 15 volts, whichever is less.
 4. The output may be shorted to ground or to either supply. Temperature and /or supply voltages must be limited to ensure that the dissipation rating is not exceeded.

SCHEMATIC DIAGRAM



Case	Outputs	Non-Inverting Inputs	Inverting Inputs	V _{cc}	V _{ee}	N.C.
DIP8 SO8 TO99	1, 7	3, 5	2, 6	4	8	
LCC20	2, 17	7, 12	5, 15	10	20	*

* LCC20 : Other pins are not connected.

ELECTRICAL CHARACTERISTICS

$V_{CC} = \pm 15\text{ V}$ (unless otherwise specified)

MC35002, MC35002B, MC35002A $-55 \leq T_{amb} \leq +125\text{ }^\circ\text{C}$

MC33002, MC33002B, MC33002A $-40 \leq T_{amb} \leq +105\text{ }^\circ\text{C}$


MC34002, MC34002B, MC34002A $0 \leq T_{amb} \leq +70\text{ }^\circ\text{C}$

Symbol	Parameter	MC35002A, B MC33002A, B MC34002A, B			MC35002 MC33002 MC34002			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	
V_{IO}	Input Offset Voltage $T_{amb} = 25\text{ }^\circ\text{C}$ ($R_S < 10\text{ k}\Omega$) MC35002B, MC33002B, MC34002B MC35002A, MC33002A, MC34002A $T_{min} \leq T_{amb} \leq T_{max}$ MC35002B, MC33002B, MC34002B MC35002A, MC33002A, MC34002A		3 1	5 2		3 8	13	mV
DV_{IO}	Input Offset Voltage Drift		10			10		$\mu\text{V}/^\circ\text{C}$
I_{IO}	Input Offset Current * $T_{amb} = 25\text{ }^\circ\text{C}$ $T_{min} \leq T_{amb} \leq T_{max}$		5	50 4		5 50 4		pA nA
I_{IB}	Input Bias Current * $T_{amb} = 25\text{ }^\circ\text{C}$ $T_{min} \leq T_{amb} \leq T_{max}$		20	200 20		20 200 20		pA nA
A_{VD}	Large Signal Voltage Gain ($R_L \geq 2\text{ k}\Omega$, $V_o = \pm 10\text{ V}$) $T_{amb} = 25\text{ }^\circ\text{C}$ $T_{min} \leq T_{amb} \leq T_{max}$	50 25	200		50 25	200		V/mV
SVR	Supply Voltage Rejection Ratio ($R_S < 10\text{ k}\Omega$) $T_{amb} = 25\text{ }^\circ\text{C}$ $T_{min} \leq T_{amb} \leq T_{max}$	80 80	86		80 80	86		dB
I_{CC}	Supply Current, per Amp, no Load $T_{amb} = 25\text{ }^\circ\text{C}$ $T_{min} \leq T_{amb} \leq T_{max}$		1.4	2.5 2.5		1.4 2.5 2.5		mA
V_I	Input Voltage Range $T_{amb} = 25\text{ }^\circ\text{C}$ $T_{min} \leq T_{amb} \leq T_{max}$	- 11		+ 11	- 11		+ 11	V
CMR	Common Mode Rejection Ratio ($R_S \leq 10\text{ k}\Omega$) $T_{amb} = 25\text{ }^\circ\text{C}$ $T_{min} \leq T_{amb} \leq T_{max}$	80 80	86		70 70	86		dB
I_{OS}	Output Short-circuit Current $T_{amb} = 25\text{ }^\circ\text{C}$ $T_{min} \leq T_{amb} \leq T_{max}$	10 10	40	60 60	10 10	40 60 60		mA
$\pm V_{OPP}$	Output Voltage Swing $T_{amb} = 25\text{ }^\circ\text{C}$ $T_{min} \leq T_{amb} \leq T_{max}$		$R_L \geq 2\text{ k}\Omega$ 11 $R_L \geq 10\text{ k}\Omega$ 12 $R_L \geq 2\text{ k}\Omega$ 11 $R_L \geq 10\text{ k}\Omega$ 12	12 13.5		$R_L \geq 2\text{ k}\Omega$ 11 $R_L \geq 10\text{ k}\Omega$ 12 13.5		V
S_{VO}	Slew-rate ($V_I = 10\text{ V}$, $R_L = 2\text{ k}\Omega$) $C_L \leq 100\text{ pF}$, $T_{amb} = 25\text{ }^\circ\text{C}$, unity gain	12	16		12	16		V/ μs


* The input bias currents are junction leakage currents which approximately double for every 10 °C increase in the junction temperature.

ELECTRICAL CHARACTERISTICS (continued)


Symbol	Parameter	MC34002A, B MC33002A, B MC35002A, B			MC34002 MC33002 MC35002			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	
t_r	Rise Time ($V_I = 20$ mV, $R_L = 2$ k Ω) $C_L = 100$ pF, $T_{amb} = 25$ °C, unity Gain		0.1			0.1		μ s
K_{OV}	Overshoot ($V_I = 20$ mV, $R_L = 2$ k Ω) $C_L \leq 100$ pF, $T_{amb} = 25$ °C, unity gain)		10			10		%
GBP	Gain Bandwidth Product ($f = 100$ kHz, $T_{amb} = 25$ °C) $V_{IN} = 10$ mV, $R_L = 2$ k Ω , $C_L = 100$ pF)	3.3	4.0	5.0	3.3	4.0	5.0	MHz
R_I	Input Resistance ($T_{amb} = 25$ °C)		10^{12}			10^{12}		Ω
THD	Total Harmonic Distortion ($f = 1$ kHz, $A_v = 20$ dB, $R_L = 2$ k Ω) $C_L \leq 100$ pF, $T_{amb} = 25$ °C, $V_O = 2 V_{PP}$)		0.01			0.01		%
V_n	Equivalent Input Noise Voltage ($f = 1$ kHz, $R_g = 100$ Ω)		15			15		nV/ \sqrt{Hz}
ϕ_m	Phase Margin		45			45		Degrees
V_{O1}/V_{O2}	Channel Separation $A_{VD} = 100$, $T_{amb} = 25$ °C		120			120		dB




E88MC34002-02




E88MC34002-03




E88MC34002-04



E88MC34002-05




E88MC34002-06




E88MC34002-07

INPUT BIAS CURRENT VERSUS FREE-AIR TEMPERATURE




E88MC34002-08

LARGE SIGNAL DIFFERENTIAL VOLTAGE AMPLIFICATION VERSUS FREE-AIR TEMPERATURE




E88MC34002-09

LARGE SIGNAL DIFFERENTIAL VOLTAGE AMPLIFICATION AND PHASE SHIFT VERSUS FREQUENCY




E88MC34002-10

TOTAL POWER DISSIPATION VERSUS FREE-AIR TEMPERATURE




E88MC34002-11

SUPPLY CURRENT PER AMPLIFIER VERSUS FREE-AIR TEMPERATURE




E88MC34002-12


SUPPLY CURRENT PER AMPLIFIER VERSUS SUPPLY VOLTAGE




E88MC34002-13




E88MC34002-14




E88MC34002-15



E88MC34002-16



E88MC34002-17



E88MC34002-18

PARAMETER MEASUREMENT INFORMATION

Figure 1 : Voltage Follower.






Figure 2 : Gain-of-10 Inverting Amplifier.




TYPICAL APPLICATION

QUADRATURE OSCILLATOR




* These resistor values may be adjusted for a symmetrical output.

TO99 – METAL CAN



20 PINS – TRICECOP (LCC)




J-FET INPUT QUAD OP-AMPS

- LOW POWER CONSUMPTION
- WIDE COMMON-MODE AND DIFFERENTIAL VOLTAGE RANGE
- LOW INPUT BIAS AND OFFSET CURRENT
- OUTPUT SHORT-CIRCUIT PROTECTION
- HIGH INPUT IMPEDANCE J-FET INPUT STAGE
- INTERNAL FREQUENCY COMPENSATION
- LATCH UP FREE OPERATION
- HIGH SLEW RATE : 13 V/ μ s (typ)

DESCRIPTION

These circuits are high speed J-FET input quad operational amplifiers incorporating well matched, high voltage J-FET and bipolar transistors in a monolithic integrated circuit.

The devices feature high slew rates, low input bias and offset current, and low offset voltage temperature coefficient.



N SUFFIX
DIP14
(Plastic package)

J SUFFIX
CERDIP14
(Cerdip package)




D SUFFIX
SO14
(Plastic micropackage)



GC SUFFIX
LCC20
(Tricop LCC)


PIN CONNECTIONS (Top views)

**DIP14
CERDIP14
SO14**



- | | |
|---------------------------|----------------------------|
| 1 - Output 1 | 8 - Output 3 |
| 2 - Inverting input 1 | 9 - Inverting input 3 |
| 3 - Non-inverting input 1 | 10 - Non-inverting input 3 |
| 4 - V _{CC} | 11 - V _{CC} |
| 5 - Non-inverting input 2 | 12 - Non-inverting input 4 |
| 6 - Inverting input 2 | 13 - Inverting input 4 |
| 7 - Output 2 | 14 - Output 4 |

LCC20



- | | |
|---------------------------|----------------------------|
| 1 - NC | 11 - NC |
| 2 - Output 1 | 12 - Output 3 |
| 3 - Inverting input 1 | 13 - Inverting input 3 |
| 4 - Non-inverting input 1 | 14 - Non-inverting input 3 |
| 5 - NC | 15 - NC |
| 6 - V _{CC} | 16 - V _{CC} |
| 7 - NC | 17 - NC |
| 8 - Non-inverting input 2 | 18 - Non-inverting input 4 |
| 9 - Inverting input 2 | 19 - Inverting input 4 |
| 10 - Output 2 | 20 - Output 4 |

ORDER CODES


Part Number	Temperature	Package
MC35004GC	- 55 °C to + 125 °C	LCC
MC35004AGC	- 55 °C to + 125 °C	LCC
MC35004BGC	- 55 °C to + 125 °C	LCC
MC35004J	- 55 °C to + 125 °C	CERDIP
MC35004AJ	- 55 °C to + 125 °C	CERDIP
MC35004BJ	- 55 °C to + 125 °C	CERDIP
MC33004N	- 40 °C to + 105 °C	DIP 14
MC33004AN	- 40 °C to + 105 °C	DIP 14
MC33004BN	- 40 °C to + 105 °C	DIP 14
MC33004D	- 40 °C to + 105 °C	SO 14
MC33004AD	- 40 °C to + 105 °C	SO 14
MC33004BD	- 40 °C to + 105 °C	SO 14
MC34004N	0 °C to + 70 °C	DIP 14
MC34004AN	0 °C to + 70 °C	DIP 14
MC34004BN	0 °C to + 70 °C	DIP 14
MC34004D	0 °C to + 70 °C	SO 14
MC34004AD	0 °C to + 70 °C	SO 14
MC34004BD	0 °C to + 70 °C	SO 14

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V _{CC}	Supply Voltage (note 1)	± 18	V
V _I	Input Voltage (note 3)	± 15	V
V _{CC}	Diff. Input Voltage (note 2)	± 30	V
P _{tot}	Power Dissipation	680	mW
	Output Short-circuit Duration (note 4)	Infinite	
T _{oper}	Operating Free Air Temperature Range		°C
	MC34004, A, B	0 to 70	
	MC33004, A, B	- 40 to 105	
	MC35004, A, B	- 55 to 125	
T _{stg}	Storage Temperature Range	- 65 to 150	°C

- Notes :
1. All voltage values, except differential voltage, are with respect to the zero reference level (ground) of the supply voltages where the zero reference level is the midpoint between V_{CC} and V_{CC}.
 2. Differential voltages are at the non-inverting input terminal with respect to the inverting input terminal.
 3. The magnitude of the input voltage must never exceed the magnitude of the supply voltage or 15 volts, whichever is less.
 4. The output may be shorted to ground or to either supply. Temperature and /or supply voltages must be limited to ensure that the dissipation rating is not exceeded.

SCHEMATIC (each amplifier)



Case	Outputs	Inverting Inputs	Non-inverting Inputs	V _{CC}	V _{CC}	N.C.
DIP14 CERDIP14 SO14	1, 7, 14, 8	2, 6, 13, 9	3, 5, 12, 10	4	11	
LCC20	2, 10, 12, 20	3, 9, 13, 19		4, 8, 14, 18	6	16

* LCC20 : Other pins are not connected.

ELECTRICAL CHARACTERISTICS

$V_{CC} = \pm 15$ V (unless otherwise specified)

MC35004, MC35004B, MC35004A $-55 \leq T_{amb} \leq +125$ °C

MC33004, MC33004B, MC33004A $-40 \leq T_{amb} \leq +105$ °C







MC34004, MC34004B, MC34004A $0 \leq T_{amb} \leq +70$ °C

Symbol	Parameter	MC35004A, B MC33004A, B MC34004A, B			MC35004 MC33004 MC34004			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	
V_{IO}	Input Offset Voltage $T_{amb} = 25$ °C ($R_s \leq 10$ k Ω) MC35004B, MC33004B, MC34004B MC35004A, MC33004A, MC34004A $T_{min} \leq T_{amb} \leq T_{max}$ MC35004B, MC33004B, MC34004B MC35004A, MC33004A, MC34004A		3 1	5 2		3 13	8	mV
DV_{IO}	Input Offset Voltage Drift		10			10		μ V/°C
I_{IO}	Input Offset Current * $T_{amb} = 25$ °C $T_{min} \leq T_{amb} \leq T_{max}$		5	50 4		5 50 4		pA nA
I_{IB}	Input Bias Current * $T_{amb} = 25$ °C $T_{min} \leq T_{amb} \leq T_{max}$		30	200 20		30 200 20		pA nA
A_{VD}	Large Signal Voltage Gain ($R_L > 2$ k Ω , $V_o = \pm 10$ V) $T_{amb} = 25$ °C $T_{min} \leq T_{amb} \leq T_{max}$	50 25	200		50 25	200		V/mV
SVR	Supply Voltage Rejection Ratio ($R_s < 10$ k Ω) $T_{amb} = 25$ °C $T_{min} \leq T_{amb} \leq T_{max}$	80 80	86		80 80	86		dB
I_{CC}	Supply Current, per Amp, no Load $T_{amb} = 25$ °C $T_{min} \leq T_{amb} \leq T_{max}$		1.4	2.5 2.5		1.4 2.5 2.5		mA
V_I	Input Voltage Range $T_{amb} = 25$ °C $T_{min} \leq T_{amb} \leq T_{max}$	- 11		+ 11	- 11		+ 11	V
CMR	Common Mode Rejection Ratio ($R_s < 10$ k Ω) $T_{amb} = 25$ °C $T_{min} \leq T_{amb} \leq T_{max}$	80 80	86		70 70	86		dB
I_{OS}	Output Short-circuit Current $T_{amb} = 25$ °C $T_{min} \leq T_{amb} \leq T_{max}$	10 10	40	60 60	10 10	40 60 60		mA
$\pm V_{OPP}$	Output Voltage Swing $T_{amb} = 25$ °C $R_L \geq 2$ k Ω $R_L \geq 10$ k Ω $T_{min} \leq T_{amb} \leq T_{max}$ $R_L \geq 2$ k Ω $R_L \geq 10$ k Ω	11 12 11 12	12 13.5		11 12 11 12	12 13.5		V
S_{VO}	Slew-rate ($V_I = 10$ V, $R_L = 2$ k Ω) $C_L \leq 100$ pF, $T_{amb} = 25$ °C, unity gain	12	16		12	16		V/ μ s


* The input bias currents are junction leakage currents which approximately double for every 10 °C increase in the junction temperature.

ELECTRICAL CHARACTERISTICS (continued)

Symbol	Parameter	MC34004A, B MC33004A, B MC35004A, B			MC34004 MC33004 MC35004			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	
t_r	Rise Time ($V_I = 20$ mV, $R_L = 2$ k Ω) $C_L = 100$ pF, $T_{amb} = 25$ °C, unity Gain		0.1			0.1		μ s
K_{OV}	Overshoot ($V_I = 20$ mV, $R_L = 2$ k Ω) $C_L \leq 100$ pF, $T_{amb} = 25$ °C, unity gain)		10			10		%
GBP	Gain Bandwidth Product ($f = 100$ kHz, $T_{amb} = 25$ °C $V_{IN} = 10$ mV, $R_L = 2$ k Ω , $C_L = 100$ pF)	3.3	4.0	5.0	3.3	4.0	5.0	MHz
R_I	Input Resistance ($T_{amb} = 25$ °C)		10^{12}			10^{12}		Ω
THD	Total Harmonic Distortion ($f = 1$ kHz, $A_V = 20$ dB, $R_L = 2$ k Ω) $C_L \leq 100$ pF, $T_{amb} = 25$ °C, $V_O = 2$ V $_{PP}$)		0.01			0.01		%
V_n	Equivalent Input Noise Voltage ($f = 1$ kHz, $R_g = 100$ Ω)		15			15		nV/ \sqrt{Hz}
ϕ_m	Phase Margin		45			45		Degrees
V_{O1}/V_{O2}	Channel Separation $A_{VD} = 100$, $T_{amb} = 25$ °C		120					120




INPUT BIAS CURRENT VERSUS FREE-AIR TEMPERATURE




E88MC34004-08

LARGE SIGNAL DIFFERENTIAL VOLTAGE AMPLIFICATION VERSUS FREE-AIR TEMPERATURE




E88MC34004-09

LARGE SIGNAL DIFFERENTIAL VOLTAGE AMPLIFICATION AND PHASE SHIFT VERSUS FREQUENCY




E88MC34004-10

TOTAL POWER DISSIPATION VERSUS FREE-AIR TEMPERATURE




E88MC34004-11

SUPPLY CURRENT PER AMPLIFIER VERSUS FREE-AIR TEMPERATURE




E88MC34004-12


SUPPLY CURRENT PER AMPLIFIER VERSUS SUPPLY VOLTAGE




E88MC34004-13




E88MC34004-14




E88MC34004-15



E88MC34004-16



E88MC34004-17



E88MC34004-18

PARAMETER MEASUREMENT INFORMATION

Figure 1 : Voltage Follower.






Figure 2 : Gain-of-10 Inverting Amplifier.






AUDIO DISTRIBUTION AMPLIFIER




TYPICAL APPLICATION

POSITIVE FEEDBACK BANDPASS FILTER




PACKAGE MECHANICAL DATA


14 PINS – PLASTIC DIP OR CERDIP



14 PINS – PLASTIC MICROPACKAGE (SO)



20 PINS – TRICECOP (LCC)





LOW POWER DIFFERENTIAL INPUT QUAD OP-AMPS

- SHORT-CIRCUIT PROTECTED OUTPUTS
- CLASS AB OUTPUT STAGE FOR MINIMAL CROSSOVER DISTORTION
- SINGLE SUPPLY OPERATION : +3 V TO +36 V
- DUAL SUPPLIES : ± 1.5 V TO ± 18 V
- LOW INPUT BIAS CURRENT : 500 nA MAX
- INTERNALLY COMPENSATED
- SIMILAR PERFORMANCE TO POPULAR UA741

DESCRIPTION

The MC3403 is a low-cost, quad operational amplifier with true differential inputs. The device has electrical characteristics similar to the popular UA741. However the MC3403, has several distinct advantages over standard operational amplifier types in single supply applications. The quad amplifier can operate at supply voltages as low as 3.0 volts or as high as 36 volts with quiescent currents about one third of those associated with the UA741 (on a per amplifier basis). The common-mode input range includes the negative supply, thereby eliminating the necessity for external biasing components in many applications. The output voltage range also includes the negative power supply voltage.

PIN CONNECTIONS (top views)



ORDER CODES

Part Number	Temperature Range	Package			
		J	N	D	GC
MC3303	- 40 °C to + 105 °C	•	•	•	
MC3403	0 °C to + 70 °C	•	•	•	
MC3503	- 55 °C to + 125 °C	•			•


Note : Hi-Rel Versions Available
Examples : MC3503J, MC3403N

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	MC3503	MC3403	MC3303	Unit
V _{CC}	Supply Voltage	± 18	± 18	± 18	V
V _{ID}	Differential Input Voltage	± 36	± 36	± 36	V
V _I	Input Voltage (note 1)	± 18	± 18	± 18	V
—	Output Short-circuit Duration (note 2)	Indefinite	Indefinite	Indefinite	—
P _{tot}	Power Dissipation	500	500	500	mW
T _{oper}	Operating Free-air Temperature Range	- 55 to + 125	0 to + 70	- 40 to + 105	°C
T _{stg}	Storage Temperature Range	- 65 to + 150	- 65 to + 150	- 65 to + 150	°C

Notes : 1. For supply voltages less than ± 15 V, the absolute maximum input voltage is equal to the supply voltage.
 2. Any of the amplifier outputs can be shorted to ground indefinitely ; however more than one should not be simultaneously shorted as the maximum junction temperature will be exceeded.

SCHEMATIC DIAGRAM



Case	Outputs	Inverting Inputs	Non-inverting Inputs	V _{CC} ⁻	V _{CC} ⁺	N. C.
DIP14/CERDIP14 SO14	1, 7, 8, 14	2, 6, 9, 13	3, 5, 10, 12	11	4	
LCC20	1, 2, 12, 20	3, 9, 13, 19	4, 8, 14, 18	16	6	*

* LCC20 : Other pins are not connected.

ELECTRICAL CHARACTERISTICS

MC3403 : $0 \leq T_{amb} \leq +70\text{ }^{\circ}\text{C}$ $V_{CC} = \pm 15\text{ V}$ MC3303 : $-40 \leq T_{amb} \leq +105\text{ }^{\circ}\text{C}$ $V_{CC} = \pm 15\text{ V}$ MC3503 : $-55 \leq T_{amb} \leq +125\text{ }^{\circ}\text{C}$ $V_{CC} = \pm 15\text{ V}$

Symbol	Parameter	MC3303, MC3403, MC3503			Unit
		Min.	Typ.	Max.	
V_{IO}	Input Offset Voltage ($R_S \leq 10\text{ k}\Omega$) $T_{amb} = 25\text{ }^{\circ}\text{C}$ $T_{min} \leq T_{amb} \leq T_{max}$		1	5 6	mV
I_{IO}	Input Offset Current $T_{amb} = 25\text{ }^{\circ}\text{C}$ $T_{min} \leq T_{amb} \leq T_{max}$		2	20 40	nA
I_{IB}	Input Bias Current $T_{amb} = 25\text{ }^{\circ}\text{C}$ $T_{min} \leq T_{amb} \leq T_{max}$		40	100 200	nA
A_{VD}	Large Signal Voltage Gain ($V_O = \pm 10\text{ V}$, $R_L = 2\text{ k}\Omega$) $T_{amb} = 25\text{ }^{\circ}\text{C}$ $T_{min} \leq T_{amb} \leq T_{max}$	50 25	200		V/mV
SVR	Supply Voltage Rejection Ratio ($R_S \leq 10\text{ k}\Omega$) $T_{amb} = 25\text{ }^{\circ}\text{C}$ $T_{min} \leq T_{amb} \leq T_{max}$	77 77	90		dB
I_{CC}	Supply Current, all Amp, no Load $T_{amb} = 25\text{ }^{\circ}\text{C}$ $T_{min} \leq T_{amb} \leq T_{max}$		2.8	4 5	mA
V_I	Input Voltage Range $T_{amb} = 25\text{ }^{\circ}\text{C}$ $T_{min} \leq T_{amb} \leq T_{max}$	-15 -15		+13 +13	V
CMR	Common Mode Rejection Ratio ($R_S \leq 10\text{ k}\Omega$) $T_{amb} = 25\text{ }^{\circ}\text{C}$ $T_{min} \leq T_{amb} \leq T_{max}$	70 70	90		dB
I_{OS}	Output Short-circuit Current $T_{amb} = 25\text{ }^{\circ}\text{C}$	10	30	45	mA
$\pm V_{opp}$	Output Voltage Swing $T_{amb} = 25\text{ }^{\circ}\text{C}$ $T_{min} \geq T_{amb} \geq T_{max}$	$R_L = 10\text{ k}\Omega$ $R_L = 2\text{ k}\Omega$ $R_L = 2\text{ k}\Omega$ $R_L = 10\text{ k}\Omega$	12 10 10 12	13.5 13	V
S_{VO}	Slew Rate ($V_I = \pm 10\text{ V}$, $R_L = 2\text{ k}\Omega$, $C_L \leq 100\text{ pF}$, $T_{amb} = 25\text{ }^{\circ}\text{C}$, unity gain)	0.45	0.7		V/ μs
t_r t_f	Rise Time and Fall Time ($V_O = \pm 20\text{ mV}$, $R_L = 2\text{ k}\Omega$, $C_L \leq 100\text{ pF}$, $T_{amb} = 25\text{ }^{\circ}\text{C}$, unity gain)		0.18 0.18		μs
K_{OV}	Overshoot ($V_I = \pm 20\text{ mV}$, $R_L = 2\text{ k}\Omega$, $C_L \leq 100\text{ pF}$, $T_{amb} = 25\text{ }^{\circ}\text{C}$, unity gain)		10		%
Z_I	Input Impedance, $T_{amb} = 25\text{ }^{\circ}\text{C}$	0.3	1		M Ω
Z_O	Output Impedance, $T_{amb} = 25\text{ }^{\circ}\text{C}$		75		Ω

ELECTRICAL CHARACTERISTICS (continued)

Symbol	Parameter	MC3303, MC3403, MC3503			Unit
		Min.	Typ.	Max.	
B _{om}	Power Bandwidth (R _L = 2 kΩ, C _L = 100 pF A _v = 1, T _{amb} = 25 °C, V _O = 2 V _{pp} , THD ≤ 5 %)		9		kHz
B	Unity Gain Bandwidth (V _O = 10 mV, R _L = 2 kΩ, C _L ≤ 100 pF, T _{amb} = 25 °C, unity gain)		1		MHz
GBP	Gain Bandwidth Product (V _O = 10 mV, R _L = 2 kΩ, C _L ≤ 100 pF, f = 100 kHz, T _{amb} = 25 °C)	0.8	1	1.6	MHz
THD	Total Harmonic Distortion (f = 1 kHz, A _v = 20 dB, R _L = 2 kΩ, V _O = 2 V _{pp} C _L ≤ 100 pF, T _{amb} = 25 °C)		0.02		%
V _n	Equivalent Input Noise Voltage (f = 1 kHz, R _G = 100 Ω)		43		nv/√Hz
Φ _m	Phase Margin		60		Degrees
DV _{IO}	Input Offset Voltage Drift T _{min} ≤ T _{amb} ≤ T _{max}		10		μV/°C
DI _{IO}	Input Offset Current Drift T _{min} ≤ T _{amb} ≤ 25 °C		50		pA/°C
V _{O1} /V _{O2}	Channel Separation		120		dB

ELECTRICAL CHARACTERISTICS (continued)

V_{CC}⁺ = 5 V, V_{CC}⁻ = Ground (unless otherwise specified)

Symbol	Parameter	MC3303, MC3403, MC3503			Unit
		Min.	Typ.	Max.	
V _{IO}	Input Offset Voltage (R _S ≤ 10 kΩ) T _{amb} = 25 °C T _{min} ≤ T _{amb} ≤ T _{max}		1	5 6	mV
I _{IO}	Input Offset Current T _{amb} = 25 °C T _{min} ≤ T _{amb} ≤ T _{max}		2	20 40	nA
I _{IB}	Input Bias Current T _{amb} = 25 °C T _{min} ≤ T _{amb} ≤ T _{max}		40	100 200	nA
A _{VD}	Large Signal Voltage Gain (V _O = ± 10 V, R _L = 2 kΩ) T _{amb} = 25 °C T _{min} ≤ T _{amb} ≤ T _{max}	10 5	200		V/mV
SVR	Supply Voltage Rejection Ratio (R _S ≤ 10 kΩ) T _{amb} = 25 °C T _{min} ≤ T _{amb} ≤ T _{max}	77 77	90		dB
I _{CC}	Supply Current (all amp, V _O = 0 V)		2.5	4	mA
V _{opp}	Output Voltage Range (R _L = 10 kΩ) + 5 V ≤ V _{CC} ≤ + 30 V	V _{CC} ⁺ - 1.7 V	V _{CC} ⁺ - 1.5 V		V

CIRCUIT DESCRIPTION

The MC3403 is made using four internally compensated, two-stage operational amplifiers. The first stage of each consists of differential input devices Q24 and Q22 with input buffer transistors Q25 and Q21 and the differential to single ended converter Q3 and Q4. The first stage performs not only the first stage gain function but also performs the level shifting and transconductance reduction functions. By reducing the transconductance a smaller compensation capacitor (only 5 pF) can be employed, thus saving chip area.



The transconductance reduction is accomplished by splitting the collectors of Q24 and Q22. Another feature of this input stage is that the input common-mode range can include the negative supply of

ground, in single supply operation, without saturation either the input devices or the differential to single-ended converter.

The second stage consists of a standard current source load amplifier stage. The output stage is unique because it allows the output to swing to ground in single supply operation and yet does not exhibit any crossover distortion in split supply operations. This is possible because class AB operation is utilized.


Each amplifier is biased from an internal voltage regulator which has a low temperature coefficient thus giving each amplifier good temperature characteristics as well as excellent power supply rejection.

TYPICAL PERFORMANCE CURVES




APPLICATION INFORMATION

VOLTAGE REFERENCE




WIEN BRIDGE OSCILLATOR




APPLICATION INFORMATION (continued)


HIGH IMPEDANCE DIFFERENTIAL AMPLIFIER



COMPARATOR WITH HYSTERESIS




BI-QUAD FILTER




APPLICATION INFORMATION (continued)


FUNCTION GENERATOR




MULTIPLE FEEDBACK BANDPASS FILTER




TYPICAL PERFORMANCE CURVES



E88MC3303-14




E88MC3303-15



E88MC3303-16


PACKAGE MECHANICAL DATA (continued)

14 PINS – PLASTIC MICROPACKAGE (SO)



WIDEBAND DUAL OPERATIONAL AMPLIFIERS

- INTERNALLY COMPENSATED
- SHORT-CIRCUIT PROTECTION
- GAIN AND PHASE MATCH BETWEEN AMPLIFIERS
- LOW POWER CONSUMPTION
- PIN TO PIN COMPATIBLE WITH MC1458/LM358
- GAIN BANDWIDTH PRODUCT (at 20KHz) 5.5MHz



DESCRIPTION

The MC4558 is a high performance monolithic dual operational amplifier constructed on a single silicon chip.

The circuit combines all the outstanding features of the MC1458 and, in addition, possesses three times the unity gain bandwidth of the industry standard.

ORDER CODES


Part Number	Temperature Range	Package			
		H	N	J	D
MC4558C	0 °C to + 70 °C	•	•	•	•
MC4558I	- 40 °C to + 105 °C	•	•	•	•
Example : MC4558N					

PIN CONNECTIONS (top views)


ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	MC4558I	MC4558C	Unit
V_{CC}	Supply Voltage	± 22	± 22	V
V_I	Input Voltage	± 15	± 15	V
V_{ID}	Differential Input Voltage	± 30	± 30	V
P_{tot}	Power Dissipation	680	680	mW
	Output Short-circuit Duration	Indefinite		
T_{oper}	Operating Free-air Temperature Range	- 40 to + 105	0 to + 70	$^{\circ}C$
T_{stg}	Storage Temperature Range	- 65 to + 150	- 65 to + 150	$^{\circ}C$

SCHEMATIC DIAGRAM (1/2 MC4558)



Case	Inverting Inputs	Non-inverting Inputs	V_{CC}	V_{CC}	Outputs
TO99 DIP8 CERDIP8 SO8	2.6	3.5	4	8	1.7

ELECTRICAL CHARACTERISTICSMC4558C : $0 \leq T_{amb} \leq +70\text{ }^{\circ}\text{C}$ MC4558I : $-40 \leq T_{amb} \leq +105\text{ }^{\circ}\text{C}$

(unless otherwise specified)


 $V_{CC} = \pm 15\text{ V}$ $V_{CC} = \pm 15\text{ V}$

Symbol	Parameter	MC4558 I, C			Unit
		Min.	Typ.	Max.	
V_{IO}	Input Offset Voltage ($R_S \leq 10\text{ k}\Omega$) $T_{amb} = 25\text{ }^{\circ}\text{C}$ $T_{min} \leq T_{amb} \leq T_{max}$		1	5 6	mV
I_{IO}	Input Offset Current $T_{amb} = 25\text{ }^{\circ}\text{C}$ $T_{min} \leq T_{amb} \leq T_{max}$		2	20 40	nA
I_{IB}	Input Bias Current $T_{amb} = 25\text{ }^{\circ}\text{C}$ $T_{min} \leq T_{amb} \leq T_{max}$		30	100 200	nA
A_{VD}	Large Signal Voltage Gain ($V_O = \pm 10\text{ V}$, $R_L = 2\text{ k}\Omega$) $T_{amb} = 25\text{ }^{\circ}\text{C}$ $T_{min} \leq T_{amb} \leq T_{max}$	50 25	200		V/mV
S_{VR}	Supply Voltage Rejection Ratio ($R_S \leq 10\text{ k}\Omega$) $T_{amb} = 25\text{ }^{\circ}\text{C}$ $T_{min} \leq T_{amb} \leq T_{max}$	77 77	90		dB
I_{CC}	Supply Current, all Amp, no Load $T_{amb} = 25\text{ }^{\circ}\text{C}$ $T_{min} \leq T_{amb} \leq T_{max}$		2.3	4.5 6	mA
V_I	Input Voltage Range $T_{amb} = 25\text{ }^{\circ}\text{C}$ $T_{min} \leq T_{amb} \leq T_{max}$	-12 -12		+12 +12	V
CMR	Common-mode Rejection Ratio ($R_S \leq 10\text{ k}\Omega$) $T_{amb} = 25\text{ }^{\circ}\text{C}$ $T_{min} \leq T_{amb} \leq T_{max}$	70 70	90		dB
I_{OS}	Output Short-circuit Current $T_{amb} = 25\text{ }^{\circ}\text{C}$	10	20	40	mA
$\pm V_{OPP}$	Output Voltage Swing $T_{amb} = 25\text{ }^{\circ}\text{C}$ $T_{min} \leq T_{amb} \leq T_{max}$	$R_L = 10\text{ k}\Omega$ $R_L = 2\text{ k}\Omega$ $R_L = 10\text{ k}\Omega$ $R_L = 2\text{ k}\Omega$	12 10 12 10	14 13	V
S_{VO}	Slew-rate ($V_I = \pm 10\text{ V}$, $R_L = 2\text{ k}\Omega$, $C_L \leq 100\text{ pF}$, $T_{amb} = 25\text{ }^{\circ}\text{C}$, unity gain)	1.5	2.2		V/ μs
t_r	Rise Time ($V_I = \pm 20\text{ mV}$, $R_L = 2\text{ k}\Omega$, $C_L \geq 100\text{ pF}$, $T_{amb} = 25\text{ }^{\circ}\text{C}$, unity gain)		0.3		μs
K_{OV}	Overshoot ($V_I = \pm 20\text{ mV}$, $R_L = 2\text{ k}\Omega$, $C_L \leq 100\text{ pF}$, $T_{amb} = 25\text{ }^{\circ}\text{C}$, unity gain)		15		%
R_I	Input Resistance, $T_{amb} = 25\text{ }^{\circ}\text{C}$	0.3	2		M Ω
C_I	Input Capacitance, $T_{amb} = 25\text{ }^{\circ}\text{C}$		1.4		pF
R_O	Output Resistance, $T_{amb} = 25\text{ }^{\circ}\text{C}$		75		Ω
B	Unity Gain Bandwidth $T_{amb} = 25\text{ }^{\circ}\text{C}$		2.8		MHz

ELECTRICAL CHARACTERISTICS (continued)


Symbol	Parameter	MC4558 I, C			Unit
		Min.	Typ.	Max.	
GPB	Gain Bandwidth Product ($V_I = 10\text{ mV}$, $R_L = 2\text{ k}\Omega$, $C_L \leq 100\text{ pF}$, $f = 20\text{ kHz}$, $T_{amb} = 25\text{ }^\circ\text{C}$)	4	5.5	7	MHz
THD	Total Harmonic Distortion ($f = 1\text{ kHz}$, $A_V = 20\text{ dB}$, $R_L = 2\text{ k}\Omega$, $V_O = 2\text{ V}_{PP}$, $C_L \leq 100\text{ pF}$, $T_{amb} = 25\text{ }^\circ\text{C}$)		0.008		%
V_n	Equivalent Input Noise Voltage ($f = \text{kHz}$, $R_g = 100\text{ }\Omega$)		12		$\text{nV}/\sqrt{\text{Hz}}$

TRANSIENT RESPONSE TEST CIRCUIT




E88MC4558-02

OPEN LOOP FREQUENCY RESPONSE




E88MC4558-04

PHASE MARGIN VERSUS FREQUENCY




E88MC4558-05

POSITIVE OUTPUT VOLTAGE SWING VERSUS LOAD RESISTANCE




E88MC4558-06

NEGATIVE OUTPUT VOLTAGE SWING VERSUS LOAD RESISTANCE



E88MC4558-07


POWER BANDWIDTH
(Large signal swing versus frequency)



E88MC4558-08

PACKAGE MECHANICAL DATA


8 PINS – METAL CAN TO99




8 Pins

PACKAGE MECHANICAL DATA (continued)

8 PINS – PLASTIC DIP OR CerdIP



8 PINS – PLASTIC MICROPACKAGE (SO)




PRECISION TIMERS


- LOW TURN OFF TIME
- MAXIMUM OPERATING FREQUENCY GREATER THAN 500Hz
- TIMING FROM MICROSECONDS TO HOURS
- OPERATES IN BOTH ASTABLE AND MONOSTABLE MODES
- HIGH OUTPUT CURRENT CAN SOURCE OR SINK 200mA
- ADJUSTABLE DUTY CYCLE
- TTL COMPATIBLE
- TEMPERATURE STABILITY OF 0.005% PER °C

DESCRIPTION


The NE555 monolithic timing circuit is a highly stable controller capable of producing accurate time delays or oscillation. In the time delay mode of operation, the time is precisely controlled by one external resistor and capacitor. For a stable operation as an oscillator, the free running frequency and the duty cycle are both accurately controlled with two external resistors and one capacitor. The circuit may be triggered and reset on falling waveforms, and the output structure can source or sink up to 200mA. The NE555 is available in plastic and ceramic mini-dip package and in a 8-lead micropackage and in metal can package version.


ORDER CODES

Part Number	Temperature Range	Package			
		H	N	J	D
NE555	0°C to 70°C	•	•	•	•
SA555	- 40°C to 105°C	•	•		•
SE555	- 55°C to 125°C	•			

PIN CONNECTION (top views)



BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V_s	Supply Voltage for SE555 for NE555	18 16	V
T_{op}	Operating Temperature Range for NE555 for SA555 for SE555	0 to 70 - 40 to 105 - 55 to 125	°C
T_j	Junction Temperature	150	°C
T_{stg}	Storage Temperature Range	- 65 to 150	°C

SCHEMATIC DIAGRAM



THERMAL DATA

			Plastic Dip	Ceramic Dip	SO8	Metal Can
$R_{th j-amb}$	Thermal Resistance Junction-ambient	max.	120°C/W	150°C/W	200°C/W	155°C/W

ELECTRICAL CHARACTERISTICS

 $T_{amb} = +25^{\circ}\text{C}$, $V_S = +5\text{V}$ to $+15\text{V}$ (unless otherwise specified)

Symbol	Parameter	SE555			NE555/SA555			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	
V_{CC}	Supply Voltage	4.5		18	4.5		16	V
I_S	Supply Current ($R_L = \infty$) Note 1 Low State $V_{CC} = +5\text{V}$ $V_{CC} = +15\text{V}$ High State $V_{CC} = 5\text{V}$		3 10 2	5 12		3 10 2	6 15	mA
	Timing Error (monostable) ($R_A = 2$ to $100\text{k}\Omega$, $C = 0.1\mu\text{F}$) Initial Accuracy (note 2) Drift with Temperature Drift with Supply Voltage		0.5 30 0.05	2 100 0.2		1 50 0.1	3 0.5	% ppm/ $^{\circ}\text{C}$ %/V
	Timing Error (astable) ($R_A, R_B = 1\text{k}\Omega$ to $100\text{k}\Omega$, $C = 0.1\mu\text{F}$, $V_S = +15\text{V}$) initial Accuracy (note 2) Drift with Temperature Drift with Supply Voltage		1.5 90 0.15			2.25 150 0.3		% ppm/ $^{\circ}\text{C}$ %/V
V_{CL}	Control Voltage level $V_{CC} = +15\text{V}$ $V_{CC} = +5\text{V}$	9.6 2.9	10 3.33	10.4 3.8	9 2.6	10 3.33	11 4	V
V_{th}	Threshold Voltage $V_{CC} = +15\text{V}$ $V_{CC} = +5\text{V}$	9.4 2.7	10 3.33	10.6 4	8.8 2.4	10 3.33	11.2 4.2	V
I_{th}	Threshold Current (note 3)		0.1	0.25		0.1	0.25	μA
V_{trig}	Trigger Voltage $V_{CC} = +15\text{V}$ $V_{CC} = +5\text{V}$	4.8 1.45	5 1.67	5.2 1.9	4.5 1.1	5 1.67	5.6 2.2	V
I_{trig}	Trigger Current ($V_{trig} = 0\text{V}$)		0.5	0.9		0.5	2.0	μA
V_{reset}	Reset Voltage (note 4)	0.4	0.7	1	0.4	0.7	1	V
I_{reset}	Reset Current $V_{reset} = +0.4\text{V}$ $V_{reset} = 0\text{V}$		0.1 0.4	0.4 1		0.1 0.4	0.4 1.5	mA
V_{OL}	Low Level Output Voltage $V_{CC} = +15\text{V}$, $I_{O(sink)} = 10\text{mA}$ $I_{O(sink)} = 50\text{mA}$ $I_{O(sink)} = 100\text{mA}$ $I_{O(sink)} = 200\text{mA}$ $V_{CC} = +5\text{V}$, $I_{O(sink)} = 8\text{mA}$ $I_{O(sink)} = 5\text{mA}$		0.1 0.4 2 2.5 0.1 0.05	0.15 0.5 2.2 2.5 0.25 0.2		0.1 0.4 2 2.5 0.3 0.25	0.25 0.75 2.5 2.5 0.4 0.35	V
V_{OH}	High Level Output Voltage $V_{CC} = +15\text{V}$, $I_{O(source)} = 200\text{mA}$ $I_{O(source)} = 100\text{mA}$ $V_{CC} = +5\text{V}$, $I_{O(source)} = 100\text{mA}$	13 3	12.5 13.3 3.3		12.75 2.75	12.5 13.3 3.3		V

ELECTRICAL CHARACTERISTICS(continued)

Symbol	Parameter	SE555			NE555/SA555			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	
$I_{dis(off)}$	Discharge Pin Leakage Current (output high)		20	100		20	100	nA
$V_{dis(sat)}$	Discharge pin Saturation Voltage (output low) (note 5) $V_{CC} = +15V, I_{dis} = 15mA$ $V_{CC} = +5V, I_{dis} = 4.5mA$		180 80	480 200		180 80	480 200	mV
t_r t_f	Output Rise Time Output Fall Time		100 100	200 200		100 100	300 300	ns
t_{off}	Turn off Time (note 6), $V_{reset} = V_{CC}$		0.5			0.5		μs

- Notes :
1. Supply current when output is high is typically 1 mA less.
 2. Tested at $V_S = +5V$ and $V_S = +15V$
 3. This will determine the maximum value of $R_A + R_B$ for +15V operation the max total is $R = 20M\Omega$ and for 5V operation, the max total $R = 3.5M\Omega$.
 4. Specified with trigger input high.
 5. No protection against excessive Pin 7 current is necessary, providing the package dissipation rating will not be exceeded.
 6. Time measured from a positive going input pulse from 0 to $0.8xV_S$ into the threshold to the drop from high to Low of the output trigger is tied to threshold.

Figure 1 : Minimum Pulse Width Required for Triggering.

Figure 2 : Supply Current Vs. Supply Voltage.




Figure 3 : Delay Time Vs. Temperature.





Figure 4 : Low Output Voltage Vs. Output Sink Current.




Figure 5 : Low Output Voltage Vs. Output Sink Current.




Figure 6 : Low Output Voltage Vs. Output Sink Current.




Figure 7 : High Output Voltage Drop Vs. Output Source Current.




Figure 8 : Delay Time Vs. Supply Voltage.





Figure 9 : Propagation Delay Vs. Voltage Level of Trigger Value.



APPLICATION INFORMATION

MONOSTABLE OPERATION

In the monostable mode, the timer functions as a one-shot. Referring to figure 10 the external capacitor is initially held discharged by a transistor inside the timer.

The circuit triggers on a negative-going input signal when the level reaches $1/3 V_s$. Once triggered, the circuit remains in this state until the set time has elapsed, even if it is triggered again during this interval. The duration of the output HIGH state is given by $t = 1.1 R1C1$ and is easily determined by figure 12. Notice that since the charge rate and the threshold level of the comparator are both directly proportional to supply voltage, the timing interval is independent of supply. Applying a negative pulse simultaneously to the Reset terminal (pin 4) and the Trigger terminal (pin 2) during the timing cycle discharges the external capacitor and causes the cycle to start over. The timing cycle now starts on the positive edge of the reset pulse. During the time the reset pulse is applied, the output is driven to its LOW state.

When a negative trigger pulse is applied to pin 2, the flip-flop is set, releasing the short circuit across the external capacitor and driving the output HIGH. The voltage across the capacitor increases exponentially with the time constant $\tau = R1C1$. When the voltage across the capacitor equals $2/3 V_s$, the comparator resets the flip-flop which then discharge the capacitor rapidly and drives the output to its LOW state.

Figure 11 shows the actual waveforms generated in this mode of operation.

When Reset is not used, it should be tied high to avoid any possibly or false triggering.

Figure 10.




Figure 11.





Figure 12.




ASTABLE OPERATION

When the circuit is connected as shown in figure 13 (pin 2 and 6 connected) it triggers itself and free runs as a multivibrator. The external capacitor charges through R1 and R2 and discharges through R2 only. Thus the duty cycle may be precisely set by the ratio of these two resistors.

In the astable mode of operation, C1 charges and discharges between 1/3 Vs and 2/3 Vs. As in the triggered mode, the charge and discharge times and therefore frequency are independent of the supply voltage.

Figure 14 shows actual waveforms generated in this mode of operation.

Figure 13.



The charge time (output HIGH) is given by :

$$t_1 = 0.693 (R_1 + R_2) C_1$$

and the discharge time (output LOW) by :

$$t_2 = 0.693 (R_2) C_1$$

Thus the total period T is given by :

$$T = t_1 + t_2 = 0.693 (R_1 + 2R_2) C_1$$

The frequency of oscillation is then :

$$f = \frac{1}{T} = \frac{1.44}{(R_1 + 2R_2) C_1}$$

and may be easily found by figure 15.

The duty cycle is given by :

$$D = \frac{R_2}{R_1 + 2R_2}$$

Figure 14.






Figure 15 : FreeRunning Frequency vs. R1, R2, and C1.



PULSE WIDTH MODULATOR

When the timer is connected in the monostable mode and triggered with a continuous pulse train, the output pulse width can be modulated by a signal applied to pin 5. Figure 16 shows the circuit.

Figure 16 : Pulse Width Modulator.



LINEAR RAMP

When the pullup resistor, RA, in the monostable circuit is replaced by a constant current source, a linear ramp is generated. Figure 17 shows a circuit configuration that will perform this function.

Figure 17.





Figure 18 shows waveforms generator by the linear ramp.

The time interval is given by :

$$T = \frac{2/3 V_S R_E (R_1 + R_2) C}{R_1 V_S - V_{BE} (R_1 + R_2)} \quad V_{BE} \cong 0.6V$$

Note that this circuit will not oscillate if RB is greater than 1/2 RA because the junction of RA and RB cannot bring pin 2 down to 1/3 VS and trigger the lower comparator.

Figure 18 : Linear Ramp.



VS = 5V
 TIME = 20µs/DIV
 R1 = 47KΩ
 R2 = 100KΩ
 RE = 2.7KΩ
 C = 0.01µF

Top trace : input 3V/DIV
 Middle trace : output 5V/DIV
 Bottom trace : capacitor voltage 1V/DIV

50% DUTY CYCLE OSCILLATOR


For a 50% duty cycle the resistors RA and RB may be connected as in figure 19. The time period for the output high is the same as previous, t1 = 0.693 RA C.

For the output low it is t2 =

$$\left[\frac{(R_A R_B) / (R_A + R_B)}{2R_B - R_A} \right] \text{CLn} \left\{ \frac{R_B - 2R_A}{2R_B - R_A} \right\}$$

Thus the frequency of oscillation is $f = \frac{1}{t_1 + t_2}$

Figure 19 : 50% Duty Cycle Oscillator.




ADDITIONAL INFORMATION


Adequate power supply bypassing is necessary to protect associated circuitry. Minimum recommended is 0.1µF in parallel with 1µF electrolytic.

PACKAGE MECHANICAL DATA


8 PINS – PLASTIC MICROPACKAGE (SO)



8 PINS – PLASTIC DIP OR CERDIP




8 PINS – METAL CAN TO 99



PRECISION DUAL TIMERS

- LOW TURN-OFF TIME
- MAXIMUM OPERATING FREQUENCY GREATER THAN 500 kHz
- TIMING FROM MICROSECONDS TO HOURS
- OPERATES IN BOTH ASTABLE AND MONO-STABLE MODES
- HIGH OUTPUT CURRENT CAN SOURCE OR SINK 200 mA
- ADJUSTABLE DUTY CYCLE
- TTL COMPATIBLE
- TEMPERATURE STABILITY OF 0.005% PER °C




DESCRIPTION

The JNE556 dual monolithic timing circuit is a highly stable controller capable of producing accurate time delays or oscillation. In the time delay mode of operation, the time is precisely controlled by one external resistor and capacitor. For a stable operation as an oscillator, the free running frequency and the duty cycle are both accurately controlled with two external resistors and one capacitor. The circuit may be triggered and reset on falling waveforms, and the output structure can source or sink up to 200mA.


ORDER CODES

Part Number	Temperature Range	Package		
		N	J	D
NE556	0°C to + 70°C	•	•	•
SA556	- 40°C to + 105°C	•	•	•
SE556	- 55°C to + 125°C		•	

PIN CONNECTION (top views)




BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V_s	Supply Voltage for SE556 for NE556	18 16	V
T_{op}	Operating Temperature Range for NE556 for SA556 for SE556	0 to 70 - 40 to 105 - 55 to 125	°C
T_{stg}	Storage Temperature Range	- 65 to 150	°C
T_j	Junction Temperature	150	°C

SCHEMATIC DIAGRAM



THERMAL DATA

			Ceramic DIP14	SO14	Plastic DIP14
$R_{th\ j-amb}$	Thermal Resistance Junction-ambient	max.	150°C/W	165°C/W	200°C/W

ELECTRICAL CHARACTERISTICS

 $T_{amb} = +25^{\circ}\text{C}$, $V_{CC} = +5\text{V}$ to $+15\text{V}$ (unless otherwise specified)

Symbol	Parameter	SE556			SA556			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	
V_{CC}	Supply Voltage	4.5		18	4.5		16	V
I_S	Supply Current ($R_L = \infty$) Note 1 Low State $V_{CC} = +5\text{V}$ $V_{CC} = +15\text{V}$ High State $V_{CC} = 5\text{V}$		6 20 4	10 24		6 20 4	12 30	mA
	Timing Error (monostable) ($R_A = 2$ to $100\text{k}\Omega$, $C = 0.1\mu\text{F}$) Initial Accuracy (note 2) Drift with Temperature Drift with Supply Voltage		0.5 30 0.05	2 100 0.2		1 50 0.1	3 0.5	% ppm/ $^{\circ}\text{C}$ %/V
	Timing Error (astable) ($R_A, R_B = 1\text{k}\Omega$ to $100\text{k}\Omega$, $C = 0.1\mu\text{F}$, $V_{CC} = +15\text{V}$) initial Accuracy (note 2) Drift with Temperature Drift with Voltage		1.5 90 0.15			2.25 150 0.3		% ppm/ $^{\circ}\text{C}$ %/V
V_{CL}	Control Voltage level $V_{CC} = +15\text{V}$ $V_{CC} = +5\text{V}$	9.6 2.9	10 3.33	10.4 3.8	9 2.6	10 3.33	11 4	V
V_{th}	Threshold Voltage $V_{CC} = +15\text{V}$ $V_{CC} = +5\text{V}$	9.4 2.7	10 3.33	10.6 4	8.8 2.4	10 3.33	11.2 4.2	V
I_{th}	Threshold Current (note 3)		0.1	0.25		0.1	0.25	μA
V_{trig}	Trigger Voltage $V_{CC} = +15\text{V}$ $V_{CC} = +5\text{V}$	4.8 1.45	5 1.67	5.2 1.9	4.5 1.1	5 1.67	5.6 2.2	V
I_{trig}	Trigger Current ($V_{trig} = 0\text{V}$)		0.5	0.9		0.5	2	μA
V_{reset}	Reset Voltage (note 4)	0.4	0.7	1	0.4	0.7	1	V
I_{reset}	Reset Current $V_{reset} = +0.4\text{V}$ $V_{reset} = 0\text{V}$		0.1 0.4	0.4 1		0.1 0.4	0.4 1.5	mA
V_{OL}	Low Level Output Voltage $V_{CC} = +15\text{V}$, $I_{O(sink)} = 10\text{mA}$ $I_{O(sink)} = 50\text{mA}$ $I_{O(sink)} = 100\text{mA}$ $I_{O(sink)} = 200\text{mA}$ $V_{CC} = +5\text{V}$, $I_{O(sink)} = 8\text{mA}$ $I_{O(sink)} = 5\text{mA}$		0.1 0.4 2 2.5 0.1 0.05	0.15 0.5 2.2 0.25 0.2		0.1 0.4 2 2.5 0.3 0.25	0.25 0.75 2.5 0.4 0.35	V
V_{OH}	High Level Output Voltage $V_{CC} = +15\text{V}$, $I_{O(source)} = 200\text{mA}$ $I_{O(source)} = 100\text{mA}$ $V_{CC} = +5\text{V}$, $I_{O(source)} = 100\text{mA}$	13 3	12.5 13.3 3.3		12.75 2.75	12.5 13.3 3.3		V

ELECTRICAL CHARACTERISTICS(continued)

Symbol	Parameter	SE556			SA556			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	
$I_{dis(off)}$	Discharge Pin Leakage Current (output high)		20	100		20	100	nA
$V_{dis(sat)}$	Discharge pin Saturation Voltage (output low) (note 5) $V_{CC} = +15V, I_{dis} = 15mA$ $V_{CC} = +5V, I_{dis} = 4.5mA$		180 80	480 200		180 80	480 200	mV
t_r	Output Rise Time		100	200		100	300	ns
t_f	Output Fall Time		100	200		100	300	ns
t_{off}	Turn off Time (note 6), $V_{reset} = V_S$		0.5			0.5		μs

- Notes :
1. Supply current when output is high is typically 1mA less.
 2. Tested at $V_S = +5V$ and $V_S = +15V$.
 3. This will determine the maximum value of $R_A + R_B$ for +15V operation the max total is $R = 20M\Omega$ and for 5V operation, the Max total $R = 3.5M\Omega$.
 4. Specified with trigger input high.
 5. No protection against excessive pin 7 current is necessary, providing the package dissipation rating will not be exceeded.
 6. Time measurement from a positive going Input pulse from 0 to $0.8 \times V_S$ into the threshold to the drop from high to low of the output trigger is tied to threshold.

Figure 1 : Minimum Pulse Width Required for Triggering.




Figure 3 : Delay Time Vs. Temperature.




Figure 2 : Supply Current vs. Supply Voltage.




Figure 4 : Low Output Voltage Vs. Output Sink Current.




Figure 5 : Low Output Voltage Vs. Output Sink Current.




Figure 6 : Low Output Voltage Vs. Output Sink Current.




Figure 7 : High Output Voltage Drop Vs. Output Source Current.




Figure 8 : Delay Time Vs. Supply Voltage.






Figure 9 : Propagation Delay Vs. Voltage Level of Trigger Value.



TYPICAL APPLICATION


50% DUTY CYCLE OSCILLATOR




$$t_1 = 0.693 R_A C$$

$$t_2 = \left[\frac{R_A R_B}{R_A + R_B} \right] C \ln \left[\frac{R_B - 2R_A}{2R_B - R_A} \right]$$

$$f = \frac{1}{t_1 + t_2} \quad R_B < \frac{1}{2} R_A$$




PULSE WIDTH MODULATOR




TO NE BURST GENERATOR


For a tone burst generator the first timer is used as a monostable and determines the tone duration when triggered by a positive pulse at pin 6. The second timer is enabled by the high output of the monostable. It is connected as an astable and determines the frequency of the tone.




MONOSTABLE OPERATION



ASTABLE OPERATION




$t1 = 0.693 (R_A + R_B)C$ Output High
 $t2 = 0.693 R_B C$ Output Low




PACKAGE MECHANICAL DATA

14 PINS – PLASTIC DIP OR CERDIP



14 PINS – PLASTIC MICROPACKAGE (SO)






REGULATING PULSE WIDTH MODULATORS

- COMPLETE PWM POWER CONTROL CIRCUITRY
- UNCOMMITTED OUTPUTS FOR SINGLE-ENDED OR PUSH PULL APPLICATIONS
- LOW STANDBY CURRENT .. 8 mA TYPICAL
- OPERATION UP TO 300 KHZ
- 1 % MAXIMUM TEMPERATURE VARIATION OF REFERENCE VOLTAGE

techniques. The dual alternating outputs allows either single-ended or push-pull applications. Each device includes an on-chip reference, error amplifier, programmable oscillator, pulse-steering flip-flop, two uncommitted output transistors, a high-gain comparator, and current-limiting and shut-down circuitry.


DESCRIPTION

The SG1524, SG2524, and SG3524 incorporate on a single monolithic chip all the function required for the construction of regulating power supplies inverters or switching regulators. They can also be used as the control element for high power-output applications. The SG1524 family was designed for switching regulators of either polarity, transformer-coupled dc-to-dc converters, transformerless voltage doublers and polarity converter applications employing fixed-frequency, pulse-width modulation



DIP-16


(Plastic -0.25- and Ceramic)



SO16 J

ORDER CODES : SG1524J - SG2524J - SG3524J
(Ceramic)
SG2524N - SG3524N (Plastic)
SG2524P - SG3524P (SO-16J)


BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V_{IN}	Supply Voltage	40	V
I_C	Collector Ouput Current	100	mA
I_R	Reference Output Current	50	mA
I_T	Current Through C_T Terminal	- 5	mA
P_{tot}	Total Power Dissipation at $T_{amb} = 70\text{ }^\circ\text{C}$	1000	mW
T_{stg}	Storage Temperature Range	- 65 to 150	$^\circ\text{C}$
T_{op}	Operating Ambient Temperature Range	SG1524 SG2524 SG3524	$^\circ\text{C}$ $^\circ\text{C}$ $^\circ\text{C}$
		- 55 to 125 - 25 to 85 0 to 70	$^\circ\text{C}$ $^\circ\text{C}$ $^\circ\text{C}$

CONNECTION DIAGRAMS



THERMAL DATA

			Plastic DIP-16	Ceramic DIP-16	SO16J
$R_{th\ j-amb}$	Thermal Resistance Junction-ambient	Max	80 $^\circ\text{C}/\text{W}$	150 $^\circ\text{C}/\text{W}$	-
$R_{th\ j-alumina}$	Thermal Resistance Junction-alumina	Max	-	-	50 $^\circ\text{C}/\text{W}$

* Thermal resistance junction–alumina with the device soldered on the middle of an alumina supporting substrate measuring 15 x 20 mm; 0.65 mm thickness with infinite heatsink

ELECTRICAL CHARACTERISTICS (unless otherwise stated , these specifications apply for $T_j = -55\text{ }^\circ\text{C}$ to $+125\text{ }^\circ\text{C}$ for the SG1524, $-25\text{ }^\circ\text{C}$ to $+85\text{ }^\circ\text{C}$ for the SG2524, and $0\text{ }^\circ\text{C}$ to $+70\text{ }^\circ\text{C}$ for the SG3524, $V_N = 20\text{ V}$, and $f = 20\text{ KHz}$).

Symbol	Parameter	Test conditions	SG1524 SG2524			SG3524			Unit
			Min.	Typ.	Max.	Min.	Typ.	Max.	

REFERENCE SECTION

V_{REF}	Output Voltage		4.8	5	5.2	4.6	5	5.4	V
ΔV_{REF}	Line Regulation	$V_{IN} = 8\text{ to }40\text{ V}$		10	20		10	30	mV
ΔV_{REF}	Load Regulation	$I_L = 0\text{ to }20\text{ mA}$		20	50		20	50	mV
	Ripple Rejection	$f = 120\text{ Hz}$, $T_j = 25\text{ }^\circ\text{C}$		66			66		dB
	Short Circuit Current Limit	$V_{REF} = 0$, $T_j = 25\text{ }^\circ\text{C}$		100			100		mA
$\Delta V_{REF}/\Delta T$	Temp. Stability	Over Operating Temp. Range		0.3	1		0.3	1	%
ΔV_{REF}	Long Term Stability	$T_j = 125\text{ }^\circ\text{C}$, $t = 1000\text{ Hrs}$		20			20		mV

OSCILLATOR SECTION

f_{MAX}	Maximum Frequency	$C_T = 0.001\text{ }\mu\text{F}$, $R_T = 2\text{ k}\Omega$		300			300		kHz
	Initial Accuracy	R_T and C_T Constant		5			5		%
	Voltage Stability	$V_{IN} = 8\text{ to }40\text{ V}$, $T_j = 25\text{ }^\circ\text{C}$			1			1	%
$\Delta f/\Delta T$	Temperature Stability	Over Operating Temp. Range			2			2	%
	Output Amplitude	Pin 3, $T_j = 25\text{ }^\circ\text{C}$		3.5			3.5		V
	Output Pulse Width	$C_T = 0.01\text{ }\mu\text{F}$, $T_j = 25\text{ }^\circ\text{C}$		0.5			0.5		μs

ERROR AMPLIFIER SECTION

V_{OS}	Input Offset Voltage	$V_{CM} = 2.5\text{ V}$		0.5	5		2	10	mV
I_b	Input Bias Current	$V_{CM} = 2.5\text{ V}$		2	10		2	10	μA
G_V	Open Loop Volt. Gain		72	80		60	80		dB
CMV	Common Mode Volt.	$T_j = 25\text{ }^\circ\text{C}$	1.8		3.4	1.8		3.4	V
CMR	Comm. Mode Rejec.	$T_j = 25\text{ }^\circ\text{C}$		70			70		dB
B	Small Signal Bandwidth	$A_v = 0\text{ dB}$, $T_j = 25\text{ }^\circ\text{C}$		3			3		MHz
V_O	Output Voltage	$T_j = 25\text{ }^\circ\text{C}$	0.5		3.8	0.5		3.8	V

COMPARATOR SECTION

	Duty-cycle	% Each Output On	0		45	0		45	%
V_{IT}	Input Threshold	Zero Duty-cycle		1			1		V
V_{IT}	Input Threshold	Maximum Duty-cycle		3.5			3.5		V
I_b	Input Bias Current			1			1		μA

ELECTRICAL CHARACTERISTICS (continued)

Symbol	Parameter	Test conditions	SG1524 SG2524			SG3524			Unit
			Min.	Typ.	Max.	Min.	Typ.	Max.	

CURRENT LIMITING SECTION

	Sense Voltage	Pin 9 = 2 V With Error Amplifier Set for Max. Out, $T_J = 25\text{ }^\circ\text{C}$	190	200	210	180	200	220	mV
	Sense Voltage T.C.			0.2			0.2		mV/ $^\circ\text{C}$
CMV	Common Mode Volt.		- 1		+ 1	- 1		+ 1	

OUTPUT SECTION (each output)

	Collector-emitter Volt.		40			40			V
	Collector Leakage Cur.	$V_{CE} = 40\text{ V}$		0.1	50		0.1	50	μA
	Saturation Voltage	$I_c = 50\text{ mA}$		1	2		1	2	V
	Emitter Out. Voltage	$V_{IN} = 20\text{ V}$	17	18		17	18		V
t_r	Rise Time	$R_C = 2\text{ K}\Omega, T_J = 25\text{ }^\circ\text{C}$		0.2			0.2		μs
t_f	Fall Time	$R_C = 2\text{ K}\Omega, T_J = 25\text{ }^\circ\text{C}$		0.1			0.1		μs
I_q^*	Total Standby Curr.	$V_{IN} = 40\text{ V}$		8	10		8	10	mA

(*) Excluding oscillator charging current, error and current limit dividers, and with outputs open.

Figure 1 : Open-loop Voltage Amplification of Error Amplifier vs. Frequency.




Figure 2 : Oscillator Frequency vs. Timing Components.




Figure 3 : Output Dead Time vs. Timing Capacitance Value.




Figure 4 : Output Saturation Voltage vs. Load Current .





Figure 5 : Open Loop Test Circuit.



PRINCIPLES OF OPERATION

The SG1524 is a fixed-frequency pulse-width-modulation voltage regulator control circuit. The regulator operates at a frequency that is programmed by one timing resistor (R_T) and one timing capacitor (C_T). R_T established a constant charging current for C_T . This results in a linear voltage ramp at C_T , which is fed to the comparator providing linear control of the output pulse width by the error amplifier. The SG1524 contains an on-board 5 V regulator that serves as a reference as well as powering the SG1524's internal control circuitry and is also useful in supplying external support functions. This reference voltage is lowered externally by a resistor divider to provide a reference within the common-

mode range of the error amplifier or an external reference may be used. The power supply output is sensed by a second resistor divider network to generate a feedback signal to error amplifier. The amplifier output voltage is then compared to the linear voltage ramp at C_T . The resulting modulated pulse out of the high-gain comparator is then steered to the appropriate output pass transistors (Q_A or Q_B) by the pulse-steering flip-flop, which is synchronously toggled by the oscillator output. The oscillator output pulse also serves as a blanking pulse to assure both output are never on simultaneously during the transition times. The width of the blanking pulse is controlled by the value of C_T . The outputs

may be applied in a push-pull configuration in which their frequency is half that of the base oscillator, or paralleled for single-ended applications in which the frequency is equal to that of the oscillator. The output of the error amplifier shares a common input to the comparator with the current limiting and shut-

down circuitry and can be overridden by signals from either of these inputs. This common point is also available externally and may be employed to control the gain of, or to compensate, the error amplifier, or to provide additional control to the regulator.

RECOMMENDED OPERATING CONDITIONS

Supply voltage V_{IN}	8 to 40	V
Reference Output Current	0 to 20	mA
Current through C_T Terminal	- 0.03 to - 2	mA

Timing Resistor, R_T	1.8 to 100	K Ω
Timing Capacitor, C_T	0.001 to 0.1	μ F

TYPICAL APPLICATIONS DATA

OSCILLATOR

The oscillator controls the frequency of the SG1524 and is programmed by R_T and C_T according to the approximate formula :

$$f \approx \frac{1.18}{R_T C_T}$$

where R_T is in K Ω
 C_T is in μ F
 f is in KHz


Practical values of C_T fall between 0.001 and 0.1 μ F. Practical values of R_T fall between 1.8 and 100 K Ω . This results in a frequency range typically from 120 Hz to 500 KHz.

BLANKING

The output pulse of the oscillator is used as a blanking pulse at the output. This pulse width is controlled by the value of C_T . If small values of C_T are required for frequency control, the oscillator output pulse width may still be increased by applying a shunt capacitance of up to 100 pF from pin 3 to ground. If still greater dead-time is required, it should be accomplished by limiting the maximum duty cy-

cle by clamping the output of the error amplifier. This can easily be done with the circuit below :

Figure 6.



SYNCHRONOUS OPERATION

When an external clock is desired, a clock pulse of approximately 3 V can be applied directly to the oscillator output terminal. The impedance to ground at this point is approximately 2 K Ω . In this configuration R_T C_T must be selected for a clock period slightly greater than that the external clock.

If two more SG1524 regulators are to be operated synchronously, all oscillator output terminals should be tied together, all C_T terminals connected to a single timing capacitor, and the timing resistor connected to a single R_T terminal. The other R_T terminals can be left open or shorted to V_{REF} . Minimum lead lengths should be used between the C_T terminals.

Figure 7: Flyback Converter Circuit.





Figure 8: PUSH-PULL transformer-coupled circuit.





REGULATING PULSE WIDTH MODULATORS


- 8 TO 35 V OPERATION
- 5.1 V REFERENCE TRIMMED TO $\pm 1\%$
- 100 Hz TO 500 KHz OSCILLATOR RANGE
- SEPARATE OSCILLATOR SYNC TERMINAL
- ADJUSTABLE DEADTIME CONTROL
- INTERNAL SOFT-START
- PULSE-BY-PULSE SHUTDOWN
- INPUT UNDERVOLTAGE LOCKOUT WITH HYSTERESIS
- LATCHING PWM TO PREVENT MULTIPLE PULSES
- DUAL SOURCE/SINK OUTPUT DRIVERS

shutdown, as well as soft-start recycle with longer shutdown commands. These functions are also controlled by an undervoltage lockout which keeps the outputs off and the soft-start capacitor discharged for sub-normal input voltages. This lockout circuitry includes approximately 500 mV of hysteresis for jitter-free operation. Another feature of these PWM circuits is a latch following the comparator. Once a PWM pulse has been terminated for any reason, the outputs will remain off for the duration of the period. The latch is reset with each clock pulse. The output stages are totem-pole designs capable of sourcing or sinking in excess of 200 mA. The SG1525A output stage features NOR logic, giving a LOW output for an OFF state. The SG1527A utilizes OR logic which results in a HIGH output level when OFF.


DESCRIPTION

The SG1525A/1527A series of pulse width modulator integrated circuits are designed to offer improved performance and lowered external parts count when used in designing all types of switching power supplies. The on-chip + 5.1 V reference is trimmed to $\pm 1\%$ and the input common-mode range of the error amplifier includes the reference voltage eliminating external resistors. A sync input to the oscillator allows multiple units to be slaved or a single unit to be synchronized to an external system clock. A single resistor between the C_T and the discharge terminals provide a wide range of dead time adjustment. These devices also feature built-in soft-start circuitry with only an external timing capacitor required. A shutdown terminal controls both the soft-start circuitry and the output stages, providing instantaneous turn off through the PWM latch with pulsed


DIP-16
(Plastic -0.25 and Ceramic)



SO16J



CONNECTION DIAGRAM AND ORDERING NUMBERS (top view)



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V_i	Supply Voltage	40	V
V_C	Collector Supply Voltage	40	V
I_{OSC}	Oscillator Charging Current	5	mA
I_o	Output Current, Source or Sink	500	mA
I_R	Reference Output Current	50	mA
I_T	Current through C_T Terminal	5	mA
	Logic Inputs	- 0.3 to + 5.5	V
	Analog Inputs	- 0.3 to V_i	V
P_{tot}	Total Power Dissipation at $T_{amb} = 70\text{ }^\circ\text{C}$	1000	mW
T_j	Junction Temperature Range	- 55 to 150	$^\circ\text{C}$
T_{stg}	Storage Temperature Range	- 65 to 150	$^\circ\text{C}$
T_{op}	Operating Ambient Temperature : SG1525A/27A SG2525A/27A SG3525A/27A	- 55 to 125 - 25 to 85 0 to 70	$^\circ\text{C}$ $^\circ\text{C}$ $^\circ\text{C}$

THERMAL DATA (DIP-16)


			Ceramic	Plastic
$R_{th\ j-pins}$	Thermal Resistance Junction-pins	Max	–	50 $^\circ\text{C}/\text{W}$
$R_{th\ j-amb}$	Thermal Resistance Junction-ambient	Max	150 $^\circ\text{C}/\text{W}$	80 $^\circ\text{C}/\text{W}$

THERMAL DATA (SO16J)

$R_{th\ j-alumina}^*$	Thermal Resistance Junction-alumina	Max	50	$^\circ\text{C}/\text{W}$
-----------------------	-------------------------------------	-----	----	---------------------------

* Thermal resistance junction-alumina with the device soldered on the middle of an alumina supporting substrate measuring 15 x 20 mm ; 0.65 mm thickness with infinite heatsink

BLOCK DIAGRAM



ELECTRICAL CHARACTERISTICS

($V_I = 20\text{ V}$, and over operating temperature, unless otherwise specified)

Symbol	Parameter	Test Conditions	SG1525A/2525A SG1527A/2527A			SG3525A SG3527A			Unit
			Min.	Typ.	Max.	Min.	Typ.	Max.	

REFERENCE SECTION

V_{REF}	Output Voltage	$T_J = 25\text{ }^\circ\text{C}$	5.05	5.1	5.15	5	5.1	5.2	V
ΔV_{REF}	Line Regulation	$V_I = 8\text{ to }35\text{ V}$		10	20		10	20	mV
ΔV_{REF}	Load Regulation	$I_L = 0\text{ to }20\text{ mA}$		20	50		20	50	mV
$\Delta V_{REF}/\Delta T^*$	Temp. Stability	Over Operating Range		20	50		20	50	mV
*	Total Output Variation	Line, Load and Temperature	5		5.2	4.95		5.25	V
	Short Circuit Current	$V_{REF} = 0\text{ } T_J = 25\text{ }^\circ\text{C}$		80	100		80	100	mA
*	Output Noise Voltage	$10\text{ Hz} \leq f \leq 10\text{ kHz}$, $T_J = 25\text{ }^\circ\text{C}$		40	200		40	200	μVrms
ΔV_{REF}^*	Long Term Stability	$T_J = 125\text{ }^\circ\text{C}$, 1000 hrs		20	50		20	50	mV

ELECTRICAL CHARACTERISTICS (continued)

Symbol	Parameter	Test Conditions	SG1525A/2525A SG1527A/2527A			SG3525A SG3527A			Unit
			Min.	Typ.	Max.	Min.	Typ.	Max.	

OSCILLATOR SECTION**

*, •	Initial Accuracy	$T_j = 25\text{ °C}$		± 2	± 6		± 2	± 6	%
*, •	Voltage Stability	$V_i = 8\text{ to }35\text{ V}$		± 0.3	± 1		± 1	± 2	%
$\Delta f/\Delta T^*$	Temperature Stability	Over Operating Range		± 3	± 6		± 3	± 6	%
f_{MIN}	Minimum Frequency	$R_T = 200\text{ K}\Omega$ $C_T = 0.1\text{ }\mu\text{F}$			120			120	Hz
f_{MAX}	Maximum Frequency	$R_T = 2\text{ K}\Omega$ $C_T = 470\text{ pF}$	400			400			KHz
	Current Mirror	$I_{RT} = 2\text{ mA}$	1.7	2	2.2	1.7	2	2.2	mA
*, •	Clock Amplitude		3	3.5		3	3.5		V
*, •	Clock Width	$T_j = 25\text{ °C}$	0.3	0.5	1	0.3	0.5	1	μs
	Sync Threshold		1.2	2	2.8	1.2	2	2.8	V
	Sync Input Current	Sync Voltage = 3.5 V		1	2.5		1	2.5	mA

ERROR AMPLIFIER SECTION ($V_{CM} = 5.1\text{ V}$)

V_{OS}	Input Offset Voltage			0.5	5		2	10	mV
I_b	Input Bias Current			1	10		1	10	μA
I_{OS}	Input Offset Current				1			1	μA
	DC Open Loop Gain	$R_L \geq 10\text{ M}\Omega$	60	75		60	75		dB
*	Gain Bandwidth Product	$G_v = 0\text{ dB}$ $T_j = 25\text{ °C}$	1	2		1	2		MHz
*, z	DC Transconduct.	$30\text{ K}\Omega \leq R_L \leq 1\text{ M}\Omega$ $T_j = 25\text{ °C}$	1.1	1.5		1.1	1.5		ms
	Output Low Level			0.2	0.5		0.2	0.5	V
	Output High Level		3.8	5.6		3.8	5.6		V
CMR	Comm. Mode Reject.	$V_{CM} = 1.5\text{ to }5.2\text{ V}$	60	75		60	75		dB
PSR	Supply Voltage Rejection	$V_i = 8\text{ to }35\text{ V}$	50	60		50	60		dB

PWM COMPARATOR

	Minimum Duty-cycle				0			0	%
	Maximum Duty-cycle		45	49		45	49		%
•	Input Threshold	Zero Duty-cycle	0.7	0.9		0.7	0.9		V
		Maximum Duty-cycle		3.3	3.6		3.3	3.6	V
*	Input Bias Current			0.05	1		0.05	1	μA

ELECTRICAL CHARACTERISTICS (continued)

Symbol	Parameter	Test Conditions	SG1525A/2525A SG1527A/2527A			SG3525A SG3527A			Unit
			Min.	Typ.	Max.	Min.	Typ.	Max.	

SHUTDOWN SECTION

	Soft Start Current	$V_{SD} = 0\text{ V}, V_{SS} = 0\text{ V}$	25	50	80	25	50	80	μA
	Soft Start Low Level	$V_{SD} = 2.5\text{ V}$		0.4	0.7		0.4	0.7	V
	Shutdown Threshold	To outputs, $V_{SS} = 5.1\text{ V}$ $T_J = 25\text{ }^\circ\text{C}$	0.6	0.8	1	0.6	0.8	1	V
	Shutdown Input Current	$V_{SD} = 2.5\text{ V}$		0.4	1		0.4	1	mA
*	Shutdown Delay	$V_{SD} = 2.5\text{ V}$ $T_J = 25\text{ }^\circ\text{C}$		0.2	0.5		0.2	0.5	μs

OUTPUT DRIVERS (each output) ($V_C = 20\text{ V}$)

	Output Low Level	$I_{sink} = 20\text{ mA}$		0.2	0.4		0.2	0.4	V
		$I_{sink} = 100\text{ mA}$		1	2		1	2	V
	Output High Level	$I_{source} = 20\text{ mA}$	18	19		18	19		V
		$I_{source} = 100\text{ mA}$	17	18		17	18		V
	Under-Voltage Lockout	V_{comp} and $V_{SS} = \text{High}$	6	7	8	6	7	8	V
I_C	Collector Leakage	$V_C = 35\text{ V}$			200			200	μA
t_r^*	Rise Time	$C_L = 1\text{ nF}, T_J = 25\text{ }^\circ\text{C}$		100	600		100	600	ns
t_f^*	Fall Time	$C_L = 1\text{ nF}, T_J = 25\text{ }^\circ\text{C}$		50	300		50	300	ns


TOTAL STANDBY CURRENT

I_s	Supply Current	$V_i = 35\text{ V}$		14	20		14	20	mA
-------	----------------	---------------------	--	----	----	--	----	----	----

- * These parameters, although guaranteed over the recommended operating conditions, are not 100 % tested in production. Tested at $f_{osc} = 40\text{ KHz}$ ($R_T = 3.6\text{ K}\Omega$, $C_T = 0.1\text{ }\mu\text{F}$, $R_D = 0\text{ }\Omega$). Approximate oscillator frequency is defined by .

$$f = \frac{1}{C_T(0.7 R_T + 3 R_D)}$$

- DC transconductance (g_M) relates to DC open-loop voltage gain (G_v) according to the following equation : $G_v = g_M R_L$ where R_L is the resistance from pin 9 to ground. The minimum g_M specification is used to calculate minimum G_v when the error amplifier output is loaded



S-6415/r

RECOMMENDED OPERATING CONDITIONS (·)

Parameter	Value
Input Voltage (V_i)	8 to 35 V
Collector Supply Voltage (V_c)	4.5 to 35 V
Sink/Source Load Current (steady state)	0 to 100 mA
Sink/Source Load Current (peak)	0 to 400 mA
Reference Load Current	0 to 20 mA
Oscillator Frequency Range	100 Hz to 400 KHz
Oscillator Timing Resistor	2 K Ω to 150 K Ω
Oscillator Timing Capacitor	0.001 μ F to 0.1 μ F
Dead Time Resistor Range	0 to 500 Ω

(·) Range over which the device is functional and parameter limits are guaranteed.

Figure 1 : Oscillator Charge Time vs. R_T and C_T .




Figure 2 : Oscillator Discharge Time vs. R_D and C_T .




Figure 3 : SG1525A Output Saturation Characteristics.




Figure 4 : Error Amplifier Voltage Gain and Phase vs. Frequency.





Figure 5 : SG1525A Error Amplifier.



PRINCIPLES OF OPERATION

SHUTDOWN OPTIONS (see Block Diagram)

Since both the compensation and soft-start terminals (Pins 9 and 8) have current source pull-ups, either can readily accept a pull-down signal which only has to sink a maximum of 100 μA to turn off the outputs. This is subject to the added requirement of discharging whatever external capacitance may be attached to these pins.

An alternate approach is the use of the shutdown circuitry of Pin 10 which has been improved to enhance the available shutdown options. Activating this circuit by applying a positive signal on Pin 10 performs two functions : the PWM latch is immedi-

tely set providing the fastest turn-off signal to the outputs ; and a 150 μA current sink begins to discharge the external soft-start capacitor. If the shutdown command is short, the PWM signal is terminated without significant discharge of the soft-start capacitor, thus, allowing, for example, a convenient implementation of pulse-by-pulse current limiting. Holding Pin 10 high for a longer duration, however, will ultimately discharge this external capacitor, recycling slow turn-on upon release.

Pin 10 should not be left floating as noise pickup could conceivably interrupt normal operation.

Figure 6 : SG1525A Oscillator Schematic.




Figure 7 : SG1525A Output Circuit (1/2 circuit shown).






Figure 8.




For single-ended supplies, the driver outputs are grounded. The V_C terminal is switched to ground by the totem-pole source transistors on alternate oscillator cycles.

Figure 9.




In conventional push-pull bipolar designs, forward base drive is controlled by $R_1 - R_3$. Rapid turn-off times for the power devices are achieved with speed-up capacitors C_1 and C_2 .

Figure 10.



The low source impedance of the output drivers provides rapid charging of Power Mos input capacitance while minimizing external components.

Figure 11.



Low power transformers can be driven directly by the SG1525A. Automatic reset occurs during dead time, when both ends of the primary winding are switched to ground.

5.1V + 8.5V REGULATOR WITH DISABLE AND RESET

ADVANCE DATA

- OUTPUT CURRENTS UP TO 1A
- FIXED PRECISION OUTPUT 1 VOLTAGE 5.1V
± 2%
- FIXED PRECISION OUTPUT 2 VOLTAGE 8.5V
± 2%
- OUTPUT 1 WITH RESET FACILITY
- OUTPUT 2 WITH DISABLE BY TTL INPUT
- SHORT CIRCUIT PROTECTION AT BOTH
OUTPUTS
- THERMAL PROTECTION
- LOW DROP OUTPUT VOLTAGE


DESCRIPTION

The TDA8133 is a monolithic dual positive voltage regulator designed to provide fixed precision output voltages of 5.1V and 8.5V at currents up to 1A.


An internal reset circuit generates a delayed reset pulse when the output 1 decreases below the regulated voltage value.

Output 2 can be disabled by TTL input.


Short circuit and thermal protections are included.



BLOCK DIAGRAM



PIN CONNECTION (top view)



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V_{IN}	DC Input Voltage Pin 1	20	V
V_{DIS}	Disable Input Voltage Pin 3	20	V
V_{RST}	Output Voltage at pin 5	20	V
$I_{O1, 2}$	Output Currents	Internally Limited	
P_t	Power Dissipation	Internally Limited	
T_{STG}	Storage Temperature	- 65 to + 150	°C
T_J	Junction Temperature	0 to + 150	°C

THERMAL DATA

$R_{TH(j-c)}$	Maximum Thermal Resistance Junction-case	3	°C/W
---------------	--	---	------

ELECTRICAL CHARACTERISTICS ($V_{IN} = 7V$; $T_j = 25^\circ C$ unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
V_{O1}	Output Voltage	$I_{O1} = 10mA$	5	5.1	5.2	V
V_{O2}	Output Voltage	$I_{O2} = 10mA$	8.33	8.5	8.67	V
V_{O1}	Output Voltage	$7V < V_{IN1} < 14V$	4.9		5.3	V
V_{O2}	Output Voltage	$10.5V < V_{IN2} < 18V$ $5mA < I_{O1,2} < 750mA$				
$V_{IO1,2}$	Dropout Voltage	$I_{O1,2} = 750mA$			1.4	V
		$I_{O1,2} = 1A$			2	V
V_{O1LI}	Line Regulation	$7V < V_{IN1} < 14V$			50	mV
V_{O2LI}	Line Regulation	$10.5V < V_{IN2} < 18V$ $I_{O1,2} = 200mA$				
V_{O1LO}	Load Regulation	$5mA < I_{O1,2} < 0.6A$			100	mV
V_{O1LO}	Load Regulation				170	mV
I_Q	Quiescent Current	$I_{O1} = 10mA$ Output 2 Disabled			2	mA
V_{O1RST}	Reset Threshold Voltage	$(K = V_{O1})$	$K - 0.4$	$K - .25$	$K - 0.1$	V
V_{RTH}	Reset Threshold Hysteresis	(see note 1)	20	50	75	mV
t_{RD}	Reset Pulse Delay at pin 5	$C_e = 100nF$ (see note 1)		25		ms
V_{RL}	Saturation Volt. at pin 5 in Reset Condition	$I_5 = 5mA$			0.4	V
I_{RH}	Leakage Current at pin 5 in Normal Condition	$V_5 = 10V$			10	μA
$V_{O1,2/T}$	Output Voltage Thermal Drift			100		ppm/ $^\circ C$
$I_{O1,2SC}$	Short Circ. Output Current	$V_{IN1} = 7V$; $V_{IN2} = 10.5V$			1.6	A
		$V_{IN1,2} = 18V$ (see note 2)			0.7	A
V_{DISH}	Disable Volt. at Pin 3 High (out 2 active)		2			V
V_{DISL}	Disable Volt. at Pin 3 Low (out 2 disabled)				0.8	V
I_{DIS}	Disable bias Current at Pin 3	$0V < V_{DIS} < 7V$	- 100		2	μA
T_{jsd}	Junction Temp. for Thermal Shut Down			145		$^\circ C$

Notes : 1. If the output voltage OUT 1 goes below 4.85V ($V_{OUT} - 0.25V$) the comparator "a" (see fig. 1) discharges rapidly the capacitor C_e and the Reset output (pin 5) goes at once LOW.

When the voltage at the OUT 1 rises above 4.9V, the voltage at pin 2 increases with this law :


$$t_d = \frac{C_e \cdot 2.5V}{10\mu A} \quad (\text{see fig. 2})$$

as V_2 reach 2.5V the Reset output (pin 5) goes HIGH again. To avoid glitches in the Reset output the second comparator "b" has a large hysteresis (1.9V).

2. The output short circuit currents are tested one channel at time


During a short circuit a large consumption of power occurs, anyway the thermal protection circuit guarantees the temperature not overcomes high value.

Figure 1.



E89TDA8133-03

Figure 2.



E89TDA8133-04

CIRCUIT DESCRIPTION

The TDA8133 is a dual voltage regulator with Reset and Disable.

The two regulation parts are supplied from one voltage reference circuit trimmed by zener zap during EWS test.


The outputs stage have been realized in darlington configuration with a drop typical 1.2V.

The disable circuit, switch-off the output 2 if a voltage lower than 0.8V is applied at pin 3.

The Reset circuit controls the voltage at the output 1, if this one decrease below 4.85V provides to generate a reset pulse at pin 5 (open collector) with a certain delay depending by an external capacitor connected at pin 2.

PACKAGE MECHANICAL DATA


HEPTAWATT – PLASTIC PACKAGE



5V + 12V REGULATOR WITH DISABLE

ADVANCE DATA

- OUTPUT CURRENTS UP TO 600mA
- FIXED PRECISION OUTPUT 1 VOLTAGE 5V $\pm 2\%$
- FIXED PRECISION OUTPUT 2 VOLTAGE 12V $\pm 2\%$
- OUTPUT 2 VOLTAGE DISABLED BY A TTL INPUT
- SHORT CIRCUIT PROTECTION AT BOTH OUTPUTS
- THERMAL PROTECTION
- LOW DROP OUT 1.5V AT 400mA
- HIGH SUPPLY VOLTAGE REJECTION




DESCRIPTION

The TDA8134 is a monolithic dual positive voltage regulator designed to provide fixed precision output voltages, 5V + 12V at currents up to 600mA.


Output 2 can be disabled by a TTL input. Both output currents are limited by an internal short circuit protection.

BLOCK DIAGRAM



E89TDA8134-01

PIN CONNECTION (top view)



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
$V_{IN1, 2}$	DC Input Voltages	24	V
V_{DIS}	Disable Input Voltage Pin 3	24	V
$I_{O1, 2}$	Output Currents	Internally Limited	
P_t	Power Dissipation	Internally Limited	
T_{STG}	Storage Temperature	- 65 to + 150	°C
T_j	Junction Temperature	0 to + 150	°C

THERMAL DATA

$R_{TH(j-c)}$	Maximum Thermal Resistance Junction-case	3	°C/W
---------------	--	---	------

ELECTRICAL CHARACTERISTICS ($V_{IN1} = 7V$; $V_{IN2} = 14V$; $V_{DIS} = 2.5V$; $I_{O1,2} = 0$; $T_J = 25^\circ C$
 unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
V_{O1}	Output Voltage at Pin 7		4.9	5	5.1	V
V_{O2}	Output Voltage at Pin 6		11.76	12	12.24	V
I_{Q1}	Quiescent Current	$V_{IN2} = 0$ $V_{DIS} = 0$ $I_{O1} = 10mA$ (see fig. 1)			2	mA
I_{Q2}	Quiescent Current	$I_{O2} = 10mA$ (see fig. 1)			2	mA
$V_{IN1}-V_{O1}$	Drop Out Voltage 1	$I_{O1} = 400mA$			1.5	V
$V_{IN2}-V_{O2}$	Drop Out Voltage 2	$I_{O2} = 400mA$			1.5	V
ΔV_{O1LI}	Line Regulation 1	$7V < V_{IN1} < 14V$ $I_{O1} = 200mA$			90	mV
ΔV_{O2LI}	Line Regulation 2	$14V < V_{IN2} < 18V$ $I_{O2} = 200mA$			120	mV
ΔV_{O1LO}	Load Regulation 1	$0 < I_{O1} < 600mA$			100	mV
ΔV_{O2LO}	Load Regulation 2	$0 < I_{O2} < 600mA$			240	mV
I_{O1SC}	Short Circuit Current 1	$14V < V_{IN1} < 18V$			1.3	A
I_{O2SC}	Short Circuit Current 2	$14V < V_{IN2} < 18V$			1.3	A
V_{DISH}	Disable Voltage HIGH at Pin 3		2			V
V_{DISL}	Disable Voltage LOW at Pin 3				0.8	V
I_{DISH}	Bias Current at Pin 3	$V_{DIS} = 5.3V$			10	μA
I_{DISL}	Bias Current at Pin 3	$V_{DIS} = 0.4V$	- 80			μA
SVR_1	Supply Voltage Rejection 1 (see note 1)	$V_{IN1} = 9V_{DC} + 1V_{PP} SIN$ $f = 120Hz$ $I_{O1} = 200mA$	50			dB
SVR_2	Supply Voltage Rejection (see note 1)	$V_{IN2} = 16V_{DC} + 1V_{PP} SIN$ $f = 120Hz$ $I_{O2} = 200mA$	50			dB
I_Q	Quiescent Current	$V_{IN1} = V_{IN2} = 14V_{DC}$ $I_{O1} = I_{O2} = 200mA$			6	mA
T_{JSD}	Thermal Shut-down Junction Temperature			145		$^\circ C$


Note 1 : SVR supply voltage rejection :

$$20 \cdot \text{LOG} \left| \frac{V_{IN\ ac}}{V_{O\ ac}} \right|$$

where :

- $V_{IN\ ac}$ is the value of the sinusoidal signal forced at the input. (120Hz, 1V_{PP})
- $V_{O\ ac}$ is the peak-peak ripple voltage present at the output

Figure 1 : Test Specification.



CIRCUIT DESCRIPTION

The TDA8134 is a dual voltage regulator with disable.


The two regulation parts are supplied from one voltage reference circuit, trimmed by zener zap during EWS test. Since the supply voltage of this last is

connected at pin 1 (V_{IN1}), the regulator 2 will not work if the pin 1 is not supplied.

It is possible switch-off the output voltage 2 (V_{O2}) applying at pin 3 (disable input) a low TTL level.

PACKAGE MECHANICAL DATA

HEPTAWATT – PLASTIC PACKAGE



5V + ADJUSTABLE VOLTAGE REGULATOR WITH DISABLE


ADVANCE DATA

- OUTPUT CURRENTS UP TO 600mA
- FIXED PRECISION OUTPUT 1 VOLTAGE 5V ± 3%
- OUTPUT 2 - VOLTAGE PROGRAMMABLE FROM 5V TO 14V
- OUTPUT 2 VOLTAGE DISABLED BY A TTL INPUT
- SHORT CIRCUIT PROTECTION AT BOTH OUTPUTS
- THERMAL PROTECTION
- LOW DROP OUT 1.5V AT 400mA
- HIGH SUPPLY VOLTAGE REJECTION


DESCRIPTION

The TDA8135 is a monolithic dual positive voltage regulator designed to provide precision output voltages, 5V + adjustable outputs at currents up to 600mA.

Output 2 can be disabled by a TTL input. Both output currents are limited by an internal short circuit protection.




BLOCK DIAGRAM



E89TDA8135-01

PIN CONNECTIONS



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
$V_{IN1,2}$	DC Input Voltages	24	V
V_{DIS}	Disable Input Voltage Pin 3	24	V
$I_{O1,2}$	Output Currents	Internally Limited	
P_t	Power Dissipation	Internally Limited	
T_{STG}	Storage Temperature	- 65 to + 150	°C
T_j	Junction Temperature	0 to + 150	°C

THERMAL DATA

$R_{TH(j-c)}$	Maximum Thermal Resistance Junction-case	3	°C/W
---------------	--	---	------

ELECTRICAL CHARACTERISTICS ($V_{IN1} = 7V$; $V_{IN2} = V_{O2} + 2V$; $V_{DIS} = 2.5V$; $I_{O1,2} = 0$; $T_J = 25^\circ C$ unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
V_{O1}	Output Voltage at Pin 7		4.85	5	5.15	V
V_{O2}	Output Voltage at Pin 6	Adjustable	5		14	V
I_{O1}	Quiescent Current	$V_{IN2} = 0$ $V_{DIS} = 0$ $I_{O1} = 10mA$ (see fig. 1)			2	mA
I_{O2}	Quiescent Current	$I_{O2} = 10mA$ (see fig. 1)			2	mA
$V_{IN1}-V_{O1}$	Drop Out Voltage 1	$I_{O1} = 400mA$			1.5	V
$V_{IN2}-V_{O2}$	Drop Out Voltage 2	$I_{O2} = 400mA$			1.5	V
ΔV_{O1LI}	Line Regulation	$7V < V_{IN1} < 14V$ $I_{O1} = 200mA$			90	mV
ΔV_{O2LI}	Line Regulation	$12V < V_{IN2} < 20V$ $I_{O2} = 200mA$ $V_{O2} = 10V$			200	mV
ΔV_{O1LO}	Load Regulation	$0 < I_{O1} < 600mA$			100	mV
ΔV_{O2LO}	Load Regulation	$0 < I_{O2} < 600mA$ $V_{O2} = 10V$			200	mV
I_{O1SC}	Short Circuit Current 1	$7V < V_{IN1} < 14$			1.3	A
I_{O2SC}	Short Circuit Current 2	$V_{O2} + 2V < V_{IN2} < 20V$			1.3	A
V_{DISH}	Disable Voltage HIGH at Pin 3		2			V
V_{DISL}	Disable Voltage LOW at Pin 3				0.8	V
V_{PROG}	Reference Voltage at Pin 5			2.5		V
I_{DISH}	Bias Current at Pin 3	$V_{DIS} = 5.3V$			10	μA
I_{DISL}	Bias Current at Pin 3	$V_{DIS} = 0.4V$	- 80			μA
SVR_1	Supply Voltage Rejection 1 (see note 1)	$V_{IN1} = 9V_{DC} + 1V_{PP} \text{ SIN}$ $f = 120Hz$ $I_{O1} = 200mA$	50			dB
SVR_2	Supply Voltage Rejection (see note 1)	$V_{IN2} = 16V_{DC} + 1V_{PP} \text{ SIN}$ $f = 120Hz$ $I_{O2} = 200mA$	50			dB
I_Q	Quiescent Current	$I_{O1} = I_{O2} = 200mA$			6	mA
T_{JSD}	Thermal Shut-down Junction Temperature			145		$^\circ C$


Note 1 :
SVR supply voltage rejection

$$20 \cdot \text{LOG} \cdot \left| \frac{V_{IN \text{ ac}}}{V_{O \text{ ac}}} \right|$$

where :

- $V_{IN \text{ ac}}$ is the value of the sinusoidal signal forced at the input. (120Hz, 1V_{PP})
- $V_{O \text{ ac}}$ is the peak-peak ripple voltage present at the output

TEST SPECIFICATION



CIRCUIT DESCRIPTION

The TDA8135 is a dual voltage regulator with disable.


The two regulation parts are supplied from one voltage reference circuit, trimmed by zener zap during EWS test. Since the supply voltage of this last is connected at pin 1 (V_{in1}), the regulator 2 will not work if the pin 1 is not supplied.

It is possible switch-off the output voltage 2 (V_{O2}) applying at pin 3 (disable input) a low TTL level.

$$V_{O2} = V_{PROG} \frac{R1 + R2}{R1}$$

PACKAGE MECHANICAL DATA

HEPTAWATT – PLASTIC PACKAGE



DUAL 12V REGULATOR WITH DISABLE


ADVANCE DATA

- OUTPUT CURRENTS UP TO 600mA
- FIXED PRECISION OUTPUT 1 VOLTAGE 12V $\pm 2\%$
- FIXED PRECISION OUTPUT 2 VOLTAGE 12V $\pm 2\%$
- OUTPUT 2 VOLTAGE DISABLED BY A TTL INPUT
- SHORT CIRCUIT PROTECTION AT BOTH OUTPUTS
- THERMAL PROTECTION
- LOW DROP OUT 1.5V AT 400mA
- HIGH SUPPLY VOLTAGE REJECTION


DESCRIPTION

The TDA8136 is a monolithic dual positive voltage regulator designed to provide fixed precision output voltages, both 12V at currents up to 600mA.

Output 2 can be disabled by a TTL input. Both output currents are limited by an internal short circuit protection.




BLOCK DIAGRAM



E89TDA8136-01

PIN CONNECTION (top view)



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
$V_{IN1,2}$	DC Input Voltages	24	V
V_{DIS}	Disable Input Voltage Pin 3	24	V
$I_{O1,2}$	Output Currents	Internally Limited	
P_t	Power Dissipation	Internally Limited	
T_{STG}	Storage Temperature	- 65 to + 150	°C
T_j	Junction Temperature	0 to + 150	°C

THERMAL DATA

$R_{TH(j-c)}$	Maximum Thermal Resistance Junction-case	3	°C/W
---------------	--	---	------

ELECTRICAL CHARACTERISTICS

($V_{IN1,2} = 14V$; $V_{DIS} = 2.5V$; $I_{O1,2} = 0$; $T_j = 25^\circ C$ unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
V_{O1}	Output Voltage at Pin 7		11.76	12	12.24	V
V_{O2}	Output Voltage at Pin 6		11.76	12	12.24	V
I_{O1}	Quiescent Current	$V_{IN2} = 0$ $I_{O1} = 10mA$ $V_{DIS} = 0$ (see fig. 1)			2	mA
I_{O2}	Quiescent Current	$I_{O2} = 10mA$ (see fig. 1)			2	mA
$V_{IN1}-V_{O1}$	Drop Out Voltage 1	$I_{O1} = 400mA$			1.5	V
$V_{IN2}-V_{O2}$	Drop Out Voltage 2	$I_{O2} = 400mA$			1.5	V
ΔV_{O1LI}	Line Regulation 1	$14V < V_{IN1} < 18V$ $I_{O1} = 200mA$			120	mV
ΔV_{O2LI}	Line Regulation 2	$14V < V_{IN2} < 18V$ $I_{O2} = 200mA$			120	mV
ΔV_{O1LO}	Load Regulation 1	$0 < I_{O1} < 600mA$			240	mV
ΔV_{O2LO}	Load Regulation 2	$0 < I_{O2} < 600mA$			240	mV
I_{O1SC}	Short Circuit Current 1	$14V < V_{IN1} < 18V$			1.3	A
I_{O2SC}	Short Circuit Current 2	$14V < V_{IN2} < 18V$			1.3	A
V_{DISH}	Disable Voltage HIGH at Pin 3		2			V
V_{DISL}	Disable Voltage LOW at Pin 3				0.8	V
I_{DISH}	Bias Current at Pin 3	$V_{DIS} = 5.3V$			10	μA
I_{DISL}	Bias Current at Pin 3	$V_{DIS} = 0.4V$	- 80			μA
SVR_1	Supply Voltage Rejection 1 (see note 1)	$V_{IN1} = 16 V_{DC} + 1V_{PP} \text{ SIN}$ $f = 120Hz$ $I_{O1} = 200mA$	50			dB
SVR_2	Supply Voltage Rejection (see note 1)	$V_{IN2} = 16 V_{DC} + 1V_{PP} \text{ SIN}$ $f = 120Hz$ $I_{O2} = 200mA$	50			dB
I_Q	Quiescent Current	$I_{O1} = I_{O2} = 200mA$			6	mA
T_{JSD}	Thermal Shut-down Junction Temperature			145		$^\circ C$


Note 1 : SVR supply voltage rejection

$$20 \cdot \text{LOG} \cdot \left| \frac{V_{Nac}}{V_{Oac}} \right|$$

where :

- V_{Nac} is the value of the sinusoidal signal forced at the input. (120Hz, 1V_{PP})
- V_{Oac} is the peak-peak ripple voltage present at the output.

TYPICAL APPLICATION CIRCUIT



E89TDA8136-03

CIRCUIT DESCRIPTION


The TDA8136 is a dual voltage regulator with disable.

The two regulation parts are supplied from one voltage reference circuit, trimmed by zener zap during EWS test. Since the supply voltage of this last is

connected at pin 1 (V_{IN1}), the regulator 2 will not work if the pin 1 is not supplied.

It is possible switch-off the output voltage 2 (V_{O2}) applying at pin 3 (disable input) a low TTL level.


Figure 1 : Test Circuit.



E89TDA8136-04

PACKAGE MECHANICAL DATA

HEPTAWATT – PLASTIC PACKAGE





DUAL 5.1V REGULATOR WITH DISABLE AND RESET

ADVANCE DATA

- OUTPUT CURRENTS UP TO 1A
- FIXED PRECISION OUTPUT VOLTAGES 5.1V $\pm 2\%$
- OUTPUT 1 WITH RESET FACILITY
- OUTPUT 2 WITH DISABLE BY TTL INPUT
- SHORT CIRCUIT PROTECTION AT BOTH OUTPUTS
- THERMAL PROTECTION
- LOW DROP OUTPUT VOLTAGE


DESCRIPTION

The TDA8137 is a monolithic dual positive voltage regulator designed to provide fixed precision output voltages of 5.1V at currents up to 1A.


An internal reset circuit generates a delayed reset pulse when the output 1 decrease below the regulated voltage value.

Output 2 can be disabled by TTL input.


Short circuit and thermal protections are included.



BLOCK DIAGRAM



PIN CONNECTION (top view)



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V_{IN}	DC Input Voltage Pin 1	20	V
V_{DIS}	Disable Input Voltage Pin 3	20	V
V_{RST}	Output Voltage at Pin 5	20	V
$I_{O1,2}$	Output Currents	Internally Limited	
P_t	Power Dissipation	Internally Limited	
T_{STG}	Storage Temperature	- 65 to + 150	°C
T_j	Junction Temperature	0 to + 150	°C

THERMAL DATA

$R_{TH(I-C)}$	Maximum Thermal Resistance Junction-case	3	°C/W
---------------	--	---	------

ELECTRICAL CHARACTERISTICS ($V_{IN} = 7V$; $T_j = 25^\circ C$ unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
$V_{O1,2}$	Output Voltage	$I_{O1,2} = 10mA$	5	5.1	5.2	V
		$7V < V_{IN} < 14V$ $5mA < I_O < 750mA$	4.9		5.3	V
$V_{I_{O1,2}}$	Dropout Voltage	$I_{O1,2} = 750mA$			1.4	V
		$I_{O1,2} = 1A$			2	V
$\Delta V_{O1,2LI}$	Line Regulation	$7V < V_{IN} < 14V$ $I_{O1,2} = 200mA$			50	mV
$\Delta V_{O1,2LO}$	Load Regulation	$5mA < I_{O1,2} < 0.6A$			100	mV
I_Q	Quiescent Current	$I_{O1} = 10mA$ Output 2 Disabled			2	mA
V_{O1RST}	Reset Threshold Voltage	$(K = V_{O1})$	K-0.4	K-.25	K-0.1	V
V_{RTH}	Reset Threshold Hysteresis	(see note 1)	20		75	mV
t_{RD}	Reset Pulse Delay at Pin 5	$C_e = 100nF$ (see note 1)		25		ms
V_{RL}	Saturation Volt. at Pin 5 in Reset Condition	$I_5 = 5mA$			0.4	V
I_{RH}	Leakage Current at Pin 5 in Normal Condition	$V_5 = 10V$			10	μA
$K_{O1,2}$	Output Volt. Thermal Drift	$K_0 = \frac{\Delta V_o \cdot 10^6}{\Delta T \cdot V_o}$ $T_j = 0 \text{ to } +125^\circ C$		100		ppm/ $^\circ C$
$I_{O1,2SC}$	Short Circ. Output Current	$V_{IN} = 7V$			1.6	A
		$V_{IN} = 18V$ (see note 2)			0.7	A
V_{DISH}	Disable Volt. at Pin 3 High (out 2 active)		2			V
V_{DISL}	Disable Volt. at Pin 3 Low (out 2 disabled)				0.8	V
I_{DIS}	Disable Bias Current at Pin 3	$0V < V_{DIS} < 7V$	-100		2	μA
T_{jSD}	Junction Temp. for Thermal Shut Down			145		$^\circ C$

Notes : 1. If the output voltage OUT 1 goes below 4.85V ($V_{OUT} - 0.25V$) the comparator "a" (see fig. 1) discharge rapidly the capacitor C_e and the Reset output (pin 5) goes at once LOW.

When the voltage at the OUT 1 rises above 4.9V, the voltage at pin 2 increases with this law :


$$t_d = \frac{C_e \cdot 2.5V}{10\mu A} \quad (\text{see fig. 2})$$

as V_2 reach 2.5V the Reset output (pin 5) goes HIGH again. To avoid glitches in the Reset output the second comparator "b" has a large hysteresis (1.9V).

2. The output short circuit currents are tested one channel at time.


During a short circuit a large consumption of power occurs, anyway the thermal protection circuit guarantees the temperature not overcomes high value.

Figure 1.




E89TDA8137-03

Figure 2.



E89TDA8137-04

TYPICAL APPLICATION CIRCUIT



CIRCUIT DESCRIPTION

The TDA8137 is a dual voltage regulator with Reset and Disable.

The two regulation parts are supplied from one voltage reference circuit trimmed by zener zap during EWS test.


The outputs stage have been realized in darlington configuration with a drop typical 1.2V.

The disable circuit, switch-off the output 2 if a voltage lower than 0.8V is applied at pin 3.

The Reset circuit controls the voltage at the output 1, if this one decrease below 4.85V provides to generate a reset pulse at pin 5 (open collector) with a certain delay depending by an external capacitor connected at pin 2.

PACKAGE MECHANICAL DATA

HEPTAWATT – PLASTIC PACKAGE



DEDICATED VIDEO PRODUCTS

5.1V + 12V REGULATOR WITH DISABLE AND RESET

ADVANCE DATA

- OUTPUT CURRENTS UP TO 1A
- FIXED PRECISION OUTPUT 1 VOLTAGE 5.1V $\pm 2\%$
- FIXED PRECISION OUTPUT 2 VOLTAGE 12V $\pm 2\%$
- OUTPUT 1 WITH RESET FACILITY
- OUTPUT 2 WITH DISABLE BY TTL INPUT
- SHORT-CIRCUIT PROTECTION AT BOTH OUTPUTS
- THERMAL PROTECTION
- LOW DROPOUT VOLTAGE
- AVAILABLE ALSO IN HEPTAWATT PACKAGE (but without reset facility)


DESCRIPTION

The TDA8138 is a monolithic dual positive voltage regulator designed to provide fixed precision output voltages of 5.1V and 12V at currents up to 1A.


An internal reset circuit generates a delayed reset pulse when the output 1 falls below the regulated voltage value.

Output 2 can be disabled by TTL input.


Short-circuit and thermal protections are included.



BLOCK DIAGRAM



PIN CONNECTIONS



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V_{IN}	DC Input Voltage Pin 1	20	V
V_{DIS}	Disable Input Voltage Pin 3 (HEPTAWATT) or Pin 4 (SIP-9)	20	V
V_{RST}	Output Voltage at Pin 6	20	V
$I_{O1,2}$	Output Currents	Internally Limited	
P_t	Power Dissipation	Internally Limited	
T_{STG}	Storage Temperature	- 65 to + 150	°C
T_j	Junction Temperature	0 to + 150	°C

THERMAL DATA

$R_{th(j-c)}$	Maximum Thermal Resistance Junction-case for Sip-9 for Heptawatt	8	°C/W
		3	°C/W
$R_{th(j-a)}$	Maximum Thermal Resistance Junction-ambient for Sip-9	60	°C/W

ELECTRICAL CHARACTERISTICS ($V_{IN1} = 7V$; $V_{IN2} = 14V$; $T_j = 25^\circ C$; unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
V_{O1}	Output Voltage	$I_{O1} = 10mA$	5	5.1	5.2	V
V_{O2}	Output Voltage	$I_{O2} = 10mA$	11.76	12	12.24	
V_{O1}	Output Voltage	$7V < V_{IN1} < 14V$	4.9		5.3	V
V_{O2}	Output Voltage	$14 < V_{IN2} < 18$ $5mA < I_{O1,2} < 750mA$	11.5		12.5	V
$V_{IO1,2}$	Dropout Voltage	$I_{O1,2} = 750mA$			1.4	V
		$I_{O1,2} = 1A$			2	V
$V_{O1,2LI}$	Line Regulation	$7V < V_{IN1} < 14V$			50	mV
		$14V < V_{IN2} < 18V$			120	mV
		$I_{O1,2} = 200mA$				
$V_{O1,2LO}$	Load Regulation	$5mA < I_{O1} < 0.6A$			100	mV
		$5mA < I_{O2} < 0.6A$			250	mV
I_Q	Quiescent Current	$I_{O1} = 10mA$ Output 2 Disabled			2	mA
V_{O1RST}	Reset Threshold Voltage	$(K = V_{O1})$	$K - 0.4$	$K - .25$	$K - 0.1$	V
V_{RTH}	Reset Threshold Hysteresis	(see note 1)	20	50	75	mV
t_{RD}	Reset Pulse Delay at Pin 6	$C_e = 100nF$ (see note 1)		25		ms
V_{RL}	Saturation Volt. at Pin 6 in Reset Condition	$I_5 = 5mA$			0.4	V
I_{RH}	Leakage Current at Pin 6 in Normal Condition	$V_5 = 10V$			10	μA
$V_{O1,2/T}$	Output Volt. Thermal Drift			100		ppm/ $^\circ C$
$I_{O1,2SC}$	Short Circ. Output Current	$V_{IN1} = 7V$ $V_{IN2} = 14V$			1.6	A
		$V_{IN1,2} = 18V$ (see note 2)			0.7	A
V_{DISH}	Disable Volt. High (out 2 active)		2			V
V_{DISL}	Disable Volt. Low (out 2 disabled)				0.8	V
I_{DIS}	Disable Bias Current	$0V < V_{DIS} < 7V$	-100		2	μA
T_{Jsd}	Junction Temp. for Thermal Shut Down			145		$^\circ C$

Notes : 1. If the output voltage OUT 1 goes below 4.85V ($V_{OUT} - 0.25V$) the comparator "a" (see fig. 1) discharges rapidly the capacitor C_e and the Reset output (pin 6) goes at once LOW.

When the voltage at the OUT 1 rises above 4.9V, the voltage at pin 3 increases with this law :

$$t_d = \frac{C_e \cdot 2.5V}{10\mu A} \quad (\text{see fig. 2})$$

as V_2 reach 2.5V the Reset output (pin 6) goes HIGH again. To avoid glitches in the Reset output the second comparator "b" has a large hysteresis (1.9V).

2. The output short circuit currents are tested one channel at a time.

During a short circuit a large consumption of power occurs, anyway the thermal protection circuit guarantees the temperature not overcomes high value.

Figure 1.





Figure 2.



CIRCUIT DESCRIPTION

The TDA8138 is a dual voltage regulator with Reset and Diasable.

The two regulation parts are supplied from one voltage reference circuit trimmed by zener zap during EWS test.

The output stages have been realized in darlington configuration with a drop typical 1.2V.


The disable circuit, switch-off the output 2 if a vol-

tage lower than 0.8V is applied at pin 3 (HEPTAWATT) or pin 4 (SIP-9).


The Reset circuit controls the voltage at the output 1, if this one decrease below 4.85V provides to generate a reset pulse at pin 6 (open collector) with a certain delay depending by an external capacitor connected at pin 3.


PACKAGE MECHANICAL DATA

HEPTAWATT – PLASTIC PACKAGE



9 PINS – PLASTIC SIP






5.1V AND ADJUSTABLE VOLTAGE REGULATOR WITH DISABLE AND RESET

ADVANCE DATA


- OUTPUT CURRENTS UP TO 1A
- FIXED PRECISION OUTPUT 1 VOLTAGE 5.1V ± 2%
- OUTPUT 2 VOLTAGE PROGRAMMABLE FROM 2.5 TO 16V
- OUTPUT 1 WITH RESET FACILITY
- OUTPUT 2 WITH DISABLE BY TTL INPUT
- SHORT CIRCUIT PROTECTION AT BOTH OUTPUTS
- THERMAL PROTECTION
- LOW DROP OUTPUT VOLTAGE

DESCRIPTION


The TDA8139 is a monolithic dual positive voltage regulator designed to provide precision output voltages of 5.1V and adjustable at currents up to 1A. An internal reset circuit generates a delayed reset pulse when the output 1 decreases below the regulated voltage value. Output 2 can be disabled by TTL input. Short circuit and thermal protections are included.



BLOCK DIAGRAM



PIN CONNECTION (top view)



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V_{IN}	DC Input Voltage Pin 1, 2	20	V
V_{DIS}	Disable Input Voltage Pin 4	20	V
V_{RST}	Output Voltage at Pin 6	20	V
$I_{O1,2}$	Output Currents	Internally Limited	
P_t	Power Dissipation	Internally Limited	
T_{STG}	Storage Temperature	- 65 to + 150	°C
T_J	Junction Temperature	0 to + 150	°C

THERMAL DATA

$R_{TH(j-c)}$	Maximum Thermal Resistance Junction-case	8	°C/W
---------------	--	---	------

ELECTRICAL CHARACTERISTICS ($V_{IN} = 7V$; $T_j = 25^\circ C$ unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
V_{O1}	Output Voltage	$I_{O1} = 10mA$	5	5.1	5.2	V
V_{O2}	Output Voltage	$I_{O2} = 10mA$	2.5		16	V
$V_{IO1,2}$	Dropout Voltage	$I_{O1,2} = 750mA$			1.4	V
		$I_{O1,2} = 1A$			2	V
V_{O1}	Line Regulation	$7V < V_{IN1} < 14V$			50	mV
V_{O2}	Line Regulation	$12V < V_{IN2} < 18V$ @ $V_{O2} : 10V$ $I_{O1,2} = 200mA$			100	mV
V_{O1}	Load Regulation	$5mA < I_{O1,2} < 0.6A$ @ $V_{O2} = 10V$			100	mV
V_{O2}	Load Regulation				200	mV
I_Q	Quiescent Current	$I_{O1} = 10mA$ Output 2 Disabled			2	mA
V_{O1RST}	Reset Threshold Voltage	($K = V_{O1}$)	K - 0.4	K - .25	K - 0.1	V
V_{RTH}	Reset Threshold Hysteresis	(see note 1)	20	50	75	mV
t_{RD}	Reset Pulse Delay at Pin 6	$C_e = 100nF$ (see note 1)		25		ms
V_{RL}	Saturation Volt. at Pin 6 in Reset Condition	$I_5 = 5mA$			0.4	V
I_{RH}	Leakage Current at Pin 5 in Normal Condition	$V_5 = 10V$			10	μA
$V_{O1,2/T}$	Output Volt. Thermal Drift			100		ppm/ $^\circ C$
$I_{O1,2sc}$	Short Circ. Output Current	$V_{IN} = 7V$			1.6	A
		$V_{IN} = 18V$ (see note 2)			0.7	A
V_{DISH}	Disable Volt. at Pin 4 High (out 2 active)		2			V
V_{DISL}	Disable Volt. at Pin 4 Low (out 2 disabled)				0.8	V
I_{DIS}	Disable Bias Current at Pin 4	$0V < V_{DIS} < 7V$	- 100		2	μA
V_{ref}	Pin 7			2.5		V
T_{jSD}	Junction Temp. for Thermal Shut Down			145		$^\circ C$

Notes : 1. If the output voltage OUT 1 goes below 4.85V ($V_{OUT} - 0.25V$) the comparator "a" (see fig 1) discharges rapidly the capacitor C_e and the Reset output (pin 5) goes at once LOW.

When the voltage at the OUT 1 rises above 4.9V, the voltage at pin 2 increases with this law :


$$t_d = \frac{C_e \cdot 2.5V}{10\mu A} \quad (\text{see fig. 2})$$

as V_2 reach 2.5V the Reset output (pin 5) goes HIGH again. To avoid glitches in the Reset output the second comparator "b" has a large hysteresis (1.9V).

2. The output short circuit currents are tested one channel at time.


During a short circuit a large consumption of power occurs, anyway the thermal protection circuit guarantees the temperature not overcomes high value.

Figure 1.




E89TDA8139-03

Figure 2.



E89TDA8139-04

TYPICAL APPLICATION CIRCUIT



CIRCUIT DESCRIPTION

The TDA8139 is a dual voltage regulator with Reset and Disable.

The two regulation parts are supplied from one voltage reference circuit trimmed by zener zap during EWS test.


The outputs stage have been realized in darlington configuration with a drop typical 1.2V.

The disable circuit, switch-off the output 2 if a voltage lower than 0.8V is applied at pin 4.

The Reset circuit controls the voltage at the output 1, if this one decrease below 4.85V provides to generate a reset pulse at pin 6 (open collector) with a certain delay depending by an external capacitor connected at pin 3.

PACKAGE MECHANICAL DATA

9 PINS – PLASTIC SIP





POWER SINGLE OPERATIONAL AMPLIFIER


- OUTPUT CURRENT UP TO 500 mA
- OFFSET VOLTAGE NULL CAPABILITY
- SHORT-CIRCUIT PROTECTION
- THERMAL OVERLOAD PROTECTION
- PLASTIC PACKAGE FOR EASY ASSEMBLY

DESCRIPTION

The TDB7910 is an internally compensated medium power operational amplifier intended for use in those applications requiring load currents of several hundred milliamperes. Applications include servo amplifiers, driver interfaces, precision power comparators and motor speed control.

The amplifier is designed to operate from a single or dual power supplies and the input common-mode range includes the negative supply if balance inputs are tied to the negative supply.


The TDB7910 is thermal overload and short-circuit protected.




ORDER CODES

Part Number	Temperature Range	Package
		N
TDB7910	0 °C to + 70 °C	•
Example : TDB7910N		

PIN CONNECTIONS (top view)



SCHEMATIC DIAGRAM



Case	V _{CC}	NC	V _{CC}	Output	Current Limiting	Compensation	Non-Inverting Input	Inverting Input	Balance
DIP16	1, 2 4, 5 12, 13	3	7	6	8	9, 16	11	10	1

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V_{CC}	Supply Voltage	± 18	V
V_I	Input Voltage	± 15	V
V_{ID}	Differential Input Voltage	± 30	V
I_O	Output Current*	0.75	A
P_{tot}	Power Dissipation	7.5	W
T_{oper}	Operating Free-air Temperature Range	0 to + 70	°C
T_{stg}	Storage Temperature Range	- 65 to + 150	°C



* Under short-circuit conditions, the safe operating area and dc power dissipation limitations must be observed.

ELECTRICAL CHARACTERISTICS


TDB7910 : 0 °C $\leq T_{amb} \leq$ + 70 °C, $V_{CC} = + 15$ V (unless otherwise specified)

Symbol	Parameter	Min.	Typ.	Max.	Unit
V_{IO}	Input Offset Voltage ($R_S \leq 10$ k Ω) $T_{amb} = + 25$ °C $T_{min} \leq T_{amb} \leq T_{max}$		2	6 7.5	mV
I_{IO}	Input Offset Current $T_{amb} = + 25$ °C $T_{min} \leq T_{amb} \leq T_{max}$		20	200 300	nA
I_{IB}	Input Bias Current $T_{amb} = + 25$ °C $T_{min} \leq T_{amb} \leq T_{max}$		80	500 800	nA
A_{VD}	Large Signal Voltage Gain $T_{amb} = + 25$ °C ($R_L = 47$ Ω) $T_{min} \leq T_{amb} \leq T_{max}$ ($R_L = 2$ k Ω)	20 15			V/mV
I_{CC}, I_{CC}	Supply Currents (no signal) $T_{amb} = + 25$ °C $T_{min} \leq T_{amb} \leq T_{max}$			20 25	mA
V_I	Input Voltage Range	± 12	± 13		V
I_{OS}	Output Circuit Current $T_{amb} = + 25$ °C, $R_{SC} = 1.5$ Ω		0.5		A
SVR	Supply Voltage Rejection Ratio			150	μ V/V
CMR	Common-mode Rejection Ratio	70			dB
Z_I	Input Impedance ($T_{amb} = + 25$ °C)	0.3	1		M Ω
V_{OPP}	Output Voltage Swing ($R_{SC} = 0$, $R_L = 47$ Ω) $T_I = + 25$ °C $T_{min} \leq T_{amb} \leq T_{max}$	± 11.5 ± 10	± 12.5		V
V_{IOR}	Offset Voltage Adjustment Range		± 15		mV
SVO	Slew Rate ($R_L = 47$ Ω , $T_{amb} = + 25$ °C, $A_V = 1$)		0.5		V/ μ s
GW_R	Small Signal Bandwidth ($C_C = 0$, $T_{amb} = + 25$ °C)		1		MHz
RTH	Thermal Resistance		60		°C/W


BASIC DIAGRAM



E88TDB7910-03




E88TDB7910-04



E88TDB7910-05

PACKAGE MECHANICAL DATA

16 PINS – PLASTIC DIP



LOW DROP-OUT 5V DUAL VOLTAGE REGULATOR

- OUTPUT CURRENT OF BOTH REGULATORS : 100 mA GUARANTEED
- INTERNAL SHORT-CIRCUIT AND THERMAL PROTECTION
- FIRST REGULATOR OUTPUT : LOW DISCHARGE CURRENT
- SECOND REGULATOR OUTPUT : SWITCHED-OFF WITH ACTIVE DISCHARGE
- RESET OUTPUT WITH ADJUSTABLE PULSE WIDTH

The circuit generates a reset pulse when :


- the supply voltage is applied to the circuit and the output of the second regulator is at its nominal value, and
- when the output of the second regulator is at its nominal value again after a shut-down on the output of the first regulator (see figure 2 page 4).

DESCRIPTION


The TEA5110 is a dual positive 5V voltage regulator specially designed to supply a microprocessor and associated circuits.

The first regulator supplies the microprocessor in normal operating conditions. In standby mode, the regulator has a very high output impedance (current drain less than 1 μ A) and the microprocessor may be powered by a battery.

The second regulator supplies the peripherals and provides a halt signal to the microprocessor to turn it in standby mode.



PIN CONNECTIONS



E88TEA5110-01

- 1 - N.C.
- 2 - N.C.
- 3 - C_1 : Time constant capacitor
- 4 - GND : Ground
- 5 - GND : Ground
- 6 - V_{reset} : Reset output
- 7 - $V_{O(1)}$: Output voltage 1
- 8 - N.C.
- 9 - $V_{I(1)}$: Input voltage
- 10 - N.C.
- 11 - $V_{O(2)}$: Output voltage 2
- 12 - GND : Ground
- 13 - GND : Ground
- 14 - $V_{I(2)}$: Input voltage 2
- 15 - N.C.
- 16 - N.C.

ABSOLUTE MAXIMUM RATINGS


Symbol	Parameter	Value	Unit
V_I	Input Voltage	20	V
I_O	Output Current	Internally Limited	A
P_{tot}	Power Dissipation	Internally Limited	W
T_{oper}	Operating Ambient Temperature Range	0 to 70	°C
T_{stg}	Storage Temperature Range	- 65 to 150	°C

THERMAL DATA

$R_{th(j-a)}^*$	Junction-ambient Thermal Resistance	45	°C/W
$R_{th(j-c)}$	Junction-case Thermal Resistance	11	°C/W

* The $R_{th(j-a)}$ is measured on devices soldered on 35 μm thick copper surface of 40 cm^2 .

BLOCK DIAGRAM



E88TEA5110-02

ELECTRICAL CHARACTERISTICS $T_j = +25\text{ °C}$ (unless otherwise specified)

Symbol	Parameter	Min.	Typ.	Max.	Unit
$V_{O(1)}$	Output Voltage ($+7\text{ V} \leq V_I \leq +18\text{ V}$, $0 \leq I_{O(1)} \leq 100\text{ mA}$)	4.9	5.05	5.2	V
$V_{O(2)}$	Output Voltage ($+7\text{ V} \leq V_I \leq +18\text{ V}$, $0 \leq I_{O(2)} \leq 100\text{ mA}$)	4.8	5	5.2	V
$V_{O(1)}-V_{O(2)}$	Output Voltage Difference $+7\text{ V} \leq V_I \leq +18\text{ V}$, $0 \leq I_{O(1)} \leq 100\text{ mA}$, $0 \leq I_{O(2)} \leq 100\text{ mA}$	0	50	100	mV
$K_{VI(1)}$ $K_{VI(2)}$	Line Regulation $+6.8\text{ V} \leq V_I \leq +18\text{ V}$, $I_{O(1)} = 50\text{ mA}$ $+6.8\text{ V} \leq V_I \leq +18\text{ V}$, $I_{O(2)} = 50\text{ mA}$		10 20	50 50	mV mV
$K_{VO(1)}$ $K_{VO(2)}$	Load Regulation $5\text{ mA} \leq I_{O(2)} \leq 100\text{ mA}$, $V_I = +10\text{ V}$ $5\text{ mA} \leq I_{O(2)} \leq 100\text{ mA}$, $V_I = +10\text{ V}$		10 20	50 50	mV mV
I_Q	Quiescent Current ($+6.8\text{ V} \leq V_I \leq +18\text{ V}$, $I_{O(1)} = I_{O(2)} = 0$)		6	8	mA
$I_{SC(1)}$ $I_{SC(2)}$	Short-circuit Current $V_I = +10\text{ V}$, $0 \leq V_{O(1)} \leq +5\text{ V}$ $V_I = +10\text{ V}$, $0 \leq V_{O(2)} \leq +5\text{ V}$		200 200		mA mA
$V_I-V_{O(1)}$ $V_I-V_{O(2)}$	Minimum Dropout Voltage - (note 1) Output 1 Output 2				
			1.4 1.6 1.5 1.7		V V V V
					$I_{O(1)} = 0$ $I_{O(1)} = 0.1\text{ A}$ $I_{O(2)} = 0$ $I_{O(2)} = 0.1\text{ A}$
$I_{dis(1)}$	$V_{O(1)}$ Discharge Current ($V_I = 0$, $V_{O(1)} = +5\text{ V}$)			1	μA
	Minimum Input Voltage to Switch on $V_{O(2)}$ Output (fig. 1, note 2)	$(V_{O1}+1.4)$	$(V_{O1}+1.6)$	$(V_{O1}+1.8)$	V
ΔV_{IL}	Input Hysteresis to Switch off $V_{O(2)}$ Output (fig. 1)	200	300	400	mV
	Minimum $V_{O(1)}$ Output Voltage to Switch on $V_{O(2)}$	4.5	4.6	4.7	V
$\Delta V_{C(1)}$	$V_{O(1)}$ Hysteresis Voltage to switch off $V_{O(2)}$ (fig. 2)	30	50	70	mV
$V_{L(O2)}$	$V_{O(2)}$ Low Output Voltage (active discharge) $V_I = +10\text{ V}$, $I_{O(2)} = -90\text{ mA}$ $V_I = +10\text{ V}$, $I_{O(2)} = -10\text{ mA}$		1.3 120	1.6 180	V mV
$V_{L(reset)}$	Reset Low Output Voltage ($V_I = +10\text{ V}$, $I_{reset} = -16\text{ mA}$)		120	400	mV
$V_{H(reset)}$	Reset High Output Voltage ($V_I = +10\text{ V}$, $I_{reset} = 1\text{ mA}$)	$V_{O(2)}-1\text{V}$		$V_{O(2)}$	V
t_{reset}	Reset Pulse Duration ($V_I = +10\text{ V}$, $C_{reset} = 10\text{ nF}$) – Note 3	4	8	16	ms
KVT	Average Temperature Coefficient of Output Voltage ($T_j = 0\text{ °C}$ to -70 °C)		0.5		mV/°C
θ	Thermal Shut Down Temperature	110			°C
SVR	Supply Voltage Rejection Ratio $V_I = +12\text{ V}$, $\Delta V_I = 4\text{ Vpp}$, $I_O = 10\text{ mA}$, $f = 100\text{ Hz}$		50		dB

Notes : 1. The dropout voltage (input-output voltage difference) is measured when the output voltage has dropped 100 mV from the nominal value obtained at 10 V input voltage.

Dropout voltage is dependent upon load current and junction temperature.

2. $V_{O(1)}$ voltage is measured at 10 V input voltage.

3. t_{reset} (ms) = $0.8 C_{reset}$ (nF).

Figure 1 : Typical Application and Test Circuit.






Figure 2 : Dynamic Characteristics of $V_{O(1)}$, $V_{O(2)}$, V_{reset} Outputs.




PACKAGE MECHANICAL DATA

16 PINS – PLASTIC DIP



16 Pins

BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
$V_{I(1)}, V_{I(2)}$	Supply Voltage	+ 40	V
	CK Input Voltage	- 0.3 to V_O	V
	ON/OFF Input Voltage	- 0.3 to $V_{I(2)}$	V
	Adj. Pin Input Voltage	- 0.3 to $V_{I(2)}$	V
P_{tot}	Power Dissipation	Internally Limited	-
T_{oper}	Operating Ambient Temperature Range	- 40 to + 85	°C
T_{stg}	Storage Temperature Range	- 65 to + 150	°C

THERMAL DATA

$R_{th(j-a)}$	Maximum Junction-ambient Thermal Resistance	45	°C/W
$R_{th(j-c)}$	Maximum Junction-case Thermal Resistance	11	°C/W

$R_{th(j-a)}$ is measured on packages soldered on a printed circuit board with a copper area of 20 cm².

ELECTRICAL CHARACTERISTICS $T_{amb} = +25\text{ }^{\circ}\text{C}$, $V_{I(1)} = V_{I(2)} = +12\text{ V}$
(unless otherwise specified)

Symbol	Parameter	Min.	Typ.	Max.	Unit
--------	-----------	------	------	------	------

VOLTAGE REGULATOR

V_O	Output Voltage ($+7\text{ V} \leq V_I \leq +36\text{ V}$, $1 \leq I_O \leq 100\text{ mA}$)	4.85	–	5.15	V
K_{V_I}	Line Regulation ($+7\text{ V} \leq V_I \leq +36\text{ V}$, $I_O = 50\text{ mA}$)	–	30	100	mV
K_{V_O}	Load Regulation ($V_I = +10\text{ V}$, $5\text{ mA} < I_O < 100\text{ mA}$)	–	10	75	mV
I_{SC}	Short-circuit Current ($V_I = +10\text{ V}$, $0 \leq V_O \leq +5\text{ V}$)	–	200	–	mA

RESET FUNCTION

	Minimum Output Voltage to Activate $\overline{\text{RESET}}$	4.5	–	4.8	V
	Output Voltage Hysteresis to Disable $\overline{\text{RESET}}$	–	50	–	mV
$V_{(ref)}$	Internal Reference for the Adj. Detection	–	2.5	–	V
$I_{(adj)}$	Maximum Adj. Pin Current ($V_{(adj)} = 0\text{ V}$)	–	–	1	μA
$V_{L(\overline{\text{reset}})}$	Low Level $\overline{\text{RESET}}$ Output ($I_O = 2\text{ mA}$)	–	–	0.4	V
$V_{H(\overline{\text{reset}})}$	High Level $\overline{\text{RESET}}$ Output ($I_{OH} = -100\text{ }\mu\text{A}$)	$V_O - 1$	–	V_O	V

CK AND ON/OFF INPUTS

V_{IL}	Maximum Low Level Input Voltage	–	–	0.8	V
I_{IL}	Maximum Low Level Input Current ($V_{IL} = 0\text{ V}$)	–120	–60	–	μA
V_{IH}	Minimum High Level Input Voltage	2.4	–	–	V
I_{IH}	Maximum High Level Input Current ($V_{IH} = +2.4\text{ V}$)	–	–	100	μA

ALARM /STORE FUNCTION

$V_{H(\min)}$	Minimum Input Voltage to Activate $\overline{\text{STORE}}$ Signal	5	5.7	6.4	V
$V_{L(\text{store})}$	Low Level $\overline{\text{STORE}}$ Output ($I_O = 2\text{ mA}$)	–	–	0.4	V
$V_{H(\text{store})}$	High Level $\overline{\text{STORE}}$ Output ($I_{OH} = -100\text{ }\mu\text{A}$)	$V_O - 1$	–	V_O	V

ON/OFF FUNCTION

$I_{(sb)}$	Standby Current	–	4	8	mA
	$V_{(ON/OFF)} = 2.4\text{ V}$ $V_{(ON/OFF)} = 0\text{ V}$	–	0.5	–	
$I_{O(\text{dis})}$	V_O Pin Discharge Current ($V_{ON/OFF} = 0$, $V_O = +5\text{ V}$)	–	–	2	μA

ELECTRICAL CHARACTERISTICS(continued)

Symbol	Parameter	Min.	Typ.	Max.	Unit
	CWD	–	–	33	nF
	C _R	–	–	220	nF
t _{init}	t _{init} (C _R = 100 nF) Note 1	–	30	–	ms
t _d	t _d (CWD = 33 nF) Note 2	–	7	–	ms
t _{reset}	t _{reset} (CWD = 33 nF, C _R = 100 nF) Note 3	–	6	–	ms
t _{cycle}	t _{cycle} (CWD = 33 nF, C _R = 100 nF) Note 4	–	13	–	ms
T _{CK}	Pulse Width at Input CK	20	–	t _d	μs

- Notes :**
- This is the period at the end of which RESET signal appears after V_{OUT} rises up and when switch S1 has been closed, this is given by the following relationship.

$$t_{init} = 0.3 \cdot C_R \cdot 10^6.$$
 - This is the maximal clock period determined by the value of CWD.

$$t_d = \frac{2.7}{11.6} \cdot CWD \cdot 10^6.$$
 - This is the time required for microcomputer reinitialisation.

$$t_{reset} = \frac{1}{11.6} \cdot CWD \cdot 10^6 + \frac{5}{125} \cdot C_R \cdot 10^6.$$
 - This is the time required by the microcomputer during a restart to generate at least one clock pulse.

$$t_{cycle} = t_d + t_{reset}.$$

Remark : For more important clock period see specific application figure 10.

PIN DESCRIPTION

V_{I(1)}

Input connected directly to power supply to detect any supply failure.

V_{I(2)}

Regulator's power input. This input is separated from power supply through a diode.

A decoupling capacitor is connected to this input.

An inadequate supply voltage level is detected at this input.

Adj

In order to detect the level of V_{I(2)} a resistance inserted between Adj pin and V_{I(2)} and another between Adj pin and GND are necessary.

ON/OFF

Logic input. A logic 1 applied to this input will cause the TEA7105 to become fully operational ; whereas a logic 0 will set the circuit to standby mode.

V_o

Power output to microprocessor and digital systems.

Two different output voltage levels are detected according to whether the transition is from low voltage

to high voltage or the inverse (Refer to timing diagram - figure 4).

High impedance output when the circuit is in standby mode.

T_{CR}

Combination of a grounded capacitor and the internal current generator will implement the RESET signal delay upon the initial power on.

T_{CWD}

A relaxation oscillator is implemented by combining a grounded capacitor and the internal current generator

R_{WD}

A resistance inserted between this pin and ground will cause the flow of additional charging current to capacitor C_{WD} thereby modifying the slope of the local oscillator and improving the choice of C_{WD} values.

C₀

This is the WATCH DOG function input. The clock signal resets the ramp of the relaxation oscillator. The circuit is triggered on rising edge of the clock.

RESET

During the initialization, TEA7105 detects at the output V_O a voltage level V_{C1} and generates a **RESET** signal (see timing diagrams - figure 5).

The following three conditions cause **RESET** signal to be forced to zero level :

- If the output voltage level falls below V_{C1} by a hysteresis of ΔV_{C1} (see timing diagrams - figure 5).
- If no signal arrives at input CK for a minimal period to $20 \mu s$ and maximal period equal to t_d (see timing diagrams - figure 6).

- If the input voltage falls below the adjustable threshold level (see timing diagrams - figure 4).


HALT

Fonction and electrical characteristics are the same as the **RESET** pin.

STORE


If input voltage $V_{I(1)}$ falls below V_{C2} level, TEA7105 will use the energy stored in the input capacitor to generate the **STORE** signal for the microprocessor data protection (see timing diagrams - figure 4).

Figure 1 : Maximum Power Dissipation Versus Junction-ambient Temperature.



E88TEA7105-03

Figure 2 : Test Circuit.



E88TEA7105-04

The impedance of the complete circuit becomes high when $V_I(2)$ drops below a fixed threshold, $4.5 \text{ V} < V$ threshold $< 4.8 \text{ V}$ or by acting on the ON/OFF input.

External capacitors allow inputs t_{CWD} and t_{CR} to define the t_{init} , t_{reset} , t_{cycle} , t_d times (figures 5 and 7) which are characteristic of the HALT and RESET signals.

It's possible to inhibit the watch dog function by grounding the pin 7 (CWD).

If store function is not used the diode D1 is not necessary.

WHEN POWERING (figures 4,5,6)

Outputs $\overline{\text{HALT}}$ and $\overline{\text{RESET}}$ are (at logic level 0) during a time t_{init} following voltage V_O build up, which is used for microcomputer initialization.

$$t_{init} \text{ (ms)} = 0.3 \text{ CR (nF)}$$

WHEN NO INPUT VOLTAGE IS PRESENT (figure 4)

The TEA7105 regulates the power supply voltage $V_I(1)$. As soon as it drops below $V_I(2)$ diode D1 is blocked. The energy is delivered by capacitor C1 to supply the internal logics of the circuit and the microcomputer.

If $V_I(1)$ drops below a fixed threshold, $5 \text{ V} < V$ threshold $< 6.4 \text{ V}$, a STORE signal is generated to indicate to the supplied system to save the required data.

If $V_I(2)$ drops below an externally programmed threshold ($7 \text{ V} < V$ threshold $< 36 \text{ V}$).

$$V_{\text{threshold}} = (2.5 (R1 + R2)/R1) + V_d$$

Outputs $\overline{\text{HALT}}$ and $\overline{\text{RESET}}$ switch to logic state 0.

If $V_I(2)$ drops below a fixed threshold, $4.5 \text{ V} < V$ threshold $< 4.8 \text{ V}$, the circuit impedance reaches a high value.

OPERATION

For small currents the V_{BE} voltage is lower than 0.6 V ; the transistor is blocked, only the regulator delivers current.

When V_{BE} reaches 0.6 V ($I = V_{BE}/R_b = 0.6/33 = 20 \text{ mA}$) the transistor starts conduction. The transistor current gain is high enough to provide a very

CONCLUSION

The TEA7105 is a new generation voltage regulator giving a simple answer to microcomputer power supply problems.

It prevents untimely interruption of microcomputers and makes it possible to return to current program without any trouble.

WHEN THE OUTPUT VOLTAGE DROPS (figure 4)

When voltage V_O drops below a fixed threshold, $4.5 \text{ V} < V$ threshold $< 4.8 \text{ V}$ outputs $\overline{\text{HALT}}$ and $\overline{\text{RESET}}$ switch to logic state 0.

WHEN NO CLOCK SIGNAL IS PRESENT (figure 6)

The microcomputer when in operation will generate a clock signal whose period t will be between $t_{min} = 20 \mu\text{s}$ and $t_{max} = t_d$

When this signal is not generated, or if the clock period is larger than t_d , this means that the microcomputer does not operate correctly.

The TEA7105 thus generates the $\overline{\text{HALT}}$ and $\overline{\text{RESET}}$ signals after a time t_d from the last rising edge.

In this case signals HALT and RESET are activated periodically, t_{reset} and t_{cycle} being fixed by capacitors C_r and C_{WD} .

t_d may be adjusted by a resistor R_{WD} connected between pin 8 and the ground (figure 9).

In normal condition the maximal clock period is to 7 ms .

It's possible to increase this value in adding some external components (figure 10).

INCREASE OF THE OUTPUT CURRENT (figure 7)

The TEA7105 can deliver a 100 mA current which can be increased by using an external transistor, which maintains the circuit characteristics. The setup illustrated in figure 10 an used in our laboratory circuit gives a 7 mV output variation for a load current varying from 0 to 1 A . In this case $V_{\text{threshold}} \approx V_s + 3 V_D + R_s I_s$. The maximum value of power supply voltage is determined by $V_{\text{min}} \approx V_s + 3 V_D + R_s I_s$.

small current drift of the controller with respect to the load, which improves voltage control.

When short-circuited the current is limited by resistor R_s .

$$I_{SC} = (V_I - 2.V_d - V_{\text{sat}}) / R_s$$

This regulator may be used in its original version to power a microcomputer or any system with a maximum current requirement of 100 mA . A current extension is available for more powerful systems.

The TEA7105 provides a simple, reliable, economical and high performance power supply.


When V_1 (1) becomes lower than a fixed threshold $5V < VC3 < 6.4$ the STORE output switches to logic state 1. This threshold may be modified by using an external potential divider.

When V_1 (2) becomes lower than an externally ad-

justable threshold signals $\overline{\text{HALT}}$ and $\overline{\text{RESET}}$ switch to logic state 0 ($VC2 = 2.5 (R1 + R2) / R1$).

When V_1 (2) becomes lower than a fixed threshold $4.5 V < V \text{ threshold} < 5.5 V$ the circuit impedance becomes high.

Figure 4 : Detection of Input Voltage Drop.




E88TEA7105-06

When the output voltage becomes lower than V threshold ($4.5 < \text{threshold} < 4.8 \text{ V}$) the warning signals $\overline{\text{HALT}}$ and $\overline{\text{RESET}}$ switch to logic state 0.

These signals become active as soon as V_o reaches the threshold to reinitialize and block the microcomputer during t_{init} .

Figure 5 : Detection of Output Voltage Drop.




E88TEA7105-07

Signals $\overline{\text{HALT}}$ and $\overline{\text{RESET}}$ become active after a time t_d from the last clock signal rising edge.

t_d and t_{reset} depend on capacitors C_{WD} and C_{R} , pre-set curves are given in figure 8.

Figure 6 : Interruption of Clock Pulses.




E88TEA7105-08

This application is used to deliver a 1 A current with excellent voltage control. The D2 diode avoids the discharge of the back up battery in the TEA7105 when it's in high impedance output in stand by mode.

The value of $V_{I(1)}$ activating $\overline{\text{STORE}}$ signal is determined by $V_{I(1) \text{ store}} = (5.7 (R_3 + R_4) / R_4)$.


Figure 7 : Current Extension.



We see that C_R and C_{WD} actions are not fully independent. It is possible to adjust t_d more finely by


using an external resistor connected between pin R_{WD} and the ground (figure 9).

Figure 8 : Determination of t_d and t_{reset} in relation to C_{WD} and C_R .



E88TEA7105-10

Figure 9 : Determination of $t_{CK\ max} = t_d$ in relation to R_{WD} and C_{WD} .




E88TEA7105-11

For applications using very long clock period it's possible to use an external transistor. In this case the maximal clock period, in relation to C_{WD} , may be

longer than 500 ms. The relationship to define t_{init} , t_d , t_{reset} are same that in typical application.


Figure 10 : Very Long Clock Period.



E88TEA7105-12

PACKAGE MECHANICAL DATA


16 PINS – PLASTIC DIP






LOW-DROP VOLTAGE REGULATOR

- $V_O = 5\text{ V} \pm 4\%$ ($I_O = 5\text{ mA}$)
- $I_{OS} \geq 500\text{ mA}$
- $V_I - V_O \leq 0.6\text{ V}$ ($I_O = 500\text{ mA}$)
- V_I (surge) = $\pm 80\text{ V}$
- THERMAL AND SHORT-CIRCUIT PROTECTION



TEA7605 SP
TO220
(Plastic Package)

PIN CONNECTIONS



1 3 2

E88TEA7605-02

1 = V_I
2 = V_O
3 = GND


DESCRIPTION

TEA7605 is a low-drop 5 V regulator well suited to supplying stabilized voltage to μPs in harsh industrial environment.

Special care was taken to keep :

- Lowest possible quiescent current (250 μA).
- Lowest possible output capacitor (1 μF).

BLOCK DIAGRAM




ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V_i	Input Voltage		
	- Continuous	30	V
	- $\tau = 300$ ms	80	V
V_i	Reverse Input Voltage		
	- Continuous	- 18	V
	- $\tau = 120$ ms	- 80	V
T_J	Operating Junction Temperature Range	- 45 to 150	$^{\circ}\text{C}$
T_{stg}	Storage Temperature Range	- 55 to 150	$^{\circ}\text{C}$

THERMAL DATA

$R_{th(j-c)}$	Junction-case Thermal Resistance	3	$^{\circ}\text{C/W}$
$R_{th(j-a)}$	Junction-ambient Thermal Resistance	70	$^{\circ}\text{C/W}$

APPLICATION DIAGRAM



ELECTRICAL OPERATING CHARACTERISTICS

$T_j = 25\text{ }^\circ\text{C}$, $V_i = 14.4\text{ V}$ (unless otherwise specified) Output Capacitor = $10\text{ }\mu\text{F}$ (see note)

Symbol	Parameter	Min.	Typ.	Max.	Unit
V_o	Output Voltage ($I_o = 5\text{ to }500\text{ mA}$)	4.875	5	5.125	V
V_i	Input Supply Voltage (permanent)			28	V
I_{CC}	Current Consumption $I_o = 0\text{ mA}$ $I_o = 150\text{ mA}$ $I_o = 500\text{ mA}$		0.25 10 75	0.35 20 100	mA mA mA
kV_i	Line Regulation ($V_i = 6\text{ to }26\text{ V}$; $I_o = 5\text{ mA}$)		5	10	mV
kV_o	Load Regulation ($I_o = 5\text{ to }500\text{ mA}$)		40	60	mV
$V_i - V_o$	Drop-out Voltage $I_o = 150\text{ mA}$ $I_o = 500\text{ mA}$		0.18 0.4	0.6	V V
SVRR	Supply Voltage Rejection ($I_o = 350\text{ mA}$, $f = 120\text{ Hz}$, $C_o = 1\text{ }\mu\text{F}$, $V_i = 12 \pm 5\text{ V}$)		60		dB
I_{OS}	Short-circuit Output Current	0.5	0.7		A

NOTE : APPLICATIONS HINTS

The output capacitor has a direct influence on output voltage stability. A $10\text{ }\mu\text{F}$ capacitor will provide satisfactory results ; there is no upper limit.

If necessary, this value can be reduced down to $1\text{ }\mu\text{F}$; however, in such case, it should be checked that output capacitor keeps sufficiently high capacitance and low equivalent series resistance in the whole temperature range.

Such low capacitor value is not recommended either, if output current is to switch abruptly from very high to very low values (for instance, 400 mA to $< 1\text{ mA}$).


ELECTRICAL OPERATING CHARACTERISTICS

$T_j = -45\text{ }^\circ\text{C}$ to $+125\text{ }^\circ\text{C}$, $V_i = 14.4\text{ V}$ (unless otherwise specified) Output Capacitor = $10\text{ }\mu\text{F}$

Symbol	Parameter	Min.	Typ.	Max.	Unit
V_o	Output Voltage ($I_o = 5\text{ to }500\text{ mA}$)	4.8	5	5.2	V
$\frac{dV_o}{dI_i}$	Output Voltage Drift $-45\text{ to }25\text{ }^\circ\text{C}$ $25\text{ to }125\text{ }^\circ\text{C}$	-0.4 -0.6			mV/ $^\circ\text{C}$
I_{CC}	Current Consumption $I_o = 0\text{ mA}$ $I_o = 150\text{ mA}$ $I_o = 500\text{ mA}$			0.4 25 120	mA mA mA
KV_i	Line Regulation ($V_i = 6\text{ to }26\text{ V}$ $I_o = 5\text{ mA}$)			20	mV
KV_o	Load Regulation ($I_o = 5\text{ to }500\text{ mA}$)			80	mV
$V_i - V_o$	Drop-out Voltage $I_o = 150\text{ mA}$ $I_o = 500\text{ mA}$		0.2	0.8	V V
I_{OS}	Short Circuit Output Current	0.5			A


PACKAGE MECHANICAL DATA

TO220 – PLASTIC PACKAGE



LOW-DROP VOLTAGE REGULATOR

- $V_o = 10V \pm 4%$ ($I_o = 5mA$)
- $I_o = 5$ TO $500mA$
- $V_i - V_o = 0.6V$ ($I_o = 500mA$)
- V_i (surge) = $\pm 80V$
- THERMAL AND SHORT CIRCUIT PROTECTION



TEA7610 SP
TO220
(Plastic Package)

PIN CONNECTIONS



1 = V_i
2 = V_o
3 = GND

E88TEA7610-02


DESCRIPTION

TEA 7610 is a low-drop regulator well suited to supplying stabilized voltage to μ Ps in harsh industrial environment.

Special care was taken to keep :

- Lowest possible output capacitor ($1\mu F$).

BLOCK DIAGRAM




ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V_i	Input Voltage - Continuous - $\tau = 300\text{mS}$	30	V
		80	V
V_i	Reverse Input Voltage - Continuous - $\tau = 120\text{mS}$	- 18	V
		- 80	V
T_{oper}	Operating Junction Temperature	45 to 150	°C
T_{stg}	Storage Temperature	- 55 to 150	°C

THERMAL DATA

$R_{\text{th (j-c)}}$	Maximum Junction-case Thermal Resistance	3	°C/W
$R_{\text{th (j-a)}}$	Maximum Junction-ambient Thermal Resistance	70	°C/W

APPLICATION DIAGRAM



ELECTRICAL OPERATING CHARACTERISTICS

$T_j = 25^\circ\text{C}$, $V_i = 14.4\text{V}$ (unless otherwise specified), Output Capacitor = $10\mu\text{F}$ (note)

Symbol	Parameter	Min.	Typ.	Max.	Unit
V_o	Output Voltage ($I_o = 5$ to 500mA)	9.7	10	10.3	V
V_i	Input Supply Voltage (permanent)			28	V
I_{CC}	Current Consumption $I_o = 0\text{mA}$ $I_o = 150\text{mA}$ $I_o = 500\text{mA}$		1.5 10 75	2 20 100	mA mA mA
kV_i	Line Regulation ($V_i = 6$ to 26V ; $I_o = 5\text{mA}$)		5	20	mV
kV_o	Load Regulation ($I_o = 5$ to 500mA)		40	80	mV
$V_i - V_o$	Drop-out Voltage $I_o = 150\text{mA}$ $I_o = 500\text{mA}$		0.18 0.4		V V
SVRR	Supply Voltage Rejection ($I_o = 350\text{mA}$, $f = 120\text{Hz}$, $C_o = 1\mu\text{F}$, $V_i = 12 \pm 5\text{V}$)		60		dB
I_{OS}	Short-circuit Output Current	0.5	0.7		A

NOTE : APPLICATION HINTS

The output capacitor has a direct influence on output voltage stability. A $10\mu\text{F}$ capacitor will provide satisfactory results ; there is no upper limit.

If necessary, this value can be reduced down to $1\mu\text{F}$; however, in such case, it should be checked that output capacitor keeps sufficiently high capacitance and low equivalent series resistance in the whole temperature range.

Such low capacitor value is not recommended either, if output current is to switch abruptly from very high to very low values (for instance 400mA to $< 1\text{mA}$).


ELECTRICAL OPERATING CHARACTERISTICS

$T_j = -45^\circ\text{C}$ to 125°C , $V_i = 14.4\text{V}$ (unless otherwise specified), Output Capacitor = $10\mu\text{F}$

Symbol	Parameter	Min.	Typ.	Max.	Unit
V_o	Output Voltage ($I_o = 5$ to 500mA)	9.6	10	10.4	V
d_{V_o} d_t	Output Voltage Drift - 45 to 25°C 25 to 125°C	- 1 - 1.2		0 0	$\text{mV}/^\circ\text{C}$
I_{CC}	Current Consumption $I_o = 0\text{mA}$ $I_o = 150\text{mA}$ $I_o = 500\text{mA}$			2.5 25 120	mA mA mA
kV_i	Line Regulation ($V_i = 6$ to 26V ; $I_o = 5\text{mA}$)			30	mV
kV_o	Load Regulation ($I_o = 5$ to 500mA)			100	mV
$V_i - V_o$	Drop-out Voltage $I_o = 150\text{mA}$ $I_o = 500\text{mA}$		0.20		V V
I_{OS}	Short-circuit Output Current	0.5			A

PACKAGE MECHANICAL DATA


TO220 – PLASTIC PACKAGE






LOW-DROP VOLTAGE REGULATOR

- $V_o = 8.5V \pm 4%$ ($I_o = 5mA$)
- $I_o = 5$ TO $500mA$
- $V_i - V_o = 0.6V$ ($I_o = 500mA$)
- V_i (surge) = $\pm 80V$
- THERMAL AND SHORT CIRCUIT PROTECTION



TEA7685
TO220
(Plastic Package)

PIN CONNECTIONS



1 3 2

E88TEA7685-02

1 = V_i
2 = V_o
3 = GND


DESCRIPTION

TEA 7685 is a low-drop 8.5V regulator well suited to supplying stabilized voltage to μ Ps in harsh industrial environment.

Special care was taken to keep :

- Lowest possible output capacitor ($1\mu F$).

BLOCK DIAGRAM




ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V_i	Input Voltage - Continuous - $\tau = 300\text{mS}$	30	V
		80	V
V_r	Reverse Input Voltage - Continuous - $\tau = 120\text{mS}$	- 18	V
		- 80	V
T_{oper}	Operating Junction Temperature	45 to + 150	°C
T_{stg}	Storage Temperature	- 55 to + 150	°C

THERMAL DATA

$R_{th(j-c)}$	Maximum Junction-case Thermal Resistance	3	°C/W
$R_{th(j-a)}$	Maximum Junction-ambient Thermal Resistance	70	°C/W

APPLICATION DIAGRAM



ELECTRICAL OPERATING CHARACTERISTICS

$T_j = 25^\circ\text{C}$, $V_i = 14.4\text{V}$ (unless otherwise specified) Output Capacitor = $10\mu\text{F}$ (note)

Symbol	Parameter	Min.	Typ.	Max.	Unit
V_o	Output Voltage ($I_o = 5$ to 500mA)	8.26	8.5	8.74	V
V_i	Input Supply Voltage (permanent)			28	V
I_{CC}	Current Consumption $I_o = 0\text{mA}$ $I_o = 150\text{mA}$ $I_o = 500\text{mA}$		1.5 10 75	2 20 100	mA mA mA
kV_i	Line Regulation ($V_i = 6$ to 26V ; $I_o = 5\text{mA}$)	- 15	5	15	mV
kV_o	Load Regulation ($I_o = 5$ to 500mA)	- 70	- 40	70	mV
$V_i - V_o$	Drop-out Voltage $I_o = 150\text{mA}$ $I_o = 500\text{mA}$		0.18 0.4	0.6	V V
SVRR	Supply Voltage Rejection ($I_o = 350\text{mA}$, $f = 120\text{Hz}$, $C_o = 1\mu\text{F}$, $V_i = 12 \pm 5\text{V}$)		60		dB
I_{os}	Short-circuit Output Current	0.5	0.7		A

NOTE : APPLICATION HINTS

The output capacitor has a direct influence on output voltage stability. A $10\mu\text{F}$ capacitor will provide satisfactory results : there is no upper limit.

If necessary, this value can be reduced down to $1\mu\text{F}$; however, in such case, it should be checked that output capacitor keeps sufficiently high capacitance and low equivalent series resistance in the whole temperature range.

Such low capacitor value is not recommended either, if output current is to switch abruptly from very high to very low values (for instance 400mA to $< 1\text{mA}$).


ELECTRICAL OPERATING CHARACTERISTICS

$T_j = -45^\circ\text{C}$ to $+125^\circ\text{C}$, $V_i = 14.4\text{V}$ (unless otherwise specified) Output Capacitor = $10\mu\text{F}$

Symbol	Parameter	Min.	Typ.	Max.	Unit
V_o	Output Voltage ($I_o = 5$ to 500mA)	8.16	8.5	8.84	V
dV_o d_t	Output Voltage Drift - 45 to 25°C 25 to 125°C	- 1 - 1.2		0 0	mV/ $^\circ\text{C}$
I_{CC}	Current Consumption $I_o = 0\text{mA}$ $I_o = 150\text{mA}$ $I_o = 500\text{mA}$			2.5 25 120	mA mA mA
kV_i	Line Regulation ($V_i = 6$ to 26V ; $I_o = 5\text{mA}$)	- 25		25	mV
kV_o	Load Regulation ($I_o = 5$ to 500mA)	- 90		90	mV
$V_i - V_o$	Drop-out Voltage $I_o = 150\text{mA}$ $I_o = 500\text{mA}$		0.20	0.8	V V
I_{os}	Short-circuit Output Current	0.5			A

PACKAGE MECHANICAL DATA


TO220 – PLASTIC PACKAGE



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit	
V _{CC}	Supply Voltage	± 18	V	
V _I	Input Voltage	± V _{CC}	V	
V _{ID}	Differential Input Voltage	± (V _{CC} - 1)	V	
P _{tot}	Power Dissipation	TEB1033D, TEF1033D TEB1033N TEC1033GC	400 665 665	mW
T _{oper}	Operating Free-air Temperature Range	TEB1033 TEF1033 TEC1033	0 to + 70 - 40 to + 105 - 55 to + 125	°C
T _{stg}	Storage Temperature Range		- 55 to + 150	°C

BLOCK DIAGRAM



Case	Outputs	Inverting Inputs	Non-inverting Inputs	V _{CC}	V _{CC}	N. C.
DIP8 SO8	1, 7	2, 6	3, 5	8	4	
LCC20	2, 17	5, 15	7, 12	20	10	*

* LCC20 : Other pins are not connected.


ELECTRICAL CHARACTERISTICS

 $V_{CC} = \pm 15$ V (unless otherwise specified)**TEC 1033** : $-55 \leq T_{amb} \leq +125$ °C**TEF 1033** : $-40 \leq T_{amb} \leq +105$ °C**TEB 1033** : $0 \leq T_{amb} \leq +70$ °C

Symbol	Parameter	TEB 1033 TEF 1033 TEC 1033			Unit
		Min.	Typ.	Max.	
V_{IO}	Input Offset Voltage $T_{amb} = 25$ °C ($R_S \leq 10$ k Ω) $T_{min} \leq T_{amb} \leq T_{max}$		0.3	1 3	mV
DV_{IO}	Input Offset Voltage Drift		2		μ V/°C
I_{IO}	Input Offset Current $T_{amb} = 25$ °C $T_{min} \leq T_{amb} \leq T_{max}$		5	20 40	nA
I_{IB}	Input Bias Current $T_{amb} = 25$ °C $T_{min} \leq T_{amb} \leq T_{max}$		50	100 200	nA
A_{vd}	Large Signal Voltage Gain ($R_L = 2$ k Ω , $V_O = \pm 10$ V) $T_{amb} = 25$ °C $T_{min} \leq T_{amb} \leq T_{max}$	100 100	300		V/mV
SVR	Supply Voltage Rejection Ratio DV_{CC} from ± 15 V to ± 4 V $T_{amb} = 25$ °C $T_{min} \leq T_{amb} \leq T_{max}$	100 100	110		dB
I_{CC}	Supply Current, all Amp, no Load $T_{amb} = 25$ °C $T_{min} \leq T_{amb} \leq T_{max}$		1	1.5 2	mA
V_I	Input Voltage Range $T_{amb} = 25$ °C	-12		+12	V
CMR	Common Mode Rejection Ratio ($R_S \leq 10$ k Ω , $V_I = \pm 10$ V) $T_{amb} = 25$ °C $T_{min} \leq T_{amb} \leq T_{max}$	100 100	110		dB
I_{OS}	Output Short-circuit Current $T_{amb} = 25$ °C $T_{min} \leq T_{amb} \leq T_{max}$	10 10	23	40 40	mA
$\pm V_{opp}$	Output Voltage Swing $T_{amb} = 25$ °C $T_{min} \leq T_{amb} \leq T_{max}$ $V_{CC} = \pm 4$ V, $R_L = 2$ K Ω $V_{CC} = \pm 6$ V, $R_L = 600$ Ω	13 12 2.8 4.6	14 3		V
S_{vo}	Slew-rate ($V_I = \pm 10$ V, $R_L = 2$ k Ω , $C_L \leq 100$ pF, $T_{amb} = 25$ °C, unity gain)	0.6	1	3	V/ μ s
GBP	Gain Bandwidth Product ($f = 100$ KHz, $T_{amb} = 25$ °C, $V_{IN} = 10$ mV, $R_L = 2$ k Ω , $C_L = 100$ pF)	1.8	2.5	3.2	MHz
R_I	Input Resistance ($T_{amb} = 25$ °C)		1		M Ω


ELECTRICAL CHARACTERISTICS(continued)

Symbol	Parameter	TEB 1033 TEF 1033 TEC 1033			Unit
		Min.	Typ.	Max.	
THD	Total Harmonic Distortion (f = 1KHz, A _v = 20 dB, R _L = 2 kΩ C _L ≤ 100 pF, T _{amb} = 25 °C, V _o = 2 V _{pp})		0.008	0.05	%
V _n	Equivalent Input Noise Voltage (f = 1 KHz) R _S = 50 Ω R _S = 1 kΩ R _S = 10 kΩ		8 10 18	15	nV/√Hz
V _{OPP}	Large Signal Voltage Swing R _L = 10 kΩ, f = 10 KHz	26	28		V
φM	Phase Margin		45		Degrees
V _{o1} /V _{o2}	Channel Separation	100	120		dB




SUPPLY CURRENT VS. AMBIENT TEMPERATURE

E88TEB1033-02




SUPPLY CURRENT VS. SUPPLY VOLTAGE

E88TEB1033-03




OFFSET VOLTAGE VS. AMBIENT TEMPERATURE

E88TEB1033-04




TOTAL INPUT NOISE VS. FREQUENCY

E88TEB1033-05



GAIN BANDWIDTH PRODUCT VS. FREQUENCY


E88TEB1033-06



BODE PLOT

E88TEB1033-07

TYPICAL APPLICATION



E88TEB1033-08


$$\frac{V_o}{V_i} = \frac{1}{1 + 2\xi \frac{S}{\omega_c} + \frac{S^2}{\omega_c^2}}$$

 $\omega_c = 2\pi f_c$, with f_c = cutt-off frequency


 ξ = damping factor

PACKAGE MECHANICAL DATA


8 PINS – PLASTIC DIP



8 PINS – PLASTIC MICROPACKAGE (SO)




20 PINS – TRICECOP (LCC)



BIPOLAR QUAD OPERATIONAL AMPLIFIERS

- LOW DISTORTION RATIO
- LOW NOISE
- VERY LOW SUPPLY CURRENT
- LOW INPUT OFFSET CURRENT
- VERY LOW INPUT OFFSET VOLTAGE
- LARGE COMMON-MODE RANGE
- HIGH GAIN
- HIGH OUTPUT CURRENT
- GAIN-BANDWIDTH PRODUCT : 2.5 MHz
- TEMPERATURE DRIFT : $2 \mu\text{V}/^\circ\text{C}$
- LONG TERM STABILITY : $8 \mu\text{V}/\text{YEAR}$
 (for $T_{\text{amb}} \leq 50^\circ\text{C}$)
- THE TEB4033 AND TEF4033 ARE PIN TO PIN REPLACEMENT OF THE LS404C AND LS404 RESPECTIVELY



DESCRIPTION

The TEB4033, TEF4033 and TEC4033 are high performance quad-operational amplifiers intended for active filter applications. The internal phase compensation allows stable operation as voltage follower in spite of their high gain-bandwidth character.


The circuits present very stable electrical characteristics over the entire supply voltage range.

ORDER CODES

Part Number	Temperature Range	Package		
		N	D	GC
TEB4033	0 °C to + 70 °C	•	•	
TEF4033	- 40 °C to + 105 °C	•	•	
TEC4033	- 55 °C to + 125 °C			•

Examples : TEB4033N, TEC4033GC


PIN CONNECTIONS (top views)



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit	
V _{CC}	Supply Voltage	± 18	V	
V _I	Input Voltage	± V _{CC}	V	
V _{ID}	Differential Input Voltage	± (V _{CC} - 1)	V	
P _{tot}	Power Dissipation	TEB4033D, TEF4033D TEB4033N, TEF4033N TEC4033GC	400 665 665	mW
T _{oper}	Operating Free-air Temperature Range	TEB4033 TEF4033 TEC4033	0 to + 70 - 40 to + 105 - 55 to + 125	°C
T _{stg}	Storage Temperature Range		- 65 to + 150	°C

BLOCK DIAGRAM



Case	Outputs	Inverting Inputs	Non-inverting Inputs	V _{CC}	V _{CC}	N. C.
DIP14 CERDIP14 SO14	1, 7 8, 14	2, 6 9, 13	3, 5 10, 12	4	11	
LCC20	2, 10 12, 20	3, 9 13, 19	4, 8 14, 18	6	16	*


* LCC20 : Other pins are not connected.

ELECTRICAL CHARACTERISTICS $V_{CC} = \pm 15$ V (unless otherwise specified)TEC 4033 : $-55 \leq T_{amb} \leq +125$ °CTEF 4033 : $-40 \leq T_{amb} \leq +105$ °CTEB 4033 : $0 \leq T_{amb} \leq +70$ °C

Symbol	Parameter	TEB 4033 TEF 4033 TEC 4033			Unit
		Min.	Typ.	Max.	
V_{IO}	Input Offset Voltage $T_{amb} = 25$ °C ($R_S \leq 10$ k Ω) $T_{min} \leq T_{amb} \leq T_{max}$		0.3	1 3	mV
DV_{IO}	Input Offset Voltage Drift		2		μ V/°C
I_{IO}	Input Offset Current $T_{amb} = 25$ °C $T_{min} \leq T_{amb} \leq T_{max}$		5	20 40	nA
I_{IB}	Input Bias Current $T_{amb} = 25$ °C $T_{min} \leq T_{amb} \leq T_{max}$		50	100 200	nA
A_{vd}	Large Signal Voltage Gain ($R_L = 2$ k Ω , $V_O = \pm 10$ V) $T_{amb} = 25$ °C $T_{min} \leq T_{amb} \leq T_{max}$	100 100	300		V/mV
SVR	Supply Voltage Rejection Ratio DV_{CC} from ± 15 V to ± 4 V $T_{amb} = 25$ °C $T_{min} \leq T_{amb} \leq T_{max}$	100 100	110		dB
I_{CC}	Supply Current, all Amp, no Load $T_{amb} = 25$ °C $T_{min} \leq T_{amb} \leq T_{max}$		2	3 4	mA
V_I	Input Voltage Range $T_{amb} = 25$ °C	- 12		+ 12	V
CMR	Common Mode Rejection Ratio ($R_S \leq 10$ k Ω , $V_I = \pm 10$ V) $T_{amb} = 25$ °C $T_{min} \leq T_{amb} \leq T_{max}$	100 100	110		dB
I_{OS}	Output Short-circuit Current $T_{amb} = 25$ °C $T_{min} \leq T_{amb} \leq T_{max}$	10 10	23	40 40	mA
$\pm V_{opp}$	Output Voltage Swing $T_{amb} = 25$ °C $T_{min} \leq T_{amb} \leq T_{max}$ $V_{CC} = \pm 4$ V, $R_L = 2$ k Ω $V_{CC} = \pm 6$ V, $R_L = 600$ Ω		13 12 2.8 4.6	14 3	V
S_{vo}	Slew-rate ($V_I = \pm 10$ V, $R_L = 2$ k Ω $C_L \leq 100$ pF, $T_{amb} = 25$ °C, unity gain)	0.6	1	3	V/ μ s
GBP	Gain Bandwidth Product ($f = 100$ KHz, $T_{amb} = 25$ °C, $V_{IN} = 10$ mV, $R_L = 2$ k Ω , $C_L = 100$ pF)	1.8	2.5	3.2	MHz
R_I	Input Resistance ($T_{amb} = 25$ °C)		1		M Ω


ELECTRICAL CHARACTERISTICS (continued)

Symbol	Parameter	TEB 4033 TEF 4033 TEC 4033			Unit
		Min.	Typ.	Max.	
THD	Total Harmonic Distortion ($f = 1\text{KHz}$, $A_v = 20\text{ dB}$, $R_L = 2\text{ k}\Omega$ $C_L \leq 100\text{ pF}$, $T_{\text{amb}} = 25\text{ }^\circ\text{C}$, $V_o = 2\text{ V}_{pp}$)		0.008	0.05	%
V_n	Equivalent Input Noise Voltage ($f = 1\text{ KHz}$) $R_S = 50\ \Omega$ $R_S = 1\text{ k}\Omega$ $R_S = 10\text{ k}\Omega$		8 10 18	15	$\text{nV}/\sqrt{\text{Hz}}$
V_{OPP}	Large Signal Voltage Swing $R_L = 10\text{ k}\Omega$, $f = 10\text{ KHz}$	26	28		V
ϕ_M	Phase Margin		45		Degrees
V_{o1}/V_{o2}	Channel Separation	100	120		dB




SUPPLY CURRENT VS. AMBIENT TEMPERATURE

E88TEB4033-02




SUPPLY CURRENT VS. SUPPLY VOLTAGE

E88TEB4033-03




OFFSET VOLTAGE VS. AMBIENT TEMPERATURE

E88TEB4033-04




TOTAL INPUT NOISE VS. FREQUENCY

E88TEB4033-05



GAIN BANDWIDTH PRODUCT VS. FREQUENCY


E88TEB4033-06



BODE PLOT

E88TEB4033-07

TYPICAL APPLICATION



E88TEB4033-08


$$\frac{V_o}{V_i} = \frac{1}{1 + 2\xi \frac{S}{\omega_c} + \frac{S^2}{\omega_c^2}}$$

$\omega_c = 2 \pi f_c$, with f_c = cutt-off frequency


ξ = damping factor

PACKAGE MECHANICAL DATA


14 PINS – PLASTIC DIP OR CERDIP



14 PINS – PLASTIC MICROPACKAGE (SO)




20 PINS – TRICECOP (LCC)



LOW POWER J-FET INPUT SINGLE OP-AMPS

- VERY LOW POWER CONSUMPTION
- WIDE COMMON-MODE AND DIFFERENTIAL VOLTAGE RANGES
- LOW INPUT BIAS AND OFFSET CURRENTS
- TYPICAL SUPPLY CURRENT : 200 μ A
- OUTPUT SHORT-CIRCUIT PROTECTION
- HIGH INPUT IMPEDANCE J-FET INPUT STAGE
- INTERNAL FREQUENCY COMPENSATION
- LATCH UP FREE OPERATION
- HIGH SLEW RATE : 3.5 V/ μ s (typ)



DESCRIPTION

The TL061, TL061A and TL061B are high speed J-FET input single operational amplifier family. Each of these J-FET input operational amplifiers incorporates well matched, high voltage J-FET and bipolar transistors in a monolithic integrated circuit.

The devices feature high slew rates, low input bias and offset currents, and low offset voltage temperature coefficient.


ORDER CODES

Part Number	Temperature Range	Package			
		N	D	H	GC
TL061M	- 55 °C to + 125 °C			•	•
TL061I	- 40 °C to + 105 °C	•	•		
TL061C	0 °C to + 70 °C	•	•		
TL061AC	0 °C to + 70 °C	•	•		
TL061BC	0 °C to + 70 °C	•	•		

Note : Hi-Rel Versions Available
Examples : TL061MH, TL061IN


PIN CONNECTIONS (Top views)

DIP8 SO8




- 5 - Balance
- 6 - Output
- 7 - V_{CC}
- 8 - NC

TO-99



- 1 - Balance
- 2 - Inverting input
- 3 - Non-inverting input
- 4 - V_{CC}

LCC20



- 1 - NC
- 2 - Balance
- 3 - NC
- 4 - NC
- 5 - Inverting input
- 6 - NC
- 7 - Non-inverting input
- 8 - NC
- 9 - NC
- 10 - V_{CC}
- 11 - NC
- 12 - Balance
- 13 - NC
- 14 - NC
- 15 - Output
- 16 - NC
- 17 - V_{CC}
- 18 - NC
- 19 - NC
- 20 - NC


MAXIMUM RATINGS

Symbol	Parameter	TL061M	TL061I	TL061C	Unit
V _{CC}	Supply Voltage (note 1)	± 18	± 18	± 18	V
V _{ID}	Differential Input Voltage (note 2)	± 30	± 30	± 30	V
V _I	Input Voltage (note 3)	± 15	± 15	± 15	V
	Output Short-circuit Duration (note 4)	Indefinite	Indefinite	Indefinite	
P _{tot}	Power Dissipation (note 5)	680	680	680	mW
T _{oper}	Operating Free-air, Temperature Range	- 55 to + 125	- 40 to + 105	0 to + 70	°C
T _{stg}	Storage Temperature Range	- 65 to + 150	- 65 to + 150	- 65 to + 150	°C

* Devices bonded on a 6 cm x 0 15 cm glass epoxy substrate with 30 mm² of 35 μm thick copper.

- Notes :**
1. All voltage values, except differential input voltages, are with respect to the zero reference level (ground) of the supply voltages where the zero reference level is the midpoint between V_{CC} and V_{CC}.
 2. Differential voltages are at the non-inverting input terminal with respect to the inverting input terminal.
 3. The magnitude of the input voltage must never exceed the magnitude of the supply voltage or 15 volts, whichever is less.
 4. The output may be shorted to ground or to either supply. Temperature and /or supply voltages must be limited to ensure that the dissipation rating is not exceed.
 5. For operation above + 25 °C free-air temperature, refer to dissipation derating table.

SCHEMATIC DIAGRAM



E88TL061-01

Case	Balance	Inverting Input	Non-Inverting Input	V _{CC}	V _{CC}	Output	N.C.
DIP8 SO8 TO-99	1, 5	2	3	4	7	6	8
LCC20	2, 12	5	7	10	17	15	*

* LCC20 : Other pins are not connected.

ELECTRICAL CHARACTERISTICS

TL061M : - 55 °C ≤ T_{amb} ≤ + 125 °C

TL061I : - 40 °C ≤ T_{amb} ≤ + 105 °C

TL061C : 0 °C ≤ T_{amb} ≤ + 70 °C

V_{CC} = ± 15V.

All characteristics are specified under open-loop conditions unless otherwise specified.

Symbol	Parameter	TL061M			TL061I			TL061C			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	Min.	Typ.	Max.	
V _{IO}	Input Offset Voltage T _{amb} = + 25 °C, R _S = 50 Ω T _{min} ≤ T _{amb} ≤ T _{max} , R _S = 50 Ω		3	6 9		3	6 9		3	15 20	mV
α V _{IO}	Temperature Coefficient of Input Offset Voltage (R _S = 50 Ω)		10			10			10		μV/°C
I _{IO}	Input Offset Current * T _{amb} = + 25 °C T _{min} ≤ T _{amb} ≤ T _{max}		5	100 20		5	100 10		5	200 5	pA nA
I _{IB}	Input Bias Current * T _{amb} = + 25 °C T _{min} ≤ T _{amb} ≤ T _{max}		30	200 50		30	200 20		30	400 10	pA nA
V _I	Input Common-mode Voltage Range (T _{amb} = + 25 °C)	± 11	± 12		± 11.5	± 12		± 10	± 11		V
V _{OPP}	Output Voltage Swing : R _L = 10 KΩ, T _{amb} = + 25 °C R _L ≥ 10 KΩ, T _{min} ≤ T _{amb} ≤ T _{max}	20 20	27		20 20	27		20 20	27		V
A _{VD}	Large Signal Voltage Gain T _{amb} = + 25 °C, R _I ≥ 10 KΩ, V _O = ± 10 V T _{min} ≤ T _{amb} ≤ T _{max} , R _L ≥ 10 KΩ, V _O = ± 10 V	4 4	6		4 4	6		3 3	6		V/mV
GW _R	Small Signal Bandwidth (T _{amb} = + 25 °C, R _L = 10 KΩ)		1			1			1		MHz
R _I	Input Resistance (T _{amb} = + 25 °C)		10 ¹²			10 ¹²			10 ¹²		Ω
CMR	Common-mode Rejection Ratio (R _S ≥ 10 KΩ, T _{amb} = + 25 °C)	80	86		80	86		70	76		dB
SVR	Supply Voltage Rejection Ratio (ΔV _{CC} /ΔV _{IO}) R _S ≥ 10 KΩ, T _{amb} = + 25 °C	80	95		80	95		70	95		dB
I _{CC}	Supply Current (T _{amb} = + 25 °C, no load, no signal)		200	250		200	250		200	250	μA
P _D	Total Power Consumption (each amplifier) T _{amb} = + 25 °C, No load, no signal		6	7.5		6	7.5		6	7.5	mW

* Input bias currents of a FET-input operational amplifier are normal junction reverse currents, which are temperature sensitive. Pulse techniques must be used that will maintain the junction temperature as close to the ambient temperature as is possible.

ELECTRICAL CHARACTERISTICS (continued)

Symbol	Parameter	TL061M			TL061I, C			Unit.
		Min.	Typ.	Max.	Min.	Typ.	Max.	
S _{VO}	Slew Rate (e _I = 10 V, R _L = 10 KΩ, C _L = 100 pF, A _V = 1)	2	3.5			3.5		V/μs
t _r	Rise Time (e _I = 20 mV, R _L = 10 KΩ, C _L = 100 pF, A _V = 1) (see fig. 1)		0.2			0.2		μs
K _{OV}	Overshoot Factor (e _I = 20 mV, R _L = 10 KΩ, C _L = 100 pF, A _V = 1) (see fig. 1)		10			10		%
V _n	Equivalent Input Noise Voltage (R _S = 100 KΩ, f = 1 KHz)		42			42		nV/√Hz

ELECTRICAL CHARACTERISTICS

TL061C : $0\text{ }^{\circ}\text{C} \leq T_{\text{amb}} \leq +70\text{ }^{\circ}\text{C}$







$V_{\text{CC}} = \pm 15\text{V}$

All characteristics are specified under open-loop conditions unless otherwise specified.


Symbol	Parameter	TL061C			TL061AC			TL061BC			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	Min.	Typ.	Max.	
V_{IO}	Input Offset Voltage $T_{\text{amb}} = +25\text{ }^{\circ}\text{C}$, $R_{\text{S}} = 50\ \Omega$ $T_{\text{min}} \leq T_{\text{amb}} \leq T_{\text{max}}$, $R_{\text{S}} = 50\ \Omega$		3	15 20		3	6 7.5		2	3 5	mV
αV_{IO}	Temperature Coefficient of Input Offset Voltage ($R_{\text{S}} = 50\ \Omega$)		10			10			10		$\mu\text{V}/^{\circ}\text{C}$
I_{IO}	Input Offset Current * $T_{\text{amb}} = +25\text{ }^{\circ}\text{C}$ $T_{\text{min}} \leq T_{\text{amb}} \leq T_{\text{max}}$		5	200 5		5	100 3		5	100 3	pA nA
I_{IB}	Input Bias Current * $T_{\text{amb}} = +25\text{ }^{\circ}\text{C}$ $T_{\text{min}} \leq T_{\text{amb}} \leq T_{\text{max}}$		30	400 10		30	200 7		30	200 7	pA nA
V_{I}	Input Common-mode Voltage Range	± 10	± 11		± 11.5	± 12		± 11.5	± 12		V
V_{OPP}	Output Voltage Swing : $R_{\text{L}} = 10\ \text{K}\Omega$, $T_{\text{amb}} = +25\text{ }^{\circ}\text{C}$ $R_{\text{L}} \geq 10\ \text{K}\Omega$, $T_{\text{min}} \leq T_{\text{amb}} \leq T_{\text{max}}$	20 20	27		20 20	27		20 20	27		V
A_{VD}	Large Signal Voltage Gain $T_{\text{amb}} = +25\text{ }^{\circ}\text{C}$, $R_{\text{I}} \geq 10\ \text{K}\Omega$, $V_{\text{O}} = \pm 10\ \text{V}$ $T_{\text{min}} \leq T_{\text{amb}} \leq T_{\text{max}}$	3	6		4	6		4	6		V/mV
GWR	Small Signal Bandwidth ($T_{\text{amb}} = +25\text{ }^{\circ}\text{C}$, $R_{\text{L}} = 10\ \text{K}\Omega$)		1			1			1		MHz
R_{I}	Input Resistance ($T_{\text{amb}} = +25\text{ }^{\circ}\text{C}$)		10^{12}			10^{12}			10^{12}		Ω
CMR	Common-mode Rejection Ratio ($R_{\text{S}} \geq 10\ \text{K}\Omega$; $T_{\text{amb}} = +25\text{ }^{\circ}\text{C}$)	70	76		80	86		80	86		dB
SVR	Supply Voltage Rejection Ratio ($\Delta V_{\text{CC}}/\Delta V_{\text{IO}}$) $R_{\text{S}} \geq 10\ \text{K}\Omega$, $T_{\text{amb}} = +25\text{ }^{\circ}\text{C}$	70	95		80	95		80	95		dB
I_{CC}	Supply Current ($T_{\text{amb}} = +25\text{ }^{\circ}\text{C}$, no load, no signal)		200	250		200	250		200	250	μA
P_{D}	Total Power Consumption (each amplifier) $T_{\text{amb}} = +25\text{ }^{\circ}\text{C}$, no load, no signal		6	7.5		6	7.5		6	7.5	mW

* Input bias currents of a FET-input operational amplifier are normal junction reverse currents, which are temperature sensitive. Pulse techniques must be used that will maintain the junction temperature as close to the ambient temperature as is possible.


TYPICAL CHARACTERISTICS




TYPICAL CHARACTERISTICS (continued)




E88TL061-08




E88TL061-09




E88TL061-10



E88TL061-11






E88TL061-12



E88TL061-13

TYPICAL CHARACTERISTICS (continued)



PARAMETER MEASUREMENT INFORMATION

Figure 1 : Voltage follower.






Figure 2 : Gain-of-10 inverting amplifier.




PACKAGE MECHANICAL DATA


8 PINS – PLASTIC DIP




8 PINS – PLASTIC MICROPACKAGE (SO)



TO-99 – METAL CAN




20 PINS – TRICECOP (LCC)





LOW POWER J-FET INPUT DUAL OP-AMPS

- VERY LOW POWER CONSUMPTION
- WIDE COMMON-MODE AND DIFFERENTIAL VOLTAGE RANGES
- LOW INPUT BIAS AND OFFSET CURRENTS
- TYPICAL SUPPLY CURRENT : 200 μ A
- OUTPUT SHORT-CIRCUIT PROTECTION
- HIGH INPUT IMPEDANCE J-FET INPUT STAGE
- INTERNAL FREQUENCY COMPENSATION
- LATCH UP FREE OPERATION
- HIGH SLEW RATE : 3.5 V/ μ s (typ.)



DESCRIPTION

The TL062, TL062A and TL062B are high speed J-FET input dual operational amplifier family. Each of these J-FET input operational amplifiers incorporates well matched, high voltage J-FET and bipolar transistors in a monolithic integrated circuit.


The devices feature high slew rate, low input bias and offset currents, and low offset voltage temperature coefficient.

ORDER CODES

Part Number	Temperature Range	Package			
		N	H	D	GC
TL062M	- 55 °C to + 125 °C		•		•
TL062I	- 40 °C to + 105 °C	•		•	
TL062C	0 °C to + 70 °C	•		•	
TL062AC	0 °C to + 70 °C	•		•	
TL062BC	0 °C to + 70 °C	•		•	

Note : Hi-Rel versions available
Examples : TL062 MH, TL062 CN

PIN CONNECTIONS (Top views)




MAXIMUM RATINGS

Symbol	Parameter	TL064M	TL064I	TL064C	Unit
V_{CC}	Supply Voltage (note 1)	± 18	± 18	± 18	V
P_{Tot}	Power Dissipation (note 5)	680	680	680	mW
V_{ID}	Differential Input Voltage (note 2)	± 30	± 30	± 30	V
V_I	Input Voltage (note 3)	± 15	± 15	± 15	V
	Output Short-circuit Duration (note 4)	Indefinite	Indefinite	Indefinite	
T_{oper}	Operating Free-air, Temperature Range	- 55 to + 125	- 40 to + 105	0 to + 70	°C
T_{stg}	Storage Temperature Range	- 65 to + 150	- 65 to + 150	- 65 to + 150	°C

* Devices bonded on a 6 cm x 0.15 cm glass epoxy substrate with 30 mm² of 35 µm thick copper.

- Notes :
1. All voltage values, except differential voltages, are with respect to the zero reference level (ground) of the supply voltages where the zero reference level is the midpoint between V_{CC} and V_{CC} .
 2. Differential voltages are at the non-inverting input terminal with respect to the inverting input terminal.
 3. The magnitude of the input voltage must never exceed the magnitude of the supply voltage or 15 volts, whichever is less.
 4. The output may be shorted to ground or to either supply. Temperature and/or supply voltages must be limited to ensure that the dissipation rating is not exceeded.
 5. For operation above + 25 °C free-air temperature, refer to dissipation derating table.

SCHEMATIC DIAGRAM 1/2 TL062



Case	Outputs	Inverting Inputs	Non-inverting Inputs	V_{CC}	V_{CC}	N.C.
DIP8 SO8 TO-99	1, 7	2, 6	3, 5	4	8	
LCC20	2, 17	5, 15	7, 12	10	20	*

* LCC20 : Other pins are not connected.

ELECTRICAL CHARACTERISTICS

TL062M : - 55 °C ≤ T_{amb} ≤ + 125 °C

TL062I : - 40 °C ≤ T_{amb} ≤ + 105 °C

TL062C : 0 °C ≤ T_{amb} ≤ + 70 °C

V_{CC} = ± 15V.

All characteristics are specified under open-loop conditions unless otherwise specified.

Symbol	Parameter	TL062M			TL062I			TL062C			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	Min.	Typ.	Max.	
V _{IO}	Input Offset Voltage (R _S = 50 Ω) T _{amb} = + 25 °C T _{min} ≤ T _{amb} ≤ T _{max}		3	6 15		3	6 9		3	15 20	mV
α V _{IO}	Temperature Coefficient of Input Offset Voltage R _S = 50 Ω		10			10			10		μV/°C
I _{IO}	Input Offset Current * T _{amb} = + 25 °C T _{min} ≤ T _{amb} ≤ T _{max}		5	100 20		5	100 10		5	200 5	pA nA
I _{IB}	Input Bias Current * T _{amb} = + 25 °C T _{min} ≤ T _{amb} ≤ T _{max}		30	200 50		30	200 20		30	400 10	pA nA
V _I	Input Common-mode Voltage Range T _{amb} = + 25 °C	±11	±12		±11.5	±12		±10	±11		V
V _{OPP}	Output Voltage Swing T _{amb} = + 25 °C, R _L = 10 KΩ T _{min} ≤ T _{amb} ≤ T _{max} , R _L ≥ 10 KΩ	20 20	27		20 20	27		20 20	27		V
A _{VD}	Large Signal Voltage Gain (R _L ≥ 10 KΩ, V _O = ± 10 V) T _{amb} = + 25 °C T _{min} ≤ T _{amb} ≤ T _{max}	4 4	6		4 4	6		3 3	6		V/mV
GW _R	Small Signal Bandwidth (T _{amb} = + 25 °C, R _L = 10 KΩ)		1			1			1		MHz
R _I	Input Resistance (T _{amb} = + 25 °C)		10 ¹²			10 ¹²			10 ¹²		Ω
CMR	Common-mode Rejection Ratio R _S ≤ 10 KΩ, T _{amb} = + 25 °C	80	86		80	86		70	76		dB
SVR	Supply Voltage Rejection Ratio (ΔV _{CC} /ΔV _{IO}) R _S ≤ 10 KΩ, T _{amb} = + 25 °C	80	95		80	95		70	95		dB
I _{CC}	Supply Current (Per Amplifier) T _{amb} = + 25 °C, No Load, No Signal		200	250		200	250		200	250	μA
V _{O1} /V _{O2}	Channel Separation (A _{VD} = 100, T _{amb} = + 25 °C)		120			120			120		mW
P _D	Total Power Consumption (Each Amplifier) No Load, No Signal T _{amb} = + 25 °C		6	7.5		6	7.5		6	7.5	mW

* Input bias currents of a FET-input operational amplifier are normal junction reverse currents, which are temperature sensitive. Pulse techniques must be used that will maintain the junction temperature as close to the ambient temperature as is possible.

ELECTRICAL CHARACTERISTICS

V_{CC} = ± 15V, T_{amb} = + 25 °C.

Symbol	Parameter	TL062M			TL062I, C			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	
S _{VO}	Slew Rate (e _I = 10 V, R _L = 10 KΩ, C _L = 100 pF, A _V = 1)	2	3.5			3.5		V/μs
t _r	Rise Time (e _I = 20 mV, R _L = 10 KΩ, C _L = 100 pF, A _V = 1) (See Fig. 1)		0.2			0.2		μs
K _{OV}	Overshoot Factor (e _I = 20 mV, R _L = 10 KΩ, C _L = 100 pF, A _V = 1 V) (See Fig. 1)		10			10		%
V _n	Equivalent Input Noise Vbltage (R _S = 100 KΩ, f = 1 KHz)		42			42		nV/√Hz

ELECTRICAL CHARACTERISTICS

TL062C : 0 °C ≤ Tamb ≤ + 70 °C







VCC = ± 15V

All characteristics are specified under open-loop conditions unless otherwise specified.







Symbol	Parameter	TL062C			TL062AC			TL062BC			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	Min.	Typ.	Max.	
V _{IO}	Input Offset Voltage (R _S = 50 Ω) T _{amb} = + 25 °C T _{min} ≤ T _{amb} ≤ T _{max}		3	15 20		3	6 7.5		2	3 5	mV
α V _{IO}	Temperature Coefficient of Input Offset Voltage R _S = 50 Ω		10			10			10		μV/°C
I _{IO}	Input Offset Current * T _{amb} = + 25 °C T _{min} ≤ T _{amb} ≤ T _{max}		5	200 5		5	100 3		5	100 3	pA nA
I _{IB}	Input Bias Current * T _{amb} = + 25 °C T _{min} ≤ T _{amb} ≤ T _{max}		30	400 10		30	200 7		30	200 7	pA nA
V _I	Input Common-mode Voltage Range T _{amb} = + 25 °C	±10	±11		±11.5	±12		±11.5	±12		V
V _{OPP}	Output Voltage Swing T _{amb} = + 25 °C, R _L = 10 KΩ T _{min} ≤ T _{amb} ≤ T _{max}	20 20	27		20 20	27		20 20	27		V
A _{VD}	Large Signal Voltage Gain (R _L ≥ 10 KΩ, V _O = ± 10 V) T _{amb} = + 25 °C T _{min} ≤ T _{amb} ≤ T _{max}		3 3	6		4 4	6		4 4	6	V/mV
GW _R	Small Signal Bandwidth (T _{amb} = + 25 °C, R _L = 10 KΩ)			1		1			1		MHz
R _I	Input Resistance (T _{amb} = + 25 °C)			10 ¹²		10 ¹²			10 ¹²		Ω
CMR	Common-mode Rejection Ratio R _S ≤ 10 KΩ, T _{amb} = + 25 °C	70	76		80	86		80	86		dB
SVR	Supply Voltage Rejection Ratio (ΔV _{CC} /ΔV _{IO}) R _S ≤ 10 KΩ, T _{amb} = + 25 °C	70	95		80	95		80	95		dB
I _{CC}	Supply Current (Per Amplifier) T _{amb} = + 25 °C, No Load, No Signal		200	250		200	250		200	250	μA
V _{O1} /V _{O2}	Channel Separation (A _{VD} = 100, T _{amb} = + 25 °C)		120			120			120		dB
P _D	Total Power Consumption (Each Amplifier) No Load, No Signal T _{amb} = + 25 °C			6 7.5		6 7.5			6 7.5		mW

* Input bias currents of a FET-input operational amplifier are normal junction reverse currents, which are temperature sensitive. Pulse techniques must be used that will maintain the junction temperature as close to the ambient temperature as is possible.


TYPICAL CHARACTERISTICS




TYPICAL CHARACTERISTICS (continued)




TYPICAL CHARACTERISTICS (continued)



E88TL062-14



E88TL062-15



E88TL062-16

PARAMETER MEASUREMENT INFORMATION
TEST CIRCUITS

Figure 1 : Voltage follower.






Figure 2 : Gain-of-10 inverting amplifier.




TYPICAL APPLICATION




PACKAGE MECHANICAL DATA


8 PINS- PLASTIC DIP




8 PINS - PLASTIC MICROPACKAGE (SO)



20 PINS – TRICECOP (LCC)




TO-99 – METAL CAN



LOW POWER J-FET INPUT QUAD OP-AMPs

- VERY LOW POWER CONSUMPTION
- WIDE COMMON-MODE AND DIFFERENTIAL VOLTAGE RANGES
- LOW INPUT BIAS AND OFFSET CURRENTS
- TYPICAL SUPPLY CURRENT : 200 μ A
- OUTPUT SHORT-CIRCUIT PROTECTION
- HIGH INPUT IMPEDANCE J-FET INPUT STAGE
- INTERNAL FREQUENCY COMPENSATION
- LATCH UP FREE OPERATION
- HIGH SLEW RATE : 3.5 V/ μ s (typ)



DESCRIPTION

The TL064, TL064A and TL064B are high speed J-FET input quad operational amplifiers. Each of these J-FET input operational amplifiers incorporates well matched, high voltage J-FET and bipolar transistors in a monolithic integrated circuit.

The devices feature high slew rates, low input bias current and offset currents, and low offset voltage temperature coefficient.

Part Number	Temperature Range	Package			
		N	J	D	GC
TL064M	- 55 °C to + 125 °C		•		•
TL064I	- 40 °C to + 105 °C	•		•	
TL064C	0 °C to + 70 °C	•		•	
TL064AC	0 °C to + 70 °C	•		•	
TL064BC	0 °C to + 70 °C	•		•	



Note : Hi-Rel versions available
Examples : TL064 MJ, TL064 CN

PIN CONNECTIONS (Top views)

**DIP14
CERDIP14
SO14**

LCC20

- 1 - Output 1
- 2 - Inverting input 1
- 3 - Non-inverting input 1
- 4 - V_{CC}
- 5 - Non-inverting input 2
- 6 - Inverting input 2
- 7 - Output 2
- 8 - Output 3
- 9 - Inverting input 3
- 10 - Non-inverting input 3
- 11 - V_{CC}
- 12 - Non-inverting input 4
- 13 - Inverting input 4
- 14 - Output 4



- 1 - NC
- 2 - Output 1
- 3 - Inverting input 1
- 4 - Non-inverting input 1
- 5 - NC

- 6 - V_{CC}
- 7 - NC
- 8 - Non-inverting input 2
- 9 - Inverting input 2
- 10 - Output 2
- 11 - NC
- 12 - Output 3
- 13 - Inverting input 3
- 14 - Non-inverting input 3
- 15 - NC
- 16 - V_{CC}
- 17 - NC
- 18 - Non-inverting input 4
- 19 - Inverting input 4
- 20 - Output 4


MAXIMUM RATINGS

Symbol	Parameter	TL064M	TL064I	TL064C	Unit
V _{CC}	Supply Voltage (note 1)	± 18	± 18	± 18	V
V _{ID}	Differential Input Voltage (note 2)	± 30	± 30	± 30	V
V _I	Input Voltage (note 3)	± 15	± 15	± 15	V
	Output Short-circuit Duration (note 4)	Indefinite	Indefinite	Indefinite	
P _{tot}	Power Dissipation (note 5)	680	680	680	mW
T _{oper}	Operating Free-air, Temperature Range	- 55 to + 125	- 40 to + 105	0 to + 70	°C
T _{stg}	Storage Temperature Range	- 65 to +150	- 65 to + 150	- 65 to + 150	°C

* Devices bonded on a 6 cm x 0.15 cm glass epoxy substrate with 30 mm² of 35 µm thick copper.

- Notes : 1. All voltage values, except differential voltages, are with respect to the zero reference level (ground) of the supply voltages where the zero reference level is the midpoint between V_{CC} and V_{CC}.
2. Differential voltages are at the non-inverting input terminal with respect to the inverting input terminal.
3. The magnitude of the input voltage must never exceed the magnitude of the supply voltage or 15 volts, whichever is less.
4. The output may be shorted to ground or to either supply. Temperature and/or supply voltages must be limited to ensure that the dissipation rating is not exceeded.
5. For operation above + 25 °C free-air temperature, refer to dissipation derating table.

SCHEMATIC DIAGRAM



Case	V _{CC}	V _{CC}	Output	Non-inverting Input	Inverting Input	N.C.
DIP14 CERDIP14 SO14	11	4	1, 7, 8, 14	3, 5, 10, 12	2, 6, 9, 13	
LCC20	16	6	2, 10, 12, 20	4, 8, 14, 18	3, 9, 13, 19	*

* LCC20 : Other pins are not connected.

ELECTRICAL CHARACTERISTICS

TL064M : - 55 °C ≤ T_{amb} ≤ + 125 °C

TL064I : - 40 °C ≤ T_{amb} ≤ + 105 °C

TL064C : 0 °C ≤ T_{amb} ≤ + 70 °C

V_{CC} = ± 15V.

All characteristics are specified under open-loop conditions unless otherwise specified.

Symbol	Parameter	TL064M			TL064I			TL064C			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	Min.	Typ.	Max.	
V _{IO}	Input Offset Voltage (R _S = 50 Ω) T _{amb} = + 25 °C T _{min} ≤ T _{amb} ≤ T _{max}		3	6 15		3	6 9		3	15 20	mV
αV _{IO}	Temperature Coefficient of Input Offset Voltage (R _S = 50 Ω)		10			10			10		μV/°C
I _{IO}	Input Offset Current * T _{amb} = + 25 °C T _{min} ≤ T _{amb} ≤ T _{max}		5	100 20		5	100 10		5	200 5	pA nA
I _B	Input bias Current * T _{amb} = + 25 °C T _{min} ≤ T _{amb} ≤ T _{max}		30	200 50		30	200 20		30	400 10	pA nA
V _I	Input Common-mode Voltage Range (T _{amb} = + 25 °C)	±11	±12		±11.5	±12		±10	±11		V
V _{OPP}	Output Voltage Swing : R _L = 10 kΩ, T _{amb} = + 25 °C R _L ≥ 10 kΩ, T _{min} ≤ T _{amb} ≤ T _{max}	20 20	27		20 20	27		20 20	27		V
A _{VD}	Large Signal Voltage Gain (R _L ≥ 10 kΩ, V _O = ± 10 V) T _{amb} = + 25 °C T _{min} ≤ T _{amb} ≤ T _{max}	4 4	6		4 4	6		3 3	6		V/mV
GW _R	Small Signal Bandwidth (T _{amb} = + 25 °C, R _L = 10 kΩ)		1			1			1		MHz
R _I	Input Resistance (T _{amb} = + 25 °C)		10 ¹²			10 ¹²			10 ¹²		Ω
CMR	Common-mode Rejection Ratio (R _S ≤ 10 kΩ, T _{amb} = + 25 °C)	80	86		80	86		70	76		dB
SVR	Supply Voltage Rejection Ratio (ΔV _{CC} /ΔV _{IO}) R _S ≤ 10 kΩ, T _{amb} = + 25 °C	80	95		80	95		70	95		dB
I _{CC}	Supply Current (per amplifier) T _{amb} = + 25 °C, no Load, no Signal		200	250		200	250		200	250	μA
V _{O1} /V _{O2}	Channel Separation (A _{VD} = 100, T _{amb} = + 25 °C)		120			120			120		dB
P _D	Total Power Consumption (each amplifier) T _{amb} = + 25 °C, no Load, no Signal		6	7.5		6	7.5		6	7.5	mW

* Input bias currents of a FET-input operational amplifier are normal junction reverse currents, which are temperature sensitive. Pulse techniques must be used that will maintain the junction temperature as close to the ambient temperature as is possible.

ELECTRICAL CHARACTERISTICS

V_{CC} = ± 15V, T_{amb} = + 25 °C.

Symbol	Parameter	TL064M			TL064I, C			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	
S _{VO}	Slew Rate (e ₁ = 10 V, R _L = 10 kΩ, C _L = 100 pF, A _V = 1)	2	3.5			3.5		V/μs
t _r	Rise Time (e ₁ = 20 mV, R _L = 10 kΩ, C _L = 100 pF, A _V = 1) (see fig. 1)		0.2			0.2		μs
K _{OV}	Overshoot Factor (e ₁ = 20 mV, R _L = 10 kΩ, C _L = 100 pF, A _V = 1) (see fig. 1)		10			10		%
V _n	Equivalent Input Noise Voltage (R _S = 100 kΩ, f = 1 kHz)		42			42		nV/√Hz

ELECTRICAL CHARACTERISTICS

TL064C : $0\text{ }^{\circ}\text{C} \leq T_{amb} \leq +70\text{ }^{\circ}\text{C}$







$V_{CC} = \pm 15\text{V}$

All characteristics are specified under open-loop conditions unless otherwise specified.







Symbol	Parameter	TL064C			TL064AC			TL064BC			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	Min.	Typ.	Max.	
V_{IO}	Input Offset Voltage ($R_S = 50\ \Omega$) $T_{amb} = +25\text{ }^{\circ}\text{C}$ $T_{min} \leq T_{amb} \leq T_{max}$		3	15 20		3	6 7.5		2	3 5	mV
αV_{IO}	Temperature Coefficient of Input Offset Voltage ($R_S = 50\ \Omega$)		10			10			10		$\mu\text{V}/^{\circ}\text{C}$
I_{IO}	Input Offset Current * $T_{amb} = +25\text{ }^{\circ}\text{C}$ $T_{min} \leq T_{amb} \leq T_{max}$		5	200 5		5	100 3		5	100 3	pA nA
I_{IB}	Input bias Current * $T_{amb} = +25\text{ }^{\circ}\text{C}$ $T_{min} \leq T_{amb} \leq T_{max}$		30	400 10		30	200 7		30	200 7	pA nA
V_I	Input Common-mode Voltage Range ($T_{amb} = +25\text{ }^{\circ}\text{C}$)	± 10	± 11		± 11.5	± 12		± 11.5	± 12		V
V_{OPP}	Output Voltage Swing : $R_L = 10\ \text{k}\Omega$, $T_{amb} = +25\text{ }^{\circ}\text{C}$ $R_L \geq 10\ \text{k}\Omega$, $T_{min} \leq T_{amb} \leq T_{max}$	20 20	27		20 20	27		20 20	27		V
A_{VD}	Large Signal Voltage Gain ($R_L \geq 10\ \text{k}\Omega$, $V_O = \pm 10\ \text{V}$) $T_{amb} = +25\text{ }^{\circ}\text{C}$ $T_{min} \leq T_{amb} \leq T_{max}$	3 3	6		4 4	6		4 4	6		V/mV
GW_R	Small Signal Bandwidth ($T_{amb} = +25\text{ }^{\circ}\text{C}$, $R_L = 10\ \text{k}\Omega$)		1			1			1		MHz
R_I	Input Resistance ($T_{amb} = +25\text{ }^{\circ}\text{C}$)		10^{12}			10^{12}			10^{12}		Ω
CMR	Common-mode Rejection Ratio ($R_S \leq 10\ \text{k}\Omega$, $T_{amb} = +25\text{ }^{\circ}\text{C}$)	70	76		80	86		80	86		dB
SVR	Supply Voltage Rejection Ratio ($\Delta V_{CC}/\Delta V_{IO}$) $R_S \leq 10\ \text{k}\Omega$, $T_{amb} = +25\text{ }^{\circ}\text{C}$	70	95		80	95		80	95		dB
I_{CC}	Supply Current (per amplifier) $T_{amb} = +25\text{ }^{\circ}\text{C}$, no Load, no Signal		200	250		200	250		200	250	μA
V_{O1}/V_{O2}	Channel Separation ($A_{VD} = 100$, $T_{amb} = +25\text{ }^{\circ}\text{C}$)		120			120			120		dB
P_D	Total Power Consumption (each amplifier) $T_{amb} = +25\text{ }^{\circ}\text{C}$, no Load, no Signal		6	7.5		6	7.5		6	7.5	mW

* Input bias currents of a FET-input operational amplifier are normal junction reverse currents, which are temperature sensitive. Pulse techniques must be used that will maintain the junction temperature as close to the ambient temperature as is possible.


TYPICAL CHARACTERISTICS




TYPICAL CHARACTERISTICS (continued)




TYPICAL CHARACTERISTICS (continued)



E88TL064-14



E88TL064-15



E88TL064-16

PARAMETER MEASUREMENT INFORMATION

Figure 1 : Voltage follower.






Figure 2 : Gain-of-10 inverting amplifier.




TYPICAL APPLICATION




PACKAGE MECHANICAL DATA

14 PINS – PLASTIC DIP OR CerdIP




14 PINS – PLASTIC MICROPACKAGE (SO)



LOW NOISE J-FET INPUT SINGLE OP-AMPS

- LOW POWER CONSUMPTION
- WIDE COMMON-MODE AND DIFFERENTIAL VOLTAGE RANGE
- LOW INPUT BIAS AND OFFSET CURRENT
- LOW NOISE $V_n = 18 \text{ nV}/\sqrt{\text{Hz}}$ (typ)
- OUTPUT SHORT-CIRCUIT PROTECTION
- HIGH INPUT IMPEDANCE J-FET INPUT STAGE
- LOW HARMONIC DISTORTION : 0.01 % (typ)
- INTERNAL FREQUENCY COMPENSATION
- LATCH UP FREE OPERATION
- HIGH SLEW RATE : $13 \text{ V}/\mu\text{s}$ (typ)



DESCRIPTION


The TL071, TL071A and TL071B are high speed J-FET input single operational amplifiers incorporating well matched, high voltage J-FET and bipolar transistors in a monolithic integrated circuit.

The devices feature high slew rate, low input bias and, offset current, and low voltage temperature coefficient.

ORDER CODES

Part Number	Temperature Range	Package			
		N	H	D	GC
TL071M	- 55 °C to + 125 °C		•		•
TL071I	- 40 °C to + 105 °C	•		•	
TL071C	0 °C to + 70 °C	•		•	
TL071AC	0 °C to + 70 °C	•		•	
TL071BC	0 °C to + 70 °C	•		•	

Note : Hi-Rel Versions Available
Examples : TL071 MH, TL071 CN




MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V_{CC}	Supply Voltage (note 1)	± 18	V
V_I	Input Voltage (note 3)	± 15	V
V_{ID}	Diff. Input Voltage (note 2)	± 30	V
P_{tot}	Power Dissipation	680	mW
	Output Short-circuit Duration (note 4)	Indefinite	
T_{oper}	Operating Free-air Temperature Range	TL071C, AC, BC TL071I, BI TL071M	0 to 70 - 40 to 105 - 55 to 125
T_{stg}	Storage Temperature Range		- 65 to 150

- Notes :**
1. All voltage values, except differential voltage, are with respect to the zero reference level (ground) of the supply voltages where the zero reference level is the midpoint between V_{CC} and V_{CC} .
 2. Differential voltages are at the non-inverting input terminal with respect to the inverting input terminal.
 3. The magnitude of the input voltage must never exceed the magnitude of the supply voltage or 15 volts, whichever is less.
 4. The output may be shorted to ground or to either supply. Temperature and /or supply voltages must be limited to ensure that the dissipation rating is not exceeded.

SCHEMATIC DIAGRAM



Case	Balance	Inverting Input	Non-Inverting Input	V_{CC}	V_{CC}^+	Output	N.C.
DIP8 SO8 TO-99	1, 5	2	3	4	7	6	8
LCC20	2, 12	5	7	10	17	15	*

* LCC20 : Other pins are not connected.

ELECTRICAL CHARACTERISTICS

V_{CC} = ± 15 V (unless otherwise specified)

TL071M : - 55 °C ≤ T_{amb} ≤ + 125 °C

TL071I, BI : - 40 °C ≤ T_{amb} ≤ + 105 °C

TL071C, AC, BC : 0 °C ≤ T_{amb} ≤ + 70 °C



Symbol	Parameter	TL071M, I, BI TL071BC, AC			TL071C			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	
V _{IO}	Input Offset Voltage T _{amb} = 25 °C (R _S ≤ 10 kΩ) TL071BI, BC		3 1	5 3 9 5		3	8 13	mV
	T _{min} ≤ T _{amb} ≤ T _{max} TL071BI, BC							
αV _{IO}	Input Offset Voltage Drift		10			10		μV/°C
I _{IO}	Input Offset Current * T _{amb} = 25 °C T _{min} ≤ T _{amb} ≤ T _{max}		5	50 4		5	50 4	pA nA
	I _{IB}	Input Bias Current * T _{amb} = 25 °C T _{min} ≤ T _{amb} ≤ T _{max}		20	200 20		20	200 20
A _{VD}	Large Signal Voltage Gain (R _L ≥ 2 kΩ, V _O = ± 10 V) T _{amb} = 25 °C T _{min} ≤ T _{amb} ≤ T _{max}	50 25	200		50 25	200		V/mV
SVR	Supply Voltage Rejection Ratio (R _S ≤ 10 kΩ) T _{amb} = 25 °C T _{min} ≤ T _{amb} ≤ T _{max}	80 80	86		80 80	86		dB
I _{CC}	Supply Current, no Load T _{amb} = 25 °C T _{min} ≤ T _{amb} ≤ T _{max}		1.4	2.5 2.5		1.4	2.5 2.5	mA
V _I	Input Voltage Range	- 11		+ 11	- 11		+ 11	V
CMR	Common Mode Rejection Ratio (R _S ≤ 10 kΩ) T _{amb} = 25 °C T _{min} ≤ T _{amb} ≤ T _{max}	80 80	86		70 70	86		dB
	I _{OS}	Output Short-circuit Current T _{amb} = 25 °C T _{min} ≤ T _{amb} ≤ T _{max}	10 10	40	60 60	10 10	40	60 60
± V _{OPP}	Output Voltage Swing T _{amb} = 25 °C R _L ≥ 2 kΩ	11	12		11	12		V
	R _L ≥ 10 kΩ	12	13.5		12	13.5		
	T _{min} ≤ T _{amb} ≤ T _{max} R _L ≥ 2 kΩ	11			11			
	R _L ≥ 10 kΩ	12			12			
S _{VO}	Slew-rate (V _I = 10 V, R _L = 2 kΩ C _L ≤ 100 pF, T _{amb} = 25 °C, unity gain)	12	16		8	16		V/μs
t _r	Rise Time (V _I = 20 mV, R _L = 2 kΩ C _L = 100 pF, T _{amb} = 25 °C, unity gain)		0.1			0.1		μs

* The input bias currents are junction leakage currents which approximately double for every 10 °C increase in the junction temperature.


ELECTRICAL CHARACTERISTICS (continued)

Symbol	Parameter	TL071M, I, BI TL071BC, AC			TL071C			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	
K_{OV}	Overshoot ($V_I = 20$ mV, $R_L = 2$ k Ω $C_L \leq 100$ pF, $T_{amb} = 25$ °C, unity gain)		10			10		%
GBP	Gain Bandwidth Product ($f = 100$ kHz, $T_{amb} = 25$ °C $V_{IN} = 10$ mV, $R_L = 2$ k Ω , $C_L = 100$ pF) TL071BI, BC	2.5 3.3	4.0 4.0	5.0 5.0	2.5	4.0	5.0	MHz
R_i	Input Resistance ($T_{amb} = 25$ °C)		10^{12}			10^{12}		Ω
THD	Total Harmonic Distortion ($f = 1$ kHz, $A_V = 20$ dB, $R_L = 2$ k Ω $C_L \leq 100$ pF, $T_{amb} = 25$ °C, $V_O = 2$ V _{PP})		0.01			0.01		%
V_n	Equivalent Input Noise Voltage ($f = 1$ kHz, $R_g = 100$ Ω)		15			15		nV/ \sqrt{Hz}
ϕ_m	Phase Margin		45			45		Degrees


TYPICAL CHARACTERISTICS




TYPICAL CHARACTERISTICS (continued)




E88TL071-04




E88TL071-05




E88TL071-06



E88TL071-07




E88TL071-08




E88TL071-09


TYPICAL CHARACTERISTICS (continued)




E88TL071-10




E88TL071-11




E88TL071-12



E88TL071-13




E88TL071-14




E88TL071-15

TYPICAL CHARACTERISTICS (continued)




E88TL071-16



E88TL071-17


PARAMETER MEASUREMENT INFORMATION

Figure 1 : Voltage follower.



E88TL071-20


Figure 2 : Gain-of-10 inverting amplifier.



E88TL071-21


TYPICAL APPLICATIONS

(0.5 Hz) SQUARE WAVE OSCILLATOR



E88TL071-18


HIGH Q NOTCH FILTER




E88TL071-19

PACKAGE MECHANICAL DATA


8 PINS – PLASTIC MICROPACKAGE (SO)




8 PINS – PLASTIC DIP



TO-99 – METAL CAN




20 PINS – TRICECOP (LCC)



LOW NOISE J-FET INPUT DUAL OP-AMPs

- LOW POWER CONSUMPTION
- WIDE COMMON-MODE AND DIFFERENTIAL VOLTAGE RANGE
- LOW INPUT BIAS AND OFFSET CURRENT
- LOW NOISE $V_n = 18 \text{ nV} / \sqrt{\text{Hz}}$ (typ)
- OUTPUT SHORT-CIRCUIT PROTECTION
- HIGH INPUT IMPEDANCE J-FET INPUT STAGE
- LOW HARMONIC DISTORTION : 0.01 % (typ)
- INTERNAL FREQUENCY COMPENSATION
- LATCH UP FREE OPERATION
- HIGH SLEW RATE : 13 V/ μs (typ)



DESCRIPTION

The TL072, TL072A and TL072B are high speed J-FET input dual operational amplifiers incorporating well matched, high voltage J-FET and bipolar transistors in a monolithic integrated circuit.

The devices feature high slew rates, low input bias and offset currents, and low offset voltage temperature coefficient.


ORDER CODES

Part Number	Temperature Range	Package			
		N	H	D	GC
TL072M	- 55 °C to + 125 °C		•		•
TL072I	- 40 °C to + 105 °C	•		•	
TL072C	0 °C to + 70 °C	•		•	
TL072AC	0 °C to + 70 °C	•		•	
TL072BC	0 °C to + 70 °C	•		•	

Note : Hi-Rel Versions Available
Examples : TL072 MH, TL072 CN


PIN CONNECTIONS (Top views)

DIP8
SO8




- 1 - Output
- 2 - Inverting input
- 3 - Non-inverting input
- 4 - V_{CC}

TO-99



- 5 - Non-inverting input
- 6 - Inverting input
- 7 - Output
- 8 - V_{CC}

LCC20




MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V_{CC}	Supply Voltage (note 1)	± 18	V
V_I	Input Voltage (note 3)	± 15	V
V_{CC}	Diff Input Voltage (note 2)	± 30	V
P_{Tot}	Power Dissipation	680	mW
	Output Short-circuit Duration (note 4)	Indefinite	
T_{oper}	Operating Free-air Temperature Range	TL072C, AC, BC TL072I, BI TL072M	0 to 70 - 40 to 105 - 55 to 125
T_{stg}	Storage Temperature Range		- 65 to 150

- Notes :**
1. All voltage values, except differential voltage, are with respect to the zero reference level (ground) of the supply voltages where the zero reference level is the midpoint between V_{CC} and V_{CC} .
 2. Differential voltages are at the non-inverting input terminal with respect to the inverting input terminal.
 3. The magnitude of the input voltage must never exceed the magnitude of the supply voltage or 15 volts, whichever is less
 4. The output may be shorted to ground or to either supply. Temperature and /or supply voltages must be limited to ensure that the dissipation rating is not exceeded.

SCHEMATIC DIAGRAM



Case	Balance	Inverting Input	Non-inverting Input	V_{CC}	V_{CC}	Output	N.C.
DIP8 SO8 TO-99	1, 5	2	3	4	7	6	8
LCC20	2, 12	5	7	10	17	15	*

* LCC20 : Other pins are not connected.

ELECTRICAL CHARACTERISTICS

V_{CC} = ± 15 V (unless otherwise specified)

TL072M : - 55 °C ≤ T_{amb} ≤ + 125 °C

TL072I, BI : - 40 °C ≤ T_{amb} ≤ + 105 °C

TL072C, AC, BC : 0 °C ≤ T_{amb} ≤ + 70 °C


Symbol	Parameter	TL072M, I, BI TL072BC, AC			TL072C			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	
V _{io}	Input Offset Voltage T _{amb} = 25 °C (R _S ≤ 10 kΩ) TL072BI, BC T _{min} ≤ T _{amb} ≤ T _{max} TL072BI, BC		3 1	5 3 9 5		3	8 13	mV
DV _{io}	Input Offset Voltage Drift		10			10		μV/°C
I _{io}	Input Offset Current * T _{amb} = 25 °C T _{min} ≤ T _{amb} ≤ T _{max}		5	50 4		5	50 4	pA nA
I _{ib}	Input Bias Current * T _{amb} = 25 °C T _{min} ≤ T _{amb} ≤ T _{max}		20	200 20		20	200 20	pA nA
A _{vd}	Large Signal Voltage Gain (R _L ≥ 2 kΩ, V _o = ± 10 V) T _{amb} = 25 °C T _{min} ≤ T _{amb} ≤ T _{max}	50 25	200		50 25	200		V/mV
SVR	Supply Voltage Rejection Ratio (R _S ≤ 10 kΩ) T _{amb} = 25 °C T _{min} ≤ T _{amb} ≤ T _{max}	80 80	86		80 80	86		dB
I _{cc}	Supply Current, per Amp, no Load T _{amb} = 25 °C T _{min} ≤ T _{amb} ≤ T _{max}		1.4	2.5 2.5		1.4	2.5 2.5	mA
V _i	Input Voltage Range	- 11		+ 11	- 11		+ 11	V
CMR	Common Mode Rejection Ratio (R _S ≤ 10 kΩ) T _{amb} = 25 °C T _{min} ≤ T _{amb} ≤ T _{max}	80 80	86		70 70	86		dB
I _{os}	Output Short-circuit Current T _{amb} = 25 °C T _{min} ≤ T _{amb} ≤ T _{max}	10 10	40	60 60	10 10	40	60 60	mA
± V _{opp}	Output Voltage Swing T _{amb} = 25 °C R _L ≥ 2 kΩ R _L ≥ 10 kΩ T _{min} ≤ T _{amb} ≤ T _{max} R _L ≥ 2 kΩ R _L ≥ 10 kΩ	11 12 11 12	12 13.5		11 12 11 12	12 13.5		V
S _{vo}	Slew-rate (V _i = 10 V, R _L = 2 kΩ) C _L ≤ 100 pF, T _{amb} = 25 °C, unity gain)	12	16		8	16		V/μs
t _r	Rise Time (V _i = 20 mV, R _L = 2 kΩ) C _L = 100 pF, T _{amb} = 25 °C, unity gain)		0.1			0.1		μs

* The input bias currents are junction leakage currents wich approximately double for every 10 °C increase in the junction temperature.


ELECTRICAL CHARACTERISTICS (continued)

Symbol	Parameter	TL072M, I, BI TL072BC, AC			TL072C			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	
K_{ov}	Overshoot ($V_i = 20$ mV, $R_L = 2$ k Ω $C_L \leq 100$ pF, $T_{amb} = 25$ °C, unity gain)		10			10		%
GBP	Gain Bandwidth Product ($f = 100$ kHz, $T_{amb} = 25$ °C $V_{in} = 10$ mV, $R_L = 2$ k Ω , $C_L = 100$ pF) TL082BI, BC	2.5 3.3	4.0 4.0	5.0 5.0	2.5	4.0	5.0	MHz
R_i	Input Resistance ($T_{amb} = 25$ °C)		10^{12}			10^{12}		Ω
THD	Total Harmonic Distortion ($f = 1$ kHz, $A_v = 20$ dB, $R_L = 2$ k Ω $C_L \leq 100$ pF, $T_{amb} = 25$ °C, $V_o = 2$ V $_{pp}$)		0.01			0.01		%
V_n	Equivalent Input Noise Voltage ($f = 1$ kHz, $R_g = 100$ Ω)		15			15		nV/ \sqrt{Hz}
ϕ_m	Phase Margin		45			45		Degrees
V_{o1}/V_{o2}	Channel Separation $A_{vd} = 100$, $T_{amb} = 25$ °C		120			120		dB

TYPICAL CHARACTERISTICS




E88TL072-02




E88TL072-03


TYPICAL CHARACTERISTICS (continued)




E88TL072-04




E88TL072-05




E88TL072-06



E88TL072-07




E88TL072-08




E88TL072-09


TYPICAL CHARACTERISTICS (continued)




E88TL072-10




E88TL072-11




E88TL072-12



E88TL072-13




E88TL072-14




E88TL072-15

TYPICAL CHARACTERISTICS (continued)




E88TL072-16



E88TL072-17


PARAMETER MEASUREMENT INFORMATION

Figure 1 : Voltage follower.




E88TL072-19

Figure 2 : Gain-of-10 inverting amplifier.



E88TL072-20

TYPICAL APPLICATION




E88TL072-18


* These resistor values may be adjusted for a symmetrical output.

PACKAGE MECHANICAL DATA


8 PINS – PLASTIC DIP




8 PINS – PLASTIC MICROPACKAGE (SO)



T0-99 – METAL CAN




20 PINS – TRICECOP (LCC)



LOW NOISE J-FET INPUT QUAD OP-AMPS

- LOW POWER CONSUMPTION
- WIDE COMMON-MODE AND DIFFERENTIAL VOLTAGE RANGE
- LOW INPUT BIAS AND OFFSET CURRENT
- LOW NOISE $V_n = 18 \text{ nV} / \sqrt{\text{Hz}}$ (typ)
- OUTPUT SHORT-CIRCUIT PROTECTION
- HIGH INPUT IMPEDANCE J-FET INPUT STAGE
- LOW HARMONIC DISTORTION : 0.01 % (typ)
- INTERNAL FREQUENCY COMPENSATION
- LATCH UP FREE OPERATION
- HIGH SLEW RATE : 13 V/ μs (typ.)



DESCRIPTION

The TL074, TL074A and TL074B are high speed J-FET input quad operational amplifiers incorporating well matched, high voltage J-FET and bipolar transistors in a monolithic integrated circuit.

The devices feature high slew rates, low input bias and offset currents, and low offset voltage temperature coefficient.

ORDER CODES


Part Number	Temperature Range	Package			
		N	J	D	GC
TL074M	- 55 °C to + 125 °C		•		•
TL074I	- 40 °C to + 105 °C	•		•	
TL074C	0 °C to + 70 °C	•		•	
TL074AC	0 °C to + 70 °C	•		•	
TL074BC	0 °C to + 70 °C	•		•	

Note : Hi-Rel Versions Available
Examples : TL074 MJ, TL074 IN


PIN CONNECTIONS (Top views)

**DIP14
CERDIP14
SO14**

- 1 - Output 1
- 2 - Inverting input 1
- 3 - Non-inverting input 1
- 4 - V_{cc}
- 5 - Non-inverting input 2
- 6 - Inverting input 2
- 7 - Output 2
- 8 - Output 3
- 9 - Inverting input 3
- 10 - Non-inverting input 3
- 11 - V_{cc}
- 12 - Non-inverting input 4
- 13 - Inverting input 4
- 14 - Output 4



LCC20



- 1 - NC
- 2 - Output 1
- 3 - Inverting input 1
- 4 - Non-Inverting input 1
- 5 - NC


- 6 - V_{cc}
- 7 - NC
- 8 - Non-inverting input 2
- 9 - Inverting input 2
- 10 - Output 2
- 11 - NC
- 12 - Output 3
- 13 - Inverting input 3
- 14 - Non-inverting input 3
- 15 - NC
- 16 - V_{cc}
- 17 - NC
- 18 - Non-inverting input 4
- 19 - Inverting input 4
- 20 - Output 4

MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V_{CC}	Supply Voltage (note 1)	± 18	V
V_I	Input Voltage (note 3)	± 15	V
V_{ID}	Diff. Input Voltage (note 2)	± 30	V
P_{tot}	Power Dissipation	680	mW
	Output Short-circuit Duration (note 4)	Indefinite	
T_{oper}	Operating Free-air Temperature Range	TL074C, AC, BC TL074I, BI TL074M	0 to 70 - 40 to 105 - 55 to 125
T_{stg}	Storage Temperature Range		- 65 to 150

- Notes :**
1. All voltage values, except differential voltages, are with respect to the zero reference level (ground) of the supply voltages where the zero reference level is the midpoint between V_{CC} and V_{CC} .
 2. Differential voltages are at the non-inverting input terminal with respect to the inverting input terminal.
 3. The magnitude of the input voltage must never exceed the magnitude of the supply voltage or 15 volts, whichever is less.
 4. The output may be shorted to ground or to either supply. Temperature and /or supply voltages must be limited to ensure that the dissipation rating is not exceeded.

SCHEMATIC DIAGRAM



Case	Outputs	Inverting Inputs	Non-inverting Inputs	V_{CC}	V_{CC}	N.C.
DIP14 CERDIP14 SO14	1, 7, 8, 14	2, 6, 9, 13	3, 5, 10, 12	11	4	
LCC20	2, 10, 12, 20	3, 9, 13, 19	4, 8, 14, 18	16	6	*

* LCC20 . Other pins are not connected.

ELECTRICAL CHARACTERISTICS

V_{CC} = ± 15 V (unless otherwise specified)

TL074M : - 55 °C ≤ T_{amb} ≤ + 125 °C

TL074I, BI : - 40 °C ≤ T_{amb} ≤ + 105 °C

TL074C, AC, BC : 0 °C ≤ T_{amb} ≤ + 70 °C


Symbol	Parameter	TL074M, I, BI TL074BC, AC			TL074C			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	
V _{io}	Input Offset Voltage T _{amb} = 25 °C (R _s ≤ 10 kΩ) TL074BI, BC T _{min} ≤ T _{amb} ≤ T _{max} TL074BI, BC		3 1	5 3 9 5		3	8 13	mV
DV _{io}	Input Offset Voltage Drift		10			10		μV/°C
I _{io}	Input Offset Current * T _{amb} = 25 °C T _{min} ≤ T _{amb} ≤ T _{max}		5	50 4		5	50 4	pA nA
I _{ib}	Input Bias Current * T _{amb} = 25 °C T _{min} ≤ T _{amb} ≤ T _{max}		30	200 20		30	200 20	pA nA
A _{vd}	Large Signal Voltage Gain (R _L ≥ 2 kΩ, V _o = ± 10 V) T _{amb} = 25 °C T _{min} ≤ T _{amb} ≤ T _{max}	50 25	200		50 25	200		V/mV
SVR	Supply Voltage Rejection Ratio (R _S ≤ 10 kΩ) T _{amb} = 25 °C T _{min} ≤ T _{amb} ≤ T _{max}	80 80	86		80 80	86		dB
I _{cc}	Supply Current, per Amp, no Load T _{amb} = 25 °C T _{min} ≤ T _{amb} ≤ T _{max}		1.4	2.5 2.5		1.4	2.5 2.5	mA
V _I	Input Voltage Range	- 11		+ 11	- 11		+ 11	V
CMR	Common Mode Rejection Ratio (R _S ≤ 10 kΩ) T _{amb} = 25 °C T _{min} ≤ T _{amb} ≤ T _{max}	80 80	86		70 70	86		dB
I _{os}	Output Short-circuit Current T _{amb} = 25 °C T _{min} ≤ T _{amb} ≤ T _{max}	10 10	40	60 60	10 10	40	60 60	mA
± V _{opp}	Output Voltage Swing T _{amb} = 25 °C R _L ≥ 2 kΩ R _L ≥ 10 kΩ T _{min} ≤ T _{amb} ≤ T _{max} R _L ≥ 2 kΩ R _L ≥ 10 kΩ	11 12 11 12	12 13.5		11 12 11 12	12 13.5		V
S _{vo}	Slew-rate (V _I = 10 V, R _L = 2 kΩ C _L ≤ 100 pF, T _{amb} = 25 °C, unity gain)	12	16		8	16		V/μs
t _r	Rise Time (V _I = 20 mV, R _L = 2 kΩ C _L = 100 pF, T _{amb} = 25 °C, unity gain)		0.1			0.1		μs

* The input bias currents are junction leakage currents which approximately double for every 10 °C increase in the junction temperature


ELECTRICAL CHARACTERISTICS (continued)

Symbol	Parameter	TL074M, I, BI TL074BC, AC			TL074C			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	
K_{ov}	Overshoot ($V_i = 20$ mV, $R_L = 2$ k Ω $C_L \leq 100$ pF, $T_{amb} = 25$ °C, unity gain)		10			10		%
GBP	Gain Bandwidth Product ($f = 100$ kHz, $T_{amb} = 25$ °C $V_{in} = 10$ mV, $R_L = 2$ k Ω , $C_L = 100$ pF) TL074BI, BC	2.5 3.3	4.0 4.0	5.0 5.0	2.5	4.0	5.0	MHz
R_i	Input Resistance ($T_{amb} = 25$ °C)		10^{12}			10^{12}		Ω
THD	Total Harmonic Distortion ($f = 1$ kHz, $A_V = 20$ dB, $R_L = 2$ k Ω $C_L \leq 100$ pF, $T_{amb} = 25$ °C, $V_o = 2$ V _{pp})		0.01			0.01		%
V_n	Equivalent Input Noise Voltage ($f = 1$ kHz, $R_g = 100$ Ω)		15			15		nV/ \sqrt{Hz}
ϕ_m	Phase Margin		45			45		Degrees
V_{O1}/V_{O2}	Channel Separation $A_{vd} = 100$, $T_{amb} = 25$ °C		120			120		dB

TYPICAL CHARACTERISTICS




E88TL074-02




E88TL074-03


TYPICAL CHARACTERISTICS (continued)




E88TL074-04




E88TL074-05




E88TL074-06



E88TL074-07




E88TL074-08




E88TL074-09


TYPICAL CHARACTERISTICS (continued)




E88TL074-10




E88TL074-11




E88TL074-12



E88TL074-13




E88TL074-14




E88TL074-15

TYPICAL CHARACTERISTICS (continued)




E88TL074-16



E88TL074-17


PARAMETER MEASUREMENT INFORMATION

Figure 1 : Voltage follower.





E88TL074-18

Figure 2 : Gain-of-10 inverting amplifier.




E88TL074-19

TYPICAL APPLICATIONS




OUTPUT A



E88TL074-23

OUTPUT B




E88TL074-22

2 kHz / div
SECOND ORDER BANDPASS FILTER
 $f_0 = 100 \text{ kHz}; Q = 69; \text{Gain} = 16$


2 kHz / div
CASCADED BANDPASS FILTER
 $f_0 = 100 \text{ kHz}; Q = 30; \text{Gain} = 4$

PACKAGE MECHANICAL DATA


14 PINS – PLASTIC DIP OR CERDIP



14 PINS – PLASTIC MICROPACKAGE (SO)




20 PINS – TRICECOP (LCC)



J-FET INPUT SINGLE OP-AMPS

- LOW POWER CONSUMPTION
- WIDE COMMON-MODE AND DIFFERENTIAL VOLTAGE RANGE
- LOW INPUT BIAS AND OFFSET CURRENT
- OUTPUT SHORT-CIRCUIT PROTECTION
- HIGH INPUT IMPEDANCE J-FET INPUT STAGE
- INTERNAL FREQUENCY COMPENSATION
- LATCH UP FREE OPERATION
- HIGH SLEW RATE : 13 V/μs (typ)



DESCRIPTION


The TL081, TL081A and TL081C are high speed J-FET input single operational amplifiers incorporating well matched, high voltage J-FET and bipolar transistors in a monolithic integrated circuit.

The devices feature high slew rates, low input bias and offset current, and low offset voltage temperature coefficient.

ORDER CODES

Part Number	Temperature Range	Package			
		N	H	D	GC
TL082M	- 55 °C to + 125 °C		•		•
TL082I	- 40 °C to + 105 °C	•		•	•
TL082C	0 °C to + 70 °C	•		•	•
TL082AC	0 °C to + 70 °C	•		•	•
TL082BC	0 °C to + 70 °C	•		•	•

Note : Hi-Rel Versions Available
Examples : TL082CD, TL082MGC, TL082IN




MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V _{CC}	Supply Voltage (note 1)	± 18	V
V _I	Input Voltage (note 3)	± 15	V
V _{ID}	Differential Input Voltage (note 2)	± 30	V
P _{tot}	Power Dissipation	680	mW
	Output Short-circuit Duration (note 4)	Indefinite	
T _{oper}	Operating Free Air Temperature Range	TL082C, AC, BC TL082I, BI TL082M 0 to + 70 - 40 to + 105 - 55 to + 125	°C
T _{stg}	Storage Temperature Range	- 65 to + 150	°C

- Notes :
1. All voltage values, except differential voltage, are with respect to the zero reference level (ground) of the supply voltages where the zero reference level is the midpoint between V_{CC} and V_{CC}.
 2. Differential voltages are at the non-inverting input terminal with respect to the inverting input terminal.
 3. The magnitude of the input voltage must never exceed the magnitude of the supply voltage or 15 volts, whichever is less.
 4. The output may be shorted to ground or to either supply. Temperature and /or supply voltages must be limited to ensure that the dissipation rating is not exceeded.

SCHEMATIC DIAGRAM



Case	Balance	Inverting Input	Non-inverting Input	Output	V _{CC}	V _{CC}	N.C.
DIP8 SO8 TO-99	1, 5	2	3	6	7	4	8
LCC20	2, 12	5	7	15	17	10	*

* LCC20 : Other pins are not connected.

ELECTRICAL CHARACTERISTICS

V_{CC} = ± 15 V (unless otherwise specified)

TL081M : - 55 °C ≤ T_{amb} ≤ + 125 °C

TL081I, BI : - 40 °C ≤ T_{amb} ≤ + 105 °C

TL081C, AC, BC: 0 °C ≤ T_{amb} ≤ + 70 °C


Symbol	Parameter	TL082M, I, BI TL082BC, AC			TL082C			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	
V _{IO}	Input Offset Voltage T _{amb} = 25 °C (R _S ≤ 10 kΩ) TL082BI, BC T _{min} ≤ T _{amb} ≤ T _{max} TL082BI, BC		3 1	5 3 9 5		3 8		mV
DV _{IO}	Input Offset Voltage Drift		10			10		μV/°C
I _{IO}	Input Offset Current * T _{amb} = 25 °C T _{min} ≤ T _{amb} ≤ T _{max}		5	50 4		5 50 4		pA nA
I _{IB}	Input Bias Current * T _{amb} = 25 °C T _{min} ≤ T _{amb} ≤ + 70 °C		20	200 20		20 200 20		pA nA
A _{VD}	Large Signal Voltage Gain (R _L ≥ 2 kΩ, V _O = ± 10 V) T _{amb} = 25 °C T _{min} ≤ T _{amb} ≤ T _{max}	50 25	200		50 25	200		V/mV
SVR	Supply Voltage Rejection Ratio (R _S ≤ 10 kΩ) T _{amb} = 25 °C T _{min} ≤ T _{amb} ≤ T _{max}	80 80	86		80 80	86		dB
I _{CC}	Supply Current, per Amp, no Load T _{amb} = 25 °C T _{min} ≤ T _{amb} ≤ T _{max}		1.4	2.5 2.5		1.4 2.5 2.5		mA
V _I	Input Voltage Range	- 11		+ 11	- 11		+ 11	V
CMR	Common Mode Rejection Ratio (R _S ≤ 10 kΩ) T _{amb} = 25 °C T _{min} ≤ T _{amb} ≤ T _{max}	80 80	86		70 70	86		dB
I _{OS}	Output Short-circuit Current T _{amb} = 25 °C T _{min} ≤ T _{amb} ≤ T _{max}	10 10	40	60 60	10 10	40 60 60		mA
± V _{OPP}	Output Voltage Swing T _{amb} = 25 °C R _L ≥ 2 kΩ R _L ≥ 10 kΩ T _{min} ≤ T _{amb} ≤ T _{max} R _L ≥ 2 kΩ R _L ≥ 10 kΩ	11 12 11 12	12 13.5		11 12 11 12	12 13.5		V
S _{VO}	Slew-rate (V _I = 10 V, R _L = 2 kΩ C _L ≤ 100 pF, T _{amb} = 25 °C, unity gain)	12	16		8	16		V/μs
t _r	Rise Time (V _I = 20 mV, R _L = 2 kΩ C _L = 100 pF, T _{amb} = 25 °C, unity gain)		0.1			0.1*		μs

* The input bias currents are junction leakage currents which approximately double for every 10 °C increase in the junction temperature.


ELECTRICAL CHARACTERISTICS (continued)

Symbol	Parameter	TL082M, I, BI TL082BC, AC			TL082C			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	
K_{OV}	Overshoot ($V_I = 20$ mV, $R_L = 2$ k Ω $C_L \leq 100$ pF, $T_{amb} = 25$ °C, unity gain)		10			10		%
GBP	Gain Bandwidth Product ($f = 100$ kHz, $T_{amb} = 25$ °C $V_{IN} = 10$ mV, $R_L = 2$ k Ω , $C_L = 100$ pF) TL082BI, BC	2.5 3.3	4.0 4.0	5.0 5.0	2.5	4.0	5.0	MHz
R_i	Input Resistance ($T_{amb} = 25$ °C)		10^{12}			10^{12}		Ω
THD	Total Harmonic Distortion ($f = 1$ kHz, $A_V = 20$ dB, $R_L = 2$ k Ω $C_L \leq 100$ pF, $T_{amb} = 25$ °C, $V_O = 2$ V _{PP})		0.01			0.01		%
V_n	Equivalent Input Noise Voltage ($f = 1$ kHz, $R_g = 100$ Ω)		15			15		nV/ \sqrt{Hz}
ϕ_m	Phase Margin		45			45		Degrees
V_{O1} / V_{O2}	Channel Separation $A_{vd} = 100$, $T_{amb} = 25$ °C		120			120		dB

TYPICAL CHARACTERISTICS




E88TL071-02




E88TL071-03


TYPICAL CHARACTERISTICS (continued)




E88TL071-04




E88TL071-05




E88TL071-06



E88TL071-07




E88TL071-08




E88TL071-09


TYPICAL CHARACTERISTICS (continued)




E88TL071-10




E88TL071-11




E88TL071-12



E88TL081-02






E88TL071-13



E88TL071-14

TYPICAL CHARACTERISTICS (continued)



PARAMETER MEASUREMENT INFORMATION

Figure 1 : Voltage follower.







Figure 2 : Gain-of-10 inverting amplifier.




TYPICAL APPLICATIONS




PACKAGE MECHANICAL DATA


8 PINS – PLASTIC DIP




8 PINS – PLASTIC MICROPACKAGE (SO)



20 PINS – TRICECOP (LCC)




TO-99 – METAL CAN



J-FET INPUT DUAL OP-AMPS

- LOW POWER CONSUMPTION
- WIDE COMMON-MODE AND DIFFERENTIAL VOLTAGE RANGE
- LOW INPUT BIAS AND OFFSET CURRENT
- OUTPUT SHORT-CIRCUIT PROTECTION
- HIGH INPUT IMPEDANCE J-FET INPUT STAGE
- INTERNAL FREQUENCY COMPENSATION
- LATCH UP FREE OPERATION
- HIGH SLEW RATE : 13 V/ μ s (typ)



DESCRIPTION

The TL082, TL082A and TL082B are high speed J-FET input dual operational amplifiers incorporating well matched, high voltage J-FET and bipolar transistors in a monolithic integrated circuit.


The devices feature high slew rates, low input bias and offset current, and low offset voltage temperature coefficient.

ORDER CODES


Part Number	Temperature Range	Package			
		N	H	D	GC
TL082M	- 55 °C to + 125 °C		•		•
TL082I	- 40 °C to + 105 °C	•		•	
TL082C	0 °C to + 70 °C	•		•	
TL082AC	0 °C to + 70 °C	•		•	
TL082BC	0 °C to + 70 °C	•		•	

Note : Hi-Rel Versions Available
Examples : TL082CD, TL082MGC, TL082IN


PIN CONNECTIONS (Top views)

**DIP8
SO8**
TO-99
LCC20


- 1 - Output (1)
- 2 - Inverting input (1)
- 3 - Non-inverting input (1)
- 4 - V_{CC}



- 5 - Non-inverting input (2)
- 6 - Inverting input (2)
- 7 - Output (2)
- 8 - V_{CC}




MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V _{CC}	Supply Voltage (note 1)	± 18	V
V _I	Input Voltage (note 3)	± 15	V
V _{ID}	Differential Input Voltage (note 2)	± 30	V
P _{tot}	Power Dissipation	680	mW
	Output Short-circuit Duration (note 4)	Indefinite	
T _{oper}	Operating Free Air Temperature Range	TL082C, AC, BC TL082I, BI TL082M 0 to + 70 - 40 to + 105 - 55 to + 125	°C
T _{stg}	Storage Temperature Range	- 65 to + 150	°C

- Notes :
1. All voltage values, except differential voltage, are with respect to the zero reference level (ground) of the supply voltages where the zero reference level is the midpoint between V_{CC} and V_{CC}.
 2. Differential voltages are at the non-inverting input terminal with respect to the inverting input terminal.
 3. The magnitude of the input voltage must never exceed the magnitude of the supply voltage or 15 volts, whichever is less.
 4. The output may be shorted to ground or to either supply. Temperature and /or supply voltages must be limited to ensure that the dissipation rating is not exceeded.

SCHEMATIC DIAGRAM



Case	Outputs	Inverting Inputs	Non-inverting Inputs	V _{CC}	V _{CC}	N.C.
DIP8 SO8 TO-99	1, 7	3, 5	2, 6	4	8	
LCC20	2, 17	7, 12	5, 15	10	20	*

* LCC20 : Other pins are not connected.

ELECTRICAL CHARACTERISTICS

V_{CC} = ± 15 V (unless otherwise specified)

TL082M : - 55 °C ≤ T_{amb} ≤ + 125 °C

TL082I, BI : - 40 °C ≤ T_{amb} ≤ + 105 °C

TL082C, AC, BC : 0 °C ≤ T_{amb} ≤ + 70 °C


Symbol	Parameter	TL082M, I, BI TL082BC, AC			TL082C			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	
V _{IO}	Input Offset Voltage T _{amb} = 25 °C (R _S ≤ 10 kΩ) TL082BI, BC T _{min} ≤ T _{amb} ≤ T _{max} TL082BI, BC		3 1	5 3 9 5		3	8 13	mV
DV _{IO}	Input Offset Voltage Drift		10			10		μV/°C
I _{IO}	Input Offset Current * T _{amb} = 25 °C T _{min} ≤ T _{amb} ≤ T _{max}		5	50 4		5	50 4	pA nA
I _{IB}	Input Bias Current * T _{amb} = 25 °C T _{min} ≤ T _{amb} ≤ + 70 °C		20	200 20		20	200 20	pA nA
A _{VD}	Large Signal Voltage Gain (R _L ≥ 2 kΩ, V _O = ± 10 V) T _{amb} = 25 °C T _{min} ≤ T _{amb} ≤ T _{max}	50 25	200		50 25	200		V/mV
SVR	Supply Voltage Rejection Ratio (R _S ≤ 10 kΩ) T _{amb} = 25 °C T _{min} ≤ T _{amb} ≤ T _{max}	80 80	86		80 80	86		dB
I _{CC}	Supply Current, per Amp, no Load T _{amb} = 25 °C T _{min} ≤ T _{amb} ≤ T _{max}		1.4	2.5 2.5		1.4	2.5 2.5	mA
V _I	Input Voltage Range	- 11		+ 11	- 11		+ 11	V
CMR	Common Mode Rejection Ratio (R _S ≤ 10 kΩ) T _{amb} = 25 °C T _{min} ≤ T _{amb} ≤ T _{max}	80 80	86		70 70	86		dB
I _{OS}	Output Short-circuit Current T _{amb} = 25 °C T _{min} ≤ T _{amb} ≤ T _{max}	10 10	40	60 60	10 10	40	60 60	mA
± V _{OPP}	Output Voltage Swing T _{amb} = 25 °C R _L ≥ 2 kΩ R _L ≥ 10 kΩ T _{min} ≤ T _{amb} ≤ T _{max} R _L ≥ 2 kΩ R _L ≥ 10 kΩ		11 12 11 12	12 13.5		11 12 11 12	12 13.5	V
S _{VO}	Slew-rate (V _I = 10 V, R _L = 2 kΩ C _L ≤ 100 pF, T _{amb} = 25 °C, unity gain)	12	16		8	16		V/μs
t _r	Rise Time (V _I = 20 mV, R _L = 2 kΩ C _L = 100 pF, T _{amb} = 25 °C, unity gain)		0.1			0.1		μs

* The input bias currents are junction leakage currents which approximately double for every 10 °C increase in the junction temperature


ELECTRICAL CHARACTERISTICS (continued)

Symbol	Parameter	TL082M, I, BI TL082BC, AC			TL082C			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	
K_{OV}	Overshoot ($V_I = 20$ mV, $R_L = 2$ k Ω $C_L \leq 100$ pF, $T_{amb} = 25$ °C, unity gain)		10			10		%
GBP	Gain Bandwidth Product ($f = 100$ kHz, $T_{amb} = 25$ °C $V_{IN} = 10$ mV, $R_L = 2$ k Ω , $C_L = 100$ pF) TL082BI, BC	2.5 3.3	4.0 4.0	5.0 5.0	2.5	4.0	5.0	MHz
R_i	Input Resistance ($T_{amb} = 25$ °C)		10^{12}			10^{12}		Ω
THD	Total Harmonic Distortion ($f = 1$ kHz, $A_V = 20$ dB, $R_L = 2$ k Ω $C_L \leq 100$ pF, $T_{amb} = 25$ °C, $V_O = 2$ V _{PP})		0.01			0.01		%
V_n	Equivalent Input Noise Voltage ($f = 1$ kHz, $R_g = 100$ Ω)		15			15		nV/ \sqrt{Hz}
ϕ_m	Phase Margin		45			45		Degrees
V_{O1} / V_{O2}	Channel Separation $A_{vd} = 100$, $T_{amb} = 25$ °C		120			120		dB


TYPICAL CHARACTERISTICS




E88TL072-02




E88TL072-03




E88TL072-04



E88TL072-05




E88TL072-06




E88TL072-07


TYPICAL CHARACTERISTICS (continued)




E88TL072-08




E88TL072-09




E88TL072-10



E88TL072-11




E88TL072-12




E88TL082-02


TYPICAL CHARACTERISTICS (continued)




E88TL072-13




E88TL072-14



E88TL072-15



E88TL072-16



E88TL072-17

PARAMETER MEASUREMENT INFORMATION

Figure 1 : Voltage follower.






Figure 2 : Gain-of-10 inverting amplifier.




TYPICAL APPLICATION




PACKAGE MECHANICAL DATA


8 PINS - PLASTIC MICROPACKAGE (SO)




8 PINS - PLASTIC DIP



20 PINS - TRICECOP (LCC)




TO-99 - METAL CAN



J-FET INPUT QUAD OP-AMPs

- LOW POWER CONSUMPTION
- WIDE COMMON-MODE AND DIFFERENTIAL VOLTAGE RANGE
- LOW INPUT BIAS AND OFFSET CURRENT
- OUTPUT SHORT-CIRCUIT PROTECTION
- HIGH INPUT IMPEDANCE J-FET INPUT STAGE
- INTERNAL FREQUENCY COMPENSATION
- LATCH UP FREE OPERATION
- HIGH SLEW RATE : 13 V/ μ s (typ)



DESCRIPTION

The TL084, TL084A and TL084B are high speed J-FET input quad operational amplifiers incorporating well matched, high voltage J-FET and bipolar transistors in a monolithic integrated circuit.

The devices feature high slew rates, low input bias and offset currents, and low offset voltage temperature coefficient.

ORDER CODES

Part Number	Temperature Range	Package			
		N	J	D	GC
TL084M	- 55 °C to + 125 °C		•		•
TL084I	- 40 °C to + 105 °C	•		•	
TL084C	0 °C to + 70 °C	•		•	
TL084AC	0 °C to + 70 °C	•		•	
TL084BC	0 °C to + 70 °C	•		•	


Note : Hi-Rel Versions Available
Examples : TL084MGC, TL084CN, TL084CD

PIN CONNECTIONS (Top views)

DIP14
CERDIP14
SO14

LCC20

- 1 - Output 1
- 2 - Inverting input 1
- 3 - Non-inverting input 1
- 4 - V_{CC}
- 5 - Non-inverting input 2
- 6 - Inverting input 2
- 7 - Output 2
- 8 - Output 3
- 9 - Inverting input 3
- 10 - Non-inverting input 3
- 11 - V_{CC}
- 12 - Non-inverting input 4
- 13 - Inverting input 4
- 14 - Output 4




- 4
 - 3
 - 2
 - 1
 - 20
 - 19
 - 18
 - 17
 - 16
 - 15
 - 14
 - 13
 - 12
 - 11
 - 10
 - 9
 - 8
 - 7
 - 6
 - 5
- 6 - V_{CC}
 - 7 - NC
 - 8 - Non-inverting input 2
 - 9 - Inverting input 2
 - 10 - Output 2
 - 11 - NC
 - 12 - Output 3
 - 13 - Inverting input 3
 - 14 - Non-inverting input 3
 - 15 - NC
 - 16 - V_{CC}
 - 17 - NC
 - 18 - Non-inverting input 4
 - 19 - Inverting input 4
 - 20 - Output 4
- 1 - NC
 - 2 - Output 1
 - 3 - Inverting input 1
 - 4 - Non-inverting input 1
 - 5 - NC

MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V_{CC}	Supply Voltage (note 1)	± 18	V
V_i	Input Voltage (note 3)	± 15	V
V_{ID}	Differential Input Voltage (note 2)	± 30	V
P_{tot}	Power Dissipation	680	mW
	Output Short-circuit Duration (note 4)	Indefinite	
T_{oper}	Operating Free-air Temperature Range	TL084C, AC, BC TL084I, BI TL084M	0 to 70 - 40 to 105 - 55 to 125
T_{stg}	Storage Temperature Range		- 65 to 150

- Notes :**
1. All voltage values, except differential voltage, are with respect to the zero reference level (ground) of the supply voltages where the zero reference level is the midpoint between V_{CC} and V_{CC} .
 2. Differential voltages are at the non-inverting input terminal with respect to the inverting input terminal.
 3. The magnitude of the input voltage must never exceed the magnitude of the supply voltage or 15 volts, whichever is less.
 4. The output may be shorted to ground or to either supply. Temperature and /or supply voltages must be limited to ensure that the dissipation rating is not exceeded

SCHEMATIC (each amplifier)



Case	Outputs	Inverting Inputs	Non-inverting Inputs	V_{CC-}	V_{CC+}	N.C.
DIP14 CERDIP14 SO14	1, 7, 14, 8	2, 6, 13, 9	3, 5, 12, 10	4	11	
LCC20	2, 10, 12, 20	3, 9, 13, 19	4, 8, 14, 18	6	16	*

* LCC20 : Other pins are not connected

ELECTRICAL CHARACTERISTICS

V_{CC} = ± 15 V (unless otherwise specified)

TL084M : - 55 °C ≤ T_{amb} ≤ + 125 °C

TL084I, BI : - 40 °C ≤ T_{amb} ≤ + 105 °C

TL084C, AC, BC: 0 °C ≤ T_{amb} ≤ + 70 °C


Symbol	Parameter	TL084M, I, BI TL084BC, AC			TL084C			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	
V _{io}	Input Offset Voltage T _{amb} = 25 °C (R _S ≤ 10 kΩ) TL084BI, BC T _{min} ≤ T _{amb} ≤ T _{max} TL084BI, BC		3 1	5 3 9 5		3	8 13	mV
DV _{io}	Input Offset Voltage Drift		10			10		μV/°C
I _{io}	Input Offset Current * T _{amb} = 25 °C T _{min} ≤ T _{amb} ≤ T _{max}		5	50 4		5	50 4	pA nA
I _{ib}	Input Bias Current * T _{amb} = 25 °C T _{min} ≤ T _{amb} ≤ T _{max}		30	200 20		30	200 20	pA nA
A _{vd}	Large Signal Voltage Gain (R _L > 2 kΩ, V _o = ± 10 V) T _{amb} = 25 °C T _{min} ≤ T _{amb} ≤ T _{max}	50 25	200		50 25	200		V/mV
SVR	Supply Voltage Rejection Ratio (R _S < 10 kΩ) T _{amb} = 25 °C T _{min} ≤ T _{amb} ≤ T _{max}	80 80	86		80 80	86		dB
I _{cc}	Supply Current, per Amp, no Load T _{amb} = 25 °C T _{min} ≤ T _{amb} ≤ T _{max}		1.4	2.5 2.5		1.4	2.5 2.5	mA
V _I	Input Voltage Range	- 11		+ 11	- 11		+ 11	V
CMR	Common Mode Rejection Ratio (R _S ≤ 10 kΩ) T _{amb} = 25 °C T _{min} ≤ T _{amb} ≤ T _{max}	80 80	86		70 70	86		dB
I _{os}	Output Short-circuit Current T _{amb} = 25 °C T _{min} ≤ T _{amb} ≤ T _{max}	10 10	40	60 60	10 10	40	60 60	mA
± V _{opp}	Output Voltage Swing T _{amb} = 25 °C R _L ≥ 2 kΩ R _L ≥ 10 kΩ T _{min} ≤ T _{amb} ≤ T _{max} R _L ≥ 2 kΩ R _L ≥ 10 kΩ	11 12 11 12	12 13.5		11 12 11 12	12 13.5		V
S _{vo}	Slew-rate (V _I = 10 V, R _L = 2 kΩ) C _L ≤ 100 pF, T _{amb} = 25 °C, unity gain)	12	16		8	16		V/μs
t _r	Rise Time (V _I = 20 mV, R _L = 2 kΩ) C _L = 100 pF, T _{amb} = 25 °C, unity gain)		0.1			0.1		μs

* The input bias currents are junction leakage currents which approximately double for every 10 °C increase in the junction temperature


ELECTRICAL CHARACTERISTICS

Symbol	Parameter	TL084M, I, BI TL084BC, AC			TL084C			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	
K_{ov}	Overshoot ($V_i = 20$ mV, $R_L = 2$ k Ω $C_L < 100$ pF, $T_{amb} = 25$ °C, unity gain)		10			10		%
GBP	Gain Bandwidth Product ($f = 100$ kHz, $T_{amb} = 25$ °C $V_{in} = 10$ mV, $R_L = 2$ k Ω , $C_L = 100$ pF) TL084BI, BC	2.5 3.3	4.0 4.0	5.0 5.0	2.5	4.0	5.0	MHz
R_i	Input Resistance ($T_{amb} = 25$ °C)		10^{12}			10^{12}		Ω
THD	Total Harmonic Distortion ($f = 1$ kHz, $A_v = 20$ dB, $R_L = 2$ k Ω $C_L < 100$ pF, $T_{amb} = 25$ °C, $V_o = 2$ V _{pp})		0.01			0.01		%
V_n	Equivalent Input Noise Voltage ($f = 1$ kHz, $R_g = 100$ Ω)		15			15		nV/ \sqrt{Hz}
ϕ_m	Phase Margin		45			45		Degrees
V_{O1}/V_{O2}	Channel Separation $A_{vd} = 100$, $T_{amb} = 25$ °C		120			120		dB


TYPICAL CHARACTERISTICS




E88TL074-02




E88TL074-03




E88TL074-04



E88TL074-05




E88TL074-06




E88TL074-07


TYPICAL CHARACTERISTICS (continued)




E88TL074-08




E88TL074-09




E88TL074-10



E88TL074-11




E88TL074-12




E88TL084-02


TYPICAL CHARACTERISTICS (continued)




E88TL074-13




E88TL074-14



E88TL074-15



E88TL074-16



E88TL074-17

PARAMETER MEASUREMENT INFORMATION

Figure 1 : Voltage follower.







Figure 2 : Gain-of-10 inverting amplifier.



TYPICAL APPLICATION




TYPICAL APPLICATION (continued)



E88TL074-21

OUTPUT A




E88TL074-23

2 kHz /div

SECOND ORDER BANDPASS FILTER

$f_0 = 100 \text{ kHz}; Q = 30; \text{Gain} = 4$

OUTPUT B



E88TL074-22


2 kHz /div

CASCADED BANDPASS FILTER


$f_0 = 100 \text{ kHz}; Q = 69; \text{Gain} = 16$

PACKAGE MECHANICAL DATA

14 PINS – PLASTIC DIP OR CERDIP



14 PINS – PLASTIC MICROPACKAGE (SO)



SUPPLY VOLTAGE SUPERVISORS

- POWER-ON RESET GENERATOR
- AUTOMATIC RESET GENERATION AFTER VOLTAGE DROP
- WIDE SUPPLY VOLTAGE RANGE ... 3 V TO 18 V
- PRECISION VOLTAGE SENSOR
- TEMPERATURE-COMPENSATED VOLTAGE REFERENCE
- TRUE AND COMPLEMENT RESET OUTPUTS
- EXTERNALLY ADJUSTABLE PULSE WIDTH

DESCRIPTION


The TL7700A series are monolithic integrated circuit supply voltage supervisors specifically designed for use as reset controllers in microcomputer and microprocessor systems. During power-up the device tests the supply voltage and keeps the RESET and $\overline{\text{RESET}}$ outputs active (high and low, respectively) as long as the supply voltage has not reached its nominal voltage value. Taking RESIN low has the same effect. To ensure that the microcomputer system has reset, the TL7700A then initiates an internal time delay that delays the return of the reset outputs to their inactive states. Since the time delay for most microcomputers and microproces-

sors is in the order of several machine cycles, the device internal time delay is determined by an external time delay is determined by an external capacitor connected to the C_T input (pin 3).


$$t_d = 1.3 \times 10^4 \times C_T$$

Where : C_T is in farads (F) and t_d in seconds (s). In addition, when the supply voltage drops below the nominal value, the outputs will be active until the supply voltage returns to the nominal value. An external capacitor (typically 0.1 μF) must be connected to the REF output (pin 1) to reduce the influence of fast transients in the supply voltage.

The TL7700AI series is characterized for operation from -25°C to 85°C ; the TL7700AC series is characterized from 0°C to 70°C .



BLOCK DIAGRAM



* TL7702A R1 = 0 Ω , R2 = open; TL7705A R1 = 7.8 K Ω , R2 = 10 K Ω ; TL7709A R1 = 19.7 K Ω , R2 = 10 K Ω ; TL7712A R1 = 32.7 K Ω , R2 = 10 K Ω ; TL7715A R1 = 43.4 K Ω , R2 = 10 K Ω

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V _S	Supply Voltage, V _{CC} (see note 1)	20	V
V _I	Input Voltage Range at RESIN	- 0.3 to 20	V
V _I	Input Voltage at SENSE : TL7702A (see note 2) TL7705A TL7709A TL7712A TL7715A	- 0.3 to 6 - 0.3 to 10 - 0.3 to 15 - 0.3 to 20 - 0.3 to 20	V V V V V
I _{OH}	High-level Output Current at RESET	- 30	mA
I _{OL}	Low-level Output Current at RESET	30	mA
T _{amb}	Operating Free-air Temperature Range : TL77XXAI TL77XXAC	- 25 to 85 0 to 70	°C °C
T _{stg}	Storage Temperature Range	- 65 to 150	°C


- Notes :** 1. All voltage values are with respect to the network ground terminal.
2. For the TL7700A, the voltage applied to the SENSE terminal must never exceed V_S.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min.	Max.	Unit	
V _S	Supply Voltage	3.6	18	V	
V _{IH}	High-level Input Voltage at RESIN	2		V	
V _{IL}	Low-level Input Voltage at RESIN		0.6	V	
V _I	Voltage at Sense Input	TL7702A TL7705A TL7709A TL7712A TL7715A	0 0 0 0 0	See Note 3 10 15 20 20	V
I _{OH}	High-level Output Current at RESET		- 16	mA	
I _{OL}	Low-level Output Current at RESET		16	mA	
T _{amb}	Operating Free-air Temperature Range	TL77 - AI TL77 - AC	- 25 0	85 70	°C

- Note :** 3. For proper operation of the TL7702A, the voltage applied to the SENSE terminal should not exceed V_S - 1 V or 6 V, whichever is less.

CONNECTION DIAGRAM AND ORDER CODE



Temperature Range	Plastic Minidip	S0-8
Commercial 0 to 70 °C	TL77XXACP	TL77XXACD
Industrial - 40 to 85 °C	TL77XXAIP	TL77XXAID

THERMAL DATA

R _{th J-amb}	Thermal Resistance Junction-ambient	Max.	120	°C/W
-----------------------	-------------------------------------	------	-----	------

ELECTRICAL CHARACTERISTICS these specifications unless otherwise specified, apply for :
 T_{amb} = -25 to 85 °C (TLXXAI) ; T_{amb} = 0 to 70 °C (TL77XXAC)

Symbol	Parameter	Test Conditions (1)	Min.	Typ.	Max.	Unit	
V _{OH}	High-level Output Voltage at RESET	I _{OH} = -16 mA	V _S -1.5			V	
V _{OL}	Low-Level Output Voltage at RESET	I _{OL} = 16 mA			0.4	V	
V _{ref}	Reference Voltage	T _{amb} = 25 °C	2.48	2.53	2.58	V	
V _T	Threshold Voltage at SENSE Input	V _S = 3.6 V to 18 V T _{amb} = 25 °C	TL7702A	2.48	2.53	2.58	V
			TL7705A	4.5	4.55	4.6	
			TL7709A	7.5	7.6	7.7	
			TL7712A	10.6	10.8	11.0	
			TL7715A	13.2	13.5	13.8	
V _T	Threshold Voltage at SENSE Input	V _S = 3.6 V to 18 V	TL7702A	2.45	2.53	2.58	V
			TL7705A	4.45	4.55	4.6	
			TL7709A	7.4	7.6	7.7	
			TL7712A	10.4	10.8	11.0	
			TL7715A	13.0	13.5	13.8	
V _{T+} , V _{T-}	Hysteresis (2) at SENSE Input	V _S = 3.6 V to 18 V T _{amb} = 25 °C	TL7702A		10		mV
			TL7705A		15		
			TL7709A		20		
			TL7712A		35		
			TL7715A		45		
I _I	Input Current at RESIN Input	V _I = 2.4 V to V _S			20	μA	
		V _I = 0.4 V			-100		
I _I	Input Current at SENSE Input	TL7702A V _{ref} < V _I < V _S -1.5 V		0.5	2	μA	
I _{OH}	High-level Output Current at RESET	V _O = 18 V			50	mA	
I _{OL}	Low-level Output Current at RESET	V _O = 0 V			-50		
I _S	Supply Current	All Inputs and out. open		1.8	3.3		

Notes : 1. All characteristics are measured with C = 0.1 μF from Pin 1 to GND, and with C = 0.1 μF from Pin 3 to GND.
 2. Hysteresis is the difference between the positive going input threshold voltage, V_{T+}, and the negative going input threshold voltage, V_{T-}.

SWITCHING CHARACTERISTICS

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
t_{pi}	Pulse Width at SENSE Input	$V_{ih} = V_{ityp} + 0.04 \times V_i$ $V_{il} = V_{ityp} - 0.04 \times V_i$	0.9			μs
t_{pi}	Pulse Width at \overline{RESIN} Input		0.4			μs
t_{po}	Pulse Width at Output	$C_f = 0.1 \mu F$	0.65	1.3	2.6	ms
t_{pdHL}	Propagation Delay Time from \overline{RESIN} to RESET	$C_L = 100 pF$ $V_S = 5 V$ $R_L = 4.7 K\Omega$			1	μs
$t_{r/f}$	Rise/Falltime at RESET and \overline{RESET}	$C_L = 10 pF$ $V_S = 5 V$ $R_L = 4.7 K\Omega$			1	μs

Figure 1 : Multiple Power Supply System Reset Generation.





Figure 2 : Reset Controller for μP .





CMOS SINGLE OPERATIONAL AMPLIFIERS


- OFFSET NULL CAPABILITY (by external compensation)
- SYMMETRICAL OUTPUT CURRENTS
- HIGH GAIN BANDWIDTH PRODUCT
- THE TRANSFER FUNCTION IS LINEAR
- CONSUMPTION CURRENT AND DYNAMIC PARAMETERS ARE STABLE REGARDING THE VOLTAGE POWER SUPPLY VARIATIONS
- DYNAMIC CHARACTERISTICS ADJUSTABLE BY I_{set}
- VERY LARGE I_{set} RANGE
- PIN COMPATIBLE TO SINGLE OPERATIONAL AMPLIFIER (UA776)
- STABLE AND LOW OFFSET VOLTAGE
- INTERNAL ELECTROSTATIC DISCHARGE (ESD) PROTECTION CIRCUITS
- THREE INPUT OFFSET VOLTAGE SELECTIONS : STANDARD (10 mV), A (5 mV), B (2 mV)

DESCRIPTION


The TS271 is a low cost, low power single operational amplifier designed to operate with single or dual supplies. This operational amplifier uses the SGS-THOMSON Microelectronics silicon gate LIN MOS process giving it an excellent consumption-speed ratio. This amplifier is ideally suited for low consumption applications.

The power supply is externally programmable with a resistor connected between pins 8 and 4. It allows to choose the best consumption-speed ratio and the consumption can be minimized according to the needed speed. These devices are specified for the following I_{set} current values : 1.5 μ A, 25 μ A, 130 μ A.

The input impedance is similar to the J-FET input impedance : very high input impedance and extremely low input offset and bias currents. They allow to minimize the static errors in low impedance applications.




PIN CONNECTIONS (top view)



E88TS271-01

- 1 – Offset null 1
- 2 – Inverting input
- 3 – Non-inverting input
- 4 – V_{CC}^-
- 5 – Offset null 2
- 6 – Output
- 7 – V_{CC}^+
- 8 – I_{set}

BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS


Symbol	Parameter	Value	Unit
V_{CC}	Supply Voltage (note 1)	12	V
V_{id}	Differential Input Voltage (note 2)	± 12	V
V_i	Input Voltage (note 3)	- 0.3 to 12	V
T_{oper}	Operating Free-air Temperature	TS271C 0 to 70 TS271I - 40 to 105 TS271M - 55 to 125	$^{\circ}C$
T_{stg}	Storage Temperature	- 65 to 150	$^{\circ}C$
I_{set}	I_{set} Range	1 to 200	μA

- Notes : 1. All voltage values, except differential voltages, are with respect to network ground terminal
 2. Differential voltages are at the noninverting input terminal with respect to the input terminal
 3. The magnitude of the input voltage must never exceed the magnitude of the positive supply voltage.

OPTIMAL OPERATING CONDITIONS


Symbol	Parameter	Value	Unit
V_{CC}	Supply Voltage (note 1)	4 to 10	V
V_i	Common-mode Input Voltage $V_{CC} = 10$ V	0 to 9	V

SCHEMATIC DIAGRAM



E88TS271-03

OFFSET VOLTAGE NULL CIRCUIT



RESISTOR BIASING





Figure 1 : R_{set} Connected to V_{CC}^- .



ELECTRICAL CHARACTERISTICS

$T_{amb} = 25\text{ }^{\circ}\text{C}$, $V_{CC} = 10\text{ V}$, $I_{set} = 1.5\text{ }\mu\text{A}$ (unless otherwise specified)

R_L Connected to V_{CC}

Symbol	Parameter	TS271C			TS271I, TS271M			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	
V_{io}	Input Offset Voltage $V_G = 1.4\text{ V}$ TS271 $T_{min} < T < T_{max}$ TS271A $T_{min} < T < T_{max}$ TS271B $T_{min} < T < T_{max}$							mV
				10			10	
				12			12	
				5			5	
				6.5			6.5	
		2			2			
		3.5			3.5			
αV_{io}	Temperature Coefficient of Input Voltage		0.7			0.7		$\mu\text{V}/^{\circ}\text{C}$
I_{io}	Input Offset Current $V_i = 5\text{ V}$, $V_o = 5\text{ V}$ $T_{min} < T < T_{max}$		1			1		pA
				100			200	
I_b	Input Bias Current $V_i = 5\text{ V}$, $V_o = 5\text{ V}$ $T_{min} < T < T_{max}$		1			1		pA
				150			300	
V_{DH}	High Output Voltage (note 1) $V_i = 10\text{ mV}$ $R_L = 1\text{ m}\Omega$ $T_{min} < T < T_{max}$	8.8	9		8.8	9		V
		8.7			8.6			
A_{vd}	Large Signal Voltage Gain $V_o = 1\text{ V to }6\text{ V}$ $V_i = 5\text{ V}$ $R_L = 1\text{ m}\Omega$ $T_{min} < T < T_{max}$	30	100		30	100		V/mV
		20			20			
G_{wr}	Gain Bandwidth Product $A_v = 40\text{ dB}$ $R_L = 1\text{ M}\Omega$ $C_L = 100\text{ pF}$ $f_{in} = 10\text{ KHz}$		0.1			0.1		MHz
CMR	Common-mode Rejection Ratio $V_o = 1.4\text{ V}$ $V_i = 1\text{ V to }7.4\text{ V}$	60	80		60	80		dB
SVR	Supply Voltage Rejection Ratio $V_{CC} = 5\text{ V to }10\text{ V}$ $V_o = 1.4\text{ V}$	60	80		60	80		dB
I_{CC}	Supply Current (per amplifier) $A_v = 1$, no Load $V_o = 5\text{ V}$, $V_i = 5\text{ V}$ $T_{min} < T < T_{max}$		10	15		10	15	μA
				17			18	
I_s	Output Current $V_i = 10\text{ mV}$, $V_o = 0\text{ V}$	45	60	85	45	60	85	mA
I_s (Sink)	Output Current $V_i = -10\text{ mV}$, $V_o = V_{CC}$	35	45	65	35	45	65	mA
S_{VO}	Slew Rate at Unity Gain		0.04			0.04		V/ μS
ϕ_m	Phase Margin at Unity Gain $A_v = 40\text{ dB}$ $R_L = 1\text{ M}\Omega$ $C_L = 10\text{ pF}$ $C_L = 100\text{ pF}$							Degrees
			35			35		
			10			10		
K_{OV}	Overshoot Factor $C_L = 10\text{ pF}$ $C_L = 100\text{ pF}$		40			40		%
			70			70		
V_n	Input Equivalent Noise Voltage $F = 1\text{ KHz}$ $R_S = 10\text{ }\Omega$		70			70		nV/ $\sqrt{\text{Hz}}$

Note : 1. Low output voltage is less than 50mV

ELECTRICAL CHARACTERISTICS

$T_{amb} = 25\text{ }^{\circ}\text{C}$, $V_{CC} = 10\text{ V}$, $I_{set} = 25\text{ }\mu\text{A}$ (unless otherwise specified)

R_L Connected to V_{CC}

Symbol	Parameter	TS271C			TS271I, TS271M			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	
V_{io}	Input Offset Voltage $V_o = 1.4\text{ V}$ TS271 $T_{min} < T < T_{max}$ TS271A $T_{min} < T < T_{max}$ TS271B $T_{min} < T < T_{max}$			10 12 5 6.5 2 3.5			10 12 5 6.5 2 3.5	mV
αV_{io}	Temperature Coefficient of Input Voltage		2			2		$\mu\text{V}/^{\circ}\text{C}$
I_{io}	Input Offset Current $V_i = 5\text{ V}$, $V_o = 5\text{ V}$ $T_{min} < T < T_{max}$		1	100		1	200	pA
I_b	Input Bias Current $V_i = 5\text{ V}$, $V_o = 5\text{ V}$ $T_{min} < T < T_{max}$		1	150		1	300	pA
V_{DH}	High Output Voltage (note 1) $V_i = 10\text{ mV}$ $R_L = 100\text{ K}\Omega$ $T_{min} < T < T_{max}$	8.7 8.6	8.9		8.7 8.5	8.9		V
A_{vd}	Large Signal Voltage Gain $V_o = 1\text{ V to }6\text{ V}$ $V_i = 5\text{ V}$ $R_L = 100\text{ K}\Omega$ $T_{min} < T < T_{max}$	30 20	50		30 10	50		V/mV
G_{wr}	Gain Bandwidth Product $A_v = 40\text{ dB}$ $R_L = 100\text{ K}\Omega$ $C_L = 100\text{ pF}$ $f_{in} = 100\text{ KHz}$		0.7			0.7		MHz
CMR	Common-mode Rejection Ratio $V_o = 1.4\text{ V}$ $V_i = 1\text{ V to }7.4\text{ V}$	60	80		60	80		dB
SVR	Supply Voltage Rejection Ratio $V_{CC} = 5\text{ V to }10\text{ V}$ $V_o = 1.4\text{ V}$	60	80		60	80		dB
I_{CC}	Supply Current (per amplifier) $A_v = 1$, no Load $V_o = 5\text{ V}$, $V_i = 5\text{ V}$ $T_{min} < T < T_{max}$		150	200 250		150	200 300	μA
I_s	Output Current $V_i = 10\text{ mV}$, $V_o = 0\text{ V}$	45	60	85	45	60	85	mA
I_s (Sink)	Output Current $V_i = -10\text{ mV}$, $V_o = V_{CC}$	35	45	65	35	45	65	mA
S_{VO}	Slew Rate at Unity Gain		0.6			0.6		$\text{V}/\mu\text{s}$
ϕ_m	Phase Margin at Unity Gain $A_v = 40\text{ dB}$ $R_L = 100\text{ K}\Omega$ $C_L = 10\text{ pF}$ $C_L = 100\text{ pF}$		50 30			50 30		Degrees
K_{OV}	Overshoot Factor $C_L = 10\text{ pF}$ $C_L = 100\text{ pF}$		30 50			30 50		%
V_n	Input Equivalent Noise Voltage $F = 1\text{ KHz}$ $R_S = 10\text{ }\Omega$		38			38		$\text{nV}/\sqrt{\text{Hz}}$

Note : 1. Low output voltage is less than 50mV.

ELECTRICAL CHARACTERISTICS


 $T_{amb} = 25\text{ }^{\circ}\text{C}$, $V_{CC} = 10\text{ V}$, $I_{set} = 130\text{ }\mu\text{A}$ (unless otherwise specified)

 R_L Connected to V_{CC} -

Symbol	Parameter	TS271C			TS271I, TS271M			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	
V_{io}	Input Offset Voltage $V_o = 1.4\text{ V}$ TS271 $T_{min} < T < T_{max}$ TS271A $T_{min} < T < T_{max}$ TS271B $T_{min} < T < T_{max}$							mV
				10			10	
				12			12	
				5			5	
				6.5			6.5	
		2			2		2	
				3.5			3.5	
αV_{io}	Temperature Coefficient of Input Voltage		5			5		$\mu\text{V}/^{\circ}\text{C}$
I_{io}	Input Offset Current $V_i = 5\text{ V}$, $V_o = 5\text{ V}$ $T_{min} < T < T_{max}$		1			1		pA
				100			200	
I_b	Input Bias Current $V_i = 5\text{ V}$, $V_o = 5\text{ V}$ $T_{min} < T < T_{max}$		1			1		pA
				150			300	
V_{DH}	High Output Voltage (note 1) $V_i = 10\text{ mV}$ $R_L = 10\text{ K}\Omega$ $T_{min} < T < T_{max}$	8.2	8.4		8.2	8.4		V
		8.1			8			
A_{vd}	Large Signal Voltage Gain $V_o = 1\text{ V to }6\text{ V}$ $V_i = 5\text{ V}$ $R_L = 10\text{ K}\Omega$ $T_{min} < T < T_{max}$	10	15		10	15		V/mV
		7			6			
G_{wr}	Gain Bandwidth Product $A_v = 40\text{ dB}$ $R_L = 10\text{ K}\Omega$ $C_L = 100\text{ pF}$ $f_{in} = 200\text{ KHz}$		2.3			2.3		MHz
CMR	Common-mode Rejection Ratio $V_o = 1.4\text{ V}$ $V_i = 1\text{ V to }7.4\text{ V}$	60	80		60	80		dB
SVR	Supply Voltage Rejection Ratio $V_{CC} = 5\text{ V to }10\text{ V}$ $V_o = 1.4\text{ V}$	60	70		60	70		dB
I_{CC}	Supply Current (per amplifier) $A_v = 1$, no Load $V_o = 5\text{ V}$, $V_i = 5\text{ V}$ $T_{min} < T < T_{max}$		800	1300		800	1300	μA
				1400			1500	
I_s	Output Current $V_i = 10\text{ mV}$, $V_o = 0\text{ V}$	45	60	85	45	60	85	mA
I_s (Sink)	Output Current $V_i = -10\text{ mV}$, $V_o = V_{CC}$	35	45	65	35	45	65	mA
S_{VO}	Slew Rate at Unity Gain		4.5			4.5		$\text{V}/\mu\text{S}$
ϕ_m	Phase Margin at Unity Gain $A_v = 40\text{ dB}$ $R_L = 10\text{ K}\Omega$ $C_L = 10\text{ pF}$ $C_L = 100\text{ pF}$							Degrees
				56		56		
			56			56		
K_{OV}	Overshoot Factor $C_L = 10\text{ pF}$ $C_L = 100\text{ pF}$		30			30		%
			30			30		
V_n	Input Equivalent Noise Voltage $F = 1\text{ KHz}$ $R_S = 10\text{ }\Omega$		30			30		$\text{nV}/\sqrt{\text{Hz}}$


Note : 1. Low output voltage is less than 50mV.

$I_{set} = 130 \mu A$




OPEN LOOP FREQUENCY RESPONSE AND PHASE SHIFT
 $V_{CC} \pm 5 V, R_L = 10 K\Omega, C_L = 100 \mu F, T_{amb} = 25^\circ C$ E88TS271-07

$I_{set} = 25 \mu A$



OPEN LOOP FREQUENCY RESPONSE AND PHASE SHIFT
 $V_{CC} \pm 5 V, R_L = 100 K\Omega, C_L = 100 \mu F, T_{amb} = 25^\circ C$ E88TS271-08

$I_{set} = 1.5 \mu A$



OPEN LOOP FREQUENCY RESPONSE AND PHASE SHIFT
 $V_{CC} \pm 5 V, R_L = 1 M\Omega, C_L = 100 \mu F, T_{amb} = 25^\circ C$ E88TS271-09


ORDER CODES

Part Number	Temperature Range °C	Package		
		N	D	J
TS271C	0 to + 70	•	•	
TS271AC	0 to + 70	•	•	
TS271BC	0 to + 70	•	•	
TS271I	- 40 to + 105	•	•	
TS271M	- 55 to + 125			•
TS271AI	- 40 to + 105	•	•	
TS271AM	- 55 to + 125			•
TS271BI	- 40 to + 105			•
TS271BM	- 55 to + 125			•

Examples : TS271 ACN, TS271 CD


PACKAGE MECHANICAL DATA

8 PINS – PLASTIC DIP OR CERDIP



PACKAGE MECHANICAL DATA (continued)


8 PINS – PLASTIC MICROPACKAGE SO





CMOS DUAL OPERATIONAL AMPLIFIERS

- EXCELLENT PHASE MARGIN ON CAPACITANCE LOADS
- SYMMETRICAL OUTPUT CURRENTS
- HIGH GAIN BANDWIDTH PRODUCT FOR TS272
- LOW OUTPUT DYNAMIC IMPEDANCE
- THE TRANSFER FUNCTION IS LINEAR
- PIN COMPATIBLE TO STANDARD DUAL OPERATIONAL AMPLIFIERS (TL082 - LM358)
- STABLE AND LOW OFFSET VOLTAGE
- INTERNAL ELECTROSTATIC DISCHARGE (ESD) PROTECTION CIRCUITS
- THREE INPUT OFFSET VOLTAGE SELECTIONS : STANDARD (10 mV), A (5 mV), B (2 mV)




DESCRIPTION

The TS272 series are low cost, low power dual operational amplifiers designed to operate with single or dual supplies. These operational amplifiers use the SGS THOMSON Microelectronics silicon gate LIN MOS process giving them an excellent consumption speed ratio. These series are ideally suited for low consumption applications.


Three power consumptions are available allowing to have always the best consumption-speed ratio.

- $I_{cc} = 10 \mu A$ per amplifier : TS27L2 (Low bias versions)
- $I_{cc} = 150 \mu A$ per amplifier : TS27M2 (Medium bias versions)
- $I_{cc} = 1 mA$ per amplifier : TS272 (High bias versions)

The input impedance is similar to the J-FET input impedance. Very high input impedance and extremely low input offset and bias currents. They allow to minimize the static errors in low impedance applications.



BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS


Symbol	Parameter	Value	Unit
V_{CC}	Supply Voltage (note 1)	12	V
V_{id}	Differential Input Voltage (note 2)	± 12	V
V_i	Input Voltage (note 3)	- 0.3 to 12	V
T_{oper}	Operating Free-air Temperature	TS272C 0 to 70 TS272I - 40 to 105 TS272M - 55 to 125 TS27M2C 0 to 70 TS27M2I - 40 to 105 TS27M2M - 55 to 125 TS27L2C 0 to 70 TS27L2I - 40 to 105 TS27L2M - 55 to 125	$^{\circ}C$
T_{stg}	Storage Temperature	- 65 to 150	$^{\circ}C$

- Notes : 1. All voltage values, except differential voltages, are with respect to network ground terminal
 2. Differential voltages are at the non-inverting input terminal respect to the terminal
 3. The magnitude of the input voltage must never exceed the magnitude of the positive supply voltage

OPTIMAL OPERATING CONDITIONS

Symbol	Parameter	Value	Unit
V_{CC}	Supply Voltage (note 1)	4 to 10	V
V_i	Common Mode Input Voltage $V_{CC} = 10$ V	0 to 9	V

SCHEMATIC DIAGRAM (For 1/2 TS27x2)



E88TS272-03

ELECTRICAL CHARACTERISTICS FOR TS272

$T_{amb} = 25\text{ }^{\circ}\text{C}$, $V_{CC} = 10\text{ V}$ (unless otherwise specified)

R_L Connected to V_{CC} –

Symbol	Parameter	TS272C			TS272I/TS272M			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	
V_{IO}	Input Offset Voltage $V_o = 1.4\text{ V}$ TS272 $T_{min} < T < T_{max}$ TS272A $T_{min} < T < T_{max}$ TS272B $T_{min} < T < T_{max}$			10 12 5 6.5 2 3.5			10 12 5 6.5 2 3.5	mV
αV_{IO}	Temperature Coefficient of Input Voltage		5			5		$\mu\text{V}/^{\circ}\text{C}$
I_{IO}	Input Offset Current $V_i = 5\text{ V}$, $V_o = 5\text{ V}$ $T_{min} < T < T_{max}$		1	0.1		1	0.2	pA nA
I_{IB}	Input Bias Current $V_i = 5\text{ V}$, $V_o = 5\text{ V}$ $T_{min} < T < T_{max}$		1	0.15		1	0.3	pA nA
V_{OH}	High Output Voltage (note 1) $V_i = 10\text{ mV}$ $R_L = 10\text{ k}\Omega$ $T_{min} < T < T_{max}$	8.2 8.1	8.4		8.2 8	8.4		V
A_{vd}	Large Signal Voltage Gain $V_o = 1\text{ V to } 6\text{ V}$ $V_i = 5\text{ V}$ $R_L = 10\text{ k}\Omega$ $T_{min} < T < T_{max}$	10 7	15		10 6	15		V/mV
G_{wr}	Gain Bandwidth Product $A_v = 40\text{ dB}$ $R_L = 10\text{ k}\Omega$ $C_L = 100\text{ pF}$ $F_{in} = 200\text{ KHz}$		3.5			3.5		MHz
CMR	Common Mode Rejection Ratio $V_o = 1.4\text{ V}$ $V_i = 1\text{ V to } 7.4\text{ V}$	65	80		65	80		dB
SVR	Supply Voltage Rejection Ratio $V_{CC} = 5\text{ V to } 10\text{ V}$ $V_o = 1.4\text{ V}$	60	70		60	70		dB
I_{CC}	Supply Current (per amplifier) $A_v = 1$, no Load $V_o = 5\text{ V}$ $T_{min} < T < T_{max}$		1000	1500 1600		1000	1500 1700	μA
I_s	Output Current $V_i = 10\text{ mV}$, $V_o = 0\text{ V}$	45	60	85	45	60	85	mA
I_s (sink)	Output Current $V_i = -10\text{ mV}$, $V_o = V_{CC}$	35	45	65	35	45	65	mA
S_{VO}	Slew Rate at Unity Gain		5.5			5.5		V/ μS
ϕ_m	Phase Margin at Unity Gain $A_v = 40\text{ dB}$ $R_L = 10\text{ k}\Omega$ $C_L = 100\text{ pF}$		45			45		Degrees
K_{OV}	Overshoot Factor		30			30		%
V_n	Input Equivalent Noise Voltage $f = 1\text{ KHz}$ $R_S = 10\text{ }\Omega$		30			30		$\text{nV}/\sqrt{\text{Hz}}$
V_{O1}/V_{O2}	Cross Talk Attenuation		120			120		dB

Note : 1. Low output voltage is less than 50mV.

ELECTRICAL CHARACTERISTICS FOR TS27M2T_{amb} = 25 °C, V_{CC} = 10 V (unless otherwise specified)R_L Connected to V_{CC} –

Symbol	Parameter	TS27M2C			TS27M2I/TS27M2M			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	
V _{io}	Input Offset Voltage V _o = 1.4 V TS27M2 T _{min} < T < T _{max} TS27M2A T _{min} < T < T _{max} TS27M2B T _{min} < T < T _{max}			10 12 5 6.5 2 3.5			10 12 5 6.5 2 3.5	mV
α V _{io}	Temperature Coefficient of Input Voltage		2			2		μV/°C
I _{io}	Input Offset Current V _i = 5 V, V _o = 5 V T _{min} < T < T _{max}		1	0.1		1	0.2	pA nA
I _{IB}	Input Bias Current V _i = 5 V, V _o = 5 V T _{min} < T < T _{max}		1	0.15		1	0.3	pA nA
V _{DH}	High Output Voltage (note 1) V _i = 10 mV R _L = 100 kΩ T _{min} < T < T _{max}	8.7 8.6	8.9		8.7 8.5	8.9		V
A _{vd}	Large Signal Voltage Gain V _o = 1 V to 6 V R _L = 100 kΩ V _i = 5 V T _{min} < T < T _{max}	30 20	50		30 10	50		V/mV
G _{wr}	Gain Bandwidth Product A _v = 40 dB R _L = 100 kΩ C _L = 100 pF F _{in} = 100 KHz		1			1		MHz
CMR	Common-mode Rejection Ratio V _o = 1.4 V V _i = 1 V to 7.4 V	65	80		65	80		dB
SVR	Supply Voltage Rejection Ratio V _{CC} = 5 V to 10 V V _o = 1.4 V	60	80		60	80		dB
I _{CC}	Supply Current (per amplifier) A _v = 1, no Load V _o = 5 V T _{min} < T < T _{max}		150	200 250		150 200	300	μA
I _s	Output Current V _i = 10 mV, V _o = 0 V	45	60	85	45	60	85	mA
I _s (sink)	Output Current V _i = -10 mV, V _o = V _{CC}	35	45	65	35	45	65	mA
S _{vo}	Slew Rate at Unity Gain		0.6			0.6		V/μS
ø m	Phase Margin at Unity Gain A _v = 40 dB R _L = 100 kΩ C _L = 100 pF		45			45		Degrees
K _{OV}	Overshoot Factor		30			30		%
V _n	Input Equivalent Noise Voltage f = 1 KHz R _S = 10 Ω		38			38		nV/√Hz
V _{O1} /V _{O2}	Cross Talk Attenuation		120			120		dB

Note : 1. Low output voltage is less than 50mV


ELECTRICAL CHARACTERISTICS FOR TS27L2

$T_{amb} = 25\text{ }^{\circ}\text{C}$, $V_{CC} = 10\text{ V}$ (unless otherwise specified)

R_L Connected to V_{CC} –


Symbol	Parameter	TS27L2C			TS27L2I/TS27L2M			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	
V_{io}	Input Offset Voltage							mV
	$V_o = 1.4\text{ V}$							
	TS27L2			10			10	
	$T_{min} < T < T_{max}$			12			12	
	TS27L2A			5			5	
αV_{io}	Temperature Coefficient of Input Voltage		0.7			0.7		$\mu\text{V}/^{\circ}\text{C}$
	I_{io}	Input Offset Current		1		1		pA nA
		$V_i = 5\text{ V}$, $V_o = 5\text{ V}$			0.1		0.2	
I_{IB}	Input Bias Current		1		1		pA nA	
	$V_i = 5\text{ V}$, $V_o = 5\text{ V}$			0.15		0.3		
V_{DH}	High Output Voltage (note 1)							V
	$V_i = 10\text{ mV}$	8.8	9		8.8	9		
	$R_L = 1\text{ M}\Omega$	8.7			8.6			
A_{vd}	Large Signal Voltage Gain							V/mV
	$V_o = 1\text{ V to }6\text{ V}$	60	100		60	100		
G_{wr}	Gain Bandwidth Product		0.1			0.1		MHz
	$A_v = 40\text{ dB}$							
CMR	Common Mode Rejection Ratio	65	80		65	80		dB
	$V_o = 1.4\text{ V}$							
SVR	Supply Voltage Rejection Ratio	60	80		60	80		dB
	$V_{CC} = 5\text{ V to }10\text{ V}$							
I_{CC}	Supply Current (per amplifier)		10	15		10	15	μA
	$A_v = 1$, no Load			17			18	
I_s	Output Current	45	60	85	45	60	85	mA
	$V_i = 10\text{ mV}$, $V_o = 0\text{ V}$							
I_s (Sink)	Output Current	35	45	65	35	45	65	mA
	$V_i = -10\text{ mV}$, $V_o = V_{CC}$							
S_{VO}	Slew Rate at Unity Gain		0.04			0.04		$\text{V}/\mu\text{s}$
ϕ_m	Phase Margin at Unity Gain		45			45		Degrees
	$A_v = 40\text{ dB}$							
K_{OV}	Overshoot Factor		30			30		%
	$R_L = 1\text{ M}\Omega$							
V_n	Input Equivalent Noise Voltage		70			70		$\text{nV}/\sqrt{\text{Hz}}$
V_{O1}/V_{O2}	Cross Talk Attenuation		120			120		dB
	$R_S = 10\text{ }\Omega$							

Note : 1. Low output voltage is less than 50mV



SUPPLY CURRENT vs FREE-AIR TEMPERATURE
 $V_O = V_{IC} = 0.2 V_{CC}$, $T_{amb} = 25^\circ C$, NO LOAD


E88TS272-04




SUPPLY CURRENT vs FREE-AIR TEMPERATURE
 $V_{CC} = 10 V$, $V_{IC} = 5 V$, $V_O = 5 V$, NO LOAD

E88TS272-05


TS272



TS27M2



TS27L2




ORDER CODES

Part Number	Temperature Range °C	Package		
		N	D	J
TS272C	0 to 70	•	•	
TS272AC	0 to 70	•	•	
TS272BC	0 to 70	•	•	
TS272I	- 40 to 105	•	•	
TS272M	- 55 to 125			•
TS27M2C	0 to 70	•	•	
TS27M2AC	0 to 70	•	•	
TS27M2BC	0 to 70	•	•	
TS27M2I	- 40 to 105	•	•	
TS27M2M	- 55 to 125			•
TS27L2C	0 to 70	•	•	
TS27L2AC	0 to 70	•	•	
TS27L2BC	0 to 70	•	•	
TS27M2I	- 40 to 105	•	•	
TS27L2M	- 55 to 125			•
TS272AI	- 40 to 105	•	•	
TS272BI	- 40 to 105	•	•	
TS272AM	- 55 to 125			•
TS272BM	- 55 to 125			•
TS27M2AI	- 40 to 105	•	•	
TS27M2BI	- 40 to 105	•	•	
TS27L2AI	- 40 to 105	•	•	
TS27L2BI	- 40 to 105	•	•	
TS27M2AM	- 55 to 125			•
TS27M2BM	- 55 to 125			•
TS27L2AM	- 55 to 125			•
TS27L2BM	- 55 to 125			•

Examples : TS27L2ACN, TS272CD


PACKAGE MECHANICAL DATA

8 PINS - PLASTIC DIP OR CERDIP




PACKAGE MECHANICAL DATA (continued)

8 PINS - PLASTIC MICROPACKAGE SO




CMOS QUAD OPERATIONAL AMPLIFIERS

- EXCELLENT PHASE MARGIN ON CAPACITIVE LOADS
- SYMMETRICAL OUTPUT CURRENTS
- HIGH GAIN BANDWIDTH PRODUCT FOR TS274
- LOW OUTPUT DYNAMIC IMPEDANCE
- THE TRANSFER FUNCTION IS LINEAR
- PIN COMPATIBLE TO STANDARD QUAD OPERATIONAL AMPLIFIERS (TL084-LM324)
- STABLE AND LOW OFFSET VOLTAGE
- INTERNAL ELECTROSTATIC DISCHARGE (ESD) PROTECTION CIRCUITS
- THREE INPUT OFFSET VOLTAGE SELECTIONS : STANDARD (10 mV), A (5 mV), B (2 mV)



N
DIP14
 (Plastic Package)

J
CERDIP14
 (Cerdip Package)



D
SO14
 (Plastic Micropackage)

(Order Codes at the end of the datasheet)

DESCRIPTION


The TS274 series are low cost, low power quad operational amplifiers designed to operate with single or dual supplies. These operational amplifiers use the SGS-THOMSON Microelectronics silicon gate LIN MOS process giving them an excellent consumption-speed ratio. These series are ideally suited for low consumption applications.

Three power consumptions are available allowing to have always the best consumption-speed ratio.

- $I_{CC} = 10 \mu A$ per amplifier : TS27L4 (Low bias versions)
- $I_{CC} = 150 \mu A$ per amplifier : TS27M4 (Medium bias versions)
- $I_{CC} = 1 mA$ per amplifier : TS274 (High bias versions)


The input impedance is similar to the J-FET input impedance : very high input impedance and extremely low input offset and bias currents. They allow to minimize the static errors in low impedance applications.

PIN CONNECTIONS (top view)



- 1 - Output 1 E88TS274-01
 2 - Inverting input 1
 3 - Non-inverting input 1
 4 - V_{CC}^+
 5 - Non-inverting input 2
 6 - Inverting input 2
 7 - Output 2
 8 - Output 3
 9 - Inverting input 3
 10 - Non-inverting input 3
 11 - V_{CC}^-
 12 - Non-inverting input 4
 13 - Inverting input 4
 14 - Output 4

BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS


Symbol	Parameter	Value	Unit
V_{CC}	Supply Voltage (note 1)	12	V
V_{id}	Differential Input Voltage (note 2)	± 12	V
V_i	Input Voltage (note 3)	- 0.3 to 12	V
T_{oper}	Operating Free-air Temperature	TS274C 0 to 70 TS274I - 40 to 105 TS274M - 55 to 125 TS27M4C 0 to 70 TS27M4I - 40 to 105 TS27M4M - 55 to 125 TS27L4C 0 to 70 TS27L4I - 40 to 105 TS27L4M - 55 to 125	$^{\circ}C$
T_{stg}	Storage Temperature	- 65 to 150	$^{\circ}C$

- Notes : 1. All voltage values, except differential voltages, are with respect to network ground terminal.
 2. Differential voltages are at the noninverting input terminal with respect to the input terminal
 3. The magnitude of the input voltage must never exceed the magnitude of the positive supply voltage

OPTIMAL OPERATING CONDITIONS

Symbol	Parameter	Value	Unit
V_{CC}	Supply Voltage (note 1)	4 to 10	V
V_i	Common Mode Input Voltage $V_{CC} = 10$ V	0 to 9	V

SCHEMATIC DIAGRAM (for 1/4 TS27 x 4)



E88TS272-03

ELECTRICAL CHARACTERISTICS FOR TS274

$T_{amb} = 25\text{ }^{\circ}\text{C}$, $V_{CC} = 10\text{ V}$ (unless otherwise specified)

R_L Connected to V_{CC} -

Symbol	Parameter	TS274C			TS274I/TS274M			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	
V_{io}	Input Offset Voltage $V_o = 1.4\text{ V}$ TS274 $T_{min} < T < T_{max}$ TS274A $T_{min} < T < T_{max}$ TS274B $T_{min} < T < T_{max}$			10			10	mV
				12			12	
				5			5	
				6.5			6.5	
				2			2	
				3.5			3.5	
αV_{io}	Temperature Coefficient of Input Voltage		5			5		$\mu\text{V}/^{\circ}\text{C}$
I_{io}	Input Offset Current $V_i = 5\text{ V}$, $V_o = 5\text{ V}$ $T_{min} < T < T_{max}$		1			1		pA nA
				0.1			0.2	
I_b	Input Bias Current $V_i = 5\text{ V}$, $V_o = 5\text{ V}$ $T_{min} < T < T_{max}$		1			1		pA nA
				0.15			0.3	
V_{DH}	High Output Voltage (note 1) $V_i = 10\text{ mV}$ $R_L = 10\text{ k}\Omega$ $T_{min} < T < T_{max}$	8.2	8.4		8.2	8.4		V
		8.1			8			
A_{vd}	Large Signal Voltage Gain $V_o = 1\text{ V to } 6\text{ V}$ $R_L = 10\text{ k}\Omega$ $V_i = 5\text{ V}$ $T_{min} < T < T_{max}$	10	15		10	15		V/mV
		7			6			
G_{wr}	Gain Bandwidth Product $A_v = 40\text{ dB}$ $R_L = 10\text{ k}\Omega$ $C_L = 100\text{ pF}$ $f_{in} = 200\text{ KHz}$		3.5			3.5		MHz
CMR	Common Mode Rejection Ratio $V_o = 1.4\text{ V}$ $V_i = 1\text{ V to } 7.4\text{ V}$	65	80		65	80		dB
SVR	Supply Voltage Rejection Ratio $V_{CC} = 5\text{ V to } 10\text{ V}$ $V_o = 1.4\text{ V}$	60	70		60	70		dB
I_{CC}	Supply Current (per amplifier) $A_v = 1$, no Load $V_o = 5\text{ V}$ $T_{min} < T < T_{max}$		1000	1500		1000	1500	μA
				1600			1700	
I_s	Output Current $V_i = 10\text{ mV}$, $V_o = 0\text{ V}$	45	60	85	45	60	85	mA
I_s (Sink)	Output Current $V_i = -10\text{ mV}$, $V_o = V_{CC}$	35	45	65	35	45	65	mA
S_{VO}	Slew Rate at Unity Gain		5.5			5.5		$\text{V}/\mu\text{S}$
ϕ_m	Phase Margin at Unity Gain $A_v = 40\text{ dB}$ $R_L = 10\text{ k}\Omega$ $C_L = 100\text{ pF}$		45			45		Degrees
K_{OV}	Overshoot Factor		30			30		%
V_n	Input Equivalent Noise Voltage $f = 1\text{ KHz}$ $R_S = 10\text{ }\Omega$		30			30		$\text{nV}/\sqrt{\text{Hz}}$
V_{O1}/V_{O2}	Cross Talk Attenuation		120			120		dB

Note : 1. Low output voltage is less than 50mV.

ELECTRICAL CHARACTERISTICS FOR TS27M4

 $T_{amb} = 25\text{ }^{\circ}\text{C}$, $V_{CC} = 10\text{ V}$ (unless otherwise specified) R_L Connected to V_{CC} -

Symbol	Parameter	TS27M4C			TS27M4I/TS27M4M			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	
V_{IO}	Input Offset Voltage $V_o = 1.4\text{ V}$ TS27M4 $T_{min} < T < T_{max}$ TS27M4A $T_{min} < T < T_{max}$ TS27M4B $T_{min} < T < T_{max}$			10 12 5 6.5 2 3.5			10 12 5 6.5 2 3.5	mV
αV_{IO}	Temperature Coefficient of Input Voltage		2			2		$\mu\text{V}/^{\circ}\text{C}$
I_{IO}	Input Offset Current $V_i = 5\text{ V}$, $V_o = 5\text{ V}$ $T_{min} < T < T_{max}$		1	0.1		1	0.2	pA nA
I_b	Input Bias Current $V_i = 5\text{ V}$, $V_o = 5\text{ V}$ $T_{min} < T < T_{max}$		1	0.15		1	0.3	pA nA
V_{DH}	High Output Voltage (note 1) $V_i = 10\text{ mV}$ $R_L = 100\text{ k}\Omega$ $T_{min} < T < T_{max}$	8.7 8.6	8.9		8.7 8.5	8.9		V
A_{vd}	Large Signal Voltage Gain $V_o = 1\text{ V to }6\text{ V}$ $R_L = 100\text{ k}\Omega$ $V_i = 5\text{ V}$ $T_{min} < T < T_{max}$	30 20	50		30 10	50		V/mV
G_{wr}	Gain Bandwidth Product $A_v = 40\text{ dB}$ $R_L = 100\text{ k}\Omega$ $C_L = 100\text{ pF}$ $f_{in} = 100\text{ KHz}$		1			1		MHz
CMR	Common Mode Rejection Ratio $V_o = 1.4\text{ V}$ $V_i = 1\text{ V to }7.4\text{ V}$	65	80		65	80		dB
SVR	Supply Voltage Rejection Ratio $V_{CC} = 5\text{ V to }10\text{ V}$ $V_o = 1.4\text{ V}$	60	80		60	80		dB
I_{CC}	Supply Current (per amplifier) $A_v = 1$, no Load $V_o = 5\text{ V}$ $T_{min} < T < T_{max}$		150	200 250		150 200	300	μA
I_s	Output Current $V_i = 10\text{ mV}$, $V_o = 0\text{ V}$	45	60	85	45	60	85	mA
I_s (Sink)	Output Current $V_i = 10\text{ mV}$, $V_o = V_{CC}$	35	45	65	35	45	65	mA
S_{VO}	Slew Rate at Unity Gain		0.6			0.6		$\text{V}/\mu\text{S}$
ϕ_m	Phase Margin at Unity Gain $A_v = 40\text{ dB}$ $R_L = 100\text{ k}\Omega$ $C_L = 100\text{ pF}$		45			45		Degrees
K_{OV}	Overshoot Factor		30			30		%
V_n	Input Equivalent Noise Voltage $f = 1\text{ kHz}$ $R_S = 10\text{ }\Omega$		38			38		$\text{nV}/\sqrt{\text{Hz}}$
V_{01}/V_{02}	Cross Talk Attenuation		120			120		dB

Note : 1. Low output voltage is less than 50mV.


ELECTRICAL CHARACTERISTICS FOR TS27L4

$T_{amb} = 25\text{ }^{\circ}\text{C}$, $V_{CC} = 10\text{ V}$ (unless otherwise specified)

R_L Connected to V_{CC} -


Symbol	Parameter	TS27L4C			TS27L4I/TS27L4M			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	
V_{io}	Input Offset Voltage $V_o = 1.4\text{ V}$ TS27L4 $T_{min} < T < T_{max}$ TS27L4A $T_{min} < T < T_{max}$ TS27L4B $T_{min} < T < T_{max}$			10 12 5 6.5 2 3.5			10 12 5 6.5 2 3.5	mV
αV_{io}	Temperature Coefficient of Input Voltage		0.7			0.7		$\mu\text{V}/^{\circ}\text{C}$
I_{io}	Input Offset Current $V_i = 5\text{ V}$, $V_o = 5\text{ V}$ $T_{min} < T < T_{max}$		1	0.1		1	0.2	μA nA
I_b	Input Bias Current $V_i = 5\text{ V}$, $V_o = 5\text{ V}$ $T_{min} < T < T_{max}$		1	0.15		1	0.3	μA nA
V_{DH}	High Output Voltage (note 1) $V_i = 10\text{ mV}$ $R_L = 1\text{ M}\Omega$ $T_{min} < T < T_{max}$	8.8 8.7	9		8.8 8.6	9		V
A_{vd}	Large Signal Voltage Gain $V_o = 1\text{ V to } 6\text{ V}$ $R_L = 100\text{ k}\Omega$ $V_i = 5\text{ V}$ $T_{min} < T < T_{max}$	60 45	100		60 40	100		V/mV
G_{wr}	Gain Bandwidth Product $A_v = 40\text{ dB}$ $R_L = 1\text{ M}\Omega$ $C_L = 100\text{ pF}$ $f_{in} = 10\text{ KHz}$		0.1			0.1		MHz
CMR	Common Mode Rejection Ratio $V_o = 1.4\text{ V}$ $V_i = 1\text{ V to } 7.4\text{ V}$	65	80		65	80		dB
SVR	Supply Voltage Rejection Ratio $V_{CC} = 5\text{ V to } 10\text{ V}$ $V_o = 1.4\text{ V}$	60	80		60	80		dB
I_{CC}	Supply Current (per amplifier) $A_v = 1$, no Load $V_o = 5\text{ V}$ $T_{min} < T < T_{max}$		10	15 17		10	15 18	μA
I_s	Output Current $V_i = 10\text{ mV}$, $V_o = 0\text{ V}$	45	60	85	45	60	85	mA
I_s (Sink)	Output Current $V_i = -10\text{ mV}$, $V_o = V_{CC}$	35	45	65	35	45	65	mA
S_{VO}	Slew Rate at Unity Gain		0.04			0.04		V/ μS
ϕ_m	Phase Margin at Unity Gain $A_v = 40\text{ dB}$ $R_L = 1\text{ M}\Omega$ $C_L = 100\text{ pF}$		45			45		Degrees
K_{OV}	Overshoot Factor		30			30		%
V_n	Input Equivalent Noise Voltage $f = 1\text{ KHz}$ $R_S = 10\text{ }\Omega$		70			70		nV/ $\sqrt{\text{Hz}}$
VO_1 / VO_2	Cross Talk Attenuation		120			120		dB

Note : 1. Low output voltage is less than 50mV.



SUPPLY CURRENT vs FREE-AIR TEMPERATURE
 $V_O = V_{IC} = 0.2 V_{CC}$, $T_{amb} = 25^\circ C$, NO LOAD


E88TS274-02



SUPPLY CURRENT vs FREE-AIR TEMPERATURE
 $V_{CC} = 10 V$, $V_{IC} = 5 V$, $V_O = 5 V$, NO LOAD

E88TS274-03


TS274



OPEN LOOP FREQUENCY RESPONSE AND PHASE SHIFT
 $V_{CC} = 10V, R_L = 10k\Omega, C_L = 100pF, T_{amb} = 25^\circ C$

E88TS274-04


TS27M4



OPEN LOOP FREQUENCY RESPONSE AND PHASE SHIFT
 $V_{CC} = 10V, R_L = 100k\Omega, C_L = 100pF, T_{amb} = 25^\circ C$

E88TS274-05

TS27L4



OPEN LOOP FREQUENCY RESPONSE AND PHASE SHIFT
 $V_{CC} = 10V, R_L = 1M\Omega, C_L = 100pF, T_{amb} = 25^\circ C$

E88TS274-06


ORDER CODES

Part Number	Temperature Range °C	Package		
		N	D	J
TS274C	0 to +70	•	•	
TS274AC	0 to +70	•	•	
TS274BC	0 to +70	•	•	
TS274I	-40 to +105	•	•	
TS274M	-55 to +125			•
TS27M4C	0 to +70	•	•	
TS27M4AC	0 to +70	•	•	
TS27M4BC	0 to +70	•	•	
TS27M4I	-40 to +105	•	•	
TS27M4M	-55 to +125			•
TS27L4C	0 to +70	•	•	
TS27L4AC	0 to +70	•	•	
TS27L4BC	0 to +70	•	•	
TS27M4I	-40 to +105	•	•	
TS27L4M	-55 to +125			•
TS27M4AI	-40 to +105	•	•	
TS27M4AM	-55 to +125			•
TS27M4BI	-40 to +105	•	•	
TS27M4BM	-55 to +125			•
TS27L4AI	-40 to +105	•	•	
TS27L4AM	-55 to +125			•
TS27L4BI	-40 to +105	•	•	
TS27L4BM	-55 to ±125			•

Examples : TS27L4ACN, TS274CD


PACKAGE MECHANICAL DATA

14 PINS - PLASTIC DIP OR CERDIP



PACKAGE MECHANICAL DATA (continued)


14 PINS - PLASTIC MICROPACKAGE SO



CMOS DUAL DIFFERENTIAL COMPARATOR

ADVANCE DATA

- WIDE SINGLE SUPPLY RANGE OR DUAL SUPPLIES 4V TO 10V OR $\pm 2V$ TO $\pm 5V$
- VERY LOW SUPPLY CURRENT : 0.4 mA INDEPENDENT OF SUPPLY VOLTAGE
- EXTREMELY LOW INPUT BIAS CURRENT : 1 pA TYP
- EXTREMELY LOW INPUT OFFSET CURRENT : 1 pA TYP
- LOW INPUT OFFSET VOLTAGE
- INPUT COMMON-MODE VOLTAGE RANGE INCLUDES GND
- LOW OUTPUT SATURATION VOLTAGE 150 mV TYP
- OUTPUT COMPATIBLE WITH TTL.MOS AND CMOS
- BUILT-IN ESD PROTECTION
- HIGH INPUT IMPEDANCE $10^{12} \Omega$ TYP
- FAST REPOSE TIME : 200 NS TYP FOR TTL LEVEL INPUT STEP



N
DIP14
 (Plastic Package)


J
CERDIP14
 (Cerdip Package)



D
SO14
 (Plastic Micropackage)

(Order Codes at the end of the datasheet)

PIN CONNECTIONS (top view)



E88TS272-01

- 1 - Output 1
- 2 - Inverting input 1
- 3 - Non-inverting Input 1
- 4 - V_{cc}^-
- 5 - Non-inverting input 2
- 6 - Inverting input 2
- 7 - Output 2
- 8 - V_{cc}^+

DESCRIPTION

These devices consist of two independent precision voltage comparators, designed to operate with single or dual supplies.

These differential comparators use the SGS THOMSON Microelectronics silicon lin MOS process giving them an excellent consumption-speed ratio.

These devices are ideally suited for low consumption applications.

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V _{CC}	Supply Voltage (note 1)	12	V
V _{id}	Differential Input Voltage (note 2)	± 12	V
V _i	Input Voltage (note 3)	12	V
V _O	Output Voltage	12	V
I _O	Output Current	20	mA
	Duration of Output Short-circuit to GND (note 4)	Unlimited	
T _{oper}	Operating Free-air Temperature	TS372C 0 to 70 TS372I - 40 to 105 TS372M - 55 to 125	°C
T _{stg}	Storage Temperature	- 65 to 150	°C

- Notes :**
1. All voltage values, except differential voltages are with respect to network ground terminal.
 2. Differential voltages are at the non-inverting input terminal with respect to the input terminal.
 3. The magnitude of the input voltage must never exceed the magnitude of the positive supply voltage.
 4. Short circuit from outputs to V_{CC} can cause excessive heating and eventual destruction.

OPERATING CONDITIONS

Symbol	Parameter	Value	Unit
V _{CC}	Supply Voltage Range	4 to 10	V
V _{CC}	Min Supply Voltage (for selected devices)	3	V
V _{CC}	Max Supply Voltage	12	V

ELECTRICAL CHARACTERISTICS (V_{CC} = + 5 V, T = 25 °C)


Symbol	Parameter	Value			Unit
		Min.	Typ.	Max.	
V _{io}	Input Offset Voltage for V _{IC} = V _{ICR Min} (note 1)		2	10	mV
I _{io}	Input Offset Current (note 1)		1		pA
I _{ib}	Input Bias Current		1		pA
V _{ICR}	Input Common Mode Voltage Range	0 to V _{CC} - 1.5 V			V
A _{vd}	Large Signal Voltage Gain V _{CC} = 10 V ; R _L > 15 KΩ at V _{CC}		200		V/mV
I _{oh}	High Level Output Current V _{id} = 1 V ; V _{oh} = + 5 V		0.1		nA
V _{ol}	Low Level Output Voltage V _{id} = 1 V ; I _{ol} = 4 mA		150	400	mV
I _{CC}	Supply Current (4 comparators) V _{id} = - 1 V ; R _L = ∞		0.4	1	mA
I _{ol}	Low Level Output Current V _{id} = - 1 V ; V _{OL} = 1.5 V	6	16		mA
T _{re}	Response Time R _L = 5.1 KΩ ; C _L = 15 pF Overdrive 5 mV (note 2)		600		ns
T _{re}	Response Time R _L = 5.1 KΩ ; C _L = 15 pF TTL Input (note 2)		200		ns

- Notes :**
1. The offset voltage and offset current which are given are the maximum values required to drive the output down to 400 mV or up to 4 V with R_L = 2.5 KΩ to V_{CC}.
 2. The response time which is specified is the interval between the input signal and the instant when the output signal crosses 1.4 V.

CMOS QUAD DIFFERENTIAL COMPARATOR


ADVANCE DATA

- WIDE SINGLE SUPPLY RANGE OR DUAL SUPPLIES 4V TO 10V OR $\pm 2V$ TO $\pm 5V$
- VERY LOW SUPPLY CURRENT : 0.4 mA INDEPENDENT OF SUPPLY VOLTAGE
- EXTREMELY LOW INPUT BIAS CURRENT : 1 pA TYP
- EXTREMELY LOW INPUT OFFSET CURRENT : 1 pA TYP
- LOW INPUT OFFSET VOLTAGE
- INPUT COMMON-MODE VOLTAGE RANGE INCLUDES GND
- LOW OUTPUT SATURATION VOLTAGE 150 mV TYP
- OUTPUT COMPATIBLE WITH TTL, MOS AND CMOS
- BUILT-IN ESD PROTECTION
- HIGH INPUT IMPEDANCE $10^{12} \Omega$ TYP
- FAST REPOSE TIME : 200 NS TYP FOR TTL LEVEL INPUT STEP



N
DIP14
 (Plastic Package)


J
CERDIP14
 (Cerdip Package)



D
SO14
 (Plastic Micropackage)

(Order Codes at the end of the datasheet)

PIN CONNECTIONS (top view)



E88J374-01

- 1 - Output 2
- 2 - Output 1
- 3 - V_{CC}^+
- 4 - Inverting input 1
- 5 - Non-inverting input 1
- 6 - Inverting input 2
- 7 - Non-inverting input 2
- 8 - Inverting input 3
- 9 - Non-inverting input 3
- 10 - Inverting input 4
- 11 - Non-inverting input 4
- 12 - V_{CC}^-
- 13 - Output 4
- 14 - Output 3

DESCRIPTION

These devices consist of four independent precision voltage comparators, designed to operate with single or dual supplies.

These differential comparators use the SGS THOMSON Microelectronics silicon lin MOS process giving them an excellent consumption-speed ratio.

These devices are ideally suited for low consumption applications.

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit	
V _{CC}	Supply Voltage (note 1)	12	V	
V _{id}	Differential Input Voltage (note 2)	± 12	V	
V _i	Input Voltage (note 3)	12	V	
V _O	Output Voltage	12	V	
I _O	Output Current	20	mA	
	Duration of Output Short-circuit to GND (note 4)	Unlimited		
T _{oper}	Operating Free-air Temperature	TS374C TS3741 TS374M	0 to 70 - 40 to 105 - 55 to 125	°C *
T _{stg}	Storage Temperature		- 65 to 150	°C

- Notes :
1. All voltage values, except differential voltages are with respect to network ground terminal.
 2. Differential voltages are at the non-inverting input terminal with respect to the input terminal.
 3. The magnitude of the input voltage must never exceed the magnitude of the positive supply voltage.
 4. Short circuit from outputs to V_{CC} can cause excessive heating and eventual destruction.

OPERATING CONDITIONS

Symbol	Parameter	Value	Unit
V _{CC}	Supply Voltage Range	4 to 10	V
V _{CC}	Min Supply Voltage (for selected devices)	3	V
V _{CC}	Max Supply Voltage	12	V

ELECTRICAL CHARACTERISTICS (V_{CC} = + 5 V, T = 25 °C)

Symbol	Parameter	Value			Unit
		Min.	Typ.	Max.	
V _{IO}	Input Offset Voltage for V _{IC} = V _{ICR Min} (note 1)		2	10	mV
I _{IO}	Input Offset Current (note 1)		1		pA
I _{ib}	Input Bias Current		1		pA
V _{ICR}	Input Common Mode Voltage Range	0 to V _{CC} - 1.5 V			V
A _{Vd}	Large Signal Voltage Gain V _{CC} = 10 V ; R _L > 15 KΩ at V _{CC}		200		V/mV
I _{oh}	High Level Output Current V _{id} = 1 V ; V _{oh} = + 5 V		0.1		nA
V _{ol}	Low Level Output Voltage V _{id} = 1 V ; I _{ol} = 4 mA		150	400	mV
I _{CC}	Supply Current (4 comparators) V _{id} = - 1 V ; R _L = ∞		0.4	1	mA
I _{ol}	Low Level Output Current V _{id} = - 1 V ; V _{OL} = 1.5 V	6	16		mA
T _{re}	Response Time R _L = 5.1 KΩ ; C _L = 15 pF Overdrive 5 mV (note 2)		600		ns
T _{re}	Response Time R _L = 5.1 KΩ ; C _L = 15 pF TTL Input (note 2)		200		ns

- Notes :
1. The offset voltage and offset current which are given are the maximum values required to drive the output down to 400 mV or up to 4 V with R_L = 2.5 KΩ to V_{CC}.
 2. The response time which is specified is the interval between the input signal and the instant when the output signal crosses 1.4 V.


ORDER CODES

Part Number	Temperature Range	Package		
		N	D	J
TS374	0 to 70	•	•	
TS374I	- 40 to 105	•	•	
TS374M	- 55 to 125			•


Examples : TS374ID

PACKAGE MECHANICAL DATA

14 PINS - PLASTIC DIP OR CerdIP



14 PINS - PLASTIC MICROPACKAGE SO





**MASK PROGRAMMABLE FILTERS
ANALOG SWITCHED CAPACITOR FILTER ARRAYS**

- HCMOS MASK PROGRAMMABLE SWITCHED CAPACITOR FILTERS : FAST DESIGN TURN-AROUND TIME (5 to 6 weeks average), THANKS TO GATE ARRAY APPROACH
- INTEGRATION OF ANY KIND OF CLASSIC, NON-CLASSIC FILTERS : BANDPASS, LOW-PASS, HIGHPASS, BAND REJECT...
- CAUER, CHEBYCHEV, BUTTERWORTH, LEGENDRE...
- FILTER ORDER : FROM 2ND TO 12TH
- CASCADABLE STRUCTURE : HIGHER ORDER ACHIEVABLE
- NO EXTERNAL COMPONENTS REQUIRED TO REALIZE THE FILTERING FUNCTION
- ADDITIONAL OPTIONS AVAILABLE ON CHIP :
 - UNCOMMITTED OP-AMPS (for anti-aliasing and/or smoothing filters, half or full wave rectifiers...);
 - INTERNAL DIVIDER (sampling frequency generated from external clock);
 - OUTPUT SAMPLE-AND-HOLD
- TSGF SERIES PROVIDES :
 - LEAPFROG STRUCTURE FOR VERY LOW SENSITIVITY FILTERS ;
 - CASCADABLE BIQUADRATIC CELLS FOR NON-CLASSIC FILTER DESIGN
- TSGF SERIES FULLY SUPPORTED BY "FILCAD"® CAD SOFTWARE FROM FILTER SYNTHESIS AND SIMULATION UP TO LAYOUT
 - APPLICATION NOTES
 - EVALUATION BOARDS
 - INPUT SIGNAL FREQUENCY : 0 TO 30KHz
 - SIGNAL TO NOISE RATIO : 60 TO 85dB
- POWER SUPPLY : DUAL $\pm 5V$
SINGLE 0 - 10V
SINGLE 0 - 5V
- ADJUSTABLE POWER CONSUMPTION : 0.5mW TO 20mW PER FILTER ORDER
- QUALITY FACTOR : UP TO 50
- PASS-BAND GAIN : UP TO 40dB
- INPUT SENSITIVITY : 1mVRMS (min)

DESCRIPTION

TSGF series is a family of Mask Programmable Filters (MPFs) developed by SGS-THOMSON Microelectronics.

The TSGF product range is composed of 3 switched capacitor filter base arrays, TSGF04, TSGF08 and TSGF12 providing filter integration capability from 2nd to 12th order.

TSGF04/08/12 are using "gate array" technique : the filter customization is achieved only by the final metallization mask.

Therefore TSGF series provide users with filter integration solutions with very fast design turn-around time : 5 to 6 weeks up to delivery of full tested prototypes.

TSGF04/08/12 base arrays provide on chip all necessary functions to realize all kind of filters :

- transconductance amplifiers
- switches
- capacitor fields
- sample-and-hold
- non overlapping phase generator

Additional on-chip integration capabilities are offered by TSGF products such as :

- prefiltering and post filtering functions antialiasing and smoothing filters)

- cosine filter
- output sample-and-hold driving
- power consumption adjustment
- output DC level adjustment.

TSGF series provide users a fast and complete design solution for their specific filter circuits resulting in highly accurate and reliable products thanks to switched capacitor technique.

But SGS-THOMSON filtering approach is not only limited to the Mask Programmable Filter (MPF) products.

TSGF SERIES PRODUCT RANGE

Part Number	Number of on-chips Filters	Filter Order	Uncommitted Op-amps	Clock	Output Sample-and Hold	Packages
TSGF04	1	2 to 4	1	Internal Oscillator* TTL/CMOS Levels	External* Driving	PDIP 8-14 Pins CDIP 14 Pins SO Wide 16 Pins
TSGF08	1	4 to 8	2	1 Clock Input TTL/CMOS Levels	Internal Driving	PDIP 8-16 Pins CDIP 16 Pins SO Wide 16 Pins
TSGF12	1 or 2	8 to 12	2	2 Clock Inputs TTL/CMOS Levels	External* Driving	PDIP 16-18-20 Pins CDIP 16-18-20 Pins SO Wide 18-24 Pins

* Optional.

Users are given :

- Standard Device Filters which are general purpose filters designed by SGS-THOMSON from the 3 TSGF base arrays.
 - TSG 87xx developed on TSGF04 filter array (2nd to 4th order)
 - TSG 85xx developed on TSGF08 filter array (4th to 8th order)
 - TSG 86xx developed on TSGF12 filter array (8th to 12th order).

Refer to data sheets of these standard filter products.

- "Gate Array" Filters which are the TSGF04, TSGF08, TSGF12 filter arrays described in this data sheet.
- "Standard Cell" Filters described in the TSGSM Series Data Sheet.

By offering TSGF-like macrocells in its library, the mixed analog/digital TSGSM Standard Cell family also provides filtering capabilities and then can extend integration possibilities offered by TSGF series.


For example higher than 12th order filters or circuit combining filters with digital and analog functions on the same chip are achievable with TSGSM Standard Cells.

SWITCHED CAPACITOR TECHNIQUE

SGS-THOMSON TSGF products are active filters where resistors are replaced by capacitors which are switched at a frequency, named sampling frequency (F_i).

Figure 1 is showing the basic principle of switched capacitor technique.

Figure 1.



The 2 switches (S1 and S2) are controlled by 2 complementary and non overlapping clock phases.

During the phase $\phi = 1$ (S1 on, S2 off) the charge stored in C1 is :

$$Q1 = C1.V1 \quad (1)$$

During the phase $\bar{\phi} = 1$ (S1 off, S2 on) the charge stored in C1 becomes :

$$Q2 = C1.V2 \quad (2)$$

$$\text{During a complete clock period } T_i = \frac{1}{F_i} = \phi + \bar{\phi}$$

the transferred charge is :

$$\Delta Q = Q1 - Q2 = C1 (V1 - V2) \quad (3)$$

During this T_i period, this charge flow is equivalent to a current, I :

$$\Delta Q = C1 (V1 - V2) = I.T_i \quad (4)$$

$$I = C1.Fi (V1 - V2) = \frac{C1 (V1 - V2)}{Ti} \quad (5)$$

Comparing (5) with Ohm's law applied to a resistance :

$$I = \frac{V1 - V2}{R} \quad (6)$$

The equivalent resistor is then :

$$Req = \frac{C1}{Ti} \quad (7)$$

Then, with (7), a RC product becomes :

$$Req. C = \frac{C}{C1} Ti \quad (8)$$

product but the component values R and C used with the Op-amp are absolutely uncorrelated : so trimmings, tunings are very often needed to obtain an accurate template. On the other hand, with switched capacitor networks, only capacitor ratios are used. These ratios are obtained with capacitors integrated on the same chip. The available accuracy is 0.1% to 0.5% whatever the temperature condition may be.

As the time constant is fixed by capacitor ratio, fully integrated filters are achievable without trimming. In addition, as shown in (8) the time constant RC is proportional to the sampling period Ti : the filter cut-off frequency can be shifted by tuning the sampling clock frequency without any change on the shape of response curves.

SWITCHED CAPACITOR FILTER BENEFITS

In active filters, the time constant is fixed by the RC

SWITCHED CAPACITOR FILTER FEATURES

Key Points	Results
<ul style="list-style-type: none"> • Monolithic Filter. • The coefficients of the filter transfer function are completely determined by : <ul style="list-style-type: none"> – a single crystal controlled clock frequency – and ratioed capacitors • Fully HCMOS Integrated Filters • Switched capacitor filters are sampled-and-hold circuits. 	<ul style="list-style-type: none"> • Board Size Reduction. • High Accuracy Template. • Stability in Temperature and Time. • High Order Filter Achievable. • No Adjustment. • Clock Tunable Cutoff Frequency. • Low Power. • No External Components. • Ease and Safety of Use. • Antialiasing prefiltering is required if the input signal is wide band. • Smoothing post filtering may be used to avoid spectral rays around the sampling frequency.

SWITCHED CAPACITOR FILTER ARRAY ARCHITECTURE

Analog switched capacitor filter arrays, TSGF series, are processed with a 3.5/2 polysilicon layer/1 metal layer HCMOS process.

SGS-THOMSON offers 3 filter base arrays, TSGF04, TSGF08 and TSGF12, providing filtering capabilities from 2nd to 12th order.

The 3 arrays are designed around a "Universal bi-quadratic filter cell", SGS-THOMSON patented. This cell consists of 2 adder integrators using a transconductance amplifier, switches, and capacitor fields. Fields of capacitors are composed of hundred unit capacitors (0.1pF) and then provide high and accurate capacitor values.


Figure 2 shows the TSGF08 chips, outlining all functions available on TSGF filter arrays :

- Universal 2nd order Filter Cell. Clock divider generating internal sampling frequency from external clock.
- Non overlapping phase generator.
- Input Sample-and-Hold.
- Uncommitted free Op-amps. Power consumption Adjustment cells for filter and Op-amps.
- Output Sample-and-Hold.

The internal sampling frequency Fi can be set from 500Hz to 700KHz by an external oscillator (or an internal one with TSGF04 base wafer).

When the external available clock frequency is

Figure 2 : TSGF08 CHIP.



EB8TSGSERIE-02

higher than 700KHz, the set of Mask Programmable dividers by 2 is used to adapt the external clock frequency to the sampling frequency. In any case the external clock frequency must be lower than 5MHz.

As the ratio F_i/F_c between sampling frequency F_i and selected filter frequency F_c is a constant, designers can move the filter characteristics (central or cut-off frequency) only by tuning the clock.

A 10V power supply, either 0V and 10V, or - 5V and + 5V, gives the best performances : maximum output swing of 8V. The TSGF filters can also operate with a standard 0/5V power supply. In that case the maximum output swing is 2.2V.

Typical power consumption is 0.5mA per filter order. This power consumption is user adjustable between 0.1mA and 2mA with an external resistor, depending on the frequency range.

The power consumption adjustment is also provided to the uncommitted operational amplifiers : the bias current must be increased when a high gain - bandwidth product is required.

These uncommitted Op-amps give the designer the capability to create auxiliary circuits like voltage gain, prefiltering and post filtering functions half or full wave rectifier functions, or local oscillator (refer to application notes AN-061, AN-069, AN-070, AN-075).

The offset voltage of TSGF products is typically a few millivolts, with a 300mV max depending of the filter type.

Moreover, there is a possibility to adjust the filter output DC levels, thanks to an external bias voltage applied on "LVL" pin. Automatic offset compensation can be done by mean of one uncommitted on-chip operational amplifier, as indicated in Application note AN-069.

The TSGF products feature a high input impedance (typ. : 3M Ω) and a low output impedance (typ. : 10 Ω) allowing then cascaded filter network in order to achieve higher than 12th order.

The output buffers are configured as sample-and-hold amplifiers which can drive a 1K Ω load resistance and a 100pF load capacitance.

On the TSGF04 and TSGF12 an external sample-and-hold clocking allows to connect the filter output directly to an analog to digital converter (Optional ; see fig. 7).

In addition some particular switched capacitor cells have been implemented on the first 2 integrators of each chip allowing realization of special functions like :

- cosine filter
- complementary high pass filter
- exact bilinear leapfrog filter.

Figure 3a : TSG8512 : 7th Order Caue Low pass Filter.





Figure 3b : TSG8551 : 8th Order High-Q Band pass Filter (Q = 35).



BENEFITS

With the TSGF series of SGS-THOMSON, designers are given unique "Gate Array" filter products for the replacement of their passive/active filters or the design of new filters.

The TSGF04/08/12 provide then with gate Array technique 3 complete arrays where all functions necessary to realize the filter function and its external circuit environment are available on chips.

The switched capacitor process permits the realization of very accurate and fully integrated filters and breaks down the equipment production costs by providing fully tested filters parts : tuning or adjustment of external components are no more ne-

cessary with TSGF series.

Figures 3A, 3B is showing 2 examples of Standard Filters designed with the TSGF08 matrix.

APPLICATIONS

TSGF products from SGS-THOMSON can integrate all filtering functions (replacement of active or passive filters...) and then can be implemented very quickly into an application/equipment requiring a filter with a maximum input signal frequency of 30KHz.

Mask Programmable Filters (MPFs) typical applications are :

- audio filtering/processing
- signal/frequency detection
- scrambling/coding
- spectrum analysis
- process control
- remote control
- harmonic analysis


- equalization
- frequency tracking
- alarm systems
- robotics
- anti-knock system
- data acquisition (before A/D and after D/A converters)
- automatic answering
- in warding
- speech processing
- security system (coding, recognition)
- sonar detection
- mobile radio
- modems

BLOCK DIAGRAMS

Figure 4 outlines the main features and options offered by each of the 3 MPF arrays by showing TSGF04, TSGF08 and TSGF12 block diagrams.


Figure 4 : Block Diagrams.

TSGF04




E88TSGF SERIES-05

TSGF08



E88TSGF SERIES-06

TSGF12



E88TSGF SERIES-07

PIN DESCRIPTION

The table below gives the pin description of the 3 MPF arrays, TSGF04 TSGF08 and TSGF12. The pin assignment is given for the extended and com-

plete version of each array, it means with all the available on-chip options connected to the package.

Name	Pin Type	TSGF04 N°	TSGF08 N°	TSGF12 N°	Function	Description
V ⁺	I	1	1	1	Positive Supply	
V ⁻	I	2	2	2	Negative Supply	
LVL	I	6	3	LVL1 5 LVL2 20	Output DC Level Adjustment	Filter output DC level adjustment when connecting a potentiometer between V ⁺ and V ⁻ with its middle point to LVL. When no adjustment is needed, LVL pin is connected to GND.
IN	I	7	4	IN1 4 IN2 9	Filter Input	
GND	I	8	5	8	General Ground	$GND\ Voltage = \frac{V^+ + V^-}{2}$
OUT	O	9	6	OUT1 6 OUT2 7	Filter Output	
CLK	I	See CLKIN	7	CLK1 10 CLK2 11	Clock Input	TTL/CMOS Level Compatibility
PFW	I	14	8	12	Filter Power Adjustment	Filter power consumption can be chosen by connecting a resistor between PFW and GND (or V ⁺). Stand by mode is obtained by connecting PFW to V ⁻ (or non connected)
PWA	I	10*	9	13	Op Amp Power Adjustment	Idem PFW but for Op Amp (PWA)
-EB	I		10	14	Inverting Input Op Amp B	
SB	O		11	15	Output Op Amp B	
+EB	I		12	16	Non Inverting Input Op Amp B	
+EA	I	5	13	17	Non Inverting Input Op Amp A	
SA	O	4	14	18	Output Op Amp A	
-EA	I	3	15	19	Inverting Input Op Amp A	
NC			16		Non Connected	
CLKSH	I	10*		3	S/H Clock Input	External Driving Clock of Output Sample-and-hold
CLKIN	I	12			Clock Input	See TSGF04 Clock Oscillator Section
CLKR	O	13			Clock Pin for External Oscillator	For TSGF04, external RC or crystal oscillator are connected to CLKIN and CLKR pins. See TSGF04 clock oscillator section
CLKM	I	11			Clock Selection Mode	Connected to GND or V ⁻ see TSGF04 clock oscillator section

* For TSGF04 when external driving clock of output sample-and-hold (CLKSH) is used, PFW realizes the power adjustment of both uncommitted Op-amp and filter.

Note : For other packing pin-out, refer to package drawings and pin-out at the end of data sheet.

FUNCTIONAL DESCRIPTION

INTERNAL CLOCK DIVIDER (CLK)

The internal sampling frequency F_i can be fixed from 500Hz to 700KHz (F_i can be used between 700KHz and 1MHz with some limitations) by an external oscillator (or internal one with TSGF04 filter array). When the external clock frequency F_e , is higher than 700KHz, a mask programmable on-chip divider is used to adapt available clock frequency to the sampling rate.

	TSGF04	TSGF08	TSGF12
Number of Divide by 2 Available Per Chip	8	10	8
Max. F_e/F_i Ratio	256	1024	256

In any case, the external clock frequency F_e must be less than 5MHz.

Example : The TSG8510 features (TSG8510 is a standard filter based on TSGF08 array) :

F_e max = 1.5MHz and F_i max = 750KHz then

$$\frac{F_e}{F_i} = 2$$

only one divider by 2 is used for this filter (which is the case of most of SGS-THOMSON' general purpose filters).

Note : As the internal clock divider is mask programmable, the ratio F_e/F_i is fixed for each filter. The change of this ratio is possible but results into a new part number.

ADJUSTMENT OF OUTPUT DC LEVEL (LVL)

The output DC offset voltage can be removed thanks to an external bias voltage applied on "LVL" pin, as shown on figure 8.

However automatic offset compensation can be implemented by using one of the uncommitted on-chip Op-amps, as indicated in application note AN-069 (see fig. 9 in AN-069).

The offset voltage of TSGF filters is typically a few millivolts, with a 300mV max, depending on the type of the filter.

A drift of this offset voltage can be observed when user increases the power consumption of the filter with an external resistor connected to PWF pin. So when the filter operates at high frequencies, a compromise exists between the filter frequency response performance and its output DC offset voltage.


When no DC output level adjustment is required,

LVL pin has to be connected to the GND voltage.

The level gain, LG, of each filter can be deduced from the curve representing $V_{OUT} = f(LVL)$. This curve is filter dependent.

For example the TSG8510 presents following curve shown in figure 5 (measured with $F_e = 256KHz$, $I_{PWF} = 100\mu A$) :

Figure 5 : Output DC Voltage Adjustment from LVL Pin.



The TSG8510's level gain is :

$$LG = \frac{V_{OUT}}{LVL} = \frac{1000}{300} \approx 3.3$$

For example if one TSG8510 presents a 100mV offset voltage at its output, user must apply an external bias voltage LVL = 30mV to compensate it.

FILTER POWER ADJUSTMENT (PWF)

The filter power consumption can be chosen by connecting an external resistor, R_{PWF} between PWF and GND (or V+) pins.


This power adjustment operates the variation of the bias current of the integrators used in the switched capacitor filter. This current, I_{PWF} , can be low when filter operates at low cut-off frequencies ($F_c \approx 1KHz$), but must be increased at high cut-off frequencies ($F_c \approx 20KHz$), in order to charge and discharge the capacitors at a higher rate.

As a result, an optimal choice of I_{PWF} bias current can be deduced from the curve representing $I_{PWF} = f(F_e)$, F_e being the external clock frequency applied on CLK pin.

This curve is dependent on the filter. For example, as shown in figure 6, the TSG8510 presents following characteristics :

Example : if the cutoff frequency of the low pass TSG8510 filter has to be set at 3.4KHz, user must apply the external clock frequency $F_e = 75.3 \times 3.4 = 256\text{KHz}$.

Figure 6 : TSGF10 user's Guide for IPWFFand RPWF Choose.



E88TSGFSERIES-09

The User's guide for I_{PWF} choice indicates :

- optimal $I_{PWF} = 100\mu\text{A}$
 $R_{PWF} = 35\text{k}\Omega$
- non recommended zone for $I_{PWF} 100\mu\text{A}$
Operation within this area can lead to increase the ripple in the pass band and to decrease the stop band attenuation.
- zone of correct functioning with over consumption for $I_{PWF} > 100\mu\text{A}$.


Note : Power consumption choice has to be prioritized when major concern in TSGF design is the frequency response (gain versus frequency). The output DC offset voltage comes in 2nd position in that case.

EXTERNAL DRIVING OF OUTPUT SAMPLE-AND-HOLD

This facility allows the filter output to be connected directly to an analog-to-digital converter, as illustrated in figure 7.

The clock signal which enters on the CLKSH pin must be synchronous with the sampling frequency. As a result, the external clock frequency F_e must be the sampling frequency F_i (the on-chip divider does not have to be used).

Figure 7 : External Driving of Output Sample and Hold (example).



The clock signal applied on CLKSH pin has to be optimized in order to read a settled signal issued from the switched capacitor filter.

On the example shown in figure 7, a 12th order low pass filter makes an ideal antialiasing filter to precede data conversion. The filter precludes the need for oversampling when driving the A/D converter. CLKSH option is only available on TSGF04 and TSGF12 arrays.


USE OF THE MPF WITH - 5V/+5V DUAL POWER SUPPLY

The adjustment of the DC output level of the M.P.F. is achieved by an external voltage source (for example, a bridge divider connected between the positive and the negative power supplies and whose the middle point is connected to the LVL pin of the M.P.F.). If no output DC adjustment is required, the LVL pin can be directly connected to GND.

The consumption of the filter can be also adjusted by means of an external resistance connected between GND (or V^+) and the PWF pin of the circuit.

The consumption can thus be chosen to match the particular application.

Figure 8 : Example of a TSGF08 Fed in Dual Supply : +5V, 0, -5V.



If the Op-Amps are not used, RPWA has not to be connected between PWA and GND.

The stand-by mode is obtained by strapping the PWF pin to V⁻ (or non connected).

The adjustment of the power consumption of the two operational amplifiers can be achieved exactly like for the previous case, but via the PWA pin of the circuit. The stand-by mode is also obtained by strapping the PWA pin to V⁻ (or non connected).

The clock levels are TTL, but CMOS levels are accepted. With these previous conditions, the output linear dynamic range of the M.P.F. is about 8V, between -4.5V and +3.5V.

A capacitor CPWF can be added in parallel with RPWF in order to improve the clock feedthrough rejection : (Typical value CPWF = 33pF).

As for all CMOS circuits operating with dual power supply (-5V, 0, +5V), it is advised to use clamping diodes (Threshold voltage less than 0.6V) (Schottky is preferable) in order to avoid transients during power up which could drive TSGF circuits over their maximum ratings. Only 1 Schottky diode between GND and V+ is sufficient for TSGF products.

USE OF THE MPF WITH 0/10V SINGLE POWER SUPPLY


In this case, V⁻ is the reference ground of the circuit and GND must be adjusted to +5V by means of the potentiometer PL ($(V^+ - V^-)/2$), or by using a simple bridge divider. But in that case small resistors values (2kΩ) have to be used in order to set GND at a low impedance value.

The adjustments of the DC output level of the M.P.F. of the power consumptions of the filter and of the operational amplifiers can be achieved exactly like previously.

The high level of the clock must be at least 1.4V upper the GND level.

With these previous conditions, the output linear dynamic range of the M.P.F. is about 8V between 0.5 and 8.5V.

Figure 9 : Example of a TSGF08 FED, in Single Power Supply 0 - 10V.



* GND is used, when the user provides the 5V voltage.

USE OF THE MPF WITH 0/5V SINGLE POWER SUPPLY

In this case, V⁻ is the reference ground of the circuit

and GND must be adjusted to + 2.5V by means of the potentiometer P_L ($(V+ - V-)/2$), and one Op-amp used as buffer in order to provide a low impedance on GND reference.

Otherwise, without Op-amp, a simple bridge divider is sufficient, but small resistor values ($2k\Omega$) have to be used in order to set GND at a low impedance value.

The other adjustments are achieved exactly like previously except for bias resistance of the filter and of the operational amplifiers (R_{PWF} and R_{PWA}), whose must be exclusively to $V+$.

The clock levels must be CMOS levels. With these previous conditions, the output linear dynamic range of the M.P.F. is about 2.2V, between 1.2 and 3.4V.

ANTI-ALIASING AND SMOOTHING


Anti-aliasing : The switched capacitor filters are sampled systems and must verify the SHANNON condition imposing a sampling frequency (F_i) equal, at least, to the double of the upper frequency (F_c) contained in the spectrum to transmit. With this condition, no information is added or lost on the transmitted signal. This theorem describes the well-known phenomenon called spectrum aliasing shown figure 11 where the entire spectrum to transmit appears around F_i , $2 F_i$, $3 F_i...$ and so on.

Thus, all spectrum components of the signal contained around these frequencies are transmitted by the M.P.F., oppositely to the desired result.

To cancel the effects of this phenomenon, it is required, before all sampled systems, to filter all the


spectrum components of the input signal upper than $F_i - F_c$. An analog filter, called "anti-aliasing filter", must be therefore applied before the M.P.F.

Figure 10 : Example of a TSGF08 FED in Single Power Supply 0-5V.



*GND is used, when the user provides the 2.5V Voltage.

Figure 11.



- Without anti-aliasing filter : Spectrum to transmit \neq transmitted spectrum
- With anti-aliasing filter : Spectrum to transmit = transmitted spectrum


The selectivity of this filter depends upon the F_i/F_c ratio.

If $F_i/F_c > 200$, a RC filter (first order low-pass) is sufficient.

If $F_i/F_c < 200$, a SALLEN-KEY structure (second order low-pass) must be used. This structure and its

relationships are described (figure 12). In these relationships, F_c is the cut-off frequency desired of the anti-aliasing filter and ξ its damping coefficient. For a cut-off as tight as possible and in order to correct the $\sin x/x$ effect, ξ must have a value around 0.7.

Figure 12.



E88TSGFSERIES-15

$R1 = R2 =$ arbitrary value

$F_c =$ cut-off frequency for the antialiasing filter.

An optimal choice is $F_c = 2 \times$ cut-off frequency of the main filter

$\xi =$ damping coefficient ; the optimal value is 0.7

$$C1 = \frac{\xi}{2\pi R1 Fc}$$


$$C2 = \frac{\xi^2 - C1}{1}$$

$$C2 = \frac{\xi^2 - C1}{2\pi \xi R1 Fc}$$

SALLEN-KEY structure (second order low-pass Filter) for anti-aliasing and smoothing.

Note : If $F_i/F_c < 2$ (figure 13), the spectrum to transmit and the spectrum aliased have a part in common and it becomes impossible to share the useful signals from the undesirable signals.

Figure 13.



E88TSGFSERIES-16


When $F_i/F_c < 2$, the spectrum component included between $F_i - F_c$ and F_c and which are due to spectrum aliasing are not stopped by the sampled filter.

- Smoothing : As the signal obtained at the output of the M.P.F. is a sampled and hold signal, it is often required to smooth it. This smoothing filter can be achieved from the SALLEN-KEY structure previously described (figure 12).
- Hardware implementation : In order to make easier anti-aliasing and smoothing. SGS-THOMSON has designed, on the TSGF chip one or, two general purpose operational amplifiers. A few external components are therefore sufficient to achieve these functions (figure 14).

SON has designed, on the TSGF chip one or, two general purpose operational amplifiers. A few external components are therefore sufficient to achieve these functions (figure 14).


On the other hand, in the most of M.P.F.'s, a special integrated cell is included in the chip (cosine filter) to reduce the aliasing effects around F_i .

Figure 14.



M.P.F. With anti-aliasing and smoothing filters
 $P_L = 20k\Omega$ (multiturn)
 $10k\Omega \leq R_{PWF}, R_{PWA} \leq 75k\Omega$
 R_1, R_2, C_1, C_2 } See anti-aliasing
 R'_1, R'_2, C'_1, C'_2 } and smoothing considerations

Figure 15.




Second order low-pass Filter (SALLEN-KEY STRUCTURE) with a transistor replacing the operational amplifier.
 Nonetheless, if the application allows it, these two operational amplifiers can be used to implement other functions (gain, comparator, oscillator...).

In this case, the circuit shown figure 15 can be used as anti-aliasing or smoothing filter. This structure is the same as the SALLEN-KEY structure described figure 12 (second order low-pass), in the same way as the corresponding relationships.

CUT-OFF FREQUENCY DEFINITION

Figure 16 : Design Specifications.




The cut-off frequency F_c is the passband limit frequency as defined on the design specifications above mentioned. The maximum value of the attenuation variation in the passband : A_p is 3dB for Butterworth, Bessel and Legendre filters (figure 17a), and is called passband ripple for Chebychev (figure 17b) and Cauer filters (figure 17c).

The passband ripple is design dependent and between 0.05dB and 0.2dB with TSGF standard filters. The parameters G_0 called passband gain is the maximum value of the gain in the passband, and may have low variation from part to part.

Figure 17a.

Figure 17b.

Figure 17c.



ELECTRICAL SPECIFICATION

The following electrical characteristics are common to the 3 base filter arrays TSGF04, TSGF08 and

TSGF12, because their structures are designed with the same basic components.

ABSOLUTE MAXIMUM RATINGS

$T_{amb} = 25^{\circ}\text{C}$, $V_{+} = 5\text{V}$, $\text{GND} = 0\text{V}$, $V_{-} = -5\text{V}$, $I_{PWF} = 100\mu\text{A}$ (unless otherwise specified)

Symbol	Parameter	Value	Unit
V+	Positive Supply Voltage	- 0.15 to + 7	V
V-	Negative Supply Voltage	- 7 to + 0.15	V
V	Voltage to any Pin (except for GND)	(V-) - 0.3 to (V+) + 0.3	V
T _{oper}	Operating Temperature Range	T _{min} - 5°C to T _{max} + 5°C	°C
T _{stg}	Storage Temperature Range	- 60 to + 150	°C


WARNING : DUAL POWER SUPPLY
(- 5V, 0, + 5V)

Although TSGF circuits are internally gate protected to minimize the possibility of static damage, MOS handling and operating procedure precautions should be observed. Maximum rated supply voltages must not be exceeded. Use decoupling networks to remove power supply turn on/off transients, ripple and switching transients.

Do not apply independently powered signals or clocks to the chip with power off as this will forward bias the substrate. Damage may result if external protection precautions are not taken :

As for all CMOS circuits operating with three supply voltages (V+, GND, V-), it is advised to use clamping diodes (Schottky is preferable), in order to avoid transient during power up that would drive the circuit over its maximum ratings (see figure 18).

Figure 18 : Application Hint for CMOS ICs with Three Supply Voltages.



ELECTRICAL OPERATING CHARACTERISTICS

$V^+ = 5V$, $GND = 0V$, $V^- = -5V$, $T_{amb} = 25^\circ C$, $I_{PWF} = 100\mu A$ (unless otherwise specified)

Symbol	Parameter	Min.	Typ.	Max.	Unit
V^+	Positive Supply Voltage	4	5	6	V
V^-	Negative Supply Voltage	-6	-5	-4	V
V_{OUT}	Output Voltage Swing (*)	$(V^-) + 0.5$		$(V^+) - 1.5$	V_{PP}
V_{IN}	Input Voltage (*) (with filter gain = 0dB)	$(V^-) + 0.5$		$(V^+) - 1.5$	V_{PP}
I_{PWF}	Bias Current on PWF (stand-by mode by connecting PWF to V^-)	50		250	μA
V_{IL}	TTL Clock Input "0" (**)			+ 0.8	V
V_{IH}	TTL Clock Input "1" (**)	2			V
T_{CP}	Ext. Clock Pulse Width	80			ns
R_{IN}	Input Resistance	1	3		$M\Omega$
C_{IN}	Input Capacitance			20	pF
R_{OUT}	Output Resistance		10		Ω
C_L	Load Capacitance			100	pF
R_L	Load Resistance	0.1	1		k Ω

Note : with supply (0, +10V) : same specifications
with single supply (0, +5V) : contact SGS-THOMSON sales office or representative.

(*) Depending on I_{PWF} current

(**) TTL levels are referenced to GND voltage

Other filter's characteristics, such as noise, power supply rejection ratio, total harmonic distortion... are filter dependent. As a result, for such characteristics, SGS-THOMSON can only guarantee the lower level of performance for each parameter, as indicated below. (this lower level has been determined from measurements on a set of hundred different TSGF filters, as shown in figure 19).

PSRR + > 2dB : V^+ Power supply rejection ratio.

PSRR - > 10dB : V^- Power supply rejection ratio.

$V_n < 1mV_{rms}$: V_n is the total output noise voltage measured in the passband of the filter.

SNR > 57dBm/600 Ohm : Signal to noise ratio with $V_{IN} = 775mV_{rms}$.

SNR > 65dBV : signal to noise ratio with $V_{IN} = 2V_{rms}$.

THD < 0.1% : Total harmonic distortion.

As such characteristics are not predictable from si-

mulation results, their typical values are provided from measurements of the customized filter prototypes. (These measurements could be performed by SGS-THOMSON on special request).

These typical values, obtained with TSGF products, are better than the lowest level guaranteed, and designers can get a more accurate idea about them by two means.

1) Such characteristics are given for general-purpose filters. Refer to TSG85xx, 86xx, 87xx data sheets.

2) Figure 19 gives histograms of the 5 parameters discussed above. These histograms indicate the distribution of the typical value of the considered parameter over a set of hundred different TSGF filters. (Note that the aim of these histograms indicate the dispersion of the considered characteristic for a given TSGF filter).

Figure 19 : Distribution of Typical Value Over a set of Hundred Different TSGF Filters.




Figure 20 : Method of Noise Measurement.





Figure 20 : (continued).



We obtain theoretical noise voltage : $V_n(V_{rms}) = \sqrt{\int_0^{BP} S^2(\omega) \cdot d\omega}$

and measured noise voltage : $V_n(V_{rms}) = \sqrt{\sum_{k=1}^{BP/BW} S^2(k) \cdot BW}$


E88TSGFSERIES-30

UNCOMMITTED ON-CHIP OPERATIONAL AMPLIFIERS

$V^+ = 5V, GND = 0V, V^- = -5V, T_{amb} = 25^\circ C, R_L = 2k\Omega, I_{PWA} = 100\mu A$ (unless otherwise specified)


Symbol	Parameter	Min.	Typ.	Max.	Unit
G_0^+ G_0^-	DC Open Loop Gain (without load)	60 60	75 75		dB dB
G_{BP}	Gain Bandwidth Product (without load)	1	2		MHz
V_{IO}	Input Offset Voltage (without load)		± 5	± 10	mV
V_{OPP}	Output Swing		-4.5 3.5	-4.7 3.7	V V
I_B	Input Bias Current (without load)		± 5	± 10	nA
SVR	Supply Rejection (without load)	60	65		dB
CMR	Common Mode Rejection $V_{CM} = 1V$ (without load)	60	65		dB
R_O	Output Resistance		10		Ω
I_{a^+} I_{a^-}	Supply Current		2.6 2.6	3.2 3.2	mA mA
SR^+ SR^-	Slew Rate	2 2	5 6		V/ μs V/ μs

USER'S GUIDE OF I_{PWA} AND R_{PWA} FOR UNCOMMITTED ON-CHIP OPERATIONAL AMPLIFIER



E88TSGFSERIES-31

USER'S GUIDE OF I_C FOR OPERATIONAL AMPLIFIER



E88TSGFSERIES-32

CAD SOFTWARE : FILCAD

In order to take full advantage of its Mask Programmable filter TSGF approach for Semicustom applications, SGS-THOMSON has developed a comprehensive software package called FILCAD® to cover all the development steps, starting from the feasibility evaluation of the customer's specifications, up to the single-metal interconnection routing required for the MPF customization.

More specifically, the FILCAD system gives the designer strong assistance during the following steps :

- Evaluation of MPF solutions well suited to specific filter circuit requirements,
- Filter synthesis, leading to a switched capacitor electrical schematic,
- MPF filter simulation (performed with MPF capacitor capabilities),
- Schematic capture and routing of the optional connections,
- Layout file generation, and final verification performed by accurate post-routing simulation.

All FILCAD modules run on VAX® under VMS operating System, and are linked together as shown in figure 21. All modules are fully described in the TSGF's User's manual (Vol. 5 of SGS-THOMSON ASIC User's Manuals).

The entry to FILCAD is the customer filter specification which can be provided to SGS-THOMSON in different forms :

- amplitude - phase - group delay templates
- poles and zeros
- biquadratic cell coefficients
- polynomial transfer functions


In addition SGS-THOMSON can perform feasibility study of customer specific filter circuits : in order for customers to get fast and accurate answer, SGS-THOMSON generated a feasibility analysis TSGF questionnaire that customers are kindly required to fill. This questionnaire is available on request at SGS-THOMSON Design centers or nearest sales office or representative.

MPF® and FILCAD ® are registered trademarks of SGS-THOMSON.


VAX® is a registered trademark of Digital Equipment Corp.

FILCAD, CAD software package developed by SGS-THOMSON for Switched Capacitor Filter designs, TSGF series, is also available for mixed analog-digital TSGSM Standard Cells or Full custom circuits integrating TSGF-like filtering functions.

Figure 21.



FILCAD is a trademark of SGS-Thomson
SWITCAP is a trademark of Columbia University



SGS-THOMSON proposes presently 2 design interfaces to customers for the design of their filter circuits with TSGF series :

- design entirely done by SGS-THOMSON within its Design Centers ;

- design done by customer up to simulation and then completed by SGS-THOMSON.

The table below outlines customer and SGS-THOMSON respective responsibilities for these 2 design interfaces.

DESIGN INTERFACES

Design Step	FILCAD Software	Int 2	Int 3
Theoretical Synthesis	EVA	SGS-THOMSON	Customer
Switched Capacitor Filters Schematics before Scaling	SYCAB or SAFIR	SGS-THOMSON	Customer
Final Schematics	SIRENA (SWITCAP)	SGS-THOMSON	Customer
Additional Simulation	SIRENA (SWITCAP)	SGS-THOMSON	Customer
Approval		Customer	SGS-THOMSON
Schematics Capture	SCAPTURE	SGS-THOMSON	SGS-THOMSON
Layout - Personalization Mask Generation	FACTOR	SGS-THOMSON	SGS-THOMSON
Post Routing Simulation	SIRENA (SWITCAP)	SGS-THOMSON	SGS-THOMSON

DOCUMENTATION AND SUPPORT

In order to bring users the maximum support on switched capacitor TSGF filter arrays, SGS-THOMSON generated a complete set of documentation and tools which are available on request :

* TSGF User's Manual

* Application Notes

- AN052 : How to choose a filter in a specific application
- AN061 : implementation and applications around

Standard MPFS

- AN069 : A supplement to the utilization of switched capacitor filters.
- AN070 : Band Pass and Band Stop Filters.
- AN075 : Signal detection and sinewave generation.

* MPF's evaluation boards.

* TSGF feasibility/analysis questionnaire.

In addition specialists can be contacted within SGS-THOMSON Microelectronics Filter Design Centers.

2nd TO 4th ORDER ANALOG FILTER ARRAY

With the TSGF04 array, whose block diagram is given below, user is given 2 different pin-out configurations :


- 8 pin DIL only, the filter up to 4th order is accessible.
- 14 pin DIL version where in addition, one uncommitted Op-amp and one internal oscillator capability are offered.

When the external driving of output sample-and-hold is used (CLKSH pin), PWF pin realizes the power adjustment of both uncommitted Op-amp and filter unit.


TSGF04 are also available in SO wide package version (0.3 inch) : 16 pin version only.

TSGF04 BLOCK DIAGRAM

See figure 4 (E88TSGFSERIES-05)




PIN CONNECTIONS



E88TSGF04-01

8 pins : **FILTER ONLY**
Compatible with TSGF08



E88TSGF04-02

14 pins : **Filter**
: + 1 Op - Amp

CLOCK OSCILLATOR




The TSGF04 base accepts external compatible TTL/CMOS clocks on CLKIN pin and provides an internal oscillator performed either by RC or crystal connected between CLKIN and CLKR pins.

The clock selection mode is provided by CLKM pad which can be connected to V- or GND voltage levels. This connection is realized by two means, depending on the package type chosen :

- with 14-pin package, via CLKM pin.
- with 8-pin package, by internal connection readily performed, only on custom filters.

(Note that CLKM pin connected to V+, allows the selection of the internal crystal-controlled oscillator, but the selection by CLKM connected to V- is recommended).

The different possibilities are :



For each package version, the following tables resume, the availability of the different clocks, in terms of the power supply.

Note that in 8-pin version, the clock mode (CLKM)

8-pin Package			
	0/5V	0/10V	- 5/+ 5V
Low-TTL	NO	C	C
High-TTL	NO	YES	YES
CMOS	C	YES	YES
RC Mode	NO	NO	NO
Crystal Mode	NO	NO	NO

C = Customization option.

is internally set to GND voltage, except in the case of CMOS clock and 0-5V power supply, where CLKM is internally connected to V- voltage.

14-pin Package			
	0/5V	0/10V	- 5/+ 5V
Low-TTL	NO	C	C
High-TTL	NO	CLKM=GND	CLKM=GND
CMOS	CLKM=V-	CLKM=GND	CLKM=GND
RC Mode	CLKM=V-	CLKM=V-	CLKM=V-
Crystal Mode	CLKM=V-	CLKM=V-	CLKM=V-

ELECTRICAL OPERATING CHARACTERISTICS :

WITH SINGLE SUPPLY VOLTAGE :

$T_{amb} = 25^{\circ}\text{C}$, $V_{+} = 10\text{V}$, $V_{-} = 0\text{V}$, $\text{GND} = 5\text{V}$ (unless otherwise specified)

CLKM	Parameter	Min.	Typ.	Max.	Unit
GND	Threshold Voltage External Clock Frequency		1.5	5	V MHz
V -	RC MODE : High Threshold Voltage on CLKIN Corresponding Voltage on CLKR Low Threshold Voltage on CLKIN Corresponding Voltage on CLKR Oscillator Frequency Resistor Capacitor	1 1.5	1.25 - 5 - 1.25 + 5	1.5 - 1 5 10 000 47	V V V V MHz k Ω nF
V -	CRYSTAL MODE : Oscillator Frequency Resistor Capacitor C_R Capacitor C_{IN}	10 10	1	5 100 30	MHz M Ω pF pF

ELECTRICAL OPERATING CHARACTERISTICS (continued)

WITH DUAL SUPPLY VOLTAGE :

T_{amb} = 25°C, V₊ = 5V, V₋ = -5V, GND = 0V (unless otherwise specified)

CLKM	Parameter	Min.	Typ.	Max.	Unit
GND	Threshold Voltage External Clock Frequency		6.5	5	V MHz
V -	RC MODE : High Threshold Voltage on CLKIN Corresponding Voltage on CLKR	6	6.25 0	6.5	V V
	Low Threshold Voltage on CLKIN Corresponding Voltage on CLKR	3.5	3.75 + 10	4	V V
	Oscillator Frequency			5	MHz
	Resistor	2		10 000	kΩ
	Capacitor	0		47	nF
V -	CRYSTAL MODE : Oscillator Frequency			5	MHz
	Resistor		1		MΩ
	Capacitor C _R	10		100	pF
	Capacitor C _{IN}	10		30	pF


WITH SINGLE SUPPLY VOLTAGE :

T_{amb} = 25°C, V₊ = 5V, V₋ = 0V, GND = 2.5V (unless otherwise specified)

CLKM	Parameter	Min.	Typ.	Max.	Unit
GND	Threshold Voltage External Clock Frequency		3.8	5	V MHz
V -	RC MODE : High Threshold Voltage on CLKIN Corresponding Voltage on CLKR	3	3.2 0	3.4	V V
	Low Threshold Voltage on CLKIN Corresponding Voltage on CLKR	1.5	1.8 + 5	2	V V
	Oscillator Frequency			5	MHz
	Resistor	2		10 000	kΩ
	Capacitor	0		47	nF
V -	CRYSTAL MODE : Oscillator Frequency			5	MHz
	Resistor		1		MΩ
	Capacitor C _R	10		100	pF
	Capacitor C _{IN}	10		30	pF

INVERTING TRIGGER FUNCTIONING FREQUENCY VARIATION AS FUNCTION OF R


With internal RC oscillator mode, the user's guide for R and C choice is given by following curves and for both supply voltages : 0.5V, 0.10V.




E88TSGF04-07

PACKAGE MECHANICAL DATA

8 PINS - PLASTIC DIP



14 PINS - PLASTIC DIP




TSGF08 - 4th TO 8th ORDER ANALOG FILTER

The TSGF08 array provides users with filter integration from 4th to 8th order. 2 package versions are offered to users :

- 8 pin DIL, where only the filter unit is accessible,
- 16 pin DIL, where 2 uncommitted Op-amps are added to previous version.


TSGF08 are also available in SO wide package version (0.3 inch) : 16 pin version only.



TSGF08 BLOCK DIAGRAM


See figure 4 (E88TSGFSERIES-05)

PIN CONNECTIONS




PACKAGE MECHANICAL DATA

8 PINS - PLASTIC DIP



16 PINS - PLASTIC DIP



TSGF12 - 8th TO 12th ORDER ANALOG FILTER

TSGF12 array offers the capability to integrate either one single from 8th to 12th order or 2 different filters whose sum of orders cannot exceed 12.

These 2 different filters can have either same clock or 2 different clock inputs.

The TSGF12 package versions are :

- 16 pin DIL : 1 filter + 2 Op-amps
- 16 pin DIL : 1 filter + 2 Op-amps
+ driving of output S/H
- 16 pin DIL : 2 filters + 1 Op-amp
+ 2 clock inputs.
- 18 pin DIL : 2 filters + 2 Op-amps
+ 1 clock input.
- 20 pin DIL : 2 filters + 2 Op-amps
+ 2 clock inputs.
- 20 pin DIL : 2 filters + 2 Op-amps
+ 2 clock inputs
+ driving of output S/H.

TSGF12 array are also available in SO wide package version (0.3 inch) : 18 and 24 pin versions.

In case of dual filter integration, the CLKSH pin operates only on the output of filter n° 1 (OUTPUT 1). In the same case, for the 16 pin version, only LVL2 pin is available : therefore user can only adjust the Output DC level of filter 2.

Clock divider :


The number of dividers by 2 available on TSGF12 array is 8.

Therefore in case of dual filter on chip integration, there are 2 possibilities to use the clock divider :


- if one filter does not require internal dividers, the 8 dividers by 2 are available for the second filter ;
- if the first filter requires n internal dividers, it remains only 7-n ones available for the second filter.

TSGF12 BLOCK DIAGRAM


See figure 4 (E88TSGFSERIES-05)



P
DIP-16
(Plastic Package)




P SUFFIX
DIP-18
(Plastic Package)




P
DIP-20
(Plastic Package)

PIN CONNECTIONS




E88TSGF12-01

16 PINS : 2 filters
 + 1 OP - Amp
 + 2 Clock inputs.




E88TSGF12-02

16 PINS : 1 filter
 + 2 OP - Amp
 Compatible with TSGF08




E88TSGF12-03

16 PINS : 1 filters
 + 2 OP - Amps
 + Driving of output S/H.




E88TSGF12-04

18 PINS : 2 filters
 + 1 OP - Amp
 + 1 Clock input.



E88TSGF12-05

20 PINS : 2 filters
 + 2 OP - Amps
 + 2 Clock inputs.




E88TSGF12-06


20 PINS : 2 filters
 + 2 OP - Amps
 + 2 Clock inputs
 + Driving of output S/H.

PACKAGE MECHANICAL DATA


16 PINS - PLASTIC DIP




18 PINS - PLASTIC DIP



20 PINS - PLASTIC DIP



ORDER CODES






**3.5 μ /2 POLY / 1 METAL HCMOS
MIXED ANALOG-DIGITAL STANDARD CELLS**

- **ADVANCED HCMOS TECHNOLOGY :**
 - 3.5 μ drawn channel length
 - 2 polysilicon layers
 - 1 metal layer
 - P well silicon gate CMOS process
- **HIGH LATCH-UP IMMUNITY**
- **FULL ESD PROTECTION**
- **POWER SUPPLY**
 - Maximum ratings : - 0.5V to + 12V
 - Operating conditions : 3 to 10V
- **EXTENSIVE MACROCELL LIBRARY**
 - 94 logic cells
 - 66 analog cells
 - with programmable cells : soft macro cells, abutable cells
- **INPUT/OUTPUT CELLS**
 - Compatibility : TTL or CMOS levels
 - Configurability : input/output/bidirectional i/o/analog I/O ...
- **CAD SOFTWARE SUPPORT**
 - ADS (Analog Design System)
 - Fully integrated (+ FILCADTM for filter design)
 - Flexible design interfaces
- **OPERATING TEMPERATURE RANGE**
 - COMMERCIAL : 0 TO + 70°C
 - INDUSTRIAL : - 40 TO + 85°C
 - MILITARY : - 55 TO + 125°C
- **PACKAGE OPTIONS**
 - DIL : PLASTIC OR CERAMIC
 - SMD : SO, PLCC, LCCC, QF

DESCRIPTION

The TSGSM Series, mixed analog-digital Standard Cell products from SGS-THOMSON Microelectronics, represents a major step allowing the system designer dealing with both digital and high level ana-

Figure 1 : Example of TSGSM Chip Layout.



E88TSGSM SERIES-01

log functions to benefit of the state of the art semi-custom circuit integration capabilities.

The large variety of predefined and precharacterized functions ranging :

- in digital from simple gates to counters, registers...
- in analog from single operational amplifier to A/D or D/A converters, switched capacitors filters ...

TSGSM ARCHITECTURE

TECHNOLOGY

TSGSM Series developed by SGS-THOMSON is using an advanced silicon gate P well, dual poly-silicon layer, single metal layer HCMOS technology.

The process is very well suited for the design and integration of high performance analog functions combined with digital. It achieves operating speeds up to 15MHz for the digital part of the TSGSM circuit.

Thanks to the 2 polysilicon layers, TSGSM Series can integrate high accuracy switched capacitors filters based on the same concept of TSGF Series, switched capacitor Filter Arrays (Refer to TSGF04/08/12 Data Sheet). True capacitors are realized with Poly 1 and Poly 2 layers.

CELLS

Pre-designed and precharacterized Macrocells are selected, placed and interconnected on the chip to implement the mixed analog-digital function.

CELL LIBRARY

The TSGSM Macrocell library features around 160 different macros :

- 94 digital cells.
- 66 analog cells.

The main characteristics of TSGSM library is to offer users a high flexibility for cell definition and generation :

- The **DIGITAL LIBRARY** provides in addition of existing hard macros the capability to generate soft macros like counters, shift registers, dividers...
These modulo N parameterized cells are generated at the layout level by lateral abutment of hard macros.
- The **ANALOG LIBRARY** presents particular features such as :
 - Biasing strategy with a current bias generator, programmable current mirrors, and current biased cells and voltage biased cells.

has been proven extremely efficient in the design of many mixed HCMOS Analog-Digital ASIC's circuits in such various applications as consumer, computer, industrial, military, telecommunications and automotive fields.

Digital and Analog Macrocells have different height, as shown on the chip layout of fig. 1. In addition some cells like A/D or D/A converters are designed as fixed blocks.

CHIP TOPOLOGY

The inputs and outputs of cells are interconnected by using 2 conductive layers : polysilicon and metal.

The chip layout is composed of cell rows, whose number is determined to optimize the die size, and of horizontal routing channels.

Peripheral cells surround the internal active chip area in order to interface it with its external environment.

Despite the row base architecture complex block functions can be placed and routed on the chip.

Generally for design optimization purpose, power busses of the analog and the digital parts of the chip are routed separately.

- Use of programmable cells for capacitor fields (0.1 to 30pF typically), resistor fields (150 to 1.8M Ω), bipolar transistors, MOS transistors, current mirrors.
- Grounded shield for power supply rejection improvement.

The complete TSGSM library is fully described within the TSGSM User's Manual of the SGS-THOMSON library.

Fig. 4 and Fig. 5 give an abstract of all available digital and analog cells within 'TSGSM' library.

For more details, users have to refer to the TSGSM User's Manual they can require to their nearest SGS-THOMSON sales office or representative.

Note : SGS-THOMSON can develop on request a special cell for a specific customer circuit : new cell or existing cell with different electrical characteristics.



Figure 2 : Example of Interconnection between Analog and Digital Cells.

Figure 3 : Example of a Mixed Analog-Digital Function.



E88TSGSM-SERIES-03

Figure 4 : TSGSM Series Digital Library Abstract.

INTERNAL CELLS

Cell Type	Description	Number of Different Options (1)
AA..	AND Gates	3
AN..	AND into NOR Gates	4
DF..	D Flip-flops	4
DL..	D Latches	5
EN..	Exclusive NOR	1
EO..	Exclusive OR	2
FF..	D Flip-flops (2 clocks)	4
II..	Dual Buffers	2
IN..	Inverters	5
IT..	Tri-state Internal Buffers	3
MU..	Multiplexers	3
NA..	NAND Gates	4
NO..	NOR Gates	4
ON..	OR into NAND Gates	2
OR..	OR Gates	3
TF..	Toggle Flip-flops	3
TG..	Schmitt Triggers	3
TT..	Level Shifters	3
ZZ..	Supply Cells	2
CCG	Clock Generators	3
FPCG	Non-overlapping 4-phase Clock Generator	1
TPCG	Non-overlapping 2-phase Clock Generator	1
INVL	Delay Inverter	1

(1) For each type of cell, the TSGSM library provides extensive number of options as for example :
 - NAND type cells : 2, 3, 4 or 6 input NAND's
 - D flip-flop cells : with low set, with low reset ..
 - input buffers : TTL, CMOS, with pull-up...

Figure 4 (continued).

I/O CELLS

Cell Type	Description	Number of Different Options (1)
OB..	Output Buffers	4
PP..	Power Pads	3
OB..	Tri-state Output Buffers	4
IB..	Input Buffers	8
IO..	Bidirectional Buffers	5
OB..	Open-drain Output Buffers	4

(1) For each type of cell, the TSGSM library provides extensive number of options as for example :

- NAND type cells : 2, 3, 4 or 6 input NAND's
- D flip-flop cells : with low set, with low reset...
- input buffers : TTL, CMOS, with pull-up...

Figure 5 : TSGSM Series Analog Library Abstract.

INTERNAL CELLS

Cell Type	Description	Number of Different Options	Metal Mask Programmable
COMP...	Comparators	6	
MN...	N MOS Transistors	4	x
MP...	P MOS Transistors	4	x
OSC..	Oscillators (crystal RC)	4	
POR..	Power on Reset	2	
SW..	Switches	3	
TRIG	Schmitt Trigger	1	
CP..	Capacitor Fields	1	x
BOPA/BOTA	Bias for Op amps and Transconductance Amplifiers	3	
BIP	Bipolar Transistors	1	x
OP	Operational Amplifiers	5	
OO	Output Stage for Op Amp	1	
OT	Transconductance Amplifiers	2	
R..	Resistance Fields	3	x
P..	Potentiometer Fields	3	x
VREF	Voltage Reference Bandgap	1	
ZEN..	Zener Diodes	3	
IPNV	Current Mirror Source-sink	1	x
IPOL..	Bias Current Generator	2	x
ISN/ISP	Current Mirror Source/sink	4	x
HF/LF	Internal V^+/V^- Analog Cell	2	

BLOCKS AND SOFT MACROS

Cell Type	Description	Number of Different Options	Metal Mask Programmable
ADC8	8 Bit Analog to Digital Converters	2	
ADC12	12 Bit Analog to Digital Converter	1	
DAC8	8 Bit Digital to Analog Converter	1	
DBP/DS1	LCD Drivers	3	
SCF	Biquadratic 2nd Order Filter	1	x
VRLCD	LCD Voltage Reference	1	

ADS ANALOG DESIGN SYSTEM

The SGS-THOMSON TSGSM Series is fully supported by a complete Computer Aided Design (CAD) system. The SGS-THOMSON CAD system, ADS, is complete in that once a design is entered all the tools necessary to complete that design are available to the user in this one system.

These tools include schematic capture, logic and analog simulations, fault simulation, automatic place and route, parasitic delay extraction and test pattern generation.

ADS ANALOG DESIGN SYSTEM is available on DEC™ VAX™ computer systems.

In addition, the TSGSM library is implemented on CAE workstations :

- Mentor™
- Daisy™

SGS-THOMSON developed direct interfaces between these CAE workstations and its ADS system.

The ADS package allows the development of analog and digital standard cell circuits so easily that each system designer can handle it.

The development of mixed analog and digital circuit is done with advanced concepts such as :

- parameterized cells (resistors, capacitors, current generators ...)
- metal mask programmable cells (switched capacitor filters ...)
- compiled cells (bit slice concept for digital functions like counters, dividers ...).

The main CAD tools available within ADS are :

■ SCHEMATIC GRAPHIC CAPTURE

SDS™ provides graphic capture of schematic circuit diagram. Designer can create blocks by using the 100% hierarchy of SDS™ and also can specify values of parameterized cells.

After the net list generation, the modules generated under SDS™ are oriented automatically thru logic or analog simulation.

■ LOGIC SIMULATION

HILO3™, hierarchical logic simulator, allows design verification and timing analysis of the circuit. A pre-layout timing analysis is run with calculated delays based on fanout, VDD, temperature and best, typical or worst case process conditions.

The 2 input files to HILO3™ are the net list generated from graphic capture and the input test pattern description.

HILO3™ simulator allows mixed analog and digital simulation for analog cells having an equivalent model described under HILO3™.

■ ANALOG SIMULATION

H3SPICE electrical simulator allows pre-layout or post-layout timing analysis of the analog blocks of the circuit.

H3SPICE input files are the net list and the input test pattern descriptions.

With the improvements brought by SGS-THOMSON to H3SPICE, the analog simulator becomes a powerful CAD tool :

- special level modelling for speed improvement on digital sub-circuits,
- fast execution on full analog part of TSGSM circuit, thanks to macro modelling, allows simulation of large analog blocks.

■ PLACEMENT AND ROUTING

CALMP™ software is an efficient standard cell automatic place and route whose main features are :

- use of different heights of cells on the chip
- interactive pre-placement of blocks, cells and I/O's for die size optimization
- capability to force priorities on nets for critical path routing
- capability to generate soft macros, blocks by cell abutment.

A check program performs at the end of the layout, design rule checking and verifies conformity of the graphic data base versus the schematics data base.

■ PARASITIC DELAY EXTRACTION

ADS is computing the exact parasitic delays brought by the placement and routing. Delays are based both on resistance and capacitance of each interconnect.

As soon as the parasitic RC delays are extracted, user can run a post layout simulation for accurate timing new analysis.

■ TEST GENERATION

According to the input test patterns already described, user can determinate the testability coverage ratio of its digital test sequence thanks to the fault simulator which is incorporated within HILO3™.

Depending of the fault simulator results user can generate new input test patterns in order to improve testability coverage.


ADS software converts automatically the post layout simulation (with parasitic delays) file into test patterns directly compatible with SGS-THOMSON test equipments.

At same time static and dynamic parameters are ad-

ded to the functional test pattern file : all input/output levels are tested during the functional test sequence.

Fig. 6 outlines the SGS-THOMSON approach for the design of analog or mixed analog/digital circuits.

Figure 6 : SGS-THOMSON CAD Tools and Product for Analog and Mixed Analog-Digital Circuits.



One of the particularities of TSGSM series is to provide switched capacitor filter integration capabilities. The filter cells available within TSGSM library are identical to those used on the SGS-THOMSON Analog Filter Arrays, TSGF Series, which are mask programmable switched capacitor filters.


For filter synthesis, simulation and layout, designers are given an efficient Filter CAD design tool : FILCAD™.

For more informations about SGS-THOMSON swit-

ched capacitor filter design solutions and CAD tools, please refer to TSGF04/08/12, 4th to 12th order switched capacitor filter arrays data sheet.

Fig. 7 shows the development phases of a TSGSM Series standard cell. The design translation phase up to the prelayout simulation can be done either on CAE workstations like Daisy Systems™ and Mentor Graphics™, or on VAX™ computer with ADS Analog Design System.

Figure 7 : TSGSM Series Development Flow.



CUSTOMER DESIGN INTERFACE

SGS-THOMSON has developed several interfaces for customers giving them easy and flexible design approaches for TSGSM 3.5 μ /2 poly/1 metal HCMOS mixed Analog Digital Standard Cells series.

User can access ADS Analog Design System.

- via the SGS-THOMSON Design Centers,
- via connection to SGS-THOMSON CAD Center,
- via the SGS-THOMSON associated Design Centers.

CAE workstations capabilities are :

- Daisy Systems™
- Mentor Graphics™.

In that case direct interfaces will be offered to user in order to make design implementation and test generation with ADS.

According to all of these design possibilities, SGS-THOMSON defined 3 main customer design interfaces.

Figure 8 outlines these interfaces. Each interface delineates the responsibilities of customer and SGS-THOMSON during circuit development flow shown in fig. 7.

Figure 8 : Design Interface.

	Interface 2	Interface 3	Interface 4
Definition of Circuit Specification	Customer	Customer	Customer
Logic and Electrical Description	Customer	Customer	Customer
Test Pattern Definition	Customer	Customer	Customer
Graphic Capture + Input Signal Entry	ST	Customer	Customer
Design Verification	ST	Customer	Customer
Pre-layout Simulation	ST	Customer	Customer
Approval	Customer	Customer/ST	
Auto Place and Route	ST	ST	Customer
Post-layout Simulation	ST	ST	Customer
Design Release	Customer	Customer/ST	Customer/ST
Test Program Generation - Test Tooling	ST	ST	ST
Mask Tooling	ST	ST	ST
Prototype Manufacturing and Testing	ST	ST	ST
Prototype Delivery	ST	ST	ST

With interface 3, design can be done either at SGS-THOMSON Microelectronics Design Center facilities or at customer location.

ABSOLUTE MAXIMUM RATINGS (note 1) $T_{amb.} = 25^{\circ}\text{C}$, voltage referenced to V_{SS} .

Symbol	Parameter	Min.	Max.	Unit
V_{DD}	Supply Voltage	- 0.5	12.0	V
V_I, V_O	I/O Voltage	- 0.5	$V_{DD} + 0.5$	V
I_I, I_O	I/O Current	- 40	+ 40	mA
T_{stg}	Storage Temperature (ceramic)	- 65	+ 150	$^{\circ}\text{C}$
	Storage Temperature (plastic)	- 40	+ 125	$^{\circ}\text{C}$

Note : 1. Stresses above those listed order "maximum rating" may cause permanent damage to the device. This is a stress rating only and functional operation to the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED DC OPERATING CONDITIONS Voltage referred to V_{SS}

Symbol	Parameter	Min.	Typ.	Max.	Unit
V_{DD}	Operating Supply Voltage	4.5 9.0	5.0 10.0	5.5 11.0	V
V_{DD}	Extended Supply Voltage (note 2)	3		12.0	V
$T_{amb.}$	Operating Ambient Temperature Military Industrial Commercial	- 55 - 40 0		+ 125 + 85 + 70	°C

Note : 2. For extended supply voltage please consult SGS-THOMSON Microelectronics.

DC GENERAL ELECTRICAL CHARACTERISTICS $V_{DD} = 5V \pm 10\%$ or $V_{DD} = 10V \pm 10\%$
(unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
V_{IH}	High Level TTL Input Voltage	$V_{DD} = 5V \pm 10\%$ $T^\circ = 0^\circ C/+ 70^\circ C$ $T^\circ = - 40^\circ C/+ 85^\circ C$ $T^\circ = - 55^\circ C/+ 125^\circ C$	2.0 2.25 2.25			V
V_{IL}	Low Level TTL Input Voltage	$V_{DD} = 5V \pm 10\%$ All Temp. Ranges			0.8	V
V_{IH} V_{IL}	High Level CMOS Input Voltage Low Level CMOS Input Voltage		$70\% V_{DD}$		$30\% V_{DD}$	V
I_{OZH}	Tristate Output Leakage Current	$V_O = V_{DD}$ $T^\circ = 0^\circ C/+ 70^\circ C$ $T^\circ = - 40^\circ C/+ 85^\circ C$ $T^\circ = - 55^\circ C/+ 125^\circ C$			2.5 5 10	μA
I_{OZL}		$V_O = V_{SS}$ $T^\circ = 0^\circ C/+ 70^\circ C$ $T^\circ = - 40^\circ C/+ 85^\circ C$ $T^\circ = 55^\circ C/+ 125^\circ C$	- 2.5 - 5.0 - 10.0			μA
I_{IH}	High Level Input Leakage Current	$V_I = V_{DD}$ $T^\circ = 0^\circ C/+ 70^\circ C$ $T^\circ = - 40^\circ C/+ 85^\circ C$ $T^\circ = - 55^\circ C/+ 125^\circ C$			1.0 3.0 5.0	μA
I_{IL}	Low Level Input Leakage Current	$V_I = V_{SS}$ $T^\circ = 0^\circ C/+ 70^\circ C$ $T^\circ = - 40^\circ C/+ 85^\circ C$ $T^\circ = - 55^\circ C/+ 125^\circ C$	- 1.0 - 3.0 - 5.0			μA
I_{CC}	Max Admissible Current per Pin : - Analog - Digital				± 20 ± 40	mA

DIGITAL LIBRARY AC ELECTRICAL CHARACTERISTICS ABSTRACT $V_{DD} = 10V \pm 10\%$,
 $T_{amb} = 25^{\circ}C$, Typical Process Standard Condition = 2 Loads + 1mm of Metal Interconnect

Cell Code	Description	$V_{DD} = 10V \pm 10\%$			Unit
		T_{PHL}	T_{PLH}	Other	
IN01	Standard Inverter	5.7	4.7		ns
NA02	2-input NAND	6.2	5.8		ns
NO02	2-input NOR	6.4	5.1		ns
DF08	Positive Edge D Flip-Flop from CKL to Q : T_{SH} T_H T_{WH} T_{WL}	10.6	6.1	14.0 5.0 20.0 16.0	ns
OB2	TTL Inverting Output Buffer Capacitance Load = 50pF = 25pF = 15pF	4.1 3.6 3.4	5.0 4.3 4.0		ns
T02	Tri-state TTL Output Buffer Capacitance Load = 50pF = 25pF = 15pF	4.1 3.6 3.4	5.0 4.3 4.0		ns
IB021	CMOS Inverting Input Buffer	7.4	8.7		ns

Note : Refer to TSGSM User's Manual for more detailed informations

ANALOG LIBRARY AC ELECTRICAL CHARACTERISTICS ABSTRACT $V_{DD} = 10V \pm 10\%$,
 unless otherwise specified $T = 25^{\circ}C$, typical process.

Cell Code	Description	Parameter/conditions	Min.	Typ.	Max.	Unit
COMP	Static Comparator	Propagation Delay (overdrive = 10mV) Offset		1 ± 5	2 ± 15	μs mV
CP1X	Capacitor Fields	Unit Capacitance Capacitor Value Range Absolute Accuracy Matching (capacitor ratio)	0.08 0.1	0.1 0.5	0.12 50 ± 15 1.0	pF pF % %
RPX/PPX	Resistors . Polysilicon	Resistor Value Range Absolute Accuracy Matching Temperature Coefficient	.15		20 ± 20 ± 1 0.15	k Ω % % %/ $^{\circ}C$
RDX/PDX	. P ⁺ Diffusion	Resistor Value Range Absolute Accuracy Matching Temperature Coefficient	.75		100 ± 20 ± 1 0.15	k Ω % % %/ $^{\circ}C$
RWX/PWX	. P ⁻ Well	Resistor Value Range Absolute Accuracy Matching Temperature Coefficient	5		2000 ± 20 ± 2 ± 1 5	k Ω % % %/ $^{\circ}C$ %/V
SWIX MN1X/MP1X	Switches . Analog Switch . MOS Switch	R _{ON} Value Range R _{ON} Value Range	50	10k	30k 500	Ω
IPOLxx + ISyy	Programmable Reference Current Generator	Current Current Step Supply Voltage Rejection (4V < V _{DD} < 10V)	1	1 + 2	250	μA μA %/V
OPA2	General Purpose Operational Amplifier	Phase Margin Unit Gain Bandwidth (C _L = 100pF, R _L = 10k Ω) Offset		80 3.3 ± 5	± 10	deg MHz mV
OTA1	Transconductance Amplifier	Unit Gain Bandwidth (C _L = 3.5pF)	7	10.5		MHz
POR1	Static Power on Reset	Active Voltage (V _{DD} = 10V) (V _{DD} = 5V)		4.5 3.5		V V
VREF	Voltage Bandgap Reference	Output Voltage	1.15	1.18	1.20	V
ZENx	Zener Diode	Zener Voltage (bias current = 50 μA)	5.3	5.6	5.9	V
OSC11	Crystal Oscillator	Frequency	0.1		12	MHz
OSC31	RC Timer	Frequency Stability Versus Temperature Stability Versus Supply Voltage		100 0.02 0.5	500	kHz %/ $^{\circ}C$ %/V
ADC8Bx	8 Bits Analog to Digital Converter	Conversion Time Integral non Linearity			25 ± 0.5	μs LSB
ADC12B	12 Bits Analog to Digital Converter	Conversion Time Differential non Linearity			25 ± 0.7	μs LSB
SCFx	Biquadratic Filter Cell	Signal Frequency Order	2		30 12	kHz

Note : Refer to TSGSM User's Manual for more detailed informations.

PACKAGING


SGS-THOMSON has a wide variety of package options available to the user :

- Dual in line packages (DIP)
 - Plastic
 - Cerdip
 - Side Braze
- Chip carriers
 - Plastic Leaded Chip Carriers (PLCC)
 - Ceramic Leadless Chip Carriers (CLCC)
 - Ceramic Leaded Chip Carriers (LDCC)

- Small outlines (SO)


Where different packaging requirements are needed, contact SGS-THOMSON Marketing. SGS-THOMSON Microelectronics can also supply standard cells products in dice form (chip tray or wafer form).

ORDER CODES



GENERAL-PURPOSE SINGLE OP-AMPS

- LARGE INPUT VOLTAGE RANGE
- NO LATCH-UP
- HIGH GAIN
- SHORT-CIRCUIT PROTECTION
- NO FREQUENCY COMPENSATION REQUIRED
- SAME PIN CONFIGURATION AS THE UA709


DESCRIPTION

The UA741 is a high performance monolithic operational constructed on a single silicon chip. It is intended for a wide range of analog applications.


- Summing amplifier
- Voltage follower
- Integrator
- Active filter
- Function generator.

The high gain and wide range of operating voltages provides superior performance integrator, summing amplifier, and general feedback applications. the internal compensation network (6 dB/octave) insures stability in closed loop applications.

ORDER CODES

Part Number	Temperature Range	Package					
		H	J	GC	N	N 14	D
UA741C/E	0 °C to + 70 °C	•	•		•	•	•
UA741I	-40 °C to + 105 °C	•	•		•	•	•
UA741M/A	-55 °C to + 125 °C	•	•	•			


Note : Hi-Rel Versions Available
Examples : UA741CN, UA741IH

PIN CONNECTIONS (top views)


ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value			Unit
		UA741M, A	UA741I	UA741C, E	
V _{CC}	Supply Voltage	± 22	± 22	± 22	V
V _i	Input Voltage	± 15	± 15	± 15	V
V _{id}	Differential Input Voltage	± 30	± 30	± 30	V
P _{tot}	Power Dissipation	500	500	500	mW
	Output Short-circuit Duration	Infinite			
T _{oper}	Operating Free-air Temperature Range	- 55 to + 125	- 40 to + 105	0 to + 70	°C
T _{stg}	Storage Temperature Range	- 65 to 150	- 65 to 150	- 65 to 150	°C

SCHEMATIC DIAGRAM



E88UA741-01

Case	Offset Null	Inverting Input	Non-inverting Input	V _{CC}	V _{CC}	Output	N.C.
TO99/DIP8/CERDIP8/SO8	1, 5	2	3	4	7	6	8
DIP14	3, 9	4	5	6	11	10	*
LCC20	2, 12	5	7	10	17	15	*

* TO116, LCC20 : Other pins are not connected.

ELECTRICAL CHARACTERISTICS

UA741M/A : $-55\text{ }^{\circ}\text{C} \leq T_{\text{amb}} \leq +125\text{ }^{\circ}\text{C}$, $V_{\text{CC}} = \pm 15\text{ V}$

UA741I : $-40\text{ }^{\circ}\text{C} \leq T_{\text{amb}} \leq +105\text{ }^{\circ}\text{C}$, $V_{\text{CC}} = \pm 15\text{ V}$


UA741C/E : $0\text{ }^{\circ}\text{C} \leq T_{\text{amb}} \leq +70\text{ }^{\circ}\text{C}$, $V_{\text{CC}} = \pm 15\text{ V}$

(unless otherwise specified)


Symbol	Parameter	UA741C, E, I, M, A			Unit
		Min.	Typ.	Max.	
V_{IO}	Input Offset Voltage $R_{\text{S}} \leq 10\text{ k}\Omega$ $T_{\text{amb}} = 25\text{ }^{\circ}\text{C}$ $T_{\text{min}} \leq T_{\text{amb}} \leq T_{\text{max}}$ UA741E, A $T_{\text{amb}} = 25\text{ }^{\circ}\text{C}$ $T_{\text{min}} \leq T_{\text{amb}} \leq T_{\text{max}}$		1 1	5 6 2 4	mV
I_{IO}	Input Offset Current $T_{\text{amb}} = 25\text{ }^{\circ}\text{C}$ $T_{\text{min}} \leq T_{\text{amb}} \leq T_{\text{max}}$		2	20 40	nA
I_{IB}	Input Bias Current $T_{\text{amb}} = 25\text{ }^{\circ}\text{C}$ $T_{\text{min}} \leq T_{\text{amb}} \leq T_{\text{max}}$		10	100 200	nA
A_{VD}	Large Signal Voltage Gain $(V_{\text{O}} = \pm 10\text{ V}, R_{\text{L}} = 2\text{ k}\Omega)$ $T_{\text{amb}} = 25\text{ }^{\circ}\text{C}$ $T_{\text{min}} \leq T_{\text{amb}} \leq T_{\text{max}}$	50 25	200		V/mV
SVR	Supply Voltage Rejection Ratio $(R_{\text{S}} \leq 10\text{ k}\Omega)$ $T_{\text{amb}} = 25\text{ }^{\circ}\text{C}$ $T_{\text{min}} \leq T_{\text{amb}} \leq T_{\text{max}}$	77 77	90		dB
I_{CC}	Supply Current, no Load $T_{\text{amb}} = 25\text{ }^{\circ}\text{C}$ $T_{\text{min}} \leq T_{\text{amb}} \leq T_{\text{max}}$		1.7	2.8 3.3	mA
V_{I}	Input Voltage Range $T_{\text{amb}} = 25\text{ }^{\circ}\text{C}$ $T_{\text{min}} \leq T_{\text{amb}} \leq T_{\text{max}}$	-12 -12		+12 +12	V
CMR	Common Mode Rejection Ratio $(R_{\text{S}} \leq 10\text{ k}\Omega)$ $T_{\text{amb}} = 25\text{ }^{\circ}\text{C}$ $T_{\text{min}} \leq T_{\text{amb}} \leq T_{\text{max}}$	70 70	90		dB
I_{OS}	Output Short-circuit Current $T_{\text{amb}} = 25\text{ }^{\circ}\text{C}$	10	25	40	mA
$\pm V_{\text{OPP}}$	Output Voltage Swing $T_{\text{amb}} = 25\text{ }^{\circ}\text{C}$ $R_{\text{L}} = 10\text{ k}\Omega$ $R_{\text{L}} = 2\text{ k}\Omega$ $T_{\text{min}} \leq T_{\text{amb}} \leq T_{\text{max}}$ $R_{\text{L}} = 10\text{ k}\Omega$ $R_{\text{L}} = 2\text{ k}\Omega$	12 10 12 10	14 13		V
S_{VO}	Stew-rate ($V_{\text{I}} = \pm 10\text{ V}, R_{\text{L}} = 2\text{ k}\Omega, C_{\text{L}} \leq 100\text{ pF}$, $T_{\text{amb}} = 25\text{ }^{\circ}\text{C}$, unity gain)	0.25	0.5		V/ μs
t_{r}	Rise Time $(V_{\text{I}} = \pm 20\text{ mV}, R_{\text{L}} = 2\text{ k}\Omega, C_{\text{L}} \leq 100\text{ pF}$ $T_{\text{amb}} = 25\text{ }^{\circ}\text{C}$, unity gain)		0.3		μs
K_{OV}	Overshoot ($V_{\text{I}} = \pm 20\text{ mV}, R_{\text{L}} = 2\text{ k}\Omega, C_{\text{L}} \leq 100\text{ pF}$, $T_{\text{amb}} = 25\text{ }^{\circ}\text{C}$, unity gain)		5		%
R_{I}	Input Resistance, $T_{\text{amb}} = 25\text{ }^{\circ}\text{C}$	0.3	2		m Ω

ELECTRICAL CHARACTERISTICS (continued)

Symbol	Parameter	UA741C, E, I, M, A			Unit
		Min.	Typ.	Max.	
GPB	Gain Bandwidth Product ($V_I = 10\text{ mV}$, $R_L = 2\text{ k}\Omega$, $C_L \leq 100\text{ pF}$, $f = 100\text{ kHz}$, $T_{amb} = 25\text{ }^\circ\text{C}$)	0.7	1	1.6	MHz
THD	Total Harmonic Distortion ($f = 1\text{ kHz}$, $A_v = 20\text{ dB}$, $R_L = 2\text{ k}\Omega$, $V_O = 2\text{ V}_{pp}$, $C_L \leq 100\text{ pF}$, $T_{amb} = 25\text{ }^\circ\text{C}$)		0.06		%
V_N	Equivalent Input Noise Voltage ($f = 1\text{ kHz}$, $R_G = 100\text{ }\Omega$)		23		nV/ $\sqrt{\text{Hz}}$
	Phase Margin		50		Degrees




E88UA741-02




E88UA741-03

TRANSIENT RESPONSE (Typ.)




E88UA741-04

ABSOLUTE MAXIMUM POWER DISSIPATION




E88UA741-05

OUTPUT VOLTAGE SWING




E88UA741-06

INPUT COMMON MODE VOLTAGE RANGE




E88UA741-07

POWER CONSUMPTION




E88UA741-08

OUTPUT CURRENT vs AMBIENT TEMPERATURE




E88UA741-09




E88UA741-10

EQUIVALENT INPUT NOISE vs FREQUENCY
R_g = 100 Ω




E88UA741-12

EQUIVALENT INPUT NOISE vs AMBIENT TEMPERATURE




E88UA741-14




E88UA741-11

INPUT NOISE CURRENT




E88UA741-13

LARGE SIGNAL VOLTAGE GAIN vs AMBIENT TEMPERATURE




E88UA741-15

GAIN BANDWIDTH PRODUCT vs AMBIENT TEMPERATURE




E88UA741-16

POWER SUPPLY & COMMON MODE REJECTION RATIO vs AMBIENT TEMPERATURE



E88UA741-17


INPUT BIAS CURRENT vs AMBIENT TEMPERATURE



E88UA741-18


MEASUREMENT DIAGRAMS

VOLTAGE OFFSET NULL CIRCUIT



E88UA741-19


TRANSIENT RESPONSE TEST CIRCUIT




E88UA741-20

MEASUREMENT DIAGRAMS (continued)


CURRENT TO VOLTAGE CONVERTER




NEUTRALIZING INPUT CAPACITANCE TO OPTIMIZE RESPONSE TIME



POSITIVE VOLTAGE REFERENCE




NEGATIVE VOLTAGE REFERENCE




PACKAGE MECHANICAL DATA

8 PINS – TO99 – METAL CAN




14 PINS – PLASTIC DIP




PACKAGE MECHANICAL DATA (continued)

8 PINS – PLASTIC DIP OR CERDIP




20 PINS – TRICECOP (LCC)



PACKAGE MECHANICAL DATA (continued)

8 PINS – PLASTIC MICROPACKAGE (SO)



GENERAL PURPOSE SINGLE OP-AMPS

- FREQUENCY COMPENSATION WITH A SINGLE 30 pF CAPACITOR
- OPERATION FROM ± 5 V TO ± 15 V
- LOW POWER CONSUMPTION : 50 mW AT ± 15 V
- CONTINUOUS SHORT-CIRCUIT PROTECTION
- OPERATION AS A COMPARATOR WITH DIFFERENTIAL INPUTS AS HIGH AS ± 30 V
- NO LATCH-UP WHEN COMMON-MODE RANGE IS EXCEEDED
- SAME PIN CONFIGURATION AS THE LM101A


DESCRIPTION

The UA748 is a general-purpose operational amplifier built on a single silicon chip. The resulting close match and tight thermal coupling gives low offsets and temperature drift as well as fast recovery from thermal transients.

- Short-circuit protection.
- Offset voltage null capability.
- Large common-mode and differential voltage ranges.
- Low power consumption.
- No latch-up

The unity-gain compensation specified makes the circuit stable for all feedback configurations, even with capacitive loads. However, it is possible to optimize compensation for best high frequency performance at any gain. As a comparator the output can be clamped at any desired level to make it compa-

tible with logic circuits. Further, the low power dissipation permits high voltage operation and simplifies packaging in full-temperature range systems.




ORDER CODES

Part Number	Temperature Range	Package			
		H	N	GC	D
UA748C	0 °C to + 70 °C	•	•		•
UA748I	40 °C to + 105 °C	•	•		•
UA748M	- 55 °C to + 125 °C	•		•	

Note : Hi-rel Versions Available
Examples : UA748CH, UA748MGC


PIN CONNECTIONS (top views)



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	UA748M	UA748I	UA748C	Unit
V _{CC}	Supply Voltage	± 22	± 22	± 22	V
V _I	Input Voltage	± 15	± 15	± 15	V
V _{ID}	Differential Input Voltage	± 30	± 30	± 30	V
P _{tot}	Power Dissipation	500	500	500	mW
		GC Suffix		300	
	Output Short-circuit Duration	Infinite for T _{amb} = 70 °C		Infinite for T = 55 °C	
T _{oper}	Operating Free Air Temperature Range	- 55 to + 125	- 40 to + 105	0 to + 70	°C
T _{stg}	Storage Temperature Range	- 65 to + 150	- 65 to + 150	- 65 to + 150	°C

SCHEMATIC DIAGRAM



E88UA748-02

Case	Offset Null	Non-inverting Input	Inverting Input	V _{-CC}	V _{+CC}	Output	Frequency Comp.	Off. Null. Freq. Comp.	N.C.
T099 DIP8 CERDIP8 SO8	5	3	2	4	7	6	8	1	
LCC20 *	12	7	5	10	17	1	5	20	2

* LCC20 : Other pins are not connected.

ELECTRICAL CHARACTERISTICS

UA748C : 0 °C < T_{amb} < + 70 °C

UA748I : - 40 °C < T_{amb} < + 105 °C

UA748M : - 55 °C < T_{amb} < + 125 °C

* => V_{CC} = ± 15 V

(unless otherwise specified)

± 5 V < V_{CC} < ± 20 V C₁ = 30 pF

± 5 V < V_{CC} < ± 20 V C₁ = 30 pF


± 5 V < V_{CC} < ± 20 V C₁ = 30 pF

Symbol	Parameter	UA748M, I			UA748C			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	
V _{IO}	Input Offset Voltage R _S ≤ 10 kΩ T _{amb} = 25 °C T _{min} ≤ T _{amb} ≤ T _{max}		0.2	1 3		2	5 6	mV
I _{IB}	Input Bias Current T _{amb} = 25 °C T _{min} ≤ T _{amb} ≤ T _{max}		25	75 100		70	100 200	nA
I _{IO}	Input Offset Current T _{amb} = 25 °C T _{min} ≤ T _{amb} ≤ T _{max}		1.5	10 20		2	20 40	nA
A _{VD}	Large Signal Voltage Gain * (V _O = ± 10 V, R _L = 2 kΩ) T _{amb} = 25 °C T _{min} ≤ T _{amb} ≤ T _{max}	50 25	100		50 25	100		V/mV
SVR	Supply Voltage Rejection Ratio (R _S < 10 kΩ) T _{amb} = 25 °C T _{min} ≤ T _{amb} ≤ T _{max}	80 80	96		80 80	96		dB
I _{CC}	Supply Current, no Load T _{amb} = 25 °C T _{min} ≤ T _{amb} ≤ T _{max}		1.8	3 3		1.8	3 3	mA
V _I	Input Voltage Range (V _{CC} = ± 20 V) T _{amb} = 25 °C T _{min} ≤ T _{amb} ≤ T _{max}	- 15 - 15		+ 15 + 15	- 15 - 15		+ 15 + 15	V
CMR	Common-mode Rejection Ratio (R _S ≤ 10 kΩ) T _{amb} = 25 °C T _{min} ≤ T _{amb} ≤ T _{max}	80 80	96		80 80	96		dB
I _{OS}	Output Short-circuit Current * T _{amb} = 25 °C	10	30	50	10	30	50	mA
± V _{OPP}	Output Voltage Swing * T _{amb} = 25 °C T _{min} ≤ T _{amb} ≤ T _{max}		R _L = 10 kΩ 12 R _L = 2 kΩ 10 R _L = 10 kΩ 12 R _L = 2 kΩ 10	14 13	12 10 12 10	14 13		V
S _{VO}	Slew-rate (V _I = ± 10 V, R _L = 2 kΩ, C _L ≤ 100 pF, T _{amb} = 25 °C, unity gain) *	0.25	0.5		0.25	0.5		V/μs
t _r	Rise Time * (V _I = ± 20 mV, R _L = 2 kΩ, C _L ≤ 100 pF, T _{amb} = + 25 °C, unity gain)		0.3			0.3		μs
K _{OV}	Overshoot (V _I = 20 mV, R _L = 2 kΩ, C _L ≤ 100 pF, T _{amb} = + 25 °C, unity gain)		5			5		%
Z _I	Input Impedance, T _{amb} = 25 °C *	1.5	4		1.5	4		MΩ
R _O	Output Resistance, T _{amb} = 25 °C *		75			75		Ω

ELECTRICAL CHARACTERISTICS (continued)


Symbol	Parameter	UA748M, I			UA748C			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	
GBP	Gain Bandwidth Product * ($V_I = 10$ mV, $R_L = 2$ k Ω , $C_L \leq 100$ pF, $f = 100$ KHz, $T_{amb} = 25$ °C)	0.5	1	1.6	0.5	1	1.6	MHz
THD	Total Harmonic Distortion * ($f = 1$ KHz, $A_V = 20$ dB, $R_L = 2$ k Ω , $V_O = 2$ V _{PP} , $C_L \leq 100$ pF, $T_{amb} = 25$ °C)		0.015			0.015		%
V_n	Equivalent Input Noise Voltage ($f = 1$ KHz, $R_g = 100$ Ω) *		25			25		nV/ \sqrt{Hz}
DV _{IO}	Input Offset Voltage Drift $T_{min} \leq T_{amb} \leq T_{max}$		3	15		6	30	μ V/°C
DI _{IO}	Input Offset Current Drift $25^\circ\text{C} \leq T_{amb} \leq T_{max}$ $T_{min} \leq T_{amb} < 25^\circ\text{C}$		10	100		10	100	pA/°C
			20	200		20	200	

CURRENT LIMITING




E88UA748-03

INPUT CURRENT




E88UA748-04

OPEN LOOP FREQUENCY RESPONSE




E88UA748-05

LARGE SIGNAL FREQUENCY RESPONSE



E88UA748-06


FREQUENCY COMPENSATION



CLOSED LOOP VOLTAGE GAIN (dB)


E88UA748-07

VOLTAGE FOLLOWER PULSE RESPONSE




E88UA748-08

INPUT VOLTAGE RANGE




E88UA748-09

OUTPUT SWING




E88UA748-10

VOLTAGE GAIN




E88UA748-11


SUPPLY CURRENT



E88UA748-12




E88UA748-13



E88UA748-14

TYPICAL APPLICATIONS


PRACTICAL DIFFERENTIATOR




E88UA748-15

TYPICAL APPLICATIONS (continued)

SINGLE SUPPLY OPERATION




PULSE WIDTH MODULATOR




TYPICAL APPLICATIONS (continued)

FEED-FORWARD COMPENSATION




LARGE SIGNAL FEED-FORWARD
TRANSIENT RESPONSE




E88UA748-18

PACKAGE MECHANICAL DATA

8 PINS - PLASTIC DIP OR CERDIP




8 PINS - PLASTIC MICROPACKAGE (SO)




PACKAGE MECHANICAL DATA (continued)

8 PINS - METAL CAN TO99



20 PINS - TRICECOP (LCC)





PROGRAMMABLE SINGLE OP-AMPS

- MICROPOWER OPERATION
- NO FREQUENCY COMPENSATION REQUIRED
- WIDE PROGRAMMING RANGE
- HIGH SLEW RATE
- SHORT-CIRCUIT PROTECTION
- PROGRAMMABLE SINGLE OP-AMPS


DESCRIPTION

The UA776 programmable operational amplifier is characterized by high input impedance, low supply currents and low input noise over a wide range of operating supply voltages.

Coupled with programmable electrical characteristics it is an extremely versatile amplifier for use in high accuracy, low power consumption analog applications.

Input noise voltage and current, power consumption, and input current can be optimized by a single resistor or current source that sets the chip quiescent current for nano-watt power consumption or for characteristics similar to the UA741.

Internal frequency compensation, absence of latch up, high slew rate and short-circuit protection assure ease of use in long time integrators, active filters, and sample and hold circuits.




ORDER CODES

Part Number	Temperature Range	Package			
		H	N	GC	D
UA776C	0 to + 70 °C	•	•		•
UA776I	- 40 to + 105°C	•	•		•
UA776M	- 55 to + 125 °C	•		•	

Note . Hi-Rel Versions Available.
Examples : UA776CH, UA776CN, UA776CD

PIN CONNECTIONS (top views)




ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	UA776M	UA776I	UA776C	Unit
V _{CC}	Supply Voltage	± 18	± 18	± 18	V
V _I	Input voltage	± 15	± 15	± 15	V
V _{ID}	Differential Input Voltage	± 30	± 30	± 30	V
P _{tot}	Power Dissipation	500 665	310	310	mW
	Output Short-circuit Duration	Indefinite			
T _{oper}	Operating Free Air Temperature Range	- 55 to + 125	- 40 to + 105	0 to + 70	°C
T _{stg}	Storage Temperature Range	- 65 to 150	- 65 to 150	- 65 to 150	°C

Notes : 1. For supply voltages less than ± 15 V, the absolute maximum input voltage is equal to the supply voltage.
 2. Short-circuit may be to ground or either supply. Rating applies to + 125 °C package temperature serial M or + 75 °C serial C ambient temperature for I_{set} ≤ 30 μA.

SCHEMATIC DIAGRAM



E88UA776-02

Case	Offset Null	Inverting Input	Non-inverting Input	Output	V _{CC}	V _{EE}	I _{set}
TO99/SO8 DIP8	1, 5	2	3	6	4	7	8
LCC20	2, 12	5	7	15	10	17	20

* LCC20 : Other pins are not connected.

ELECTRICAL CHARACTERISTICS

$V_{CC} = \pm 15$ V (unless otherwise specified)

UA776C: $0 \leq T_{amb} \leq +70$ °C

UA776I: $-40 \leq T_{amb} \leq +105$ °C

UA776M: $-55 \leq T_{amb} \leq +125$ °C

Symbol	Parameter	$I_{set} = 1.5 \mu A$			$I_{set} = 15 \mu A$			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	
V_{IO}	Input Offset Voltage $T_{amb} = 25$ °C $T_{min} \leq T_{amb} \leq T_{max}$		2	5 6		2	5 6	mV
I_{IO}	Input Offset Current $T_{amb} = 25$ °C $T_{min} \leq T_{amb} \leq T_{max}$		0.7	3 10		2	15 40	nA
I_{IB}	Input Bias Current $T_{amb} = 25$ °C $T_{min} \leq T_{amb} \leq T_{max}$		2 2	7.5 10 20		15 15	50 50 100	nA
A_{VD}	Large Signal Voltage Gain ($V_O = \pm 10$ V) $T_{amb} = 25$ °C $R_L = 5$ kΩ $R_L = 75$ kΩ $T_{min} \leq T_{amb} \leq T_{max}$ $R_L = 75$ kΩ $R_L = 5$ kΩ	200 100	400		100 75	400		V/mV
SVR	Supply Voltage Rejection Ratio ($R_S \leq 10$ kΩ) $T_{amb} = 25$ °C $T_{min} \leq T_{amb} \leq T_{max}$	77 77	92		77 77	92		dB
I_{CC}	Supply Current, no Load $T_{amb} = 25$ °C $T_{min} \leq T_{amb} \leq T_{max}$		20	25 30		160	180 200	μA
V_I	Input Voltage Range $T_{amb} = 25$ °C	- 10		+ 10	- 10		+ 10	V
CMR	Common Mode Rejection Ratio ($R_S \leq 10$ kΩ) $T_{amb} = 25$ °C $T_{min} \leq T_{amb} \leq T_{max}$	70 70	90		70 70	90		dB
I_{OS}	Output Short-circuit Current	0.5	3	15	6	12	30	mA
$\pm V_{OPP}$	Output Voltage Swing $T_{amb} = 25$ °C $R_L \geq 5$ kΩ $R_L \geq 75$ kΩ $T_{min} \leq T_{amb} \leq T_{max}$ $R_L \geq 75$ kΩ				10	13		V
V_{IOR}	Offset Voltage Adjustment Range		9			18		mV
S_{VO}	Slew-rate ($V_I = \pm 10$ V $C_L \leq 100$ pF, $T_{amb} = 25$ °C, unity gain) $R_L = 5$ kΩ $R_L = 75$ kΩ	0.01	0.1	1	0.2	0.8	2	V/μs

ELECTRICAL CHARACTERISTICS (continued)

Symbol	Parameter	$I_{set} = 1.5 \mu A$			$I_{set} = 15 \mu A$			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	
t_r	Rise Time ($V_I = +20$ mV, $C_L \leq 100$ pF, $T_{amb} = 25$ °C, unity gain) $R_L = 5$ k Ω $R_L = 75$ k Ω		1.6			0.35		μs
K_{OV}	Overshoot Factor ($V_I = \pm 20$ mV, $C_L < 100$ pF, $T_{amb} = 25$ °C, unity gain) $R_L = 5$ k Ω $R_L = 75$ k Ω		0			10		%
R_I	Input Resistance, $T_{amb} = 25$ °C		50			5		M Ω
C_{ID}	Differential Input Capacitance		2			2		pF
R_O	Output Resistance, $T_{amb} = 25$ °C		5			1		k Ω
GBP	Gain Bandwidth Product ($T_{amb} = 25$ °C, $C_L = 100$ pF) $f = 100$ kHz $f = 10$ kHz $R_L = 5$ k Ω $R_L = 75$ k Ω	0.03	0.1	0.5	0.4	0.7	1.2	MHz
THD	Total Harmonic distortion ($f = 1$ kHz, $A_V = 20$ dB, $V_{opp} = 2$ V _{pp} , $C_L \leq 100$ pF, $T_{amb} = 25$ °C) $R_L = 5$ k Ω $R_L = 75$ k Ω		0.8			0.025		%
V_n	Equivalent Input Noise Voltage ($f = 1$ kHz)		20			20		nV/ \sqrt{Hz}

ELECTRICAL CHARACTERISTICS


$V_{CC}^+ = \pm 3$ V (unless otherwise specified)

Symbol	Parameter	$I_{set} = 1.5 \mu A$			$I_{set} = 15 \mu A$			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	
V_{IO}	Input Offset Voltage $T_{amb} = 25$ °C $T_{min} \leq T_{amb} \leq T_{max}$		2	5 6		2	5 6	mV
I_{IO}	Input Offset Current $T_{amb} = 25$ °C $T_{min} \leq T_{amb} \leq T_{max}$		0.7	3 10		2	15 40	nA
I_{IB}	Input Bias Current $T_{amb} = 25$ °C $T_{min} \leq T_{amb} \leq T_{max}$ UA776M UA776I, C		2 2	7 10 20		15 15	50 50 100	nA
A_{VD}	Large Signal Voltage Gain ($V_O = \pm 10$ V) $T_{amb} = 25$ °C $T_{min} \leq T_{amb} \leq T_{max}$ $R_L = 5$ k Ω $R_L = 75$ k Ω $R_L = 5$ k Ω $R_L = 75$ k Ω	50 25	200		50 25	200		V/mV
SVR	Supply Voltage Rejection Ratio ($R_S \leq 10$ k Ω) $T_{amb} = 25$ °C $T_{min} \leq T_{amb} \leq T_{max}$	77 77	92		77 77	92		dB
I_{CC}	Supply Current, no Load $T_{amb} = 25$ °C $T_{min} \leq T_{amb} \leq T_{max}$		13	20 25		130	160 180	μA

ELECTRICAL CHARACTERISTICS (continued)


Symbol	Parameter	$I_{set} = 1.5 \mu A$			$I_{set} = 15 \mu A$			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	
V_I	Input Voltage Range $T_{amb} = 25^\circ C$	- 1		+ 1	- 1		+ 1	V
CMR	Common Mode Rejection Ratio ($R_S \leq 10 k\Omega$) $T_{amb} = 25^\circ C$ $T_{min} \leq T_{amb} \leq T_{max}$		70 70	90		70 70	90	dB
I_{OS}	Output Short-circuit Current	0.5	3	15	2	5	20	mA
V_{OPP}	Output Voltage Swing $T_{amb} = 25^\circ C$ $T_{min} \leq T_{amb} \leq T_{max}$ $R_L \geq 75 k\Omega$ $R_L \geq 5 k\Omega$ $R_L \geq 75 k\Omega$ $R_L \geq 5 k\Omega$	2 2	2.4		2 1.9 2 1.9	2.4 2.1		V
V_{IOR}	Offset Voltage Adjustment Range		9			18		mV
S_{VO}	Slew Rate ($V_I = \pm 10 V$ $C_L \leq 100 pF$, $T_{amb} = 25^\circ C$, unity gain) $R_L = 5 k\Omega$ $R_L = 75 k\Omega$		0.03			0.35		V/ μs
t_r	Rise Time ($V_I = + 20 mV$, $C_L \leq 100 pF$, $T_{amb} = 25^\circ C$, unity gain) $R_L = 5 k\Omega$ $R_L = 75 k\Omega$		3			0.6		μs
K_{OV}	Overshoot ($V_I = \pm 20 mV$, $R_L = 2 k\Omega$ $C_L \leq 100 pF$, $T_{amb} = 25^\circ C$, unity gain) $R_L \geq 5 k\Omega$ $R_L \geq 75 k\Omega$		0			5		%
R_I	Input Resistance, $T_{amb} = 25^\circ C$		50			5		M Ω
C_{ID}	Differential Input Capacitance		2			2		pF
R_O	Output Resistance, $T_{amb} = 25^\circ C$		5			1		k Ω
GBP	Gain Bandwidth Product ($T_{amb} = 25^\circ C$, $C_L = 100 pF$) $f = 100 kHz$ $f = 10 kHz$ $R_L = 5 k\Omega$ $R_L = 75 k\Omega$		0.075			0.5		MHz
THD	Total Harmonic distortion ($f = 1 kHz$, $A_v = 20 dB$, $R_L = 2 k\Omega$ $C_L < 100 pF$, $T_{amb} = 25^\circ C$, $V_{opp} = 1 V_{pp}$) $R_L = 5 k\Omega$ $R_L = 75 k\Omega$		1			0.03		%
V_n	Equivalent Input Noise Voltage ($f = 1 kHz$)		20			20		nV/ \sqrt{Hz}

INPUT BIAS CURRENT




E88UA776-03

INPUT BIAS CURRENT




E88UA776-04

OUTPUT VOLTAGE SWING




E88UA776-05

STANDBY SUPPLY CURRENT VERSUS SET CURRENT




E88UA776-06

OPEN LOOP VOLTAGE GAIN




E88UA776-07

OPEN LOOP VOLTAGE GAIN




E88UA776-08

GAIN-BANDWIDTH




E88UA776-09

SLEW RATE



E88UA776-10

SET RESISTOR vs SET CURRENT



I_{set} EQUATIONS

$$I_{set} = \frac{V_{CC}^+ - 0.7 - V_{CC}^-}{R_{set}}$$

when R_{set} is connected to V_{CC}⁻.

$$I_{set} = \frac{V_{CC}^+ - 0.7}{R_{set}}$$

when R_{set} is connected to ground.

E88UA776-11



QUIESCENT CURRENT SETTLING RESISTOR (I_{set} to V_{CC}⁻)

V _{CC}	I _{set}	
	1.5 μA	15 μA
± 1.5 V	1.7 MΩ	170 kΩ
± 3 V	3.6 MΩ	360 kΩ
± 6 V	7.5 MΩ	750 kΩ
± 15 V	20 MΩ	2 MΩ

Note : The UA776 may be operated with R_{set} connected to ground or V_{CC}⁻.


BIASING CIRCUITS

RESISTOR BIASING




BIASING CIRCUITS (continued)


TRANSISTOR CURRENT SOURCE BIASING




FET CURRENT SOURCE BIASING



VOLTAGE OFFSET NULL CIRCUIT




TRANSIENT RESPONSE TIME TEST CIRCUIT




TYPICAL APPLICATIONS

HIGH ACCURACY SAMPLE AND HOLD




NANO-WATT AMPLIFIER




TYPICAL APPLICATIONS (continued)

MULTIPLEXING AND SIGNAL CONDITIONING WITHOUT FETs




HIGH INPUT IMPEDANCE AMPLIFIER




PACKAGE MECHANICAL DATA

8 PINS – PLASTIC DIP OR CERDIP




8 PINS – PLASTIC MICROPACKAGE (SO)




PACKAGE MECHANICAL DATA (continued)

8 PINS – METAL CAN TO99




20 PINS – TRICECOP (LCC)



PROGRAMMABLE, OFF-LINE, PWM CONTROLLER

- ALL CONTROL, DRIVING, MONITORING, AND PROTECTION FUNCTIONS INCLUDED
- LOW-CURRENT, OFF-LINE START CIRCUIT
- FEED-FORWARD LINE REGULATION OVER 4 TO 1 INPUT RANGE
- PWM LATCH FOR SINGLE PULSE PER PERIOD
- PULSE-BY-PULSE CURRENT LIMITING PLUS SHUTDOWN FOR OVER-CURRENT FAULT
- NO START-UP OR SHUTDOWN TRANSIENTS
- SLOW TURN-ON AND MAXIMUM DUTY-CYCLE CLAMP
- SHUTDOWN UPON OVER-OR UNDERVOLTAGE SENSING
- LATCH OFF OR CONTINUOUS RETRY AFTER FAULT
- REMOTE, PULSE-COMMANDABLE START/STOP
- PWM OUTPUT SWITCH USABLE TO 1A PEAK CURRENT
- 1% REFERENCE ACCURACY
- 500 kHz OPERATION



DESCRIPTION

Although containing most of the features required by all types of switching power supply controllers, the UC1840 family has been optimized for highly-efficient boot-strapped primary-side operation in forward or flyback power converters. Two important features for this mode are a starting circuit which requires little current from the primary input voltage and feed-forward control for constant volt-second operation over a wide input voltage range.


In addition to startup and normal regulating PWM functions, these devices offer built-in protection from over-voltage, under-voltage, and over-current fault conditions. This monitoring circuitry contains the added features that any fault will initiate a complete shutdown with provisions for either latch off or automatic restart. In the latch-off mode, the controller may be started and stopped with external pulsed or steady-state commands.

Other performance features of these devices include a 1% accurate reference, provision for slow-turn-on and duty-cycle limiting, and highspeed pulse-by-pulse current limiting in addition to current fault shutdown.

The UC1840's PWM output stage includes a latch to insure only a single pulse per period and is designed to optimize the turn off of an external switching device by conducting during the "OFF" time with a capability for both high peak current and low saturation voltage. These devices are available in an 18-pin dual-in-line plastic or ceramic package.

The UC1840 is characterized for operation over the full military temperature range of -55°C to $+125^{\circ}\text{C}$. The UC2840 and UC3840 are designed for operation from -25°C to $+85^{\circ}\text{C}$ and 0°C to $+70^{\circ}\text{C}$, respectively.

PIN CONNECTION AND ORDER CODES




ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Test Conditions	Unit
V_i	Supply Voltage + V_i (pin 15) Voltage Driven Current Driven 100 mA Maximum	32 Self Limiting	V
V_o	PWM Output Voltage (pin 12)	40	V
I_o	PWM Output Current, Steady-state (pin 12)	400	mA
E_{op}	PWM Output Peak Energy Discharge Driver Bias Current (pin 14)	20 -200	μ J mA
$I_{L(REF)}$	Reference Output Current (pin 16) Slow Start Sink Current (pin 8) V_f Sense Current (pin 11) Current Limit Inputs (pin 6, 7) Comparator Inputs (pins 2, 3, 4, 5, 17, 18)	- 50 20 10 - 0.5 to + 55 - 0.3 to + 32	mA mA mA V V
P_{tot}	Power Dissipation at $T_{amb} = 70^\circ\text{C}$	1000	mW
T_j	Junction Temperature Range	- 55 to + 150	$^\circ\text{C}$
T_{op}	Operating Ambient Temperature Range : UC1840 UC2840 UC3840	- 55 to + 125 - 25 to + 85 0 to + 70	$^\circ\text{C}$ $^\circ\text{C}$ $^\circ\text{C}$
T_{stg}	Storage Temperature	- 65 to + 150	$^\circ\text{C}$

THERMAL DATA

$R_{th\ J-amb}$	Thermal Resistance Junction-ambient	Max	80	$^\circ\text{C}/\text{W}$
-----------------	-------------------------------------	-----	----	---------------------------

BLOCK DIAGRAM



FUNCTIONAL DESCRIPTION

Name	Function
------	----------

PWM CONTROL

<p>OSCILLATOR</p>	<p>Generates a fixed-frequency internal clock from an external R_T and C_T. $\text{Frequency} = \frac{K_c}{R_T C_T}$ where K_c is a first-order correction factor - $0.3 \log (C_T \times 10^{12})$.</p>
<p>RAMP GENERATOR</p>	<p>Develops a linear ramp with a slope defined externally by $\frac{dv}{dt} = \frac{\text{sense voltage}}{R_R C_R}$. C_R is normally selected $\leq C_T$ and its value will have some effect upon valley voltage C_R terminal can be used as an input port for current mode control</p>
<p>ERROR AMPLIFIER</p>	<p>Conventional operational amplifier for closed-loop gain and phase compensation Low output impedance . unity-gain stable</p>
<p>REFERENCE GENERATOR</p>	<p>Precision 5.0 V for internal and external usage to 50 mA. Tracking 3.0 V reference for internal usage only with nominal accuracy of $\pm 2\%$ 40 V clamp zener for chip 0. V. protection. 100 mA maximum current.</p>
<p>PWM COMPARATOR</p>	<p>Generates output pulse wich starts at termination of clock pulse and ends when the ramp input crosses the lowest of two positive inputs</p>
<p>PWM LATCH</p>	<p>Terminates the PWM output pulse when set by inputs for either the PWM comparator, the pulse-by-pulse current limit comparator, or the error latch. Resets wich each internal clock pulse</p>
<p>PWM OUTPUT SWITCH</p>	<p>Transistor capable of sinking current to ground wich is off during the PWM on-time and turns on to terminate the power pulse Current capacity is 400 mA saturated with peak capacitance discharge in excess of one amp</p>

FUNCTIONAL DESCRIPTION (continued)

Name	Function
------	----------

SEQUENCING FUNCTIONS

START/U. V. SENSE	This comparator performs three functions. With an increasing voltage, it generates a turn-on signal at a start threshold With a decreasing voltage, it generates a U. V. fault signal at a lower level separated by a 200 μ A hysteresis current. At the U. V. threshold, it also resets the Error Latch if the Reset Latch has been set.
DRIVE SWITCH	Disables most of the chip to hold internal current consumption low, and Driver Bias OFF, until input voltage reaches start threshold.
DRIVE BIAS	Supplies drive current to external power switch to provide turn-on bias.
SLOW START	Clamps low to hold PWM OFF. Upon release, rises with rate controlled by $R_s C_s$ for slow increase of output pulse width. Also used to clamp maximum duty cycle with divider $R_s R_{DC}$.
START LATCH	Keeps low input voltage at initial turn-on from being defined as a U. V. fault. Sets at start level to monitor for U. V. fault.
RESET LATCH	When reset, this latch insures no reset signal to either Start or Error latches so that first fault will lock the PWM off. When set, this latch resets the Start and Error latches at the U. V. low threshold, allowing a restart.

PROTECTION FUNCTIONS

ERROR LATCH	When set by momentary input, this latch insures immediate PWM shutdown and hold off until reset. Inputs to Error Latch are : a. U. V. low (after turn-on) b. O. V. high c. Step low d. Current Sense 400 mV over threshold Error Latch resets at U. V. threshold if Reset Latch is set.
CURRENT LIMITING	Differential input comparator terminates individual output pulses each time sense voltage rises above threshold. When sense voltage rises to 400 mV above threshold, a shutdown signal is sent to Error Latch.

ELECTRICAL CHARACTERISTICS (refer to the test circuit. Unless otherwise stated, these specifications apply for $T_J = -55$ to $+125$ °C for the UC1840, -25 °C to $+85$ °C for the UC2840 and 0 to $+70$ °C for the UC3840; $V_I = 20$ V, $R_T = 20$ K Ω , $C_T = 0.001$ μ F, $C_R = 0.001$ μ F, current limit threshold = 200 mV)

Symbol	Parameter	Test Conditions	UC1840 UC2840			UC3840			Unit
			Min.	Typ.	Max.	Min.	Typ.	Max.	

POWER INPUTS

I_{ST}	Start-up Current	$V_I = 30$ V, Pin 2 = 2.5 V, $T_J = 25$ °C		4	5.5		4	5.5	mA
	*Start-up Current T.C.	$V_I = 30$ V, Pin 2 = 2.5 V		-0.1	-0.2		-0.1	-0.2	%/°C
I_I	Operating Current	$V_I = 30$ V, Pin 2 = 3.5 V	5	10	15	5	10	15	mA
V_{SOV}	Supply O.V. Clamp	$I_I = 20$ mA	33	40	45	33	40	48	V

REFERENCE SECTION

V_{REF}	Reference Voltage	$T_J = 25$ °C	4.95	5	5.05	4.9	5	5.1	V
ΔV_{REF}	Line Regulation	$V_I = 8$ to 30 V		10	15		10	20	mV
ΔV_{REF}	Load Regulation	$I_L = 0$ to 20mA		10	20		10	30	mV
$\Delta V_{REF}/\Delta T^*$	Temperature Coeff.	Over Op. Temp. Range			± 0.4			± 0.4	mV/°C
I_{SC}	Short Circuit Curr.	$V_{REF} = 0$, $T_J = 25$ °C		-80	-100		-80	-100	mA

OSCILLATOR

f_s	Nominal Frequency	$T_J = 25$ °C	47	50	53	45	50	55	KHz
	Voltage Stability	$V_I = 8$ to 30 V		0.5	1		0.5	1	%
	*Temperature Coeff.	Over Op. Temp. Range			± 0.8			± 0.8	%/°C
$f_{s(max)}$	Maxim. Frequency	$R_T = 2$ K Ω , $C_T = 330$ pF	500			500			KHz

RAMP GENERATOR

	Ramp Current Min.	$I_{SENSE} = -10$ μ A		-11	-14		-11	-14	μ A
	Ramp Current Max.	$I_{SENSE} = 1$ mA	-0.9	-0.95		-0.9	-0.95		mA
	Ramp Valley		0.3	0.5	0.7	0.3	0.5	0.7	V
	Ramp Peak	Clamping Level	3.9	4.2	4.5	3.9	4.2	4.5	V

ELECTRICAL CHARACTERISTICS (continued)

Symbol	Parameter	Test Conditions	UC1840 UC2840			UC3840			Unit
			Min.	Typ.	Max.	Min.	Typ.	Max.	

ERROR AMPLIFIER

V_{os}	Input Offset Voltage	$V_{CM} = 5\text{ V}$		0.5	5		2	10	mV
I_b	Input Bias Current			0.5	2		1	5	μA
I_{os}	Input Offset Current				0.5			0.5	μA
G_v	Open Loop Gain	$\Delta V_o = 1\text{ to }3\text{ V}$	60	66		60	66		dB
	Output Swing (max Out \leq Ramp Peak – 100 mV)	Minimum Total Range	0.3		3.5	0.3		3.5	V
CMR	Common Mode Rejection	$V_{CM} = 1.5\text{ to }5.5\text{ V}$	70	80		70	80		dB
SVR	Supply Voltage Rejection	$V_I = 8\text{ to }30\text{ V}$	40	50		40	50		dB
I_{SC}	Short Circuit Current	$V_{comp} = 0\text{ V}$		-4	-10		-4	-10	mA
B^*	Gain Bandwidth	$T_J = 25\text{ }^\circ\text{C}$, $G_v = 0\text{ dB}$	1	2		1	2		MHz
SR*	Slew Rate	$T_J = 25\text{ }^\circ\text{C}$, $G_v = 0\text{ dB}$		0.8			0.8		V/ μs

PWM SECTION

	*Continuous Duty Cycle Range (other than zero)	Min. Total Cont. Range Ramp Peak < 4.2 V	5		95	5		95	%
$V_{o(sat)}$	Output Saturation	$I_o = 20\text{ mA}$	0.2	0.4		0.2	0.4		V
$V_{o(rsat)}$	Output Saturation	$I_o = 200\text{ mA}$	1.7	2.2		1.7	2.2		V
I_{OL}	Output Leakage	$V_o = 40\text{ V}$	0.1	10		0.1	10		μA
τ_d	*Comparator Delay	Pin 8 to pin 12 $T_J = 25\text{ }^\circ\text{C}$, $R_I = 1\text{ K}\Omega$	300	500		300	500		ns

SEQUENCING FUNCTIONS

V_T	Comparator Threshold	Pins 2, 3, 4, 5	2.8	3	3.2	2.8	3	3.2	V
I_b	Input Bias Current	Pins 3, 4, 5 = 0V		-1	-3		-1	-3	μA
	Start/UV Hysteresis Current	Pin 2 = 2.5 V, $T_J = 25\text{ }^\circ\text{C}$	120	180	240	120	180	240	μA
	Input Leakage	$V_I = 20\text{ V}$		0.1	10		0.1	10	μA
	Driver Bias Saturation Voltage $V_{IN} - V_{OH}$	$I_B = -50\text{ mA}$		2	3		2	3	V
	Driver Bias Leakage	$V_B = 0\text{ V}$		-0.1	-10		-0.1	-10	μA
	Slow-start Saturation	$I_s = 2\text{ mA}$		0.2	0.5		0.2	0.5	V
	Slow-start Leakage	$V_s = 4.5\text{ V}$		0.1	2		0.1	2	μA

ELECTRICAL CHARACTERISTICS (continued)


Symbol	Parameter	Test Conditions	UC1840 UC2840			UC3840			Unit
			Min.	Typ.	Max.	Min.	Typ.	Max.	

CURRENT CONTROL

	Current Limit Offset			0	5		0	10	mV
	Current Shutdown Offset		340	400	440	340	400	440	mV
I_b	Input Bias Current	Pin 7 = 0V		- 2	- 5		- 2	- 5	μ A
	*Common mode Range		- 0.3		3	- 0.3		3	V
τ_d^*	Current Limit Delay	$T_J = 25^\circ\text{C}$, Pin 7 to 12 $R_L = 1\text{ K}\Omega$		200	400		200	400	ns

* Guaranteed by design Not 100 % tested in production

Figure 1 : Open Loop Test Circuit.



$$\text{Nominal frequency} = \frac{1}{R_T C_T} = 50\text{ kHz}$$

$$\text{Start voltage} = 3 \frac{(R_1 + R_2 + R_3)}{R_2 + R_3} + 0.2 R_1 = 12\text{ V}$$

$$\text{U.V. fault voltage} = 3 \frac{(R_1 + R_2 + R_3)}{R_2 + R_3} = 8\text{ V}$$

$$\text{O.V. fault voltage} = 3 \frac{(R_1 + R_2 + R_3)}{R_3} = 32\text{ V}$$

Current limit = 200mV

Current fault voltage = 600mV

Duty cycle clamp = 50%

Figure 2 : Start U.V. Hysteresis Current.




Figure 3 : PWM Output Saturation Voltage.




Figure 4 : Oscillator Frequency.




Figure 5 : PWM Output Minimum Pulse Width.




Figure 6 : Error Amplifier Open-loop Gain and Phase.






Figure 7 : Shutdown Timing.



APPLICATION INFORMATION

Figure 8 : Programmable PWM Controller in a Simplified Flyback Regulator.




In this application [see Fig.8] complete control is maintained on the primary side. Control power is provided by R_{IN} and C_{IN} during start-up, and by a primary-referenced low voltage winding. N_2 , for efficient operation after start. The error amplifier loop is closed to regulate the DC voltage from N_2 with other outputs following through their magnetic coupling - a task made even easier with the UC1840's feed-forward line regulation.

The UC1840 will readily accept digital start/stop commands transmitted from the secondary side by means of optical couplers.

Not shown are protective snubbers or additional interface circuitry which may be required by the choice of the high-voltage switch, Q_5 , or the application

Figure 9 : Power Sequencing Functions.



- Notes :
1. V_c represents an analog of the output voltage generated by a primary-referenced secondary winding of the power transformer. It is the voltage monitored by the start/U.V. comparator and, in most cases, is the supply voltage, V_i, for the UC1840
 2. Although input to External Stop, Pin 4, is shown, results are the same for any fault input which sets the Error Latch.

POWER FREQUENCY FUNCTIONS

Time	Event
A	Initial Turn-on, V _c Rises with Light Load
B	Start Threshold. Driver Bias Loads V _c
C	Operating PWM Regulates V _c
D	Stop Input Sets Error Latch Turning off PWM
E	U. V. Low Threshold. Error Latch Remain Set
F	Start Turns on Driver Bias Bus Error Latch Still Set
G H	V _c and Driver Bias Continue to Cycle
I	Stop Command Removed
J	Error Latch Reset at U. V. Low Threshold
K	Start Threshold Now Removes Slow-start Clam

Time	Event
L	Return to Normal Run State
M	Reset Latch Set Signal Removed
N	Error Latch Set with Momentary Fault
O	Error Latch does not reset as Reset Latch is reset
P Q	V _c and Driver Bias Recycle with no Turn-on
R	Reset Latch Set is Set with Momentary Reset Signal
S	V _c must Complete Cycle to Turn-on
T	Start and Error Latches Reset
U	Normal Start Initiated
V	Return to Normal Run State


ABSOLUTE MAXIMUM RATINGS *

Symbol	Parameter	Value	Unit
V _I	Supply Voltage (low impedance source)	30	V
V _I	Supply Voltage (I _I < 30 mA)	Self Limiting	
I _O	Output Current	± 1	A
E _O	Output Energy (capacitive load)	5	μJ
	Analog Inputs (pins 2, 3)	- 0.3 to 6.3	V
	Error Amplifier Output Sink Current	10	mA
P _{tot}	Power Dissipation at T _{amb} ≤ 50 °C (minidip, DIP-14)	1	W
P _{tot}	Power Dissipation at T _{amb} ≤ 25 °C (SO-14)	725	mW
T _{stg}	Storage Temperature Range	- 65 to 150	°C
T _L	Lead Temperature (soldering 10 s)	300	°C


* All voltages are with respect to pin 5, all currents are positive into the specified terminal

BLOCK DIAGRAM (top view)

DIP-14 / SO-14.



Minidip Plastic and Ceramic.



ORDERING NUMBERS

TYPE	PLASTIC MINIDIP	CERAMIC MINIDIP	DIP-14	SO-14
UC1842		UC1842J		
UC1843		UC1843J		
UC1844		UC1844J		
UC1845		UC1845J		
UC2842	UC2842N	UC2842J	UC2842B	UC2842D
UC2843	UC2843N	UC2843J	UC2843B	UC2843D
UC2844	UC2844N	UC2844J	UC2844B	UC2844D
UC2845	UC2845N	UC2845J	UC2845B	UC2845D
UC3842	UC3842N	UC3842J	UC3842B	UC3842D
UC3843	UC3843N	UC3843J	UC3843B	UC3843D
UC3844	UC3844N	UC3844J	UC3844B	UC3844D
UC3845	UC3845N	UC3845J	UC3845B	UC3845D

THERMAL DATA

		Ceramic Minidip	Plastic Minidip	DIP-14 Plastic	SO-14
$R_{th J-amb}$	Thermal Resistance Junction-ambient	200 °C/W	100 °C/W	100 °C/W	165 °C/W

ELECTRICAL CHARACTERISTICS (unless otherwise stated, these specifications apply for $-55 \leq T_{amb} \leq 125$ °C for UC184X ; $-25 \leq T_{amb} \leq 85$ °C for UC284X ; $0 \leq T_{amb} \leq 70$ °C for UC384X ; $V_i = 15$ V (Note 5) ; $R_T = 10$ K ; $C_T = 3.3$ nF)

Symbol	Parameter	Test Conditions	UC184X 284X			UC384X			Unit
			Min.	Typ.	Max.	Min.	Typ.	Max.	

REFERENCE SECTION

V_{REF}	Output Voltage	$T_j = 25$ °C $I_o = 1$ mA	4 95	5 00	5 05	4 90	5 00	5 10	V
ΔV_{REF}	Line Regulation	$12 \text{ V} \leq V_i \leq 25 \text{ V}$		6	20		6	20	mV
ΔV_{REF}	Load Regulation	$1 \leq I_o \leq 20$ mA		6	25		6	25	mV
$\Delta V_{REF}/\Delta T$	Temperature Stability	(Note 2)		0.2	0.4		0.2	0.4	mV/°C
	Total Output Variation	Line. Load Temperature (Note 2)	4 9		5 1	4 82		5 18	V
e_N	Output Noise Voltage	$10 \text{ Hz} \leq f \leq 10 \text{ KHz}$ $T_j = 25$ °C (Note 2)		50			50		μ V
	Long Term Stability	$T_{amb} = 125$ °C, 1000 Hrs (Note 2)		5	25		5	25	mV
I_{sc}	Output Short Circuit		-30	-100	-180	-30	-100	-180	mA

OSCILLATOR SECTION

f_s	Initial Accuracy	$T_j = 25$ °C (Note 6)	47	52	57	47	52	57	KHz
	Voltage Stability	$12 \leq V_i \leq 25$ V		0.2	1		0.2	1	%
	Temperature Stability	$T_{MIN} \leq T_{amb} \leq T_{MAX}$ (Note 2)		5			5		%
V_4	Amplitude	V_{PIN4} Peak to Peak		1.7			1.7		V

ERROR AMP SECTION

V_2	Input Voltage	$V_{PIN1} = 2.5$ V	2.45	2.50	2.55	2.42	2.50	2.58	V
I_b	Input Bias Current			-0.3	-1		-0.3	-2	μ A
	A_{VOL}	$2 \leq V_o \leq 4$ V	65	90		65	90		dB
B	Unity Gain Bandwidth	(Note 2)	0.7	1		0.7	1		MHz
SVR	Supply Voltage Rejection	$12 \leq V_i \leq 25$ V	60	70		60	70		dB
I_o	Output Sink Current	$V_{PIN2} = 2.7$ V $V_{PIN1} = 1.1$ V	2	6		2	6		mA
I_o	Output Source Current	$V_{PIN2} = 2.3$ V $V_{PIN1} = 5$ V	-0.5	-0.8		-0.5	-0.8		mA
	V_{OUT} High	$V_{PIN2} = 2.3$ V ; $R_L = 15$ K Ω to Ground	5	6		5	6		V
	V_{OUT} Low	$V_{PIN2} = 2.7$ V ; $R_L = 15$ K Ω to Pin 8		0.7	1.1		0.7	1.1	V

ELECTRICAL CHARACTERISTICS (continued)

Symbol	Parameter	Test Conditions	UC184X UC284X			UC384X			Unit
			Min.	Typ.	Max.	Min.	Typ.	Max.	

CURRENT SENSE SECTION

G_v	Gain	(Notes 3 & 4)	2.85	3	3.15	2.8	3	3.2	V/V
V_3	Maximum Input Signal	$V_{PIN1} = 5\text{ V}$ (Note 3)	0.9	1	1.1	0.9	1	1.1	V
SVR	Supply Voltage Rejection	$12 \leq V_i \leq 25\text{ V}$ (Note 3)		70			70		dB
I_b	Input Bias Current			-2	-10		-2	-10	μA
	Delay to Output			150	300		150	300	ns

OUTPUT SECTION

I_{OL}	Output Low Level	$I_{SINK} = 20\text{ mA}$		0.1	0.4		0.1	0.4	V
		$I_{SINK} = 200\text{ mA}$		1.5	2.2		1.5	2.2	
I_{OH}	Output High Level	$I_{SOURCE} = 20\text{ mA}$	13	13.5		13	13.5		V
		$I_{SOURCE} = 200\text{ mA}$	12	13.5		12	13.5		
t_r	Rise Time	$T_J = 25\text{ }^\circ\text{C}$ $C_L = 1\text{ nF}$ (Note 2)		50	150		50	150	ns
t_f	Fall Time	$T_J = 25\text{ }^\circ\text{C}$ $C_L = 1\text{ nF}$ (Note 2)		50	150		50	150	ns

UNDER-VOLTAGE LOCKOUT SECTION

	Start Threshold	X842/4	15	16	17	14.5	16	17.5	V
		X843/5	7.8	8.4	9.0	7.8	8.4	9.0	
	Min. Operating Voltage After Turn-on	X842/4	9	10	11	8.5	10	11.5	V
		X843/5	7.0	7.6	8.2	7.0	7.6	8.2	

PWM SECTION

	Maximum Duty Cycle	X842/3	93	97	100	93	97	100	%
		X844/5	44	48	50	45	48	50	
	Minimum Duty Cycle			0			0	%	

TOTAL STANDBY CURRENT

I_{st}	Start-up Current			0.5	1		0.5	1	mA
I_i	Operating Supply Current	$V_{PIN2} = V_{PIN3} = 0\text{ V}$		11	20		11	20	mA
V_{IZ}	Zener Voltage	$I_i = 25\text{ mA}$		34			34		V

- Notes :
2. These parameters, although guaranteed, are not 100% tested in production
 3. Parameter measured at trip point of latch with $V_{PIN2} = 0$
 4. Gain defined as

$$A = \frac{\Delta V_{PIN1}}{\Delta V_{PIN3}} ; 0 \leq V_{PIN3} \leq 0.8\text{ V}$$
 5. Adjust V_i above the start threshold before setting at 15 V.
 6. Output frequency equals oscillator frequency for the UC1842 and UC1843.
 Output frequency is one half oscillator frequency for the UC1844 and UC1845

Figure 1 : Error Amp Configuration.






Figure 2 : Under Voltage Lockout.



During Under-Voltage Lockout, the output driver is biased to sink minor amounts of current. Pin 6 should be shunted to ground with a bleeder resistor

to prevent activating the power switch with extra-neous leakage currents.

Figure 3 : Current Sense Circuit .



PEAK CURRENT (I_s) IS DETERMINED BY THE FORMULA

$$I_{s \text{ max}} \approx \frac{1.0 \text{ V}}{R_s}$$

A SMALL RC FILTER MAY BE REQUIRED TO SUPPRESS SWITCH TRANSIENTS.

Figure 4.




Figure 5 : Deadtime vs. C_T ($R_T > 5K\Omega$).




Figure 6 : Timing Resistance vs. Frequency.




Figure 7 : Output Saturation Characteristics.




Figure 8 : Error Amplifier Open-loop Frequency Response.






Figure 9 : Open Loop Test Circuit.



High peak currents associated with capacitive loads necessitate careful grounding techniques. Timing and bypass capacitors should be connected close

to pin 5 in a single point ground. The transistor and 5 KΩ potentiometer are used to sample the oscillator waveform and apply an adjustable ramp to pin 3.


Figure 10 : Shutdown Techniques.



Shutdown of the UC1842 can be accomplished by two methods ; either raise pin 3 above 1V or pull pin 1 below a voltage two diode drops above ground. Either method cause the output of the PWM comparator to be high (refer to block diagram). The PWM latch is reset dominant so that the output will remain low until the next clock cycle after the shut-

down condition at pins 1 and/or 3 is removed. In one example, an externally latched shutdown may be accomplished by adding an SCR which will be reset by cycling V_i below the lower UVLO threshold. At this point the reference turns off, allowing the SCR to reset.


Figure 11 : Off-line Flyback Regulator.



Power Supply Specifications

- | | |
|---|--|
| <ol style="list-style-type: none"> 1. Input Voltage : 95 VAC to 130 VAC (50 Hz/60 Hz) 2. Line Isolation : 3750 V 3. Switching Frequency : 40 KHz 4. Efficiency @ Full Load : 70 % | <ol style="list-style-type: none"> 5. Output Voltage : <ul style="list-style-type: none"> A. + 5 V, ± 5 % : 1 A to 4 A load
Ripple voltage : 50 mV P-P Max. B. + 12 V, ± 3 % : 0.1 A to 0.3 A load
Ripple voltage : 100 mV P-P Max. C. - 12 V, ± 3 % : 0.1 A to 0.3 A load
Ripple voltage : 100 mV P-P Max. |
|---|--|

Figure 12 : Slope Compensation.



A fraction of the oscillator ramp can be resistively summed with the current sense signal to provide slope compensation for converters requiring duty cycles over 50 %.

Note that capacitor, C, forms a filter with R₂ to suppress the leading edge switch spikes.

BIMOS LATCH/DRIVERS

ADVANCE DATA

- HIGH-VOLTAGE, HIGH-CURRENT OUTPUTS
- OUTPUT TRANSIENT PROTECTION
- CMOS, PMOS, NMOS, TTL COMPATIBLE INPUTS
- INTERNAL PULL-DOWN RESISTORS
- LOW-POWER CMOS LATCHES

the simultaneous operation of all drivers at maximum rated current can only be accomplished by a reduction in duty cycle. Outputs may be paralleled for higher load current capability.


DESCRIPTION

The UCN4801A is a high-voltage, high-current latch/driver comprised of eight CMOS data latches, a bipolar Darlington transistor driver for each latch, and CMOS control circuitry for the common CLEAR, STROBE, and OUTPUT ENABLE functions. The bipolar/MOS combination provides an extremely low-power latch with maximum interface flexibility.

The CMOS inputs are compatible with standard CMOS, PMOS and NMOS circuits. TTL or DTL circuits may require the use of appropriate pull-up resistors. The bipolar outputs are suitable for use with relays, solenoids, stepping motors, LED or incandescent displays, and other high-power load.


The unit feature open-collector outputs and integral diodes for inductive load transient suppression. The output transistors are capable of sinking 500 mA and will sustain at least 50 V in the OFF state. Because of limitations on package power dissipation,

DIP-22
(Plastic)



ORDER CODE : UCN4801ADP

PIN CONNECTIONS (Top view)




- | | |
|--------------|----------------------|
| 1 - Clear | 22 - Output enable |
| 2 - Strobe | 21 - V _{CC} |
| 3 - Input 1 | 20 - Output 1 |
| 4 - Input 2 | 19 - Output 2 |
| 5 - Input 3 | 18 - Output 3 |
| 6 - Input 4 | 17 - Output 4 |
| 7 - Input 5 | 16 - Output 5 |
| 8 - Input 6 | 15 - Output 6 |
| 9 - Input 7 | 14 - Output 7 |
| 10 - Input 8 | 13 - Output 8 |
| 11 - GND | 12 - Common |

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V_O	Output Voltage	50	V
V_{CC}	Supply Voltage	18	V
V_I	Input Voltage Range	-0.3 to $V_{CC} + 0.3$	V
I_C	Continuous Collector Current	500	mA
P_{tot}	Power Dissipation*	2.0	W
T_{op}	Operating Ambient Temperature Range	-20 to +85	°C
T_{stg}	Storage Temperature	-55 to +125	°C

* Derate at the rate of 0.01 W/°C above $T_{op} = +25^\circ\text{C}$

SCHEMATIC DIAGRAM



ELECTRICAL CHARACTERISTICS $T_{amb} = +25\text{ }^{\circ}\text{C}$, $V_{CC} = 5\text{ V}$ (unless otherwise specified)

Symbol	Parameter	Min.	Typ.	Max.	Unit
I_O	Output Leakage Current ($V_O = 50\text{ V}$) $T_{amb} = +25\text{ }^{\circ}\text{C}$ $T_{amb} = +70\text{ }^{\circ}\text{C}$	–	–	50 100	μA
$V_{O(sat)}$	Collector-emitter Saturation Voltage $I_O = 100\text{ mA}$ $I_O = 200\text{ mA}$ $I_O = 350\text{ mA}$, $V_{CC} = 7\text{ V}$	–	0.9 1.1 1.3	1.1 1.3 1.6	V
$V_{i(O)}$ $V_{i(1)}$	Input Voltage $V_{CC} = 15\text{ V}$ $V_{CC} = 10\text{ V}$ $V_{CC} = 5\text{ V}$ - (note 1)	– 13.5 3.5 3.5	– – –	1 – –	V
R_{IN}	Input Resistance $V_{CC} = 15\text{ V}$ $V_{CC} = 10\text{ V}$ $V_{CC} = 5\text{ V}$	50 50 50	200 300 600	– – –	$\text{k}\Omega$
$I_{CC(on)}$ (each driver)	Supply Current - Outputs Oper $V_{CC} = 15\text{ V}$ $V_{CC} = 10\text{ V}$ $V_{CC} = 5\text{ V}$	– – –	1 0.9 0.7	2 1.7 1	mA
$I_{CC(off)}$	All Drivers off, All Inputs = 0 V	–	50	100	μA
I_{cl}	Clamp Diode Leakage Current ($V_{cl} = 50\text{ V}$) $T_{amb} = -25\text{ }^{\circ}\text{C}$ $T_{amb} = +70\text{ }^{\circ}\text{C}$	– –	– –	50 100	μA
V_{cl}	Clamp Diode Forward Voltage $I_{cl} = 350\text{ mA}$	–	1.7	2	V

Note 1: Operation of these devices with standard TTL or DTL may require the use of appropriate pull-up resistors to insure the minimum logic '1'.

TRUTH TABLE

IN_N	Strobe	Clear	Output Enable	OUT _N	
				t-1	t
0	1	0	0	X	OFF
1	1	0	0	X	ON
X	X	1	X	X	OFF
X	X	X	1	X	OFF
X	0	0	0	ON	ON


X = irrelevant

t-1 = previous output state


t = present output state

Information present at an input is transferred to its latch when the STROBE is high. A high CLEAR input will set all latches to the output OFF condition regardless of the data or STROBE input levels. A high OUTPUT ENABLE will set all outputs to the OFF condition regardless of any other input conditions. When the OUTPUT ENABLE is low, the outputs depend on the state of their respective latches.

TIMING CONDITIONS



- | | | |
|---|--|--------|
| A | Minimum data active time before strobe enabled (data set-up time) | 100 ns |
| B | Minimum data active time after strobe disabled (data hold time) | 100 ns |
| C | Minimum strobe pulse width | 300 ns |
| D | Typical time between strobe activation and output on to off transition | 500 ns |
| E | Typical time between strobe activation and output off to on transition | 500 ns |
| F | Minimum clear pulse width | 300 ns |
| G | Minimum data pulse width | 500 ns |



SEVEN DARLINGTON ARRAYS

- SEVEN DARLINGTONS PER PACKAGE
- OUTPUT CURRENT 500 mA PER DRIVER (600 mA PEAK)
- OUTPUT VOLTAGE 50 V
- INTEGRAL SUPPRESSION DIODES FOR INDUCTIVE LOADS
- OUTPUTS CAN BE PARALLELED FOR HIGHER CURRENT
- TTL/CMOS/PMOS/DTL COMPATIBLE INPUTS
- INPUTS PINNED OPPOSITE OUTPUTS TO SIMPLIFY LAYOUT

These versatile devices are useful for driving a wide range of loads including solenoids, relays DC motors, LED displays filament lamps, thermal printheads and high power buffers.


The ULN2001A/2002A/2003A and 2004A are supplied in 16 pin plastic DIP packages with a copper leadframe to reduce thermal resistance. They are available also in small outline package (SO-16) as ULN2001D/2002D/2003D/2004D.

DESCRIPTION


The ULN2001A, ULN2002A, ULN2003 and ULN2004A are high voltage, high current darlington arrays each containing seven open collector darlington pairs with common emitters. Each channel is rated at 500 mA and can withstand peak currents of 600 mA. Suppression diodes are included for inductive load driving and the inputs are pinned opposite the outputs to simplify board layout.

The four versions interface to all common logic families :

ULN2001A	General Purpose, DTL, TTL, PMOS, CMOS
ULN2002A	14-25 V PMOS
ULN2003A	5 V TTL, CMOS
ULN2004A	6-15 V CMOS, PMOS



DIP-16 Plastic
(0.25)




SO-16J

ORDER CODES :
 ULN2001A/2A/3A/4A (DIP-16)
 ULN2001D/2D/3D/4D (SO-16)


ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V_o	Output Voltage	50	V
V_{in}	Input Voltage (for ULN2002A/D - 2003A/D - 2004A/D)	30	V
I_c	Continuous Collector Current	500	mA
I_b	Continuous Base Current	25	mA
T_{amb}	Operating Ambient Temperature Range	- 20 to 85	°C
T_{stg}	Storage Temperature Range	- 55 to 150	°C
T_j	Junction Temperature	150	°C

PIN CONNECTION



SCHEMATIC DIAGRAM



THERMAL DATA

			DIP-16	SO-16
$R_{\theta J-A}$	Thermal Resistance Junction-ambient	Max.	70 °C/W	165 °C/W

ELECTRICAL CHARACTERISTICS (T_{amb} = 25 °C unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit	Fig.	
I _{CEX}	Output Leakage Current	V _{CE} = 50 V			50	μA	1a	
		T _{amb} = 70 °C V _{CE} = 50 V			100	μA	1a	
		T _{amb} = 70 °C for ULN2002A	V _i = 6 V			500	μA	1b
		V _{CE} = 50 V for ULN2004A	V _i = 1 V			500	μA	1b
V _{CE(sat)}	Collector-emitter Saturation Voltage	I _C = 100 mA I _B = 250 μA		0.9	1.1	V	2	
		I _C = 200 mA I _B = 350 μA		1.1	1.3	V	2	
		I _C = 350 mA I _B = 500 μA		1.3	1.6	V	2	
I _{i(on)}	Input Current	for ULN2002A V _i = 17 V		0.82	1.25	mA	3	
		for ULN2003A V _i = 3.85 V		0.93	1.35	mA	3	
		for ULN2004A V _i = 5 V		0.35	0.5	mA	3	
		V = 12 V		1	1.45	mA	3	
I _{i(off)}	Input Current	T _{amb} = 70 °C I _C = 500 μA	50	65		μA	4	
V _{i(on)}	Input Voltage	for ULN2002A						
		V _{CE} = 2 V I _C = 300 mA			13	V	5	
		for ULN2003A						
		V _{CE} = 2 V I _C = 200 mA			2.4	V	5	
		V _{CE} = 2 V I _C = 250 mA			2.7	V	5	
		V _{CE} = 2 V I _C = 300 mA			3	V	5	
		for ULN2004A						
		V _{CE} = 2 V I _C = 125 mA			5	V	5	
V _{CE} = 2 V I _C = 200 mA			6	V	5			
V _{CE} = 2 V I _C = 275 mA			7	V	5			
V _{CE} = 2 V I _C = 350 mA			8	V	5			
h _{FE}	DC Forward Current Gain	for ULN2001A V _{CE} = 2 V I _C = 350 mA	1000			-	2	
C	Input Capacitance			15	25	pF	-	
t _{PL}	Turn-on Delay Time	0.5 V to 0.5 V _S		0.25	1	μs	-	
t _{PH}	Turn-off Delay Time	0.5 V to 0.5 V _S		0.25	1	μs	-	
I _R	Clamp Diode Leakage Current	V _R = 50 V			50	μA	6	
		T _{amb} = 70 °C V _R = 50 V			100	μA	6	
V _F	Clamp Diode Forward Voltage	I _F = 350 mA		1.7	2	V	7	

TEST CIRCUITS

Figure 1a.




Figure 1b.




Figure 2.




Figure 3.




Figure 4.




Figure 5.




Figure 6.





Figure 7.




50 V - 1.5 A QUAD DARLINGTON SWITCHES

- OUTPUT CURRENT TO 1.5 A EACH DARLINGTON
- MINIMUM BREAKDOWN 50 V
- SUSTAINING VOLTAGE AT LEAST 35 V
- INTEGRAL SUPPRESSION DIODES (ULN2064B, ULN2066B, ULN2068B and ULN2070B)
- ISOLATED DARLINGTON PINOUT (ULN2074B, ULN2076B)
- VERSIONS COMPATIBLE WITH ALL POPULAR LOGIC FAMILIES

tible with popular 5 V logic families and the ULN2066B and ULN2076B are compatible with 6-15 V CMOS and PMOS. Types ULN2068B and ULN2070B include a predriver stage to reduce loading on the control logic.


DESCRIPTION

Designed to interface logic to a wide variety of high current, high voltage loads, these devices each contain four NPN darlington switches delivering up to 1.5 A with a specified minimum breakdown of 50 V and a sustaining voltage of 35 V measured at 100 mA. The ULN2064B, ULN2066B, ULN2068B and ULN2070B contain integral suppression diodes for inductive loads have common emitters. The ULN2074B and ULN2076B feature isolated darlington pinouts and are intended for applications such as emitter follower configurations. Inputs of the ULN2064B, ULN2068B and ULN2074B are compa-



POWERDIP
12 + 2 + 2


PIN CONNECTIONS (top view) and ORDER CODES



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V_{CEX}	Output Voltage	50	V
$V_{CE(sus)}$	Output Sustaining Voltage	35	V
I_o	Output Current	1.75	A
V_i	Input Voltage for ULN2066B/70B/74B/76B for ULN2064B/68B	30	V
		15	V
I_i	Input Current	25	mA
V_s	Supply Voltage for ULN2068B for ULN2070B	10	V
		20	V
P_{tot}	Power Dissipation : at $T_{amb} = 90\text{ }^\circ\text{C}$ at $T_{amb} = 70\text{ }^\circ\text{C}$	4.3	W
		1	W
T_{amb}	Operating Ambient Temperature Range	- 20 to 85	$^\circ\text{C}$
T_{stg}	Storage Temperature	- 55 to 150	$^\circ\text{C}$

SCHEMATIC DIAGRAM




ELECTRICAL CHARACTERISTICS ($T_{amb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit	Fig
I_{CEX}	Output Leakage Current	for ULN2064B – ULN2066B $V_{CE} = 50\text{ V}$ $V_{CE} = 50\text{ V}$ $T_{amb} = 70\text{ }^{\circ}\text{C}$			100 500	μA μA	1
$V_{CE(sus)}$	Collector-emitter Sustaining Voltage	for ULN2064B – ULN2066B $I_C = 100\text{ mA}$ $V_I = 0.4\text{ V}$	35			V	2
$V_{CE(sat)}$	Collector-emitter Saturation Voltage	$I_C = 500\text{ mA}$ $I_B = 625\text{ }\mu\text{A}$ $I_C = 750\text{ mA}$ $I_B = 935\text{ }\mu\text{A}$ $I_C = 1\text{ A}$ $I_B = 1.25\text{ mA}$ $I_C = 1.25\text{ A}$ $I_B = 2\text{ mA}$			1.1 1.2 1.3 1.4	V V V V	3
$I_{(on)}$	Input Current	for ULN2064B $V_I = 2.4\text{ V}$ for ULN2064B $V_I = 3.75\text{ V}$ for ULN2066B $V_I = 5\text{ V}$ for ULN2066B $V_I = 12\text{ V}$	1.4 3.3 0.6 1.7		4.3 9.6 1.8 5.2	mA mA mA mA	4
$V_{I(on)}$	Input Voltage	for ULN2064B $V_{CE} = 2\text{ V}$ $I_C = 1\text{ A}$ $V_{CE} = 2\text{ V}$ $I_C = 1.5\text{ A}$ for ULN2066B $V_{CE} = 2\text{ V}$ $I_C = 1\text{ A}$ $V_{CE} = 2\text{ V}$ $I_C = 1.5\text{ A}$			2 25 65 10	V V V V	5
t_{PLH}	Turn – on Delay Time	0.5 V_I to 0.5 V_O			1	μs	
t_{PHL}	Turn – off Delay Time	0.5 V_I to 0.5 V_O			1.5	μs	
I_R	Clamp Diode Leakage Current	for ULN2064B – ULN2066B $V_R = 80\text{ V}$ $V_R = 80\text{ V}$ $T_{amb} = 70\text{ }^{\circ}\text{C}$			50 100	μA μA	6
V_F	Clamp Diode Forward Voltage	$I_F = 1\text{ A}$ $I_F = 1.5\text{ A}$			1.75 2	V V	7

Notes : 1 Input voltage is with reference to the substrate (no connection to any other pins) for the ULN2074B and ULN2076B reference is ground for all other types
2 Input current may be limited by maximum allowable input voltage


SCHEMATIC DIAGRAM



ELECTRICAL CHARACTERISTICS ($V_s = 5\text{ V}$ for ULN2068B, $V_s = 12\text{ V}$ for ULN2070B, $T_{amb} = 25\text{ }^\circ\text{C}$ unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit	Fig
I_{CEX}	Output Leakage Current	for ULN2068B – ULN2070B $V_{CE} = 50\text{ V}$ $V_{CE} = 50\text{ V}$ $T_{amb} = 70\text{ }^\circ\text{C}$			100 500	μA μA	1
$V_{CE(sus)}$	Collector-emitter Sustaining Voltage	for ULN2068B – ULN2070B $I_C = 100\text{ mA}$ $V_I = 0.4\text{ V}$	35			V	2
$V_{CE(sat)}$	Collector-emitter Saturation Voltage	for ULN2068B $I_C = 500\text{ mA}$ $V_I = 2.75\text{ V}$ $I_C = 750\text{ mA}$ $V_I = 2.75\text{ V}$ $I_C = 1\text{ A}$ $V_I = 2.75\text{ V}$ $I_C = 1.25\text{ A}$ $V_I = 2.75\text{ V}$ for ULN2070B $I_B = 500\text{ mA}$ $V_I = 5\text{ V}$ $I_B = 750\text{ mA}$ $V_I = 5\text{ V}$ $I_B = 1\text{ A}$ $V_I = 5\text{ V}$ $I_B = 1.25\text{ A}$ $V_I = 5\text{ V}$			1.1 1.2 1.3 1.4	V V V V	2
$I_{I(on)}$	Input Current	for ULN2068B $V_I = 2.75\text{ V}$ for ULN2068B $V_I = 3.75\text{ V}$ for ULN2070B $V_I = 5\text{ V}$ for ULN2070B $V_I = 12\text{ V}$			550 1000 400 1250	μA μA μA μA	4
$V_{I(on)}$	Input Voltage	$V_{CE} = 2\text{ V}$ $I_C = 1.5\text{ A}$ for ULN2068B for ULN2070B			2.75 5	V V	5
I_s	Supply Current	for ULN2068B $I_C = 500\text{ mA}$ $V_I = 2.75\text{ V}$ for ULN2070B $I_C = 500\text{ mA}$ $V_I = 5\text{ V}$			6 4.5	mA mA	8
t_{PLH}	Turn-on Delay Time	0.5 V_I to 0.5 V_o			1	μs	
t_{PHL}	Turn-off Delay Time	0.5 V_I to 0.5 V_o $I_C = 1.25\text{ A}$			1.5	μs	
I_R	Clamp Diode Leakage Current	for ULN2068B – ULN2070B $V_R = 50\text{ V}$ $V_R = 50\text{ V}$ $T_{amb} = 70\text{ }^\circ\text{C}$			50 100	μA μA	6
V_F	Clamp Diode Forward Voltage	$I_F = 1\text{ A}$ $I_F = 1.5\text{ A}$			1.75 2	V V	7

SCHEMATIC DIAGRAM



ULN2074B $R_{IN} = 350\ \Omega$
 ULN2076B $R_{IN} = 3\text{ k}\Omega$

ELECTRICAL CHARACTERISTICS ($T_{amb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit	Fig
I_{CEX}	Output Leakage Current	for ULN2074B – ULN2076B $V_{CE} = 50\text{ V}$ $V_{CE} = 50\text{ V}$ $T_{amb} = 70\text{ }^{\circ}\text{C}$			100 500	μA μA	1
$V_{CE(sus)}$	Collector-emitter Sustaining Voltage	for ULN2074B – ULN2076B $I_C = 100\text{ mA}$ $V_i = 0.4\text{ V}$	35			V	2
$V_{CE(sat)}$	Collector-emitter Saturation Voltage	$I_C = 500\text{ mA}$ $I_B = 625\text{ }\mu\text{A}$ $I_C = 750\text{ mA}$ $I_B = 935\text{ }\mu\text{A}$ $I_C = 1\text{ A}$ $I_B = 1.25\text{ mA}$ $I_C = 1.25\text{ A}$ $I_B = 2\text{ mA}$			1.1 1.2 1.3 1.4	V V V V	3
$I_{i(on)}$	Input Current	for ULN2074B $V_i = 2.4\text{ V}$ for ULN2074B $V_i = 3.75\text{ V}$ for ULN2076B $V_i = 5\text{ V}$ for ULN2076B $V_i = 12\text{ V}$	1.4 3.3 0.6 1.7		4.3 9.6 1.8 5.2	mA mA mA mA	4
$V_{i(on)}$	Input Voltage	for ULN2074B $V_{CE} = 2\text{ V}$ $I_C = 1\text{ A}$ $V_{CE} = 2\text{ V}$ $I_C = 1.5\text{ A}$ for ULN2076B $V_{CE} = 2\text{ V}$ $I_C = 1\text{ A}$ $V_{CE} = 2\text{ V}$ $I_C = 1.5\text{ A}$			2 2.5 6.5 10	V V V V	5
t_{PLH}	Turn-on Delay Time	0.5 V_i to 0.5 V_o			1	μs	
t_{PHL}	Turn-off Delay Time	0.5 V_i to 0.5 V_o			1.5	μs	

TEST CIRCUITS

Figure 1.




Figure 2.




Figure 3.




Figure 4.




Figure 5.




Figure 6.




Figure 7.




Figure 8.




Figure 9 : Input Current as a Function of Input Voltage.




Figure 10 : Input Current as a Function of Input Voltage.





Figure 11 : Collector Current as a Function of Input Current.



TYPICAL APPLICATIONS

Figure 12 : Common-anode LED Drivers.





Figure 13 : Common-cathode LED Drivers.



MOUNTING INSTRUCTIONS

The $R_{thj-amb}$ can be reduced by soldering the GND pins to a suitable copper area of the printed circuit board (Fig. 14) or to an external heatsink (Fig. 15).

The diagram of figure 16 shows the maximum dissippable power P_{tot} and the $R_{thj-amb}$ as a function of the side "α" of two equal square copper areas having a thickness of 35 μ (1.4 mils).

Figure 14 : Example of P.C. Board Copper Area which is Used as Heatsink.





Figure 16 : Maximum Dissippable Power and Junction to Ambient Thermal Resistance vs. Side "α".



During soldering the pins temperature must not exceed 260 °C and the soldering time must not be longer than 12 seconds.

The external heatsink or printed circuit copper area must be connected to electrical ground.

Figure 15 : External Heatsink Mounting Example.





Figure 17 : Maximum Allowable Power Dissipation vs. Ambient Temperature.




80 V - 1.5 A QUAD DARLINGTON SWITCHES

- OUTPUT CURRENT TO 1.5 A EACH DARLINGTON
- MINIMUM BREAKDOWN 80 V
- SUSTAINING VOLTAGE AT LEAST 50 V
- INTEGRAL SUPPRESSION DIODES (ULN2065B, ULN2067B, ULN2069B and ULN2071B)
- ISOLATED DARLINGTON PINOUT (ULN2075B and ULN2077B)
- VERSIONS COMPATIBLE WITH ALL POPULAR LOGIC FAMILIES

compatible with 6-15 VCMOS and PMOS. The ULN2069B and ULN2071B include a predriver stage to provide extragain, reducing the load on control logic.


DESCRIPTION

Designed to interface logic to a wide variety of high current, high voltage loads, these devices each contain four NPN darlington switches delivering up to 1.5 A with a specified minimum breakdown of 80 V and a sustaining voltage of 50 V. The ULN2065B, ULN2067B, ULN2069B and ULN2071B contain integral suppression diodes for inductive loads and have common emitters; the ULN2075B and ULN2077B feature isolated darlington pinouts and are intended for applications such as emitter follower configurations. Inputs of the ULN2065B, ULN2069B and ULN2075B are compatible with popular 5 V logic families and the ULN2067B, ULN2071B and ULN2077B are compa-




POWERDIP
12 + 2 + 2


PIN CONNECTIONS AND ORDER CODES



ULN2065B
ULN2067B



ULN2069B
ULN2071B




ULN2075B
ULN2077B

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V_{CEX}	Output Voltage	80	V
$V_{CE(sus)}$	Output Sustaining Voltage	50	V
I_O	Output Current	1.75	A
V_i	Input Voltage for ULN2075B – 2077B	60	V
	for ULN2067B – 2071B	30	V
	for ULN2065B – 2069B	15	V
I_i	Input Current	25	mA
V_s	Supply Voltage for ULN2069B	10	V
	for ULN2071B	20	V
P_{tot}	Power Dissipation : at $T_{pins} = 90\text{ }^\circ\text{C}$	4.3	W
	at $T_{amb} = 70\text{ }^\circ\text{C}$	1	W
T_{amb}	Operating Ambient Temperature Range	- 20 to 85	$^\circ\text{C}$
T_{stg}	Storage Temperature	- 55 to 150	$^\circ\text{C}$

SCHEMATIC DIAGRAM




ELECTRICAL CHARACTERISTICS ($T_{amb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit	Fig.
I_{CEX}	Output Leakage Current	for ULN2065B – ULN2067B $V_{CE} = 80\text{ V}$ $V_{CE} = 80\text{ V}$ $T_{amb} = 70\text{ }^{\circ}\text{C}$			100 500	μA μA	1
$V_{CE(sus)}$	Collector-emitter Sustaining Voltage	for ULN2065B – ULN2067B $I_C = 100\text{ mA}$ $V_I = 0.4\text{ V}$	50			V	2
$V_{CE(sat)}$	Collector-emitter Saturation Voltage	$I_C = 500\text{ mA}$ $I_B = 625\text{ }\mu\text{A}$ $I_C = 750\text{ mA}$ $I_B = 935\text{ }\mu\text{A}$ $I_C = 1\text{ A}$ $I_B = 1.25\text{ mA}$ $I_C = 1.25\text{ A}$ $I_B = 2\text{ mA}$ for ULN2065B – ULN2067B $I_C = 1.5\text{ A}$ $I_B = 2.25\text{ mA}$			1.1 1.2 1.3 1.4 1.5	V V V V V	3
$I_{I(on)}$	Input Current	for ULN2065B $V_I = 2.4\text{ V}$ for ULN2065B $V_I = 3.75\text{ V}$ for ULN2067B $V_I = 5\text{ V}$ for ULN2067B $V_I = 12\text{ V}$	1.4 3.3 0.6 1.7		4.3 9.6 1.8 5.2	mA mA mA mA	4
$V_{I(on)}$	Input Voltage	for ULN2065B $V_{CE} = 2\text{ V}$ $I_C = 1\text{ A}$ $V_{CE} = 2\text{ V}$ $I_C = 1.5\text{ A}$ for ULN2067B $V_{CE} = 2\text{ V}$ $I_C = 1\text{ A}$ $V_{CE} = 2\text{ V}$ $I_C = 1.5\text{ A}$			2 2.5 6.5 10	V V V V	5
t_{PLH}	Turn-on Delay Time	$0.5\text{ }V_I$ to $0.5\text{ }V_O$			1	μs	
t_{PHL}	Turn-off Delay Time	$0.5\text{ }V_I$ to $0.5\text{ }V_O$			1.5	μs	
I_R	Clamp Diode Leakage Current	for ULN2065B – ULN2067B $V_R = 80\text{ V}$ $V_R = 80\text{ V}$ $T_{amb} = 70\text{ }^{\circ}\text{C}$			50 100	μA μA	6
V_F	Clamp Diode Forward Voltage	$I_F = 1\text{ A}$ $I_F = 1.5\text{ A}$			1.75 2	V V	7

- Notes : 1 Input voltage is with reference to the substrate (no connection to any other pins) for the ULN2075B and ULN2077B reference is ground for all other types
 2 Input current may be limited by maximum allowable input voltage.


SCHEMATIC DIAGRAM



ELECTRICAL CHARACTERISTICS ($V_s = 5\text{ V}$ for ULN2069B, $V_s = 12\text{ V}$ for ULN2071B, $T_{amb} = 25\text{ }^\circ\text{C}$ unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit	Fig.
I_{CEX}	Output Leakage Current	for ULN2069B – ULN2071B $V_{CE} = 80\text{ V}$ $V_{CE} = 80\text{ V}$ $T_{amb} = 70\text{ }^\circ\text{C}$			100 500	μA μA	1
$V_{CE(sus)}$	Collector-emitter Sustaining Voltage	for ULN2069B – ULN2071B $I_C = 100\text{ mA}$ $V_i = 0.4\text{ V}$	50			V	2
$V_{CE(sat)}$	Collector-emitter Saturation Voltage	for ULN2069B $I_C = 500\text{ mA}$ $V_i = 2.75\text{ V}$ $I_C = 750\text{ mA}$ $V_i = 2.75\text{ V}$ $I_C = 1\text{ A}$ $V_i = 2.75\text{ V}$ $I_C = 1.25\text{ A}$ $V_i = 2.75\text{ V}$ $I_C = 1.5\text{ A}$ $V_i = 2.75\text{ V}$ for ULN2071B $I_C = 500\text{ mA}$ $V_i = 5\text{ V}$ $I_C = 750\text{ mA}$ $V_i = 5\text{ V}$ $I_C = 1\text{ A}$ $V_i = 5\text{ V}$ $I_C = 1.25\text{ A}$ $V_i = 5\text{ V}$ $I_C = 1.5\text{ A}$ $V_i = 5\text{ V}$			1.1 1.2 1.3 1.4 1.5 1.1 1.2 1.3 1.4 1.5	V V V V V V V V V	2
$I_{i(on)}$	Input Current	for ULN2069B $V_i = 2.75\text{ V}$ for ULN2069B $V_i = 3.75\text{ V}$ for ULN2071B $V_i = 5\text{ V}$ for ULN2071B $V_i = 12\text{ V}$			550 1000 400 1250	μA μA μA μA	4
$V_{i(on)}$	Input Voltage	$V_{CE} = 2\text{ V}$ $I_C = 1.5\text{ A}$ for ULN2069B for ULN2071B			2.75 5	V	5
I_s	Supply Current	for ULN2069B $I_C = 500\text{ mA}$ $V_i = 2.75\text{ V}$ for ULN2071B $I_C = 500\text{ mA}$ $V_i = 5\text{ V}$			6 4.5	mA mA	8
t_{PLH}	Turn-on Delay Time	0.5 V_i to 0.5 V_o			1	μs	
t_{PHL}	Turn-off Delay Time	0.5 V_i to 0.5 V_o $I_C = 1.25\text{ A}$			1.5	μs	
I_R	Clamp Diode Leakage Current	for ULN2069B – ULN2071B $V_R = 80\text{ V}$ $V_R = 80\text{ V}$ $T_{amb} = 70\text{ }^\circ\text{C}$			50 100	μA μA	6
V_F	Clamp Diode Forward Voltage	$I_F = 1\text{ A}$ $I_F = 1.5\text{ A}$			1.75 2	V V	7

SCHEMATIC DIAGRAM



ULN2075B : $R_{IN} = 350\ \Omega$
 ULN2077B : $R_{IN} = 3\ \text{k}\Omega$

ELECTRICAL CHARACTERISTICS (T_{amb} = 25 °C unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit	Fig.
I _{CEX}	Output Leakage Current	for ULN2075B – ULN2077B V _{CE} = 80 V V _{CE} = 80 V T _{amb} = 70 °C			100 500	μA μA	1
V _{CE(sus)}	Collector-emitter Sustaining Voltage	for ULN2075B – ULN2077B I _C = 100 mA V _I = 0.4 V	50			V	2
V _{CE(sat)}	Collector-emitter Saturation Voltage	I _C = 500 mA I _B = 625 μA I _C = 750 mA I _B = 935 μA I _C = 1 A I _B = 1.25 mA I _C = 1.25 A I _B = 2 mA for ULN2075B – ULN2077B I _C = 1.5 A I _B = 2.25 mA			1.1 1.2 1.3 1.4 1.5	V V V V V	3
I _{I(on)}	Input Current	for ULN2075B V _I = 2.4 V for ULN2075B V _I = 3.75 V for ULN2077B V _I = 5 V for ULN2077B V _I = 12 V	1.4 3.3 0.6 1.7		4.3 9.6 1.8 5.2	mA mA mA mA	4
V _{I(on)}	Input Voltage	for ULN2075B V _{CE} = 2 V I _C = 1 A V _{CE} = 2 V I _C = 1.5 A for ULN2077B V _{CE} = 2 V I _C = 1 A V _{CE} = 2 V I _C = 1.5 A			2 2.5 6.5 10	V V V V	5
t _{PLH}	Turn-on Delay Time	0.5 V _I to 0.5 V _O			1	μs	
t _{PHL}	Turn-off Delay Time	0.5 V _I to 0.5 V _O			1.5	μs	

TEST CIRCUITS

Figure 1.




Figure 2.




Figure 3.




Figure 4.




Figure 5.




Figure 6.




Figure 7.




Figure 8.




Figure 9 : Input Current as a Function of Input Voltage.




Figure 10 : Input Current as a Function of Input Voltage.





Figure 11 : Collector Current as a Function of Input Current.




MOUNTING INSTRUCTIONS

The $R_{th J-amb}$ can be reduced by soldering the GND pins to a suitable copper area of the printed circuit board (Fig. 12) or to an external heatsink (Fig. 13).

The diagram of figure 14 shows the maximum dissipable power P_{tot} and the $R_{th J-amb}$ as a function of the side "∞" of two equal square copper areas having a thickness of 35μ (1.4 mils).

Figure 12 : Example of P.C. Board Area which is Used as Heatsink.



During soldering the pins temperature must not exceed $260^\circ C$ and the soldering time must not be longer than 12 seconds.

The external heatsink or printed circuit copper area must be connected to electrical ground.

Figure 13 : External Heatsink Mounting Example.




Figure 14 : Maximum Dissippable Power and Junction to Ambient Thermal Resistance vs. Side "I".





Figure 15 : Maximum Allowable Power Dissipation vs. Ambient Temperature.



EIGHT DARLINGTON ARRAYS

- EIGHT DARLINGTONS WITH COMMON EMITTERS
- OUTPUT CURRENT TO 500 mA
- OUTPUT VOLTAGE TO 50 V
- INTEGRAL SUPPRESSION DIODES
- VERSIONS FOR ALL POPULAR LOGIC FAMILIES
- OUTPUT CAN BE PARALLELED
- INPUTS PINNED OPPOSITE OUTPUTS TO SIMPLIFY BOARD LAYOUT


the ULN2804A has a 10.5 K Ω input resistor for 6-15 V CMOS and the ULN2805A is designed to sink a minimum of 350 mA for standard and Schottky TTL where higher output current is required.

All types are supplied in a 18-lead plastic DIP with a copper lead from and feature the convenient in-pin-opposite-output pinout to simplify board layout.


DESCRIPTION

The ULN2801A-ULN2805A each contain eight darlington transistors with common emitters and integral suppression diodes for inductive loads. Each darlington features a peak load current rating of 600 mA (500 mA continuous) and can withstand at least 50 V in the off state. Outputs may be paralleled for higher current capability.

Five versions are available to simplify interfacing to standard logic families : the ULN2801A is designed for general purpose applications with a current limit resistor ; the ULN2802A has a 10.5 K Ω input resistor and zener for 14-25 V PMOS ; the ULN2803A has a 2.7 K Ω input resistor for 5 V TTL and CMOS ;



CONNECTION DIAGRAM (top view)




ABSOLUTE MAXIMUM RATINGS


Symbol	Parameter	Value	Unit
V_o	Output Voltage	50	V
V_i	Input Voltage for ULN2802A, 2803A, 2804A for ULN2805A	30 15	V V
I_C	Continuous Collector Current	500	mA
I_B	Continuous Base Current	25	mA
P_{tot}	Power Dissipation (one Darlington pair) (total package)	1.0 2.25	W W
T_{amb}	Operating Ambient Temperature Range	- 20 to 85	°C
T_{stg}	Storage Temperature Range	- 55 to 150	°C

SCHEMATIC DIAGRAM AND ORDER CODES


For ULN2801A (each driver for PMOS-CMOS)




For ULN2802A (each driver for 14-15 V PMOS)




For ULN2803A (each driver for 5 V, TTL/CMOS)



For ULN2804A (each driver for 6-15 V CMOS/PMOS)



For ULN2805A (each driver for high out TTL)



THERMAL DATA

$R_{th\ j-amb}$	Thermal Resistance Junction-ambient	Max.	55	°C/W
-----------------	-------------------------------------	------	----	------

ELECTRICAL CHARACTERISTICS ($T_{amb} = 25\text{ °C}$ unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit	Fig.	
I_{CEX}	Output Leakage Current	$V_{CE} = 50\text{ V}$ $T_{amb} = 70\text{ °C}$ $T_{amb} = 70\text{ °C}$ for ULN2802A			50	μA	1a	
		$V_{CE} = 50\text{ V}$ $V_i = 6\text{ V}$			100	μA	1a	
		for ULN2804A $V_{CE} = 50\text{ V}$ $V_i = 1\text{ V}$			500	μA	1b	
		for ULN2805A $V_{CE} = 50\text{ V}$ $V_i = 1\text{ V}$			500	μA	1b	
$V_{CE(sat)}$	Collector-emitter Saturation Voltage	$I_C = 100\text{ mA}$ $I_B = 250\text{ }\mu\text{A}$			0.9	1.1	V	2
		$I_C = 200\text{ mA}$ $I_B = 350\text{ }\mu\text{A}$			1.1	1.3	V	
		$I_C = 350\text{ mA}$ $I_B = 500\text{ }\mu\text{A}$			1.3	1.6	V	
$I_{I(on)}$	Input Current	for ULN2802A $V_i = 17\text{ V}$			0.82	1.25	mA	3
		for ULN2803A $V_i = 3.85\text{ V}$			0.93	1.35	mA	
		for ULN2804A $V_i = 5\text{ V}$			0.35	0.5	mA	
		for ULN2804A $V_i = 12\text{ V}$			1	1.45	mA	
		for ULN2805A $V_i = 3\text{ V}$			1.5	2.4	mA	
$I_{I(off)}$	Input Current	$T_{amb} = 70\text{ °C}$ $I_C = 500\text{ }\mu\text{A}$	50	65		μA	4	
$V_{I(on)}$	Input Voltage	for ULN2802A $V_{CE} = 2\text{ V}$ $I_C = 300\text{ mA}$				13	V	5
		for ULN2803A $V_{CE} = 2\text{ V}$ $I_C = 200\text{ mA}$			2.4	V		
		$V_{CE} = 2\text{ V}$ $I_C = 250\text{ mA}$			2.7	V		
		$V_{CE} = 2\text{ V}$ $I_C = 300\text{ mA}$			3	V		
		for ULN2804A $V_{CE} = 2\text{ V}$ $I_C = 125\text{ mA}$			5	V		
		$V_{CE} = 2\text{ V}$ $I_C = 200\text{ mA}$			6	V		
		$V_{CE} = 2\text{ V}$ $I_C = 275\text{ mA}$			7	V		
		$V_{CE} = 2\text{ V}$ $I_C = 350\text{ mA}$			8	V		
		for ULN2805A $V_{CE} = 2\text{ V}$ $I_C = 350\text{ mA}$			2.4	V		
		h_{FE}			DC Forward Current Gain	for ULN2801A $V_{CE} = 2\text{ V}$ $I_C = 350\text{ mA}$	1000	
C_i	Input Capacitance			15	25	pF	–	
t_{PLH}	Turn-on Delay Time	$0.5\text{ }V_i$ to $0.5\text{ }V_o$		0.25	1	μs	–	
t_{PHL}	Turn-off Delay Time	$0.5\text{ }V_i$ to $0.5\text{ }V_o$		0.25	1	μs	–	
I_R	Clamp Diode Leakage Current	$V_R = 50\text{ V}$ $T_{amb} = 70\text{ °C}$ $V_R = 50\text{ V}$			50	μA	6	
					100	μA		
V_F	Clamp Diode Forward Voltage	$I_F = 350\text{ mA}$		1.7	2	V	7	

TEST CIRCUITS

Figure 1a.




Figure 1b.




Figure 2.




Figure 3.




Figure 4.




Figure 5.




Figure 6.




Figure 7.




Figure 8 : Collector Current as a Function of Saturation Voltage.




Figure 9 : Collector Current as a Function of Input Current.




Figure 10 : Allowable Average Power Dissipation as a Function of Ambient Temperature.




Figure 11 : Peak Collector Current as a Function of Duty Cycle.




Figure 12 : Peak Collector Current as a Function of Duty.




Figure 13 : Input Current as a Function of Input Voltage (for ULN2802A).




Figure 14 : Input Current as a Function of Input Voltage (for ULN2804A)




Figure 15 : Input Current as a Function of Input Voltage (for ULN2803A)






Figure 16 : Input Current as a Function of Input Voltage (for ULN2805A)



SEVEN DARLINGTON ARRAYS

- SEVEN DARLINGTONS PER PACKAGE
- OUTPUT CURRENT 500 mA PER DRIVER (600 mA PEAK)
- OUTPUT VOLTAGE 50 V
- INTEGRAL SUPPRESSION DIODES FOR INDUCTIVE LOADS
- OUTPUT CAN BE PARRALLELED FOR HIGHER CURRENT
- TTL/CMOS/PMOS/DTL COMPATIBLE INPUTS
- INPUTS PINNED OPPOSITE OUTPUTS TO SIMPLIFY LAYOUT



DESCRIPTION

The ULQ2001R, ULQ2002R, ULQ2003R and ULQ2004R are high voltage, high current darlington arrays each containing seven open collector darlington pairs with common emitters. Each channel is rated at 500 mA and can withstand peak currents of 600 mA. Suppression diodes are included for inductive load driving and the inputs are pinned opposite the outputs to simplify board layout.


The four versions interface to all common families.

ULQ2001R	General Purpose, DTL, TTL, CMOS
ULQ2002R	15-25 V PMOS
ULQ2003R	5 V TTL, CMOS
ULQ2004R	6-15 V CMOS, PMOS

These versatile devices are useful for driving a wide range of loads including solenoids, relays DC motors, LED displays, filament lamps, thermal print-heads and high power buffers.

The ULQ2001R, ULQ2002R, ULQ2003R and ULQ2004R are supplied in 16 pin ceramic DIP packages.


PIN CONNECTION



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V_o	Output Voltage	50	V
V_{in}	Input Voltage (for ULQ2002R/2003R/2004R)	30	V
I_c	Continuous Collector Current	500	mA
I_b	Continuous Base Current	25	mA
T_{amb}	Operating Ambient Temperature Range	- 20 to + 85	C
T_{stg}	Storage Temperature Range	- 55 to 150	C

SCHEMATIC DIAGRAM



THERMAL DATA

$R_{th\ J-amb}$	Thermal Resistance Junction-ambient	Max	150	°C/W
-----------------	-------------------------------------	-----	-----	------

ELECTRICAL CHARACTERISTICS ($T_{amb} = 25^{\circ}C$ unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit	Fig.		
I_{CEX}	Output Leakage Current	$V_{CE} = 50V$			50	μA	1a		
		$T_{amb} = 70^{\circ}C$	$V_{CE} = 50V$		100	μA	1a		
		$T_{amb} = 70^{\circ}C$ for ULQ2002R	$V_{CE} = 50V$	$V_I = 6V$		500	μA	1b	
		for ULQ2004R	$V_{CE} = 50V$	$V_I = 1V$		500	μA	1b	
$V_{CE(sat)}$	Collector-emitter Saturation Voltage	$I_C = 100mA$	$I_B = 250\mu A$	0.9	1.1	V	2		
		$I_C = 200mA$	$I_B = 350\mu A$	1.1	1.3	V	2		
		$I_C = 350mA$	$I_B = 500\mu A$	1.3	1.6	V	2		
$I_{I(on)}$	Input Current	for ULQ2002R	$V_I = 17V$	0.82	1.25	mA	3		
		for ULQ2003R	$V_I = 3.85V$	0.93	1.35	mA	3		
		for ULQ2004R	$V_I = 5V$	0.35	0.5	mA	3		
		$V_I = 12V$	1	1.45	mA	3			
$I_{I(off)}$	Input Current	$T_{amb} = 70^{\circ}C$	$I_C = 500\mu A$	50	65	μA	4		
$V_{I(on)}$	Input Voltage	for ULQ2002R	$V_{CE} = 2V$			13	V	5	
		for ULQ2003R	$I_C = 300mA$						
		$V_{CE} = 2V$	$I_C = 200mA$			2.4	V	5	
		$V_{CE} = 2V$	$I_C = 250mA$			2.7	V	5	
		$V_{CE} = 2V$	$I_C = 300mA$			3	V	5	
		for ULQ2004R	$V_{CE} = 2V$	$I_C = 125mA$			5	V	5
		$V_{CE} = 2V$	$I_C = 200mA$			6	V	5	
$V_{CE} = 2V$	$I_C = 275mA$			7	V	5			
$V_{CE} = 2V$	$I_C = 350mA$			8	V	5			
h_{FE}	DC Forward Current Gain	for ULQ2001R	$V_{CE} = 2V$	$I_C = 350mA$	1000	-	2		
C_i	Input Capacitance			15	25	pF	-		
t_{PLH}	Turn-on Delay Time	$0.5V_I$ to $0.5V_o$		0.25	1	μs	-		
t_{PHL}	Turn-off Delay Time	$0.5V_I$ to $0.5V_o$		0.25	1	μs	-		
I_R	Clamp Diode Leakage Current	$V_R = 50V$			50	μA	6		
		$T_{amb} = 70^{\circ}C$	$V_R = 50V$		100	μA	6		
V_F	Clamp Diode Forward Voltage	$I_F = 350mA$		1.7	2	V	7		

TEST CIRCUITS

Figure 1a.




Figure 1b.




Figure 2.




Figure 3.




Figure 4.




Figure 5.




Figure 6.






Figure 7.





NOTES

SALES OFFICES

AUSTRALIA

NSW 2027 EDGECLIFF
Suite 211, Edgecliff centre
203-233, New South Head Road
Tel (61-2) 327 39 22
Telex 071 126911 TCAUS
Telefax (61-2) 327 61 76

BRAZIL

05413 SÃO PAULO
R Henrique Schaumann 286-CJ33
Tel (55-11) 883-5455
Telex (39-11) 37988 "UMBR BR"

CANADA

BRAMPTON, ONTARIO
341 Main St North
Tel (416) 455-0505
Telefax 416-455-2606

CHINA

BEIJING
Beijing No 5 Semiconductor
Device Factory
14 Wu Lu Tong Road
Da Shang Mau Wai
Tel (861) 2024378
Telex 222722 STM CH

DENMARK

2730 HERLEV *
Herlev Torv, 4
Tel (45-2) 94 85 33
Telex 35411
Telefax (45-2) 948694

FRANCE

94253 GENTILLY Cedex
7 - avenue Gallieni - BP 93
Tel (33-1) 47 40 75 75
Telex 632570 STMHQ
Telefax (33-1) 47 40 79 10

67000 STRASBOURG

20 Place des Halles
Tel (33) 88 25 49 90
Telex 870001F
Telefax (33) 88 22 29 32

HONG KONG

WANCHAI

22nd Floor - Hopewell centre
183 Queen's Road East
Tel (852-5) 8615788
Telex 60955 ESGIES HX
Telefax (852-5) 8656589

INDIA

NEW DELHI 110048
Liason Office
S114, Greater Kailash Part 2
Tel (91) 6414537
Telex 31-62000 SGSS IN

ITALY

20090 ASSAGO (MI)
V.le Milanofiori - Strada 4 - Palazzo A/4/A
Tel (39-2) 89213 1 (10 linee)
Tel (91) 6414537
Telex 330131 - 330141 SGSAGR
Telefax (39-2) 8250449

40033 CASALECCHIO DI RENO (BO)

Via R. Fucini 12
Tel (39-51) 591914
Telex 512442
Telefax (39-51) 591305

00161 ROMA

Via A. Tortona, 15
Tel (39-6) 8443341/2/3/4/5
Telex 620653 SGSATE I
Telefax (39-6) 8444474

JAPAN

TOKYO 141
Shinagawa-Ku, Nishi Gotanda
8-11-7, Collins Bldg 8
Tel (81-3) 491-8611
Telefax (81-3) 491-8735

KOREA

SEOUL 121
8th floor Shinwon Building
823-14, Yuksam-Dong
Kang-Nam-Gu
Tel (82-2) 553-0399
Telex SGSKOR K29998
Telefax (82-2) 552-1051

NETHERLANDS

5612 AM EINDHOVEN
Dillenburgstraat 25
Tel (31-40) 550015
Telex 51186
Telefax (31-40) 528835

SINGAPORE

SINGAPORE 2056
28 Ang Mo Kio - Industrial Park 2
Tel (65) 4821411
Telex RS 55201 ESGIES
Telefax (65) 4820240

SPAIN

08021 BARCELONA
Calle Platon, 6 4th Floor, 5th Door
Tel (34-3) 2022017-2020316
Telefax (34-3) 2021461

28027 MADRID

Calle Albacete 5
Tel (34-1) 4051615
Telex 27060 TCCEE
Telefax (34-1) 4031134

SWEDEN

S-16421 KISTA
Borgarfjordsgatan, 13 - Box 1094
Tel (46-8) 7939220
Telex 12078 THSWS
Telefax (46-8) 7504950

SWITZERLAND

1218 GRAND-SACONNEX (GENÈVE)
Chemin François-Lehmann, 19/A
Tel (41-22) 7986462
Telex 415493 STM CH
Telefax (41-22) 7984869

TAIWAN

KAOHSIUNG
7FL-2 No
5 Chung Chen 3rd Road
Tel (886-7) 2011702
Telefax (886-7) 2011703

TAIPEI

12th Floor
571, Tun Hua South Road
Tel (886-2) 755-4111
Telex 10310 ESGIE TW
Telefax (886-2) 755-4008

UNITED KINGDOM

MARLOW, BUCKS
Planar House, Parkway
Globe Park
Tel (44-628) 890800
Telex 847458
Telefax (44-628) 890391

U.S.A.

NORTH & SOUTH AMERICAN
MARKETING HEADQUARTERS
1000 East Bell Road
Phoenix, AZ 85022
(1-602) 957-6100

SALES COVERAGE BY STATE

ALABAMA

Huntsville - (205) 533-5905

ARIZONA

Phoenix - (602) 907-0111

CALIFORNIA

Irvine - (714) 250-0455
San Jose - (408) 452-8585

COLORADO

Boulder (303) 449-3000

GEORGIA

Norcross - (404) 242-7444

ILLINOIS

Schaumburg - (312) 517-1800

MARYLAND

Columbia - (301) 995-6952

MASSACHUSETTS

Waltham - (617) 890-6688

NEW JERSEY

Voorhees - (609) 772-6222

OREGON

Tigard - (503) 620-5517

TEXAS

Austin - (512) 339-4191
Carrollton - (214) 466-8944

WASHINGTON

Seattle - (206) 824-6421

FOR RF AND MICROWAVE
POWER TRANSISTORS CONTACT
THE FOLLOWING REGIONAL
OFFICES IN THE U.S.A

CALIFORNIA

Hawthorne - (213) 675-0742

NEW JERSEY

Totowa - (201) 890-0854

PENNSYLVANIA

Montgomeryville - (610) 362-6500

TEXAS

Carrollton - (214) 466-8844

WEST GERMANY

6000 FRANKFURT M1

Guliesulstraße 322
Tel (49-69) 237492
Telex 176997 689
Teletax (49 69) 231957
Teletex 6997689 = STVBP

8011 GRASBRUNN

Bretonscher Ring 4
Neuköferle, Technopark
Tel (49-69) 460060
Tele 526211
Telefax (49-69) 4605154
Teletex 897107 = SIDLSTR

3000 HANNOVER 1

Eckenerstrasse 5
Tel (49-511) 634191
Telex 175113419
Teletex 511541b csibch
Teletax (49-511) 633552

8500 NÜRNBERG 20

Erlenstegestrasse 72
Tel (49-911) 597032
Telex 606243
Teletax (49-911) 5980701

5200 SIEGBURG

Frankfurter Str 22a
Tel (49 224) 660 64-86
Telex 689510
Teletax (49 224) 67564

7000 STUTTGART 1


Oberer Kirchhaldenweg 135
Tel (49-711) 692041
Telex 721718
Teletax (49 711) 691408

Information furnished is believed to be accurate and reliable. However, SGS-THOMSON Microelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of SGS-THOMSON Microelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. SGS-THOMSON Microelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of SGS-THOMSON Microelectronics.

Cover design by Keith & Koppel, Segrate, Italy
Typesetting and layout on Desk Top Publishing
by AZIMUT, Hénin Bt., France
Printed by Garzanti, Cernusco S./N., Italy

© 1989 SGS-THOMSON Microelectronics — All Rights Reserved

SGS-THOMSON Microelectronics GROUP OF COMPANIES
Australia - Brazil - China - France - Hong Kong - Italy - Japan - Korea - Malaysia - Malta - Morocco - The Netherlands -
Singapore - Spain - Sweden - Switzerland - Taiwan - United Kingdom - U S A - West Germany



ORDER CODE: DBSTANDANAST/1