


**signetics**

**MICROPROCESSOR**



SERIAL INPUT/OUTPUT.....AS50

## 2650 MICROPROCESSOR APPLICATION MEMO

### INTRODUCTION


The Sense/Flag capability of the Signetics 2650 microprocessor can be used for serial I/O interfaces. The Sense input pin is directly connected to a bit in the microprocessor's Program Status Word. A high level on the Sense pin appears as a binary one while a low level appears as a binary zero. The Sense bit in the PSW can be stored or tested by the program. The Flag bit in the PSW is a simple latch that drives the Flag output pin. A program can set the Flag bit to a binary one, which causes a high level, one TTL load on the flag output pin. Setting the Flag bit to binary zero causes a low level on the Flag output pin.

### APPLICATIONS

The most common use for the Sense/Flag capability would be in interfacing to a keyboard based terminal where the data is received or transmitted as bit serial. All bit manipulation and timings such as 8-bit serial-to-parallel conversion can be done by software running on the 2650. The software works by storing or setting the two bits in the Program Status Word which reflect or control the levels at the pins of the chip. External hardware is required simply to interface with line levels. No clock synchronization or address decoding hardware is necessary, since the Sense and Flag pins are independent of the normal I/O bus structure.

Two examples of device interfaces and software are given below; for a 1200 baud RS232-type CRT terminal and for a 110 baud Teletype. Figure 1 shows the RS232 interface. Half of the Signetics 8T15 dual line driver is used to transmit to the terminal from the Flag pin, while half of a

Signetics 8T16 dual line receiver is used to receive from the device into the Sense pin. The interface to a Teletype model 33 is shown in Figure II. A TTL open collector gate is used to provide the 20 milli-amp loop to the TTY





receiver. For receiving from the TTY a CMOS gate is used to provide the necessary noise immunity.

### SOFTWARE

All definitions of baud rate, character formats, and line characteristics are done in the software. For these examples, communication is asynchronous bit-serial over a full duplex line. Figure III shows the format of a 8-bit character (seven bits plus parity) headed by a start bit and followed by stop bits. The line levels are:

- low = start bit or binary zero
- high = stop bit or binary one



```

PIP ASSEMBLER VERSION 2 LEVEL 1
PAGE 1
LINE ADDR LABL B1 B2 B3 B4 ERROR SOURCE
1 0001 *
2 0002 P EQU 1
3 0003 N EQU 0
4 0004 CUM EQU 0
5 0005 CAM EQU H'02* LOGICAL COMPARE
6 0006 SENS EQU H'01* CARRY
7 0007 FLAG EQU H'80* SENSE
8 0008 I EQU H'40* FLAG
9 0009 I EQU H'20* INTERRUPT INHIBIT
10 0010 IDC EQU H'04* INTER DIGIT CARRY
11 0011 OVF EQU H'04* OVEFLOW
12 0012 R0 EQU 0
13 0013 R1 EQU 0
14 0014 R2 EQU 0
15 0015 R3 EQU 0
16 0016 UN EQU 0
17 0017 EQ EQU 0
18 0018 LT EQU 0
19 0019 GT EQU 0
20 0020 WC EQU H'08*
21 0021 HS EQU H'10*
22 0022 ORG EQU H'500*
23 0500 CHIO CPSU WC FLAG INPUT WITH A BIT BY BIT ECHO
24 0501 LDI,R1 0
25 0502 LDI,R2 8
26 0503 TEST BCTR,LT 8 LOOP TESTS FOR THE START BIT
27 0504 BSTA,UN DLY HALF A DELAY TO MIDDLE OF BIT
28 0505 BIT CPSU FLAG DELAY, THEN READ THE NEXT BIT
29 0506 BSTA,UN DLY
30 0507 CPSU FLAG
31 0508 ANDI,R0 H'80*
32 0509 RRR,R1
33 0510 SHZ R1
34 0511 STRZ R1
35 0512 BCTR,LT ZERO ECHO THE BIT
36 0513 CPSU FLAG
37 0514 BCTR,UN NEXT
38 0515 PPSU FLAG
39 0516 BRR,R2
40 0517 BSTA,UN DLY
41 0518 ANDI,R1 H'7F*
42 0519 HETC,UN
43 *
44 * TIMING DELAY FOR 1200 BAUD RS232 TERMINAL
45 DLY LDI,R0 H'3A*
46 BCTR,UN DLY
47 0529 DLAY LDI,R0 H'59*
48 052B BRR,R0 $
49 052D DL1 BRR,R0 $
50 052F HETC,UN
51 0531 * TIMING DELAY FOR 110 BAUD TELETYPE
52

```

```

PIP ASSEMBLER VERSION 2 LEVEL 1
PAGE 2
LINE ADDR LABL B1 B2 B3 B4 ERROR SOURCE
53 0532 TDLA EQUZ R0
54 0533 BRR,R0 $
55 0535 BRR,R0 $
56 0537 TDLY BRR,R0 $
57 0539 LDI,R0 H'E5*
58 053B BRR,R0 $
59 053D HETC,UN
60 053E END
TOTAL ASSEMBLER ERRORS = 0

```

FIGURE IV

The internal logic of the program shown in Figure IV (the program listing) is to sense each incoming bit of the character and to output the bit in turn for the full duplex line. The Sense input is tested in the loop at 'TEST' for the transition to zero indicating the start bit. The program then delays one half of a bit time to the center of the start bit. At this point the echoing of the character starts by clearing the Flag bit which outputs the start bit transition. At 'BIT' the program then delays one full bit time to the center of the data bit. The Sense line is tested and that bit value is rotated into register one. The bit value is then used to set or clear the Flag bit for the echo. At 'NEXT' is the test

that controls the loop to get only eight bits. Figure V is a picture of the levels and timings when echoing a 'U'.

The bit timing is done by a subroutine which simply counts cycles for the appropriate baud rate. The example program shows both a 1200 baud delay at 'DLAY' and a 110 baud delay at 'TLAY'. The conversion from instruction cycles to milliseconds is based on a 1MHz clock rate. Clock stability is only moderately important since each character involves only nine sample times and each start bit redefines the base line for all timings.




FIGURE V

**signetics**

811 EAST ARGUES AVENUE ■ SUNNYVALE, CALIFORNIA ■ 94086 ■ TEL: (408) 739-7700