LSI Logic Data Book

1986

1986

Bipolar and CMOS LSI/VLSI



General Information

LSI Devices

2

Application Reports

Mechanical Data

4



LSI Logic Data Book



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes in the devices or the device specifications identified in this publication without notice. TI advises its customers to obtain the latest version of device specifications to verify, before placing orders, that the information being relied upon by the customer is current.

TI warrants performance of its semiconductor products, including SNJ and SMJ devices, to current specifications in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems such testing necessary to support this warranty. Unless mandated by government requirements, specific testing of all parameters of each device is not necessarily performed.

In the absence of written agreement to the contrary, TI assumes no liability for TI applications assistance, customer's product design, or infringement of patents or copyrights of third parties by or arising from use of semiconductor devices described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor devices might be or are used.

Specifications contained in this data book supersede all data for these products published by TI in the United States before November 1985.

ISBN 0-89512-197-2

Copyright © 1986, Texas Instruments Incorporated

INTRODUCTION

The LSI Logic Data Book presents pertinent technical information on Texas Instruments complex bipolar and CMOS LSI logic integrated circuits. The bipolar LSI products described in this volume include:

- The fastest TTL-compatible 8-bit processor slice chip set available. The chip set includes an 8-bit registered ALU, a 14-bit microsequencer, a 16- and 32-bit expandable barrel shifter, and a 16-word by 4-bit register file.
- The fastest stand-alone 32-bit error detection and correction circuit (EDAC)
- High-performance 16 × 4 and 16 × 5 "zero-fall-through" FIFOs (first in, first out) memory devices with 24-nanosecond fall-through times
- A high-speed "flash" 32-bit barrel shifter (SN74AS8838). The SN74AS8838 is the first member of the Texas Instruments 32-bit processor chip set.

Specifications on CMOS LSI products included in this volume describe the following:

- The THCT1010, which is the lowest power 16- × 16-bit multiplier and accumulator (MAC) available.
- Two 64K and 256K DRAM controllers with inputs that are TTL- and CMOS-voltage compatible.
- Two high-speed CMOS multilevel pipeline registers, which offer a reduction in power over previously available devices.

To assist you in the selection of complex MSI logic components to complement a system design, the LSI Logic Data Book contains specifications on high-performance bus transceivers, readback latches, comparators, and controllers.

Many Texas Instruments leadership bipolar LSI functions use our new advanced bipolar technology, IMPACT™ (IMPlanted Advanced Composed Technology). This unique innovation offers performance advantages in speed, power, and circuit density over preceding bipolar technologies. The process offers such features as:

- 2-μm feature size
- 7-μm metal pitch
- Walled emitters
- Ion implantation
- Oxide isolation
- Composed masks

This data book provides a functional index to all bipolar digital device types available or under development. Packaging dimensions given in the Mechanical Data section of this book are in metric measurement (and parenthetically in inches), which should simplify board layout for designers involved in metric conversion and new designs. The general information section includes an explanation of the function tables, parameter measurement information, and typical characteristics related to the products listed in this volume.

Complete technical data for any Texas Instruments semiconductor/component product is available from your nearest TI field sales office, local authorized TI distributor, or by writing direct to:

Texas Instruments Incorporated P.O. Box 225012, MS 308 Dallas, Texas 75265

We sincerely believe that you will find the new LSI Logic Data Book a meaningful addition to your technical library.

vi

General Information

Numerical Index Glossary Explanation of Function Tables Parameter Measurement Information Functional Index

LSI Devices

2

Application Reports

3

Advanced Schottky Family
Error Detection and Correction
Memory Mapping
Bit-Slice Processor 8-Bit Family
Excerpt — SN74AS888, SN74AS890
Bit-Slice Processor User's Guide

Mechanical Data

4

NNSAAS181A SN74AS181A 2-3 SN54AS8852 SN74AS852 2-201 SN54LS222 SN74LS224 2-13 SN54AS856 SN74AS866 2-207 SN54LS224 SN74LS224 2-13 SN54AS867 SN74AS867 2-213 SN54LS227 SN74LS227 2-13 SN54AS867 SN74AS867 2-213 SN54LS227 SN74LS227 2-13 SN54AS867 SN74AS869 2-213 SN54LS228 SN74LS228 2-13 SN54AS870 SN74AS870 2-219 SN54LS228 SN74LS228 2-13 SN54AS871 SN74AS871 2-219 SN54LS228 SN74LS228 2-23 SN54AS877 SN74AS877 2-225 SN54LS228 SN74LS228 2-23 SN54AS877 SN74AS877 2-225 SN54LS228 SN74LS228 2-23 SN54AS8877 SN74AS877 2-225 SN54LS232A SN74LS233A 2-23 SN54AS8877 SN74AS881 2-233 SN54AS230 SN74AS230 2-24 SN54AS881 SN74AS881 2-233 SN54AS230 SN74AS230 2-24 SN54AS882 SN74AS882 2-223 SN54AS238 SN74AS280 2-24 SN54AS888 SN74AS882 2-233 SN54AS280 SN74AS280 2-24 SN54AS888 SN74AS88 2-233 SN54AS280 SN74AS280 2-24 SN54AS888 SN74AS88 SN74AS88 2-233 SN54AS280 SN74AS280 2-24 SN54AS889 SN74AS88 2-233 SN54AS280 SN74AS280 2-25 SN54AS89 SN74AS88 SN74AS88 2-233 SN54AS280 SN74AS286 2-23 SN54AS89 SN74AS88 2-233 SN54AS280 SN74AS286 2-23 SN54AS89 SN74AS89 2-233 SN54AS280 SN74AS286 2-23 SN54AS89 SN74AS89 2-233 SN54AS281 SN74IS611 2-269 SN54AS89 SN74AS89 2-249 SN54AS581 SN74IS612 2-269 SN54AS893 SN74AS89 2-249 SN54AS816 SN74IS612 2-269 SN54AS893 SN74AS89 2-249 SN54AS816 SN74IS612 2-269 SN54AS893 SN74AS89 2-249 SN54AS816 SN74IS613 2-269 SN54AS89 SN74AS89 2-249 SN54AS632 SN74IS633 2-297 SN74IS99 2-2449 SN54AS632 SN74IS633 2-291 SN54AS89 SN74AS99 2-2449 SN54AS632 SN74IS633 2-291 SN74IS99 2-2449 SN54AS632 SN74IS633 2-291 SN74IS99 2-2449 SN54AS632 SN74IS633 2-291 SN74IS99 2-2449 SN54AS634 SN74IS634 2-291 SN54AS634 SN74IS634 2-291 SN54AS636 SN74AS89 SN74AS89 2-249 SN54AS636 SN74AS634 2-291 SN54AS69 SN74IS634 2-291 SN54AS69 SN74IS634 2-291 SN54AS69 SN74IS69 SN74IS69 SN74IS99 2-2493 SN54AS69 SN74IS69 SN74IS69 SN74IS99 2-2493 SN54AS69 SN74IS69		Allinger	NOAL INDEV	
SNS4LS222 SN74LS222 2-13				
SN54LS224 SN74LS225 2-13				
SNA4LS272 SN74S225 2-21				
SN54LS227 SN74LS227 2-13 SN54AS870 SN74AS870 2-219 SN54LS228 SN74LS228 2-13 SN54AS871 2-219 SN54LS2292 SN74ALS228 2-27 SN54AS871 SN74AS877 2-225 SN54ALS232A SN74ALS232A 2-37 SN54AS881A 2-3 SN54ALS232A SN74ALS232A 2-37 SN54AS881A 2-3 SN54ALS232A SN74ALS233A 2-37 SN54AS881A SN74AS881A 2-2 SN54ALS230 SN74ALS280 2-47 SN54AS881A SN74AS881A 2-2 SN54ALS280 SN74AS280 2-47 SN54AS885 SN74AS887 2-245 SN54AS280 SN74AS280 2-47 SN54AS885 SN74AS887 2-245 SN54AS280 SN74AS280 2-47 SN54AS888 SN74AS888 2-293 SN54LS280 SN74AS286 2-53 SN54AS889 SN74AS889 2-243 SN54LS281 SN74LS610 2-59 SN54AS890 SN74AS890 2-243 SN54LS611 SN74LS611 2-59 SN54AS895 SN74AS895 2-361 SN54LS612 SN74LS616 2-59 SN54AS895 SN74AS896 2-241 SN54LS613 SN74LS616 2-69 SN54ALS964 SN74ALS964 2-429 SN54LS616 SN74ALS616 2-69 SN54ALS964 SN74ALS994 2-429 SN54LS617 SN74LS617 2-69 SN54ALS964 SN74ALS994 2-441 SN54ALS617 SN74ALS617 2-69 SN54ALS964 SN74ALS994 2-441 SN54ALS617 SN74ALS618 2-91 SN54ALS964 SN74ALS994 2-441 SN54ALS632 SN74ALS632 2-91 SN74ALS994 2-447 SN54ALS633 SN74ALS633 2-91 SN74ALS994 2-447 SN54ALS634 SN74ALS634 2-91 SN74ALS995 2-446 SN54ALS635 SN74ALS636 2-91 SN74ALS996 2-467 SN54ALS634 SN74ALS636 2-91 SN74ALS996 2-467 SN54ALS648 SN74ALS646 2-111 SN54ALS2967 3-483 SN54ALS648 SN74ALS646 2-111 SN54ALS2967 SN74ALS996 2-467 SN54ALS648 SN74ALS646 2-111 SN54ALS2967 SN74ALS996 2-467 SN54ALS648 SN74ALS646 2-111 SN54ALS2967 SN74ALS996 2-467 SN54ALS648 SN74ALS646 2-111 SN54ALS2967 SN74ALS996 2-667 SN54ALS648 SN74ALS646 2-111 SN54ALS2967 SN74ALS2968 2-693 SN54ALS648 SN74ALS666 2-125 SN54ALS29818 SN74ALS2962 2-659 SN54ALS661 SN74ALS666 2-125 SN54ALS2986 SN74ALS2962 2-659 SN54ALS661 SN74ALS666 2-125 SN54AL	SN54LS224			
SN54LS228				
SNF4ALS229A SN74ALS229A 2.27 SNF4AS887 SN74AS887 2.225 SNF4ALS223A SN74ALS232A 2.33 SNF4AS881A SN74AS881A 2.23 SNF4ALS23A SN74ALS233A 2.37 SNF4AS881A SN74AS882A 2.231 SNF4ALS23A SN74ALS280 2.47 SNF4AS885 2.239 SNF4ALS280 SN74AS280 2.47 SNF4AS885 SN74AS886 2.295 SNF4AS280 SN74AS286 2.53 SNF4AS888 2.293 SNF4AS280 SN74AS286 2.55 SNF4AS888 2.293 SNF4ALS280 SN74AS286 2.55 SNF4AS889 SN74AS889 2.243 SNF4AS286 SN74AS286 2.55 SNF4AS889 SN74AS889 2.243 SNF4LS611 SN74LS611 2.59 SNF4AS895 SN74AS895 2.361 SNF4LS611 SN74LS611 2.59 SNF4AS895 SN74AS895 2.361 SNF4LS612 SN74LS612 2.59 SNF4AS895 SN74AS897A 2.411 SNF4LS612 SN74LS616 2.69 SNF4ALS964 SN74ALS964 2.429 SNF4ALS618 SN74ALS616 2.69 SNF4ALS964 SN74ALS964 2.429 SNF4ALS619 SNF4ALS616 2.69 SNF4ALS964 SN74ALS964 2.429 SNF4ALS617 SNF4ALS617 2.69 SNF4ALS964 SN74ALS990 2.441 SNF4ALS617 SNF4ALS618 2.91 SNF4ALS991 2.441 SNF4ALS632 SNF4ALS632 2.91 SNF4ALS991 2.441 SNF4ALS633 SNF4ALS634 2.91 SNF4ALS993 2.449 SNF4ALS634 SNF4ALS634 2.91 SNF4ALS993 2.449 SNF4ALS635 SNF4ALS634 2.91 SNF4ALS995 2.467 SNF4ALS634 SNF4ALS634 2.91 SNF4ALS996 2.467 SNF4ALS636 SNF4ALS636 2.91 SNF4ALS996 2.467 SNF4ALS636 SNF4ALS636 2.91 SNF4ALS996 2.467 SNF4ALS64 SNF4ALS64 2.111 SNF4ALS996 SNF4ALS996 2.467 SNF4ALS66 SNF4ALS66 2.111 SNF4ALS996 SNF4ALS996 2.467 SNF4ALS66 SNF4ALS66 2.111 SNF4ALS996 SNF4ALS996 2.467 SNF4ALS66 SNF4ALS66 2.111 SNF4ALS996 SNF4ALS996 2.699 SNF4ALS66 SNF4ALS66 2.111 SNF4ALS998 SNF4ALS998 2.699 SNF4ALS66 SNF4ALS66 2.111 SNF4ALS998 SNF4ALS998 2.699 SNF4ALS66 S	SN54LS227			SN74AS870 2-219
SNF4ALS222A	SN54LS228			
SNF4ALS233A 2-37 SNF4ASB82A SN74ASB82A 2-231	SN54ALS229A			
SNSAALS280 SN7AAS250 2.43 SNSAALS2887 2.245 SNSAALS280 SN7AAS280 2.47 SNSAAS288 2.93 SNSAAS286 SN7AAS286 2.53 SNSAAS288 2.93 SNSALS286 SN7AAS288 2.53 SNSAAS895 SN7AAS8890 2.343 SNSALS610 SN74LS611 2.59 SNSAAS895 SN7AAS895 2.361 SNSALS612 SN74LS613 2.59 SNSAALS97A SN7AALS963 2.423 SNSALS613 SN74LS616 2.69 SNSAALS964 SN7AALS963 2.423 SNSAALS616 SN7AALS917 2.69 SNSAALS964 SN7AALS990 2.441 SNSAALS632 SN7AALS932 2.81 SN7AALS991 2.441 SNSAALS633 SN7AALS933 2.81 SN7AALS993 2.449 SNSAALS633 SN7AALS934 2.81 SN7AALS993 2.449 SNSAALS633 SNFAALS634 2.81 SN7AALS993 2.449 SNSAALS634 SNFAALS934 2.81 SN7AALS993 2.449 <td>SN54ALS232A</td> <td></td> <td></td> <td></td>	SN54ALS232A			
SN54ALS280 SN74ALS280	SN54ALS233A			
SN54AS286 SN74AS286 2-93 SN54AS888 SN74AS888 2-93 SN54AS286 SN74AS286 2-53 SN54AS895 SN74AS895 2-343 SN54LS610 SN74LS610 2-59 SN54AS895 SN74AS895 2-241 SN54LS611 SN74LS611 2-59 SN54AS895 SN74AS897 2-411 SN54LS612 SN74LS612 2-59 SN54AS897 SN74AS897 2-411 SN54LS613 SN74LS613 2-59 SN54ALS964 SN74ALS963 2-429 SN54LS616 SN74ALS616 2-69 SN54ALS964 SN74ALS963 2-441 SN54ALS617 SN74LS617 2-69 SN54ALS964 SN74ALS963 2-441 SN54ALS618 SN74LS612 2-97 SN74ALS991 2-441 SN54ALS632 SN74ALS632 2-97 SN74ALS993 2-449 SN54ALS633 SN74ALS633 2-81 SN74ALS993 2-449 SN54ALS634 SN74ALS634 2-81 SN74ALS993 2-449 SN54ALS635 SN74ALS634 2-81 SN74ALS993 2-449 SN54ALS634 SN74ALS634 2-81 SN74ALS993 2-457 SN54ALS634 SN74ALS634 2-97 SN74ALS996 2-465 SN54ALS636 SN74ALS636 2-81 SN54ALS2967 SN74ALS996 2-463 SN54ALS64 SN74ALS646 2-111 SN54ALS2968 SN74ALS986 2-483 SN54ALS64 SN74ALS64 2-111 SN54ALS2968 SN74ALS986 2-483 SN54ALS64 SN74ALS64 2-111 SN54ALS2968 SN74ALS986 2-483 SN54ALS64 SN74ALS64 2-111 SN54ALS2968 SN74ALS383 2-253 SN54ALS64 SN74ALS64 2-111 SN54ALS2968 SN74ALS2967 2-483 SN54ALS64 SN74ALS64 2-111 SN54ALS2988 SN74ALS2988 2-23 SN54ALS64 SN74ALS66 2-111 SN54ALS2988 SN74ALS2988 2-23 SN54ALS64 SN74ALS66 2-111 SN54ALS2988 SN74ALS2988 2-23 SN54ALS65 SN74ALS66 2-111 SN54ALS2988 SN74ALS2988 2-23 SN54ALS66 SN74ALS66 2-125 SN54ALS29818 SN74ALS29818 2-23 SN54ALS66 SN74ALS66 2-125 SN54ALS2988 SN74ALS29819 2-23 SN54ALS66 SN74ALS66 2-125 SN54ALS2988 SN74ALS2984 2-25 SN54ALS66 SN74ALS66 2-16 SN54ALS2988 SN74ALS2986 2-25	4.			
SN54AS286 SN74AS286 2-53				
SN54LS610 SN74LS610 2-59				
SN54LS611	SN54AS286	SN74AS286 2-5	3 SN54AS890	
SN54LS612 SN74LS613 SN74LS613 2.59 SN54ALS964 SN74ALS964 2.429 SN54ALS616 SN74ALS617 2.69 SN74ALS990 2.441 SN54ALS617 SN74ALS617 2.69 SN74ALS990 2.441 SN54ALS632 SN74ALS632A 2.81 SN74ALS992 2.449 SN54ALS633 SN74ALS632 2.97 SN74ALS993 2.449 SN54ALS633 SN74ALS634 2.81 SN74ALS994 2.457 SN54ALS634 SN54ALS634 2.81 SN74ALS996 2.465 SN54ALS634 SN74ALS634 2.81 SN54ALS966 2.457 SN54ALS635 SN44ALS635 2.81 SN54ALS636 2.411 SN54ALS646 SN74ALS646 2.111 SN54ALS647 3.744 SN54ALS647 SN74ALS648 2.111 SN54ALS630 SN74ALS648 SN54ALS648 SN74ALS648 2.111 SN54ALS630 SN74ALS648 SN54ALS649 SN74ALS648 2.111 SN54ALS630 SN74ALS649 2.125 SN5	SN54LS610			
SN54ALS613 SN74LS613 2.59 SN54ALS964 SN74ALS964 2.429 SN54ALS616 SN74ALS616 2.69 SN74ALS990 2.441 SN54ALS617 SN74ALS617 2.69 SN74ALS991 2.441 SN54ALS623 SN74ALS632A 2.81 SN74ALS993 2.449 SN54ALS632 SN74ALS633 2.81 SN74ALS993 2.449 SN54ALS633 SN74ALS633 2.81 SN74ALS995 2.457 SN54ALS634 SN74ALS634 2.97 SN74ALS995 2.457 SN54ALS634 SN74ALS634 2.97 SN74ALS995 2.457 SN54ALS635 SN74ALS634 2.97 SN74ALS996 2.465 SN54ALS635 SN74ALS636 2.111 SN54ALS2967 SN74ALS2967 2.483 SN54ALS646 SN74ALS646 2.111 SN54ALS2967 SN74ALS2967 2.483 SN54ALS647 SN74ALS648 2.111 SN54ALS2968 SN74ALS2967 2.483 SN54ALS648 SN74ALS648 2.111 SN54ALS2968 SN74ALS2968 2.503 SN54ALS649 SN74ALS648 2.111 SN54ALS2961 SN74ALS2967 2.503 SN54ALS649 SN74ALS648 2.111 SN54ALS6301 SN74ALS6400 2.503 SN54ALS649 SN74ALS649 2.111 SN5ALS6801 SN74ALS6400 2.509 SN54ALS649 SN74ALS649 2.111 SN5ALS8838 SN74ALS843 2.513 SN54ALS651 SN74ALS651 2.125 SN5AALS8838 SN74ALS8838 2.523 SN5AALS651 SN74ALS651 2.125 SN5AALS29818 SN74ALS29818 2.533 SN5ALS651 SN74ALS652 2.125 SN5AALS29818 SN74ALS29819 2.533 SN5ALS652 SN74ALS653 2.125 SN5AALS29821 SN74ALS29819 2.533 SN5ALS665 SN74ALS666 2.137 SN5ALS29821 SN74ALS29822 2.545 SN5AALS663 SN74ALS666 2.137 SN5AALS29821 SN74ALS29822 2.545 SN5AALS664 SN74ALS666 2.137 SN5AALS29825 SN74ALS29826 2.551 SN5AALS665 SN74ALS666 2.137 SN5AALS29825 SN74ALS29826 2.555 SN5AALS665 SN74ALS666 2.137 SN5AALS29826 SN74ALS29826 2.555 SN5AAS821 SN74AS821 2.145 SN5AALS29826 SN74ALS29826 2.555 SN5AAS822 SN74AS824 2.163 SN5AALS29826 SN74ALS29826 2.555 SN5AAS824 SN74AS824 2.163 SN5AALS29826 SN74ALS29826 2.557 SN5AAS824 SN74AS844 2.163 SN5AALS29864 SN74ALS29826 2.577 SN5AAS842 SN74AS844 2.163 SN5AALS29864 SN74ALS29826 2.57	SN54LS611			
SN54ALS616 SN74ALS617 2-69 SN74ALS990 2-441 SN54ALS617 SN74ALS617 2-69 SN74ALS991 2-441 SN54ALS632A SN74ALS632A 2-81 SN74ALS992 2-449 SN54ALS633 SN74ALS632 2-97 SN74ALS993 2-449 SN54ALS633 SN74ALS633 2-81 SN74ALS994 2-457 SN54ALS634 SN74ALS634 2-81 SN74ALS996 2-465 SN54ALS634 SN74ALS634 2-81 SN74ALS996 2-465 SN54ALS635 SN74ALS635 2-81 SN74ALS996 2-465 SN54ALS636 SN74ALS635 2-81 SN74ALS996 2-465 SN54ALS636 SN74ALS635 2-81 SN54ALS996 2-465 SN54ALS636 SN74ALS635 2-81 SN54ALS996 2-465 SN54ALS636 SN74ALS646 2-111 SN54ALS2968 SN74ALS2968 2-483 SN54ALS64 SN74ALS646 2-111 SN54ALS2968 SN74ALS2968 2-483 SN54ALS64 SN74ALS647 2-111 SN54ALS2968 SN74ALS2968 2-483 SN54ALS64 SN74ALS648 2-111 SN54ALS6301 SN74ALS6302 2-503 SN54AS64 SN74ALS648 2-111 SN54ALS6302 SN74ALS6302 2-503 SN54ALS64 SN74ALS649 2-111 SN54ALS6302 SN74ALS6302 2-503 SN54ALS64 SN74ALS649 2-111 SN54ALS2968 SN74ALS2968 2-253 SN54ALS65 SN74ALS661 2-125 SN54ALS2981 SN74ALS2981 2-533 SN54ALS65 SN74ALS65 2-125 SN54ALS2981 SN74ALS2981 2-533 SN54ALS65 SN74ALS65 2-125 SN54ALS2981 SN74ALS2981 2-533 SN54ALS65 SN74ALS65 2-125 SN54ALS2982 SN74ALS2981 2-533 SN54ALS65 SN74ALS66 2-125 SN54ALS2982 SN74ALS2982 2-545 SN54ALS66 SN74ALS66 2-125 SN54ALS2982 SN74ALS2982 2-545 SN54ALS66 SN74ALS66 2-125 SN54ALS2982 SN74ALS2982 2-556 SN54ALS66 SN74ALS66 2-137 SN54ALS2982 SN74ALS2982 2-556 SN54ALS66 SN74ALS66 2-163 SN54ALS2982 SN74ALS2982 2-556 SN54ALS84 SN74ALS84 2-163 SN54ALS2982 SN74ALS2986 2-577 SN54ALS84	SN54LS612	SN74LS612 2-5	9 SN54ALS963	SN74ALS9632-429
SN54ALS617 SN74ALS617. 2-69 SN74ALS991 2-441 SN54ALS632A SN74ALS632A 2-81 SN74ALS992. 2-449 SN54ALS632 SN74ALS633 2-81 SN74ALS993 2-445 SN54ALS634 SN74ALS633 2-81 SN74ALS994 2-457 SN54ALS634 SN74ALS634 2-97 SN54ALS635 SN74ALS634 2-97 SN54ALS635 SN74ALS634 2-97 SN54ALS635 SN74ALS6364 2-111 SN54ALS635 SN74ALS636 2-467 SN54ALS635 SN74ALS646 2-111 SN54ALS2967 SN74ALS2967 2-483 SN54ALS646 SN74ALS646 2-111 SN54ALS2967 SN74ALS2967 2-483 SN54ALS646 SN74ALS646 2-111 SN54ALS6301 SN74ALS6301 2-503 SN54ALS647 SN74ALS647 2-111 SN54ALS6301 SN74ALS6301 2-503 SN54ALS648 SN74ALS648 2-111 SN54ALS6302 SN74ALS648 2-103 SN54ALS649 2-111 SN54ALS6302 SN74ALS649 2-111 SN54ALS6302 SN74ALS649 2-111 SN54ALS6302 SN74ALS649 2-111 SN54ALS6303 SN74ALS649 2-112 SN54ALS648 SN74ALS649 2-115 SN54ALS648 SN74ALS649 2-125 SN54ALS29818 SN74ALS649 2-125 SN54ALS29818 SN74ALS649 2-125 SN54ALS29819 SN74ALS649 2-125 SN54ALS29819 SN74ALS649 2-125 SN54ALS29819 SN74ALS29818 2-533 SN54AS652 SN74ALS665 2-125 SN54ALS29819 SN74ALS29821 2-545 SN54ALS665 SN74ALS666 2-137 SN54ALS29821 SN74ALS29822 2-545 SN54ALS29821 SN74ALS666 SN74ALS666 2-137 SN54ALS29821 SN74ALS29822 2-545 SN54ALS29823 SN74ALS666 SN7	SN54LS613	SN74LS613 2-5	9 SN54ALS964	SN74ALS964 2-429
SN54ALS632A SN74ALS632A 2.81 SN74ALS992 2.449 SN54ALS633 SN74ALS633 2.81 SN74ALS993 2.449 SN54ALS633 SN74ALS633 2.81 SN74ALS994 2.457 SN54ALS634 SN74ALS634 2.81 SN74ALS996 2.457 SN54ALS634 SN74ALS635 2.81 SN74ALS996 2.465 SN54ALS635 SN74ALS635 2.81 SN54AS1181 SN74ALS996 2.465 SN54ALS636 SN74ALS635 2.81 SN54AS1181 SN74ALS966 2.465 SN54ALS636 SN74ALS636 2.111 SN54ALS2967 SN74ALS2967 2.483 SN54ALS646 SN74ALS646 2.111 SN54ALS2968 SN74ALS2968 2.483 SN54ALS647 SN74ALS647 2.111 SN54ALS6301 SN74ALS6301 2.503 SN54ALS648 SN74ALS647 2.111 SN54ALS6301 SN74ALS6302 2.503 SN54ALS648 SN74ALS648 2.111 SN54ALS6302 SN74ALS6300 2.509 SN54ALS649 SN74ALS649 2.111 SN54ALS6304 SN74ALS6400 2.509 SN54ALS649 SN74ALS651 2.125 SN54ALS2981 SN74ALS8834 2.513 SN54ALS651 SN74ALS651 2.125 SN54ALS29818 SN74ALS29818 2.533 SN54ALS652 SN74ALS652 2.125 SN54ALS29819 SN74ALS29819 2.533 SN54ALS652 SN74ALS652 2.125 SN54ALS29819 SN74ALS29819 2.533 SN54ALS653 SN74ALS654 2.125 SN54ALS29821 SN74ALS29821 2.545 SN54ALS664 SN74LS666 2.137 SN54ALS29823 SN74ALS29823 2.551 SN54ALS665 SN74ALS666 2.137 SN54ALS29824 SN74ALS29823 2.551 SN54ALS666 SN74ALS666 2.137 SN54ALS29824 SN74ALS29823 2.551 SN54ALS667 SN74ALS666 2.137 SN54ALS29824 SN74ALS29825 2.565 SN54ALS667 SN74ALS666 2.137 SN54ALS29826 SN74ALS29826 2.559 SN54ALS667 SN74ALS666 2.137 SN54ALS29826 SN74ALS29826 2.559 SN54ALS667 SN74ALS666 SN74ALS666 2.137 SN54ALS29826 SN74ALS29826 2.551 SN54ALS667 SN74ALS667 2.137 SN54ALS29826 SN74ALS29826 2.551 SN54ALS667 SN74ALS667 2.137 SN54ALS29826 SN74ALS29826 2.551 SN54ALS6882 SN74AS826 2.163 SN54ALS29863 SN74ALS29866 2.551 SN54ALS841 SN74ALS844 2.163 SN54ALS29861 SN74ALS29862 2.561 SN54ALS842 SN74AS844 2.163 SN54ALS29864 SN74ALS2	SN54ALS616	SN74ALS616 2-69	9	SN74ALS990 2-441
SN54AS632 SN74AS633 2.97 SN74ALS933 2.449 SN54ALS634 SN74ALS634 2.81 SN74ALS996 2.457 SN54ALS634 SN74ALS634 2.97 SN74ALS996 2.465 SN54ALS635 SN74ALS635 2.81 SN54ALS996 2.465 SN54ALS636 SN74ALS636 2.81 SN54ALS2967 SN74ALS996 2.465 SN54ALS646 SN74ALS646 2.111 SN54ALS2967 SN74ALS2967 2.483 SN54ALS647 SN74ALS647 2.111 SN54ALS2968 SN74ALS6301 2.503 SN54ALS648 SN74ALS648 2.111 SN54ALS6302 SN74ALS6302 2.503 SN54ALS648 SN74ALS648 2.111 SN54ALS6302 SN74ALS6302 2.503 SN54ALS648 SN74ALS6648 2.111 SN54ALS6302 SN74ALS6302 2.503 SN54ALS648 SN74ALS661 2.125 SN54AS8838 SN74ALS6302 2.503 SN54ALS661 SN74ALS651 2.125 SN54ALS8838 SN74ALS632 2.513 SN54	SN54ALS617	SN74ALS617 2-69	9	
SN54ALS633	SN54ALS632A	SN74ALS632A 2-8	1	SN74ALS992 2-449
SN54ALS634 SN74ALS634 2-81 SN74ALS995 2-465	SN54AS632	SN74AS632 2-9	7	SN74ALS993 2-449
SN54AS684 SN74ALS635 2-97 SN74ALS996 2-465 SN54ALS635 SN74ALS635 2-81 SN54AS1181 SN74AS181 2-471 SN54ALS646 SN74ALS646 2-111 SN54ALS2967 SN74ALS2968 2-483 SN5AAS646 SN74ALS647 2-111 SN54ALS6301 2-503 SN5AALS648 SN74ALS648 2-111 SN54ALS6302 SN74ALS6400 2-503 SN54ALS648 SN74ALS649 2-111 SN54ALS6302 SN74ALS640 2-503 SN54ALS649 SN74ALS661 2-125 SN54ALS6834 2-513 SN54ALS649 SN74ALS661 2-125 SN54ALS8838 SN74AS8834 2-513 SN54ALS651 SN74ALS651 2-125 SN54ALS29818 SN74ALS651 2-125 SN54ALS652 SN74ALS652 2-125 SN54ALS29818 SN74ALS691 2-533 SN54ALS661 SN74ALS662 2-125 SN54ALS29819 SN74ALS692 2-545 SN54ALS662 SN74ALS666 2-125 SN54ALS29821 SN74ALS29822 2-545	SN54ALS633	SN74ALS6332-8	1	SN74ALS994 2-457
SN54ALS635 SN74ALS635 2-81	SN54ALS634	SN74ALS6342-8	1	
SN54ALS646 SN74ALS646 2-111 SN54ALS2967 SN74ALS2967 2-483 SN54AAS646 SN74AS646 2-111 SN54ALS2968 SN74ALS2968 2-483 SN54ALS647 2-111 SN54ALS6301 SN74ALS6302 2-503 SN54ALS648 SN74ALS648 2-111 SN54ALS6302 SN74ALS6302 2-503 SN54ALS649 SN74ALS649 2-111 SN54ALS683 SN74ALS640 2-503 SN54ALS651 SN74ALS651 2-125 SN54ALS8838 SN74AS8834 2-513 SN54ALS651 SN74ALS651 2-125 SN54ALS29818 SN74ALS29818 2-523 SN54ALS652 SN74AS652 2-125 SN54ALS29819 SN74ALS29819 2-533 SN54ALS652 SN74ALS653 2-125 SN54ALS29819 SN74ALS29812 2-545 SN54ALS665 SN74ALS663 2-125 SN54ALS29821 SN74ALS29812 2-545 SN54ALS666 SN74ALS6663 2-125 SN54ALS29821 SN74ALS29821 2-545 SN54ALS266 SN74ALS6667 2-137	SN54AS634	SN74AS634 2-9	7	SN74ALS996 2-465
SN54AS646 SN74ALS647 2-111 SN54ALS2968 SN74ALS2968 2-483 SN54ALS647 SN74ALS648 2-111 SN54ALS6301 SN74ALS6302 2-503 SN54ALS648 2-111 SN54ALS6302 SN74ALS640 2-503 SN54ALS649 SN74ALS649 2-111 SN54ALS834 2-513 SN54ALS651 SN74ALS651 2-125 SN54AS838 SN74AS8834 2-513 SN54ALS651 SN74ALS651 2-125 SN54ALS8388 SN74ALS8838 2-523 SN54ALS651 SN74ALS651 2-125 SN54ALS29818 SN74ALS29818 2-533 SN54ALS652 SN74ALS652 2-125 SN54ALS29819 SN74ALS29819 2-533 SN54ALS653 SN74ALS652 2-125 SN54ALS29819 SN74ALS29819 2-533 SN54ALS664 SN74ALS653 2-125 SN54ALS29819 SN74ALS29819 2-533 SN54ALS6653 SN74ALS6653 2-125 SN54ALS29821 SN74ALS29822 2-545 SN54ALS2666 SN74ALS666 2-137 SN54ALS29823	SN54ALS635	SN74ALS6352-8	1 SN54AS1181	SN74AS1181 2-471
SN54ALS647 SN74ALS648 2-111 SN54ALS6301 SN74ALS6302 2-503 SN54ALS648 SN74ALS648 2-111 SN54ALS6302 SN74ALS6302 2-503 SN54ALS649 SN74ALS649 2-111 SN54ALS8834 SN74AS8834 2-513 SN54ALS651 SN74ALS651 2-125 SN54AS838 SN74AS8838 2-523 SN54ALS651 SN74ALS651 2-125 SN54ALS9818 SN74ALS29818 2-533 SN54ALS652 SN74ALS652 2-125 SN54ALS29818 SN74ALS29819 2-533 SN54ALS662 SN74ALS663 2-125 SN54ALS29819 SN74ALS29819 2-533 SN54ALS663 SN74ALS663 2-125 SN54ALS29821 SN74ALS29821 2-545 SN54ALS664 SN74ALS663 2-125 SN54ALS29822 SN74ALS29821 2-545 SN54ALS666 SN74ALS666 2-137 SN54ALS29823 SN74ALS29824 2-551 SN54ALS821 SN74ALS2667 2-137 SN54ALS29825 SN74ALS29826 2-559 SN54ALS282 SN74ALS29826 <td>SN54ALS646</td> <td>SN74ALS646 2-11</td> <td>1 SN54ALS2967</td> <td>SN74ALS2967</td>	SN54ALS646	SN74ALS646 2-11	1 SN54ALS2967	SN74ALS2967
SN54ALS648 SN74ALS648 2-111 SN54ALS6302 SN74ALS6302 2-503 SN54AAS648 SN74ALS649 2-111 SN54ALS8834 SN74ALS6400 2-509 SN54ALS649 SN74ALS661 2-125 SN54AS8838 SN74AS8838 2-513 SN54ALS651 SN54ALS651 2-125 SN54ALS29818 SN74ALS29818 2-523 SN54ALS652 SN74ALS652 2-125 SN54ALS29819 SN74ALS29819 2-533 SN54ALS652 SN74ALS652 2-125 SN54ALS29819 SN74ALS29811 2-533 SN54ALS653 SN74ALS662 2-125 SN54ALS29819 SN74ALS29821 2-545 SN54ALS653 SN74ALS662 2-125 SN54ALS29821 SN74ALS29821 2-545 SN54ALS664 SN74ALS664 2-125 SN54ALS29823 SN74ALS29822 2-545 SN54ALS666 SN74ALS666 2-137 SN54ALS29823 SN74ALS29824 2-561 SN54ALS821 SN74ALS667 2-137 SN54ALS29826 SN74ALS29825 2-559 SN54AS822 SN74AS822 <td>SN54AS646</td> <td>SN74AS646 2-11</td> <td>1 SN54ALS2968</td> <td>SN74ALS2968 2-483</td>	SN54AS646	SN74AS646 2-11	1 SN54ALS2968	SN74ALS2968 2-483
SN54AS648 SN74ALS649 2-111 SN74ALS8400 2-509 SN54ALS649 SN74ALS661 2-115 SN54AS834 2-513 SN54ALS651 SN74ALS651 2-125 SN54AS838 SN74AS838 2-523 SN54AS651 SN74ALS652 2-125 SN54ALS29818 SN74ALS29818 2-533 SN54ALS652 SN74ALS652 2-125 SN54ALS29819 SN74ALS29819 2-533 SN54ALS652 SN74ALS652 2-125 SN54ALS29819 SN74ALS29811 2-545 SN54ALS653 SN74ALS653 2-125 SN54ALS29821 SN74ALS29821 2-545 SN54ALS664 SN74ALS666 2-125 SN54ALS29822 SN74ALS29823 2-551 SN54ALS666 SN74ALS666 2-137 SN54ALS29823 SN74ALS29824 2-561 SN54ALS821 SN74AS221 2-145 SN54ALS29826 SN74ALS29826 2-559 SN54AS22 SN74AS823 2-151 SN54ALS29826 SN74ALS29826 2-556 SN54AS823 SN74AS823 2-151 SN54ALS29828 S	SN54ALS647	SN74ALS647 2-11	1 SN54ALS6301	SN74ALS6301 2-503
SN54ALS649 SN74ALS649 2-111 SN54AS8834 SN74AS8834 2-513 SN54ALS651 SN74ALS651 2-125 SN54AS8838 SN74AS8838 2-523 SN54ALS651 SN74AS651 2-125 SN54ALS29818 SN74ALS29819 2-533 SN54ALS652 SN74ALS652 2-125 SN54ALS29819 SN74ALS29819 2-533 SN54ALS653 SN74ALS653 2-125 SN54ALS29821 SN74ALS29821 2-545 SN54ALS653 SN74ALS664 2-125 SN54ALS29823 SN74ALS29823 2-545 SN54ALS664 SN74ALS666 2-137 SN54ALS29823 SN74ALS29823 2-551 SN54ALS666 SN74ALS666 2-137 SN54ALS29824 SN74ALS29824 2-551 SN54ALS821 SN74AS821 2-145 SN54ALS29826 SN74ALS29826 2-559 SN54AS821 SN74AS821 2-145 SN54ALS29826 SN74ALS29826 2-559 SN54AS823 SN74AS822 2-145 SN54ALS29826 SN74ALS29826 2-555 SN54AS824 SN74AS825	SN54ALS648	SN74ALS648 2-11	1 SN54ALS6302	SN74ALS6302 2-503
SN54ALS651 SN74ALS651 2-125 SN54AS838 SN74AS8838 2-523 SN54ALS651 SN74ALS651 2-125 SN54ALS29818 SN74ALS29819 2-533 SN54ALS652 SN74ALS652 2-125 SN54ALS29819 SN74ALS29821 2-533 SN54ALS652 SN74ALS663 2-125 SN54ALS29821 SN74ALS29821 2-545 SN54ALS663 SN74ALS664 2-125 SN54ALS29822 SN74ALS29822 2-545 SN54ALS666 SN74ALS666 2-125 SN54ALS29823 SN74ALS29823 2-551 SN54ALS667 SN74ALS666 2-137 SN54ALS29824 SN74ALS29824 2-551 SN54AS21 SN74AS821 2-145 SN54ALS29825 SN74ALS29826 2-559 SN54AS822 SN74AS822 2-145 SN54ALS29826 SN74ALS29826 2-559 SN54AS823 SN74AS822 2-145 SN54ALS29826 SN74ALS29826 2-559 SN54AS823 SN74AS823 2-151 SN54ALS29828 SN74ALS29827 2-5665 SN54AS824 SN74AS824	SN54AS648	SN74AS648 2-11	1	SN74ALS8400 2-509
SN54AS651 SN74AS651 2-125 SN54ALS29818 SN74ALS29818 2-533 SN54ALS652 SN74AS652 2-125 SN54ALS29819 SN74ALS29819 2-533 SN54AS652 SN74AS652 2-125 SN54ALS29821 SN74ALS29821 2-545 SN54ALS653 SN74ALS653 2-125 SN54ALS29822 SN74ALS29822 2-545 SN54ALS664 SN74ALS666 2-137 SN54ALS29823 SN74ALS29823 2-551 SN54ALS666 SN74ALS666 2-137 SN54ALS29824 SN74ALS29824 2-551 SN54ALS667 SN74ALS667 2-137 SN54ALS29825 SN74ALS29824 2-551 SN54AS821 SN74AS821 2-145 SN54ALS29826 SN74ALS29826 2-559 SN54AS822 SN74AS822 2-145 SN54ALS29827 SN74ALS29827 2-566 SN54AS823 SN74AS822 2-151 SN54ALS29861 SN74ALS29828 2-567 SN54AS824 SN74AS824 2-151 SN54ALS29861 SN74ALS29862 2-571 SN54AS825 SN74AS826	SN54ALS649	SN74ALS649 2-11	1 SN54AS8834	SN74AS8834 2-513
SN54ALS652 SN74ALS652 2-125 SN54ALS29819 SN74ALS29819 2-533 SN54AS652 SN74AS652 2-125 SN54ALS29821 SN74ALS29821 2-545 SN54ALS653 SN74ALS653 2-125 SN54ALS29822 SN74ALS29822 2-545 SN54ALS664 SN74ALS666 2-125 SN54ALS29823 SN74ALS29823 2-551 SN54ALS667 SN74ALS667 2-137 SN54ALS29825 SN74ALS29825 2-559 SN54AS821 SN74AS821 2-145 SN54ALS29826 SN74ALS29826 2-559 SN54AS822 SN74AS822 2-145 SN54ALS29826 SN74ALS29826 2-559 SN54AS823 SN74AS822 2-145 SN54ALS29828 SN74ALS29826 2-559 SN54AS823 SN74AS823 2-151 SN54ALS29828 SN74ALS29826 2-555 SN54AS824 SN74AS825 2-157 SN54ALS29861 SN74ALS29861 2-571 SN54AS825 SN74AS826 2-157 SN54ALS29862 SN74ALS29862 2-571 SN54AS841 SN74AS846	SN54ALS651	SN74ALS651 2-12	5 SN54AS8838	SN74AS8838 2-523
SN54AS652 SN74AS652 2-125 SN54ALS29821 SN74ALS29821 2-545 SN54ALS653 SN74ALS653 2-125 SN54ALS29822 SN74ALS29822 2-545 SN54ALS664 SN74ALS666 2-125 SN54ALS29823 SN74ALS29823 2-551 SN54ALS666 SN74ALS666 2-137 SN54ALS29824 SN74ALS29824 2-551 SN54AS667 SN74AS667 2-137 SN54ALS29825 SN74ALS29825 2-559 SN54AS821 SN74AS821 2-145 SN54ALS29826 SN74ALS29826 2-559 SN54AS822 SN74AS821 2-145 SN54ALS29826 SN74ALS29826 2-559 SN54AS823 SN74AS823 2-151 SN54ALS29827 SN74ALS29827 2-565 SN54AS824 SN74AS823 2-151 SN54ALS29828 SN74ALS29826 2-571 SN54AS825 SN74AS826 2-157 SN54ALS29861 SN74ALS29862 2-571 SN54AS826 SN74AS826 2-157 SN54ALS29862 SN74ALS29863 2-577 SN54AS841 SN74AS841	SN54AS651	SN74AS651 2-12	5 SN54ALS29818	SN74ALS29818 2-533
SN54ALS653 SN74ALS653 2-125 SN54ALS29822 SN74ALS29822 2-545 SN54ALS664 SN74ALS666 2-125 SN54ALS29823 SN74ALS29823 2-551 SN54ALS666 SN74ALS666 2-137 SN54ALS29824 SN74ALS29824 2-551 SN54ALS667 SN74ALS667 2-137 SN54ALS29825 SN74ALS29825 2-559 SN54AS21 SN74AS821 2-145 SN54ALS29826 SN74ALS29826 2-559 SN54AS822 SN74AS821 2-145 SN54ALS29826 SN74ALS29827 2-565 SN54AS823 SN74AS822 2-145 SN54ALS29826 SN74ALS29827 2-565 SN54AS823 SN74AS823 2-151 SN54ALS29828 SN74ALS29826 2-565 SN54AS824 SN74AS824 2-151 SN54ALS29828 SN74ALS29828 2-2565 SN54AS825 SN74AS826 2-157 SN54ALS29861 SN74ALS29862 2-571 SN54AS841 SN74AS841 2-163 SN54ALS29864 SN74ALS29864 2-577 SN54AS842 SN74AS842	SN54ALS652	SN74ALS652 2-12	5 SN54ALS29819	SN74ALS29819 2-533
SN54ALS654 SN74ALS654 2-125 SN54ALS29823 SN74ALS29823 2-551 SN54ALS666 SN74ALS666 2-137 SN54ALS29824 SN74ALS29824 2-551 SN54ALS667 SN74ALS29826 SN74ALS29825 2-559 SN54ALS2821 SN74AS821 2-145 SN54ALS29826 SN74ALS29826 2-559 SN54AS822 SN74AS822 2-145 SN54ALS29827 SN74ALS29827 2-565 SN54AS823 SN74AS823 2-151 SN54ALS29827 SN74ALS29827 2-565 SN54AS824 SN74AS823 2-151 SN54ALS29828 SN74ALS29828 2-565 SN54AS825 SN74AS824 2-151 SN54ALS29861 SN74ALS29861 2-571 SN54AS825 SN74AS825 2-157 SN54ALS29862 SN74ALS29862 2-571 SN54ALS841 SN74AS826 2-157 SN54ALS29863 SN74ALS29863 2-577 SN54ALS841 SN74ALS844 2-163 THCT1010-160M 2-583 SN54ALS842 SN74ALS844 2-163 THCT1010-140E 2-583	SN54AS652	SN74AS652 2-12	5 SN54ALS29821	SN74ALS29821 2-545
SN54ALS666 SN74ALS666 2-137 SN54ALS29824 SN74ALS29824 2-551 SN54ALS667 SN74ALS667 2-137 SN54ALS29825 SN74ALS29825 2-559 SN54AS821 SN74AS821 2-145 SN54ALS29826 SN74ALS29826 2-559 SN54AS822 SN74AS822 2-145 SN54ALS29827 SN74ALS29827 2-565 SN54AS823 SN74AS823 2-151 SN54ALS29828 SN74ALS29828 2-565 SN54AS824 SN74AS824 2-151 SN54ALS29861 SN74ALS29861 2-571 SN54AS825 SN74AS825 2-157 SN54ALS29862 SN74ALS29862 2-571 SN54AS826 SN74AS826 2-157 SN54ALS29863 SN74ALS29863 2-577 SN54ALS841 SN74AS841 2-163 SN54ALS29864 SN74ALS29864 2-577 SN54ALS842 SN74AS842 2-163 THCT1010-160M 2-583 SN54ALS842 SN74AS842 2-163 THCT1010-140E 2-583 SN54AS843 SN74AS844 2-173 THCT2000M T	SN54ALS653	SN74ALS653 2-12	5 SN54ALS29822	SN74ALS29822 2-545
SN54ALS667 SN74ALS667 2-137 SN54ALS29825 SN74ALS29825 2-559 SN54AS821 SN74AS821 2-145 SN54ALS29826 SN74ALS29826 2-559 SN54AS822 SN74AS823 2-151 SN54ALS29827 SN74ALS29827 2-565 SN54AS823 SN74AS823 2-151 SN54ALS29828 SN74ALS29828 2-565 SN54AS824 SN74AS824 2-151 SN54ALS29861 SN74ALS29861 2-571 SN54AS825 SN74AS826 2-157 SN54ALS29862 SN74ALS29862 2-571 SN54AS826 SN74AS826 2-157 SN54ALS29863 SN74ALS29863 2-577 SN54AS841 SN74AS841 2-163 SN54ALS29864 SN74ALS29864 2-577 SN54ALS842 SN74AS842 2-163 THCT1010-160M 2-583 SN54ALS842 SN74AS842 2-163 THCT1010-140E 2-583 SN54ALS843 SN74ALS843 2-173 THCT2000M THCT2000E 2-593 SN54ALS844 SN74AS844 2-173 THCT29520E 2-613<	SN54ALS654	SN74ALS654 2-12	5 SN54ALS29823	SN74ALS29823 2-551
SN54AS821 SN74AS821 2-145 SN54ALS29826 SN74ALS29826 2-559 SN54AS822 SN74AS822 2-145 SN54ALS29827 SN74ALS29827 2-565 SN54AS823 SN74AS823 2-151 SN54ALS29828 SN74ALS29828 2-565 SN54AS824 SN74AS824 2-151 SN54ALS29861 SN74ALS29861 2-571 SN54AS825 SN74AS825 2-157 SN54ALS29862 SN74ALS29863 2-577 SN54AS826 SN74AS826 2-157 SN54ALS29863 SN74ALS29863 2-577 SN54AS841 SN74AS841 2-163 SN54ALS29864 SN74ALS29864 2-577 SN54AS842 SN74ALS842 2-163 THCT1010-160M 2-583 SN54ALS842 SN74AS842 2-163 THCT1010-140E 2-583 SN54ALS843 SN74ALS843 2-173 THCT2000M THCT2000E 2-593 SN54ALS844 SN74AS844 2-173 THCT29520E 2-613 SN54ALS844 SN74AS844 2-173 THCT29521E 2-613 <	SN54ALS666	SN74ALS666 2-13	7 SN54ALS29824	SN74ALS29824 2-551
SN54AS822 SN74AS822 2-145 SN54ALS29827 SN74ALS29827 2-565 SN54AS823 SN74AS823 2-151 SN54ALS29828 SN74ALS29828 2-565 SN54AS824 SN74AS824 2-151 SN54ALS29861 SN74ALS29861 2-571 SN54AS825 SN74AS825 2-157 SN54ALS29862 SN74ALS29862 2-571 SN54AS826 SN74AS826 2-157 SN54ALS29863 SN74ALS29863 2-577 SN54ALS841 SN74AS841 2-163 SN54ALS29864 SN74ALS29864 2-577 SN54ALS842 SN74AS842 2-163 THCT1010-160M 2-583 SN54ALS842 SN74AS842 2-163 THCT1010-140M 2-583 SN54ALS843 SN74ALS843 2-173 THCT2000M THCT2000E 2-593 SN54ALS843 SN74ALS844 2-173 THCT2950E 2-613 SN54ALS844 SN74ALS844 2-173 THCT29520E 2-613 SN54ALS844 SN74ALS844 2-173 THCT29521E 2-613 SN54ALS845 <	SN54ALS667	SN74ALS667 2-13	7 SN54ALS29825	SN74ALS29825 2-559
SN54AS823 SN74AS823 2-151 SN54ALS29828 SN74ALS29828 2-565 SN54AS824 SN74AS824 2-151 SN54ALS29861 SN74ALS29861 2-571 SN54AS825 SN74AS825 2-157 SN54ALS29862 SN74ALS29862 2-571 SN54AS826 SN74AS826 2-157 SN54ALS29863 SN74ALS29863 2-577 SN54ALS841 SN74ALS841 2-163 SN54ALS29864 SN74ALS29864 2-577 SN54ALS842 SN74ALS842 2-163 THCT1010-160M 2-583 SN54ALS842 SN74AS842 2-163 THCT1010-140D 2-583 SN54ALS843 SN74AS842 2-163 THCT2000M THCT2000E 2-583 SN54ALS843 SN74AS843 2-173 THCT2000E 2-593 SN54ALS844 SN74AS844 2-173 THCT29520E 2-613 SN54ALS844 SN74AS844 2-173 THCT29520E 2-613 SN54AS844 SN74AS844 2-173 THCT29521E 2-613 SN54AS845 SN74AS845 2-181	SN54AS821	SN74AS821 2-14	5 SN54ALS29826	SN74ALS29826 2-559
SN54AS824 SN74AS824 2-151 SN54ALS29861 SN74ALS29861 2-571 SN54AS825 SN74AS826 2-157 SN54ALS29862 SN74ALS29863 2-577 SN54AS826 SN74AS826 2-157 SN54ALS29863 SN74ALS29863 2-577 SN54ALS841 SN74ALS841 2-163 SN54ALS29864 SN74ALS29864 2-577 SN54AS841 SN74AS841 2-163 THCT1010-160M 2-583 SN54ALS842 SN74AS842 2-163 THCT1010-1400 2-583 SN54AS843 SN74AS843 2-173 THCT2000M THCT2000E 2-583 SN54ALS843 SN74AS843 2-173 THCT2000E 2-593 SN54ALS844 SN74AS844 2-173 THCT2900E 2-597 SN54ALS844 SN74AS844 2-173 THCT29520E 2-613 SN54ALS845 SN74ALS846 2-181 THCT29521E 2-613 SN54ALS845 SN74AS845 2-181 THCT29521 2-613 SN54AS846 SN74AS846 2-181 TMS2150	SN54AS822	SN74AS822 2-14	5 SN54ALS29827	SN74ALS29827 2-565
SN54AS825 SN74AS825 2-157 SN54ALS29862 SN74ALS29862 2-571 SN54AS826 SN74AS826 2-157 SN54ALS29863 SN74ALS29863 2-577 SN54ALS841 SN74ALS841 2-163 SN54ALS29864 SN74ALS29864 2-577 SN54ALS841 SN74AS841 2-163 THCT1010-160M 2-583 SN54ALS842 SN74ALS842 2-163 THCT1010-100 2-583 SN54ALS843 SN74ALS843 2-173 THCT2000M THCT2000E 2-583 SN54ALS843 SN74ALS843 2-173 THCT2000M THC74502 2-597 SN54ALS844 SN74AS844 2-173 THCT29520E 2-613 SN54AS844 SN74AS844 2-173 THCT29520E 2-613 SN54AS845 SN74ALS845 2-181 THCT29521E 2-613 SN54AS845 SN74AS846 2-181 THCT29521 2-613 SN54AS846 SN74AS846 2-181 TMS2150 2-619 SN54AS846 SN74AS846 2-181 TMS2150 <t< td=""><td>SN54AS823</td><td>SN74AS823 2-15</td><td>1 SN54ALS29828</td><td>SN74ALS29828 2-565</td></t<>	SN54AS823	SN74AS823 2-15	1 SN54ALS29828	SN74ALS29828 2-565
SN54AS826 SN74AS826 2-157 SN54ALS29863 SN74ALS29863 2-577 SN54ALS841 SN74ALS841 2-163 SN54ALS29864 SN74ALS29864 2-577 SN54AS841 SN74AS841 2-163 THCT1010-160M 2-583 SN54ALS842 SN74ALS842 2-163 THCT1010-100 2-583 SN54AS842 SN74AS842 2-163 THCT2000H THCT2000E 2-583 SN54AS843 SN74AS843 2-173 THCT2000M THCT2000E 2-593 SN54AS844 SN74AS844 2-173 THCT29520E 2-613 SN54AS844 SN74AS844 2-173 THCT29520E 2-613 SN54AS845 SN74AS844 2-173 THCT29521E 2-613 SN54AS845 SN74AS845 2-181 THCT29521E 2-613 SN54AS846 SN74AS846 2-181 TMS2150 2-619 SN54AS846 SN74AS846 2-181 TMS2150 2-619 SN54AS846 SN74AS846 2-181 TMS4500A 2-627	SN54AS824	SN74AS824 2-15	1 SN54ALS29861	SN74ALS29861 2-571
SN54ALS841 SN74ALS841 2-163 SN54ALS29864 SN74ALS29864 2-577 SN54AS841 SN74AS841 2-163 THCT1010-160M 2-583 SN54ALS842 SN74ALS842 2-163 THCT1010-100 2-583 SN54AS842 SN74AS842 2-163 THCT1010-140E 2-583 SN54ALS843 SN74ALS843 2-173 THCT2000M THCT2000E 2-593 SN54AS843 SN74AS843 2-173 THCT29520E 2-613 SN54ALS844 SN74ALS844 2-173 THCT29520E 2-613 SN54AS844 SN74AS844 2-173 THCT29520E 2-613 SN54ALS845 SN74AS844 2-181 THCT29521E 2-613 SN54AS845 SN74AS845 2-181 THCT29521 2-613 SN54AS846 SN74AS846 2-181 TMS2150 2-619 SN54AS846 SN74AS846 2-181 TMS4500A 2-627 SN54AS846 SN74AS846 2-181 TMS4500A 2-627	SN54AS825	SN74AS825 2-15	7 SN54ALS29862	SN74ALS29862 2-571
SN54AS841 SN74AS841 2-163 THCT1010-160M 2-583 SN54ALS842 SN74ALS842 2-163 THCT1010-100 2-583 SN54AS842 SN74AS842 2-163 THCT1010-140E 2-583 SN54ALS843 SN74ALS843 2-173 THCT2000M THCT2000E 2-593 SN54AS843 SN74AS843 2-173 THCT4502 2-597 SN54ALS844 SN74ALS844 2-173 THCT29520E 2-613 SN54AS844 SN74AS844 2-173 THCT29520E 2-613 SN54AS845 SN74ALS845 2-181 THCT29521E 2-613 SN54AS845 SN74AS845 2-181 THCT29521 2-613 SN54AS846 SN74AS846 2-181 TMS2150 2-619 SN54AS846 SN74AS846 2-181 TMS4500A 2-627 SN54AS850 2-191 TMS4500A 2-627	SN54AS826	SN74AS826 2-15	7 SN54ALS29863	SN74ALS29863 2-577
SN54ALS842 SN74ALS842 2-163 THCT1010-100 2-583 SN54AS842 SN74AS842 2-163 THCT1010-140E 2-583 SN54ALS843 SN74ALS843 2-173 THCT2000M THCT2000E 2-593 SN54AS843 SN74AS843 2-173 THCT2900E 2-597 SN54ALS844 SN74ALS844 2-173 THCT29520E 2-613 SN54AS844 SN74AS844 2-173 THCT29520 2-613 SN54AS845 SN74AS845 2-181 THCT29521E 2-613 SN54AS846 SN74AS846 2-181 THCT29521 2-613 SN54AS846 SN74AS846 2-181 TMS2150 2-619 SN54AS846 SN74AS846 2-181 TMS4500A 2-627 SN74AS850 2-191 TMS4500A 2-627	SN54ALS841	SN74ALS841 2-16	3 SN54ALS29864	SN74ALS29864 2-577
SN54AS842 SN74AS842 2-163 THCT1010-140E 2-583 SN54ALS843 SN74ALS843 2-173 THCT2000M THCT2000E 2-593 SN54AS843 SN74AS843 2-173 THCT4502 2-597 SN54ALS844 SN74AS844 2-173 THCT29520E 2-613 SN54AS844 SN74AS844 2-173 THCT29520. 2-613 SN54ALS845 SN74ALS845 2-181 THCT29521E 2-613 SN54AS846 SN74AS846 2-181 THCT29521. 2-613 SN54AS846 SN74AS846 2-181 TMS2150 2-619 SN54AS846 SN74AS846 2-181 TMS4500A 2-627 SN74AS850 2-191 TMS4500A 2-627	SN54AS841	SN74AS841 2-16	3 THCT1010-160M .	
SN54ALS843 SN74ALS843 2-173 THCT2000M THCT2000E 2-593 SN54AS843 SN74AS843 2-173 THCT4502 2-597 SN54ALS844 SN74ALS844 2-173 THCT29520E 2-613 SN54AS844 SN74AS844 2-173 THCT29520. 2-613 SN54ALS845 SN74ALS845 2-181 THCT29521E 2-613 SN54AS846 SN74AS846 2-181 THCT29521 2-613 SN54AS846 SN74AS846 2-181 TMS2150 2-619 SN54AS846 SN74AS846 2-181 TMS4500A 2-627 SN74AS850 2-191 TMS4500A 2-627	SN54ALS842	SN74ALS842 2-16	3	THCT1010-100 2-583
SN54ALS843 SN74ALS843 2-173 THCT2000M THCT2000E 2-593 SN54AS843 SN74AS843 2-173 THCT4502 2-597 SN54ALS844 SN74ALS844 2-173 THCT29520E 2-613 SN54AS844 SN74AS844 2-173 THCT29520. 2-613 SN54ALS845 SN74ALS845 2-181 THCT29521E 2-613 SN54AS846 SN74AS846 2-181 THCT29521. 2-613 SN54AS846 SN74AS846 2-181 TMS2150 2-619 SN54AS846 SN74AS846 2-181 TMS4500A 2-627 SN74AS850 2-191 TMS4500A 2-627	SN54AS842	SN74AS842 2-16	3	THCT1010-140E 2-583
SN54ALS844 SN74ALS844 2-173 THCT29520E 2-613 SN54AS844 SN74AS844 2-173 THCT29520 2-613 SN54ALS845 SN74ALS845 2-181 THCT29521E 2-613 SN54AS845 SN74AS845 2-181 THCT29521 2-613 SN54ALS846 SN74ALS846 2-181 TMS2150 2-619 SN54AS846 SN74AS846 2-181 TMS4500A 2-627 SN74AS850 2-191 TMS4500A 2-627	SN54ALS843			THCT2000E 2-593
SN54ALS844 SN74ALS844 2-173 THCT29520E 2-613 SN54AS844 SN74AS844 2-173 THCT29520 2-613 SN54ALS845 SN74ALS845 2-181 THCT29521E 2-613 SN54AS845 SN74AS845 2-181 THCT29521 2-613 SN54ALS846 SN74ALS846 2-181 TMS2150 2-619 SN54AS846 SN74AS846 2-181 TMS4500A 2-627 SN74AS850 2-191 TMS4500A 2-627				THCT4502 2-597
SN54ALS845 SN74ALS845 2-181 THCT29521E 2-613 SN54AS845 SN74AS845 2-181 THCT29521 2-613 SN54ALS846 SN74ALS846 2-181 TMS2150 2-619 SN54AS846 SN74AS846 2-181 TMS4500A 2-627 SN74AS850 2-191	SN54ALS844	SN74ALS844 2-17	3	THCT29520E 2-613
SN54ALS845 SN74ALS845 2-181 THCT29521E 2-613 SN54AS845 SN74AS845 2-181 THCT29521 2-613 SN54ALS846 SN74ALS846 2-181 TMS2150 2-619 SN54AS846 SN74AS846 2-181 TMS4500A 2-627 SN74AS850 2-191				
SN54AS845 SN74AS845 2-181 THCT29521 2-613 SN54ALS846 SN74ALS846 2-181 TMS2150 2-619 SN54AS846 SN74AS846 2-181 TMS4500A 2-627 SN74AS850 2-191				
SN54ALS846 SN74ALS846 2-181 TMS2150 2-619 SN54AS846 SN74AS846 2-181 TMS4500A 2-627 SN74AS850 2-191				
SN54AS846 SN74AS846 2-181 TMS4500A 2-627 SN74AS850 2-191				
SN74AS850 2-191				
	* * =			



INTRODUCTION

These symbols, terms, and definitions are in accordance with those currently agreed upon by the JEDEC Council of the Electronic Industries Association (EIA) for use in the USA and by the International Electrotechnical Commission (IEC) for international use.

PART I - OPERATING CONDITIONS AND CHARACTERISTICS (IN SEQUENCE BY LETTER SYMBOLS)

fmax Maximum clock frequency

The highest rate at which the clock input of a bistable circuit can be driven through its required sequence while maintaining stable transitions of logic level at the output with input conditions established that should cause changes of output logic level in accordance with the specification.

ICC Supply current

The current into* the VCC supply terminal of an integrated circuit.

ICCH Supply current, outputs high

The current into* the VCC supply terminal of an integrated circuit when all (or a specified number) of the outputs are at the high level.

ICCL Supply current, outputs low

The current into* the VCC supply terminal of an integrated circuit when all (or a specified number) of the outputs are at the low level.

I_{IH} High-level input current

The current into* an input when a high-level voltage is applied to that input.

IL Low-level input current

The current into* an input when a low-level voltage is applied to that input.

IOH High-level output current

The current into* an output with input conditions applied that, according to the product specification, will establish a high level at the output.

IOL Low-level output current

The current into* an output with input conditions applied that, according to the product specification, will establish a low level at the output.

IOS Short-circuit output current

The current into* an output when that output is short-circuited to ground (or other specified potential) with input conditions applied to establish the output logic level farthest from ground potential (or other specified potential).

IOZH Off-state (high-impedance-state) output current (of a three-state output) with high-level voltage applied

The current flowing into* an output having three-state capability with input conditions established that, according to the product specification, will establish the high-impedance state at the output and with a high-level voltage applied to the output.

NOTE: This parameter is measured with other input conditions established that would cause the output to be at a low level if it were enabled.

^{*}Current out of a terminal is given as a negative value.



IOZL Off-state (high-impedance-state) output current (of a three-state output) with low-level voltage applied

The current flowing into* an output having three-state capability with input conditions established that, according to the product specification, will establish the high-impedance state at the output and with a low-level voltage applied to the output.

NOTE: This parameter is measured with other input conditions established that would cause the output to be at a high level if it were enabled.

VIH High-level input voltage

An input voltage within the more positive (less negative) of the two ranges of values used to represent the binary variables.

NOTE: A minimum is specified that is the least-positive value of high-level input voltage for which operation of the logic element within specification limits is guaranteed.

VIK Input clamp voltage

An input voltage in a region of relatively low differential resistance that serves to limit the input voltage swing.

V_{IL} Low-level input voltage

An input voltage level within the less positive (more negative) of the two ranges of values used to represent the binary variables.

NOTE: A maximum is specified that is the most-positive value of low-level input voltage for which operation of the logic element within specification limits is guaranteed.

VOH High-level output voltage

The voltage at an output terminal with input conditions applied that, according to the product specification, will establish a high level at the output.

VOL Low-level output voltage

The voltage at an output terminal with input conditions applied that, according to the product specification, will establish a low level at the output.

ta Access time

The time interval between the application of a specified input pulse and the availability of valid signals at an output.

t_{dis} Disable time (of a three-state or open-collector output)

The propagation time between the specified reference points on the input and output voltage waveforms with the output changing from either of the defined active levels (high or low) to a high-impedance (off) state.

NOTE: For 3-state outputs, $t_{dis} = t_{PHZ}$ or t_{PLZ} . Open-collector outputs will change only if they are low at the time of disabling so $t_{dis} = t_{PLH}$.

ten Enable time (of a three-state or open-collector output)

The propagation time between the specified reference points on the input and output voltage waveforms with the output changing from a high-impedance (off) state to either of the defined active levels (high or low). NOTE: In the case of memories, this is the access time from an enable input (e.g., \overline{G}). For 3-state outputs,

 $t_{en} = t_{PZH}$ or t_{PZL} . Open-collector outputs will change only if they are responding to data that would cause the output to go low so $t_{en} = t_{PHL}$.

^{*}Current out of a terminal is given as a negative value.



GLOSSARY TTL SYMBOLS, TERMS, AND DEFINITIONS

th Hold time

The time interval during which a signal is retained at a specified input terminal after an active transition occurs at another specified input terminal.

- NOTES: 1. The hold time is the actual time interval between two signal events and is determined by the system in which the digital circuit operates. A minimum value is specified that is the shortest interval for which correct operation of the digital circuit is quaranteed.
 - The hold time may have a negative value in which case the minimum limit defines the longest interval (between the release of the signal and the active transition) for which correct operation of the digital circuit is guaranteed.

tpd Propagation delay time

The time between the specified reference points on the input and output voltage waveforms with the output changing from one defined level (high or low) to the other defined level. (tpd = tpHL or tpLH).

tphL Propagation delay time, high-to-low-level output

The time between the specified reference points on the input and output voltage waveforms with the output changing from the defined high level to the defined low level.

tpHZ Disable time (of a three-state output) from high level

The time interval between the specified reference points on the input and output voltage waveforms with the three-state output changing from the defined high level to a high-impedance (off) state.

tplH Propagation delay time, low-to-high-level output

The time between the specified reference points on the input and output voltage waveforms with the output changing from the defined low level to the defined high level.

tpLZ Disable time (of a three-state output) from low level

The time interval between the specified reference points on the input and output voltage waveforms with the three-state output changing from the defined low level to a high-impedance (off) state.

tpzH Enable time (of a three-state output) to high level

The time interval between the specified reference points on the input and output voltage waveforms with the three-state output changing from a high-impedance (off) state to the defined high level.

tpzL Enable time (of a three-state output) to low level

The time interval between the specified reference points on the input and output voltage waveforms with the three-state output changing from a high-impedance (off) state to the defined low level.

t_{Sr} Sense recovery time

The time interval needed to switch a memory from a write mode to a read mode and to obtain valid data signals at the output.

t_{SU} Setup time

The time interval between the application of a signal at a specified input terminal and a subsequent active transition at another specified input terminal.

- NOTES: 1. The setup time is the actual time interval between two signal events and is determined by the system in which the digital circuit operates. A minimum value is specified that is the shortest interval for which correct operation of the digital circuit is guaranteed.
 - The setup time may have a negative value in which case the minimum limit defines the longest interval (between the active transition and the application of the other signal) for which correct operation of the digital circuit is guaranteed.

w Pulse duration (width)

The time interval between specified reference points on the leading and trailing edges of the pulse waveform.



TTL SYMBOLS, TERMS, AND DEFINITIONS

PART II - CLASSIFICATION OF CIRCUIT COMPLEXITY

Gate Equivalent Circuit

A basic unit-of-measure of relative digital-circuit complexity. The number of gate equivalent circuits is that number of individual logic gates that would have to be interconnected to perform the same function.

Large-Scale Integration, LSI

A concept whereby a complete major subsystem or system function is fabricated as a single microcircuit. In this context a major subsystem or system, whether digital or linear, is considered to be one that contains 100 or more equivalent gates or circuitry of similar complexity.

Medium-Scale Integration, MSI

A concept whereby a complete subsystem or system function is fabricated as a single microcircuit. The subsystem or system is smaller than for LSI, but whether digital or linear, is considered to be one that contains 12 or more equivalent gates or circuitry of similar complexity.

Small-Scale Integration, SSI

Integrated circuits of less complexity than medium-scale integration (MSI).

Very-Large-Scale Integration, VLSI

The description of any IC technology that is much more complex than large-scale integration (LSI), and involves a much higher equivalent gate count. At this time an exact definition including a minimum gate count has not been standardized by JEDEC or the IEEE.



The following symbols are used in function tables on TI data sheets:

Н	=	high level (steady state)
L	=	low level (steady state)
↑	=	transition from low to high level
↓	=	transition from high to low level
\rightarrow	=	value/level or resulting value/level is routed to indicated destination
\sim	=	value/level is re-entered
X	=	irrelevant (any input, including transitions)
Z	=	off (high-impedance) state of a 3-state-output
ah	=	the level of steady-state inputs at inputs A through H respectively
Q_0	=	level of Q before the indicated steady-state input conditions were established
\overline{Q}_0	=	complement of Q_0 or level of \overline{Q} before the indicated steady-state input conditions were established
Q_n	=	level of Q before the most recent active transition indicated by ↓ or ↑
	=	one high-level pulse
	=	one low-level pulse
TOGGLE	=	each output changes to the complement of its previous level on each active transition indicated by \downarrow or \uparrow

If, in the input columns, a row contains only the symbols H, L, and/or X, this means the indicated output is valid whenever the input configuration is achieved and regardless of the sequence in which it is achieved. The output persists so long as the input configuration is maintained.

If, in the input columns, a row contains H, L, and/or X together with \uparrow and/or \downarrow , this means the output is valid whenever the input configuration is achieved but the transition(s) must occur following the achievement of the steady-state levels. If the output is shown as a level (H, L, Q₀, or \overline{Q}_0), it persists so long as the steady-state input levels and the levels that terminate indicated transitions are maintained. Unless otherwise indicated, input transitions in the opposite direction to those shown have no effect at the output. (If the output is shown as a pulse, \Box or \Box , the pulse follows the indicated input transition and persists for an interval dependent on the circuit.)

Among the most complex function tables in this book are those of the shift registers. These embody most of the symbols used in any of the function tables, plus more. Below is the function table of a 4-bit bidirectional universal shift register, e.g., type SN74194.

-	INICT	CAL	T .	ΛDΙ	1

					FUNCTIO	IN I	ARFF						
				INPUT	S						OUT	PUTS	
	MC	DE	01.001/	SEI	RIAL		PARA	LLEI	_		_	_	
CLEAR	S1	SO	CLOCK	LEFT	RIGHT	Α	В	С	D	QA	σ_{B}	σC	σ_{D}
L	х	Х	×	Х	×	Х	Х	Х	X	L	L	L	L
н	х	X	L	Х	×	х	X	Х	X	Q _A 0	α_{B0}	a_{co}	Q_{D0}
н	н	Н	1	x	×	a	b	С	d	a	b	С	d
Н	L	Н	1	x	н	х	X	X	X	н	Q_{An}	Q_{Bn}	Q_{Cn}
н	L	н	1	×	L	x	Х	X.	×	L	\mathbf{Q}_{An}	α_{Bn}	α_{Cn}
н	Н	L	1	Н	X	X	Х	Х	X	Q _{Bn}	α_{Cn}	α_{Dn}	Н
н	н	- L	1	L	X	x	X	X	X	Q_{Bn}	α_{Cn}	α_{Dn}	. L
н	L	L	×	. x	X	×	X	Х	Х	Q _{A0}	σ_{B0}	σ_{C0}	α_{D0}

The first line of the table represents a synchronous clearing of the register and says that if clear is low, all four outputs will be reset low regardless of the other inputs. In the following lines, clear is inactive (high) and so has no effect.


The second line shows that so long as the clock input remains low (while clear is high), no other input has any effect and the outputs maintain the levels they assumed before the steady-state combination of clear high and clock low was established. Since on other lines of the table only the rising transition of the clock is shown to be active, the second line implicitly shows that no further change in the outputs will occur while the clock remains high or on the high-to-low transition of the clock.

The third line of the table represents synchronous parallel loading of the register and says that if S1 and S0 are both high then, without regard to the serial input, the data entered at A will be at output QA, data entered at B will be at QB, and so forth, following a low-to-high clock transition.


The fourth and fifth lines represent the loading of high- and low-level data, respectively, from the shift-right serial input and the shifting of previously entered data one bit; data previously at Q_A is now at Q_B, the previous levels of Q_B and Q_C are now at Q_C and Q_D respectively, and the data previously at Q_D is no longer in the register. This entry of serial data and shift takes place on the low-to-high transition of the clock when S1 is low and S0 is high and the levels at inputs A through D have no effect.

The sixth and seventh lines represent the loading of high- and low-level data, respectively, from the shift-left serial input and the shifting of previously entered data one bit; data previously at Q_B is now at Q_A , the previous levels of Q_C and Q_D are now at Q_B and Q_C , respectively, and the data previously at Q_A is no longer in the register. This entry of serial data and shift takes place on the low-to-high transition of the clock when S1 is high and S0 is low and the levels at inputs A through D have no effect.

The last line shows that as long as both mode inputs are low, no other input has any effect and, as in the second line, the outputs maintain the levels they assumed before the steady-state combination of clear high and both mode inputs low was established.



NOTE A: C₁ includes probe and jig capacitance.



NOTES: B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.

Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

- C. All input pulses have the following characteristics: PRR \leq 1 MHz, $t_r = t_f = 2$ ns, duty cycle = 50%.
- D. When measuring propagation delay times of 3-state outputs, switch S1 is closed.

GATES AND INVERTERS

POSITIVE-NAND GATES AND INVERTERS

		TECHNOLOGY							
TYPE	STD TTL	ALS	AS	н	L	LS	s	VOLUME	
'804		Α	В					3	
104	•			•	•	•	•	2	
		Α	•				L	3	
1004		•	•					, ,	
100	•			•	٠	•	•	2	
- 00		Α	•					3	
1000		Α	Α					3	
	•			•	•	•	•	2	
		Α	•					3	
1010		Α						3	
120	•			•	•	•	•	2	
20		Α	•					3	
1020		Α						3	
120	•			•	•	•	•	2	
30		Α	•					3	
1122							٠	2	
133		•						3	
.8003		•						3	
	'804 '04 '1004 '00 '1000 '10 '1010 '20 '1020 '30 '133	1000 1000 1000 1000 1000 1000 1000 100	TYPE TTL ALS 804 A '04 A '1004 A '1000 A '1000 A '1010 A '1010 A '1010 A '1020 A '300 A '133	TYPE TTL ALS AS 1804 A B 1004 A • 1000 A A • 11010 A • 11010 A • 11020 A A • 11020 A A • 1133 A • 1133	TYPE TTL ALS AS H 1904 A B 1004 A C C C C C C C C C C C C C C C C C C	TYPE TTL ALS AS H L 804 A B '04 A 1004 A 1000 A A 11000 A A A 11010 A 20 A 30 A 1133 A 1133	TYPE TTL ALS AS H L LS 1804 A B	TYPE TTL ALS AS H L LS S 804 A B	

POSITIVE-NAND GATES AND INVERTERS WITH OPEN-COLLECTOR OUTPUTS

	T		TE	CHNC	LOC	Y			
DESCRIPTION	TYPE	STD TTL	ALS	AS	н	L	LS	s	VOLUME
	'05	•			•		•	•	2
Hex Inverters	05		Α	1					3
	11005		•						,
	'01	•		T	•		•		2
	01		•						3
Quadruple 2-Input Gates	'03	•				•	•	•	2
	03		В						3
	1003		Α						ا ،
Trial Olivery Const	′12	•					•		2
Triple 3-Input Gates	112		Α	T					3
Duel Allered Cotton	'22	•		Т	•		•	•	2
Dual 4-Input Gates	22		В						3

POSITIVE-AND GATES

			TECHNOLOGY						
DESCRIPTION	TYPE	STD	ALS	AS	н	LS	s	VOLUME	
Hex 2-Input Gates	'808		Α	В				3	
	'08	•				•	•	2	
Quadruple 2-Input Gates	08		•	•				3	
	1008	T	Α	•				3	
	'11				•	•	•	2	
Triple 3-Input Gates	1 ''		Α	•				3	
	11011		Α					3	
Dual 4-Input Gates	'21				•	•		2	
Duai 4-input Gates	21		•	•				3	
Triple 4-Input AND/NAND	'800							l °	

POSITIVE-AND GATES WITH OPEN-COLLECTOR OUTPUTS

DESCRIPTION	TYPE	STD	ALS	AS	н	LS	s	VOLUME
Quadruple 2-Input Gates	'09	•				•	•	2
Coadropie 2-input Gates	03		•					3
Triple 3-Input Gates	'15				•	•	•	2
Triple 3-input Gates	15		Α					3

POSITIVE-OR GATES

DESCRIPTION	TYPE	STD TTL	ALS	AS	LS	s	VOLUME
Hex 2-Input Gates	'832		Α	В			3
	'32	•			•	•	2
Quadruple 2-Input Gates	. 52		•	•			
	1032		Α	•			3
Triple 4-Input OR/NOR	'802			•			1

POSITIVE-NOR GATES

DESCRIPTION	TYPE	STD	ALS	AS	L	LS	s	VOLUME
Hex 2-Input Gates	'805		Α	В				3
	'02	•			•	•	•	2
Quadruple 2-Input Gates			•	•				3
	1002		Α					3
Triple 3-Input Gates	'27	•				•		2
Imple 3-input Gates	21		•	•				3.
Dual 4-Input Gates with Strobe	′25	•						2
Dual 5-Input Gates	'260						•	1

SCHMITT-TRIGGER POSITIVE-NAND GATES AND INVERTERS

DESCRIPTION	TYPE	STD TTL	ALS	AS	LS	s	VOLUME
	′14	•			•		
Hex Inverters	′19				•		
Octal Inverters	'619				•		
D 111 - 1 D 111 -	'13	•			•		2
Dual 4-Input Positive-NAND	'18				•		2
Triple 4-Input Positive-NAND	'618				•		
0 - 1 - 1 - 0 1 1 0 1 1 1 1 1 1	′24				•		
Quadruple 2-Input Positive-NAND	1132	•			•	•	

CURRENT-SENSING GATES

DESCRIPTION		TECH	NOL	VOLUME	
		ALS	AS	LS	VOLUME
Hex	'63			•	2

DELAY ELEMENTS

DESCRIPTION	TYP	TECH	INOL	OGY	VOLUME
DESCRIPTION	1	ALS	AS	LS	VOLUME
Inverting and Noninverting Elements,	′31				
2-Input NAND Buffers	31			•	2

- · Denotes available technology.
- ▲ Denotes planned new products.
- A Denotes "A" suffix version available in the technology indicated.
- B Denotes "B" suffix version available in the technology indicated.



GATES, EXPANDERS, BUFFERS, DRIVERS, AND TRANSCEIVERS

AND-OR-INVERT GATES

		Γ	T	ECHN	OLO	GY			[
DESCRIPTION	TYPE	STD TTL	ALS	AS	н	L	LS	s	VOLUME
2-Wide 4-Input	'55				•	•	•		
4-Wide 4-2-3-2 Input	'64			T		П		•	
4-Wide 2-2-3-2 Input	'54				•				2
4-Wide 2-Input	'54	•							2
4-Wide 2-3-3-2 Input	'54			T		•	•	Π	Ì
Dual 2-Wide 2-Input	'51	•		T	•	•	•	•	1

AND-OR-INVERT GATES WITH OPEN-COLLECTOR OUTPUTS

	·	TI	CHNO	LOGY	,	
DESCRIPTION	TYPE	STD TTL	ALS	AS	s	VOLUME
4-Wide 4-2-3-2 Input	'65				•	2

EXPANDABLE GATES

	T	TECHNOLOGY						
DESCRIPTION	TYPE	STD	ALS	AS	н	-	LS	VOLUME
Dual 4-Input Positive-NOR with Strobe	,53	•						
4-Wide AND-OR	'52		Ī		•		I	2
4-Wide AND-OR-INVERT	'53	•	Γ	1	•	П	1	1 4
2-Wide AND-OR-INVERT	'55		T	T	•	•	•	1
Dual 2-Wide AND-OR-INVERT	'50	•		T	•	Г	T]

EXPANDERS

		T	TECHNOLOGY					
DESCRIPTION	TYPE	STD	ALS	AS	н	VOLUME		
Dual 4-Input	′60	•			•			
Triple 3-Input	'61				•	2		
3-2-2-3 Input AND-OR	'62				•			

BUFFER AND INTERFACE GATES WITH OPEN-COLLECTOR OUTPUTS

			TECH	NOL	OGY		1
DESCRIPTION	TYPE	STD	ALS	AS	LS	s	VOLUME
,	′07	•					2
	′17	•					
Hex	'35		•			-	3
	1035		•				3
	'06	•					2
Hex Inverter	'16	•					
	11005		•				3
	'26	•			•		2
-	-38	•			•	•	
Quad 2-Input Positive-NAND			Α				3
	'39	•					2
	1003		Α				3
Quad 2-Input Positive-NOR	'33	•			•		2
Quad 2-mput i oaitive-NON			Α				3

BUFFERS, DRIVERS, AND BUS TRANSCEIVERS WITH OPEN-COLLECTOR OUTPUTS

DESCRIPTION	TYPE	STD TTL	ALS	AS	LS	s	VOLUME
Noninverting	′743		A				
Octal Buffers/Drivers	'757		•	•			
Octal Buffers/Drivers	'760			•			
Inverting Octal	′742		A				
Buffers/Drivers	'756			•			3
Buffers/Drivers	'763		•	•			3
Inverting and Noninverting	'762		_				
Octal Buffers/Drivers	/62		•	•			
Noninverting Quad Transceivers	′759			•			
Inverting Quad Transceivers	′758			•			

- Denotes available technology.
- ▲Denotes planned new products.
- A Denotes "A" suffix version available in the technology indicated.



GATES, EXPANDERS, BUFFERS, DRIVERS, AND TRANSCEIVERS

GATES, BUFFERS, DRIVERS, AND BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

	1		TECHI	VOLO	GY		l .
DESCRIPTION	TYPE	STD	ALS	AS	LS	s	VOLUME
Noninverting 10-Bit Buffers/Drivers	'29827		A				
Inverting 10-Bit Buffers/Drivers	'29828		A				
Noninverting 10-Bit Transceivers	129861		A				LSI
Inverting 10-Bit Transceivers	′29862		•] [31
Noninverting 9-Bit Transceivers	'29863		A]
Inverting 9-Bit Transceivers	'29864		A				
	'241				•	•	2
			Α	•			3
	'244				•	•	2
	2.77		Α	•			3
	465				•		2
Noninverting			Α				3
Octal Buffers/Drivers	'467				•		2
			Α		L	<u> </u>	3
	541			<u> </u>	•		2
			•	_	_	<u> </u>	1
	'1241¶		A				3
	1244		Α	L			
	′231		•	•			
	1240				•	•	2
			Α	•		<u> </u>	3
Inverting Octal Buffers/Drivers	'466			<u> </u>	•		2
			Α	<u> </u>	<u> </u>		3
	'468				•		2
			A				3
	1540				•	<u> </u>	2
			•	<u> </u>			3
	′1240¶		•				3
Inverting and Noninverting	'230] 3
Octal Buffers/Drivers				\vdash	_		
	1245		<u> </u>	_	•	_	2
Octal Transceivers			A	•		<u></u>	3
	11245		Α	_			
	'365	Α	L		Α		2
Noninverting		-	•	\vdash	<u> </u>		3
Hex Buffers/Drivers	'367	_A	-	-	Α		2
	+	\vdash	•		-		3
In	'366	Α			Α		3
Inverting			-		_		2
Hex Buffers/Drivers	'368	Α			Α		3
	125		-	-	Α		
Quad Buffers/Drivers	126			\vdash		-	
with Independent	425	:			Α		2
Output Controls	425	:			-		
		-		-	•		
Noninverting	'243		_	•	•	<u> </u>	3
Quad Transceivers	12431		A_	•	<u> </u>		3
	12431	-	-		•	<u> </u>	2
Inverting	'242	-	A	•	•		
Quad Transceivers	12421		A .	•		-	3
O IT		-	-	\vdash		•	
Quad Transceivers with Storage	'226		1	1		•	2

50-OHM/75-OHM LINE DRIVERS

			TECHN	OLOG	Υ _	
DESCRIPTION	TYPE	STD	ALS	AS	s	VOLUME
Hex 2-Input Positive-NAND	'804		Α	В		
Hex 2-Input Positive-NOR	1805		Α	В] ,
Hex 2-Input Positive-AND	'808		A	В		3
Hex 2-Input Positive-OR	'832		Α	В		1
Quad 2-Input Positive-NOR	128	•				
Dual 4-Input Positive-NAND	′140				•	1 ²

- Denotes available technology.
- Denotes planned new products.
- Denotes very low power.
 A Denotes "A" suffix version available in the technology indicated.
- B Denotes "B" suffix version available in the technology indicated.



BUFFERS, DRIVERS, TRANSCEIVERS, AND CLOCK GENERATORS

BUFFERS, CLOCK/MEMORY DRIVERS

			TECH	INOL	OGY	,		
DESCRIPTION	TYPE	STD TTL	ALS	AS	н	LS	s	VOLUME
Hex 2-Input Positive-NAND	'804		Α	В				
Hex 2-Input Positive-NOR	'805		Α	В				
Hex 2-Input Positive-AND	'808		Α	В				
Hex 2-Input Positive-OR	'832		Α	В				3
Hex Inverter	1004		•	•				
Hex Buffer	'34		•	•				
nex butter .	1034		•	Α				
	'37	•				•	•	2
Quad 2-Input Positive-NAND			Α					3
	11000		Α	•				,
	'28	•		Ĺ		•		2
Quad 2-Input Positive-NOR	28		Α					
Quad 2-Input Fositive-NON	1002		Α					
	1036			Α				
Quad 2-Input Positive-AND	'1008		Α	•				
Quad 2-Input Positive-OR	1032		Α	•				3
Triple 3-Input Positive-NAND	1010		Α					
Triple 3-Input Positive-AND	1011		Α					
Triple 4-Input AND-NAND	'800			A				1
Triple 4-Input OR-NOR	'802			A				
	′40	•			•	•	•	2
Dual 4-Input Positive-NAND	40		Α					3
	1020		Α					,
Line Driver/Memory Driver	'436							
with Series Damping Resistor	436	l	Ì	1			•	2
Line Driver/Memory Driver	'437						•	

BI-/TRI-DIRECTIONAL BUS TRANSCEIVERS AND DRIVERS

	TYPE	TYPE		TECHNOLOGY					
DESCRIPTION	OF OUTPUT	TYPE	ALS	AS	LS	s	VOLUME		
Quad with Bit Direction	3-State	′446			•				
Controls	3-State	'449			•		}		
	ос	'440			•				
	oc	'441			•				
	3-State	'442		Т	•		2		
Quad Tridirection	3-State	'443		1	•		1		
	3-State	'444			•		1		
	ОС	'448			•	_	1		
4-Bit with Storage	3-State	'226				•	1		

OCTAL BUS TRANSCEIVERS/MOS DRIVERS

	TECHNOLOGY						
DESCRIPTION	TYPE	STD TTL	ALS	AS	LS	s	VOLUME
	'2620			•	[Г	
Inverting Outputs, 3-State	'2640			•			
T 0 2 C	'2623			•			3
True Outputs, 3-State	'2645			•			

OCTAL BUFFERS AND LINE DRIVERS WITH INPUT/OUTPUT RESISTORS

				TE	CHNC	LOG	Υ	
DESCRIPTION		TYPE	STD TTL	ALS	AS	LS	s	VOLUME
Input Resistors	Inverting Outputs	'746		•				
input nesistors	Noninverting Outputs	'747		•				3
Output Resistors	Inverting Outputs	'2540		•				3
Output Resistors	Noninverting Outputs	'2541		•				

- Denotes available technology.
- ▲ Denotes planned new products.
- A Denotes "A" suffix version available in the technology indicated.
- B Denotes "B" suffix version available in the technology indicated.

OCTAL BI-/TRI-DIRECTIONAL BUS TRANSCEIVERS

OCTAL BI-/TRI-DIRECTIONAL BUS TRANSCEIVERS TYPE TECHNOLOGY										
DESCRIPTION		OF TYPE	TYPE	TEC	HNOL	OGY				
DESCRIPTION		OUTPUT	TTPE	ALS	AS	LS	VOLUME			
		3-State	'245	Α	•	•	3			
,				A	-	•	3			
		ос	'621		<u> </u>	•	2			
				A	•	1	3			
	Low	3-State	'623	<u> </u>	۲	•	2			
12 mA/24 mA/48 mA/64 mA	Power		 	A	•	-	3			
Sink, True Outputs		OC, 3-State	.639	_		•	2			
			 	•	•	-	3 & LSI			
		3-State	1652		 	•	2			
						<u> </u>	3			
	,	OC, 3-State	654			•	2			
		ОС	1621							
	Very Low Power	3-State	1623	•			3			
	Power	OC, 3-State	1639	•						
		3-State	'620	Α	•		3			
		3.31816	020			•	2			
		oc	'622	А	•		3			
						•	2			
12 mA/24 mA/48 mA/64 mA	Low	OC, 3-State	'638	Α	•		.3			
Sink, Inverting Outputs	Power				L	•	2 .			
		3-State	'651	•	·		3 & LSI			
						•	2			
		OC, 3-State	'653	•	ļ	-	3			
				<u> </u>	-	•	2			
	Very Low	3-State OC	1620	A	<u> </u>	-				
	Power		1622	A	├	├	3			
		OÇ, 3-State	1638	Ā		-				
	Low	ос	'641		١	•	2			
12 mA/24 mA/48 mA/64 mA	Power			A	•	<u> </u>	3			
Sink, True Outputs		3-State	'645		H	•	2			
,	Very Low	ос	1641	A	_					
	Power	3-State	1645	A	_	_	3			
				А	•					
	Low	3-State	'640			•	2			
12 mA/24 mA/48 mA/64 mA	Power	ос	'642	А	•		3			
Sink, Inverting Outputs		00	642			•	2			
	Very Low	3-State	1640	Α						
	Power	ос	1642				3			
		3-State	643	A	•	_				
12 mA/24 mA/48 mA/64 mA	Low		1	<u> </u>	L-	•	2			
Sink, True and	Power	ос	'644	A	•		3			
Inverting Outputs	<u> </u>			<u> </u>	-	•	2			
	Very Low	3-State	11643	*	├-	-	3			
	Power	oc	11644			-	3 & LSI			
Registered with Multiplex		3-State	'646	<u> </u>	·	•	2			
12 mA/24 mA/48 mA/64 mA		 	 	•	-	Ť	3			
True Outputs		ос	'647	Ť	-	•	2			
		l	—	•	•	Ť	3 & LSI			
Registered with Multiplexed		3-State	'648		-	•	2			
12 mA/24 mA/48 mA/64 mA			1	•	1	T	3 & LSI			
Inverting Outputs		ос	'649		_	•	2			
			'877		•					
Universal Transceiver/		3-State	'852		•	,	3 & LSI			
Port Controllers		1	1856		•		L			
			- 7							

FLIP-FLOPS

DUAL AND SINGLE FLIP-FLOPS

		TECHNOLOGY							
DESCRIPTION	TYPE	STD TTL	ALS	AS	н	L	LS	s	VOLUME
	'73	•			•	•	А		
	'76						Α]
	'78			T	•	•	Α		
	1103				•				1 .
	106				•				2
	107	•					Α		1
Dual J-K Edge-Triggered	1108				•				1
		•					Α		1
	109		Α	•					3
	1112						Α	•	2
	1.112		Α	A				Г	3
	1113						Α	•	2
	113		Α	A					3
	1114						Α	•	2
	114		Α	A					3
	'70	•							
Single J-K Edge-Triggered	1101				•				
	102				•				
	73	•			•	•			
Doel Boles Tolerand	'76	•			•				
Dual Pulse-Triggered	'78				•	•			
	1107	•							
	'71				•	•			2
	'72	•			•	•			
Single Pulse-Triggered	1104	•							
	105	•							
Dual J-K with Data									
Lockout	1111	•							
Single J-K with Data	1110								
Lockout	1110	•							
D D .T	.74	•			•	•	А	•	
Dual D-Type	1 /4		A	•	-	_	-		3

QUAD AND HEX FLIP-FLOPS

					TECH	VOLC	GY		
DESCRIPTION	NO. OF FFs	OUTPUTS	TYPE	STD	ALS	AS	LS	s	VOLUME
			174	•			•	•	2
	6	a	174		•	•			3
			'378				•		
D Type			1171				٠	Г	2
	4	a, ā	175	•			•	•	1
	4	u, u	1/5		•	•			3
	1		'379				•		
LK		_	'276	•					2
J-K	4	Q	1376	•			-		i

OCTAL, 9-BIT, AND 10-BIT D-TYPE FLIP-FLOPS

					TECH	NOLO	GY			
DESCRIPTION	NO. OF BITS .	ОИТРИТ	TYPE	STD TTL	ALS	AS	LS	s	VOLUME	
		3-State	:374		•	•			3	
True Data	Octal	3-3(ate	3/4				•	•	2	
		3-State	'574		В	•			3	
		2-State	'273	•	•		•		2	
True Data with Clear	Octal	3-State	1575		•	•		T		
		3-State	'874		•	•			3	
		3-State	'878		•	•				
True with Enable	Octal	2-State	'377				•		2	
		3-State	'534		•	•				
Inverting	Octal	3-State	1564		Α					
		3-State	1576		Α	•			3	
In the Class	Octal	3-State	'577		Α	•			3	
Inverting with Clear	Octai	3-State	'879		Α	•				
Inverting with Preset	Octal	3-State	'876		Α	•				
True	Octal	3-State	'825			•				
Inverting	Octal	3-State	'826			•				
True	9-Bit	3-State	'823			•				
Inverting	9-Bit	3-State	'824			•				
True	10-Bit	3-State	'821			•				
Inverting	10-Bit	3-State	'822			•			3 & LSI	
True	Octal	3-State	'29825		A				3 & L31	
Inverting	Octal	3-State	'29826		•					
True	9-Bit	3-State	'29823		A					
Inverting	9-Bit	3-State	'29824		4					
True	10-Bit	3-State	'29821		A					
Inverting	10-Bit	3-State	'29822		A					

Denotes available technology.

[▲] Denotes planned new products.

A Denotes "A" suffix version available in the technology indicated. B Denotes "B" suffix version available in the technology indicated.

LATCHES AND MULTIVIBRATORS

QUAD LATCHES

1				TECH				
DESCRIPTION	OUTPUT	TYPE	STD	ALS	AS	L	LS	VOLUME
Dual 2-Bit	2-State	'75	•		Г	•	•	
Transparent	2-State	'77	•			•	•	2
Transparent	2-State	'375					•	1 4
S-R	2-State	'279	•				Α	

RETRIGGERABLE MONOSTABLE MULTIVIBRATORS

			TECH	NOLC	GY		
DESCRIPTION	ТҮРЕ	STD TTL	ALS	AS	LS	L	VOLUME
	'122	•			•	•	
Single	130	•					1
	'422				•		2
Doct	′123	•			•	•	1
Dual	'423				•		1

D-TYPE OCTAL, 9-BIT, AND 10-BIT READ-BACK LATCHES

			TECHNOLOGY					
DESCRIPTION	NO. OF BITS	TYPE	STD	ALS	AS	LS	s	VOLUME
Edge-Triggered Inverting and Noninverting	Octal	'996		•				
	Octal	'990		•				1
Transparent True	9-Bit	'992		•				
	10-Bit	'994		•				
	Octal	'991		•				3 & LSI
Transparent Noninverting	9-Bit	'992		•				J & L31
	10-Bit	'994		•				
Transparent with Clear True Outputs	Octal	'666		•				
Transparent with Clear Inverting Outputs	Octal	'667		•				

OCTAL, 9-BIT, AND 10-BIT LATCHES

					TECHI	NOLC	GY		
DESCRIPTION	NO. OF BITS	ОИТРИТ	TYPE	STD TTL	ALS	AS	LS	s	VOLUME
,			'268					•	
_		3-State	'373				•		2
Transparent	Octai				•	•			3
		3-State	'573		•	•			l
0 1400		2-State	100	•		-			
Dual 4-Bit	Octal	2-State	1116	•				-	2
Transparent		3-State	'873		В	•	T		
		3-State	'533		•	•			Ī
Inverting Transparent	Octal	3-State	'563		А				1
1.3		3-State	'580		Α	•			3
Dual 4-Bit Inverting Transparent	Octal	3-State	'880		А	•			
		3-State	'604				•	Т	
	_	ОС	'605					_	
2-Input Multiplexed	Octal	3-State	'606				•	_	2
		ОС	'607			_	•	_	1
***				•			•		1
Addressable	Octal	2-State	'259		•				3
Multi-Mode Buffered	Octal	3-State	'412					•	2
True	Octal	3-State	'845			•			
Inverting	Octal	3-State	'846		A	•		\vdash	1
True	9-Bit	3-State	'843		•	•			3 & LSI
Inverting	9-Bit	3-State	'844		•	•			3 & LSI
True	10-Bit	3-State	'841		•	•			1
Inverting	10-Bit	3-State	'842		•	•			1

MONOSTABLE MULTIVIBRATORS WITH SCHMITT-TRIGGER INPUTS

DESCRIPTION	ТҮРЕ	STD TTL	ALS	AS	LS	s	L	VOLUME
Single	′121	•	Г		Г	П	•	
Dual	1221	•			•			

- Denotes available technology.
- ▲ Denotes planned new products.
- A Denotes "A" suffix version available in the technology indicated.
- B Denotes "B" suffix version available in the technology indicated.



REGISTERS

SHIFT REGISTERS

	NO.	Π	мо	DES				TE	CHNC	LOG	Y		
DESCRIPTION	OF BITS	S.	S.L	LOAD	HOLD	TYPE	STD	ALŚ	AS	L	LS	s	VOLUME
Sign-Protected		×		х	х	'322					А		
		х	х	х	х	1198	•						2
Parallel-In,		Г		T.		·					•	•	1
Parallel-Out,	8	×	×	×	×	'299		•	A				3
Bidirectional	l	Г	Т		\vdash			1	<u> </u>		•	\vdash	2
	1	×	×	×	×	'323		•	•	\vdash		\vdash	3
		\vdash		_	1		•			$\overline{}$	A	•	2
	4	×	X	×	х	′194		 	_		_	 	3
Parallel-In,		1	\vdash	_						_		_	
Parallel-Out,	l	×	×	×	х	'671					•		
Registered	4	r		\vdash				$\overline{}$	_			\vdash	2
Outputs	ĺ	×	×	×	х	'672					•		2
	8	×		×	x	1199	•	1	 		_	\vdash	
	5	x		×		.96	•		\vdash	•	•	\vdash	
		1			т		Α	 	_		В		2
		×		×		'95		 		_		├	3
Parailel-in,		×		×		.99		 	<u> </u>		-	-	
Parallel-Out		×	Н	×	×	178	•	_		<u> </u>	_	-	2
Taraner out	4	X	Н	×	x	179	•	-			-	├-	
	1	F	Н	Ĥ	<u> </u>	170	•	_	-	-	A		2
		×	1	х		1195			_	┢		H	3
		×	Н	×	┢	'295		 	- -	-	В	┢	2
	l		Н	-				-	_	-	A	<u> </u>	2
		×		×		′395		-	•	\vdash	_	-	3
	16	×	Н	×	x	'673	_		F	-		┢	
Serial-In		ا	-	Ĥ	<u>^</u>		-	-				┢	2
Parallel-Out	8	×		İ		164	- -	_	-	Ť	-	\vdash	3
	16	×	Н	×	x	'674	 	├-	-			-	
		 ^	Н	Ĥ	1	3/4		-	-	\vdash	A	\vdash	2
Parallel-In,		×		×	x	′165		_		-	<u> </u>	Η-	3
Serial-Out	- 8	\vdash	Н	\vdash	Н		•	<u> </u>	_		A	H	2
		×		×	×	1166	<u> </u>					\vdash	3
Serial-In,	8	×	H	\vdash	Н	·91		<u>├</u>				H	<u> </u>
Serial-In,	4	Ŷ	Н	x	-	'94	-			·	ř	-	2
oenal-Out	4	١٨.	1	· ^ i		94	•	1		1			i

SHIFT REGISTERS WITH LATCHES

	NO.			TEC	HNOL	OGY	
DESCRIPTION	OF BITS	OUTPUTS	TYPE	ALS	AS	LS	VOLUME
Parallel-In, Parallel-Out	4	3-State	'671			•	
with Output Latches	*	3-State	'672			•.	l
	16	2-State	'673			•	1
Serial-In, Parallel-Out		Buffered	'594			•	
with Output Latches	8	3-State	'595			•	1
		ос	'596			•	2
¥		ОС	'599			•] '
Parallel-In, Serial-Out,	8	2-State	'597			•	l
with Input Latches	8	3-State	'589			•	Ι.
Parallel I/O Ports with	8	3-State	^{'598}				
Input Latches, Multiplexed Serial Inputs	8	3-State	598			•	

SIGN-PROTECTED REGISTERS

	NO.	Ι	MO	DES	S		TEC	HNOL		
DESCRIPTION	OF BITS	S.B	S.L	LOAD	НОГР	TYPE	ALS	AS	LS	VOLUME
Sign-Protected Register	8	х	Г	×	X	'322			Α	2

REGISTER FILES

	T		T	ECHNO	LOG	/	
DESCRIPTION	ОИТРИТ	TYPE	STD	ALS	AS	LS	VOLUME
8 Words × 2 Bits	3-State	172	•				
	oc	170	•			•	2
4 Words × 4 Bits	3-State	'670				•	1
01.16 M1 4.04-	3-State	'870			•		
Dual 16 Words × 4 Bits	3-State	'871			•		3 & LSI
64 Words × 40 Bits	3-State	'8834		T	•		LSI

OTHER REGISTERS

			TEC	HNO	.OG	7		
DESCRIPTION	TYPE	STD TTL	ALS	AS	L	LS	s	VOLUME
	'98		1		•			2
Quadruple Multiplexers	'298	•				•		1
with Storage	296			•				3
with Storage	.398				•		İ	
	'399				•			2
8-Bit Universal Shift	'299					•	•	
Registers	299		•	•				3
Quadruple Bus-Buffer Registers	173	•				А		2
Octal Storage Register	'396		T	1		•		
Dual-Rank 8-Bit	'963		A					
Shift Registers	'964		A					۱
8-Bit Diagnostics/	'29818	[A					3 & LSI
Pipeline Registers	'29819		A					1

- Denotes available technology.
- ▲ Denotes planned new products.
- A Denotes "A" suffix version available in the technology indicated. B Denotes "B" suffix version available in the technology indicated.

COUNTERS

SYNCHRONOUS COUNTERS - POSITIVE-EDGE TRIGGERED

Description	L	A A	•	2 3 2 3
Sync 160		A .	•	3 2
Sync 162 B		•	•	2
Sync 162 B		•	•	
Decade Sync '560 A Sync '668 Sync '690 Sync '692 Sync '692 Sync '188		•		- 3
Sync '560 A Sync '668 Sync '690 Sync '692 Sync '168		•		
Sync '690 Sync '692		•	-	
Sync '692 Sync '168		<u> </u>	_	
Sync (168	L	_		2
Sync '168 B •	_	•] ′
Sync 168 B •	1	В	•	1
				3
Asvnc '190		•		2.
Async '190 •				3
Decade Up/Down Async 192	•	•	T	2
Async '192				
Sync '568 A			Г	3
Sync '696	T	•	Т	
Sync '698		•		1
Decade Rate 1 Async (187	Г			2
Multipler, N10 Set-to-9 167		İ		
0 100		Α		1
Sync /161 B .	Г			3
Sync '163		Α	•	2
1 ' R •				
4-Bit Binary Sync '561 A	Г			3
Sync '669		•		
Sync '691		•		1
Sync '693		•	T	2
	_	В	•	1
Sync /169 B •	1		1	3
. 1	Г	•		2
Async /191	T			3
4-Bit Binary	•	•		2
Up/Down Async 193	T		†	
Sync '569 A	Т	1	T	3
Sync '697	\vdash	•	 	
Sync '699		•	†	1
6-Bit Binary 1 Rate Multipler, N2				2
Async CLR 1867	\vdash		†	
8-Bit Up/Down Sync CLR '869 •	+-	 	+-	3 & LSI

ASYNCHRONOUS COUNTERS (RIPPLE CLOCK) - NEGATIVE-EDGE TRIGGERED

	PARALLEL			TECH	NOL	OGY			
DESCRIPTION	LOAD	TYPE	STD	ALS	AS	L	LS	s	VOLUME
	Set-to-9	,90	Α			•	•		
		'68					•		1
Decade	Yes	1176	•						1
	Yes	196	•				•	•	1
	Set-to-9	'290	•				•		1
	None	193	Α			•	•	Г	1
	,	'69					•]
4-Bit Binary	Yes	1177	•					Г	2
	Yes	1197	•				•	•	1 .
	None	'293	•				•		1
Divide-by-12	None	'92	Α				•		1
Dual Decade	None	'390	•			T	•	Г	1
Duai Decade	Set-to-9	1490	•				•		1
Dual 4-Bit Binary	None	'393	•	T		Г	•	Γ	1

8-BIT BINARY COUNTERS WITH REGISTERS

	TYPE		TEC			
DESCRIPTION	OF OUTPUT	TYPE	ALS	AS	LS	VOLUME
Parallel Register	3-State	'590			•	
Outputs	ОС	'591			•] ,
Parallel Register Inputs	2-State	'592			•	1 ′
Parallel I/O	3-State	'593	T .		•]

FREQUENCY DIVIDERS. RATE MULTIPLIERS

		1				
DESCRIPTION	TYPE	STD TTL	ALS	AS	LS	VOLUME
50-to-1 Frequency Divider	′56				•	
60-to-1 Frequency Divider	'57					,
60-Bit Binary Rate Multiplier	'97	•	1			1 2
Decade Rate Multiplier	1167	•			1	1

Denotes available technology.

A Denotes "A" suffix version available in the technology indicated.

B Denotes "B" suffix version available in the technology indicated.

DECODERS, ENCODERS, DATA SELECTORS/MULTIPLEXERS AND SHIFTERS

DATA SELECTORS/MULTIPLEXERS

	TYPE			TE	CHNC	LOC	Ϋ́		
DESCRIPTION	OF	TYPE	STD	ALS	AS	L	LS	s	VOLUME
	OUTPUT		TTL	ļ			<u> </u>	+	
	2-State	1150	•			L	<u> </u>	1	2
16-to-1	3-State	'250			•	L	_	_	
	3-State	'850			•			_	3 & LSI
***	3-State	'851			•	<u> </u>	<u> </u>		
Dual 8-to-1	3-State	'351	•					_	2
	2-State	151	Α	•	•	-	•	•	3
	2-State	152	A	-	-	-		+	
			•		-	-	•	•	2
8-to-1	3-State	'251		•	A			Ţ	3
	3-State	'354			-		•	T	
	2-State	'355					•	Т	1
	3-State	'356					•	1	2
	ос	'357				$\overline{}$	•	T	1
			•			•	•	•	1
	2-State	1153		•	•	_	_	1	3
	T						•		2
Dural A so 4	3-State	'253		•	•			T	3
Dual 4-to-1	2-State	'352					•		2
	2-State	352		•	•			Г	3
	0.0	1050					•	\vdash	2
	3-State	'353		•	•			T	3
	3-State	1604					•	T	
0	ос	1605					•		
Octal 2-to-1 with Storage	3-State	1606					•	T	2
	ос	'607			_		•	1	1
***************************************	2-State	'98				•			1
			•				•		2
Quad 2-to-1 with Storage	2-State	'298			•			T	3
	2-State	'398					•	1	
	2-State	'399					•	T	2
			•			•	•	•	1
*	2-State	157		•	•			Т	3
							•	•	2
	2-State	1158		•	•			T	3
Quad 2-to-1							В	•	2
	3-State	1257		A	•		Ť	Ť.	3
							В		2
	3-State	′258		Α	•		<u> </u>	ŕ	3
6-to-1 Universal								+	
Multiplexer	3-State	′857		•	•				3

DECODERS/DEMULTIPLEXERS

	TYPE	1		TE	CHNC	COLO	3Y		
DESCRIPTION	OF	TYPE	STD	ALS	AS	ı	LS	s	VOLUME
	OUTPUT		TTL	ALS	AS	١.	LS	3	
4-to-16	3-State	154	•			•			
4-10-10	oc	1159	•						1
4-to-10 BCD-to-Decimal	2-State	'42	Α			•	•		1
4-to-10 Excess 3-to- Decimal	2-State	'43	А			•			2
4-to-10 Excess 3-Gray- to-Decimal	2-State	'44	Α			•			
3-to-8 with Address		131		•	A				3
3-to-8 with Address Latches	2-State	137		•	A				1 3
Latenes	2-State	137					•	Г	2
	2-State	138		•	•				3
3-to-8	2-31416	136					•	•	2
	3-State	'538		•					3
	2-State	139		A	•				1 ,
Dual 2-to-4	2-State	135					Α	•	
D081 2-10-4	2-State	1155	•				Α		2
	ОС	1156	•				•		1
Dual 1-to-4 Decoders	3-State	'539		A					3

CODE CONVERTERS

		TECHNO	LOGY	
DESCRIPTION	TYPE	STD TTL	s	VOLUME
6-Line-BCD to 6-Line Binary, or 4-Line to 4-Line BCD 9's/BCD 10's Converters	184	•		2
6-Bit-Binary to 6-Bit BCD Converters	'185	Α		1
BCD-to-Binary Converters	'484		Α	
Binary-to-BCD Converters	'485		Α	1 4

PRIORITY ENCODERS/REGISTERS

		Т				
DESCRIPTION	TYPE	STD TTL	ALS	AS	LS	VOLUME
Full BCD	147	•			•	
Cascadable Octal	1148	•			•] ,
Cascadable Octal with 3-State Outputs	'348				•]
4-Bit Cascadable with Registers	′278	•				

SHIFTERS

				TEC	HNO	.OG	Y	TECHNOLOGY					
DESCRIPTION	ОШТРИТ	TYPE	STD TTL	ALS	AS	L	LS	s	VOLUME				
4-Bit Shifter	3-State	'350						•	2				
Parallel 16-Bit													
Multi-Mode	3-State	'897	İ		•			ĺ	LSI				
Barrel Shifter					l				LSI				
32-Bit Barrel Shifter	3-State	'8838			A	Г			1				

- Denotes available technology.
- ▲ Denotes planned new products.
- A Denotes "A" suffix version available in the technology indicated. B Denotes "B" suffix version available in the technology indicated.

DISPLAY DECODERS/DRIVERS, MEMORY/MICROPROCESSOR CONTROLLERS, AND VOLTAGE-CONTROLLED OSCILLATORS

OPEN-COLLECTOR DISPLAY DECODERS/DRIVERS

	OFF-STATE			TECH	NOLO	GΥ		
DESCRIPTION	OUTPUT	TYPE	STD	ALS	AS	L	LS	VOLUME
	VOLTAGE	1	TTL	ALS	43		1.3	
	30 V	'45	•				1	
BCD-to-Decimal	60 V	1141	•					1 1
BCD-to-Decimal	15 V	145	•				•	
	7 V	'445					•	
	30 V	'46	Α			•		
	15 V	'47	Α			•	•	
*	5.5 V	'48	•				•	1 , 1
	5.5 V	'49	•				•	2
DOD C	30 V	'246	•					1
BCD-to-Seven-Segment	15 V	'247	•				•	1
	7 V	'347					•	1 1
	7 V	'447					•	1
	5.5 V	'248	•				•	1
	5.5 V	'249	•				•	l

MEMORY/MICROPROCESSOR CONTROLLERS

	DESCRIPTION		TYPE	TE	CHN	OLOG	Υ	VOLUME
	DESCRIPTION		ITPE	ALS	AS	LS	S	VOLUME
System Con	trollers (Universal	or for '888)	'890	T T	•			LSI
Transparent,		4K, 16K	'600			Α		
Memory Refresh	Burst Modes	64K	'601			А		1
	Cycle Steal,	4K, 16K	'602			Α		2
Controllers Burst Modes		64K	'603			Α		
Memory Cyc	Memory Cycle Controller					•		1
Memory Ma		3-State	'612			•		
Memory Ma	ppers	oc	'613			•		LSI
Memory Ma	ppers	3-State	'610			•		LSI
with Output	Latches	ОС	'611			•		1
Multi-Mode	Latches (8080A	Applications)	'412				•	2.
		16K, 64K,	2967	A				
D			'2968	•				1
Dynamic Memory Controllers		16K, 64K	'6301	A				LSI
			'6302	A				1

OPEN COLLECTOR DISPLAY DECODERS/DRIVERS WITH COUNTERS/LATCH

		TECH	HNOLO	GΥ	
DESCRIPTION	TYPE	STD	ALS	AS	VOLUME
BCD Counter/4-Bit Latch/BCD-to-Decimal	1142				
Decoder/Driver	142				
BCD Counter/4-Bit					
Latch/BCD-to-Seven-Segment	143			[2
Decoder/LED Driver	143				
BCD Counter/4-Bit					
Latch/BCD-to-Seven-Segment	1144		1		
Decoder/Lamp Driver	,,,,,			<u> </u>	


	,	DESCRI	PTION			1	TECHNO		
No.	COMP'L ZOUT	ENABLE	RANGE INPUT	R _{ext}	f _{max} MHz	TYPE	LS	s	VOLUME
Single	Yes	Yes	Yes	No	. 20	'624	•		
Single	Yes	Yes	Yes	Yes	20	'628	•		
Dual	No	Yes	Yes	No	60	1124		•	1 .
Dual	Yes	Yes	No	No	20	'626	•		2
Dual	No	No	No	No	20	·'627	•		
Dual	No	Yes	Yes	No	20	'629	•		1

VOLTAGE-CONTROLLED OSCILLATORS

CLOCK GENERATOR CIRCUITS

			TECH	NOL	OGY		
DESCRIPTION	TYPE	STD TTL	ALS	AS	LS	s	VOLUME
Quadruple Complementary-Output Logic Elements	'265	•					
Dual Pulse Synchronizers/Drivers	120	•					1
Crystal-Controlled Oscillators	'320				•	Γ	2
	'321				•		2
Digital Phase-Lock Loop	'297				•		
Programmable Frequency	'292				•		1
Dividers/Digital Timers	'294				•		1
Triple 4-Input AND/NAND Drivers	'800			A			3
Triple 4-Input OR/NOR Drivers	'802			•] 3
Dual VCO	'124					•	2

RESULTANT DISPLAYS USING '46A, '47A, '48, '49, 'L46, 'L47, 'LS47, 'LS48, 'LS49, 'LS347



RESULTANT DISPLAYS USING '143, '144

	1]	5					
0	1	2	3	4	5	6	7	R	9	

- Denotes available technology.
- ▲ Denotes planned new products.
- A Denotes "A" suffix version available in the technology indicated.



COMPARATORS AND ERROR DETECTION CIRCUITS

4-BIT COMPARATORS

	DE	SCRIPT	TION									
P-Q	P>Q	P <q< th=""><th>ОИТРИТ</th><th>OUTPUT ENABLE</th><th>TYPE</th><th>STD TTL</th><th>ALS</th><th>AS</th><th>L</th><th>LS</th><th>s</th><th>VOLUME</th></q<>	ОИТРИТ	OUTPUT ENABLE	TYPE	STD TTL	ALS	AS	L	LS	s	VOLUME
Yes	Yes	No	2-State	No	'85	•			•	•	•	2

8-BIT COMPARATORS

			DE	SCRIPT	TION				TEC	HNOL	OGY	
INPUTS	P=Q	P-Q	P>Q	P>Q	P <q< th=""><th>ОИТРИТ</th><th>OUTPUT ENABLE</th><th>TYPE</th><th>ALS</th><th>AS</th><th>LS</th><th>VOLUME</th></q<>	ОИТРИТ	OUTPUT ENABLE	TYPE	ALS	AS	LS	VOLUME
	Yes	No	No	No	No	ос	Yes	'518	•			
	No	Yes	No	No	No	2-5	Yes	'520	•			3
20-kΩ	No	Yes	No	No	No	ос	Yes	522	•]
Pull-Up	No	Yes	No	Yes	No	2.5	No	'682			•	2
	No	Yes	No	Yes	No	oc	No	'683			•	2
	Yes	No	No	No	No	ос	Yes	'519	•			- 3
	No	Yes	No	No	No	2-5	Yes	'521	•] ,
	No	Yes	No	Yes	No	2·S	No	'684			•	
	No	Yes	No	Yes	No	ос	No	685			•	2
	No	Yes	No	Yes	No	2·S	Yes	'686			•	1 ′
Standard	No	Yes	No	Yes	No	ос	Yes	'687			•	1
	No	Yes	No	No	No	2-5	Yes	'688	•			3
	INO	162	140	NO	140	2.3	165	000			•	2
	No	Yes	No	No	No	ос	Yes	'689	•			3
	140	res	140	NO	NO	OC.	res	000			•	2
Latched P	No	No	Yes	No	Yes	2-S	Yes	1885				3 & LSI
Logic & Arith	140	INO	res	140	res	2.3	res	085			L	3 of ESI
Latched P&Q	Yes	No	Yes	No	Yes	Latched	Yes	.866				3
Logic & Arith] .,,	. es	.,,0		Luterieu	. 65	1 200		آ ا	ĺ	1 "

ADDRESS COMPARATORS

DESCRIPTION	OUTPUT	PUT LATCHED		TECHN	OLOGY	VOLUME
DESCRIPTION	ENABLE	OUTPUT	TYPE	ALS	ALS AS	
16-Bit to 4-Bit	Yes		'677	•		
		Yes	'678	•		,
12-Bit to 4-Bit	Yes		'679	•		3
12-BIL 10 4-BIL		Yes	'680	•		

PARITY GENERATORS/CHECKERS,

		NO.		T	ECHN	DLOG	Y		
DESCRIPTION		OF BITS	TYPE	STD TTL	ALS	AS	LS	s	VOLUME
		8	′180	•					2
Odd/Even Parity Generators/Checkers	•		′280		•	•	•	•	
		9	′286			•		1	3 & LSI
	3-State	8	'636				•		
	ос	8	'637				•		2
	3-State	16	'616		•				3 & LSI
	ОС	16	'617		A				3 & LSI
Parallel Error	3-State	16	'630				•		2
Detection/Correction	oc	16	'631				•		1
Circuits	3-State	16	'8400		A				LSI
	3-State	32	'632		Α	•			
	ос	32	'633		•	•	Г	Г	3 & LSI
	3-State	32	'634		A	•			J & LSI
	OC	32	'635		A	A			

FUSE-PROGRAMMABLE COMPARATORS

DESCRIPTION	TYPE	STD	ALS	AS	LS	s	VOLUME
16-Bit Identity Comparator	'526		•	Γ		T	
12-Bit identity Comparator	'528		•				3
8-Bit Identity Comparator and 4-Bit Comparator	·527		•] 3

[•] Denotes available technology.

[▲]Denotes planned new products.

A Denotes "A" suffix version available in the technology indicated.

ARITHMETIC CIRCUITS AND PROCESSOR ELEMENTS

PARALLEL BINARY ADDERS

DESCRIPTION	TYPE	STD TTL	ALS	AS	н	LS	s	VOLUME
1-Bit Gated	'80	•	T					
2-Bit	'82	•	T-		1			1
4-Bit	'83	Α				Α	Γ	2
4-Bit	'283	•				•	•	1
Dual 1-Bit Carry-Save	'183				•	•	Г	l

ACCUMULATORS, ARITHMETIC LOGIC UNITS, LOOK-AHEAD CARRY GENERATORS

		T		TECHI	NOLO	GY		
DESCRIPTION		TYPE	STD TTL	ALS	AS	LS	s	VOLUME
4-Bit Parallel Binary	Accumulators	'281					•	
4-bit Parallel billary	Accumulators	'681				•		2
		1181	•			•	•	
					Α			3 & LSI
4-Bit Arithmetic Log	11181			•			3 04 1.31	
Function Generators	5	'381				Α		2
		381					•	
		'881			Α			3 & LSI
4-Bit Arithmetic Log with Ripple Carry	gic Unit	'382				•		2
		1182	•				•	2
Look-Ahead Carry	16-Bit .	102			•			3
Generators		'282			•			3
	32-Bit	'882			Α			3 & LSI
Quad Serial Adder/Subtractor		'385				•	Г	2

MULTIPLIERS

DESCRIPTION	TYPE	STD	ALS	AS	LS	s	VOLUME
2-Bit-by-4-Bit Parallel Binary Multipliers	'261				•		
4 Dia h., 4 Dia Danella Diago, Madalata	'284	•					
4-Bit-by-4-Bit Parallel Binary Multipliers	'285	•					2
25-MHz 6-Bit Binary Rate Multipliers	'97	•		П			
25-MHz Decade Rate Multipliers	1167	•			Г		
8-Bit × 1-Bit 2's Complement Multipliers	'384				•		

OTHER ARITHMETIC OPERATORS

			T	CHNC	LOG	Υ			
DESCRIPTION	TYPE	STD TTL	ALS	AS	н	L	LS	s	VOLUME
Quad 2-Input Exclusive-OR	′86	•				•	Α	•	2
Gates with Totem-Pole	86		•						3
Outputs	'386					Π	Α		
Quad 2-Input Exclusive-OR Gates with Open-Collector	'136	•						•	2
Outputs			•						3
Quad 2-Input Exclusive-	'266					Г	•		2
NOR Gates	'810		•	•					3
Quad 2-Input Exclusive-NOR Gates with Open-Collector Outputs	'811		•	•					3
Quad Exclusive OR/NOR Gates	135							•	2
4-Bit True/Complement Element	'87				•				_

BIPOLAR BIT-SLICE PROCESSOR ELEMENTS

	CASCADABLE	CASCADABLE		TECHNOLOGY				
DESCRIPTION	TO N-BITS	TYPE	ALS	AS	LS	s	VOLUME	
	No	'887		•				
8-Bit Slice	Yes	'888		•			LSI	
	Yes	'895		A				

- Denotes available technology.
- ▲Denotes planned new products.

A Denotes "A" suffix version available in the technology indicated.



MEMORIES

USER-PROGRAMMABLE READ-ONLY MEMORIES (PROMs) STANDARD PROMS

DESCRIPTION	TYPE	ORGANIZATION	OUTPUT	s	VOLUME
	TBP28S166	2048W × 8B	3-State		
	TBP38S165	2048W × 8B	3-State		
	TBP38S166	2048W × 8B	3-State		}
16K-Bit Arrays	TBP38SA165	2048W × 8B	oc		}
	TBP38SA166	2048W × 8B	oc		
	TBP34S162	4096W × 4B	3-State		
	TBP34SA162	4096W × 4B	OC	Ā 1	
·	TBP24S81	2048W × 4B	3-State	-	
	TBP24SA81	2048W × 4B	oc		
	TBP28S85A	1024W × 8B	3-State		
	TBP28S86A	1024W × 8B	3-State		
8K-Bit Arrays	TBP28SA86A	1024W × 8B	OC		
· I	TBP38S85	1024W × 8B	3-State		
	TBP38S86	1024W × 8B	3-State		
	TBP38SA85	1024W × 8B	ос		
	TBP38SA86	1024W × 8B	ос	•	4
	TBP24S41	1024W × 4B	3-State	•	
	TBP24SA41	1024W × 4B	oc	•	
AK DV A	TBP28S42	512W × 8B	3-State	•	
4K-Bit Arrays	TBP28SA42	512W × 8B	ос	•	
	TBP28S46	512W × 8B	3-State	•	
	TBP28SA46	512W × 8B	ос	•	
2K-Bit Arrays	TBP38S22	256W × 8B	3-State	•	
ZK-BIL Arrays	TBP38SA22	256W × 8B	oc	•	
	TBP24S10	256W × 4B	3-State	•	
1K-Bit Arrays	TBP24SA10	256W × 4B	ос	•	
IN-DIL Arrays	TBP34S10	256W × 4B	3-State	•	
	TBP34SA10	256W × 4B	ос	•	
	TBP18S030	32W × 8B	3-State	•	
256-Bit Arrays	TBP18SA030	32W × 8B	oc	•	
200-bit Allays	TBP38S030	32W × 8B	3-State	•	
	TBP38SA030	32W × 8B	ос	•	

LOW-POWER PROMs

DESCRIPTION	TYPE	ORGANIZATION	TYPE OUTPUT	s	VOLUME
	TBP28L166	2048W × 8B	3-State	•	
16K-Bit Arrays	TBP38L165	2048W × 8B	3-State	•	
TON-BIT ATTAYS	TBP38L166	2048W × 8B	3-State	•	
	TBP34L162	4096W × 4B	3-State	•	ļ
	TBP28L85A	1024W × 8B	3-State	A	
8K-Bit Arrays	TBP28L86A	1024W × 8B	3-State	•	
	TBP38L85	1024W × 8B	3-State	•	
	TBP38L86	1024W × 8B	3-State	•	4
4K-Bit Arrays	TBP28L42	512W × 8B	3-State	•	
4K-bit Arrays	TBP28L46	512W × 8B	3-State	•	
	TBP28L22	256W × 8B	3-State	•	
2K-Bit Arrays	TBP28LA22	256W × 8B	oc	•	
	TBP38L22	256W × 8B	3-State	•	
1K-Bit Arrays	TBP34L10	256W × 4B	3-State	•	
256-Bit Arrays	TBP38L030	32W × 8B	3-State	•	

REGISTERED PROMS

DESCRIPTION	TYPE	ORGANIZATION	TYPE OUTPUT	s	VOLUME
	TBP34R162	4096W × 4B	3-State	•	
16K-Blt Arrays	TBP34SR165	4096W × 4B	3-State	•	4
	TBP38R165	2048W × 8B	3-State	•	1

RANDOM-ACCESS READ-WRITE MEMORIES (RAMs)

		TYPE			TECHI	NOLO	GΥ		
DESCRIPTION	ORGANIZATION	OF OUTPUT	TYPE	STD TTL	ALS	AS	LS	s	VOLUME
050 Bit A	256 × 1	3-State	'201					•	
256-Bit Arrays	250 × 1	ос	'301					•	1
		ос	'89	•					i
		3-State	189				Α	В	4
64-Bit Arrays	16 × 4	3-State	'219				Α		
		ос	′289		T		Α	В	
		ос	'319				Α		
16-Bit Multiple-Port Register File	8 × 2	3-State	172	•					2
16-Bit Register File		oc	170	•			•		1 2
	4 × 4	3-State	'670				•		1
Dual 64-Bit	40 4	20.	'870		T	•			3
Register Files	16 × 4	3-State	'871			•			3

FIRST-IN FIRST-OUT MEMORIES (FIFOs)

	TYPE	ТҮРЕ	TE	CHNO)LOG	Y		
DESCRIPTION	OF OUTPUT		ALS	AS	LS	s	VOLUME	
	3-State	222			•			
	3-State	224			•		LSI	
16 × 4	3-State	227			•			
	3-State	228			•			
	3-State	232	Α				3 & LSI	
16 × 5	3-State	225			•	•	LSI	
	3-State	229	Α				T	
	3-State	233	Α				3 & LSI	

[•] Denotes available technology.

[▲] Denotes planned new products.

A Denotes "A" suffix version available in the technology indicated.

B Denotes "B" suffix version available in the technology indicated.

PROGRAMMABLE LOGIC ARRAYS

PROGRAMMABLE LOGIC ARRAYS

			OUTPUTS	TYPE	T	NO. OF	I	
DESCRIPTION	INPUTS'	NO.	TYPE	NO	ALS	PINS	VOLUME	
		8	Active-Low	TIBPAL16L8-15	•			
		4		'TIBPAL16R4-15	•	1		
Impact PAL*	16	6	Registered	'TIBPAL16R6-15	•	20		
		8		TIBPAL16R8-15	•			
		8	Active-Low	TIBPAL16L8A	•			
		4		TIBPAL16R4A	•	1	l	
High-Performance PAL*	16	6 .	Registered	'TIBPAL16R6A	•	20		
		8	1	'TIBPAL16R8A	•	1		
		8	Active-Low	'TIBPAL16L8A-2	•		1	
		4		'TIBPAL16R4A-2	•	1		
Half-Power PAL*	16	6	Registered	'TIBPAL16R6A-2	•	20	l	
		8	1	TIBPAL16R8A-2	•	1		
		8	Active-Low	'PAL20L8A			1	
		4	, , , , , ,	'PAL20R4A		١		
High-Performance PAL*	20	6	Registered	'PAL2OR6A		24		
		8	1	'PAL2OR8A	•			
		8	Active-Low	'PAL20L8A-2	•		i	
		4		'PAL20R4A-2	•	1		
Half-Power PAL*	20	20	6	Registered	'PAL20R6A-2	-	24	
		8	1	'PAL20R8A-2	A	1		
		10	Active-Low	'TIBPAL20L10-20	•		1	
		4		'TIBPAL20X4-20	•	1	4	
Exclusive-OR PAL*	20	8	Registered	'TIBPAL20X8-20	•	24		
		10		'TIBPAL20X10-20	•	i		
		8	Active-Low	'TIBPAL20L10-35'	•		1	
		4		'TIBPAL20X4-35	•	1		
Exclusive-OR PAL*	20	8	Registered	'TIBPAL20X8-35	•	24		
		10	1	'TIBPAL20X 10-35	•	1		
	-	8	Active-Low	'TIBPALR19L8-25	•		1	
		4		'TIBPALR19R4-25	•	1		
Registered-Input PAL*	19	6	Registered	TIBPALR19R6-25	•	24		
	1	8	1	'TIBPALR19R8-25	•	1	1	
		8	Active-Low	'TIBPALR19L8-40	•		1	
		4		'TIBPALR19R4-40	•	1		
Registered-Input PAL*	19	6	Registered	TIBPALR19R6-40	•	24	1	
		8	1	'TIBPALR19R8-40	•	1		
		8	Active-Low	'TIBPALT19L8-25	•		1	
		4		'TIBPALT19R4-25	•	1		
Latched-Input PAL*	19	6	Registered	'TIBPALT19R6-25	•	24	1	
		8	1	'TIBPALT19R8-25	•	1	1	
	 	8	Active-Low	TIBPALT19L8-40	•	 	1	
	l	- 4		TIBPALT19R4-40	•	1	1	
Latched-Input PAL*	19	6	Registered	'TIBPALT19R6-40	•	24		
	l	8	1	TIBPALT19R8-40	•	1		
Field-Programmable	 		3-State	TIFPLA839	•	1	1	
		6				24		

^{*} PAL is a registered trademark of Monolithic Memories Incorporated.

- Denotes available technology.
- ▲Denotes planned new products.



General Information

Numerical Index
Glossary
Explanation of Function Tables
Parameter Measurement Information
Functional Index

LSI Devices

2

Application Reports

3

Advanced Schottky Family
Error Detection and Correction
Memory Mapping
Bit-Slice Processor 8-Bit Family
Excerpt — SN74AS888, SN74AS890
Bit-Slice Processor User's Guide

Mechanical Data

1

SN54AS181A, SN54AS881A, SN74AS181A, SN74AS881A ARITHMETIC LOGIC UNITS/FUNCTION GENERATORS

D2661, DECEMBER 1982-REVISED AUGUST 1985

- Package Options Include the 'AS181A in Compact 300-mil or Standard 600-mil DIPs.
 The 'AS881A is Offered in 300-mil DIPS.
 Both Devices are Available in Both Plastic and Ceramic Chip Carriers
- Full Look-Ahead for High-Speed Operations on Long Words
- Arithmetic Operating Modes:

Addition Subtraction

Shift Operand A One Position

Magnitude Comparison

Plus Twelve Other Arithmetic Operations

Logic Function Modes

Exclusive-OR


Comparator

AND, NAND, OR, NOR

'AS881A Provides Status Register Checks Plus Ten Other Logic Operations

 Dependable Texas Instruments Quality and Reliability

logic symbol




Pin numbers shown are JT, JW, NT, and NW packages.

SN54AS181A . . . JT OR JW PACKAGE SN54AS881A . . . JT PACKAGE SN74AS181A . . . NT OR NW PACKAGE SN74AS881A . . . NT PACKAGE (TOP VIEW)

В́0 [1	U24	□vcc
Ā0 [2	23	∏Ã1
S3 [3	22	∏Ē1
S2 [4	21	∏Ā2
S1 [5	20	∏Ē2
S0 [6	19	Ä3
C _n [7	18	∏В̃З
М [8	17	□Ğ
Fo [9	16	C_{n+4}
F1 [10	15	₽
F2 [11	14	$\Box A = B$
GND [12	13]F3

SN54AS181A, SN54AS881A . . . FK PACKAGE SN74AS181A, SN74AS881A . . . FN PACKAGE (TOP VIEW)



NC-No internal connection

TYPICAL ADDITION TIMES (C_I = 15 pF, R_I = 280 Ω , T_A = 25°C)

	THIORE ADDITION THREE TO DITINE 200 X, TA 200 C										
NUMBER	A	DDITION TIMES		PACK	AGE COUNT	CARRY METHOD					
OF	USING 'AS881A	USING 'AS181A	USING 'S181	ARITHMETIC	LOOK-AHEAD	BETWEEN					
BITS	AND'AS882	AND AS882	AND 'S182	LOGIC UNITS	CARRY GENERATORS	ALUs					
1 to 4	5 ns	5 ns	11 ns	1		NONE					
5 to 8	10 ns	10 ns	18 ns	2		RIPPLE					
9 to 16	14 ns	14 ns	19 ns	3 or 4	1	FULL LOOK-AHEAD					
17 to 64	19 ns	19 ns	28 ns	5 to 16	2 to 5	FULL LOOK-AHEAD					

description

The 'AS181A and 'AS881A are arithmetic logic units (ALU)/function generators that have a complexity of 75 and 77 equivalent gates, respectively, on a monolithic chip. These circuits perform 16 binary arithmetic operations on two 4-bit words as shown in Tables 1 and 2. These operations are selected by the four function-select lines (S0, S1, S2, S3) and include addition, subtraction, decrement, and straight transfer. When performing arithmetic manipulations, the internal carries must be enabled by applying a low-level voltage to the mode control input (M). A full carry look-ahead scheme is made available in these devices for fast, simultaneous carry generation by means of two cascade-outputs (pins 15 and 17) for the four bits in the package. When used in conjunction with the SN54AS882 or SN74AS882 full carry look-ahead circuits, high-speed arithmetic operations can be performed. The typical addition times shown previously illustrate the little additional time required for addition of longer words when full carry look-ahead is employed. The method of cascading 'AS882 circuits with these ALUs to provide multilevel full carry look-ahead is illustrated under signal designations.

If high speed is not of importance, a ripple-carry input (C_n) and a ripple-carry output (C_n+4) are available. However, the ripple-carry delay has also been minimized so that arithmetic manipulations for small word lengths can be performed without external circuitry.

The 'AS181A and 'AS881A will accommodate active-high or active-low data if the pin designations are interpreted as follows:

PIN NUMBER	2	1	23	22	21	20	19	18	9	10	11	13	7	16	15	17
Active-low data (Table 1)	ÃO	ĒО	Ā1	B1	Ã2	Ē2	Ā3	B3	ĒΟ	F1	F2	Ē3	Cn	C _{n+4}	P	Ğ
Active-high data (Table 2)	AO	во	Α1	B1	A2	B2	А3	В3	F0	F1	F2	F3	Ē _n	Ĉn+4	Х	Υ

Subtraction is accomplished by 1's complement addition where the 1's complement of the subtrahend is generated internally. The resultant output is A-B-1, which requires an end-around or forced carry to provide A-B.

The 'AS181A and 'AS881A can also be utilized as a comparator. The A = B output is internally decoded from the function outputs (F0, F1, F2, F3) so that when two words of equal magnitude are applied at the A and B inputs, it will assume a high level to indicate equality (A = B). The ALU must be in the subtract mode with C_n = H when performing this comparison. The A = B output is open-collector so that it can be wire-AND connected to give a comparison for more than four bits. The carry output (C_{n+4}) can also be used to supply relative magnitude information. Again, the ALU must be placed in the subtract mode by placing the function select input S3, S2, S1, S0 at L, H, H, L, respectively.

INDUT	OUTPUT Cn+4	ACTIVE-LOW DATA	ACTIVE-HIGH DATA
INPUT C _n	OUTPUT Cn+4	(FIGURE 1)	(FIGURE 2)
Н	н	A ≥ B	A ≤ B
н	L	A < B	A > B
L	, н	A > B	A < B
L	L	A ≤ B	A ≥ B

These circuits have been designed to not only incorporate all of the designer's requirements for arithmetic operations, but also to provide 16 possible functions of two Boolean variables without the use of external circuitry. These logic functions are selected by use of the four function-select inputs (S0, S1, S2, S3) with the mode-control input (M) at a high level to disable the internal carry. The 16 logic functions are detailed in Tables 1 and 2 and include exclusive-OR, NAND, AND, NOR, and OR functions.



description (continued)

The 'AS881A has the same pinout and same functionality as the 'AS181A except for the \overline{P} , \overline{G} , and C_{n+4} outputs when the device is in the logic mode (M = H).

In the logic mode the 'AS881A provides the user with a status check on the input words A and B, and the ouput word F. While in the logic mode the \overline{P} , \overline{G} , and C_{n+4} outputs supply status information based upon the following logical combinations:

 $\overline{P} = F0 + F1 + F2 + F3$

 $\overline{G} = H$

 $C_{n+4} = PC_{n}$

FUNCTION TABLE FOR INPUT BITS FOUAL/NOT FOUAL

FUNCTION TABLE FOR INPUT PAIRS HIGH/NOT HIGH S0 = S1 = S3 = L, S2 = H, and M = H

S0 = S3 = H, S1 = S2 = L, and M = H

		DATA	INPUTS		0	UT	PUTS
Cn		DATA	INPUIS		G	P	C_{n+4}
Н	$\overline{A}0 = \overline{B}0$	$\overline{A}1 = \overline{B}1$	$\overline{A}2 = \overline{B}2$	$\overline{A}3 = \overline{B}3$	Н	L	Н
L	$\overline{A}0 = \overline{B}0$	$\overline{A}1 = \overline{B}1$	$\overline{A}2 = \overline{B}2$	$\overline{A}3 = \overline{B}3$	Н	L	L
×	Ã0≠B0	Х	Х	Х	н	Н	L
×	×	Ã1≠B1	X	X	Н	Н	L
×	×	X	Ā2≠B2	X	н	Н	L
×	×	X	X	Ā3≠B3	Н	Н	L

ı				INDUITO		(OUT	PUTS
1	Cn		DATA	INPUTS		Ğ	P	C _{n+4}
	Н	$\overline{A0}$ or $\overline{B0} = L$	$\overline{A}1 \text{ or } \overline{B}1 = L$	$\overline{A}2$ or $\overline{B}2 = L$	$\overline{A}3$ or $\overline{B}3 = L$	Τ	L	Н
	L	$\overline{A}0 \text{ or } \overline{B}0 = L$	$\overline{A}1$ or $\overline{B}1 = L$	$\overline{A}2$ or $\overline{B}2 = L$	$\overline{A}3$ or $\overline{B}3 = L$	Н	L	L
ì	Х	$\overline{A}O = \overline{B}O = H$	X	×	×	Н	Н	L
	Х	×	$\overline{A}1 = \overline{B}1 = H$	×	×	Н	Н	L
	Х	x	X	$\overline{A}2 = \overline{B}2 = H$	×	Н	Н	L
١	Х	X	X	X	A3 = B3 = H	Н	Н	L

The combination of signals on the S3 through S0 control lines determine the operation performed on the data words to generate the output bits \overline{F} i. By monitoring the \overline{P} and C_{n+4} outputs, the user can determine if all pairs of input bits are equal (see table above) or if any pair of inputs are both high (see table above). The 'AS881A has the unique feature of providing an A = B status while the exclusive-OR((+)) function is being utilized. When the control inputs (S3, S2, S1, S0) equal H, L, L, H; a status check is generated to determine whether all pairs (\overline{A} i, \overline{B} i) are equal in the following manner: $\overline{P} = (A0 \oplus B0) + (A1 \oplus B1) + (A2 \oplus B2) + (A3 \oplus B3)$. This unique bit-by-bit comparison of the data words, which is available on the totem-pole P output, is particularly useful when cascading 'AS881s. As the A = B condition is sensed in the first stage, the signal is propagated through the same ports used for carry generation in the arithmetic mode (\overline{P} and \overline{G}). Thus the A = B status is transmitted to the second stage more quickly without the need for external multiplexing logic. The A = B open-collector output allows the user to check the validity of the bit-by-bit result by comparing the two signals for parity.

If the user wishes to check for any pair of data inputs (Āi, Bi) being high, it is necessary to set the control lines (S3,S2,S1,S0) to L, H, L, L. The data pairs will then be ANDed together and the results ORed in the following manner: $\overline{P} = \overline{A}0\overline{B}0 + \overline{A}1\overline{B}1 + \overline{A}2\overline{B}2 + \overline{A}3\overline{B}3$.

S3	S2	S1	S0	М	$\overline{P} = F0 + F1 + F2 + F3$
L	Н	L	L	Н	Ā0B0 + Ā1B1 + Ā2B2 + Ā3B3
Н	L	L	Н	Н	$(AO \bigoplus BO) + (A1 \bigoplus B1) + (A2 \bigoplus B2) + (A3 \bigoplus B3)$

signal designations

In both Figures 1 and 2, the polarity indicators () indicate that the associated input or output is activelow with respect to the function shown inside the symbol and the symbols are the same in both figures. The signal designations in Figure 1 agree with the indicated internal functions based on active-low data, and are for use with the logic functions and arithmetic operations shown in Table 1. The signal designations have been changed in Figure 2 to accommodate the logic functions and arithmetic operations for the activehigh data given in Table 2. The 'AS181A and 'AS881A together with 'AS882 and 'S182 can be used with the signal designation of either Figure 1 or Figure 2.






TABLE 1


					IABLE	
-	ELEC	710			ACTIVE-LOW [DATA
3	ELEV	- 110	,114	M = H	M = L; ARITHME	TIC OPERATIONS
	S2	61	-	LOGIC	C _n = L	C _n = H
53	32	51	50	FUNCTIONS	(no carry)	(with carry)
Ŀ	L	L	L	F = Ā	F = A MINUS 1	F=A
L	L	L	н	F = AB	F = AB MINUS 1	F = AB
L	L	Н	L	F = Ā + B	F = AB MINUS 1	F=AB
L	L	Н	н	F = 1	F = MINUS 1 (2's COMP)	F = ZERO
L	н	L	L	F = A + B	F = A PLUS (A + B)	F = A PLUS (A + B) PLUS 1
L	н	L	н	F ≃ B	F = AB PLUS (A + B)	F = AB PLUS (A + B) PLUS 1
L	н	Н	L	F = A	F = A MINUS B MINUS 1	F = A MINUS B
L	н	н	н	F≈A+B	F = A + B	F = (A + B) PLUS 1
н	L	L	L	F = ĀB	F = A PLUS (A + B)	F = A PLUS (A + B) PLUS 1
Н	L	L	Н	F=A + B	F = A PLUS B	F = A PLUS B PLUS 1
н	L	н	L	F=B	F = AB PLUS (A + B)	F = AB PLUS (A + B) PLUS 1
н	L	н	н	F = A + B	F = (A + B)	F = (A + B) PLUS 1
Н	Н	L	L	F = 0	F = A PLUS A †	F = A PLUS A PLUS 1
Н	н	L	Н	F = AB	F = AB PLUS A	F = AB PLUS A PLUS 1
Н	Н	н	L	F = AB	F = AB PLUS A	F = AB PLUS A PLUS 1
н	Н	н	н	F = A	F = A	F = A PLUS 1

[†]Each bit is shifted to the next more significant position.

TABLE 2

					TABLE 2	
	LEC				ACTIVE-HIGH (DATA
36	LEC	,110	14	M = H	M = L; ARITHME	TIC OPERATIONS
				LOGIC	C _n ≈ H	Č _n ≈ L
53	S2	51	50	FUNCTIONS	(nô carry)	(with carry)
L	L.	L	L	F = Ā	F = A	F = A PLUS 1
L	L	L	н	F = A + B	F = A + B	F = (A + B) PLUS 1
L	L	Н	L	F = ÃB	F = A + B	F = (A + B) PLUS 1
L	L	н	н	F = 0	F = MINUS 1 (2's COMPL)	F = ZERO
L	Н	L	L	F = AB	F = A PLUS AB	F = A PLUS AB PLUS 1
L	н	L	н	F=B	F = (A + B) PLUS AB	F = (A + B) PLUS AB PLUS
L	н	н	L.	F=A ⊕ B	F = A MINUS B MINUS 1	F = A MINUS B
L	н	н	н	F = AB	F = AB MINUS 1	F = AB
н	L	L	L	F = A + B	F = A PLUS AB	F = A PLUS AB PLUS 1
н	L	L	н	F = A + B	F = A PLUS B	F = A PLUS B PLUS 1
н	L	н	Ļ	F=B	F = (A + B) PLUS AB	F = (A + B) PLUS AB PLUS
н	L	н	н	F = AB	F = AB MINUS 1	F = AB
н	н	L	L	F = 1	F = A PLUS A †	F = A PLUS A PLUS 1
н	н	L	н	F = A + B	F = (A + B) PLUS A	F = (A + B) PLUS A PLUS 1
н	н	Н	L	F = A + B	F = (A + B) PLUS A	F = (A + B) PLUS A PLUS 1
н	н	н	н	F = A	F = A MINUS 1	F = A







(9) Fo

Ã0 (2)

M (8) C_n (7)

LSI Devices

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)
Supply voltage, VCC
Input voltage
Off-state output voltage (A = B output only)
Operating free-air temperature range: SN54AS181A, SN54AS881A 55°C to 125°C
SN74AS181A, SN74AS881A 0°C to 70°C
Storage temperature range65 °C to 150 °C

recommended operating conditions

			[•	N54AS	•		N74AS	,	רואט
			MIN	NOM	MAX	MIN	NOM	MAX	UNII
Vcc	Supply voltage		4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage		2			2			V
VIL	Low-level input voltage				0.8	1		0.8	V
Vон	High-level output voltage	A = B output only			5.5			5.5	٧
ЮН	High-level output current	All outputs except $A = B \text{ and } \overline{G}$			- 2			-2	mA
011		Ğ			-3			- 3	mA
loL	Low-level output current	All outputs except G			20			20	mA
		G			48			48	mA
TA	Operating free-air temperatu	e	- 55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

		TEGT COMP.			SN54AS	•	S	N74AS'		
'	PARAMETER	TEST CONDI	HONS	MIN	TYP [†]	MAX	MIN	TYP [†]	MAX	UNIT
VIK		$V_{CC} = 4.5 \text{ V},$	I _I = -18 mA			-1.2			-1.2	V
Voн	Any output except A = B	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$	I _{OH} = -2 mA	v _{CC} -	2		v _{cc} -	2		V
	G	V _{CC} = 4.5 V,	I _{OH} = -3 mA	2.4	3.4		2.4	3.4		V
Іон	A = B	$V_{CC} = 4.5 \text{ V},$	V _{OH} = 5.5 V			0.1			0.1	mA
VOL	Any output except \overline{G}	V _{CC} = 4.5 V,	I _{OL} = 20 mA		0.3	0.5		0.3	0.5	V
l	G	V _{CC} = 4.5 V,	I _{OL} = 48 mA		0.4	0.5		0.4	0.5	V
	M input					0.1			0.1	
η,	Any A or B input	$V_{CC} = 5.5 \text{ V},$	V ₁ = 7.V			0.3			0.3	l mA
11 -	Any S input	νCC = 5.5 ν,	V = / V			0.4			0.4] ""A
l	Carry input					0.6		*.	0.6]
1	M input					20		`	20	
1	Any A or B input	$V_{CC} = 5.5 V_{c}$	V: - 2.7.V			60			60	1 ,
ЧΗ	Any S input	vCC = 5.5 v,	V = 2.7 V			80			80	μΑ
l	Carry input					120			120	1
	M input					- 2			-2	
1	Any A or B input	$V_{CC} = 5.5 \text{ V},$	V: - 0.4 V			- 6			- 6	mA
l IIL	Any S input	VCC = 5.5 V	V = 0.4 V			-8			-8] "
	Carry input					-12			- 12	
10 [‡]	All outputs except	V - 55V	2.25.1/	-30	- 45	-112	- 30	-45	-112	
'0'	$A = B$ and \overline{G}	$V_{CC} = 5.5 V$	vO = 2.25 V		- 165			- 165		mA
	l o		T'AS181A		135	000		135	200	
lcc		$V_{CC} = 5.5 V$	'AS881A			200	├		200	mA
			ASSEIA		135	210		135	210	L

 $^{^{\}dagger}$ All typical values are at V_{CC} = 5 V, T_A = .25 °C. ‡ The output conditions have been chosen to produce a current that closely approximates one-half of the true short-circuit current, I_{OS}.

switching characteristics (see Note 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	$V_{CC} = 5 \text{ V}, \\ C_L = 15 \text{ pF}, \\ R_L = 500 \Omega \\ (280 \Omega \text{ for A = B}), \\ T_A = 25 ^{\circ}C \\ \text{'AS181A} \\ \text{'AS881A} \\ \text{MIN TYP}^{\dagger} \text{ MAX}$	SN5	L = 50 A = M 4AS1 4AS8		5 pF f 80 Ω 1AX SN7 SN7	or A = for A = 4AS1 4AS8	81A	UNIT
tpd	Cn	C _{n+4}		5	2	7	11	2	7	` 9	ns
t _{pd}	Any à or B	C _{n + 4}	M = 0 V, S1 = S2 = 0 V, $S0 = \text{S3} = 4.5 \text{ V} (\overline{\text{SUM}} \text{ mode})$. 6	2	8	14	2	8	12	ns
t _{pd}	Any Ā or B	C _{n+4}	M = 0 V, S0 = S3 = 0 V, S1 = S2 = 4.5 V (DIFF mode)	7	2	8	20	2	8	16	ns
tpd	Cn	Any F	M = 0 V (SUM or DIFF mode)	5	3	6	11	3	6	9	ns
t _{pd}	Any Ā or B	Ğ	M = 0 V, S1 = S2 = 0 V, $S0 = \text{S3} = 4.5 \text{ V} (\overline{\text{SUM}} \text{ mode})$	4	2	5	9	2	5	7	ns
t _{pd}	Any Ā or B	Ğ	M = 0 V, S0 = S3 = 0 V, $\text{S1} = \text{S2} = 4.5 \text{ V} (\overline{\text{DIFF}} \text{ mode})$	5	2	6	12	2	6	9	ns
t _{pd}	Any Ā or B	P	M = 0 V, S1 = S2 = 0 V, $S0 = \text{S3} = 4.5 \text{ V} (\overline{\text{SUM}} \text{ mode})$	5	2	6	11	2	6	8	ns
t _{pd}	Any Ā or B	P	M = 0 V, S0 = S3 = 0 V, $\text{S1} = \text{S2} = 4.5 \text{ V} (\overline{\text{DIFF}} \text{ mode})$	5	2	6	13	2	6	10	ns
t _{pd}	Āi or Bi	Fi	M = 0 V, S1 = S2 = 0 V, S0 = S3 = 4.5 V (SUM mode)	5	2	5	11	2	5	8	ns
t _{pd}	Āi or Bi	Fi	M = 0 V, S0 = S1 = 0 V, S1 = S2 = 4.5 V (DIFF mode)	5	2	6	. 12	2	6	10	ns
t _{pd}	Āior Bi	Fi	M = 4.5 V (LOGIC mode)	6	2	6	16	2	6	11	ns
t _{pd}	Any Ā or B	A = B	M = 0 V, S0 = S3 = 0 V, $\text{S1} = \text{S2} = 4.5 \text{ V} (\overline{\text{DIFF}} \text{ mode})$	12	4	14	26	4	14	21	ns

additional 'AS881A switching characteristics involving status checks (see Note 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	$V_{CC} = 5 \text{ V},$ $C_L = 15 \text{ pF},$ $R_L = 500 \Omega,$ $T_A = 25 ^{\circ}\text{C}$		CL = 9 RL = 9 TA = 1	= 4.5 V 50 pF, 500 Ω, MIN to	MAX			UNIT
				'AS881A MIN TYP [†] MAX		54AS8	MAX		74AS8	MAX	
^t pd	Any Ā or B	P	$C_n = 4.5V$, $M = 4.5V$, S0 = S3 = 4.5V, $S1 = S2 = 0V$, Equality ($\vec{A}i = \vec{B}i$ or $\vec{A}i \neq \vec{B}i$)		2	10		2	10	15	ns
^t pd	Any Ā or B	C _{n+4}	$C_n = 4.5 \text{ V}, M = 4.5 \text{ V},$ S0 = S3 = 4.5 V, S1 = S2 = 0 V, Equality $(\vec{A}i = \vec{B}i \text{ or } \vec{A}i \neq \vec{B}i)$	10	2	12	24	2	12	18	ns
^t pd	Any Ā or B	P	$C_n = 4.5 \text{ V}, M = 4.5 \text{ V},$ S2 = 4.5 V, S0 = S1 = S3 = 0 V, $(\overline{A}i = \overline{B}i = H \text{ or } \overline{A}i \text{ or } \overline{B}i = L)$	8	2	10	19	2	10	15	ns
^t pd	. Any Ā or B	C _{n+4}	$C_n = 4.5 \text{ V}, M = 4.5 \text{ V},$ S2 = 4.5 V, S0 = S1 = S3 = 0 V, $(\overline{A}i = \overline{B}i = H \text{ or } \overline{A}i \text{ or } \overline{B}i = L)$	11	2	13	25	2	13	19	ns

 t_{pd} = t_{PHL} or t_{PLH} TAII typical values are at V_{CC} = 5 V, T_A = 25 °C.

NOTE 1: Load circuit and voltage waveforms are shown in Section 1.



PARAMETER MEASUREMENT INFORMATION

 $\overline{\text{SUM}}$ MODE TEST TABLE FUNCTION INPUTS: S0 = S3 = 4.5 V, S1 = S2 = M = 0 V

FUNCTION INFUTS. 30=33=4.5 V, 31=32=W=0 V										
PARAMETER	INPUT		R INPUT E BIT	OTHER DAT	TA INPUTS	OUTPUT	OUTPUT WAVEFORM			
PANAIVIETEN	TEST	APPLY	APPLY	APPLY	APPLY	TEST	(SEE NOTE 1)			
	IEST	4.5 V	GND	4.5 V	GND	1631	(SEE NOTE I)			
[†] PLH	Āi	Bi	None	Remaining	Cn	Fi	In-Phase			
^t PHL	1 ~'	DI	None	A and B	C _n	FI	III-FIIase			
tPLH	Bi	Āi	None	Remaining	Cn	Fi	In-Phase			
^t PHL	, b'	\ ^'	None	Ā and B	o _n		III-I IIase			
^t PLH	Āi	Bi	None	None	Remaining	P	In-Phase			
^t PHL		J 51	None	140116	A and B, C _n	'	in i nase			
^t PLH	Bi	Āi	None	None	Remaining	P	In-Phase			
^t PHL	J		I wone	None,	\overline{A} and \overline{B} , C_n		III I IIIdae			
^t PLH	Āi	None	Bi	Remaining	Remaining	G	In-Phase			
tPHL		110110		B	Ā, C _n	,				
^t PLH	- Bi	None	Āi	Remaining	Remaining	G	In-Phase			
^t PHL	<u> </u>	140110	/ \	B	Ā, C _n	0	Trilasc			
^t PLH	Cn	None	None	All	Ali	Any ₹	In-Phase			
^t PHL	-"			Ā	B	or Cn+4	III-FIIase			
[†] PLH	Āi	None	Bi	Remaining	Remaining	C _{n+4}	Out-of-Phase			
^t PHL	Α'	IVOITE	51	B	Ā, C _n	∨n + 4	Out-or-Fridse			
[†] PLH	Bi	None	Āi	Remaining	Remaining	C _{n + 4}	0 + (
^t PHL	51	I None		B	Ā, Cn	∨n + 4	Out-of-Phase			

$\overline{\text{DIFF}}$ MODE TEST TABLE FUNCTION INPUTS: S1 = S2 = 4.5 V, S0 = S3 = M = 0 V


PARAMETER	INPUT		INPUT	OTHER DAT	TA INPUTS	OUTPUT	OUTPUT
PARAMETER	TEST	APPLY	APPLY	APPLY	APPLY	TEST	(SEE NOTE 1)
	1651	4.5 V	GND	4.5 V	GND	1551	(SEE NOTE 1)
^t PLH	Āi	None	- Bi	Remaining	Remaining	Fi	In-Phase
tPHL		None	, Di	Ā	B, C _n		III-I IIase
tPLH	Bi	Āi	None .	Remaining	Remaining	Fi	Out-of-Phase
^t PHL	, Di	^'	None .	Ā	· B, C _n	- ''	Out-or-mase
tPLH	Āi	None	Bi	None	Remaining	P	In-Phase
tPHL:		None	51	None	\overline{A} and \overline{B} , C_n	,	iii-i iiase
tPLH	Bi	Āi ·	None	None	Remaining	Ē	Out-of-Phase
^t PHL	, Di		None	I None	A and B, C _n		Out of Thase
tPLH	Āi	Bi	None	None	Remaining	G	In-Phase
tPHL		"	None	None	\overline{A} and \overline{B} , C_n		III-I IIdae
^t PLH	Ri	None	Āi	None	Remaining	G	Out-of-Phase
tPHL	- Di	INOTIC		140116	\overline{A} and \overline{B} , C_n	,	Out of Thase
tPLH	Āi	None	Bi	Remaining	remaining	A = B	In-Phase
tPHL		140116	Di	Ā	₿, C _n		III I IIdae
tPLH	Bi	Āi	None	Remaining	Remaining	A = B	Out-of-Phase
tPHL	D1	_ ^'	None	Ā	B̄, C _n °	A - 0	Out of Fridade
tpLH	Cn	None	None	All	None	C _{n + 4} _	In-Phase
^t PHL	. ≻n		.,one	A and B		or any F	Hase
tPLH	Āi	·Bi	None	None	Remaining	C _{n + 4}	Out-of-Phase
^t PHĻ	- 1			140He	Ā, Ē, C _n	∨n+4	Cut OF Hase
^t PLH	Bi	None	Āi	None	Remaining	C _{n + 4}	In-Phase
^t PHL	٥,	1.500	""	1.5710	\overline{A} , \overline{B} , C_n	~II+4	

NOTE 1: Load circuit and voltage waveforms are shown in Section 1.



SN54LS222, SN54LS224, SN54LS227, SN54LS228 SN74LS222, SN74LS224, SN74LS227, SN74LS228 16 X 4 SYNCHRONOUS FIRST-IN FIRST-OUT MEMORIES

JANUARY 1981 - REVISED MARCH 1985



- 16 Words of 4 Bits Each
- 3-State Outputs Drive Bus Lines Directly
- Data Rates from 0 to 10 MHz
- Fall-Through Time . . . 50 ns Tvp
- Data Terminals Arranged for Optimum PC **Board Layout**
- Expandable Using External Gating

description


These 64-bit memories are Low-Power Schottky memory arrays organized as 16 words of 4 bits each. They can be expanded in multiples of 15m + 1 words or 4n bits, or both, (where n is the number of packages in the vertical array and m is the number of packages in the horizontal array) however some external gating is required (see Figure 1). For longer words using the 'LS224 or 'LS228, the IR signals of the first-rank packages and OR signals of the last-rank packages must be ANDed for proper synchronization.

TYPE	INPUT-READY ENABLE AND OUTPUT-READY ENABLE	OUTPUT
'LS222	Yes	3-State
'LS224	No	3-State
'LS227	Yes	Open-collector
'LS228	No	Open-collector

SN54LS222, SN54LS227 . . . J PACKAGE SN74LS222, SN74LS227 . . . J OR N PACKAGE

(TOP VIEW) U20 VCC OE | 1 IRE 72 19 UNCK IR 🛮 3 18 ORE LDCK ∏4 17 OR DO Π_5 16 Q0 ис Па 15 NC D1 🗖 7 14 01 D2 [13 02 8 12 Q3 D3 []9 GND 110 11 CLR

SN54LS224, SN54LS228 . . . J PACKAGE SN74LS224, SN74LS228 . . . J OR N PACKAGE (TOP VIEW)



NC - No internal connection

For chip carrier information contact the factory.

operation

A FIFO memory is a storage device that allows data to be written into and read from its array at independent data rates. These FIFOs are designed to process data at rates from 0 to 10 MHz in a bit-parallel format, word by word. Data is written into the memory on a high-to-low transition at the load clock input (LDCK) and read out on a low-to-high transition at the unload clock input (UNCK).

The memory is full when the number of words clocked in exceeds the number of words clocked out by 16. When the memory is full, LDCK signals have no effect. When the memory is empty, UNCK signals have no effect.


Status of the FIFO memory (see timing diagram) is monitored by the input ready (IR) and output ready (OR) flags that indicate "not full" and "not empty" conditions. The IR output will be high only when the memory is not full and the LDCK input is low. The OR output will be high only when the memory is not empty and UNCK is high.

A low level at the clear (CLR) input resets the internal stack control counters and also sets IR high and OR low to indicate that old data remaining at the data outputs is invalid. Data outputs are noninverting with respect to the data inputs and are at high impedance when output enable (OE) is low. OE does not affect the IR and OR outputs.



SN54LS222, SN54LS224, SN54LS227, SN54LS228 SN74LS222, SN74LS224, SN74LS227, SN74LS228 16 X 4 SYNCHRONOUS FIRST-IN FIRST-OUT MEMORIES


functional block diagram (positive logic)



^{*&#}x27;LS222 and 'LS224 have 3-state (♥)outputs.
'LS227 and 'LS228 have open-collector (♠) outputs.


('LS222 and 'LS227 pin numbers) ['LS224 and 'LS228 pin numbers]

timing diagram





logic symbols†



[†]These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (See Note 1)
Input voltage
Off-state output voltage
Operating free-air temperature range:
SN54LS222, SN54LS224, SN54LS227, SN54LS228
SN74LS222, SN74LS224, SN74LS227, SN74LS228
Storage temperature range65 °C to 150 °C

NOTE 1: Voltage values are with respect to network ground terminal.



These symbols are functionally accurate but do not show the details of implementation; for these, see the functional block diagram. The symbol represents the memory as if it were controlled by a single counter whose content is the number of words stored at that time. Output data is invalid when the counter content is 0.

SN54LS222, SN54LS224, SN74LS222, SN74LS224 16 X 4 SYNCHRONOUS FIRST IN FIRST OUT MEMORIES WITH 3-STATE OUTPUTS

recommended operating conditions

				SN54LS	,	S	N74LS		UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
V _C C	Supply voltage		4.5	5	5.5	4.75	5	5.25	V
VIH	High-level input voltage		2			2			V
VIL	Low-level input voltage				0.7			0.8	V
Іон	High-level output current	Q			- 1			-2.6	mΑ
UH	riigii level output current	IR, OR			- 0.4			-0.4	mA
lo	Low-level output current	Q	·		12			24	mΑ
lOL	JC Low-level output current	IR, OR			4			8	mA
		LDCK high	60			60			
		LDCK low	15			15			
t_W	Pulse duration	UNCK low	30			30			ns
	*	UNCK high	30			30			
		CLR low	20			20			
		D to LDCK↓	50			50			
t _{su}	Setup time	LDCK↓ before UNCK↓	50			50			ns
		UNCK↑ before LDCK↑	50			50			
th	Hold time	D from LDCK↓	0			0			ns
TA	Operating free-air temperature		- 55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADA	METER	TEST CON	DITIONS		SN54L	S'		N74LS	,	ÚNIT
PARA	METER	LEST CÓN	DITIONS	MIN	TYP‡	MAX	MIN	TYP [‡]	MAX	UŅII
VIK		V _{CC} = MIN,	I _I = -18 mA			- 1.5			- 1.5	٧
Voн	Q	V _{CC} = MIN,	I _{OH} = MAX	2.4	3.3		2.4	3.4		V
VОН	IR, OR	V _{CC} = MIN,	$I_{OH} = -0.4 \text{ mA}$	2.5	3.4		2.7	3.4		1 '
	Q	V _{CC} = MIN,	I _{OL} = 12 mA		0.25	0.4		0.25	0.4	
VOL		V _{CČ} = MIN,	I _{OL} = 24 mA					0.35	0.5) _v
VOL	IR, OR	V _{CC} = MIN,	I _{OL} = 4 mA		0.25	0.4		0.25	0.4]
	111, 011	V _{CC} = MIN,	I _{OL} = 8 mA					0.35	0.5	
lozh	Q	$V_{CC} = MAX$,	$V_0 = 2.7 \text{ V}$			20			20	μΑ
lozL	Q	$V_{CC} = MAX,$				- 20			- 20	μΑ
Ŋ		$V_{CC} = MAX$	V _I = 7 V			0.1			0.1	mA
ΙΗ		$V_{CC} = MAX$	V _I = 2.7 V			20			20	μΑ
IIL		$V_{CC} = MAX$,	$V_I = 0.4 V$			-0.4			-0.4	mA
los§	Q	VCC = MAX,		30		- 130	- 30		- 130	
105	IR, OR	ACC = MAY		- 20		- 100	- 20		- 100	mA
			Outputs high		84	135		84	135	
Icc		$V_{CC} = MAX$	Outputs low		87	155		87	155	mA
			Outputs disabled		89	155		89	155	

[†]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.



 $^{^{\}ddagger}$ All typical values are at V_{CC} = 5 V, T_A = 25 °C.

[§]Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.


SN54LS222, SN54LS224, SN74LS222, SN74LS224 16 X 4 SYNCHRONOUS FIRST IN FIRST OUT MEMORIES WITH 3-STATE OUTPUTS

switching characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25 \,^{\circ}\text{C}$

PARAMETER	FROM	то	TEST CONDITIONS		'LS222			'LS224		UNIT
PARAINETER	FROW	10	TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	ONIT
t _{PLH}	IRE↑	IR			23	35				ns
tPHL	IRE↓	IR			9	15				ns
^t PLH	ORE↑	OR			22	35				ns
[†] PHL	ORE↓	OR			9	15				ns
^t PLH	LDCK↓	IR	$R_L = 2 k\Omega$,		25	40		25	40	ns
t _{PHL}	LDCK1	IR			36	50		36	50	ns
^t PLH	LDCK↓	OR	C _L = 15 pF, See Note 2		48	70		48	70	ns
t _{PLH}	UNCK†	OR	See Note 2		29	45		29	45	ns
[†] PHL	UNCK↓	OR			28	45		28	45	ns
t _{PLH}	UNCK†	IR			49	70		49	70	ns
t _{PLH}	ČLR↓	IR			36	55		36	55	ns
^t PHL	CLR↓	OR			25	40		25	40	ns
tPHL	LDCK↓	Q			34	50		34	50	ns
tPLH	UNCK↑	Q	$R_L = 667 \Omega$,		54	80		54	80	ns
[†] PHL	UNCK↑	Q	$C_L = 45 pF$,		45	70		45	70	ns
tPZL	OEf	a	See Note 2		22	35		22	35	nş
[†] PZH	OE↑	Q			21	35		21	35	ns
t _{PLZ}	OE↓	Q	$R_L = 667 \Omega, C_L = 5 pF,$		16	30	-	16	30	ns
^t PHZ	OE↓	Q	See Note 2		18	30		18	30	ns

NOTE 2: Load circuits and voltage waveforms are shown in Section 1.

schematics of inputs and outputs



SN54LS227, SN54LS228, SN74LS227, SN74LS228 16 X 4 SYNCHRONOUS FIRST-IN FIRST-OUT MEMORIES WITH OPEN-COLLECTOR OUTPUTS

recommended operating conditions

				SN54LS'	1	,	UNIT	
			MIN	NOM MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage		4.5	5 5.5	4.75	5	5.25	V
VIH	High-level input voltage		2		2			V
VIL	Low-level input voltage			0.7			0.8	>
∨он	High-level output voltage	Q		5.5	T		5.5	V
ЮН	High-level output current	IR, OR		- 0.4			-0.4	
lo.	Low-level output current	Q		12			24	
OL	OL Low-level output current	IR, OR		4			8	mA
		LDCK high	60		60			
		LDCK low	15		15			
$t_{\mathbf{W}}$	Pulse duration	UNCK low	30		30			ns
		UNCK high	30		30			
		CLR low	20		20			
		D to LDCK↓	50		50			
t _{su}	Setup time	LDCK↓ before UNCK↓	50		50			ns
		UNCK† before LDCK†	50		50			
th	Hold time	D from LDCK↓	0		0			ns
TA	Operating free-air temperature		- 55	125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADA	METER	TEST COND	urionet		SN54L	3'		N74LS	•	UNIT
PARAI	VIETER	TEST COND	III IUNS '	MIN	TYP‡	MAX	MIN	TYP [‡]	MAX	UNIT
VIK		V _{CC} = MIN,	I _I = -18 mA			-1.5			- 1.5	V
ЮН	Q	V _{CC} = MIN,	V _{OH} = 5.5 V			0.1			0.1	mA
Vон	IR, OR	V _{CC} = MIN,	IOH = -0.4 mA	2.5	3.4	-	2.7	3.4		V
	a	V _{CC} = MIN,	I _{OL} = 12 mA		0.25	0.4	- 2	0.25	0.4	
VOL	١٠	V _{CC} = MIN,	I _{OL} = 24 mA			-		0.35	0.5	v
I VOL	IR, OR	V _{CC} = MIN,	I _{OL} = 4 mA		0.25	0.4		0.25	0.4	\ \
	IN, ON	V _{CC} = MiN,	IOL = 8 mA			-		0.35	0.5	
lozh	Q	V _{CC} = MAX,	$V_0 = 2.7 \text{ V}$			20			20	μΑ
lozL	Q	V _{CC} = MAX,	$V_0 = 0.4 V$			- 20			- 20	μΑ
11		$V_{CC} = MAX,$	V _I = 7 V			0.1			0.1	mΑ
ΊΗ		V _{CC} = MAX,	V _I = 2.7 V			20			20	μΑ
¹ IL		$V_{CC} = MAX,$	V _I = 0.4 V		-	-0.4			-0.4	mA
los§	IR, OR	V _{CC} = MAX		- 20		- 100	- 20		- 100	mA ·
			Outputs high		84	135		84	135	
Icc ·		V _{CC} = MAX	Outputs low		87	155		87	155	. mA
		•	Outputs disabled		89	. 155		89	155	

[†]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.



 $^{^{\}ddagger}$ All typical values are at V_{CC} = 5 V, T_A = 25 °C.

⁵Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.


SN54LS227, SN54LS228, SN74LS227, SN74LS228 16 X 4 SYNCHRONOUS FIRST-IN FIRST-OUT MEMORIES WITH OPEN-COLLECTOR OUTPUTS

switching characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25 ^{\circ}\text{C}$

PARAMETER	FROM	то	TEST CONDITIONS		'LS227			'LS228		UNIT
FARAMETER	FROW	10	TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
^t PLH	IRE↑	IR			23	35				ns
^t PHL	IRE↓	IR			9	15				ns
^t PLH	ORE↑	OR			22	35				ns
^t PHL	ORE↓	OR			9	15				ns
^t PLH	LDCK↓	IR	$R_L = 2 k\Omega$,		25	40		25	40	ns
^t PHL	LDCK†	IR	$C_L = 15 \text{ pF},$		36	50		36	50	ns
^t PLH	LDCK↓	OR	See Note 2		48	70		48	70	ns
^t PLH	UNCKT	OR	See Note 2		29	45		29	45	ns
tPHL	UNCK↓	OR			28	45		28	45	ns
^t PLH	UNCK↑	IR			49	70		49	70	ns
^t PLH	CLR↓	IR			36	55		36	55	ns
^t PHL	CLR↓	OR			25	40		25	40	ns
[‡] PHL	LDCK↓	Q			34	50		34	50	ns
^t PLH	UNCK↑	Q	$R_L = 667 \Omega$,		54	80		54	80	ns
^t PHL	UNCK↑	Q ·	$C_L = 45 pF$,		45	70		45	70	ns
^t PLH	OE↓	Q	See Note 2		21	30		21	30	ns
^t PHL	OE†	Q			20	35		20	35	ns

NOTE 2: Load circuits and voltage waveforms are shown in Section 1.

schematics of inputs and outputs



SN54LS222, SN54LS224, SN54LS227, SN54LS228 SN74LS222, SN74LS224, SN74LS227, SN74LS228 16 X 4 SYNCHRONOUS FIRST IN FIRST OUT MEMORIES





FIGURE 1. 46-WORD BY 16-BIT EXPANSION USING 'LS222

Noninverting delay \geq 10 ns (e.g., 2 stages of 'LS04), 2 places.



SN74S225 16×5 ASYNCHRONOUS FIRST-IN FIRST-OUT MEMORY


D1733, SEPTEMBER 1976-REVISED SEPTEMBER 1985



- Organized as 16-Words of 5 Bits
- DC to 10-MHz Data Rate
- 3-State Data Outputs
- 20-Pin, 300-mil, High-Density Package

description

This 80-bit active-element memory is a monolithic Schottky-clamped transistortransistor logic (STTL) array organized as 16 words of five-bits each. A memory system using the SN74S225 can easily be expanded in multiples of 16 words or of 5 bits as shown in Figure 2. The three-state outputs controlled by a single enable, OE, makes bus connection and multiplexing easy.



operation

A FIFO is a memory storage device that allows data to be written into and/or read from its array at independent data rates. The 'S225 FIFO will process data at any desired clock rate from DC to 10 MHz. The data is processed in a parallel format, word by word.

Reading or writing is done independently utilizing separate asynchronous data clocks. Data may be written into the array on the low-to-high transition of either load clock input. Data may be read out of the array on the low-to-high transition of the unload clock input (normally high). Writing data into the FIFO may be accomplished in one of two manners: 1) In applications not requiring a gated clock control, best results will be achieved by applying the clock input to one of the clocks while tying the other clock input high. 2) In applications needing a gated clock, the load clock (gate control) must be high in order for the FIFO to load on the next clock pulse. The clock A and B inputs can be used interchangeably for either clock gate control or clock input.

Status of the 'S225 is provided by three outputs. Input ready monitors the status of the last word location and signifies when the memory is full. This output is high whenever the memory is available to accept any data. The unload clock output also monitors the last word location. This output generates a low-logiclevel pulse (synchronized to the internal clock pulse) when the location is vacant. The third status output, output ready, is high when the first word location contains valid data and unload clock input is high. When unload clock input goes low, output ready will go low and stay low until new valid data is in the first word position. The first word location is defined as the location from which data is provided to the outputs.

The data outputs are noninverted with respect to the data inputs and are three-state with a common control input, output enable. When output enable is low, the data outputs are enabled to function as totem-pole outputs. A high-logic-level forces each data output to a high-impedance state while all other inputs and outputs remain active.

The clear input invalidates all data stored in the memory array by clearing the control logic and setting output ready to a low-logic-level on the high-to-low transition of a low-active pulse.

FUNCTION TABLES


TABLE 1 INPUT FUNCTIONS

Input	Pin	Description
CLK A	1	Load Clock A
D0-D4	4-8	Data Inputs
ŌĒ	9	Output Enable
UNCK IN	16	Unload Clock
CLR	18	Clear
CLK B	19	Load Clock B
GND	10	Ground pin
Vcc	20	Supply Voltage


TABLE 2 OUTPUT FUNCTIONS

Output	Pin	Description
IR	2	Input Ready
UNCK OUT	3.	Unload Clock
Q4-D0	11-15	Data Outputs
OR	17	Output Ready

schematics of inputs and outputs




logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.





absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)		7 V
Input voltage		5.5 V
Off-state output voltage		5.5 V
Operating free-air temperature range		0°C to 70°C
Storage temperature range	6	35 °C to 150 °C

NOTE 1: All voltage values are with respect to network ground terminal.

recommended operating conditions

			MIN	NOM	MAX	UNIT
Vcc	Supply voltage	,	4.75	5	5.25	V
ViH	High-level input voltage		2			٧.
VIL	Low-level input voltage				0.8	V
lau	High-level output current	Q outputs			-6.5	mΑ
ІОН	riigii-lever output carrent	All other outputs			-3.2	IIIA
la.	Low-level output current	Q outputs			16	mA
lOL	Low-level output current	All other outputs			8	IIIA
		CLK A or CLK B (high)	25			
tw	Pulse duration	UNCK IN (low)	. 7			ns
		CLR (low)	40			
†	Color Color Color At a Cliv At	Data (See Note 2)	_ 20			
t _{su}	Setup time before CLK A1 or CLK B1	CLR inactive	25			ns
th	Hold time after CLK A↑ or CLK B↑		70			ns
TA	Operating free-air temperature		0		70	۰ć

NOTE 2: Data must be setup within 20 ns after the load clock positive transition.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PA	ARAMETER	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
VIK		$V_{CC} = 4.75 \text{ V, I}_{I} = -18 \text{ mA}$,	- 1.2	V
VoH	Q	$V_{CC} = 4.75 \text{ V, I}_{OH} = -6.5 \text{ mA}$	2.4	2.9		V
VOH	All others	$V_{CC} = 4.75 \text{ V, I}_{OH} = -3.2 \text{ mA}$	2.4	2.9		ľ
VOL	Q	VCC = 4.75 V, I _{OL} = 16 mA		0.35	0.5	V
·OL	All others	V _{CC} = 4.75 V, I _{OL} = 8 mA		0.35	0.5	\ \ \
lozh.		$V_{CC} = 5.25 \text{ V}, V_{O} = 2.4 \text{ V}$		2	50	μΑ
lozL		$VCC = 5.25 \text{ V}, V_{O} = 0.5 \text{ V}$			- 50	μΑ
I _I		V _{CC} = 5.25 V, V _I = 5.5 V			1	mΑ
1	Data	$V_{CC} = 5.25 \text{ V}, V_1 = 2.7 \text{ V}$			40	
ΊΗ	All others	vCC = 5.25 v, v = 2.7 v			25	μΑ
1	Data	$V_{CC} = 5.25 \text{ V}, V_{I} = 0.5 \text{ V}$			- 1	mA
ΙL	All others	vCC = 5.25 v, v1 = 0.5 v			-0.25	iúA
los‡		$V_{CC} = 5.25 \text{ V}, V_{O} = 0 \text{ V}$	- 30		- 100	mA
Icc		VCC = 5.25 V, (See Note 3)		80	120	mA

 $^{^{\}dagger}AII$ typical values are at VCC $\,=\,5$ V, $T_{\mbox{\scriptsize A}}\,=\,25\,^{\circ}\mbox{\scriptsize C}.$

[‡]Duration of the short circuit should not exceed one second.

NOTE 3: ICC is measured with all inputs grounded and the output open.

16 × 5 ASYNCHRONOUS FIRST IN FIRST OUT MEMORY

switching characteristics over recommended operating ranges of TA and VCC (unless otherwise noted)

PARAMETERS†	FROM	то	TEST CONDITIONS	MIN	TYP‡	MAX	UNIT
f _{max}	CLK A			10	20		MHZ
f _{max}	CLK B		$C_L = 30 \text{ pF},$	10	20		MHz
f _{max}	UNCK IN		See Note 4	10	20		MHz
. t _w	UNCK OUT			7	14		ns
^t dis	ŌĒ		C _L = 5 pF	T	10	25	
t _{en}) UE	Any Q			25	40	ns
t _{PLH}	UNCK IN	Any Q			50	75	
^t PHL	ONCK IN	Arry C			50	75	ns
[†] PLH	CLK A or CLK B	OR			190	300	ns
^t PLH	UNCK IN	OR	•		40	60	ns
^t PHL	ONCK IIV	On On			30	45	7 115
tPHL	CLR	OR			35	60	ns
[†] PHL	CLK A or CLK B	UNCK OUT	C _L = 30 pF, See Note 4		25	45	ns
^t PHL	UNCK IN	UNCK OUT			270	400	ns
[†] PHL	CLK A or CLK B	IR			55	75	ns
^t PLH	UNCK IN	IR			255	400	ns
^t PLH	CLR	IR			16	35	ns
^t PLH	OR↑	Any Q			10	20	ns

 $^{^{\}dagger}f_{\text{max}} \equiv \text{maximum clock frequency}$

t_W ≡ pulse width (output)

ti = The arrow indicates that the low-to-high (f) or high-to-low (i) transition of the output ready (OR) output is used for reference.

tpLH = propagation delay time, low-to-high-level output.

tpHL = propagation delay time, high-to-low-level output. ‡ All typical values are at V_{CC} = 5 V, T_A = 25 °C.

NOTE 4: Load circuit and voltage waveforms are shown in Section 1.

TYPICAL WAVEFORMS FOR A 16-WORD FIFO CLR 7 1 CLK A XXXXX INDITE UNCK IN XXXXX IR 🖫 UNCK OUT **OUTPUTS** OR WORD 1 WORD 3 WORD 1 WORD 2 WORD 16 LOAD UNLOAD WORD 1 WORD 3-15 UNLOAD UNLOAD UNLOAD CLEAR LOAD LOAD LOAD WORD 1 WORD 2 WORD 16 WORD 2 WORD 3-15 WORD 16

XXXXX CROSS HATCHING INDICATES IRRELEVANT INPUT CONDITIONS

FIGURE 1. TYPICAL WAVEFORMS FOR A 16-WORD FIFO




FIGURE 2. EXPANDING THE 'S225 FIFO (48 WORDS OF 10 BITS SHOWN)



SN54ALS229A, SN74ALS229A \times 5 ASYNCHRONOUS FIRST-IN FIRST-OUT MEMORIES

D2876, MARCH 1986-REVISED APRIL 1986

- Independent Asychronous Inputs and Outputs
- 16 Words by 5 Bits Each
- Data Rates from 0 to 30 MHz
- Fall-Through Time . . . 24 ns Tvp
- 3-State Outputs

description


These 80-bit memories utilize Advanced Low-Power Schottky technology and feature high speed and fast fall-through times. They are organized as 16 words by 5 bits each.

A FIFO memory is a storage device that allows data to be written into and read from its array at independent data rates. These FIFOs are designed to process data at rates from 0 to 25 megahertz in a bit-parallel format, word by word.


Data is written into memory on a low-to-high transition at the load clock input (LDCK) and is read out on a low-to-high transition at the unload clock input (UNCK). The memory is full when the number of words clocked in exceeds by 16 the number of words clocked out. When the memory is full, LDCK signals will have no effect. When the memory is empty, UNCK signals have no effect.

Status of the FIFO memory is monitored by the FULL, EMPTY, FULL – 2, and EMPTY + 2 output flags. The FULL output will be low whenever the memory is full, and high whenever not full. The FULL – 2 output will be low whenever the memory contains 14 data words. The EMPTY output will be low whenever the memory is empty, and high whenever it is not empty. The EMPTY + 2 output will be low whenever 2 words remain in memory.

SN54ALS229A . . . J PACKAGE SN74ALS229A . . . DW OR N PACKAGE (TOP VIEW)




SN54ALS229A . . . FK PACKAGE SN74ALS229A . . . FN PACKAGE (TOP VIEW)




A low level on the reset input (\overline{RST}) resets the internal stack control pointers and also sets \overline{EMPTY} low and sets \overline{FULL} , $\overline{FULL}-2$, and $\overline{EMPTY}+2$ high. The Q outputs are not reset to any specific logic level. The first low-to-high transition on LDCK, after either a \overline{RST} pulse or from an empty condition, will cause \overline{EMPTY} to go high and the data to appear on the Q outputs. It is important to note that the first word does not have to be unloaded. Data outputs are noninverting with respect to the data inputs and are at high impedance when the output enable input (OE) is low. OE does not affect the output flags. Cascading is easily accomplished in the word-width direction, but is not possible in the word-depth direction.

SN54ALS229A, SN74ALS229A 16×5 Asynchronous first in first out memories


logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Standard 91-1984 and IEC Publication 617-12. The symbol is functionally accurate but does not show the details of implementation; for these, see the logic diagram. The symbol represents the memory as if it were controlled by a single counter whose content is the number of words stored at the time. Output data is invalid when the counter content (CT) is 0.



SN54ALS229A, SN74ALS229A 16×5 Asynchronous first-in first-out memories



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC
Input voltage
Voltage applied to a disabled 3-state output
Operating free-air temperature range: SN54ALS229A55°C to 125°C
SN74ALS229A 0 °C to 70 °C
Storage temperature range -65°C to 150°C

recommended operating conditions

				SN	54ALS	229A	SN	174ALS	229A	UNIT	
				MIN	NOM	MAX	MIN	NOM	MAX	UNII	
Vcc	Supply voltage			4.5	5	5.5	4.5	5	5.5	V	
VIH	High-level input voltage			2			2			V	
VIL	Low-level input voltage					0.8			0.8	V	
1	High-level output current		Q outputs			- 1.0			-1.6		
ЮН	nigh-level output current		Status flags			-0.4			-0.4	mA	
1	t and table to the same and the same and	Low-level output current				12			24		
IOL	Low-level output current		Status flags			4			8	mA	
4			LDCK	Q		25	0		30	MHz	
fclock	Clock frequency		UNCK	0		25	0		30	IVIHZ	
			RST low	20			15				
			LDCK low	15			10			1	
t _w	Pulse duration		LDCK high	25			20			ns	
			UNCK low	15			10			1	
			UNCK high	25			20			1	
	Carrie	Data before LI	DCK†	10			10				
t _{su}	Setup time	RST (inactive)	before LDCK↑	5			5			ns	
th	Hold time	Data after LDC	CK†	5			5			ns	
TA	Operating free-air temperature	perating free-air temperature				125	0		70	°C	



SN54ALS229A, SN74ALS229A 16 × 5 ASYNCHRONOUS FIRST IN FIRST OUT MEMORIES

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	ARAMETER	TEST CO	ONDITIONS	SN	54ALS	229A	SN	74ALS	229A	
Ρ.	ANAIVIETEN	1531 CC	SNOTTIONS	MIN	TYP [†]	MAX	MIN	TYP [†]	MAX	UNIT
VIK		$V_{CC} = 4.5 V$,	l _i = -18 mA			-1.2			-1.2	V
	Status flags	$V_{CC} = 4.5 \text{ V to 5}.$	$5 \text{ V, I}_{OH} = -0.4 \text{ mA}$	Vcc-	2		Vcc-	- 2		
Voн	Q outputs	$V_{CC} = 4.5 V$,	I _{OH} = -1 mA	2.4	3.3					_v
VOH	d outputs	$V_{CC} = 4.5 \text{ V},$	I _{OH} = -2.6 mA				2.4	3.2		ľ
	Q outputs	$V_{CC} = 4.5 \text{ V},$	I _{OL} = 12 mA		0.25	0.4		0.25	0.4	
Va.	a outputs	$V_{CC} = 4.5 V,$	IOL = 24 mA					0.35	0.5	V
VOL	Status flags	$V_{CC} = 4.5 V$,	IOL = 4 mA		0.25	0.4		0.25	0.4	ľ
	Status hags	$V_{CC} = 4.5 \text{ V},$	I _{OL} = 8 mA					0.35	0.5	1
lozh		$V_{CC} = 5.5 V,$	V _O = 2.7 V			20			20	μΑ
lozL		$V_{CC} = 5.5 \text{ V},$	V _O = 0.4 V			- 20			- 20	μΑ
11		$V_{CC} = 5.5 V$,	V _I = 7 V			0.1			0.1	mA
ΙН		$V_{CC} = 5.5 \text{ V},$	V _I = 2.7 V			.20			20	μΑ
IIL		$V_{CC} = 5.5 V$,	V _I = 0.4 V	,		-0.2			-0.2	mA
lo‡		$V_{CC} = 5.5 \text{ V},$	$V_0 = 2.25 \text{ V}$	- 30		-112	- 30		-112	mA
¹ CC		$V_{CC} = 5.5 V$			95	150		95	140	mA

 $^{^{\}dagger}$ All typical values are at VCC = 5 V, TA = 25 °C.

switching characteristics (see Note 1)

			٧c	C = 5	V,		$V_{CC} = 4.5$	V to 5.5	٧,	
			Շլ	= 50 p	ρF,		$C_L = 50 pF$,		
	FROM	то	R1	= 500	Ω,		$R1 = 500 \Omega$			
PARAMETER	(INPUT)	(OUTPUT)	R2	= 500	Ω,		$R2 = 500 \Omega$			UNIT
	(IIVFO1)	(001701)	TA	= 25°	C		TA = MIN to	o MAX		
			.,	ALS229.	A	SN54	IALS229A	SN74	ALS229A	
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
	LDCK					25		30		MHz
fmax	UNCK					25		30		IVITIZ
t _{pd}	LDCK↑	Any Q		24	47	7	54	. 7	50	ns
^t pd	UNCK1	Any Q		19	29	9	35	9	33	ns
^t PLH	LDCK↑	EMPTY		18	26	9	32	9	30	ns
^t PHL	UNCK↑	EMPTY		18	25	9	32	9	29	ns
^t PHL	RST↓	EMPTY		15	21	6	26	6	24	ns
t _{pd}	LDCK↑	EMPTY + 2		23	33	10	40	10	38	ns
^t pd	UNCK↑	EMPTY + 2		20	29	9	38	9	35	ns
^t PLH	RST↓	EMPTY+2		20	28	9	35	9	33	ns -
t _{pd}	LDCK↑	FULL – 2		23	33	10	40	10	38	ns
t _{pd}	UNCK↑	FULL – 2		20	29	9	38	9	35	ns
tPLH	RST↓	FULL – 2		20	28	9	35	9	33	ns
^t PHL	LDCK†	FULL		21	28	10	35	10	33	ns
tPLH	UNCK↑	FULL		17	23	8	29	8	27	ns
[†] PLH	RST↓	FULL		18	27	8	33	8	31	ns
t _{en}	OE↑	Q		. 8	13	1	16	2	15	ns
^t dis	OE↑	, Q		8	14	2	20	2	17	ns

NOTE 1: Load circuit and voltage waveforms are shown in Section 1.



[‡] The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, los.

SN54ALS232A, SN74ALS232A 16 imes 4 Asynchronous first-in first-out memories

D2876, OCTOBER 1985-REVISED APRIL 1986

- Independent Asynchronous Inputs and Outputs
- 16 Words by 4 Bits Each
- Data Rates From 0 to 30 MHz
- Fall-Through Time . . . 24 ns Typ
- 3-State Outputs


description

These 64-bit memories use Advanced Low-Power Schottky technology and feature high speed and fast fall-through times. They are organized as 16 words by 4 bits each.


A FIFO memory is a storage device that allows data to be written into and read from its array at independent data rates. These FIFOs are designed to process data at rates from 0 to 25 megahertz in a bit-parallel format, word by word.

Data is written into memory on a low-to-high transition at the load clock input (LDCK) and is read out on a low-to-high transition at the unload clock input (UNCK). The memory is full when the number of words clocked in exceeds by 16 the number of words clocked out. When the memory is full, LDCK signals have no effect on the data residing in memory. When the memory is empty, UNCK signals have no effect.

SN54ALS232A . . . J PACKAGE SN74ALS232A . . . D OR N PACKAGE (TOP VIEW)




SN54ALS232A . . . FK PACKAGE SN74ALS232A . . . FN PACKAGE



NC-No internal connection.


Status of the FIFO memory is monitored by the FULL and EMPTY output flags. The FULL output will be low when the memory is full, and high when the memory is not full. The EMPTY output will be low when the memory is empty, and high when it is not empty.

A low level on the reset input (RST) resets the internal stack control pointers and also sets EMPTY low and sets FULL high. The outputs are not reset to any specific logic levels. The first low-to-high transition on LDCK, either after a RST pulse or from an empty condition, will cause EMPTY to go high and the data to appear on the Q outputs. It is important to note that the first word does not have to be unloaded. Data outputs are noninverting with respect to the data inputs and are at high impedance when the output-enable input (OE) is low. OE does not affect either the FULL or EMPTY output flags. Cascading is easily accomplished in the word-width direction, but is not possible in the word-depth direction.




[†]This symbol is in accordance with ANSI/IEEE Standard 91-1984 and IEC Publication 617-12. The symbol is functionally accurate but does not show the details of implementation; for these, see the logic diagram. The symbol represents the memory as if it were controlled by a single counter whose content is the number of words stored at the time. Output data is invalid when the counter content (CT) is 0.

logic diagram (positive logic)



LSI Devices

$\begin{array}{c} \text{SN54ALS232A, SN74ALS232A} \\ \text{16} \times \text{4 Asynchronous first-in first-out memories} \end{array}$



absolute maximum ratings over operating free-air temperature (unless otherwise noted)

Supply voltage, VCC
Input voltage
Voltage applied to a disabled 3-state output
Operating free-air temperature range: SN54ALS232A55°C to 125°C
SN74ALS232A 0°C to 70°C
Storage temperature range65 °C to 150 °C

recommended operating conditions

			SN	54ALS	232A	SN	74ALS2	232A	UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage		4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage		2			2			V
VIL	Low-level input voltage				0.8			0.8	V
I link level autout autout		Q outputs			- 1			- 1.6	mA
ЮН	High-level output current	FULL, EMPTY			-0.4			-0.4	IIIA
1	Laur laurel autout auront	Q outputs			12			24	mA
lOL	Low-level output current	FULL, EMPTY			4			8] IIIA
,	Clask fragueses	LDCK	0		25	0		30	MHz
fclock	Clock frequency	UNCK	0		25	0		30	IVITZ
		RST low	20			15			
		LDCK low	15			10		-	
tw	Pulse duration	LDCK high	25			20			ns
		UNCK low	15			10]
		UNCK high	25			20			
	C-ttim-	Data before LDCK↑	10			10			
t _{su}	Setup time	RST (inactive) before LDCK1	5			5			ns
th	Hold time	Data after LDCK↑	5			5			ns
TA	Operating free-air temperature		- 55		125	0		70	°C

SN54ALS232A, SN74ALS232A 16 × 4 ASYNCHRONOUS FIRST IN FIRST OUT MEMORIES

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CO	NDITIONS	SN	54ALS2	32A	SN	174ALS	232A	UNIT
	ranalvie i en	1231 CO	INDITIONS	MIN	TYP [†]	MAX	MIN	TYP [†]	MAX	UNII
VIK		$V_{CC} = 4.5 \text{ V},$	I _I = -18 mA			-1.2			-1.2	V
	FULL, EMPTY	V _{CC} = 4.5 V to 5.5	$5 \text{ V}, \text{ I}_{OH} = -0.4 \text{ mA}^{-}$	V _{CC} -2	2		V _{CC} -	2		
Voн	Q outputs	$V_{CC} = 4.5 \text{ V},$	I _{OH} = -1 mA	2.4	3.3					٧
	Q outputs	$V_{CC} = 4.5 V$,	IOH = −2.6 mA				2.4	3.2		1
	Q outputs	$V_{CC} = 4.5 \text{ V},$	I _{OL} = 12 mA		0.25	0.4		0.25	0.4	
Voi	Q outputs	$V_{CC} = 4.5 V,$	I _{OL} = 24 mA					0.35	0.5] ,
v_{OL}	FULL, EMPTY	$V_{CC} = 4.5 \text{ V},$	I _{OH} = 4 mA		0.25	0.4		0.25	0.4] `
	TOLL, LIVII TT	$V_{CC} = 4.5 V$,	$I_{OL} = 8 \text{ mA}$					0.35	0.5	1
IOZH		$V_{CC} = 5.5 V,$	$V_0 = 2.7 V$			20			20	μΑ
lozL		$V_{CC} = 5.5 V,$	$V_0 = 0.4 V$			- 20			- 20	μΑ
lj .		$V_{CC} = 5.5 \text{ V},$	V _I = 7 V			0.1			0.1	mA
I _I H		$V_{CC} = 5.5 V$,	$V_{ } = 2.7 \text{ V}$			20			20	μΑ
Ι _Ι L		$V_{CC} = 5.5 V,$	$V_1 = 0.4 V$			-0.2			-0.2	mΑ
lo‡		$V_{CC} = 5.5 V$,	$V_0 = 2.25 \text{ V}$	- 30		- 112	- 30		- 112	mA
lcc		V _{CC} = 5.5 V			75	125		75	125	mA

switching characteristics (see Note 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 5 \text{ V},$ $C_L = 50 \text{ pF},$ $R1 = 500 \Omega,$ $R2 = 500 \Omega,$ $T_A = 25 ^{\circ}C$ 'ALS232A			$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$ $C_L = 50 \text{ pF},$ $R1 = 500 \Omega,$ $R2 = 500 \Omega,$ $T_A = \text{MIN to MAX}$ $SN54ALS232A$ $SN74ALS232A$				UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
fmax	LDCK			40		25		30		MHz
'max	UNCK			40		25		30		IVIIIZ
^t pd	LDCK↑	Any Q	İ	30	40	4	50	4	46	ns
^t pd	UNCK↑	Any Q		20	27	7	35	7	31	ns
^t PLH	LDCK↑	EMPTY		17	23	8	29	8	26	ns
^t PHL	UNCK↑	EMPTY		19	24	10	36	10	29	ns
^t PHL	RST↓	EMPTY		13	18	5	23	5	20	ns
^t PHL	LDCK↑	FULL		21	26	10	35	10	31	ns
^t PLH	UNÇK↑	FULL		17	23	8	28	8	25	ns
^t PLH	RST↓	FULL		18	24	8	31	8	28	ns
t _{en}	OE↑	α ,		7	12	1	. 16	1	14	ns
^t dis	OE↓	Q		10	16	2	23	2	21	ns

NOTE 1: Load circuit and voltage waveforms are shown in Section 1.



 $^{^{\}dagger}$ All typical values are at V_{CC} = 5 V, T_A = 25 °C. ‡ The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, I_{OS}.

SN54ALS233A, SN74ALS233A 16 × 5 ASYNCHRONOUS FIRST-IN FIRST-OUT MEMORIES

D2876, JANUARY 1986-REVISED APRIL 1986

- Independent Asychronous Inputs and Outputs
- 16 Words by 5 Bits Each
- Data Rates from 0 to 30 MHz
- Fall-Through Time . . . 24 ns Typ
- 3-State Outputs

description

These 80-bit memories utilize Advanced Low-Power Schottky technology and feature high speed and fast fall-through times. They are organized as 16 words by 5 bits each.

A FIFO memory is a storage device that allows data to be written into and read from its array at independent data rates. These FIFOs are designed to process data at rates from 0 to 25 megahertz in a bit-parallel format, word by word.


Data is written into memory on a low-to-high transition at the load clock input (LDCK) and is read out on a low-to-high transition at the unload clock input (UNCK). The memory is full when the number of words clocked in exceeds by 16 the number of words clocked out. When the memory is full, LDCK signals will have no effect. When the memory is empty, UNCK signals have no effect.

Status of the FIFO memory is monitored by the FULL, EMPTY, FULL - 1, and EMPTY + 1 output flags. The FULL output will be low whenever the memory is full, and high whenever not full. The FULL-1 output will be low whenever the memory contains 15 data words. The EMPTY output will be low whenever the memory is empty, and high whenever it is not empty. The EMPTY + 1 output will be low whenever one word remains in memory.

SN54ALS233A . . . J PACKAGE SN74ALS233A . . . DW OR N PACKAGE (TOP VIEW)

OE TI 20 VCC FULL - 1 19 EMPTY + 1 FULL | 3 18 UNCK LDCK [17 EMPTY DO Î 16 Q0 15 15 Q1 D1 [l6 14 D Q2 D2 [рз Пв 13H Q3 D4 [12 \Q4 GND [


SN54ALS233A . . . FK PACKAGE SN74ALS233A . . . FN PACKAGE (TOP VIEW)



A low level on the reset input ($\overline{\mathsf{RST}}$) resets the internal stack control pointers and also sets $\overline{\mathsf{EMPTY}}$ low and sets $\overline{\text{FULL}}$, $\overline{\text{FULL}} = 1$, and $\overline{\text{EMPTY}} + 1$ high. The Q outputs are not reset to any specific logic level. The first low-to-high transition on LDCK, after either a RST pulse or from an empty condition, will cause EMPTY to go high and the data to appear on the Q outputs. It is important to note that the first word does not have to be unloaded. Data outputs are noninverting with respect to the data inputs and are at high impedance when the output enable input (OE) is low. OE does not affect the output flags. Cascading is easily accomplished in the word-width direction, but is not possible in the word-depth direction.


SN54ALS233A, SN74ALS233A 16×5 Asynchronous first-in first-out memories

logic symbol†




[†] This symbol is in accordance with ANSI/IEEE Standard 91-1984 and IEC Publication 617-12. The symbol is functionally accurate but does not show the details of implementation; for these, see the logic diagram. The symbol represents the memory as if it were controlled by a single counter whose content is the number of words stored at the time. Output data is invalid when the counter content (CT) is 0.





SN54ALS233A, SN74ALS233A 16×5 Asynchronous first in first out memories



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC
Input voltage
Voltage applied to a disabled 3-state output
Operating free-air temperature range: SN54ALS233A55°C to 125°C
SN74ALS233A 0 °C to 70 °C
Storage temperature range65 °C to 150 °C

SN54ALS233A, SN74ALS233A 16×5 ASYNCHRONOUS FIRST IN FIRST OUT MEMORIES

recommended operating conditions

			SN54ALS233A		SN	74ALS2	33A		
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage		4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage		2			2			V
VIL	Low-level input voltage				0.8			0.8	V
1	High-level output current	Q outputs			- 1 ·			-1.6	mA
ІОН	nigh-level output current	Status flags			-0.4			-0.4] ""A
1	Low-level output current	Q outputs			12			24	^
IOL	OL cow-level output current	Status flags			4			8	mA
	Clark framera	LDCK	0		25	0		30	MHz
fclock	Clock frequency	UNCK	0		25	0		30	IVIHZ
		RST low	20			15			
		LDCK low	15			10			
tw	Pulse duration	LDCK high	25			20			ns
		UNCK low	15			10			1
		UNCK high	25			20			
	C-1 1	Data before LDCK↑	10			10			
t _{su}	Setup time	RST inactive before LDCK↑	5			5			ns
th	Hold time	Data after LDCK↑	5			5	,		ns
TA	Operating free-air temperature	1	-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	ARAMETER	TEGT CO	NOTIONS	SN	54ALS2	33A	SN			
r	ANAIVIETEN	TEST CONDITIONS		MIN	TYP [†]	MAX	MIN	TYP [†]	MAX	UNIT
VIK		$V_{CC} = 4.5 \text{ V},$	I _I = -18 mA			-1.2			-1.2	V
	Status flags	$V_{CC} = 4.5 \text{ V to } 5.5$	5 V, I _{OH} = -0.4 mA	Vcc-	2		V _{CC}	- 2		
VOH	Q outputs	$V_{CC} = 4.5 \text{ V},$	IOH = -1 mA	2.4	3.3					V
	Q outputs	$V_{CC} = 4.5 \text{ V},$	$I_{OH} = -2.6 \text{ mA}$				2.4	3.2		
	Q outputs	$V_{CC} = 4.5 V,$	I _{OL} = 12 mA		0.25	0.4		0.25	0.4	
VOL	Q outputs	$V_{CC} = 4.5 V,$	I _{OL} = 24 mA					0.35	0.5	V
VOL	Status flags	$V_{CC} = 4.5 V,$	I _{OL} = 4 mA		0.25	0.4		0.25	0.4	ľ
	Status nays	$V_{CC} = 4.5 \text{ V},$	I _{OL} = 8 mA					0.35	0.5	
lozh		$V_{CC} = 5.5 V$,	V _O = 2.7 V			20			20	μΑ
lozL		$V_{CC} = 5.5 V$,	V _O = 0.4 V			- 20			- 20	μΑ
l _l		$V_{CC} = 5.5 V,$	V _I = 7 V			0.1			0.1	mA
ΉΗ		$V_{CC} = 5.5 V,$	V _I = 2.7 V			20			20	μΑ
ΊL		V _{CC} = 5.5 V,	V ₁ = 0.4 V			-0.2			-0.2	mA
lo‡		$V_{CC} = 5.5 V,$	V _O = 2.25 V	- 30		-112	- 30		-112	mA
lcc		V _{CC} = 5.5 V			88	143		88	133	mA

 $^{^{\}dagger}$ All typical values are at V_{CC} = 5 V, T_A = 25 °C. ‡ The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, los.

SN54ALS233A, SN74ALS233A 16×5 Asynchronous first-in first-out memories

switching characteristics (see Note 1)

			CL	CC = 5 = 50	pF,		V _{CC} = 4.5 C _L = 50 pf	=,	٧,	
PARAMETER	FROM (INPUT)	TO (OUTPUT)	R2	$1 = 500$ $2 = 500$ $4 = 25^{\circ}$	Ω,		R1 = 500 s R2 = 500 s $T_A = -Mil$	Ω,		UNIT
				ALS233		SN54	ALS233A		ALS233A	
]	1	MIN	TYP	MAX	MIN	MAX	MIN	MAX	
4	LDCK			40	***************************************	25		30	***************************************	
fmax	UNCK			40		25		30		MHz
^t pd	LDCK↑	Any Q		24	44	7	52	7	48	ns
tpd t	UNCK↑	Any Q		19	29	9	35	9	33	ns
^t PLH	LDCK↑	EMPTY		- 18	25	9	30	9	28	ns
tPHL	UNCK↑	EMPTY		18	25	9	33	10	30	ns
^t PHL	RST↓	EMPTY		13	19	6	24	6	22	ns
^t pd	LDCK↑	EMPTY + 1		22	31	10	40	10	37	ns
^t pd .	UNCK†	EMPTY + 1		22	31	9	40	10	37	ns .
^t PLH	RST↓	EMPTY + 1		19	27	8	32	8	31	ns
t _{pd}	LDCK↑	FULL - 1		23	32	11	38	. 12	36	ns
^t pd	UNCK↑	FULL – 1		23	32	11.	39	12	36	ns
^t PLH	RST↓	FULL - 1		20	28	10	34	11	32	ns
tPHL	LDCK↑	FULL		21	28	10	35	12	33	ns
^t PLH	ÜNCK↑	FULL		17	24	8	29	9	27	ns
t _{PLH}	RST↓	FULL		18	27	8	32	9	30	ns
t _{en}	OE↑	Q		, 8	13	1	16	2	15	ns
^t dis	OE↓	. α	,	8	12	2	20	2	17	ns

NOTE 1: Load circuit and voltage waveforms are shown in Section 1.

SN74AS250 1-OF-16 DATA GENERATORS/MULTIPLEXERS WITH 3-STATE OUTPUTS

D2910, DECEMBER 1983-REVISED JANUARY 1986

- 4-Line to 1-Line Multiplexer that can Select 1 and 16 Data Inputs
- Applications: **Boolean Function Generator** Parallel-to-Serial Converter Data Source Selector
- **Buffered 3-State Bus Driver Inputs Permit** Multiplexing from N Lines to One Line
- Dependable Texas Instruments Quality and Reliability


description


The 'AS250 provides full binary decoding to select one of sixteen data sources with an inverting W output. The selected sources are buffered with symmetrical propagation delay times. This reduces the possibility of transients occurring at the output.

A buffered enable output (\overline{G}) may be used for n-line-to-one-line cascading. Taking the G high will place the output in a high-impedance state. In the high-impedance state, the output neither loads nor drives the bus lines significantly.


The enable (\overline{G}) does not affect the internal operations of the data selector/multiplexer. New data can be set up while the outputs are disabled.

The SN74AS250 is characterized for operation from 0°C to 70°C.






SN74AS250 . . . FN PACKAGE (TOP VIEW)



NC-No internal connection



SN74AS250 1-OF-16 DATA GENERATORS/MULTIPLEXERS WITH 3-STATE OUTPUTS

FUNCTION TABLE

		11	NPUT			OUTPUT
Ğ	Α	В	С	D	Ei	W
L	L	L	L	L	EO	EO
L	н	L	L	L	E1	E1
L	L	Н	L	L	E2	E2
L	Н	Н	L	L	E3	E3
L	L	L	Н	L	E4	E4
L	Н	L	Н	L	E5	E5
L	· L	Н	Н	L	E6	E6
L	Н	Н	Н	L	E7	E7
L	L	L	.L	н	E8	E8
L	Н	L	L	H	E9	E9
L	L	Н	L	Н	E10	E10
L	Н	Н	L	н	E11	E11
L	L	L	Н	н	E12	E12
L	Н	L	Н	Н	E13	E13
L	L	Н	Н	Н	E14	E14
L	Н	Н	Н	Н	E15	E15
Н	Х	Х	Х	Х	Х	Z

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, vCC	
Input voltage	′
Operating free-air temperature range	;
Storage temperature range - 65°C to 150°C	

recommended operating conditions

		MIN	NOM	MAX	UNIT
vcc	Supply voltage	4.5	5	5.5	٧
VIH	High-level input voltage	2		-	V
VIL	Low-level input voltage			0.8	V
ІОН	High-level output current			- 15	mA
lOL	Low-level output current			48	mA
TA	Operating free-air temperature	0		70	°C

SN74AS250 1-OF-16 DATA GENERATORS/MULTIPLEXERS WITH 3-STATE OUTPUTS

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST COND	ITIONS	MIN	TYP [†]	MAX	UNIT
VIK	$V_{CC} = 4.5 V,$	I _I = -18 mA			-1.2	٧
VoH	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$	I _{OH} = -2 mA	V _{CC} -2			V
▼UH	$V_{CC} = 4.5 V,$	$I_{OH} = -15 \text{ mA}$	2.4	3.3		·
VOL	$V_{CC} = 4.5 V,$	I _{OL} = 48 mA		0.35	0.5	V
IOZH	$V_{CC} = 5.5 V$,	$V_0 = 2.7 \text{ V}$			50	μΑ
IOZL	$V_{CC} = 5.5 V,$	V _O = 0.4 V			- 50	μΑ
l _l	$V_{CC} = 5.5 V,$	V _I = 7 V			0.1	mA
ЧH	$V_{CC} = 5.5 V,$	V _I = 2.7 V			20	μΑ
IIL	$V_{CC} = 5.5 V,$	V ₁ = 0.4 V			-0.5	mA
10 [‡]	$V_{CC} = 5.5 V,$	$V_0 = 2.25 \text{ V}$	-30		-112	mA
		Outputs high		26	42	
lcc	V _{CC} = 5.5 V	Outputs low		31	50	mA
		Outputs disabled		30	48	

 $^{^{\}dagger}$ All typical values are at V_{CC} = 5 V, T_A = 25 °C.

[‡]The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, I_{OS}.

switching characteristics (see Note 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	C _L = 50 R1 = 50 R2 = 50	00 Ω, 00 Ω, °C to 70°C	UNIT	
^t PLH	DATA	<u>w</u>	. 3	8	ns	
t _{PHL}	1 2010	w	2	6] ""	
^t PLH	SELECT	T W		13	ns	
^t PHL) SELECT	vv	4	10	1 "5	
^t PZH	G	w	2	7		
^t PZL	1	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	4	20	ns	
^t PHZ	G	$\overline{\mathbf{w}}$	2	6	ne	
tPLZ]		. 2	6	ns	

 $^{^{\}dagger}$ All typical values are at V_{CC} = 5 V, T_A = 25 °C.

NOTE 1: Load circuit and voltage waveforms are shown in Section 1.

SN54ALS280, SN54AS280, SN74ALS280, SN74AS280 9-BIT PARITY GENERATORS/CHECKERS

D2661, DECEMBER 1982-REVISED AUGUST 1985

- Generates Either Odd or Even Parity for Nine Data Lines
- Cascadable for n-Bits Parity
- Can Be Used to Upgrade Existing Systems Using MSI Parity Circuits
- Package Options Include Both Plastic and Ceramic Chip Carriers in Addition to Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability

description


These universal, monolithic, nine-bit parity generators/checkers utilize Advanced Schottky high-performance circuitry and feature odd and even outputs to facilitate operation of either odd or even parity application. The word-length capability is easily expanded by cascading.

These devices can be used to upgrade the performance of most systems utilizing the '180 parity generator/checker. Although the 'ALS280 and 'AS280 are implemented without expander inputs, the corresponding function is provided by the availability of an input at pin 4 and the absence of any internal connection at pin 3. This permits the 'ALS280 and 'AS280 to be substituted for the '180 in existing designs to produce an identical function even if the devices are mixed with existing '180's.

All 'AS280 inputs are buffered to lower the drive requirements.


The SN54' family is characterized for operation over the full military temperature range of $-55\,^{\circ}\text{C}$ to $125\,^{\circ}\text{C}$. The SN74' family is characterized for operation from $0\,^{\circ}\text{C}$ to $70\,^{\circ}\text{C}$.

SN54ALS280, SN54AS280 . . . J PACKAGE SN74ALS280, SN74AS280 . . . D OR N PACKAGE (TOP VIEW)



SN54ALS280, SN54AS280 . . . FK PACKAGE SN74ALS280, SN74AS280 . . . FN PACKAGE

(TOP VIEW)




NC-No internal connection

FUNCTION TABLE

NUMBER OF INPUTS A	ου	TPUTS			
THRU I THAT ARE HIGH	Σ ΕΥΕΝ Σ Ο Ο Ο				
0,2,4,6,8	Н	L.			
1,3,5,7,9	L	н			

logic symbol†




[†]This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for D, J, and N packages.



logic diagram



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC		 7 V
Input voltage		 7 V
Operating free-air temperature range	: SN54ALS280	 -55°C to 125°C
	SN74ALS280	 0°C to 70°C
Storage temperature range		-65°C to 150°C

recommended operating conditions

		S	SN54ALS280			SN74ALS280			
		MIN	NOM	MAX	MIN	NOM	MAX		
Vcc	Supply voltage	4.5	5	5.5	4.5	5	5.5	V	
VIH	High-level input voltage	2			2			٧	
VIL	Low-level input voltage			0.8			0.8	٧	
ПОН	High-level output current			- 1			- 2.6	mA	
lOL	Low-level output current			12			24	mA	
TA	Operating free-air temperature	- 55		125	0		70	°C	



SN54ALS280, SN74ALS280 9-BIT PARITY GENERATORS/CHECKERS

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED	TECT (ONDITIONS	SN	SN54ALS280			SN74ALS280		
PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	MIN	TYP [†]	MAX	UNIT
VIK	$V_{CC} = 4.5 \text{ V},$	I _I = -18 mA			-1.2			-1.2	V
	$V_{CC} = 4.5 \text{ V to 5}.$	5 V, IOH = -0.4 mA	V _{CC} -	2		Vcc-	2		
Voн	$V_{CC} = 4.5 V$,	$I_{OH} = -1 \text{ mA}$	2.4	3.3					V
	$V_{CC} = 4.5 V,$	$I_{OH} = -2.6 \text{ mA}$				2.4	3.2		
Voi	$V_{CC} = 4.5 V$,	IOL = 12 mA		0.25	0.4		0.25	0.4	V
VOL	$V_{CC} = 4.5 V,$	IOL = 24 mA					0.35	0.5	\ \ \
l _l	$V_{CC} = 5.5 V,$	V _I = 7 V			0.1			0.1	mA
ЧН	$V_{CC} = 5.5 V$,	V _I = 2.7 V			20			20	μΑ
١ _١ ٢	$V_{CC} = 5.5 V$,	V _I = 0.4 V			-0.1			-0.1	mA
lo‡	$V_{CC} = 5.5 V,$	V _O = 2.25 V	- 30		-112	- 30		-112	mA
¹ CC	$V_{CC} = 5.5 \text{ V}$			10	16		10	16	mA

 $^{^{\}dagger}AII$ typical values are at $V_{\mbox{\footnotesize CC}}~=~5$ V, $T_{\mbox{\footnotesize A}}~=~25\,^{\rm o}C.$


switching characteristics (see Note 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V, V _{CC} = 4.5 V to 5.5 V, C _L = 50 pF, C _L = 50 pF, R _L = 500 Ω, R _L = 500 Ω, T _A = 25°C T _A = MIN to MAX 'ALS280 SN54ALS280 SN74ALS280		C _l R _L	= 50 pF, $= 500 \Omega,$,	UNIT	
					LS280	1				
	}		MIN	TYP	MAX	MIN	MAX	MIN	MAX	1
^t PLH	Anv	Σ Even		12	16	3	24	3	20	
^t PHL		Z Even		12	17	3	24	3	20	ns
^t PLH	Anu	Σ Odd		12	16	3	24	3	20	
tPHL	Any	2 Odd		13	18	4	26	4	22	ns

NOTE 1: Load circuit and voltage waveforms are shown in Section 1.

[‡]The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS.

logic diagram



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC
Input voltage
Operating free-air temperature range: SN54AS28055 °C to 125 °C
SN74AS280 0 °C to 70 °C
Storage temperature range65 °C to 150 °C

recommended operating conditions

		S	SN54AS280		SN74AS280			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage	2			2			V
VIL	Low-level input voltage			0.8			0.8	V
Іон	High-level output current			- 2			- 2	mA
lOL	Low-level output current			20			20	mA
TA	Operating free-air temperature	- 55		125	0		70	°C

SN54AS280, SN74AS280 9-BIT PARITY GENERATORS/CHECKERS

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	SN54AS280	SN74AS280	UNIT
PARAMETER	TEST CONDITIONS	MIN TYP [†] MAX	MIN TYP [†] MAX	UNIT
VIK	$V_{CC} = 4.5 \text{ V}, \qquad I_{I} = -18 \text{ mA}$	-1.2	-1.2	V
Voн	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}, I_{OH} = -2 \text{ mA}$	V _{CC} – 2	V _{CC} - 2	٧
VOL	$V_{CC} = 4.5 \text{ V}, \qquad I_{OL} = 20 \text{ mA}$	0.35 0.5	0.35 0.5	٧
l _l	$V_{CC} = 5.5 \text{ V}, \qquad V_{I} = 7 \text{ V}$	0.1	0.1	mA
lн	$V_{CC} = 5.5 \text{ V}, \qquad V_{I} = 2.7 \text{ V}$	20	20	μΑ
IIL	$V_{CC} = 5.5 \text{ V}, \qquad V_{I} = 0.4 \text{ V}$	-0.5	-0.5	mA
lo‡	$V_{CC} = 5.5 \text{ V}, \qquad V_{O} = 2.25 \text{ V}$	-30 -112	-30 -112	mA
¹ cc	V _{CC} = 5.5 V	25 40	25 35	mA

 $^{^{\}dagger}$ All typical values are at V_{CC} = 5 V, T_A = 25 °C.

switching characteristics (see Note 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	C R T	$CC = 4.5^{\circ}$ $L = 50^{\circ}$ pF, $L = 500^{\circ}$ Ω , $A = MIN^{\circ}$ to	MAX		UNIT
			·SN54	AS280	SN74	4AS280]
			MIN	MAX	MIN	MAX	1 .
tPLH	Any	Σ Even	3	13	3	12	ns
tPHL	7119	2 Even	3	12.5	3	11] '''
^t PLH	Any	Σ Odd	.3	13	3	12	ns
^t PHL] Oily	2	3	12.5	3	11.5	113


NOTE 1: Load circuit and voltage waveforms are shown in Section 1.

^{*}The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS.


SN54ALS280, SN54AS280, SN74ALS280, SN74AS280 9-BIT PARITY GENERATORS/CHECKERS

TYPICAL APPLICATION DATA

25-LINE PARITY/GENERATOR CHECKER



81-LINE PARITY/GENERATOR CHECKER



Three 'ALS280/'AS280 can be used to implement a 25-line parity generator/checker.

As an alternative, the Σ ODD outputs of two or three parity generators/checkers can be decoded with a 2-input ('S86 or 'LS86) or 3-input ('S135) exclusive-OR gate for 18- or 27-line parity applications.

Longer word lengths can be implemented by cascading 'ALS280/'AS280. As shown here, parity can be generated for word lengths up to 81 bits.



SN54AS286. SN74AS286 9-BIT PARITY GENERATORS/CHECKER WITH BUS DRIVER PARITY I/O PORT

D2809, DECEMBER 1983-REVISED AUGUST 1985


- Generates Either Odd or Even Parity for Nine Data Lines
- Cascadable for n-Bits Parity
- Direct Bus Connection for Parity Generation or for Checking by Using the Parity I/O Port
- Glitch-Free Bus During Power Up/Down
- Package Options Include both Plastic and Ceramic Carriers in Addition to Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability

description

The SN54AS286 and SN74AS286 universal nine-bit parity generators/checkers feature a local output for parity checking and a 48-milliampere bus-driving parity I/O port for parity generation/checking. The word-length capability is easily expanded by cascading.


The XMIT control input is implemented specifically to accommodate cascading. When XMIT is low the parity tree is disabled and PE will remain at a high logic level regardless of the input levels. When XMIT is high the parity tree is enabled. The Parity Error output will indicate a parity error when either an even number of inputs (A through I) are high and Parity I/O is forced to a low logic level, or when an odd number of inputs are high and Parity I/O is forced to a high logic level.

SN54AS286 . . . J PACKAGE SN74AS286 . . . D OR N PACKAGE



SN54AS286 . . . FK PACKAGE SN74AS286 . . . FN PACKAGE

(TOP VIEW)



NC -- No internal connection

The I/O control circuitry was designed so that the I/O port will remain in the high-impedance state during power-up or power-down to prevent bus glitches.

The SN54AS286 is characterized for operation over the full military range of -55°C to 125°C. The SN74AS286 is characterized for operation from 0°C to 70°C.

SN54AS286, SN74AS286 9-BIT PARITY GENERATORS/CHECKER WITH BUS DRIVER PARITY I/O PORT

FUNCTION TABLE

NUMBER OF INPUTS (A THRU I) THAT ARE HIGH	XMIT	PARITY I/O	PARITY ERROR
0, 2, 4, 6, 8	1	Н	Н
1, 3, 5, 7, 9	1 -	L	· H
0. 2. 4. 6. 8	h	h	Н
0, 2, 4, 6, 8	h	I	L
1, 3, 5, 7, 9	h	h	L
1, 3, 5, 7, 9	h	ı	Н

h - high input level

H - high output level


I - low input level


ū

L - low output level

logic symbol†

logic diagram (positive logic)





 $^{^\}dagger This$ symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for D, J, and N packages.

absolute maximum ratings over operating free-air temperature range

Supply voltage, VC	C		 	7 V
Voltage applied to	a disabled 3-state	output	 	5.5 V
Operating free-air t	emperature range:	SN54AS286	 − 55 °C t	o 125°C
		SN74AS286	 0°C	to 70°C
Storage temperatur	·e		-65°C t	140°C

recommended operating conditions

	-		SI	SN54AS286			SN74AS286			
	·		MIN	NOM	MAX	MIN	NOM	MAX	UNIT	
Vcc	Supply voltage	4.5	5	5.5	4.5	5	5.5	V		
VIH	High-level input voltage	High-level input voltage				2			V	
VIL	Low-level input voltage				0.8			0.8	V	
1 -	High-level output current	Parity error			- 2			- 2	mA	
ЮН		Parity I/O	•		-12			- 15		
1	Law law Law Law Law Law Law Law Law Law Law L	Parity error			20			20		
lOL	Low-level output current	Parity I/O			32			48	mA	
TA	Operating free-air temperature	1	- 55		125	0		70	°C	



SN54AS286, SN74AS286 9 BIT PARITY GENERATORS/CHECKER WITH BUS DRIVER PARITY I/O PORT

electrical characteristics over recommended free-air temperature range (unless otherwise noted)

		TEAT COURT	T.O.1.O.	SI	V54AS2	86	SI	N74AS2	86	
P	ARAMETER	TEST CONDI	HONS	MIN	TYP [†]	MAX	MIN	TYP [†]	MAX	UNIT
VIK		$V_{CC} = 4.5 \text{ V},$	I _I = -18 mA			-1.2			- 1.2	V
	All outputs	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$, I _{OH} = -2 mA	V _{CC} -	2		v _{cc} -	2		
Voн		$V_{CC} = 4.5 \text{ V},$	$I_{OH} = -3 \text{ mA}$	2.4	2.9		2.4	3		v
VOH	Parity I/O	$V_{CC} = 4.5 V$,	I _{OH} = -12 mA	2.4						
l		$V_{CC} = 4.5 \text{ V},$	I _{OH} = -15 mA				2.5			
	Parity error	$V_{CC} = 4.5 \text{ V},$	I _{OL} = 20 mA		0.35	0.5		0.35	0.5	
VOL	Parity I/O	$V_{CC} = 4.5 \text{ V},$	I _{OL} = 32 mA			0.5				V
	ranty i/O	$V_{CC} = 4.5 \text{ V},$	I _{OL} = 48 mA						0.5	
1,	Parity I/O	$V_{CC} = 5.5 V$,	$V_{ } = 5.5 V$			0.1			0.1	mA
<u>"</u>	All other inputs	$V_{CC} = 5.5 V$,	V _I = 7 V			0.1			0.1	110
1	Parity I/O [‡]	V _{CC} = 5.5 V,	V _I = 2.7 V			50			50	μΑ
ΙΗ	All other inputs	vCC = 5.5 v,	V = 2.7 V			20			20	μΑ
1	Parity I/O [‡]	V _{CC} = 5.5 V,	V _I = 0.4 V			0.5			-0.5	mA
l IIL	All other inputs	ACC = 2.2 A'	V = 0.4 V			0.5			-0.5	IIIA
lO §		$V_{CC} = 5.5 V,$	$V_0 = 2.25 \text{ V}$	- 30		-112	-30		-112	mA
laa	Transmit	V _{CC} = 5.5 V			30	43		30	43	mA
Icc	Receive	ACC = 2.2 A			35	50		35	50	A

 $^{^{\}dagger}AII$ typical values are at VCC = 5 V, TA = 25 °C.

switching characteristics (see Note 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	($V_{CC} = 4.5 \text{ V}$ $C_L = 50 \text{ pF},$ $R1 = 500 \Omega,$ $R2 = 500 \Omega,$ $T_A = \text{MIN to}$		·	UNIT
			SN54	AS286	SN74	AS286	
			MIN	MAX	MIN	MAX	
^t PLH	Any A thru I	Parity I/O	3	17	3	15	ns
^t PHL	Ally A tilla 1	ranty 1/O	3	15	3	14	
^t PLH	Anu A thru I	Parity error	3	20	3	16.5	
tPHL.	Any A thru I	ranty enoi	3	18	3	16.5	ns
^t PLH	Parity I/O	Davitus array	3	10	3	9	
tPHL	Parity 1/O	Parity error	3	10	3	9	ns
tPZH		•	3	14	3	13	
tPZL	XMIT	Devise I/O	3	17	- 3	16]
^t PHZ	7 ^1	Parity I/O	3	13	3	11.5	ns
tPLZ	7		3	11	3	10	

NOTE 1: Load circuit and voltage waveforms ar shown in Section 1.

[‡]For I/O ports, the parameters I_{IH} and I_{IL} include the off-state current.

^{\$}The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS.

TYPICAL APPLICATION DATA




FIGURE 1. 32-BIT PARITY GENERATOR/CHECKER

Figure 1 shows a 32-bit parity generator/checker with output polarity-switching, parity error detection, and parity on every byte.



TYPICAL APPLICATION DATA




FIGURE 2. 90-BIT PARITY GENERATOR/CHECKER WITH PARITY ERROR DETECTION

In Figure 2, a 90-bit parity generator/checker with the XMIT on the last stage is available for use with parity detection.



D2549, JANUARY 1981 - REVISED DECEMBER 1985


- Expands 4 Address Lines to 12 Address Lines
- Designed for Paged Memory Mapping
- Output Latches Provided on 'LS610 and 'LS611
- Choice of 3-State or Open-Collector Map Outputs
- Compatible with TMS9900 and Other Microprocessors


251405	OUTPUTS	MAP
DEVICE	LATCHED	OUTPUT TYPE
'LS610	Yes	3-State
'LS611	Yes	Open-Collector
'LS612	No	3-State
'LS613	No	Open-Collector

description


Each 'LS610 through 'LS613 memory-mapper integrated circuit contains a 4-line to 16-line decoder, a 16-word by 12-bit RAM, 16 channels of 2-line to 1-line multiplexers, and other miscellaneous circuitry on a monolithic chip. Each 'LS610 and 'LS611 also contains 12 latches with an enable control.

The memory mappers are designed to expand a microprocessor's memory address capability by eight bits. Four bits of the memory address bus (see System Block Diagram) can be used to select one of 16 map registers that contain 12 bits each. These 12 bits are presented to the system memory address bus through the map output buffers along with the unused memory address bits from the CPU. However, addressable memory space without reloading the map registers is the same as would be available with the memory mapper left out. The addressable memory space is increased only by periodically reloading the map registers from the data bus. This configuration lends itself to memory utilization of 16 pages of $2^{(n-4)}$ registers each without reloading (n = number of address bits available from CPU).






 $^{^\}dagger$ This pin has no internal connection on 'LS612 and 'LS613 NC-No internal connection



SYSTEM BLOCK DIAGRAM

These devices have four modes of operation: read, write, map, and pass. Data may be read from or loaded into the map register selected by the register select inputs (RS0 thru RS3) under control of R/\overline{W} whenever chip select $\overline{(CS)}$ is low. The data I/O takes place on the data bus D0 thru D7. The map operation will output the contents of the map register selected by the map address inputs (MA0 thru MA3) when \overline{CS} is high and \overline{MM} (map mode control) is low. The 'LS612 and 'LS613 output stages are transparent in this mode, while the 'LS610 and 'LS611 outputs may be transparent or latched. When \overline{CS} and \overline{MM} are both high (pass mode), the address bits on MA0 thru MA3 appear at M08-M011, respectively, (assuming appropriate latch control) with low levels in the other bit positions on the map outputs.


logic diagram (positive logic)



- *'LS610 and 'LS612 have 3-state (\$\sqrt{\Q}\$) map outputs.
- 'LS611 and 'LS613 have open-collector (Q) map outputs.

P	IN	DEGODIPTION.
NO.	NAME	DESCRIPTION
7-12	D0 thru D11	I/O connections to data and control bus used for reading from and writing to the map register
29-34		selected by RSO-RS3 when $\overline{\text{CS}}$ is low. Mode controlled by R/ $\overline{\text{W}}$.
36, 38, 1, 3	RSO thru RS3	Register select inputs for I/O operations.
6	R/W	Read or write control used in I/O operations to select the condition of the data bus. When
		high, the data bus outputs are active for reading the map register. When low, the data bus is
		used to write into the register.
5	STROBE	Strobe input used to enter data into the selected map register during I/O operations.
4	CS	Chip select input. A low input level selects the memory mapper (assuming more than one
		used) for an I/O operation.
35, 37, 39, 2	MA0 thru MA3	Map address inputs to select one of 16 map registers when in map mode (MM low and CS
		high).
14-19,	MO0 thru MO11	Map outputs. Present the map register contents to the system memory address bus in the map
22-27		mode. In the pass mode, these outputs provide the map address data on MO8-MO11 and low
		levels on MO0-MO7.
13	MM	Map mode input. When low, 12 bits of data are transferred from the selected map register to
		the map outputs. When high (pass mode), the 4 bits present on the map address inputs
		MAO-MA3 are passed to the map outputs MO8-MO11, respectively, while MO0-MO7 are set
		low.
21	ME	Map enable for the map outputs. A low level allows the outputs to be active while a high input
		level puts the outputs at high impedance.
28	С	Latch enable input for the 'LS610 and 'LS611 (no internal connection for 'LS612 and 'LS613).
1		A high level will transparently pass data to the map outputs. A low level will latch the outputs.
40, 20	V _{CC} , GND	5 V power supply and network ground (substrate) pins.

schematics of inputs and outputs



absolute maximum ratings over operating free-air temperature (unless otherwise noted)

Supply voltage, VCC (see Note 1)	V
Input voltage: Data Bus I/O	٧
All other inputs	٧
Operating free-air temperature range: SN54LS610 through SN54LS613 55 °C to 125 °	С
SN74LS610 through SN74LS613 0°C to 70°	С
Storage temperature range65 °C to 150 °	С

NOTE 1: Voltage values are with respect to network ground terminal.

SN54LS610, SN54LS612, SN74LS610, SN74LS612 MEMORY MAPPERS WITH 3-STATE MAP OUTPUTS

recommended operating conditions

				SN54LS610 SN54LS612			1	N74LS6 N74LS6		UNIT
				MIN	NOM	MAX	MIN	NOM	MAX	
VCC	Supply voltage			4.5	5	5.5	4.75	5	5.25	٧
VIH	High-level input voltage			2			2			V
V _{IL}	Low-level input voltage					0.7			0.8	V
lou	High-level output current		МО			-12			- 15	mA
IOH	riigii-level oatpat carrent	D			- 1			-2.6	MA	
lo.	Low-level output current	мо			12			24	mA	
lOL	Low-level output current	D			4			8	MA	
[†] AVCL	Address setup time (AV before C low)	See Figure 2	30			30			ns	
^t SLSH	Duration of strobe input pulse			75			75			ns
^t CSLSL	CS setup time (CS low to strol	pe low)		20			20			ns
tWLSL	R/W setup time (R/W low to st	robe low)		20			20			ns
^t RVSL	RS setup time (RS valid to stro	be low)		20			20			ns
^t DVSH	Data setup time (D0-D11 valid	to strobe high)	See Figure 1	75			75			ns
tSHCSH	CS hold time (Strobe high to C	S high)		20			20			ns
tSHWH	R/W hold time (Strobe high to		20			20			ns	
tSHRX	RS hold time (Strobe high to R		20			20			ns	
tSHDX	Data hold time (Strobe high to	D0-D11 invalid)		20			20			ns
TA	Operating free-air temperature			-55		125	0		70	°C

SN54LS610, SN54LS612, SN74LS610, SN74LS612 MEMORY MAPPERS WITH 3-STATE MAP OUTPUTS

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TE	ST CONDITION	NS [†] .	1	N54LS6 N54LS6		1	N74LS6 N74LS6		UNIT
					MIN	TYP [‡]	MAX	MIN	TYP [‡]	MAX	
Vικ		V _{CC} = MIN,	I _I = -18 m/	Α			- 1.5			- 1.5	V
	мо	V _{CC} = MIN,	VIII = 2 V	IOH = -3 mA	2.4			2.4			
Voн	""	VIL = MAX	VIH - 2 V,	I _{OH} = MAX	2			2			V
	D	VIL = WAX		I _{OH} = MAX	2.4			2.4			
	MO	МО		I _{OL} = 12 mA		0.25	0.4		0.25	0.4	
Voi	, 1010	V _{CC} = MIN,	$V_{IH} = 2 V$	IOL = 24 mA					0.35	0.5	v
VOL D		V _{IL} = MAX		IOL = 4 mA		0.25	0.4		0.25	0.4	v
	ا			IOL = 8 mA					0.35	0.5	
^l ozh		V _{CC} = MAX, V _{IL} = MAX,					20			20	μΑ
	МО	V _{CC} = MAX,					- 20			- 20	
lozl	D	VIL = MAX,	$V_0 = 0.4 \text{ V}$				-400			-400	μΑ
ı.	D	,		$V_1 = 5.5 \text{ V}$			0.1			0.1	A
lį.	All others	VCC = MAX		V _I = 7 V			0.1			0.1	mA
ΊΗ	,	V _{CC} = MAX,	$V_1 = 2.7 \text{ V}$				20			20	μΑ
ΊL		V _{CC} = MAX,	$V_{ } = 0.4 \text{ V}$				-0.4			-0.4	mA
los§	MO	\/ MAY			- 40		- 225	-40		-225	A
'05'	D	V _{CC} = MAX			- 30		- 130	-30		- 130	mA
			Outputs high			112	180		112	180	
Icc	\		Outputs low			112	180		112	180	mA
			Outputs disal	oled		150	230		180	230	

[†]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

switching characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25 \,^{\circ}\text{C}$, $C_L = 45 \,^{\circ}\text{F}$ to GND

	PARAMETER	FROM	то	TEST CONDITIONS		'LS61	0		'LS612		UNIT
	PARAMETER	(INPUT)	(OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
tCSLDV	Access (enable) time	<u>CS</u> ↓	D0-11			28	50		26	50	ns
tWHDV	Access (enable) time	R/₩1	D0-11	$R_L = 2 k\Omega$,		20	35		20	35	ns
[†] RVDV	Access time	RS	D0-11	See Figure 1,		49	75		39	75	ns
tWLDZ	Disable time	R/₩↓	D0-11	See Notes 2 and 3		32	50		30	50	ns
tCSHDZ	Disable time	CS↑	D0-11			42	65		38	65	ns
tELQV	Access (enable) time	ME↓	MO0-11			19	30		17	30	ns
tCSHQV	Access time	CS↑	MO0-11			56	85		48	85	ns
tMLQV	Access time	MM↓	MO0-11	$R_1 = 667 \Omega$,		25	. 40		22	40	ns
tCHQV	Access time	C↑,	MO0-11	See Figure 2,		24	40				ns
tAVQV1	Access time (MM low)	MA	MQ0-11	See Figure 2, See Notes 2 and 3		46	70		39	70	ns
™HQV	Access time	MM↑	MO0-11	See Notes 2 and 3		24	40		22	40	ns
^t AVQV2	Propagation time (MM high)	MA	MO8-11			19	30		13	30	ns
^t EHQZ	Disable time	ME↑	MO0-11			14	25		14	25	ns

NOTES: 2. Access times are tested as tp_{LH} and tp_{HL} or tp_{ZL}. Disable times are tested as tp_{HZ} and tp_{LZ}.

3. Load circuits and voltage waveforms are shown in Section 1.



 $^{^{\}ddagger}$ All typical values are at V_{CC} = 5 V, T_A = 25 °C.

[§]Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

SN54LS611, SN54LS613, SN74LS611, SN74LS613 MEMORY MAPPERS WITH OPEN-COLLECTOR MAP OUTPUTS

recommended operating conditions

				ĺ	N54LS6 N54LS6			N74LS6 N74LS6		UNIT
				MIN	NOM	MAX	MIN	NOM	MAX	
Vcc	Supply voltage			4.5	5	5.5	4.75	5	5.25	٧
V _{IH}	High-level input voltage			2			2			V
VIL	Low-level input voltage					0.7			0.8	٧
Voн	High-level output voltage		MO			5.5			5.5	V
Іон	High-level output current		D			- 1			-2.6	mA
OL	Low-level output current	МО			12			24	mA	
'OL	Low-level output current	D			4			8	IIIA	
tAVCL	Address setup time (AV before C low) (LS611 only		See Figure 2	30			30			ns
[†] SLSH	Duration of strobe input pulse			75			75			ns
tCSLSL	$\overline{\text{CS}}$ setup time ($\overline{\text{CS}}$ low to stro	be low)		20			20			ns
tWLSL	R/\overline{W} setup time $(R/\overline{W}$ low to s	trobe low)		20			20			ns
^t RVSL	RS setup time (RS valid to stro	be low)		20			20			ns
^t DVSH	Data setup time (D0-D11 valid	to strobe high)	See Figure 1	75			75			ns
tSHCSH	CS hold time (Strobe high to C	S high)		20			20			ns
tSHWH	R/W hold time (Strobe high to		20			20			ns	
tSHRX	RS hold time (Strobe high to F	S invalid)	1	20			20			ns
tSHDX	Data hold time (Strobe high to	D0-D11 invalid)		20			20			ns
TA	Operating free-air temperature			- 55		125	0		70	°C

SN54LS611, SN54LS613, SN74LS611, SN74LS613 MEMORY MAPPERS WITH OPEN-COLLECTOR MAP OUTPUTS

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TES	ST CONDITIONS†		N54LS6 SN54LS6			N74LS6 N74LS6		UNIT
				MIN	TYP [‡]	MAX	MIN	TYP [‡]	MAX	
VIK		V _{CC} = MIN,	I _I = -18 mA			-1.5			- 1.5	V
Vон	D .	$V_{CC} = MIN,$ $V_{IL} = MAX,$	V _{IH} = 2 V, I _{OH} = MAX	2.4			2.4			٧
ЮН	МО	V _{CC} = MIN,	$V_{IH} = 2 V$, $V_{OH} = 5.5 V$			0.1			0.1	mA
Voi	мо	V _{CC} = MIN,	$V_{IH} = 2 \text{ V}, I_{OL} = 24 \text{ mA}$		0.25	0.4		0.25	0.4	V
VOL	D	V _{IL} = MAX	$I_{OL} = 4 \text{ mA}$ $I_{OL} = 8 \text{ mA}$		0.25	0.4		0.25 0.35	0.4	
lozh	D	V _{CC} = MAX, V _{IL} = MAX,	***			20			20	μΑ
lozL	D	$V_{CC} = MAX,$ $V_{O} = 0.4 V$	V _{IH} = 2 V,			-0.4	-		-0.4	m,A
l _l	D	V _{CC} = MAX	$V_{ } = 5.5 V_{ }$			0.1			0.1	mA
	All others	ACC = MAX	V _I = 7 V			0.1			0.1	IIIA
ΉΗ		$V_{CC} = MAX$,	V _! = 2.7 V			20			20	μΑ
IL		$V_{CC} = MAX,$	V _I = 0.4 V			-0.4			-0.4	mA
los⁵	D	$V_{CC} = MAX$		- 30		- 130	- 30		- 130	mA
			Outputs high		100	170		100	170	
Icc		V _{CC} = MAX	Outputs low		100	170	<u> </u>	100	170	mA .
	*	-	Outputs disabled		110	200	i	110	200	

[†]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

switching characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25 \,^{\circ}\text{C}$, $C_L = 45 \,\text{pF}$ to GND

	PARAMETER	FROM	TO	TEST CONDITIONS		′LS61	1		'LS613		UNIT
	PANAIVIETEN	(INPUT)	(OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	CIVIT
tCSLDV	Access (enable) time	<u>cs</u> ↓	D0-11			31	50		28	50	ns
tWHDV	Access (enable) time	R/W↑	D0-11	$R_L = 2 k\Omega$,		23	35		21	35	ns
tRVDV	Access time	RS	D0-11	See Figure 1,		51	75		47	75	ns
tWLDZ	Disable time	R/₩↓	D0-11	See Notes 2 and 3		32	50		31	50	' ns
tCSHDZ	Disable time	CS↑ ·	D0-11			41	65		40	65	ns
tELQV	Access (enable) time	ME↓	MO0-11			21	30		19	30	ns
tCSHQV	Access time	CS↑	MO0-11			57	90		53	90	ns
tMLQV	Access time	MM↓	MO0-11	$R_L = 667 \Omega$,		25	40		25	40	ns
tCHQV	Access time	C↑	MO0-11	See Figure 2,		30	45				ns
tAVQV1	Access time (MM low)	MA	MO0-11	See Figure 2,		47	70		44	70	ns
tMHQV	Access time	MM↑	MO0-11	See Notes 2 and 3		31	50		31	50	ns
tAVQV2	Propagation time (MM high)	MA	MO8-11			21	30		20	30	ns
^t EHQZ	Disable time	ME↑	MO0-11	<u></u>		15	25		15	25	ns

NOTES: 2. Access times are tested as tpLH and tpHL or tpZH or tpZH. Disable times are tested as tpHZ and tpLZ.



 $^{^{\}ddagger}$ All typical values are at V_{CC} = 5 V, T_A = 25 °C.

[§]Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

^{3.} Load circuits and voltage waveforms are shown in Section 1.

explanation of letter symbols

This data sheet uses a new type of letter symbol based on JEDEC Standard 100 to describe time intervals. The format is:

tAB-CD

where: subscripts A and C indicate the names of the signals for which changes of state or level or establishment of state or level constitute signal events assumed to occur first and last, respectively, that is, at the beginning and end of the time interval.

Subscripts B and D indicate the direction of the transitions and/or the final states or levels of the signals represented by A and C, respectively. One or two of the following is used:

H = high or transition to high

L = low or transition to low

V = a valid steady-state level

X = unknown, changing, or "don't care" level

Z = high-impedance (off) state.

The hyphen between the B and C subscripts is omitted when no confusion is likely to occur. For these letter symbols on this data sheet, the signal names are further abbreviated as follows:

SIGNAL NAME	A AND C SUBSCRIPT	SIGNAL NAME	A AND C SUBSCRIPT
С	C	ME	E
CS	CS	MM	M
D0-11	D	R/\overline{W}	W
MA0-MA3	A	RSO-RS3	R
MO0-MO11	Q	STROBE	S




FIGURE 1. WRITE AND READ MODES






FIGURE 2. MAP AND PASS MODES

D2840, APRIL 1984-REVISED SEPTEMBER 1985

- **Detects and Corrects Single-Bit Errors**
- **Detects and Flags Dual-Bit Errors**
- **Built-In Diagnostic Capability**
- Fast Write and Read Cycle Processing Times
- **Byte-Write Capability**
- Dependable Texas Instruments Quality and Reliability

DEVICE	OUTPUT
'ALS616	3-State
'ALS617	Open-Collector

description

The 'ALS616 and 'ALS617 are 16-bit parallel error detection and correction circuits in 40-pin. 600-mil packages. The EDACs use a modified Hamming code to generate a 6-bit check word from a 16-bit data word. This check word is stored along with the data word during the memory write cycle. During memory read cycles, the 22-bit words from memory are processed by the EDACs to determine if errors have occurred in memory.


Single-bit errors in the 16-bit data word are flagged and corrected. Single-bit errors in the 6-bit check word are flagged, but the data word will remain unaltered. The 6-bit error syndrome code will pinpoint the error-generating location.

Dual-bit errors are flagged but not corrected. These errors may occur in any two bits of the 22-bit word from memory. The gross-error condition of all lows or all highs from memory will be detected. Otherwise, errors in three or more bits of the 22-bit word are beyond the capabilities of these devices to detect.


Read-modify-write (byte-control) operations can be performed with the 'ALS616 and 'ALS617 EDACs by using output latch enable, LEDBO, and individual OEBO and OEB1 byte control pins.

Diagnostics are performed on the EDACs by controls and internal paths that allow the user to read the contents of the DB and CB input latches. These will determine if the failure occurred in memory or in the EDAC.

SN54ALS616, SN54ALS617 . . . JD PACKAGE SN74ALS616, SN74ALS617 . . . JD OR N PACKAGE (TOP VIEW)



SN74ALS616, SN74ALS617 . . . FN PACKAGE (TOP VIEW)



NC-No internal connection

The SN54ALS616 and SN54ALS617 are characterized for operation over the full military temperature range of -55°C to 125°C. The SN74ALS616 and SN74ALS617 are characterized for operation from 0°C to 70°C.



TABLE 1. WRITE CONTROL FUNCTION

MEMORY CYCLE	EDAC FUNCTION	CON S1	TROL SO	DATA I/O	DB CONTROL OEBO & OEB1	DB OUTPUT LATCH	CHECK I/O	CB CONTROL OECB	ERROF ERR	R FLAGS MERR
Write	Generate check word	L	L	Input	H	X	Output check bits [†]	L	н	н

[†]See Table 2 for details on check bit generation.

memory write cycle details

During a memory write cycle, the check bits (CBO thru CB5) are generated internally in the EDAC by six 8-input parity generators using the 16-bit data word as defined in Table 2. These six check bits are stored in memory along with the original 16-bit data word. This 22-bit word will later be used in the memory read cycle for error detection and correction.

TABLE 2. PARITY ALGORITHM

CHECK WORD		16-BIT DATA WORD														
BIT	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CB0			X		X	Х	Х			Х			Х		Х	Х
CB1		X		Х		Х	X	X				Х		Х		Х
CB2	×			Х	Χ			X	Х		Х			Х	X	
CB3	×	Х	Χ				Х	X			· X	Х	Χ			
CB4	. x	X	X	Х	X	X			X	Х						
CB5									X	Х	Х	Х	Х	Х	X	X

The six check bits are parity bits derived from the matrix of data bits as indicated by "X" for each bit.

error detection and correction details

During a memory read cycle, the 6-bit check word is retrieved along with the actual data. In order to be able to determine whether the data from memory is acceptable to use as presented to the bus, the error flags must be tested to determine if they are at the high level.

The first case in Table 3 represents the normal, no-error conditions. The EDAC presents highs on both flags. The next two cases of single-bit errors give a high on MERR and a low on ERR, which is the signal for a correctable error, and the EDAC should be sent through the correction cycle. The last three cases of double-bit errors will cause the EDAC to signal lows on both ERR and MERR, which is the interrupt indication for the CPU.

TABLE 3. ERROR FUNCTION

TOTAL NUMB	ER OF ERRORS	ERROF	RFLAGS	DATA CORRECTION
16-BIT DATA WORD	6-BIT CHECK WORD	ERR MERR		DATA CORRECTION
0 .	0	Н	Н	Not applicable
1	0	L	Н	Correction
0	1	L	Н	Correction
. 1	, 1	L	L	Interrupt
2	0	L	L	Interrupt
0	2	L	L	Interrupt



TABLE 4.	READ.	FLAG.	AND	CORRECT	FUNCTION	

MEMORY CYCLE	EDAC FUNCTION	CON S1	TROL S0	DATA I/O	DB CONTROL OEBO & OEB1	DB OUTPUT LATCH	CHECK I/O	CB CONTROL OECB	ERROR FLAGS ERR MERR
Read	Read & flag	Н	L	Input	Η	Х	Input	Н	Enabled [†]
Read	Latch input data & check bits	н	н	Latched input data	н	L	Latched input check word	Н	Enabled [†]
Read	Output corrected data and syndrome bits	Н	н	Output corrected data word	L	×	Output syndrome bits [‡]	L	Enabled [†]

[†]See Table 3 for error description.

Error detection is accomplished as the 6-bit check word and the 16-bit data word from memory are applied to the internal parity generators/checkers. If the parity of all six groupings of data and check bits are correct, it is assumed that no error has occurred and both error flags will be high.

If the parity of one or more of the check groups is incorrect, an error has occurred and the proper error flag or flags will be set low. The two-bit error is not correctable since the parity tree can only identify single-bit errors. Both error flags are set low when any two-bit error is detected.

Three or more simultaneous bit errors can cause the EDAC to believe that no error, a correctable error, or an uncorrectable error has occurred and will produce erroneous results in all three cases. It should be noted that the gross-error conditions of all highs will be detected.

As the corrected word is made available on the data I/O port (DBO thru DB15), the check word I/O port (CBO thru CB5) presents a 6-bit syndrome error code. This syndrome code can be used to locate the bad memory chip. See Table 5 for syndrome decoding.

[‡]See Table 5 for error location.

TABLE 5. SYNDROME DECODING

SY	ND	ERROR					
5	4	3	2	0	E.I.I.O.I.		
L	L	L	L	L	L	2-bit	
L	L	L	L	L	Н	unc	
L	L	L	L	Н	L	unc	
L	L	L	L	Н	Н	2-bit	
L	L	L	Н	L	L	unc	
L	L	L	Н	L	Н	2-bit	
L	L	L	Н	Н	L	2-bit	
L	L	L	Н	Н	Н	unc	
L	L	Н	L	L	L	unc	
L	L	Н	L	L	н	2-bit	
L	L	Н	L	Н	L	2-bit	
L	Ĺ	Н	L	Н	Н	DB7	
L	L	Н	Н	L	L	2-bit	
L	L	Н	Н	L	Н	unc	
L	L	Н	Н	Н	L	DB6	
L	L	Н	Н	Н	н	2-bit	

SY	NDI	ERROR				
5	4	3	2	1	0	ERROR
L	Н	L	L	L	L.	unc
L	Н	L	L	L	н	2-bit
L	Н	L	L	Н	L	2-bit
L	Н	L	L	Н	Н	DB5
L	Н	L	Н	L	L	2-bit
L	H	L	Н	L	Н	DB4
L	Н	L	Н	Н	L	DB3
L	Н	L	Н	Н	н	2-bit
L	Н	Н	L	L	L	2-bit
L	Н	Н	L	L	Н	DB2
L	Н	Н	L	Н	L	DB1
L	Н	Н	L	Н	Н	2-bit
L	Н	Н	Н	L	L	DB0
L	Н	Н	Н	L	н	2-bit
L	Н	Н	Н	Н	L	2-bit
L	Н	Н	Н	Н	Н	CB5

SYI	NDI	ROI	VΙΕ	BIT	s	ERROR
5	4	3	2	1	0	ENNON
Н	L	L	L	L	L	unc
Н	L	L	L	L	Н	2-bit
Н	L	L	L	Н	L	2-bit
Н	L	L	L	Н	Н	DB15
Н	L	L	Н	L	L	2-bit
Н	L	L	Н	L	Н	DB14
Н	L	L	Н	Н	L	DB13
Н	L	L	Н	Н	Н	2-bit
Н	L	Н	L	L	L	2-bit
н	L	Н	L	L	Н	DB12
Н	L	Н	L	Н	L	DB11
Н	L	Н	L	Н	Н	2-bit
Н	L	Н	Н	L	L	DB10
Н	L	Н	Н	L	Н	2-bit
Н	L	Н	Н	Н	L	2-bit
Н	L	Н	Н	Н	Н	CB4

SY	ND	SYNDORME BITS										
5	4	3	2	1	0	ERROR						
Н	Н	L	L	L	L	2-bit						
Н	Н	L	L	L	Н	DB8						
Н	Ĥ	L	L	Н	L	unc						
Н	Н	L	L	Н	Н	2-bit						
Н	Н	L	Н	L	L	DB9						
Н	Н	L	Ή	L	H	2-bit						
Н	Н	L	Н	Н	L	2-bit						
Н	Н	L	Н	Н	Н	CB3						
Н	Н	Н	L	L	L	unc						
Н	Н	Н	L	L	Н	2-bit						
Н	Н	Н	L	Н	L	2-bit						
Н	Н	Н	L	Н	Н	CB2						
Н	Н	Н	Н	L	L	2-bit						
Н	Н	Н	Н	L	Н	CB1						
Н	Н	Н	Н	Н	L	СВО						
Н	Н	Н	Н	Н	Н	none						

 $CB\ X = error\ in\ check\ bit\ X$

DB Y = error in data bit Y

2-bit = double-bit error

unc = uncorrectable multibit error

read-modify-write (byte control) operations

The 'ALS616 and 'ALS617 devices are capable of byte-write operations. The 22-bit word from memory must first be latched into the DB and CB input latches. This is easily accomplished by switching from the read and flag mode (S1 = H, S0 = L) to the latch input mode (S1 = H, S0 = H). The EDAC will then make any corrections, if necessary, to the data word and place it at the input of the output data latch. This data word must then be latched into the output data latch by taking $\overline{\text{LEDBO}}$ from a low to a high.

Byte control can now be employed on the data word through the $\overline{\text{OEB}}0$ or $\overline{\text{OEB}}1$ controls. $\overline{\text{OEB}}0$ controls DB0-DB7 (byte 0), $\overline{\text{OEB}}1$ controls DB8-DB15 (byte 1).

Placing a high on the byte control will disable the output and the user can modify the byte. If a low is placed on the byte control, then the original byte is allowed to pass onto the data bus unchanged. If the original data word is altered through byte control, a new check word must be generated before it is written back into memory. This is easily accomplished by taking control S1 and S0 low. Table 6 lists the read-modify-write functions.

TABLE 6. READ-MODIFY-WRITE FUNCTION

MEMORY CYCLE	EDAC FUNCTION	CON S1	TROL SO	BYTEn [†]	ŌĒBn†	DB OUTPUT LATCH LEDBO	CHECK I/O	CB CONTROL	ERROR FLAG
Read	Read & Flag	Н	L	Input	Н	X	Input	Н	Enabled
Read	Latch input data & check bits	н	н	Latched Input data	н	L	Latched input check word	н	Enabled
Read	Latch corrected data word into output latch	н	н	Latched output data word	Н	Н	Hi-Z Output Syndrome bits	H .	Enabled
Modify/ write	Modify appropriate byte or bytes & generate new check word	L	L	Input modified BYTEO Output unchanged BYTEO	H L	н	Output check word	L	нн

[†]OEBO controls DBO-DB7 (BYTEO), OEB1 controls DB8-DB15 (BYTE1)

diagnostic operations

The 'ALS616 and 'ALS617 are capable of diagnostics that allow the user to determine whether the EDAC or the memory is failing. The diagnostic function tables will help the user to see the possibilities for diagnostic control.


In the diagnostic mode (S1 = L, S0 = H), the checkword is latched into the input latch while the data input latch remains transparent. This lets the user apply various data words against a fixed known checkword. If the user applies a diagnostic data word with an error in any bit location, the ERR flag should be low. If a diagnostic data word with two errors in any bit location is applied, the MERR flag should be low. After the checkword is latched into the input latch, it can be verified by taking OECB low. This outputs the latched checkword. The diagnostic data word can be latched into the output data latch and verified via the LEDBO control pin. By changing from the diagnostic mode (S1 = L, S0 = H), the user can verify that the EDAC will correct the diagnostic data word. Also, the syndrome bits can be produced to verify that the EDAC pinpoints the error location. Table 7 lists the diagnostic functions.

TABLE 7. DIAGNOSTIC FUNCTION

EDAC FUNCTION		TROL SO	DATA I/O	DB BYTE CONTROL OEBn	DB OUTPUT LATCH LEDBO	CHECK I/O	CB CONTROL OECB	ERROR FLAGS
Read & flag	Н	L	Input correct data word	Н	х	Input correct check bits	Н	, н н
Latch input check word while data input latch remains transparent	L	H	Input diagnostic data word [†]	н	L	Latched input check bits	н .	Enabled
Latch diagnostic data word into output latch	L	н	Input diagnostic data word [†]	Н	Н	Output latched check bits Hi-Z	L 	Enabled
Latch diagnostic data word into input latch	н	Н	Latched input diagnostic data word	Н	Н	Output syndrome bits Hi-Z	L — — — —	Enabled
Output diagnostic data word & syndrome bits	н	Ĥ	Output diagnostic data word	L	Н	Output syndrome bits Hi-Z	. L	Enabled
Output corrected diagnostic data word & output syndrome bits	н	н	Output corrected diagnostic data word	L	L	Output syndrome bits Hi-Z	L — — — —	Enabled

[†]Diagnostic data is a data word with an error in one bit location except when testing the MERR error flag. In this case, the diagnostic data word will contain errors in two bit locations.

logic diagram (positive logic)



^{*&#}x27;ALS616 has 3-state (∇) check-bit and data outputs. 'ALS617 has open-collector(Δ) check-bit and data outputs.

SN54ALS616, SN54ALS617, SN74ALS616, SN74ALS617 16 BIT PARALLEL ERROR DETECTION AND CORRECTION CIRCUITS

recommended operating conditions

				154ALS616 154ALS617	(74ALS6		UNIT
			MIN	NOM MAX	MIN		MAX	
VCC	Supply voltage		4.5	5 5.5	4.5	- 5	5.5	V
V_{IH}	High-level input voltage		2		2			V
V_{IL}	Low-level input voltage			0.8			0.8	V
Voн	High-level output voltage	DB or CB 'ALS617		5.5			5.5	V
	Ultra la contra del contra de la contra del la contra del la contra del la contra del la contra del la contra de la contra dela contra del la contra del la contra del la contra del la contra	ERR or MERR		-0.4			-0.4	
ІОН	High-level output current	DB or CB 'ALS616		- 1			-2.6	mA
		ERR or MERR		4		-	8	
OL	Low-level output current	DB or CB		12			24	mA
tw	Pulse duration	LEDBO low	45		25			ns
		(1) Data and check word before S01 (S1 = H)	15		12			
		(2) S0 high before LEDBO↑ (S1 = H) †	45		45			1
		(3) LEDBO high before the earlier of SOJ or S1J†	0		0			
		(4) LEDBO high before S1↑ (S0 = H)	0		0			1
t _{su}	Setup time	(5) Diagnostic data word before S1↑ (S0 = H)	28		12		······································	ns
		(6) Diagnostic check word before the later of S1↓ or S0↑	15		12			
		(7) Diagnostic data word before LEDBO† (S1 = L and S0 = H)†	35		20			
		(8) Read-mode, SO low and S1 high	35		30			
		(9) Data and check word after S0↑ (S1 = H)	20		15			
	Hald Co.	(10) Data word after S1↑ (S0 = H)	20		15			1
th	Hold time	(11) Check word after the later of S1↓ or S0↑	20		15			ns
		(12) Diagnostic data word after LEDBO† (S1 = L, S0 = H)‡	0		0			
t _{corr}	Correction time (see Figure	1)	70	***************************************	65			ns
TC	Operating case temperature		- 55	125				°C
TA	Operating free-air temperati	ıre			0		70	°C

[†]These times ensure that corrected data is saved in the output data latch.

[‡]These times ensure that the diagnostic data word is saved in the output data latch.

SN54ALS616, SN74ALS616 16-BIT PARALLEL ERROR DETECTION AND CORRECTION CIRCUITS

'ALS616 electrical characteristics over recommended operating temperature range (unless otherwise noted)

P	ARAMETER	TEST CO	ONDITIONS	1	N54AL		l	N74ALS		UNIT
				MIN	TYP [†]		MIN	TYP [†]	MAX	
VIK		$V_{CC} = 4.5 \text{ V},$	I _I = -18 mA			- 1.5			- 1.5	V
	All outputs	$V_{CC} = 4.5 \text{ V to 5.1}$	5 V, $I_{OH} \approx -0.4 \text{ mA}$	V _{CC} -	2		Vcc-	2		
∨он	DB or CB	$V_{CC} = 4.5 V$	I _{OH} = -1 mA	2.4	3.3					V
	DB OF CB	$V_{CC} = 4.5 \text{ V},$	I _{OH} = −2.6 mA				2.4	3.2		
	ERR or MERR	$V_{CC} = 4.5 \text{ V},$	IOH = 4 mA		0.25	0.4		0.25	0.4	,
.,	ERR OF WERR	$V_{CC} = 4.5 \text{ V},$	I _{OL} = 8 mA					0.35	0.5	V
VOL	DB or CB	$V_{CC} = 4.5 \text{ V},$	I _{OL} = 12 mA		0.25	0.4		0.25	0.4	V
	DB or CB	$V_{CC} = 4.5 V$,	I _{OL} = 24 mA					0.35	0.5	
	S0 or S1	V _{CC} = 5.5 V,	V _I = 7 V			0.1			0.1	mA
Ιį	DB or CB	$V_{CC} = 5.5 V$,	V _I = 5.5 V			0.1			0.1	IIIA
	S0 or S1	V 5 5 V	1/- 2.7.1/			20			20	^
lН	DB or CB‡	$V_{CC} = 5.5 V$,	$V_1 = 2.7 V$			20			20	μΑ
	S0 or S1					-0.4			-0.4	
ηL	DB or CB [‡]	$V_{CC} = 5.5 V$,	$V_I = 0.4 V$			-0.1			- 0.1	mA
IO§		V _{CC} = 5.5 V,	V _O = 2.25 V	- 30		-112	-30		-112	mA
lcc		V _{CC} = 5.5 V	See Note 1		110	190		110	170	mA

 $^{^{\}dagger}$ All typical values are at V_{CC} = 5 V, T_A = 25 °C.

'ALS616 switching characteristics, VCC = 4.5 V to 5.5 V, CL = 50 pF, TC = $-55\,^{\circ}$ C to 125 °C for SN54ALS616, TA = 0 °C to 70 °C for SN74ALS616

DADAMETER	FROM	то	TEST CONDITIONS	SN54A	LS616	SN74	ALS616	UNIT
PARAMETER	(INPUT)	(OUTPUT)	TEST CONDITIONS	MIN	MAX	MIN	MAX	UNIT
	DB and CB	ERR	S1 = H, S0 = L, R _L = 500 Ω	10	43	10	40	ns
^t pd	DB	ERR	S1 = L, S0 = H, $R_L = 500 \Omega$	10	43	10	40	IIS
	DB and CB	MERR	S1 = H, S0 = L, $R_L = 500 \Omega$	15	65	15	55	ns
^t pd	DB	MERR	S1 = L, S0 = H, $R_L = 500 \Omega$	15	65	15	55	ris
tpd	S0↓ and S1↓	СВ	R1 = R2 = 500 Ω	10	60	10	49	ns
^t pd	DB	СВ	S1 = L, S0 = L, R1 = R2 = 500 Ω	10	60	10	49	ns
t _{pd}	<u>LEDBO</u> ↓	DB	S1 = X, S0 = H, R1 = R2 = 500 Ω	7	35	7	30	ns
t _{pd}	S1↑	СВ	S0 = H, R1 = R2 = 500 Ω	10	50	10	50	ns
t _{en}	OECB↓	СВ	S0 = H, S1 = X, R1 = R2 = 500 Ω	2	30	2	27	ns
t _{dis}	ŌĒĊB↑	СВ	S0 = H, S1 = X, R1 = R2 = 500 Ω	2	30	2	27	ns
t _{en}	OEB0 and OEB1↓	DB	S0 = H, S1 = X, R1 = R2 = 500 Ω	2	30	2	27	ns
t _{dis}	OEBO and OEB1↑	DB	S0 = H, S1 = X, R1 = R2 = 500 Ω	2	30	2	27	ns

[‡]For I/O ports, the parameters I_{IH} and I_{IL} include the off-state output current.

[§]The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, log. NOTE 1: Icc is measured with SO and S1 at 4.5 V and all CB and DB pins grounded.

'ALS617 electrical characteristics over recommended operating temperature range (unless otherwise noted)

	ARAMETER	TECT CO	NDITIONS	SN	54ALS	17	SN	74ALS6	317	LIMIT
Р	ARAIVIETER	IEST CO	INDITIONS	MIN	TYP [†]	MAX	MIN	TYP [†]	MAX	UNIT
VIK		$V_{CC} = 4.5 \text{ V},$	I _I = -18 mA			- 1.5			- 1.5	V
Voн	ERR or MERR	V _{CC} = 4.5 V to 5.5	5 V, I _{OH} = -0.4 mA	V _{CC} -2			V _{CC} -2			٧
ГОН	DB or CB	$V_{CC} = 4.5 \text{ V},$	V _{OH} = 5.5 V			0.1			0.1	mA
	ERR or MERR	$V_{CC} = 4.5 V$,	IOH = 4 mA		0.25	0.4		0.25	0.4	
VOL	LINI OF WILLIN	$V_{CC} = 4.5 \text{ V},$	I _{OL} = 8 mA					0.35	0.5	v
VOL .	DB or CB	$V_{CC} = 4.5 \text{ V},$	I _{OL} = 12 mA		0.25	0.4		0.25	0.4	V
	DB of CB	$V_{CC} = 4.5 \text{ V},$	I _{OL} = 24 mA					0.35	0.5	
l _l	S0 or S1	$V_{CC} = 5.5 V$,	V _I = 7 V			0.1			0.1	mA
ч	DB or CB	$V_{CC} = 5.5 V$,	V _I = 5.5 V			0.1			0.1	IIIA
1	S0 or S1	Vcc = 5.5 V,	Vı = 2.7 V			20			20	μΑ
ΊΗ	DB or CB‡	VCC = 5.5 V,	V = 2.7 V			20			20	μΑ
1	S0 or S1	Vcc = 5.5 V,	V _I = 0.4 V			-0.4			-0.4	mA
ΗL	DB or CB [‡]	vCC = 5.5 v,	V = 0.4 V			-0.1			-0.1	mA
IO§	ERR or MERR	$V_{CC} = 5.5 V,$	$V_0 = 2.25 \text{ V}$	- 30		-112	- 30		-112	mA
Icc		V _{CC} = 5.5 V	See Note 1		110			110		mA

 † All typical values are at V_{CC} = 5 V, T_{A} = 25 °C.

‡For I/O ports, the parameters I_{IH} and I_{IL} include the off-state output current.

§The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS. NOTE 1: ICC is measured with S0 and S1 at 4.5 V and all CB and DB pins grounded.

'ALS617 switching characteristics, VCC = 4.5 V to 5.5 V, CL = 50 pF, TC = $-55\,^{\circ}$ C to 125 °C for SN54ALS617, TA = 0 °C to 70 °C for SN74ALS617

	FROM	то		SN54ALS617	SN74ALS617	r
PARAMETER	(INPUT)	(OUTPUT)	TEST CONDITIONS	MIN TYPT MAX	MIN TYPT MAX	UNIT
_	DB and CB	ERR	S1 = H, S0 = L, $R_{\dot{L}}$ = 500 Ω	26	26	
^t pd	DB	ERR	S1 = L, S0 = H, $R_L = 500 \Omega$	26	26	ns
+ .	DB and CB	MERR	S1 = H, S0 = L, R_L = 500 Ω	40	40	ns
^t pd	Db and Cb	WILIAM	S1 = L, S0 = H, $R_L = 500 \Omega$	40	40	115
^t pd	S0↓ and S1↓	СВ	R _L = 680 Ω	40	40	ns
^t pd	DB	СВ	S1 = L, S0 = L, $R_L = 680 \Omega$	40	40	ns
^t pd	<u>LEĎBŌ</u> ↓	DB	S1 = X, S0 = H, R_L = 680 Ω	26	26	ns
^t pd	S1↑	СВ	S0 = H, R _L = 680 Ω	40	40	ns
^t PLH	OECB↑	СВ	S1 = X, S0 = H, R _L = 680 Ω	24	24	ns
^t PHL	OECB↓	СВ	S1 = X, S0 = H, $R_L = 680 \Omega$	24	24	ns
^t PLH	OEB0 and OEB1↑	DB	S1 = X, S0 = H, R_L = 680 Ω	24	24	ns
^t PHL	OEB0 and OEB1↓	DB	S1 = X, S0 = H, $R_L = 680 \Omega$	24	24	ns

 $^{^{\}dagger}$ All typical values are at $V_{CC} = 5 \text{ V}$, $T_{A} = 25 \,^{\circ}\text{C}$.

Additional information on these products can be obtained from the factory as it becomes available.

SN54ALS616, SN54ALS617, SN74ALS616, SN74ALS617 16-BIT PARALLEL ERROR DETECTION AND CORRECTION CIRCUITS




FIGURE 1. READ, FLAG, AND CORRECT MODE SWITCHING WAVEFORMS




FIGURE 2. READ, CORRECT, MODIFY MODE SWITCHING WAVEFORMS

SN54ALS616, SN54ALS617, SN74ALS616, SN74ALS617 16-BIT PARALLEL ERROR DETECTION AND CORRECTION CIRCUITS




FIGURE 3. DIAGNOSTIC MODE SWITCHING WAVEFORM

D2661, DECEMBER 1982-REVISED DECEMBER 1985

- Detects and Corrects Single-Bit Errors
- Detects and Flags Dual-Bit Errors
- Built-In Diagnostic Capability
- Fast Write and Read Cycle Processing
 Times
- Byte-Write Capability . . . 'ALS632A and 'ALS633
- Dependable Texas Instruments Quality and Reliability

DEVICE	PACKAGE	BYTE-WRITE	OUTPUT
'ALS632A	52-pin	yes	3-State
'ALS633	52-pin	yes	Open-Collector
ALS634	48-pin	no	3-State
ALS635	48-pin	no	Open-Collector

description


The 'ALS632A and 'ALS633 through 'ALS635 devices are 32-bit parallel error detection and correction circuits (EDACs) in 52-pin ('ALS632A and 'ALS633) or 48-pin ('ALS634 and 'ALS635) 600-mil packages. The EDACs use a modified Hamming code to generate a 7-bit check word from a 32-bit data word. This check word is stored along with the data word during the memory write cycle. During the memory read cycle, the 39-bit words from memory are processed by the EDACs to determine if errors have occurred in memory.

Single-bit errors in the 32-bit data word are flagged and corrected.


Single-bit errors in the 7-bit check word are flagged, and the CPU sends the EDAC through the correction cycle even though the 32-bit data word is not in error. The correction cycle will simply pass along the original 32-bit data word in this case and produce error syndrome bits to pinpoint the error-generating location.

Dual-bit errors are flagged but not corrected. These errors may occur in any two bits of the 39-bit data word from memory (two errors in the 32-bit data word, two errors in the 7-bit check word, or one error in each word). The gross-error condition of all lows or all highs from memory will be detected. Otherwise, errors in three or more bits of the 39-bit word are beyond the capabilities of these devices to detect.

'ALS632A, 'ALS633 . . . JD PACKAGE (TOP VIEW)



'ALS632A, 'ALS633 . . . FN PACKAGE (TOP VIEW)




NC-No internal connection



Read-modify-write (byte-control) operations can be performed with the 'ALS632A and 'ALS633 EDACs by using output latch enable, LEDBO, and the individual OEBO thru OEB3 byte control pins.

Diagnostics are performed on the EDACs by controls and internal paths that allow the user to read the contents of the DB and CB input latches. These will determine if the failure occurred in memory or in the EDAC.



NC-No internal connection

TABLE 1. WRITE CONTROL FUNCTION

MEMORY CYCLE	EDAC FUNCTION	CON S1	TROL SO	DATA I/O	DB CONTROL OEBn OR OEDB	DB OUTPUT LATCH ('ALS632A, 'ALS633) LEDBO	CHECK I/O	CB CONTROL OECB	ERROR ERR	FLAGS MERR
Write	Generate check word	L	L	Input	Н	х	Output check bits†	L	Η	н

[†]See Table 2 for details on check bit generation.

memory write cycle details

During a memory write cycle, the check bits (CB0 thru CB6) are generated internally in the EDAC by seven 16-input parity generators using the 32-bit data word as defined in Table 2. These seven check bits are stored in memory along with the original 32-bit data word. This 32-bit word will later be used in the memory read cycle for error detection and correction.



TABLE 2. PARITY ALGORITHM

CHECK WORD													32	-BIT	DA	TΑ	wo	RD														
BIT	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CB0	X		Х	Х		Х					Х		X	Х	Х			Х			Х		Х	Х	Х	Х		Х				Х
CB1	l			Х		Х		Х		Х		Х		Х	Х	Х				Χ		Χ		Х		Х		Х		Х	Х	Х
CB2	X		Χ			Χ	Χ		Х			Χ	Х			Χ	Х		Х			Х	Х		Х			Х	Х			Х
CB3	1		Χ	Х	Х				Χ	Х	Х				Х	Х			Х	Х	Х				Х	Х	Х				Х	Х
CB4	х	Х							Х	Х	Х	Χ	Х	Х			Х	Х							Х	Х	Х	Х	Х	Х		
CB5	Х	Х	Х	Х	Х	Х	Х	Х									Х	Х	Х	Х	Χ	Х	Х	Х								
CB6	x	Х	Х	Х	Х	Х	Х	Χ																	Х	Х	Х	Χ	Х	Χ	Χ	X

The seven check bits are parity bits derived from the matrix of data bits as indicated by "X" for each bit.

error detection and correction details

During a memory read cycle, the 7-bit check word is retrieved along with the actual data. In order to be able to determine whether the data from memory is acceptable to use as presented to the bus, the error flags must be tested to determine if they are at the high level.

The first case in Table 3 represents the normal, no-error conditions. The EDAC presents highs on both flags. The next two cases of single-bit errors give a high on MERR and a low on ERR, which is the signal for a correctable error, and the EDAC should be sent through the correction cycle. The last three cases of double-bit errors will cause the EDAC to signal lows on both ERR and MERR, which is the interrupt indication for the CPU.

TABLE 3. ERROR FUNCTION

TOTAL NUMBE	R OF ERRORS	ERROF	FLAGS	DATA CORRECTION
32-BIT DATA WORD	7-BIT CHECK WORD	ERR	MERR	DATA CORRECTION
0	0	Н	Н	Not applicable
1	0	L	Н	Correction
0	1	L	Н	Correction
1	1	L	L	Interrupt
2	0	L	L	Interrupt
0	2	L	L	Interrupt

Error detection is accomplished as the 7-bit check word and the 32-bit data word from memory are applied to internal parity generators/checkers. If the parity of all seven groupings of data and check bits are correct, it is assumed that no error has occurred and both error flags will be high.

If the parity of one or more of the check groups is incorrect, an error has occurred and the proper error flag or flags will be set low. Any single error in the 32-bit data word will change the state of either three or five bits of the 7-bit check word. Any single error in the 7-bit check word changes the state of only that one bit. In either case, the single error flag (ERR) will be set low while the dual error flag (MERR) will remain high.

Any two-bit error will change the state of an even number of check bits. The two-bit error is not correctable since the parity tree can only identify single-bit errors. Both error flags are set low when any two-bit error is detected.

Three or more simultaneous bit errors can cause the EDAC to believe that no error, a correctable error, or an uncorrectable error has occurred and will produce erroneous results in all three cases. It should be noted that the gross-error conditions of all lows and all highs will be detected.



LSI Device

SN54ALS632A, SN54ALS633 THRU SN54ALS635 SN74ALS632A, SN74ALS633 THRU SN74ALS635 32-BIT PARALLEL ERROR DETECTION AND CORRECTION CIRCUITS

TABLE 4. READ, FLAG, AND CORRECT FUNCTION

MEMORY CYCLE	EDAC FUNCTION	CON S1	TROL S0	DATA I/O	DB CONTROL OEBn OR OEDB	DB OUTPUT LATCH ('ALS632A, 'ALS633) LEDBO	CHECK I/O	CB CONTROL OECB	ERROR FLAGS ERR MERR
Read	Read & flag	Н	L	Input	Н	X	Input	Н	Enabled†
Read	Latch input data & check bits	н	н	Latched input data	н	L	Latched input check word	н	Enabled†
Read	Output corrected data & syndrome bits	Н	н	Output corrected data word	L	x	Output syndrome bits‡	L	Enabled†

[†]See Table 3 for error description.

As the corrected word is made available on the data I/O port (DB0 thru DB31), the check word I/O port (CB0 thru CB6) presents a 7-bit syndrome error code. This syndrome error code can be used to locate the bad memory chip. See Table 5 for syndrome decoding.



[‡]See Table 5 for error location.

TADIE	=	CANIDDO	MAE D	FCODING
IABLE		SYMUJEU	1VIF 1.	PC.CHING

SYNDROME BITS	ERROR	5	Y	NDF	RON	ΝE	BI	ΓS	ERROR	RROR SYNDROME BITS 6 5 4 3 2 1 0				ERROR			SYN	NDF	RON	ΛE	BIT	s	ERROR			
6 5 4 3 2 1 0	ENNON	6	5	4	3	2	1	0	ENNON	6	5	4	3	2	1	0	ENNON		6	5	4	3	2	1	0	ENNON
LLLLLLL	unc	L	Н	L	L	L	L	L	2-bit	Н	L	L	L	L	L	L	2-bit	Г	Н	Н	L	L	L	L	L	unc
LLLLLLH	2-bit	L	Н	L	L	L	L	Н	unc	Н	L	L	L	L	L	Н	unc		Н	Н	L	L	L	L	Н	2-bit
LLLLLHL	2-bit	L	Н	L	L	L	Н	L	DB7	Н	L	L	Ł	L	Н	L	unc		Н	Н	L	L	L	Н	L	2-bit
LLLLLHH	unc	L	Н	L	L	L	Н	Н	2-bit	Н	L	L	L	L	Н	Н	2-bit		Н	Н	L	L	L	Н	Н	DB23
LLLLHLL	2-bit	L	Н	L	L	Н	L	L	DB6	Н	L	L	L	Н	L	L	unc	Γ	Н	Н	L	L	Н	L	L	2-bit
LLLLHLH	unc	L	Н	L	L	н	L	Н	2-bit	Н	L	L	L	Н	L	Н	2-bit		Н	н	L	L	Н	Ĺ	н	DB22
LLLLHHL	unc	L	Н	L	L	н	Н	L	2-bit	Н	L	L	L	Н	Н	L	2-bit		Н	н	L	L	Н	н	L	DB21
LLLLHHH	2-bit	L	Н	L	L	н	Н	Н	DB5	Н	L	L	L	Н	Н	Н	unc		Н	Н	L	L	Н	Н	Н	2-bit
LLLHLLL	2-bit	L	Н	L	Н	L	L	L	DB4	Н	L	L	Н	L	L	L	unc	Г	Н	Н	L	Н	L	L	L	2-bit
LLLHLLH	unc	L	Н	L	Н	L	L	Н	2-bit	Н	L	L	Н	L	L	Н	2-bit		Н	н	L	Н	L	L	Н	DB20
LLLHLHL	DB31	L	Н	L	Н	L	Н	L	2-bit	Н	L	L	Н	L	Н	L	2-bit		Н	н	L	н	L	Н	L	DB19
LLLHLHH	2-bit	L	Н	L	Н	L	Н	Н	DB3	Н	L	L	Н	L	Н	Н	DB15		Н	н	L	Н	L	н	Н	2-bit
LLLHHLL	unc	L	Н	L	Н	Н	L	L	2-bit	Н	L	L	Н	Н	L	L	2-bit	Γ	Н	Н	L	Н	Н	L	L	DB18
LLLHHLH	2-bit	L	Н	L	Н	Н	L	Н	DB2	Н	L	L	Н	Н	L	Н	unc		Н	Н	L	Н	Н	L	Н	2-bit
LLLHHHL	2-bit	L	Н	L	Н	Н	Н	L	unc	Н	L	L	Н	Н	Н	L	DB14		Н	Н	L	Н	Н	Н	L	2-bit
LLLHHHH	DB30	L	Н	L	Н	Н	Н	Н	2-bit	H	L	L	Н	Н	Н	Н	2-bit		Н	Н	L	н	Н	Н	Н	CB4
LLHLLLL	2-bit	L	Н	Н	L	L	L	L	DB0	Н	L	Н	L	L	L	L	unc	Г	Н	Н	Н	L	L	L	L	2-bit
LLHLLLH	unc	L	Н	Н	L	L	L	Н	2-bit	Н	L	Н	L	L	L	Н	2-bit		Н	Н	Н	L	L	L	Н	DB16
LLHLLHL	DB29	L	Н	Н	L	L	Н	L	2-bit	Н	L	Н	L	L	Н	L	2-bit		Н	H	Н	L	L	Н	L	unc
LLHLLHH	2-bit	L	Н	Н	L	L	Н	Н	unc	Н	L	Н	L	L	Н	Н	DB13		Н	Н	Н	L	L	Н	Н	2-bit
LLHLHLL	DB28	L	Н	Н	L	Н	L	L	2-bit	H	L	Н	L	Н	L	L	2-bit	Г	Н	Н	Н	L	Н	L	L	DB17
LLHLHLH	2-bit	L	Н	Н	L	Н	L	Н	DB1	H	L	Н	L	Н	L	Н	DB12		Н	Н	Н	L	Н	L	Н	2-bit
LLHLHHL	2-bit	L	Н	Н	L	Н	Н	L	unc	H	L	Н	L	Н	Н	L	DB11	ļ	Н	Н	Н	L	Н	Н	L	2-bit
ггнгннн	DB27	L	Н	Н	L	Н	Н	Н	2-bit	Н	L	Н	L	Н	Н	Н	2-bit		Н	Н	Н	L	Н	Н	Н	CB3
LLHHLLL	DB26	L	Н	Н	Н	L	L	L	2-bit	Н	L	Н	Н	L	L	L	2-bit	T	Н	Н	Н	Н	L	L	L	unc
LLHHLLH	2-bit	L	Н	Н	Н	L	L	Н	unc	Н	L	Н	Н	L	L	Н	DB10	İ	Н	Н	Н	Н	L	L	Н	2-bit
LLHHLHL	2-bit	L	Н	Н	Н	L	Н	L	unc	Н	L	Н	Н	L	Н	L	DB9	1	H	Н	Н	Н	L	Н	L	2-bit
LLHHLÄH	DB25	L	Н	Н	Н	L	Н	Н	2-bit	Н	L	Н	Н	L	Н	Н	2-bit	L	Н	Н	Н	Н	L	Н	Н	CB2
LLHHHLL	2-bit	L	Н	Н	Н	Н	L	L	unc	Н	L	Н	Н	Н	L	L	DB8	Γ	Н	Н	Н	Н	Н	L	L	2-bit
LLHHHLH	DB24	L	Н	Н	Н	Н	L	Н	2-bit	Н	L	Н	Н	Н	L	Н	2-bit		Н	Н	Н	Н	н	L	н	CB1
LLHHHHL	unc	L	Н	Н	Н	Н	Н	L	2-bit	н	L	Н	Н	Н	Н	L	2-bit		н	н	Н	Н	Н	н	L	СВО
LLHHHHH	2-bit	L	Н	Н	Н	Н	Н	Н	CB6	Н	L	Н	Н	Н	Н	Н	CB5		Н	Н	Н	н	н	н	н	none

CB X= error in check bit X

DR Y= error in data bit Y

2-bit = double-bit error

unc = uncorrectable multibit error

read-modify-write (byte control) operations

The 'ALS632A and 'ALS633 devices are capable of byte-write operations. The 39-bit word from memory must first be latched into the DB and CB input latches. This is easily accomplished by switching from the read and flag mode (S1 = H, S0 = L) to the latch input mode (S1 = H, S0 = H). The EDAC will then make any corrections, if necessary, to the data word and place it at the input of the output data latch. This data word must then be latched into the output data latch by taking LEDBO from a low to a high.

Byte control can now be employed on the data word through the OEBO through OEBO controls. OEBO controls DB0-DB7 (byte 0), $\overline{OEB1}$ controls DB8-DB15 (byte 1), $\overline{OEB2}$ controls DB16-DB23 (byte 2), and OEB3 controls DB24-DB31 (byte 3). Placing a high on the byte control will disable the output and the user can modify the byte. If a low is placed on the byte control, then the original byte is allowed to pass onto the data bus unchanged. If the original data word is altered through byte control, a new check word must be generated before it is written back into memory. This is easily accomplished by taking control S1 and SO low. Table 6 lists the read-modify-write functions.



TABLE 6. READ-MODIFY-WRITE FUNCTION

MEMORY CYCLE	EDAC FUNCTION	CON S1	TROL SO	BYTEn†	ŌEBn†	DB OUTPUT LATCH LEDBO	CHECK I/O	CB CONTROL	ERROR FLAG ERR MERR
Read	Read & Flag	Н	L	Input	Н	×	Input	Н	Enabled
Read	Latch input data & check bits	' н	Н	Latched Input data	Н	L .	Latched input check word	Н	Enabled
Read	Latch corrected data word into output latch	н	н	Latched output data word	Н	Н	Hi-Z Output Syndrome bits	H L	Enabled
Modify /write	Modify appropriate byte or bytes & generate new check word	L	L	Input modified BYTE0 Output unchanged BYTE0	H 	н	Output check word	L	нн

[†] OEBO controls DBO-DB7 (BYTEO), OEB1 controls DB8-DB15 (BYTE1), OEB3 controls DB16-DB23 (BYTE2), OEB3 controls DB24-DB31 (BYTE3).

diagnostic operations

The 'ALS632A and 'ALS633 thru 'ALS635 are capable of diagnostics that allow the user to determine whether the EDAC or the memory is failing. The diagnostic function tables will help the user to see the possibilities for diagnostic control.

In the diagnostic mode (S1 = L, S0 = H), the checkword is latched into the input latch while the data input latch remains transparent. This lets the user apply various data words against a fixed known checkword. If the user applies a diagnostic data word with an error in any bit location, the $\overline{\text{ERR}}$ flag should be low. If a diagnostic data word with two errors in any bit location is applied, the $\overline{\text{MERR}}$ flag should be low. After the checkword is latched into the input latch, it can be verified by taking $\overline{\text{OECB}}$ low. This outputs the latched checkword. With the 'ALS632A and 'ALS633, the diagnostic data word can be latched into the output data latch and verified. It should be noted that the 'ALS634 and 'ALS635 do not have this pass-through capability because they do not contain an output data latch. By changing from the diagnostic mode (S1 = L, S0 = H) to the correction mode (S1 = H, S0 = H), the user can verify that the EDAC will correct the diagnostic data word. Also, the syndrome bits can be produced to verify that the EDAC pinpoints the error location. Table 7 ('ALS632A and 'ALS633) and Table 8 ('ALS634 and 'ALS635) list the diagnostic functions.

TABLE 7. 'ALS632A, 'ALS633 DIAGNOSTIC FUNCTION

EDAC FUNCTION		TROL SO	DATA I/O	DB BYTE CONTROL OEBn	DB OUTPUT LATCH LEDBO	CHECK I/O	CB CONTROL OECB	ERROR FLAGS ERR MERR
Read & flag	н	L	Input correct data word	н	×	Input correct check bits	Н	нн
Latch input check word while data input latch remains transparent	L	Н	Input diagnostic data word [†]	н	L	Latched input check bits	н	Enabled
Latch diagnostic data word into output latch	L	Н	Input diagnostic data word [†]	Н	н	Output latched check bits Hi-Z	L	Enabled
Latch diagnostic data word into input latch	н	н	Latched input diagnostic data word	н	н	Output syndrome bits Hi-Z	L 	Enabled
Output diagnostic data word & syndrome bits	н	Н	Output diagnostic data word	L	н	Output syndrome bits Hi-Z	L	Enabled
Output corrected diagnostic data word & output syndrome bits	н	н	Output corrected diagnostic data word	L	L·	Output syndrome bits Hi-Z	L	Enabled


[†]Diagnostic data is a data word with an error in one bit location except when testing the MERR error flag. In this case, the diagnostic data word will contain errors in two bit locations.

TABLE 8. 'ALS634, 'ALS635 DIAGNOSTIC FUNCTION

EDAC FUNCTION	CON S1	TROL SO	DATA I/O	DB CONTROL OEDB	CHECK I/O	DB CONTROL OECB	ERROR FLAGS ERR MERR
Read & flag	Н	L	Input correct data word	Н	Input correct check bits	н	н н
Latch input check bits while data input latch remains transparent	L	Н	Input diagnostic data word [†]	Н	Latched input check bits	Н	Enabled
Output input check bits	L	н	Input diagnostic data word [†]	Н	Output input check bits	L	Enabled
Latch diagnostic data into input latch	H H diagnostic H s		Output syndrome bits Hi-Z	L H	Enabled		
Output corrected diagnostic	H H diagnostic L		Output syndrome bits	L	Enabled		
data word			data word		Hi-Z	Н	

[†]Diagnostic data is a data word with an error in one bit location except when testing the MERR error flag. In this case, the diagnostic data word will contain errors in two bit locations.


'ALS632A, 'ALS633 logic diagram (positive logic)



^{*&#}x27;ALS632A has 3-state (\(\nabla\)) check-bit and data outputs.

^{&#}x27;ALS633 has open-collector (\(\overline{\Omega}\)) check-bit and data outputs.

'ALS634, 'ALS635 logic diagram (positive logic)



^{*&#}x27;ALS634 has 3-state (\(\nabla\)) check-bit and data outputs.

^{&#}x27;ALS635 has open-collector (\(\Delta\)) check-bit and data outputs.

absolute maximum ratings over operating free-air temperature range (unless other	wise noted)
Supply voltage, VCC (see Note 1)	7 V
Input voltage: CB and DB	5.5 V
All others	7 V
Operating free-air temperature range:	
SN74ALS632A, SN74ALS633 thru SN74ALS635	0°C to 70°C
Operating case temperature range:	
SN54ALS632A, SN54ALS633 thru SN54ALS635	-55°C to 125°C
Storage temperature range	-65°C to 150°C

recommended operating conditions

			SN	154ALS	633 635	SN	74ALS6	33 35	UNIT
٧cc	Supply voltage		4.5	5	5.5	4.5	5	5.5	٧
VIH	High-level input voltage		2		`	2			V .
VIL	Low-level input voltage		1		0.8			0.8	V
IОН	High-level output current	DB or CB 'ALS632A, 'ALS634	+		-0.4 -1			-0.4 -2.6	mĄ
lOL	Low-level output current	ERR or MERR DB or CB			12			8 24	mA
t _w	Pulse duration	LEDBO low	25			25			ns
	· .	(1) Data and check word before S0† (S1 = H)	15			10			
		(2) S0 high before LEDBO↑ (S1 = H) [†]	45			45			
		(3) LEDBO high before the earlier of SO\$\(\psi\$ or S1\$\)\frac{1}{7}	0			0			
	Setup time	(4) LEDBO high before S1↑ (S0 = H)	0			0			
t _{su}	Setup time	(5) Diagnostic data word before S1↑ (S0 = H)	15			10			ns
		(6) Diagnostic check word before the later of S1↓ or S0↑	15			10			
		(7) Diagnostic data word before LEDBO↑ (S1 = L and S0 = H) [‡]	25			20			
		(8) Read-mode, S0 low and S1 high	- 35			30			
		(9) Data and check word after S0↑ (S1 = H)	20			15			
	Hald &	(10) Data word after S1↑ (S0 = H)	20			15]
th	Hold time	(11) Check word after the later of S1↓ or S0↑	4.5 5 5.5 4.5 5 5.5 2	ns .					
		(12) Diagnostic data word after LEDBO↑ (S1 = L, S0 = H) [‡]	0			0			
tcorr	corr Correction time (see Figure 1) 65 58				ns				
τ_{C}	Operating case temperature		- 55		125				°C
TA	Operating free-air temperatu	re				0		70	°C

 $[\]ensuremath{^{\dagger}} \textsc{These}$ times ensure that corrected data is saved in the output data latch.

[‡]These times ensure that the diagnostic data word is saved in the output data latch.



SN54ALS632A, SN54ALS634, SN74ALS632A, SN74ALS634 32-BIT PARALLEL ERROR DETECTION AND CORRECTION CIRCUITS WITH 3-STATE OUTPUTS

'ALS632A, 'ALS634 electrical characteristics over recommended operating temperature range (unless otherwise noted)

Р	ARAMETER	TEST CONDIT	rions	SN54ALS632A SN54ALS634			SN74ALS632A SN74ALS634			UNIT
				MIN	TYP [†]	MAX	MIN	TYP [†]	MAX	
VIK		$V_{CC} = 4.5 \text{ V},$	I _I = -18 mA			- 1.5			- 1.5	V
	All outputs	$V_{CC} = 4.5 \text{ V to } 5.5$	V , $I_{OH} = -0.4 \text{ mA}$	V _{CC} -	2		Vcc-	2		
۷он	DB or CB	$V_{CC} = 4.5 \text{ V},$	I _{OH} = -1 mA	2.4	3.3					V
	DBOICE	$V_{CC} = 4.5 V_{r}$	$I_{OH} = -2.6 \text{ mA}$				2.4	3.2		
	ERR or MERR	$V_{CC} = 4.5 V$,	i _{OL} = 4 mA		0.25	0.4		0.25	0.4	
V	OL ENR OF WERR	V _{CC} = 4.5 V,	IOL = 8 mA					0.35	0.5	V
VOL	DB or CB	$V_{CC} = 4.5 V,$	I _{OL} = 12 mA		0.25	0.4		0.25	0.4	ľ
	DB OF CB	$V_{CC} = 4.5 V,$	I _{OL} = 24 mA					0.35	0.5	
l.	S0 or S1	$V_{CC} = 5.5 V$,	V _I = 7 V			0.1			0.1	mA
lj.	All others	$V_{CC} = 5.5 V,$	$V_1 = 5.5 \text{ V}$			0.1			0.1	A
l	S0 or S1	V _{CC} = 5.5 V,	V ₁ = 2.7 V			20			20	
ΉΗ	All others [‡]	vCC = 5.5 v,	V = 2.7 V			20			20	μА
	S0 or S1	V 5.5.V	V 0.4.V			-0.4			-0.4	
III.	All others [‡]	$V_{CC} = 5.5 V,$	VI = 0.4 V			-0.1			-0.1	mA
IO§		V _{CC} = 5.5 V,	$V_0 = 2.25 \text{ V}$	- 30		-112	- 30		- 112	mA
Icc		$V_{CC} = 5.5 V$,	See Note 1		150	250		150	250	nìA

 $^{^{\}dagger}$ All typical values are at $V_{CC} = 5$ V, $T_{A} = 25$ °C.

'ALS632A switching characteristics, $V_{CC} = 4.5 \text{ V}$ to 5.5 V, $C_L = 50 \text{ pF}$, $T_C = -55 ^{\circ}\text{C}$ to $125 ^{\circ}\text{C}$ for SN54ALS632A, $T_A = 0$ °C to 70°C for SN74ALS632A

PARAMETER	FROM	TO	TEST CONDITIONS	SN5	4ALS632A	SN74	ALS632A	LIAUT
TANAMETER	(INPUT)	(OUTPUT)	TEST CONDITIONS	MIN	MAX	MIN	MAX	UNIT
	DB and CB	ERR	S1 = H, S0 = L, $R_L = 500 \Omega$	10	43	10	40	
^t pd	DB	ERR	S1 = L, S0 = H, R_L = 500 Ω	10	43	10	40	ns
t., ,	DB and CB	MERR	S1 = H, S0 = L, R_L = 500 Ω	15	67	15	55	
^t pd	DB	MERR	S1 = L, S0 = H, R_L = 500 Ω	15	67	15	55	ns
^t pd	S0↓ and S1↓	СВ	$R1 = R2 = 500 \Omega$	10	60	10	48	ns
tPLH	S0↓ and S1↓	ERR	$R_L = 500 \Omega$	5	30	5	25	ns
^t pd	DB	СВ	S1 = L, S0 = L, R1 = R2 = 500 Ω	10	60	10	48	ns
^t pd	LEDBO↓	DB	S1 = X, S0 = H, R1 = R2 = 500 Ω	7	35	7	30	ns
^t pd	S1↑	СВ	S0 = H, R1 = R2 = 500 Ω	10	• 60	10	50	ns
^t en	OECB↓	CB	S0 = H, S1 = X, R1 = R2 = 500 Ω	2	30	2	25	ns
^t dis	OECB↑	СВ	S0 = H, S1 = X, R1 = R2 = 500 Ω	- 2	30	2	25	ns
t _{en}	OEB0 thru OEB3↓	DB	S0 = H, S1 = X, R1 = R2 = 500 Ω	2	30	2	25	ns
^t dis	OEB0 thru OEB3↑	DB	S0 = H, S1 = X, R1 = R2 = 500 Ω	2	30	2	25	ns

[‡]For I/O ports, the parameters I_{IH} and I_{IL} include the off-state output current.

[§] The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS. NOTE 1: ICC is measured with S0 and S1 at 4.5 V and all CB and DB pins grounded.

SN54ALS634, SN74ALS634 32-BIT PARALLEL ERROR DETECTION AND CORRECTION CIRCUITS WITH 3-STATE OUTPUTS

'ALS634 switching characteristics, VCC = 4.5 V to 5.5 V, CL = 50 pF, TC = -55 °C to 125 °C for SN54ALS634, TA = 0 °C to 70 °C for SN74ALS634

DADAMETER	FROM	то	TEST COMPLETIONS	SN54	ALS634	SN74/	ALS634	
PARAMETER	(INPUT)	(OUTPUT)	TEST CONDITIONS	MIN	MAX	MIN	MAX	UNIT
	DB and CB	ERR	S1 = H, S0 = L, $R_L = 500 \Omega$	10	43	10	40	
^t pd	DB and CB	ENN	S1 = L, S0 = H, $R_L = 500 \Omega$	10	43	10	40 .	ns
+ .	DB and CB	MERR	S1 = H, S0 = L, $R_L = 500 \Omega$	15	67	15	55	ns
^t pd	DB and Cb	WILLIAM	S1 = L, S0 = H, $R_L = 500 \Omega$	15	67	15	55	1115
^t pd	S0↓ and S1↓	СВ	R1 = R2 = 500 Ω	10	60	10	48	ns
^t PLH	S0↓ and S1↓	ERR	$R_L = 500 \Omega$	5	30	5	25	ns
tpd	DB	СВ	S1 = L, S0 = L, R1 = R2 = 500 Ω	10	60	10	48	ns
^t pd	S1↑	СВ	S0 = H, R1 = R2 = 500 Ω	7	35	7	30	ns
t _{en}	OECB↓	СВ	S1 = X, S0 = H, R1 = R2 = 500 Ω	2	30	2	25	ns
t _{dis}	OECB↑	СВ	S1 = X, S0 = H, R1 = R2 = 500 Ω	2	30	2	25	ns
t _{en}	OEDB↓	DB	S1 = X, S0 = H, R1 = R2 = 500 Ω	2	30	2	30	ns
tdis	OEDB↑	DB	S1 = X, S0 = H, R1 = R2 = 500 Ω	2	30	2	25	ns

'ALS633 electrical characteristics over recommended operating temperature range (unless otherwise noted)

	ADAMETED	TECT COMPL	TIONO	SN	154ALS	33	SN	74ALS	333	
	ARAMETER	TEST CONDI	TIONS	MIN	TYP [†]	MAX	MIN	TYP [†]	MAX	UNIT
VIK		$V_{CC} = 4.5 V,$	I _I = -18 mA			-1.5			-1.5	V
Vон	ERR or MERR	$V_{CC} = 4.5 \text{ V to } 5.5$	5 V, IOH = -0.4 mA	Vcc-	2		VCC-2	2		V
IОН	DB or CB	$V_{CC} = 4.5 V,$	V _{OH} = 5.5 V			0.1			0.1	mA
	ERR or MERR	$V_{CC} = 4.5 V,$	IOL = 4 mA		0.25	0.4		0.25	0.4	
Vol	ETHI OF WIETH	$V_{CC} = 4.5 V,$	IOL = 8 mA					0.35	0.5	V
VOL	DB or CB	$V_{CC} = 4.5 V,$	I _{OL} = 12 mA		0.25	0.4		0.25	0.4	ľ
	DB of CB	$V_{CC} = 4.5 V$,	I _{OL} = 24 mA					0.35	0.5	
l _l	S0 or S1	$V_{CC} = 5.5 V,$	V _I = 7 V			0.1	1		0.1	mA
"	All others	$V_{CC} = 5.5 V,$	V _I = 5.5 V			0.1			0.1	l ma
ЧН	S0 or S1	Vcc = 5.5 V,	V ₁ = 2.7 V			20			20	μΑ
чH	All others [‡]	VCC = 3.5 V,	V 2.7 V			20			20	μΑ
l _{IL}	S0 or S1	V _{CC} = 5.5 V,	V ₁ = 0.4 V			-0.4			-0.4	mA
'IL	All others [‡]	ν _{CC} = 3.5 ν,	V = 0.4 V			-0.1			-0.1	IIIA
lo§	ERR or MERR	$V_{CC} = 5.5 V,$	$V_0 = 2.25 \text{ V}$	-30		-112	- 30		-112	mA
Icc		$V_{CC} = 5.5 V,$	See Note 1		150	250		150	250	mA

 $^{^{\}dagger}$ All typical values are at $V_{CC} = 5 \text{ V}$, $T_{A} = 25 \,^{\circ}\text{C}$.

'ALS633 switching characteristics, VCC = 4.5 V to 5.5 V, CL = 50 pF, TC = $-55\,^{\circ}$ C to 125 °C for SN54ALS633, TA = 0 °C to 70 °C for SN74ALS633

PARAMETER	FROM	то	TEST CONDITIONS	SN54	4ALS633	SN7	4ALS633	UNIT
PANAMETER	(INPUT)	(OUTPUT)	TEST CONDITIONS	MIN	MAX	MIN	MAX	ONII
t	DB and CB	ERR	S1 = H, S0 = L, $R_L = 500 \Omega$	10	43	10	40	ns
^t pd	DB	ERR	S1 = L, S0 = H, $R_L = 500 \Omega$	10	43	10	40	115
+ .	DB and CB	MERR	S1 = H, S0 = L, $R_L = 500 \Omega$	15	67	15	55	ns
^t pd	DD and CD	WILITH	S1 = L, S0 = H, $R_L = 500 \Omega$	15	67	15	55	110
^t pd	S0↓ and S1↓	СВ	R _L = 680 Ω	10	75	10	60	ns
tPLH	S0↓ and S1↓	ERR	R _L = 500 Ω	5	30	- 5	25	ns
t _{pd}	DB	СВ	S1 = L, S0 = L, $R_L = 680 \Omega$	10	70	10	60	ns
t _{pd}	LEDBO↓	DB	S1 = X, S0 = H, R _L = 680 Ω	15	70	15	50	ns
t _{pd}	S1↑	СВ	$S0 = H$, $R_L = 680 \Omega$	10	60	10	45	ns
^t PLH	OECB↑	СВ	S1 = X, S0 = H, R_L = 680 Ω	2	35	2	30	ns
tPHL	<u>OECB</u> ↓	СВ	S1 = X, S0 = H, R_L = 680 Ω	2	35	2	30	ns
^t PLH	OEBO thru OEB3↑	DB	S1 = X, S0 = H, $R_L = 680 \Omega$	2	35	2	30	ns
^t PHL	OEBO thru OEB3↓	DB	S1 = X, S0 = H, R_L = 680 Ω	2	.35	2	30	ns

[‡] For I/O ports, the parameters I_{IH} and I_{IL} include the off-state output current.

[§] The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS. NOTE 1: ICC is measured with SO and S1 at 4.5 V and all CB and DB pins grounded.

SN54ALS635, SN74ALS635 32-BIT PARALLEL ERROR DETECTION AND CORRECTION CIRCUITS WITH OPEN-COLLECTOR OUTPUTS

'ALS635 electrical characteristics over recommended operating temperature range (unless otherwise noted)

	ARAMETER	TEST CONDIT	IONE	SI	154ALS	335	SN	74ALS	35	LIAUT
"	ANAIVIETEN	TEST CONDIT	IONS	MIN	TYP [†]	MAX	MIN	TYP†	MAX	UNIT
VIK		$V_{CC} = 4.5 \text{ V},$	· I _I = -18 mA			- 1.5			- 1.5	V
Vон	ERR or MERR	$V_{CC} = 4.5 \text{ V to } 5.5$	V , $I_{OH} = -0.4 \text{ mA}$	Vcc-	2		Vcc-2	2		V
Іон	DB or CB	$V_{CC} = 4.5 \text{ V},$	V _{OH} = 5.5 V			0.1			0.1	mA
	ERR or MERR	$V_{CC} = 4.5 \text{ V},$	I _{OL} = 4 mA		0.25	0.4		0.25	0.4	
VOL	LITTO WILITA	$V_{CC} = 4.5 \text{ V},$	IOL = 8 mA					0.35	0.5	l _v i
VOL	DB or CB	$V_{CC} = 4.5 \text{ V},$	I _{OL} = 12 mA		0.25	0.4		0.25	0.4	ľ
	DB OI CB	$V_{CC} = 4.5 V$,	I _{OL} = 24 mA				-	0.35	0.5	1
11	SO or S1	$V_{CC} = 5.5 V$,	V _I = 7 V			,				mA
"	All others	$V_{CC} = 5.5 V$,	$V_1 = 5.5 V$							'''^
ηн	SO or S1	VCC = 5.5 V,	V ₁ = 2.7 V							μΑ
ווי ן	All others [‡]	VCC = 5.5 V,	V - 2.7 V							μΑ
	S0 or S1	Vcc = 5.5 V,	V _I = 0.4 V							mA
կլ Մ	All others [‡]	ACC = 2.2 A	V = 0.4 V							l ma
lo§	ERR or MERR	$V_{CC} = 5.5 \text{ V},$	V _O = 2.25 V	-30		-112	-30		-112	mA
Icc		$V_{CC} = 5.5 \text{ V},$	See Note 1		150			150		mA

[†] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 \text{ °C}$.

'ALS635 switching characteristics, VCC = 4.5 V to 5.5 V, CL = 50 pF, TC = -55 °C to 125 °C for SN54ALS635, $T_A = 0$ °C to 70 °C for SN74ALS635

DADAMETED	FROM	TO	TEST CONDITIONS	SN	54ALS	335	SN	74ALS6	35	
PARAMETER	(INPUT)	(OUTPUT)	TEST CONDITIONS		TYP [†]	MAX	MIN	TYP [†]	MAX	UNIT
	DB and CB	ERR	S1 = H, S0 = L, $R_L = 500 \Omega$		26			26		
^t pd	DB	ERR	S1 = L, S0 = H, $R_L = 500 \Omega$		26			26		ns
+ .	DB and CB	MERR	S1 = H, S0 = L, $R_L = 500 \Omega$		40			40		ns
^t pd	DB and CB	WILH	S1 = L, S0 = H, R _L = 500 Ω		40			40		115
^t pd	S0↓ and S1↓	СВ	R _L = 680 Ω		40			40		ns
^t PLH	S0↓ and S1↓	ERR	R _L = 500 Ω		14			14		ns
t _{pd}	DB	СВ	S1 = L, S0 = L, $R_L = 680 \Omega$		40			40		ns
^t pd	S1↑	DB	S0 = H, R_L = 680 Ω		40			40		ns
^t PLH	OECB↑	СВ	S1 = X, S0 = H, $R_L = 680 \Omega$		24			24	•	ns
^t PHL	OECB↓	СВ	S1 = X, S0 = H, R_L = 680 Ω		24			24		ns
tPLH	OEDB↑	DB	S1 = X, S0 = H, R_L = 680 Ω		24			24		ns
tPHL	OEDB↓	. DB	S1 = X, S0 = H, $R_L = 680 \Omega$		24			24		ns

 $^{^{\}dagger}$ All typical values are at $V_{CC} = 5 \text{ V}$, $T_{A} = 25 \,^{\circ}\text{C}$.



For I/O ports, the parameters I_{IH} and I_{IL} include the off-state output current.

[§] The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS. NOTE 1: ICC is measured with S0 and S1 at 4.5 V and all CB and DB pins grounded.




FIGURE 1. READ, FLAG, AND CORRECT MODE SWITCHING WAVEFORMS




FIGURE 2. READ, CORRECT, MODIFY MODE SWITCHING WAVEFORMS




FIGURE 3. DIAGNOSTIC MODE SWITCHING WAVEFORM

D2661, JANUARY 1986

32 RIT PARALLEL ERROR DETECTION AND CORRECTION CIRCUITS

Detects and Corrects Single-Bit Errors

- **Detects and Flags Dual-Bit Errors**
- **Built-In Diagnostic Capability**
- Fast Write and Read Cycle Processing Times
- Byte-Write Capability . . . 'AS632
- Dependable Texas Instruments Quality and Reliability

DEVICE	PACKAGE	BYTE-WRITE	OUTPUT
'AS632	52-pin	yes	3-State
'AS634	48-pin	no	3-State

description

The 'AS632 and 'AS634 devices are 32-bit parallel error detection and correction circuits (EDACs) in 52-pin ('AS632) or 48-pin ('AS634) 600-mil packages. The EDACs use a modified Hamming code to generate a 7-bit check word from a 32-bit data word. This check word is stored along with the data word during the memory write cycle. During the memory read cycle, the 39-bit words from memory are processed by the EDACs to determine if errors have occurred in memory.

Single-bit errors in the 32-bit data word are flagged and corrected.


Single-bit errors in the 7-bit check word are flagged, and the CPU sends the EDAC through the correction cycle even though the 32-bit data word is not in error. The correction cycle will simply pass along the original 32-bit data word in this case and produce error syndrome bits to pinpoint the error-generating location.

Dual-bit errors are flagged but not corrected. These errors may occur in any two bits of the 39-bit data word from memory (two errors in the 32-bit data word, two errors in the 7-bit check word, or one error in each word). The gross-error condition of all lows or all highs from memory will be detected. Otherwise, errors in three or more bits of the 39-bit word are beyond the capabilities of these devices to detect.

'AS632 . . . JD PACKAGE (TOP VIEW)

LEDBO [1	U	52	P _{vcc}
MERR	2		51	Fsi
ERR C	3		50	Б so
DB0	4		49	D DB31
DB1	5		48	р рвзо
DB2	6		47	D DB29
DB3 🗖	7		46	D DB28
DB4			45	DB27
DB5 🗖				DB26
OEBO 🗖			43	□ OEB3
DB6	11		42	DB25
DB7	12		41	DB24
GND 🗖	13		40	GND
.DB8 📮	14			□ DB23
DB9	15			D DB22
OEB1	16			OEB2
DB10 🗆	17		36	DB21
DB11 🔲	18		35	□ DB20
DB12	19		34	DB19
DB13 🗖	20		33	D DB18
DB14 🛚	21			DB17
DB15 🖸	22			DB16
СВ6	23			Сво
СВ5	24			DCB1
СВ4	25		28	CB2
OECB 🛛	26		27	СВЗ

'AS632 . . . FN PACKAGE (TOP VIEW)



NC-No internal connection

Read-modify-write (byte-control) operations can be performed with the 'AS632 EDAC by using output latch enable, LEDBO, and the individual OEBO thru OEB3 byte control pins.

Diagnostics are performed on the EDACs by controls and internal paths that allow the user to read the contents of the DB and CB input latches. These will determine if the failure occurred in memory or in the EDAC.

	. JD PACKAGE	'AS634 FN PACKAGE	
(TO	P VIEW)	(TOP VIEW)	
MERR 1 ERR 2	48 V _{CC}	N C DB1 DB1 NC NC NC NC NC NC NC NC NC NC NC NC NC	DB29 NC NC
рво 🗖 з	46 P SO	9 8 7 6 5 4 3 2 1 68 67 66 65 64	
DB1 🖫 4	45 DB31	NC [] 10	60 ☐ NC
DB2 5	44 DB30	DB3 [] 11	59 NC
DB3 🗖 6	43 DB29	DB4 🕽 12	58 [DB28
DB4 📮 7	42 DB28	_DB5 🛮 13	57 🛮 DB27
DB5 9 8	41 DB27	OEDB D14	56 [DB26
OEDB 9	40 DB26	DB6 🕽 15	55 🛘 NC
DB6 🛭 10	39 DB25	DB7 🛭 16	54 🛮 DB25
DB7 📮 11	38 🛭 DB24	GND 🛽 17	53 🛮 DB24
GND 🖣 12	37 2 GND	GND [] 18	52 🛮 GND
DB8 🖣 13	36 PDB23	DB8 🛮 19	51 🛮 GND
DB9 🖵 14	35 🏳 DB22	DB9 🗋 20	50 🛮 DB23
DB10 📮 15 '	34 🖸 DB21	NC 🖺 21	49 🛮 DB22
DB11 🖣 16	33 P DB20	DB10 [] 22	48[] NC
DB12 🖣 17	32 🖸 DB19	DB11 🖸 23	47 🚺 DB21
DB13 📮 18	31 🗖 DB18	DB12 🖸 24	46 🛛 DB20
DB14 📮 19	30 🛮 DB17	DB13 🖸 25	45 [] DB19
DB15 📮 20	29 🗖 DB16	DB14 🖸 26	44 🛛 DB18
CB6 🔲 21	28 🏻 CB0	27 28 29 30 31 32 32 34 35 36 37 38 39 40	41 42 43
CB5 🗖 22	27 🗖 CB1	0 0 0 0 0 0 4 1 1 2 4 1	N O O
CB4 📮 23	26 🏻 CB2	NC NC NC NC CB5 CB4 CB4 CB3 CB3 CB3 CB3 CB3 CB3 CB3 CB3 CB3 CB3	L Ž Ž
OECB 24	25 CB3		Δ ' .

NC-No internal connection

TABLE 1. WRITE CONTROL FUNCTION

MEMO	E FUNCTION	CON S1	TROL SO	DATA I/O	DB CONTROL OEBn OR OEDB	DB OUTPUT LATCH ('AS632) LEDBO	CHECK I/O	CB CONTROL OECB	ERROR ERR	FLAGS MERR
Write	Generate check word	L	L	Input	Н	x	Output check bits†	L	н	Н

[†]See Table 2 for details on check bit generation.

memory write cycle details

During a memory write cycle, the check bits (CBO thru CB6) are generated internally in the EDAC by seven 16-input parity generators using the 32-bit data word as defined in Table 2. These seven check bits are stored in memory along with the original 32-bit data word. This 32-bit word will later be used in the memory read cycle for error detection and correction.

TABLE 2. PARITY ALGORITHM

CHECK WORD													32	-BIT	DA	TΑ	wc	RD														
BIT	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CB0	Х		Х	Х		Х					Х		Х	Х	Х			Х			Х		Х	Х	Х	Х		Х				Х
CB1				Х		Х		Х		Х		Х		Х	Х	Х				Х		Х		Х		Х		Χ		Х	Х	Χ
CB2	X		Χ			Х	Х		Х			Х	Х			Х	Х		Χ			Χ	Х		Х			Χ	Х			Х
CB3			Χ	Х	Х				Χ	Χ	Х				Χ	Χ			Χ	Х	Х				Х	Х	Х				Х	Χ
CB4	Х	Х							Х	Х	Х	Х	Х	Х			Χ	X							Х	Χ	Х	Χ	Х	Х		
CB5	х	Х	Х	Х	Х	Х	Х	Х									Х	Х	Х	Х	X	Χ	Х	Х								
CB6	Х	Х	Х	Х	Х	Х	Х	Х																	X	Х	Х	X	X	X	Х	X

The seven check bits are parity bits derived from the matrix of data bits as indicated by "X" for each bit.

error detection and correction details

During a memory read cycle, the 7-bit check word is retrieved along with the actual data. In order to be able to determine whether the data from memory is acceptable to use as presented to the bus, the error flags must be tested to determine if they are at the high level.

The first case in Table 3 represents the normal, no-error conditions. The EDAC presents highs on both flags. The next two cases of single-bit errors give a high on MERR and a low on ERR, which is the signal for a correctable error, and the EDAC should be sent through the correction cycle. The last three cases of double-bit errors will cause the EDAC to signal lows on both ERR and MERR, which is the interrupt indication for the CPU.

TABLE 3. ERROR FUNCTION

TOTAL NUMBE	R OF ERRORS	ERROF	FLAGS	DATA CORRECTION
32-BIT DATA WORD	7-BIT CHECK WORD	ERR	MERR	DATA CORRECTION
0	0	Н	Н	Not applicable
1	0	L	Н	Correction
0	1	L	Н	Correction
1	1 .	L	L	Interrupt
2	0	L	L	Interrupt
0	2	1 1	1	Interrunt

Error detection is accomplished as the 7-bit check word and the 32-bit data word from memory are applied to internal parity generators/checkers. If the parity of all seven groupings of data and check bits are correct, it is assumed that no error has occurred and both error flags will be high.

If the parity of one or more of the check groups is incorrect, an error has occurred and the proper error flag or flags will be set low. Any single error in the 32-bit data word will change the state of either three or five bits of the 7-bit check word. Any single error in the 7-bit check word changes the state of only that one bit. In either case, the single error flag (ERR) will be set low while the dual error flag (MERR) will remain high.

Any two-bit error will change the state of an even number of check bits. The two-bit error is not correctable since the parity tree can only identify single-bit errors. Both error flags are set low when any two-bit error is detected.

Three or more simultaneous bit errors can cause the EDAC to believe that no error, a correctable error, or an uncorrectable error has occurred and will produce erroneous results in all three cases. It should be noted that the gross-error conditions of all lows and all highs will be detected.



TABLE 4. READ, FLAG, AND CORRECT FUNCTION

MEMORY CYCLE	EDAC FUNCTION	CON S1	TROL S0	DATA I/O	DB CONTROL OEBn OR OEDB	DB OUTPUT LATCH ('AS632) LEDBO	CHECK I/O	CB CONTROL OECB	ERROR FLAGS ERR MERR
Read	Read & flag	Н	L	Input	Н	Х	Input	Н	Enabled†
Read	Latch input data & check	н	н	Latched input	н	L	Latched input	н	Enabled†
Read	Output corrected data & syndrome bits	н	н	data Output corrected data word	L	X	Output syndrome bits‡	L	Enabled†

[†]See Table 3 for error description.

As the corrected word is made available on the data I/O port (DB0 thru DB31), the check word I/O port (CBO thru CB6) presents a 7-bit syndrome error code. This syndrome error code can be used to locate the bad memory chip. See Table 5 for syndrome decoding.

[‡]See Table 5 for error location.

TABLE 5. SYNDROME DECODING

SYNDROME BITS	ERROR		SY	NDI	ROI	ME	ВП	rs	ERROR	SYNDROME BITS						ERROR	SYNDROME BITS			s	ERROR				
6 5 4 3 2 1 0	ENNUN	6	5	4	3	2	1	0	ENNUN	6	5	4	3	2	1	0	ENNON	6	5	4	3	2	1	0	ENNON
LLLLLL	unc	L	Н	L	L	L	L	L	2-bit	Н	L	L	L	L	L	L	2-bit	Н	Н	L	L	L	L	L	unc
LLLLLLH	2-bit	L	Н	L	L	L	L	Н	unc	н	L	L	L	L	L	Н	unc	Н	Н	L	L	L	L	Н	2-bit
LLLLLHL	2-bit	L	Н	L	L	L	Н	L	DB7	Н	L	L	L	L	Н	L	unc	Н	Н	L	L	L	Н	L	2-bit
LLLLLHH	unc	L	Н	L	L	L	Н	Н	2-bit	Н	L	L	L	L	Н	Н	2-bit	н	Н	L	Ł	L	Н	Н	DB23
LLLLHLL	2-bit	L	Н	L	L	Н	L	L	DB6	Н	L	L	L	Н	L	L	unc	Н	Н	L	L	Н	L	L	2-bit
LLLLHLH	unc	L	Н	L	L	Н	L	Н	2-bit	Н	L	L	L	Н	L	Н	2-bit	Н	Н	L	L	Н	L	Ή	DB22
LLLLHHL	unc	L	Н	L	L	Н	Н	L	2-bit	Н	L	L	L	Н	Н	L	2-bit	Н	Н	L	L	Н	Н	L	DB21
LLLLHHH	2-bit	L	Н	L	L	Н	Н	Н	DB5	Н	L	L	L	Н	Н	Н	unc	Н	Н	L	L	Н	Н	Н	2-bit
LLLHLLL	2-bit	L	Н	L	Н	L	L	L	DB4	Н	L	L	Н	L	L	L	unc	Н	Н	L	Н	L	L	L	2-bit
LLLHLLH	unc	L	Н	L	Н	L	L	Н	2-bit	Н	L	L	Н	L	L	Н	2-bit	Н	Н	L	Н	L	L	Н	DB20
LLLHLHL	DB31	L	Н	L	н	L	Н	L	2-bit	н	L	L	Н	L	Н	L	2-bit	Н	Н	L	Н	L	Н	L	DB19
LLLHLHH	2-bit	L	Н	L	Н	L	Н	Н	DB3	Н	L	L	Н	L	Н	Н	DB15	Н	Н	L	Н	L	Н	Н	2-bit
LLLHHLL	unc	L	Н	L	Н	Н	L	L	2-bit	Н	L	L	Н	Н	L	L	2-bit	Н	Н	L	Н	Н	L	L	DB18
LLLHHLH	2-bit	L	Н	L	Н	Н	L	Н	DB2	H	L	L	Н	Н	L	Н	unc	Н	Н	L	Н	Н	Ĺ	Н	2-bit
LLLHHHL	2-bit	L	Н	L	Н	Н	Н	L	unc	н	L	L	Н	Н	Н	L	DB14	Н	Н	L	Н	Н	Н	L	2-bit
LLLHHHH	DB30	L	Н	L	Н	Н	Н	Н	2-bit	Н	L	L	Н	Н	Н	Н	2-bit	Н	Н	L	Н	Н	Н	Н	CB4
LLHLLLL	2-bit	L	Н	Н	L	L	L	L	DBO	Н	L	Н	L	L	L	L	unc	Н	Н	Н	L	L	L	L	2-bit
LLHLLLH	unc	L	Н	Н	L	L	L	Н	2-bit	Н	L	Н	L	L	L	Н	2-bit	Ιн	Н	Н	L	L	L	Н	DB16
LLHLLHL	DB29	L	Н	Н	L	L	Н	L	2-bit	Н	L	Н	L	L	Н	L	2-bit	Н	Н	Н	L	L	Н	L	unc
LLHLLHH	2-bit	L	Н	Н	L	L	Н	Н	unc	Н	L	Н	L	L	Н	Н	DB13	Н	Н	Н	L	L	Н	Н	2-bit
LLHLHLL	DB28	L	Н	Н	L	Н	L	L	2-bit	TH	L	Н	L	Н	L	L	2-bit	Н	Н	Н	L	Н	L	L	DB17
LLHLHLH	2-bit	L	Н	Н	L	Н	L	Н	DB1	Н	L	Н	L	Н	L	Н	DB12	Н	Н	Н	L	Н	L	Н	2-bit
LLHLHHL	2-bit	L	Н	Н	L	Н	Н	L	unc	ΙН	L	Н	L	Н	Н	L	DB11	Н	Н	H	L	Н	Н	L	2-bit
LLHLHHH	DB27	L	Н	Н	L	Н	Н	Н	2-bit	Н	L	Н	L	Н	Н	Н	2-bit	Н	Н	Н	L	Н	Н	Н	CB3
LLHHLLL	DB26	L	Н	Н	Н	L	L	L	2-bit	H	L	Н	Н	L	L	L	2-bit	H	Н	Н	Н	L	L	L	unc
LLHHLLH	2-bit	L	Н	Н	Н	L	L	Н	unc	Н	L	Н	Н	L	L	Н	DB10	Н	Н	Н	Н	L	L	Н	2-bit
LLHHLHL	2-bit	L	Н	Н	Н	L	Н	L	unc	н	L	Н	Н	L	Н	L	DB9	Н	Н	Н	Н	L	Н	L	2-bit
LLHHLHH	DB25	L	Н	Н	H.	L	Н	Н	2-bit	Н	L	Н	Н	L	Н	Н	2-bit	Н	Н	Н	Н	L	Н	Н	CB2
LLHHHLL	2-bit	L	Н	Н	Н	Н	L	L	unc	Н	L	Н	Н	Н	L	L	DB8	Н	Н	Н	Н	Н	L	L	2-bit
LLHHHLH	DB24	L	Н	Н	Н	Н	L	Н	2-bit	Н	L	Н	Н	Н	L	Н	2-bit	Н	Н	Н	Н	Н	L	Н	CB1
LLHHHHL	unc	L	Н	Н	Н	Н	Н	L	2-bit	[н	L	Н	Н	Н	Н	L	2-bit	Н	Н	Н	Н	Н	Н	L	СВО
ггнннн	2-bit	L	Н	Н	Н	Н	Н	Н	CB6	Н	L	Н	Н	Н	Н	Н	CB5	Н	Н	Н	Н	Н	Н	Н	none

CB X= error in check bit X

DB Y= error in data bit Y

2-bit = double-bit error

unc = uncorrectable multibit error

read-modify-write (byte control) operations

The 'AS632 is capable of byte-write operations. The 39-bit word from memory must first be latched into the DB and CB input latches. This is easily accomplished by switching from the read and flag mode (S1 = H, S0 = L) to the latch input mode (S1 = H, S0 = H). The EDAC will then make any corrections, if necessary, to the data word and place it at the input of the output data latch. This data word must then be latched into the output data latch by taking $\overline{\text{LEDBO}}$ from a low to a high.

Byte control can now be employed on the data word through the $\overline{OEB0}$ through $\overline{OEB3}$ controls. $\overline{OEB0}$ controls DB0-DB7 (byte 0), $\overline{OEB1}$ controls DB8-DB15 (byte 1), $\overline{OEB2}$ controls DB16-DB23 (byte 2), and $\overline{OEB3}$ controls DB24-DB31 (byte 3). Placing a high on the byte control will disable the output and the user can modify the byte. If a low is placed on the byte control, then the original byte is allowed to pass onto the data bus unchanged. If the original data word is altered through byte control, a new check word must be generated before it is written back into memory. This is easily accomplished by taking control S1 and S0 low. Table 6 lists the read-modify-write functions.

32-BIT PARALLEL ERROR DETECTION AND CORRECTION CIRCUITS

TABLE 6. READ-MODIFY-WRITE FUNCTION

MEMORY CYCLE	EDAC FUNCTION	CON S1	TROL SO	BYTEn†	ŌEBn†	DB OUTPUT LATCH LEDBO	CHECK I/O	CB CONTROL	ERROR FLAG ERR MERR
Read	Read & Flag	Н	L	Input	н.	×	Input	Н	Enabled
Read	Read Latch input data & check bits		н	Latched Input data	Н	L	Latched input check word	н	Enabled
Read	Latch corrected data word into output latch	Н	н	Latched output data word	Н		Hi-Z Output Syndrome bits	H L	Enabled
Modify /write	Modify appropriate byte or bytes & generate new check word	L	L	Input modified BYTEO Output unchanged BYTEO	Н 	н	Output check word	L	н н

[†] OEBO controls DBO-DB7 (BYTEO), OEB1 controls DB8-DB15 (BYTE1), OEB3 controls DB16-DB23 (BYTE2), OEB3 controls DB24-DB31 (BYTE3).

diagnostic operations

The 'AS632 and 'AS634 are capable of diagnostics that allow the user to determine whether the EDAC or the memory is failing. The diagnostic function tables will help the user to see the possibilities for diagnostic control.

In the diagnostic mode (S1 = L, S0 = H), the checkword is latched into the input latch while the data input latch remains transparent. This lets the user apply various data words against a fixed known checkword. If the user applies a diagnostic data word with an error in any bit location, the ERR flag should be low. If a diagnostic data word with two errors in any bit location is applied, the MERR flag should be low. After the checkword is latched into the input latch, it can be verified by taking OECB low. This outputs the latched checkword. With the 'AS632, the diagnostic data word can be latched into the output data latch and verified. It should be noted that the 'AS634 does not have this pass-through capability because they do not contain an output data latch. By changing from the diagnostic mode (S1 = L, S0 = H) to the correction mode (S1 = H, S0 = H), the user can verify that the EDAC will correct the diagnostic data word. Also, the syndrome bits can be produced to verify that the EDAC pinpoints the error location. Table 7 ('AS632) and Table 8 ('AS634) list the diagnostic functions.


TABLE 7. 'AS632 DIAGNOSTIC FUNCTION

EDAC FUNCTION		TROL S0	DATA I/O	DB BYTE CONTROL OEBn	DB OUTPUT LATCH LEDBO	CHECK I/O	CB CONTROL OECB	ERROR FLAGS ERR MERR
Read & flag	н	L	Input correct data word	Н	x	Input correct check bits	Н	нн
Latch input check word while data input latch remains transparent	L	Н	Input diagnostic data word [†]	н	. Г	Latched input check bits	I	Enabled
Latch diagnostic data word into output latch	L	н	Input diagnostic data word [†]	Н	Н	Output latched check bits Hi-Z	L	Enabled
Latch diagnostic data word into input latch	н	Н	Latched input diagnostic data word	Н	Н	Output syndrome bits Hi-Z	L H	Enabled
Output diagnostic data word & syndrome bits	н	н	Output diagnostic data word	L	н	Output syndrome bits Hi-Z	L	Enabled
Output corrected diagnostic data word & output syndrome bits	н	Н	Output corrected diagnostic data word	L	L	Output syndrome bits Hi-Z	L H	Enabled


TABLE 8. 'AS634 DIAGNOSTIC FUNCTION

EDAC FUNCTION	CON ⁻ S1	FROL SO	DATA I/O	DB CONTROL OEDB	CHECK I/O	DB CONTROL OECB	ERROR FLAGS ERR MERR
Read & flag	Н	L	Input correct data word	н	Input correct check bits	н .	н н
Latch input check bits while data input latch remains transparent	L	н	Input diagnostic data word [†]	Н	Latched input check bits	Н	Enabled
Output input check bits	L	н	Input diagnostic data word [†]	Н	Output input check bits	L	Enabled
Latch diagnostic data into ínput latch	· н	н	Latched input diagnostic data word	н	Output syndrome bits Hi-Z	- — Н	Enabled
Output corrected diagnostic data word	н	н	Output corrected diagnostic data word	L	Output syndrome bits Hi-Z	L H	Enabled

[†]Diagnostic data is a data word with an error in one bit location except when testing the MERR error flag. In this case, the diagnostic data word will contain errors in two bit locations.



SN54AS634, SN74AS634 32-BIT PARALLEL ERROR DETECTIN AND CORRECTION CIRCUITS



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)	
Supply voltage, VCC (see Note 1)	
Input voltage: CB and DB	
All others	
Operating free-air temperature range:	
SN74AS632, SN74AS634	
Operating case temperature range:	
SN54AS632, SN54AS634	
Storage temperature range – 65 °C to 150 °C	

recommended operating conditions

			1	1		N74AS6	UNIT			
			MIN	NOM	MAX	MIN	NOM	MAX		
Vcc	Supply voltage		4.5	5	5.5	4.5	5	5.5	V	
ViH	High-level input voltage		2			2			V	
VIL	Low-level input voltage				0.8			0.8	V	
		ERR or MERR			-0.4			-0.4	mA	
ЮН	High-level output current	DB or CB			- 1			-2.6		
		ERR or MERR			4			8		
lOF	Low-level output current	DB or CB	1		12			24	mA	
tw	Pulse duration	LEDBO low	25			25	-		ns	
	Setup time	(1) Data and check word before S0↑ (S1 = H)	15			10				
		(2) S0 high before LEDBO↑ (S1 = H)†	45			45		ĺ		
		(3) LEDBO high before the earlier of SO↓ or S1↓†	0			0		,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		
		(4) LEDBO high before S1↑ (S0=H)	0			0			7	
t _{su}		(5) Diagnostic data word before S1↑ (S0 = H)	.15			10			ns	
		(6) Diagnostic check word before the later of S1↓ or S0↑	15			10				
		(7) Diagnostic data word before LEDBO↑ (S1 = L and S0 = H) [‡]	25	,		20				
		(8) Read-mode, SO low and S1 high	35			30				
		(9) Data and check word after SO↑ (S1 = H)	20			15				
	Hald time	(10) Data word after S1↑ (S0 = H)	20			15			١	
th	Hold time	(11) Check word after the later of S1↓ or S0↑	20			15			ns	
		(12) Diagnostic data word after LEDBO↑ (S1 = L, S0 = H)‡	0			0				
t _{corr}	Correction time (see Figure	<u>i)</u>	65			58			ns	
TC	Operating case temperature		- 55		125				°C	
TA	Operating free-air temperature					0		70	°C	

[†] These times ensure that corrected data is saved in the output data latch.

 $[\]ensuremath{^{\ddagger}}$ These times ensure that the diagnostic data word is saved in the output data latch.

SN54AS632, SN54AS634, SN74AS632, SN74AS634 32-BIT PARALLEL ERROR DETECTION AND CORRECTION CIRCUITS WITH 3-STATE OUTPUTS

'AS632, 'AS634 electrical characteristics over recommended operating temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		ſ	SN54AS632 SN54AS634		SN74AS632 SN74AS634			UNIT	
				MIN	TYP [†]	MAX	MIN	TYP [†]	MAX		
VIK		V _{CC} = 4.5 V,	I _I = -18 mA			- 1.5			- 1.5	V	
	All outputs	$V_{CC} = 4.5 \text{ V to } 5.5$	V , $I_{OH} = -0.4 \text{ mA}$	V _{CC} -	2		Vcc-	2			
Voн	DB or CB	$V_{CC} = 4.5 V,$	I _{OH} = -1 mA	2.4	3.3					V	
		$V_{CC} = 4.5 \text{ V},$	$I_{OH} = -2.6 \text{ mA}$				2.4	3.2			
	ERR or MERR	$V_{CC} = 4.5 \text{ V},$	I _{OH} = 4 mA		0.25	0.4		0.25	0.4		
VOL	ETHI OF WIETH	$V_{CC} = 4.5 \text{ V},$	$I_{OL} = 8 \text{ mA}$					0.35	0.5	٧	
VOL	DB or CB	$V_{CC} = 4.5 \text{ V},$	I _{OL} = 12 mA		0.25	0.4		0.25	0.4		
		$V_{CC} = 4.5 V$,	I _{OL} = 24 mA					0.35	0.5		
l ₁	S0 or S1	$V_{CC} = 5.5 V,$	V _I = 7 V			0.1			0.1	A	
<u>'</u> '	All others	$V_{CC} = 5.5 \text{ V},$	V _I = 5.5 V			0.1			0.1	· mA	
1	DB or CB [‡]	V _{CC} = 5.5 V,	V _I = 2.7 V			20			20	μА	
ΉΗ	Ail others [‡]		V - 2.7 V			20			20		
10	S0 or S1	Vcc = 5.5 V,	V _I = 0.4 V			-0.4			-0.4	mA	
'IL	All others [‡]	VCC = 3.5 V,	V == 0.4 V			-0.1			-0.1		
lo§		V _{CC} = 5.5 V,	V _O = 2.25 V	- 30		-112	- 30		-112	mA	
Icc		$V_{CC} = 5.5 V$,	See Note 1		150			150		mA	

NOTE 1: ICC is measured with SO and S1 at 4.5 V and all CB and DB pins grounded.

'AS632 switching characteristics, VCC = 4.5 V to 5.5 V, CL = 50 pF, TC = $-55\,^{\circ}C$ to 125 $^{\circ}C$ for SN54AS632, TA = 0 $^{\circ}C$ to 70 $^{\circ}C$ for SN74AS632

	FROM	то		SN54AS632	SN74AS632		
PARAMETER	(INPUT)	(OUTPUT)	TEST CONDITIONS	MIN TYP [†] MAX	MIN TYP [†] MAX	UNIT	
	DB and CB	ERR	S1 = H, S0 = L, R_L = 500 Ω	17	17	ns	
t _{pd}	DB	ERR	S1 = L, S0 = H, R_L = 500 Ω	17	17		
+ .	DB and CB	MERR	S1 = H, S0 = L, R_L = 500 Ω	26	26	ns	
t _{pd}	DB	MERR	S1 = L, S0 = H, $R_L = 500 \Omega$	26	26	113	
t _{pd}	S0↓ and S1↓ CB R1 = R2 = 500 Ω		26	26	ns		
^t PLH	S0↓ and S1↓	ERR	$R_L = 500 \Omega$	9	. 9	ns	
t _{pd}	DB	СВ	S1 = L, S0 = L, R1 = R2 = 500 Ω	26	26	ns	
t _{pd}	LEDBO↓	DB	S1 = X, S0 = H, R1 = R2 = 500 Ω	17	17	ns	
^t pd	S1↑	СВ	S0 = H, R1 = R2 = 500 Ω	26	26	ns	
t _{en}	OECB↓	СВ	S0=H, S1=X, R1=R2=500 Ω	12	12	ns	
^t dis	OECB↑	СВ	S0 = H, S1 = X, R1 = R2 = 500 Ω	12	12	ns	
t _{en}	OEBO thru OEB3↓	DB .	S0 = H, S1 = X, R1 = R2 = 500 Ω	12	12	ns	
t _{dis}	OEBO thru OEB3↑	DB	S0 = H, S1 = X, R1 = R2 = 500 Ω	12	12	ns	

[†] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 \,^{\circ}\text{C}$.

[‡]For I/O ports, the parameters I_{IH} and I_{IL} include the off-state output current.

[§] The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS.

SN54AS634, SN74AS634 32-BIT PARALLEL ERROR DETECTION AND CORRECTION CIRCUITS WITH 3-STATE OUTPUTS

'AS634 switching characteristics, VCC = 4.5 V to 5.5 V, CL = 50 pF, TC = $-55\,^{\circ}C$ to 125 °C for SN54AS634, TA = 0 °C to 70 °C for SN74AS634

DADAMETED	FROM	то	TEST COMPLETIONS	SN54AS634	SN74AS634		
PARAMETER	(INPUT)	(OUTPUT)	TEST CONDITIONS	MIN TYP [†] MAX	MIN TYP† MAX	UNIT	
		DB and CB	ERR	S1 = H, S0 = L, R_L = 500 Ω	17	17	
^t pd	DB and CB	ERR	S1 = L, S0 = H, R _L = 500 Ω	17	17	ns	
	DB and CB	MERR	S1 = H, S0 = L, $R_L = 500 \Omega$	26	26		
^t pd		MENÚ	S1 = L, S0 = H, $R_L = 500 \Omega$	26	26	ns	
^t pd	S0↓ and S1↓	СВ	\overline{R} $R_L = 500 \Omega$ 9		23	ns ns ns	
tPLH	S0↓ and S1↓	ERR			9		
t _{pd}	DB	СВ			23		
^t pd	S11	СВ	S0 = H, R1 = R2 = 500 Ω	23	23	ns ns	
^t en	OECB↓	СВ	S1 = X, S0 = H, R1 = R2 = 500 Ω	12	12		
^t dis	OECB↑	СВ	S1 = X, S0 = H, R1 = R2 = 500 Ω	12	ns		
t _{en}	t _{en}		S1 = X, S0 = H, R1 = R2 = 500 Ω	12	12	ns	
^t dis	OEDB↑	DB	S1 = X, S0 = H, R1 = R2 = 500 Ω	12	12	ns	

 $^{^{\}dagger}AII$ typical values are at VCC $\,=\,5$ V, $T_{\mbox{\scriptsize A}}\,=\,25\,^{o}C.$

CORRECT Th(8) Touristion To

FIGURE 1. READ, FLAG, AND CORRECT MODE SWITCHING WAVEFORMS




FIGURE 2. READ, CORRECT, MODIFY MODE SWITCHING WAVEFORMS




FIGURE 3. DIAGNOSTIC MODE SWITCHING WAVEFORM

SN54ALS646 THRU SN54ALS649, SN54AS646, SN54AS648 SN74ALS646 THRU SN74ALS649, SN74AS646, SN74AS648 OCTAL BUS TRANSCEIVERS AND REGISTERS

D2661, DECEMBER 1983-NOVEMBER 1985

- Independent Registers for A and B Buses
- Multiplexed Real-Time and Stored Data
- Choice of True or Inverting Data Paths
- Choice of 3-State or Open-Collector Outputs
- Included Among the Package Options Are Compact 24-pin 300-mil Wide DIPs and Both 28-pin Plastic and Ceramic Chip Carriers
- Dependable Texas Instruments Quality and Reliability

DEVICE	OUTPUT	LOGIC		
'ALS646, 'AS646	3-State	True		
'ALS647	Open-Collector	True		
'ALS648, 'AS648	3-State	Inverting		
'ALS649	Open-Collector	Inverting		

description

These devices consist of bus transceiver circuits, with 3-state or open-collector outputs, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the data bus or from the internal storage registers. Data on the A or B bus will be clocked into the registers on the low-to-high transition of the appropriate clock pin (CAB or CBA). The following examples demonstrate the four fundamental bus-management functions that can be performed with the octal bus transceivers and registers.

Enable (\overline{G}) and direction (DIR) pins are provided to control the transceiver functions. In the


SN54ALS', SN54AS' . . . JT PACKAGE SN74ALS', SN74AS' . . . DW OR NT PACKAGE (TOP VIEW)

•	٠.		′	
САВ	1	U 24	ם	Vcc
SAB	2	23		СВА
DIR 🗌	3	22		SBA
A1 🗌	4	21		G
A2 🔲	5	20		B1
АЗ 🗌	6	19		B2
A4 🔲	7	18		В3
A5 🔲	8	17		В4
A6 🔲	9	16		B5
A7 🛘	10	15		В6
A8 🗌	11	14		В7

SN54ALS', SN54AS' . . . FK PACKAGE SN74ALS', SN74AS' . . . FN PACKAGE

GND T12

(TOP VIEW)



NC-No internal connection


transceiver mode, data present at the high-impedance port may be stored in either register or in both. The select controls (SAB and SBA) can multiplex stored and real-time (transparent mode) data. The circuitry used for select control will eliminate the typical decoding glitch which occurs in a multiplexer during the transition between stored and real-time data. The direction control determines which bus will receive data when enable \overline{G} is active (low). In the isolation mode (control \overline{G} high), A data may be stored in one register and/or B data may be stored in the other register.

When an output function is disabled, the input function is still enabled and may be used to store and transmit data. Only one of the two buses, A or B, may be driven at a time.

The -1 versions of the SN74ALS' parts are identical to the standard versions except that the recommended maximum I_{OL} is increased to 48 milliamperes. There are no -1 versions of the SN54ALS' parts.


The SN54' family is characterized for operation over the full military temperature range of $-55\,^{\circ}\text{C}$ to $125\,^{\circ}\text{C}$. The SN74' family is characterized for operation from $0\,^{\circ}\text{C}$ to $70\,^{\circ}\text{C}$.

SN54ALS646 THRU SN54ALS649, SN54AS646, SN54AS648 SN74ALS646 THRU SN74ALS649, SN74AS646, SN74AS648 OCTAL BUS TRANSCEIVERS AND REGISTERS




(21)(3) (1) (23) (2) (22)DIR CAB CBA SAB SBA L х х х L

REAL-TIME TRANSFER BUS B TO BUS A




DIR CAB CBA SAB SBA X X H х х х х х х 1 х х х

STORAGE FROM A, B, OR A AND B



(21)(3) (1) (23)(22)SBA G DIR CAB CBA SAB х н х х

REAL-TIME TRANSFER BUS A TO BUS B



(21) (3) (1) (23)(2) (22) G DIR CAB CBA SBA L х HorL н х н HorL TRANSFER STORED DATA TO A OR B



SN54ALS646 THRU SN54ALS649, SN54AS646, SN54AS648 SN74ALS646 THRU SN74ALS649, SN74AS646, SN74AS648 OCTAL BUS TRANSCEIVERS AND REGISTERS

FUNCTION TABLE


		INF	UTS			DATA	A I/O	OPERATION C	R FUNCTION
								'ALS646, 'ALS647	'ALS648, 'ALS649
G	DIR	CAB	CBA	SAB	SBA	A1 THRU A8	B1 THRU B8	'AS646	'AS648
X	Х	1	X	X	X	Input	Unspecified [†]	Store A, B unspecified [†]	Store A, B unspecified †
X	Χ	X	1	X	X	Unspecified [†]	Input	Store B, A unspecified [†]	Store B, A unspecified †
Н	Х	1	1	Х	Х	Input	lanut	Store A and B Data	Store A and B Data
Н	X	H or L	H or L	Х	Х	mpat	Input	Isolation, hold storage	Isolation, hold storage
L	L	X	X	Х	L	Output	lanut	Real-Time B Data to A Bus	Real-Time B Data to A Bus
L	L	X	H or L	Х	н	Output	Input	Stored B Data to A Bus	Stored B Data to A Bus
L	Н	Х	X	L	Х	lanut	Output	Real-Time A Data to B Bus	Real-Time A Data to B Bus
L	Н	H or L	X	Н	×	Input	Output	Stored A Data to B Bus	Store A Data to B Bus

[†]The data output functions may be enabled or disabled by various signals at the \overline{G} and DIR inputs. Data input functions are always enabled, i.e., data at the bus pins will be stored on every low-to-high transition on the clock inputs.

functional block diagrams (positive logic)




'ALS648, 'AS648, 'ALS649




Pin numbers shown are for DW, JT, and NT packages.

SN54ALS646 THRU SN54ALS649, SN54AS646, SN54AS648 SN74ALS646 THRU SN74ALS649, SN74AS646, SN74AS648 OCTAL BUS TRANSCEIVERS AND REGISTERS

logic symbols†



'ALS648, 'AS648



G3 DIR (3) 3 EN1 [BA] 3 EN2 [AB] CBA (23) C4 SBA (22) G5 CAB (1) > C6 SAB (2) G7 (20) (4) 41 **♦** В1 Δ1-41 **∲** 1 (5) (19) A2-49 **♦** B2 (18) **♦** В3 (7) (17) A4-41

(16)

(14)

(13)

4 B B (15)

♦ B6

♦ В7

'ALS647

G (21)


(R)

(10)

A7**◆▶**

Δ5-4-8

'ALS649



[†]These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for DW, JT, and NT packages.



SN54ALS646, SN74ALS646 OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

absolute maximum ratings over operating free-air temperature range (unless other	rwise noted)
Supply voltage, VCC	7 V
Input voltage: Control inputs	7 V
I/O ports	5.5 V
Operating free-air temperature range: SN54ALS646	– 55 °C to 125 °C
SN74ALS646	0°C to 70°C
Storage temperature range	-65 °C to 150 °C

recommended operating conditions

		SN	154ALS	646	SN	174ALS	646	LINUT	
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT	
Vcc	Supply voltage	4.5	5	5.5	4.5	5	5.5	V	
VIH	High-level input voltage	2			2			V	
VIL	Low-level input voltage			0.8			0.8	V	
ЮН	High-level output current			- 12			- 15	mA	
1	Low-level output current			12			24	^	
OL	Low-level output current						48 [†]	mA	
f _{clock}	Clock frequency	0		35	0		40	MHz	
t _w	Pulse duration, clocks high or low	14.5			12.5			ns	
t _{su}	Setup time, A before CAB↑ or B before CBA↑	15			10			ns	
th	Hold time, A after CAB↑ or B after CBA↑	0			0			ns	
TA	Operating free-air temperature	- 55		125	0		70	°C	

 $^{^{\}dagger}$ The extended condition applies if V_{CC} is maintained between 4.75 V and 5.25 V. The 48-mA limit applies for the SN74ALS646-1 only.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	DAMETER	TECT	ONDITIONO	SN	54ALS	646	SN	UNIT		
PA	RAMETER	TEST CONDITIONS		MIN	TYP [‡]	MAX	MIN	TYP [‡]	MAX	UNIT
VIK		$V_{CC} = 4.5 \text{ V},$	$I_I = -18 \text{ mA}$			-1.2			-1.2	V
		$V_{CC} = 4.5 \text{ V to 5}$	$5 \text{ V, I}_{OH} = -0.4 \text{ mA}$	V _{CC} - 2			V _{CC} -	2		
		$V_{CC} = 4.5 V$,	$I_{OH} = -3 \text{ mA}$	2.4	3.2		2.4	3.2] _v
VOH		$V_{CC} = 4.5 V,$	$I_{OH} = -12 \text{ mA}$	2						¬ '
		$V_{CC} = 4.5 \text{ V},$	I _{OH} = -15 mA				2			
		$V_{CC} = 4.5 \text{ V},$	l _{OL} = 12 mA		0.25	0.4		0.25	0.4	
V_{OL}		$V_{CC} = 4.5 V$,	I _{OL} = 24 mA					0.05	0.5	\ \
		$(I_{OL} = 48 \text{ mA for})$	-1 version)				l	0.35	0.5	ł
11	Control inputs	$V_{CC} = 5.5 \text{ V}$	V ₁ = 7 V			0.1			0.1	mA
'1	A or B ports	$V_{CC} = 5.5 V$,	V ₁ = 5.5 V			0.1			0.1	1 '''^
lee e	Control inputs	Vcc = 5.5 V,	V ₁ = 2.7.V			20			20	μΑ
ΉΗ	A or B ports§	νCC = 2.2 v,	V = 2.7 V			20			20	μΑ
1	Control inputs	V _{CC} = 5.5 V,	V: - 0.4 V			-0.2			-0.2	mA
IIL.	A or B ports§	vCC = 3.5 v,	V = 0.4 V			-0.2			-0.2	11114
lo¶		$V_{CC} = 5.5 V$,	$V_0 = 2.25 \text{ V}$	- 30		- 112	- 30		- 112	mA
			Outputs high		47	76		47	76	
lcc		$V_{CC} = 5.5 V$	Outputs low		55	88		55	. 88	mA
			Outputs disabled		55	88		55	88	1

 $^{^{\}ddagger}$ All typical values are at $V_{CC} = 5 \text{ V}, T_{A} = 25 ^{\circ}\text{C}$

The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, los.



^{\$}For I/O ports, the parameters I_{IH} and I_{IL} include the off-state output current.

SN54ALS646, SN74ALS646 OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

'ALS646 switching characteristics (see Note 1)

					٧,		$V_{CC} = 4.5$	V to 5.5	٧,		
			CL	= 50	pF,		$C_L = 50 pF$				
	FROM	TO	R1 = 500 Ω , R2 = 500 Ω ,				$R1 = 500 \Omega$,			
PARAMETER		TO (OUTPUT)					$R2 = 500 \Omega$			UNIT	
	(INPUT)		TA	T _A = 25°C 'ALS646			TA = MIN to	MAX			
			',				54ALS646	SN74	1ALS646	1	
			MIN	TYP	MAX	MIN	MAX	MIN	MAX		
f _{max}				50		35		40		MHz	
^t PLH	CBA or CAB	A or B		20	25	10	35	10	30	ns	
^t PHL	CBA OF CAB	AVIB		11	15	5	20	5	17] "15	
^t PLH	A or B	B or A		11	17	5	22	5	20	T	
^t PHL		BUIA		7.5	10	3	15	3	12	ns	
^t PLH	SBA or SAB [†]	A or B		24	32	15	40	15	35	ns	
^t PHL	(with A or B high)	AUID		13	17	5	23	5	20	1 ''5	
^t PLH	SBA or SAB [†]	A or B		17	22	8	30	8	25		
^t PHL	(with A or B low)	AUD		13	17	5	24	5	20	ns	
^t PZH	G	A or B		10	15	3	20	. 3	17	T	
[†] PZL]	AUID		10	15	5	22	5	20	ns	
^t PHZ	G	A or B		6	8	1	12	1	10	ns	
tPLZ	0	AUID		10	13	2	20	2	16] "15	
^t PZH	DIR	A or B		22	28	10	38	10	30		
^t PZL] DIK	AUID		14.5	20	5	30	5	25	ns	
^t PHZ	DIR	A or B		6	8	1	12	1	10		
tPLZ		AUIB		10	13	2	21	2	16	ns	

[†] These parameters are measured with the internal output state of the storage register opposite to that of the bus input. NOTE 1: Load circuit and voltage waveforms are shown in Section 1.

SN54ALS647, SN74ALS647 OCTAL BUS TRANSCEIVERS AND REGISTERS WITH OPEN-COLLECTOR OUTPUTS

absolute maximum rating	s over operating free-aii	temperature range	(unless otherwise noted)
-------------------------	---------------------------	-------------------	--------------------------

Supply voltage, VCC	V
Input voltage	V
Operating free-air temperature range: SN54ALS647	°C
SN74ALS647 0 °C to 70 °C	°C
Storage temperature range	°C

recommended operating conditions

		SN	SN54ALS647			SN74ALS647			
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT	
VCC	Supply voltage	4.5	5	5.5	4.5	5	5.5	V	
VIH	High-level input voltage	2			2			V	
V _{IL}	Low-level input voltage			0.8			0.8	V	
VOH	High-level output voltage			5.5			5.5	V	
1	Law law law at a constant			12			24		
lOL	Low-level output current						48 [†]	mA	
f _{clock}	Clock frequency	0		25	0		30	MHz	
tw	Pulse duration, clocks high or low	20		***************************************	16.5			ns	
t _{su}	Setup time, A before CAB↑ or B before CBA↑	15			10			ns	
th	Hold time, A after CAB↑ or B after CBA↑	0			0			ns	
TA	Operating free-air temperature	- 55		125	0		70	°C	

 $^{^{\}dagger}\text{The}$ extended condition applies if VCC is maintained between 4.75 V and 5.25 V.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

242445752		TEST SONDIT	TEGT COMPLETIONS		SN54ALS647			47	UNIT
PA	RAMETER	TEST CONDITIONS		MIN TYP‡	MAX	MIN	TYP [†]	MAX	UNIT
ViK		$V_{CC} = 4.5 V$,	$I_1 = -18 \text{ mA}$		-1.2			- 1.2	V
ЮН		$V_{CC} = 4.5 V,$	V _{OH} = 5.5 V		0.1			0.1	mA
		$V_{CC} = 4.5 V,$	I _{OL} = 12 mA	0.25	0.4				
VoL		$V_{CC} = 4.5 \text{ V},$ $(I_{OL} = 48 \text{ mA for })$	I _{OL} = 24 mA - 1 versions)				0.35	0.5	V
	A or B ports	$V_{CC} = 5.5 \text{ V},$	V _I = 7 V		0.1			0.1	^
η	Control inputs	$V_{CC} = 5.5 \text{ V},$	V _I = 7 V		0.1			0.1	mA
l	A or ports§	Vcc = 5.5 V,	V _I = 2.7 V		20			20	μΑ
ļН	Control inputs	VCC = 9.5 V	V) = 2.7 V		20			20	μΑ
l	Control inputs	V _{CC} = 5.5 V,	V _I = 0.4 V		-0.2			-0.2	mA
ΙΙL	A or B ports§	VCC = 5.5 V	V = 0.4 V		-0.2			-0.2	11112
la a		V E E V	Outputs high	35	60	35	35	60	mA
lcc_		$V_{CC} = 5.5 \text{ V}$	Outputs low	40	65		40	65 m	IIIA

The 48-mA limit applies for the SN74ALS647-1 only.

 $^{^{\}ddagger}All$ typical values are at VCC =5 V, TA $=25\,^{\circ}C$ $^{\circ}$ §For I/O ports, the parameters I $_{IH}$ and I $_{IL}$ include the off-state output current.

SN54ALS647, SN74ALS647 OCTAL BUS TRANSCEIVERS AND REGISTERS WITH OPEN-COLLECTOR OUTPUTS

'ALS647 switching characteristics (see Note 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 5 \text{ V},$ $C_L = 50 \text{ pF},$ $R_L = 680 \Omega,$ $T_A = 25 ^{\circ}\text{C}$ 'ALS647		V _i C _i R _i T _j SN54	/, IALS647	UNIT			
			MIN		MAX	MIN	MAX	MIN	MAX	
fmax				40		25		30		MHz
^t PLH	CBA or CAB	A or B		38	50	19	72	19	58	ns
t _{PHL}	CBA OF CAB	AUD		12	20	6	24	6	22	113
tPLH	A or B	B or A		35	39	17	70	17	54	ns
t _{PHL}		BOLA		10	13	4	19	4	16	113
^t PLH	SBA or SAB [†]	A or B		40	51	20	72	20	60	ns
tPHL	(with A or B high)	AUIB		12	17	6	26	6	22	lis
tPLH	SBA or SAB†	A == B		40	51	20	72	20	60	
t _{PHL}	(with A or B low)	A or B		12	17	6	26	6	22	ns
t _{PLH}	G	A or B		20	27	10	37	10	31	ns
^t PHL	1 4	AUID		10	15	2	20	2	17	1115
^t PLH	DIR	A or B		20	25	9	34	9	29	
^t PHL	DIK	A UF B		13	17	2	22	2	19	ns

[†]These parameters are measured with the internal output state of the storage register opposite to that of the bus input. NOTE 1: For load circuit and voltage waveforms, see page 1-12 of *The TTL Data Book*, Volume 3, 1984.



SN54ALS648, SN74ALS648 OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

absolute maximum ratings over operati	ing free-air temperature range (unless otherwise noted)
Supply voltage, VCC	7 V
Input voltage: Control inputs	7 V
I/O ports	5.5 V
Operating free-air temperature range:	SN54ALS64855 °C to 125 °C
	SN74ALS648 0 °C to 70 °C
Storage temperature range	

recommended operating conditions

		SN54ALS648			SN	UNIT		
		MIN	NOM	MAX	MIN	NOM	MAX	UNII
Vcc	Supply voltage	4.5	5	5.5	4.5	5	5.5	٧
VIH	High-level input voltage	2			2			٧
VIL	Low-level input voltage			0.8			0.8	V
ЮН	High-level output current			- 12			- 15	mA
1	Lauren and a section of a section of			12			24	
IOL	Low-level output current						48 [†]	mA
fclock	Clock frequency	0		35	0		40	MHz
t _W	Pulse duration, clocks high or low	14.5			12.5			ns
t _{su}	Setup time, A before CAB† or B before CBA†	15			10			ns
t _h	Hold time, A after CAB↑ or B after CBA↑	0			0			ns
TA	Operating free-air temperature	- 55		125	0		70	°C

 $^{^{\}dagger}\text{The}$ extended conditon applies if VCC is maintained between 4.75 V and 5.25 V. The 48-mA limit applies for the SN74ALS648-1 only.

electrical characteristics over recommended operating free-air temperature range (unless otherwise

	A D A B 4 E T E D	TEST COMPLETE		SN	54ALS	648	SN			
	PARAMETER	TEST CONDITIO	INS	MIN	TYP [‡]	MAX	MIN	TYP [‡]	MAX	UNIT
VIK		$V_{CC} = 4.5 V,$	I _I = -18 mA			-1.2			~ 1.2	V
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$	$I_{OH} = -0.4 \text{ mA}$	V _{CC} -	2		V _{CC} -	2		
		$V_{CC} = 4.5 V,$	IOH = -3 mA	2.4	3.2		2.4	3.2		V
Vон		V _{CC} = 4.5 V,	I _{OH} = -12 mA	2						ľ
		$V_{CC} = 4.5 V,$	I _{OH} = -15 mA				2			
		$V_{CC} = 4.5 V,$	I _{OL} = 12 mA		0.25	0.4		0.25	0.4	
v_{OL}		$V_{CC} = 4.5 V$	I _{OL} = 24 mA					0.05	0.5	V
,		$(I_{OL} = 48 \text{ mA for } -1 \text{ v})$	rersion)					-0.35	0.5	
Ц	Control inputs	$V_{CC} = 5.5 V,$				0.1			0.1	mA
'1	A or B ports	$V_{CC} = 5.5 V$,	$V_1 = 5.5 \text{ V}$			0.1			0.1	""
lu.	Control inputs	V _{CC} = 5.5 V,	V _I = 2.7 V			20			. 20	μΑ
ΊΗ	A or B ports§	ν _{CC} = 5.5 ν ,	V) = 2.7 V			20			20	μΑ
le.	Control inputs	Vcc = 5.5 V,	V: - 0.4.V			-0.2			-0.2	mA
IL.	A or B ports§	√√CC = 5.5 √,	V = 0.4 V			-0.2			-0.2	IIIA
109		$V_{CC} = 5.5 V$,	$V_0 = 2.25 V$	- 30		-112	- 30		-112	mΑ
			Outputs high		47	76		47	76	
Icc		$V_{CC} = 5.5 V$	Outputs low		57	88		57	88	mA
			Outputs disabled		57	88		57	88	

 $^{^{\}ddagger}$ All typical values are at V_{CC} = 5 V, T_A = 25 °C

The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IQS.



[§]For I/O ports, the parameters I_{IH} and I_{IL} include the off-state output current.

SN54ALS648, SN74ALS648 OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

'ALS648 switching characteristics (see Note 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	C _L R1 R2 T _A	= 500 = 500 = 25	pF, Ο Ω, Ο Ω, °C	R1 R2 T _A		UNIT		
			MIN	ALS64 TYP	8 MAX	SN54	ALS648 MAX	SN74 MIN	MAX	
f _{max}				50		35		40		MHz
^t PLH	CBA or CAB	A or B		21	29	8	39	8	33	ns
^t PHL	CBA OF CAB	X 01 B		13	18	5	23	5	20	115
^t PLH	A or B	B or A		10	15	3	20	3	17	ns
^t PHL	7010	D 01 A		6	8	2	12	2	10	113
tPLH	SBA or SAB [†]	A or B		24	32	5	44	5	39	
t _{PHL}	(with A or B high)	AUIB		15	21	4	26	4	22	ns
^t PLH	SBA or SAB [†]	A D		16	22	6	30	6	25	
t _{PHL}	(with A or B low)	A or B		14	19	6	25	6	- 21	ns
t _{PLH}	G	A or B		12	18	4	25	4	22	ns
^t PHL .	٥	6		12	18	4	25	4	22	115
^t PLH	G	A or B		5,	. 8	1	12	1	10	ns
tPHL	J	7, 51 B		7	12	2	21	2	15	113
^t PZH	DIR	A or B		14	22	4	35	4	27	ns
tPZL_		,, 51 B		10	17	3	25	3	19	""
^t PHZ	DIR	A or B		7	12	1	17	1	14	ns
tPLZ			17	7	13	2	22	2	15	

[†] These parameters are measured with the internal output state of the storage register opposite to that of the bus input. NOTE 1: Load circuit and voltage waveforms are shown in Section 1.



SN54ALS649, SN74ALS649 OCTAL BUS TRANSCEIVERS AND REGISTERS WITH OPEN-COLLECTOR OUTPUTS

absolute maximum ratings over operat	ing free-air temperature range (unless otherwise noted)
Operating free-air temperature range:	SN54ALS64955 °C to 125 °C
	SN74ALS649 0 °C to 70 °C
Storage temperature range	65°C to 150°C

recommended operating conditions

		S	154ALS	649	SN	74ALS6	49	
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage	2		.,	2			V
VIL	Low-level input voltage			0.8			0.8	V
Vон	High-level output voltage			5.5			5.5	V
la.	Low-level output current			12			24	mA
lOL	Low-level output current						48 [†]	IIIA
fclock	Clock frequency	0		25	0		30	MHz
tw	Pulse duration, clocks high or low	20			16.5			ns
t _{su}	Setup time, A before CAB↑ or B before CBA↑	15			10			ns
th	Hold time, A after CAB↑ or B after CBA↑	0			0			ns
TA	Operating free-air temperature	- 55		125	0		70	°C

 $^{^{\}dagger} The$ extended condition applies if VCC is maintained between 4.75 V and 5.25 V. The 48-mA limit applies for the SN74ALS649-1 only.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEGT COMPLE	TONG	SN54	ALS	649	SN	74ALS	649	UNIT
PA	KAMETER	TEST CONDITIONS		MIN T	YP‡	MAX	MIN	TYP [‡]	MAX	UNIT
VIK		V _{CC} = 4.5 V,	I _j = -18 mA			-1.2			-1.2	V
ЮН		$V_{CC} = 4.5 V$,	V _{OH} = 5.5 V			0.1			0.1	mA
		$V_{CC} = 4.5 V$,	$I_{OL} = 12 \text{ mA}$	0	.25	0.4				
v_{OL}		$V_{CC} = 4.5 V$,	$I_{OL} = 24 \text{ mA}$					0.35	0.5	V
		$(I_{OL} = 48 \text{ mA for})$	-1 versions)					0.55	0.5	
1.	A or B ports	$V_{CC} = 5.5 V$,	V _I = 7 V			0.1			0.1	mΑ
Ц	Control inputs	$V_{CC} = 5.5 V$,	V _I = 7 V			0.1			0.1] '''A
1	A or ports§	Vcc = 5.5 V,	V ₁ = 2.7 V			20			20	μА
ΊΗ	Control inputs	vCC = 5.5 v,	$V_1 = 2.7 V$			20			20	μΑ
1	Control inputs	V _{CC} = 5.5 V,	V _I = 0.4 V			-0.2			-0.2	mA
ΊL	A or B ports§	νCC = 5.5 ν ,	VI = 0.4 V			-0.2			-0.2) "IA
loo		V _{CC} = 5.5 V	Outputs high		40	60		40	60	mA
ICC		vCC = 5.5 v	Outputs low		45	70		45	70] '''A

[‡]All typical values are at V_{CC} = 5 V, T_A = 25 °C

[§]For I/O ports, the parameters I_{IH} and I_{IL} include the off-state output current.

SN54ALS649, SN74ALS649 OCTAL BUS TRANSCEIVERS AND REGISTERS WITH OPEN-COLLECTOR OUTPUTS

'ALS649 switching characteristics (see Note 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V, C _L = 50 pF, R _L = 680 Ω, T _A = 25°C		$C_L = 50 \text{ pF},$ $R_L = 680 \Omega,$ $T_A = \text{MIN to MAX}$			V, 4ALS649	UNIT	
			MIN		MAX	MIN	MAX	MIN	MAX	
fmax				40		25		30		MHz
^t PLH	CBA or CAB	A or B		40	52	19	77	19	62	ns
^t PHL	CDA OF CAB	A or B		12	18	6	22	6	20	115
^t PLH	A or B	B or A		30	41	13	65	13	50	ns
tPHL	1 700			6	9	2	11	2	10	115
^t PLH	SBA or SAB†	A or B		35	46	20	72	20	55	
^t PHL	(with A or B high)	A OLP		15	21	6	26	6	22	ns
tPLH	SBA or SAB†	A or B		35	46	20	72	20	55	
tPHL	(with A or B low)	AOIB		15	21	6	26	6	22	ns
tPLH	G	A or B		16	22	8	28	8	25	200
^t PHL]	AUID		13	18	2	23	2	20	ns
^t PLH	DIR	A or B		16	22	8	28	8	25	ns
^t PHL	1	7 01 6		13	. 17	2	23	2	20	"5

[†] These parameters are measured with the internal output state of the storage register opposite to that of the bus input. NOTE 1: Load circuit and voltage waveforms are shown in Section 1.



SN54AS646, SN54AS648, SN74AS646, SN74AS648 OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC
Input voltage: Control inputs
I/O ports
Operating free-air temperature range: SN54AS646, SN54AS648
SN74AS646, SN74AS648 0 °C to 70 °C
Storage temperature range65 °C to 150 °C

recommended operating conditions

			S	N54AS	646	s	N74AS	646	
			S	N54AS	648	SN74AS648			UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	ONIT
VCC	Supply voltage		4.5	5	5.5	4.5	5	5.5	V
ViH	High-level input voltage		2			2			V
VIL	Low-level input voltage				0.8			0.8	V
10н	High-level output current				-12			- 15	mA
IOL	Low-level output current				32			48	mA
fclock	Clock frequency		0		75	0		90	MHz
	Pulse duration	Clock high	6			5			I
tw	ruise duration	Clock high	7			6			ns
t _{su}	Setup time, A before CAI	B↑ or B before CBA↑	7			6			ns
th	Hold time, A after CAB1	or B after CBA↑	0			0			ns
TA	Operating free-air temper	ature	- 55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

P.	ARAMETER	TEST CONDITIO	TEST CONDITIONS			46 48	AS AS	UNIT		
				MIN	TYP†	MAX	MIN	TYP [†]	MAX	
VIK		$V_{CC} = 4.5 V$	$I_1 = -18 \text{ mA}$			-1.2			-1.2	V
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$	$I_{OH} = -2 \text{ mA}$	V _{CC} -	2		V _{CC} -	- 2		
∨он		$V_{CC} = 4.5 V$,	IOH = -3 mA	2.4	3.2		2.4	3.2]
∨он		$V_{CC} = 4.5 V,$	IOH = -12 mA	2]
	Ī	$V_{CC} = 4.5 V,$	I _{OH} = -15 mA				2			1
Vai		$V_{CC} = 4.5 V,$	I _{OL} = 32 mA		0.25	0.50	1			V
VOL		$V_{CC} = 4.5 V,$	I _{OL} = 48 mA					0.35	0.50	7 °
- I _I	Control inputs	$V_{CC} = 5.5 V,$	V _I = 7 V			0.1			0.1	mA
'1	A or B ports	$V_{CC} = 5.5 V,$	$V_1 = 5.5 \text{ V}$			0.1			0.1] '''A
l	Control inputs	Vcc = 5.5 V,	V 27V			20			20	
۱н	A or B ports [‡]	ν _{CC} = 5.5 ν,	V = 2.7 V			70			70	μΑ
To.	Control inputs	V 55V	V 0.4.V			-0.5			-0.5	
կլ	A or B ports§	$V_{CC} = 5.5 V$,	$V_I = 0.4 V$			-0.75			-0.75	mA
108		V _{CC} = 5.5 V,	$V_0 = 2.25 \text{ V}$	- 30		-112	- 30		-112	mA
			Outputs high		120	195		120	195	
	'AS646	,	Outputs low		130	211		130	211]
la.	. [V 5 5 V	Outputs disabled		130	211	T	130	211	1
lcc		V _{CC} = 5.5 V	Outputs high		110	185		110	185	mA
	'AS648		Outputs low		120	195		120	195	1
			Outputs disabled		120	195		120	195	1

 $^{^{\}dagger}$ All typical values are at V_{CC} = 5 V, T_{A} = 25 $^{\circ}$ C

^{\$}The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS.



For I/O ports, the parameters I_{IH} and I_{IL} include the off-state output current.

SN54AS646, SN54AS648, SN74AS646, SN74AS648 OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

'AS646 switching characteristics (see Note 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	C R R	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$ $C_L = 50 \text{ pF},$ $R1 = 500 \Omega,$ $R2 = 500 \Omega,$ $T_A = \text{MIN to MAX}$ $SN54AS646$ $SN74AS646$			UNIT
f _{max}			75	MAX	MIN 90	MAX	MHz
tPLH			2	9.5	2	8.5	
tPHL	CBA or CAB	A or B	2	10	2	9	ns
tPLH	A D	B or A	2	11	2	9	
[†] PHL	A or B	B or A	1	8	1	7	ns
^t PLH	SBA or SAB†	A or B	2	. 12	2	11	ns
^t PHL	3BA UI 3AB	A 01 B	2	10	2	9.	115
^t PZH	- G	A or B	2	10	2	9	ns
^t PZL	9	A 01 B	3	15	3	14	20
[†] PHZ	- G	A or B	2	11	2	9	ns
^t PLZ		A 01 B	2	11	2	9	115
^t PZH	DIR	A or B	3	19	- 3	16	ns
tPZL	· Din	A or B	3	21	3	.18	113
^t PHZ	DIR	A or B	2	12	2	10	ns
. ^t PLZ	Din	7 01 B	2	12	2	10	113

'AS648 switching characteristics (see Note 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	5N544	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$ $C_L = 50 \text{ pF},$ $R1 = 500 \Omega,$ $R2 = 500 \Omega,$ $T_A = \text{MIN to MAX}$ $SN54AS648$ $SN74AS648$			
· ·			75	MAX	MIN 90	MAX	MHz
f _{max}							IVIFIZ
^t PLH	CBA or CAB	A or B	2	9.5	2	8.5	ns
tPHL			2	10	2	9	
^t PLH	A or B	B or A	2	9	2	8	ns
^t PHL	7 7 7 1	5 57 7	1	8	1	7	115
[†] PLH	SBA or SAB†	A D	2	12	2	11	
^t PHL	SBA OF SAB	A or B	2	10	2	9	ns
t _{PZH}	G	A or B	2	10	2	9	
^t PZL		A OF B	3	18	3	15	ns
tPHZ	G	A or B	2	11	2	9	
tPLZ		A OF B	2	11	2	9	ns
^t PZH	DID	A - D	3	19	3	16	
tPZL	DIR	A or B	3	21	3	18	ns
^t PHZ	· DID	A B	2	12	2	10	
tPLZ	DIR	A or B	2	12	2	10	ns

[†]These parameters are measured with the internal output state of the storage register opposite to that of the bus input. NOTE 1: Load circuit and voltage waveforms are shown in Section 1.



SN54ALS651 THRU SN54ALS654, SN54AS651, SN54AS652 SN74ALS651 THRU SN74ALS654, SN74AS651, SN74AS652 OCTAL BUS TRANSCEIVERS AND REGISTERS

D2661, DECEMBER 1983 - REVISED NOVEMBER 1985


- Bus Transceivers/Registers
- Independent Registers and Enables for A and B Buses
- Multiplexed Real-Time and Stored Data
- Choice of True and Inverting Data Paths
- Choice of 3-State or Open-Collector Outputs to A Bus
- Included Among the Package Options Are Compact 24-Pin 300-mil-Wide DIPs and Both 28-Pin Plastic and Ceramic Chip Carriers
- Dependable Texas Instruments Quality and Reliability

	DEVICE	A OUTPUT	B OUTPUT	LOGIC
	'ALS651, 'AS651	3 State	3-State	Inverting
1	'ALS652, 'AS652	3-State	3-State	True
	'ALS653	Open-Collector	3-State	Inverting
1	'ALS654	Open-Collector	3-State	True


description

These devices consist of bus transceiver circuits. D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the data bus or from the internal storage registers. Enable GAB and GBA are provided to control the transceiver functions. SAB and SBA control pins are provided to select whether realtime or stored data is transferred. The circuitry used for select control will eliminate the typical decoding glitch which occurs in a multiplexer during the transition between stored and realtime data. A low input level selects real-time data, and a high selects stored data. The following examples demonstrate the four fundamental bus-management functions that can be performed with the octal bus transceivers and registers.

SN54ALS', SN54AS' . . . JT PACKAGE SN74ALS', SN74AS' . . . DW OR NT PACKAGE (TOP VIEW)



SN54ALS', SN54AS' . . . FK PACKAGE SN74ALS', SN74AS' . . . FN PACKAGE (TOP VIEW)




NC - No internal connection

Data on the A or B data bus, or both, can be stored in the internal D flip-flops by low-to-high transitions at the appropriate clock pins (CAB or CBA) regardless of the select or enable control pins. When SAB and SBA are in the real-time transfer mode, it is also possible to store data without using the internal D-type flip-flops by simultaneously enabling GAB and GBA. In this configuration each output reinforces its input. Thus, when all other data sources to the two sets of bus lines are at high impedance, each set of bus lines will remain at its last state.

The -1 versions of the SN74ALS651 through SN74ALS654 are identical to the standard versions except that the recommended maximum I_{OL} is increased to 48 milliamperes. There are no -1 versions of the SN54ALS651 through SN54ALS654.


The SN54' family is characterized for operation over the full military temperature range of $-55\,^{\circ}\text{C}$ to 125 °C. The SN74' family is characterized for operation from 0 °C to 70 °C.






GAB GBA CAB CBA SAB SBA L L X X X L

REAL-TIME TRANSFER BUS B TO BUS A




X H ↑ X X X
L X X ↑ X X
L H ↑ ↑ X X
STORAGE FROM
A AND/OR B



GAB GBA CAB CBA SAB SBA H H X X L X

REAL-TIME TRANSFER BUS A TO BUS B



GAB GBA CAB CBA SAB SBA H L Horl Horl H H

TRANSFER STORED DATA TO A AND/OR B

SN54ALS651 THRU SN54ALS654, SN54AS651, SN54AS652 SN74ALS651 THRU SN74ALS654, SN74AS651, SN74AS652 OCTAL BUS TRANSCEIVERS AND REGISTERS


FUNCTION TABLE

		INP	UTS			DAT	A I/O	OPERATION (OR FUNCTION
								'ALS651, 'ALS653	'ALS652, 'ALS654
GAB	GBA	CAB	CBA	SAB	SBA	A1 THRU A8	B1 THRU B8	'AS651	'AS652
L	Н	HorL	H or L	X	X	lanu.	lamus	Isolation	Isolation
L	н		†	×	X	Input	Input	Store A and B Data	Store A and B Data
X	Н	•	H or L	×	X	Input	Unspecified [†]	Store A, Hold B	Store A, Hold B
Н	н	•	•	X [‡]	×	Input	Output	Store A in both registers	Store A in both registers
L	Х	H or L	+	×	Х	Unspecified [†]	Input	Hold A, Store B	Hold A, Store B
L	L	+	+	×	X ‡	Output	Input	Store B in both registers	Store B in both registers
L	L	X	X	×	L	0	la	Real-Time B Data to A Bus	Real-Time B Data to A Bus
L	L	×	H or L	×	Н	Output	Input	Stored B Data to A Bus	Stored B Data to A Bus
Н	Н	×	Х	L	×	1	Output	Real-Time A Data to B Bus	Real-Time A Data to B Bus
Н	н	H or L	Х	н	×	Input	Output	Stored A Data to B Bus	Stored A Data to B Bus
н .	,		H or L	Н	н	0	0	Stored A Data to B Bus and	Stored A Data to B Bus and
, n	Ŀ	n or L	n or L	П	п	Output	Output	Stored B Data to A Bus	Stored B Data to A Bus

[†]The data output functions may be enabled or disabled by various signals at the GAB or GBA inputs. Data input functions are always enabled, i.e., data at the bus pins will be stored on every low-to-high transition on the clock inputs.


logic diagrams (positive logic)

'ALS651, 'AS651, 'ALS653



Pin numbers shown are for DW, JT, and NT packages.

'ALS652, 'AS652, 'ALS654



[‡]Select control = L: clocks can occur simultaneously.


Select control = H: clocks must be staggered in order to load both registers.

GBA (21)

(11)

A8 44

logic symbols†




SN54ALS651 THRU SN54ALS654, SN54AS651, SN54AS652 SN74ALS651 THRU SN74ALS654, SN74AS651, SN74AS652

GAB (3) EN2 [AB] CBA (23) SCA SBA (22) G5 CAB (1) > C6 SAB (2) G7 (20) (4) 4D Ω_1 A1-40 6D (6) (18) A3-44 A4-(8) (16) A5 41 A6 **4**₱ (14) A7 **◆◆**


'ALS653

EN1 |BA|

'ALS652, 'AS652



'ALS654



[†]These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for DW, JT, and NT packages.

SN54ALS651, SN54ALS652, SN74ALS651, SN74ALS652 OCTAL BUS TRANSCEIVERS AND REGISTERS

absolute maximum ratings over operating free-air temperature range (unless otherwise n	oted)
Supply voltage, VCC	7 V
Input voltage: Control inputs	7 V
I/O ports	5.5 V
Operating free-air temperature range: SN54ALS651, SN54ALS652	– 55 °C to 125 °C
SN74ALS651, SN74ALS652	0 °C to 70 °C
Storage temperature range	- 65 °C to 150 °C

recommended operating conditions

			SN54ALS651 SN54ALS652			SN74ALS651 SN74ALS652			UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	
Vcc	Supply voltage		4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage		2			2			V
VIL	Low-level input voltage				0.8			0.8	V
ЮН	High-level output current				-12			- 15	mA
1				12			24		
lOL	Low-level output current							48†	mA
fclock	Clock frequency		0		35	0		40	MHz
	D. I. I.	CBA or CAB high	14.5			12.5			
t _w	Pulse duration	CBA or CAB low	14.5			12.5			ns
t _{su}	Setup time before CAB1 or CBA1	A or B	15			10			ns
th	Hold time after CAB† or CBA†	A or B	5			0			ns
TA	Operating free-air temperature		-55		125	0		70	°C

 $^{^\}dagger$ The extended condition applies if V $_{
m CC}$ is maintained between 4.75 V and 5.25 V. The 48-mA limit applies for the SN74ALS651 $^-$ 1 and SN74ALS652-1 only.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

					54ALS		1	74ALS			
F	PARAMETER	TEST COND	ITIONS	SN54ALS652			SN74ALS652			UNIT	
					TYP‡	MAX	MIN	TYP‡	MAX		
VIK		$V_{CC} = 4.5 \text{ V},$	i _i = -18 mA			- 1.2			- 1.2	٧	
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$	IOH = -0.4 mA	V _{CC} -2			V _{CC} -2				
.,		$V_{CC} = 4.5 V,$	IOH = -3 mA	2.4	3.2		2.4	3.2		l v	
VOH		$V_{CC} = 4.5 \text{ V},$	IOH = -12 mA	2] V	
		$V_{CC} = 4.5 \text{ V},$	IOH = -15 mA				2				
		$V_{CC} = 4.5 \text{ V},$	I _{OL} = 12 mA		0.25	0.4		0.25	0.4		
VOL		$V_{CC} = 4.5 \text{ V},$	I _{OL} = 24 mA					0.35	0.5	V	
		(IOL = 48 mA for -1 versions)									
1.	Control inputs	$V_{CC} = 5.5 V,$	V _I = 7 V			0.1			0.1	mA	
l)	A or B ports	$V_{CC} = 5.5 V,$	$V_1 = 5.5 V$			0.1			0.1	mA	
1	Control inputs	V 55V	V _I = 2.7 V			20			20		
۱н	A or B ports §	$V_{CC} = 5.5 V,$				20			20	μΑ	
1	Control inputs		V 0.4.V			-0.2			-0.2	4	
ΙL	A or B ports§	$V_{CC} = 5.5 V$,	V _I = 0.4 V			-0.2			-0.2	mA	
ю¶		$V_{CC} = 5.5 V,$	$V_0 = 2.25 \text{ V}$	-30		-112	-30		-112	mA	
			Outputs high		42	68		42	68		
	'ALS651		Outputs low		52	82	Ì	52	82		
loo		V _{CC} = 5.5 V	Outputs disabled		52	82		52	82	mA	
ICC		VCC - 0.0 V	Outputs high		47	76		47	76		
	'ALS652		Outputs low		55	88		55	88		
			Outputs disabled		55	88		55	88		

The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, los.



 $^{^{\}ddagger}All$ typical values are at VCC = 5 V,TA = 25 °C. \$For I/O ports, the parameters I $_{IH}$ and I $_{IL}$ include the off-state output current.

SN54ALS651, SN54ALS652, SN74ALS651, SN74ALS652 OCTAL BUS TRANSCEIVERS AND REGISTERS

'ALS651 switching characteristics (see Note 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 5 V$, $C_L = 50 \text{ pF}$, $R1 = 500 \Omega$, $R2 = 500 \Omega$, $T_A = 25^{\circ}C$		$\begin{array}{cccccccccccccccccccccccccccccccccccc$					UNIT
			MIÑ		MAX	MIN	MAX	MIN	MAX	
f _{max}	,			50		35		40		MHz
^t PLH	CBA or CAB	A or B		20	27	10	38	10	32	
[†] PHL	CBA OF CAB	AOIB		11	15	5	21	5	17	ns
†PLH	A or B	B or A		9	13	4	20	4	18	ns
[†] PHL	7 01 5	B 01 A		5	. 8	2	12	2	10	115
^t PLH	SBA or SAB [†]	A or B		24	31	13	45	13	38	l l
[†] PHL	(with A or B high)	AOIB		13	18	7	25	7	21 .	ns
^t PLH	SBA or SAB†	A or B		15	20	8	30	8	25	
[†] PHL	(with A or B low)	AOrb		. 13	18	7	25	7	21	ns
^t PZH	 Gва	А		12	16	5	22	5	20	ns
^t PZL	GDA	^		11	15	5	21	5	18	1115
^t PHZ	GBA	A		4	. 7	2	10	2	9	ns
[†] PLZ	, GBA			7	10	3	16	3	12	115
^t PZH	GAB	В		14	19	7	25	7	22	ns
[†] PZL	GAD			13	18	7	25	7	21	,,,,
^t PHZ	GAB	В		5	10	2	14	2	12	ns
[†] PLZ	3.16			7	10	2	20	2	14	

'ALS652 switching characteristics (see Note 1)

			$V_{CC} = 5 \text{ V}, \qquad V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$,		
	FROM	то	$C_L = 50 \text{ pF},$ R1 = 500 Ω ,		R1	$C_L = 50 \text{ pF},$ $R1 = 500 \Omega,$				
PARAMETER	(INPUT)	(OUTPUT)	R2 =			1	$= 500 \Omega,$			UNIT
	((001101)	T _A =	= 25	°C	Tρ	= MIN to	MAX		1
			'AL	S65	2	SN54ALS652		SN74	ALS652]
			MIN .	TYP	MAX	MIN	MAX	MIN	MAX	
f _{max}				50		35		40		MHz
tPLH '	CBA or CAB	A or B		20	25 .	10	35	10	30	ns
^t PHL	CBA OF CAB	AUIB		11	15	5	20	5	. 17] ""
t _{PLH}	A or B	. D a. A		11	15	5	20	5	18	ns
^t PHL	AOIB	B or A		8	10	3	15	3	12] "
^t PLH	SBA or SAB [†]			24	32	15	40	15	35	
t _{PHL}	(with A or B high)	A or B		13	17	6	23	6	20	ns
^t PLH	SBA or SAB [†]	4 5		17	22	8	30	8	25	
^t PHL	(with A or B low)	A or B		13	17	5	24	5	20	ns
[†] PZH	 Бва	A		10	15	3	20	3	17	ns
^t PZL	GBA.	A		10	14	5 .	22	5 .	18	7 "
^t PHZ	GBA	A		6	8	1	12	1	10	
[†] PLZ	GBA	^		10	13	· 2	20	2	16	ns
^t PZH	GAB	В	T	15	20	8	25	8	22	ns
^t PZL	GAB	L L		12	16	6	21	6	18	7 '''
^t PHZ	GAB	В		6	8	1	12	1	10	ns
^t PLZ	J GAB			10	13	2	21	2	16] ''°

[†] These parameters are measured with the internal output state of the storage register opposite to that of the bus input. NOTE 1: Load circuit and voltage waveforms are shown in Section 1.



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC		7 V
Input voltage: All inputs and A I/O	ports	7 V
B I/O ports		5.5 V
Operating free-air temperature rar	nge: SN54ALS653, SN54ALS654	
	SN74ALS653, SN74ALS654	O°C to 70°C
Storage temperature range		- 65 °C to 150 °C

recommended operating conditions

			SN54ALS653 SN54ALS654		SN74ALS653 SN74ALS654			UNIT	
			MIN	NOM	MAX	MIN	NOM	MAX	1
Vcc	Supply voltage		4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage		2			2			V
VIL	Low-level input voltage				0.8			0.8	V
Voн	High-level output voltage	A ports			5.5			5.5	V
ЮН	High-level output current	B ports			-12			- 15	mA
loL	Low-level output current				12			24	mA
·OL	Low-level output current							48 [†]	"III
fclock	Clock frequency								MHz
tw	Pulse duration	CBA or CAB high							
w	ruise duration	CBA or CAB low							ns
t _{su}	Setup time before CAB↑ or CBA↑	A or B							ns
th	Hold time after CAB↑ or CBA↑	A or B							ns
TA	Operating free-air temperature		-55		125	0		70	°C

[†] The extended condition applies if V_{CC} is maintained between 4.75 V and 5.25 V. The 48-mA limit applies for the SN74ALS653 – 1 and SN74ALS654 – 1 only.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

ρ	ARAMETER	TEST COND	ITIONS	1	I54ALS			74ALS		UNIT
					TYP [†]	MAX		TYP		
VIK		$V_{CC} = 4.5 V$,	I _I = -18 mA			-1.5			-1.5	V
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$	$I_{OH} = -0.4 \text{ mA}$	V _{CC} -2	!		V _{CC} -2			
V	B ports	$V_{CC} = 4.5 V$,	$I_{OH} = -3 \text{ mA}$	2.4	3.2		2.4	3.2		v
VOH	6 ports	$V_{CC} = 4.5 V$,		2						v
		$V_{CC} = 4.5 V,$	$l_{OH} = -15 \text{ mA}$				2			
ЮН	A ports	$V_{CC} = 4.5 \text{ V},$	$V_{OH} = 5.5 V$			0.1			0.1	mA
		$V_{CC} = 4.5 V$,			0.25	0.4		0.25	0.4	
v_{OL}		V _{CC} = 4.75 V,	$I_{OL} = 24 \text{ mA}$					0.35	0.5	V
		(IOL = 48 mA for -1 ver								
lj.	Control inputs	$V_{CC} = 5.5 V$,				0.1			0.1	mA
4	A or B ports	$V_{CC} = 5.5 V$,	V _I = 5.5 V			0.1			0.1	IIIA
lee e	Control inputs	Vcc = 5.5 V,	$V_1 = 2.7 \text{ V}$			20			20	μΑ
ΊΗ	A or B ports [‡]	VCC = 5.5 V,	V = 2.7 V			20			20	μΑ
1	Control inputs	V _{CC} = 5.5 V,	$V_1 = 0.4 \text{ V}$			-0.1			-0.1	mA
1L	A or B ports [‡]	1 00	•			-0.2			-0.2	IIIA
10 [¶]	B ports	$V_{CC} = 5.5 V$,	$V_0 = 2.25 \text{ V}$	- 30		-112	-30		-112	mA
			Outputs high		52			52		
	'ALS653		Outputs low		57			57		
lcc		Vcc = 5.5 V	Outputs disabled		58		58		mA	
		100 - 0.0 4	Outputs high		60			60		
	'ALS654		Outputs low		68			68]
			Outputs disabled		68			68		

[†] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 \, ^{\circ}\text{C}$.

 $^{^{\}ddagger} For \ I/P$ ports, the parameters $I_{\mbox{\scriptsize IH}}$ and $I_{\mbox{\scriptsize IL}}$ include the off-state output current.

[§] The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS.

SN54ALS653, SN74ALS653 OCTAL BUS TRANSCEIVERS AND REGISTERS

'ALS653 switching characteristics (see Note 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 4 C _L = 50 R _L = 68 R1 = R2 T _A = MI	UNIT		
			MIN TYPT MAX	SN74ALS653 MIN TYP [†] MAX	1	
fmax			10000 111 10000	I IIII	MHz	
tPLH			24	24		
[†] PHL	СВА	Α	15	15	ns	
^t PLH	045		11	11		
^t PHL	CAB	В	13	13	ns	
^t PLH		5	10	10		
^t PHL	A	В	12	12	ns	
^t PLH			24	24	ns	
^t PHL	В	Α	10	10		
^t PLH	SBA [‡]	Α	26	26		
^t PHL	(with B high)	A	15	15	ns	
^t PLH	SBA [‡]	Α	26	26		
^t PHL	(with B low)	A	15	15	ns	
tPLH	SAB [‡]	В	16	16		
^t PHL	(with A high)	D	16	16	ns	
tPLH .	SAB [‡]	В	15	15		
tPHL	(with A low)		15	15	ns	
tPLH	Gва	Α	24	24	ns	
^t PHL	GDA		17	17	115	
tPZH	GAB	В	19	19	ns	
· tPZL	UAD	D	22	22	113	
tPHZ	GAB	В	12	12	ns	
tPLZ	GAD.	U	14	14	113	

 $^{^{\}dagger}$ All typical values are at $V_{CC} = 5 \text{ V}$, $T_{A} = 25 \,^{\circ}\text{C}$.

Additional information on these products can be obtained from the factory as it becomes available.

[‡] These parameters are measured with the internal output state of the storage register opposite to that of the bus input. NOTE 1: Load circuit and voltage waveforms are shown in Section 1.

'ALS654 switching characteristics (see Note 1)

PARAMETER	FROM (INPUT)	то (оитрит)	C _L = 50 R _L = 68 R1 = R2	1.5 V to 5.5 V, pF, 0 Ω, (A outputs) 1 = 500 Ω, (B outputs) N to MAX SN74ALS654 MIN TYP [†] MAX	UNIT		
f _{max}				-	MHz		
tPLH	СВА	A	24	24	ns		
tPHL			15	15			
tPLH	CAB	В	11	11	ns		
^t PHL			13	13			
tPLH tPLH	Α	В	8	8	ns		
[†] PHL	· · · · · · · · · · · · · · · · · · ·		8	8			
tPLH	В	A	24	24	ns		
^t PHL			10	10			
tPLH .	SBA [‡]	Α	26	26	ns		
tPHL .	(with B high)		15	15	113		
tPLH .	SBA [‡]	A	26	26	ns		
^t PHL	(with B low)		15	15	115		
^t PLH	SBA [‡]	В	16	16			
tPHL	(with A high)	B	16	16	ns		
tPLH	SAB [‡]	В	15	15			
^t PHL	(with A low)	B	12	12	ns		
tPLH	ĞВА	A	24	24			
tPHL	. UDA	^	17	17	ns		
tPZH	CAR		19	19			
tPZL	GAB	В	22	22	ns		
^t PHZ	0.4.0		12	12			
[†] PLZ	GAB	В	14	14	ns		

 $^{^{\}dagger}$ All typical values are at V_{CC} = 5 V, T_A = 25 °C.

Additional information on these products can be obtained from the factory as it becomes available.

[‡]These parameters are measured with the internal output state of the storage register opposite to that of the bus input. NOTE 1: Load circuit and voltage waveforms are shown in Section 1.

SN54AS651, SN54AS652, SN74AS651, SN74AS652 OCTAL BUS TRANSCEIVERS AND REGISTERS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC	[.]
Input voltage: Control inputs	
I/O ports	
Operating free-air temperature range: SN54AS651, SN54AS652 .	
SN74AS651, SN74AS652.	
Storage temperature range	-65°C to 150°C

recommended operating conditions

				SN54AS651 SN54AS652		SN74AS651 SN74AS652			UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	
VCC	Supply voltage		4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage		2			2			V
VIL	Low-level input voltage				0.8			0.8	V
ЮН	High-level output current				-12			-15	mA
lOL	Low-level output current				32			48	mA
fclock			0		75	0		90	MHz
• .	Dula a dunasia a	CBA or CAB high	6			5			
t _w 1	Pulse duration	CBA or CAB low	7			6			ns
t _{su}	Setup time before CAB† or CBA†	A or B	7			6			ns
th	Hold time after CAB↑ or CBA↑	A or B	0			0			ns
TA	Operating free-air temperature		- 55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

Р	ARAMETER	TEST COND	ITIONS		N54AS6			N74AS6 N74AS6		UNIT
				MIN	TYP [†]	MAX	MIN	TYP	MAX	
VIK		$V_{CC} = 4.5 \text{ V},$	lj = -18 mA			1.2			-1.2	V
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$	$I_{OH} = -2 \text{ mA}$	V _{CC} -2			V _{CC} -2			
V		$V_{CC} = 4.5 \text{ V},$	$I_{OH} = -3 \text{ mA}$	2.4	3.2		2.4	3.2		v
∨он		$V_{CC} = 4.5 \text{ V},$	$l_{OH} = -12 \text{ mA}$	2						'
		$V_{CC} = 4.5 \text{ V},$	$l_{OH} = -15 \text{ mA}$				2			
		$V_{CC} = 4.5 \text{ V},$	I _{OL} = 32 mA		0.25	0.50				v
VOL		$V_{CC} = 4.5 \text{ V},$	I _{OL} = 48 mA					0.35	0.50	\ \ \
1.	Control inputs	$V_{CC} = 5.5 \text{ V},$	V _I = 7 V			0.1			0.1	mA
lj .	A or B ports	$V_{CC} = 5.5 V$,	$V_{ } = 5.5 \text{ V}$			0.1			0.1	mA
1	Control inputs	V E E V	V _I = 2.7 V			20			20	
ήΗ	A or B ports [‡]	V _{CC} = 5.5 V,	V = 2.7 V			70			70	μΑ
4	Control inputs	V E.E.V	V 04V			-0.5			-0.5	
ΊL	A or B ports [‡]	$V_{CC} = 5.5 V$	$V_I = 0.4 V$			-0.75			-0.75	mA
IO§		V _{CC} = 5.5 V,	$V_0 = 2.25 \text{ V}$	- 30		-112	- 30		-112	mA
			Outputs high		110	185		110	185	
	'AS651		Outputs low		120	195		120	195	
loo		V _{CC} = 5.5 V	Outputs disabled		130	195		130	195	mA
lcc		VCC - 3.5 V	Outputs high		120	195		120	195	IIIA
	'AS652		Outputs low		130	211		130	211	
			Outputs disabled		130	211		130	211	

 $^{^{\}dagger}$ All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 ^{\circ}\text{C}$.

^{\$}The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS



[‡]For I/O ports, the parameters I_{IH} and I_{IL} include the off-state output current.

SN54AS651, SN54AS654, SN74AS651, SN74AS652 OCTAL BUS TRANSCEIVERS AND REGISTERS

'AS651 switching characteristics (see Note 1)

PARAMETER	FROM (INPUT)	ТО (ОИТРИТ)	SN54	V, AS651	UNIT		
			MIN	MAX	MIN	MAX	
f _{max}			75		90		MHz
tPLH	CBA or CAB	A D	2	9.5	2	8.5	
tPHL	CBA of CAB	A or B	2	10	2	9	ns
tPLH	A or B	B or A	2	9	2	8	
^t PHL	A OF B	B OF A	1	8	1	7	ns
^t PLH	SBA or SAB [†]	A or B	2	12	2	11	
tPHL	SDA OF SAB	AUIB	2	10	2	9	ns
^t PZH	ĞВА		2	11	2	10	
^t PZL	GDA	Α,	3	18	3	16	ns
^t PHZ	ĞВА	A	2	10	2	9	
tPLZ	GDA	A	2	10	2	9	ns
^t PZH	GAB	В	3	12	3	11	
tPZL	GAB		3	20	3	16	ns
^t PHZ	GAB	В	2	11	2	10	
tPLZ	GAB ,		2	12	2	11	ns

'AS652 switching characteristics (see Note 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)		$V_{CC}=4.5$ V to 5.5 V, $C_L=50$ pF, $R1=500$ Ω , $R2=500$ Ω , $T_A=MIN$ to MAX				
				AS652		AS652		
f			75	MAX	MIN 90	MÁX	MHz	
fmax		***************************************	2	9.5	2	8.5	IVITIZ	
tPLH	CBA or CAB	A or B					ns	
[†] PHL			2	10	2	9		
^t PLH	A or B	B or A	2	11	2	9	ns	
^t PHL	7 01 5		1	8	11	7	113	
^t PLH	SBA or SAB†	A D	2	12	2	11		
tPHL	SBA OF SAB	A or B	2	10	2	9	ns	
tPZH	- ≟.	_	2	11	2	10		
^t PZL	GBA	Α	3	. 18	3	16	ns	
^t PHZ	=	-	2	10	2	9		
[†] PLZ	GBA	Α	2	10	2	9	ns	
tPZH	0.5	-	3	12	3	11		
^t PZL	GAB	В	3	20	3	16	ns	
tPHZ	045	-	2	11	2	10		
tPLZ	GAB	В	2	12	2	11	ns	

[†] These parameters are measured with the internal output state of the storage register opposite to that of the bus input. NOTE 1: Load circuit and voltage waveforms are shown in Section 1.



D2855, JUNE 1984-REVISED DECEMBER 1985

- 3-State I/O-Type Read-Back Inputs
- **Bus-Structured Pinout**
- Choice of True or Inverting Logic 'ALS666 . . . True Outputs 'ALS667 . . . Inverting Outputs
- Preset and Clear Inputs
- Package Options Include Both Plastic and Ceramic Chip Carriers in Addition to Plastic and Ceramics DIPs
- Dependable Texas Instruments Quality and Reliability

description


These 8-bit latches are designed specifically for storing the contents of the input data bus plus providing the capability of reading-back the stored data onto the input data bus. In addition, they provide a 3-state buffer type output and are easily utilized in bus-structured applications.

The eight latches of the 'ALS666 and 'ALS667 are transparent D-type. While the enable (C) is high, the Q outputs of the 'ALS666 will follow the data (D) inputs. On the 'ALS667, the \overline{Q} outputs will provide the inverse of what is applied to its data (D) inputs. On both devices, the Q or \overline{Q} output will be in the high-impedance state if either output control, OE1 or OE2, is at a high logic level.


Read-back is provided thru the read-back control input (OERB). When OERB is taken low, the data present at the output of the data latches will be allowed to pass back onto the input data bus. When it is taken high, the output of the data latches will be isolated from the data (D) inputs. The read-back control does not affect the internal operation of the latches; however, caution should be exercised not to create a busconflict situation.

The SN54ALS666 and SN54ALS667 are characterized for operation over the full military temperature range of -55°C to 125°C. The SN74ALS666 SN75ALS667 and characterized for operation from 0°C to 70°C.

SN54ALS666 . . . JT PACKAGE SN74ALS666 . . . DW OR NT PACKAGE (TOP VIEW)




SN54ALS666 . . . FK PACKAGE SN74ALS666 . . . FN PACKAGE (TOP VIEW)



NC-No internal connection.

14 PRE

13 T C





CLR 11 GND 12

	4ALS667	FK PA FN PA P VIEW)	
	10 OE1 OERB	NC OFIC OFIC OFIC OFIC OFIC OFIC OFIC OFI	<u> </u>
	4 3 2	1 28 27 2	6
2D] 5			25 20
3D 🛮 6			24 🛚 3 🖸
4D 🛛 7			23 4 4 0
NC 38			22[] NC
5D 🗖 9			21[] 50
6D []10			20[] 6 <u>0</u>
7D 🛮 11			19 [] 7 <u>0</u>
	12 13 14	15 16 17 1	8
	8 15 8	S OF I	


NC-No internal connection.


logic symbols†





[†]These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12 Pin numbers shown are for DW, JT, and NT packages.






Pin numbers shown are for DW, JT, and NT packages.

8D (10)

(<u>15)</u> 8Q

timing diagram



 $\overline{CLR} = H$, $\overline{PRE} = H$, $\overline{OE}1 = L$, $\overline{OE}2 = L$

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V _{CC}	
Input voltage (all inputs except D inpu	rt) 7 V
Voltage applied to D inputs and to dis	abled 3-state outputs 5.5 V
Operating free-air temperature range:	SN54ALS666, SN54ALS667 55 °C to 125 °C
	SN74ALS666, SN74ALS667 0 °C to 70 °C
Storage temperature range	-65°C to 150°C

recommended operating conditions

					154ALS6		SN74ALS666 SN74ALS667			UNIT
				MIN	NOM	MAX	MIN	NOM	MAX	
Vcc	Supply voltage			4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage			2			2			V
VIL	L Low-level input voltage					0.8			0.8	V
1	IOH High-level output current		Q			- 1			-2.6	mΑ
юн			D			-0.4				IIIA
1			Q			12			24	mA
lOL	Load-level output current	D				4			8	IIIA
		Enable C high		15			10			
t_{W}	Pulse duration	CL	R low	10			10			ns
		PRE low		. 10			10			
	Catum time	Da	ta before C↓	15			10			
t _{su}	Su Setup time De		ta before ŌĒRB↓	15		-	10			ns
th	Hold time	Da	ta after C↓	10		•	5			ns
TA	Operating free-air temperature			- 55		125	0		70	°C



^{*}This setup time ensures the readback circuit will not create a conflict on the input data bus.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARA	METER	TEST COND	ITIONS	1	I54ALS6		1	174ALS 174ALS		UNIT
				MIN	TYPt	MAX	MIN	TYPt	MAX	
VIK		$V_{CC} = 4.5 V,$	$I_{\parallel} = -18 \text{ mA}$			- 1.2			-1.2	V
	All outputs	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	$I_{OH} = -0.4 \text{ mA}$	V _{CC} -2			V _{CC} -2			
∨он	Q or $\overline{\mathbf{Q}}$	$V_{CC} = 4.5 V,$	I _{OH} = -1 mA	2.4	3.3) V
	4 01 4		$I_{OH} = -2.6 \text{ mA}$				2.4	3.2		
1	D	$V_{CC} = 4.5 \text{ V},$	IOL = 4 mA		0.25	0.4		0.25	0.4	
VOL		$V_{CC} = 4.5 V,$	I _{OL} = 8 mA					0.35	0.5	l v
VOL	Q or Q	$V_{CC} = 4.5 V$	$I_{OL} = 12 \text{ mA}$		0.25	0.4		0.25	0.4] `
	2 01 2	$V_{CC} = 4.5 V$	$I_{OL} = 24 \text{ mA}$					0.35	0.5	[
lozh	Q or Q	$V_{CC} = 5.5 V,$	$V_0 = 2.7 V$	1		20			20	μΑ
lozL	1 4 01 4	V _{CC} = 5.5 V,	V _O = 0.4 V			- 20			- 20	μΑ
1.	D inputs	$V_{CC} = 5.5 V,$	V _I = 5.5 V			0.1			0.1	mA
11	All others	$V_{CC} = 5.5 V,$	V = 7 V			0.1			0.1	I IIIA
	D inputs [‡]	V 55V	V = 2.7 V			20			20	
ЧН	All others	$V_{CC} = 5.5 V$,	V = 2,7 V			20			20	μΑ
	D inputs [‡]	.,				-0.1			- 0.1	
ll l	All others	$V_{CC} = 5.5 V$,	$V_I = 0.4 V$			-0.1			-0.1	mA
IO§		$V_{CC} = 5.5 V,$	V _O = 2.25 V	- 30		-112	- 30		-112	mA
			Q outputs high		25	50		25	50	
	'ALS666		Q outputs low	I	40	73		40	73	
		$V_{CC} = 5.5 V,$	Q outputs disabled		30	55		30	55],
lcc		OERB high	Outputs high Outputs high		25	50		25	50	mA
	'ALS667	[Q outputs low		45	79		45	79]
			◯ outputs disabled		30	60		30	60	

 $^{^{\}dagger}$ All typical values are at VCC = 5 V, T_A = 25 °C. For I/O ports, the parameters I_{IH} and I_{IL} include the off-state output current.

[§] The output conditions have been chosen to produce a current that closely approximates one half the true short-circuit output currents, los.

'ALS666 switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 5 \text{ V},$ $C_L = 50 \text{ pF},$ $T_A = 25 \text{ °C}$,	UNIT			
	(1141 017		'ALS666			SN54ALS666		SN74ALS666		1
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	,
^t PLH	D	Q		7	10	3	18	3	14	
t _{PHL}]	· ·		11	15	4	22	4	18	ns
t _{PLH}	C-	0		12	16	6	25	6	21	
^t PHL		Q.		16	21	8	32	8	27	ns
tPHL	CLR	Q		17	22	9	32	9	29	
tPHL	CLR	D		17	24	11	36	11	32	ns
tPLH	PRE	Q		13	18	7	28	7	22	
tPHL	PRE	D		17	22	9	35	9	28	ns
t _{en}	OERB	D		11	17	4	25	4	. 21	
t _{dis}	DERB	U		6	11	1	18	1	14	ns
t _{en}	ŌĒ1, ŌĒ2	0		11	17	4	25	4	21	
t _{dis}	OE1, UE2	2 0		6	11	1	18	1	14	ns


'ALS667 switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)		I TA = 25°C			$V_{CC} = 4.5$ $C_L = 50 \text{ pF}$ $T_A = \text{MIN to}$,	,	UNIT	
	((001101)		ALS66	7	SN54ALS667		SN74A	LS667]
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	1
^t PLH	D	· <u>a</u>		13	17	6	24	6	20	no.
tPHL	1	Q		9	13	4	· 18	4	15	ns
tPLH	С	₫		18	23	9	35	9	28	
^t PHL		u u		14	19	7	27	7	22	ns
tPLH	CLR	ā		14	19	7	28	7	24	T
^t PHL	CLN	D		17	23	8	30	8	26	ns
^t PHL	PRE	ā		17	23	8	30	8	25	Ī
tPLH) PRE	D		18	25	9	35	9	28	ns
t _{en}	ŌĒRB	D		11	17	4	25	4	21	
t _{dis}	UEND	D		6	11	1	20	1	14	ns
t _{en}	OE1, OE2	₫		11	17	4	25	4	21	1
^t dis	0E1, 0E2	. u		6	11	1	20	1	14	ns

 $t_{en} = t_{PZH} \text{ or } t_{PZL}$ $t_{dis} = t_{PHZ} \text{ or } t_{PLZ}$



PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses have the following characteristics: PRR \leq 1 MHz, $t_r = t_f = 2$ ns, duty cycle = 50%.
- D. When measuring propagation delay times of 3-state outputs, switch S1 is open.

FIGURE 1

SN54AS821, SN54AS822, SN74AS821, SN74AS822 10-BIT BUS INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS

D2825 DECEMBER 1983-BEVISED JANUARY 1986

- Functionally Equivalent to AMD's AM29821 and AM29822
- Provides Extra Data Width Necessary for Wider Address/Data Paths or Buses with Parity
- Outputs Have Undershoot Protection Circuitry
- Power-Up High-Impedance State
- Package Options Include Both Plastic and Ceramic Carriers in Addition to Plastic and Ceramic DIPs
- Buffered Control Inputs to Reduce DC Loading Effects
- Dependable Texas Instruments Quality and Reliability

description

These 10-bit flip-flops feature three-state outputs designed specifically for driving highly-capacitive or relatively low-impedance loads. They are particularly suitable for implementing wider buffer registers, I/O ports, bidirectional bus drivers with parity, and working registers.

The ten flip-flops are edge-triggered D-type flipflops. On the positive transition of the clock the Q outputs on the 'AS821 will be true, and on the 'AS822 will be complementary to the data input.

A buffered output-control input can be used to place the ten outputs in either a normal logic state (high or low levels) or a high-impedance state. In the high-impedance state the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive the bus lines in a bus-organized system without need for interface or pull-up components. The output control $(\overline{\rm OC})$ does not affect the internal operation of the flipflops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

The SN54AS' family is characterized for operation over the full military temperature range of -55 °C to 125 °C. The SN74AS' family is characterized for operation from 0 °C to 70 °C.


SN54AS821 . . . JT PACKAGE SN74AS821 . . . DW OR NT PACKAGE

(TOP VIEW)

oc [1 U 24	□ vcc
1D 🛚	2 23] 1Q
2D 🔲	3 22] 2Q
3D 🛚	21]] 3Q
4D 🛚 🤄	20] 4Q
5D [[€	19	<u></u> 5Ω
6D 🔲	18	□ 6Ω
7D 🛮	3 17	70
8D 🗀	16	<u>∏</u> 8Q
	0 15	90
10D 🛮 1	1 14] 10Q
GND [2 13	CLK

SN54AS821 . . . FK PACKAGE SN74AS821 . . . FN PACKAGE

(TOP VIEW)




SN54AS822 ... JT PACKAGE SN74AS822 ... DW OR NT PACKAGE

(TOP VIEW)

OCL	יו	O 24	Ц	VCC
1D[]2	23		1Q
2D[]3	22	D	2Q
3 <u>D</u> []4	21	D	3Q
4D [5	20	D	4Q
5D [6	19	D	5Q
6D []7	18	D	6Q
7D[]8	17	D	7Q
8 <u>D</u> [9	16	b	90
9D [10	15	D	90
100	11	14	П	10Q
GND	12	13	6	CLK

SN54AS822 . . . FK PACKAGE SN74AS822 . . . FN PACKAGE

(TOP VIEW)



NC-No internal connection




SN54AS821, SN74AS821 10-BIT BUS INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS

'AS821 FUNCTION TABLE (EACH FLIP-FLOP)


INPUTS			OUTPUT
<u>oc</u>	CLK	D	- α
L	†	Н	н
L	1	L	L
L	L	X	σ^{0}
Н	Х	Х	z

'AS821 logic symbol†



[†]This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

'AS821 logic diagram (positive logic)



Pin numbers shown are for DW, JT, and NT packages.

SN54AS822, SN74AS822 10-BIT BUS INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS


'AS822 FUNCTION TABLE (EACH FLIP-FLOP)

INPUTS			OUTPUT
<u>oc</u>	CLK	D	Q
L	1	Н	Н
L	1	L	L
L	L	X	α ₀
Н	X	X	Z

'AS822 logic symbol†

[†]This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

'AS822 logic diagram (positive logic)



Pin numbers shown are for DW, JT, and NT packages.

SN54AS821, SN54AS822, SN74AS821, SN74AS822 10-BIT BUS INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS

absolute maximum ratings over operat	ing free-air temperature range (unless otherwise noted)
Supply voltage, VCC	7 V
Input voltage	7 V
Voltage applied to a disabled 3-state	output
Operating free-air temperature range:	SN54AS821, SN54AS822 55 °C to 125 °C
	SN74AS821, SN74AS822 0°C to 70°C
Storage temperature range	

recommended operating conditions

			N54AS8 N54AS8			SN74AS821 SN74AS822		UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
Vcc	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage	2			2			V
VIL	Low-level input voltage			0.8			0.8	V
loн	High-level output current			- 24			- 24	mA
lOL	Low-level output currrent			32			48	mA
t _w	Pulse duration, CLK high or low	9			8			ns
t _{su}	Setup time, data before CLK↑	7			6			ns
th	Hold time, data after CLK↑	0			0			ns
TA	Operating free-air temperature	- 55		125 –	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARA	AMETER	TEST CONI	DITIONS		N54AS8 N54AS8			N74AS8 N74AS8		UNIT
				MIN	TYP [†]	MAX	MIN	TYP [†]	MAX	
VIK		$V_{CC} = 4.5 V$,	$I_1 = -18 \text{ mA}$			- 1.2			-1.2	V
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$, lOH = −2 mA	. Vcc-	2		v _{cc} -	2		
Vон		$V_{CC} = 4.5 \text{ V},$	I _{OH} = -15 mA	2.4	3.2		2.4	3.2		\ \
		$V_{CC} = 4.5 V,$	I _{OH} = -24 mA	2			2			
VOL		$V_{CC} = 4.5 V,$	I _{OL} = 32 mA		0.25	0.5				V
VOL		$V_{CC} = 4.5 V,$	I _{OL} = 48 mA					0.35	0.5	ľ
^I OZH		$V_{CC} = 5.5 V,$	$V_0 = 2.7 \text{ V}$			50			50	μΑ
^I OZL		$V_{CC} = 5.5 V,$	V _O = 0.4 V			- 50			- 50	μΑ
կ		$V_{CC} = 5.5 V,$	V _I = 7 V			0.1			0.1	mA
ΊΗ		$V_{CC} = 5.5 V$,	$V_1 = 2.7 V$			20			20	μΑ
IL		$V_{CC} = 5.5 V$,	$V_{ } = 0.4 \text{ V}$			-0.5			-0.5	mA
lo‡		$V_{CC} = 5.5 V,$	$V_0 = 2.25 \text{ V}$	- 30		-112	-30		-112	mA
			Outputs high		55	88		55	.88	
	'AS821		Outputs low		68	109		68	109	
1		V _{CC} = 5.5 V	Outputs disabled		70	113		70	113	mA
Icc		VCC = 5.5 V	Outputs high		55	88		55	88]. '''^
	'AS822		Outputs low		68	109		68	109	
			Outputs disabled		70	113		70	_ 113	Ī

 $^{^{\}dagger}$ All typical values are at V_{CC} = 5 V, T_A = 25 °C.



[‡]The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, I_{OS}.

SN54AS821, SN54AS822, SN74AS821, SN74AS822 10-BIT BUS INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS

switching characteristics (see Note 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54	$V_{CC} = 4.5$ $V_{CC} = 50$ pF, R1 = 500 Ω , R2 = 500 Ω . TA = MIN to AS821	MAX SN74	AS821	UNIT
			SN54	SN54AS822 SN74AS822			1
			MIN	MAX	MIN	MAX	1
^t PLH	CLK	Any Q	3.5	9	3.5	7.5	ns
^t PHL	CLIX	Ally Q	3.5	11.5	3.5	10.5	115
^t PZH	oc	Any Q	4	12	4	11	ne
tPZL	1	Any d	4	13	4	12	ns
^t PHZ	oc	Any Q	2	10	2	8	ns
tPZL	1	Ally Q	2	10	2	8	""

NOTE 1: Load circuit and voltage waveforms are shown in Section 1.

SN54AS823, SN54AS824 SN74AS823, SN74AS824

9-BIT BUS INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS D2825, JUNE 1984—REVISED JANUARY 1986


- Functionally Equivalent to AMD's AM29823 and AM29824
- Provides Extra Data Width Necessary for Wider Address/Data Paths or Buses with Parity
- Outputs Have Undershoot Protection Circuitry
- Power-Up High-Impedance State
- Buffered Control Inputs to Reduce DC Loading Effects
- Package Options Include both Plastic and Ceramic Carriers in Addition to Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability

description


These 9-bit flip-flops feature three-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing wider buffer registers, I/O ports, bidirectional bus drivers, parity bus interfacing and working registers.

With the clock enable (CLKEN) low, the nine D-type edge-triggered flip-flops enter data on the low-to-high transitions of the clock. Taking CLKEN high will disable the clock buffer, thus latching the outputs. The 'AS823 has noninverting D inputs and the 'AS824 has inverting D inputs. Taking the CLR input low causes the nine Q outputs to go low independently of the clock.

A buffered output-control input (\$\overline{OC}\$) can be used to place the nine outputs in either normal logic state (high or low level) or a high-impedance state. In the high-impedance state the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive the bus lines in a bus-organized system without need for interface or pull-up components. The output control does not affect the internal operation of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.



SN54AS823 . . . FK PACKAGE SN74AS823 . . . FN PACKAGE (TOP VIEW)




SN54AS824 . . . JT PACKAGE SN74AS824 . . . DW OR NT PACKAGE

(TOP VIEW)

00 [10 [20 [30 [40 [50 [70 [1 2 3 4 5 6 7 8	24 23 22 21 20 19 18	VCC 110 20 130 140 150 160
	8	17	
7D L 8D F	9	17] 7Q] 8Q
9D [10	15	90
CLR [11	14	CLKEN
GND [12	13	CLK

SN54AS824 . . . FK PACKAGE SN74AS824 . . . FN PACKAGE (TOP VIEW)




SN54AS823, SN54AS824, SN74AS823, SN74AS824 9-BIT BUS INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS

The SN54AS' family is characterized for operation over the full military temperature range of -55 °C to 125°C. The SN74AS' family is characterized for operation from 0°C to 70°C.

'AS823 FUNCTION TABLE


		INPUTS			OUTPUT
ОC	CLR	CLKEN	CLK	D	Q
L	L	X	Х	Х	L
L	н	L	1	Н	н
L	Н	L	1	L	L
L	н	н	Х	Χ	α ₀
н	X	Х	X	Х	z

'AS823 logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12

'AS823 logic diagram (positive logic)




Pin numbers shown are for DW, JT, and NT packages.

SN54AS824, SN74AS824 9-BIT BUS INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS

'AS824 FUNCTION TABLE


		INPUTS			OUTPUT
ōc	CLR	CLKEN	CLK	D	Q
L	L	Х	X	Х	L
L	н	L	†	Н	L
L	н	L	1	L	Н
L	Н	Н	X	X	α_0
н	X	X	X	X	Z

'AS824 logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

'AS824 logic diagram (positive logic)



Pin numbers shown are for DW, JT, and NT packages.

SN54AS823, SN54AS824, SN74AS823, SN74AS824 9-BIT BUS INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS

absolute maximum ratings over operating free-air temperature rate	nge (unless otherwise noted)
Supply voltage, VCC	7 V
Input voltage	7 V
Voltage applied to a disabled 3-state output	5.5 V
Operating free-air temperature range: SN54AS823, SN54AS824	– 55 °C to 125 °C
SN74AS823, SN74AS824	
Storage temperature range	65°C to 150°C

recommended operating conditions

			SI	N54AS8	23	SI	N74AS8	23	ŀ
			SI	N54AS8	24	SI	N74AS8	24	UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	
Vcc	Supply voltage		4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage		2			2			V
VIL	Low-level input voltage				0.8			0.8	V
ГОН	High-level output current				- 24			- 24	mA
loL	Low-level output current		i		32			48	mA
	D. dan adversariance	CLR low	5			4			ns
tw	Pulse duration	CLK high or low	9			8			115
	0:	CLR inactive	8			8			
t _{su}	Setup time	Data	7			6			ns
	before CLK↑	CLKEN high or low	7	-		6			
th	Hold time, CLKEN or data	after CLK↑	0			0			ns
TA	Operating free-air tempera	ture	- 55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PAR	AMETER	TEST (CONDITIONS		N54AS8 N54AS8			174AS8 174AS8	-	UNIT
		_		MIN	TYP [†]	MAX	MIN	TYP [†]	MAX	
VIK		V _{CC} = 4.5 V,	I _I = -18 mA			-1.2			-1.2	V
		$V_{CC} = 4.5 \text{ V to } 5.5$	5 V , $1_{OH} = -2 \text{ mA}$	V _{CC} -	2		V _{CC} -	2		
Voн		$V_{CC} = 4.5 \text{ V},$	I _{OH} = -15 mA	2.4	3.2		2.4	3.2		V
		$V_{CC} = 4.5 V,$	$I_{OH} = -24 \text{ mA}$	2			2			
VOL	1	$V_{CC} = 4.5 \text{ V},$	I _{OL} = 32 mA		0.3	0.5				V
VOL		V _{CC} = 4.5 V,	I _{OL} = 48 mA				7	0.35	0.5	·
lozh		$V_{CC} = 5.5 V,$	$V_0 = 2.7 V$			50			50	μΑ
IOZL		$V_{CC} = 5.5 V$,	$V_0 = 0.4 V$			- 50			- 50	μΑ
Ιį		$V_{CC} = 5.5 V,$	V _I = 7 V			0.1			0.1	mA
ΊΗ		$V_{CC} = 5.5 \text{ V},$	V _I = 2.7 V			20			20	μΑ
ΊL		$V_{CC} = 5.5 V,$	$V_{I} = 0.4 V$			-0.5			-0.5	mA
10‡		$V_{CC} = 5.5 V,$	$V_0 = 2.25 V$	- 30		-112	- 30		-112	mA
			Outputs high		49	80		49	80	
	'AS823	$V_{CC} = 5.5 V$	Outputs low		61	100		61	100	mA
			Outputs disabled		64	103		64	103	
lcc			Outputs high		49	80		49	80	
	'AS824	$V_{CC} = 5.5 V$	Outputs low		61	100		61	100	mA
			Outputs disabled		64	103		64	103	

 $^{^{\}dagger}$ All typical values are at $V_{CC} = 5$ V, $T_{A} = 25$ °C.

[‡]The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, I_{OS}.



SN54AS823, SN54AS824, SN74AS823, SN74AS824 9-BIT BUS INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS

SWILCHING CHAIACLEHSLICS (SEE NOLE 1)	switching	characteristics	(see	Note	1)
---------------------------------------	-----------	-----------------	------	------	----

PARAMETER	FROM (INPUT)	то (оитрит)		$V_{CC} = 4.5 \text{ N}$ $C_L = 50 \text{ pF},$ $R1 = 500 \Omega,$ $R2 = 500 \Omega,$ $T_A = MIN \text{ to}$			UNIT	
			1	SN54AS823 SN74AS823 SN54AS824 SN74AS824				
			MIN	MAX	MIN	MAX		
[†] PLH	CLK	A= O	3.5	9	3.5	7.5		
^t PHL		Any Q	Any u	3.5	12	3.5	11	ns
tPHL	CLR	Any Q	3.5	14	3.5	13	ns	
^t PZH	oc	Any Q	4	12	4	11	ns	
tPZL		Ally Q	4	13	4	12	lis	
^t PHZ	оc	Any Q	2	10	2	8	ns	
^t PLZ	00	Ally Q	2	10	2	8	115	


NOTE 1: Load circuit and voltage waveforms are shown in Section 1.


D flip-flop signal conventions

It is normal TI practice to name the outputs and other inputs of a D-type flip-flop and to draw its logic symbol based on the assumption of true data (D) inputs. Then outputs that produce data in phase with the data inputs are called Q and those producing complementary data are called Q. An input that causes a Q output to go high or a Q output to go low is called Preset; an input that causes a Q output to go high or a Q output to go low is called Clear. Bars are used over these pin names (PRE and CLR) if they are active-low.

The devices on this data sheet are second-source designs and the pin-name convention used by the original manufacturer has been retained. That makes it necessary to designate the inputs and outputs of the inverting circuit D and Q. In some applications it may be advantageous to redesignate the inputs and outputs as D and Q. In that case, outputs should be renamed as shown below. Also shown are corresponding changes in the graphical symbol. Arbitrary pin numbers are shown in parentheses.

Notice that Q and Q exchange names, which causes Preset and Clear to do likewise. Also notice that the polarity indicators (>) on PRE and CLR remain since these inputs are still active-low, but that the presence or absence of the polarity changes at D, Q, and Q. Of course pin 5 (Q) is still in phase with the data input D, but now both are considered active high.





SN54AS825, SN54AS826 SN74AS825, SN74AS826

8-BIT BUS INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS

D2825, JUNE 1984—REVISED JANUARY 1986


- Functionally Equivalent to AMD's AM29825 and AM29826
- Improved IOH Specifications
- Multiple Output Enables Allow Multiuser Control of the Interface
- Outputs Have Undershoot Protection Circuitry
- Power-Up High-Impedance State
- Package Options Include Both Plastic and Ceramic Chip Carriers in Addition to Plastic and Ceramic DIPs
- Buffered Control Inputs to Reduce DC Loading Effect
- Dependable Texas Instruments Quality and Reliability

description

These 8-bit flip-flops feature three-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing multiuser registers, I/O ports, bidirectional bus drivers, and working registers.

With the clock enable ($\overline{\text{CLKEN}}$) low, the eight D-type edge-triggered flip-flops enter data on the low-to-high transitions of the clock. Taking $\overline{\text{CLKEN}}$ high will disable the clock buffer, thus latching the outputs. The 'AS825 has non-inverting D inputs and the 'AS826 has inverting $\overline{\text{D}}$ inputs. Taking the $\overline{\text{CLR}}$ input low causes the eight Q outputs to go low independently of the clock.


Multiuser buffered output-control inputs $(\overline{OC}1, \overline{OC}2, \text{ and } \overline{OC}3)$ can be used to place the eight outputs in either a normal logic state (high or low level) or a high-impedance state. In the high-impedance state the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive the bus lines in a busorganized system without need for interface or pull-up components. The output controls do not affect the internal operation of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.



SN54AS825 . . . JT PACKAGE SN74AS825 . . . DW OR NT PACKAGE

SN54AS825 . . . FK PACKAGE SN74AS825 . . . FN PACKAGE

(TOP VIEW)




SN54AS826 . . . JT PACKAGE SN74AS826 . . . DW OR NT PACKAGE (TOP VIEW)

> ōc1 □1 U24 VCC 23 0 0 0 3 0C2 [1D [22 10 2D 🗌 21 20 3D [20 30 45 ٦ 40 5D T 18N 5Q 6D T 17 60 7D F 16 70 8Ď 🛮 10 15 8Q CLR [14 T CLKEN GND □12 13 □ CLK

SN54AS826 . . . FK PACKAGE SN74AS826 . . . FN PACKAGE

(TOP VIEW)



NC-No internal connection



SN54AS825, SN54AS826, SN74AS825, SN74AS826 8-BIT BUS INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS


The SN54AS' family is characterized for operation over the full military temperature range of -55°C to 125 °C. The SN74AS' family is characterized for operation from 0 °C to 70 °C.

'AS825 FUNCTION TABLE

		INPUTS			OUTPUT
OC*	CLR	CLKEN CLK D		Q	
L	L	X	Х	Х	L
L	н	L	†	н	. н
L	н	L	†	L	L
L	н	н.	X	. х	a_0
н	Х	Х	х	х	z


 $\overline{OC}^* = H$ if any of $\overline{OC}1$, $\overline{OC}2$, or $\overline{OC}3$ are high. $\overline{OC}^* = L$ if all of $\overline{OC}1$, $\overline{OC}2$, and $\overline{OC}3$ are low.

'AS825 logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

'AS825 logic diagram (positive logic)



Pin numbers are for DW, JT, and NT packages.



SN54AS826, SN74AS826 8-BIT BUS INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS


'AS826 FUNCTION TABLE

		OUTPUT			
OC*	CLR	CLKEN CLK D		Ď	Q
L	L	Х	Х	Х	L
L	н	L	†	Н	L
L	н	L	†	L	н
L	H.	н	X	Х	a_0
н	Х	X	Х	X	z

 $\overline{OC}^* = H \text{ if any of } \overline{OC}1, \ \overline{OC}2, \text{ or } \overline{OC}3 \text{ are high.}$


 $\overline{OC}^* = L$ if all of $\overline{OC}1$, $\overline{OC}2$, and $\overline{OC}3$ are low.

'AS826 logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12

'AS826 logic diagram (positive logic)



Pin numbers shown are for DW, JT, and NT packages.

SN54AS825, SN54AS826, SN74AS825, SN74AS826 8-BIT BUS INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted) Supply voltage, VCC 7 V Input voltage 7 V Voltage applied to a disabled 3-state output 5.5 V Operating free-air temperature range: SN54AS825, SN54AS826 -55 °C to 125 °C SN74AS825, SN74AS826 0 °C to 70 °C Storage temperature range -65 to 150 °C

recommended operating conditions

				SN54AS825 SN54AS826			SN74AS825 SN74AS826		
			MIN	NOM	MAX	MIN	NOM	MAX	1
Vcc	Supply voltage		4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage	High-level input voltage				2			V
VIL	Low-level input voltage				0.8			0.8	V
ЮН	High-level output current				- 24			- 24	mA
lOL	Low-level output current				32			48	mA
	Pulse duration	CLR low	5			4			
tw	ruise duration	CLK high or low	9			8			ns
		CLR inactive	8			8			
t _{su}	Setup time before CLK1	Data	7			6			ns
-		CLKEN high or low	7			6			1
th	Hold time, CLKEN or data a	fter CLK↑	0			0			ns
TA	Operating free-air temperatu	Operating free-air temperature			125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED		TEST COMPLETIONS			SN54AS825 SN54AS826			SN74AS825 SN74AS826			
,	PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	MIN	TYP†	MAX	UNIT	
VIK		$V_{CC} = 4.5 \text{ V},$	I _I = -18 mA			- 1.2			-1.2	V	
		$V_{CC} = 4.5 \text{ V to } 5.5$	V, I _{OH} = -2 mA	V _{CC} -	2		Vcc-	2			
۷он		$V_{CC} = 4.5 \text{ V},$	I _{OH} = -15 mA	2.4	3.2		2.4	3.2		7 v	
		$V_{CC} = 4.5 \text{ V},$	I _{OH} = -24 mA	2			2			1	
.,		$V_{CC} = 4.5 \text{ V},$	I _{OL} = 32 mA		0.3	0.5					
V _{OL}		$V_{CC} = 4.5 \text{ V},$	I _{OL} = 48 mA					0.35	0.5	7 °	
lozh		$V_{CC} = 5.5 V,$	V _O = 2.7 V			50			50	μΑ	
lozu		V _{CC} = 5.5 V,	V _O = 0.4 V			- 50			- 50	μΑ	
l)		V _{CC} = 5.5 V,	V _I = 7 V			0.1			0.1	mA	
۱н		V _{CC} = 5.5 V,	V _I = 2.7 V			20			20	μΑ	
ΊL		$V_{CC} = 5.5 V,$	V _I = 0.4 V			-0.5			-0.5	mA	
10 [‡]		V _{CC} = 5.5 V,	V _O = 2.25 V	- 30		-112	- 30		-112	mA	
			Outputs high		45	73		45	73	T	
	'AS825	V _{CC} = 5.5 V	Outputs low		56	90		56	90	mA	
			Outputs disabled		59	95	T	59	95	1	
lcc			Outputs high		45	73		45	73		
	'AS826	'AS826 V _{CC} = 5.5 V Out	Outputs low		56	90		56	90	mΑ	
			Outputs disabled		59	95		59	95	1 `	

[†] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 ^{\circ}\text{C}$.

[‡] The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, log.



SN54AS825, SN54AS826, SN74AS825, SN74AS826 8-BIT BUS INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS

switching characteristics (see Note 1)

PARAMETER	FROM (INPUT)	ТО (О U ТРUТ)		$V_{CC} = 4.5 \text{ V}$ $C_L = 50 \text{ pF}$, $R1 = 500 \Omega$, $R2 = 500 \Omega$, $T_A = MIN \text{ to}$,	UNIT
				AS825	SN74		
			SN54	SN54AS826		SN74AS826	
			MIN	MAX	MIN	MAX	
tPLH	CLK	Any Q	3.5	9	3.5	7.5	ns
^t PHĹ	CLK	Ally d	3.5	11.5	3.5	11	115
^t PHL	CLR	Any Q	3.5	14	3.5	13	ns
^t PZH	ōc	Any Q	4	12	4	11	ns
tPZL		Any C	4	13	4	12	
^t PHZ	ōc	Any O	2	10	2	. 8	ns
tPLZ	- OC Any Q	2	10	2	8	113	


NOTE 1: Load circuit and voltage waveforms are shown in Section 1.


D flip-flop signal conventions

It is normal TI practice to name the outputs and other inputs of a D-type flip-flop and to draw its logic symbol based on the assumption of true data (D) inputs. Then outputs that produce data in phase with the data inputs are called Q and those producing complementary data are called \overline{Q} . An input that causes a Q output to go high or a \overline{Q} output to go low is called Preset; an input that causes a \overline{Q} output to go high or a Q output to go low is called Clear. Bars are used over these pin names (\overline{PRE} and \overline{CLR}) if they are active-low.

The devices on this data sheet are second-source designs and the pin-name convention used by the original manufacturer has been retained. That makes it necessary to designate the inputs and outputs of the inverting circuit D and Q. In some applications it may be advantageous to redesignate the inputs and outputs as D and Q. In that case, outputs should be renamed as shown below. Also shown are corresponding changes in the graphical symbol. Arbitrary pin numbers are shown in parentheses.

Notice that Q and \overline{Q} exchange names, which causes Preset and Clear to do likewise. Also notice that the polarity indicators () on PRE and CLR remain since these inputs are still active-low, but that the presence or absence of the polarity indicator changes at \overline{D} , Q, and \overline{Q} . Of course pin 5 (Q) is still in phase with the data input D, but now both are considered active high.





D2910, DECEMBER 1983-REVISED OCTOBER 1985

- 3-State Buffer-Type Outputs Drive Bus-Lines Directly
- **Bus-Structured Pinout**
- Provide Extra Bus Driving Latches Necessary for Wider Address/Data Paths or **Buses with Parity**
- **Buffered Control Inputs to Reduce DC** Loading
- Power-Up High-Impedance State
- Package Options Include Both Plastic and Ceramic Chip Carriers in Addition to Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability

description

These 10-bit latches feature three-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The ten latches are transparent D-type. The 'ALS841 and 'AS841 have noninverting data (D) inputs. The 'ALS842 and 'AS842 have inverting D inputs.

A buffered output control (OC) input can be used to place the ten outputs in either a normal logic state (high or low levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive the bus lines in a bus-organized system without need for interface or pull-up components.

The output control does not affect the internal operation of the latches. Old data can be retained or new data can be entered while the outputs are off.

The -1 versions of the SN74ALS841 and SN74ALS842 parts are identical to the standard versions except that the recommended maximum IOI is increased to 48 milliamperes. There are no -1 versions of the SN54ALS841 and SN54ALS842.

SN54ALS841, SN54AS841 . . . JT PACKAGE SN74ALS841, SN74AS841 . . . DW OR NT PACKAGE

(TOP VIEW) oc □1 ∪24[] v_{CC} 1D 172 23 10 22 20 2D 🛚 3 <u>□</u> 3<u>0</u> 3D 174 21 4D 🛚 5 . □ 4α 20 5D 🛮 6 19 5Q 18 60 17 70 60 7D ∏8 8D [16 80 9D 🛮 10 15 90 14 100 100 111 GND 12

SN54ALS841, SN54AS841 . . . FK PACKAGE SN74ALS841, SN74AS841 . . . FN PACKAGE

(TOP VIEW)




SN54ALS842, SN54AS842 . . . JT PACKAGE SN74ALS842, SN74AS842 . . . DW OR NT PACKAGE

> (TOP VIEW) व्ट ∏ा U24 VCC 23 10 2D 🛚 3 22 20

21 30 20 40 5D C 19 50 6D̄ [18 60 70 F 17/17/2 8D 16 8Q 15 9Q 9Ē ∏10 10Ē ∏11 14 100 GND T12 13 C

SN54ALS842, SN54AS842 . . . FK PACKAGE SN74ALS842, SN74AS842 . . . FN PACKAGE

(TOP VIEW)



NC-No internal connection



The SN54ALS841, SN54AS841, SN54ALS842, and SN54AS842 are characterized for operation over the full military temperature range of $-55\,^{\circ}$ C to 125 $\,^{\circ}$ C. The SN74ALS841, SN74AS841, SN74ALS842, and SN74AS842 are characterized for operation from 0 $\,^{\circ}$ C to 70 $\,^{\circ}$ C.

FUNCTION TABLES

'ALS841, 'AS841


	IPUTS	OUTPUT	
ဝြ	С	D	Q
L	Н	Н	Н
L	Н	L'	L
L	L	X	ο ₀
Н	Х	Х	z

'ALS842, 'AS842

IN	IPUTS	OUTPUT	
<u>oc</u>	С	D	α
L	Н	Н	L
. L	Н	L	н
L ´	L	Х	a_0
Н	Х	Х	Z

'ALS841, 'AS841 logic symbol[†]

'ALS841, 'AS841 logic diagram (positive logic)




Pin numbers shown are for DW, JT, and NT packages.




[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

'ALS842, 'AS842 logic symbol[†]



'ALS842, 'AS842 logic diagram (positive logic)



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for DW, JT, and NT packages.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Su	pply voltage, Vcc
Inp	ut voltage
Vo	Itage applied to a disabled 3-state output
Op	erating free-air temperature range:
	SN54ALS841, SN54AS841, SN54ALS842, SN54AS842 55°C to 125°C
	SN74ALS841, SN74AS841, SN74ALS842, SN74AS842 0°C to 70°C
C+.	orage temperature range65 °C to 150 °C

SN54ALS841, SN74ALS841 10-BIT BUS INTERFACE D-TYPE LATCHES WITH 3-STATE OUTPUTS

recommended operating conditions

		SI	SN54ALS841			SN74ALS841			
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT	
Vcc	Supply voltage	4.5	5	5.5	4.5	5	5.5	V	
VIH	High-level input voltage	2			2			V	
VIL	Low-level input voltage			0.8			0.8	V	
¹ ОН	High-level output current			- 1			-2.6	mA	
1	Low-level output current	L		12			24		
lOL	Low-level output current						48†	mA	
tw	Pulse duration, enable C high	25			20			ns	
t _{su}	Setup time, data before enable C↓	16			10			ns	
th	Hold time, data after enable C↓	7			5			ns	
TA	Operating free-air temperature	- 55		125	0		70	°C	

[†]The extended limit applies only if V_{CC} is maintained between 4.75 V and 5.25 V. The 48 mA limit applies for SN74ALS841-1 only.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST COND	ITIONE	SN	154ALS	341	SN	UNIT		
PARAMETER	TEST COND	ITIONS	MIN	TYP [‡]	MAX	MIN	TYP [‡]	MAX	UNIT
VIK	$V_{CC} = 4.5 V,$	I _I = -18 mA			-1.2			-1.2	V
	V _{CC} = 4.5 V to 5.5 V	$I_{OH} = -0.4 \text{ mA}$	V _{CC} -	2		V _{CC} -:	2		
Voн	$V_{CC} = 4.5 \text{ V},$	$I_{OH} = -1 \text{ mA}$	2.4	3.3					V
	$V_{CC} = 4.5 \text{ V},$	$I_{OH} = -2.6 \text{ mA}$				2.4	3.2		
	$V_{CC} = 4.5 \text{ V},$	I _{OL} = 12 mA		0.25	0.4		0.25	0.4	
v_{OL}	$V_{CC} = 4.5 \text{ V},$	I _{OL} = 24 mA					0.35	0.5	V
	(I _{OL} = 48 mA for -1 v	ersions)					0.33	Ų.5	l
lоzн	$V_{CC} = 5.5 \text{ V},$	V _O = 2.7 V			20			20	μΑ
IOZL	$V_{CC} = 5.5 V,$	$V_0 = 0.4$			- 20			- 20	μΑ
I _I	$V_{CC} = 5.5 \text{ V},$	V _I = 7 V			0.1			0.1	mA
ΊΗ	$V_{CC} = 5.5 V,$	V _I = 2.7 V	-		20		,	20	μΑ
ŊĽ	$V_{CC} = 5.5 V,$	V _I = 0.4 V			-0.1			-0.1	mA
lo§	$V_{CC} = 5.5 V,$	V _O = 2.25 V	- 30		-112	- 30		-112	mA
		Outputs high		19	30		19	30	
'cc	$V_{CC} = 5.5 V$	Outputs low		38	62		38	62	mA
		Outputs disabled		23	40		23	40	

 $^{^{\}ddagger}$ All typical values are at V_{CC} = 5 V, T_A = 25 °C. § The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, I_{OS}.

SN54ALS841, SN74ALS841 10-BIT BUS INTERFACE D-TYPE LATCHES WITH 3-STATE OUTPUTS

'ALS841 switching characteristics (see Note 1)

PARAMETER	FROM (INPUT)	то (оитрит)	$V_{CC} = 5 V$, $C_L = 50 \text{ pF}$, $R1 = 500 \Omega$, $R2 = 500 \Omega$, $T_A = 25^{\circ}C$ SN54/74ALS841 MIN TYP MAX		$C_L = 50 \text{ pF},$ $R1 = 500 \Omega,$ $R2 = 500 \Omega,$ $T_A = 25^{\circ}C$ $SN54/74ALS841$		SN MIN	$C_L = 50 \text{ pF},$ $R1 = 500 \Omega$ $R2 = 500 \Omega$ $T_A = MIN \text{ to}$ $SN54ALS841$		l, !,			UNIT
tPLH	D	0		8.5	11	2		15	2		13		
tPHL	D	Q		8.5	11	2		15	2		13	ns	
^t PLH	С	Q		14	18	7		25	7		21		
tPHL	C	Q.		17	23	8		30	8		26	ns	
^t PZH	ōc	Q		7.5	10	2		14	2		12	ns	
^t PZL	00	<u> </u>		7.5	10	2		14	2		12	115	
^t PHZ	<u>oc</u>	oc c	0		6	8	2		12	2		10	ns
tPLZ			00			7	9	2		14	2		12

NOTE 1: Load circuit and voltage waveforms are shown in Section 1.

SN54ALS842, SN74ALS842 10-BIT BUS INTERFACE D-TYPE LATCHES WITH 3-STATE OUTPUTS

recommended operating conditions

		s	SN54ALS842			74ALS	342	UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	4.5	. 5	5.5	V
VIH	High-level input voltage	2			2			V
VIL	Low-level input voltage			0.8			0.8	V
ЮН	High-level output current			- 1			-2.6	mA
lOL	Low-level output current			12			24 48 [†]	mA
t _W	Pulse duration, enable C high	25			20			ns
t _{su}	Setup time, data before enable C↓	16			10			ns
th	Hold time, data after enable C↓	7			5			ns
TA	Operating free-air temperature	~ 55		125	0		70	°C

[†] The extended limit applies only if V_{CC} is maintained between 4.75 V and 5.25 V. The 48 mA limit applies for SN74ALS841-1 only.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETER	TENT COND	ITIONO	SN54ALS842 SN74ALS			74ALS	342	UNIT		
PARAMETER	TEST COND	ITIONS	MIN	TYP [‡]	MAX	MIN	TYP‡	MAX	UNIT	
VIK	$V_{CC} = 4.5 \text{ V},$	I _I = -18 mA			-1.2			-1.2	V	
	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	$I_{OH} = -0.4 \text{ mA}$	V _{CC} -	2		V _{CC} -2	2			
Voн	$V_{CC} = 4.5 V,$	$I_{OH} = -1 \text{ mA}$	2.4	3.3					v	
	$V_{CC} = 4.5 \text{ V},$	I _{OH} = -2.6 mA				2.4	3.2			
	$V_{CC} = 4.5 \text{ V},$	I _{OL} = 12 mA		0.25	0.4		0.25	0.4		
VOL	$V_{CC} = 4.5 V$,	I _{OL} = 24 mA					0.35	0.5	v	
	(I _{OL} = 48 mA for -1 ve	ersions)					0.55	0.5		
lozh	V _{CC} = 5.5 V,	$V_0 = 2.7 V$			20			20	μΑ	
lozL	$V_{CC} = 5.5 V$,	$V_0 = 0.4$			-20			- 20	μΑ	
. 4	$V_{CC} = 5.5 V$,	V _I = 7 V			0.1			0.1	mA	
¹ıн	$V_{CC} = 5.5 \text{ V},$	$V_1 = 2.7 V$			20			20	μΑ	
ΊL	$V_{CC} = 5.5 \text{ V},$	V _I = 0.4 V			-0.1			-0.1	mA	
Io§	$V_{CC} = 5.5 V,$	$V_0 = 2.25 \text{ V}$	- 30		-112	- 30		-112	mA	
		Outputs high		20	35		20	35		
lcc '	$V_{CC} = 5.5 V$	Outputs low		48	74		48	74	mA	
		Outputs disabled		27	44		27	44		

 $^{^{\}ddagger}$ All typical values are at V_{CC} = 5 V, T_A = 25 °C. § The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, los.

SN54ALS842, SN74ALS842 10-BIT BUS INTERFACE D-TYPE LATCHES WITH 3-STATE OUTPUTS

'ALS842 switching characteristics (see Note 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	C _L R1 R2 T _A	C = 5 = 50 = 500 = 500 = 25° ALS842	oF, Ω, Ω, PC	SN54 MIN	$V_{CC} = 4.5$ $C_L = 50 \text{ pF}$ $R1 = 500 \text{ S}$ $R2 = 500 \text{ S}$ $T_A = MIN$ $ALS842$ MAX	:, ì, ì, to MAX	V, ALS842 MAX	UNIT		
^t PLH	D	Q		11	15	4	22	4	18	ns		
^t PHL	1			<u>u</u>		8	11	3	17	3	13	113
^t PLH	С	Q		17	23	8	31	8	27	ns		
^t PHL				13	18	6	24	6	20	115		
t _{PZH}	ŌC	Q		8	10	2	14	2	12	ns		
[†] PZL		ū.		8	11	2	14	2	12	113		
^t PHZ	<u>oc</u>	Q		6	8	1	12	1	10	ns		
[†] PLZ		4		7	9	2	14	2	12	,,,,		

NOTE 1: Load circuit and voltage waveforms are shown in Section 1.

			SN54AS841 SN54AS842			SN74AS841 SN74AS842			UNIT
		MI		NOM	MAX	MIN	NOM	MAX	O.W.
Vcc	Supply voltage	4.	5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage		2			2			V
VIL	Low-level input voltage				0.8			0.8	V
ЮН	High-level output current				- 24			-24	mA
lOL	Low-level output current				32			48	mA
t _w	Pulse duration, enable C high		5			4			ns
t _{su}	Setup time, data before enable C↓	3.	5			2.5			ns
th	Hold time, data after enable C↓	3.	5			2.5			ns
TA	Operating free-air temperature	-5	5		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

P	ARAMETER	TEST CO	ONDITIONS		N54AS8 N54AS8		SN74AS841 SN74AS842			UNIT
				MIN	TYP [†]	MAX	MIN	TYP [†]	MAX	
VIK		$V_{CC} = 4.5 \text{ V},$	I _I = -18 mA			-1.2			- 1.2	٧
		$V_{CC} = 4.5 \text{ V to 5.1}$	5 V, I _{OH} = -2 mA	V _{CC} -	2		. Vcc-	2		
Vон		$V_{CC} = 4.5 \text{ V},$	I _{OH} = -15 mA	2.4	3.2		2.4	3.2		V
		$V_{CC} = 4.5 \text{ V},$	I _{OH} = -24 mA	2			2			
VOL		V _{CC} = 4.5 V,	I _{OL} = 32 mA		0.25	0.5				V
VOL		$V_{CC} = 4.5 V$	$I_{OL} = 48 \text{ mA}$					0.35	0.5	·
lozh		$V_{CC} = 5.5 \text{ V},$	$V_0 = 2.7 V$			50			50	μΑ
lozL		$V_{CC} = 5.5 V$,	$V_0 = 0.4 V$			- 50			- 50	μΑ
lį.		$V_{CC} = 5.5 V$,	V _I = 7 V			0.1			0.1	mA
ΊΗ		$V_{CC} = 5.5 V,$	V _I = 2.7 V			20			20	μΑ
ΊL		$V_{CC} = 5.5 V$,	$V_I = 0.4 V$			-0.5			-0.5	mA
lo [‡]		$V_{CC} = 5.5 V$,	$V_0 = 2.25 \text{ V}$	-30		-112	- 30		-112	mA
			Outputs high	,	36	60		36	60	
	'AS841	Ì	Outputs low		58	94		58	94	
1cc		$V_{CC} = 5.5 \text{ V}$	Outputs disabled		56	92		56	92	mA
100		VCC = 0.5 V	Outputs high		38	62		38	62	2 mA
	'AS842		Outputs low		60	97		60	97	
			Outputs disabled		58	95		58	95	

[†] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 ^{\circ}\text{C}$.

‡ The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, I_{OS} .

SN54AS841, SN54AS842 SN74AS841, SN74AS842 10-BIT BUS INTERFACE D-TYPE LATCHES WITH 3-STATE OUTPUTS

'AS841 switching characteristics (see Note 1)

PARAMETER	PARAMETER FROM TO (OUTPUT)			$V_{CC} = 4.5 \text{ N}$ $C_L = 50 \text{ pF},$ $R1 = 500 \Omega,$ $R2 = 500 \Omega,$ $T_A = MIN \text{ to}$	MAX		UNIT
			SN54 MIN	AS841 MAX	SN7 MIN	4AS841 MAX	
			IVIII		IVIIIV		
^t PLH	D	ا	1	8.5	1	6.5	ns
^t PHL		4	1	10	1	9	113
^t PLH	С	Q	2	13	2	12	ns
^t PHL		Q.	2	13	2 1	12	113
^t PZH	ōc .	Q	2	13.5	2	10.5	ns
tPZL	OC .	·	2	15	2	13.5	115
[†] PHZ	ōc	Q	1	10	1	. 8	ns
[†] PLZ		. 4	1	10	1	8	115

'AS842 switching characteristics (see Note 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$ $C_L = 50 \text{ pF},$ $R1 = 500 \Omega,$ $R2 = 500 \Omega,$ $T_A = \text{MIN to MAX}$				
			SN54	AS842	SN74	4AS842		
			MIN	MAX	MIN	MAX		
^t PLH	ā	Q	1	11	. 1	8.5	ns	
^t PHL		u u	1	10	1	9	115	
^t PLH	C	Q	2	13	2	12	ne	
^t PHL			2	13	2	12	ns	
^t PZH	ōc	a	2	14.5	2	12	ns	
tPZL		l	2	15	2	12.5	115	
^t PHZ	ōc	a	1	10	1	8	ns	
^t PLZ		<u>.</u>	1	10	1	8	113	

NOTE 1: Load circuit and voltage waveforms are shown in Section 1.

D2910, DECEMBER 1983-REVISED DECEMBER 1985

- 3-State Buffer-Type Outputs Drive Bus-Lines Directly
- Bus-Structured Pinout
- Provide Extra Bus Driving Latches
 Necessary for Wider Address/Data Paths or
 Buses with Parity
- Buffered Control Inputs to Reduce DC Loading
- Power-Up High Impedance
- Package Options Include Both Plastic and Ceramic Chip Carriers in Addition to Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability

description

These 9-bit latches feature three-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The nine latches are transparent D-type. The 'ALS843 and 'AS843 have noninverting data (D) inputs. The 'ALS844 and 'AS844 have inverting D inputs.

A buffered output control (\overline{OC}) input can be used to place the nine outputs in either a normal logic state (high or low levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive the bus lines in a bus-organized system without need for interface or pull-up components.


The output control (\overline{OC}) does not affect the internal operation of the flip-flops. Old data can be retained or new data can be entered while the outputs are off.

The -1 versions of the SN74ALS843 and SN74ALS844 parts are identical to the standard versions except that the recommended maximum IOL is increased to 48 milliamperes. There are no -1 versions of the SN54ALS843 and SN54ALS844.

SN54ALS843, SN54AS843 . . . JT PACKAGE SN74ALS843, SN74AS843 . . . DW OR NT PACKAGE

(TOP VIEW) ೧೯ ೯ U24 VCC 23 T 1 Q 1D 22 20 2D L Вα 3D [21 20 40 4D 50 50 6D 60 17 70 7D 8D F 80 9D 90 CLR GND 712 13 C


SN54ALS843, SN54AS843. . . FK PACKAGE SN74ALS843, SN74AS843 . . . FN PACKAGE (TOP VIEW)



SN54ALS844, SN54AS844 . . . JT PACKAGE SN74ALS844, SN74AS844 . . . DW OR NT PACKAGE (TOP VIEW)

	,
OC	24 VCC 23 10 22 20 21 30 20 40 19 50 18 60 17 70 16 80
8D ∏9 -9D ∏10	16 80 15 90
CLR 11	14 PRE
GND [12	13 C

SN54ALS844, SN54AS844 . . . FK PACKAGE SN74ALS844, SN74AS844 . . . FN PACKAGE (TOP VIEW)



NC-No internal connection



The SN54ALS843, SN54AS843, SN54ALS844, and SN54AS844 are characterized for operation over the full military temperature range of $-55\,^{\circ}\text{C}$ to 125 $\,^{\circ}\text{C}$. The SN74ALS843, SN74AS843, SN74ALS844, and SN74AS844 are characterized for operation from 0 $\,^{\circ}\text{C}$ to 70 $\,^{\circ}\text{C}$.

'ALS843, 'AS843 FUNCTION TABLE


	INPUTS							
PRE	CLR	ОC	С	D	Q			
L	X	L	Х	Х	Н			
н	L -	L	X	Χ	L			
Н	Н	L	Н	L	L			
Н	Н	L	Н	Н	н			
Н	Н	L	L	X	ao			
×	X	Н	X	Χ	Z			

'ALS843, 'AS843 logic symbol†

 $^{^\}dagger$ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for DW, JT, and NT packages.


'ALS843, 'AS843 logic diagram (positive logic)



'ALS844, 'AS844 FUNCTION TABLE

		NPUT	s		OUTPUT
PRE	CLR	оc	С	D	Q
L	Х	L	Х	Х	Н
Н	L	L	X	Χ	L
н	Н	L	Н	L	н
Н	Н	L	Н	Н	L
н	Н	L	L	Χ	a_0
×	Х	Н	Х	Χ	z

'ALS844, 'AS844 logic symbol[†]




[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for DW, JT, and NT packages.

OC (1) PRE (14) CLR (11) C (13) C1 1D (2) (<u>23</u>) 10 C1 (22) 20 2D (3) d1D

'ALS844, 'AS844 logic diagram (positive logic)



C1

1D

(15) sQ

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC
Input voltage
Voltage applied to a disabled 3-state output
Operating free-air temperature range: SN54ALS', SN54AS' 55 °C to 125 °C
SN74ALS', SN74AS'
Storage temperature range65°C to 150°C

9D (10)

recommended operating conditions

			1 .	154ALSI 154ALSI		1	174ALS8 174ALS8		UNIT
			MIN	NOM	MAX	MIN	NOM	MAX]
Vcc	Supply voltage		4.5	5	55	4.5	5	5.5	V
VIH	High-level input voltage					2			V
VIL	Low-level input voltage			0.8			0.8	V	
ІОН	High-level output current				- 1			-2.6	mA
lOL	Low-level output current				12			24 48 [†]	mA
	B. 1	CLR or PRE low	40			35			
tw	Pulse duration	C high	25			20			ns
t _{su}	Setup time, data before enable C	Į į	16			10			ns
th	Hold time, data after enable C↓		7			5			ns
TA	Operating free-air temperature		- 55		125	0		70	°C

 $^{^\}dagger$ The 48-mA limit applies for SN74ALS843-1 and SN74ALS844-1 only and only if V $_{
m CC}$ is maintained between 4.75 V and 5.25 V.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAI	METER	TEST COND	ITIONS		54ALS			74ALS		UNIT
				MIN	TYP‡	MAX	MIN	TYP [‡]	MAX	
VIK		$V_{CC} = 4.5 V$,				- 1.2			-1.2	V
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	$I_{OH} = -0.4 \text{ mA}$	V _{CC} -	2 ;,		V _{CC} -2	2		
∨он		$V_{CC} = 4.5 V$,		2.4	3.3					. ∨
		$V_{CC} = 4.5 \text{ V},$					2.4	3.2		
		$V_{CC} = 4.5 V$,			0.25	0.4		0.25	0.4	
VOL		$V_{CC} = 4.5 V$					 	0.35	0.5	
		(IOL = 48 mA for -1 versions)					<u> </u>	0.35	0.5	
lozh		$V_{CC} \approx 5.5 \text{ V},$	$V_0 = 2.7 V$			20			20	μΑ
^I OZŁ		$V_{CC} = 5.5 V$,				20			- 20	μA
lį		$V_{CC} \approx 5.5 V$,	V _I = 7 V			0.1			0.1	mA
lін		$V_{CC} = 5.5 V$,	$V_{ } = 2.7 V$			20	<u> </u>		20	μΑ
IL		$V_{CC} \approx 5.5 V$,	$V_I = 0.4 V$			-0.1			-0.1	mA
lo§		$V_{CC} = 5.5 \text{ V},$	$V_0 = 2.25 \text{ V}$	- 30		-112	- 30		-112	mΑ
			Outputs high		21	36		21	36	T
	'ALS843		Outputs low		41	67		41	67	
		V 55V	Outputs disabled		25	42		25	42	
lcc		$V_{CC} = 5.5 V$	Outputs high		21	36		21	36	mA
	'ALS844		Outputs low		41	72		41	72	1
			Outputs disabled		28	48		28	48	

 $^{^{\}ddagger}$ All typical values are at V_{CC} = 5 V, T_A = 25 °C. $^{\$}$ The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, I_{OS}.

SN54ALS843, SN54ALS844 SN74ALS843, SN74ALS844 9-BIT BUS INTERFACE D-TYPE LATCHES WITH 3-STATE OUTPUTS

'ALS843 switching characteristics (see Note 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	C _L R1 R2 T _A	= 50 = 500 = 500 = 25°	pF,) Ω,) Ω,) C	SNS	$V_{CC} = 4.5$ $C_{L} = 50 \text{ pi}$ $R1 = 500$ $R2 = 500$ $T_{A} = MIN$ $64ALS843$	F, Ω, Ω, to MAX	V, ALS843	UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
^t PLH	D	a		7	11	2	15	2	13	ns
^t PHL	,	ū		11	15	4	20	4	18	115
^t PĻH	С	Q		12	18	5	25	5	21	
tPHL	<u> </u>	4		16	23	8	30	8	26	ns
tPLH	PRE	Q		13	19	5	25	5	22	
tPHL	11112	_ u		19	26	4	35	6	30	ns
^t PLH	CLR	Q		19	26	4	35	6	30	
tPHL	OEN	ŭ l		14	21	6	27	6	23	ns
^t PZH	ŌC	Q		7	10	2	14	2	12	
tPZL	50	<u> </u>		9	12	4	16	4	14	ns
tPHZ	oc a			6	9	2	12	2	10	
^t PLZ	30	ų l		7	10	2	14	2	12	ns

'ALS844 switching characteristics (see Note 1)

PARAMETER	FROM (INPUT)	ТО (ОИТРИТ)	$V_{CC} = 5 \text{ V},$ $C_L = 50 \text{ pF},$ $R1 = 500 \Omega,$ $R2 = 500 \Omega,$ $T_A = 25 ^{\circ}C$ 'ALS844		SNE	UNIT				
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
^t PLH	D	Ω		11	16	4	22	4	20	ns
^t PHL	7 "	"		9	13	3	17	3	15	113
^t PLH	С	Q		17	24	8	32	8	29	ns
^t PHL	1			14	19	6	26	6	22	115
^t PLH	PRE	Q		13	19	5	25	5	22	ns
^t PHL	7 ""	4		19	26	4	35	6	30	115
tPLH	CLR	Q		19	26	4	35	6	30	
^t PHL	7 CLN			16	23	8	29	8	25	ns
^t PZH	oc	Q		10	15	2	19	4	17	no
tPZL	7 %			12	18	3	22	5	20	ns
^t PHZ	ōc	OC Q		7	10	1	12	1	11	no
[†] PLZ	7	4		5	9	1	14	1	12	ns

NOTE 1: Load circuit and voltage waveforms are shown in Section 1.

SN54AS843, SN54AS844 SN74AS843, SN74AS844 9-BIT BUS INTERFACE D-TYPE LATCHES WITH 3-STATE OUTPUTS

recommended operating conditions

				N54AS8 N54AS8			N74AS8 N74AS8		UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	
Vcc	Supply voltage		4.5	. 5	55	4.5	5	5.5	V
VIH	High-level input voltage					2			V
V _{IL}	Low-level input voltage				0.8			0.8	٧
ЮН	High-level output current				- 24			- 24	mA
lOL	Low-level output current				32			48	mA
t _w	Pulse duration, enable C high	CLR or PRE low	5			4			
\ \w	raise datation, chasie e mgn	C high	5			4			ns
t _{su}	Setup time, data before enable C↓		3.5			2.5			ns
th	Hold time, data after enable C↓		3.5		:	2.5			ns
		PRE	17			15			
t _r	Recovery time	CLR	16			14			ns
TA	Operating free-air temperature		- 55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAN	METER	TEST CONDITIONS			N54ASI N54ASI			SN74AS843 SN74AS844		
				MIN	TYP [†]	MAX	MIN	TYP [†]	MAX	
٧ _{IK}		$V_{CC} = 4.5 V,$	I _I = -18 mA			-1.2			- 1.2	٧
		$V_{CC} = 4.5 \text{ V},$	$I_{OH} = -2 \text{ mA}$	v _{cc} -	2		V _{CC} -	2		
۷он		VCC = 4.5 V	$I_{OH} = -15 \text{ mA}$	2.4	3.2		2.4	3.2		V
		$V_{CC} = 4.5 V,$	I _{OH} = -24 mA	2			2			
VOL		VCC = 4.5 V,	I _{OL} = 32 mA	i	0.25	0.5				V
*OL		VCC = 4.5 V,	I _{OL} = 48 mA					0.35	0.5	1 '
lozh		VCC = 5.5 V,	V _O = 2.7 V			50			50	μΑ
lozL		$V_{CC} = 5.5^{\circ} V$,	V _O = 0.4 V		***************************************	- 50			- 50	· μΑ
lj		VCC = 5.5 V,	V _I = 7 V			0.1			0.1	mA
lН		VCC = 5.5 V,	V _I = 2.7 V			20			20	μΑ
՛կլ		VCC = 5.5 V,	V _I = 0.4 V			-0.5			-0.5	mA
10 [‡]		V _{CC} = 5.5 V,	V _O = 2.25 V	-30		-112	-30	,	-112	mA
	T T		Outputs high		37	62		37	62	
	'AS843		Outputs low		56	92		56	92	
laa		$V_{CC} = 5.5 V_{r}$	Outputs disabled		56	92		. 56	92	mA
ICC		ACC = 2.2 A'	Outputs high		39	64		39	64.] ""A
	'AS844		Outputs low		58	95		58	95	
]		Outputs disabled		58	95		58	95]

 $^{^\}dagger$ All typical values are at V_{CC} = 5 V, T_A = 25 °C. ‡ The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, I_{QS}.

SN54AS843, SN54AS844 SN74AS843, SN74AS844 9-BIT BUS INTERFACE D-TYPE LATCHES WITH 3-STATE OUTPUTS

'AS843 switching characteristics (see Note 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)		$V_{CC} = 4.5 \text{ N}$ $C_L = 50 \text{ pF},$ $R1 = 500 \Omega,$ $R2 = 500 \Omega,$ $T_A = \text{MIN to}$,	UNIT
			SN54	AS843	SN74	IAS843	
			MIN	MAX	MIN	MAX	
^t PLH	D	Q	1	8.5	1	6.5	ns
^t PHL	U	u u	1	10	1	9	115
^t PLH	C	0	2	13	2	12	ns
^t PHL	C	0	2	13	2	12	115
[†] PLH	PRE	Q	2	12	2	10	ns
[†] PHL	CLR	Q	2	14	2	13	ns
^t PZH	ос	Q	2	13.5	2	10.5	ns
[†] PZL		l u	2	15	2	13.5	115
^t PHZ	ōc	Q	1	10	1	.8	ns
[†] PLZ	00		1	10	1	8	

'AS844 switching characteristics (see Note 1)

PARAMETER	FROM (INPUT)	то (ОИТРИТ)	VCC = 4.5 V to 5.5 V, C _L = 50 pF, R1 = 500 Ω, R2 = 500 Ω, T _A = MIN to MAX SN54AS844 SN74AS844 MIN MAX MIN MAX					
t _{PLH}			MIN 1	MAX 11	MIN 1	MAX 8.5		
tPHL	D	Q	1	11	1	10	ns	
tPLH			2	14	2	12.5		
tPHL	С	0	2	14	2	13	ns	
^t PLH	PRE	a	2	12	2	10	ns	
t _{PHL}	CLR	Q	2	14.5	2	13.5	ns	
tPZH	ŌC		2	14.5	2	12		
tPZL	00	Q	2	. 15	2	13.5	ns	
^t PHZ	ŌĊ	Q	1	10	1	8		
tPLZ		<u> </u>	1	10	1	8	ns	

NOTE 1: Load circuit and voltage waveforms are shown in Section 1.


D latch signal conventions


It is normal TI practice to name the outputs and other inputs of a D-type latch and to draw its logic symbol based on the assumption of true data (D) inputs. Then outputs that produce data in phase with the data inputs are called Q and those producing complementary data are called \overline{Q} . An input that causes a Q output to go high or a $\overline{\Omega}$ output to go low is called Preset; an input that causes a $\overline{\Omega}$ output to go high or a Ω output to go low is called Clear. Bars are used over these pin names (PRE and CLR) if they are active low. The devices on this data sheet are second-source designs and the pin-name conventions used by the original manufacturer have been retained. That makes it necessary to designate the data inputs and outputs of the inverting circuit \overline{D} and Q.

In some applications it may be advantageous to redesignate the inputs and outputs \overline{D} and \overline{Q} for the noninverting circuits or D and \overline{Q} for the inverting circuits. In that case signal names should change as shown below. Also shown are corresponding changes in the logic symbols.


Notice that Q becoming Q causes PRE and CLR to exchange their names and their S and R function labels. The presence or absense of polarity indicators () changes at the data inputs and outputs, but not at PRE, CLR, and OC since these inputs are still active-low.


'ALS843, 'AS843





'ALS844, 'AS844







D2825, DECEMBER 1983-REVISED JANUARY 1986

- 3-State Buffer-Type Outputs Drive Bus-Lines Directly
- **Bus-Structured Pinout**
- Provides Extra Bus Driving Latches Necessary for Wider Address/Data Paths or **Buses with Parity**
- **Buffered Control Inputs to Reduce DC** Loading
- Power-Up High-Impedance State
- Package Options Include Both Plastic and Ceramic Chip Carriers in Addition to Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability

description

These 8-bit latches feature three-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.


The eight latches are transparent D-type. The 'ALS845 and 'AS845 have noninverting data (D) inputs. The 'ALS846 and 'AS846 have inverting D inputs. Since CLR and PRE are independent of the clock, taking the CLR input low will cause the eight Q outputs to go low. Taking the PRE input low will cause the eight Q outputs to go high. When both PRE and CLR are taken low, the outputs will follow the preset condition.

The buffered output control inputs $(\overline{OC}1, \overline{OC}2,$ and OC3) can be used to place the eight outputs in either a normal logic state (high or low levels) or a high-impedance state. In the highimpedance state, the outputs neither load nor drive the bus lines significantly. The highimpedance state and increased drive provide the capability to drive the bus lines in a busorganized system without need for interface or pull-up components. The output controls do not affect the internal operation of the latches. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

SN54ALS845 SN54AS845 JT PACKAGE SN74ALS845, SN74AS845 . . . DW OR NT PACKAGE

> ŌC1 ∐1 J24 VCC OC2 23 OC 3 22 10 100 2D [21 7 20 20 30 3D [19 40 4D [50 F 18 7 5Q 6D 🛮 8 17 60 7D [16 70 8D [15 80 14 PRE CLR 711 GND 12


SN54ALS845, SN54AS845 . . . FK PACKAGE SN74ALS845, SN74AS845 . . . FN PACKAGE



SN54ALS846, SN54AS846 . . . JT PACKAGE SN74ALS846, SN74AS846 . . . DW OR NT PACKAGE



SN54ALS846, SN54AS846 . . . FK PACKAGE SN74ALS846, SN74AS846 . . . FN PACKAGE



NC - No internal connection



The -1 versions of the SN74ALS845 and SN74ALS846 parts are identical to the standard versions except that the recommended maximum I_{OL} is increased to 48 milliamperes. There are no -1 versions of the SN54ALS845 and SN54ALS846.

The SN54ALS845, SN54AS845, SN54ALS846, and SN54AS846 are characterized for operation over the full military temperature range of $-55\,^{\circ}$ C to $125\,^{\circ}$ C. The SN74ALS845, SN74AS845, SN74ALS846, and SN74AS846 are characterized for operation from $0\,^{\circ}$ C to $70\,^{\circ}$ C.

FUNCTION TABLES

'ALS845, 'AS845


		- 1	NPUT	3			OUTPUT
PRE	CLR	ŌC1	ŌC2	<u>OC</u> 3	С	D	Q
L	Н	, L	L	L	Х	Х	Н
Н	L	L	L	L`	Х	X	L
L	L	L	L	L	\mathbf{x}	X	н
Н	Н	L	L	L	Н	L	L
Н	Н	L	L	Ļ	Н	Н	· н
Н	Н	L	L	L	L	X	Ω0
Х	X	Х	X	Н	Χ	X	Z
Х	X	X	Н	X	Χ	X	Z
Х	Х	Н	Х	X	Х	X	Z

'ALS846, 'AS846

			NPUT	3			OUTPUT
PRE	CLR	OC1	ŌĈ2	ŌŪ3	С	D	Q
L	H	L	L	L	X	Х	Н
н	L	L	Ł	L	Х	Х	L
L	L	L	L	L	Х	X	н
Н	Н	L	L	L	Н	L	Н
Н	Н	L	L	L	Н	Н	L
н	Н	L	L	L	L	X	Q _O
X	X	X	X	Н	X	X	z
Х	Χ	X	Н	Χ	X	Χ	Z
X	Х	Н	Х	Х	Х	Х	Z


logic symbols†

'ALS845, 'AS845




[†] These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for DW, JT, and NT packages.




logic diagrams (positive logic)

'ALS845, 'AS845



'ALS846, 'AS846



Pin numbers shown are for DW, JT, and NT packages.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC
Input voltage
Voltage applied to a disabled 3-state output
Operating free-air temperature range:
SN54ALS845, SN54AS845, SN54ALS846, SN54AS846
SN74ALS845, SN74AS845, SN74ALS846, SN74AS846
Storage temperature range -65°C to 150°C



SN54ALS845, SN74ALS845 8-BIT BUS INTERFACE D-TYPE LATCHES WITH 3-STATE OUTPUTS

recommended operating conditions

			SN	154ALS	345	SN	74ALS	345	UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage		4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage		2			2			V
VIL	Low-level input voltage				0.8			0.8	V
ЮН	High-level output current				- 1			- 2.6	mA
lo	Low-level output current				12			24	mA
loř	Low-jever output current							48 [†]	IIIA
	Pulse duration	CLR or PRE low	40			35			
t _w	ruise duration	C high	25			20			ns
t _{su}	Setup time, data before enable C↓		16			10			ns
th	Hold time, data after enable C↓		7			5			ns
TA	Operating free-air temperature		- 55		125	0		70	°C

[†]The extended limit applies only if V_{CC} is maintained between 4.75 V and 5.25 V. The 48 mA limit applies for SN74ALS845-1 only.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEGT OF	MOTIONO	SI	154ALS	345	SN	174ALS	345	UNIT
PARAMETER	1251 CC	ONDITIONS	MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNII
VIK	$V_{CC} = 4.5 V$,	l _j = -18 mA			- 1.2			-1.2	V
	$V_{CC} = 4.5 \text{ V to } 5.5$	5 V, IOH = -0.4 mA	v _{cc} -	2		v _{cc} -	2		
V _{OH}	$V_{CC} = 4.5 V$,	I _{OH} = -1 mA	2.4	3.3				-	V .
	$V_{CC} = 4.5 V$,	I _{OH} = -2.6 mA				2.4	3.2		1
	$V_{CC} = 4.5 \text{ V},$	I _{OL} ≈ 12 mA		0.25	0.4		0.25	0.4	
VOL	$V_{CC} = 4.5 \text{ V},$	$I_{OL} = 24 \text{ mA}$					0.35	0.5	\ \
	$(I_{OL} = 48 \text{ mA for -1})$	versions)					0.33	0.5	
lozh	$V_{CC} = 5.5 V$,	$V_0 \approx 2.7 \text{ V}$			20			20	μΑ
lozL	$V_{CC} = 5.5 V$,	$V_0 = 0.4 V$			- 20			- 20	μΑ
l ₁	$V_{CC} = 5.5 V$,	V _I = 7 V			0.1			0.1	mA
Чн -	$V_{CC} = 5.5 V$,	V _I = 2.7 V			20			20	μΑ
1 _{IL}	$V_{CC} = 5.5 V$,	$V_1 = 0.4 \text{ V}$			-0.1			-0.1	mA
IO§	V _{CC} = 5.5 V,	V _O = 2.25 V	- 30		-112	- 30		-112	mA
		Outputs high		21	36		21	36	
lcc l	$V_{CC} = 5.5 V$	Outputs low		41	67		41	67	mA
		Outputs disabled		25	42		25	42	1

 $^{^{\}ddagger}$ All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 ^{\circ}\text{C}$.



[§]The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS.

SN54ALS845, SN74ALS845 8-BIT BUS INTERFACE D-TYPE LATCHES WITH 3-STATE OUTPUTS

switching characteristics (see Note 1)

PARAMETER	FROM (INPUT)	ТО (ОИТРИТ)	$V_{CC} = 5 \text{ V},$ $C_L = 50 \text{ pF},$ $R1 = 500 \Omega,$ $R2 = 500 \Omega,$ $T_A = 25^{\circ}C$ 'ALS845 MIN TYP MAX		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$ $C_L = 50 \text{ pF},$ $R1 = 500 \Omega,$ $R2 = 500 \Omega,$ $T_A = \text{MIN to MAX}$ $SN54ALS845$ $SN74ALS845$ $SN74ALS845$				UNIT	
tPLH	_		IVIII	7	11	2	15	2	13	
tPHL	D	α :		11	15	4	20	4	18	ns
tPLH	С	Q		12	18	5	25	5	21	
^t PHL	C	<u> </u>		16	23	8	30	8	26	ns
^t PLH	PRE	Q		13	19	5	25	6	22	ns
t _{PHL}	1111	<u> </u>		19	26	4	35	6	30	ns
^t PLH	CLR	Q		19	26	4	35	6	30	ns
^t PHL	CEN	ų ,		16	22	6	28	6	24	ns
^t PZH	ōc	Q		9	14	2	18	3	16	ns
tPZL	00	ų.		12	17	4.	20	5	18	115
^t PHZ	OC.	0		4	9	1	12	1	11	ns
tPLZ	30	oc a		6	11	2	14	2	12	115

NOTE 1: Load circuit and voltage waveforms are shown in Section 1.

SN54ALS846, SN74ALS846 8-BIT BUS INTERFACE D-TYPE LATCHES WITH 3-STATE OUTPUTS

recommended operating conditions

			SN	154ALS	346	SN	74ALS	346	UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	UNII
Vcc	Supply voltage		4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage		2			2			V
VIL	Low-level input voltage	*			0.8			0.8	V
ЮН	High-level output current				- 1			-2.6	mA
1	Low-level output current				12			24	mA
lOL	Low-lever output current							48†	I IIIA
	D.I. A	CLR or PRE low							
tw	Pulse duration	C high							ns
t _{su}	Setup time, data before enable C↓								ns
th	Hold time, data after enable C↓								ns
TA	Operating free-air temperature		-55		125	0		70	°C

[†] The extended limit applies only if V_{CC} is maintained between 4.75 V and 5.25 V. The 48 mA limit applies for SN74ALS846-1 only.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED	TEST COME	NTIONS	SN	154ALS	346	SN	174ALS	346	UNIT
PARAMETER	TEST COND	III IUNS	MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNII
VIK	$V_{CC} = 4.5 \text{ V},$	I _I = -18 mA			-1.2			-1.2	V
	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$	$I_{OH} = -0.4 \text{ mA}$	Vcc-	2		Vcc-	2		
Voн	$V_{CC} = 4.5 V,$	IOH = -1 mA	2.4	3.3] v
	$V_{CC} = 4.5 V,$	$I_{OH} = -2.6 \text{ mA}$				2.4	3,2		
	$V_{CC} = 4.5 V$	I _{OL} = 12 mA		0.25	0.4				
Vol	$V_{CC} = 4.5 V,$	I _{OL} = 24 mA] v
	$(I_{OL} = 48 \text{ mA for -1 ve})$	ersions)				1	0.35	0.5	
lozh	$V_{CC} = 5.5 V,$	$V_0 = 2.7 V$			20			20	μΑ
IOZL	$V_{CC} = 5.5 V,$	$V_0 = 0.4 V$			-20			- 20	μΑ
11	$V_{CC} = 5.5 V,$	V _I = 7 V			0.1	,		0.1	mA
. Чн	$V_{CC} = 5.5 V,$	$V_1 = 2.7 V$			20			20	μΑ
l _I L	$V_{CC} = 5.5 V$,	$V_I = 0.4 V$			-0.1			-0.1	mA
lo§	$V_{CC} = 5.5 V,$	$V_0 = 2.25 V$	- 30		- 112	- 30		- 112	mA
	-	Outputs high							
lcc l	$V_{CC} = 5.5 V$	Outputs low							mA
		Outputs disabled						•	

 $^{^{\}ddagger}$ All typical values are at V_{CC} = 5 V, T_A = 25 °C.

Additional information on these products can be obtained from the factory as it becomes available.

[§] The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS.

SN54ALS846, SN74ALS846 8-BIT BUS INTERFACE D-TYPE LATCHES WITH 3-STATE OUTPUTS

switching characteristics (see Note 1)

PARAMETER	FROM (INPUT)	ТО (ОИТРИТ)	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		UNIT		
^t PLH	D	Q					ns
tPHL		<u> </u>					113
^t PLH	С	a					ns
tPHL		ū					113
^t PLH	PRE	Q				 	 ns
tPHL	7 M2	ŭ					ns
^t PLH	CLR	Ω					ns
^t PHL	OEN .	ų ,					ns
^t PZH	oc	Ω					 ns
tPZL		9					115
^t PHZ	oc	0					ns
^t PLZ		<u>oc</u> o					'''

NOTE 1: Load circuit and voltage waveforms are shown in Section 1.

Additional information on these products can be obtained from the factory as it becomes available.

SN54AS845, SN54AS846 SN74AS845, SN74AS846 8-BIT BUS INTERFACE D-TYPE LATCHES WITH 3-STATE OUTPUTS

recommended operating conditions

			1	SN54AS845 SN54AS846		SN74AS845 SN74AS846			UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	
VCC	Supply voltage		4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage		2			2			V
VIL	Low-level input voltage				0.8			0.8	V
ЮН	High-level output current				- 24			- 24	mA
lOL	Low-level output current				32			48	mA
	Pulse duration	CLR or PRE low	5			4			
t _W	Pulse duration	C high	5			4			ns
t _{su}	Setup time, data before enable C↓		3.5			2.5			ns
th	Hold time, data after enable C↓		3.5			2.5			ns
	0	PRE	17			15			
t _r	Recovery time	CLR	16			14			ns
TA	Operating free-air temperature		- 55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PAR	AMETER	TEST CO	ONDITIONS		N54AS8 N54AS8			N74AS8 N74AS8		UNIT
				MIN	TYP [†]	MAX	MIN	TYP [†]	MAX	
VIK		$V_{CC} = 4.5 V,$	I _I = -18 mA			-1.2			-1.2	V
		$V_{CC} = 4.5 \text{ V},$	$I_{OH} = -2 \text{ mA}$	v _{cc} -	2		Vcc-	2		
V_{OH}		$V_{CC} = 4.5 \text{ V},$	I _{OH} = -15 mA	2.4	3.2		2.4	3.2] ∨
		$V_{CC} = 4.5 V,$	$I_{OH} = -24 \text{ mA}$	2			2			
VOL		$V_{CC} = 4.5 V$,	$I_{OL} = 32 \text{ mA}$		0.25	0.5				V
VOL		$V_{CC} = 4.5 \text{ V},$	$I_{OL} = 48 \text{ mA}$					0.35	0.5	L Č
lozh		$V_{CC} = 5.5 V,$	$V_0 = 2.7 V$			50			50	μΑ
lozL		$V_{CC} = 5.5 V,$	$V_0 = 0.4 V$			- 50			- 50	μΑ
11		$V_{CC} = 5.5 V,$	V _I = 7 V			0.1			0.1	mA
ΊΗ		$V_{CC} = 5.5 V$,	V _I = 2.7 V			20			20	μΑ
IIL		$V_{CC} = 5.5 V,$	$V_1 = 0.4 V$			-0.5			-0.5	mA
lo‡		$V_{CC} = 5.5 V,$	$V_0 = 2.25 V$	- 30		-112	- 30		-112	mA
			Outputs high		35	- 58		35	58	
	'AS845		Outputs low		52	85		52	85	
lcc	İ	V _{CC} = 5.5 V	Outputs disabled		52	85		52	85	mA
icc		ν _{ιι} – 5.5 ν	Outputs high		36	59		36	59] '''A
	'AS846		Outputs low		53	87		53	87	
	1		Outputs disabled		53	87		53	87	1

 $^{^{\}dagger}$ All typical values are at $V_{CC} = 5$ V, $T_{A} = 25$ °C.



[‡]The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS.

SN54AS845, SN54AS846 SN74AS845, SN74AS846 8-BIT BUS INTERFACE D-TYPE LATCHES WITH 3-STATE OUTPUTS

'AS845 switching characteristics (see Note 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$ $C_L = 50 \text{ pF},$ $R1 = 500 \Omega,$ $R2 = 500 \Omega,$ $T_A = \text{MIN to MAX}$				UNIT	
			MIN	AS845 MAX	MIN	MAX		
tPLH	6		1	8.5	1	6.5	<u> </u>	
^t PHL	D	Q	1	10	1	9	ns	
^t PLH	С	Q	2	13	2	12		
^t PHL	C	ď	2	13	2	12	ns	
^t PLH	PRE	a	2	12	2	10	ns	
^t PHL	CLR	Q	2	14	2	13	ns	
^t PHL	oc	Q	2	13.5	2	10.5	no	
tPZL		Q .	2	15	2	13.5	ns	
^t PHZ	ŌĊ	Q	1	10	1	8	ns	
^t PLZ	ос	<u> </u>	1	10	1	8	113	

'AS846 switching characteristics (see Note 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)		V _{CC} = 4.5 C _L = 50 pl R1 = 500 : R2 = 500 : T _A = MIN	F, Ω, Ω,	<i>I</i> ,	UNIT
			SN54	AS846	SN74	AS846	
			MIN	MAX	MIN	MAX	-
[†] PLH	D	a	1	11	1	8.5	
^t PHL		<u>u</u>	1	11	1	10	ns
^t PLH	С	Q	2	14	2	12.5	
^t PHL		<u></u>	2	14	2	13	ns
tPLH	PRE	Q	2	12	2	10	ns
[†] PHL	CLR	Q	2	14.5	2	13.5	ns
^t PHL	ōc	Q	2	14.5	2	12	
[†] PZL	1	ū	2	15	2	13.5	ns
^t PHZ	- OC	Q	1	10	1	8	
[†] PLZ		<u>u</u>	1	10	1	8	ns

NOTE 1: Load circuit and voltage waveforms are shown in Section 1.

SN54ALS845, SN54AS845, SN54ALS846, SN54AS846 SN74ALS845, SN74AS845, SN74ALS846, SN74AS846 8-BIT BUS INTERFACE D-TYPE LATCHES WITH 3-STATE OUTPUTS


D latch signal conventions

It is normal TI practice to name the outputs and other inputs of a D-type latch and to draw its logic symbol based on the assumption of true data (D) inputs. Then outputs that produce data in phase with the data inputs are called Q and those producing complementary data are called \overline{Q} . An input that causes a Q output to go high or a \overline{Q} output to go low is called Preset; and input that causes a \overline{Q} output to go high or a Qoutput to go low is called Clear. Bars are used over these pin names (PRE and CLR) if they are active low. The devices on this data sheet are second-source designs and the pin-name conventions used by the original manufacturer have been retained. That makes it necessary to designate the data inputs and outputs of the inverting circuit D and Q.

In some applications it may be advantageous to redesignate the inputs and outputs \overline{D} and \overline{Q} for the noninverting circuits or D and \overline{Q} for the inverting circuits. In that case signal names should change as shown below. Also shown are corresponding changes in the logic symbols.

Notice that Q becoming \overline{Q} causes \overline{PRE} and \overline{CLR} to exchange their names and their S and R function labels. The presence or absence of polarity indicators () changes at the data inputs and outputs, but not at CLR/PRE, OC1, OC2, and OC3 since these inputs are still active-low.

'ALS845, 'AS845



8D (10)

(15) 8<u>ō</u>

8D (10)

(15)

80

SN74AS850. SN74AS851 1 OF 16 DATA SELECTORS/MULTIPLEXERS WITH 3-STATE OUTPUTS

D2822, DECEMBER 1983-REVISED JANUARY 1986

4-Line to 1-Line Data Selectors/Multiplexers That Can Select 1 of 16 Data Inputs. Typical Applications:


> **Boolean Function Generators** Parallel-to-Serial Converters **Data Source Selectors**

- Cascadable to n-Bits
- 3-State Bus Driver Outputs
- 'AS850 Offers Clocked Selects: 'AS851 Offers Enable-Controlled Selects
- Has a Master Output Control (G) for Cascading and Individual Output Controls (GY, GW) for Each Output
- Package Options Include both Plastic and Ceramic Carriers in Addition to Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability


description

These four-line to one-line selectors/multiplexers provide full binary decoding to select one-of-sixteen data sources with complementary Y and W outputs. The 'AS850 has a clock-controlled select register allowing for a symmetrical presentation of the select inputs to the decoder while the 'AS851 has an enable-controlled select register allowing the user to select and hold one particular data line.

A buffered group of output controls $(\overline{G}, \overline{GY}, GW)$ can be used to place the two-outputs in either a normal logic (high or low logic level) or a highimpedance state. In the high-impedance state the outputs neither load nor drive the bus lines significantly. The high-impedance third state and increased drive provide the capability to drive the bus lines in a bus-organized system without the need for interface or pull-up components.



SN74AS850, SN74AS851 . . . FN PACKAGE (TOP VIEW)



*CLK for 'AS850 or SC for 'AS851

The output controls do not affect the internal operations of the data selector/multiplexer. New data can be setup while the outputs are in the high-impedance state.

The SN74AS850 and SN74AS851 are characterized for operation from 0°C to 70°C.


SN74AS850, SN74AS851 1 OF 16 DATA SELECTORS/MULTIPLEXERS WITH 3-STATE OUTPUTS

INPUT SELECTION TABLE

SI	ELECT	INPUT	rs	'AS850	'AS851	INPUT
S 3	S2	S1	SO	CLK	SC	SELECTED
L	L	L	·L	1	L	D0
L	L	L	Н	1	L	D1
L	L	Н	L	†	L	D2
L	L	Н	Н	1	L	D3
L	Н	Ĺ	L	1	L	D4
L	Н	L	Н	1	L	D5
L	Н	Н	L	1	L	D6
L	Н	Н	Н	Ť	L	D7
Н	L	L	L	1	L	D8
н	L	L	Н	Ť	L	D9
Н	L	Н	L	1	L	D10
Н	L	Н	Н	1	L	D11
Н	Н	L	L	1	Ĺ	D12
Н	Н	L	Н	1	L	D13
н	Н	Н	L	1	L	D14
н	Н	н	Н	1	L	D15
Х	X	Х	X	H or L	Н	Dn

Dn = the input selected before the most-recent low-to-high transition of CLK or \overline{SC} .

logic symbols†




[†] These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

OUTPUT FUNCTION TABLE


=	G GY GW		OUT	TPUTS
L	G I	GW	Y	W
Н	Х	X	Z	Z
L	Н	L	z	Z
L	L	L	D	Z
L	Н	Н	z	D,
L	L	Н	D	D

D = level of selected input D0-D15





'AS850 logic diagrams (positive logic) (see inset for 'AS851)



SN74AS850, SN74AS851 1 OF 16 DATA SELECTORS/MULTIPLEXERS WITH 3-STATE OUTPUTS

absolute maximum ratings over	operating free-air temperature ra	ange (unless otherwise noted)
Supply voltage, VCC		
Input voltage		
Operating free-air temperature	e range	0°C to 70°C
Storage temperature range		-65°C to 150°C

SN74AS850 recommended operating conditions

				MIN	NOM	MAX	UNIT
Vcc	Supply voltage			4.5	5	5.5	V
VIH	High-level input voltage	High-level input voltage					V
VIL	Low-level input voltage					0.8	V
Іон	High-level output current					- 15	mA
loL	Low-level output current					48	mA
fclock	Clock frequency			0		60	MHz
	Pulse duration	CLK h	jh	8			ne
tw	Pulse duration	CLK Id	V	8			ns
t _{su}	Setup time, select inputs	before Cl	(1	10			ns
th	Hold time, select inputs after CLK↑			0			ns
TA	Operating free-air temper	ature		0		70	°C

SN74AS850 electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARA	AMETER	TEST CONDITI	ONS	MIN	TYP [†]	MAX	UNIT
VIK		$V_{CC} = 4.5 V,$	I _I = -18 mA			-1.2	V
Vон		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$	$I_{OH} = -2 \text{ mA}$	V _{CC} - 2			V
VOH		$V_{CC} = 4.5 V$,	$I_{OH} = -15 \text{ mA}$	2	3.3		7 °
VOL		$V_{CC} = 4.5 V$,	I _{OL} = 48 mA		0.35	0.5	V
lozh		$V_{CC} = 5.5 V$,	$V_0 = 2.7 \text{ V}$			50	μΑ
lozL		$V_{CC} = 5.5 V$,	$V_0 = 0.4 \text{ V}$			- 50	μΑ
η ·		$V_{CC} = 5.5 V,$	V _I = 7 V			0.1	mA
lіН		$V_{CC} = 5.5 V$,	V ₁ = 2.7 V			20	μΑ
l.	D, G	V E E V	V: 0.4.V			- 1	mA
ΙL	All others	$V_{CC} = 5.5 V$,	$V_I = 0.4 V$			-0.5] mA
10 [‡]		V _{CC} = 5.5 V,	V _O = 2.25 V	- 30		-112	mA
		V	Outputs active		50	81	I ^
ICC	I	$V_{CC} = 5.5 V$	Outputs disabled		52	85	mA

 $^{^{\}dagger}$ All typical values are at V_{CC} = 5 V, T_A = 25 °C.



[†] The output conditions have been chosen to produce a current that closely approximates one-half of the true short-circuit current, IOS.

SN74AS850 1 OF 16 DATA SELECTORS/MULTIPLEXERS WITH 3-STATE OUTPUTS

SN74AS850 switching characteristics (see Note 1)

PARAMETER	FROM (INPUT)	то (оитрит)	$C_L = 50 \text{ p}$ $R1 = 500$ $R2 = 500$ $T_A = 0 ^{\circ}C$	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$ $C_L = 50 \text{ pF},$ $R1 = 500 \Omega,$ $R2 = 500 \Omega,$ $T_A = 0 ^{\circ}\text{C to } 70 ^{\circ}\text{C}$ MIN MAX		
f _{max}			60		MHz	
t _{PLH}	A D	V	3	10.5		
t _{PHL}	Any D	Y	3	11	ns	
^t PLH	Any D	w	3	8		
tPHL ·	Any D	1	1	6	ns	
t _{PLH}	CLK	Y	3	14.5	ns	
^t PHL			3	17.5	115	
t _{PLH}	CLK	w	3	15	ns	
^t PHL	CLK		3.5	13		
^t PZH	G	Y	2	8	no	
tPZL			3	11	ns	
^t PHZ	G	Y	1	6	ns	
^t PLZ		<u>'</u>	2	8] "	
t _{PZH}	G	w	2	8	ns	
t _{PZL}		1	3	21	1 "	
^t PHZ	\overline{G}	w w	1	6	ns	
[†] PLZ	<u> </u>		2		1113	
t _{PZH}	ΘŸ	Υ	2	8	ns	
^t PZL	<u> </u>	· ·	3	11		
[†] PHZ	ΘŸ	Υ	1	6	ns	
t _{PLZ}			2	8		
^t PZH	GW	w	2	10	ns	
tPZL			3	25	T ns	
^t PHZ	GW	w	1	6	ns	
tPLZ			2	11		

NOTE 1: Load circuit and voltage waveforms are shown in Section 1.

SN74AS851 1 OF 16 DATA SELECTORS/MULTIPLEXERS WITH 3-STATE OUTPUTS

SN74AS851 recommended operating conditions

		MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	V
VIH	High-level input voltage	2			V
VIL	Low-level input voltage			0.8	V
Іон	High-level output current			- 15	mA
lOL	Low-level output current			48	mA
t _w	Pulse duration, SC low	10			ns
t _{su}	Setup time, select inputs before $\overline{SC}{}^{\uparrow}$	4.5			ns
t _h	Hold time, select inputs after $\overline{SC}\uparrow$	0			ns
TA	Operating free-air temperature	0		70	°C

SN74AS851 electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAM	METER	TEST CONDIT	IONS	MIN	TYP [†]	MAX	UNIT
VIK		$V_{CC} = 4.5 V,$	I _I = -18 mA			-1.2	С
V		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$	I _{OH} = -2 mA	V _{CC} -2			V
VOH		$V_{CC} = 4.5 V$,	I _{OH} = -15 mA	2	3.3		1 '
VOL		$V_{CC} = 4.5 V,$	$I_{OL} = 48 \text{ mA}$		0.35	0.5	V
lozh		$V_{CC} = 5.5 V,$	$V_0 = 2.7 V$			50	μA
lozL		$V_{CC} = 5.5 V,$	$V_0 = 0.4 V$			- 50	μA
I _I		$V_{CC} = 5.5 V$,	$V_1 = 7 V$			0.1	mA
۱н		$V_{CC} = 5.5 V$,	$V_1 = 2.7 V$			20	μΑ
to.	D, Ĝ	Vcc = 5.5 V,	V _I = 0.4 V			– 1	mA
ηL	All others	VCC = 3.5 V,	V = 0:4 V			-0.5	l IIIA
lo‡	-	$V_{CC} = 5.5 V$,	$V_0 = 2.25 \text{ V}$	- 30		-112	mA
100		V 55.V	Outputs active		50	81	mA
lcc		V _{CC} = 5.5 V	Outputs disabled		52	85] "" [

[†] All typical values are at $V_{CC} = 5$ V, $T_A = 25$ °C. ‡ The output conditions have been chosen to produce a current that closely approximates one-half of the true short-circuit current, I_{OS} .

SN74AS851 1 OF 16 DATA SELECTORS/MULTIPLEXERS WITH 3-STATE OUTPUTS

SN74AS851 switching characteristics (see Note 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 4.5$ $C_{L} = 50 \text{ pl}$ $R1 = 500$ $R2 = 500$ $T_{A} = 0 ^{\circ}\text{C}$ MIN	Ω,	UNIT
tPLH	Any D	Υ	3	10.5	
t _{PHL}	Ally b	'	3	11	ns
tPLH	Any D	W	3	8	
[†] PHL	7 Any 5	VV	1	6	ns
^t PLH	S0, S1, S2, S3	Υ	3	18	ne
^t PHL	30, 31, 32, 33	•	3	19	ns
^t PLH	S0, S1, S2, S3	W	3	16	no
[†] PHL	30, 31, 32, 33	•	3	15	ns
^t PLH	SC	Υ	3	18	ns
^t PHL		,	3	20	
t _{PLH}	SC	W	3	16	ns
^t PHL			3	15	115
^t PZH	G	Υ Υ	2	8	ns
^t PZL	j	<u>'</u>	3	11	115
^t PHZ	G	Υ	1	6	ns
t _{PLZ}]	•	2	8	
^t PZH	G	W	2	8	ns
^t PZL	9	•	3	21	113
^t PHZ	G	W	1	6	ns
^t PLZ	,	**	2	8	
^t PZH	ΘŸ	Υ	2	8	ns
^t PZL]		3	. 11	
^t PHZ	ΘŸ	Υ	1	6	ns
tPLL	3,		2	8	1,10
^t PZH	GW	W	2	10	ns
[†] PZL	J.,	W	3	25	ns
^t PHZ	GW	W	1	6	ns
[†] PLZ] 3" [**	2	11	

NOTE 1: Load circuit and voltage waveforms are shown in Section 1.

TYPICAL APPLICATION DATA

The 'AS850 or 'AS851 can be used as a 1-of-16 Boolean function generator. Figure 1 shows the 'AS850 in one example.




FIGURE 1. 1-of-16 BOOLEAN FUNCTION GENERATOR



TYPICAL APPLICATION DATA




FIGURE 2. 1-of-32 DATA SELECTOR/MULTIPLEXER






FIGURE 3. 1-of-64 DATA SELECTOR/MULTIPLEXER



D2810. JUNE 1984-REVISED JANUARY 1986

- Included among the Package Options are Compact, 24-Pin, 300-mil-Wide DIPs and Both 28-Pin Plastic and Ceramic Chip Carriers
- **Buffered 3-State Outputs Drive Bus Lines** Directly
- Cascadable to n-Bits
- Eight Selectable Transceiver/Port Functions:


A to B or B to A Register to A or B Shifted to A from B or Shifted to B from A Off-Line Shifts (A and B Ports Transceiving or in High-Impedance State) Register Clear

- Particularly Suitable for Use in Diagnostics Circuitry
- Serial Register Provides:
 - Parallel Storage of Either A or B Input
 - Serial Transmission of Data from Either A or B Port
- Dependable Texas Instruments Quality and Reliability


description

The 'AS852 features two 8-bit I/O ports (A1-A8 and B1-B8), and 8-bit parallel-load, serial-in, parallel-out shift register, and control logic. With these features, this device is capable of performing eight selectable transceiver or port functions, depending on the state of the three select lines S0, S1, and S2. These functions

SN54AS852 . . . JT PACKAGE SN74AS852 . . . DW or NT PACKAGE (TOP VIEW)



SN54AS852 . . . FK PACKAGE SN74AS852 . . . FN PACKAGE (TOP VIEW)




NC-No internal connection

include: transferring data from port A to port B or vice versa (i.e., the transceiver function), transferring data from the register to either port, serial shifting data to either port from the opposite port, performing off-line shifts (with A and B ports in high-impedance state), and clearing the register. The 'AS852 can simultaneously transfer data from A to B or B to A and perform an off-line serial shift of data in the register. Synchronous parallel loading of the internal register can be accomplished from either port on the positive transition of the clock while serially shifting data in via the SERIN input. The 'AS852 is ideally suited for applications implementing diagnostic circuitry to enhance system verification and/or fault analysis. All serial data is shifted right. All outputs are buffer-type outputs designed specifically to drive bus lines directly and all are 3-state except for Q8, which is a totem-pole output.

The SN54AS852 is characterized for operation over the full military temperature range of -55 °C to 125 °C. The SN74AS852 is characterized for operation from 0°C to 70°C.

logic diagram (positive logic)



Pin numbers shown are for DW, JT, and NT packages.



1= 1D

(14) _{B8}


(13) Q8

FUNCTION TABLE

MODE	сьоск	SERIN	A1 Q1 B1	42.02.02	A 2 02 P2	A4 O4 B4	A5 Q5 B5	4 C O C D C	A7 07 D7	A8 Q8 B8	PORT
S2 S1 S0	CLUCK	SERIN	AIUIBI	A2 U2 B2	A3 U3 B3	A4 U4 B4	AS US BS	A6 Q6 B6	A/ U/ B/	A8 U8 B8	FUNCTION
LLL	H or L	Х	Z Q _n A1	Z Q _n A2	Z Q _n A3	Z Q _n A4	Z Q _n A5	Z Q _n A6	Z Q _n A7	Z Q _n A8	А ТО В
LLL	1	×	Z A1 A1	Z A2 A2	A A3 A3	Z A4 A4	Z A5 A5	Z A6 A6	Z A7 A7	Z A8 A8	7108
LLH	H or L	х	B1 Q _n Z	B2 Q _n Z	B3 Q _n Z	B4 Q _n Z	B5 Q _n Z	B6 Q _n Z	B7 Q _n Z	B8 Q _n Z	втоа
ĻLΗ	1	×	B1 B1 Z	B2 B2 Z	B3 B3 Z	B4 B4 Z	B5 B5 Z	B6 B6 Z	B7 B7 Z	B8 B8 Z	BIOX
LHL	HorL	х	Χ Q _n Q1	X Q _n Q2	х о _п оз	X Q _n Q4	Χ Q _n Q5	х о _п ое	Χ Q _n Q7	х a _n a8	Q _N TO B _N
LHL	†	Х	Z A1 A1	Z A2 A2	Z A3 A3	Z A4 A4	Z A5 A5	Z A6 A6	Z A7 A7	Z A8 A8	GM 10 DM
LHH	H or L	х	Q1 Q _n X	Q2 Q _n X	03 0 _n X	Q4 Q _n X	Q5 Q _n Χ	Q6 Q _n X	Q7 Q _n Χ	Q8 Q _n X	Q _N TO A _N
LHH	1	X	B1 B1 Z	B2 B2 Z	B3 B3 Z	B4 B4 Z	B5 B5 Z	B6 B6 Z	B7 B7 Z	B8 B8 Z	
HLL	HorL	×	Z Q _n A1	Z Q _n A2	Z Q _n A3	Z Q _n A4	Z Q _n A5	Z Q _n A6	Z Q _n A7	Z Q _n A8	SHIFT
HLL	t	н	Z H A1	Z Q1 A2	Z Q2 A3	Z Q3 A4	Z Q4 A5	Z Q5 A6	Z Q6 A7	Z Q7 A8	AND
HLL	1	L	Z L A1	Z Q1 A2	Z Q2 A3	Z Q3 A4	Z Q4 A5	Z Q5 A6	Z Q6 A7	Z Q7 A8	А ТО В
HLH	H or L	х	B1 Q _n Z	B2 Q _n Z	B3 Q _n Z	B4 Q _n Z	B5 Q _n Z	B6 Q _n Z	B7 Q _n Z	B8 Q _n Z	SHIFT
НГН	, 1	н	B1 H Z	B2 Q1 Z	B3 Q2 Z	B4 Q3 Z	B5 Q4 Z	B6 Q5 Z	B7 Q6 Z	B8 Q7 Z	AND
HLH	†	L	B1 L Z	B2 Q1 Z	B3 Q2 Z	B4 Q3 Z	B5 Q4 Z	B6 Q5 Z	B7 Q6 Z	B8 Q7 Z	B TO A
HHL	H or L	Х	z Q _n z	z o _n z	z Q _n z	z o _n z	z Q _n z	z Q _n z	z Q _n z	z o _n z	
ннь	1	н	ZHZ	Z Q1 Z	Z Q2 Z	Z Q3 Z	Z Q4 Z	Z Q5 Z	Z Q6 Z	Z Q7 Z	SHIFT
ннь	1	L	ZLZ	Z Q1 Z	Z Q2 Z	Z Q3 Z	Z Q4 Z	Z Q5 Z	Z Q6 Z	z 07 z	
ннн	HorL	х	z Q _n z	z Q _n	z o _n z	z o _n z	z Q _n z	z Q _n z	z Q _n z	z Q _n z	CLEAR
ннн	1	х	ZLZ	ZLZ	ZLZ	ZLZ	ZLZ	ZLZ	ZLZ	ZLZ	GLLAN

n = level of Q_n(n = 1,2,...8) established on the most recent ↑ transition of CLK. Q1 through Q8 are the shift register outputs; only Q8 is available externally. The double inversions that take place as data travels from port to port are ignored in this table.

logic symbol†



[†]This symbol is in accordance with ANSI/IEEE Standard 91-1984 and IEC Publication 617-12. Pin numbers shown are for DW, JT, and NT packages.



absolute maximum ratings over free-air temperature range

Supply voltage Voc
Supply voltage, VCC
Input voltage: All inputs
I/O ports
Voltage applied to a disabled 3-state output
Operating free-air temperature range: SN54AS85255°C to 125°C
SN74AS852 0 °C to 70 °C
Storage temperature range

recommended operating conditions

			SI	V54AS8	52	SN74AS852			LIBUT	
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT	
Vcc	Supply voltage		4.5	5	5.5	4.5	5	5.5	V	
VIH	High-level input voltage	High-level input voltage			,	2			V	
VIL	Low-level input voltage			0.8			0.8	V		
1	High-level output current	A1-A8, B1-B8			12			- 15	mA	
ЮН		Ω8			- 2			- 2		
1	Low-level output current	A1-A8, B1-B8			32			48	mA	
lOL		Q8			20			20	IIIA	
fclock	Clock frequency		0		45	0		50	MHz	
tw	Duration of clock pulse		11			10			ns	
	Setup time before CLK1	A1-A8, B1-B8, SERIN	5.5			5.5				
t _{su}	Setup time before CLK1	S0, S1, S2	5.5			5.5			ns	
4.	Hold time data ofter CLK!	A1-A8, B1-B8, SERIN	0			0				
th	Hold-time, data after CLK1	S0, S1, S2	0			. 0			ns	
TA	Operating free-air temperture		- 55		125	0		70	°C	



electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	ARAMETER	TEST CO	UDITIONS	SI	V54AS8	52	SI	N74AS8	52	UNIT
-	ANAMETEN	TEST CON	NDITIONS	MIN	TYP†	MAX	MIN	TYP	MAX	UNII
VIK		$V_{CC} = 4.5 \text{ V},$	I _I = -18 mA			-1.2			- 1.2	٧
	A1-A8, B1-B8	$V_{CC} = 4.5 \text{ V},$	$I_{OH} = -12 \text{ mA}$	2.4	3.2					
∨он		$V_{CC} = 4.5 \text{ V},$	$I_{OH} = -15 \text{ mA}$		_		2.4	3.3		V
	All outputs	$V_{CC} = 4.5 \text{ V to } 5.5$	V , $I_{OH} = -2 \text{ mA}$	v _{cc} -	2		vcc-	2		
	All outputs except Q8	$V_{CC} = 4.5 \text{ V},$	$I_{OL} = 32 \text{ mA}$		0.3	0.5				
VOL	All outputs except 40	$V_{CC} = 4.5 \text{ V},$						0.35	0.5	V
	Ω8	$V_{CC} = 4.5 V$,	$I_{OL} = 20 \text{ mA}$		0.25	0.5		0.25	0.5	
	S0, S1, S2	$V_{CC} = 5.5 \text{ V},$	V _I = 7 V			0.3			0.3	
l li	CLK and SERIN	VCC = 3.5 V,	V - / V	L		0.1			0.1	mA
	A1-A8, B1-B8	$V_{CC} = 5.5 V$,	$V_1 = 5.5 \text{ V}$			0.2			0.2	
	S0, S1, S2					60			60	
ΙΗ	CLK and SERIN	$V_{CC} = 5.5 V$,	$V_1 = 2.7 V$			20			20	μΑ
	A1-A8, B1-B8 [‡]			L		70			70	
	S0, S1, S2					- 1			- 1_	
Iμ	CLK and SERIN	$V_{CC} = 5.5 V$,	$V_I = 0.4 V$			-0.5			-0.5	mA
	A1-A8, B1-B8 [‡]					-0.5			-0.5	
lo§	Except Q8	$V_{CC} = 5.5 \text{ V},$	Va = 2.25 V	- 30		-112	- 30		-112	mA
_'0'	Ω8	VCC = 3.5 V,	VU = 2.25 V	- 20		-112	- 20		-112	
Icc		$V_{CC} = 5.5 V$			136	220		136	220	mA

 $^{^{\}dagger}$ All typical values are at V_{CC} = 5 V, T_A = 25 °C.

switching characteristics (see Note 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54	R _L = 4.5 V to 5.5 V, C _L = 50 pF, R1 = 500 Ω, R2 = 500 Ω, T _A = MIN to MAX SN54AS852 SN74AS852			
f _{max}			45	MAX	MIN 50	MAX	MHz
tPLH tPHL	Any A port	Any B port	2 3	9 12.5	2	7.5 11	ns
^t PLH ^t PHL	Any B port	Any A port	2 3	9 12.5	2	7.5 11	ns
^t PLH ^t PHL	so, s1, s2¶	Any A or B port	3	11.5 12	3	10 10.5	ns
[†] PLH [†] PHL	CLK	Any A or B port	2 3	- 11 14	2 3	9 12.5	ns
^t PLH ^t PHL	CLK	Q8	3	10.5 11.5	2	8 10	ns
^t PHZ ^t PLZ	50 51 52	Any A or B	3	9	2	7 10.5	ns
^t PZH ^t PZL	S0, S1, S2	port	3	9 13	2	7 10.5	ns

 $\underline{\text{NOTE}}$ 1: Load circuit and voltage waveforms are shown in Section 1.


The positive transition of S1 control pin will cause low-level data on the A or B bus to be invalid for 17.5 ns.




 $^{^{\}ddagger}$ For I/O ports, the parameters I_{IH} and I_{IL} include the output currents I_{OZH} and I_{OZL}, respectively.

[§]The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IQS.


TYPICAL APPLICATION DATA






BUS B TO BUS A OR

SERIAL TRANSMISSION





D2814 DECEMBER 1983-REVISED MARCH 1985


- Included Among the Package Options are Compact, 24-Pin, 300-mil-Wide DIPs and Both 28-Pin Plastic and Ceramic Chip Carriers
- **Buffered 3-State Outputs Drive Bus Lines** Directly
- Cascadable to n-Bits
- Eight Selectable Transceiver/Port Functions:
 - B to A
 - Register to A and/or B
 - Off-Line Shifts (A and B Ports in High-Impedance State)
 - Shifted to A and/or B
- Particularly Suitable for Use in Diagnostics Analysis Circuitry
- Serial Register Provides:
 - Parallel Storage of Either A or B Input
 - Serial Transmission of Data from Either A or B Port
 - Readback Mode B to A

PRODUCTION DATA documents contain information


roubot flow all a documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

Dependable Texas Instruments Quality and Reliability

SN54AS856 . . . JT PACKAGE SN74AS856 . . . DW or NT PACKAGE (TOP VIEW)



SN54AS856 . . . FK PACKAGE SN74AS856 . . . FN PACKAGE (TOP VIEW)



NC-No internal connection


description


The 'AS856 features two 8-bit I/O ports (A1-A8 and B1-B8), an 8-bit parallel-load, serial-in, parallel-out shift register, and control logic. With these features, this device is capable of performing eight selectable transceiver or port functions, depending on the state of the three control lines OEA, OEB, and MODE. These functions include: transferring data from port A to port B or vice versa (i.e., the transceiver function), serial shifting data to either or both ports, and performing off-line shifts (with A and B ports active as transceivers in a high-impedance state). Synchronous parallel loading of the internal register can be accomplished from either port on the positive transition of the clock while serially shifting data in via the SERIN input. The 'AS856 is ideally suited for applications needing signature-analysis circuitry to enhance system verification and/or fault analysis. All serial data is shifted right. All outputs are buffer-type outputs designed specifically to drive bus lines directly and all are 3-state except for Q8, which is a totem-pole output.

The SN54AS856 is characterized for operation over the full military temperature range of -55 °C to 125 °C. The SN74AS856 is characterized for operation from 0°C to 70°C.



logic diagram (positive logic)






FUNCTION TABLE

	MODE		01.001	050101									
MODE	OEA	OEB	CLOCK	SERIN	ATOTE	A2 Q2 B2	A3 Q3 B3	A4 Q4 B4	A5 Q5 B5	A6 Q6 B6	A/Q/B/	A8 G8 B8	FUNCTION
L	L	L	H or L	Х	Q1 Q1 Q1	Q2 Q2 Q2	Q3 Q3 Q3	Q4 Q4 Q4	Q5 Q5 Q5	Q6 Q6 Q6	Q7 Q7 Q7	08 Q8 Q8	FEEDBACK
L	L	L	1	Х	Q1 Q1 Q1	Q2 Q2 Q2	03 03 03	Q4 Q4 Q4	Q5 Q5 Q5	Q6 Q6 Q6	Q7 Q7 Q7	08 08 08	PEEDBACK
L	L	Н	H or L	Х	B1 Q1 Z	B2 Q2 Z	B3 Q3 Z	B4 Q4 Z	B5 Q5 Z	B6 Q6 Z	B7 Q7 Z	B8 Q8 Z	B to A
L	L	Н	1	Х	B1 B1 Z	B2 B2 Z	B3 B3 Z	B4 B4 Z	B5 B5 Z	B6 B6 Z	B7 B7 Z	B8 B8 Z	A to Q
L	Н	L	H or L	Х	Z Q1 Q1	Z Q2 Q2	Z Q3 Q3	Z Q4 Q4	Z Q5 Q5	Z Q6 Q6	Z Q7 Q7	Z Q8 Q8	A to Q
L	Н	L	1	Х	Z A1 A1	Z A2 A2	Z A3 A3	Z A4 A4	Z A5 A5	Z A6 A6	Z A7 A7	Z A8 A8	Q to B
L	Н	Н	H or L	Х	Z Q1 Z	Z Q2 Z	Z Q3 Z	Z Q4 Z	Z Q5 Z	Z Q6 Z	Z Q7 Z	Z Q8 Z	A to Q
L	Н	н	1	Х	Z A1 Z	Z A2 Z	Z A3 Z	Z A4 Z	Z A5 Z	Z A6 Z	Z A7 Z	Z A8 Z	Alou
н	L	L	H or L	Х	Q1 Q _n Q1	Q2 Q _n Q2	03 Q _n Q3	Q4 Q _n Q4	Q5 Q _n Q5	Q6 Q _n Q6	Q7 Q _n Q7	Q8 Q _n Q8	SHIFT
н	L	· L	1	н	ннн	01 01 01	Q2 Q2 Q2	03 03 03	Q4 Q4 Q4	Q5 Q5 Q5	Q6 Q6 Q6	Q7 Q7 Q7	то
н	L	L	1	L	LLL	Q1 Q1 Q1	Q2 Q2 Q2	O3 O3 O3	Q4 Q4 Q4	Q5 Q5 Q5	Q6 Q6 Q6	Q7 Q7 Q7	A and B
Н	L	Н	H or L	X	Q1 Q _n Z	Q2 Q _n Z	03 0 _n Z	Q4 Q _n Z	Q5 Q _n Z	Q6 Q _n Z	Q7 Q _n Z	Q8 Q _n Z	SHIFT
н	L	Н	1	н	ннг	Q1 Q1 Z	Q2 Q2 Z	Q3 Q3 Z	Q4 Q4 Z	Q5 Q5 Z	Q6 Q6 Z	Q7 Q7 Z	то
Н	L	н	1	L	LLZ	Q1 Q1 Z	Q2 Q2 Z	Q3 Q3 Z	Q4 Q4 Z	Q5 Q5 Z	Q6 Q6 Z	Q7 Q7 Z	Α
Н	Н	L	H or L	Х	Z Q _n Q1	z Q _n Q2	Z Q _n Q3	Z Q _n Q4	Z Q _n Q5	Z Q _n Q6	z α _n α7	z Q _n Q8	SHIFT
н	н	L	Ť	н	zнн	Z Q1 Q1	Z Q2 Q2	z 03 03	Z Q4 Q4	Z Q5 Q5	Z Q6 Q6	Z Q7 Q7	то
Н	Н	L	1	L	ZLL	Z Q1 Q1	Z Q2 Q2	Z Q3 Q3	Z Q4 Q4	Z Q5 Q5	Z Q6 Q6	Z Q7 Q7	В
Н	Н	Н	H or L	Х	z Q _n z	z Q _n z	Z Q _{n Z}	z o _n z	z o _n z	z o _n z	z Q _n z	z Q _n z	
Н	н	н	1	н	ZHZ	Z Q1 Z	Z Q2 Z	Z Q3 Z	Z Q4 Z	Z Q5 Z	Z Q6 Z	Z Q7 Z	SHIFT
н	н	н	1	L	ZLH	Z Q1 Z	Z Q2 Z	Z Q3 Z	Z Q4 Z	Z Q5 Z	Z Q6 Z	Z Q7 Z	

n = level of Qn(n = 1, 2 . . . 8) established on most recent ↑ transition of CLK. Q1 through Q8 are the shift register outputs; only Q8 is available externally. The double inversions that take place as data travels from port to port are ignored in this table.

logic symbol†



Pin numbers shown are for DW, JT, and NT packages.

[†]This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



ab	solute maximum ratings over free-air temperature range	
	Supply voltage, VCC	7 V
	Input voltage: All inputs	7 V
	I/O ports	5 V
	Voltage applied to a disabled 3-state output	5 V
*	Operating free-air temperature range: SN54AS85655°C to 125	5°C

Storage temperature range ...

recommended operating conditions

			SI	N54AS8	56	SI	174AS8	56	
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage		4.5	5	5.5	4.5	5	5.5	V
ViH	High-level input voltage		2			2			V
VIL	Low-level input voltage				0.8			0.8	V
1	11:	A1-A8, B1-B8			- 12			- 15	
ЮН	High-level output current	Q8			- 2			– 2	mA
1-	1 1 1	A1-A8, B1-B8			32			48	mA
lOL	Low-level output current	Q8			20			20] MA
fclock	Clock frequency		0		45	0		50	MHz
t _w	Duration of clock pulse		11			10			ns
	Setup time before CLKA	A1-A8, B1-B8 SERIN	5.5			5.5			
t _{su}	Setup time before CLK↑	OEB, OEA, MODE	5.5			5.5			ns
4.	Hald time data after CLKA	A1-A8, B1-B8 SERIN	0			0			
th	Hold-time, data after CLK†	OEB, OEA, MODE	0			0			ns
TA	Operating free-air temperature		-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	ADAMETED	TECT COMP	TIONS	SI	154AS8	56	SN	174AS8	56	LIBUT
P.	ARAMETER	TEST CONDI	HONS	MIN	TYP†	MAX	MIN	TYP [†]	MAX	UNIT
VIK		$V_{CC} = 4.5 \text{ V},$	I _I = -18 mA			-1.2			-1.2	٧
	A1-A8	$V_{CC} = 4.5 V$,	$I_{OH} = -12 \text{ mA}$	2	3.2					
Voн	B1-B8	$V_{CC} = 4.5 \text{ V},$	011				2	3.3		V
	All outputs	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$	$I_{OH} = -2 \text{ mA}$	V _{CC} -	2		v _{cc} -	2		
	All outputs except Q8	$V_{CC} = 4.5 V,$	$I_{OL} = 32 \text{ mA}$		0.25	0.5				
VOL	All outputs except Qo	$V_{CC} = 4.5 \text{ V},$	$I_{OL} = 48 \text{ mA}$					0.35	0.5	V
	Q8	$V_{CC} = 4.5 \text{ V},$	I _{OL} = 20 mA			0.5			0.5	
	OEB, OEA, MODE	$V_{CC} = 5.5 V_{c}$	V _I = 7 V			0.2			0.2	
l h	CLK and SERIN	VCC = 3.3 V,	V = / V			0.1			0.1	mA
	A1-A8, B1-B8	$V_{CC} = 5.5 V,$	$V_{I} = 5.5 \text{ V}$			0.2	L		0.2	
	OEB, OEA, MODE					40			40	
ήн	CLK and SERIN	$V_{CC} = 5.5 V$,	$V_1 = 2.7 V$			20			20	μΑ
	A1-A8, B1-B8 [‡]			<u> </u>		70	<u> </u>		70	
	OEB, OEA, MODE					- 1			- 1	
կլ	CLK and SERIN	$V_{CC} = 5.5 V$,	$V_1 = 0.4 V$			-0.5			-0.5	mA
	A1-A8, B1-B8 [‡]					-0.5			-0.5	
IO §	Except Q8	$V_{CC} = 5.5 V,$	V 2.25.V	- 30		- 112	- 30		- 112	mA
103	Q8	νCC = 2.2 V,	v _O = 2.25 V	- 20		-112	-20		- 112	mA
lcc		$V_{CC} = 5.5 V$			118	200		118	200	mA

 $^{^{\}dagger}$ All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 ^{\circ}\text{C}$.

switching characteristics (see Note 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54	$V_{CC} = 4.5$ $C_{L} = 50$ $R1 = 500$ $R2 = 500$ $T_{A} = MIN$ $AS856$	pF, Ω, Ω, to MAX	AS856	UNIT
f _{max}			45		50		MHz
[†] PLH	A B	A A	2	8	2	7	
tPHL	Any B port	Any A.port	2	10.5	2	9.5	ns
^t PLH	- tMODE¶	Any A or B	2	8.5	2	7.5	ns
[‡] PHL	TWODE	port	5	20	5	19	115
^t PLH	→MODE	Any A or B	2	8.5	2	7.5	ns
^t PHL	*INIODE	port	2	9.5	2	8	115
^t PLH	CLK	Any A or B	3	12	3	9	ns
^t PHL	CLIX	port	3	12	3	11	113
^t PLH	CLK	Ω8	2	9	2	7.5	ns
tPHL	JEN		2	10	2	9	,,,,
^t PHZ			2	9	2	7	ns
tPLZ	OEA or OEB	Any A or B	2	12	2	9.5	
^t PZH	J SEA OF SEB	port	2	8	2 .	7	ns
^t PZL			2	11	2	10	

The positive transition of the MODE control will cause low-level data at the A output Bus or stored in Q to be invalid for 12 ns. NOTE 1: Load circuit and voltage waveforms are shown in Section 1.




[‡]For I/O ports, the parameters I_{IH} and I_{IL} include the output currents I_{OZH} and I_{OZL}, respectively.

[§]The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, I_{OS}.

SN54AS867, SN54AS869, SN74AS867, SN74AS869 SYNCHRONOUS 8-BIT UP/DOWN COUNTERS

D2661, DECEMBER 1982 - AUGUST 1985


- Included among the Package Options are Compact, 24-Pin, 300-mil-Wide DIPs and 28-Pin Ceramic Chip Carriers
- Fully Programmable with Synchronous Counting and Loading
- 'AS867 Has Asynchronous Clear, 'AS869 Has Synchronous Clear
- Fully Independent Clock Circuit Simplifies
- Ripple Carry Output for n-Bit Cascading
- Improved Performance Compared to Schottky TTL:
 - Typical Power Reduced by 38%
 - Maximum Count Frequency is 25%
- Dependable Texas Instruments Quality and Reliability



SN54AS867, SN54AS869 JT PACKAGE

F 17 D QF 8 G 16 \ QG н 🗆 10 15 \ QH 14 T CLK ENT 11 13 TRCO GND [12

SN54AS867, SN54AS869 FK PACKAGE (TOP VIEW)



NC-No internal connection

description

These synchronous presettable counters feature an internal carry look-ahead for cascading in high-speed counting applications. Synchronous operation is provided by having all flip-flops clocked simultaneously so that the outputs change coincident with each other when so instructed by the count-enable inputs and internal gating. This mode of operation helps eliminate the output counting spikes that are normally associated with asynchronous (ripple-clock) counters. A buffered clock input triggers the eight flip-flops on the rising (positive-going) edge of the clock waveform.

These counters are fully programmable; that is, the outputs may each be preset to either level. The load mode circuitry allows parallel loading of the cascaded counters. As loading is synchronous, selecting the load mode disables the counter and causes the outputs to agree with the data inputs after the next clock pulse.

The carry look-ahead circuitry provides for cascading counters for n-bit synchronous applications without additional gating. Instrumental in accomplishing this function are two count-enable inputs and a carry output. Both count enable inputs (ENP and ENT) must be low to count. The direction of the count is determined by the levels of the select inputs (see Function Table). Input ENT is fed forward to enable the carry output. The ripple carry output thus enabled will produce a low-level pulse while the count is zero (all outputs low) counting down or 255 counting up (all outputs high). This low-level overflow carry pulse can be used to enable successive cascaded stages. Transitions at the enable ENP and ENT inputs are allowed regardless of the level of the clock input. All inputs are diode-clamped to minimize transmission-line effects, thereby simplifying system design.




SN54AS867, SN54AS869, SN74AS867, SN74AS869 SYNCHRONOUS 8-BIT UP/DOWN COUNTERS

These counters feature a fully independent clock circuit. With the exception of the asynchronous clear on the 'AS867, changes at control inputs (SO, S1) that will modify the operating mode have no effect on the Q outputs until clocking occurs. Anytime the $\overline{\text{ENP}}$ and/or $\overline{\text{ENT}}$ is taken high, $\overline{\text{RCO}}$ will either go or remain high. The function of the counter (whether enabled, disabled, loading, or counting) will be dictated solely by the conditions meeting the stable setup and hold times.

The SN54AS867 and SN54AS869 are characterized for operation over the full military temperature range of $-55\,^{\circ}\text{C}$ to 125 $^{\circ}\text{C}$. The SN74AS867 and SN74AS869 are characterized for operation from 0 $^{\circ}\text{C}$ to 70 $^{\circ}\text{C}$.

logic symbols†



[†]These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for DW, JT, and NT packages.


FUNCTION TABLE

	S1	S0	FUNCTION
	L	L	Clear
	L	Н	Count down
1	н	Ł	Load
	Ι	Н	Count up

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC	. 7 V
Input voltage	. 7 V
Operating free-air temperature range: SN54AS867, SN54AS869	125°C
SN74AS867, SN74AS869 0°C to	
Storage temperature range65 °C to	150°C





SN54AS867, SN74AS867 SYNCHRONOUS 8-BIT UP/DOWN COUNTERS WITH ASYNCHRONOUS CLEAR

recommended operating conditions

			S	N54AS	867	SN	174AS8	867	UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	UNII
VCC	Supply voltage	,	4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage		2			2			V
VIL	Low-level input voltage				0.8			0.8	V
loн	High-level output current	,			-2			- 2	mA
IOL	Low-level output current				20			20	mA
fclock	Clock frequency		0		40	0		50	MHz
tw(clock)	Duration		12.5			10			ns
tw(clear)	Duration of clear pulse (S0 and S1 low)	12.5			10			ns
		Data inputs A-H	5			4			ns
		Enable P (ENP) or							
		Enable T (ENT)	9			8			ns
t _{su}	Setup time [†]	S0 or S1 (load)	11			10			ns
		S0 or S1 (clear)	11			10			ns
		S0 or S1 (count down)	42			40			ns
		S0 or S1 (count up)	42			40			ns
th	Hold time at any input with respect to	clock†	0			0			ns
t	Skew time between S0 and S1 (maxim	um to				_			
^t skew	avoid inadvertent clear)		8			7			ns
TA	Operating free-air temperature		- 55		125	0		70	°C

[†]This setup time is required to ensure stable data.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDIT	TONG	SI	154AS	367	SI	N74AS	867	UNIT
	PARAMETER	IEST CONDIT	IUNS	MIN	TYP [†]	MAX	MIN	TYP [†]	MAX	UNII
V _{IK}		$V_{CC} = 4.5 V$,	I _I = 18 mA			-1.2			- 1.2	V
Voн		$V_{CC} = 4.5 \text{ V to } 5.5$	V , $I_{OH} = -2 mA$	V _{CC} -2			V _{CC} -	2		V
VOL		$V_{CC} = 4.5 V$,	I _{OL} = 20 mA		0.34	0.5		0.34	0.5	V
lį		$V_{CC} = 5.5 V$,	V _I = 7 V			0.1			0.1	mA
Lux	ENT	V _{CC} = 5.5.V,	V _I = 2.7 V			40			40	μΑ
lН	Other inputs	ACC = 2.2 A,	V = 2.7 V			20			20	μΑ
1	ENT	V E E V	V 0.4.V			-4			-4	^
ΊL	Other inputs	$V_{CC} = 5.5 V$,	$V_i = 0.4 V$			- 2			- 2	mA
lo§		$V_{CC} = 5.5 V,$	$V_0 = 2.25 \text{ V}$	- 30		- 112	-30		-112	mA
ICC -		$V_{CC} = 5.5 V$			134	195		134	195	mA

 $^{^{\}dagger}$ All typical values are at V_{CC} = 5 V, T_A = 25 °C. $^{\$}$ The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, los.

SN54AS869, SN74AS869 SYNCHRONOUS 8-BIT UP/DOWN COUNTERS WITH SYNCHRONOUS CLEAR

recommended operating conditions

			S	N54AS	369	SN	174AS8	69	UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	UNII
VCC	Supply voltage		4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage		2			2			V
VIL	Low-level input voltage				0.8			0.8	V
ЮН	High-level output current				- 2			- 2	mA
^I OL	Low-level output current				20			20	mA
f _{clock}	Clock frequency		0		40	0		45	MHz
tw(clock)	Duration		12.5			11			ns
		Data inputs A-H	6			5			ns
		Enable P (ENP) or Enable T (ENT)	10			9			ns
t _{su}	Setup time [†]	S0 or S1 (load)	13			11			ns
		S0 or S1 (clear)	13			11			ns
		S0 or S1 (count down)	52			50			ns
		S0 or S1 (count up)	52			50			ns
th	Hold time at any input with respect t	to clock1	0			0			ns
Тд	Operating free-air temperature		- 55		125	0		70	°C

[†]This setup time is required to ensure stable data.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST C	CONDITIONS	SI	V54AS	869	SI	N74AS	869	LIBUT
'	ranawie i en	1231 0	CONDITIONS	MIN	TYP [‡]	MAX	MIN	TYP‡	MAX	UNIT
VIK		V _{CC} = 4.5 V,	l _l = 18 mA			-1.2			-1.2	V
VOH		$V_{CC} = 4.5 \text{ V to 5}.$	5 V, I _{OH} = -2 mA	· V _{CC} - 2			V _{CC} -	2		V
VOL		$V_{CC} = 4.5 \text{ V},$	1 _{OL} = 20 mA		0.34	0.5		0.34	0.5	V
4		$V_{CC} = 5.5 \text{ V},$	V _I = 7 V			0.1			0.1	mA
l	ENT	V _{CC} = 5.5 V,	V _I = 2.7 V			40			40	^
ΉΗ	Other inputs	VCC = 5.5 V,	V = 2.7 V			20			20	μΑ
Li	ENT	V _{CC} = 5.5 V,	V _I = 0.4 V			- 4			4	^
ηL	Other inputs	VCC = 5.5 V,	V = 0.4 V			- 2			- 2	mA
IO §		$V_{CC} = 5.5 V$,	$V_0 = 2.25 \text{ V}$	- 30		- 112	- 30		- 112	mA
¹ CC		$V_{CC} = 5.5 V$			125	180		125	180	mΑ

 $^{^{\}ddagger}$ All typical values are at V_{CC} = 5 V, T_A = 25 °C.

^{\$}The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS.

SN54AS867, SN54AS869, SN74AS867, SN74AS869 SYNCHRONOUS 8-BIT UP/DOWN COUNTERS

'AS867 switching characteristics (see note 1)

PARAMETER	FROM (INPUT	то оитрит		V_{CC} = 4.5 V to 5.5 V, C_L = 50 pF, R_L = 500 Ω , T_A = MIN to MAX					
				54AS867		AS867			
			MIN	MAX	MIN	MAX			
f _{max}			40		50		MHz		
tPLH	CLK	RCO	5	31	. 5	22	ns		
tPHL		1.00	6	19	6	16	113		
^t PLH	CLK	A= O	3	12	3	11			
^t PHL	7 CLK	Any Q	4	16	4	15	ns		
t _{PLH}	ENT	RCO	3	19	3	10			
^t PHL	T CIVI	, neo	5	21	5	17	ns		
^t PLH	ENP	RCO	5	14	5	14	ns		
^t PHL	CINE	1 100	5	21	5	17	1115		
^t PHL	Clear (S0, S1 low)	Any Q	7	23	7	21	ns		

'AS869 switching characteristics (see note 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$ $C_L = 50 \text{ pF},$ $R_L = 500 \Omega$ $T_A = \text{MIN to MAX}$				ŲNIT
			SN54AS869		SN74AS869		
			MIN	MAX	MIN	MAX	
f _{max}			40		45	5.	MHz
^t PLH	CLK	RCO	6	35	6	35	
^t PHL			6	20	6	18	
^t PLH	CLK	Any Q	3	12	. 3	1,1	ns
^t PHL			4	16	4	· 15	
^t PLH	ENT	RCO	3	25	3	15	⊥ ns
^t PHL			6	21	6	· 17	
^t PLH	ENP	RCO	5	27	5	19	ns
^t PHL			6	21	6	18	

NOTE 1: Load circuit and voltage waveforms, are shown in Section 1.

SN54AS870, SN54AS871, SN74AS870, SN74AS871 **DUAL 16-BY-4 REGISTER FILES**


D2661, DECEMBER 1982-REVISED JANUARY 1986

- 'AS870 in 24-Pin Small Outline, 300-mil DIP and Both Plastic and Ceramic 28-Pin Chip Carriers
- 'AS871 in 28-Pin 600-mil DIP and Both Plastic and Ceramic Chip Carriers
- 3-State Buffer-Type Outputs Drive Bus Lines Directly
- Typical Access Time is 11 ns
- Each Register File Has Individual Write **Enable Controls and Address Lines**
- **Designed Specifically for Multibus** Architecture and Overlapping File Operations
- Prioritized B Input Port Prevents Write Conflicts During Dual Input Mode
- Dependable Texas Instruments Quality and Reliability


description

These devices feature two 16-word by 4-bit register files. Each register file has individual write-enable controls and address lines. The 'AS870 has two 4-bit data I/O ports (DQA1-DQA4 and DQB1-DQB4). The 'AS871 has one 4-bit data I/O port (DQB1-DQB4) with the other data port having individual data inputs (DA1-DA4) and data outputs (QA1-QA4). The data I/O ports can output to Bus A and Bus B; receive input from Bus A and Bus B, receive input from Bus A and output to Bus B, or output to Bus A and receive input from Bus B. To prevent writing conflicts in the dual-input mode, the B input port takes priority. Two select lines, SO and S1, control which port has access to which register. S2 determines whether the A ports are in the input or the output modes and S3 does likewise for the B ports. The address lines (1AO-1A3 or 2AO-2A3) are decoded by an internal 1-of-16 decoder to select which register word is to be accessed. All outputs are 3-state buffer-type outputs designed specifically to drive bus lines directly.

The SN54AS870 and SN54AS871 characterized for operation over the full military temperature range of -55°C to 125°C. The SN74AS870 and SN74AS871 are characterized for operation from 0°C to 70°C.




SN54AS871 . . . FK PACKAGE SN74AS871 . . . FN PACKAGE




NC-No internal connection

INSTRUMENTS


logic symbols†





[†] These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for DW, JT, and NT packages.

logic diagram (positive logic)



FUNCTION TABLE

	FILE S	ELECT		INPUT/OUTP	UŢ		
S0	S 1	FILE SEL	\$2	S 3	I/O SEL		
L	L	1R TO A, 1R TO B					
н	L "	2R TO A, 1R TO B					
L	н	1R TO A, 2R TO B	L	-	A OUT, B OUT		
н	Н	2R TO A, 2R TO B					
L	. L	A TO 1R, 1R TO B					
н	L	A TO 2R, 1R TO B	н		A IN, B OUT		
L	Н	A TO 1R, 2R TO B		-	A IN, B 001		
н	н	A TO 2R, 2R TO B					
L	L	1R TO A, B TO 1R					
н	L	2R TO A, B TO 1R	٠, .	н	A OUT, B IN		
L	н	1R TO A, B TO 2R	L	П	A 001, B 114		
н	· H	2R TO A, B TO 2R					
L	L	B TO 1R					
н	L	A TO 2R, B TO 1R	н	н	A IN D IN		
. L	Н	A TO 1R, B TO 2R	П	П	A IN, B IN		
н	н	B TO 2R					

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC
Input voltage: All inputs
I/O ports
Voltage applied to a disabled 3-state output
Operating free-air temperature range: SN54AS870, SN54AS871
SN74AS870, SN74AS871 0°C to 70°C
Storage temperature range65°C to 150°C

recommended operating conditions

	Name of the second seco		- 1	SN54AS SN54AS			N74AS8		UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	
Vcc	Supply voltage		4.5	5	5.5	4.5	5	5.5	. V
VIH	High-level input voltage	,	- 2			2			V
VIL	Low-level input voltage				0.8			0.8	V
Іон	High-level output currer	nt .			- 12			- 15	mA
lOL	Low-level output curren	Low-level output current						48	mA
t _W	Duration of write pulse		. 12			12			ns
		Address before write↓	5			5			ns
t _{su}	Setup times	Data before write↑	15			15			
		Select before write↓	12			12			
		Address after write↑	0			0			
th	Hold times	Data after write↑	0			0			ns
	1	Select after write↑	12			12]
TA	Operating free-air temp	erature	- 55		125	0		70	°C



'AS870 electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDIT	FIONE	S	N54AS	370	SI	V74AS8	70	UNIT	
	PANAMETEN	TEST CONDITIONS		MIN	TYP [†]	MAX	MIN	TYP [†]	MAX	UNIT	
V _{IK}		$V_{CC} = 4.5 V$,	I _I = -18 mA			- 1.2			-1.2	V	
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	$I_{OH} = -2 \text{ mA}$	V _{CC}	2		Vcc-	2			
Vон		V _{CC} = 4.5 V,	I _{OH} = -12 mA	2.4	3.2					V	
		$V_{CC} = 4.5 \text{ V},$	$l_{OH} = -15 \text{ mA}$				2.4	3.2			
\/-·		$V_{CC} = 4.5 \text{ V},$	I _{OL} = 32 mA		0.25	0.5				V	
V_{OL}		$V_{CC} = 4.5 V,$	IOL = 48 mA					0.35	0.5	ľ	
li i	Control inputs	$V_{CC} = 5.5 V,$	V _I = 7 V			0.1			0.1	mA	
ч	DQA and DQB ports	$V_{CC} = 5.5 V,$	V ₁ = 5.5 V			0.2			0.2	I IIIA	
	1W and 2W					20			20		
lін	Other control inputs	$V_{CC} = 5.5 V,$	$V_1 = 2.7 V$			40			40	μΑ	
	DQA and DQB ports [‡]					50			50		
L	Control inputs	V _{CC} = 5.5 V,	V _I = 0.4 V	1		2			- 2	0	
ηL	DQA and DQB ports [‡]	vCC = 5.5 v,	V = 0.4 V			- 2			- 2	mA	
IO§		$V_{CC} = 5.5 V,$	$V_0 = 2.25 \text{ V}$	- 30		-112	- 30		- 112	mA	
ICC		V _{CC} = 5.5 V			120	190		120	190	mA	

'AS871 electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	ADAMETED	TECT CONDITIO	MC		SN54AS	871	S	N74AS	371	UNIT
-	PARAMETER	TEST CONDITIONS		MIN	TYP [†]	MAX	MIN	TYP	MAX	UNII
ViK		$V_{CC} = 4.5 V$,	I _I = -18 mA			- 1.2			-1.2	٧
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$	$I_{OH} = -2 \text{ mA}$	Vcc-	2		V _{CC}	2		
Voн		$V_{CC} = 4.5 V$,	I _{OH} = −12 mA	2.4	3.2					V
		$V_{CC} = 4.5 V$,	$I_{OH} = -15 \text{ mA}$				2.4	3.2		
Vai		$V_{CC} = 4.5 V$,	I _{OL} = 32 mA		0.25	0.5				V
VOL		$V_{CC} = 4.5 V$,	I _{OL} = 48 mA					0.35	0.5	· ·
lozh	QA outputs	$V_{CC} = 5.5 V$,	$V_0 = 2.7 V$			50			50	μΑ
lozL	QA outputs	$V_{CC} = 5.5 V$,	$V_O = 0.4 V$			- 50			- 50	μΑ
l _l	Control and DA inputs	$V_{CC} = 5.5 V$,	$V_I = 7 V$			0.1			0.1	mA
-	DQB ports	$V_{CC} = 5.5 V$,	$V_{ } = 5.5 \text{ V}$			0.2			0.2	1110
	$1\overline{W}$, $2\overline{W}$, and DA inputs					20			20	
ήн	Other control inputs	$V_{CC} = 5.5 V$,	$V_I = 2.7 V$			40			40	μΑ
	DQB ports [‡]					50			50	
1	Control and DA inputs	V _{CC} = 5.5 V,	V _I = 0.4 V			- 2			- 2	mA
IIL.	DQB ports [‡]	VCC = 5.5 V,	VI = 0.4 V			- 2			- 2	IIIA
IO§		$V_{CC} = 5.5 V$,	$V_0 = 2.25 V$	- 30		-112	- 30		- 112	mA
Icc		$V_{CC} = 5.5 V$			120	190		120	190	mA

 $^{^{\}dagger}All$ typical values are at VCC = 5 V, TA = 25 °C. $^{\ddagger}For$ I/O ports, the parameters I $_{IH}$ and I $_{IL}$ include the off-state output current.

[§]The output conditions have been chosen to produce a current that closely approximates one-half of the true short-circuit current, IOS.

'AS870 switching characteristics (see Note 1)

PARAMETER	FROM (INPUT)	то (ОИТРИТ)		V _{CC} = 4. C _L = 50 R ₁ = 500 R ₂ = 500 T _A = Mil	Ο Ω, Ο Ω,	V ,	UNIT	
		· ·	SN54	AS870	SN74A	S870		
			MIN	MAX	MIN	MAX	,	
^t a(A)	Any A	Any DQ	5	20	5	15	ns	
	SO SO	Any DQA	3	15	3	13		
t _a (S)	S1	Any DQB	3	15	3	13	ns	
	S2	Any DQA	3	12	3	11		
^t dis	S3	Any DQB	3	12	3	· 11	ns	
	S2	Any DQA	3	15	3	12		
t _{en}	\$3	Any DQB	3	15	3	12	ns	
	W	Any DQ	5	23	5	19		
t _{pd}	DQA	DQB	5	25	5	22	ns	
	DQB	DQA	5	25	5	22		

'AS871 switching characteristics (see Note 1)

PARAMETER	FROM (INPUT)	то (ОИТРИТ)		$C_L = 50$ $R_1 = 500$ $R_2 = 500$ $T_A = Min$) Ω,) Ω, I to MAX		UNIT
			MIN	SN54AS871		AS871	
+ /4)	Any A	Any QA or DQB	5	MAX 20	MIN 5	MAX 16	. ns
t _{a(A)}	SO SO	Any QA	3	15	3	13	. 115
t _{a(S)}	S1				3	13	ns
		Any DQB	. 3	15			ļ
t _{dis}	S2	Any QA	3	12	- 3	11	ns
·uis	S3	Any DQB	3	12	3	. 11	113
	S2	Any QA	3	15	3	12	ns
t _{en}	S3	Any DQB	3	3 15		12	115
	W	Any QA or DQB	5	23	5	19	
t _{pd}	DA	DQB	5	26	5	23	ns
	DQB	QA	5	26	5	23	

NOTE 1: Load circuit and voltage waveforms are shown in Section 1.

SN54AS877. SN74AS877 8-RIT UNIVERSAL TRANSCEIVER PORT CONTROLLERS

D2661, DECEMBER 1982-REVISED AUGUST 1985

- Included Among the Package Options are Compact, 24-Pin, 300-mil-Wide Dips and Both 28-Pin Plastic and Ceramic Chip Carriers
- **Buffered 3-State Outputs Drive Bus Lines** Directly
- Cascaded to n-Bits
- Eight Selectable Transceiver/Port Functions: A to B or B to A Register to A or Register to B Shifted to A or Shifted to B Off-Line Shifts (A and B Ports in High-Impedance State)
 - Register Clear
- Particularly Suitable for Use in Signature-Analysis Circuitry
- Serial Register Provides:

PRODUCTION DATA documents contain information


current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

- Parallel Storage of Either A or B Input
- Serial Transmission of Data from Either A or B Port
- Dependable Texas Instruments Quality and Reliability


description

The 'AS877 features two 8-bit I/O ports (A1-A8 and B1-B8), an 8-bit parallel-load, serial-in, parallel-out shift register, and control logic. With these features, this device is capable of performing eight selectable transceiver or port functions, depending on the state of the three select lines S0, S1, and S2. These functions include: transferring data from port A to port B or vice versa (i.e., the transceiver function), transferring data from the register to either port,

SN54AS877 . . . JT PACKAGE SN74AS877 . . . DW OR NT PACKAGE (TOP VIEW)



SN54AS877....FK PACKAGE SN74AS877....FN PACKAGE (TOP VIEW)



NC-No internal connection

serial shifting data to either port, performing off-line shifts (with A and B ports in high-impedance state), and clearing the register. Synchronous parallel loading of the internal register can be accomplished from either port on the positive transition of the clock while serially shifting data in via the SERIN input. The 'AS877 is ideally suited for applications needing signature-analysis circuitry to enhance system verification and/or fault analysis. All serial data is shifted right. All outputs are buffer-type outputs designed specifically to drive bus lines directly and all are 3-state except for Q8, which is a totem-pole output.

The SN54AS877 is characterized for operation over the full military temperature range of -55 °C to 125 °C. The SN74AS877 is characterized for operation from 0°C to 70°C.


SN54AS877, SN74AS877 8-BIT UNIVERSAL TRANSCEIVER PORT CONTROLLERS

FUNCTION 7	TABLE
------------	-------

MODE S2 S1 S0	СГОСК	SERIN	A1 Q1 B1	A2 Q2 B2	A3 Q3 B3	A4 Q4 B4	A5 Q5 B5	A6 Q6 B6	A7 Q7 B7	A8 Q8 B8	PORT FUNCTION
LLL	H or L	X	Z Q _n A1	Z Q _n A2	Z Q _n A3	Z Q _n A4	Z Q _n A5	Z Q _n A6	Z Q _n A7	Z Q _n A8	А ТО В
LLL	1	×	Z A1 A1	Z A2 A2	Z A3 A3	Z A4 A4	Z A5 A5	Z A6 A6	Z A7 A7	Z A8 A8	АТОВ
LLH	H or L	X	B1 Q _n Z	B2 Q _n Z	B3 Q _n Z	B4 Q _n Z	B5 Q _n Z	B6 Q _n Z	B7 Q _n Z	B8 Q _n Z	втоа
LLH	1	X	B1 B1 Z	B2 B2 Z	B3 B3 Z	B4 B4 Z	B5 B5 Z	B6 B6 Z	B7 B7 Z	B8 B8 Z	BIOA
LHL	H or L	X	X Q _n Q1	X Q _n Q2	X Q _n Q3	X Q _n Q4	Χ Q _n Q5	X Q _n Q6	X Q _n Q7	X Q _n Q8	Q _N TO B _N
LHL	1	Х	Z A1 A1	Z A2 A2	Z A3 A3	Z A4 A4	Z A5 A5	Z A6 A6	Z A7 A7	Z A8 A8	QN 10 BN
LHH	H or L	Х	Q1 Q _n X	Q2 Q _n X	Q3 Q _n Χ	Q4 Q _n X	Q5 Q _n Χ	Q6 Q _n X	Q7 Q _n Χ	Q8 Q _n Χ	O., TO A.,
LHH	1	Х	B1 B1 Z	B2 B2 Z	B3 B3 Z	B4 B4 Z	B5 B5 Z	B6 B6 Z	B7 B7 Z	B8 B8 Z	Q _N TO A _N
HLL	H or L	X	Z Q _n Q1	Z Q _n Q2	Z Q _n Q3	Z Q _n Q4	Z Q _n Q5	Z Q _n Q6	Z Q _n Q7	Z Q _n Q8	SHIFT
HLL	1	н	Z H H	Z Q1 Q1	Z Q2 Q2	Z Q3 Q3	Z Q4 Q4	Z Q5 Q5	Z Q6 Q6	Z Q7 Q7	то
HLL	Ť	L	ZLL	Z Q1 Q1	Z Q2 Q2	Z Q3 Q3	Z Q4 Q4	Z Q5 Q5	Z Q6 Q6	Z Q7 Q7	В
HLH	H or L	×	Q1 Q _n Z	Q2 Q _n Z	03 0 _n Z	Q4 Q _n Z	Q5 Q _n Z	· Q6 Q _n Z	Q7 Q _n Z	08 Q _n Z	SHIFT
HLH	1	н	ннг	Q1 Q1 Z	Q2 Q2 Z	Q3 Q3 Z	Q4 Q4 Z	Q5 Q5 Z	Q6 Q6 Z	Q7 Q7 Z	то
HLH	1	L	LLZ	Q1 Q1 Z	Q2 Q2 Z	Q3 Q3 Z	Q4 Q4 Z	Q5 Q5 Z	Q6 Q6 Z	Q7 Q7 Z	Α
HHL	H or L	Х	z o _n z	z o _n z	z o _n z	z Q _n z	z Q _n z	z Q _n z	z Q _n z	z Q _n z	
HHL	Ť	н	ZHZ	Z Q1 Z	Z Q2 Z	Z Q3 Z	Z Q4 Z	Z Q5 Z	Z Q6 Z	Z Q7 Z	SHIFT
HHL	1	L	ZLZ	Z Q1 Z	Z Q2 Z	Z Q3 Z	Z Q4 Z	Z Q5 Z	Z Q6 Z	Z Q7 Z	
ннн	H or L	Х	z Q _n z	z Q _n z	z o _n z	z o _n z	z Q _n z	z q _n z	z Q _n z	z q _n z	CLEAR
ннн	1	×	ZLZ	ZLZ	ZLZ	ZLZ	ZLZ	ZLZ	ZLZ	ZLZ	CLEAR

level of Q₀(n = 1, 2...8) established on most recent ↑ transition of CLK. Q1 thru Q8 are the shift register outputs; only Q8 is available externally. The double inversions that take place as data travels from port to port are ignored in this table.


logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for DW, JT, and NT packages.



logic diagram (positive logic)



Pin numbers shown are for DW, JT, and NT packages.

SN54AS877, SN74AS877 8-BIT UNIVERSAL TRANSCEIVER PORT CONTROLLERS

absolute maximum ratings over free-air temperature range

Supply voltage, VCC	7 V
Input voltage: All inputs	7 V
I/O ports	5.5 V
Voltage applied to a disabled 3-state output	5.5 V
Operating free-air temperature range: SN54AS877	-55°C to 125°C
SN74AS877	0°C to 70°C
Storage temperature range	-65°C to 150°C

recommended operating conditions

			S	N54AS	877	S	N74AS	877	UNIT
_			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage		4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage		2			2			V
VIL	Low-level input voltage	I		0.8			0.8	V	
la	High-level output current	A1-A8, B1-B8	Ī		-12			- 15	mA
Іон	High-level output current	Q8			- 2			- 2	mA
		A1-A8, B1-B8			32			48	mA
IOL	Low-level output current	Q8 .			20			20	mA
fclock	Clock frequency		0		45	0		50	MHz
t _w	Duration of clock pulse	· · · · · · · · · · · · · · · · · · ·	11			10			ns
	,	A1-A8, B1-B8			-				
t _{su}	Setup time before CLK↑	SERIN	5.5			5.5			ns
		S0, S1, S2	5.5			5.5			l
		A1-A8, B1-B8							
th	Hold time, data after CLK↑	SERIN	0	0		0			ns
		S0, S1, S2	0			0			
TA	Operating free-air temperature		- 55		125	0		70	°C



SN54AS877, SN74AS877 8-BIT UNIVERSAL TRANSCEIVER PORT CONTROLLERS

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDIT	TIONS	SN	54AS	377	SI	UNIT		
1	PARAINETER	TEST CONDIT	IUNS	MIN	TYP [†]	MAX	MIN	TYP [†]	MAX	ONLI
VIK		V _{CC} = 4.5 V,	I _I = -18 mA			-1.2			- 1.2	V
	A1-A8	$V_{CC} = 4.5 V,$	I _{OH} = -12 mA	2	3.2					
∨он	B1-B8	V _{CC} = 4.5 V,	I _{OH} = -15 mA				2	3.3		1 ∨
	All outputs	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$	$I_{OH} = -2 \text{ mA}$	V _{CC} - :	2		Vcc-	2		1
	All outputs except Q8	$V_{CC} = 4.5 \text{ V},$	IOL = 32 mA		0.25	0.5				
VOL	All outputs except do	$V_{CC} = 4.5 \text{ V},$	IOL = 48 mA					0.35	0.5	V
	Q8	V _{CC} = 4.5 V,	IOL = 20 mA		0.25	0.5		0.25	0.5	
	S0, S1, S2	\/	V ₁ = 7 V			0.3			0.3	
14	CLK and SERIN	$V_{CC} = 5.5 V$,	V = 7 V			0.1			0.1	mΑ
ł	A1-A8, B1-B8	V _{CC} = 5.5 V,	V _I = 5.5 V			0.2			0.2	1
	S0, S1, S2		V _I = 2.7 V			60			60	
1н	CLK and SERIN -	$V_{CC} = 5.5 V$,				20			20	μΑ
	A1-A8, B1-B8 [‡]					70			70	1
	S0, S1, S2					- 1			1	
կլ	CLK and SERIN	$V_{CC} = 5.5 V$,	$V_{I} = 0.4 V$			- 0.5			- 0.5	mA
	A1-A8, B1-B8 [‡]					-0.75			-0.75]
	Except Q8			30		-112	- 30		- 112	
108	Q8	$V_{CC} = 5.5 V,$	$V_O = 2.25 V$	- 20		-112	- 20		-112	mA
Icc		$V_{CC} = 5.5 \text{ V}$			136	220		136	220	mΑ

 $^{^{\}dagger}$ All typical values are at $V_{CC} = 5 \text{ V}$, $T_{A} = 25 \,^{\circ}\text{C}$.

switching characteristics (see Note 1)

PARAMETER	FROM (INPUT)	$R2 = 500 \Omega$						
			MIN	MAX	MIN	MAX		
f _{max}			45		50		MHz	
tPLH	Anu A nort	Anu P nort	2	8.5	2	7		
^t PHL	Any A port	Any B port	3	10.5	3	9	ns	
^t PLH	Any B port	Any A port	2	9	2	7.5	ns	
^t PHL	Ally 6 port	Any A port	3	10.5	3	9	115	
^t PLH	S0, S1, S2¶	Any A or B	3	11.5	3	10	ns	
^t PHL	30, 31, 32	port	2	9.5	2	8	#15	
t _{PLH}	CLK	Any A or B	2	11	2	9	ns	
^t PHL	CER	port	3	13	3	11.5	113	
^t PLH	CLK	QB	2	10.5	2	8	ns	
[†] PHL	CLK	QB	3	10	3	8.5	115	
tPHZ			2	7.5	2	6.5	ns	
tPLZ	S0, S1, S2	Any A or B	3	13	3	10.5	1 115	
^t PZH	30, 31, 32	port	2	9	2	7	ne	
tPZL			3	11.5	3	9.5	ns	

NOTE 1: Load circuit and voltage waveforms are shown in Section 1.


The positive transition of S2 will cause low-level data at the A output Bus or stored in the shift register to be invalid for 12 ns.




[‡]For I/O ports, the parameters I_{IH} and I_{IL} include the output currents I_{OZH} and I_{OZL}, respectively.


The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IQS.


TYPICAL APPLICATION DATA





OUT





D2661, DECEMBER 1982-REVISED NOVEMBER 1985

- Directly Compatible with 'AS181B, 'AS1181, 'AS881B, and 'AS1881 ALUs'
- Included among the Package Options are Compact, 24-Pin, 300-mil-Wide DIPs and Both 28-Pin Plastic and Ceramic Chip Carriers
- Capable of Anticipating the Carry Across a Group of Eight 4-Bit Binary Adders
- Cascadable to Perform Look-Ahead Across n-Bit Adders
- Typical Carry Time, C_n to Any C_{n+i}, is Less Than 6 ns
- Dependable Texas Instruments Quality and Reliability

description

The 'AS882A is a high-speed look-ahead carry generator capable of anticipating the carry across a group of eight 4-bit adders permitting the designer to implement look-ahead for a 32-bit ALU with a single package or, by cascading 'AS882A's, full look-ahead is possible across n-bit adders.

The SN54AS882A is characterized for operation over the full military temperature range of $-55\,^{\circ}\text{C}$ to $125\,^{\circ}\text{C}$. The SN74AS882A is characterized for operation from $0\,^{\circ}\text{C}$ to $70\,^{\circ}\text{C}$.

'AS882A LOGIC EQUATIONS

 $C_{n+8} = G1 + P1G0 + P1P0C_n$

 $C_{n+16} = G3 + P3G2 + P3P2G1 + P3P2P1G0 + P3P2P1P0C_n$


C_{n+24} = G5+P5G4+P5P4G3+P5P4P3G2 +P5P4P3P2G1+P5P4P3P2P1G0 +P5P4P3P2P1POC_n

 $C_{n+32} = G7 + P7G6 + P7P6G5 + P7P6P5G4 + P7P6P5P4G3 + P7P6P5P4P3G2$

+P7P6P5P4P3P2G1+P7P6P5P4P3P2P1G0


+P7P6P5P4P3P2P1P0Cn

SN54AS882A . . . JT PACKAGE SN74AS882A . . . DW OR NT PACKAGE (TOP VIEW)



SN54AS882A . . . FK PACKAGE SN74AS882A . . . FN PACKAGE


(TOP VIEW)



NC -- No internal connection



logic symbol†



 $^{^\}dagger$ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for DW, JT, and NT packages.

FUNCTION TABLE FOR Cn+32 OUTPUT

									INPUT	S							OUTPUT
Ĝ7	Ğ6	Ğ5	Ğ4	ĞЗ	Ğ2	Ğ1	ĞΟ	P7	P6	P5	P4	₽3	P̃2	P1	Pο	Cn	Cn + 32
L	Х	X	Х	Х	Х	Х	Х	Х	Х	X	Х	Х	Х	Х	Х	X	Н
X	L	Х	Х	Х	Х	Х	Х	L	X	Х	Х	Х	Х	Х	Х	X	н
. X	Х	L	Х	Х	Х	Х	Х	L	L	Х	X	Х	Х	Х	Х	X	н
X	Х	X	L	X	Х	Х	Х	L	L	L	Х	Х	Х	X	Х	X	Н
X	Х	X	Х	L	Х	Х	Х	L	L	L	L	Х	Х	Х	Х	X	н
Х	Х	X	Х	Х	L	Х	Χ	L	L	L	L	L	Х	Х	Х	X	н
×	X	X	Х	X	Х	L	X	L	L	L	L	L	L	Х	Х	X	н
X	Х	X	Х	Х	Х	Х	L	L	L	L	L	L	L	L	Х	X	Н
X	X	X	Х	X	X	X	X	L	L	L	L	L	L	L	L	н	Н
							Д	II othe	r comb	oinatio	ns						L

FUNCTION TABLE FOR C_{n+24} OUTPUT

					I	NPUTS							OUTPUT
Ğ5	G 4	G3	Ğ2	Ğ1	Ğ0	P5	P4	P3	P2	P1	P0	Cn	Cn + 24
L	Х	X	Х	X	X	X	X	Х	X	×	X	X	н
Х	L	X	X	X	X	L	х	Х	×	X	X	Х	н
х	Х	L	X	Х	X	L	L	Х	X	X	Х	Х	н
х	Х	Х	L	X	Х	L	L	L	X	Х	х	X	н
х	Х	Х	X	L	X	L	Ĺ	L	L	X	Х	X	н
X	Х	X	Х	X	L	L	L	L	L	L	х	X	н
X	Х	X	· X	Х	х	L	L	L	L	L	L	н	н
					All o	ther com	binations	;					L

FUNCTION TABLE FOR Cn+16 OUTPUT


				INF	UTS				OUTPUT
ĞЗ	Ğ2	Ğ1	ĞΟ	P3	P2	Ē1	ΡO	Cn	C _{n+16}
L	Х	Х	×	X	×	Х	Х	×	Н
Х	L	Х	Х	L	Х	Х	Х	X	Н
X	X	L	Х	L	Ł	Х	Х	X	Н
Х	Х	Х	L	L	L	L	Х	х	Н
Х	Х	Х	Х	L	L	L	L	н	Н
		Αll	othe	r con	nbina	tions	;		L

FUNCTION TABLE FOR Cn+8 OUTPUT

	II	NPUTS			TUPTUO
Ĝ1	ĞΟ	P1	PO	Cn	Cn+8
L	X	X	Х	X	Н
X	L	L	Χ	X	н
X	X	L	L	н	н
	All oth	er con	binatio	ons	L

Any inputs not shown in a given table are irrelevant with respect to that output.

logic diagram (positive logic)



Pin numbers shown are for DW, JT, and NT packages.



absolute maximum ratings over operat	ing free-air temperature range (unless otherwise noted)
Supply voltage, VCC	7 V
Input voltage	7 V
Operating free-air temperature range:	SN54AS882A
-	SN74AS822A 0 °C to 70 °C
Storage temperature range	65°C to 150°C

recommended operating conditions

		SN	154AS88	32A	SN	UNIT		
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage	2			2			V
VIL	Low-level input voltage			0.8			0.8	V
ПОН	High-level output current			- 2			-2	mA
lOL	Low-level output current			20			20	mA
TA	Operating free-air temperature	- 55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

		TEOT 00	INDITIONS	SN	54AS88	32A	SN	74AS88	2A	UNIT
PAI	RAMETER	1		MIN	TYP [†]	MAX	MIN	TYP [†]	MAX	
VIK		$V_{CC} = 4.5 V,$				-1.2			-1.2	V
Voн			$.5 \text{ V, I}_{OH} = -2 \text{ mA}$	V _{CC} -2		-	Vcc-2			V
VOL		$V_{CC} = 4.5 \text{ V},$	I _{OL} = 20 mA	↓	0.3	0.5		0.3	0.5	V
1	C _n , PO, P1					0.4			0.4	
}	Go, G6					0.8			0.8	
	G1, G2, G4					1.2			1.2	
h .	G3, G5	$V_{CC} = 5.5 \text{ V},$	V1 = 7 V			1.5			1.5	mA
"	G7	1 (00 = 5.5),	*1 / *			0.9			0.9	
	₱2, ₱3					0.3			0.3	
	₽4, ₽5					0.2			0.2	
İ .	₽6, ₽7					0.1			0.1	
	C _n , ₱0, ₱1					80			80	
	G0, G6					160			160	
	G1, G2, G4				240				240	
1.	G3, G5	1			300				300	
ήн	G7	VCC = 5.5 V,	/, V _I = 2.7 V						180	μΑ
	₽2, ₽3	1				60			60	
	P4, P5	1.				40			40	
	₽6, ₽7	1				20			20	
	C _n , ₱0, ₱1			1		- 2			- 2	
İ	<u>G</u> 0, <u>G</u> 6	=				- 4			- 4	1
1	G1, G2, G4					- 6			- 6	1
	<u>G</u> 3, <u>G</u> 5					- 7.5		-	- 7.5	
IIL	<u>G</u> 7	$V_{CC} = 5.5 V,$	$V_1 = 0.4 V$			-4.5			-4.5	mA
	P2, P3	1				- 1.5			~ 1.5	
	P4, P5	1				- 1			- 1	
	P6, P7	1		 		-0.5	,		- 0.5	
10 [‡]	I	V _{CC} = 5.5 V,	V _O = 2.25 V	- 30		- 130	- 30		- 130	mA
Icc		V _{CC} = 5.5 V	VU - 2.23 V	+ 30	44	70	- 50	44	70	mA
'CC		VCC = 5.5 V			44	70			70	InA

[†]All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 ^{\circ}\text{C}$.

[‡]The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, I_{OS} .

switching characteristics (see Note 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)		$V_{CC} = 4.5$ $V_{CC} = 50$ pF, $R_L = 500 \Omega$, $T_A = MIN to AS822A$ MAX			UNIT
t _{PLH}	- C _n	Any output	2	10	2	9	
^t PHL	- Cn	Any output	3	15	3	14	
^t PLH	P or G	C _{n+8}	2	8	2	7	
[†] PHL		∨n + 8	2	8	2	7	
^t PLH	P or G	Ç 12	2	8	2	7	ns
[†] PHL	7 ' 0' 0	C _{n + 16}	2	8	2	7	115
^t PLH	P or G	C . 04	2	8	2	7	
^t PHL	7 0 0	C _{n + 24}	2	11	2	10	
^t PLH	P or G	C _{n+32}	1.5	9	2	8	
^t PHL	. 6/ 0	∽n+32	2	13	2	12	

NOTE 1: Load circuits and voltage waveforms are shown in Section 1.



TYPICAL APPLICATION DATA

The application given in Figure 1 illustrates how the 'AS882A can implement look-ahead carry for a 32-bit ALU (in this case, the popular 'AS881A) with a single package. Typical carry times shown are derived using the standard Advanced Schottky load circuit.




FIGURE 1

Likewise, Figure 2 illustrates the same 32-bit ALU using two 'AS882s. This shows the worst-case delay from LSB to MSB to be 19 ns as opposed to 25 ns in Figure 1.




FIGURE 2

SN54AS885, SN74AS885 8-BIT MAGNITUDE COMPARATORS

D2661 DECEMBER 1982-REVISED MARCH 1985

13 P > QOUT

- Included among the Package Options Are Compact, 24-Pin, 300-mil DIPs and Both 28-Pin Ceramic and Plastic Chip Carriers
- Latchable P Input Ports with Power-Up Clear
- Choice of Logical or Arithmetic (2's Complement) Comparison
- Data and PLE Inputs Utilize P-N-P Input
 Transistors to Reduce DC Loading Effects
- Approximately 35% Improvement in AC Performance Over Schottky TTL while Performing More Functions
- Cascadable to n-Bits while Maintaining High Performance
- 10% Less Power than STTL for an 8-Bit Comparison
- Dependable Texas Instruments Quality and Reliability

description

These advanced Schottky devices are capable of performing high-speed arithmetic or logic comparisons on two 8-bit binary or two's complement words. Two fully decoded decisions about words P and Q are externally available at two outputs. These devices are fully expandable to any number of bits without external gates. The P > Q and P < Q outputs of a stage handling less-significant bits may be connected to the P > Q and P < Q inputs of the next stage handling more-significant bits to obtain comparisons of words of longer lengths. The cascading paths are implemented with only a two-gate-level delay to reduce overall comparison times for long words. Two alternative methods of cascading are shown in the typical application data.

SN54AS885 . . . JT PACKAGE SN74AS885 DW OR NT PACKAGE (TOP VIEW) 1/Ā 🛛 1 J24□ VCC 23 PI F P<QIN [P>QIN [22 P7 α7 E 21 P6 20∏ P5 α6 E 19 P4 05 E 04 🛛 7 18∏ P3 аз 🗖 8 17 P2 16 P1 02 🕩 15 PO 01 110 00 🛮 11 14 P < QOUT

SN54AS885 FK PACKAGE SN74AS885 FN PACKAGE (TOP VIEW)

GND []12


P > QIN
P < QIN
L/Ā
NC
VCC
PLE Q7 **h** 5 25 □ P6 Q6 **h** 6 24 P5 Q5 D7 23 □ P4 NC 38 22 [NC Q4 **1** 9 Р3 21 □ Q3 | 10 20**∏** P2 Q2 h 11 19 □ P1 12 13 14 15 16 17 18

The latch is transparent when P Latch Enable (PLE) is high; the P input port is latched when PLE is low. This provides the designer with temporary storage for the P data word. The enable circuitry is implemented with minimal delay times to enhance performance when cascaded for longer words. The PLE and P and Q data inputs utilize p-n-p input transistors to reduce the low-level current input requirement to typically –0.25 mA, which minimizes dc loading effects.

The SN54AS885 is characterized for operation over the full military temperature range of $-55\,^{\circ}\text{C}$ to 125 $^{\circ}\text{C}$. The SN74AS885 is characterized for operation from 0 $^{\circ}\text{C}$ to 70 $^{\circ}\text{C}$.


SN54AS885, SN74AS885 8-BIT MAGNITUDE COMPARATORS

logic diagram (positive logic)



Pin numbers shown are for DW, JT, and NT packages.

logic symbol†



 $^{^{\}dagger}$ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for DW, JT, and NT packages.

FUNCTION TABLE

COMPARISON	L/Ā	DATA INPUTS	INPUT	INPUT	PUT OUTPUTS	
CONFARISON	L/A	P0-P7, Q0-Q7	P>Q	P <q< th=""><th>P>Q</th><th>P<q< th=""></q<></th></q<>	P>Q	P <q< th=""></q<>
LOGICAL	Н	P>Q	Х	, X	Н	L
LOGICAL	Н	P <q< td=""><td>Х</td><td>X</td><td>L</td><td>н</td></q<>	Х	X	L	н
LOGICAL [‡]	Н	P = Q	H OR L	H OR L	H OR L	H OR L
ARITHMETIC	L	P AG Q	Х	Х	н	L
ARITHMETIC	L	Q AG P	Х	Х	L	н
ARITHMETIC [‡]	L	P = Q	H OR L	H OR L	H OR L	H OR L

 $^{^\}ddagger$ In these cases the P>Q output will follow the P>Q input, and the P<Q output will follow the P<Q input.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V _{CC}	,
Input voltage	
Operating free-air temperature range: SN54AS88555°C to 125°C	:
SN74AS885	;
Storage temperature range -65 °C to 150 °C	

AG - arithmetically greater than

SN54AS885, SN74AS885 8-BIT MAGNITUDE COMPARATORS

recommended operating conditions

	PARAMETER	S	N54AS	885	SN	174AS8	85	UNIT
	FANAIVILIEN	MIN	NOM	MAX	MIN	NOM	MAX	ONII
Vcc	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage	2			2			V
VIL	Low-level input voltage			0.8			0.8	V
Іон	High-level output current			- 2			- 2	mA
loL	, Low-level output current			20			20	mA
t _{su}	Setup time to PLE↓	2			2			ns
th	Hold time after PLE↓	4			4			115
TA	Operating free-air temperature	-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS -		S	SN54AS885			74AS8	85	LIBILE
				MIN	TYP [†]	MAX	MIN	TYP [†]	MAX	UNIT
VIK		$V_{CC} = 4.5 V$,	I _I = -18 mA			-1.2			- 1.2	V
Voн		$V_{CC} = 4.5 \text{ to } 5.5$	V , $I_{OH} = -2 \text{ mA}$	Vcc-	- 2		Vcc-	2		V
VOL		$V_{CC} = 4.5 V$,	$I_{OL} = 20 \text{ mA}$		0.35	0.5		0.35	0.5	V
1		$V_{CC} = 5.5 V$,	V _I = 7 V			0.1			0.1	μΑ
1	L/Ā	V _{CC} = 5.5 V,	V _I = 2.7 V			. 40			40	μΑ
ΊΗ	Others	vCC = 5.5 v,	V = 2.7 V			20			20	μΑ
	L/Ā					-4			-4	
1	P > Q _{in}	V 55V	V 0.4.V							
IIL	P < Q _{in}	$V_{CC} = 5.5 \text{ V},$	VI = 0.4 V	ļ		- 2			- 2	mA
	P, Q, PLE			1		- 1			- 1	
lo [‡]		$V_{CC} = 5.5 \text{ V},$	$V_0 = 2.25 \text{ V}$	- 20)	-112	~ 20		-112	mA
Icc		$V_{CC} = 5.5 V$	See Note 1		130	210		130	210	mA

 $^{^{\}dagger}$ All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 \,^{\circ}\text{C}$.

switching characteristics (see Note 2)

PARAMETER	FROM (INPUT)	ТО (ОUТРUТ)		C _L : R _L : T _A	= 4.5 = 50 pF = 500 Ω = MIN t	, }, to MA)	×		UNIT
			SN	154AS8	85	SN	174AS8	85	
,			MIN	TYP [†]	MAX	MIN	TYP	MAX	
tPLH	L/A			8.5	14		8.5	13	ns
^t PHL	L/A			7.5	14		7.5	13	1115
tPLH	P < Q _{in}	P < Q,		5	10		5	8	
^t PHL	P > Q _{in}	P > Q		5.5	10		5.5	8	ns
tPLH	Any P or Q			13.5	21		13.5	17.5	ns
^t PHL	Data Input			10	17		10	15	lis

 $^{^{\}dagger}$ All typical values are at V_{CC} = 5 V, T_A = 25 °C.

NOTE 2: Load circuit and voltage waveforms are shown in Section 1.



[‡]The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit current, I_{OS}. NOTE 1: I_{CC} is measured with all inputs high except L/A, which is low.

TYPICAL APPLICATION DATA

The 'AS885 can be cascaded to compare words longer than 8-bits. Figure 1 shows the comparison of two 32-bit words; however, the design is expandable to n-bits. Figure 1 shows the optimum cascading arrangement for comparing words of 32 bits or greater. Typical delay times shown are at VCC = 5 V, TA = 25 °C, and use the standard Advanced Schottky load of R_I = 500 Ω , C_I = 50 pF.




FIGURE 1. 32-BIT TO 72 (N)-BIT MAGNITUDE COMPARATOR

TYPICAL APPLICATION DATA

The method shown in Figure 2 is the fastest cascading arrangement for comparing 16-bit or 24-bit words. Typical delay times shown are at $V_{CC} = 5 \text{ V}$, $T_A = 25 \,^{\circ}\text{C}$, and use the standard Advanced Schottky load of $R_L = 500 \,\Omega$, $C_L = 50 pF.$




FIGURE 2

SN54AS887, SN74AS887 **8-BIT PROCESSORS**

FEBRUARY 1986

- STL-AS Technology
- Parallel 8-Bit ALU with Expansion Inputs and Outputs
- 13 Arithmetic and Logic Functions
- 8 Conditional Shifts (Single and Double Length)
- 4 Instructions that Manipulate Bits
- Add and Subtract Immediate Instructions
- Absolute Value Instruction
- Signed Magnitude to/from Two's Complement Conversion
- Single- and Double-Length Normalize
- Select Functions
- Signed and Unsigned Divides with Overflow Detection: Input does not Need to be Prescaled
- Signed, Mixed, and Unsigned Multiplies


- Three-Operand, 16-Word Register File
- Full Carry Look Ahead Support
- Sign, Carry Out, Overflow, and Zero-Detect Status Capabilities
- Excess-3 BCD Arithmetic
- Internal Shift Multiplexers that Eliminate the Need for External Shift Control Parts
- ALU Bypass Path to Increase Speeds of Multiply, Divide, and Normalize Instructions and to Provide New Instructions such as Bit Set. Bit Reset, and Bit Test
- 3-Operand Register Files to Allow an Operation and a Move Instruction to be Combined
- Bit Masks that are Shared with Register Address Fields to Minimize Control Store Word Width
- 3 Data Input/Output Paths to Maximize Data Throughput

description


These 8-bit Advanced Schottky TTL integrated circuits are designed to implement high performance digital computers or controllers. An architecture and instruction set has been chosen that supports a fast system clock, a narrow micro-code word width, and a high system throughput. The powerful instruction set allows high-speed system architecture to be implemented and also allows an existing system's performance to be upgraded while protecting software investments. These processors are non-cascadable versions of the 'AS888. They are designed for 8-bit applications only.

The SN54AS887 is characterized for operation over the full military temperature range of -55 °C to 125 °C. The SN74AS887 and SN74AS887-1 are characterized for operation from 0°C to 70°C.

Package options include both plastic and ceramic chip carriers in addition to a 68-pin grid array ceramic package.



SN54AS887 . . . FK PACKAGE SN74AS887 . . . FN PACKAGE (TOP VIEW)



GB PACKAGE PIN ASSIGNMENTS


PIN	NAME	PIN	NAME	PIN	NAME	PIN	NAME
A-2	Cn	B-9	ŌĒŸ	F-10	Y3	K-4	C2
A-3	SI00	B-10	Y0	F-11	DB2	K-5	AO
A-4	0000	B-11	Y1	G-1	DA2	K-6	А3
A-5	0107	C-1	15	G-2	DA0	K-7	WE
A-6	C _{n+8}	C-2	V_{CC2}	G-10	DB0	K-8	DB7
A-7	N	C-10	Y4	G-11	DB3	K-9	OEB
A-8	OVR	C-11	Y6	H-1	DA3	K-10	EBO
A-9	ZERO	D-1	16	H-2	DA1	K-11	EB1
A-10	TEST	D-2	V _{CC1}	H-10	DB6	L-2	CK
B-1	12	D-10	Y5	H-11	DB4	L-3	C1
B-2	13	D-11	Y7	J-1	DA4	L-4	C3
B-3	11	E-1	17	J-2	DA5	L-5	Α1
B-4	10	E-2	OEA	J-10	SELY	L-6	A2
B-5	14	E-10	Y2	J-11	DB5	L-7	В3
B-6	SI07	E-11	DB1	K-1	DA6	L-8	B2
B-7	SSF	F-1	ĒĀ	K-2	DA7	L-9	B1
B-8		F-2	GND	K-3	CO	L-10	во

PIN GRID	CHIP	NAME	1/0	DESCRIPTION	
ARRAY	CARRIER		.,,		
A-10	28	TEST	1	Test input pin. Connected to ground for normal operation.	
B-7	29	SSF	I/O	Special shift function. Used to transfer required information between packages during	
				special instruction execution.	
A-9	30	ZERO	1/0	Device zero detection, open collector. Input during certain special instructions.	
A-8	31	OVR	0	ALU overflow, low active.	
A-7	32	N	0	ALU negative, low active.	
A-6	33	Cn+8	0	ALU ripple carry output.	
B-6	34	SI07	I/O	, , , , , , , , , , , , , , , , , , ,	
A-5	35	<u> 0107</u>	I/O	Bidirectional shift pin, low active.	
A-4	36	<u>0100</u>	I/O	Didirectional Start part, low active.	
A-3	37	SIOO	I/O		
A-2	38	Cn	ı	ALU carry input.	
B-4	39	10	1		
B-3	40	11	1		
B-1	41	12	1		
B-2	42	13	1	tanan atau ina da	
B-5	43	14	- 1	Instruction input.	
C-1	44	15	1		
D-1	45	16	- 1		
E-1	46	17	1		
C-2	47	V _{CC2}		Low voltage power supply (2 V).	
D-2	48	V _{CC1}		I/O interface supply voltage (5 V).	
E-2	49	ŌĒĀ	ı	DA bus enable, low active.	
F-1	.50	ĒĀ	1	ALU input operand select. High state selects external DA bus and low state selects	
<u> </u>				register file.	
F-2	51	GND		Ground pin.	
G-2	52	DAO	1/0	•	
H-2	53	DA1	1/0		
G-1	54	DA2	I/O		
H-1	55	DA3	I/O	A port data bus. Outputs register file data ($\overline{EA} = 0$) or inputs external data ($\overline{EA} = 1$).	
J-1	56	DA4	I/O		
J-2	57	DA5	I/O		
K-1	58	DA6	1/0		
K-2	59	DA7	1/0		
L-2	60	CK	1	Clocks all synchronous registers on positive edge.	
K-3	61	CO	1		
L-3	62	C1	1	Register file write address select.	
K-4	63	C2			
L-4	64	C3	<u> </u>		
K-5	65	A0	1	·	
L-5	66	A1		Register file A port read address select.	
L-6	67	A2	1		
K-6	68	A3			

SN54AS887, SN74AS887 8-BIT PROCESSORS

PIN GRID	CHIP	NAME	I/O	DESCRIPTION
K-7	1	WE		Register file (RF) write enable. Data is written into RF when WE is low and a low-to-high
K-7	'	VVL	'	clock transition occurs. RF write is inhibited when \overline{WE} is high.
L-7	2	В3	 	Clock transition occurs. It write is initiated witch WE is high.
L-8	3	B2	1 ;	
L-9	4	B1	1 ;	Register file B port read address select. $(0 = LSB)$.
L-10	5	ВО	1 ;	
K-10	6	EB0	<u> </u>	ALU input operand select. EBO and EB1 selects the source of data that the S multiplexer
K-11	7	EB1		provides for the S bus. Independent control of the DB bus and data path selection allow
ł				the user to isolate the DB bus while the ALU continues to process data.
K-9	8	ŌĒB	1	DB bus enable, low active.
K-8	9	DB7	1/0	
H-10	10	DB6	1/0	
J-11	11	DB5	1/0	
H-11	12	DB4	1/0	B port data bus. Outputs register data ($\overline{OEB} = 0$) or used to input external data
G-11	13	DB3	1/0	$(\overline{OEB} = 1)$, $(O = LSB)$.
F-11	14	DB2	1/0	
E-11	15	DB1	1/0	*
G-10	-16	DB0	1/0	·
J-10	17	SELY	I	Y bus select, high active.
D-11	18	¥7	1/0	
C-11	19	Y6	1/0	
D-10	20	Y5	1/0	
C-10	21	Y4	1/0	Y port data bus. Outputs instruction results ($\overline{OEY} = 0$) or used to put external data into
F-10	22	Y3	1/0	register file ($\overline{OEY} = 1$).
E-10	23	Y2	I/O	
B-11	24	Y1	1/0	
B-10	25	Y0	1/0	
B-9	26	ŌĒŸ	1	Y bus output enable, low active.
F-2	27	GND		Ground pin

functional block diagram





SN54AS887, SN74AS887 8-BIT PROCESSORS

architectural elements

3-port register file

Working registers consist of 128 storage elements organized into sixteen 8-bit words. These storage elements appear to the user as 16 positive edge-triggered registers. The three port addresses, one write (C) and two reads (A and B), are completely independent of each other to implement a 3-operand register file. Data is written into the register file when $\overline{\text{WE}}$ is low and a low-to-high clock transition occurs. The ADD and SUBTRACT immediate instructions require only one source operand. The B address is used as the source address, and the bits of the A address are used to provide a constant field. The SET, RESET, and TEST BIT instructions use the B addressed register as both the source and destination register while the A and C addresses are used as masks. These instructions are explained in more detail in the instruction section.

S multiplexer

The S multiplexer selects the ALU operand, as follows:

EB1	EBO	S bus
Low	Low	RF data
Low	High	MQ data
High	Low	DB data
Hiah	Hiah	MQ data

DB port

The 8-bit bidirectional DB port inputs external data to the ALU or outputs the register file. If $\overline{\text{OEB}}$ is low, the DB bus is active; if $\overline{\text{OEB}}$ is high, the DB bus is in the high impedance state. Notice that the DB port may be isolated at the same time that register file data is passed to the ALU.

R multiplexer

The R multiplexer selects the other operand of the ALU. Except for those instructions that require constants or masks, the R bus will contain DA if \overline{EA} is high or the RF data pointed to by A if \overline{EA} is low.

DA port

The 8-bit bidirectional DA port inputs external data to the ALU or outputs the register file. If $\overline{\text{OEA}}$ is low, the DA bus is active; if $\overline{\text{OEA}}$ is high, the DA bus is in the high-impedance state.

Notice that the DA bus may be isolated while register file data is passed to the ALU.

ALU

The shift instructions are summarized in Table 4 and illustrated in Figure 2. The ALU can perform seven arithmetic and six logical instructions on two 8-bit operands. It also supports multiplication, division, normalization, bit set, reset, test, byte operations, and excess-3 BCD arithmetic. These source operands are the outputs of the S and R multiplexers.

ALU and MQ shifters

ALU and MQ shifters perform all of the shift, multiply, divide, and normalize functions. Table 4 shows the value of the $\overline{SIO7}$ and $\overline{QIO7}$ pins of the most significant package. The standard shifts may be made into conditional shifts and the serial data may be input or output with the aid of two three-state gates. These capabilities are discussed further in the arithmetic and logic section.



MQ register

The multiplier-quotient (MQ) register has specific functions in multiplication, division, and normalization. This register may also be used as a temporary storage register. The MQ register may be loaded if the instruction code on pins 17-10 is E1-E7 or E9-EE (See Table 1).

Y bus

The Y bus contains the output of the ALU shifter if \overline{OEY} is low and is a high impedance input if \overline{OEY} is high. SELY must be low to pass the internal ALU shift bus and must be high to pass the external Y bus to the register file.

status

Four status pins are available on the most significant package, overflow (OVR), sign (N), carry out (C_{n+8}) , and zero (ZERO). The Cn+8 line signifies the ALU result while OVR, ZERO, and N refer the status after the ALU shift has occurred. Notice that the ZERO pin cannot be used to detect whether an input placed on a high impedance Y bus is zero.

divide BCD flip-flops

The multiply-divide flip-flops contain the status of the previous multiply or divide instruction. They are affected by the following instructions:

DIVIDE REMAINDER FIX SIGNED DIVIDE QUOTIENT FIX SIGNED MULTIPLY SIGNED MULTIPLY TERMINATE SIGNED DIVIDE INITIALIZE SIGNED DIVIDE START

SIGNED DIVIDE ITERATE UNSIGNED DIVIDE START UNSIGNED DIVIDE ITERATE UNSIGNED MULTIPLY SIGNED DIVIDE TERMINATE UNSIGNED DIVIDE TERMINATE

The excess-3 BCD flip-flops are affected by all instructions except NOP. The clear function clears these flip-flops. They preserve the carry from each nibble (4-bits) in excess-3/BCD operations.

test pin (test)

This pin should be connected to ground.

special shift function (SSF) pin

Conditional shifting algorithms may be implemented via control of the SSF pin. The applied voltage to this pin may be set as a function of a potential overflow condition (the two most significant bits are not equal) or any other condition (see Group 1 instructions).

instruction set

The 'AS887 bit-slice processor uses bits 17-I0 as instruction inputs. A combination of bits I3-I0 (Group 1 instructions) and bits I7-I4 (Group 2-5 instructions) are used to develop the 8-bit op code for a specific instruction. Group 1 and Group 2 instructions can be combined to perform arithmetic or logical functions plus a shift function in one instruction cycle. A summary of the instruction set is given in Table 1.

TABLE 1. INSTRUCTION SET

GROUP 1 INSTRUCTIONS

INSTRUCTION BITS (I3-I0)		
HEX CODE	MNEMONIC	FUNCTION
0		Accesses Group 4 instructions
1	ADD	R+S+C _n
2	SUBR	$\overline{R} + S + C_n$
3	SUBS	$R+\overline{S}+C_n$
4	INCS	
•		S+C _n
5	INCNS	S̄+C _n
6	INCR	R+C _n
7	INCNR	R+C _n
8 .		Accesses Group 3 instructions
9	XOR	RXORS
Α	AND	R AND S
В	OR	RORS
С	NAND	R NAND S
D	NOR	R NOR S
E	ANDNR	R AND S
F		Accesses Group 5 instructions
	GROUP 2 INST	RUCTIONS
INSTRUCTION BITS (17-14)	MNEMONIC	FUNCTION
HEX CODE	MINEMONIC	rolletion
. 0	SRA	Arithmetic Right Single
1	SRAD	Arithmetic Right Double
2	SRL	Logical Right Single
3	SRLD	Logical Right Double
4	SLA	Arithmetic Left Single
5	SLAD	Arithmetic Left Double
6	SLC	Circular Left Single
7	SLCD	Circular Left Double
8	SRC	Circular Right Single
9	SRCD	Circular Right Double
A	MQSRA	Pass (F→Y) and Arithmetic Right MQ
В	MQSRL	Pass (F→Y) and Logical Right MQ
С	MQSLL	Pass (F→Y) and Logical Left MQ
D	MQSLC	Pass (F→Y) and Circular Left MQ
E	LOADMQ	Pass (F→Y) and Load MQ (F = MQ)
F	PASS	Pass (F→Y)

TABLE 1. INSTRUCTION SET (Continued)

GROUP 3 INSTRUCTIONS

INSTRUCTION BITS (17-10)	MNEMONIC	FUNCTION
HEX CODE	MITEMORIO	1 010 11011
08	SET1	Set Bit
18	SET0	Reset Bit
28	TB1	Test Bit (One)
38	ТВО	Test Bit (Zero)
48	ABS	Absolute Value
58	SMTC	Sign Magnitude/Two's Complement
68	ADDI	Add Immediate
78	SUBI	Subtract Immediate
88		Reserved
98		Reserved
A8		Reserved
В8		Reserved
C8		Reserved
D8]	Reserved
E8		Reserved
F8		Reserved
	GROUP 4 INST	RUCTIONS
INSTRUCTION BITS (17-10)	BANIENAONIC	EUNCTION
INSTRUCTION BITS (17-10) HEX CODE	MNEMONIC	FUNCTION
	MNEMONIC	FUNCTION Reserved
HEX CODE	MNEMONIC SEL	
HEX CODE		Reserved
00 10	SEL	Reserved Select S/R
00 10 20	SEL SNORM	Reserved Select S/R Single Length Normalize
00 10 20 30	SEL SNORM DNORM	Reserved Select S/R Single Length Normalize Double Length Normalize
00 10 20 30 40	SEL SNORM DNORM DIVRF	Reserved Select S/R Single Length Normalize Double Length Normalize Divide Remainder Fix
00 10 20 30 40	SEL SNORM DNORM DIVRF SDIVQF	Reserved Select S/R Single Length Normalize Double Length Normalize Divide Remainder Fix Signed Divide Quotient Fix
00 10 20 30 40 50 60	SEL SNORM DNORM DIVRF SDIVQF SMULI	Reserved Select S/R Single Length Normalize Double Length Normalize Divide Remainder Fix Signed Divide Quotient Fix Signed Multiply Iterate
90 10 20 30 40 50 60 70	SEL SNORM DNORM DIVRF SDIVQF SMULI SMULT	Reserved Select S/R Single Length Normalize Double Length Normalize Divide Remainder Fix Signed Divide Quotient Fix Signed Multiply Iterate Signed Multiply Terminate
HEX CODE 00 10 20 30 40 50 60 70 80	SEL SNORM DNORM DIVRF SDIVQF SMULI SMULT SDIVIN	Reserved Select S/R Single Length Normalize Double Length Normalize Divide Remainder Fix Signed Divide Quotient Fix Signed Multiply Iterate Signed Multiply Terminate Signed Divide Initialize
90 HEX CODE 00 10 20 30 40 50 60 70 80 90	SEL SNORM DNORM DIVRF SDIVQF SMULI SMULT SDIVIN SDIVIS	Reserved Select S/R Single Length Normalize Double Length Normalize Divide Remainder Fix Signed Divide Quotient Fix Signed Multiply Iterate Signed Multiply Terminate Signed Divide Initialize Signed Divide Start
HEX CODE 00 10 20 30 40 50 60 70 80 90 A0	SEL SNORM DNORM DIVRF SDIVQF SMULI SMULT SDIVIN SDIVIS SDIVI	Reserved Select S/R Single Length Normalize Double Length Normalize Divide Remainder Fix Signed Divide Quotient Fix Signed Multiply Iterate Signed Multiply Terminate Signed Divide Initialize Signed Divide Start Signed Divide Iterate
HEX CODE 00 10 20 30 40 50 60 70 80 90 A0 B0	SEL SNORM DNORM DIVRF SDIVQF SMULI SMULT SDIVIN SDIVIS SDIVI UDIVIS	Reserved Select S/R Single Length Normalize Double Length Normalize Divide Remainder Fix Signed Divide Quotient Fix Signed Multiply Iterate Signed Multiply Terminate Signed Divide Initialize Signed Divide Start Signed Divide Iterate Unsigned Divide Start
HEX CODE 00 10 20 30 40 50 60 70 80 90 A0 B0 CO	SEL SNORM DNORM DIVRF SDIVQF SMULI SMULT SDIVIN SDIVIS SDIVIS UDIVIS	Reserved Select S/R Single Length Normalize Double Length Normalize Divide Remainder Fix Signed Divide Quotient Fix Signed Multiply Iterate Signed Multiply Terminate Signed Divide Initialize Signed Divide Start Signed Divide Iterate Unsigned Divide Start Unsigned Divide Iterate

TABLE 1. INSTRUCTION SET (Concluded)

GROUP 5 INSTRUCTIONS

INSTRUCTION BITS (17-10)			
HEX CODE	MNEMONIC	FUNCTION	
OF	CLR	Clear	
1F	CLR	Clear	
2F	CLR	Clear	
3F	CLR	Clear	
4F	CLR	Clear	
5F	CLR	Clear	
6F	CLR	Clear	
7F	BCDBIN	BCD to Binary	
8F		Reserved	
9F	EX3C	Excess-3 Word Correction	
AF	SDIVO	Signed Divide Overflow Check	
BF	CLR	Clear	
CF ·	CLR	Clear	
DF	BINEX3	Binary to Excess-3	
EF	CLR	Clear	
FF	NOP	No Operation	

group 1 instructions

TABLE 2. GROUP 1 INSTRUCTIONS

INSTRUCTION BITS (13-10)	MNEMONIC	FUNCTION
HEX CODE		
. 0		Accesses Group 4 instructions
1	ADD	R+S+C _n
2	SUBR	R+S+C _n
3	SUBS	R+S+C _n
4	INCS	S+C _n
5	INCNS	₹+Cn
6	INCR .	R+C _n
7	INCNR	R+C _n
8		Accesses Group 3 instructions
9	XOR	R XOR S
Α .	AND	R AND S
В	OR	RORS
С	NAND	R NAND S
D	NOR	R NOR S
E	ANDNR	R AND S
F		Accesses Group 5 instructions

Group 1 instructions (excluding hex codes 0, 8, and F), shown in Table 2, may be used in conjunction with Group 2 shift instructions to perform arithmetic or logical functions plus a shift function in one instruction cycle (hex codes 0, 8, and F are used to access Group 4, 3, and 5 instructions, respectively). Each shift may be made into a conditional shift by forcing the special shift function (SSF) pin into the proper state. If the SSF pin is high or floating, the shifted ALU output will be sent to the output buffers. If the SSF pin is pulled low externally, the ALU result will be passed directly to the output buffers. Conditional shifting is useful for scaling inputs in data arrays or in signal processing algorithms.

These instructions set the BCD flip-flop for the excess-3 correct instruction. The status is set with the following results (C_{n+8} is ALU carry out and is independent of shift operation; others are evaluated after shift operation).

Status is set with the following results:

Arithmetic

Ν MSB of result

OVR Signed arithmetic overflow

 C_{n+8} Carry out equal one Result equal zero

Logic

MSB of result OVR None (force to zero) None (force to zero) C_{n+8} Result equal zero

group 2 instructions

TABLE 3. GROUP 2 INSTRUCTIONS

INSTRUCTION BITS (17-14) HEX CODE	MNEMONIC	FUNCTION
0	SRA	Arithmetic Right Single
1	SRAD	Arithmetic Right Double
2	SRL	Logical Right Single
3	SRLD	Logical Right Double
4	SLA	Arithmetic Left Single
5	SLAD	Arithmetic Left Double
6	SLC	Circular Left Single
7	SLCD	Circular Left Double
8	SRC	Circular Right Single
9	SRCD	Circular Right Double
A	MQSRA	Pass (F→Y) and Arithmetic Right MQ
В	MOSRL	Pass (F→Y) and Logical Right MQ
С	MQSLL	Pass (F→Y) and Logical Left MQ
D	MQSLC	Pass (F→Y) and Circular Left MQ
E	LOADMQ	Pass $(F \rightarrow Y)$ and Load MQ $(F = MQ)$
·F	PASS	Pass (F→Y)

[†]Double-precision shifts involve both the ALU and MQ register.

The processor's shift instructions are implemented using Group 2 instructions (Table 3). The connections are the same on all instructions including multiply, divide, and normalization functions.

The following external connections are required:

 $\frac{\overline{SIO7}}{\overline{OIO7}}$ to $\frac{\overline{SIOO}}{\overline{OIOO}}$

Single- and double-precision shifts are supported. Double-precision shifts assume the most significant half has come through the ALU and will be placed (if WE is low) into the register file on the rising edge of the clock and the least significant half lies in the MQ register. All Group 2 shifts may be made conditional. (see previous page)

The following definitions apply to Group 2 shift instructions:

Arithmetic right shifts copy the sign of the number if no overflow occurs from the ALU calculation; if overflow occurs, the sign bit is inverted.

Arithmetic left shifts do not retain the sign of the number if an overflow occurs. A zero is filled into the LSB if not forced externally.

Logical right shifts fill a zero in the MSB position if not forced externally.

Circular right shifts fill the LSB in the MSB position.

Circular left shifts fill the MSB in the LSB position.

Shifting left is defined as moving a bit position towards the MSB (doubling).

Shifting right is defined as moving a bit towards the LSB (halving).




FIGURE 1. SERIAL I/O



Serial input may be performed using the circuitry shown in Figure 1. A single-/or double-precision arithmetic left or logical right shift fills the complement of the data on \overline{SIOO} and \overline{SIOO} into the LSB or MSB of the data word(s). Note that if \overline{SIOO} and \overline{SIOO} are floating (HI-Z), a zero will be filled as an end condition.

Serial output may be performed with circular instructions.

The shift instructions are summarized in Table 4 and illustrated in Figure 2. In Figure 2 and all succeeding figures that illustrate instruction execution, the following definitions apply:

QBT - End fill for signed divide.

MQF - End fill for unsigned divide.

SRF - End fill for signed multiply and the arithmetic right shifts.

TABLE 4. SHIFT INSTRUCTIONS

OP	SHIFT FUNCTION [‡]	<u>8107</u> ⋅ <u>8100</u>	Q107 · Q100		
CODET	SHIFT FUNCTION*	WIRED VALUE	WIRED VALUE		
ON	Arithmetic Right Single	ALU-LSB Output			
1N	Arithmetic Right Double	MQ-LSB Output	ALU-LSB Output		
2N	Logical Right Single	Input to ALU-MSB	ALU-LSB Output		
3N	Logical Right Double	Input to ALU-MSB	ALU-LSB Output		
4N	Arithmetic Left Single	Input to ALU-LSB	ALU-MSB Output		
5N	Arithmetic Left Double	Input to MQ-LSB	MQ-MSB Output		
6N	Circular Left Single	ALU-MSB Output	~-		
7N	Circular Left Double	ALU-MSB Output	MQ-MSB Output		
8N	Circular Right Single	ALU-LSB Output	~		
9N	Circular Right Double	MQ-LSB Output	ALU-LSB Output		
AN	Arithmetic Right (MQ only)	MQ-LSB Output	MQ-LSB Output		
BN	Logical Right (MQ only)	MQ-LSB Output	Input to MQ-MSB		
CN	Logical Left (MQ only)	Input to MQ-LSB	MQ-MSB Output		
DN	Circular Left (MQ only)	MQ-MSB Output	MQ-MSB Output		

 $^{^{\}dagger}$ Op Code N \neq 0, 8, or F; these select special instruction Groups 4, 3, and 5 respectively. ‡ Shift I/O pins are active low. Therefore, inputs and outputs must be inverted if true logical values are required.

Status is set with the following results:

Arithmetic

N → Result MSB equal one

OVR → Signed arithmetic overflow[†]

 $C_{n+8} \rightarrow C_{arry}$ out equal one Z $\rightarrow R_{esult}$ equal zero

Logic N


→ Result MSB equal one

OVR \rightarrow Zero $C_{n+8} \rightarrow$ Zero

Z → Result equal zero

[†] For the SLA and SLAD instructions, OVR is set if signed arithmetic overflow or if the ALU result MSB XOR MSB-1 equals one.

ARITHMETIC RIGHT SINGLE



ARITHMETIC RIGHT DOUBLE





FIGURE 2. SHIFT INSTRUCTIONS

LOGICAL RIGHT SINGLE

FILLS ZERO IF NOT FORCED



LOGICAL RIGHT DOUBLE

FILLS ZERO IF NOT FORCED





FIGURE 2. SHIFT INSTRUCTIONS (Continued)

ARITHMETIC LEFT SINGLE

FILLS ZERO IF NOT FORCED



ARITHMETIC LEFT DOUBLE

FILLS ZERO IF NOT FORCED





FIGURE 2. SHIFT INSTRUCTIONS (Continued)








FIGURE 2. SHIFT INSTRUCTIONS (Continued)






CIRCULAR RIGHT DOUBLE


FIGURE 2. SHIFT INSTRUCTIONS (Continued)

ARITHMETIC RIGHT (MQ ONLY)

SERIAL DATA OUT



LOGICAL RIGHT (MQ ONLY)




FILLS ZERO IF NOT FORCED

FIGURE 2. SHIFT INSTRUCTIONS (Continued)

LOGICAL LEFT (MQ ONLY)

FILLS ZERO IF NOT FORCED



CIRCULAR LEFT (MQ ONLY)




FIGURE 2. SHIFT INSTRUCTIONS (Concluded)

group 3 instructions

Hex code 8 of Group 1 instructions is used to access Group 3 instructions. Group 3 instructions are summarized in Table 5.

TABLE 5. GROUP 3 INSTRUCTIONS

INSTRUCTION BITS (17-10) OP CODE (HEX)	MNEMONIC	FUNCTION
08	SET1	Set Bit
18	SET0	Reset Bit
28	TB1	Test Bit (One)
38	тво	Test Bit (Zero)
48	ABS	Absolute Value
58	SMTC	Sign Magnitude/Two's Complement
68	ADDI	Add Immediate
78	SUBI	Subtract Immediate
88		Reserved
98		Reserved
A8		Reserved
B8		Reserved
C8		Reserved
D8		Reserved
E8		Reserved
F8		Reserved

set bit instruction (set1): 17-10 = 0816


This instruction (Figure 3) is used to force selected bits to one (any combination of zero to eight bits). The desired bits are specified by an 8-bit mask (C3-C0)::(A3-A0)[†] consisting of register file address ports that are not required to support this instruction. All bits that are in the same bit positions as ones in the mask are forced to a logical one. The B3-B0 address field is used for both source and destination of this instruction. The S bus is the source word for this instruction. SIOO must be forced low for proper operation. If SIOO is high, data on the S bus is passed unaltered. The status set by the set bit instruction is as follows:

 $egin{array}{lll} N &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &$

reset bit instruction (set0): I7-I0 = 1816

This instruction (Figure 3) is used to force selected bits to zero. The desired bits are specified by an 8-bit mask (C3-C0)::(A3-A0) consisting of register file address ports that are not required to support this instruction. All bits in the selected byte(s) that are in the same bit positions as ones in the mask are reset. The B3-B0 address field is used for both source and destination of this instruction. The S bus is the source word for this instruction. SIOO must be forced low for proper operation. If SIOO is high, data on the S bus is passed unaltered. The status set by the reset bit instruction is as follows:

 $\begin{array}{cccc} N & \rightarrow & \text{None (force to zero)} \\ \text{OVR} & \rightarrow & \text{None (force to zero)} \\ \text{C}_{n+8} & \rightarrow & \text{None (force to zero)} \\ \text{Z} & \rightarrow & \text{Result equal zero} \end{array}$



NOTES: 1. Force $\overline{\text{SIOO}}$ low for proper operation.

2. Bit mask (C3-C0)::(A3-A0) will set desired bits to one.

FIGURE 3. SET BIT (OR RESET BIT)




[†] The symbol '::' is concatenation operator

test bit (one) instruction (TB1): 17-10 = 2816

This instruction (Figure 4) is used to test selected bits for ones. Bits to be tested are specified by an 8-bit mask (C3-C0)::(A3-A0) consisting of register file address ports that are not required to support this instruction. Write Enable (\overline{WE}) is internally disabled during this instruction. The test will pass if the selected byte has ones at all bit locations specified by the ones of the mask (Figure 5). The S bus is the source word for this instruction. SIOO must be forced low for proper operation. The status set by the test bit (one) instruction is as follows:

None (force to zero) OVR None (force to zero) None (force to zero) C_{n+8} Pass



- NOTES: 1. Force SIOO low for proper operation.
 - 2. Bit mask (C3-C0)::(A3-A0) will define bits for testing.
 - 3. Pass/fail is indicated on Z output.

FIGURE 4. TEST BIT

test bit (zero) instruction (TB0): 17-10 = 3816

This instruction (Figure 4) is used to test selected bits for ones. Bits to be tested are specified by an 8-bit mask (C3-C0)::(A3-A0) consisting of register file address ports that are not required to support this instruction. Write Enable $(\overline{\rm WE})$ is internally disabled during this instruction. The test will pass if the selected byte has zeros at all bit locations specified by the ones of the mask (Figure 6). The S bus is the source word for this instruction. SIOO must be forced low for proper operation. The status set by the test bit (zero) instruction is as follows:

None (force to zero) OVR None (force to zero) None (force to zero) C_{n+8} Pass






FIGURE 5. TEST BIT ONE EXAMPLES




FIGURE 6. TEST BIT ZERO EXAMPLES

absolute value instruction (ABS): 17-10 = 4816

This instruction is used to convert two's complement numbers to their positive value. The operand placed on the S bus is the source for this instruction. The 'AS887 will test the sign of the S bus and force the SSF pin to the proper value. The status set by the absolute value instruction is as follows:

N → Input MSB equal one OVR → Input equal 80 (hex)

 $C_{n+8} \rightarrow S = 0$

Z → Result equal zero

sign magnitude/two's complement instruction (SMTC): 17-10 = 5816

This instruction allows conversion from two's complement representation to sign magnitude representation, or vice-versa, in one clock cycle. The operand placed on the S bus is the source for this instruction.

When a negative zero (80 hex) is converted, the result is 00 with an overflow. If the input is in two's complement notation, the overflow indicates an illegal conversion. The status set by the sign magnitude/two's complement instruction is as follows:

add immediate instruction (ADDI): 17-10 = 6816

This instruction is used to add a specified constant value to the operand placed on the S bus. The constant will be between the values of 0 and 15. The constant value is specified by the unused register file address (A port) not required to support this instruction. Forcing the carry input will add an additional one to the result. The status set by the add immediate instruction is as follows:

 $\begin{array}{cccc} N & \rightarrow & \text{Result MSB equal one} \\ \text{OVR} & \rightarrow & \text{Arithmetic signed overflow} \\ \text{C}_{n+8} & \rightarrow & \text{Carry out equal one} \\ \text{Z} & \rightarrow & \text{Result equal zero} \end{array}$

subtract immediate instruction (SUBI): 17-10 = 7816

This instruction is used to subtract a specified constant value from the operand placed on the S bus. The constant value is specified by the unused register file address (A port) that is not required to support this instruction. The constant applied is the least significant four bits of a two's complement number. The device sign extends the constant over the entire word length. The status set by the subtract immediate instruction is as follows:

 $\begin{array}{cccc} N & \rightarrow & \text{Result MSB equal one} \\ \text{OVR} & \rightarrow & \text{Arithmetic signed overflow} \\ \text{C}_{\text{N}+8} & \rightarrow & \text{Carry out equal one} \\ \text{Z} & \rightarrow & \text{Result equal zero} \end{array}$

group 4 instructions

Hex code 0 of Group 1 instructions is used to access Group 4 instructions. Group 4 instructions are summarized in Table 6.

TABLE 6. GROUP 4 INSTRUCTIONS

INSTRUCTION BITS (17-10) OP CODE (HEX)	MNEMONIC	FUNCTION
00		Reserved
10	SEL	Select S/R
20	SNORM	. Single Length Normalize
30	DNORM	Double Length Normalize
40	DIVRF	Divide Remainder Fix
50	SDIVQF	Signed Divide Quotient Fix
60	SMULI	Signed Multiply Iterate
70	SMULT	Signed Multiply Terminate
80	SDIVIN	Signed Divide Initialize
90	SDIVIS	Signed Divide Start
AO	SDIVI	Signed Divide Iterate
во	UDIVIS	Unsigned Divide Start
СО	UDIVI	Unsigned Divide Iterate
DO	UMULI	Unsigned Multiply Iterate
EO	SDIVIT	Signed Divide Terminate
FO	UDIVIT	Unsigned Divide Terminate

select S/R instruction (SEL): 17-10 = 1016

This instruction is used to pass either the S bus or the R bus to the output depending on the state of the SSF input pin. Normally, the preceding instruction would test the two operands and the resulting status information would be used to force the SSF input pin. SSF = 0 will output the R bus and SSF = 1 will output the S bus. The status set by the select S/R instruction is as follows:

 $\begin{array}{cccc} N & \rightarrow & \text{Result MSB equal one} \\ \text{OVR} & \rightarrow & \text{None (force to zero)} \\ \text{C}_{n+8} & \rightarrow & \text{None (force to zero)} \\ \text{Z} & \rightarrow & \text{Result equal zero} \end{array}$

single-length normalize instruction (SNORM): 17-10 = 20₁₆


This instruction will cause the contents of the MQ register to shift toward the most significant bit. Zeros are shifted in via the $\overline{\Omega 100}$ input. The number of shifts performed can be counted and stored in one of the register files by forcing a high at the C_n input. When the two most significant bits are of opposite value, normalization is complete. This condition is indicated on the microcycle that completes the normalization at the OVR output.

The chip contains conditional logic that inhibits the shift function (and also inhibits the register file increment) if the number within the MQ register is already normalized at the beginning of the instruction (Figure 7). The status set by the single-length normalize instruction is as follows:

 $\begin{array}{ccc} N & \rightarrow & \text{MSB of result} \\ \text{OVR} & \rightarrow & \text{MSB XOR 2nd MSB} \\ \text{C}_{n+8} & \rightarrow & \text{Carry out equal one} \\ \text{Z} & \rightarrow & \text{Result equal zero} \end{array}$



SINGLE-LENGTH NORMALIZE








FIGURE 7. SINGLE- AND DOUBLE-LENGTH NORMALIZE

double-length normalize instruction (DNORM): 17-10 = 3016

This instruction will cause the contents of a double-length word (register file contains the most significant half and the MQ register contains the least significant half) to shift toward the most significant bit. Zeros are shifted in via the $\overline{\text{QIOO}}$ input. When the two most significant bits are of opposite value, normalization is complete. This condition is indicated on the microcycle that completes the normalization at the OVR output.

The chip contains conditional logic which inhibits the shift function if the number is already normalized at the beginning of the instruction (Figure 7). The most significant half of the operand must be placed on the S bus. The status set by the double-length normalize instruction is as follows:

 $\begin{array}{ccc} N & \rightarrow & \text{MSB of result} \\ \text{OVR} & \rightarrow & \text{MSB XOR 2nd MSB} \\ \text{C}_{n+8} & \rightarrow & \text{None (force to zero)} \\ \text{Z} & \rightarrow & \text{Result equal zero} \end{array}$

multiply operations

The ALU performs three unique types of 8 by 8 multiplies each of which produces a 16-bit result (Figure 8). All three types of multiplication proceed via the following recursion:

 $P(J+1) = 2[P(J) + Multiplicand \times M (8-J)]$ where P(J) = partial product at iteration number J P(J+1) = partial product at iteration number J+1 J varies from 0 to 8 M (8-J) = mode bit (unique to multiply type)2 denotes some type of shift (unique to multiply)

Notice that by proper choice of mode terms and shifting operations, signed, unsigned, and mixed multiplies (signed times unsigned) may be performed.

All multiplies assume that the multiplier is stored in MQ before the operation begins (in the case of mixed multiply, the unsigned number must be the multiplier).

The processor has the following multiply instructions:


- 1. SIGNED MULTIPLY ITERATE (SMULI): 17-10 = 6016
- 2. SIGNED MULTIPLY TERMINATE (SMULT): 17-10 = 70₁₆
- 3. UNSIGNED MULTIPLY ITERATE (UMULI): 17-10 = D016

The signed multiply iterate (SMULI) instruction performs a signed times signed iteration. This instruction interprets M(8-J) as the 8-J bit of the multiplier. The shift is a double-precision right shift one bit. This instruction is repeated 7 times for a 8 \times 8 signed multiply. This instruction will be used 7 consecutive times for a mixed multiplication.

The signed multiply terminate (SMULT) instruction provides correct (negative) weighting of the sign bit of a negative multiplier in signed multiplication. The instruction is identical to signed multiply iterate (SMULI) except that M(8-J) is interpreted as -1 if the sign bit of the multiplier is 1, and 0 if the sign bit of the multiplier is 0.



SMULI, SMULT



UMULI




FIGURE 8. MULTIPLICATION OPERATIONS

The unsigned multiply iterate (UMULI) performs an unsigned multiplication iteration. This instruction interprets M(8-J) as the 8-J bit of the multiplier. The shift is a double-precision right shift with the carry out from the $P(J) + Multiplicand \times M(8-J)$ operation forced into bit 8 of P(J+1). This instruction is used in unsigned and mixed multiplication.

signed multiplication

Signed multiplication performs a ten clock cycle, two's complement multiply. The instructions necessary to produce an algebraically correct result proceed in the following manner:

Zero register to be used for accumulator

Load MQ with multiplier

SMULI (repeat 7 times) S port = Accumulator

R port = Multiplicand F port = Iteration Result

SMULT S port = Accumulator

R port = Multiplicand
F port = Product (MSH)

At completion, the accumulator will contain the 8 most significant bits and MQ will contain the 8 least significant bits of the product.

The status for the signed multiply iterate should not be used for any testing (overflow is not set by SMULI). The following status is set for the signed multiply terminate instruction:

N → Result MSB equal one

OVR → Forced to zero

 $C_{n+8} \rightarrow Carry out equal to one$

Z → Double precision result is zero

unsigned multiplication

Unsigned multiplication produces an unsigned times unsigned product in ten clocks. The instructions necessary to produce an algebraically correct result proceed in the following manner:

Zero register to be used for accumulator

Load MQ with multiplier

UMULI (8 times) S port = Accumulator

R port = Multiplicand

F port = Iteration result (product MSH on final result)

Upon completion, the accumulator will contain the 8 most significant bits and MQ will contain the 8 least significant bits of the product.



The status set by the unsigned multiply iteration is meaningless except on the final execution of the instruction. The status set by the unsigned multiply iteration instruction is as follows:

Ν Result MSB equal one

OVR Forced to zero

Carry out equal to one C_{n+8}

Double-precision result is zero

mixed multiplication

Mixed multiplication multiplies a signed multiplicand times an unsigned multiplier to produce a signed result in ten clocks. The steps are as follows:

Zero register used for accumulator

Load MQ with unsigned multipler

SMULI (8 times)

S port =Accumulator R port = Multiplicand

Iteration result F port =

Upon completion, the accumulator will contain the 8 most significant bits and MQ will contain the 8 least significant bits of the product.

The following status is set by the last SMULI instruction:

Result MSB equal one

OVR Forced to zero

Carry out equal to one

Double-precision result is zero

divide operations


The divide uses a nonrestoring technique to perform both signed and unsigned division of a 16 bit integer dividend and an 8 bit integer divisor (Figure 9). It produces an 8 integer quotient and remainder.

The remainder and quotient will be such that the following equation is satisfied:

(Quotient) × (Divisor) + Remainder = Dividend

The processor has the following divide instructions:

- 1. UNSIGNED DIVIDE START (UDIVIS): 17-10 = B016
- 2. UNSIGNED DIVIDE ITERATE (UDIVI): 17-10 = C016
- 3. UNSIGNED DIVIDE TERMINATE (UDIVIT): 17-10 = F016
- 4. SIGNED DIVIDE INITIALIZE (SDIVIN): 17-10 = 8016
- 5. SIGNED DIVIDE OVERFLOW TEST (SDIVO): 17-10 = AF₁₆
- 6. SIGNED DIVIDE START (SDIVIS): 17-10 = 9016
- 7. SIGNED DIVIDE ITERATE (SDIVI): 17-10 = A016
- 8. SIGNED DIVIDE TERMINATE (SDIVIT): 17-10 = E016
- 9. DIVIDE REMAINDER FIX (DIVRF): 17-10 = 4016
- 10. SIGNED DIVIDE QUOTIENT FIX (SDIVQF): 17-10 = 5016







FIGURE 9. DIVIDE OPERATIONS






FIGURE 9. DIVIDE OPERATIONS (Continued)

The unsigned divide iterate start (UDIVIS) instruction begins the iterate procedure while testing for overflow. Overflow is reported when the first subtraction of the divisor from the MSH of the dividend produces carry out. The test detects quotient overflow and divide by zero.

The unsigned divide iterate terminate (UDIVIT) instruction completes the iterate procedure generating the last quotient bit.

The signed divide initialize (SDIVIN) instruction prepares for iteration by shifting the dividend and storing the sign of the dividend for use in the following instructions and overflow tests.

The signed divide overflow test (SDIVO) checks for overflow possibilities. This instruction may be deleted from the divide operation if the OVR pin is ignored. If it is removed some overflow conditions will go undetected. WE must be high (writing inhibited) when this instruction is used.

The signed divide iterate start (SDIVIS) instruction calculates the difference between the divisor and MSH of the dividend. Partial detection of overflow is also done during this instruction. Operations with like signs (positive quotient) and division by zero will overflow during this instruction (including zero divisor). Operations with unlike signs are tested for overflow during the signed divide quotient fix instruction (SDIVQF). Partial overflow results are saved and will be used during SDIVQF when overflow is reported.

The signed divide iterate (SDIVI) instruction forms the quotient and remainder through iterative subtract/add-shift operations of the divisor and dividend. One quotient bit is generated on each clock.

The signed divide iterate terminate (SDIVIT) instruction completes the iterate procedure, generating the last quotient bit. It also tests for a remainder equal to zero, which determines the action to be taken in the following correction (fix) instructions.

The divide remainder fix (DIVRF) instruction corrects the remainder. If a zero remainder was detected by the previous instructions, the remainder is forced to zero. For nonzero remainder cases where the remainder and dividend have the same sign, the remainder is correct. When the remainder and dividend have unlike signs, a correction add/subtract of the divisor to the remainder is performed.

The signed divide quotient fix (SDIVQF) instruction corrects the quotient if necessary. This correction requires adding one to the incorrect quotient. An incorrect quotient results if the signs of the divisor and dividend differ and the remainder is nonzero. An incorrect quotient also results if the sign of the divisor is negative and the remainder is zero.

Overflow detection is completed during this instruction. Overflow may be generated for differing signs of the dividend and divisor. The partial overflow test result performed during SDIVIS is ORed with this test result to produce a true overflow indication.



signed divide usage

The instructions necessary to perform an algebraically correct division of signed numbers are as follows:

Load MQ with the least significant half of the dividend

SDIVIN S port = MSH of dividend

R port = Divisor

F port = Intermediate result

SDIVO S port = Result of SDIVIN

> R port = Divisor F port = Test result (WE must be high)

SDIVIS Result of SDIVIN S port =

R port = Divisor

F port = Intermediate result

Result of SDIVIS (or SDIVI) SDIVI (8N-2 times) S port =

> R port = Divisor F port = Intermediate result

Result of last SDIVI **SDIVIT** S port =

> R port = Divisor

> > Intermediate result F port =

DIVRF S port = Result of SDIVIT

> R port = Divisor F port = Remainder

SDIVOF S port = MQ register

R port = DivisorF port = Quotient

The status of all signed divide instructions except SDIVIN, DIVRF, and SDIVQF is as follows:

Forced to zero Ν OVR Forced to zero

Carry out equal to one C_{n+8} Intermediate result is zero

The status of the SDIVIN instruction is as follows:

Forced to zero OVR Forced to zero C_{n+8} Forced to zero Divisor is zero

The status of the DIVRF instruction is as follows:

Ν Forced to zero OVR Forced to zero

 C_{n+8} Carry out equal to one Remainder is zero



The status of the SDIVOF instruction is as follows:

Ν Sign of guotient OVR Divide overflow

Carry out equal to one

Quotient is zero

The quotient is stored in the MQ register and the remainder is stored in the register file location that originally held the most significant word of the dividend. If fractions are divided, the quotient must be shifted right one bit and the remainder right three bits to obtain the correct fractional representations.

The signed division algorithm is summarized in Table 7.

TABLE 7. SIGNED DIVISION ALGORITHM

OP CODE	MNEMONIC	CLOCK CYCLES	INPUT S PORT	INPUT R PORT	OUTPUT F PORT
E4	LOADMQ	1	Dividend (LSH)	_	Dividend (LSH)
80	SDIVIN	1	Dividend (MSH)	Divisor	Remainder
AF	SDIVO	1	Remainder	Divisor	Test Result
90	SDIVIS	1	Remainder	Divisor	Remainder
A0	SDIVI	7	Remainder	Divisor	Remainder
EO	SDIVIT	1	Remainder	Divisor	Remainder (Unfixed)
40	DIVRF	1	Remainder (Unfixed)	Divisor	Remainder
50	SDIVQF	1	MQ Register	Divisor	Quotient

unsigned divide usage

DIVRF

The instructions necessary to perform an algebraically correct division of unsigned numbers are as follows:

Load MQ with the least significant half of the dividend

UDIVIS MSH of dividend S port

R port = Divisor

F port Intermediate result

Result of UDIVIS (OR UDIVI) UDIVI (8-1 times) S port =

> R port Divisor

F port Intermediate result

UDIVIT S port = Result of last UDIVI F port

R port Divisor

S port =Result of UDIVIT

Remainder (unfixed)

R port =Divisor

F port = Remainder

The status of all unsigned divide instructions except UDIVIS is as follows:

Forced to zero OVR Forced to zero

Carry out equal to one C_{n+8} Intermediate result is zero



The status of the UDIVIS instruction is as follows:

Forced to zero

Divide overflow OVR

 C_{n+8} Carry out equal to one

Intermediate result is zero

If fractions are divided, the remainder must be shifted right two bits to obtain the correct fractional representation. The quotient is correct as is. The quotient is stored in the MQ register at the completion of the divide.

The unsigned division algorithm is summarized in Table 8.

TABLE 8. UNSIGNED DIVISION ALGORITHM

OP CODE	MNEMONIC	CLOCK	INPUT S PORT	INPUT R PORT	OUTPUT F PORT
	104540	CTCLES		n roni	
E4	LOADMQ	'	Dividend (LSH)	_	Dividend (LSH)
BO	UDIVIS	1	Dividend (MSH)	Divisor	Remainder
CO	UDIVI	7	Remainder	Divisor	Remainder
F0	UDIVIT	1	Remainder	Divísor	Remainder (Unfixed)
40	DIVRF	1	Remainder (Unfixed)	Divisor	Remainder

group 5 instructions

Hex code F of Group 1 instructions is used to access Group 5 instructions. Group 5 instructions are summarized in Table 9.

TABLE 9. GROUP 5 INSTRUCTIONS

INSTRUCTION BITS (17-10) OP CODE (HEX)	MNEMONIC	FUNCTION
OF	CLR	Clear
1F	CLR	Clear
2F	CLR	Clear
3F ·	CLR	Clear
. 4F	CLR	Clear
5F	CLR	Clear
6F	CLR	Clear
7F	BCDBIN	BCD to Binary
8F		Reserved
9F	EX3C	Excess-3 Word Correction
AF	SDIVO	Signed Divide Overflow Check
BF	CLR	Clear
CF	CLR	Clear
DF	BINEX3	Binary to Excess-3
EF	CLR	Clear
FF	NOP	No Operation

clear instructions (CLR)

There are 11 clear instructions listed in Table 9. The instructions force the ALU output to be zero and the BCD flip-flops to be cleared. The status set by the clear instruction is as follows:

 $\begin{array}{cccc} N & \rightarrow & \text{None (force to zero)} \\ \text{OVR} & \rightarrow & \text{None (force to zero)} \\ \text{C}_{n+8} & \rightarrow & \text{None (force to zero)} \\ \text{Z} & \rightarrow & \text{Active (one)} \end{array}$

no operation instruction (NOP): 17-10 = FF16

This instruction is identical to the clear instructions except that the BCD flip-flops retain their old value.

excess-3 correction instructions (EX3C): 9F16

This instruction corrects excess-3 additions (subtractions). For correct excess-3 arithmetic, this instruction must follow each add/subtract. The operand must be on the S port.

NOTE: The previous arithmetic overflow should be ignored.

The status set by the EX3C instruction is as follows:

 $\begin{array}{cccc} N & \rightarrow & MSB \ of \ result \\ OVR & \rightarrow & Signed \ overflow \\ C_{n+8} & \rightarrow & Carry \ out \ equal \ one \\ Z & \rightarrow & None \ (force \ to \ one) \end{array}$

radix conversions

Conversions between decimal and binary number representations are performed with the aid of two special instructions: BINEX3 and BCDBIN.

BCD to binary instructions (BCDBIN): 17-10 = 7F16

This instruction (Figure 10) allows the user to convert a 2-digit BCD number to an 8-bit binary number in 12 clocks. This function sums the R bus, the S bus, and the C_n bit, performs an arithmetic left shift on the ALU result, and simultaneously circular shifts the MQ left. The status set by the BCD to binary instruction is as follows:

N \rightarrow MSB of result OVR \rightarrow Signed arithmetic overflow[†] C_{n+8} \rightarrow Carry out equal one Z \rightarrow Result equal zero



[†] Overflow may be the result of an ALU operation or the arithmetic left shift operation.

The following code illustrates the BCD to binary conversion technique.

Let ACC be an accumulator register Let NUM be the register which contains the BCD number Let MSK be a mask register

LOADMQ NUM ; LOAD MQ WITH BCD NUMBER SUB ACC, ACC, SLCMQ ; CLEAR ACC AND ALIGN MQ SUB, MSK, MSK, SLCMQ : CLEAR MSK AND ALIGN MQ SLCMQ : ALIGN SLCMQ : ALIGN ADDI ACC, MSK, 1510 ; MSK = 1510; EXTRACT ONE DIGIT AND MQ, MSK, R1, SLCMQ : ALIGN MO ADD, ACC, R1, R1, SLCMQ ; ACC + DIGIT ; IS STORED IN R1 : ALIGN MO BCDBIN, R1, R1, ACC $; 4 \times (ACC + DIGIT)$: IS STORED IN ACC : ALIGN MQ BCDBIN, ACC, R1, ACC ; $10 \times (ACC + DIGIT)$: IS STORED IN ACC : ALIGN MQ

The previous code generates a binary number by executing the standard conversion formula for a 2-digit BCD number.

; FETCH LAST DIGIT ; ADD IN LAST DIGIT

$$AB = A \times 10 + B$$

Notice that the conversion begins with the most significant BCD digit and that the addition is performed in radix 2.

binary to excess-3 instructions (BINEX3): 17-10 = DF₁₆

AND MQ, MSK, R1

ACC+R1 → ACC

This instruction (Figure 11) allows the user to convert an 8-bit binary number to 2-digit excess-3 number representation in 19 clocks. The data on the R and S ports are summed with the MSB of the MQ register. The MQ register is simultaneously shifted left circularly. The status set by the binary to excess-3 instruction is as follows:

MSB of result N OVR Signed arithmetic overflow Carry out equal one C_{n+8} Result equal zero

BCDBIN




FIGURE 10. BCD TO BINARY

BINEX3




FIGURE 11. BINARY TO EXCESS-3

The following illustrates the binary to excess-3 conversion technique.

Let NUM be a register containing an unsigned binary number Let ACC be an accumulator

M1:

LOADMQ NUM

: LOAD MQ WITH BINARY

; NUMBER

M2:

CLEAR ACC

: CLEAR ACC

M3:

SET1 ACC H/33/

: ACC → HEX/3333 . . .

L1:

BINEX3 ACC, ACC, ACC

; DOUBLE ACC AND ADD IN

: MSB OF MO

L2:

EX3C ACC, ACC

: ALIGN MQ : EXCESS 3 CORRECT

; REPEAT L1 AND L2

; 7 TIMES

The previous code generates an excess-3 number by executing the standard conversion formula for a binary number.

$$a_n 2^n + a_{n-1} 2^{n-1} + a_{n-2} 2^{n-2} + \dots + a_{n-2} 2^n = [(2a_n + a_{n-1})2 + a_{n-2}]2 + \dots + a_{n-2}]2$$

Notice that the conversion begins with the most significant binary bit and that the addition is performed in radix-10 (excess-3).

decimal arithmetic

Decimal numbers are represented in excess-3 code. Excess-3 code numbers may be generated by adding three to each digit of a Binary Coded Decimal (BCD) number. The hardware necessary to implement excess-3 arithmetic is only slightly different from binary arithmetic. Carries from one digit to another during addition in BCD occur when the sum of the two digits plus the carry-in is greater than or equal to ten. If both numbers are excess-3, the sum will be excess-6, which will produce the proper carries. Therefore, every addition or subtraction operation may use the binary adder. To convert the result from excess-6 to excess-3, one must consider two cases resulting from a BCD digit add: (1) where a carry-out is produced, and (2) where a carry-out is not produced. If a carry-out is not produced, three must be subtracted from the resulting digit. If a carry is produced, the digit is correct as a BCD number. For example, if BCD 5 is added to BCD 6, the excess-3 result would be 8+9=1 (with a carry). A carry rolls the number through the illegal BCD representations into a correct BCD representation. Binary 3 must be added to digit positions that produce a carry-out to correct the result to an excess-3 representation. Every addition and subtraction instruction stores the carry generated from each 4-bit digit location for use by the excess-3 correction function. The correction instruction must be executed in the clock cycle immediately after the addition or subtraction operation.

absolute maximum rating over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC1
Supply voltage, VCC2
Input voltage
High-level voltage applied to 3-state outputs
Operating case temperature range: SN54AS887
Operating free-air temperature range: SN74AS887, SN74AS887-1 0°C to 70°C
Storage temperature range

recommended operating conditions

			SI	N54AS	387		SN74AS887 SN74AS887-1		
			MIN	NOM	MAX	MIN	NOM	MAX	
V _{CC1}	I/O supply voltage		4.5	5	5.5	4.5	5	5.5	V
V _{CC2}	STL internal logic supply vo	ltage	1.9	2	2.1	1.9	2	2.1	V
VIH	High-level input voltage		2			2			V
VIL	Low-level input voltage			0.8			0.8	V	
IOH	High-level output current				- 1			-2.6	mA
		All output except N and ZERO			8			8	
loL	Low-level output current	N			16			16	mA
		ZERO			48			48	1
T _C	Operating case temperature	!	- 55		125				°C
TA	Operating free-air temperati	ure				0		70	1

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	SN	154AS	887	SI SN	UNIT		
			MIN	TYP [†]	MAX	MIN	TYP	MAX	
VIK ,	,	$V_{CC1} = 4.5 \text{ V}, I_{I} = -18 \text{ mA}$			- 1.2			-1.2	V
Vон	All outputs except ZERO	V _{CC1} = 4.5 V to 5.5 V, I _{OH} = -0.4 mA V _{CC1} = 4.5 V, I _{OH} = -1 mA V _{CC1} = 4.5 V, I _{OH} = -2.6 mA	V _{CC} - 2	2		V _{CC} -	2		V
IOH	ZERO	V _{CC1} = 4.5 V, V _{OH} = 5.5 V	†		0.1			0.1	mA
	All outputs except N and ZERO	V _{CC1} = 4.5 V, I _{OL} = 8 mA			0.5			0.5	V
VOL	N	V _{CC1} = 4.5 V, I _{OL} = 16 mA			0.5			0.5	ľ
	ZERO	$V_{CC1} = 4.5 \text{ V}, I_{OL} = 48 \text{ mA}$			0.5			0.5	
1	ł/O	$V_{CC1} = 5.5 \text{ V}, V_I = 5.5 \text{ V}$			0.1			0.1	mA
''	All others	$V_{CC1} = 5.5 \text{ V}, V_I = 7 \text{ V}$			0.1			0.1	'''A
lін‡		V _{CC1} = 5.5 V, V _I = 2.7 V			20			20	μΑ
ال ‡		V _{CC1} = 5.5 V, V _I = 0.5 V			-0.4			-0.4	mA
lo§		V _{CC1} = 5.5 V, V _O = 2.25 V	- 30		- 112	- 30		-112	mA
ICC1		V _{CC1} = 5.5 V			150			130	mA
¹CC2		V _{CC2} = 2.1 V			410			390	mΑ

 $^{^{\}dagger}$ All typical values are at V_{CC} = 5 V, T_A = 25 °C.



For I/O ports, the parameters I_{IH} and I_{IL} include the off-state current.

^{\$}The output conditions have been chosen to produce a current that closely approximates one-half the true short-circuit current, IOS.

SN54AS887 maximum switching characteristics, $V_{CC} = 4.5 \text{ V}$ to 5.5 V, $T_{C} = -55 ^{\circ}\text{C}$ to $125 ^{\circ}\text{C}$ (see Note 1)

PARAMETER	FROM					TO (OU	TPUT)					LINIT
PANAIVIETEN	(INPUT)	Υ	C _{n+8}	G, P	Z [†]	N	OVR	DA	DB	QIO	SIO	UNIT
	A3-A0 B3-B0	62	42	48	69	62	60	18	18	65	66	
	DA7-DA0, DB7-DB0	47	28	28	58	50	42		_	50	50	
	C _n	25	14	_	32	24	18			32	32	
	ĒĀ	54	32	35	62	52	52		_	58	58	
	EB	54	32	35	62	52	52		_	58	58	
	17-10	58	32	32	62	52	41	_	_	58	58	
t _{pd}	ŌĒB	_	_	_		_	_	_	14	_	_	ns
	ŌĒŸ	14	****	_		_	_	_	_	_	_	
	QIO (n) Shift	15	_	_	24	_	_	_	-	-	_	
	SIO (n) Shift	15	_	_	24	22	_	_		V4000	_	
	СК	68	60	56	62	50	68	38	38	70	70	
	ŌĒĀ			_			-	14				

[†] Load resistor R1 = 100 Ω .

NOTE 1: Load circuit and voltage waveforms are shown in Section 1.

SN74AS887 maximum switching characteristics, $V_{CC} = 4.5 \text{ V}$ to 5.5 V, $T_A = 0 \,^{\circ}\text{C}$ to 70 °C (see Note 1)

PARAMETER	FROM	T				TO (OU	TPUT)					
PARAMETER	(INPUT)	Y	C _{n+8}	G, P	Z [†]	N	OVR	DA	DB	<u>σιο</u>	SIO	UNIT
	A3-A0 B3-B0	54	36	42	60	52	50	18	18	58	58	
	DA7-DA0, DB7-DB0	44	26	26	52	46	38	_	_	44	44	
	C _n	25	8	_	32	24	18	_	_	31	31	1
	ĒĀ	49	29	29	58	49	47	_		54	54	1
	EB	49	29	29	58	49	47	_	_	54	54	
	17-10	55	30	30	60	49	39		_	54	54	54
t _{pd}	ŌĒB	_	_			_	_	_	12			ns
·	ŌĒŸ	12	_	-	_	_	_	_	_	_	_	1
	QIO (n) Shift	15	-	_	24		-	_	_	_	-	
	SIO (n) Shift	15	_	-	24	19	-	-	_	_		
	CK .	58	55	52	61	52	62	35	35	60	60	1
	ŌĒĀ	_	_	_			_	12	_	_	_	1

[†]Load resistor R1 = 100 Ω .

NOTE 1: Load circuit and voltage waveforms are shown in Section 1.



SN74AS887-1 maximum switching characteristics, $V_{CC} = 4.5 \text{ V}$ to 5.5 V, $T_A = 0 \,^{\circ}\text{C}$ to 70 $^{\circ}\text{C}$ (see Note 1)

DADAMETER	FROM					TO (OU	TPUT)					UNIT
PARAMETER	(INPUT)	Υ	C _{n+8}	G, P	Z [†]	N	OVR	DA	DB	QΙΟ	SIO	ONII
·	A3-A0 B3-B0	44	30	36	50	44	44	17	17	48	48	
	DA7-DA0, DB7-DB0	36	24	24	46	41	32			40	40	
	C _n	22	8	_	27	21	16		_	25	25	
	ĒĀ	40	25	25	49	41	41			44	44	
	ĒB	40	25	25	49	41	41		-	44	44	
	17-10	46	27	27	50	42	35		_	45	45	1
t _{pd} •	ŌĒB			_			_		12	-		ns
	ŌĒŸ	12		_		_	_			_		
	QIO (n) Shift	14	-	_	20	1	and the same of th	ALCOHOLD .	_	_	_	
	SIO (n) Shift	14	-	-	20	18	-	_	-	_	_	
	CK	50	46	46	50	50	50	30	30	50	50	
	ŌĒĀ	_						12		_	_	<u> </u>

[†] Load resistor R1 = 100 Ω .

NOTE 1: Load circuit and voltage waveforms are shown in Section 1.

register file write setup and hold times

PARAMETER		SN54	SN54AS887		SN74AS887		SN74AS887-1	
PAR	PARAMETER		MAX	MIN	MAX	MIN	MAX	UŅĮT
·	C3-C0	8		7		6		
	DB\$	14		12		11		
	17-14	16		14		13		
	13-10	24		22		21		
t _{su}	ŌĒŸ	4		3		3		ns
	Y7-Y0	2		2		2		
	WE	8		6		6		
	<u>QIO</u> (n), <u>SIO</u> (n)	6		5		5		
	, SELY	8		6		6		1
	C3-C0	0		0		0		
	DB§	0		0		0		
	17-14	0		0		0		
·	13-10	0		0		0		
t _h	ŌEY	6		5		5		ns
	Y7-Y0	10		10		10		
	WE	3		2		2		1
	QIO(n), SIO(n)	0		0		0		
	SELY	8		6		6		1

[§] DB (during select instruction) through Y port.



special instruction switching characteristics

The SSF pin is used internally during certain instructions. The following tables list the instructions which force the SSF pin during their execution. The propagation delay from various inputs is also shown. The parameter which limits normal system performance is indicated by a dagger.

SN54AS887 SSF PIN DELAYS AND SETUP TIMES

	HEX	INPUT → SSF (ns)				SSF SETUP
MNEMONIC	CODE	Cn	l _(n)	СК	B _(n)	TIME (ns)
SNORM	20	_	29 [†]	46	_	20
DNORM	30	-	29	55	40 [†]	20
DIVRF	40	-	29 [†]	46	_	20
SDIVQF	50	-	26 [†]	_	_	18
SMULI	60	-	26 [†]	43	_	0
SDIVIN	80	_	48	64	44†	О
SDIVIS	90	26 [†]	51	64	55	0
SDIVI	A0	26 [†]	51	64	55	О
UDIVIS	во	18 [†]	45	64	46	0
UDIVI	CO	18 [†]	50	54	40	0
UMULI	D0	-	25 [†]	48	_	0
SDIVIT	EO	26 [†]	50	56	54	0
ABX	48	-	34	62	39 [†]	20
SMTC	58	-	29	58	39 [†]	20
BINEX3	DF	-	29 [†]	58	_	18
LOADMQ (Arith)		23 [†]	34	62	40	0
LOADMQ (Log)		_	33	62	40 [†]	0

[†] This parameter limits normal system performance.

SN74AS887 SSF PIN DELAYS AND SETUP TIMES

MNEMONIC	HEX		SSF SETUP			
INIMENIONIC	CODE	Cn	l(n)	СК	B _(n)	TIME (ns)
SNORM	20		26 [†]	40	_	17
DNORM	30		26	52	- 37 [†]	17
DIVRF	40	-	26 [†]	40	_	17
SDIVQF	50	_	25 [†]	-	_	17
SMULI	60		25 [†]	40		0
SDIVIN	80	_	38	60	40†	0
SDIVIS	90	24 [†]	48	60	52	0
SDIVI	AO	24 [†]	48	60	52	0
UDIVIS	во	17 [†]	43	60	45	0
UDIVI	CO	17 [†]	44	52	37	0
UMULI	DO	_	26 [†]	40	_	0
SDIVIT	EO .	25 [†]	46	52	49	0
ABX	48	_	32	60	38	17
SMTC	58		26	52	38 [†]	17
BINEX3	DF	_	26 [†]	40		17
LOADMQ (Arith)		22 [†]	32	50	38	0
LOADMQ (Log)			32	50	38 [†]	0

[†] This parameter limits normal system performance.

SN74AS887-1 SSF PIN DELAYS AND SETUP TIMES

***********	HEX		SSF SETUP			
MNEMONIC	CODE	Cn	ľ(n)	СК	B _(n)	TIME (ns)
SNORM	20	_	23 [†]	28	_	14
DNORM	30		23	40	34 [†]	14
DIVRF	40	-	23 [†]	27	_	14
SDIVQF	50	-	23†	-	_	14
SMULI	60		22 [†]	27	_	0
SDIVIN	80	_	35	46	35 [†]	О
SDIVIS	90	22†	42	48	42	0
SDIVI	Α0	22†	42	46	42	0
UDIVIS	во	16 [†]	42	46	38	0
UDIVI	CO	16 [†]	36	46	34	0
UMULI	DO	-	22 [†]	27	-	0
SDIVIT	EO	21 [†]	40	44	42	0
ABX	48	_	28	46	30 [†]	14
SMTC	58		24	44	30 [†]	14
BINEX3	DF		23 [†]	27	-	14
LOADMQ (Arith)		19 [†]	28	40	30	0
LOADMQ (Log)		-	28	35	30 [†]	0

[†] This parameter limits normal system performance.

SN54AS888. SN74AS888 8-BIT PROCESSOR SLICES

MARCH 1985-REVISED JANUARY 1986

- STL-AS Technology
- Parallel 8-Bit ALU with Expansion Inputs and Outputs
- 13 Arithmetic and Logic Functions
- 8 Conditional Shifts (Single and Double Length)
- 9 Instructions that Manipulate Bytes
- 4 Instructions that Manipulate Bits
- Add and Subtract Immediate Instructions
- Absolute Value Instruction
- Signed Magnitude to/from Two's Complement Conversion
- Single- and Double-Length Normalize
- Select Functions
- Signed and Unsigned Divides with Overflow Detection: Input does not Need to be Prescaled
- Signed, Mixed, and Unsigned Multiplies
- Three-Operand, 16-Word Register File


- Full Carry Look Ahead Support
- Sign, Carry Out, Overflow, and Zero-Detect Status Capabilities
- Excess-3 BCD Arithmetic
- Internal Shift Multiplexers that Eliminate the Need for External Shift Control Parts
- ALU Bypass Path to Increase Speeds of Multiply, Divide, and Normalize Instructions and to Provide New Instructions such as Bit Set, Bit Reset, Bit Test, Byte Subtract, Byte Add, and Byte Logical
- 3-Operand Register Files to Allow an Operation and a Move Instruction to be Combined
- Byte Select Controlled by External 3-State Buffers that may be Eliminated if Bit and Byte Manipulation are not Needed
- Bit and Byte Masks that are Shared with Register Address Fields to Minimize Control Store Word Width
- 3 Data Input/Output Paths to Maximize Data Throughput

description

These 8-bit Advanced Schottky TTL integrated circuits are designed to implement high performance digital computers or controllers. An architecture and instruction set has been chosen that supports a fast system clock, a narrow micro-code word width, and a high system throughput. The powerful instruction set allows high-speed system architecture to be implemented and also allows an existing system's performance to be upgraded while protecting software investments. These processors are designed to be cascadable to any word width 16 bits or greater.

The SN54AS888 is characterized for operation over the full military temperature range of -55 °C to 125 °C. The SN74AS888 and SN74AS888-1 are characterized for operation from 0°C to 70°C.

Package options include both plastic and ceramic chip carriers in addition to a 68-pin grid array ceramic package.



GB PACKAGE PIN ASSIGNMENTS

PIN	NAME	PIN	NAME	PIN	NAME	PIN	NAME
A-2	Cn	B-9	OEY	F-10	Y3	K-4	C2
A-3	SI00	B-10	Y0	F-11	DB2	K-5	AO
A-4	0100	B-11	Y1	G-1	DA2	K-6	А3
A-5	0107	C-1	15	G-2	DAO	K-7	WE
A-6	C _{n+8}	C-2	V _{CC2}	G-10	DBO	K-8	DB7
A-7	Ğ/N	C-10	Y4	G-11	DB3	K-9	OEB
A-8	P/OVR	C-11	Y6	H-1	DA3	K-10	EBO
A-9	ZERO	D-1	16	H-2	DA1	K-11	EB1
A-10	PPP	D-2	V _{CC1}	H-10	DB6	L-2	СК
B-1	12	D-10	Y5	H-11	DB4	L-3	C1
B-2	13	D-11	Y7	J-1	DA4	L-4	С3
B-3	11	E-1	17	J-2	DA5	L-5	A1
B-4	10	E-2	ŌĒĀ	J-10	SELY	L-6	A2
B-5	14	E-10	Y2	J-11	DB5	L-7	В3
B-6	SI07	E-11	DB1	K-1	DA6	L-8	В2
B-7	SSF	F-1	ĒĀ	K-2	DA7	L-9	В1
B-8		F-2	GND	K-3	C0	L-10	В0

PIN FUNCTIONAL DESCRIPTION

PIN GRID	CHIP	NAME	I/O	DESCRIPTION	
A-10	28	PPP	1	Package position pin. Tri-level input used to define package significance during	
,,,,,				instruction execution. Leave open for intermediate positions, tie to V _{CC} for most	
				significant package, and tie to GND for least significant package.	
B-7	29	SSF	1/0	Special shift function. Used to transfer required information between packages during	
				special instruction execution.	
A-9	30	ZERO	I/O	Device zero detection, open collector. Input during certain special instructions.	
A-8	31	P/OVR	0	ALU propagate/instruction overflow for most significant package, low active.	
A-7	32	Ğ/N	0	ALU generate/negative result for most significant package, low active.	
A-6	33	C _{n+8}	0	ALU ripple carry output.	
B-6	34	SI07	1/0		
A-5	35	0107	1/0	Distinguishment white wise form weaking	
A-4	36	0100	1/0	Bidirectional shift pin, low active.	
A-3	37	S100	I/O		
A-2	38	Cn	1	ALU carry input.	
B-4	39	10	_		
B-3	40	11	1		
B-1	41	12	1		
B-2	42	13	- 1		
B-5	43	14		Instruction input.	
C-1	44	15			
D-1	45	16			
E-1	46	17	1	·	
C-2	47	V _{CC2}		Low voltage power supply (2 V).	
D-2	48	V _{CC1}		I/O interface supply voltage (5 V).	
E-2	49	ŌĒĀ	_	DA bus enable, low active.	
F-1	50	ĒĀ	- 1	ALU input operand select. High state selects external DA bus and low state selects	
				register file.	
F-2	51	GND		Ground pin.	
G-2	52	DA0	I/O		
H-2	53	DA1	I/O		
G-1	54	DA2	I/O		
H-1	55	DA3	I/O	A port data bus. Outputs register file data ($\overline{EA} = 0$) or inputs external data ($\overline{EA} = 1$).	
J-1	56	DA4	1/0	7. port data das. Satpata register inte data (EM = 0) or impate external data (EM = 1).	
J-2	57	DA5	1/0		
K-1	58	DA6	I/O		
K-2	59	DA7	I/O		
L-2	60	CK		Clocks all synchronous registers on positive edge.	
K-3	61	CO			
L-3	62	C1	1	Register file write address select.	
K-4	63	C2	!		
L-4	64	C3	1		
K-5	65	A0			
L-5	66	A1	1	Register file A port read address select.	
L-6	67	A2			
K-6	68	A3	1		

PIN FUNCTIONAL DESCRIPTION

PIN GRID	CHIP	NAME	I/Ó	DESCRIPTION	
K-7	1	WE	1	Register file (RF) write enable. Data is written into RF when WE is low and a low-to-high	
				clock transition occurs. RF write is inhibited when WE is high.	
L-7	2	В3	1		
L-8	3	B2	1	Desires (il. Desert and address color) (O. 100)	
L-9	4	B1	- 1	Register file B port read address select. (0 = LSB).	
L-10	5	во	ı	·	
K-10	6	EB0	1	ALU input operand select. EBO and EB1 selects the source of data that the S multiplexer	
K-11	7	EB1	1	provides for the S bus. Independent control of the DB bus and data path selection allow	
				the user to isolate the DB bus while the ALU continues to process data.	
K-9	8	OEB	ı	DB bus enable, low active.	
K-8	9	DB7	I/O	·	
H-10	10	DB6	I/O		
J-11	11	DB5	I/O		
H-11	12	DB4	I/O	B port data bus. Outputs register data ($\overline{OEB}=0$) or used to input external data ($\overline{OEB}=1$), (0 = LSB).	
G-11	13	DB3	I/O		
F-11	14	DB2	I/O		
E-11	15	DB1	1/0		
G-10	16	DB0	I/O	·	
J-10	17	SELY	1	Y bus select, high active.	
D-11	18	Y7	I/O		
C-11	19	Y6	I/O		
D-10	20	Y5	1/0		
C-10	21	Y4	1/0	Y port data bus. Outputs instruction results ($\overline{OEY} = 0$) or used to put external data into	
F-10	22	Y3	I/O	register file ($\overline{OEY} = 1$).	
E-10	23	Y2	I/O		
B-11	24	Y1	I/O		
B-10	25	Y0	1/0		
B-9	26	ŌEY	1	Y bus output enable, low active.	
F-2	27	GND		Ground pin	

✓ Vcc1 √ VCC2

GND

C3-C0 √ WE 16 X 8 REGISTER FILE □ ск A3-A0 ☐ B3-B0 ☐ OEB DB7-DB0 DA7-DA0 ŌĒĀ 🗁 ← EB0 EA C R MUX S MUX ☐ EB1 Ğ/N **◯** P/OVR ---R C_{n+8} C_n ALU ZERO ----SIO0 <u>0000</u> SI07 ALU ΜQ SHIFTER SHIFTER Q107 ΜQ PPP 🗁 REGISTER SSF 🖾 17-10

OEY D

SELY

DIVIDE/

BCD FF'S

functional block diagram



Y7-Y0

SN54AS888, SN74AS888 8-BIT PROCESSOR SLICES

architectural elements

3-port register file

Working registers consist of 128 storage elements organized into sixteen 8-bit words. These storage elements appear to the user as 16 positive edge-triggered registers. The three port addresses, one write (C) and two reads (A and B), are completely independent of each other to implement a 3-operand register file. Data is written into the register file when $\overline{\text{WE}}$ is low and a low-to-high clock transition occurs. The ADD and SUBTRACT immediate instructions require only one source operand. The B address is used as the source address, and the bits of the A address are used to provide a constant field. The SET, RESET, and TEST BIT instructions use the B addressed register as both the source and destination register while the A and C addresses are used as masks. These instructions are explained in more detail in the instruction section.

S multiplexer

The S multiplexer selects the ALU operand, as follows:

EB1	EB0	S bus
Low	Low	RF data
Low	High	MQ data
High	Low	DB data
High	High	MQ data

DB port

Data is passed through the ALU or received from the register file on the 8-bit DB port. If $\overline{\text{OEB}}$ is low, the DB bus is active; if $\overline{\text{OEB}}$ is high, the DB bus is in the high impedance state. Notice that the DB port may be isolated at the same time that register file data is passed to the ALU.

R multiplexer

The R multiplexer selects the other operand of the ALU. Except for those instructions that require constants or masks, the R bus will contain DA if \overline{EA} is high or the RF data pointed to by A if \overline{EA} is low.

DA bus

The DA bus is active (with register file data) if $\overline{\text{OEA}}$ is low. Notice that the DA bus may be isolated while register file data is passed to the ALU.

ALU

The shift instructions are summarized in Table 4 and illustrated in Figure 2. The ALU can perform seven arithmetic and six logical instructions on two 8-bit operands. It also supports multiplication, division, normalization, bit set, reset, test, byte operations, and excess-3 BCD arithmetic. These source operands are the outputs of the S and R multiplexers.

ALU and MQ shifters

ALU and MQ shifters perform all of the shift, multiply, divide, and normalize functions. Table 4 shows the value of the \$\overline{\sigma}{107}\$ and \$\overline{\text{QIO7}}\$ pins of the most significant package. The standard shifts may be made into conditional shifts and the serial data may be input or output with the aid of two three-state gates. These capabilities are discussed further in the arithmetic and logic section.



MQ register

The multiplier-quotient (MQ) register has specific functions in multiplication, division, and normalization. This register may also be used as a temporary storage register. The MQ register may be loaded if the instruction code on pins 17-10 is E1-E7 or E9-EE (See Table 1).

Y bus

The Y bus contains the output of the ALU shifter if $\overline{\text{OEY}}$ is low and is a high impedance input if $\overline{\text{OEY}}$ is high. SELY must be low to pass the internal ALU shift bus and must be high to pass the external Y bus to the register file.

status

Four status pins are available on the most significant package, overflow (OVR), sign (N), carry out (C_{D+R}) , and zero (ZERO). The C_{n+8} line signifies the ALU result while OVR, ZERO, and N refer the status after the ALU shift has occurred. Notice that the ZERO pin cannot be used to detect whether an input placed on a high impedance Y bus is zero.

divide BCD flip-flops

The multiply-divide flip-flops contain the status of the previous multiply or divide instruction. They are affected by the following instructions:

DIVIDE REMAINDER FIX SIGNED DIVIDE QUOTIENT FIX SIGNED MULTIPLY SIGNED MULTIPLY TERMINATE SIGNED DIVIDE INITIALIZE SIGNED DIVIDE START

SIGNED DIVIDE ITERATE UNSIGNED DIVIDE START UNSIGNED DIVIDE ITERATE UNSIGNED MULTIPLY SIGNED DIVIDE TERMINATE UNSIGNED DIVIDE TERMINATE

The excess-3 BCD flip-flops are affected by all instructions except NOP. The clear function clears these flip-flops. They preserve the carry from each nibble (4-bits) in excess-3/BCD operations.

package position pin (PPP)

The position of the processor in the system is defined by the voltage level applied to the package position pin (PPP). Intermediate positions are selected by leaving the pin open. Tying the pin to VCC makes the processor the most significant package and tying the pin to GND makes the processor the least significant package.

special shift function (SSF) pin

Conditional shifting algorithms may be implemented via control of the SSF pin. The applied voltage to this pin may be set as a function of a potential overflow condition (the two most significant bits are not equal) or any other condition (see Group 1 instructions).

instruction set

The 'AS888 bit-slice processor uses bits 17-I0 as instruction inputs. A combination of bits I3-I0 (Group 1 instructions) and bits 17-14 (Group 2-5 instructions) are used to develop the 8-bit op code for a specific instruction. Group 1 and Group 2 instructions can be combined to perform arithmetic or logical functions plus a shift function in one instruction cycle. A summary of the instruction set is given in Table 1.

TABLE 1. INSTRUCTION SET

GROUP 1 INSTRUCTIONS

GROUP I INSTRUCTIONS				
INSTRUCTION BITS (13-10)	MNEMONIC	FUNCTION		
HEX CODE				
0		Accesses Group 4 instructions		
1	ADD	$R + S + C_n$		
2	SUBR	$\overline{R} + S + C_n$		
3	SUBS	$R + \overline{S} + C_n$		
4	INCS	$S + C_n$		
5	INCNS	$\overline{S} + C_n$		
6	INCR	$R + C_n$		
7	INCNR	$\overline{R} + C_n$		
8		Accesses Group 3 instructions		
9	XOR	R XOR S		
Α	AND	R AND S		
В	OR	R OR S		
С	NAND	R NAND S		
D	NOR	R NOR S		
Е	ANDNR	R AND S		
F		Accesses Group 5 instructions		
GROUP 2 INSTRUCTIONS				
	GROUP 2 INSTI	RUCTIONS		
INSTRUCTION BITS (17-14)				
INSTRUCTION BITS (17-14) HEX CODE	MNEMONIC	FUNCTION		
HEX CODE	MNEMONIC	FUNCTION		
HEX CODE	MNEMONIC SRA	FUNCTION Arithmetic Right Single		
HEX CODE O 1	MNEMONIC SRA SRAD	FUNCTION Arithmetic Right Single Arithmetic Right Double		
0 1 2	MNEMONIC SRA SRAD SRL	FUNCTION Arithmetic Right Single Arithmetic Right Double Logical Right Single		
0 1 2 3	MNEMONIC SRA SRAD SRL SRLD	FUNCTION Arithmetic Right Single Arithmetic Right Double Logical Right Single Logical Right Double		
HEX CODE 0 1 2 3 4	MNEMONIC SRA SRAD SRL SRLD SLA	FUNCTION Arithmetic Right Single Arithmetic Right Double Logical Right Single Logical Right Double Arithmetic Left Single		
HEX CODE 0 1 2 3 4 5	SRA SRAD SRL SRLD SLA SLA	FUNCTION Arithmetic Right Single Arithmetic Right Double Logical Right Single Logical Right Double Arithmetic Left Single Arithmetic Left Double		
HEX CODE 0 1 2 3 4 5 6	SRA SRAD SRL SRLD SLA SLA SLAD SLC	FUNCTION Arithmetic Right Single Arithmetic Right Double Logical Right Single Logical Right Double Arithmetic Left Single Arithmetic Left Double Circular Left Single		
HEX CODE 0 1 2 3 4 5 6 7	MNEMONIC SRA SRAD SRL SRLD SLA SLAD SLC SLCD	FUNCTION Arithmetic Right Single Arithmetic Right Double Logical Right Single Logical Right Double Arithmetic Left Single Arithmetic Left Double Circular Left Single Circular Left Double		
HEX CODE 0 1 2 3 4 5 6 7 8	MNEMONIC SRA SRAD SRL SRLD SLA SLAD SLC SLCD SRC	FUNCTION Arithmetic Right Single Arithmetic Right Double Logical Right Single Logical Right Double Arithmetic Left Single Arithmetic Left Double Circular Left Single Circular Right Single Circular Right Single		
HEX CODE 0 1 2 3 4 5 6 7 8 9	MNEMONIC SRA SRAD SRL SRLD SLA SLAD SLC SLCD SRC SRCD	FUNCTION Arithmetic Right Single Arithmetic Right Double Logical Right Single Logical Right Double Arithmetic Left Single Arithmetic Left Double Circular Left Single Circular Right Single Circular Right Single		
HEX CODE 0 1 2 3 4 5 6 7 8 9 A	MNEMONIC SRA SRAD SRL SRLD SLA SLAD SLC SLCC SLCD SRC SRCD MOSRA	FUNCTION Arithmetic Right Single Arithmetic Right Double Logical Right Single Logical Right Double Arithmetic Left Single Arithmetic Left Double Circular Left Single Circular Left Double Circular Right Single Circular Right Single Circular Right Double Pass (F→Y) and Arithmetic Right MQ		
HEX CODE 0 1 2 3 4 5 6 7 8 9 A B	MNEMONIC SRA SRAD SRL SRLD SLA SLAC SLCD SCC SCCD MQSRA MQSRL	FUNCTION Arithmetic Right Single Arithmetic Right Double Logical Right Single Logical Right Double Arithmetic Left Single Arithmetic Left Double Circular Left Single Circular Left Double Circular Left Double Circular Right Single Circular Right Double Pass (F—Y) and Arithmetic Right MQ Pass (F—Y) and Logical Right MQ		
HEX CODE 0 1 2 3 4 5 6 7 8 9 A B C	MNEMONIC SRA SRAD SRL SRLD SLA SLAD SLC SLCD SRC SRCD MQSRA MQSRL MQSLL	FUNCTION Arithmetic Right Single Arithmetic Right Double Logical Right Single Logical Right Double Arithmetic Left Single Arithmetic Left Double Circular Left Single Circular Left Double Circular Right Single Circular Right Single Circular Right Double Pass (F→Y) and Arithmetic Right MQ Pass (F→Y) and Logical Right MQ Pass (F→Y) and Logical Left MQ		

TABLE 1. INSTRUCTION SET (Continued)

GROUP 3 INSTRUCTIONS

GROUP 3 INSTRUCTIONS				
INSTRUCTION BITS (17-10)	MNEMONIC	FUNCTION		
HEX CODE	0==1			
08	SET1	Set Bit		
18	SET0	Reset Bit		
28	TB1	Test Bit (One)		
38	TB0	Test Bit (Zero)		
48	ABS	Absolute Value		
58	SMTC	Sign Magnitude/Two's Complement		
68	ADDI	Add Immediate		
78	SUBI	Subtract Immediate		
88	BADD	Byte Add R to S		
98	BSUBS	Byte Subtract S from R		
A8	BSUBR	Byte Subtract R from S		
B8	BINCS	Byte Increment S		
C8	BINCNS	Byte Increment Negative S		
D8	BXOR	Byte XOR R and S		
E8	BAND	Byte AND R and S		
F8	BOR	Byte OR R and S		
	GROUP 4 INSTE	RUCTIONS		
INSTRUCTION BITS (17-10)	BANIERAGANG	FUNCTION		
HEX CODE	MNEMONIC	FUNCTION		
00		Reserved		
10	SEL	Select S/R		
20	SNORM	Single Length Normalize		
30	DNORM	Double Length Normalize		
40	DIVRF	Divide Remainder Fix		
50	SDIVQF	Signed Divide Quotient Fix		
60	SMULI	Signed Multiply Iterate		
70	SMULT	Signed Multiply Terminate		
80	SDIVIN	Signed Divide Initialize		
90	SDIVIS	Signed Divide Start		
A0	SDIVI /	Signed Divide Iterate		
во	UDIVIS	Unsigned Divide Start		
со	UDIVI	Unsigned Divide Iterate		
DO	UMULI	Unsigned Multiply Iterate		
EO	SDIVIT	Signed Divide Terminate		
FO	UDIVIT	Unsigned Divide Terminate		

TABLE 1. INSTRUCTION SET (Concluded)

GROUP 5 INSTRUCTIONS

INSTRUCTION BITS (17-10) HEX CODE	MNEMONIC	FUNCTION
	<u> </u>	
OF	CLR	Clear
1F	CLR	Clear
2F	CLR	Clear
3F	CLR	Clear
4F	CLR	Clear
5F	CLR	Clear
6F	CLR	Clear
7F	BCDBIN	BCD to Binary
8F	EX3BC	Excess-3 Byte Correction
9F	EX3C	Excess-3 Word Correction
AF	SDIVO	Signed Divide Overflow Check
BF	CLR	Clear
CF	CLR	Clear
DF	BINEX3	Binary to Excess-3
· EF	CLR	Clear
FF	NOP	No Operation

group 1 instructions

TABLE 2. GROUP 1 INSTRUCTIONS

INSTRUCTION BITS (I3-I0) HEX CODE	MNEMONIC	FUNCTION
0		Accesses Group 4 instructions
1	ADD	$R+S+C_n$
2	SUBR	$\overline{R} + S + C_n$
3	SUBS	$R + \overline{S} + C_n$
4	INCS	S+C _n
, 5	INCNS	$\bar{S} + C_n$
6	INCR	R+C _n
7	INCNR	$\bar{R} + C_n$
8		Accesses Group 3 instructions
9	XOR	R XOR S
Α	AND	R AND S
В	OR	RORS
C	NAND	R NAND S
D	NOR	R NOR S
Ε	ANDNR	R AND S
F		Accesses Group 5 instructions

Group 1 instructions (excluding hex codes 0, 8, and F), shown in Table 2, may be used in conjunction with Group 2 shift instructions to perform arithmetic or logical functions plus a shift function in one instruction cycle (hex codes 0, 8, and F are used to access Group 4, 3, and 5 instructions, respectively). Each shift may be made into a conditional shift by forcing the special shift function (SSF) pin into the proper state. If the SSF pin is high or floating, the shifted ALU output will be sent to the output buffers. If the SSF pin is pulled low externally, the ALU result will be passed directly to the output buffers. Conditional shifting is useful for scaling inputs in data arrays or in signal processing algorithms.

These instructions set the BCD flip-flop for the excess-3 correct instruction. The status is set with the following results (C_{n+8} is ALU carry out and is independent of shift operation; others are evaluated after shift operation).

condition code

Arithmetic

Ν MSB of result

OVR Signed arithmetic overflow

Carry out equal one Result equal zero

Logic

N MSB of result

OVR None (force to zero) None (force to zero) C_{n+8}

Result equal zero

group 2 instructions

TABLE 3. GROUP 2 INSTRUCTIONS

INSTRUCTION BITS (17-14) HEX CODE	MNEMONIC	FUNCTION
. 0	SRA	Arithmetic Right Single
1	SRAD	Arithmetic Right Double
2	SRL	Logical Right Single
3	SRLD	Logical Right Double
4	SLA	Arithmetic Left Single
5	SLAD	Arithmetic Left Double
6	SLC	Circular Left Single
7	SLCD	Circular Left Double
8	SRC	Circular Right Single
9	SRCD	Circular Right Double
A	MQSRA	Pass (F→Y) and Arithmetic Right MQ
В	MQSRL	Pass (F→Y) and Logical Right MQ
С	MQSLL	Pass (F→Y) and Logical Left MQ
D	MQSLC	Pass (F→Y) and Circular Left MQ
E	LOADMQ	Pass (F→Y) and Load MQ (F = MQ)
F	PASS	Pass (F→Y)

[†]Double-precision shifts involve both the ALU and MQ register.

The processor's shift instructions are implemented by a combination of Group 2 instructions (Table 3) and certain wired connections on the packages used. The following external connections are required.

On intermediate packages:

\$107 is connected to \$100 of the next most significant package $\overline{0107}$ is connected to $\overline{0100}$ of the next most significant package SIOO is connected to SIO7 of the next least significant package QIOO is connected to QIO7 of the next least significant package

On the two end packages:

SIO7 on the most significant package is connected to SIOO of the least significant package QIO7 on the most significant package is connected to QIOO of the least significant package

The connections are the same on all instructions including multiply, divide, CRC, and normalization functions.

Single- and double-precision shifts are supported. Double-precision shifts assume the most significant half has come through the ALU and will be placed (if WE is low) into the register file on the rising edge of the clock and the least significant half lies in the MQ register. All Group 2 shifts may be made conditional (see previous page).

The following definitions apply to Group 2 shift instructions:

Arithmetic right shifts copy the sign of the number if no overflow occurs from the ALU calculation; if overflow occurs, the sign bit is inverted.

Arithmetic left shifts do not retain the sign of the number if an overflow occurs. A zero is filled into the LSB if not forced externally.

Logical right shifts fill a zero in the MSB position if not forced externally.

Circular right shifts fill the LSB in the MSB position.

Circular left shifts fill the MSB in the LSB position.

Shifting left is defined as moving a bit position towards the MSB (doubling).

Shifting right is defined as moving a bit towards the LSB (halving).

Serial input may be performed using the circuitry shown in Figure 1. A single-/or double-precision arithmetic left or logical right shift fills the complement of the data on \$100 and \$107 into the LSB or MSB of the data word(s). Note that if \$100 and \$107 are floating (HI-Z), a zero will be filled as an end condition.

Serial output may be performed with circular instructions.






FIGURE 1. SERIAL I/O

SN54AS888. SN74AS888 8 BIT PROCESSOR SLICES

The shift instructions are summarized in Table 4 and illustrated in Figure 2. In Figure 2 and all succeeding figures that illustrate instruction execution, the following definitions apply:

CRC accumulator end fill. End fill for signed divide. QBT MOF -End fill for unsigned divide.

SRF End fill for signed multiply and the arithmetic right shifts.

TABLE 4. SHIFT INSTRUCTIONS

OP CODE [†]	SHIFT FUNCTION [‡]	SIO7 · SIO0 WIRED VALUE	QIO7 • QIO0 WIRED VALUE
ON	Arithmetic Right Single	ALU-LSB Output	
1N	Arithmetic Right Double	MQ-LSB Output	ALU-LSB Output
2N	Logical Right Single	Input to ALU-MSB	ALU-LSB Output
3N	Logical Right Double	Input to ALU-MSB	ALU-LSB Output
4N	Arithmetic Left Single	Input to ALU-LSB	ALU-MSB Output
5N	Arithmetic Left Double	Input to MQ-LSB	MQ-MSB Output
6N	Circular Left Single	ALU-MSB Output	-
7N	Circular Left Double	ALU-MSB Output	MQ-MSB Output
8N	Circular Right Single.	ALU-LSB Output	
9N	Circular Right Double	MQ-LSB Output	ALU-LSB Output
AN	Arithmetic Right (MQ only)	MQ-LSB Output	MQ-LSB Output
BN	Logical Right (MQ only)	MQ-LSB Output	Input to MQ-MSB
CN	Logical Left (MQ only)	Input to MQ-LSB	MQ-MSB Output
DN	Circular Left (MQ only)	MQ-MSB Output	MQ-MSB Output

[†]Op Code N ≠ 0, 8, or F; these select special instruction Groups 4, 3, and 5 respectively.

Status is set with the following results:

Arithmetic

OVR

Result MSB equal one

Signed arithmetic overflow[†] C_{n+8} Carry out equal one Result equal zero

Logic


Ν Result MSB equal one


Zero OVR Zero


Result equal zero


[‡]Shift I/O pins are active low. Therefore, inputs and outputs must be inverted if true logical values are required.


[†] For the SLA and SLAD instructions, OVR is set if signed arithmetic overflow or if the ALU result MSB XOR MSB-1 equals one.

















group 3 instructions

Hex code 8 of Group 1 instructions is used to access Group 3 instructions. Group 3 instructions are summarized in Table 5.

TABLE 5. GROUP 3 INSTRUCTIONS

INSTRUCTION BITS (17-10) OP CODE (HEX)	MNEMONIC	FUNCTION
. 08	SET1	Set Bit
18	SET0	Reset Bit
28	TB1	Test Bit (One)
38	тво	Test Bit (Zero)
48	ABS	Absolute Value
58	SMTC	Sign Magnitude/Two's Complement
68	ADDI -	Add Immediate
78	SUBI	Subtract Immediate
88	BADD	Byte Add R to S
98	BSUBS	Byte Subtract S from R
A8	BSUBR	Byte Subtract R from S
В8	BINCS	Byte Increment S
C8	BINCNS	Byte Increment Negative S
D8	BXOR	Byte XOR R and S
E8	BAND	Byte AND R and S
F8	BOR	Byte OR R and S

set bit instruction (set1): 17-10 = 0816

This instruction (Figure 3) is used to force selected bits of a desired byte(s) to one (any combination of zero to eight bits). The desired bits are specified by an 8-bit mask (C3-C0)::(A3-A0)[†] consisting of register file address ports that are not required to support this instruction. All bits in the selected byte(s) that are in the same bit positions as ones in the mask are forced to a logical one. The B3-B0 address field is used for both source and destination of this instruction. The desired byte is specified by forcing \$\overline{S100}\$ to a low value. Nonselected packages pass the byte through unaltered. The S bus is the source word for this instruction. The status set by the set bit instruction is as follows:

 $\begin{array}{cccc} N & \rightarrow & \text{None (force to zero)} \\ \text{OVR} & \rightarrow & \text{None (force to zero)} \\ \text{C}_{n+8} & \rightarrow & \text{None (force to zero)} \\ \text{Z} & \rightarrow & \text{Result equal zero} \end{array}$

[†] The symbol '::' is concatenation operator




FIGURE 3. SET BIT (OR RESET BIT)

NOTES: 1. Force SIOO low to select byte.

2. Bit mask (C3-C0)::(A3-A0) will set desired bits to one.

reset bit instruction (set0): 17-10 = 1816

This instruction (Figure 3) is used to force selected bits of a desired byte(s) to zero (any combination of one to eight bits). The desired bits are specified by an 8-bit mask (C3-C0)::(A3-A0) consisting of register file address ports that are not required to support this instruction. All bits in the selected byte(s) that are in the same bit positions as ones in the mask are reset. The B3-B0 address field is used for both source

LSI Devices

and destination of this instruction. The desired byte is specified by forcing $\overline{S100}$ to a low value. Nonselected packages pass the byte through unaltered. The S bus is the source word for this instruction. The status set by the reset bit instruction is as follows:

 $\begin{array}{cccc} N & \rightarrow & \text{None (force to zero)} \\ \text{OVR} & \rightarrow & \text{None (force to zero)} \\ \text{C}_{n+8} & \rightarrow & \text{None (force to zero)} \\ \text{Z} & \rightarrow & \text{Result equal zero} \end{array}$

test bit (one) instruction (TB1): I7-I0 = 2816

This instruction (Figure 4) is used to test selected bits of a desired byte(s)(any combination of one to eight bits). Bits to be tested are specified by an 8-bit mask (C3-C0)::(A3-A0) consisting of register file address ports that are not required to support this instruction. Write Enable ($\overline{\text{WE}}$) is internally disabled during this instruction. The desired byte is specified by forcing $\overline{\text{SIOO}}$ to a low value. The test will pass if the selected byte has ones at all bit locations specified by the ones of the mask (Figure 5). The S bus is the source word for this instruction. The status set by the test bit (one) instruction is as follows:

 $N \rightarrow None (force to zero)$ $OVR \rightarrow None (force to zero)$ $C_{n+8} \rightarrow None (force to zero)$ $Z \rightarrow Pass$




FIGURE 4. TEST BIT

- NOTES: 1. Force SIOO low to select byte.
 - 2. Bit mask (C3-C0)::(A3-A0) will define bits for testing.
 - 3. Pass/fail is indicated on Z output.



test bit (zero) instruction (TB0): 17-10 = 3816

This instruction (Figure 4) is used to test selected bits of a desired byte(s) (any combination of one to eight bits). Bits to be tested are specified by an 8-bit mask (C3-C0)::(A3-A0) consisting of register file address ports that are not required to support this instruction. Write Enable (\overline{WE}) is internally disabled during this instruction. The desired byte is specified by forcing \$100 to a low value. The test will pass if the selected byte has zeros at all bit locations specified by the ones of the mask (Figure 6). The S bus is the source word for this instruction. The status set by the test bit (zero) instruction is as follows:

```
N
             None (force to zero)
OVR
             None (force to zero)
C_{n+8}
             None (force to zero)
             Pass
```




FIGURE 5. TEST BIT ONE EXAMPLES




FIGURE 6. TEST BIT ZERO EXAMPLES

absolute value instruction (ABS): 17-10 = 4816

This instruction is used to convert two's complement numbers to their positive value. The operand placed on the S bus is the source for this instruction. The MSP will test the sign of the S bus and force the SSF pin to the proper value. All other packages use the SSF pin as input to determine instruction execution. The status set by the absolute value instruction is as follows:

sign magnitude/two's complement instruction (SMTC): 17-10 = 5816

This instruction allows conversion from two's complement representation to sign magnitude representation, or vice-versa, in one clock cycle. The operand placed on the S bus is the source for this instruction.

When a negative zero (8000 hex) is converted, the result is 0000 with an overflow. If the input is in two's complement notation, the overflow indicates an illegal conversion. The status set by the sign magnitude/two's complement instruction is as follows:



add immediate instruction (ADDI): 17-10 = 6816

This instruction is used to add a specified constant value to the operand placed on the S bus. The constant will be between the values of 0 and 15. The constant value is specified by the unused register file address (A port) not required to support this instruction. Forcing the carry input will add an additional one to the result. The status set by the add immediate instruction is as follows:

Result MSB equal one OVR Arithmetic signed overflow Carry out equal one Result equal zero

subtract immediate instruction (SUBI): 17-10 = 7816

This instruction is used to subtract a specified constant value from the operand placed on the S bus. The constant value is specified by the unused register file address (A port) that is not required to support this instruction. The constant applied is the least significant four bits of a two's complement number. The device sign extends the constant over the entire word length. The status set by the subtract immediate instruction is as follows:

N Result MSB equal one OVR Arithmetic signed overflow Carry out equal one C_{n+8} Result equal zero

byte instructions

There are eight byte instructions in Group 3. These instructions modify selected bytes of the operand on the S bus. A byte is selected by forcing SIOO to a low value (same as SET1, SET0, TB1, and TB0 instructions). Multiple bytes may be selected only if they are adjacent to one another.

NOTE: At least one byte must be nonselected during these instructions.

The nonselected bytes are passed through unaltered. Byte status is forced through the most significant package except for the sign of the result (N), which is forced to zero (low). The status set by the byte instructions is as follows:

(Most Significant Package)

None (force to zero) OVR Byte signed overflow C_{n+8} Byte carry out equal one Byte result equal to zero

(Selected BYTES-other than MSP)

G P Normal generate Normal propagate C_{n+8} Normal carry out Result equal to zero

(Nonselected BYTES-other than MSP)

Ğ No generate (force to one) Ē Propagate (force to zero) C_{n+8} C_n

None (force to one)

group 4 instructions

Hex code 0 of Group 1 instructions is used to access Group 4 instructions. Group 4 instructions are summarized in Table 6.

TABLE 6. GROUP 4 INSTRUCTIONS

INSTRUCTION BITS (17-10) OP CODE (HEX)	MNEMONIC	FUNCTION
00		Reserved
10	SEL	Select S/R
20	SNORM	Single Length Normalize
30 .	DNORM	Double Length Normalize
40	DIVRF	Divide Remainder Fix
50	SDIVQF	Signed Divide Quotient Fix
60	SMULI	Signed Multiply Iterate
70	SMULT	Signed Multiply Terminate
80	SDIVIN	Signed Divide Initialize
90	SDIVIS	Signed Divide Start
AO	SDIVI	Signed Divide Iterate
во	· UDIVIS	Unsigned Divide Start
CO	UDIVI	Unsigned Divide Iterate
DO	UMULI	Unsigned Multiply Iterate
EO	SDIVIT	Signed Divide Terminate
F0	UDIVIT	Unsigned Divide Terminate

select S/R instruction (SEL): 17-10 = 1016

This instruction is used to pass either the S bus or the R bus to the output depending on the state of the SSF input pin. Normally, the preceding instruction would test the two operands and the resulting status information would be used to force the SSF input pin. SSF = 0 will output the R bus and SSF = 1 will output the S bus. The status set by the select S/R instruction is as follows:

 $egin{array}{lll} N &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &
ightharpoonup &$


single-length normalize instruction (SNORM): 17-10 = 2016

This instruction will cause the contents of the MQ register to shift toward the most significant bit. Zeros are shifted in via the $\overline{\text{QIO0}}$ input. The number of shifts performed can be counted and stored in one of the register files by forcing a high at the C_{n} input. When the two most significant bits are of opposite value, normalization is complete. This condition is indicated on the microcycle that completes the normalization at the OVR output.

The chip contains conditional logic that inhibits the shift function (and also inhibits the register file increment) if the number within the MQ register is already normalized at the beginning of the instruction (Figure 7). The status set by the single-length normalize instruction is as follows:

 $\begin{array}{cccc} N & \rightarrow & \text{MSB of result} \\ \text{OVR} & \rightarrow & \text{MSB XOR 2nd MSB} \\ \text{C}_{n+8} & \rightarrow & \text{Carry out equal one} \\ \text{Z} & \rightarrow & \text{Result equal zero} \end{array}$





double-length normalize instruction (DNORM): 17-10 = 3016

This instruction will cause the contents of a double-length word (register file contains the most significant half and the MQ register contains the least significant half) to shift toward the most significant bit. Zeros are shifted in via the $\overline{\text{QIOO}}$ input. When the two most significant bits are of opposite value, normalization is complete. This condition is indicated on the microcycle that completes the normalization at the OVR output.

The chip contains conditional logic which inhibits the shift function if the number is already normalized at the beginning of the instruction (Figure 7). The most significant half of the operand must be placed on the S bus. The status set by the double-length normalize instruction is as follows:

 $\begin{array}{ccc} N & \rightarrow & \text{MSB of result} \\ \text{OVR} & \rightarrow & \text{MSB XOR 2nd MSB} \\ \text{C}_{n+8} & \rightarrow & \text{None (force to zero)} \\ \text{Z} & \rightarrow & \text{Result equal zero} \end{array}$

multiply operations

The ALU performs three unique types of N by N multiplies each of which produces a 2N-bit result (Figure 8). All three types of multiplication proceed via the following recursion:

 $P(J+1) = 2[P(J) + Multiplicand \times M (8N-J)]$

where

P(J) = partial product at iteration number J

N = number of 'AS888 packages that are cascaded

P(J+1) = partial product at iteration number J+1

J varies from 0 to 8N [N = 2 for 16×16 multiply]

M (8N-J) = mode bit (unique to multiply type)


2 denotes some type of shift (unique to multiply)

Notice that by proper choice of mode terms and shifting operations, signed, unsigned, and mixed multiplies (signed times unsigned) may be performed.

All multiplies assume that the multiplier is stored in MQ before the operation begins (in the case of mixed multiply, the unsigned number must be the multiplier).

The processor has the following multiply instructions:

- 1. SIGNED MULTIPLY ITERATE (SMULI): 17-10 = 60₁₆
- 2. SIGNED MULTIPLY TERMINATE (SMULT): 17-10 = 70₁₆
- 3. UNSIGNED MULTIPLY ITERATE (UMULI): 17-10 = D0₁₆



SN54AS888, SN74AS888 8-BIT PROCESSOR SLICES

The signed multiply iterate (SMULI) instruction performs a signed iteration. This instruction interprets M(8N-J) as the 8N-J bit of the multiplier. The shift is a double-precision right shift one bit. This instruction is repeated 15 times for a 16×16 signed multiply. This instruction will be used 16 consecutive times for a mixed multiplication.

The signed multiply terminate (SMULT) instruction provides correct (negative) weighting of the sign bit of a negative multiplier in signed multiplication. The instruction is identical to signed multiply iterate (SMULI) except that M(8N-J) is interpreted as -1 if the sign bit of the multiplier is 1, and 0 if the sign bit of the multiplier is 0.

The unsigned multiply iterate (UMULI) performs an unsigned multiplication iteration. This instruction interprets M(8N-J) as the 8N-J bit of the multiplier. The shift is a double-precision right shift with the carry out from the P(J) + Multiplicand \times M(8N-J) operation forced into bit 8N of P(J + 1). This instruction is used in unsigned and mixed multiplication.

signed multiplication

Signed multiplication performs an 8N + 2 clock two's complement multiply. The instructions necessary to produce an algebraically correct result proceed in the following manner:

Zero register to be used for accumulator

Load MQ with multiplier

SMULI (repeat 8N-1 times) S port = Accumulator

R port = Multiplicand
F port = Iteration result

SMULT S port = Accumulator

R port = Multiplicand F port = Product (MSH)

At completion, the accumulator will contain the 8N most significant bits and the MQ contains the 8N least significant bits of the product.

The status for the signed multiply iterate should not be used for any testing (overflow is not set by SMULI). The following status is set for the signed multiply terminate instruction:

N → Result MSB equal one

OVR → Forced to zero

 $C_{n+8} \rightarrow Carry out equal to one$

Z → Double precision result is zero

unsigned multiplication

Unsigned multiplication produces an unsigned times unsigned product in 8N+2 clocks. The instructions necessary to produce an algebraically correct result proceed in the following manner:

Zero register to be used for accumulator

Load MQ with multiplier

UMULI (8N times) S port = Accumulator

R port = Multiplicand

F port = Iteration result (product MSH on final result)



Upon completion, the accumulator will contain the 8N most significant bits and the MQ contains the 8N least significant bits of the product.

The status set by the unsigned multiply iteration is meaningless except on the final execution of the instruction. The status set by the unsigned multiply iteration instruction is as follows:

N → Result MSB equal one

OVR → Forced to zero

 $C_{n+8} \rightarrow Carry out equal to one$

Z → Double-precision result is zero

mixed multiplication

Mixed multiplication multiplies a signed multiplicand times an unsigned multiplier to produce a signed result in 8N + 2 clocks. The steps are as follows:

Zero register used for accumulator

Load MQ with unsigned multipler

SMULI (8N times)

S port = Accumulator R port = Multiplicand F port = Iteration result

Upon completion, the accumulator will contain the 8N most significant bits and the MQ will contain the 8N least significant bits of the product.

The following status is set by the last SMULI instruction:

N → Result MSB equal one

OVR → Forced to zero

 $C_{n+8} \rightarrow Carrv$ out equal to one

Z → Double-precision result is zero

divide operations

The divide uses a nonrestoring technique to perform both signed and unsigned division of a 16N bit integer dividend and an 8N bit integer divisor (Figure 9). It produces an 8N integer quotient and remainder.


The remainder and quotient will be such that the following equation is satisfied:


(Quotient) × (Divisor) + Remainder = Dividend

The processor has the following divide instructions:

- 1. UNSIGNED DIVIDE START (UDIVIS): 17-10 = B016
- 2. UNSIGNED DIVIDE ITERATE (UDIVI): 17-10 = C016
- 3. UNSIGNED DIVIDE TERMINATE (UDIVIT): 17-10 = F0₁₆
- 4. SIGNED DIVIDE INITIALIZE (SDIVIN): $17-10 = 80_{16}$
- 5. SIGNED DIVIDE OVERFLOW TEST (SDIVO): 17-10 = AF16
- 6. SIGNED DIVIDE START (SDIVIS): 17-10 = 9016
- 7. SIGNED DIVIDE ITERATE (SDIVI): 17-10 = A016
- 8. SIGNED DIVIDE TERMINATE (SDIVIT): 17-10 = E016
- 9. DIVIDE REMAINDER FIX (DIVRF): 17-10 = 4016
- 10. SIGNED DIVIDE QUOTIENT FIX (SDIVQF): 17-10 = 5016








2-326

LSI Devices



SN54AS888, SN74AS888 8-BIT PROCESSOR SLICES

The unsigned divide iterate start (UDIVIS) instruction begins the iterate procedure while testing for overflow. Overflow is reported when the first subtraction of the divisor from the MSH of the dividend produces carry out. The test detects quotient overflow and divide by zero.

The unsigned divide iterate terminate (UDIVIT) instruction completes the iterate procedure generating the last quotient bit.

The signed divide initialize (SDIVIN) instruction prepares for iteration by shifting the dividend and storing the sign of the dividend for use in the following instructions and overflow tests.

The signed divide overflow test (SDIVO) checks for overflow possibilities. This instruction may be deleted from the divide operation if the OVR pin is ignored. If it is removed some overflow conditions will go undetected. WE must be high (writing inhibited) when this instruction is used.

The signed divide iterate start (SDIVIS) instruction calculates the difference between the divisor and MSH of the dividend. Partial detection of overflow is also done during this instruction. Operations with like signs (positive quotient) and division by zero will overflow during this instruction (including zero divisor). Operations with unlike signs are tested for overflow during the signed divide quotient fix instruction (SDIVQF). Partial overflow results are saved and will be used during SDIVQF when overflow is reported.

The signed divide iterate (SDIVI) instruction forms the quotient and remainder through iterative subtract/add-shift operations of the divisor and dividend. One quotient bit is generated on each clock.

The signed divide iterate terminate (SDIVIT) instruction completes the iterate procedure, generating the last quotient bit. It also tests for a remainder equal to zero, which determines the action to be taken in the following correction (fix) instructions.

The divide remainder fix (DIVRF) instruction corrects the remainder. If a zero remainder was detected by the previous instructions, the remainder is forced to zero. For nonzero remainder cases where the remainder and dividend have the same sign, the remainder is correct. When the remainder and dividend have unlike signs, a correction add/subtract of the divisor to the remainder is performed.

The signed divide quotient fix (SDIVQF) instruction corrects the quotient if necessary. This correction requires adding one to the incorrect quotient. An incorrect quotient results if the signs of the divisor and dividend differ and the remainder is nonzero. An incorrect quotient also results if the sign of the divisor is negative and the remainder is zero.

Overflow detection is completed during this instruction. Overflow may be generated for differing signs of the dividend and divisor. The partial overflow test result performed during SDIVIS is ORed with this test result to produce a true overflow indication.

signed divide usage

The instructions necessary to perform an algebraically correct division of signed numbers are as follows:

Load MQ with the least significant half of the dividend

SDIVIN S port =MSH of dividend R port = Divisor Intermediate result F port SDIVO S port =Result of SDIVIN R port = Divisor F port = Test result (WE must be high) **SDIVIS** S port =Result of SDIVIN R port = Divisor

F port =



Intermediate result

```
SDIVI (8N-2 times)
                                    Result of SDIVIS (or SDIVI)
                         S port =
                         R port =
                                    Divisor
                         F port
                                    Intermediate result
                                    Result of last SDIVI
SDIVIT
                         S port =
                         R port =
                                    Divisor
                                    Intermediate result
                         F port
DIVRF
                         S port =
                                    Result of SDIVIT
                         R port =
                                    Divisor
                         F port
                                    Remainder
SDIVQF
                          S port =
                                    MQ register
                         R port =
                                    Divisor
                         F port =
                                    Quotient
```

The status of all signed divide instructions except SDIVIN, DIVRF, and SDIVQF is as follows:

N → Forced to zero
OVR → Forced to zero

 $\begin{array}{ccc} C_{n+8} & \rightarrow & \text{Carry out equal to one} \\ Z & \rightarrow & \text{Intermediate result is zero} \end{array}$

The status of the SDIVIN instruction is as follows:

 $\begin{array}{ccc} N & \rightarrow & \text{Forced to zero} \\ \text{OVR} & \rightarrow & \text{Forced to zero} \\ \text{C}_{n+8} & \rightarrow & \text{Forced to zero} \\ \text{Z} & \rightarrow & \text{Divisor is zero} \end{array}$

The status of the DIVRF instruction is as follows:

 $\begin{array}{cccc} N & \rightarrow & \text{Forced to zero} \\ \text{OVR} & \rightarrow & \text{Forced to zero} \\ \text{C_{n+8}} & \rightarrow & \text{Carry out equal to one} \\ \text{Z} & \rightarrow & \text{Remainder is zero} \end{array}$

The status of the SDIVQF instruction is as follows:

 $\begin{array}{ccc} N & \rightarrow & \text{Sign of quotient} \\ \text{OVR} & \rightarrow & \text{Divide overflow} \\ \text{C_{n+8}} & \rightarrow & \text{Carry out equal to one} \\ \text{Z} & \rightarrow & \text{Quotient is zero} \end{array}$

The quotient is stored in the MQ register and the remainder is stored in the register file location that originally held the most significant word of the dividend. If fractions are divided, the quotient must be shifted right one bit and the remainder right three bits to obtain the correct fractional representations.

The signed division algorithm is summarized in Table 7.

TABLE 7. SIGNED DIVISION ALGORITHM

OP CODE	MNEMONIC	CLOCK	INPUT S PORT	INPUT R PORT	OUTPUT F PORT
	104040	1			
E4	LOADMQ	'	Dividend (LSH)	_	Dividend (LSH)
80	SDIVIN	1	Dividend (MSH)	Divisor	Remainder (N)
AF	SDIVO	1	Remainder (N)	Divisor	Test Result
90	SDIVIS	1	Remainder (N)	Divisor	Remainder (N)
AO	SDIVI	8N – 2 [†]	Remainder (N)	Divisor	Remainder (N)
EO	SDIVIT	1	Remainder (N)	Divisor	Remainder (Unfixed)
40	DIVRF	1	Remainder (Unfixed)	Divisor	Remainder
50	SDIVQF	1	MQ Register	Divisor	Quotient

[†]N = Number of cascaded packages.

unsigned divide usage

The instructions necessary to perform an algebraically correct division of unsigned numbers are as follows:

Load MQ with the least significant half of the dividend

UDIVIS S port = MSH of dividend

R port = Divisor

F port = Intermediate result

UDIVI (8N-1 times) S port = Result of UDIVIS (OR UDIVI)

R port = Divisor

F port = Intermediate result

UDIVIT S port = Result of last UDIVI R port = Divisor

F port = Remainder (unfixed)

DIVRF S port = Result of UDIVIT

R port = Divisor F port = Remainder

The status of all unsigned divide instructions except UDIVIS is as follows:

N → Forced to zero

OVR → Forced to zero

 $C_{n+8} \rightarrow Carry out equal to one$ Z $\rightarrow Intermediate result is zero$

The status of the UDIVIS instruction is as follows:

N → Forced to zero
OVR → Divide overflow

 $C_{n+8} \rightarrow Carry out equal to one$

Z → Intermediate result is zero

If fractions are divided, the remainder must be shifted right two bits to obtain the correct fractional representation. The quotient is correct as is. The quotient is stored in the MQ register at the completion of the divide.

The unsigned division algorithm is summarized in Table 8.



TABLE 8. UNSIGNED DIVISION ALGORITHM

OP	MNEMONIC	CLOCK	INPUT	INPUT	OUTPUT
CODE	MINEMONIC	CYCLES	S PORT	R PORT	F PORT
E4	LOADMQ	1	Dividend (LSH)		Dividend (LSH)
во	UDIVIS	1	Dividend (MSH)	Divisor	Remainder (N)
CO	UDIVI	8N – 1 [†]	Remainder (N)	Divisor	Remainder (N)
FO	UDIVIT	1	Remainder (N)	Divisor	Remainder (Unfixed)
40	DIVRF	1	Remainder (Unfixed)	Divisor	Remainder

[†] N = Number of cascaded packages.

group 5 instructions

Hex code F of Group 1 instructions is used to access Group 5 instructions. Group 5 instructions are summarized in Table 9.

TABLE 9. GROUP 5 INSTRUCTIONS

INSTRUCTION BITS (17-10) OP CODE (HEX)	MNEMONIC	FUNCTION
OF	CLR	Clear
1F	CLR	Clear
2F	CLR	Clear
3F	CLR	Clear
4F	CLR	Clear
5F	CLR	Clear
6F	CLR	Clear
7F	BCDBIN	BCD to Binary
8F	EX3BC	Excess-3 Byte Correction
9F	EX3C	Excess-3 Word Correction
AF	SDIVO	Signed Divide Overflow Check
BF	CLR	Clear
CF	CLR	Clear
DF	BINEX3	Binary to Excess-3
EF	CLR	Clear
FF	NOP	No Operation

clear instructions (CLR)

There are 11 clear instructions listed in Table 9. The instructions force the ALU output to be zero and the BCD flip-flops to be cleared. The status set by the clear instruction is as follows:

Ν None (force to zero)

OVR None (force to zero) None (force to zero)

Active (one)

no operation instruction (NOP): 17-10 = FF16

This instruction is identical to the clear instructions except that the BCD flip-flops retain their old value.

SN54AS888, SN74AS888 8-BIT PROCESSOR SLICES

excess-3 correction instructions (EX3BC, EX3C)

Two excess-3 correction instructions are available:

- 1. Excess-3 byte correction (EX3BC): I7-I0 = 8F16
- 2. Excess-3 word correction (EX3C): 17-10 = 9F16

One instruction supports the byte mode and the other supports the word mode. These instructions correct the excess-3 additions (subtractions) in either the byte or word mode. For correct excess-3 arithmetic, this instruction must follow each add/subtract. The operand must be on the S port.

NOTE: The previous arithmetic overflow should be ignored.

The status of the EX3C instruction is as follows:

 $\begin{array}{ccc} N & \rightarrow & \text{MSB of result} \\ \text{OVR} & \rightarrow & \text{Signed overflow} \\ \text{C}_{n+8} & \rightarrow & \text{Carry out equal one} \\ \text{Z} & \rightarrow & \text{None (force to one)} \end{array}$

The status of the EX3BC instruction is as follows:

radix conversions

Conversions between decimal and binary number representations are performed with the aid of two special instructions: BINEX3 and BCDBIN.

BCD to binary instructions (BCDBIN): 17-10 = 7F16

This instruction (Figure 10) allows the user to convert an N-digit BCD number to a 4N-bit binary number in 4(N-1) plus 8 clocks. This function sums the R bus, the S bus, and the C_n bit, performs an arithmetic left shift on the ALU result, and simultaneously circular shifts the MQ left. The status set by the BCD to binary instruction is as follows:

N → MSB of result OVR → Signed arithmetic overflow[†] C_{n+8} → Carry out equal one Z → Result equal zero

[†] Overflow may be the result of an ALU operation or the arithmetic left shift operation.

The following code illustrates the BCD to binary conversion technique.

Let ACC be an accumulator register Let NUM be the register which contains the BCD number Let MSK be a mask register

M1: M2: M3: M4: M5: M6:	LOADMQ NUM SUB ACC, ACC, SLCMQ SUB, MSK, MSK, SLCMQ SLCMQ SLCMQ ADDI ACC, MSK, 1510	; LOAD MQ WITH BCD NUMBER ; CLEAR ACC AND ALIGN MQ ; CLEAR MSK AND ALIGN MQ ; ALIGN ; ALIGN ; MSK = 1510
		; REPEAT L1 THRU L4 ; N-1 TIMES (N = number of ; BCD digits)
L1:	AND MQ, MSK, R1, SLCMQ	; EXTRACT ONE DIGIT ; ALIGN MQ
L2:	ADD, ACC, R1, R1, SLCMQ	; ACC + DIGIT ; IS STORED IN R1 ; ALIGN MQ
L3:	BCDBIN, R1, R1, ACC	; 4 × (ACC + DIGIT) ; IS STORED IN ACC
L4:	BCDBIN, ACC, R1, ACC	; ALIGN MQ ; 10 × (ACC + DIGIT) ; IS STORED IN ACC ; ALIGN MQ
M7: M8:	AND MQ, MSK, R1 ACC+R1 → ACC	; FETCH LAST DIGIT ; ADD IN LAST DIGIT

The previous code generates a binary number by executing the standard conversion formula for a BCD number (shown for 32 bits).


$$ABCD = [(A \times 10 + B) \times 10 + C] \times 10 + D$$

Notice that the conversion begins with the most significant BCD digit and that the addition is performed in radix 2.

binary to excess-3 instructions (BINEX3): 17-10 = DF16

This instruction (Figure 11) allows the user to convert an N-bit binary number to an N/4-bit excess-3 number representation in 2N + 3 clocks. The data on the R and S ports are summed with the MSB of the MQ register. The MQ register is simultaneously shifted left circularly. The status set by the binary to excess-3 instruction is as follows:

MSB of result OVR Signed arithmetic overflow C_{n+8} Carry out equal one Result equal zero



The following illustrates the binary to excess-3 conversion technique.

Let NUM be a register containing an unsigned binary number Let ACC be an accumulator

LOADMQ NUM : LOAD MQ WITH BINARY M11 ·

: NUMBER M2: CLEAR ACC ; CLEAR ACC

M3: SET1 ACC H/33/ : ACC → HEX/3333 . . . L1: BINEX3 ACC, ACC, ACC ; DOUBLE ACC AND ADD IN

; MSB OF MQ ; ALIGN MQ

L2: EX3C ACC, ACC : EXCESS 3 CORRECT

: REPEAT L1 AND L2

; N-1 TIMES

The previous code generates an excess-3 number by executing the standard conversion formula for a binary number.

$$a_n 2^n + a_{n-1} 2^{n-1} + a_{n-2} 2^{n-2} + \dots + a_{n-2} 2^n = [(2a_n + a_{n-1})^2 + a_{n-2}]^2 + \dots + a_{n-2} 2^n + a_{n-2}]^2 + \dots + a_{n-2} 2^n + a_{n-2$$

Notice that the conversion begins with the most significant binary bit and that the addition is performed in radix-10 (excess-3).

decimal arithmetic

Decimal numbers are represented in excess-3 code. Excess-3 code numbers may be generated by adding three to each digit of a Binary Coded Decimal (BCD) number. The hardware necessary to implement excess-3 arithmetic is only slightly different from binary arithmetic. Carries from one digit to another during addition in BCD occur when the sum of the two digits plus the carry-in is greater than or equal to ten. If both numbers are excess-3, the sum will be excess-6, which will produce the proper carries. Therefore, every addition or subtraction operation may use the binary adder. To convert the result from excess-6 to excess-3, one must consider two cases resulting from a BCD digit add: (1) where a carry-out is produced, and (2) where a carry-out is not produced. If a carry-out is not produced, three must be subtracted from the resulting digit. If a carry is produced, the digit is correct as a BCD number. For example, if BCD 5 is added to BCD 6, the excess-3 result would be 8+9=1 (with a carry). A carry rolls the number through the illegal BCD representations into a correct BCD representation. Binary 3 must be added to digit positions that produce a carry-out to correct the result to an excess-3 representation. Every addition and subtraction instruction stores the carry generated from each 4-bit digit location for use by the excess-3 correction functions. These correction instructions (word or byte) must be executed in the clock cycle immediately after the addition or subtraction operation.

Signed numbers may be represented in ten's complement form by complementing the excess-3 number. As an example, add the decimal number - 423 to the decimal number 24, which will be represented by 8AA and 357 in excess-3, respectively.

> 8AA 357 CO1 Sum 011 Carry 934 Excess-3 correct -6CCComplement -399Excess-3 to decimal

Complements of excess-3 numbers may be generated by subtracting the excess-3 number from an excess-3 zero followed by an excess-3 correct.

excess-3 to USASCII conversion

The code below converts a packed word of excess-3 BCD to two unpacked words of USASCII code. Instruction ''MAIN1'' reads the input word from memory into Register 0 (R0). For illustrative purposes, suppose this data was 43C9, which represents the \$10.96 shirt in excess-3 code. ''MAIN2'' and ''MAIN3'' generate a constant of 2D2D16, which is an offset constant to convert excess-3 numbers to USASCII. ''MAIN4'' copies R0 into R2 to set up the subroutine parameters and calls the subroutine ''UNPACK'', UNPACK2'' strips off the upper byte leaving OOC9 in R2. ''UNPACK2'' and ''UNPACK3'' together shift the contents of R2 one character position and places the result OC90 into R3. ''UNPACK4'' performs a logical OR operation to produce OCD9 in register 2. ''UNPACK5'' clears the most significant nibble in each byte to produce OC09 in R2. ''UNPACK6'' adds the constant 2D2D16 to R2 to produce 3936 the USASCII representation of the numerals 96 and returns program control to ''MAIN5'' 'MAIN5'' through ''MAIN9'' align the two remaining characters and call UNPACK and the process repeats. Finally the USASCII representation of 1096 is stored into memory. (Note that no attempt was made to pack the ''\$'' or ''.'' characters.)

Unpacking Excess-3 to USASCII:

MAIN1:	READ, RFA(0)	; READ IN PACKED EXCESS-3
MAIN2:	XOR, RFA(4), RFB(4), RFC(4)	; CLEAR R4
MAIN3:	SET1, RFB(40), RDC(2), RFA(D),	; GENERATE HEXADECIMAL
	MSH, LSH	; 2D2D ₁₆
MAIN4:	MOVE, RFA(0), RFC(2), JSR(UNPACK)	; COPY RFA(0) INTO RFA(2),
		; PROCEDURE CALL
MAIN5:	MOVE, RFA(2), RFC(1)	; TWO CHARACTERS IN R1
MAIN6:	ADDRS, RFB(0), RFA(0), RFC(0), SLC	; RO SHIFTED 2
MAIN7:	ADDRS, RFB(0), RFA(0), RFC(0), SLC	; RO SHIFTED 4
MAİN8:	ADDRS, RFB(0), RFA(0), RFC(0), SLC	; RO SHIFTED 6
MAIN9:	ADDRS, RFB(0), RFA(0), RFC(0), SLC	; RO SHIFTED 8
	JSR (UNPACK)	
MAIN10:	STORE, RFA(1)	; STORE USASCII, TWO
		; CHARACTERS IN R2
MAIN11:	STORE, RFA(2)	; STORE USASCII
UNPACK1:	SETO, RFB(2), RFC(F), MSH	; CLEAR MSH
UNPACK2:	ADDRS, RFB(2), RFA(2), RFC(3), SLC	; SHIFT R2 TWO PLACES
UNPACK3:	ADDRS, RFB(3), RFA(3), RFC(3), SLC	; SHIFT R3 TWO PLACES
UNPACK4:	OR, RFB(2), RFA(3), RFC(2)	; OR R3 TO R2
UNPACK5:	SETO, RFB(2), RFC(F), RFA(0), LSH, MSH	; CLEAR MOST SIGNIFICANT 4
		; BITS IN EACH BYTE
UNPACK6:	ADDRS, RFB(2), RFB(4), RFC(2), RTS	: ADD HEX 2D, RETURN

absolute maximum rating over operating free-air temperature range (unless otherwise noted)

Supply voltage, V _{CC1}
Supply voltage, VCC2
Input voltage
High-level voltage applied to 3-state outputs
Operating case temperature range: SN54AS888
Operating free-air temperature range: SN74AS888, SN74AS888-1 0 °C to 70 °C
Storage temperature range – 65°C to 150°C

recommended operating conditions

			SI	N54AS	888	I.	SN74AS888 SN74AS888-1		
			MIN	NOM	MAX	MIN	NOM	M MAX 5 5.5 2 2.1	1
V _{CC1}	I/O supply voltage		4.5	5	5.5	4.5	5	5.5	V
V _{CC2}	STL internal logic supply vo	Itage	1.9	2	2.1	1.9	2	2.1	V
VIH	High-level input voltage		2			2			V
VIL	Low-level input voltage				0.8			0.8	V
ЮН	High-level output current				- 1			-2.6	mA
		All output except G and ZERO			8			8	
lOL	Low-level output current	G			16			16	mA
		ZERO			48			88-1 MAX 5.5 2.1 0.8 -2.6 8	
TC	Operating case temperature		- 55 125				°C		
TA	Operating free-air temperatu	ıre				0		70	1 ".

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	SN54A	S888	SN74AS SN74AS8		UNIT
		,	MIN TYP	† MAX	MIN TYP [†]	MAX	
VIK		$V_{CC1} = 4.5 \text{ V}, I_1 = -18 \text{ mA}$	Ī	- 1.2		-1.2	V
	All outputs	$V_{CC1} = 4.5 \text{ V to } 5.5 \text{ V, } I_{OH} = -0.4 \text{ mA}$	V _{CC} -2		V _{CC} - 2		
Vон		$V_{CC1} = 4.5 \text{ V}, I_{OH} = -1 \text{ mA}$	2.4) v
	except ZERO	$V_{CC1} = 4.5 \text{ V}, I_{OH} = -2.6 \text{ mA}$			2.4		
Іон	ZERO	$V_{CC1} = 4.5 \text{ V}, V_{OH} = 5.5 \text{ V}$		0.1		0.1	mA
	All outputs except \widetilde{G} and ZERO	V _{CC1} = 4.5 V, I _{OL} = 8 mA		0.5		0.5	V
VOL	Ğ	V _{CC1} = 4.5 V, I _{OL} = 16 mA		0.5		0.5	1 '
1 [ZERO	V _{CC1} = 4.5 V, I _{OL} = 48 mA		0.5		0.5	
. 1	I/O	$V_{CC1} = 5.5 \text{ V}, V_I = 5.5 \text{ V}$		0.1		0,1	^
1	All others	$V_{CC1} = 5.5 \text{ V}, V_I = 7 \text{ V}$		0.1		0.1	mA
¹ıн‡		$V_{CC1} = 5.5 \text{ V}, V_1 = 2.7 \text{ V}$		20		20	μΑ
IIL‡		$V_{CC1} = 5.5 \text{ V}, V_1 = 0.5 \text{ V}$		-0.4		-0.4	mA
IO§		$V_{CC1} = 5.5 \text{ V}, V_{O} = 2.25 \text{ V}$	- 30	- 112	- 30	112	mA
ICC1		V _{CC1} = 5.5 V		150		130	mA
ICC2		V _{CC2} = 2.1 V		. 410		390	mA

[†]All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 \text{ °C}$.

[‡]For I/O ports, the parameters I_{IH} and I_{IL} include the off-state current.

^{\$}The output conditions have been chosen to produce a current that closely approximates one-half the true short-circuit current, Ios.

SN54AS888, SN74AS888 8-BIT PROCESSOR SLICES

SN54AS888 maximum switching characteristics, $V_{CC} = 4.5 \text{ V}$ to 5.5 V, $T_{C} = -55 \,^{\circ}\text{C}$ to $125 \,^{\circ}\text{C}$ (see Note 1)

PARAMETER	FROM					TO (OL	JTPUT)			****		UNIT
PARAMETER	(INPUT)	Y	Cn+8	Ğ, P	Ζ [†]	N	OVR	DA	DB	010	SIO	UNIT
	A3-A0 B3-B0	62	42	48	69	62	60	18	18	65	66	
	DA7-DA0, DB7-DB0	47	28	28	58	50	42	_	_	50	50	
	Cn	25	14	_	32	24	18	_	_	32	32	
	ĒĀ	54	32	35	62	52	52			58	58	
	ĒB	54	32	35	62	- 52	52		_	58	58	
	17-10	58	32	32	62	52	41			58	58	
t _{pd}	ŌĒB						_		14			ns
	ŌĒŸ	14		-	_		_	_	_	_	_	
	QIO (n) Shift	15	_	-	24		_		and the same of th	_	_	
	SIO (n) Shift	15	_	_	24	22		-	_	_		
	СК	68	60	56	62	50	68	38	38	70	70]
	ŌĒĀ							14				
	SSF [‡]				_		14			_	<u> </u>	L

[†]Load resistor R1 = 100 Ω .

NOTE 1: Load circuit and voltage waveforms are shown in Section 1.

SN74AS888 maximum switching characteristics, $V_{CC} = 4.5 \text{ V}$ to 5.5 V, $T_A = 0 \,^{\circ}\text{C}$ to 70 $^{\circ}\text{C}$ (see Note 1)

DADAMETED	FROM					TO (OL	JTPUT)					
PARAMETER	(INPUT)	. Y	C _{n+8}	Ğ, P	Ζ [†]	N	OVR	DA	DB	<u>010</u>	SIO	UNIT
	A3-A0 B3-B0	54	36	42	60	52	50	18	18	58	58	
	DA7-DA0, DB7-DB0	44	26	26	52	46	38	_	-	44	44	
	Cn	25	8		32	24	18	_	_	31	31]
	ĒĀ	49	29	29	58	49	47	_	_	54	54	
	ĒB	49	29	29	58	49	47			54	54	
	17-10	55.	30	30	60	49	39		_	54	54	
t _{pd}	ŌĒB		_	-	_			_	12	-		ns
,	ŌĒŸ	12	_	_	_	_	_	_		_		
	QIO (n) Shift	15	_	_	24	_	_		white		_	
	SIO (n) Shift	15			24	19	-					
	СК	58	55	52	61	52	62	35	35	60	60]
	ŌĒĀ	_	_	_	_	_	_	12			_	
	SSF [‡]	_		_	_	_	12	_	_	_	_	

[†]Load resistor R1 = 100 Ω .

NOTE 1: Load circuit and voltage waveforms are shown in Section 1.



[‡] For byte instructions only.

[‡] For byte instructions only.

SN74AS888-1 maximum switching characteristics, $V_{CC} = 4.5$ V to 5.5 V, $T_A = 0$ °C to 70 °C (see Note 1)

PARAMETER	FROM	1				TO (OU	TPUT)					UNIT
PARAMETER	(INPUT)	Y	C _{n+8}	G, P	Ζ [†]	N	OVR	DA	DB	QΙΟ	SIO	UNIT
	A3-A0	44	30	36	50	44	44	17	17	48	48	
	B3-B0	44	30	30	50	44	44	''	17	40	40	
	DA7-DA0,	36	24	24	46	41	32			40	40	
	DB7-DB0	30	24	24	40	41	32	_		40	40	
	C _n	22	8		27	21	16		-	25	25	
	EĀ	40	25	25	49	41	41		-	44	44	
	ĒB	40	25	25	49	41	41	_		44	44	
	17-10	46	27	27	50	42	35			45	45	
t _{pd}	ŌĒB		_	_					12			ns
·	ŌĒŸ	12	-		_	_			-			
	QIO (n)	1			20							
	Shift	14	_		20	_		_		_		
	SIO (n)	1.4		[20	10						
	Shift	14	_	_	20	18	, –		_	_	_	
	СК	50	46	46	50	50	50	30	30	50	50	
	ŌĒĀ		_			_		12	_	_	_	
	SSF [‡]	_	-				12		_	_		

[†] Load resistor R1 = 100 Ω .

NOTE 1: Load circuit and voltage waveforms are shown in Section 1.

register file write setup and hold times

DARAM	PARAMETER C3-C0 DB\[\) 17-14 13-10 t_{SU} OEY	SN54	AS888	SN74	AS888	SN74A	S888-1	UNIT
FARAIN	EICN	MIN	MAX	MIN	MAX	MIN	AS888-1 MAX	UNIT
	C3-C0	8		7		6		
	DB\$	14		12		11		
	17-14	16		14		13		
1		24		22		21		
t _{su}	ŌĒŸ	4		3		3		ns
	Y7-Y0	2		2		2]
	WE	8		6		6]
	QIO(n), SIO(n)	6		5		5		
010(r S C	SELY	8		6		6		1
	C3-C0	0 -		0		0		
	DB§	0		0		0		
	17-14	0		0		0		
	13-10	0		0		0		
th	ŌĒŸ	6		5		5		ns
	Y7-Y0	10		10		10		
	WE	3		2		2		
	QIO(n), SIO(n)	0		0		0		
	SELY	8		6		6		

[§] DB (during select instruction) through Y port.

[‡] For byte instructions only.

special instruction switching characteristics

During various special instructions, the SSF pin is used to pass required information between the 'AS888 packages which make up a total system.

For instance, during the multiplication process, the LSB of the multiplier determines whether an ADD/SHIFT or SHIFT operation is performed. During multiplication, the SSF pin of the least significant package (LSP) becomes an output pin while all other packages become input pins.

Similarly, during normalization, the required operation depends on whether the two data MSBs are the same or different. Therefore, during normalization the SSF pin of the most significant package (MSP) becomes an output pin while all other packages become input pins.

Tables 10, 11, and 12 list the instructions which force the SSF pin during their execution. The propagation delay from various inputs is also shown. The parameter which limits normal system performance is indicated by a dagger.

TABLE 10. SN54AS888 SSF PIN DELAYS AND SETUP TIMES

MNEMONIC	HEX	SSF S	OURCE		INPUT →	SSF (ns)		SSF SETUP
ININEINIONIC	CODE	LSP	MSP	Cn	l(n)	CK	B _(n)	TIME (ns)
CRC	00	Х			29	58	40†	20
SNORM	20		×		29†	46		20
DNORM	30		Х	-	29	- 55	40 [†]	20
DIVRF	40		×		29↑	46	-	20
SDIVQF	50		×	_	26 [†]	-	-	18
SMULI	60	Х			26 [†]	43	-	0
SDIVIN	80		x	_	48	64	44†	0
SDIVIS	90		×	26 [†]	51	64	55	0
SDIVI	AO		×	26 [†]	51	64	55	0
UDIVIS	ВО		×	18 [†]	45	64	46	0
UDIVI	CO		X	18 [†]	50	54	40	0
UMULI	DO	×		-	25 [†]	48		0
SDIVIT	EO		×	26 [†]	50	56	54	0
ABX	48		X		34	62	39↑	20
SMTC	58		· X		29	58	39 [†]	20
BINEX3	DF		X	-	29 [†]	58	-	18
LOADMQ (Arith)		×		23 [†]	34	62	40	0
LOADMQ (Log)		×		-	33	62	40 [†]	0
BADD	88		•	18 [†]	58	62	49	
BSUBS	98	SOL	I JRCE	18 [†]	58	62	49	-
BSUBR	8A	ĭ	S .	18 [†]	58	71	49	
BINCS	В8	ł	OST	18 [†]	58	60	49	-
BINCNS	C8		FICANT	18 [†]	58	71	49	
BXOR	D8		TE	-	58	- '	-	
BAND	E8		CTED	-	58			-
BOR	F8	SELE	l	-	58	-	_	
EX3BC	8F	<u>'</u>	<u> </u>		58	46	49 [†]	_

[†] This parameter limits normal system performance.



TABLE 11. SN74AS888 SSF PIN DELAYS AND SETUP TIMES

***********	HEX	SSF S	OURCE	[INPUT →	SSF (ns)		SSF SETUP
MNEMONIC	CODE	LSP	MSP	Cn	l(n)	СК	B _(n)	TIME (ns)
CRC	00	Х			26	52	37 [†]	17
SNORM	20		Х		26 [†]	40		. 17
DNORM	30		X	_	26	52	37 [†]	17
DIVRF	40		X	_	26 [†]	40	_	17
SDIVQF	50		Х		25 [†]		-	17
SMULI	60	×		_	25 [†]	40	-	0
SDIVIN	80		Х		38	60	40 [†]	0
SDIVIS	90		Х	24 †	48	60	52	0
SDIVI	AO		Х	24 [†]	48	60	52	0
UDIVIS	во		Х	17 [†]	43	60	45	0
UDIVI	CO		Х	17 [†]	44	52	37	0
UMULI	DO	×		-	26 [†]	40		0
SDIVIT	EO		X	25 [†]	46	52	49	0
ABX	48		Х		32	60	38	17
SMTC	58		Х	-	26	52	38†	17
BINEX3	DF		X	-	26 [†]	40	_	17
LOADMQ (Arith)		×		22 [†]	32	50	38	0
LOADMQ (Log)		Х		-	32	50	38 [†]	0
BADD	88	4		17 [†]	52	55	46	_
BSUBS	98	801	IRCE	17 [†]	52	55	46	_
BSUBR	A8	1	S	17 [†]	52	62	46	-
BINCS	В8 -		S OST	17 [†]	52	55	46	
BINCNS	C8		ICANT	17 [†]	52	62	46	_
BXOR	D8		TE	-	52	-	-	_
BAND	E8		CTED	_	52		-	. –
BOR	F8	JELE		_	52	_	-	_
EX3BC	8F	1	7	-	45	45	46 [†]	_

 $^{^{\}dagger}$ This parameter limits normal system performance.

TABLE 12. SN74AS888-1 SSF PIN DELAYS AND SETUP TIMES

MNEMONIC	HEX	SSF S	OURCE		INPUT →	SSF (ns)		SSF SETUP
MINEMONIC	CODE	LSP	MSP	Cn	l(n)	СК	B _(n)	TIME (ns)
CRC	00	Х		_	23	42	34 [†]	14
SNORM	20		×	-	23 [†]	28	****	14
DNORM	30		×	_	23	40 -	34 [†]	14
DIVRF	40		×	-	23 [†]	27	-	14
SDIVQF	50	1	x	-	23 [†]	_	-	14
SMULI	60	×		-	22 [†]	27	_	0
SDIVIN	80		X	_	35	46	35 [†]	0
SDIVIS	90		X	22 [†]	42	48	42	0
SDIVI	AO		×	22 [†]	42	46	42	Ö
UDIVIS	во		x	16 [†]	42	46	38	0
UDIVI	CO	1	X	16 [†]	36	46	34	0
UMULI	DO	X		-	22 [†]	27	*****	0
SDIVIT	EO		X	21 [†]	40	-44	42	0
ABX	48		X	-	28	46	30 [†]	14
SMTC	58		Х	_	24	44	30 [†]	14
BINEX3	DF		х	-	23 [†]	27	-	14
LOADMQ (Arith)		X		19 [†]	28	40	30	0
LOADMQ (Log)		X		_	28	35	30 [†]	0
BADD	88	4	4	16 [†]	42	42	40	_
BSUBS	98	801	 JRCE	16 [†]	42	40	40	_
BSUBR	A8	1	S	16 [†]	42	50	40	-
BINCS	В8	ı	S DST	16 [†]	42	46	40	_
BINCNS	C8		ICANT	16 [†]	42	54	42	_
BXOR	D8	I	TE	-	42	_		
BAND	E8	1	CTED	_	42	_	-	_
BOR	F8	SELE	L LED	-	42	_	-	
EX3BC	8F	١ ،	b	_	42	42	42 [†]	-

 $^{^{\}dagger}$ This parameter limits normal system performance.

SN54AS890, SN74AS890 MICROSEQUENCERS

D2662, NOVEMBER 1982-BEVISED APRIL 1985

- 14 Bits Wide—Addresses up to 16,384
 Words of Microcode with One Chip
- Selects Address from One of Eight Sources
- STL-AS Technology
- Independent Read Pointer for Aid in Microcode Diagnostics
- Supports Real-Time Interrupts
- Two Independent Loop Counters
- Supports 64 Powerful Instructions
- Dependable Texas Instruments Quality and Reliability


description

The 'AS890 is a powerful microsequencer that is the result of the implementation of TI's Advanced Schottky and Schottky Transistor Logic. Approximately 2400 Schottky gate equivalents are used to construct this high-performance sequencer. The 'AS890 can generate an address and provide register status in only 29 ns while typically requiring only 1.8 watts of power. All internal STL logic in these devices operates on a 2-volt power supply that must be supplied externally. The information generated by the internal STL logic is communicated in the rest of the system via 5-volt Advanced Schottky TTL-compatible I/O ports.

The microsequencers select a 14-bit microaddress from one of eight sources to provide the proper microinstruction sequence for bit-slice processor or other microcode based systems. These high-performance devices are capable of addressing 16,384 control store memory locations either sequentially or via conditional branching algorithms. This multiway branching capability, coupled with a nine-word deep FILO (first in, last out) stack, allows the microprogrammer to arrange his code in blocks so that microprograms may be structured in the same fashion as such high-level languages as ALGOL, Pascal, or Ada.

Both polled and real-time interrupt routines are supported by the 'AS890 to enhance system throughput capability. Vectored interrupts may occur during any instruction, including PUSHes and POPs.

SN74AS890 . . . GB PACKAGE (TOP VIEW)



AS890


	PIN		PIN		PIN	F	PIN .
NO.	NAME	NO.	NAME	NO.	NAME	NO.	NAME
A-2	DRB10	B-9	STKWRN/RER	F-10	V _{CC1}	K-4	DRA13
A-3	DRB9	B-10	ZERO	F-11	MUX2	K-5	DRA11
A-4	DRB8	B-11	CK	G-1	Y5	K-6	DRA8
A-5	DRB7	C-1	Y13	G-2	YOE	K 7	DRA7
A-6	DRB6	C-2	Y10	G-10	RC1	K-8	DRA0
A-7	DRB5	C-10	CC	G 11	MUX1	К 9	DRA1
A-8	DRB4	C-11	S1	H-1	Y4	K-10	DRA3
A-9	DRB3	D-1	Y12	H-2	Y6	K-11	DRA2
A-10	DRB1	D-2	Y9	H-10	BO	L-2	B2
B-1	DRB13	D10	S2	H-11	MUXO	L-3	INC
B-2	INT	D-11	S0	J-1	Y3	L-4	DRA12
B-3	DRB12	E-1	Y11	J-2	Y2	L-5	DRA10
B-4	DRB11	E-2	Y8	J-10	RC2	L-6	DRA9
B-5	B3	E-10	V _{CC2}	J-11	OSEL	L-7	RAOE
B-6	RBOE	E-11	RCO	K-1	Y1	L-8	DRA6
B-7	DRB2	F-1	Y7	K-2	YO	L-9	DRA5
B-8	DRB0	F-2	GND	K-3	B1	L 10	DRA4

SN54AS890 . . . FD PACKAGE SN74AS890 . . . FN PACKAGE (TOP VIEW)

0 BO 10 60 OSEL 11 59[MUX0 112 58 € MUX1 13 57 T V2 MUX2 56 € Y3 RC0 15 55 T V5 RC1 116 54 □ RC2] 17 53 F Ý6 52 TOE SO 118 S1 h 19 51 [GND S2 Y7 ٦20 50 ſ \overline{CC} h 21 49 Y8 V_{CC2} 122 Υ9 48 T 47 🛮 Y10 VCC2 46 711 CK 24 ZERO 25 45 Y12 STKWRN/RER 26



functional block diagram



pin descriptions

PIN NAME	I/O	PIÑ FUNCTION
RAOE	In	Enables DRA output, active low
DRA6-DRA0	In/Out	Seven LSBs of the A direct data I/O port
OSEL	In	MUX control for the source to DRA. Low selects RA,
		high selects stack.
MUX2-MUX0	In	MUX control for Y output bus (see Table 1)
RC2-RC0	In	Register/counter controls (see Table 3)
S2-S0	In	Stack control (see Table 2)
│	In	Condition code
V _{CC1}		5-volt supply for TTL compatible I/O
V _{CC2}	1	2-volt supply for internal STL
СК	In	Clock
ZERO	Out	Zero detect flag for register A and B
STKWRN/RER	Out	Stack overflow, underflow/read error flag
DRB6-DRB0	In/Out	Seven LSBs of the B direct data I/O port (0 = LSB)
RBOE	ln	Enables DRB output, active low
DRB13-DRB7	In/Out	Seven MSBs of the B direct data I/O port
INT	ln in	Active low selects INT RT register to stack
Y13-Y8	In/Out	Six MSBs of bidirectional Y port
GND		Ground
Y7	In/Out	Seventh bit of bidirectional Y port
YOE	In	Enables Y output bus, active low
Y6-Y0	In/Out	Seven LSBs of bidirectional Y port (0 = LSB)
INC	In	Incrementer control
DRA13-DRA7	In/Out	Seven MSBs of direct B data I/O port
B3-B0	ln	16-way branch inputs on

description (continued)

Two 14-bit loadable registers/counters may be used for temporary storage of data or utilized as down counters for repetitive instructions such as multiplication and division or as loop counters when iterative routines are required.

An additional feature is a 24-bit port that appends four user-definable bits to the DRA or DRB address value for support of 16-way branches for the execution of relative branch addressing schemes.

Y output multiplexer

The Y output multiplexer of the 'AS890 is capable of selecting the next branch address from one of eight locations. Addresses may be sourced from:

- 1. The top of the 14-bit by 9-word address stack
- 2. An external input on the DRA port, potentially a pipeline register
- 3. An external input on the DRB port, potentially a pipeline register
- 4. Internal register/counter A
- 5. Internal register/counter B
- 6. An internal microprogram counter (MPC register)
- 7. An external input onto the bidirectional Y output port
- 8. A 16-way branch-4 bits appended to DRA, DRB, register/counter A or register/counter B.




The source of the next address is dependent upon the previous state of the microsequencer, the MUX controls (MUX2-MUX0), the condition code (\overline{CC}) input, and the state of an internal status flag (status externally available at the ZERO output) that indicates that one of the on-chip registers is being decremented to zero.

The entire instruction set may be made conditional by manipulation of the condition code (\overline{CC}) input. Allowing the \overline{CC} value to vary as a result of data or status provides for state-dependent or data-dependent branching. Unconditional branches may be achieved by forcing \overline{CC} high when selecting control store addresses. Holding this pin low will provide for conditional or unconditional branches as dictated by the state of the zero-detect flag. The required control signals for selection of the Y output source are listed in Table 1. Note that the dependence of the 'AS890 on two variables for conditional branches and jumps allows a conditional branch or conditional jump to subroutine in any clock cycle. Also note that all multiplexer inputs are overridden when all of the stack control inputs are pulled low. This instruction resets the stack and read pointers to zero and places all lines of the Y output bus at the low level.

TABLE 1. Y OUTPUT CONTROL

MUX	CONTR	OL		Y OUTPUT SOUR	Y OUTPUT SOURCE	
		MILVO	RESET*	CC = L	CC = H	
MUX2	MUX1	MUXU		ZERO = L	ZERO = H	CC = H
×	X	X	YES	ALL LOW	ALL LOW	ALL LOW
L	L	L	NO	STK	MPC	DRA
L	- L	н	NO	STK	MPC	DRB
L	н	L	NO	STK	DRA	MPC
L	н	н	NO	STK	DRB	MPC
н	L	L	NO	DRA	MPC	DRB
н	L	н	NO	DRA' (16-WAY BRANCH)	MPC	DRB' (16-WAY BRANCH)
н	н	L	NO	DRA	STK	MPC
н	н	н	NO	DRB	STK	MPC .



H = high level, L = low level, X = irrelevant.



^{*}Reset command is implemented by setting S2-S0 = LLL.

14-bit by 9-word address stack

The positive-edge-triggered 14-bit address stack supplies on-board storage of nine control store addresses that support up to nine nested levels of microsubroutine, looping, and real-time interrupt functions. The stack pointer (SP), which operates as an up-down counter, is updated after the execution of each PUSH operation and before each POP. In a PUSH operation, the address stored in the MPC register is loaded into the stack location addressed by the stack pointer, and the stack pointer is incremented. This address is available at the DRA port by enabling DRA (RAOE low and OSEL high).

A POP operation causes the stack pointer to be decremented on the first rising clock edge following the arrival of the POP instruction at the S2-S0 pins. The value that was indexed by the stack pointer is effectively removed from the top of the stack. All PUSH and POP instructions are conditionally dependent upon the stack control inputs (S2-S0), the condition code (\overline{CC}), the input value, and the zero-detect status. The desired option may be selected using the stack control inputs listed in Table 2.

			•	ADEL 2. STACK	OWINGL	
STACK	CON	ITROL		STACK OPERA	TION, CC = L	
S2	S1	S0	OSEL	ZERO = L ZERO = H		CC = H
L	L	L	Х	RESET/CLEAR	RESET/CLEAR	RESET/CLEAR
L	L	н	×	CLEAR SP, RP	HOLD	HOLD
L	Н	L	×	HOLD	POP	POP
L	Н	Н	×	POP	HOLD	HOLD
н	L	L	×	HOLD	PUSH	PUSH
н	L	Н	×	PUSH	HOLD	HOLD
Н	Н	L	×	PUSH	HOLD	PUSH
н	Н	Н	Н	READ	READ	READ
н	Н	Н	L	HOLD	HOLD	HOLD

TABLE 2 STACK CONTROL

The read pointer (RP) is a useful tool in debugging microcoded systems. A microprogrammer now has the ability to perform a nondestructive, sequential read of the stack contents from the DRA port. This capability provides the user with a method of backtracking through the address sequence to determine the cause of overflow without affecting program flow, the status of the stack-pointer or the internal data of the stack. Placing a high value on all of the stack inputs (S2-S0) and OSEL places the 'AS890 into the read mode. At each low-to-high clock transition, the value pointed to by the read pointer is available at the DRA port and the read pointer is decremented. Microcode diagnostics are simplified by the ability of the 'AS890 to sequentially dump the contents of its stack. The bottom of the stack is detected by monitoring the STKWRN/RER (stack warning/read error) pin. A high will appear when the stack contains one word and a READ instruction is applied to the S2-S0 pins. This signifies that the last address has been read. The stack pointer and stack contents are uneffected by the READ operation. Under normal PUSH and POP operations the read pointer is updated with the stack pointer and contains identical information.

The STKWRN/RER pin alerts the system to a potential stack overflow or underflow condition. STKWRN/RER becomes active under two additional conditions. If seven of the nine stack locations (0-8) are full (the stack pointer is at 7) and a PUSH occurs, the STKWRN/RER pin will produce a high-level signal to warn that the stack is approaching its capacity, and will be full after one more PUSH. Knowledge that overflow potential exists allows bit-slice-based systems to continuously process real-time interrupt vectors. This signal will remain high, if HOLD, PUSH, or POP instructions occur, until the stack pointer is decremented

The user may be protected from attempting to POP an empty stack by monitoring STKWRN/RER before POP operations. A high level at this pin signifies that the last address has been removed from the stack (SP=0). This condition remains until an address is pushed onto the stack and the stack pointer is incremented to one.

Clearing the stack and read pointer is accomplished by placing low levels onto the stack control lines (S2-S0). This function overrides all of the Y output MUX controls and places the Y bus into a low state.



register/counters

Two loadable 14-bit registers extend the looping and branching capabilities. Addresses may be loaded directly into register/counter A (RA) and register/counter B (RB) through the direct data ports DRA13-DRA0 and DRB13-DRB0. The values stored in these registers may either be held, decremented, or read as a result of the register control inputs (RC2-RC0), \overline{RAOE} , and \overline{RBOE} . All combinations of these functions are supported with the exception of a simultaneous decrement of both registers. Generation of iteration routines may be accomplished by loading RA and/or RB and operating them as a down counter. Loop termination is acknowledged by the ZERO output going high to indicate that a register contains a binary one and that a decrement is about to take place. Because of this facility, a "decrement and branch on loop" termination may be executed in the same clock cycle.

The contents of RA are accessible to the DRA port when OSEL is low and the output bus is enabled by RAOE being low. Data from RB is available when DRB is enabled by RBOE being low. Note that control of the registers is maintained while an external value is active on the DRA and DRB ports. A value being directed from the DRA and DRB buses to the output will not inhibit the decrement operation.

Register/counter controls are listed in Table 3.

***************************************	RC2	RC1	RCO	REG A	REG B
	L	L	L	HOLD	HOLD
	L	L	н	DEC	HOLD
	L	н	L	LOAD	HOLD
	L	н	Н	DEC	LOAD
	н	L	L	LOAD	LOAD
	н	L	H	HOLD	DEC
	н	Н	L	HOLD	LOAD
	н	н	н	LOAD	DEC

TABLE 3. REGISTER CONTROL

microprogram register and increment

The microprogram register (MPC) and the incrementer (INC) provide the means for generating the next microprogram address for sequential addressing operations. The MPC may be loaded with either the outgoing address on the Y bus or may receive an external address for processing interrupt vectors.

The current address on the Y bus is passed to the MPC at each rising clock edge, either unaltered (INC low) for repeating statements, or incremented by one (INC high) for addressing sequential control store locations.

The MPC may also be externally loaded for subroutine and interrupt functions. Taking YOE high and forcing the new address onto the bidirectional Y bus loads the MPC with the new address at the positive clock edge. This value may also be incremented prior to storage in the MPC for sequential addressing of subroutines or interrupt routines.

interrupts

Real-time vectored interrupt routines are supported for those applications where polling would impede system throughput. Any instruction, including PUSHes and POPs, may be interrupted. To process an interrupt, the following procedure should be followed:

- 1. The bidirectional Y bus is placed into the high-impedance state by forcing $\overline{\text{YOE}}$ high.
- 2. The interrupt entry point vector is then forced onto the Y bus and incremented to become the second microinstruction of the interrupt routine. This is accomplished by making INC high.



Table 3

3. At the following clock edge, the second microaddress is stored in the MPC and the interrupted address will be stored in the INT RT register which always contains the outgoing value on the Y bus. This edge also causes the processor to begin execution of the first instruction of the interrupt routine. This first instruction must PUSH the address stored in the INT RT register onto the stack so that the proper return linkage is maintained. This is accomplished by making INT low and performing a PUSH. If this instruction were to be interrupted, the process would be repeated and the proper return linkage preserved.

control inputs

A listing of the response of internal elements to various control inputs is given in Table 4.

LOGIC LEVEL PIN NAME HIGH LOW RAOE DRA output in high-Z state DRA output is active RBOF DRB output in high-Z state DRB output is active YOE Y output in high-Z state Y output is active INT MPC to stack INT RT register to stack OSEL Stack to DRA buffer input RA to DRA buffer input INC Adds one to Y output and stores in MPC Passes Y output to MPC unaltered MUX2-MUX0 Table 1 Table 1 S2-S0 Table 2 Table 2

Table 3

TABLE 4. RESPONSE TO CONTROL INPUTS

instruction set

RC2-RC0

Sixty-four microsequencing instructions enable the 'AS890 to generate micro-addresses for up to 16,384 locations. Any instruction can be made conditional depending upon the value of the externally applied condition code (CC) and the value stored in either of the internal register/counters.

The required signals for selection of the Y output source were listed in Table 1. Suggested methods for implementing a few commonly used instructions are given in Table 5 and flowcharts showing execution examples are illustrated in Figure 1.

It should be noted that the term jump refers to a subroutine call that must be accompanied by a return instruction. The term branch implies that a deviation from the program flow is accomplished but no return is required.


SN54AS890, SN74AS890 MICROSEQUENCERS


TABLE 5. SUGGESTED CODING FOR REPRESENTATIVE INSTRUCTIONS


FUNCTION	MNEMONIC	MUX2	MUX1	михо	S2	S1	so	CC	FIGURE
Continue	CONT	Х	н	Х	Н	Н	Н	Н	1(a)
Unconditional branch	BR	L	Ł	X	н	н	н	н	1(b)
Conditional branch	CBR	н	н	X	н	н	н	V	1(c)
Three-way branch	BR2W	Н	L	L	н	Н	н	V	1(d)
Conditional loop on stack	LOOPS	L	L	×	L	н	L	L	1(e)
Repeat	REPEAT	L	L	×	н	н	Н	L	1 (f)
Loop on stack with exit	LSWE	L	L	×	L	н	L	V	1(g)
Conditional jump to subroutine	CJSR	н	н	X	н	L	н	V	1(h)
Jump to subroutine	JSR	L	L	X	Н	L	н	Н	1 (i)
Two-way jump to subroutine	JSR2W	Н	L	L	н	Н	L	V	1 (j)
Repeat until	UNTIL	L	Н	×	L	Н	L	V	1(k)
Return from subroutine	RTS	L	Н	×	L	Н	Н.	L	1(1)
Conditional return from subroutine	CRTS	L	н	×	L	Н	н	V	1(m)
Conditional return from subroutine or branch	CRTSB	L	Н	×	L	н	н	V	1(n)
Conditional branch and PUSH	CBRP	Н	Н	×	н	L	н	V	1(0)
Conditional branch and POP	CBRPO	Н	Н	×	L	Н	Н	V	1(p)
PUSH and continue	PUSH	L	н	×	н	L	L	Н	1(q)
POP and continue	POP	×	н	×	L	Н] L	Н	1(r)
Exit from loop	EXITLP	L	L	×	L	Н	L	V	1(s)
Reset and clear stack/read pointer	RESET	X	×	×	L	L	L	×	1(t)
32-way branch	BR32W	н	L	Н	н	Н	н	V	1(u)
Execute n times	NEX	L	L	X	L	Н	L	L	1(v)


H = high level, L = low level, X = irrelevant, V = varies (condition code value is dependent upon machine and data status and will vary accordingly).













(d) THREE-WAY BRANCH (DEC ENABLED)1

NOTE 1: CC and ZERO are completed in the same clock cycle.


FIGURE 1. INSTRUCTION SET FLOWCHARTS



(e) CONDITIONAL LOOP ON STACK (CC FORCED, DEC ENABLED)¹



(f) REPEAT (CC FORCED, DEC DISABLED)1



(g) CONDITIONAL LOOP ON STACK WITH EXIT (DEC ENABLED)¹

10

11

20 - DRA
OR DRB

12

12

2ERO-7

H

13

20

PUSH
13

(h) CONDITIONAL JUMP TO SUBROUTINE (DEC DISABLED)¹

NOTE 1: $\overline{\text{CC}}$ and ZERO are completed in the same clock cycle.

FIGURE 1. INSTRUCTION SET FLOWCHARTS (continued)








FIGURE 1. INSTRUCTION SET FLOWCHARTS (continued)



NOTE 1: $\overline{\text{CC}}$ and ZERO are completed in the same clock cycle.

FIGURE 1. INSTRUCTION SET FLOWCHARTS (continued)






NOTE 1: $\overline{\text{CC}}$ and ZERO are completed in the same clock cycle.

FIGURE 1. INSTRUCTION SET FLOWCHARTS (continued)





- NOTES: 1. CC and ZERO are completed in the same clock cycle.
- 2. The least significant four bits, DRA and DRB, will be stripped off and four new bits appended to them from the B3-B0 port.

FIGURE 1. INSTRUCTION SET FLOWCHARTS (concluded)

absolute maximum ratings over operating temperature range (unless otherwise noted) Supply voltage, VCC1 7 V Supply voltage, VCC2 3 V Input voltage: All inputs 7 V I/O ports 5.5 V Operating case temperature range, SN54AS890 -55°C to 125°C Operating free-air temperature range, SN74AS890 0°C to 70°C Storage temperature range -65°C to 150°C

recommended operating conditions

			, SI	V54AS8	90	SI	174AS8	90	UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	וואוטן
V _{CC1}	I/O supply voltage		4.5	5	5.5	4.5	5	5.5	V
V _{CC2}	STL internal logic supply								
	voltage		1.9	2	2.1	1.9	2	2.1	V
VIH	High-level input voltage	•	2			2			V
VIL	Low-level input voltge				0.8			0.8	V
loн	High-level output current				- 1			-2.6	mA
loL	Low-level output current	All outputs except Y13-Y0			8			8	mA
		Y13-Y0			12			12	
тс	Operating case temperature		- 55		125				°C
TA	Operating free air temperatur	e				0		70	°C

electrical characteristics over recommended operating temperature range (unless otherwise noted)

Γ.	DADAMETED	TEST COND	ITIONS	SI	V54AS8	90	SI	V74AS8	90	
'	PARAMETER	TEST COND	HIONS	MIN	TYP [†]	MAX	MIN	TYP [†]	MAX	UNIT
VIK		$V_{CC1} = 4.5 \text{ V},$	I _I = -18 mA			-1.2			- 1.2	V
		$V_{CC1} = 4.5 \text{ V to } 5.5 \text{ V},$	$I_{OH} = -0.4 \text{ mA}$	Vcc-	2		Vcc-	2		
∨он		V _{CC1} = 4.5 V,	I _{OH} = −1 mA	2.4	3.4					\ \
ļ		V _{CC1} = 4.5 V,	1 _{OH} = −2.6 mA				2.4			1
	All outputs	V _{CC1} = 4.5 V,	IOI = 8 mA			0.5			0.5	
VOL	except Y13-Y0	VCC1 = 4.5 V,	10F = 9 HIM	<u> </u>		0.5	ł		0.5	V
	Y13-Y0	$V_{CC1} = 4.5 \text{ V},$	I _{OL} = 12 mA			0.5			0.5	
1.	Inputs	V _{CC1} = 5.5 V,	V _I = 7 V			0.1			0.1	mA
ł	I/O ports	V _{CC1} = 5.5 V,	$V_{I} = 5.5 V$			0.1			0.1	IIIA
lus	Inputs	V	V _I = 2.7 V			20			20	
ΊΗ	I/O ports [‡]	V _{CC1} = 5.5 V,	V = 2.7 V			40			40	μΑ
l _{iL} ‡		$V_{CC1} = 5.5 V$,	$V_I = 0.4 V$			-0.4			-0.4	mA
IO§		$V_{CC1} = 5.5 \text{ V},$	$V_0 = 2.25 \text{ V}$	- 30		-112	- 30		- 112	mA
ICC1		V _{CC1} = 5.5 V				185			178	mA
ICC2		V _{CC2} = 2.1 V				420			400	mA

[†]All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 ^{\circ}\text{C}$.

[‡]For I/O ports, the parameters I_{IH} and I_{IL} include output current I_{OZL} and I_{OZL}, respectively.

[§]The output conditions have been chosen to produce a current that closely approximates one-half of the true short-circuit current, los.

SN54AS890 maximum switching characteristics: $V_{CC1} = 4.5 \text{ V}$ to 5.5 V, $V_{CC2} = 1.9 \text{ V}$ to 2.1 V, $T_C = 55\,^{\circ}\text{C}$ to $125\,^{\circ}\text{C}$ (see Note 2)

DADAMETED	FROM		TC	(OUTPL	JT)		
PARAMETER	(INPUT)	Y	ZERO	DRA	DRB	STKWRN	UNIT
	CC	32					
	СК	32		30	30	30	
	CK	53 [†]	42 [†]				
	DRA13-DRA0	16					l
	DRB13-DRB0	16					l
	MUX2-MUX0	36					ns
^t pd	RC2-RC0	. 32	14				1
	S2-S0	32					
	B2-B0	22					Ī
	OSEL			24			1
	YOE	16					
t _{en}	RAOE			16			ns .
	RBOE				16		
	YOE	16					
^t dis	RAOE			16			ns
	RBOE				16		

[†] Decrementing Register/Counter A or B and sensing a zero.

NOTE 2: Load circuit and voltage waveforms are shown in Section 1

SN54AS890 setup and hold times

PARAMETER	FROM	TO (DESTINATION)	MIN	MAX	UNIT
	, CC	Stack	10		
	DRA13-DRA0	RCA, INT RT	5		1
•	DRB13-DRB0	RCB, INT RT	. 5		1
	INC	MPC	10		1
	ĪNT	Stack	10		1
8		Stack	16		1
t _{su}	RC2-RC0	RCA, RCB	10		
		INT RT	14		ns
	S2-S0	Stack	10		1
	52-50	, INT RT	10		1
	MUX2-MUX0	INT RT	14		1
	B3-B0	INT RT	14		Ī
	Y13-Y0	MPC	12]
th	Any Input	Any Destination	2		1

SN54AS890 minimum clock requirements (see Note 3)

	PARAMETER	MIN	MAX	UNIT
twL(CK)	Pulse duration, clock low	10		
twH(CK)	Pulse duration, clock high	20		ns
+	Clock cycle time	55 [†]] "5
t _c (CK)	Clock cycle time	45		

[†]Decrementing Register/Counter A or B and sensing a zero.

NOTE 3: The total clock period of clock high and clock low must not be less than clock cycle time. The minimum pulse durations specified are only for clock high or clock low, but not for both simultaneously.



SN74AS890 maximum switching characteristics: $V_{CC1} = 4.5 \text{ V}$ to 5.5 V, $V_{CC2} = 1.9 \text{ V}$ to 2.1 V, $T_A = 0 \, ^{\circ}\text{C}$ to $70 \, ^{\circ}\text{C}$ (see Note 2)

DADAMETER	FROM		TC	OUTPL	JT)		UNIT
PARAMETER	(INPUT)		ZERO	DRA	DRB	STKWRN	UNIT
	CC	29					
	CK	29		29	29	29]
	CK F		39 [†]				
	DRA13-DRA0	15					1
	DRB13-DRB0	15					1
	MUX2-MUX0	35					ns
t _{pd} -	RC2-RC0	30	13	***************************************			
	S2-S0	28					
	B2-B0	20					1
	OSEL			18			1
	YOE	15					
t _{en}	RAOE			15			ns
	RBOE				15		
	YOE	16]
^t dis	RAOE			16			ns
tal.	RBOE				16		

 $^{^\}dagger$ Decrementing Register/Counter A or B and sensing a zero.

NOTE 2: Load circuit and voltage waveforms are shown in Section 1.

SN74AS890 setup and hold times

PARAMETER	FROM	TO (DESTINATION)	MIN	MAX	UNIT
	CC	Stack	10		
	DRA13-DRA0	RCA, INT RT	5		
•	DRB13-DRB0	RCB, INT RT	5		1
	INC	MPC	10		1
	ĪNT	Stack	10		
		Stack	14		1
t _{su}	RC2-RC0	RCA, RCB	10		
		INT RT	12		ns
	S2-S0	Any Destination	10		
	MUX2-MUX0	INT RT	12		1
	B3-B0	INT RT	14		1
	Y13-Y0	MPC	10		1
th	Any Input	Any Destination	2		

SN74AS890 minimum clock requirements (see Note 3)

	PARAMETER	MIN	MAX	UNIT
twL(CK)	Pulse duration, clock low	10		
twH(CK)	Pulse duration, clock high	20		ns
t _{c(CK)}	Challanda Airea	50 [†]		113
	Clock cycle time	36		

[†]Decrementing Register/Counter A or B and sensing a zero.

NOTE 3: The total clock period of clock high and clock low must not be less than clock cycle time. The minimum pulse durations specified are only for clock high or clock low, but not for both simultaneously.

SN74AS890-1 maximum switching characteristics: $V_{CC1} = 4.5$ V to 5.5 V, $V_{CC2} = 1.9$ V to 2.1 V, $T_A = 0$ °C (see Note 2)

DADAMETED	FROM		TC	(OUTPL	JT)		LINUT
PARAMETER	(INPUT)	Y	ZERO	DRA	DRB	STKWRN	UNIT
	CC	25					
	CIV	25		25	25	25	1
	СК	42†	34 [†]]
	DRA13-DRA0	14					1
	DRB13-DRB0	14					1
	MUX2-MUX0	. 31					ns
^t pd	RC2-RC0	26	12				
Γ	S2-S0	25					
	B2-B0	19					1
	OSEL			17			1
	YOE	15					
t _{en}	RAOE			15			ns
	RBOE				15		
	YOE	16]
t _{dis}	RAOE			16			ns
	RBOE				16]

[†] Decrementing Register/Counter A or B and sensing a zero.

NOTE 2: Load circuit and voltage waveforms are shown in Section 1.

SN74AS890-1 setup and hold times

PARAMETER	FROM	TO (DESTINATION)	MIN	MAX	UNIT
	CC	Stack	10		
	DRA13-DRA0	RCA, INT RT	5		
	DRB13-DRB0	RCB, INT RT	5		i .
	INC	MPC	10		
	INT	Stack	10		
		Stack	14		1
t _{su}	RC2-RC0	RCA, RCB	10		
		INT RT	12		ns
	. S2-S0	Any Destination	10		1
	MUX2-MUX0	INT RT	12		I
	B3-B0	INT RT	14		1
	Y13-Y0	MPC	10		l
th	Any Input	Any Destination	2		1

SN74AS890-1 minimum clock requirements (see Note 3)

	PARAMETER	MIN	MAX	UNIT
twL(CK)	Pulse duration, clock low	10		
twH(CK)	Pulse duration, clock high	20]
	Cleater and the control of the contr	42 [†]		ns
t _c (CK)	Clock cycle time	34		1

[†]Decrementing Register/Counter A or B and sensing a zero.

NOTE 3: The total clock period of clock high and clock low must not be less than clock cycle time. The minimum pulse durations specified are only for clock high or clock low, but not for both simultaneously.



SN54AS895, SN74AS895 R RIT MEMORY ADDRESS GENERATORS

NOVEMBER 1985-REVISED APRIL 1986

- STL-AS Technology
- Parallel 8-Bit ALU with Expansion Inputs and Outputs
- 13 Arithmetic and Logic Functions
- 8 Conditional Shifts (Single and Double Length)
- 9 Instructions that Manipulate Bytes
- 4 Instructions that Manipulate Bits
- Add and Subtract Immediate Instructions
- Absolute Value Instruction
- Signed Magnitude to/from Two's Complement Conversion
- Single- and Double-Length Normalize
- Select Functions
- Signed and Unsigned Divides with Overflow Detection; Input does not Need to be Prescaled
- Signed, Mixed, and Unsigned Multiplies
- Three-Operand, 16-Word Register File
- Full Carry Look Ahead Support

- Sign, Carry Out, Overflow, and Zero-Detect Status Capabilities
- Excess-3 BCD Arithmetic
- MQ Register is Externally Available through the DB Port
- Internal Shift Multiplexers that Eliminate the Need for External Shift Control Parts
- ALU Bypass Path to Increase Speeds of Multiply, Divide, and Normalize Instructions and to Provide New Instructions such as Bit Set, Bit Reset, Bit Test, Byte Subtract, Byte Add, and Byte Logical
- 3-Operand Register Files to Allow an Operation and a Move Instruction to be Combined
- Byte Select Controlled by External 3-State Buffers that may be Eliminated if Bit and Byte Manipulation are not Needed
- Bit and Byte Masks that are Shared with Register Address Fields to Minimize Control Store Word Width
- 3 Data Input/Output Paths to Maximize Data Throughput

description


These 8-bit Advanced Schottky TTL integrated circuits are designed to implement high performance digital computers or controllers. An architecture and instruction set has been chosen that supports a fast system clock, a narrow micro-code word width, and a high system throughput. The powerful instruction set allows high-speed system architecture to be implemented and also allows an existing system's performance to be upgraded while protecting software investments. These processors are designed to be cascadable to any word width 16 bits or greater.

The only difference between the 'AS888 Bit-Slice Processor and the 'AS895 Memory Address Generators is the function of the DB port. The 'AS888 DB port outputs the register file. The 'AS895 DB port can be used to read the MQ`register result during the same clock cycle that the ALU result is available at the Y port.


The SN54AS895 is characterized for operation over the full military temperature range of -55 °C to 125 °C. The SN74AS895 and SN74AS895-1 are characterized for operation from 0°C to 70°C.

Package options include both plastic and ceramic chip carriers in addition to a 68-pin grid array ceramic package.





SN54AS895 . . . FK PACKAGE SN74AS895 . . . FN PACKAGE (TOP VIEW)



GB PACKAGE PIN ASSIGNMENTS

PIN	NAME	PIN	NAME	PIN	NAME	PIN	NAME
A-2	Cn	B-9	ŌĒŸ	F-10	Y3	K-4	C2
A-3	<u>5100</u>	B-10	YO	F-11	DB2	K-5	AO
A-4	0100	B-11	Y1	G-1	DA2	K-6	А3
A-5	0107	C-1	15	G-2	DAO	K-7	WE
A-6	C_{n+8}	C-2	V _{CC2}	G-10	DB0	K-8	DB7
A-7	\overline{G}/N	C-10	Y4	G-11	DB3	K-9	OEB
A-8	P/OVR	C-11	Y6	H-1	DA3	K-10	EBO
A-9	ZERO	D-1	16	H-2	DA1	K-11	EB1
A-10	PPP.	D-2	V _{CC1}	H-10	DB6	L-2	CK
B-1	12	D-10	Y5	H-11	DB4	L-3	C1
B-2	13	D-11	Y7	J-1	DA4	L-4	C3
B-3	11	E-1	17	J-2	DA5	L-5	Α1
B-4	10	E-2	OEA	J-10	SELY	L-6	A2
B-5	14	E-10	Y2	J-11	DB5	L-7	В3
B-6	SI07	E-11	DB1	K-1	DA6	L-8	B2
B-7	SSF	F-1	ĒĀ	K-2	DA7	L-9	В1
B-8		F-2	GND	K-3	CO	L-10	BO.


SN54AS895, SN74AS895 8-BIT MEMORY ADDRESS GENERATORS

PIN GRID	CHIP	11000	1/0	DECORPTION
ARRAY	CARRIER	NAME	I/O	DESCRIPTION
A-10	28	PPP	1	Package position pin. Tri-level input used to define package significance during
				instruction execution. Leave open for intermediate positions, tie to V _{CC} for most
		005	1/0	significant package, and tie to GND for least significant package.
B-7	29	SSF	I/O	Special shift function. Used to transfer required information between packages during
A-9	30	ZERO	1/0	special instruction execution. Device zero detection, open collector. Input during certain special instructions.
A-8	31	P/OVR	0	ALU propagate/instruction overflow for most significant package, low active.
A-7	32	G/N	0	ALU generate/negative result for most significant package, low active.
A-6	33	C _{n+8}	0	ALU ripple carry output.
B-6	34	SIO7	1/0	ALO hppie carry output.
A-5	35	0107	1/0	
A-4	36	0100	1/0	Bidirectional shift pin, low active.
A-3	37	SI00	1/0	
A-2	38	Cn		ALU carry input.
B-4	39	10		
B-3	40	11		
B-1	41	12		
B-2	42	13	ı	
B-5	43	14	1	Instruction input.
C-1	44	15	1	
D-1	45	16	1	
E-1	46	17	ı	
C-2	47	V _{CC2}		Low voltage power supply (2 V).
D-2	48	V _{CC1}		I/O interface supply voltage (5 V).
E-2	49	ŌĒĀ	1	DA bus enable, low active.
F-1	50	ĒĀ	- 1	ALU input operand select. High state selects external DA bus and low state selects
				register file.
F-2	51	GND		Ground pin.
G-2	52	DAO	1/0	
H-2	53	DA1	1/0	
G-1	54	DA2	1/0	
H-1	55	DA3	1/0	A port data bus. Outputs register file data ($\overline{EA} = 0$) or inputs external data ($\overline{EA} = 1$).
J-1 J-2	56 57	DA4 DA5	1/0	
J-2 K-1	58	DA5 DA6	1/0	
K-2	59	DA6	1/0	
L-2	60	CK	1/0	Clocks all synchronous registers on positive edge.
K-3	61	CO	i i	The same same same same same same same sam
L-3	62	C1	1	
K-4	63	C2	1	Register file write address select.
L-4	64	С3	ı	
K-5	65	A0	1	
L-5	66	A1	1	Register file A port read address select.
L-6	67	A2	1	negister nie A port lead address select.
K-6	68	А3	<u> </u>	



ſ	PIN GRID	CHIP	NAME	I/O	DESCRIPTION
+	ARRAY K-7	CARRIER 1	WE		Register file (RF) write enable. Data is written into RF when $\overline{\text{WE}}$ is low and a low-to-high
1	K-7	1	VVE	' '	clock transition occurs. RF write is inhibited when WE is low and a low-to-night
-	L-7	2	В3		clock transition occurs. He write is innibited when we is high.
		_			•
	L-8	3	B2		Register file B port read address select. (0 = LSB).
	L-9 L-10	4 5	B1 B0	;	
ŀ	K-10	6	EB0		ALU input operand select. EBO and EB1 selects the source of data that the S
	K-10	7	EB1	;	multiplexer provides for the S bus. Independent control of the DB bus and data path
	K-11	,	L	١.	selection allow the user to isolate the DB bus while the ALU continues to process data.
+	K-9	8	ŌĒB		DB bus enable, low active.
-	K-8	9	DB7	1/0	DB bus eriable, low active.
-	H-10	10	DB6	1/0	
	J-11	11	DB5	1/0	
	H-11	12	DB3	1/0	B port data bus. Outputs MQ register data ($\overline{OEB} = 0$) or used to input external data
	G-11	13	DB3	1/0	(OEB = 1), (0 = LSB).
1	F-11	14	DB3	1/0	(OEB = 1), (O = L3B).
1	E-11	15	DB1	1/0	
Н	G-10	16	DBO	1/0	
1	J-10	17	SELY	1/0	Y bus select, high active.
ŀ	D-11	18	Y7	1/0	i bus select, ingli active.
	C-11	19	Y6	1/0	
Ì	D-10	20	Y5	1/0	
١	C-10	21	Y4	1/0	Y port data bus. Outputs instruction results (OEY = 0) or used to put external data into
1	F-10	22	Y3	1/0	register file (OEY = 1).
- [E-10	23	Y2	1/0	
-	B-11	24	Y1	1/0	
-	B-10	25	YO	1/0	
t	B-9	26	ŌĒŸ	ī	Y bus output enable, low active.
t	F-2	27	GNĎ		Ground pin

functional block diagram



architectural elements

3-port register file

Working registers consist of 128 storage elements organized into sixteen 8-bit words. These storage elements appear to the user as 16 positive edge-triggered registers. The three port addresses, one write (C) and two reads (A and B), are completely independent of each other to implement a 3-operand register file. Data is written into the register file when $\overline{\text{WE}}$ is low and a low-to-high clock transition occurs. The ADD and SUBTRACT immediate instructions require only one source operand. The B address is used as the source address, and the bits of the A address are used to provide a constant field. The SET, RESET, and TEST BIT instructions use the B addressed register as both the source and destination register while the A and C addresses are used as masks. These instructions are explained in more detail in the instruction section.

S multiplexer

The S multiplexer selects the ALU operand, as follows:

EB1	EB0	S bus
Low	Low	RF data
Low	High	MQ data
High	Low	DB data
Hiah	Hiah	MQ data

DB port

The 8-bit bidirectional DB port inputs external data to the ALU or outputs the MQ register. If $\overline{\text{OEB}}$ is low, the DB bus is active; if $\overline{\text{OEB}}$ is high, the DB bus is in the high impedance state. Notice that the DB port may be isolated at the same time that MQ register data is passed to the ALU.

R multiplexer

The R multiplexer selects the other operand of the ALU. Except for those instructions that require constants or masks, the R bus will contain DA if \overline{EA} is high or the RF data pointed to by A if \overline{EA} is low.

DA port

The 8-bit bidirectional DA port inputs external data to the ALU or outputs the register file. If $\overline{\text{OEA}}$ is low, the DA bus is active; if $\overline{\text{OEA}}$ is high, the DA bus is in the high-impedance state. Notice that the DA bus may be isolated while register file data is passed to the ALU.

ALU

The shift instructions are summarized in Table 4 and illustrated in Figure 2. The ALU can perform seven arithmetic and six logical instructions on two 8-bit operands. It also supports multiplication, division, normalization, bit set, reset, test, byte operations, and excess-3 BCD arithmetic. These source operands are the outputs of the S and R multiplexers.

ALU and MQ shifters

ALU and MQ shifters perform all of the shift, multiply, divide, and normalize functions. Table 4 shows the value of the $\overline{SIO7}$ and $\overline{QIO7}$ pins of the most significant package. The standard shifts may be made into conditional shifts and the serial data may be input or output with the aid of two three-state gates. These capabilities are discussed further in the arithmetic and logic section.



MQ register

The multiplier-quotient (MQ) register has specific functions in multiplication, division, and normalization. This register may also be used as a temporary storage register. The MQ register may be loaded if the instruction code on pins I7-I0 is E1-E7 or E9-EE (See Table 1).

Y bus

The Y bus contains the output of the ALU shifter if OEY is low and is a high impedance input if OEY is high. SELY must be low to pass the internal ALU shift bus and must be high to pass the external Y bus to the register file.

status

Four status pins are available on the most significant package, overflow (OVR), sign (N), carry out (Cn + 8), and zero (ZERO). The Cn + g line signifies the ALU result while OVR, ZERO, and N refer the status after the ALU shift has occurred. Notice that the ZERO pin cannot be used to detect whether an input placed on a high impedance Y bus is zero.

divide BCD flip-flops

The multiply-divide flip-flops contain the status of the previous multiply or divide instruction. They are affected by the following instructions:

DIVIDE REMAINDER FIX SIGNED DIVIDE QUOTIENT FIX SIGNED MULTIPLY SIGNED MULTIPLY TERMINATE SIGNED DIVIDE INITIALIZE SIGNED DIVIDE START

SIGNED DIVIDE ITERATE UNSIGNED DIVIDE START UNSIGNED DIVIDE ITERATE UNSIGNED MULTIPLY SIGNED DIVIDE TERMINATE UNSIGNED DIVIDE TERMINATE

The excess-3 BCD flip-flops are affected by all instructions except NOP. The clear function clears these flip-flops. They preserve the carry from each nibble (4-bits) in excess-3/BCD operations.

package position pin (PPP)

The position of the processor in the system is defined by the voltage level applied to the package position pin (PPP). Intermediate positions are selected by leaving the pin open. Tying the pin to VCC makes the processor the most significant package and tying the pin to GND makes the processor the least significant package.

special shift function (SSF) pin

Conditional shifting algorithms may be implemented via control of the SSF pin. The applied voltage to this pin may be set as a function of a potential overflow condition (the two most significant bits are not equal) or any other condition (see Group 1 instructions).

instruction set

The 'AS895 bit-slice processor uses bits I7-I0 as instruction inputs. A combination of bits I3-I0 (Group 1 instructions) and bits 17-14 (Group 2-5 instructions) are used to develop the 8-bit op code for a specific instruction. Group 1 and Group 2 instructions can be combined to perform arithmetic or logical functions plus a shift function in one instruction cycle. A summary of the instruction set is given in Table 1.

TABLE 1. INSTRUCTION SET

GROUP 1 INSTRUCTIONS

INSTRUCTION BITS (I3-I0)					
HEX CODE	MNEMONIC	FUNCTION			
		Accesses Group 4 instructions			
0	400	'			
1	ADD	R+S+C _n			
2	SUBR	R+S+Cn			
3	SUBS	$R + \overline{S} + C_n$			
4	INCS	$S + C_n$			
5	INCNS	₹+C _n			
6	INCR	R+C _n			
7	INCNR	R̄+C _n			
8	44	Accesses Group 3 instructions			
9	XOR	R XOR S			
A	AND	R AND S			
В	OR	RORS			
С	NAND	R NAND S			
D	NOR	RNORS			
E	ANDNR	R AND S			
F		Accesses Group 5 instructions			
	GROUP 2 INSTRUCTIONS				
INSTRUCTION BITS (17-14)	MNEMONIC	FUNCTION			
HEX CODE	MINEMONIC				
. 0	SRA	Arithmetic Right Single			
1	SRAD	Arithmetic Right Double			
2	SRL	Logical Right Single			
3	SRLD	Logical Right Double			
4	SLA	Arithmetic Left Single			
5	SLAD	Arithmetic Left Double			
6	SLC	Circular Left Single			
7	SLCD	Circular Left Double			
8	SRC	Circular Right Single			
9	SRCD	Circular Right Double			
А	MQSRA	Pass (F→Y) and Arithmetic Right MQ			
B	MQSRL	Pass (F→Y) and Logical Right MQ			
С	MQSLL	Pass (F→Y) and Logical Left MQ			
D	MQSLC	Pass (F→Y) and Circular Left MQ			
E	LOADMQ	Pass (F→Y) and Load MQ (F = MQ)			
F	PASS	Pass (F→Y)			

TABLE 1. INSTRUCTION SET (Continued)

GROUP 3 INSTRUCTIONS

INSTRUCTION BITS (17-10) HEX CODE	MNEMONIC	FUNCTION
08	SET1	Set Bit
18	SET0	Reset Bit
28	TB1	Test Bit (One)
38	TBO	Test Bit (Zero)
48	ABS	Absolute Value
58	SMTC	Sign Magnitude/Two's Complement
68	ADDI	Add Immediate
78	SUBI	Subtract Immediate
88	BADD	Byte Add R to S
98	BSUBS	Byte Subtract S from R
A8	BSUBR	Byte Subtract R from S
B8	BINCS	Byte Increment S
C8	BINCNS	Byte Increment Negative S
D8	BXOR	Byte XOR R and S
E8	BAND	Byte AND R and S
F8	BOR	Byte OR R and S

GROUP 4 INSTRUCTIONS

uncer 4 mentionnes					
INSTRUCTION BITS (17-10) HEX CODE	MNEMONIC	FUNCTION			
00		Reserved			
10	SEL	Select S/R			
20	SNORM	Single Length Normalize			
30	DNORM	Double Length Normalize			
40	DIVRF	Divide Remainder Fix			
50	SDIVQF	Signed Divide Quotient Fix			
60	SMULI	Signed Multiply Iterate			
70	SMULT	Signed Multiply Terminate			
80	SDIVIN	Signed Divide Initialize			
90	SDIVIS	Signed Divide Start			
AO	SDIVI	Signed Divide Iterate			
во	UDIVIS	Unsigned Divide Start			
со	UDIVI	Unsigned Divide Iterate			
DO	UMULI	Unsigned Multiply Iterate			
EO	SDIVIT	Signed Divide Terminate			
F0	UDIVIT	Unsigned Divide Terminate			

TABLE 1. INSTRUCTION SET (Concluded)

GROUP 5 INSTRUCTIONS

INSTRUCTION BITS (17-10)	MNEMONIC	FUNCTION		
HEX CODE	MINEMONIC	renement		
OF	CLR	Clear		
1F	CLR	Clear		
2F	CLR	Clear		
3F	CLR	Clear		
4F	CLR	Clear		
5F	CLR	Clear		
6F	CLR	Clear		
7F	BCDBIN	BCD to Binary		
8F	EX3BC	Excess-3 Byte Correction		
9F	EX3C	Excess-3 Word Correction		
AF	SDIVO	Signed Divide Overflow Check		
BF	CLR	Clear		
CF	CLR	Clear		
DF	BINEX3	Binary to Excess-3		
EF	CLR	Clear		
FF	NOP	No Operation		

group 1 instructions

TABLE 2. GROUP 1 INSTRUCTIONS

INSTRUCTION BITS (I3-I0) HEX CODE	MNEMONIC	FUNCTION
. 0		Accesses Group 4 instructions
1	ADD	$R+S+C_n$
2	SUBR	$\overline{R} + S + C_n$
3	SUBS	$R + \overline{S} + C_n$
4	INCS	S+C _n
5	INCNS	₹+C _n
6	INCR	R+C _n
7	INCNR	R+C _n
8		Accesses Group 3 instructions
9	XOR	,R XOR S
A	AND	R AND S
В	OR	RORS
C	NAND	R NAND S
D	NOR	RNORS
E	ANDNR	R AND S
F		Accesses Group 5 instructions

Group 1 instructions (excluding hex codes 0, 8, and F), shown in Table 2, may be used in conjunction with Group 2 shift instructions to perform arithmetic or logical functions plus a shift function in one instruction cycle (hex codes 0, 8, and F are used to access Group 4, 3, and 5 instructions, respectively). Each shift may be made into a conditional shift by forcing the special shift function (SSF) pin into the proper state. If the SSF pin is high or floating, the shifted ALU output will be sent to the output buffers. If the SSF pin is pulled low externally, the ALU result will be passed directly to the output buffers. Conditional shifting is useful for scaling inputs in data arrays or in signal processing algorithms.

These instructions set the BCD flip-flop for the excess-3 correct instruction. The status is set with the following results (C_{n+8} is ALU carry out and is independent of shift operation; others are evaluated after shift operation).

Status is set with the following results:

Arithmetic

Ν MSB of result

OVR Signed arithmetic overflow

Carry out equal one Result equal zero

Logic

Ν MSB of result OVR None (force to zero) None (force to zero) C_{n+8} Result equal zero

group 2 instructions

TABLE 3. GROUP 2 INSTRUCTIONS

INSTRUCTION BITS (17-14) HEX CODE	MNEMONIC	FUNCTION	
0	SRA	Arithmetic Right Single	
1	SRAD	Arithmetic Right Double	
2	SRL	Logical Right Single	
3	SRLD	Logical Right Double	
4	SLA	Arithmetic Left Single	
5	SLAD	Arithmetic Left Double -	
6	SLC	Circular Left Single	
7	SLCD	Circular Left Double	
8	SRC	Circular Right Single	
9	SRCD	Circular Right Double	
A	MQSRA	Pass (F→Y) and Arithmetic Right MQ	
В	MQSRL	Pass (F→Y) and Logical Right MQ	
С	MQSLL	Pass (F→Y) and Logical Left MQ	
D	MQSLC	Pass (F→Y) and Circular Left MQ	
Е	LOADMQ	Pass (F→Y) and Load MQ (F=MQ)	
F	PASS	Pass (F→Y)	

[†]Double-precision shifts involve both the ALU and MQ register.

The processor's shift instructions are implemented by a combination of Group 2 instructions (Table 3) and certain wired connections on the packages used. The following external connections are required. On intermediate packages:

SIO7 is connected to SIO0 of the next most significant package QIO7 is connected to QIO0 of the next most significant package

SIOO is connected to SIO7 of the next least significant package

QIOO is connected to QIO7 of the next least significant package

On the two end packages:

SIO7 on the most significant package is connected to SIO0 of the least significant package QIO7 on the most significant package is connected to QIO0 of the least significant package

The connections are the same on all instructions including multiply, divide, and normalization functions.

Single- and double-precision shifts are supported. Double-precision shifts assume the most significant half has come through the ALU and will be placed (if WE is low) into the register file on the rising edge of the clock and the least significant half lies in the MQ register. All Group 2 shifts may be made conditional (see previous page).

The following definitions apply to Group 2 shift instructions:

Arithmetic right shifts copy the sign of the number if no overflow occurs from the ALU calculation; if overflow occurs, the sign bit is inverted.

Arithmetic left shifts do not retain the sign of the number if an overflow occurs. A zero is filled into the LSB if not forced externally.

Logical right shifts fill a zero in the MSB position if not forced externally.

Logical left shifts fill a zero in the LSB position if not forced externally.

Circular right shifts fill the LSB in the MSB position.

Circular left shifts fill the MSB in the LSB position.

Shifting left is defined as moving a bit position towards the MSB (doubling).

Shifting right is defined as moving a bit towards the LSB (halving).

Serial input may be performed using the circuitry shown in Figure 1. A single-/or double-precision arithmetic left or logical right shift fills the complement of the data on SIOO and SIOO into the LSB or MSB of the data word(s). Note that if SIOO and SIOO are floating (HI-Z), a zero will be filled as an end condition.

Serial output may be performed with circular instructions.






FIGURE 1. SERIAL I/O

The shift instructions are summarized in Table 4 and illustrated in Figure 2. In Figure 2 and all succeeding figures that illustrate instruction execution, the following definitions apply:

QBT — End fill for signed divide.

 $\mathsf{MQF}\ -\ \mathsf{End}\ \mathsf{fill}\ \mathsf{for}\ \mathsf{unsigned}\ \mathsf{divide}.$

SRF - End fill for signed multiply and the arithmetic right shifts.

TABLE 4. SHIFT INSTRUCTIONS

OP CODE [†]	SHIFT FUNCTION [‡]	SIO7 • SIO0 WIRED VALUE	QIO7 • QIO0 WIRED VALUE
ON	Arithmetic Right Single	ALU-LSB Output	_
1N	Arithmetic Right Double	MQ-LSB Output	ALU-LSB Output
2N	Logical Right Single	Input to ALU-MSB	ALU-LSB Output
3N	Logical Right Double	Input to ALU-MSB	ALU-LSB Output
4N	Arithmetic Left Single	Input to ALU-LSB	ALU-MSB Output
5N	Arithmetic Left Double	Input to MQ-LSB	MQ-MSB Output
6N	Circular Left Single	ALU-MSB Output	
7N	Circular Left Double	ALU-MSB Output	MQ-MSB Output
8N	Circular Right Single	ALU-LSB Output	-
9N	Circular Right Double	MQ-LSB Output	ALU-LSB Output
AN	Arithmetic Right (MQ only)	MQ-LSB Output	MQ-LSB Output
. BN	Logical Right (MQ only)	MQ-LSB Output	Input to MQ-MSB
CN	Logical Left (MQ only)	Input to MQ-LSB	MQ-MSB Output
DN	Circular Left (MQ only)	MQ-MSB Output	MQ-MSB Output

 $^{^{\}dagger}$ Op Code N \neq 0, 8, or F; these select special instruction Groups 4, 3, and 5 respectively. † Shift I/O pins are active low. Therefore, inputs and outputs must be inverted if true logical values are required.

Status is set with the following results:

Arithmetic

N → Result MSB equal one

OVR \rightarrow Signed arithmetic overflow[†] $C_{n+8} \rightarrow$ Carry out equal one

Z → Result equal zero


Logic


N → Result MSB equal one


 $\begin{array}{ccc} \text{OVR} & \rightarrow & \text{Zero} \\ \text{C}_{n+8} & \rightarrow & \text{Zero} \end{array}$


Z → Result equal zero

[†] For the SLA and SLAD instructions, OVR is set if signed arithmetic overflow or if the ALU result MSB XOR MSB-1 equals one.














LSI Devices







group 3 instructions

Hex code 8 of Group 1 instructions is used to access Group 3 instructions. Group 3 instructions are summarized in Table 5.

TABLE 5. GROUP 3 INSTRUCTIONS

INSTRUCTION BITS (17-10) OP CODE (HEX)	MNEMONIC	FUNCTION
08	SET1	Set Bit
18	SET0	Reset Bit
28	TB1	Test Bit (One)
38	TBO	Test Bit (Zero)
48	ABS	Absolute Value
58	SMTC	Sign Magnitude/Two's Complement
68	ADDI	Add Immediate
78	SUBI	Subtract Immediate
88	BADD	Byte Add R to S
98	BSUBS	Byte Subtract S from R
A8	BSUBR	Byte Subtract R from S
В8	BINCS	Byte Increment S
C8	BINCNS	Byte Increment Negative S
D8	BXOR	Byte XOR R and S
E8	BAND	Byte AND R and S
F8	BOR	Byte OR R and S

set bit instruction (set1): I7-I0 = 0816

This instruction (Figure 3) is used to force selected bits of a desired byte(s) to one. The desired bits are specified by an 8-bit mask (C3-C0)::(A3-A0) † consisting of register file address ports that are not required to support this instruction. All bits in the selected byte(s) that are in the same bit positions as ones in the mask are forced to a logical one. The B3-B0 address field is used for both source and destination of this instruction. The desired byte is specified by forcing $\overline{S100}$ to a low value. Nonselected packages pass the byte through unaltered. The S bus is the source word for this instruction. The status set by the set bit instruction is as follows:

 $\begin{array}{cccc} \dot{N} & \rightarrow & \text{None (force to zero)} \\ \text{OVR} & \rightarrow & \text{None (force to zero)} \\ \text{C}_{n+8} & \rightarrow & \text{None (force to zero)} \\ \text{Z} & \rightarrow & \text{Result equal zero} \end{array}$

[†] The symbol '::' is concatenation operator




FIGURE 3. SET BIT (OR RESET BIT)

NOTES: 1. Force \overline{SIOO} = low to select byte.

2. Bit mast (C3-C0)::(A3-A0) will set desired bits to one.

reset bit instruction (set0): 17-10 = 1816

This instruction (Figure 3) is used to force selected bits of a desired byte(s) to zero. The desired bits are specified by an 8-bit mask (C3-C0)::(A3-A0) consisting of register file address ports that are not required to support this instruction. All bits in the selected byte(s) that are in the same bit positions as ones in the mask are reset. The B3-B0 address field is used for both source and destination of this instruction.

The desired byte is specified by forcing $\overline{S100}$ to a low value. Nonselected packages pass the byte through unaltered. The S bus is the source word for this instruction. The status set by the reset bit instruction is as follows:

 $\begin{array}{cccc} N & \rightarrow & \text{None (force to zero)} \\ \text{OVR} & \rightarrow & \text{None (force to zero)} \\ \text{C}_{n+8} & \rightarrow & \text{None (force to zero)} \\ \text{Z} & \rightarrow & \text{Result equal zero} \end{array}$

test bit (one) instruction (TB1): 17-10 = 2816

This instruction (Figure 4) is used to test selected bits of a desired byte(s). Bits to be tested are specified by an 8-bit mask (C3-C0)::(A3-A0) consisting of register file address ports that are not required to support this instruction. Write Enable (\overline{WE}) is internally disabled during this instruction. The desired byte is specified by forcing \overline{SIOO} to a low value. The test will pass if the selected byte has ones at all bit locations specified by the ones of the mask (Figure 5). The S bus is the source word for this instruction. The status set by the test bit (one) instruction is as follows:

 $\begin{array}{cccc} N & \rightarrow & \text{None (force to zero)} \\ \text{OVR} & \rightarrow & \text{None (force to zero)} \\ \text{C}_{n+8} & \rightarrow & \text{None (force to zero)} \\ \text{Z} & \rightarrow & \text{Pass} \end{array}$




FIGURE 4. TEST BIT

NOTES: 1. Force \overline{SIOO} = low to select byte.

- 2. Bit mask (C3-C0)::(A3-A0) will define bits for testing.
- 3. Pass/fail is indicated on Z output.



test bit (zero) instruction (TBO): 17-10 = 3816

This instruction (Figure 4) is used to test selected bits of a desired byte(s). Bits to be tested are specified by an 8-bit mask (C3-C0)::(A3-A0) consisting of register file address ports that are not required to support this instruction. Write Enable (\overline{WE}) is internally disabled during this instruction. The desired byte is specified by forcing $\overline{S100}$ to a low value. The test will pass if the selected byte has zeros at all bit locations specified by the ones of the mask (Figure 6). The S bus is the source word for this instruction. The status set by the test bit (zero) instruction is as follows:




FIGURE 5. TEST BIT ONE EXAMPLES




FIGURE 6. TEST BIT ZERO EXAMPLES

absolute value instruction (ABS): 17-10 = 4816

This instruction is used to convert two's complement numbers to their positive value. The operand placed on the S bus is the source for this instruction. The MSP will test the sign of the S bus and force the SSF pin to the proper value. All other packages use the SSF pin as input to determine instruction execution. The status set by the absolute value instruction is as follows:

sign magnitude/two's complement instruction (SMTC): 17-10 = 5816

This instruction allows conversion from two's complement representation to sign magnitude representation, or vice-versa, in one clock cycle. The operand placed on the S bus is the source for this instruction.

When a negative zero (8000 hex) is converted, the result is 0000 with an overflow. If the input is in two's complement notation, the overflow indicates an illegal conversion. The status set by the sign magnitude/two's complement instruction is as follows:



add immediate instruction (ADDI): 17-10 = 6816

This instruction is used to add a specified constant value to the operand placed on the S bus. The constant will be between the values of 0 and 15. The constant value is specified by the unused register file address (A port) not required to support this instruction. Forcing the carry input will add an additional one to the result. The status set by the add immediate instruction is as follows:

Ν Result MSB equal one OVR Arithmetic signed overflow Carry out equal one C_{n+8} Result equal zero

subtract immediate instruction (SUBI): 17-10 = 7816

This instruction is used to subtract a specified constant value from the operand placed on the S bus. The constant value is specified by the unused register file address (A port) that is not required to support this instruction. The constant applied is the least significant four bits of a two's complement number. The device sign extends the constant over the entire word length. The status set by the subtract immediate instruction is as follows:

Result MSB equal one OVR Arithmetic signed overflow Carry out equal one Result equal zero

byte instructions

There are eight byte instructions in Group 3. These instructions modify selected bytes of the operand on the S bus. A byte is selected by forcing \overline{SIOO} to a low value (same as SET1, SET0, TB1, and TB0 instructions). Multiple bytes may be selected only if they are adjacent to one another.

NOTE: At least one byte must be nonselected during these instructions.

The nonselected bytes are passed through unaltered. Byte status is forced through the most significant package except for the sign of the result (N), which is forced to zero (low). The status set by the byte instructions is as follows:

(Most Significant Package)

N None (force to zero) OVR Byte signed overflow C_{n+8} Byte carry out equal one Byte result equal to zero

(Selected BYTES-other than MSP)

G Normal generate Normal propagate Normal carry out Result equal to zero

(Nonselected BYTES—other than MSP)

G No generate (force to one) Ρ Propagate (force to zero) C_n

None (force to one)



group 4 instructions

Hex code 0 of Group 1 instructions is used to access Group 4 instructions. Group 4 instructions are summarized in Table 6.

TABLE 6. GROUP 4 INSTRUCTIONS

INSTRUCTION BITS (17-10) OP CODE (HEX)	MNEMONIC	FUNCTION	
00		Reserved	
10	SEL	Select S/R	
20	SNORM	Single Length Normalize	
30	DNORM	Double Length Normalize	
40	DIVRF	Divide Remainder Fix	
50	SDIVQF	Signed Divide Quotient Fix	
60	SMULI	Signed Multiply Iterate	
70	SMULT	Signed Multiply Terminate	
80	SDIVIN	Signed Divide Initialize	
90	SDIVIS	Signed Divide Start	
A0	SDIVI	Signed Divide Iterate	
во	UDIVIS	Unsigned Divide Start	
со	UDIVI	Unsigned Divide Iterate	
DO	UMULI	Unsigned Multiply Iterate	
EO	SDIVIT	Signed Divide Terminate	
F0	UDIVIT	Unsigned Divide Terminate	

select S/R instruction (SEL): 17-10 = 1016

This instruction is used to pass either the S bus or the R bus to the output depending on the state of the SSF input pin. Normally, the preceding instruction would test the two operands and the resulting status information would be used to force the SSF input pin. SSF = 0 will output the R bus and SSF = 1 will output the S bus. The status set by the select S/R instruction is as follows:

Ν Result MSB equal one OVR None (force to zero) None (force to zero) Result equal zero


single-length normalize instruction (SNORM): 17-10 = 2016

This instruction will cause the contents of the MQ register to shift toward the most significant bit. Zeros are shifted in via the $\overline{\Omega 100}$ input. The number of shifts performed can be counted and stored in one of the register files by forcing a high at the Cn input. When the two most significant bits are of opposite value, normalization is complete. This condition is indicated on the microcycle that completes the normalization at the OVR output.

The chip contains conditional logic that inhibits the shift function (and also inhibits the register file increment) if the number within the MQ register is already normalized at the beginning of the instruction (Figure 7). The status set by the single-length normalize instruction is as follows:

MSB of result N OVR MSB XOR 2nd MSB C_{n+8} Carry out equal one Result equal zero





double-length normalize instruction (DNORM): 17-10 = 3016

This instruction will cause the contents of a double-length word (register file contains the most significant half and the MQ register contains the least significant half) to shift toward the most significant bit. Zeros are shifted in via the $\overline{\text{QIOO}}$ input. When the two most significant bits are of opposite value, normalization is complete. This condition is indicated on the microcycle that completes the normalization at the OVR output.

The chip contains conditional logic which inhibits the shift function if the number is already normalized at the beginning of the instruction (Figure 7). The most significant half of the operand must be placed on the S bus. The status set by the double-length normalize instruction is as follows:

N → MSB of result

OVR \rightarrow MSB XOR 2nd MSB $C_{n+8} \rightarrow$ None (force to zero)

→ Result equal zero

multiply operations

The ALU performs three unique types of N by N multiplies each of which produces a 2N-bit result (Figure 8). All three types of multiplication proceed via the following recursion:

 $P(J+1) = 2[P(J) + Multiplicand \times M (8N-J)]$

where

P(J) = partial product at iteration number J

N = number of 'AS888 packages that are cascaded

P(J+1) = partial product at iteration number J+1

J varies from 0 to 8N [N = 2 for 16×16 multiply]

M (8N-J) = mode bit (unique to multiply type)

2 denotes some type of shift (unique to multiply)


Notice that by proper choice of mode terms and shifting operations, signed, unsigned, and mixed multiplies (signed times unsigned) may be performed.

All multiplies assume that the multiplier is stored in MQ before the operation begins (in the case of mixed multiply, the unsigned number must be the multiplier).

The processor has the following multiply instructions:

- 1. SIGNED MULTIPLY ITERATE (SMULI): 17-10 = 60₁₆
- 2. SIGNED MULTIPLY TERMINATE (SMULT): 17-10 = 7016
- 3. UNSIGNED MULTIPLY ITERATE (UMULI): 17-10 = D0₁₆





The signed multiply iterate (SMULI) instruction performs a signed times signed iteration. This instruction interprets M(8N-J) as the 8N-J bit of the multiplier. The shift is a double-precision right shift one bit. This instruction is repeated 15 times for a 16 imes 16 signed multiply. This instruction will be used 16 consecutive times for a mixed multiplication.

The signed multiply terminate (SMULT) instruction provides correct (negative) weighting of the sign bit of a negative multiplier in signed multiplication. The instruction is identical to signed multiply iterate (SMULI) except that M(8N-J) is interpreted as -1 if the sign bit of the multiplier is 1, and 0 if the sign bit of the multiplier is 0.

The unsigned multiply iterate (UMULI) performs an unsigned multiplication iteration. This instruction interprets M(8N-J) as the 8N-J bit of the multiplier. The shift is a double-precision right shift with the carry out from the P(J) + Multiplicand \times M(8N-J) operation forced into bit 8N of P(J + 1). This instruction is used in unsigned and mixed multiplication.

signed multiplication

Signed multiplication performs an 8N + 2 clock two's complement multiply. The instructions necessary to produce an algebraically correct result proceed in the following manner:

Zero register to be used for accumulator

Load MQ with multiplier

SMULI (repeat 8N-1 times) S port = Accumulator

> R port Multiplicand F port Iteration result

SMULT S port =Accumulator

Multiplicand R port = F port = Product (MSH)

At completion, the accumulator will contain the 8N most significant bits and the MQ contains the 8N least significant bits of the product.

The status for the signed multiply iterate should not be used for any testing (overflow is not set by SMULI). The following status is set for the signed multiply terminate instruction:

N Result MSB equal one

OVR Forced to zero

Carry out equal to one

Double precision result is zero

unsigned multiplication

Unsigned multiplication produces an unsigned times unsigned product in 8N+2 clocks. The instructions necessary to produce an algebraically correct result proceed in the following manner:

Zero register to be used for accumulator

Load MQ with multiplier

UMULI (8N times) S port = Accumulator

R port = Multiplicand

Iteration result (product MSH on final result)



Upon completion, the accumulator will contain the 8N most significant bits and the MQ contains the 8N least significant bits of the product.

The status set by the unsigned multiply iteration is meaningless except on the final execution of the instruction. The status set by the unsigned multiply iteration instruction is as follows:

Result MSB equal one

OVR Forced to zero

 C_{n+8} Carry out equal to one

Double-precision result is zero

mixed multiplication

Mixed multiplication multiplies a signed multiplicand times an unsigned multiplier to produce a signed result in 8N + 2 clocks. The steps are as follows:

Zero register used for accumulator

Load MQ with unsigned multipler

SMULI (8N times) S port = Accumulator

> R port = Multiplicand Iteration result F port =

Upon completion, the accumulator will contain the 8N most significant bits and the MQ will contain the 8N least significant bits of the product.

The following status is set by the last SMULI instruction:

Result MSB equal one

OVR-Forced to zero

Carry out equal to one

Double-precision result is zero

divide operations

The divide uses a nonrestoring technique to perform both signed and unsigned division of a 16N bit integer dividend and an 8N bit integer divisor (Figure 9). It produces an 8N integer quotient and remainder.


The remainder and quotient will be such that the following equation is satisfied:


(Quotient) × (Divisor) + Remainder = Dividend

The processor has the following divide instructions:

- UNSIGNED DIVIDE START (UDIVIS): 17-10 = B016
- 2. UNSIGNED DIVIDE ITERATE (UDIVI): 17-10 = C016
- 3. UNSIGNED DIVIDE TERMINATE (UDIVIT): 17-10 = F016
- 4. SIGNED DIVIDE INITIALIZE (SDIVIN): 17-10 = 8016
- 5. SIGNED DIVIDE OVERFLOW TEST (SDIVO): 17-10 = AF16
- 6. SIGNED DIVIDE START (SDIVIS): 17-10 = 9016
- 7. SIGNED DIVIDE ITERATE (SDIVI): 17-10 = A016
- 8. SIGNED DIVIDE TERMINATE (SDIVIT): 17-10 = E016
- 9. DIVIDE REMAINDER FIX (DIVRF): 17-10 = 4016
- 10. SIGNED DIVIDE QUOTIENT FIX (SDIVQF): 17-10 = 5016







The unsigned divide iterate start (UDIVIS) instruction begins the iterate procedure while testing for overflow. Overflow is reported when the first subtraction of the divisor from the MSH of the dividend produces carry out. The test detects quotient overflow and divide by zero.

The unsigned divide iterate terminate (UDIVIT) instruction completes the iterate procedure generating the last quotient bit.

The signed divide initialize (SDIVIN) instruction prepares for iteration by shifting the dividend and storing the sign of the dividend for use in the following instructions and overflow tests.

The signed divide overflow test (SDIVO) checks for overflow possibilities. This instruction may be deleted from the divide operation if the OVR pin is ignored. If it is removed some overflow conditions will go undetected. WE must be high (writing inhibited) when this instruction is used.

The signed divide iterate start (SDIVIS) instruction calculates the difference between the divisor and MSH of the dividend. Partial detection of overflow is also done during this instruction. Operations with like signs (positive quotient) and division by zero will overflow during this instruction (including zero divisor). Operations with unlike signs are tested for overflow during the signed divide quotient fix instruction (SDIVQF). Partial overflow results are saved and will be used during SDIVQF when overflow is reported.

The signed divide iterate (SDIVI) instruction forms the quotient and remainder through iterative subtract/addshift operations of the divisor and dividend. One quotient bit is generated on each clock.

The signed divide iterate terminate (SDIVIT) instruction completes the iterate procedure, generating the last quotient bit. It also tests for a remainder equal to zero, which determines the action to be taken in the following correction (fix) instructions.

The divide remainder fix (DIVRF) instruction corrects the remainder. If a zero remainder was detected by the previous instructions, the remainder is forced to zero. For nonzero remainder cases where the remainder and dividend have the same sign, the remainder is correct. When the remainder and dividend have unlike signs, a correction add/subtract of the divisor to the remainder is performed.

The signed divide quotient fix (SDIVQF) instruction corrects the quotient if necessary. This correction requires adding one to the incorrect quotient. An incorrect quotient results if the signs of the divisor and dividend differ and the remainder is nonzero. An incorrect quotient also results if the sign of the divisor is negative and the remainder is zero.

Overflow detection is completed during this instruction. Overflow may be generated for differing signs of the dividend and divisor. The partial overflow test result performed during SDIVIS is ORed with this test result to produce a true overflow indication.

signed divide usage

The instructions necessary to perform an algebraically correct division of signed numbers are as follows:

Load MQ with the least significant half of the dividend

SDIVIN S port =MSH of dividend Divisor R port = F port = Intermediate result SDIVO Result of SDIVIN S port = R port = Divisor F port = Test result (WE must be high) **SDIVIS** S port = Result of SDIVIN R port = Divisor F port = Intermediate result



SDIVI (8N-2 times) S port = Result of SDIVIS (or SDIVI) R port = Divisor F port Intermediate result **SDIVIT** S port = Result of last SDIVI R port Divisor F port Intermediate result **DIVRF** Result of SDIVIT S port = R port = Divisor F port Remainder SDIVOF MQ register S port = R port =Divisor F port = Quotient

The status of all signed divide instructions except SDIVIN, DIVRF, and SDIVQF is as follows:

Ν Forced to zero OVR Forced to zero Carry out equal to one Intermediate result is zero

The status of the SDIVIN instruction is as follows:

Forced to zero OVR Forced to zero C_{n+8} Forced to zero Divisor is zero

The status of the DIVRF instruction is as follows:

Ν Forced to zero OVR Forced to zero C_{n+8} Carry out equal to one Remainder is zero

The status of the SDIVQF instruction is as follows:

N Sign of quotient **OVR** Divide overflow Carry out equal to one Quotient is zero

The quotient is stored in the MQ register and the remainder is stored in the register file location that originally held the most significant word of the dividend. If fractions are divided, the quotient must be shifted right one bit and the remainder right three bits to obtain the correct fractional representations.

The signed division algorithm is summarized in Table 7.

TABLE 7. SIGNED DIVISION ALGORITHM

OP	MNEMONIC	CLOCK INPUT		INPUT	OUTPUT
CODE	MINEMONIC	CYCLES	S PORT	R PORT	F PORT
E4	LOADMQ	1	Dividend (LSH)	_	Dividend (LSH)
80	SDIVIN	1	Dividend (MSH)	Divisor	Remainder (N)
AF	SDIVO	1	Remainder (N)	Divisor	Test Result
90	SDIVIS	1	Remainder (N)	Divisor	Remainder (N)
AO	SDIVI	8N – 2 [†]	Remainder (N)	Divisor	Remainder (N)
EO	SDIVIT	1	Remainder (N)	Divisor	Remainder (Unfixed)
40	DIVRF	1	Remainder (Unfixed)	Divisor	Remainder
50	SDIVQF	1	MQ Register	Divisor	Quotient

[†]N = Number of cascaded packages.

unsigned divide usage

The instructions necessary to perform an algebraically correct division of unsigned numbers are as follows:

Load MQ with the least significant half of the dividend

UDIVIS S port = MSH of dividend R port = Divisor

F port = Intermediate result

UDIVI (8N-1 times) S port = Result of UDIVIS (OR UDIVI)

R port = Divisor

F port = Intermediate result

UDIVIT S port = Result of last UDIVI R port = Divisor

F port = Remainder (unfixed)

DIVRF S port = Result of UDIVIT

R port = Divisor F port = Remainder

The status of all unsigned divide instructions except UDIVIS is as follows:

N → Forced to zero
OVR → Forced to zero

 $C_{n+8} \rightarrow Carry out equal to one Z \rightarrow Intermediate result is zero$

The status of the UDIVIS instruction is as follows:

N → Forced to zero
OVR → Divide overflow

 $C_{n+8} \rightarrow Carry out equal to one$ Z $\rightarrow Intermediate result is zero$

If fractions are divided, the remainder must be shifted right two bits to obtain the correct fractional representation. The quotient is correct as is. The quotient is stored in the MQ register at the completion of the divide.

The unsigned division algorithm is summarized in Table 8.



TABLE 8. UNSIGNED DIVISION ALGORITHM

OP	MNEMONIC	CLOCK	INPUT	INPUT	OUTPUT
CODE		CYCLES	S PORT	R PORT	F PORT
E4	LOADMQ	1	Dividend (LSH)		Dividend (LSH)
во	UDIVIS	1	Dividend (MSH)	Divisor	Remainder (N)
СО	UDIVI	8N – 1 [†]	Remainder (N)	Divisor	Remainder (N)
FO	UDIVIT	1	Remainder (N)	Divisor	Remainder (Unfixed)
40	DIVRF	1	Remainder (Unfixed)	Divisor	Remainder

[†] N = Number of cascaded packages.

group 5 instructions

Hex code F of Group 1 instructions is used to access Group 5 instructions. Group 5 instructions are summarized in Table 9.

TABLE 9. GROUP 5 INSTRUCTIONS

INSTRUCTION BITS (17-10) OP CODE (HEX)	MNEMONIC	FUNCTION
OF	CLR	Clear
1F	CLR	Clear
2F	CLR	Clear
3F	CLR	Clear
4F	CLR	Clear
5F	CLR	Clear
6F	CLR	Clear
7F	BCDBIN	BCD to Binary
8F	EX3BC	Excess-3 Byte Correction
9F	EX3C	Excess-3 Word Correction
AF	SDIVO	Signed Divide Overflow Check
BF	CLR	Clear
CF	CLR	Clear
. DF	BINEX3	Binary to Excess-3
EF	CLR	Clear
FF	NOP	No Operation

clear instructions (CLR)

There are 11 clear instructions listed in Table 9. The instructions force the ALU output to be zero and the BCD flip-flops to be cleared. The status set by the clear instruction is as follows:

 $N \rightarrow None (force to zero)$ $OVR \rightarrow None (force to zero)$ $C_{n+8} \rightarrow None (force to zero)$

Z → Active (one)

no operation instruction (NOP): 17-10 = FF₁₆

This instruction is identical to the clear instructions except that the BCD flip-flops retain their old value.

SN54AS895, SN74AS895 **8-BIT MEMORY ADDRESS GENERATORS**

excess-3 correction instructions (EX3BC, EX3C)

Two excess-3 correction instructions are available:

- 1. Excess-3 byte correction (EX3BC): 17-10 = 8F16
- 2. Excess-3 word correction (EX3C): 17-I0 = 9F16

One instruction supports the byte mode and the other supports the word mode. These instructions correct the excess-3 additions (subtractions) in either the byte or word mode. For correct excess-3 arithmetic, this instruction must follow each add/subtract. The operand must be on the S port.

NOTE: The previous arithmetic overflow should be ignored.

The status of the EX3C instruction is as follows:

MSB of result OVR Signed overflow Carry out equal one None (force to one)

The status of the EX3BC instruction is as follows:

None (force to zero) OVR Byte signed overflow C_{n+8} Carry out equal one None (force to one)

radix conversions

Conversions between decimal and binary number representations are performed with the aid of two special instructions: BINEX3 and BCDBIN. (Figure 10)

BCD to binary instructions (BCDBIN): 17-10 = 7F16

This instruction (Figure 11) allows the user to convert an N-digit BCD number to a 4N-bit binary number in 4(N-1) plus 8 clocks. This function sums the R bus, the S bus, and the C_n bit, performs an arithmetic left shift on the ALU result, and simultaneously circular shifts the MQ left. The status set by the BCD to binary instruction is as follows:

Ν MSB of result OVR Signed arithmetic overflow[†] C_{n+8} Carry out equal one Result equal zero



[†] Overflow may be the result of an ALU operation or the arithmetic left shift operation.

SN54AS895, SN74AS895 8-BIT MEMORY ADDRESS GENERATORS

The following code illustrates the BCD to binary conversion technique.

Let ACC be an accumulator register Let NUM be the register which contains the BCD number Let MSK be a mask register

M1: M2: M3: M4: M5: M6:	LOADMO NUM SUB ACC, ACC, SLCMQ SUB, MSK, MSK, SLCMQ SLCMQ SLCMQ ADDI ACC, MSK, 1510	; LOAD MO WITH BCD NUMBER ; CLEAR ACC AND ALIGN MO ; CLEAR MSK AND ALIGN MO ; ALIGN ; ALIGN ; MSK = 15 ₁₀
		; REPEAT L1 THRU L4 ; N-1 TIMES (N = number of ; BCD digits)
L1:	AND MQ, MSK, R1, SLCMQ	; EXTRACT ONE DIGIT ; ALIGN MQ
L2:	ADD, ACC, R1, R1, SLCMQ	; ACC + DIGIT ; IS STORED IN R1 ; ALIGN MQ
L3:	BCDBIN, R1, R1, ACC	; 4 × (ACC + DIGIT) ; IS STORED IN ACC ; ALIGN MQ
L4:	BCDBIN, ACC, R1, ACC	; 10 × (ACC + DIGIT) ; IS STORED IN ACC ; ALIGN MQ
M7:	AND MQ, MSK, R1	; FETCH LAST DIGIT
M8:	ACC+R1 → ACC	; ADD IN LAST DIGIT

The previous code generates a binary number by executing the standard conversion formula for a BCD number (shown for 32 bits).

$$ABCD = [(A \times 10 + B) \times 10 + C] \times 10 + D$$

Notice that the conversion begins with the most significant BCD digit and that the addition is performed in radix 2.

binary to excess-3 instructions (BINEX3): 17-10 = DF16

This instruction (Figure 12) allows the user to convert an N-bit binary number to an N/4-bit excess-3 number representation in 2N + 3 clocks. The data on the R and S ports are summed with the MSB of the MQ register. The MQ register is simultaneously shifted left circularly. The status set by the binary to excess-3 instruction is as follows:

Ν MSB of result OVR Signed arithmetic overflow Carry out equal one Result equal zero



LSI Devices

SN54AS895, SN74AS895 8-BIT MEMORY ADDRESS GENERATORS

The following illustrates the binary to excess-3 conversion technique.

Let NUM be a register containing an unsigned binary number Let ACC be an accumulator

М1. LOADMQ NUM ; LOAD MQ WITH BINARY

: NUMBER M2: CLEAR ACC : CLEAR ACC

SET1 ACC H/33/ M3: : ACC → HEX/3333 . . . 1.1:

BINEX3 ACC. ACC. ACC : DOUBLE ACC AND ADD IN

: MSB OF MQ : ALIGN MQ

12: EX3C ACC, ACC : EXCESS 3 CORRECT

; REPEAT L1 AND L2

; N-1 TIMES

The previous code generates an excess-3 number by executing the standard conversion formula for a binary number.

$$a_n 2^n + a_{n-1} 2^{n-1} + a_{n-2} 2^{n-2} + \dots + a_0 2^0 = [(2a_n + a_{n-1})^2 + a_{n-2}]^2 + \dots + a_0 2^n + a_{n-1} 2^n + a_{n-2}]^2 + \dots + a_0 2^n + a_0$$

Notice that the conversion begins with the most significant binary bit and that the addition is performed in radix-10 (excess-3).

decimal arithmetic

Decimal numbers are represented in excess-3 code. Excess-3 code numbers may be generated by adding three to each digit of a Binary Coded Decimal (BCD) number. The hardware necessary to implement excess-3 arithmetic is only slightly different from binary arithmetic. Carries from one digit to another during addition in BCD occur when the sum of the two digits plus the carry-in is greater than or equal to ten. If both numbers are excess-3, the sum will be excess-6, which will produce the proper carries. Therefore, every addition or subtraction operation may use the binary adder. To convert the result from excess-6 to excess-3, one must consider two cases resulting from a BCD digit add: (1) where a carry-out is produced, and (2) where a carry-out is not produced. If a carry-out is not produced, three must be subtracted from the resulting digit. If a carry is produced, the digit is correct as a BCD number. For example, if BCD 5 is added to BCD 6, the excess-3 result would be 8+9=1 (with a carry). A carry rolls the number through the illegal BCD representations into a correct BCD representation. Binary 3 must be added to digit positions that produce a carry-out to correct the result to an excess-3 representation. Every addition and subtraction instruction stores the carry generated from each 4-bit digit location for use by the excess-3 correction functions. These correction instructions (word or byte) must be executed in the clock cycle immediately after the addition or subtraction operation.

Signed numbers may be represented in ten's complement form by complementing the excess-3 number. As an example, add the decimal number - 423 to the decimal number 24, which will be represented by 8AA and 357 in excess-3, respectively.

> 357 C₀1 Sum 011 Carry 934 Excess-3 correct -6CC Complement -399Excess-3 to decimal

Complements of excess-3 numbers may be generated by subtracting the excess-3 number from an excess-3 zero followed by an excess-3 correct.



excess-3 to USASCII conversion

Input/output devices or files represent numbers differently than high-speed central processing units. I/O devices handle all alphanumeric data similarly. CPUs handle more numeric data than alphabetic data and store numeric data in packed form to minimize calculation throughout and reduce memory requirements. To represent the cost of a shirt that was \$10.96, the I/O device would handle the six USASCII characters "\$", "1", "0", ", ", "9", "6", which would require 6 bytes of storage. In packed BCD, this number could be stored as 1096 in two bytes of data. The 'AS895 may be programmed to perform data format conversions such as converting excess-3 BCD to USASCII.

The code below converts a packed word of excess-3 BCD to two unpacked words of USASCII code. Instruction "MAIN1" reads the input word from memory into Register 0 (R0). For illustrative purposes, suppose this data was 43C9, which represents the \$10.96 shirt in excess-3 code. "MAIN2" and "MAIN3" generate a constant of 2D2D16, which is an offset constant to convert excess-3 numbers to USASCII. "MAIN4" copies R0 into R2 to set up the subroutine parameters and calls the subroutine "UNPACK", UNPACK2" strips off the upper byte leaving OOC9 in R2. "UNPACK2" and "UNPACK3" together shift the contents of R2 one character position and places the result OC90 into R3. "UNPACK4" performs a logical OR operation to produce OCD9 in register 2. "UNPACK5" clears the most significant nibble in each byte to produce OCO9 in R2. "UNPACK6" adds the constant 2D2D16 to R2 to produce 3936 the USASCII representation of the numerals 96 and returns program control to "MAIN5". "MAIN5" through "MAIN9" align the two remaining characters and call UNPACK and the process repeats. Finally the USASCII representation of 1096 is stored into memory. (Note that no attempt was made to pack the "\$" or "." characters.)

Unpacking Excess-3 to USASCII:

MAIN1:	READ, RFA(0)	; READ IN PACKED EXCESS-3
MAIN2:	XOR, RFA(4), RFB(4), RFC(4)	; CLEAR R4
MAIN3:	SET1, RFB(40), RDC(2), RFA(D),	; GENERATE HEXADECIMAL
	MSH, LSH	; 2D2D ₁₆
MAIN4:	MOVE, RFA(0), RFC(2), JSR(UNPACK)	; COPY RFA(0) INTO RFA(2),
		; PROCEDURE CALL
MAIN5:	MOVE, RFA(2), RFC(1)	; TWO CHARACTERS IN R1
MAIN6:	ADDRS, RFB(0), RFA(0), RFC(0), SLC	; RO SHIFTED 2
MAIN7:	ADDRS, RFB(0), RFA(0), RFC(0), SLC	; RO SHIFTED 4
MAIN8:	ADDRS, RFB(0), RFA(0), RFC(0), SLC	; RO SHIFTED 6
MAIN9:	ADDRS, RFB(0), RFA(0), RFC(0), SLC	; RO SHIFTED 8
	JSR (UNPACK)	
MAIN10:	STORE, RFA(1)	; STORE USASCII, TWO
		; CHARACTERS IN R2
MAIN11:	STORE, RFA(2)	; STORE USASCII
UNPACK1:	SETO, RFB(2), RFC(F), MSH	; CLEAR MSH
UNPACK2:	ADDRS, RFB(2), RFA(2), RFC(3), SLC	; SHIFT R2 TWO PLACES
UNPACK3:	ADDRS, RFB(3), RFA(3), RFC(3), SLC	; SHIFT R3 TWO PLACES
UNPACK4:	OR, RFB(2), RFA(3), RFC(2)	; OR R3 TO R2
UNPACK5:	SETO, RFB(2), RFC(F), RFA(0), LSH, MSH	; CLEAR MOST SIGNIFICANT 4
		; BITS IN EACH BYTE
UNPACK6:	ADDRS, RFB(2), RFB(4), RFC(2), RTS	; ADD HEX 2D, RETURN

SN54AS895, SN74AS895 **8-BIT MEMORY ADDRESS GENERATORS**

absolute maximum rating over operating tree-air temperature range (unless other	wise notea)
Supply voltage, VCC1	7 V
Supply voltage, VCC2	3 V
Input voltage	7 V
High-level voltage applied to 3-state outputs	5.5 V
Operating case temperature range: SN54AS895	-55°C to 125°C
Operating free-air temperature range: SN74AS895, SN74AS895-1	0°C to 70°C
Storage temperature range	-65°C to 150°C

recommended operating conditions

	·		S	N54AS	395		N74AS8 74AS8		UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	1
V _{CC1}	I/O supply voltage		4.5	5	5.5	4.5	5	5.5	V
V _{CC2}	STL internal logic supply vo	ltage	1.9	2	2.1	1.9	2	2.1	V
VIH	High-level input voltage		2			2			V
VIL	Low-level input voltage				0.8			• 0.8	V
ГОН	High-level output current				- 1			2.6	mA
		All output except G and ZERO			8			8	1
loL	Low-level output current	G			16			16	mA
		ZERO			48			48	
TC	Operating case temperature		- 55		125				°C
TA	Operating free-air temperate	ure				0		70	

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	SN54AS8	395	l .	895 95-1	UNIT	
			MIN TYP†	MAX	MIN	TYP [†]	MAX]
VIK		$V_{CC1} = 4.5 \text{ V}, I_{I} = -18 \text{ mA}$		-1.2			-1.2	V
	All outputs	$V_{CC1} = 4.5 \text{ V to } 5.5 \text{ V, } I_{OH} = -0.4 \text{ mA}$	V _{CC} -2		Vcc-2	2		
∨он	except ZERO	$V_{CC1} = 4.5 \text{ V}, I_{OH} = -1 \text{ mA}$	2.4] v
	except ZENO	$V_{CC1} = 4.5 \text{ V}, I_{OH} = -2.6 \text{ mA}$			2.4] _ [
ЮН	ZERO	$V_{CC1} = 4.5 \text{ V}, V_{OH} = 5.5 \text{ V}$		0.1			0.1	mA
	All outputs except \overline{G} and ZERO	$V_{CC1} = 4.5 \text{ V}, I_{OL} = 8 \text{ mA}$		0.5			0.5	V
VOL	G	V _{CC1} = 4.5 V, I _{OL} = 16 mA		0.5			0.5	1
[ZERO	V _{CC1} = 4.5 V, I _{OL} = 48 mA		0.5			0.5	1 1
	1/0	$V_{CC1} = 5.5 \text{ V}, V_I = 5.5 \text{ V}$		0.1			0.1	mA
	All others	$V_{CC1} = 5.5 \text{ V}, V_I = 7 \text{ V}$		0.1			0.1] ""A
ηH [‡]		$V_{CC1} = 5.5 \text{ V}, V_I = 2.7 \text{ V}$		20			20	μΑ
I _{IL} ‡		$V_{CC1} = 5.5 \text{ V}, V_I = 0.5 \text{ V}$		-0.4			-0.4	mA
lo§		$V_{CC1} = 5.5 \text{ V}, V_{O} = 2.25 \text{ V}$	- 30	- 112	- 30		-112	mA
ICC1		V _{CC1} = 5.5 V		150			130	mA
ICC2		$V_{CC2} = 2.1 \text{ V}$		410			390	mA



 $^{^{\}uparrow}All$ typical values are at VCC =5 V, TA $=25\,^{o}C.$ $^{\ddagger}For$ I/O ports, the parameters I $_{IH}$ and I $_{IL}$ include the off-state current.

[§]The output conditions have been chosen to produce a current that closely approximates one-half the true short-circuit current, IOS.

SN54AS895 maximum switching characteristics, $V_{CC} = 4.5 \text{ V}$ to 5.5 V, $T_{C} = -55 \,^{\circ}\text{C}$ to $125 \,^{\circ}\text{C}$ (see Note 1)

PARAMETER	FROM					TO (OU	TPUT)					UNIT
PARAMETER	(INPUT)	Υ	Cn + 8	G, P	Z [†]	N	OVR	DA	DB	010	SIO	UNIT
	A3-A0	62	42	48	69	62	60	18		65	66	
	B3-B0	02	42	40	03	02		0	_	05	00	
	DA7-DA0,	47	28	28	58	50	42	_		50	50	
	DB7-DB0	47	20	26	56	50	42			50	50	
	C _n	25	14	_	32	24	18	-	-	32	32	
	ĒĀ	54	32	35	62	52	52	-		58	58	
	ĒB	54	32	35	62	52	52	-	-	58	58	
	17-10	58	32	32	62	52	41	_	-	58	58	
t _{pd}	OEB				_	-		_	14			ns
·	ŌĒŸ	14	_					_				
	<u> ΩΙΟ</u> (n)	15		_	24			_				`
1	Shift	15			24							
	SIO (n)	15	_	_	24.	22			_] _		
	Shift	15	_		24.	22			_			
	СК	68	60	56	62	50	68	38	30	70	70	
	ŌĒĀ				_			14		_	•	
L	SSF [‡]			<u> </u>			14					

[†]Load resistor R1 = 100 Ω .

NOTE 1: Load circuit and voltage waveforms are shown in Section 1.

SN74AS895 maximum switching characteristics, $V_{CC} = 4.5 \text{ V}$ to 5.5 V, $T_A = 0 \,^{\circ}\text{C}$ to 70 $^{\circ}\text{C}$ (see Note 1)

PARAMETER	FROM					TO (OU	TPUT)					UNIT
PANAMETER	(INPUT)	Y	Cn + 8	Ğ, P	Ζ [†]	N	OVR	DA	DB	<u>010</u>	SIO	ONIT
	A3-A0 B3-B0	54	36	42	60	52	50	1.	-	58	58	
	DA7-DA0, DB7-DB0	44	26	26	52	46	38	ł	_	44	44	
	C _n	25	9	-	32	24	18	-		31	31	
	ĒĀ	49	29	29	58	49	47			54	54	
	ĒB	49	29	29	58	49	47	_		54	54	,
	17-10	55	30	30	60	49	39	_	_	54	54	
t _{pd}	OEB ·		_	_	ļ		-		12	-	-	ns
	ŌĒŸ	12	-	-		. –	_	-				
	QIO (n) Shift	15	-	-	24		-	-	-	_	-	
	SlO (n) Shift	15	_	_	24	19			_	_	-	
	CK	58	55	52	61	52	62	35	25	60	60	
	ŌĒĀ	_	_	_	_	_	_	12	_		_	
	SSF [‡]						12		_			

[†]Load resistor R1 = 100 Ω .

NOTE 1: Load circuit and voltage waveforms are shown in Section 1.



[‡] For byte instructions only.

[‡] For byte instructions only.

SN54AS895, SN74AS895 **8-BIT MEMORY ADDRESS GENERATORS**

SN74AS895-1 maximum switching characteristics, $V_{CC} = 4.5 \text{ V}$ to 5.5 V, $T_A = 0 \, ^{\circ}\text{C}$ to 70 $^{\circ}\text{C}$ (see Note 1)

PARAMETER	FROM					TO (OU	TPUT)					UNIT
PARAMETER	(INPUT)	Υ	C _{n + 8}	G, P	Ζ [†]	N	OVR	DA	DB	<u>σιο</u>	SIO	UNIT
	A3-A0	44	30	36	50	44	44	17	_	48	48	
	B3-B0			00						70	-10	:
	DA7-DA0,	36	24	24	46	41	32		_	40	40	
	DB7-DB0	30	24	24	40	7	32			40	40	
· ·	C _n	22	8	_	27	21	16	_	_	25	25	
	ĒĀ	40	25	25	49	41	41	-	_	44	44	,
	EB	40	25	25	49	41	41	_	_	44	44	_
	17-10	46	27	27	50	42	35		_	45	45	
t _{pd}	ŌĒB			_	_	_	-	_	12	_	_	ns
·	ŌĒŸ	12	_	_	_	_	_	_		_	_	
	QIO (n)	14			20							
	Shift	14	_	_	20		_	_	_	_		
	SIO (n)	14			20	18						
	Shift	14	_	_	20	18	_		_	_	_	
	CK	50	46	46	50	50	50	30	22	50	50	
	ŌĒĀ	_		_	-	-	_	12		_	_	
	SSF [‡]			_			12	_				

[†]Load resistor R1 = 100 Ω .

NOTE 1: Load circuit and voltage waveforms are shown in Section 1.

register file write setup and hold times

PARÁM	FTER	SN54	AS895	SN74	AS895	SN74A	S895-1	UNIT
PARAIVI	EIER	MIN	MAX	MIN	MAX	MIN	MAX	ONIT
	C3-C0	8		7		6		
	DB§	14		12		11		
	17-14	16		14		13]
	13-10	24		22		21]
t _{su}	ŌEY	4		3		3		ns
	Y7-Y0	2		2		2] [
	WE	8		6		6]
	<u> ΩΙΟ</u> (n), <u>SΙΟ</u> (n)	6		5		5]
	SELY	8		6		6		1
	C3-C0	0		0		0		
	DB§	0		0		0		
	17-14	0		0		0		
	13-10	0		0		0]
t _h	ŌEY	6		5		5		ns
	Y7-Y0	10		10		10		
	WE	3		2		2		
	<u>QIO</u> (n), <u>SIO</u> (n)	0		0		0		
	SELY	8		6		6		

[§]DB (during select instruction) through Y port.

[‡] For byte instructions only.

special instruction switching characteristics

During various special instructions, the SSF pin is used to pass required information between the 'AS888 packages which make up a total system.

For instance, during the multiplication process, the LSB of the multiplier determines whether an ADD/SHIFT or SHIFT operation is performed. During multiplication, the SSF pin of the least significant package (LSP) becomes an output pin while all other packages become input pins.

Similarly, during normalization, the required operation depends on whether the two data MSBs are the same or different. Therefore, during normalization the SSF pin of the most significant package (MSP) becomes an output pin while all other packages become input pins.

Tables 10, 11, and 12 list the instructions which force the SSF pin during their execution. The propagation delay from various inputs is also shown. The parameter which limits normal system performance is indicated by a dagger.

TABLE 10. SN54AS895 SSF PIN DELAYS AND SETUP TIMES

MUEMONIO	HEX	SSF S	OURCE		INPUT → SSF (ns)					
MNEMONIC	CODE	LSP	MSP	Cn	l(n)	СК	B _(n)	TIME (ns)		
SNORM	20		Х	_	29 [†]	46	. –	20		
DNORM	30		X	-	29	55	40 [†]	20		
DIVRF	40		·X	_	29 [†]	46		20		
SDIVQF	50		Х		26 [†]	-	, .	18		
SMULI	60	Х			26 [†]	43	_	0		
SDIVIN	80		×	-	48	64	44†	0		
SDIVIS	90		×	26 [†]	51	64	55	0		
SDIVI	A0		×	26 [†]	51	64	55	0		
UDIVIS	ВО		X	18 [†]	45	64	46	0		
UDIVI	CO		X	18 [†]	50	54	40	0		
UMULI	D0	Х		_	25 ^{† *}	48	_	0		
SDIVIT	EO		X	26 [†]	50	56	54	0		
ABS	48		X	-	34	62	39 [†]	20		
SMTC	58		х	_	29	58	39 [†]	20		
BINEX3	DF		X	_	29 [†]	58		18		
LOADMQ (Arith)		Х		23 [†]	. 34	62	40	0		
LOADMQ (Log)		Х		-	33	62	40 [†]	0		
BADD	88	4	\	18 [†]	58	62	49	~-		
BSUBS	98	901	 JRCE	18 [†]	58	62	49			
BSUBR	A8 -		S	18 [†]	58	71	49			
BINCS	В8	,	OST	18 [†]	58	60	49			
BINCNS	C8		FICANT	18 [†]	58	71,	49			
BXOR	D8		TE	_	58		-			
BAND	E8		CTED	_	58	_		-		
BOR	F8	SELE		_	58			-		
EX3BC	8F		<u> </u>	_	58	46	49 [†]			

[†]This parameter limits normal system performance.



SN54AS895, SN74AS895 8-BIT MEMORY ADDRESS GENERATORS

TABLE 11. SN74AS895 SSF PIN DELAYS AND SETUP TIMES

MNEMONIC	HEX	SSF S	OURCE		INPUT → SSF (ns)					
MINEMONIC	CODE	LSP	MSP	Cn	I _(n)	СК	B _(n)	TIME (ns)		
SNORM	20	<u> </u>	Х	_	26 [†]	40	_	17		
DNORM	30	ļ	x	_	26	52	37 [†]	17 .		
DIVRF	40	İ	×	_	26 [†]	40	-	17		
SDIVQF	50		×	_	25 [†]		_	17		
SMULI	60	×		_	25 [†]	40	-	0		
SDIVIN	80		×	_	38	60	40 [†]	0		
SDIVIS	90		x	24†	48	60	52	0		
SDIVI	AO	ļ .	×	24 [†]	48	60	52	О		
UDIVIS	во	l	×	17 [†]	43	60	45	О		
UDIVI	CO		×	17 [†]	44	52	37	О		
UMULI	DO	X			26 [†]	40	-	О		
SDIVIT	EO		×	25†	46	52	49	О		
ABS	48		×	_	32	60	38	17		
SMTC	58		×	-	26	52	38 [†]	17		
BINEX3	DF		×	-	26 [†]	40	_	17		
LOADMQ (Arith)		. X		22†	32	50	-38	0		
LOADMQ (Log)	l	X			32	50	38 [†]	0		
BADD	88		•	17 [†]	52	55	46	_		
BSUBS	98	901	 JRCE	17 [†]	52	55	46	_		
BSUBR	A8	1	S	17 [†]	52	62	46			
BINCS	В8		OST	17 [†]	52	55	46	_		
BINCNS	C8	1	FICANT	17 [†]	52	62	46	-		
BXOR	D8	1		_	52	_	-	_		
BAND	E8		BYTE SELECTED		52	_	-	-		
BOR	F8	SELE	l	-	52	_	_	_		
EX3BC	8F	•	<u> </u>		45	45	46 [†]			

[†]This parameter limits normal system performance.

TABLE 12. SN74AS895-1 SSF PIN DELAYS AND SETUP TIMES

MANUFACANIC	HEX	SSF S	OURCE		INPUT → SSF (ns)					
MNEMONIC	CODE	LSP	MSP	Cn	I _(n)	СК	B _(n)	TIME (ns)		
SNORM	20		Х	_	23†	28	_	14		
DNORM	30		х	_	23	40	34 [†]	14		
DIVRF	40		X	-	23 [†]	27	-	14		
SDIVQF	50		X	-	23 [†]		_	14		
SMULI	60	X			22 [†]	27	_	0 -		
SDIVIN	80		Χ .	_	35	46	35 [†]	Ö		
SDIVIS	90		X	22 [†]	42	48	42	0		
SDIVI	A0		×	22 [†]	42	46	42	0		
UDIVIS	во		X	16 [†]	42	46	38	0		
UDIVI	со		×	16 [†]	36	46	34	0		
UMULI	DO	X	}	_	22†	27	-	0		
SDIVIT	EO		x	21 [†]	40	. 44	42	· 0		
ABS	48	1	×	-	28	46	30 [†]	14		
SMTC	58		X .		24	44	30 [†]	14		
BINEX3	DF		x	_	23 [†]	27	_	14		
LOADMQ (Arith)		X		19 [†]	28	40	30	0		
LOADMQ (Log)		X		_	28	35	30 [†]	0 .		
BADD	88	4	•	16 [†]	42	42	40	-		
BSUBS	98	601	lDOE	16 [†]	42	40	40			
BSUBR	A8	1	JRCE S	16 [†]	42	50	40	-		
BINCS	В8	1	_	16 [†]	42	46	40	-		
BINCNS	C8	ł	OST	16 [†]	42	54	42	- 1		
BXOR	D8	l .	TEANT	_	42	_	_	_		
BAND	E8	1	BYTE SELECTED		42	_	_	-		
BOR	F8	SELE	I	_	42	_	_	-		
EX3BC	8F	,	<u> </u>		42	42	42 [†]			

[†]This parameter limits normal system performance.

D2885, OCTOBER 1985-REVISED MARCH 1986

- High-Speed "Flash" Shift Operations
- Expandable to 32 Bits
- Hexadecimal and Binary Normalization with Leading Zero Detection
- Bit Reversal
- Merge Capabilities
- Texas Instruments Quality and Reliability

description


The SN54AS897A and SN74AS897A are multipurpose 16-bit barrel shifters in a 68-pin ceramic pin-grid-array package. The devices are capable of several different types of shift operations, as well as other more specialized functions such as hexadecimal and binary normalization, bit replacement, and leading-zero detection.

The unique feature of all barrel shifters is how the shift function is implemented. In conventional shift registers, shift operations are controlled by the number of input clock pulses applied. With barrel shifters, the desired number of positions to be shifted is determined by an input decoder. This form of implementation does not require an input clock and results in a shift operation that is restricted only by internal propagation delays. This delay is the same regardless of the number of positions to be shifted. The result is a high-speed "flash" type of shift.

The 'AS897A offers the system designer a much broader range of capabilities than previous conventional shift registers. Normalization of data in floating-point computations, bit-reversal when generating Fast Fourier Transform (FFT) addresses, and insertion of stop/start bits in asynchronous data communications are just a few of the applications that are possible with this device.

The 'AS897A can be operated as an 'AS897 by connecting the HEX/BIN pin (J1) to ground.

SN54AS897A, SN74AS897A GB PIN-GRID ARRAY PACKAGE (TOP VIEW)



PIN ASSIGNMENT TABLE


PIN	PIN	PIN	PIN
NO.	NAME	NO.	NAME
A2	ZN1	F10	GND
A3	ZN2	F11	Y9
A4	ZN3	G1	D4
A5	GND	G2	GND
A6	NORM	G10	Y11
Α7	ZL	G11	Y8
A8	GND	H1	NC
A9	16B/32B	H2	D5
A10	OP	H10	GND
B1	D14	H11	Y7
B2	D13	J1	HEX/BIN
В3	D15	J2	D3
B4	ZNO	J10	GND
B5	VCC2	J11	GND
В6	ZN4	K1	D2
B7	IP	K2	D1
В8	V _{CC1}	кз	V _{CC1}
В9	GND	K4	M1
B10	S	K5	GND
B11	Y15	K6	CLK
C1	D12	K7	GND
C2	D9	K8	V _{CC2}
C10	Y13	К9	Y6
C11	Y12	K10	Y4
D1	D11	K11	Y5
D2	. D8	L2	D0
D10	NC	L3	M2
D11	GND	L4	мо
E1	D10	L5	TP
E2	D7	L6	OEY
E10	Y14	L7	YO
E11	Y10	L8	Y1
F1	GND	L9	Y2
F2	D6	L10	Y3

NC-No internal connection

Chip Carrier information available from factory upon request.




logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984.



functional block diagram (positive logic)



PIN			
NAME	NO.	1/0	DESCRIPTION
16B/32B	A9	1	When high, 16-bit operation is selected. When low, 32-bit operation is selected.
CLK	K6	Į.	Clock input. Loads the internal register on the low-to-high transition. In 16-bit circular mode, acts as clock
			for the 16-bit/14-bit counter.
DO	L2	1	
D1	K2	1	
D2	K1	1	
D3	J2		
D4	G1	1	
D5	H2	1	
D6	F2	1	
D7	E2	1	
D8	D2	1	Input data bits 0 through 15
D9	C2		
D10	E1	1	
D11	D1	1	
D12	C1		
D13	B2	1 1	
D14	В1		
D15	В3	1	
GND	A5		
GND	A8	i i	
GND	В9		
GND	D11		
GND	F1		
GND	F10		Ground (All ground pins should be used)
GND	G2		Ground (An ground pins should be used)
GND	H10		
GND	J10		
GND	J11		
GND	K5	i i	
GND	K7		
HEX/BIN	J1	1	Controls mode of operation for leading zero detector. When low, causes the number of leading binary zeros to be counted. When high, causes the number of binary zeros in leading hexadecimal groups (binary 0000s) to be counted. When tied to ground, causes the 'AS897A to operate as an 'AS897.
IP	В7	_	In the 16-bit mode, controls the bit-reversal option. A high logic level causes data selected by OP to be
			bit-reversed before it is passed to the shifter. When IP is low, data is passed unaltered.
			In the 32-bit mode, defines the data input position. When IP is high, D15-D0 are in the most significant input position. When IP is low, D15-D0 are in the least significant position.
МО	L4	1	Shift instruction control. Determine the type of shift operation to be performed. See Table 1 for further
M1	K4	1.	information.
M2	L3		
NC	D10		No internal connection
NC	H1		
NORM	A6	1	A three-state control input for ZN4-ZN0 I/O ports used only in normalize instructions. When NORM is low, the number of leading zeros detected in the data present on D15-D0 is output on ZN4-ZN0. When NORM is high, ZN4-ZN0 act only as inputs.



PIN			DECORPORTOR
NAME	NO.	1/0	DESCRIPTION
ŌĒŸ	L6	1	Control input for the Y15-Y0 I/O ports. When $\overline{\text{OEY}}$ is low, the Y outputs are enabled.
OP	A10	I	In the 16-bit mode, controls the source of input data. A logic high on this input selects data from the register/counter. A low selects data on the D15-D0 inputs.
			In the 32-bit mode, defines the package output positions. When OP is high, Y15-Y0 are in the most significant output position. When OP is low, Y15-Y0 are in the least significant output position.
S	B10	 	Specifies the logic level that will fill the bit position or positions vacated during all shift operations except
3	БТО	'	16-bit circular. In the 16-bit circular mode, when S is high, the data latch operates as a 16-bit binary counter. When S is low, the register functions as a data latch.
TP	L5	ı	Functional testing input. When low, transforms the 16-bit counter into four 4-bit counters. During normal operation, TP must be maintained at a high logic level.
V _{CC1}	B8		E II C TTI C CILLIO
V _{CC1}	кз	1	5-volt supply for TTL-compatible I/O
V _{CC2}	B5		2 wells awards for internal Cohottley Transistant Logic (CTL)
V _{CC2}	K8		2-volt supply for internal Schottky Transistor Logic (STL)
YO	L7	1/0	
Y1	L8	1/0	
Y2	L9	1/0	
Y3	L10	1/0	
Y4	K10	1/0	
Y5	K11	1/0	
Y6	К9	1/0	
Y7	H11	1/0	Input/output bits 0-15. As an input, they load the data register. A an output, they present the shifted data.
Y8	G11	1/0	, mpanostparano - 7011 ta a 1111 par, 110 f 110 a 110 a 110 a 110 a 110 a 110 a 110 a 110 a 110 a 110 a 110 a 1
Y9	F11	1/0	·
Y10	E11	1/0	
Y11	G10	1/0	
Y12	C11	1/0	
Y13	C10	1/O 1/O	
Y14 Y15	E10 B11	1/0	
ZL	A7	1/0	An input/open-collector output used primarily in 32-bit applications. When the input at D15-D0 is zero,
~-	61	"	the ZL output is high. The ZL outputs of cascaded packages are connected in a wired-AND configuration
		1	to detect if all inputs are zero. A recommended pull-up resistor of 200 to 680 Ω must be provided externally
		l	for proper operation in the 32-bit mode.
ZNO	В4	I/O	A four-bit code that performs the following functions in the 16-bit mode:
ZN1	A2	I/O	As an input in shift instructions, specifies how many bit positions are to be shifted.
ZN2	А3	1/0	2. As an input in replace instructions, specifies position of the bit to be replaced.
ZN3	A4	I/O	3. As an input to the normalize instruction, specifies the number of left shifts to be performed. 4. As an output from the normalize instruction, when NORM = L, specifies the number of leading zeros in the data on D15-D0.
ZN4	В6	I/O	ZN4 is concatenated with ZN3-ZN0 for use in 32-bit shift operations as described above. In 16-bit normalization operations, ZN4 indicates when the input to the shifter is zero. In 16-bit left and right shifts and in shift and merge operations, a high on ZN4 causes all 16-bits to be filled with the logic level on the S input.

description (continued)

control block

The control block decodes the M2-M0 instruction inputs, 16B/32B configuration select, IP and OP data select/bit reversal options, and other control inputs and transmits the resulting control signals to the rest of the internal logic.

instruction set

The 'AS897A can operate in any of the eight user-programmable shift modes shown in Table 1. Selection of these instructions is controlled by pins M2-M0.

TABLE 1. INSTRUCTION SET

M2	M1	MO	DESCRIPTION
L	L	L	Shift right the number of bit positions defined by ZN3-ZN0 (16-bit mode) or ZN4-ZN0 (32-bit mode). Fill vacated
1			bit positions with logic level on S input. A high on ZN4 causes all bits in the 16-bit mode to be filled with the
L			logic level on S.
L	L	Н	Shift left the number of bit positions defined by ZN3-ZN0 (16-bit mode) or ZN4-ZN0 (32-bit mode). Fill vacated
.			bit positions with logic level on S input. A high on ZN4 causes all bits in the 16-bit mode to be filled with the
<u> </u>			logic level on S.
L	Н	L	Circular right shift the number or bit positions defined by ZN3-ZN0 (16-bit mode) or ZN4-ZN0 (32-bit mode).
L	Н	Н	Circular left shift the number of bit positions defined by ZN3-ZN0 (16-bit mode) or ZN4-ZN0 (32-bit mode).
Н	L	L	Shift right the number of bit positions defined by ZN3-ZN0 (16-bit mode) or ZN4-ZN0 (32-bit mode). Fill vacated
l			bit positions with logic level on S input. Merge result with data from the register/counter. A high on ZN4 causes
			all bits in the 16-bit mode to be filled with the logic level on S.
Н	L	Н	Shift left the number of bit positions defined by ZN3-ZN0 (16-bit mode) or ZN4-ZN0 (32-bit mode). Fill vacated
1			bit positions with logic level on S input. Merge result with data from the register/counter. A high on ZN4 causes
			all bits in the 16-bit mode to be filled with the logic level on S.
Н	Н	L	Set the bit position defined by ZN3-ZN0 (16-bit mode) or ZN4-ZN0 (32-bit mode) to the logic level on the S input.
Н	Н	Н	If NORM is low, shift data left the number of bit positions defined by the leading-zero detector. Fill vacated bit
1			positions with logic level on S input. Output number of leading zeros in D15-D0 on ZN3-ZN0 (16-bit mode) or
1			ZN4-ZN0 (32-bit mode). Note: If NORM is high, this instruction performs like the left shift described above for
			M2 = L, M1 = L, M0 = H.

mode configuration

The 'AS897A can be configured to operate on 16-bit or 32-bit words. Configuration is controlled by 16B/32B. When 16B/32B is high, the 'AS897A operates in 16-bit mode.

Figure 1 illustrates the connection of four 'AS897As to provide a 32-bit barrel shifter that can perform all Table 1 shift instructions. For 32-bit mode operation, the 16B/32B inputs of all 'AS897A devices must be low and should be configured as shown in Figure 1.






FIGURE 1. 32-BIT BARREL SHIFTER

data input/output

Data can be input to the chip from two ports: D15-D0, which passes data to the zero detector and to the shifter via the data select and bit-reversal multiplexers, and Y15-Y0, which passes data to the register/counter. Y15-Y0 is also used to output the shift result from the chip.

Data input and output positions in the 32-bit mode are defined by IP and OP (see Table 2). When IP is high, the D15-D0 port is the most significant input position; when IP is low, the D15-D0 input port is the least significant. If OP is high, the Y15-Y0 port is the most significant output position; if OP is low, the Y15-Y0 port is the least significant position.

SIGNAL	16-BIT OPERATION $(16B/\overline{32B} = H)$	32-BIT OPERATION $(16B/32B = L)$
IP = L	Bit-reversal option off	D15-D0 is least significant input position
IP = H	Bit-reversal option on	D15-D0 is most significant input position
OP = L	D15-D0 is shifted	Y15-Y0 is least significant output position
OP = H	Register/counter data is shifted	Y15-Y0 is most significant output position

TABLE 2. IP AND OP CONTROLS

zero detector

The zero detector detects the number of leading zeros at the D15-D0 input port. If HEX/\overline{BIN} is high, the zero detector counts only those binary zeros that are part of a leading hexadecimal zero group. For example, given the binary number 0000 0000 0001 0001, the leading-zero count will be decimal 11 if HEX/\overline{BIN} is low and decimal 8 if HEX/\overline{BIN} is high.

If all zeros are detected at the D port, the ZL output transistor will be turned off. If the ZL output pin is pulled up through the recommended pull-up resistor (see pin description table), the resulting signal will be high. If anything other than a zero is detected on the D15-D0 inputs, the output transistor will be turned on; this will pull the ZL signal low.

During data normalization (M2 = H, $\overline{M1}$ = H, $\overline{M0}$ = H), the zero-detector outputs the leading zero count to the ZN4-ZN0 I/O ports, provided \overline{NORM} is low. When \overline{NORM} is high, ZN4-ZN0 act only as inputs in this mode. For operations other than normalization, the state of \overline{NORM} is irrelevant.

In the data-normalization mode, a high logic level will be output on the ZN4 pin when the D15-D0 bus contains all lows and $\overline{\text{NORM}}$ is low (see Table 3).

TABLE 3. ZN4 I/O PORT

SIGNAL	I/O	16-BIT CONFIGURATION (16B/32B = H)	32-BIT CONFIGURATION (168/32B = L)
ZN4	ı	In shift-left, shift-right, and shift-and-merge modes, a high fills all bits with the logic level on the S input. Inactive in other modes.	With ZN3-ZN0 indicates number of bits to be shifted in shift operations and position of bit to be replaced in replace-bit mode.
	0	In the normalization mode, when NORM = L, indicates when the input to the shifter is zero	In the normalization mode, when $\overline{\text{NORM}} = \text{L}$, ZN4-ZN0 indicates number of leading zeros detected in D15-D0 and number of places to be shifted for normalization.

data selector multiplexer

The data selector multiplexer is used only in 16-bit operation ($16B/\overline{32B} = H$). OP controls the mux and selects the data to be presented to the bit-reversal block. OP high selects the register/counter; OP low selects D15-D0 (see Table 2).

bit reversal

Bit reversal is also available only in the 16-bit mode $(16B/\overline{32B}=H)$ and is controlled by IP (see Table 2). When the bit-reversal option is selected (IP = H), data selected by OP is bit-reversed before it is passed to the shifter: the most significant bit becomes the least significant bit, the second most significant bit becomes the second least significant bit, and so forth. When the bit-reversal option is off (IP = L), the data presented to the shifter is not altered.

register/counter

During most instructions, the register/counter operates as a data latch. Data on the Y15-Y0 bus is latched into the register/counter on the rising edge of the clock. Data can be input to the register/counter from the shifter $(\overline{OEY} = L)$ or from the bidirectional Y port $(\overline{OEY} = H)$.

In the 16-bit circular-shift mode ($16B/\overline{32B} = H$, M2 = L, M1 = H, M0 = X), the register counter will function as a 16-bit counter on the rising edge of the clock when S is high. Under these same conditions, the register/counter will function as four 4-bit counters when \overline{TP} is low. In the 16-bit circular-shift mode, the register/counter functions as a register when S is low. The counter option is not available for other instructions in the 16-bit mode or for any instructions in the 32-bit mode.

shifter

The shifter performs the operations specified by the M2-M0 inputs (see Table 1). The number of bits to be shifted or the position of the bit to be replaced is specified by ZN3-ZN0 (16-bit operation) or ZN4-ZN0 (32-bit operation).



merae

During the shift and merge instruction (M2 = H, M1 = L, M0 = X), the merge block ORs the shift result with data from the register/counter.

S or Z fill

During bit replacement (M2 = H, M1 = H, M0 = L) in the 16-bit mode, this block sets the bit specified on the ZN3-ZN0 inputs with the logic level on the S input. This option works identically in the 32-bit mode, except that the bit to be replaced is specified on the Z4-Z0 inputs. During all other instructions except circular shifts, the S input specifies the logic level that will fill the bit position or positions vacated during the shift.

Z fill is used in the 32-bit mode to selectively put the device outputs in a high-impedance state. This feature is necessary to properly select the correct bit locations that will combine to form the shifted output. An example of a 32-bit circular shift four positions to the right, which illustrates the Z-fill technique, is shown in Figure 2.




FIGURE 2. 32-BIT Z-FILL TECHNIQUE

SHIFT OPERATION EXAMPLES

Examples of 'AS897A shift instructions are provided in the following paragraphs. Unless otherwise specified, the examples assume a 16-bit configuration.

shift left or right (M2 = L, M1 = L, M0 = X)

When in the shift-right (M0 = L) or shift-left (M0 = H) modes, ZN3-ZN0 define the number of bit positions to be shifted. If, for example, ZN3-ZN0 is equal to a decimal 10, the data selected by OP will be shifted 10 bit positions. The positions vacated during the shift operation are filled with the logic level being applied to the S input. NORM is inactive in all shift modes except normalization and is therefore shown as a don't care. If IP is high, the data selected by OP will be bit-reversed before it is passed to the shifter.

Example

Shift a 16-bit word on the data bus ten positions to the left and fill the least significant bits with highs.

CONTROL SIGNALS

SHIFT	NORMALIZE	NORMALIZE NUMBER OF BITS BIT TO SHIFT REVERSAL		DATA SOURCE	BIT FILL	CONFIGURATION
M2-M0	NORM	ZN4-ZN0	IP	OP	S	16B/32B
001	х	01010	0	0	1	1

Assume D15-D0 contains hex AF50:

D15-D0

Input Data

1010 1111 0101 0000

Y15-Y0

Result

0100 0011 1111 1111

Example

Shift a 32-bit word on the data bus 20 positions to the right. Fill vacated bit positions with highs.

CONTROL SIGNALS

SHIFT	NODAAA 1775	NUMBER OF BITS	BIT	DATA	BIT	CONFIGURATION
INSTRUCTION	NORMALIZE	TO SHIFT	REVERSAL	SOURCE	FILL	CONFIGURATION
M2-M0	NORM	ZN4-ZN0	IP	OP	S	16B/32B
000	Χ.	10100	See Figure 1		1	1

Assume D15-D0 contains hex 75BB FCAE:

D31-D16

D15-D0

Input Data

0111 0101 1011 1011

1111 1100 1010 1110

Result

Y31-Y16 | 1111 | 1111 | 1111 | 1111 |

Y15-Y0 |1111 0111 0101 1011|



circular shift left or right (M2 = L, M1 = H, M0 = X)

In this mode, data selected by OP is circular shifted left (MO = H) or right (MO = L) the number of bit positions specified by ZN3-ZN0. If, for example, the device is in the circular-shift-right mode (MO = L) and ZN3-ZN0 contains a decimal five, the data selected by OP will be shifted right five positions.

In all shift modes except 16-bit circular, the S input contains the bit used for end fill or bit replacement. In the 16-bit circular-shift mode, the S input controls whether the register/counter will operate as a 16-bit counter or as a data register. When S is high, the register/counter operates as a 16-bit binary counter; when S is low, the register/counter operates as a 16-bit data latch. Both functions are controlled on the positive edge of the CLK input. Data on Y15-Y0 will be latched into the register/counter on the rising edge of the clock when S is low.

Example

Circular shift a 16-bit word in the register/counter five positions to the right.

CONTROL SIGNALS

SHIFT	NORMALIZE	NUMBER OF BITS	BIT	DATA	LATCH OR	CONFIGURATION
INSTRUCTION	i	TO SHIFT	REVERSAL	SOURCE	COUNTER	
M2-M0	NORM	ZN4-ZN0	IP	OP	S	16B/32B
010	V	X0101	_	-	_	4

Assume the register/counter contains hex A016:

Register/Counter

Input Data

1010 0000 0001 0110

Y15-Y0

Result

1011 0101 0000 0000

shift and merge (M2 = H, M1 = L, M0 = X)

In the shift-and-merge mode, data selected by OP is shifted by OP is shifted left (MO = H) or right (MO = L) the number of positions specified by ZN3-ZN0, bit positions vacated by the shift are filled by the logic level on S, and the result is ORed with data in the register/counter.

Example

Shift data on the data bus six positions to the left, and fill vacated positions with zeros. Merge the shifted data with data from the data register.

CONTROL SIGNALS

SHIFT	NORMALIZE	NUMBER OF BITS	BIT	DATA	END	CONFIGURATION
INSTRUCTION	NONWALIZE	TO SHIFT	REVERSAL	SOURCE	FILL	CONFIGURATION
M2-M0	NORM	ZN4-ZN0	IP	OP	S	16B/32B
100	Х	00110	0	0	0	1

LSI Devices

Assume D15-D0 contains hex 6174 and register/counter contains hex 320B:

D15-D0

Input Data

0110 0001 0111 0100

Shift Result

Intermediate Result

0101 1101 0000 0000

Register/Counter

Input Data

0011 0010 0000 1011

Y15-Y0

Result

0111 1111 0000 1011

bit replacement (M2 = H, M1 = H, M0 = L)

In the bit-replacement mode, data in the bit position specified by ZN3-ZN0 is replaced by the logic level on the S input. If, for example, ZN3-ZN0 contains a decimal seven and S contains a logic high, bit 7 of the data selected by OP will be set high regardless of its original state. In the following example, OP has been set high to select data from the register/counter. Because IP has been set high, the data will be bitreversed before it enters the shifter.

Example

Bit-reverse the data in the register/counter and set bit 7 of the result to zero.

CONTROL SIGNALS

SHIFT INSTRUCTION	NORMALIZE	POSITION OF BIT TO BE INSERTED	BIT REVERSAL	DATA SOURCE	INSERT BIT	CONFIGURATION
M2-M0	NORM	ZN4-ZN0	IP	OP	S	16B/32B
110	Х	X0111	1	1	0	1 .

Register/Counter

Input Data

0110 0001 0011 0100

Intermediate

Result after Bit-Reversal

0010 1100 1000 0110

Result

Y15-Y0

Result

0010 1100 0000 0110



data normalization (M2 = H, M1 = H, M0 = L)

The data-normalization mode shifts data on D15-D0 to the left until a high logic level appears in the most-significant-bit position of output Y15-Y0 if HEX/BIN is low. If HEX/BIN is high, only 4-digit groups containing leading zeros are shifted left. The number of positions shifted to accomplish this is determined by the leading-zero detector. This count will be output on ZN3-ZN0 when the NORM input is low.

Since the leading-zero detector counts leading zeros in the D15-D0 input, the normalization is designed to operate on data from the data bus rather than the register/counter. Therefore OP is set low in the following example. The S input is programmed low so that all bit positions vacated during the shift will be filled with zeros.

Example

Perform a hex normalization on a 16-bit data word from the data bus.

CONTROL SIGNALS

SHIFT INSTRUCTION	NORMALIZE	NUMBER OF BITS TO BE SHIFTED	LEADING-ZERO MODE	BIT REVERSAL	DATA SOURCE	INSERT BIT	CONFIGURATION
M2-M0	NORM	ZN4-ZNO	HEX/BIN	IΡ	OP	S	16B/32B
111	0	Outputs leading zero count	1	0	0	. 0	1

Assume D15-D0 contains hex 002B:

D15-D0

Input Data

0000 0000 0010 1011

ZN3-ZNO

Leading-Zero

Count

1000

Y15-Y0

Result

1010 1011 0000 0000

Example

Perform a binary normalization on a 32-bit word from the data bus.

CONTROL SIGNALS

ſ	SHIFT	NORMALIZE	NUMBER OF BITS LEADING-ZERO BIT		DATA	BIT	CONFIGURATION	
1	INSTRUCTION	NONWALIZE	TO SHIFT	MODE	REVERSAL	SOURCE	FILL	CONFIGURATION
	M2-M0	NORM	ZN4-ZNO	HEX/BIN	IP	OP	S	16B/32B
	111	0	Outputs leading zero count	0 See Figu		ure 1	0	0

Assume D31-D0 contains hex 0000 3D61:

D31-D16

D15-D0 -

Input Data

0000 0000 0000 0000

0011 1101 0110 0001

ZN4-ZNO 10010

Leading-Zero

Count

Y31-Y16

Y15-Y0

Result

1111 0101 1000 0100

0000 0000 0000 0000

IEEE floating-point normalization

Floating-point normalization is used to preserve number resolution after subtraction or some other floatingpoint algorithm that results in orders of magnitude reduction. Three 'AS897A devices can be configured to convert a 32-bit data word into the IEEE floating-point format shown in Figure 3.

1 BIT	8 BITS	23 BITS
S	E	F

S - sign bit

E - 8-bit exponent

F - 23-bit fraction

FIGURE 3. IEEE FLOATING-POINT FORMAT

Figure 4 shows the three-device configuration. The limitation of this application is that only 23 bits of the 32 bits are used in the significand, and the sign bit must be set from hardware. As an alternate to the IEEE floating-point format, the same hardware configuration can be used to normalize a 32-bit data word resulting in a 32-bit significand and a five-bit exponent.




FIGURE 4. THREE-DEVICE CONFIGURATION FOR IEEE FLOATING-POINT FORMAT

Example

Input data in IEEE floating point format

Sign Previous

Bit

Exponent

Mantissa

0010 1001 000 1001 0001 0001 0001 0001

Input mantissa concatenated with: 0 0000 0000 to D31-D0 of the 'AS897As

D31-D16

D15-D0

0001 0010 0010 0010 0010 0010 0000 0000

Normalize mantissa and output the leading zero count on ZN4-ZNO.

D31-D16

D15-D0

ZN4-ZNO

1001 0001 0001 0001 0001 0000 0000 0000

00011

Pack result in IEEE floating point format Note: Exponent = old exponent - ZN4-ZN0

Sign

Bit

Exponent -

Mantissa

0010 0110 001 0001 0001 0001 0001 0000

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC1	7 V
Supply voltage, VCC2	
Input voltage: I/O ports	5.5 V
All other inputs	
Operating case temperature range:	SN54AS897A
Operating free-air temperature range:	SN74AS897A
Storage temperature range	65°C to 150°C



recommended operating conditions

			SI	SN54AS897A			SN74AS897A			
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT	
V _{CC1}	Supply voltage		4.5	5	5.5	4.5	5	5.5	V	
V _{CC2}	Supply voltage		1.9	2	2.1	1.9	2	2.1	V	
VIH	High-level input voltage		2			2			V	
VIL	Low-level input voltage		-		0.8			0.8	V	
Vон	High-level output voltage	ZL			5.5			5.5	V	
lau	High-level output current	ZN4-ZN0			-0.4			-0.4	mA	
Іон	High-level output current	Y15-Y0		-1				-2.6] mA	
1	Low-level output current	ZN4-ZN0		4				8	mA	
JOL	Low-level output current	ZL, Y15-Y0			12			24	mA	
	Pulse duration	CLK low	10			10				
t _w	Pulse duration	CLK high	10			10			ns	
		Y15-Y0	10			10				
١.	0	S [†]	15			14				
t _{su}	Setup time before CLK1	M0, M1, M2 [†]	15			14			ns	
		16B/32B‡	20			18			1	
		Y15-Y0 [‡]	2			2				
	11.11.2	S [†]	0			0]	
th	Hold time after CLK†	M0, M1, M2 [†]				0			ns	
		16B/32B‡	8			8			1	
TA	Operating free-air temperature		- 55			0		70	°C	
TC	Operating case temperature				125				°C	

[†] These parameters only apply in the circular mode and with 16B/32B high.

electrical characteristics over recommended operating temperature range (unless otherwise noted)

		TEAT O	ONDITIONS	SI	154AS8	97A	SI	174AS8	97A	
	ARAMETER	TEST C	ONDITIONS	MIN	TYP [†]	MAX `	MIN	TYP [†]	MAX	UNIT
VIK		$V_{CC} = 4.5 \text{ V},$	1 ₁ = 18 mA			- 1.5			- 1.5	V
Іон	ZL	$V_{CC} = 4.5 \text{ V},$	V _{OH} = 5.5 V			0.1			0.1	mA
	All outputs	$V_{CC} = 4.5 \text{ V to } 5.5$	V, $I_{OH} = -0.4 \text{ mA}$	Vcc-2	2		Vcc-	2		٧
Voн	Y15-Y0	$V_{CC} = 4.5 \text{ V},$	I _{OH} = −1 mA	2.4	3.2					V
	115-10	$V_{CC} = 4.5 \text{ V},$	$I_{OH} = -2.6 \text{ mA}$				2.4	3.2		ľ
	ZN4-ZNO	$V_{CC} = 4.5 \text{ V},$	$I_{OL} = 4 \text{ mA}$		0.25	0.4		0.25	0.4	
VOL	2114-2110	$V_{CC} = 4.5 \text{ V},$	$I_{OL} = 8 \text{ mA}$					0.35	0.5	l v l
VOL	ZL, Y15-Y0	$V_{CC} = 4.5 \text{ V},$	$I_{OL} = 12 \text{ mA}$		0.25	0.4		0.25	0.4]
	ZL, 115-10	$V_{CC} = 4.5 \text{ V},$	$I_{OL} = 24 \text{ mA}$					0.35	0.5	
lı .	I/O ports [‡]	$V_{CC} = 5.5 V,$	V _I = 5.5 V			0.1			0.1	mA
''	All others	$V_{CC} = 5.5 V$,	V _I = 7 V			0.1			0.1	'''A
	I/O ports [‡]	Vcc = 5.5 V,	V _I = 2.7 V			40			40	
ΉΗ	All others	vCC = 5.5 v,	V ₁ = 2.7 V			20			20	μmA
Ίμ	All inputs	$V_{CC} = 5.5 \text{ V},$	V ₁ = 0.4 V			-0.4			-0.4	mA
lo§		$V_{CC} = 5.5 V,$	$V_0 = 2.25 V$	- 30		-112	- 30		- 112	mA
ICC1		$V_{CC} = 5.5 V$,	See Note 1			100			90	mA
ICC2		$V_{CC} = 2.1 \text{ V},$	See Note 1			180			170	mA

 $^{^{\}dagger}$ All typical values are at $V_{CC} = 5$ V, $T_{A} = 25$ °C.

[§] The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, I_{OS}. NOTE 1: Supply currents I_{CC1} and I_{CC2} are measured with M0, M1, M2, IP, OP, S, ZN3-ZN0, D15-D0, and OEY low; 16B/32B, NORM, and CLK high; and Y15-Y0, ZL, and ZN4 open.



[‡]These parameters only apply in the circular mode.

 $^{^{\}ddagger}\text{For I/O}$ ports, the parameters IIH and IIL include the offstate output current.

switching characteristics over recommended operating temperature range

PARAMETER	FROM (INPUT)	TO (OUTPUT)	C _L = 5 R1 = 5	V_{CC} = 4.5 V to 5.5 V, C_L = 50 pF, R1 = 500 Ω, R2 = 500 Ω				
			SN54AS897A		SN74AS897A	1		
			MIN M		MIN MAX	ļ ——		
	D15-D0	Y15-Y0		37	33	1		
	S	Y15-Y0		20	17	1		
	ZN3-ZN0	Y15-Y0		24	22			
	IP	Y15-Y0		33	29			
t _{pd}	OP	Y15-Y0		33	29	ns		
,	M0, M1, M2	Y15-Y0		24	21			
	CLK [†]	Y15-Y0		47	42			
	D15-D0	ZL		28	27	}		
	D15-D0 [‡]	ZN4-ZN0		28	26	1		
	M0, M1, M2 [§]	ZN4-ZN0		25	20			
	16B/32B	Y15-Y0		29	26]		
t _{en}	NORM [‡]	ZN3-ZN0		26	21	ns		
	ŌĒŸ	Y15-Y0		22	19]		
	ZN4, ZL	Y15-Y0		32	29	}		
	M0, M1, M2 [§]	ZN4-ZN0		22	20			
	16B/32B	Y:15-Y0	31 14		27	ns		
t _{dis}	NORM ‡	ZN3-ZN0			12			
	OEY	Y15-Y0		10	9	1		
	ZN4, ZL	Y15-Y0		30				

[†] This parameter applies only to the circular mode with S high and OP high.

[‡] These parameters apply only to the normalization mode.

[§] These parameters apply only to the 32-bit mode ($16B/\overline{32B} = L$).

SN54ALS963, SN54ALS964, SN74ALS963, SN74ALS964 DUAL-RANK 8-BIT SHIFT REGISTERS WITH 3-STATE OUTPUTS

D2881, NOVEMBER 1985

- Serial-to-Parallel and Parallel-to-Serial Conversions
- Parallel I/O Registers
- Data Exchangeable Between I/O Register and Shift Register
- Choice of Synchronous and/or Asynchronous Clear
- Independent or Dual Register Clocking
- Functionally Similar to National Semiconductor DM74LS962
- Dependable Texas Instruments Quality and Reliability

description

The 'ALS963 and 'ALS964 each contain an 8-bit shift register in parallel with an 8-bit I/O register. In addition to serial-to-parallel and parallel-to-serial conversions, these devices are capable of exchanging data between the shift and I/O registers. Control lines determine the mode of operation as shown in the function table.

The 'ALS963 features individual shift and I/O register clock inputs whereas the 'ALS964 features simultaneous register clocking through a single clock input. Clocking in both cases is achieved by positive transitions at the clock inputs.

The clear function for the 'ALS963 is synchronous (active high). The 'ALS964 features active-high synchronous and asynchronous clearing.


The SN54ALS963 and SN54ALS964 are characterized for operation over the full military of $-55\,^{\circ}\text{C}$ to 125 $^{\circ}\text{C}$. The SN74ALS963 and SN74ALS964 are characterized for operation from 0 $^{\circ}\text{C}$ to 70 $^{\circ}\text{C}$.

SN54ALS963 . . . JT PACKAGE SN74ALS963 . . . DW OR NT PACKAGE

(TOP VIEW) OE T 1 U20 VCC SERIN 12 19 A/QA GIN | 3 18 B/QR G2-1 4 17 C/QC SCLR 75 16 D/QD G1-2 | 16 15 E/QE GSH [7 14 F/QF SEROUT 18 13 G/QG CLK2 🛮 9 12 H/QH GND 110 11 CLK1


SN54ALS963 . . . FK PACKAGE SN74ALS963 . . . FN PACKAGE

(TOP VIEW)




SN54ALS964 . . . JT PACKAGE SN74ALS964 . . . DW OR NT PACKAGE

(TOP VIEW)



SN54ALS964 . . . FK PACKAGE SN74ALS964 . . . FN PACKAGE

(TOP VIEW)




Texas VI

Copyright © 1985, Texas Instruments Incorporated


LSI Devices

'ALS963 logic symbol†




[†]This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

'ALS963 register-level logic diagram



SN54ALS963, SN74ALS963 DUAL-RANK 8-BIT SHIFT REGISTERS WITH 3-STATE OUTPUTS




'ALS963 **FUNCTION TABLE**

			IN	PUTS			A/QA	ODERATION OF EUROPES	
ŌĒ	GIN	GE-1	G1-2	GSH	CLK1	CLK2	SCLR	THROUGH	OPERATION OR FUNCTION
								H/QH	
Н	H	Н	Н	Н	X	X	L	HI-Z	All data stable
L	H	Н	Н	Н	X	X	L	OUTPUT	All data stable
Х	L	Н	Н	Н	1	X	L	INPUT	Enter data from I/O into Reg 1
Н	Н	L	Н	н	Ť	X	L	HI-Z	Copy data from Reg 2 to Reg 1
L	Н	L	н	Н	1	X	L	OUTPUT	Copy data from Reg 2 to Reg 1
X	L	L	н	Н	1	1	L	INPUT	Reg 1 ORs data from Reg 2 and I/O
Н	Н	Н	L	X	X	1	L	HI-Z	Copy data from Reg 1 to Reg 2
L	Н	Н	L	X	X	1	L	OUTPUT	Copy data from Reg 1 to Reg 2
X	L	Н	L	X	1	1	L	INPUT	Copy data from Reg 1 to Reg 2,
									enter new data from I/O into Reg 1
Н	Н	L	L	X	1	1	L	HI-Z	Exchange data between registers
L	н	L	L	X	1	†	L	OUTPUT	Exchange data between registers
X	L	L	L	X	1	1	Ŀ	INPUT	Copy data from Reg 1 to Reg 2,
ŀ									Reg 1 ORs data from Reg 2 and I/O
Н	Н	Н	Н	L	Х	1	L	HI-Z	Shift data in Reg 2
L	н	Н	н	L	Х	†	L	OUTPUT	Shift data in Reg 2
X	L	Н	н	L	1	Ť	L	INPUT	Shift data in Reg 2, enter new data
ļ									from I/O into Reg 1
Н	Н	L	Н	L	1	†	L	HI-Z	Copy data from Reg 2 to Reg 1,
ļ									shift data in Reg 2
L	Н	L	н	L	1	1	L	OUTPUT	Copy data from Reg 2 to Reg 1,
1									shift data in Reg 2
X	L	L	н	L.	1	†	L	INPUT	Reg 1 ORs data from Reg 2 and I/O,
									shift data in Reg 2
X	Н	X	X	Х	1	X	Н		Synchronously clear Reg 1
×	Х	Х	Х	Х	X	1	н		Synchronously clear Reg 2
×	н	Х	Х	Х	1	†	н		Synchronously clear both registers
×	L	Х	Х	Х	1	1	н	INPUT	Enter data from I/O into Reg 1 and
									synchronously clear Reg 2
×	Ŀ	X	X	Х	1	Х	Н	INPUT	Enter data from I/O into Reg 1


SN54ALS964, SN74ALS964 DUAL RANK 8 BIT SHIFT REGISTERS WITH 3 STATE OUTPUTS

'ALS964 logic symbol[†]




[†]This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

'ALS964 register-level logic diagram



SN54ALS964, SN74ALS964 **DUAL-RANK 8-BIT SHIFT REGISTERS WITH 3-STATE OUTPUTS**

'ALS964 gate-level logic diagram (positive logic)



SN54ALS964, SN74ALS964 DUAL-RANK 8-BIT SHIFT REGISTERS WITH 3-STATE OUTPUTS

'ALS964 FUNCTION TABLE


				IN	PUTS				A/QA	OPERATION OF SUMPTION
H	ŌĒ	GIN	G2-1	G1-2	GSH	CLK	ACLR	SCLR		OPERATION OR FUNCTION
L H H H H H X L L OUTPUT All data stable X L H H H H H ↑ L L L INPUT Enter data from I/O into Reg 1 H H L H L H H ↑ L L L OUTPUT Copy data from Reg 2 to Reg 1 X L L H H H ↑ L L L INPUT Reg 1 ORs data from Reg 2 to Reg 1 X L L H H H L X ↑ L L INPUT Reg 1 ORs data from Reg 2 and I/O H H H L X ↑ L L OUTPUT Copy data from Reg 1 to Reg 2 L H H L X ↑ L L OUTPUT Copy data from Reg 1 to Reg 2 X L H L X ↑ L L INPUT Copy data from Reg 1 to Reg 2 Exchange data from Reg 1 to Reg 2 enter new data from I/O into Reg 1 H H L L X ↑ L L INPUT Exchange data between registers X L L L X ↑ L L INPUT Copy data from Reg 1 to Reg 2, enter new data from I/O into Reg 1 H H H L L X ↑ L L INPUT Shift data in Reg 2 X L H H L ↑ L L OUTPUT Shift data in Reg 2 X L H H L ↑ L L INPUT Shift data in Reg 2 X L H H L ↑ L L INPUT Copy data from Reg 2 to Reg 1, shift data in Reg 2 X L H L H L ↑ L L INPUT Copy data from Reg 2 to Reg 1, shift data in Reg 2 X L H L H L ↑ L L INPUT Copy data from Reg 2 to Reg 1, shift data in Reg 2 X L H L H L ↑ L L INPUT Copy data from Reg 2 to Reg 1, shift data in Reg 2 X L L H L H L ↑ L L INPUT Copy data from Reg 2 to Reg 1, shift data in Reg 2 X L L H L H L ↑ L L INPUT Copy data from Reg 2 to Reg 1, shift data in Reg 2 X L L L H L T L L INPUT Reg 1 ORs data from Reg 2 and I/O, shift data in Reg 2 X L L L H L T L L SHOUTPUT Reg 1 ORS data from Reg 2 and I/O, shift data in Reg 2 X H X X X X X X X X H X A A A Asynchronously clear Reg 1 and Reg 2										
X	1									
H	L	Н	Н	Н	н	X	L	L		All data stable
L H L H H T T L L OUTPUT Copy data from Reg 2 to Reg 1 X L L H H H T L L L INPUT Reg 1 ORs data from Reg 2 and I/O H H H H L X T L L OUTPUT Copy data from Reg 1 to Reg 2 L H H L X T L L INPUT Copy data from Reg 1 to Reg 2 X L H L X T L L INPUT Copy data from Reg 1 to Reg 2 Exchange data between registers L H L L X T L L OUTPUT Exchange data between registers X L L L X T L L OUTPUT Copy data from Reg 1 to Reg 2, Reg 1 ORs data from Reg 1 to Reg 2, Reg 1 ORs data from Reg 1 to Reg 2, Reg 1 ORs data from Reg 2 and I/O H H H H H L T L L MI-Z Shift data in Reg 2 X L H H L T L L INPUT Shift data in Reg 2 X L H H L T L L INPUT Shift data in Reg 2 X L H L H L T L L INPUT Shift data in Reg 2 Copy data from Reg 2 to Reg 1, shift data in Reg 2 X L L H L H L T L L INPUT Reg 1 OUTPUT Shift data in Reg 2 X L L H L H L T L RH-Z Copy data from Reg 2 to Reg 1, shift data in Reg 2 X L L H L H L T L L INPUT Reg 1 ORS data from Reg 2 and I/O, shift data in Reg 2 X L L H L H L T L Shift data in Reg 2 X L L H L H L T L Shift data in Reg 2 X L L H L H L T L Shift data in Reg 2 X L L H L H L T L Shift data in Reg 2 X L L H L H L T L Shift data in Reg 2 X L L H L H L T L Shift data in Reg 2 X L L H L H L T L Shift data in Reg 2 X L L H L H L T L Shift data in Reg 2 X A Synchronously clear Reg 1 and Reg 2 X A Synchronously clear Reg 1 and Reg 2 X A Synchronously clear Reg 1 and Reg 2	X			Н			L	L		Enter data from I/O into Reg 1
X	Н	Н	L	Н	Н	1	L	L	HI-Z	Copy data from Reg 2 to Reg 1
H	L	Н	L	H	н	1	L	L	OUTPUT	Copy data from Reg 2 to Reg 1
L H H L X ↑ L L OUTPUT Copy data from Reg 1 to Reg 2 X L H L X ↑ L L INPUT Copy data from Reg 1 to Reg 2, enter new data from I/O into Reg 1 H H L L X ↑ L L OUTPUT Exchange data between registers L H L L X ↑ L L OUTPUT Exchange data between registers X L L L X ↑ L L INPUT Copy data from Reg 1 to Reg 2, Reg 1 ORs data from Reg 1 to Reg 2, Reg 1 ORs data from Reg 1 to Reg 2, Reg 1 ORs data from Reg 1 to Reg 2, Reg 1 ORs data from Reg 1 to Reg 2 X L H H H L ↑ L L UTPUT Shift data in Reg 2 X L H H H L ↑ L L INPUT Shift data in Reg 2 X L H H L ↑ L L HI-Z Copy data from Reg 2 to Reg 1, shift data in Reg 2 L H L H L ↑ L L OUTPUT Copy data from Reg 2 to Reg 1, shift data in Reg 2 X L L H L H L ↑ L L OUTPUT Shift data in Reg 2 X L L H L H L ↑ L L INPUT Shift data in Reg 2 X L L H L H L ↑ L L OUTPUT Copy data from Reg 2 to Reg 1, shift data in Reg 2 X L L H L H L ↑ L L INPUT Reg 1 ORs data from Reg 2 and I/O, shift data in Reg 2 X L L L H L ↑ L L SHIPUT Reg 1 ORs data from Reg 2 and I/O, shift data in Reg 2 X L L L H L ↑ L L SHIPUT Reg 1 ORs data from Reg 2 and I/O, shift data in Reg 2 X L L L H L ↑ L L SHIPUT Reg 1 ORs data from Reg 2 and I/O, shift data in Reg 2 X H X X X X X X X H X A A A Asynchronously clear Reg 1 and Reg 2	X	L	L	Н	Н	1	L	L	INPUT	Reg 1 ORs data from Reg 2 and I/O
X	Н	Н	Н	L	X	Ť	L	L	HI-Z	Copy data from Reg 1 to Reg 2
H	L	Н	Н	L	X	1	L	L	OUTPUT	Copy data from Reg 1 to Reg 2
H	X	L	Н	Ł	×	1	L	L	INPUT	Copy data from Reg 1 to Reg 2,
L H L L X ↑ L L OUTPUT Output Ou										enter new data from I/O into Reg 1
X	Н	Н	L	L	×	1	L	L	HI-Z	Exchange data between registers
Reg 1 ORs data from Reg 2 and I/O	L	Н	L	L	×	†	L	L	OUTPUT	Exchange data between registers
H	X	L	L	L	X	1	L	L	INPUT	Copy data from Reg 1 to Reg 2,
L H H H L ↑ L L OUTPUT Shift data in Reg 2 X L H H L ↑ L L INPUT Shift data in Reg 2 Purply Copy data from Reg 2 to Reg 1 Reg 2 Purply Copy data from Reg 2 to Reg 1 Reg 2 Purply Copy data from Reg 2 to Reg 1 Reg 1 Reg 1 Reg 1 Reg 1 Reg 1 Reg 1 Reg 1 Reg 1 Reg 1 Reg 2 Reg 1 Reg 1 Reg 2 Reg 2 Reg 1 Reg 2 Reg 2 Reg 2 Reg 2 Reg 3 Reg 3 Reg 4 Reg 3 Reg 4 Reg 4 Reg 4 Reg 4 Reg 4 Reg 4 Reg 4 Reg 4 Reg 4 Reg 4 Reg 4 Reg 4 Reg 4 Reg 4 Reg 4 Reg 4 Reg 4 Reg 4 Reg 5 Reg 5 Reg 5 Reg 6 Reg 6 Reg 7 Reg 6 Reg 7										Reg 1 ORs data from Reg 2 and I/O
X	Н	Н	Н	Н	L	1	L	L	HI-Z	Shift data in Reg 2
	L	Н	н	н	L	1	Ł	L	OUTPUT	Shift data in Reg 2
H	Х	L	н	Н	L	1	L	L	INPUT	Shift data in Reg 2, enter new data
Shift data in Reg 2 Copy data from Reg 2 to Reg 1, shift data in Reg 2 Copy data from Reg 2 to Reg 1, shift data in Reg 2 X										from I/O into Reg 1
L H L H L L OUTPUT Output Shift data in Reg 2 Copy data from Reg 2 to Reg 1, shift data in Reg 2 X L L H L INPUT Reg 1 ORs data from Reg 2 and I/O, shift data in Reg 2 X H X X X T L H Synchronously clear Reg 1 and Reg 2 X X X X X X H X Asynchronously clear Reg 1 and Reg 2	Н	Н	L	Н	L	1	L	L	HI-Z	Copy data from Reg 2 to Reg 1,
Shift data in Reg 2 Shift data in Reg 2 Reg 1 ORs data from Reg 2 and I/O, Shift data in Reg 2 X	1								ļ	shift data in Reg 2
X L L H L L INPUT Reg 1 ORs data from Reg 2 and I/O, shift data in Reg 2 X H X X X 1 L H Synchronously clear Reg 1 and Reg 2 X X X X X H X Asynchronously clear Reg 1 and Reg 2	L	н	L	Н	L	1	L	L	OUTPUT	Copy data from Reg 2 to Reg 1,
X H X X X 1 L H Synchronously clear Reg 1 and Reg 2 X X X X X X X X Asynchronously clear Reg 1 and Reg 2										shift data in Reg 2
X H X X X 1 L H Synchronously clear Reg 1 and Reg 2 X X X X X X X X Asynchronously clear Reg 1 and Reg 2	×	L	L	н	L	1	L	L	INPUT	Reg 1 ORs data from Reg 2 and I/O,
X H X X X ↑ L H Synchronously clear Reg 1 and Reg 2 X X X X X X H X Asynchronously clear Reg 1 and Reg 2										, -
X X X X X X H X Asynchronously clear Reg 1 and Reg 3	X	Н	X	X	X	1	L	Н		Synchronously clear Reg 1 and Reg 2
	x	Х	×	×	×	X	н	x		Asynchronously clear Reg 1 and Reg 2
	×	L	X	Х	Х	1	L	н	INPUT	, , ,
synchronously clear Reg 2										1

SN54ALS963, SN74ALS963 DUAL-RANK 8-BIT SHIFT REGISTERS WITH 3-STATE OUTPUTS

'ALS963 typical sequence

Illustrated below is the following sequence:

- 1. Clear both registers to zero.
- 2. Input 0011 0011 in Reg 1.
- 3. Transfer 0011 0011 from Reg 1 to Reg 2.
- 4. Input 0111 0111 into Reg 1.
- 5. Shift contents of Reg 2, SERIN = 0
- 6. Shift contents of Reg 2, SERIN = 1
- 7. Exchange contents of Reg 1 with Reg 2.






'ALS964 typical sequence

Illustrated below is the following sequence:

- 1. Asynchronously clear Reg 1 and Reg 2 to zero, operate, then synchronously clear.
- 2. Input 0011 0011 into Reg 1.
 3. Transfer 0011 0011 from Reg 1 to Reg 2 and input 0
- 3. Transfer 0011 0011 from Reg 1 to Reg 2 and input 0111 0111 into Reg 1.
- 4. Shift contents of Reg 2, SERIN = 0
- 5. Shift contents of Reg 2, SERIN = 1
- 6. Exchange contents of Reg 1 with Reg 2.



SN54ALS963, SN54ALS964, SN74ALS963, SN74ALS964 DUAL-RANK 8-BIT SHIFT REGISTERS WITH 3-STATE OUTPUTS

ŧ	absolute maximum ratings over operating free-air temperature range (unless otherwise noted)
	Supply voltage, VCC
	Input voltage: All inputs
	I/O ports
	Operating free-air temperature range: SN54ALS963, SN54ALS964 55 °C to 125 °C
	SN74ALS963, SN74ALS964 0°C to 70°C
	Storage temperature range -65 °C to 150 °C

'ALS963 recommended operating conditions

			SN	154ALS	963	SN	74ALS	963	UNIT
l			MIN	NOM	MAX	MIN	NOM	MAX	UNII
Vcc	Supply voltage		4.5	. 5	5.5	4.5	5	5.5	V
VIH	High-level input voltage		2			2			V
VIL	Low-level input voltage				0.8			0.8	V
ЮН	High-level output current			- 1			-2.6	mA	
loi	Low-level output current	SEROUT			8			16	mA
lOL	Low-level output current	Q _A thru Q _H			12			24	1
fclock	Clock frequency (at 50%	duty cycle)	0		25	0		25	MHz
	Pulse duration	CLK1 high or low	20			20			ns
tw		CLK2 high or low	20			20			
		Data before CLK11							
		GIN before CLK1↑							
	Setup time	G1-2 before CLK21		`					ns
t _{su}	Setup time	G2-1 before CLK11							115
ŀ		GSH before CLK2↑							
		SCLR before CLK1↑ or CLK2↑							
th	Hold time after CLK1↑ or CLK2↑								ns
TA	Operating free-air tempera	erating free-air temperature			125	0		70	°C

'ALS964 recommended operating conditions

			SM	154ALS	964	SN	74ALS	964	UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage		4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage		2			2			V
VIL	Low-level input voltage				0.8			0.8	V
¹ ОН	High-level output current				- 1			-2.6	mA
I _{OL}	Low-level output current	SEROUT			8			16	mA
	Low-level output current	Q _A thru Q _H	·		12			24	
fclock	Clock frequency (at 50%	duty cycle)	0		25	0		25	MHz
	Pulse duration	CLK high or low	20			20			ns
tw		ACLR low							
		Data before CLK↑							
		GIN before CLK↑							
t _{su}	Setup time	G1-2 before CLK↑							ns
'su	octup time	G2-1 before CLK↑							113
		GSH before CLK↑							
		SCLR before CLK↑							1
th	Hold time after CLK1								ns
TA	Operating free-air tempera	ture	- 55		125	0		70	°C



SN54ALS963, SN54ALS964, SN74ALS963, SN74ALS964 DUAL-RANK 8-BIT SHIFT REGISTERS WITH 3-STATE OUTPUTS

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

P/	ARAMETER	TEST CONDITION	ons		54ALS 54ALS		SN74ALS963 SN74ALS964			UNIT	
	*			MIN	TYP [†]	MAX	MIN	TYP [†]	MAX		
VIK		$V_{CC} = 4.5 V,$	I _j = -18 mA			-1.5			- 1.5	V	
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$	$I_{OH} = -0.4 \text{ mA}$	Vcc-	2		Vcc	- 2			
v_{OH}		$V_{CC} = 4.5 V,$	$I_{OH} = -1 \text{ mA}$	2.4	3.3					V	
		$V_{CC} = 4.5 V,$	$I_{OH} = -2.6 \text{ mA}$, , , , , , , , , , , , , , , , , , ,			2.4	3.2			
	SEROUT	$V_{CC} = 4.5 \text{ V},$	IOL = 8 mA		0.25	0.4		0.25 0.4	0.4		
VOL	SENOOT	$V_{CC} = 4.5 V,$	I _{OL} = 16 mA					0.35	0.5	V	
VOL	Q _A thru Q _H	$V_{CC} = 4.5 \text{ V},$	I _{OL} = 12 mA		0.25	0.4		0.25	0.4] `	
		$V_{CC} = 4.5 V,$	I _{OL} = 24 mA					0.35	0.5	l	
ł _l	A thru H	$V_{CC} = 5.5 V,$	$V_{ } = 5.5 \text{ V}$			0.1			0.1	mA	
'1	Any other	$V_{CC} = 5.5 V,$	$V_I = 7 V$			0.1			0.1		
ίH [‡]		$V_{CC} = 5.5 V,$	V _I = 2.7 V			20			20	μА	
IIL‡		$V_{CC} = 5.5 V,$	V _I = 0.4 V			-0.1			-0.1	mA	
10 [§]		$V_{CC} = 5.5 V$,	V _O = 2.25 V	- 30		-112	- 30		- 112	mA	
			Outputs high								
	'ALS963	$V_{CC} = 5.5 V$	Outputs low							mA	
loo			Outputs disabled							1	
Icc			Outputs high								
ł	Ì	'ALS964	$V_{CC} = 5.5 V$	Outputs low							mA
			Outputs disabled							1	

 $^{^{\}dagger}$ All typical values are at $V_{CC} = 5 \text{ V}$, $T_{A} = 25 ^{\circ}\text{C}$.

[‡]For I/O ports (Q_A throuh Q_H), the parameters I_{IH} and I_{IL} include the off-state output current.

[§]The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS.

SN54ALS963, SN54ALS964, SN74ALS963, SN74ALS964 DUAL-RANK 8-BIT SHIFT REGISTERS WITH 3-STATE OUTPUTS

'ALS963 switching characteristics (see Note 1)

PARAMETER	FROM (INPUT)	то (оитрит)	SN	C _L R1 R2	= 4.5 = 50 pF = 500 (= 500 (= MIN 1	;, ?, ?, to MAX) (1)	UNIT
		·	MIN		MAX	MIN		MAX	1
f _{max}	CLK1 or CLK2	Any Q	25	30		25	30		MHz
tPLH	CLK1	Any Q		10			10		ns
^t PHL .	CERT	Ally Q		14			14		113
tPLH.	CLK2	SEROUT		10			10		ns
^t PHL	OLKZ	OLNOO!		14			14		113
^t PHZ	ŌĒ	Any Q		15			15		ns
tPLZ) JE	Ady C		18		18		1115	
^t PZH	ŌĒ	Any Q		12			12		ns
^t PZL		Any u		12			12		

'ALS964 switching characteristics (see Note 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$ $C_L = 50 \text{ pF},$ $R1 = 500 \Omega,$ $R2 = 500 \Omega,$ $T_A = \text{MIN to MAX}$ $SN54ALS964 = SN74ALS964$						UNIT
			MIN		964 MAX	MIN	TVP	MAX	4
f _{max}	CLK	Any Q	25	30	WAA	25	30	WAA	MHz
^t PLH	C) K	40	1	10			10		
[†] PHL	CLK	Any Q		14			14		ns
^t PLH	CLK	SEROUT		10			10		ns
^t PHL	7 CLK	SENOOT		14			14		115
^t PHZ	ACLR	Any Q or SEROUT		14			14		ns
^t PHZ	ŌĒ	Any Q		15 18 12			15		
^t PLZ]	Any d					18		ns
^t PZH	ŌĒ	Any Q					12		ns
^t PZL] "	Ally d		12			12		115

NOTE: Load circuit and voltage waveforms are shown in Section 1.



D2835 APRIL 1984-REVISED JANUARY 1986

- 3-State I/O-Type Read-Back Inputs
- Bus-Structured Pinout
- Choice of True or Inverting Logic 'ALS990 . . . True Outputs 'ALS991 . . . Inverting Outputs
- Package Options Include Both Plastic and Ceramic Chip Carriers in Addition to Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability

description


These 8-bit latches are designed specifically for storing the contents of the input data bus plus providing the capability of reading-back the stored data onto the input data bus.

The eight latches of the 'ALS990 and 'ALS991 are transparent D-type. While the enable (C) is high, the Q outputs of the 'ALS990 will follow the data (D) inputs. For the 'ALS991, the Q outputs will provide the complement of what is applied to its data (D) inputs.


Read-back is <u>provided</u> through the read-back control input (OERB). When the control is taken low, the data present at the output of the data latches will be allowed to pass back onto the input data bus. When it is taken high, the output of the data latches will be isolated from the data (D) inputs. The read-back control does not affect the internal operation of the latches; however, precautions should be taken not to create a busconflict situation.

The SN74ALS990 and SN74ALS991 are characterized for operation from 0 °C to 70 °C.

SN74ALS990 . . . DW OR N PACKAGE (TOP VIEW)




SN74ALS990 . . . FN PACKAGE (TOP VIEW)




SN74ALS991 . . . DW OR N PACKAGE (TOP VIEW)




SN74ALS991 . . . FN PACKAGE (TOP VIEW)












[†]This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

2

logic diagrams (positive logic)







 † This setup time ensures the readback circuit will not create a conflict on the input data bus.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC
Input voltage, (OERB and C inputs)
Voltage applied to D inputs
Operating free-air temperature range SN74ALS990, SN74ALS9910°C to 70°C
Storage temperature range

recommended operating conditions

	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,				MIN	NOM	MAX	UNIT		
Vcc	Supply voltage				4.5	5	5.5	V		
VIH	High-level input voltage				2			V		
VIL	Low-level input voltage						0.8	V		
lau	High-level output currer		Q				-2.6	mA		
IOH	riigii-ievei output current		D				-0.4	I IIIA		
lo.	Low-level output current		Ω.				24	^		
lOL	Low-level output curren		D				8	mA		
tw	Pulse duration, enable C	high			10			ns		
	Setup time	Data before C↓			10					
tsu	Setup time	Data before OER	B↓		10			ns		
th	Hold time	Data after C↓	Data after C↓					ns		
TA	Operating free-air temper	erature					70	°C		

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PA	RAMETER	TEST CONDIT	TIONS	MIN	TYP [†]	MAX	UNIT
VIK		$V_{CC} = 4.5 V,$	$I_1 = -18 \text{ mA}$			- 1.2	V
VOH	All outputs	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$	$I_{OH} = -0.4 \text{ mA}$	V _{CC} -2			V
VOH	Q or Q	$V_{CC} = 4.5 V$,	$I_{OH} = -2.6 \text{ mA}$	2.4	3.2		Ů
	D	$V_{CC} = 4.5 V,$	I _{OL} = 4 mA		0.25	0.4	
VOL		$V_{CC} = 4.5 V,$	IOL = 8 mA		0.35	0.5	v
\ VOL	Q or $\overline{\mathbf{Q}}$	$V_{CC} = 4.5 V,$	$I_{OL} = 12 \text{ mA}$		0.25	0.4	ľ
	4 01 4	$V_{CC} = 4.5 V$	$I_{OL} = 24 \text{ mA}$	1	0.35	0.5	
l ₁	OERB, C	V _{CC} = 5.5 V,	V _I = 7 V			0.1	mA
''	D inputs	V _{CC} = 5.5 V,	$V_{I} = 5.5 \text{ V}$			0.1	mA
ΉΗ	OERB, C	V _{CC} = 5.5 V,	V _I = 2.7 V			. 20	μА
,ın	D inputs [‡]	vCC = 5.5 v,	V _I = 2.7 V			20	μΑ
IIL	OERB, C	V _{CC} = 5.5 V,	V ₁ = 0.4 V			-0.1	mA
11.	D inputs [‡]	VCC = 5.5 V,	V - 0.4 V			-0.1	IIIA
lo§		V _{CC} = 5.5 V,	$V_0 = 2.25 \text{ V}$	- 30		-112	mA
	'ALS990		Q outputs high		27	50	
100	AL3550	V _{CC} = 5.5 V, OERB high	Q outputs low		40	70	mA
1cc	'ALS991	VCC = 5.5 V, OERB High			25	45	,A
	AL3331		Q outputs low		45	75	

 $^{^{\}dagger}All$ typical values are at VCC = 5 V, TA = 25 °C. ‡For I/O ports, the parameters I_{IH} and I_{IL} include the off-state output current.

[§]The output conditions have been chosen to produce a current that closely approximates one half the true short-circuit output current, los-

'ALS990 switching characteristics

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 5 \text{ V},$ $V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$ $C_L = 50 \text{ pF},$ $C_L = 50 \text{ pF},$ $T_A = 25 ^{\circ}\text{C},$ See Figures 1 and 2 See Figures 1 and 2			UNIT			
			MIN	TYP	MAX	MIN	MAX		
tPLH	. Б	0		8	14	4	17	ns	
t _{PHL}		ų ,		11	22	5	24	115	
t _{PLH}	С	· Q		13	22	6	26	ns	
t _{PHL}				16	23	8	26	115	
t _{en}	ŌĒRB	OCDD D	D		12	18	4	21	ns
^t dis	OENB			10	18	4	19	. 115	


ten = tPZL or tPZH $t_{dis} = t_{PLZ} \text{ or } t_{PHZ}$


'ALS991 switching characteristics

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 5 \text{ V},$ $C_L = 50 \text{ pF},$ $T_A = 25 ^{\circ}C,$ See Figures 1 and 2 MIN TYP MAX		V _{CC} = 4. C _L = 50 r T _A = 0 °C See Figure	to 70°C,	UNIT		
			171114						
^t PLH	D	ā		12	15	4	20	ns	
tPHL		ď		9	12	4	15	113	
^t PLH	С	ā		17	21	9	28	ns	
^t PHL		Q		14	18	7	23	115	
t _{en}	ŌĒRB	D		12	17	4	. 22	ns	
^t dis	OENB	OERB			8	. 12	4	17	115


 $t_{en} = t_{PZL} \text{ or } t_{PZH}$ $t_{dis} = t_{PLZ} \text{ or } t_{PHZ}$


PARAMETER MEASUREMENT INFORMATION







NOTE A: CL includes probe and jig capacitance.






VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES







VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES, THREE-STATE OUTPUTS

- NOTES: B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.

 Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses have the following characteristics: PRR \leq 1 MHz, $t_r = t_f = 2$ ns, duty cycle = 50%.
 - D. When measuring propagation delay times of 3-state outputs, switch S1 is open.

D2836, APRIL 1984-REVISED JANUARY 1986

- 3-State I/O-Type Read-Back Inputs
- Bus-Structured Pinout
- Choice of True or Inverting Logic 'ALS992 . . . True Outputs 'ALS993 . . . Inverting Outputs
- Designed with 9 Bits for Parity Applications
- Package Options Include Both Plastic and Ceramic Chip Carriers in Addition to Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability

description


These 9-bit latches are designed specifically for storing the contents of the input data bus plus providing the capability of reading-back the stored data onto the input data bus. In addition, they provide a 3-state buffer-type output and are easily implemented in parity applications.

The nine latches of the 'ALS992 and 'ALS993 are transparent D-type. While the enable (C) is high, the Q outputs of the 'ALS992 will follow the data (D) inputs. For the 'ALS993, the $\overline{\Omega}$ outputs will provide the complement of what is applied to its data (D) inputs. On both devices, the Q or $\overline{\Omega}$ outputs will be in the 3-state condition when output enable \overline{OEQ} is high.


Read-back is <u>provided</u> through the read-back control input (OERB). When the control is taken low, the data present at the output of the data latches will be allowed to pass back onto the input data bus. When it is taken high, the output of the data latches will be isolated from the data (D) inputs. The read-back control does not affect the internal operation of the latches; however, precautions should be taken not to create a busconflict situation.

The SN74ALS992 and SN74ALS993 are characterized for operation from 0 °C to 70 °C.


SN74ALS992 . . . DW OR NT PACKAGE (TOP VIEW)




SN74ALS992 . . . FN PACKAGE (TOP VIEW)



SN74ALS993 . . . DW OR NT PACKAGE
(TOP VIEW)



SN74ALS993 . . . FN PACKAGE
(TOP VIEW)



NC-No internal connection




PRODUCTION DATA documents contain information

LSI Devices


SN74ALS992, SN74ALS993 9-BIT D-TYPE TRANSPARENT READ-BACK LATCHES WITH 3-STATE OUTPUTS

logic symbols†



[†]These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers are for DW and NT packages.






Pin numbers are for DW and NT packages.



timing diagram



 $\overline{CLR} = H, \overline{OEQ} = L$

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC			
Input voltage, (OERB, OE, CLR, and C inputs)		. 7	V
Voltage applied to D inputs and to disabled 3-state outputs		5.5	٧
Operating free-air temperature range	C to	70	°C
Storage temperature range65°C	to 1	50	°C

recommended operating conditions

			MIN	NOM	MAX	UNIT
Vcc	Supply voltage		4.5	5 5	5.5	V
VIH	High-level input voltage			2		V
VIL	Low-level input voltage				0.8	V
	High-level output current	Q or Q			-2.6	
ЮН		D			-0.4	mA
	Low-level output current	Q or $\overline{\mathbb{Q}}$			24	mA
OL		D			8	1 1112
+	Pulse duration	Enable C high	10)		ns
tw	ruise duration	CLR low	10)		
	Setup time	Data before C↓	10)		
t _{su}	Setup time	Data before OERB ↓	10)		ns
th	Hold time	Data after C↓	į	5		ns
TA	Operating free-air temperature		()	70	°C

^{*}This setup time ensures the readback circuit will not create a conflict on the input data bus.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PAF	RAMETER	TEST CONDIT	IONS	MIN	TYPt	MAX	UNIT	
VIK		V _{CC} = 4.5 V,	I _I = -18 mA			-1.2	V	
V	All outputs	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$	I _{OH} = -0.4 mA	V _{CC} -2			V	
Vон	Q or Q	$V_{CC} = 4.5 V$,	I _{OH} = -2.6 mA	2.4	3.2		l	
	D	$V_{CC} = 4.5 V$	$I_{OL} = 4 \text{ mA}$		0.25	0.4		
Voi		$V_{CC} = 4.5 V$,	IOL = 8 mA		0.35	0.5	lv	
VOL	Q or Q	$V_{CC} = 4.5 V$	IOL = 12 mA		0.25	0.4] *	
j	2012	$V_{CC} = 4.5 V$	I _{OL} = 24 mA		0.35	0.5	1	
lozh	Q or Q	$V_{CC} = 5.5 V$,	$V_0 = 2.7 \text{ V}$			20	μА	
lozL	0.010	$V_{CC} = 5.5 V,$	V _O = 0.4 V			- 20	Ι μΑ	
1.	D inputs	$V_{CC} = 5.5 V$,	V _I = 5.5 V			0.1	mA	
11	All other	$V_{CC} = 5.5 V$,	V ₁ = 7 V			0.1	1 ""	
	D inputs [‡]		V _I = 2.7 V			20		
ΊΗ	All other	$V_{CC} = 5.5 V$,				20	μΑ	
	D inputs [‡]		V 0.4 V			-0.1		
l IIL	All other	$V_{CC} = 5.5 V,$	$V_I = 0.4 V$			-0.1	mA	
IO §		$V_{CC} = 5.5 \text{ V},$	$V_0 = 2.25 \text{ V}$	-30		-112	mA	
			Q outputs high		30	50		
	'ALS992	$V_{CC} = 5.5 \text{ V}, \overline{OERB} \text{ high}$	Q outputs low		50	80	. mA	
1			Q outputs disabled		35	55	1	
Icc			□ outputs high		30	50	mA	
	'ALS993	'ALS993 $V_{CC} = 5.5 \text{ V}, \overline{\text{OERB}} \text{ high}$	□ outputs low		52	82		
			Qoutputs disabled		40	60	}	

 $^{^{\}dagger}$ All typical values are at VCC = 5 V, T_A = 25 °C. ‡ For I/O ports, the parameters I_{IH} and I_{IL} include the off-state output current.

[§] The output conditions have been chosen to produce a current that closely approximates one half the true short-circuit output current, IOS.

'ALS992 switching characteristics (see Figure 1)


PARAMETER	FROM (INPUT)	(INPUT) (OUTPUT) $T_A = 25$ °C $T_A = 0$ °C to 70°C		C _L = 50 pF, T _A = 25°C		pF,	UNIT		
t _{PLH}	D	Q		7	10	3	14	T	
t _{PHL}	1.	ų.		9	13	4	16	ns	
^t PLH	С	· Q		12	15	6	20	ns	
, t _{PHL}	1	· ·		15	19	8	25] '''	
^t PHL	CLR	Q		12	16	6	20	ns	
^t PHL	CEN	D		15	22	8	26] ''`	
t _{en}	OERB	D		11	17	· 4	21		
t _{dis}	OEND .	J D		6	11	2	14	ns	
t _{en}	ŌĒQ	a		11	16	4	18		
^t dis]	<u> </u>		6	10	1	14	ns	

'ALS993 switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	1		V _{CC} = 5 V, C _L = 50 pF, T _A = 25°C			$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$ $C_L = 50 \text{ pF},$ $T_A = 0^{\circ}\text{C to } 70^{\circ}\text{C}$		
			MIN	TYP	MAX	MIN	MAX		
t _{PLH}	D	ā		11	14	6	20	ns	
t _{PHL}		u		8	11	4	15	lis	
^t PLH	С	ā		16	20	9	28	ns	
[†] PHL				13	16	7	22	115	
tPLH	CLR	۵		10	13	5	17	T	
^t PLH	d CLN	D		15	22	8	26	ns.	
t _{en}	ŌĒRB	D		11	17	4	21	T	
t _{dis}	1 OENB	U		6	11	2	14	ns	
t _{en}	-	ā		11	16	4	20	1	
t _{dis}] 050	u		6	10	1	12	ns	

 $t_{en} = t_{PZH} \text{ or } t_{PZL}$ $t_{dis} = t_{PHZ} \text{ or } t_{PLZ}$

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses have the following characteristics: PRR \leq 1 MHz, $t_f = t_f = 2$ ns, duty cycle = 50%.
- D. When measuring propagation delay times of 3-state outputs, switch S1 is open.

FIGURE 1

D2856 OCTOBER 1984_REVISED IANITARY 1986

- 3-State I/O-Type Read-Back Inputs
- **Bus-Structured Pinout**
- Choice of True or Inverting Logic 'ALS994 . . . True Outputs 'ALS995 . . . Inverting Outputs
- Package Options Include Both Plastic and Ceramic Chip Carriers in Addition to Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability

description

These 10-bit latches are designed specifically for storing the contents of the input data bus plus providing the capability of reading-back the stored data onto the input data bus.

The ten latches of the 'ALS994 and 'ALS995 are transparent D-type. While the enable (C) is high, the Q outputs of the 'ALS994 will follow the data (D) inputs. For the 'ALS995, the Q outputs will provide the inverse of what is applied to its data (D) inputs.


Read-back is provided through the read-back control input (OERB). When the control is taken low, the data present at the output of the data latches will be allowed to pass back onto the input data bus. When it is taken high, the output of the data latches will be isolated from the data (D) inputs. The read-back control does not affect the internal operation of the latches; however, precautions should be taken not to create a busconflict situation.

The SN74ALS994 and SN74ALS995 are characterized for operation from 0 °C to 70 °C.

SN74ALS994 . . . DW OR NT PACKAGE (TOP VIEW)

OERB	1	U 24	\square v _{cc}
1D 🗌	2	23]1Q
2D 🗌	3	22] 2Q
3D [4	21]3Q
4D 🗌	5	20] 4Q
5D 🗌	6	19] 5Q
6D [7	18] 6Q
7D 🗌	8	17	70
8D [9	16	80
9D [10	15	D 9 Q
10D [11	14	100
GND	12	13	ПС

SN74ALS994 . . . FN PACKAGE (TOP VIEW)



NC-No internal connection.

18 60

17 70

16 \ 80


15 90

13 C

14 100

NC-No internal connection

SN74ALS995 . . . FN PACKAGE (TOP VIEW)



9D 10D GND

6D 🛮 7

7D 🗆 8


9D ∏10


10D 🛮 11 GND T12

8D[


logic symbols†

LSI Devices






[†]These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for DW and NT packages.



timing diagram



[†]This setup time ensures the readback circuit will not create a conflict on the input data bus.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V _{CC}
Input voltage (OERB and C)
Voltage applied to D inputs
Operating free-air temperature range
Storage temperature range65°C to 150°C

recommended operating conditions

			MIN	NOM	MAX	UNIT
Vcc	Supply voltage		4.5	5	5.5	V -
VIH	High-level input voltage		2			V
VIL	Low-level input voltage				0.8	V
	High-level output current	Q or Q			-2.6	mA
ЮН		D			-0.4	7 mA
1	Low-level output current	Q or Q			24	mA
IOL		D			8	7
t _w	Pulse duration, enable C high		10			ns
	Setup time	Data before Cl	10			ns
t _{su}	Setup time	Data before OERB ↓ †	10			7 ''s
th	Hold time	Input data after C↓	5			ns
TA	Operating free-air temperature		. 0	-	70	°C

[†] This setup time ensures the readback circuit will not create a conflict on the input data bus.



electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST COND	ITIONS	MIN TYP	MAX	UNIT
VIK		V _{CC} = 4.5 V,	I _I = -18 mA		-1.2	V
Voн	All outputs	All outputs $V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}, \text{ I}$		V _{CC} -2		V
٧ОН	Q or Q	$V_{CC} = 4.5 V,$	$I_{OH} = -2.6 \text{ mA}$	2.4 3.3	2] `
	D	$V_{CC} = 4.5 \text{ V},$	IOL = 4 mA	0.2	5 0.4	
VoL		$V_{CC} = 4.5 V,$	I _{OL} = 8 mA	0.3	0.5]
VOL	Q or Q	$V_{CC} = 4.5 V,$	I _{OL} = 12 mA	0.2	5 0.4] `
		$V_{CC} = 4.5 V,$	I _{OL} = 24 mA	0.3	0.5	1
l _l	OERB, C	$V_{CC} = 5.5 V,$	V _I = 7 V		0.1	mA
	D inputs	$V_{CC} = 5.5 V,$	V _I = 5.5 V		0.1	_ '''A
l	OERB, C	Vcc = 5.5 V, V	V ₁ = 2.7 V		20	μΑ
ήΗ	D inputs [‡]	VCC = 5.5 V,			20	μ
1	OERB, C	V F F V	V: 0.4.V		-0.1	T
ηL	D inputs [‡]	$V_{CC} = 5.5 V$,	$V_1 = 0.4 V$		-0.1	mA
lo§		$V_{CC} = 5.5 \text{ V},$	V _O = 2.25 V	- 30	-112	mA
	'ALS994		Q outputs high	30	50	
loo	AL3334	$V_{CC} = 5.5 V,$	Q outputs low	5:	2 82] mA
lcc	'ALS995	OERB high	Q outputs high	30	50] '''^
		'ALS995	'ALS995	Q outputs low	5:	5 85

 $^{^{\}dagger}$ All typical values are at VCC = 5 V, T_A = 25 °C. ‡ For I/O ports, the parameters I_{IH} and I_{IL} include the off-state output current.

[§] The output conditions have been chosen to produce a current that closely approximates one-half the true short-circuit output current, Ios.

'ALS994 switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	CL	C = 5 = 50 p = 25°	οF,	C _L = 50	.5 V to 5.5 V, pF, C to 70°C	UNIT
			MIN	TYP	MAX	MIN	MAX	
^t PLH	D	Ò		7	10	3	14	ns
^t PHL				11	15	4	18	115
^t PLH	С	0		12	16	6	21	ńs
^t PHL	٠	Q I		16	21	8	27	IIS
t _{en}	OERB	D		11	17	4	21	
^t dis	OENB	<u> </u>		9	13	2	. 16	ns


'ALS995 switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)		C = 5 = 50 = 25°	oF,	V _{CC} = 4.9 C _L = 50 p T _A = 0°C		UNIT
	· ·		MIN	TYP	MAX	MIN	MAX	
^t PLH	Ď	ā		12	16	6	20	ns
· tpHL	D	g		9	12	4	15	115
tpLH	С	ā		17	23	9	28	ns
^t PHL	C	ū		14	19	7	22	115
t _{en}	ŌĒRB	D		12	18	4 .	21	
^t dis	OERD			. 8	12	2	15	ns

t_{en} = t_{PZH} or t_{PZL} t_{dis} = t_{PHZ} or t_{PLZ}



PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses have the following characteristics: PRR \leq 1 MHz, $t_r = t_f = 2$ ns, duty cycle = 50%.
- D. When measuring propagation delay times of 3-state outputs, switch S1 is open.

FIGURE 1


- Bus-Structured Pinout
- T/C Determines True or Complementary Data at Q Outputs
- Package Options Include Both Plastic and Ceramic Chip Carriers in Addition to Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability

description


These 8-bit registers are designed specifically for storing the contents of the input data bus plus providing the capability of reading-back the stored data onto that bus. The Q outputs are designed with bus-driving capability.

The edge-triggered flip-flops enter the data on the low-to-high transition of the clock (CLK) when enable (\overline{EN}) is low. Data can be read-back onto the data inputs by taking the read input (\overline{RD}) low, in addition to having \overline{EN} low. Whenever \overline{EN} is high, both the read-back and write modes are disabled. Transitions on \overline{EN} should only be made with CLK high in order to prevent false clocking.

The polarity of the Q outputs can be controlled by the polarity input T/\overline{C} . When T/\overline{C} is high, Q will be the same as is stored in the flip-flops. When T/\overline{C} is low, the output data will be inverted. The Q outputs can be placed in a high-impedance state by taking the output control \overline{G} high. The output control \overline{G} does not affect the internal operations of the register. Old data can be retained or new data can be entered while the outputs are off.



FN PACKAGE (TOP VIEW)




NC-No internal connection.

A low level at the clear input (CLR) resets the internal registers low. The clear function is asynchronous and overrides all other register functions.

The -1 version of the SN74ALS996 is identical to the standard version except that the recommended maximum I_{OL} is increased to 48 milliamperes.


The SN74ALS996 is characterized for operation from 0°C to 70°C.

logic symbol†




[†]This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



Pin numbers shown are for DW and NT packages.

SN74ALS996 8-BIT D-TYPE EDGE-TRIGGERED READ-BACK LATCHES



This hold time ensures the readback circuit will not create a conflict on the input data bus.

recommended operating conditions

			MIN	NOM	MAX	UNIT
VCC	Supply voltage		4.5	5	5.5	V
VIH	High-level input voltage		2			V
VIL	Low-level input voltage				0.8	V
lou	High-level output current	Q			2.6	mA
ЮН	High-level output current	D			-0.4	l ma
	Low-level output current	Q			24	
IOL					48 [†]	mA
		D			8	
fclock	Clock frequency		0		35	MHz
	Pulse duration	CLR low	10			
tw		CLK low	14.5			ns
		CLK high	14.5			
		Data before CLK↑	15			
		EN low before CLK↑	10			1
t _{su}	Setup time	CLK high before EN↑‡	15			ns
		CLR high (inactive) before CLK↑	10			1
		Data after CLK↑	0			
th	Hold time	EN low after CLK↑	5			ns
		RD high after CLK↑§	5			1
TA	Operating free-air temperature		0		70	°C

 $^{^\}dagger$ The 48-mA limit applies for the SN74ALS966-1 only and only if V_{CC} is maintained between 4.75 V and 5.25 V.

 $^{^{\}ddagger}$ This setup time guarantees that $\overline{\text{EN}}$ will not false clock the data register.

[§]This hold time ensures there will be no conflict on the input data bus.

SN74ALS996 8-BIT D-TYPE EDGE-TRIGGERED READ-BACK LATCHES

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST C	ONDITIONS	MIN	TYP [†]	MAX	UNIT
VIK		$V_{CC} = 4.5 \text{ V},$	i _j = -18 mA			- 1.2	V
VOH	All outputs	$V_{CC} = 4.5 \text{ V to } 5.5$	V , $I_{OH} \approx -0.4 \text{ mA}$	V _{CC} - 2			V
VOH	Q	$V_{CC} = 4.5 \text{ V},$	$I_{OH} = -2.6 \text{ mA}$	2.4	3.2		ľ
	D	$V_{CC} = 4.5 \text{ V},$	IOL = 4 mA		0.25	0.4	
1		$V_{CC} = 4.5 V,$	IOL = 8 mA		0.35	0.5	
VOL		$V_{CC} = 4.5 V,$	IOL = 12 mA		0.25	0.4	V
1	a	$V_{CC} = 4.5 V,$	I _{OL} = 24 mA		0.35	0.5	
ļ		$(I_{OL} = 48 \text{ mA for -1})$	versions)		0.35	0.5	
lozh	Q	$V_{CC} = 5.5 V,$	V _I = 2.7 V			20	μΑ
^I OZL		$V_{CC} = 5.5 \text{ V},$	V _I = 0.4 V			- 20	μΑ
	D inputs	$V_{CC} = 5.5 V$,	V ₁ = 5.5 V			0.1	mΑ
l h	All others	$V_{CC} = 5.5 V,$	$V_1 = 7 V$			0.1	IIIA
ſ	D inputs [‡]	V 55V				20	
ΊΗ	All others	$V_{CC} = 5.5 V,$	$V_1 = 2.7 \text{ V}$			20	μA
T	D inputs [‡]					-0.1	
l)L	All others	$V_{CC} = 5.5 V$,	V _I = 0.4 V			-0.1	mA
lo§		$V_{CC} = 5.5 V,$	$V_{O} = 2.25 \text{ V}$	- 30		-112	mA
		V _{CC} = 5.5 V,	Q outputs high		35	55	
1cc	1	1	Q outputs low		55	85	mA
L		OERB high	Q outputs disabled		42	65	l

switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	C _L = 50 pF,			$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$ $C_{L} = 50 \text{ pF},$ $T_{A} = 0 ^{\circ}\text{C to } 70 ^{\circ}\text{C}$		UNIT
			MIN	TYP	MAX	MIN	MAX	l
f _{max}				40		35		MHz
^t PLH	CLK	Q		16	24	5	.28	ns
^t PHL	$(T/\overline{C} = H \text{ or } L)$			16	24	5	28	
t _{PLH}	\overline{CLR} (T/ $\overline{C} = L$)	Q		15	23	7	27	ns
t _{PHL}	\overline{CLR} (T/ $\overline{C} = H$)			13	19	7	23	
^t PLH	T/C	Q		13	20	5	23	ns
^t PHL	1/0			13	20	5	23	
^t PHL	CLR	D		19	25	8	30	ns
t _{en}	RD	D		9	15	3	16	ns
t _{dis}	ND ND			10	16	3	19	
^t en	ĒN	D		9	14	3	16	ns
^t dis				10	16	3	19	
t _{en}	G	Q		8	13	4	15	ns
^t dis				4	8	1	10	

 $t_{en} = t_{PZH} \text{ or } t_{PZL}$


 $t_{dis} = t_{PHZ} \text{ or } t_{PLZ}$





 $^{^{\}dagger}$ All typical values are at VCC =5 V, TA $=25\,^{\circ}\text{C}.$ ‡ For I/O ports, the parameters I_{IH} and I_{IL} include the off-state output current.

[§] The output conditions have been chosen to produce current that closely approximates one half of the true short-circuit output current, IOS.


PARAMETER MEASUREMENT INFORMATION









SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS

PULSE WIDTHS





VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES

VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES, THREE-STATE OUTPUTS

NOTES: A. C_I includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses have the following characteristics: PRR \leq 1 MHz, $t_r = t_f = 2$ ns, duty cycle = 50%.
- D. When measuring propagation delay times of 3-state outputs, switch S1 is open.

FIGURE 1

SN54AS1181, SN74AS1181 ARITHMETIC LOGIC UNITS/FUNCTION GENERATORS


D1915, MAY 1985

- Package Options Include Compact 300-mil or Standard 600-mil DIPs and Both Plastic and Ceramic Chip Carriers
- Full Look-Ahead for High-Speed Operations on Long Words
- **Arithmetic Operating Modes:**


Addition Subtraction Shift Operand A One Position Magnitude Comparison Plus Twelve Other Arithmetic Operations

- Logic Function Modes Exclusive-OR Comparator AND, NAND, OR, NOR
- Dependable Texas Instruments Quality and Reliability


logic symbol †



SN54AS1181 ... JT OR JW PACKAGE SN74AS1181 . . . DW, NT, OR NW PACKAGE (TOP VIEW)



SN54AS1181 . . . FK PACKAGE SN74AS1181 . . . FN PACKAGE (TOP VIEW)



NC-No internal connection

TYPICAL ADDITION TIMES (CL = 15 pF, RL = 280 Ω , TA = 25 °C

NUMBER ADDITION TIMES				PACK	CARRY METHOD		
OF	USING 'AS1181	USING 'AS181A	USING 'S181	ARITHMETIC	LOOK-AHEAD	BETWEEN	
BITS	AND'AS882	AND 'AS882	AND 'S182	LOGIC UNITS	CARRY GENERATORS	ALUs	
1 to 4	5 ns	5 ns	11 ns	1		NONE	
5 to 8	10 ns	10 ns	18 ns	2		RIPPLE	
9 to 16	14 ns	14 ns	19 ns	3 or 4	1	FULL LOOK-AHEAD	
17 to 64	19 ns	19 ns	28 ns	5 to 16	2 to 5	FULL LOOK-AHEAD	

[†]This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for DW, JT, JW, NT, and NW packages.

description

The 'AS1181 arithmetic logic units (ALU)/function generators have a complexity of 75 equivalent gates on a monolithic chip. These circuits perform 16 binary arithmetic operations on two 4-bit words as shown in Tables 1 and 2. These operations are selected by the four function-select lines (S0, S1, S2, S3) and include addition, subtraction, decrement, and straight transfer. When performing arithmetic manipulations, the internal carries must be enabled by applying a low-level voltage to the mode control input (M). A full carry look-ahead scheme is made available in these devices for fast, simultaneous carry generation by means of two cascade-outputs (pins 15 and 17) for the four bits in the package. When used in conjunction with the SN54AS882 or SN74AS882 full carry look-ahead circuits, high-speed arithmetic operations can be performed. The typical addition times shown previously illustrate the little additional time required for addition of longer words when full carry look-ahead is employed. The method of cascading 'AS882 circuits with these ALUs to provide multilevel full carry look-ahead is illustrated under signal designations.

If high speed is not of importance, a ripple-carry input (C_n) and a ripple-carry output (C_n+4) are available. However, the ripple-carry delay has also been minimized so that arithmetic manipulations for small word lengths can be performed without external circuitry.

The 'AS1181 will accommodate active-high or active-low data if the pin designations are interpreted as follows:

PIN NUMBER	2	1	23	22	21	20	19	18	9	10	11	13	7	16	15	17
Active-low data (Table 1)	ĀO	Бо	Ā1	B1	Ā2	B2	БĀЗ	B̄3	Fο	F1	F2	F3	Cn	C _{n+4}	P	G
Active-high data (Table 2)	Α0	во	A1	В1	A2	B2	А3	В3	FO	F1	F2	F3	Ĉ _n	\overline{C}_{n+4}	Х	Υ

Subtraction is accomplished by 1's complement addition where the 1's complement of the subtrahend is generated internally. The resultant output is A-B-1, which requires an end-around or forced carry to provide A-B.


The 'AS1181 can also be utilized as a comparator. The A=B output is internally decoded from the function outputs (F0, F1, F2, F3) so that when two words of equal magnitude are applied at the A and B inputs, it will assume a high level to indicate equality (A=B). The ALU must be in the subtract mode with $C_n=H$ when performing this comparison. The A=B output is open-collector so that it can be wired-AND connected to give a comparison for more than four bits. The carry output (C_{n+4}) can also be used to supply relative magnitude information. Again, the ALU must be placed in the subtract mode by placing the function select input S3, S2, S1, S0 at L, H, H, L, respectively.

INPUT Cn	OUTPUT Cn + 4	ACTIVE-LOW DATA	ACTIVE-HIGH DATA
I IIII OI On	001101 0n +4	(FIGURE 1)	(FIGURE 2)
Н	Н	A≥B	A≤B
н.	L	A < B	A > B
L	н	A>B	A < B
L	L	A≤B	A ≥ B

These circuits have been designed to not only incorporate all of the designer's requirements for arithmetic operations, but also to provide 16 possible functions of two Boolean variables without the use of external circuitry. These logic functions are selected by use of the four function-select inputs (S0, S1, S2, S3) with the mode-control input (M) at a high level to disable the internal carry. The 16 logic functions are detailed in Tables 1 and 2 and include exclusive-OR, NAND, AND, NOR, and OR functions.

signal designations

In both Figures 1 and 2, the polarity indicators () indicate that the associated input or output is activelow with respect to the function shown inside the symbol and the symbols are the same in both figures. The signal designations in Figure 1 agree with the indicated internal functions based on active-low data, and are for use with the logic functions and arithmetic operations shown in Table 1. The signal designations have been changed in Figure 2 to accommodate the logic functions and arithmetic operations for the activehigh data given in Table 2. The 'AS1181 together with 'AS882 and 'S182 can be used with the signal designation of either Figure 1 or Figure 2.



Pin numbers shown for the 'AS1181 are for DW, JT, JW, NT, and NW packages.




TABLE 1

٠,		`T.C			ACTIVE-LOW D	DATA
31	ELEC	, 110	ואיי	M = H	M = L; ARITHME	TIC OPERATIONS
63	62	61	60	LOGIC	C _n = L	C _n = H
53	S2	31	30	FUNCTIONS	(no carry)	(with carry)
L	L	L	L	F = Ā	F = A MINUS 1	F=A
L	L	L	н	F = AB	F = AB MINUS 1	F = AB
L	L.	н	L	F = A + B	F = AB MINUS 1	F = AB
L	L	н	н	F = 1	F = MINUS 1 (2's COMP)	F = ZERO
L	H	L	L	F = A + B	F = A PLUS (A + B)	F = A PLUS (A + B) PLUS 1
L	Н	L	н	F = B	F = AB PLUS (A + B)	F = AB PLUS (A + B) PLUS 1
L	Н	Н	L	F = A (+) B	F = A MINUS B MINUS 1	F = A MINUS B
Ł	н	н	н	F = A + B	F = A + B	F = (A + B) PLUS 1
н	L	L	L	F = ĀB	F = A PLUS (A + B)	F = A PLUS (A + B) PLUS 1
н	L	L	Н	F=A + B	F = A PLUS B	F = A PLUS B PLUS 1
н	L	Н	L	F = B	F = AB PLUS (A + B)	F = ABPLUS (A + B) PLUS 1
н	L	н	Н	F = A + B	F = (A + B)	F = (A + B) PLUS 1
н	н	L	L	F = 0	F = A PLUS A †	F = A PLUS A PLUS 1
н	Н	L	Н	F = AB	F = AB PLUS A	F = AB PLUS A PLUS 1
н	Н	н	L	F = AB	F = AB PLUS A	F = AB PLUS A PLUS 1
н	Н	н	н	F = A	F = A	F = A PLUS 1

TABLE 2

					ACTIVE-HIGH (DATA
25	LEC	:110	N.	M = H	M = L; ARITHME	TIC OPERATIONS
-				LOGIC	C̄ _n = H	Č _n = L
53	S2	S1	SO	FUNCTIONS	(no carry)	(with carry)
L	L	L	L	F≖Ā	F = A	F = A PLUS 1
L	L	L	н	F = A + B	F = A + B	F = (A + B) PLUS 1
L	L	Н	L	F = ĀB	F = A + B	F = (A + B) PLUS 1
L	L	н	н	F = 0	F = MINUS 1 (2's COMPL)	F = ZERO
L	Н	L	L	F = AB	F = A PLUS AB	F = A PLUS AB PLUS 1
L	Н	L	н	F=B	F = (A + B) PLUS AB	F = (A + B) PLUS AB PLUS 1
L	Н	н	L	F∴A ⊕ B	F = A MINUS B MINUS 1	F = A MINUS B
L	н	Н	Н	F = AB	F = AB MINUS 1	F = AB
н	L	L	L	F = A + B	F = A PLUS AB	F = A PLUS AB PLUS 1
н	L	L	н	F = A + B	F = A PLUS B	F = A PLUS B PLUS 1
Н	L	Н	L	F = B	F = (A + B) PLUS AB	F = (A + B) PLUS AB PLUS 1
н	L	н	Н	F = AB	F = AB MINUS 1	F = AB
н	Н	L	L	F = 1	F = A PLUS A †	F = A PLÙS A PLUS 1
Н	н	, L	н	F = A + B	F = (A + B) PLUS A	F - (A + B) PLUS A PLUS 1
н	Н	Н	L	F = A + B	F ≈ (A + B) PLUS A	F = (A + B) PLUS A PLUS 1
Н	Н	Н	н	F = A	F = A MINUS 1	F = A

 $^{^{\}dagger}\text{Each}$ bit is shifted to the next more significant position.



Pin numbers shown are for DW, JT, JW, NT, and NW packages.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted) Input voltage 7 V Operating free-air temperature range: SN54AS1181 – 55 °C to 125 °C

SN74AS1181 0 °C to 70 °C Storage temperature range -65°C to 150°C

recommended operating conditions

			Si	154AS1	181	SN	74AS11	81	
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcс	Supply voltage		4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage		2			2			V
VIL	Low-level input voltage				0.8			0.8	V
Vон	High-level output voltage	A = B output only			5.5			5.5	V
ЮН	High-level output current	All outputs except $A = B$ and \overline{G}			- 2			- 2	mA
		G output			- 3			- 3	mA
	t tttt	All outputs except G			20			20	mA
IOL	Low-level output current	G output			48			48	mA
TA	Operating free-air temperatu	re	- 55		125	0		70	°C



electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

Γ.	ADAMETED	TECT CONDU	FIONC	SI	154AS1	181	SI	V74AS1	181	LIBLIT
'	PARAMETER	TEST CONDIT	IIONS	MIN	TYP [†]	MAX	MIN	TYP [†]	MAX	UNIT
VIK		$V_{CC} = 4.5 \text{ V},$	I _I = -18 mA			-1.2			-1.2	V
Voн	Any output except A = B	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$	I _{OH} = -2 mA	v _{cc} -	2		v _{cc} -	2		V
	G	$V_{CC} = 4.5 \text{ V},$	$I_{OH} = -3 \text{ mA}$	2.4	3		2.4	3		V
ЮН	A = B	$V_{CC} = 4.5 V$,	V _{OH} = 5.5 V			0.1			0.1	mA
VOL	Any output except \overline{G}	V _{CC} = 4.5 V,	I _{OL} = 20 mA		0.3	0.5		0.3	0.5	V
	G	$V_{CC} = 4.5 V$,	$I_{OL} = 48 \text{ mA}$		0.4	0.5		0.4	0.5	V
	M input					0.1			0.1	
1.	Any A or B input	$V_{CC} = 5.5 \text{ V},$	V _I = 7 V			0.3			0.3	mA
11	Any S input	νCC = 2.2 ν,				0.4			0.4	
Ì	Carry input					0.6			0.6	
	M input					20			20	
,	Any A or B input	$V_{CC} = 5.5 \text{ V},$	V 27V			60			60	μΑ
ΉΗ	Any S input	vCC = 5.5 v,	V = 2.7 V			80			80	μΑ
	Carry input					120			120	
	M input					-0.5			- 0.5	
	Any A or B input	$V_{CC} = 5.5 \text{ V},$	V: - 0.4.V			- 1.5			- 1.5	mA
ηL	Any S input	vCC = 5.5 v,	V) 0.4 V			- 2			- 2	11112
	Carry input					- 3			- 3	
	All outputs except			- 30		- 112	- 30		-112	
lo‡	$A = B$ and \overline{G}	$V_{CC} = 5.5 V$,	$V_0 = 2.25 \text{ V}$							mA
	G			-30		- 125	-30		- 125	
Icc		$V_{CC} = 5.5 V$			74	117		74	117	mA

 $^{^{\}dagger}$ All typical values are at V_{CC} = 5 V, T_A = 25 °C. ‡ The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, los.

switching characteristics (see Note 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	F	$f_{CC} = 4.5$ $G_{L} = 50 \text{ pF}$ $G_{L} = 500 \text{ G}$ $G_{A} = MIN \text{ 1}$ $G_{A} = MIN \text{ 1}$, , o MAX	V. AS1181	UNIT
	ł			MIN	MAX	MIN	MAX	İ
^t PLH				3	9	3	8.5	
tPHL	- C _n	C _{n+4}		2	7	2	6.5	ns
t _{PLH}	Any	6	M=0 V, S1=S2=0 V,	3.5	13	5	12	
t _{PHL}	A or B	Cn+4	$S0 = S3 = 4.5 \text{ V } (\overline{SUM} \text{ mode})$	3.5	12.5	5	12	ns
tPLH	Any		M=0 V, S0=S3=0 V,	5	14.5	5	13	
t _{PHL}	AorB	C _{n+4}	S1 = S2 = 4.5 V (DIFF mode)	5	13.5	5	12.5	ns
t _{PLH}			Constitution of the Consti	3	10.5	3	9	
tPHL	- C _n	Any F	$M = 0 V (\overline{SUM} \text{ or } \overline{DIFF} \text{ mode})$	3	8	3	7.5	ns
tPLH	Any	_	M=0 V, S1=S2=0 V,	3	8.5	3	8	
†PHL	AorB	G	$S0 = S3 = 4.5 \text{ V } (\overline{\text{SUM}} \text{ mode})$	2	7	2	6	ns
t _{PLH}	Any	G	M=0 V, S0=S3= 0 V,	3	10.5	. 3	9.5	
tPHL	AorB	G	S1 = S2 = 4.5 V (DIFF mode)	2	9	2	7	ns
[†] PLH	Any	- P	M=0 V, S1=S2= 0 V,	3	8.5	3 .	7.5	<u> </u>
tPHL	A or B	Р	S0 = S3 = 4.5 V (SUM mode)	2	7.5	2	6	ns
^t PLH	Any	- P	M=0 V, S0=S3= 0 V,	3	10.5	3	9	
^t PHL	A or B	P	S1 = S2 = 4.5 V (DIFF mode)	3	8.5	3	8	ns
tPLH	Āi or		M=0 V, S1=S2= 0 V,	3	11	3	9.5	
tPHL	Bi	Fi	$S0 = S3 = 4.5 \text{ V } (\overline{SUM} \text{ mode})$	3	9	3	7.5	ns
tPLH	Āi or	Fi	M=0 V, S0=S3= 0 V,	3	12	3	10.5	<u> </u>
tPHL	Bi	Fi	S1 = S2 = 4.5 V (DIFF mode)	3	<u>,</u> 11	3	9.5	ns
tPLH	Any	. =	M=0 V, S1=S2= 0 V,	3	13.5	3	12	
tPHL	A or B	Any F	$S0 = S3 = 4.5 \text{ V } (\overline{\text{SUM}} \text{ mode})$	3	13	3	11.5	ns
t _{PLH}	Any	Any F	M=0 V, S0=S3= 0 V,	.3	16	3	14.5	
tPHL	A or B	Any F	S1 = S2 = 4.5 V (DIFF mode)	3	13	3	12.5	ns
^t PLH	Āi or	Fi	M 45 V (10000 m 41)	3	12.5	3	11	
tPHL	T Bi	FI	M = 4.5 V (LOGIC mode)	3	10	3	9.5	ns
tPLH	Any	Λ.Β.	M=0 V, S0=S3= 0 V,	4	19	4	17	
^t PHL	A or B	A=B	S1 = S2 = 4.5 V (DIFF mode)	5	18.5	5	15	ns
^t PLH	Any S	Any F	M = 0 V (ARITH mode)	3	12.5	3	11	
tPHL	Any S	Ally F	W = 0 V (ANTH Hode)	3	11.5	3	11	ns
tPLH	- Any S	A = B	M = 0 V (ARITH mode)	5	20	5	18	ns
tPHL	Ally 5	A=D	W = 0 V (Aniin illode)	5	21	5	18	118
^t PLH	- Any S	C _{n+4}	M = 4.5 V (LOGIC mode)	2 .	16.5	4.5	15.5	ns
^t PHL	Ally 3	○n + 4	W = 4.5 V (LOGIC Mode)	3	12.5	3	12	1115
^t PLH	Any S	G	M = 0 V (ARITH mode)	3	9.5	3	9	ns
^t PHL	Ally 3	3	W = 0 V (All III mode)	2	6.5	. 2	6	113
^t PLH	Any S	P	M = 4.5 V (LOGIC mode)	3	8.5	3	7.5	ns
^t PHL	Ally 3	,		2	6.5	2	6.5	115
^t PLH	М	Any F	S1 = S2 = 0 V,	5	12	5	11.5	ns
^t PHL	IVI	Ally !	S0 = S3 = 4.5 V (SUM mode)	5	12	5	11.5	113
^t PLH	М	A = B	S1 = S2 = 0 V,	7	19	7	17.5	ns
tPHL	7 "	7-5	S0 = S3 = 4.5 V (SUM mode)	8	21	8	17.5	1113

NOTE 1: Load circuit and voltage waveforms are shown in Section 1.



PARAMETER MEASUREMENT INFORMATION

SUM MODE TEST TABLE FUNCTION INPUTS: S0 = S3 = 4.5 V, S1 = S2 = M = 0 V

PARAMETER	INPUT UNDER		I INPUT E BIT	OTHER DA	TA INPUTS	OUTPUT	OUTPUT WAVEFORM
PANAMETER	TEST	APPLY	APPLY	APPLY	APPLY	TEST	(SEE NOTE 1)
	1531	4.5 V	GND	4.5 V	GND	1551	(SEE NOTE I)
^t PLH	Āi	Bi	None	Remaining	Cn	Fi	In-Phase
^t PHL	<u> </u>	Di	None	\overline{A} and \overline{B}	On .		111-1 11036
[†] PLH	Bi	Āi	None	Remaining	Cn	Fi	In-Phase
^t PHL	, Di	Α'	None	\overline{A} and \overline{B}	on		III-I IIdae
^t PLH	Āi	Bi	None	None	Remaining	P	In-Phase
^t PHL	^'	Di	None	None	\overline{A} and \overline{B} , C_n	,	III-I IIase
^t PLH	Bi	Āi	None	None	Remaining	P	In-Phase
^t PHL	U ₁	~	None	None	\overline{A} and \overline{B} , C_n	,	III-I IIase
^t PLH	Āi	None	Bi	Remaining	Remaining	G	In-Phase
^t PHL .	<u> </u>	None	, Di	B	Ā, C _n	ď	III-I IIase
^t PLH	- Bi	None	Āi	Remaining	Remaining	G	In-Phase
[†] PHL	Б,	None	^'	B	Ā, C _n	_	III-I IIaae
[†] PLH	Cn	None	None	All	All	Any F	In-Phase
^t PHL	⊃ _n	None	None	Ā	B	or C _{n+4}	III-I IIIaae
^t PLH	Āi	None	Bi	Remaining	Remaining	C _{n+4}	Out-of-Phase
[†] PHL	<u> </u>	None	5,	B	Ā, Cn	○n+4	Out-of-Fridate
^t PLH	Bi	None	Āi	Remaining	Remaining	C _{n+4}	Out-of-Phase
tPHL	D,	None		B	Ā, Cn	○n+4	Out-of-Friase
^t PLH	Any	None	Bi	Remaining	Remaining	Any	In-Phase
^t PHL	Ā	INOTIE	DI DI	<u>В</u> , Аз	Ā, C _n	F	III-I IIdəc
^t PLH	Any	None	Āi	Remaining	Remaining	Any	In-Phase
^t PHL	B	NOTIC	_ ^'	Ā, B 3	B, C _n	F	III-i IIase

NOTE 1: Load circuit and voltage waveforms are shown in Section 1.

PARAMETER MEASUREMENT INFORMATION

DIFF MODE TEST TABLE FUNCTION INPUTS: S1 = S2 = 4.5 V, S0 = S3 = M = 0 V

242445750	INPUT		R INPUT IE BIT	OTHER DA	TA INPUTS	OUTPUT	OUTPUT WAVEFORM
PARAMETER	UNDER	APPLY	APPLY	APPLY	APPLY	TEST	(SEE NOTE 1)
	1631	4.5 V	GND	4.5 V	GND	1531	(SEE NOTE 1)
t _{PLH}	Āi	None	Bi	Remaining	Remaining	Fi	In-Phase
t _{PHL}	1 ^'	None	O,	Ā	B, C _n		111-1 11036
^t PLH	Bi	Āi	None	Remaining	Remaining	Fi	Out-of-Phase
^t PHL		Α'	None	Ā	B, C _n		Out-or-mase
^t PLH	Āi	None	Bi	None	Remaining	P	In-Phase
tpHL .		140110	5	110110	\overline{A} and \overline{B} , C_n		iii i iidoo
^t PLH	Bi	Āi	None	None	Remaining	Ē	Out-of-Phase
^t PHL]	۸'	140110	140110	\overline{A} and \overline{B} , C_n		Out of Friday
tPLH t	Āi	Bi	None	None	Remaining	ਫ	In-Phase
^t PHL		٥,	140110	110110	\overline{A} and \overline{B} , C_n		WY Maso
^t PLH	Bi	None	Āi	None	Remaining	G	Out-of-Phase
^t PHL]	, ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	/ "		\overline{A} and \overline{B} , C_n	Ŭ	- Cat of Fridoo
^t PLH	Āi	None	Bi	Remaining	Remaining	A = B	In-Phase
tPHL	l	140110	J.	Ā	B, Cn	,, ,	W 1 11000
t _{PLH}	Bi	Āi	None	Remaining	Remaining	A = B	Out-of-Phase
t _{PHL}			,,,,,,,	Ā	B, C _n		
tPLH	Cn	None	None	All	None	C _{n+4} _	In-Phase
^t PHL	-11			A and B		or any F	
^t PLH	Āi	Bi	None	None	Remaining	C _{n+4}	Out-of-Phase
t _{PHL}			,,,,,,,,		Ā, B, C _n	-11 + 4	
t _{PLH}	Bi	None	Āi	None	Remaining	C _{n+4}	In-Phase
t _{PHL}					Ā, B, C _n		
tPLH tPLH	Any	Bi	None	Ā3	Remaining	Any	In-Phase
t _{PHL}	Ā				Ā, B, C _n	F	
^t PLH	Any	None	Āi	Āз	Remaining	Any	Out-of-Phase
tPHL	B		L	<u> </u>	Ā, B, C _n	F	

NOTE 1: Load circuit and voltage waveforms are shown in Section 1.

PARAMETER MEASUREMENT INFORMATION

LOGIC MODE TEST TABLE FUNCTION INPUTS: S1 = S2 = M = 4.5 V, S0 = S3 = 0 V

PARAMETER	INPUT UNDER	OTHER INPUT SAME BIT		OTHER	UNDER WA		OUTPUT WAVEFORM
PANAIVIETEN	TEST	APPLY 4.5 V	APPLY GND	APPLY 4.5 V	APPLY GND	TEST	(SEE NOTE 1)
t _{PLH}	Āi	B	None	None	Remaining A and B, C _n	Fi	Out-of-Phase
tPLH tPHL	Bi	Āi	None	None	Remaining A and B, C _n	Fi	Out-ot-Phase

INPUT BITS EQUAL/NOT EQUAL TEST TABLE FUNCTION INPUTS: $S0=S3=M=4.5\ V,\ S1=S2=0\ V$

PARAMETER	INPUT UNDER	1	R INPUT IE BIT	OTHER DAT	A INPUTS	OUTPUT	OUTPUT WAVEFORM
PARAMETER	TEST	APPLY 4.5 V	APPLY GND	APPLY 4.5 V	APPLY GND	TEST	(SEE NOTE 1)
tPLH tPHL	Āi	Ēi	None	Remaining \overline{A} and \overline{B} , C_{n}	None	P	Out-of-Phase
tPLH tPHL	Bi	Āi	None	Remaining Ā and B̄, C _n	None	P	Out-of-Phase
tPLH tPHL	Āi	None	Bi	Remaining \$\overline{A}\$ and \$\overline{B}\$, \$C_{\overline{D}}\$	None	P	In-Phase
tPLH tPHL	Bi	None	Āi	Remaining Ā and B̄, C _n	None	P	In-Phase
tPLH tPHL	Āi	Bi	None	Remaining \overline{A} and \overline{B} , C_n	None	C _{n+4} .	In-Phase
tPLH tPHL	Bi	Āi	None	Remaining \overline{A} and \overline{B} , C_n	None	Cn+4	In-Phase
tPLH tPHL	Āi	None	Bi	Remaining \overline{A} and \overline{B} , C_n	None	C _{n+4}	Out-of-Phase
tPLH tPHL	Bi	None	Āi	Remaining A and B, C _n	None	C _{n+4}	Out-of-Phase

INPUT PAIRS HIGH/NOT HIGH TEST TABLE FUNCTION INPUTS: $S2=M=4.5\ V,\ S0=S1=S3=0V$

PARAMETER	INPUT	OTHER INPUT SAME BIT		OTHER DA	TA INPUTS	OUTPUT	OUTPUT WAVEFORM
PARAMETER	UNDER TEST	APPLY 4.5 V	APPLY GND	APPLY 4.5V	APPLY GND	TEST	(SEE NOTE 1)
t _{PLH}	Āi	Bi	None	Remaining Ā, C _n	Remaining B	P	In-Phase
t _{PLH}	Bi	Āi	None	Remaining B, C _n	Remaining Ā	P	In-Phase
^t PLH ^t PHL	Āi	Bi	None	Remaining Ā, C _n	Remaining B	C _{n+4}	Out-of-Phase
^t PLH ^t PHL	Bi	Āi	None	Remaining B, C _n	Remaining A	C _{n+4}	Out-of-Phase

NOTE 1: Load circuit and voltage waveforms are shown in Section 1.



PARAMETER MEASUREMENT INFORMATION

SELECT INPUT/LOGIC MODE TEST TABLE FUNCTION INPUTS: M = 4.5 V

PARAMETER	INPUT UNDER	OTHER INPUT SAME BIT		OTHER DA	TA INPUTS	OUTPUT UNDER	OUTPUT WAVEFORM	
PANAMETER	TEST	APPLY 4.5 V	APPLY GND	APPLY 4.5 V	APPLY GND	TEST	(SEE NOTE 1)	
^t PLH	Any			Remaining	Ā, Bo, Cn	C _{n+4}	Out-of-Phase	
t _{PHL}	S			B	Α, 50, ση	∨n + 4	Out-Or i mase	
^t PLH	Any			B. A2	Remaining	<u> </u>	In-Phase	
^t PHL	S			D, A2	Ā, C _n	'	ill-Filase	

SELECT INPUT/ARITH MODE TEST TABLE FUNCTION INPUTS: M = 0 V

PARAMETER	INPUT	OTHER INPUT SAME BIT		OTHER .DA	TA INPUTS	OUTPUT	OUTPUT WAVEFORM	
PARAIVIETER	TEST	APPLY 4.5 V	APPLY GND	APPLY 4.5 V	APPLY GND	TEST	(SEE NOTE 1)	
t _{PLH}	Any			Remaining	Ão, Bo	Any	In-Phase	
^t PHL	S		l	\overline{A} and \overline{B} , C_n	A0, B0	F	III-FIIdSE	
t _{PLH}	Any			Remaining	Ão, Bo	A = B	In-Phase	
^t PHL	s		_	A and B, C _n	АО, БО	A=D	In-Fhase	
^t PLH	Any			Remaining	Ão, Bo	G	In-Phase	
^t PHL	S	_	_	A and B, C _n	A0, B0	G	in-Friase	

MODE INPUT/SUM MODE TEST TABLE FUNCTION INPUTS: S0 = S3 = 4.5 V, S1 = S2 = 0 V

PARAMETER	INPUT UNDER TEST	OTHER INPUT SAME BIT		OTHER DA	TA INPUTS	OUTPUT	OUTPUT WAVEFORM
FARAIVIETER		APPLY 4.5 V	APPLY GND	APPLY 4.5 V	APPLY GND	TEST	(SEE NOTE 1)
^t PLH	м	_		Remaining	B2, A2, Cn	Any	In-Phase
^t PHL				A and B	32,712,011	F	
t _{PLH}	М			Remaining	B1, A1, Cn	A = B	In-Phase
^t PHL	1 "	_	i –	A and B	31, A1, Cn	A-8	HI-F Hase

NOTE 1: Load circuit and voltage waveforms are shown in Section 1.



LSI Devices

SN54ALS2967, SN74ALS2967, SN54ALS2968, SN74ALS2968 DYNAMIC MEMORY CONTROLLERS

D2900, JANUARY 1986

- Provides Control for 16K, 64K, and 256K
 Dynamic RAMs
- Highest-Order Two-Address Bits Select One of Four Banks of RAMs
- Supports Scrubbing Operations and Nibble-Mode Access
- Separate Output Enable for Multi-Channel Access to Memory
- 48-Pin Dual-In-Line Package
- 'ALS2968 is Designed to be Interchangeable with AMD AM2968


description

The 'ALS2967 and 'ALS2968 dynamic memory controllers (DMCs) are designed for use in today's high-performance memory systems. The DMC acts as the address controller between any processor and dynamic memory array.

Two versions are provided that help simplify interfacing to the system dynamic timing controller. The 'ALS2967 offers active-low Row Address Strobe Input (RASI) and Column Address Strobe Input (CASI), while the 'ALS2968 offers active-high Row Address Strobe Input (RASI) and Column Address Strobe Input (CASI) inputs.

Using two 9-bit address latches, the DMC will hold the row and column addresses for any DRAM up to 256K. These latches and the two row/column refresh address counters feed into a 9-bit, 4-input MUX for output to the dynamic RAM address lines. A 2-bit bank select latch is provided to select one of the four RAS and CAS outputs. The two bits are normally obtained from the two highest-order address bits.

SN54ALS2967, SN54ALS2968 . . . JD PACKAGE SN74ALS2967, SN74ALS2968 . . . JD OR N PACKAGE



[†] 'ALS2967 has active-low inputs CASI and RASI; 'ALS2968 has active-high inputs CASI and RASI.

The 'ALS2967 and 'ALS2968 have two basic modes of operation, read/write and refresh. During normal read/write operations, the row and column addresses are multiplexed to the dynamic RAM, with the corresponding RAS and CAS signals activated to strobe the addresses into the RAM. In the refresh mode, the two counters cycle through the refresh addresses. If memory scrubbing is not being implemented, only the row counter is used. When memory scrubbing is being performed, both the row and column counters are used to perform read-modify-write cycles. In this mode all RAS outputs will be active (low) while only one CAS output is active at a time.

The SN54ALS2967 and SN54ALS2968 are characterized for operation over the full military temperature range of $-55\,^{\circ}$ C to 125 $^{\circ}$ C. The SN74ALS2967 and SN74ALS2968 are characterized for operation from 0 $^{\circ}$ C to 70 $^{\circ}$ C.

'ALS2967

DYNAMIC MEMORY CONTROLLER 'ALS2968
DYNAMIC MEMORY

[†] These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)




TABLE 1. PIN FUNCTION

PIN NAME	DESCRIPTION
A0-A17	Address Inputs. A0-A8 are latched in as the nine-bit row address for the DRAM. These inputs drive Q0-Q8 when the
1	DMC is in the read/write mode and MSEL is low. A9-A17 are latched in as the column address, and will drive Q0-Q8
	when MSEL is high and the DMC is in the read/write mode. The addresses are latched when the Latch Enable (LE) input
	signal is low.
SELO, SEL1	Bank Select. These two inputs are normally the two highest-order address bits and are used in the read/write mode
	to select which bank of memory will be receiving the RAS and CAS signals after RASI ('ALS2967) or RASI ('ALS2968)
	and CASI ('ALS2967) or CASI ('ALS2968) go active.
LE	Latch Enable. This active-high input causes the row, column, and bank select latches to become transparent, allowing
	the latches to accept new input data. A low input on LE latches the input data.
MSEL	Multiplexer Select. This input determines whether the row or column address will be sent to the memory address inputs.
	When MSEL is high, the column address is selected, while the row address is selected when MSEL is low. The address
	may come from either the address latch or refresh address counter depending on MCO and MC1 (see Mode Control
	Function Table).
CS	Chip Select. This active-low input is used to enable the DMC. When $\overline{\text{CS}}$ is active, the DMC operates normally in all
ļ	four modes. When $\overline{\text{CS}}$ goes high, the device will not enter the read/write mode. This allows other devices to access
	the same memory that the DMC is controlling.
ŌĒ	Output Enable. This active-low input enables/disables the output signals. When $\overline{\text{OE}}$ is high, the outputs of the DMC
	enter the high-impedance state.
MC0-MC1	Mode Controls. These inputs determine in which of the four modes the DMC operates. The description of each of the
	four operating modes is given in Table 2.
Q0-Q8	Address Outputs. These address outputs feed the DRAM address inputs and provide drive for memory systems having
,	capacitance of up to 500 picofarads.
RASI or	Row Address Strobe Input. During the normal memory cycles, the decoded RASn output (RASO, RAS1, RAS2, or RAS3)
RASI	is forced low after receipt of an active Row Address Strobe Input signal. In either Refresh mode, all four RAS outputs
	will be low while the Row Address Strobe Input signal is active. The RASI on the 'ALS2967 is an active-low input while
	on the 'ALS2968, RASI is an active-high input. (For more details see timing diagrams).
RASO-RAS3	Row Address Strobe. Each of the Row Address Strobe outputs provides a RAS signal to one of the four banks of dynamic
	memory. Each RASn output will go low when selected by SELO and SEL1 after RASI ('ALS2967) or RASI ('ALS2968)
	goes active. All four go low in response to RASI ('ALS2967) or RASI ('ALS2968) while in the refresh mode.
CASI or	Column Address Strobe Input. This input going active causes the selected CAS output to be forced low. The CASI
CASI	input on the 'ALS2967 is active low input while on the 'ALS2968, CASI is active high input. (For more details see
	timing diagrams.)
CAS0-CAS3	Column Address Strobe. During normal Read/Write cycles the two selected bits (SELO, SEL1) determine which CAS
	output will go active following CASI ('ALS2967) or CASI ('ALS2968) going active. When memory scrubbing is being
	performed, only the CASn signal selected will be active. For non-scrubbing cycles, all four CAS outputs will remain high.



TABLE 2. MODE-CONTROL FUNCTION TABLE

MC1	MCO	OPERATING MODE
L	L	Refresh Mode without Scrubbing. Refresh cycles are performed with only the row counter being used to generate
		the addresses. In this mode, all four RAS outputs are active while the four CAS outputs remain high.
L	Н	Refresh with Scrubbing/Initialize. During this mode, refresh cycles are done with both the row and column counters
		generating the addresses. MSEL is used to select either the row or the column counter. All four RAS outputs go low
		in response to RASI ('ALS2967) or RASI ('ALS2968), while only one CASn output goes low in response to CASI
		('ALS2967) or CASI ('ALS2968). The bank counter keeps track of which CAS output goes active. This mode can
		also be used during system power-up so that the memory can be written with a known data pattern.
Н	L	Read/Write. This mode is used to perform read/write cycles. Both the Row and Column addresses are multiplexed
		to the address output lines using MSEL. SELO and SEL1 are decoded to determine which RASn and CASn
		outputs will be active.
Н	Н	Clear Refresh Counters. This mode clears the three refresh counters (row, column, and bank) on the inactive transition
		of RASI ('ALS2967) or RASI ('ALS2968), putting them at start of the refresh sequence (see timing diagrams for more
		detail). In this mode, all four RAS outputs are driven low after the active edge of RASI ('ALS2967) or RASI ('ALS2968)
		so that DRAM wake-up cycles may also be performed.

TABLE 3. ADDRESS OUTPUT FUNCTIONS

MODE		INP	UTS		CUITBUITO CO CO
MODE	MC1	МСО	MSEL	CS	OUTPUTS Q0-Q8
Refresh without scrubbing	L	L	Х	Х	Row counter address
Refresh with scrubbing		Н	L	Х	Row counter address
Herresh with scrubbing	-	п	Н	Х	Column counter address
			L	Ľ	Row address [†]
Read/write	Н	L	Н	L	Column address [†]
			Х	Н	All L
Clear refresh counter [‡]	Н	Н	X	Х	All L

TABLE 4. RAS OUTPUT FUNCTIONS

		INP	UTS				OUTPUTS				
'ALS2967 RASI	'ALS2968 RASI	MC1	мсо	SEL1 [†]	SELO†	<u>cs</u>	RAS0	RAS1	RAS2	RAS3	
L	Н	L	L	Х	Х	Х	L	L	L	L	
L	Н	L	Н	Х	Х	Х	L	L	L	L	
				L	L	L	L	Н	Н	Н	
				L	Н	L.	. Н	L	Н	Н	
Ļ	н	н	Ł	Н	L	L	H	Н	L	Н	
				Н	Н	L	Н	Н	Н	L	
				Х	Х	Н	Н	Н	Н	Н	
L	Η	Н	Н	Х	X	Х	L	L	L	L	
Н	L	Х	Х	×	Х	Х	Н	Н	Н	Н	

TABLE 5. CAS OUTPUT FUNCTIONS

			INI	PUTS						OUT	PUTS	
'ALS2967	'ALS2968	MC1	MCO	SEL1 [†]	SELO†	INTE	RNAL	cs	CAS0	CAS1	CACO	CAS3
CASI	CASI	IVIC I	WICO	SEL1.	SELU.	BC1	BC0	LS	CASU	CASI	CASZ	CASS
L	Н	L	L	Х	Х	Х	Х	Х	Н	Н	Н	Н
	н					٦	L	Х	L	Н	Н	Н
L		L	н	x	х	L	Н	Х	Н	L	Н	Н
				^		Н	L	X	Н	Н	L	Н
						Н	Н	Х	Н	Н	Н	L
			н ∟	L	L.	Х	Х	L	L	Н	H	Н
1				L	Н	Х	Х	L	Н	L	Н	Н
L	н	н		Н	L	X	Х	L	Н	Н	L	Н
				Н	Н	Х	Х	L	Η	Н	Н	L
				Х	Х	Х	Х	Ι	Н	Н	Н	Н
L	н	Н	, н	Х	X	Х	Х	X.	Н	Н	Н	Н
Н	L	Х	X	Х	Х	Х	Х	Х	Н	Н	Н	Н

[†] If LE is low, outputs will be the levels entered when LE was last high. If LE is high, outputs will follow address inputs as selected by MSEL.



For 'ALS2967, clearing occurs on the low-to-high transition of RASI; for 'ALS2968, clearing occurs on the high-to-low transition of RASI.

read/write operation details

During normal read/write operations, the row and column addresses are multiplexed to the dynamic RAM controlled by the MSEL input. The corresponding RASn and CASn output signals strobe the addresses into memory. The block diagram in Figure 1 shows a typical system interface for a one-megaword dynamic memory. The DMC is used to control the four banks of 256K memory.

For systems where addresses and data are multiplexed onto a single bus, the DMC uses latches, (row, column, and bank) to hold the address information. Figure 5 shows a typical timing diagram using the input latches. The twenty input latches are transparent when latch enable (LE) is high, and latch the input data whenever LE is taken low. For systems in which the processor has separate address and data buses, LE may be permanently high (see timing diagram in Figure 4).




FIGURE 1. 1-MEGAWORD X 16-BIT DYNAMIC MEMORY

read/write operations (continued)

The DMC is designed with heavy-duty outputs that are capable of driving four banks of 16-bit words, including six checkbits used for error detection and correction.

In addition to heavy-duty output drivers, the outputs are designed with balanced output impedances (25 Ω both high and low). This feature optimizes the drive low characteristics, based on safe undershoot, while providing symmetrical drive high characteristics. It also eliminates the external resistors required to pull the outputs up to the MOS VOH level (VCC - 1.5 V).




FIGURE 2. 1-MEGAWORD X 16-BIT DYNAMIC MEMORY WITH ERROR DETECTION AND CORRECTION

memory expansion

With a 9-bit address path, the DMC can control up to one megaword when using 256K dynamic RAMs. If a larger memory size is desired, the DMC's chip select (\overline{CS}) makes it easy to expand the memory size by using additional DMCs. A four-megaword memory system is shown in Figure 3.

To maintain maximum performance in 32-bit applications, it is recommended that individual bus drivers be used for each bank.




FIGURE 3. 4-MEGAWORD X 16-BIT DYNAMIC MEMORY

refresh operations

The two 9-bit counters in the 'ALS2967 and 'ALS2968 support 128-, 256-, and 512-line refresh operations. Transparent, burst, synchronous, or asynchronous refresh modes are all possible. The refresh counters are advanced on the low-to-high transition of \overline{RASI} on the 'ALS2967, and on the high-to-low transition of RASI on the 'ALS2968. The refresh counters are reset to zero on the low-to-high transition of \overline{RASI} on the 'ALS2967, and on the high-to-low transition of RASI on the 'ALS2968, if MC1 and MC0 are at a low logic level. See Figure 8 for additional timing details.

When performing refresh cycles without memory scrubbing (MC1 and MC0 both low), all four RAS outputs go low, while all CAS outputs are driven high. Typical timing for this mode of operation is shown in Figure 6.



absolute maximum ratings over operating free-air temperature rang	ge (unless otherwise noted)
Supply voltage, VCC	
Input voltage	7 V
Voltage applied to disabled 3-state output	
Operating free-air temperature range: SN54ALS2967, SN54ALS296	68 – 55 °C to 125 °C
SN74ALS2967, SN74ALS296	68 0°C to 70°C
Storage temperature range	-65°C to 150°C

recommended operating conditions

			SN	54ALS2	967	SN	74ALS2	967	
			SN	54ALS2	968	SN	74ALS2	968	UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	
Vcc	Supply voltage		4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input v	oltage	2			2			V
VIL	Low-level input v	oltage			0.8			0.8	V
ЮН	High-level output	current			- 1			-2.6	mA
lOL	Low-level output	current			12			12	mA
	Pulse duration	(23) RASI low or RASI high	15			15			
tw		(24) RASI high or RASI low	15			15			ns
		(25) LE high	20			20]
		(26) An before LE↓	5			5			
	Cat times	(27) SELn before LE↓	5			5			1
t _{su}	Setup time	(28) MC0 or MC1 before RASI↑ or RASI↓	25			25			ns
		(29) SELn before RASI↓ or RASI↑	15			15			1
٠.	Hold time	(30) An after LE↓	5			5			ns
th	rioid time	(31) SELn after LE↓	5			5			1118
TA	Operating free-air	temperature	- 55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CO		4ALS2		SN:	UNIT			
			MIN	TYP [†]	MAX	MIN	TYP	MAX	<u> </u>
VIK	$V_{CC} = 4.5 V,$	I _I = -18 mA			- 1.5			-1.5	٧
Vau	$V_{CC} = 4.5 V,$	I _{OH} = -1 mA	2.4	3.3					I v
Voн	$V_{CC} = 4.5 V$,	$I_{OH} = -2.6 \text{ mA}$				2.4	3.2		L *
Vai	$V_{CC} = 4.5 V,$	I _{OL} = 1 mA		0.15	0.5		0.15	0.5	V
VOL	$V_{CC} = 4.5 V,$	I _{OL} = 12 mA		0.35	0.8		0.35	0.8	l
lOL [‡]	$V_{CC} = 4.5 V,$	V _O = 2 V	30			30			mA
lozh	$V_{CC} = 5.5 V,$	$V_0 = 2.7 \text{ V}$			20			20	μΑ
lozL	$V_{CC} = 5.5 V,$	V _O = 0.4 V			- 20			- 20	μΑ
11	$V_{CC} = 5.5 V,$	V _I = 7 V			0.1			0.1	mA
ΊΗ	V _{CC} = 5.5 V,	V _I = 2.7 V			20			20	μΑ
ηL	V _{CC} = 5.5 V,	V _I = 0.4 V			-0.1			-0.1	mA
IO [§]	$V_{CC} = 5.5 V,$	V _O = 2.25 V	- 30		-112	- 30		-112	mA
Icc	V _{CC} = 5.5 V								mA

 $^{^{\}dagger}$ All typical values are at V_{CC} = 5 V, T_A = 25 °C.

[§] The output conditions have been chosen to produce a current that closely approximates one half the true short-circuit output current, IOS.



[‡] Not more than one output should be tested at a time, and duration should not exceed 1 second.

SN54ALS2967, SN74ALS2967 DYNAMIC MEMORY CONTROLLERS

'ALS2967 switching characteristics, C_L = 50 pF

242445752	FROM	то	TEAT COMPLETIONS	SN54ALS2967	SN74ALS2967	
PARAMETER	(INPUT)	(OUTPUT)	TEST CONDITIONS†	MIN TYP [‡] MAX	MIN TYP [‡] MAX	UNIT
t _{pd} (1)	RASI	Any Q		12	12	ns
t _{pd} (2)	RASI	RASn		10	10	ns
t _{pd} (3)	CASI	CASn		8	. 8	ns
tpd(4)	Any A	Any Q		22	22	ns
t _{pd} (5)	MSEL	Any Q		14	14	ns
tpd(6)	LE↑	Any Q		15	15	ns
tpd(7)	LE↑	Any RAS		15	15	ns
^t pd(8)	LE↑	Any CAS		14	14	ns
tpd(9)	MC0 or MC1	Any Q		15	15	ns
^t pd(10)	MC0 or MC1	Any RAS		14	14	ns
^t pd(11)	MC0 or MC1	Any CAS	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$	12	12	ns
^t pd(12)	CS	Any Q	$T_A = MIN \text{ to MAX}$	16	16	ns
^t pd(13)	ĊŚ	Any RAS		12	12	ns
^t pd(14)	CS	Any CAS		11	11	ns
^t pd(15)	SELO or SEL1	Any RAS		12	12	ns
^t pd(16)	SELO or SEL1	Any CAS		11	11	ns
^t en(17)	OE↑	Any Q		14	14	ns
ten(18)	<u>OE</u> ↓	Any RAS		13	13	ns
^t en(19)	ŌĒ↓	Any CAS		13	13	ns
tdis(20)	ŌĒ↑	Any Q		15	15	ns
tdis(21)	ŌĒ↑	Any RAS		13	13	ns
^t dis(22)	ŌĒ↑	Any CAS		13	13	ns

'ALS2967 switching characteristics, C_L = 150 pF

DADAMETED	FROM	то	TEST CONDITIONS!	SN54ALS2	SN74ALS2967				
PARAMETER	(INPUT)	(OUTPUT)	TEST CONDITIONS	MIN TYP‡	MAX	MIN	TYP‡	MAX	UNIT
tpd(1)	RASI	Any Q		17			17		ns
tpd(2)	RASI	RASn		15			15		ns
^t pd(3)	CASI	CASn		14	14		14		ns
t _{pd(4)}	Any A	Any Q		27			27		ns
t _{pd(5)}	MSEL	Any Q		19			19		ns
^t pd(6)	LE↑	Any Q		. 20			20		ns
tpd(7)	LE↑	Any RAS		20			20		ns
t _{pd} (8)	LE↑	Any CAS	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$	19			19		ns
tpd(9)	MC0 or MC1	Any Q	T _A = MIN to MAX	20			20		ns
^t pd(10)	MC0 or MC1	Any RAS		19			19		ns
^t pd(11)	MC0 or MC1	Any CAS		17			17		ns
^t pd(12)	CS	Any Q		19			19		ns
^t pd(13)	CS	Any RAS		14			14		, ns
^t pd(14)	CS	Any CAS		14			14		ns
^t pd(15)	SELO or SEL1	Any RAS		15			15		ns
^t pd(16)	SELO or SEL1	Any CAS		14			14		ns

 $^{^{\}dagger}$ See Figures 10, 11, 12, and 13 for test circuit and switching waveforms. ‡ All typical values at VCC $\,=\,5$ V, TA $\,=\,25\,^{\circ}\text{C}.$



SN54ALS2968, SN74ALS2968 DYNAMIC MEMORY CONTROLLERS

'ALS2968 switching characteristics, C_L = 50 pF

DADAMETED	FROM	то	TEST CONDITIONS†	SN54ALS2968			SN74ALS2968			
PARAMETER	(INPUT)	(OUTPUT)	TEST CONDITIONS.	MIN	TYP [‡]	MÁX	MIN	TYP [‡]	MAX	UNIT
tpd(1)	RASI	Any Q	'	5	12	20	5	12	20	ns
tpd(2)	RASI	RASn		3	10	18	3	10	18	ns
tpd(3)	CASI	CASn		3	8	17	3	8	17	ns
tpd(4)	Any A	Any Q		5	22	30	5	22	30	ns
tpd(5)	MSEL	Any Q	ľ	3	14	20	3	14	20	ns
tpd(6)	LE↑	Any Q	·		15	25		15	25	ns
tpd(7)	LE↑	Any RAS			15	25		15	25	ns
tpd(8)	LE↑	Any CAS			14	24		14	24	ns
tpd(9)	MC0 or MC1	Any Q	[5	15	25	5	15	25	ns
^t pd(10)	MC0 or MC1	Any RAS		3	14	21	3	14	21	ns
^t pd(11)	MC0 or MC1	Any CAS	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$	3	12	19	3	12	19	ns
^t pd(12)	CS	Any Q	$T_A = MIN \text{ to MAX}$		16	23		16	23	ns
^t pd(13)	ĈŜ	Any RAS			12	20		12	20	ns
^t pd(14)	ĈŜ	Any CAS			11	19		11	19	ns
^t pd(15)	SELO or SEL1	Any RAS			12	20		12	20	ns
^t pd(16)	SELO or SEL1	Any CAS			11	18		11	18	ns
^t en(17)	ŌĒ↓	Any Q			14	21		14	21	ns
^t en(18)	<u>OE</u> ↓	Any RAS			13	19		13	19	ns
^t en(19)	<u>OE</u> ↓	Any CAS			13	19		13	19	ns
^t dis(20)	ŌĒ↑	Any Q			15	22		15	22	ns
tdis(21)	ŌĒ↑	Any RAS			13	20		13	20	ns
^t dis(22)	ŌĒ↑	Any CAS			13	20		13	20	ns


'ALS2968 switching characteristics, C_L = 150 pF

PARAMETER	FROM	TO (OUTPUT)	TEST CONDITIONS†	SN54AL\$2968			SN74ALS2968			T
	(INPUT)			MIN	TYP [‡]	MAX	MIN	TYP [‡]	MAX	UNIT
t _{pd(1)}	RASI	Any Q		12	17	30	12	17	30	ns
tpd(2)	RASI	RASn	1	9	15	23	9	15	23	ns
tpd(3)	CASI	CASn		9	14	22	9	14	22	ns
tpd(4)	Any A	Any Q	1	10	27	35	10	27	35	ns
t _{pd(5)}	MSEL	Any Q	1	9	19	26	9	19	26	ns
tpd(6)	LE↑	Any Q	1		20	28		20	28	ns
tpd(7)	LE↑	Any RAS	7		20	28		20	28	ns
t _{pd} (8)	LE↑	Any CAS	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$		19	27		19	27	ns
t _{pd} (9)	MC0 or MC1	Any Q	$T_A = MIN \text{ to MAX}$	10	20	27	10	20	27	ns
^t pd(10)	MC0 or MC1	Any RAS]	9	19	25	9	19	25	ns
^t pd(11)	MC0 or MC1	Any CAS	1	9	17	23	9	17	23	ns
^t pd(12)	CS	Any Q	1		19	27		19	27	ns-
^t pd(13)	ĊŚ	Any RAS	1		14	22		14	22	ns
^t pd(14)	CS	Any CAS	1		14	22		14	22	ns
t _{pd(15)}	SELO or SEL1	Any RAS	1		15	23		15	23	ns
^t pd(16)	SELO or SEL1	Any CAS	1		14	22		14	22	ns

[†] See Figures 10, 11, 12, and 13 for test circuit and switching waveforms.



 $^{^{\}ddagger}$ All typical values at $V_{CC} = 5 \text{ V}$, $T_{A} = 25 ^{\circ}\text{C}$.



```
t1(min) = t_{pd(4)} max + t_{su(AR)} min - t_{pd(2)} min
t2(min) = t_{pd(2)} max + t_{h(AR)} min - t_{pd(5)} min
t3(min) = t2 min + t_{pd(5)} max + t_{su(AC)} - t_{pd(3)} min
```

See the DRAM data sheet for applicable t_{SU(AR)}, t_{Su(AR)}, and t_{h(AR)}. In addition, note that propagation delay times given in the above equations are functions of capacitive loading. The values used in these equations must relate to actual system capacitive loading.

 $^{^\}dagger$ Parameters $t_{SU(AR)}$, $t_{SU(AC)}$, and $t_{h(AR)}$ are timing requirements of the dynamic RAM. Parameters t1, t2, and t3 represent the minimum timing requirements at the inputs to the DMC that guarantee DRAM timing specifications and maximum system performance. The minimum requirements for t1, t2, and t3 are as follows:




FIGURE 5. READ/WRITE CYCLE TIMING USING INPUT LATCHES (MC1, MC0 = H, L)

 $^{^\}dagger$ t $_{
m Su(AR)}$, $t_{
m Su(AC)}$, and $t_{
m h(AR)}$ are timing requirements of the dynamic RAM. See the DRAM data sheet for applicable specifications.




FIGURE 6. REFRESH CYCLE TIMING (MC1, MC0 = L, L) WITHOUT SCRUBBING

† t_{su(AR)}, t_{w(RL)}, and t_{w(RH)} are timing requirements of the dynamic RAM. See DRAM data sheet for applicable specifications.




FIGURE 7. REFRESH CYCLE TIMING (MC1, MC0 = L, H) WITH MEMORY SCRUBBING

```
\begin{array}{lll} t2(min) &= t_{pd(2)} \; max \; + \; t_{h(AR)} \; min \; - \; t_{pd(5)} \; min \\ t3(min) &= t2 \; min \; + \; t_{pd(5)} \; max \; + \; t_{su(AC)} \; - \; t_{pd(3)} \; min \\ t4(min) &= t_{pd(9)} \; max \; + \; t_{su(AR)} \; min \; - \; t_{pd(2)} \; min \\ \end{array}
```

See the DRAM data sheet for applicable t_{su(AR)}, t_{su(AC)}, and t_{h(AR)}. In addition, note that propagation delay times given in the above equations are functions of capacitive loading. The values used in these equations must correspond to actual system capacitive loading. [‡]A CASn output is selected by the bank counter. All other CASn outputs will remain high.

[†] Parameters t_{Su(AR)}, t_{Su(AC)}, and t_{h(AR)} are timing requirements of the dynamic RAM. Parameters t2, t3, and t4 represent the minimum timing requirements at the inputs to the DMC that guarantee DRAM timing specifications and maximum system performance. The minimum requirement for t2, t3, and t4 are as follows:






FIGURE 8. REFRESH COUNTER RESET (MC1, MC0 = H, H)





RASI ('ALS2967) = L, RASI ('ALS2968) = H, MSEL = H or L, CASI ('ALS2967) = L, CASI ('ALS2968) = H

FIGURE 9. MISCELLANEOUS TIMING






FIGURE 10. CAPACITIVE LOAD SWITCHING

FIGURE 11. THREE-STATE ENABLE/DISABLE

TYPICAL SWITCHING CHARACTERISTICS





FIGURE 12. OUTPUT DRIVE LEVELS

THREE-STATE TIMING



NOTE: Decoupling is needed for all AC tests

FIGURE 13. THREE-STATE CONTROL LEVELS



LSI Devices

^{*} t_{pd} specified at $C_L = 50$, 150 pF

- Highest-Order Two-Address Bits Select One of Four Banks of RAMs
- Supports Scrubbing Operations and Nibble-Mode Access
- Separate Output Enable for Multi-Channel Access to Memory
- 52-Pin Dual-In-Line Package

description

The 'ALS6301 and 'ALS6302 dynamic memory controllers (DMCs) are designed for use in today's high-performance memory systems. The DMC acts as the address controller between any processor and dynamic memory array.

Two versions are provided that help simplify interfacing to the system dynamic timing controller. The 'ALS6301 offers active-low Row Address Strobe Input (RASI) and Column Address Strobe Input (CASI), while the 'ALS6302 offers active-high Row Address Strobe Input (RASI) and Column Address Strobe Input (CASI) inputs.

Using two 10-bit address latches, the DMC will hold the row and column addresses for any DRAM up to 1M. These latches and the two row/column refresh address counters feed into a 10-bit, 4-input MUX for output to the dynamic RAM address lines. A 2-bit bank select latch is provided to select one of the four RAS and CAS outputs. The two bits are normally obtained from the two highest-order address bits.

SN54ALS6301, SN54ALS6302 . . . JD PACKAGE SN74ALS6301, SN74ALS6302 . . . JD OR N PACKAGE (TOP VIEW)

	(TOP VI	CAA)	
A10 C A10 C A10 C A11 C	1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19	52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34	1 02 1 03 1 04 1 GND 1 OE 1 VCC 1 05 1 06 1 07 1 08
A15 C A15 C A6 C A16 C A7 C A17 C	14 15 16 17 18	39 38 37 36 35 34 33 32	V _{CC} Q5 Q6 Q7 Q8 Q9 RAS2 CAS2
A18 C A9 C A19 C SEL0 C SEL1 C	23 24	30 29	RAS3 CAS3 RASI or RASI [†] MC0 MC1


^{† &#}x27;ALS6301 has active-low inputs CASI and RASI: 'ALS6302 has active-high inputs CASI and RASI.

The 'ALS6301 and 'ALS6302 have two basic modes of operation, read/write and refresh. During normal read/write operations, the row and column addresses are multiplexed to the dynamic RAM, with the corresponding RAS and CAS signals activated to strobe the addresses into the RAM. In the refresh mode, the two counters cycle through the refresh addresses. If memory scrubbing is not being implemented, only the row counter is used. When memory scrubbing is being performed, both the row and column counters are used to perform read-modify-write cycles. In this mode all RAS outputs will be active (low) while only one CAS output is active at a time.

The SN54ALS6301 and SN54ALS6302 are characterized for operation over the full military temperature range of -55°C to 125°C. The SN74ALS6301 and SN74ALS6302 are characterized for operation from 0°C to 70°C.

LSI Devices

logic diagram (positive logic)



logic symbols [†]		
'ALS6301	'Al	LS6302
TF (13) OF (40) OF (AS6301) MC0 (28) OF (11) OF (AS6301) MSEL (52)	TP (13) TP (40) TP (A0) TP (AIC MEMORY ALS6302 DE
A2 (6) 2 3 4 4 (10) 4 5 (15) 6 6 7 8 9 4 ADDR RAS (3) 9	(34) Q9 A2 (6) 2 3 RASQ (5) RASQ (6) 48 RASQ (6) 48 RASQ (7) RASQ	9 (34) Q9
A10 (5) 0 1 1 2 3 4 4 A15 (16) 4 1 5 5 4 16 (20) 7 8 4 19 (24) 9 5 SEL (25) (25) (25) (25) (25) (25) (25) (25)	A10 (5) 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	R CAS $\begin{cases} 0 & 0 & \frac{(49)}{0} & \frac{\overline{CAS0}}{\overline{CAS1}} \\ 0 & \frac{(32)}{0} & \frac{\overline{CAS2}}{\overline{CAS3}} \\ 3 & 0 & \frac{\overline{(30)}}{\overline{CAS3}} \end{cases}$

[†]These symbols are in accordance with ANSI/IEEE Std-91-1984 and IEC Publication 617-12.

TABLE 1. PIN FUNCTION

PIN NAME	DESCRIPTION
A0-A19	Address Inputs. A0-A9 are latched in as the nine-bit row address for the DRAM. These inputs drive Q0-Q9 when the
	DMC is in the read/write mode and MSEL is low. A10-A19 are latched in as the column address, and will drive Q0-Q8
*	when MSEL is high and the DMC is in the read/write mode. The addresses are latched when the Latch Enable (LE) input
	signal is low.
SELO, SEL1	Bank Select. These two inputs are normally the two highest-order address bits and are used in the read/write mode
	to select which bank of memory will be receiving the RAS and CAS signals after RASI ('ALS6301) or RASI ('ALS6302)
	and CASI ('ALS6301) or CASI ('ALS6302) go active.
LE	Latch Enable. This active-high input causes the row, column, and bank select latches to become transparent, allowing
	the latches to accept new input data. A low input on LE latches the input data.
MSEL	Multiplexer Select. This input determines whether the row or column address will be sent to the memory address inputs.
	When MSEL is high, the column address is selected, while the row address is selected when MSEL is low. The address
	may come from either the address latch or refresh address counter depending on MCO and MC1 (see Mode Control
	Function Table).
<u>cs</u>	Chip Select. This active-low input is used to enable the DMC. When CS is active, the DMC operates normally in all
	four modes. When CS goes high, the device will not enter the read/write mode. This allows other devices to access
	the same memory that the DMC is controlling.
ŌĒ	Output Enable. This active-low input enables/disables the output signals. When $\overline{\text{OE}}$ is high, the outputs of the DMC
	enter the high-impedance state.
MC0-MC1	Mode Controls. These inputs determine in which of the four modes the DMC operates. The description of each of the
	four operating modes is given in Table 2.
00-08	Address Outputs. These address outputs feed the DRAM address inputs and provide drive for memory systems having
	capacitance of up to 500 picofarads.
RASI or	Row Address Strobe Input. During the normal memory cycles, the decoded RASn output (RASO, RAS1, RAS2, or RAS3)
RASI	is forced low after receipt of an active Row Address Strobe Input signal. In either Refresh mode, all four RAS outputs
1	will be low while the Row Address Strobe Input signal is active. The RASI on the 'ALS6301 is an active-low input while
	on the 'ALS6302, RASI is an active-high input. (For more details see timing diagrams).
RAS0-RAS3	Row Address Strobe. Each of the Row Address Strobe outputs provides a RAS signal to one of the four banks of dynamic
	memory. Each RASn output will go low when selected by SEL0 and SEL1 after RASI ('ALS6301) or RASI ('ALS6302)
	goes active. All four go low in response to RASI ('ALS6301) or RASI ('ALS6302) while in the refresh mode.
CASI or	Column Address Strobe Input. This input going active causes the selected CAS output to be forced low. The CASI
CASI	input on the 'ALS6301 is active low input while on the 'ALS6302, CASI is active high input. (For more details see
0100 0100	timing diagrams.)
CAS0-CAS3	Column Address Strobe. During normal Read/Write cycles the two selected bits (SEL0, SEL1) determine which CAS
ŀ	output will go active following CASI ('ALS6301) or CASI ('ALS6302) going active. When memory scrubbing is being
75	performed, only the CASn signal selected will be active. For non-scrubbing cycles, all four CAS outputs will remain high.
TP	This active-low test input asynchronously sets the row and column input latches high, while forcing the two bank
	select latches low. In normal operation, TP is tied high.



TABLE 2. MODE-CONTROL FUNCTION TABLE

MC1	мсо	OPERATING MODE
L	L	Refresh Mode without Scrubbing. Refresh cycles are performed with only the row counter being used to generate
		the addresses. In this mode, all four $\overline{\sf RAS}$ outputs are active while the four $\overline{\sf CAS}$ outputs remain high.
L	Н	Refresh with Scrubbing/Initialize. During this mode, refresh cycles are done with both the row and column counters
		generating the addresses. MSEL is used to select either the row or the column counter. All four RAS outputs go low
		in response to RASI ('ALS6301) or RASI ('ALS6302), while only one CASn output goes low in response to CASI
		('ALS6301) or CASI ('ALS6302). The bank counter keeps track of which CAS output goes active. This mode can
		also be used during system power-up so that the memory can be written with a known data pattern.
Н	L	Read/Write. This mode is used to perform read/write cycles. Both the Row and Column addresses are multiplexed
		to the address output lines using MSEL. SELO and SEL1 are decoded to determine which RASn and CASn
		outputs will be active.
Н	Н	Clear Refresh Counters. This mode clears the three refresh counters (row, column, and bank) on the inactive transition
		of RASI ('ALS6301) or RASI ('ALS6302), putting them at start of the refresh sequence (see timing diagrams for more
		detail). In this mode, all four RAS outputs are driven low after the active edge of RASI ('ALS6301) or RASI ('ALS6302)
		so that DRAM wake-up cycles may also be performed.

Direct Replacement for National Semiconductor DP8400	J DUAL-IN-LIN (TOP	E PACKAGE
Fast Single- and Double-Error Detection	(101	VILVI)
 Fast Single-Error Correction and Functionally Expandable to 100% Double-Error Correction Capability 	DQ5	48 DQ4 47 DQ3 46 DQ2 45 DQ1
 Double-Error Correction after Catastrophic Failure without Additional Check Bits or ICs 	DQ9	44 DQ0 43 OB0
 Functionally Expandable Capability Up to Triple-Error Detection 	DQ11	42 OLE 41 DLE 40 DE0
 Expandable to and beyond 64 Bits with Additional 'ALS8400s 	DQ14 10 DQ15 11	39 AE 38 GND
Complete Error Recording	OB1 ☐ 12 GND ☐ 13	37 XP 36 VCC
Byte Parity Generating and Checking	CO 14	35 E1
 Separate Byte Controls for Data Output in Byte-Write Operation 	C1	34 M2 33 M1 32 M0
 Syndrome I/O Port for Error Logging and Management 	C4 18 C5 19	31 S0 30 S1
 Full Memory Check Diagnostic and Check Bits Simulation Diagnostics Capability 	C6 C20 BP0(C7) C21 OES C22	29 S2 28 S3 27 S4
 Self-Test of 'ALS8400 on the Memory Card 	CSLE 23	26 S5

description

Latches

The 'ALS8400 is a monolithic Advanced Low-Power Schottky error checker and corrector (ECC) integrated circuit designed to aid in system reliability and integrity by detecting errors in memory data and correcting single- or double-bit errors. The ECC has a separate syndrome I/O bus, which can be used for error logging or error management. It can also be used in BYTE-WRITE applications (for up to 72 data bits) because it has separate byte controls for the data buffers. In 16- or 32-bit systems, the 'ALS8400 will generate and check system byte parity, if required, for integrity of the data supplied from or to the processor. There are three latch controls to enable latching of data in various modes and configurations.

The 'ALS8400 is easily expandable to other data configurations. For 32-bit data bus with seven check bits, two 'ALS8400s can be used in cascade with no other ICs. Three 'ALS8400s can be used for 48 bits, and four 'ALS8400s for 64 data bits, both using eight check bits. In all these configurations, singleerror and double-error detection and single-error correction are easy to implement.

The 'ALS8400 is characterized for operation from °C to 70°C.

Under Processor Control

Complete Memory Failure Detection Power-On Clears Data and Syndrome

SN74ALS8400 **EXPANDABLE ERROR CHECKER AND CORRECTOR**

PIN NAMES	I/O	DESCRIPTION
AE	0	Any error output. In the normal read mode, when low, AE indicates no error and when high, indicates that
		an error has occurred. In any write mode, AE is permanently low.
BPO/C7	1/0	Byte parity 0/check bit 7. When XP is at 0 V, this pin is byte-0 parity I/O. In the normal write mode, BPO
		receives system byte-0 parity, and in the normal read mode, outputs system byte-0 parity. When the XP pin
		is open or at V _{CC} , the BPO/C7 pin becomes the check bit C7 I/O, the eighth check bit for the memory check
		bits, for 48-bit expansion configuration and beyond.
BP1/S7	1/0	Byte parity 1/syndrome bit 7. When XP pin is at 0 V, this pin is byte 1 parity I/O. In the normal write mode,
		BP1 receives system byte-1 parity, and in the normal read mode outputs system byte-1 parity. When the
		XP pin is open or at V _{CC} , the BP1/S7 pin becomes the syndrome bit S7 I/O, the eighth syndrome bit, for
		48-bit expansion configuration and beyond.
CSLE	1	Input check bit and syndrome latch enable. When high, the outputs of the check bit input latches follow input
		check bit and, if OES is low, the outputs of the syndrome input latches follow the syndrome bit bus.
C0-C6	1/0	Check-bit I/O port. A 7-bit bidirectional bus connected to the input of the check-bit input latches and the
•		outputs of the check-bit output buffers. The check-bit output buffers are enabled whenever M2 pin is low.
DLE	1	Input data latch enable. When high, outputs of the data input latches follow the input data bus. When low,
		the data input latches store the input data.
DQ0-DQ15	1/0	Data I/O port. A 16-bit bidirectional data bus connected to the input of the data input latches and the outputs
		of the data output buffers, with DQ8-DQ15 also connected to the check-bit input latches.
EO	0	Error O output. In the normal read mode, EO is high for a single-data error and low for other conditions. In
		the normal write mode, E0 becomes PE0 and is low if a parity error exists in byte-0 as transmitted from the
		processor.
E1	0	Error 1 output. In the normal read mode, E1 is high for a single-data error or a single check-bit error, and
		low for no error or a double error. In the normal write mode, E1 becomes PE1 and is low if a parity error exists
		in byte 1 as transmitted from the processor.
GND		System ground
M0-M2		Mode control inputs. These three controls define the eight major operational modes of the ECC. Table 1
		describes the modes.
OBO, OB1	1	Output byte 0 and Output byte 1 enables. These inputs, when low, enable the outputs of the data output
		latches through the data output buffers onto the data bus. When $\overline{\text{OB}}\text{O}$ and $\overline{\text{OB}}\text{I}$ are high, the outputs of the
		data output buffers are placed in the high-impedance state.
OES	1	Output enable syndromes. I/O control of the syndrome latches. When high, the outputs of the syndrome
		output buffers are placed in the high-impedance state and external syndromes pass through the syndrome
		input latches with CSLE high. When OES is low, the outputs of the syndrome output buffers are enabled and
		the generated syndromes appear on the syndrome bus, also CSLE is inhibited internally to the syndrome input
		latches.
OLE	ı	Output latch enable. When low, OLE enables the internally generated data to enter the data output latches,
		check bit output latches, and syndrome output latches. When OLE is high, the latches store the data.
S0-S6	I/O	Syndrome I/O port. A 7-bit bidirectional bus connected to the input of the syndrome input latches and the
		outputs of the syndrome output buffers.
vcc	1	5-volt supply voltage input.
XP	Т	Multiexpansion input to a three-level comparator. With XP at 0 V, only 6 or 7 check bits are available for
		expansion up to 40 bits, allowing byte parity capability. With XP open or at V _{CC} , expansion beyond 40 bits
	1	is possible, but byte-parity capability is no longer available. When XP is at VCC, check-bit generator bits 6
		and 7, the internally generated upper two check bits, are set low. When XP is open, check-bit generator bits
	1	6 and 7 are set to word parity.




SN74ALS8400 EXPANDABLE ERROR CHECKER AND CORRECTOR

functional description

The 'ALS8400, with its 16-bit bidirectional data bus connected to the memory data bus, monitors data between the processor and memory. It uses an encoding matrix to generate six check bits from the 16 bits of data. In a write cycle, the data word and the corresponding check bits are written into memory. When the same location of memory is subsequently read, the ECC generates six new check bits from the memory data and compares them with the six check bits read from memory to create six syndrome bits. If there is a difference (causing some syndrome bits to go high), then that memory location contains an error and the ECC indicates the type of error with three error flags. If the error is a single-bit error, the ECC will automatically correct it.

When the memory has more than one error, or better system integrity is preferred, double-error correction can be performed. One approach requires a further write-read cycle using complemented data and check bits from the ECC. If at least one of the two errors is a hard error, the ECC will correct both errors. This implementation requires no more memory check bits or ECCs than the single-error correct configuration.





D2936, NOVEMBER 1985-REVISED MARCH 1986

Advanced Schottky IMPACT-X™ Process

- Three-Operand, 64-Word by 40-Bit Register
- Supports 'AS888 and 'AS8832 Register File Expansion
- Four 10-Bit Input Ports with Individual Parity Checkers and Write Enables
- Four 10-Bit Output Ports with Individual Three-State Enables
- Two Write Address Ports
- Two Read Address Ports and Y Output Mux Permit LSH/MSH Swap Operations
- 156-Pin Package
- 8-mA Bus Drivers
- **Texas Instruments Quality and Reliability**


description

The SN54AS8834 and SN74AS8834 are high speed, three-operand, 64-word register files in a 156-pin ceramic pin grid array.

The register files are designed to support register file expansion for bit-slice systems using the AS888 or 'AS8832, Internal parity checks and a 40-bit word width support I/O operations for graphics and 32-bit error detection and correction boards.

The SN54AS8834 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74AS8834 is characterized for operation from 0°C to 70°C.

logic symbol†



IMPACT-X is a trademark of Texas Instruments


[†] This symbol is in accordance with ANSI/IEEE Std 91-1984.



products without notice.

SI Devices

SN54AS8834, SN74AS8834 **GB PIN-GRID-ARRAY PACKAGE** (TOP VIEW)



PIN		Р	PIN	P	PIN	F	IN	P	IN	PIN		
NO.	NAME	NO.	NAME	NO.	NAME	NO.	NAME	NO.	NAME	NO.	NAME	
A1	Y29	B12	Y7	D14	Y3	H12	D3	М3	WAR3	P5	D36	
A2	NC	B13	Y8	D15	OEL2	H13	D2	M7	D28	P6	D32	
А3	Y27	B14	NC	E1	NC	H14	D5	M8	PL2	P7	D30	
A4	Y25	B15	Y0	E2	Y36	H15	D4	M10	D18	P8	PL1	
A5	Y23	C1	Y39	E3	GND1	J1	RABO	M13	WAL3	P9	D26	
A6	Y21	C2	NC	E13	GND1	J2	RAA5	M14	WAL2	P10	D22	
A7	NC	СЗ	NC	E14	Y1	J3	RAA3	M15	NC	P11	D16	
A8	NC	C4	Y32	E15	TP2	J4	RAA1	N1	NC	P12	D12	
A9	Y18	C5	V _{CC1}	F1	OER1	J12	D11	N2	WAR4	P13	WAL5	
A10	Y16	C6	GND1	F2	Y38	J13	GND2	N3	WAR5	P14	D13	
A11	Y14	C7	Y22	F3	GND2	J14	D7	N4	WER2	P15	CLK	
A12	Y12	C8	GND1	F13	GND2	J15	D6	N5	D38	Q1	WER1	
A13	NC	C9	Y17	F14	OEL1	K1	RAA4	N6	D34	Q2	D35	
A14	Y10	C10	GND1	F15	AL/BR	K2	GND2	N7	V _{CC1}	03	D33	
A15	Y2	C11	V _{CC1}	G1	RAB5	КЗ	GND2	N8	GND1	Q4	D31	
B1	Y37	C12	Y6	,G2	AR/BL	K13	V _{CC2}	N9	D24	Q5	D29	
B2	Y31	C13	NC .	G3	V _{CC2}	K14	D9	N10	D20	Q6	PR1	
В3	Y33	C14	Y5	G4	OEB2	K15	D8	N11	D14	0.7	PR2	
B4	Y30	C15	NC	G12	MOE	L1	RAA2	N12	WEL1	08	NC	
B5	Y28	D1	NC	G13	TP1	L2	WARO	N13	WAL4	0.9	D27	
В6	Y26	D2	Y35	G14	D0	L3	V _{CC2}	N14	WALO	Q10,	D25	
B7	Y20	D3	Y34	G15	D1	L13	WAL1	N15	NC	Q11	D23	
В8	Y19	D7	Y24	H1	RAB3	L14	WEL2	P1	NC	012	D21	
В9	Y13	D8	V _{CC1}	H2	RAB4	L15	D10	P2	WAR1	Q13	D19	
B10	Y11	D9	Y15	НЗ	RAB2	M1	RAAO	Р3	D37	Q14	D17	
B11	Y9	D13	Y4	H4	RAB1	M2	WAR2	P4	D39	Q15	D15	

NC-No internal connection




PIN			DESCRIPTION
NAME	NO.	I/O	
AL/BR	F15		Output select for Y20-Y39 output data. High selects DA20-DA39; low selects DB0-DB19.
AR/BL	G2	1	Output select for Y0-Y10 output data. High selects DA0-DA19; low selects DA20-DA39.
CLK	P15	1	Clocks data into register file on rising edge.
D0	G14		
D1	G15		
D2	H13		
D3	H12		
D4	H15	1	Input data bits 0 through 9
D5	H14	' '	input data bits o tillough s
D6	J15		
D7	J14		
D8	K15		
D9	K14		
D10	L15		
D11	J12		
D12	P12		
D13	P14		
D14	N11		
D15	Q15	1	Input data bits 10 through 19
D16	P11		
D17	Q14		
D18	M10		
D19	Q13		
D20	N10		
D21	Q12		
D22	P10		
D23	Q11		
D24	N9		
D25	Q10	ı	Input data bits 20 through 29
D26	P9		
D27	Ω9		,
D28	М7		
D29	Q5		•
D30	P7		
D31	Q4		
D32	P6		
D33	0.3		
D34	N6		
D35	Q2	1	Input data bits 30 through 39
D36	P5		
D37	P3		
D38	N5		,
D39	P4		,
GND1	E3		
GND1	E13		
GND1	C6		
GND1	C8		5-volt ground (All ground pins must be used.)
GND1	C10		
GND1	N8		
GND	INO	L	L

PIN			DESCRIPTION
NAME	NO.	I/O	
GND2	F3		
GND2	F13		,
GND2	J13		2-volt ground (All ground pins must be used.)
GND2	K2		
GND2	D3		
M8	PL2	0	Parity check result. High indicates odd number of high inputs on D30-D39.
MOE	G12	1	Master output enable, active low. Places Y0-Y39 and parity outputs in the high-impedance state when high.
NC	A2		
NC	Α7		
- NC	A8		
NC	A13		
NC	B14		
NC	C2		
NC	СЗ		
NC	C13		No internal connection
NC	C15		No mond composition
NC	D1		
NC	E1		
NC	M15		
NC	N1		
NC	N15		
NC	P1		
NC	08		
OEL1	F14		Y20-Y29 output enable, active low
OEL2	D15	1	Y30-Y39 output enable, active low
OER1	F1	' '	Y0-Y9 output enable, active low
OER2	G4		Y10-Y19 output enable, active low
PL1	P8		"arity check result. High indicates odd number of high inputs on D20-D29.
PL2	M8	0	Parity check result. High indicates odd number of high inputs on D30-D39.
PR1	Q6	0	Parity check result. High indicates odd number of high inputs on D0-D9.
PR2	Q 7		Parity check result. High indicates odd number of high inputs on D10-D19.
RAAO	M1		
RAA1	J4		
RAA2	L1	,	Destruction file A control of the co
RAA3	J3	1	Register file A port read address select (0 = LSB)
RAA4	К1		
RAA5	J2		
RABO	J1		
RAB1	H4		
RAB2	нз		
RAB3	Н1	1	Register file A port read address select (0 = LSB)
RAB4	H2		
RAB5	G1		
TP1	G13		
TP2	E15	1	Functional testing input. During normal operation, should be maintained high or open.
		L	

PIN NAME	NO.	1/0	DESCRIPTION
V _{CC1}	C5	1/0	
V _{CC1}	C11		
VCC1	D8		5-volt supply for TTL-compatible I/O
V _{CC1}	N7		
V _{CC2}	G3		
V _{CC2}	K13		2-volt supply for internal Schottky transistor logic
V _{CC2}	L3		,
WALO	N14		
WAL1	L13		
WAL2	M14		
WAL3	M13	'	Write address for D20-D39 input data
WAL4	N13		'
WAL5	P13	1	
WARO	L2		
WAR1	P2		
WAR2	M2	,	With address to DO D10 insure data
WAR3	МЗ	'	Write address for D0-D19 input data
WAR4	N2		
WAR5	N3		
WEL1	N12		D20-D29 write enable, active low
WEL2	L14		D30-D39 write enable, active low
WER1	Q1	· ·	D0-D9 write enable, active low
WER2	N4		D10-D19 write enable, active low
Y0	B15		
Y1	E14		
Y2	A15		
Y3	D14		
Y4	D13	О	Output data bits 0 through 9
Y5	C14		
Y6	C12		
Y7	B12		
Y8	B13		
Y9 Y10	B11 A14		
Y10	B10		
Y11	A12		
Y13	B9		
Y14	A11		
Y15	D9	0	Output data bits 10 through 19
Y16	A10		
Y17	C9		
Y18	A9		
I	1		
Y19	B8		

PIN			DESCRIPTION
NAME	NO.	I/O	DESCRIPTION
Y20	B7		
Y21	A6		
Y22	C7		
Y23	A 5		
Y24	D7	o	Output data bits 20 through 29
Y25	Α4	٦	Output data bits 20 tillough 25
Y26	В6		
Y27	А3		
Y28	В5		
Y29	A1		·
Y30	B4		
Y31	B2		
Y32	C4		
Y33	В3		
Y34	D3	o	Output data bits 30 through 39
Y35	D2	١	Output data bits 50 through 55
Y36	E2		
Y37	-B1		
Y38	F2		
Y39	C1		





data input/output ports

Data is input to the 'AS8834 through four 10-bit data ports: D30-D39, D20-D29, D10-D19 and D0-D9. Data is output from the register file through four 10-bit output ports: Y30-Y39, Y20-Y29, Y10-Y19 and YO-Y9. The Y ports are enabled by four active low output enables: OEL2 for Y30-Y39, OEL1 for Y20-Y29. OER2 for Y10-Y19, and OER1 for Y0-Y9.

register file addressing

Data is stored in the register file on the rising edge of the clock. Two write address ports and two read address ports operate independently to implement a 40-bit register file that supports MSH/LSH swap operations. WALO-WAL5 is the write address for D20-D39 input data: WAR0-WAR5 is the write address for D0-D19 input data. These separate write addresses permit the most significant and the least significant half of a word to be stored at different addresses. Register file writes are enabled by four write enables: WEL2 for D30-D39, WEL1 for D20-D29, WER2 for D10-D19, and WER1 for D0-D9.

Two read address lines are also provided: RAAO-RAA5 and RABO-RAB5. These lines control the selection of data to be output on internal data buses DAO-DA39 and DBO-DB39 respectively. Y-output data selection is controlled by AL/BR and AR/BL as shown in Table 1.

TABLE 1. OUTPUT FUNCTION	ITADIE

SIGNAL AL/BR	RESULT Y20-Y39	SIGNAL AR/BL	RESULT Y0-Y19	RESULT WHE	N COMBINED
Н	A20-A39	Н	A0-A19	A (MSH)	A (LSH)
н	A20-A39	L	B20-B39	A (MSH)	B (MSH)
L	B0-B19	н	A0-A19	B (LSH)	A (LSH)
L	B0-B19	L	B20-B39	B (LSH)	B (MSH)

parity checkers

Two parity checkers are provided for data on the D input ports. A high on output signals PL2, PL1, PR2 or PR1 indicate an odd number of high signals on data inputs D30-D39, D20-D29, D10-D19 and D0-D9 respectively.

master output enable

When high, Master Output Enable, MOE, places the four Y output ports and the four parity output ports in the high-impedance state.



absolute maximum ratings over operating temperature range (unless otherwise noted)

Supply voltage, VCC1
Supply voltage, VCC2
Input voltage
High-level voltage applied to 3-state outputs
Operating case temperature range: SN54AS8834
Operating free-air temperature range: SN74AS8834
Storage temperature range -65 °C to 150 °C

recommended operating conditions

	PARAMETER	SI	154AS8	834	SN	UNIT		
	PANAMETER	MIN	NOM	MAX	MIN	NOM	MAX	UNIT
V _{CC1}	I/O supply voltage	4.5	5	5.5	4.5	5	5.5	V
V _{CC2}	STL internal logic supply voltage	1.9	2	2.1	1.9	2	2.1	V
VIH	High-level input voltage	2			2			V
VIL	Low-level input voltage			0.8			0.8	V
ЮН	High-level output current			- 1			2.6	mA
lOL	Low-level output current			8			8	mA
T _C	Operating case temperature			125				°C
TA	Operating free-air temperature	- 55			0		70	°C

electrical characteristics over recommended operating temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS			154AS8	B34	SN			
PANAMETER	TEST CON	MIN	TYP [†]	MAX	MIN	TYP [†]	MAX	UNIT	
VIK	$V_{CC1} = 4.5 V$	I _I = -18 mA			-1.2			-1.2	V
∨он	$V_{CC1} = 4.5 V$,	$l_{OH} = -1 \text{ mA}$	2.4						V
VOH	$V_{CC1} = 4.5 V$,	I _{OH} = -2.6 mA				2.4			· ·
VoL	$V_{CC1} = 4.5 V$,	IOL = 8 mA			0.5			0.5	٧
^I OZH	$V_{CC1} = 5.5 V$,	$V_0 = 2.7 V$				1		20	μΑ
^I OZL	$V_{CC1} = 5.5 V$,	V _O = 0.4 V						-0.4	mA
ų	$V_{CC1} = 5.5 V$,	V _I = 7 V	-		0.1			0.1	mA
ΊΗ	$V_{CC1} = 5.5 V$,	V _I = 2.7 V			20	1		20	μΑ
ΊL	$V_{CC1} = 5.5 V$,	V _I = 0.5 V			-0.4			-0.4	mA
10 [‡]	$V_{CC1} = 5.5 V,$	V _O = 2.25 V	- 30		-112	- 30		- 112	mA
lCC1	$V_{CC1} = 5.5 V$								mA
ICC2	$V_{CC2} = 2.1 \text{ V}$								mA

[†] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 \text{ °C}$.

[‡] The output conditions have been chosen to produce a current that closely approximates one-half the true short-circuit current, IOS.

timing requirements

	PARAMETER		SN54/	SN54AS8834		SN74AS8834		
		PARAMETER		MAX	MIN	MAX	UNIT	
		WEL1-WEL2 before CLK↑				, , , , , , , , , , , , , , , , , , , ,		
		WER1-WER2 before CLK↑						
t _{su}	Setup time	WALO-WAL5 before CLK↑					ns	
		WAR0-WAR5 before CLK↑						
		D0-D39 before CLK1						
		WEL1-WEL2 after CLK↑						
		WER1-WER2 after CLK↑						
th	Hold time	WALO-WAL5 after CLK↑					ns	
		WAR0-WAR5 after CLK↑						
		D0-D39 after CLK↑					Ī	

switching characteristics over recommended ranges of operating temperature and supply voltage (see Note 1)

PARAMETER	FROM	то	SN54/	NS8834	SN744	AS8834	Ī
PARAMETER	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	UNIT
	D30-D39	PL2					
	D20-D29	PL1					1
	D10-D19	PR2	-]
	D0-D9	PR1					
t _{pd}	RAAO-RAA5	Y0-Y39					ns
	RABO-RAB5	Y0-Y39]
	AL/BR	Y20-Y39					
	AR/BL	Y0-Y19					
	CLK	Y0-Y39 [†]					1
	MOE	PL2-PL1 or					ns
	WICE	PR2-PR1					
	MOE	Y0-Y39					
t _{en}	OEL2	Y30-Y39					
	ŌEL1	Y20-Y29					
	OER2	Y10-Y19					
	OER1	Y0-Y9					
	MOE	PL2-PL1 or					
	MOE	PR2-PR1					
	MOE	Y0-Y39					ns
[†] dis	OEL2	Y30-Y39					
,	OEL1	Y20-Y29					
	OER2	Y10-Y19					
	OER1	Y0-Y9					

[†] When read and write address are already selected.

NOTE 1: Load circuit and voltage waveforms are shown in Section 1.



SN54AS8838, SN74AS8838 32-BIT BARREL SHIFTERS

D2938, NOVEMBER 1985-REVISED MARCH 1986

- High-Speed "Flash" Shift Operations
- Shifts up to 32 Positions in Less than 25 ns
- Performs Logical, Circular, and Arithmetic Shifts
- 3-State Outputs Allow 32-Bit and 16-Bit Bus Interface
- 24-mA Bus Drivers
- 84-Pin Package
- Uses Less than 1.5 W (Max)
- Texas Instruments Quality and Reliability

description


The SN54AS8838 and SN74AS8838 are highspeed 32-bit barrel shifters in an 84-pin ceramic pin-grid array. The devices can shift up to 32 bits in a single instruction cycle of under 25 nanoseconds. Five basic shifts can be programmed: circular left and right, logical left and right, and arithmetic right.

Unlike conventional shift registers, whose shift operations are controlled by the number of input clock pulses applied, the number of positions to be shifted by the 'AS8838 is determined by an input decoder. This form of implementation does not require an input clock, thus, the shift operation is restricted only by internal propagation delays. The delay is the same regardless of the number of positions to be shifted, resulting in a high-speed ''flash'' shift.

Three-state output controls allow the devices to be interfaced with 32- or 16-bit data buses.


The SN54AS8838 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74AS8838 is characterized for operation from 0°C to 70°C.

SN54AS8838, SN74AS8838 GB PIN-GRID-ARRAY PACKAGE (TOP VIEW)



F	PIN		PIN		
NO.	NAME	NO.	NAME		
A1	GND	F9	YOEL		
A2	V _{CC2}	F10	Y7		
A3	Y30	F11	Y6		
A4	Y28	G1	D20		
A5	Y25	G2	D19		
A6	Y23	G3	D18		
A7	GND	G9	Y4		
A8	Y20	G10	Y5		
A9	Y18	G11	GND		
A10	Y16	H1	D17		
A11	GND	H2	D16		
B1	D31	H10	Y2		
B2	GND	H11	Y3		
В3	Y31	J1	D15		
B4	Y29	J2	D14		
B5	Y26	J5	D7		
B6	Y24	J6	D2		
B7	Y22	J7	MUX1		
B8	Y19	J10	Y0		
B9	Y17	J11	Y1		
B10	V _{CC1}	K1 K2	VCC1 D13		
B11	Y15 D29	K2	D13		
C1		K4	D9		
C2	D30 Y27	K5	D9		
C5 C6	YOEM	K6	D3		
C7	Y21	K7	D0		
C10	Y14	K8	SFT4		
C11	Y13	K9	GND		
D1	D27	K10	SFT1		
D2	D28	K11	SFT0		
D10	Y12	L1	GND		
D11	Y11	L2	D12		
E1	D24	L3	D10		
E2	D25	L4	D8		
E3	D26	L5	D5		
E9	Y10	L6	D4		
E10	Y9	L7	D1		
E11	Y8	L8	MUXO		
F1	D23	L9	SFT3		
F2	D22	L10	VCC2		
F3	D21	L11	SFT2		

logic symbol†



[†]This symbol is in accordance with ANSI/IEEE Std 91-1984.




SN54AS8838, SN74AS8838 32-BIT BARREL SHIFTERS

PIN	PIN		
NAME	NO.	1/0	DESCRIPTION
DO	K7		
D1	L7	İ	
D2	J6	1	
D3	Κ6		
D4	L6	1	
D5	L5		
D6	K5	1	
D7	J5		
D8	L4	[
D9	K4		
D10	L3		
D11	КЗ		
D12	L2		
D13	K2	}	
D14	J2		
D15	J1	1	Input data bits 0 through 31
D16	H2		
D17	H1	1	
D18	G3		
D19	G2	Ì	
D20	G1		
D21	F3	1	
D22	F2		
D23	F1		
D24	E1	ļ	
D25	E2		·
D26	E3	l	·
D27	D1		
D28	D2	1	
D29	C1		
D30	C2		
D31	B1		
GND	A1		
GND	A7		
GND GND	A11 B2		Ground (All ground pine must be used)
GND	в2 G11		Ground (All ground pins must be used.)
GND	K9		
GND	L1		
MUXO	L8	 	
MUX1	J7	1	Shift instruction control. Specifies the type of shift operation to be performed. See Table 1 for further information.
SFT0	K11		
SFT1	K10		
SFT2	L11		Shift position control. Specifies the number of bit positions to shift. See Table 1 for further information.
SFT3	L9	'	Same position to manufacture positions to only our for fulfill mornidari.
SFT4	K8		
VCC1	B10	<u> </u>	
V _{CC1}	K1		5-Volt supply for TTL-compatible I/O
V _{CC2}	A2		
V _{CC2}	L10	l .	2-Volt supply for internal Schottky Transistor Logic (STL)
- 002		L	L

	PIN			DECORIDATION
NA	ME N	O.	I/O	DESCRIPTION
YO	J	10		
Y1	J	11		
Y2	Н	10		
Y3	Н	11		
Y4	G	9		
Y5	G	10	0	Output data bits 0 through 10
Y6		11 .		
Y7		10		
Y8		11		
Y9		10		
Y10				
Y1		11		•
Y1:		10		
Y1:		11		
Y14		10		·
Y19		11		
Y16		10		
Y17				
Y18		9		
Y19				·
Y20				
Y2			0	Output data bits 11 through 31
Y22				
Y23				
Y24				
Y25				
Y26				
Y27				
Y28				
Y29				
Y3				
				O
YO				Control input for the Y15-Y0 output port. When YOEL is low, Y15-Y0 is enabled.
YO	М С	6		Control input for the Y31-Y16 output port. When YOEM is low, Y31-Y16 is enabled.

functional block diagram



data input/output

Data is input to the 'AS8838 through the D31-D0 data port and output through two 16-bit data ports, Y31-Y16 and Y15-Y0. Two 3-state output controls enable the Y data ports. The most significant half of the shift result is enabled when $\overline{\text{YOEM}}$ is low, the least significant half when $\overline{\text{YOEL}}$ is low.

shift control block

The shift control block decodes the MUX1-MUX0 instruction inputs and the SFT4-SFT0 shift position controls and transmits the resulting control signals to the shifter. MUX1-MUX0 control shift instruction selection as shown in Table 1. SFT4-SFT0 specify the number of bit positions to be shifted. For right shifts, the two's complement of the number of bit positions must be placed on SFT4-SFT0.

TABLE 1. INSTRUCTION SET

MUX1	MUXO	FUNCTION	OPERATION
L	L	Logical Left Shift	Shift left the number of bit positions defined by SFT4-SFT0. Fill vacated bit positions
			with zeros.
L	Н	Logical Right Shift	Shift right the number of bit positions specified by the two's complement of
1			SFT4-SFT0. Fill vacated bit positions with zeros. (A logical right shift with
			SFT4-SFT0 = 0 will fill all bits with zeros.)
Н	L	Circular Left Shift	Circular left shift the number of bit positions defined by SFT4-SFT0. (A circular right
			shift can be performed by putting the two's complement of number of bits to be
			shifted on SFT4-SFT0.)
Н	Н	Arithmetic Right Shift	Shift right the number of bit positions defined by the two's complement of
			SFT4-SFT0. Fill vacated bit positions with the D31 input value (sign bit) (An
			arithmetic right shift with SFT4-SFT0 = 0 will fill all bits with the sign bit.).

SN54AS8838, SN74AS8838 32-BIT BARREL SHIFTERS

shift operation examples

logical shift left (M1 - M0 = LL)

In the shift left mode, SFT4-SFT0 define the number of bit positions to be shifted. The following example shifts a 32-bit word 8 positions to the left and fills the vacated bit positions with zeros.

CONTROL SIGNALS

SHIFT	NUMBER OF BITS
INSTRUCTION	TO SHIFT
M2-M0	SFT4-SFT0
00	01000

Assume D31-D0 is hex ABCD0123.

D31-D0

Input Data

1010 1011 1100 1101 0000 0001 0010 0011

Y31-Y0

Result

1100 1101 0000 0001 0010 0011 0000 0000

logical shift right (M1 - M0 = LH)

In the shift right mode, the two's complement of the number of bit positions to be shifted must be placed on SFT4-SFT0. The following example shifts a 32-bit word 8 positions to the right and fills the vacated bit positions with zeros.

CONTROL SIGNALS

SHIFT	NUMBER OF BITS
INSTRUCTION	TO SHIFT
M2-M0	SFT4-SFT0
01	11000

Assume D31-D0 is hex ABCD0123.

D31-D0

Input Data

1010 1011 1100 1101 0000 0001 0010 0011

Y31-Y0

Result

0000 0000 1010 1011 1100 1101 0000 0001



circular shift left (M1 - M0 = HL)

In the circular shift left mode, SFT4-SFT0 define the number of bit positions to be shifted. The following example circular shifts a 32-bit word 8 positions to the left.

CONTROL SIGNALS

SHIFT	NUMBER OF BITS	
INSTRUCTION	TO SHIFT	
M2-M0	SFT4-SFT0	
10	01000	

Assume D31-D0 is hex ABCD0123.

D31-D0

Input Data

1010 1011 1100 1101 0000 0001 0010 0011

Y31-Y0

Result

1100 1101 0000 0001 0010 0011 1010 1011

circular shift right (M1 - M0 = HL)

A circular right shift can be performed by placing the two's complement of the number of bit positions to be shifted on SFT4-SFT0 and using the circular left shift mode (M1 - M0 = HL). The following example circular shifts a 32-bit word 8 positions to the right.

CONTROL SIGNALS

SHIFT	NUMBER OF BITS
INSTRUCTION	TO SHIFT
M2-M0	SFT4-SFT0
10	11000

Assume D31-D0 is hex ABCD0123.

D31-D0

Input Data

1010 1011 1100 1101 0000 0001 0010 0011

Y31-Y0

Result

0010 0011 1010 1011 1100 1101 0000 0001

arithmetic shift right (M1 - M0 = HH)

In the arithmetic shift right mode, SFT4-SFT0 define the number of bit positions to be shifted. The following example shifts a 32-bit word 8 positions to the right and fills the vacated bit positions with the sign bit (D31 from the input data).

CONTROL SIGNALS

SHIFT	NUMBER OF BITS
INSTRUCTION	TO SHIFT
M2-M0	SFT4-SFT0
11	11000

Assume D31-D0 is hex ABCD0123.

D31-D0

Input Data

1010 1011 1100 1101 0000 0001 0010 0011

Y31-Y0

Result

1111 1111 1010 1011 1100 1101 0000 0001

absolute maximum ratings over operating temperature range (unless otherwise noted)

Supply voltage, VCC1			7 V
Supply voltage, VCC2			
Input voltage			7 V
Operating case temperature range:	SN54AS8838	3	55°C to 125°C
Operating free-air temperature range:	SN74AS8838	3	0°C to 70°C
Storage temperature range			65°C to 150°C

recommended operating conditions

	PARAMETER	SI	154AS88	338	SN			
	PARAMETER	MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC1	I/O supply voltage	4.5	5	5.5	4.5	5	5.5	V
V _{CC2}	STL internal logic supply voltage	1.9	2	2.1	1.9	2	2.1	V
VIH	High-level input voltage	2			2			V
VIL	Low-level input voltage			0.8	1		0.8	٧
Iон	High-level output current			- 1			2.6	mA
lOL	Low-level output current			12			24	mA
TA	Operating free-air temperature	-55			0		70	°C
TC	Operating case temperature			125				°C

electrical characteristics over recommended operating temperature range (unless otherwise noted)

PARAMETER	TEST CONDITION	SN	154AS88	38	UNIT	
PARAMETER	TEST CONDITION	MIN	TYP [†]	MAX	UNII	
VIK	$V_{CC1} = 4.5 V,$	I _I = -18 mA			-1.2	V
Voн	$V_{CC1} = 4.5 \text{ V to } 5.5 \text{ V},$	$I_{OH} = -0.4 \text{ mA}$	V _{CC} -2			V
l vou L	$V_{CC1} = 4.5 V,$	IOH = -1 mA	2.4			\ \
V _{OL}	$V_{CC1} = 4.5 \text{ V},$	I _{OL} = 12 mA			0.4	V
٧٥٤	$V_{CC1} = 4.5 V,$	$l_{OL} = 24 \text{ mA}$				
IOZH	$V_{CC1} = 5.5 V$	$V_0 = 2.7 V$			20	μΑ
lozL	$V_{CC1} = 5.5 V$,	$V_J = 0.4 V$			-0.4	mA
lı lı	$V_{CC1} = 5.5 \text{ V},$	V _I = 7 V			0.1	mA
ΊΗ	$V_{CC1} = 5.5 V$,	$V_1 = 2.7 V$			20	μA
IIL	$V_{CC1} = 5.5 V$,	$V_1 = 0.4 V$			-0.4	mA
lo [‡]	$V_{CC1} = 5.5 V$	$V_0 = 2.25 \text{ V}$	- 30		-112	mA
I _{CC1}	V _{CC1} ≈ 5.5 V				150	mA
ICC2	V _{CC2} = 2.1 V				145	mA

switching characteristics over recommended operating temperature range (see Note 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	C _L = 5 R1 = 5 R2 = 5	00 Ω,		
			MIN	TYP [†]	MAX	UNIT
	MUX1-MUX0	Y31-Y0	22			
^t pd	SFT4-SFT0	Y31-Y0	22			ns
	D31-D0	Y31-Y0				
•	YOEL	Y15-Y0		12		
ten	YOEM	Y31-Y16	12			ns
t .e.	YOEL	Y15-Y0	6			
^t dis	YOEM	Y31-Y16		6		ns

 $^{^{\}dagger}$ All typical values are at VCC1 = 5 V, TA = 25 °C.

[‡]The output conditions have been chosen to produce a current that closely approximates one-half the true short-circuit current, los. NOTE 1: For load circuit and voltage waveforms, see pages 1-12 of The TTL Data Book, Volume 3, 1984.

electrical characteristics over recommended operating free-air temperature range (unless otherwise

PARAMETER	TEST CONDITIONS	SN744	S8838	UNIT
PANAMETER	TEST CONDITIONS	MIN	MAX	ONII
V _{IK}	$V_{CC1} = 4.5 \text{ V}, \qquad I_{j} = -18 \text{ mA}$		-1.2	V
	$V_{CC1} = 4.5 \text{ V to } 5.5 \text{ V}, I_{OH} = -0.4 \text{ mA}$	V _{CC} -2		
VOH	$V_{CC1} = 4.5 \text{ V}, \qquad I_{OH} = -1 \text{ mA}$			V
	$V_{CC1} = 4.5 \text{ V}, \qquad I_{OH} = -2.6 \text{ mA}$	2.4		
Val	$V_{CC1} = 4.5 \text{ V}, \qquad I_{OL} = 12 \text{ mA}$	•	0.4	V
VOL	$V_{CC1} = 4.5 \text{ V}, \qquad I_{OL} = 24 \text{ mA}$		0.5	7 °
^I OZH	$V_{CC1} = 5.5 \text{ V}, \qquad V_{O} = 2.7 \text{ V}$		20	μА
IOZL	$V_{CC1} = 5.5 \text{ V}, \qquad V_{I} = 0.4 \text{ V}$		-0.4	mA
11	$V_{CC1} = 5.5 \text{ V}, \qquad V_{I} = 7 \text{ V}$		0.1	mA
ЧН	$V_{CC1} = 5.5 \text{ V}, \qquad V_{I} = 2.7 \text{ V}$		20	μΑ
IIL .	$V_{CC1} = 5.5 \text{ V}, \qquad V_{I} = 0.4 \text{ V}$		-0.4	mA
lo‡	$V_{CC1} = 5.5 \text{ V}, \qquad V_{O} = 2.25 \text{ V}$	- 30	-112	mA
lcc1	V _{CC1} = 5.5 V		150	mA
ICC2	V _{CC2} = 2.1 V		145	mA

[‡]The output conditions have been chosen to produce a current that closely approximates one-half the true short-circuit current, I_{OS}.

switching characteristics (see Note 1)

PARAMETER	FROM (INPUT)			$V_{CC} = 5 V$, $C_L = 50 pF$, $R1 = 500 Ω$ $R2 = 500 Ω$, $T_A = 25 °C$ $SN74AS8838$ $MIN TYP M$		$V_{CC} = 4.5$ $C_L = 50 \text{ pF}$ $R1 = 500 \Omega$ $R2 = 500 \Omega$ $T_A = 0 ^{\circ}C t$ $SN74A$ MIN	, , ,	UNIT
	MUX1-MUX0	Y31-Y0		22	26		29	
t _{pd}	SFT4-SFT0	Y31-Y0		20	22		25	ns
	D31-D0	Y31-Y0		22	26		29	
_	YOEL	Y15-Y0		12	15		17	
^t en	YOEM	Y31-Y16		12	. 15		17	ns
+	YOEL	Y15-Y0		6	8		10	ns
^t dis	YOEM	Y31-Y16		6	8		10	118

NOTE 1: Load circuit and voltage waveforms are shown in Section 1.

- Serial Shadow Register with Right-Shift Only
- 'ALS29818 Performs Parallel-to-Serial and Serial-to-Parallel Conversion
- Designed Specifically for Use in Applications such as:

Write Control Store ('ALS29818)
Serial Shadow-Register Diagnostics

- 'ALS29819 Provides Even-Parity Output
- Low Power Dissipation . . . 215 mW Typical
- 'ALS29818 is Functionally Equivalent to AMD AM29818
- Package Options Include Both Plastic and Ceramic Chip Carriers in Addition to Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability

description

The 'ALS29818 and 'ALS29819 are 8-bit output registers with on-chip shadow register for use in applications such as write control store and shadow register diagnostics.

The output registers of the 'ALS29818 and 'ALS29819 are loaded in parallel from either the I/O port (DQ0—DQ7) or the shadow register. The shadow register of the 'ALS29818 is loaded serially from either the I/O port (Y0—Y7) or the output register. The 'ALS29819 shadow register is loaded serially from the I/O port (DQ0—DQ7). In addition, the 'ALS29819 provides a Parity-Even (PE) output, which monitors parity of the output register. Operation of these devices is controlled by the Mode and SDI inputs as shown in the function table.

The SN54ALS29818 and SN54ALS29819 are characterized for operation over the full military temperature range of -55°C to 125°C. The SN74ALS29818 and SN74ALS29819 are characterized for operation from 0°C to 70°C.


SN54ALS29818 . . . JT PACKAGE SN74ALS29818 . . . DW OR NT PACKAGE

(TOP VIEW)

OEY [1	U 24	ם	Vcc
SRCLK []2	23	ם	MODE
_ DQ0 []3	22	р	Y0
DQ1]₄	21	р	Y1
DQ2]5	20	р	Y2
DO3 []6	19	Р	Y3
DQ4 [٦,	18	р	Y4
DQ5 [В	17	Р	Y5
DQ6 []9	16	П	Y6
DQ7 []10	15	П	Y7
SDI []11	14		SDO
GND []12	13		ORCLK


SN54ALS29818 . . . FK PACKAGE SN74ALS29818 . . . FN PACKAGE

(TOP VIEW)




SN54ALS29819 . . . JT PACKAGE SN74ALS29819 . . . DW OR JT PACKAGE

(TOP VIEW)



SN54ALS29819 . . . FK PACKAGE SN74ALS29819 . . . FN PACKAGE (TOP VIEW)



NC-No internal connection

Texas Instruments

Copyright © 1986, Texas Instruments Incorporated

SI Davices

'ALS29818 FUNCTION TABLE


		INPU	TS			OUTPUT A	ND I/O	OPERATION OR FUNCTION
MODE	ŌEY	SDI	SRCLK	ORCLK	SDO	Y0-Y7	DQ0-DQ7	OPERATION OR FUNCTION
L	Х	Х	1	X .	SR7	_	HI-Z	Serial input, shift right, disable DQ0-DQ7
Н	Н		1	Х	SDI	INPÚT	HI-Z	Parallel load shadow register from Y0-Y7,
		_	'	^	ODI	1141 01	111-2	disable DQ0DQ7
н	L	L	†	No ↑	SDI	OUTPUT	HI-Z	Parallel load shadow register from output
				140	5	001101	111-2	register, disable DQ0-DQ7
L	Х	Х	Х	1	SR7	-	INPUT [†]	Load output register from DQ0-DQ7
	Х	х	†	1	SR7		INPUT†	Load output register from DQ0-DQ7 while
	^	^	1		SK/		INPUT	shifting shadow register
Н	Х	Х	No ↑	1	SDI	_	_	Load output register from shadow register
Н	X	·X	Х	Х	SDI	-	_	Serial data in to serial data out
Н	L	L	†	1	SDI	OUTPUT	HI-Z	Exchange data between registers,
	_	L .		1	301	001701	111-2	DQ0—DQ7 disabled
н	Х	н	Х	х	SDI			Hold shadow register, transitions on SRCLK
1 "	^	''	^	^	301		_	do not effect shadow register
Н	X	Н	1	х	SDI		OUTPUT	Enable DQ0-DQ7 for parallel shadow
		-		^	301		001101	register output

[†]The DQ0-DQ7 outputs must be disabled before applying data to DQ0-DQ7.


'ALS29819 FUNCTION TABLE

	II	NPUTS			OUTPUT AN	ND I/O	
MODE	SDI	SRCLK	ORCLK	SDO	Y0-Y7 PE	DQ0-DQ7	OPERATION OR FUNCTION
L	Х	1	Х	SR7	OUTPUT	HI-Z	Serial input, shift right
Н	L	1	х	SDI (L)	OUTPUT	INPUT	Parallel load shadow register from DQ0—DQ7
Н	L	†	1	SDI (L)	OUTPUT	INPUT	Parallel load shadow register and output register from DQ0-DQ7
L X	X L	. X X	† †	SR7	OUTPUT	INPUT	Load output register from DQ0-DQ7
L	Х	. 1	†	SR7	OUTPUT	INPUT	Load output register from DQ0-DQ7 while shifting shadow register
н	н	No ↑	1	SDI (H)	OUTPUT	ОИТРИТ	Load output register from shadow register
Н	Х	Х	Х	SDI	OUTPUT	_	Serial data in to serial data out
н	Н	×	×	SDI (H)	OUTPUT	OUTPUT HOLD	Hold shadow register, enable DQ0-DQ7, transitions on SRCLK ignored
L X	X L	X X	X X	_	OUTPUT	HI-Z	Disable DQ0-DQ7 outputs


logic symbols†




[†]These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



'ALS29819




'ALS29818 gate-level logic diagram (positive logic)



Pin numbers shown are for DW, JT, and NT packages.






Pin numbers shown are for DW, JT, and NT packages.



'ALS29819 gate-level logic diagram (positive logic) (continued)



Pin numbers shown are for DW, JT, and NT packages.



8-BIT DIAGNOSTICS/PIPELINE REGISTERS

absolute maximum ratings over operating free-air temperature range

Supply voltage, VCC	7 V
Input voltage, any input or I/O port	5.5 V
Operating free-air temperature range: SN54ALS'	-55°C to 125°C
SN74ALS'	0°C to 70°C
Storage temperature range	-65°C to 150°C

recommended operating conditions

			SNE	4ALS29	9819	SN74	4ALS29	319	UNIT
17	0		4.5	NOM 5	MAX 5.5	MIN 4.75	NOM 5	MAX 5.25	V
Vcc	Supply voltage			5	5.5		5	5.25	
VIH	High-level input voltage		2			2			V
VIL	Low-level input voltage	T 1/2 1/2			0.8	ļ		0.8	
ЮН	High-level output current	Y0-Y7			-3	ļ		-3	mA
		All others			- 1		····	<u> </u>	
loL	Low-level output current	Y0-Y7			16			24	mA
·OL	2000 level output current	All others			4			8	1111/2
<i>t</i>	Clock frequency	SRCLK							MHz
fclock	Clock frequency	ORCLK							IVITZ
	Pulse duration	SRCLK high or low							
t _w	Pulse duration	ORCLK high or low							ns
		Y0-Y7							
	0	MODE							ns
t _{su}	Setup time before SRCLK↑	SDI							
		ORCLK ('ALS29818)†					***************************************		1
		DQ0-DQ7							
t _{su}	Setup time before ORCLK↑	MODE							ns
		SRCLK [‡]							1
		Y0-Y7							
th	Hold time after SRCLK↑	MODE				1			ns
		SDI							1
		DQ0-DQ7						,	
th	Hold time after ORCLK↑	MODE						····	ns
		SDI ('ALS29819)							1
TA	Operating free-air temperature		- 55		125	0		70	°C

 $^{^{\}dagger}$ This setup time ensures that the shadow register will see stable data from the output register.

[‡]This setup time ensures that the output register will see stable data from the shadow register.

SN54ALS29818, SN54ALS29819 SN74ALS29818, SN74ALS29819 8-BIT DIAGNOSTICS/PIPELINE REGISTERS

electrical characteristics over recommended operating temperature range (unless otherwise noted)

				SNS	4ALS29	818	SN7	4ALS29	818	
PARA	AMETER	TEST COND	ITIONS†	SNE	54ALS29	9819	SN7	4ALS29	819	UNIT
				MIN	TYP [‡]	MAX	MIN	TYP [‡]	MAX	
VIK		$V_{CC} = MIN,$	I _I = 18 mA			-1.2			-1.2	٧
	All outputs	$V_{CC} = MIN \text{ to MAX},$	$I_{OH} \approx -0.4 \text{ mA}$	V _{CC} -			VCC-			
Voн	Y0-Y7	V _{CC} = MIN,	$I_{OH} = -3 \text{ mA}$	2.4	3.2		2.4	3.2		٧
	All others	V _{CC} = MIN,	1 _{OH} = -1 mA				2.4	3.2		
	All outputs	V _{CC} = MIN,	I _{OL} = 4 mA		0.25	0.5		0.25	0.5	
VOL	7 iii Gatpato	V _{CC} = MIN,	I _{OL} = 8 mA					0.35	0.5	v
VOL	Y0-Y7	V _{CC} = MIN,	$I_{OL} = 16 \text{ mA}$		0.25	0.5		0.25	0.5	•
		$V_{CC} = MIN,$	$I_{OL} = 24 \text{ mA}$					0.35	0.5	
	MODE					0.4			0.4	
l _l	SRCLK	$V_{CC} = MAX,$	$V_I = 5.5 V$			0.3			0.3	mA
''	SDI, OEY	VCC - MAX,				0.2			0.2	""
	All others					0.1			0.1	
	MODE					80			80	
1	SRCLK	$V_{CC} = MAX,$	V1 - 2 1 V			60			60	μΑ
ΉΗ	SDI, OEY	VCC - MAX,	V ₁ - 2.4 V			40			40	μ
	All others§					20			20	
	MODE					-0.4			-0.4	
ļ.,	SRCLK	V _{CC} = MAX,	'W = 0 E V			-0.3			-0.3	mA
IIL	SDI, OEY	VCC - WIAA,	v ₁ = 0.5 v			-0.2			-0.2	"""
	All others§					-0.1			-0.1	
los¶		V _{CC} = MAX,	V ₀ = 0	- 75		- 250	- 75		- 250	mA
Icc		$V_{CC} = MAX$	(see Note 1)		43			43		mA

[†] For conditions shown as MIN or MAX, use appropriate value specified under recommended operating conditions.

NOTE 1: ICC is measured with all three-state outputs in the high-impedance state.

 $^{^{\}ddagger}$ All typical values are at V_{CC} = 5 V, T_A = 25 °C.

[§] For I/O ports, the parameters I_{IH} and I_{IL} include the off-state output current.

Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.

'ALS29818 switching characteristics (see Note 2)

PARA	AMETER	FROM	то	TEST CONDITIONS	CL	= 50 = 50 = 25°	ρ F ,		CL =	50 pF,	TO MAX,† O MAX†			UNIT
		(INPUT)	(OUTPUT)	See Figure 1	'ALS29818			SN54ALS29818			SN74ALS29818			
					MIN	TYP	MAX	MIN		MAX	MIN		MAX	
4	SRCLK					37								MHz
max	ORCLK					37								IVITIZ
^t PLH		MODE	SDO	$R_I = 2 k\Omega$		8								ns
^t PHL		MODE	300	n 2 ku		8								115
^t PLH		SDI	SDO	$R_I = 2 k\Omega$		8								ns
^t PHL		051	, 000	11 <u> - 2 Kii</u>		8								113
^t PLH		ORCLK	Y0-Y7	$R1 = 1 k\Omega$,		9								ns
^t PHL		UNUEN		$R2 = 280 \Omega$		9								
tPLH	· · · · · · · · · · · · · · · · · · ·	SRCLK	SDO	$R_1 = 2 k\Omega$		13			A					ns
^t PHL						13								
^t PLH		SRCLK	DQ0-DQ7	$R1 = 5 k\Omega,$										ns
^t PHL				$R2 = 2 k\Omega$										
tPZH		SRCLK	DQ0-DQ7	$R1 = 5 k\Omega,$		16								ns
tPZL				$R2 = 2 k\Omega$		19								
tPHZ		SRCLK	DQ0-DQ7	$R1 = 5 k\Omega$,		16			,					ns
tPLZ				$R2 = 2 k\Omega$		19								
tPHZ		OEY	Y0-Y7	$R1 = 1 k\Omega,$	ļ	7								ns
tPLZ				$R2 = 280 \Omega$		10								_
tpzH		OEY	Y0-Y7	$R1 = 1 k\Omega,$		6								ns
tPZL				$R2 = 280 \Omega$		9								

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.


SN54ALS29819 SN74ALS29819 8-BIT DIAGNOSTICS/PIPELINE REGISTERS

'ALS29819 switching characteristics (see Note 2)

PARAMETER		FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS See Figure 1	V _{CC} = 5 V, C _L = 50 pF, T _A = 25°C 'ALS29819 MIN TYP MAX		V _{CC} = MIN TO MAX, [†] C _L = 50 pF, T _A = MIN TO MAX [†] SN54ALS29819 SN74ALS29819 MIN MAX MIN MAX			UNIT				
	SRCLK				101110	37	MAX	IVIIIV	WA	- Willy	14			
fmax	ORCLK					37				-			MHz	
tPLH		MODE	SDO	$R_L = 2 k\Omega$		8			,					
^t PHL		MODE				8							ns	
^t PLH		SDI	SDO	$R_L = 2 k\Omega$		8							ns	
^t PHL						8							.,,3	
^t PLH		ORCLK	.Y0-Y7	$R_L = 2 k\Omega$		9							ns	
[†] PHL						9								
tPLH		ORCLK	PE	$R_L = 2 k\Omega$		9							ns	
^t PHL						5								
^t PLH		SRCLK	SDO	$R_L = 2 k\Omega$		13							ns	
tPHL						13							113	
^t PLH		SRCLK	DQ0-DQ7	$R1 = 5 k\Omega$,		12							ns	
^t PHL				$R2 = 2 k\Omega$		12							113	
^t PZH		MODE	DQ0-DQ7	$R1 = 5 k\Omega$,		7							ns	
^t PZL		or SDI	545-547	$R2 = 2 k\Omega$		9							,,,3	
^t PHZ		MODE or SDI	DQO-DQ7	$R1 = 5 k\Omega$,		7							ns	
^t PLZ				$R2 = 2 k\Omega$		9					-			


[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.


PARAMETER MEASUREMENT INFORMATION




SWITCH POSITION TABLE


TEST	S1	S2
tPLH	Closed	Closed
tPHL	Closed	Closed
tPZH	Open	Closed
tPZL	Closed	Open
tPHZ	Closed	Closed
^t PLZ	Closed	Closed





VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES





VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES, THREE-STATE OUTPUTS

NOTES: A.CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C . All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_0 = 50 \Omega$, $t_r \leq 2.5 \text{ ns}$, $t_f \leq 2.5 \text{ ns.}$

FIGURE 1



Functionally Equivalent to AMD's AM29821 and AM29822

- Provides Extra Data Width Necessary for Wider Address/Data Paths or Buses with Parity
- Outputs Have Undershoot Protection Circuitry
- Power-Up High-Impedance State
- Package Options Include Both Plastic and Ceramic Carriers in Addition to Plastic and Ceramic DIPs
- Buffered Control Inputs to Reduce DC Loading Effects
- Dependable Texas Instruments Quality and Reliability

description

These 10-bit flip-flops feature three-state outputs designed specifically for driving highly-capacitive or relatively low-impedance loads. They are particularly suitable for implementing wider buffer registers, I/O ports, bidirectional bus drivers with parity, and working registers.

The ten flip-flops are edge-triggered D-type flip-flops. On the positive transition of the clock the Q outputs on the 'ALS29821 will be true, and on the 'ALS29822 will be complementary to the data input.

A buffered output-control (\overline{OC})input can be used to place the ten outputs in either a normal logic state (high or low levels) or a high-impedance state. In the high-impedance state the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive the bus lines in a bus-organized system without need for interface or pull-up components. The output control does not affect the internal operation of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

The SN54'family is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74' family is characterized for operation from 0°C to 70°C.

SN54ALS29821 . . . JT PACKAGE SN74ALS29821 . . . DW OR NT PACKAGE

(TOP VIEW) oc H 10 23 10 2D 🖂 3 30 □4 21 30 4D 20 40 Ħ 5Q 50 F 19 6D 🗖 7 18 6Q 7D 17 70 8D Ta 16 80 9D 🛮 10 15 90 10D 🗍 11 14 100 GND 🛮 12 13 T CLK


SN54ALS29821 . . . FK PACKAGE SN74ALS29821 . . . FN PACKAGE

(TOP VIEW)




SN54ALS29822 . . . JT PACKAGE SN74ALS29822 . . . DW OR NT PACKAGE

(TOP VIEW)



SN54ALS29822 . . . FK PACKAGE SN74ALS29822 . . . FN PACKAGE

(TOP VIEW)



NC-No internal connection

Texas Instruments

Copyright © 1986. Texas Instruments Incorporated


SI Devices

SN54ALS29821, SN74ALS29821 10-BIT BUS INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS

'ALS29821 FUNCTION TABLE (EACH FLIP-FLOP)

	INPUTS	OUTPUT	
<u>oc</u>	CLK	D	a
L	1	H	н.
L	1	L	L
L	L	×	a_0
Н	X	X	z


'ALS29821 logic symbol[†]



 $^\dagger This$ symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for DW, JT, and NT packages.

'ALS29821 logic diagram (positive logic)




Pin numbers shown are for DW, JT, and NT packages.

SN54ALS29822, SN74ALS29822 10-BIT BUS INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS

'ALS29822 FUNCTION TABLE (EACH FLIP-FLOP)

	INPUTS		OUTPUT
ŌC	CLK	a	
L	1	Н	L
L	1	L	н
L	L	X	α ₀
н	X	×	z


'ALS29822 logic symbol[†]



[†]This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for DW, JT, and NT packages.

'ALS29822 logic diagram (positive logic)



Pin numbers shown are for DW, JT, and NT packages.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC				7 V
Input voltage				5.5 V
Voltage applied to a disabled 3-state outp	put			5.5 V
Input current				100 mA
Output current				-30 mA to 5 mA
Operating free-air temperature range: SN	54ALS29	821, SN54A	ALS29822	-55°C to 125°C
SN	74ALS29	821, SN74A	ALS29822	0°C to 70°C
Storage temperature range				-65°C to 150°C

recommended operating conditions

			SN54ALS29821			SN74ALS29821			
		St	154ALS2	9822	SN7	4ALS29	822	UNIT	
		MIN	NOM	MAX	MIN	NOM	MAX		
Vcc	Supply voltage	4.5	5	5.5	4.75	5	5.25	V	
VIH	High-level input voltage	2			2			V	
VIL	Low-level input voltage			0.8			0.8	V	
ЮН	High-level output current			- 15			- 24	mΑ	
loL	Low-level output currrent			32			48	mA	
t _W	Pulse duration, CLK high or low							ns	
t _{su}	Setup time, data before CLK↑							ns	
th	Hold time, data after CLK↑							ns	
TA	Operating free-air temperature	- 55		125	0		70	°C	

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PAR	AMETER	TEST COND	ITIONS†	1	54ALS2 54ALS2			4ALS29		UNIT
				MIN	TYP [‡]	MAX	MIN	TYP [‡]	MAX	
VIK		$V_{CC} = MIN,$	$I_1 = -18 \text{ mA}$			-1.2			-1.2	V
		$V_{CC} = MIN \text{ to MAX},$	$I_{OH} = -0.4 \text{ mA}$	Vcc-	2		Vcc-	2		
Voн		$V_{CC} = MIN,$	$I_{OH} = -15 \text{ mA}$	2.4	3.3					\ \ \ .
		$V_{CC} = MIN,$	$I_{OH} = -24 \text{ mA}$				2.4	3.2		
Voi		V _{CC} = MIN,	$I_{OL} = 32 \text{ mA}$		0.25	0.4		0.25	0.4	V
VOL		V _{CC} = MIN,	$I_{OL} = 48 \text{ mA}$					0.35	0.5	
lozh		$V_{CC} = MAX$,	$V_0 = 2.4 \text{ V}$			20			20	μΑ
lozu		$V_{CC} = MAX$,	$V_0 = 0.4 V$			- 20			- 20	μΑ
1		$V_{CC} = MAX$,	$V_{ } = 5.5 V$			0.1			0.1	mA
ΊΗ		$V_{CC} = MAX$,	$V_{ } = 2.7 V$			20			20	μΑ
li L		$V_{CC} = MAX$,	$V_I = 0.4 V$			-0.1			-0.1	mA
los⁵		V _{CC} = MAX,	V _O = 0	- 75		- 250	- 75		- 250	mA
			Outputs high							
	'ALS29821		Outputs low							1
lcc		V _{CC} = MAX	Outputs disabled		48			48		mA
''''		VCC - WIAX	Outputs high] '''^
İ	'ALS29822		Outputs low]
			Outputs disabled		48			48		

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

Additional information on these products can be obtained from the factory as it becomes available.



 $^{^{\}ddagger}$ All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 \,^{\circ}\text{C}$.

[§] Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.

switching characteristics


PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS See Figure 1	T _A = 'ALS	= 5° = 25° 52982 52982 TYP	C 1	SN54AI	CC = MIN T A = MIN T .S29821 .S29822 MAX	O MAX [†] SN74AL	S29821 S29822 MAX	UNIT									
^t PLH			$C_1 = 300 pF$																	
^t PHL	CLK	Any Q	Any O	о <u>г</u> осо рі								ns								
^t PLH	J OLIN		,, C	$C_1 = 50 pF$		6] '''								
^t PHL							-	-	-					о_ оо р,		7				
^t PZH		Any Q	C _I = 300 pF																	
^t PZL	oc		о_ осо р								ns									
^t PZH			Ally U	$C_1 = 50 pF$		12] '''								
^t PZL			о 00 рі		11															
^t PHZ			$C_1 = 50 \text{ pF}$																	
tPLZ	оc	OC Any Q	1 - 1								ns									
^t PHZ		7.11, 0	$C_1 = 5 pF$		5] '''									
tPLZ			or a bi		6]									

[†]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

Additional information on these products can be obtained from the factory as it becomes available.





PARAMETER MEASUREMENT INFORMATION





SWITCH POSITION TABLE TEST S1 S2 ^tPLH Closed Closed ^tPHL Open

Closed Closed tPZH Closed Closed Open ^tPZL Closed Closed tpH7 Closed Closed ^tPLZ









VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES

> **VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES, THREE-STATE OUTPUTS**

NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_0 = 50~\Omega$, $t_r \leq 2.5~ns$, $t_f \leq 2.5 \text{ ns.}$

FIGURE 1




- Provides Extra Data Width Necessary for Wider Address/Data Paths or Buses with Parity
- Outputs Have Undershoot Protection Circuitry
- Power-Up High-Impedance State
- Buffered Control Inputs to Reduce DC Loading Effects
- Package Options Include both Plastic and Ceramic Carriers in Addition to Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability

description


These 9-bit flip-flops feature three-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing wider buffer registers, I/O ports, bidirectional bus drivers, parity bus interfacing and working registers.

With the clock enable (CLKEN) low, the nine D-type edge-triggered flip-flops enter data on the low-to-high transitions of the clock. Taking CLKEN high will disable the clock buffer, thus latching the outputs. The 'ALS29823 has noninverting D inputs and the 'ALS29824 has inverting D inputs. Taking the CLR input low causes the nine Q outputs to go low independently of the clock.

A buffered output-control input (\$\overline{OC}\$) can be used to place the nine outputs in either normal logic state (high or low level) or a high-impedance state. In the high-impedance state the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive the bus lines in a bus-organized system without need for interface or pull-up components. The output control does not affect the internal operation of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.



SN54ALS29823 . . . FK PACKAGE SN74ALS29823 . . . FN PACKAGE (TOP VIEW)




SN54ALS29824 . . . JT PACKAGE SN74ALS29824 . . . DW OR NT PACKAGE

(TOP VIEW) oc [[₹ ∪24]] v_{CC}



SN54ALS29824 . . . FK PACKAGE SN74ALS29824 . . . FN PACKAGE



Texas Instruments

The SN54AS' family is characterized for operation over the full military temperature range of -55 °C to 125 °C. The SN74AS' family is characterized for operation from 0 °C to 70 °C.

'ALS29823 FUNCTION TABLE


	INPUTS				OUTPUT
оc	CLR	CLKEN	CLK	D	Q
L	L	X	X	X	L
L	н	L	1	н	н
L	н	L	1	L	L
L	н	Н	X	×	α ₀
н	×	X	X	×	z

'ALS29823 logic symbol†

9D (13) 9Q

[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12

'ALS29823 logic diagram (positive logic)




Pin numbers shown are for DW, JT, and NT packages.

SN54ALS29824, SN74ALS29824 9-BIT BUS INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS

'ALS29824 FUNCTION TABLE


	INPUTS				
ŌĊ	CLR	CLKEN	CLK	D	a
L	L	Х	Х	×	L
L	н	L	†	н	L
L	н	L	1	L	н
L	н	н	X	Х	a 0
Н	X	X	X	X	Z

'ALS29824 logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

'ALS29824 logic diagram (positive logic)



Pin numbers shown are for DW, JT, and NT packages.

absolute maximum ratings over operat	ing free-air temperature range (unless otherwise noted)
Supply voltage, VCC	7 V
Voltage applied to a disabled 3-state	output
Input current	
Output current	30 mA to 5 mA
Operating free-air temperature range:	SN54ALS29823, SN54ALS29824 55°C to 125°C
	SN74ALS29823, SN74ALS29824 0°C to 70°C
Storage temperature range	65.0C += 150.0C

recommended operating conditions

				SN54ALS29823 SN54ALS29824			SN74ALS29823 SN74ALS29824			
			MIN	NOM	MAX	MIN	NOM	MAX	1	
Vcc	Supply voltage		4.5	5	5.5	4.75	5	5.25	V	
VIH	High-level input voltage		2			2			V	
VIL	Low-level input voltage				0.8			0.8	V	
Юн	High-level output current	High-level output current			-15			- 24	mA	
loL	Low-level output current				32			48	mA	
	Pulse duration	CLR low								
t _w	ruise duration	CLK high or low							ns	
	C-4 4'	CLR inactive								
t _{su}	Setup time	Data							ns	
	before CLK↑	CLKEN high or low							1	
th	Hold time, CLKEN or dat	Hold time, CLKEN or data after CLK↑							ns	
TA	Operating free-air tempe	Operating free-air temperature			125	0	-	70	°C	

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PA	RAMETER	TEST CON	DITIONS [†]	1	54ALS2 54ALS2			4ALS29		UNIT	
				MIN	TYP [‡]	MAX	MIN	TYP‡	MAX		
VIK		V _{CC} = MIN	l _l = -18 mA			-1.2			-1.2	V	
		V _{CC} = MIN to MAX,	$I_{OH} = -0.4 \text{ mA}$	Vcc	-2		Vcc	-2			
∨он		V _{CC} = MIN,	I _{OH} = -15 mA	2.4	3.3					v	
		V _{CC} = MIN,	I _{OH} = -24 mA				2.4	3.2			
VoL		V _{CC} = MIN,	I _{OL} = 32 mA		0.25	0.4		0.25	0.4	V	
VOL		V _{CC} = MIN,	I _{OL} = 48 mA					0.35	0.5	1 °	
lozh		$V_{CC} = MAX$,	$V_0 = 2.4 \text{ V}$			20			20	μΑ	
lozL		$V_{CC} = MAX$,	$V_0 = 0.4 V$			- 20			- 20	μΑ	
II.		$V_{CC} = MAX$,	$V_I = 5.5 V$			0.1			0.1	mA	
¹ін		$V_{CC} = MAX$,	$V_{ } = 2.7 \text{ V}$			20			20	μΑ	
١L		$V_{CC} = MAX$,	$V_1 = 0.4 V$			-0.1			-0.1	mA	
los§		$V_{CC} = MAX$,	$V_0 = 0$	- 75		- 250	- 75		- 250	mA	
			Outputs high								
	'ALS29823		Outputs low								
lcc		V _{CC} = MAX	Outputs disabled		48			48		m _A	
100	'ALS29824	VCC - WAX	Outputs high							IIIA	
			Outputs low								
			Outputs disabled		48 48			İ			

[†] For conditions shown as MIN or MAX, use appropriate value specificed under recommended operating conditions.

Additional Information on these products can be obtained from the factory as it becomes available.



 $^{^{\}ddagger}$ All typical values are at V_{CC} = 5 V, T_A = 25 °C.

[§] Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.

switching characteristics

PARAMETER	FROM	то	TEST CONDITIONS	V _{CC} = 5 V, T _A = 25 °C 'ALS29823 'ALS29824			CC = MIN T T _A = MIN T S29823		S29823	UNIT		
	(INPUT)	(OUTPUT)	See Figure 1			SN54ALS29824		SN74ALS29824				
				MIN	TYP	MAX	MIN	MAX	MIN	MAX		
^t PLH			C _L = 300 pF									
tPHL	CLK	CLK Any Q									ns	
tPĹH	OLK		C _L = 50 pF		5.5						115	
tPHL					6.5							
tPHL	CLR	Any Q	$C_L = 50 pF$		13						ns	
^t PZH			C _L = 300 pF									
^t PZL	oc	Any Q									ns	
^t PZH		7111, 4	$C_I = 50 pF$		12							
tPZL			or = 20 bi		11							
^t PHZ	<u>oc</u>		$C_1 = 50 pF$									
tPLZ		OC Any Q	OL - 30 bi								ns	
^t PHZ		Aijy Q	$C_1 = 5 pF$		5						l "IS	
tPLZ			CL = 5 PF		5.5							

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.


Additional information on these products can be obtained from the factory as it becomes available.


D flip-flop signal conventions

It is normal TI practice to name the outputs and other inputs of a D-type flip-flop and to draw its logic symbol based on the assumption of true data (D) inputs. Then outputs that produce data in phase with the data inputs are called Ω and those producing complementary data are called Ω . An input that causes a Ω output to go high or a Ω output to go low is called Preset; an input that causes a Ω output to go low is called Clear. Bars are used over these pin names (PRE and CLR) if they are active-low.

The devices on this data sheet are second-source designs and the pin-name convention used by the original manufacturer has been retained. That makes it necessary to designate the inputs and outputs of the inverting circuit D and Q. In some applications it may be advantageous to redesignate the inputs and outputs as D and Q. In that case, outputs should be renamed as shown below. Also shown are corresponding changes in the graphical symbol. Arbitrary pin numbers are shown in parentheses.

Notice that Q and Q exchange names, which causes Preset and Clear to do likewise. Also notice that the polarity indicators (\searrow) on PRE and CLR remain since these inputs are still active-low, but that the presence or absence of the polarity changes at D, Q, and Q. Of course pin 5 (Q) is still in phase with the data input D, but now both are considered active high.








3 V

SN54ALS29823, SN54ALS29824, SN74ALS29823, SN74ALS29824 9-BIT BUS INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS


PARAMETER MEASUREMENT INFORMATION





SWITC	H POSITION	IABLE	
TEST	S 1	S2	


TEST	S1	S2			
tPLH	Closed	Closed			
tPHL	Closed	Closed			
^t PZH	Open	Closed			
tPZL	Closed	Open			
tPHZ	Closed	Closed			
tPLZ	Closed	Closed			

LOAD CIRCUIT









VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES

VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES, THREE-STATE OUTPUTS

NOTES: A. C_L includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

OUTPUT

C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_0 = 50~\Omega$, $t_f \leq 2.5~ns$, $t_f \leq 2.5 \text{ ns}.$

FIGURE 1

PREVIEW


- Functionally Equivalent to AMD's AM29825 and AM29826
- Improved IOH Specifications
- Multiple Output Enables Allow Multiuser Control of the Interface
- **Outputs Have Undershoot Protection** Circuitry
- Power-Up High-Impedance State
- Package Options Include Both Plastic and Ceramic Chip Carriers in Addition to Plastic and Ceramic DIPs
- **Buffered Control Inputs to Reduce DC** Loading Effect
- Dependable Texas Instruments Quality and Reliability

description

These 8-bit flip-flops feature three-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing multiuser registers, I/O ports, bidirectional bus drivers, and working registers.

With the clock enable (CLKEN) low, the eight Dtype edge-triggered flip-flops enter data on the low-to-high transitions of the clock. Taking CLKEN high will disable the clock buffer, thus latching the outputs. The 'ALS29825 has noninverting D inputs and the 'ALS29826 has inverting D inputs. Taking the CLR input low causes the eight Q outputs to go low independently of the clock.

Multiuser buffered output-control inputs (OC1. \overline{OC} 2, and \overline{OC} 3) can be used to place the eight outputs in either a normal logic state (high or low level) or a high-impedance state. In the highimpedance state the outputs neither load nor drive the bus lines significantly. The highimpedance state and increased drive provide the capability to drive the bus lines in a busorganized system without need for interface or pull-up components. The output controls do not affect the internal operation of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.



SN54ALS29825 . . . FK PACKAGE SN74ALS29825 . . . FN PACKAGE

(TOP VIEW) 2D] 5 25 20 3D 24 30 4D 23 NC []8 NC 22 5D Бş 21 5Q 60 20 191 7Q 70 8 SILK NG GND SILVE


SN54ALS29826 . . . JT PACKAGE SN74ALS29826 . . . DW OR NT PACKAGE

(TOP VIEW)

ōc̃1∏ī U24 VCC ŌC2 □2 23 1D 🖂 3 22 10 21 20 2D 74 20 30 3D̄ □5 4D ∏6 T 4Q 5Õ 7 5Q 6D 🕩 1 60 17 7Ď 🛮 9 16 7Q 15 8Q 8Ē 🕅 10 14 CLKEN CLR C11 GND 12 13 CLK

SN54ALS29826 . . . FK PACKAGE SN74ALS29826 . . . FN PACKAGE

(TOP VIEW)



NC-No internal connection

INSTRUMENTS

Copyright © 1986, Texas Instruments Incorporated


The SN54' family is characterized for operation over the full military temperature range of $-55\,^{\circ}\text{C}$ to $125\,^{\circ}\text{C}$. The SN74' family is characterized for operation from $0\,^{\circ}\text{C}$ to $70\,^{\circ}\text{C}$.

'ALS29825 FUNCTION TABLE

		OUTPUT			
OC*	CLR	CLKEN	Q		
L	L	×	Χ.	Х	L
L	Н	· L	†	Н.	н
L	Н	L ,	†	L	L
L.	Η '	н	х	х	a_0
н	X	X	X	х	Z

 $\overline{OC}^* = H$ if any of $\overline{OC}1$, $\overline{OC}2$, or $\overline{OC}3$ is high. $\overline{OC}^* = L$ if all of $\overline{OC}1$, $\overline{OC}2$, and $\overline{OC}3$ are low.


'ALS29825 logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12

Pin numbers shown are for DW, JT, and NT packages.

'ALS29825 logic diagram (positive logic)



Pin numbers are for DW, JT, and NT packages.


'ALS29826 FUNCTION TABLE

	INPUTS								
OC*	CLR	CLKEN	CLK	Ď	Q				
L	L	Х	Х	Х	L				
L	Н	L	†	Н	L				
L	н	L	t	L	н				
L	н	н	Х	Х	a_0				
Н	X	×	Х	X	z				

 $\overline{OC}^* = H$ if any of $\overline{OC}1$, $\overline{OC}2$, or $\overline{OC}3$ is high.

 $\overline{OC}^* = L$ if all of $\overline{OC}1$, $\overline{OC}2$, and $\overline{OC}3$ are low.


'ALS29826 logic symbol†



 $^{^\}dagger$ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers are for DW, JT, and NT packages.

'ALS29826 logic diagram (positive logic)



Pin numbers shown are for DW, JT, and NT packages.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC	7 V
Input voltage	7 V
Voltage applied to a disabled 3-state output	5.5 V
Input current	100 mA
Output current	30 mA to 5 mA
Operating free-air temperature range:	
SN54ALS29825, SN54ALS29826	-55°C to 125°C
SN74ALS29825, SN74ALS29826	0°C to 70°C
Storage temperature range	-65 to 150°C

recommended operating conditions

				SN54ALS29825 SN54ALS29826			SN74ALS29825 SN74ALS29826		
			MIN	NOM	MAX	MIN	NOM	MAX	7
Vcc	Supply voltage	——————————————————————————————————————	4.5	5	5.5	4.75	. 5	5.25	V
VIH	High-level input voltage	r	2			2			V
VIL	Low-level input voltage				0.8			0.8	V
ЮН	High-level output current				- 15			-24	mA
lOL	Low-level output current	,			32			48	mA
		CLR low							1.
tw	Pulse duration	CLK high							ns
		CLK low							
		CLR inactive		,					
t _{su}	Setup time before CLK↑	Data							ns
		CLKEN high or low							7
th		Data							1
	Hold time, data after CLK↑	CLKEN							ns
TA	Operating free-air temperature)	- 55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS [†]			4ALS29		1	SN74ALS29825 SN74ALS29826		
				MIN	TYP [‡]	MAX	MIN	TYP [‡]	MAX	
VIK		V _{CC} = MIN,	I _I = -18 mA			-1.2			- 1.2	٧
		$V_{CC} = MIN \text{ to MAX},$	$I_{OH} = -0.4 \text{ mA}$	V _{CC} -	2		V _{CC} -	2		-
Voн		V _{CC} = MIN,	I _{OH} = -15 mA	2.4	3.3					7 v
		V _{CC} = MIN,	I _{OH} = -24 mA				2.4	3.2		7
Vol		V _{CC} = MIN,	I _{OL} = 32 mA		0.25	0.4		0.25	0.4	V
VOL		V _{CC} = MIN,	I _{OL} = 48 mA			,		0.35	0.5	7 °
lozh		V _{CC} = MAX,	V _O = 2.4 V			20			20	μΑ
IOZL		V _{CC} = MAX,	V _O = 0.4 V			- 20			- 20	μΑ
l _l		V _{CC} = MAX,	V _I = 5.5 V			0.1			0.1	mA
۱н		V _{CC} = MAX,	$V_1 = 2.7 V$			20			. 20	μΑ
ΙΙL		V _{CC} = MAX,	$V_{ } = 0.4 \text{ V}$			-0.1			-0.1	mA
los§		V _{CC} = MAX,	V _O = 0	- 75	ì	- 250	- 75		- 250	mA
			Outputs high							
	'ALS29825	1.	Outputs low							1
, _		V MAN	Outputs disabled		48			48		m _A
lcc	'ALS29826	V _{CC} = MAX	Outputs high	- 1						7 '''^
			Outputs low							
			Outputs disabled		48			48		

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

Additional information on these products can be obtained from the factory as it becomes available.



 $^{^{\}ddagger}$ All typical values are at V_{CC} = 5 V, T_A = 25 °C.

[§] Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.

switching characteristics

	FROM	TO (OUTPUT)	TEST CONDITIONS See Figure 1	-	V _{CC} = 5 V, T _A = 25°C			V_{CC} = MIN TO MAX, [†] T_A = MIN TO MAX [†]				
PARAMETER	(INPUT)			'ALS29825 'ALS29826		SN54ALS29825 SN54ALS29826		SN74ALS29825 SN74ALS29826		UNIT		
				MIN	TYP	MAX	MIN	MAX	MIN	MAX]	
^t PLH	CLK		C _L = 300 pF									
^t PHL		Any Q									ns	
^t PLH			C _L = 50 pF		6]	
^t PHL					7							
t _{PHL}	CLR	Any Q	$C_L = 50 pF$		13						ns	
tPZH			$C_L = 300 \text{ pF}$ $C_L = 50 \text{ pF}$									
^t PZL	oc	Any Q									ns	
^t PZH		Ally Q			12] '''	
^t PZL			OL = 00 bi		11.							
^t PHZ	oc		C _L = 50 pF									
tPLZ		OC Any Q	CL = 50 pr								ns	
^t PHZ		Ally Q	C _L = 5 pF.		5] ""	
tPLZ					6				1		7	

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.


Additional information on these products can be obtained from the factory as it becomes available.


D flip-flop signal conventions

It is normal TI practice to name the outputs and other inputs of a D-type flip-flop and to draw its logic symbol based on the assumption of true data (D) inputs. Then outputs that produce data in phase with the data inputs are called Q and those producing complementary data are called \overline{Q} . An input that causes a Q output to go high or a \overline{Q} output to go low is called Preset; an input that causes a \overline{Q} output to go high or a Q output to go low is called Clear. Bars are used over these pin names (PRE and CLR) if they are active-low.

The devices on this data sheet are second-source designs and the pin-name convention used by the original manufacturer has been retained. That makes it necessary to designate the inputs and outputs of the inverting circuit D and Q. In some applications it may be advantageous to redesignate the inputs and outputs as D and \overline{Q} . In that case, outputs should be renamed as shown below. Also shown are corresponding changes in the graphical symbol. Arbitrary pin numbers are shown in parentheses.


Notice that Q and \overline{Q} exchange names, which causes Preset and Clear to do likewise. Also notice that the polarity indicators () on PRE and CLR remain since these inputs are still active-low, but that the presence or absence of the polarity changes at \overline{D} , Q, and \overline{Q} . Of course pins 5 (Q) is still in phase with the data input D, but now both are considered active high.








PARAMETER MEASUREMENT INFORMATION





SWITC	H POSITIO	ON TABLE
TEST	S1	S2
tour	Closed	Closed

TEST	S1	S2			
^t PLH	Closed	Closed			
^t PHL	Closed	Closed			
^t PZH	Open	Closed			
tPZL	Closed	Open			
^t PHZ	Closed	Closed			
tPLZ	Closed	Closed			




VOLTAGE WAVEFORMS SETUP AND HOLD TIMES





VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES



VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES, THREE-STATE OUTPUTS

NOTES: A.CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C . All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_0 = 50~\Omega$, $t_r \leq 2.5~ns$, $t_f \leq 2.5 \text{ ns.}$

FIGURE 1



SN54ALS29827. SN54ALS29828 SN74ALS29827, SN74ALS29828 10-BIT BUFFERS AND BUS DRIVERS WITH 3-STATE OUTPUTS

D2912, JANUARY 1986



- 3-State Outputs Drive Bus Lines or Buffer **Memory Address Registers**
- P-N-P Inputs Reduce D-C Loading
- Data Flow-Thru Pinout (All Inputs on Opposite Side from Outputs)
- Power-Up High-Impedance State
- Package Options Include Both Plastic and Ceramic Chip Carriers in Addition to Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability


description

These 10-bit buffers and bus drivers provide high-performance bus interface for wide data paths or busses carrying parity.


The three-state control gate is a 2-input NOR such that if either G1 or G2 is high, all ten outputs are in the high-impedance state.

The 'ALS29827 provides true data and the 'ALS29828 provides inverted data at the outputs.

The SN54' family is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74' family is characterized for operation from 0°C to 70°C.



SN54ALS' . . . FK PACKAGE SN74ALS' . . . FN PACKAGE (TOP VIEW)




logic symbols†

	'ALS	29827	
$\overline{G}_1 \frac{(1)}{(13)}$	&	EN	
A1 (2) A2 (3) A3 (4) (5) (6) A5 (6) A7 (8) A9 (9) (10) A10	-	> 0	(23) Y1 (22) Y2 (21) Y3 (20) Y4 (19) Y5 (18) Y6 (17) Y7 (16) Y8 (15) Y9 (14) Y10

	'ALS29	9828
$\overline{G}_1 \xrightarrow{(1)}$ $\overline{G}_2 \xrightarrow{(13)}$	& EN	N
A1 (2) A2 (3) A3 (4) (5) (6) (7) A6 (8) A7 (9) A8 (10) A10 (11)	Δ	(23) Y1 (22) Y2 (21) Y3 (20) Y4 (19) Y5 (18) Y6 (17) Y8 (16) Y8 (15) Y9 (14) Y1

'ALS29828

logic diagrams (positive logic)



G1 (1) G₂ (13) (<u>23)</u> Y1 A1 (2) (22) Y2 A2 (3) (<u>21)</u> Y3 A3 (4) (<u>20)</u> Y4 A4 (5) A5 (6) (<u>19)</u> y5 (18) Y6 A7 (8) (<u>17)</u> Y7 A8 (9) (<u>16)</u> Y8 A9 (10) (<u>15)</u> y9 (14) Y10

Pin numbers shown are DW, JT, and NT packages.



LSI Devices

[†]These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

SN54ALS29827, SN54ALS29828 SN74ALS29827, SN74ALS29828 10-BIT BUFFERS AND BUS DRIVERS WITH 3-STATE OUTPUTS

absolute maximum ratings over operation	ng free-air temperature range (unless otherwise noted)
Supply voltage, VCC	7 V
Input voltage	5.5 V
Voltage applied to a disabled 3-state of	output
Operating free-air temperature range:	SN54ALS29827, SN54ALS2982855 °C to 125 °C
	SN74ALS29827, SN74ALS29828 0 °C to 70 °C
Storage temperature range	

recommended operating conditions

		i	SN54ALS29827 SN54ALS29828			SN74ALS29827 SN74ALS29828			UNIT
		MI	V	NOM	MAX	MIN	NOM	MAX	l
Vcc	Supply voltage	4.	5	5	5.5	4.75	5	5.25	V
VIH	High-level input voltage		2			2			V
VIL	Low-level input voltage	•			0.8			0.8	V
ЮН	High-level output current				- 15			- 24	mA
lOL	Low-level output current				32			48	mA
TA	Operating free-air temperature	- 5	5		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

			SNS	54ALS2	9827	SN74ALS29827					
_	ARAMETER	TECT CON	DITIONET	SNS	54ALS2	9828	SN74ALS29828			UNIT	
-	ANAIVIETEN	TEST CONDITIONS†		MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNIT	
VIK		V _{CC} = MIN,	I _I = -18 mA			-1.2			- 1.2	V	
		V _{CC} = MIN to MAX,	IOH = -0.4 mA	Vcc-	2		V _{CC} -:	2			
Vон		V _{CC} = MIN,	IOH = -15 mA	2						V	
νОН		V _{CC} = MIN,	IOH = -24 mA				2			l *	
Vai		V _{CC} = MIN,	I _{OL} = 32 mA		0.25	0.4		0.25	0.4	V	
VOL		V _{CC} = MIN,	I _{OL} = 48 mA					0.35	0.5	1 °	
lozi	I	V _{CC} = MAX,	$V_0 = 2.4 \text{ V}$			20			20	μΑ	
IOZL		V _{CC} = MAX,	$V_0 = 0.4 \text{ V}$			- 20			- 20	μΑ	
lį		V _{CC} = MAX,	V ₁ = 5.5 V			0.1			0.1	mA	
ΊΗ		V _{CC} = MAX,	V _I = 2.7 V			20			20	μΑ	
1 _L		V _{CC} = MAX,	V _I = 0.4 V			-0.1			-0.1	mA	
los§	,	V _{CC} = MAX,	V _O = 0	- 75		- 250	- 75		-250	mA	
			Outputs high		16			16			
	'ALS29827	V _{CC} = MAX	Outputs low		20			20		mA	
			Outputs disabled		19		19			7	
Icc			Outputs high	12				12			
	'ALS29828	$V_{CC} = MAX$	Outputs low		16			. 16		mA	
			Outputs disabled		14			14		1	

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

Additional information on these products can be obtained from the factory as it becomes available.



 $^{^{\}ddagger}$ All typical values are at V_{CC} = 5 V, T_A = 25 °C.

Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.

SN54ALS29827, SN54ALS29828 SN74ALS29827, SN74ALS29828 10-BIT BUFFERS AND BUS DRIVERS WITH 3-STATE OUTPUTS


switching characteristics

	FROM	то	TEST	V _{CC} = 5 V, T _A = 25°C	V _{CC} = MIN T _A = MIN T																					
PARAMETER	(INPUT)	(OUTPUT)	CONDITIONS See Figure 1	'ALS29827 'ALS29828	SN54ALS29827 SN54ALS29828	SN74ALS29827 SN74ALS29828	UNIT																			
			, ´	MIN TYP MAX	MIN MAX	MIN MAX	1																			
^t PLH			C _L = 300 pF	8																						
^t PHL	А	v	Y	V	v	C[= 300 pr	11 ,			ns																
^t PLH	1 ^	_ ^	,	C ₁ = 50 pF	5 .			ns																		
^t PHL			of = 20 bt	5																						
^t PZH																						C ₁ = 300 pF	. 11			
tpZL	G	γ .	C[= 300 pr	18]																			
^t PZH	G	7 6	ľ	C 50 pE	7.			ns																		
^t PZL			C _L = 50 pF	10 🕔			1																			
^t PHZ			C 50 pE	11																						
^t PLZ	G	Y	C _L = 50 pF	5			1																			
tPHZ .		ľ	C _I = 5 pF	. 4			ns																			
tPLZ .			CL = 3 μr	4			1																			

 $^{^\}dagger$ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

Additional information on these products can be obtained from the factory as it becomes available.


PARAMETER MEASUREMENT INFORMATION





SWITC	H POSITION	TABLE
TEST	S1	S2


TEST	S1	S2
tPLH	Closed	Closed
tPHL	Closed	Closed
tPZH	Open	Closed
tPZL	Closed	Open
tPHZ	Closed	Closed
tPLZ	Closed	Closed

LOAD CIRCUIT









VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES

VOLTAGE WAVEFORMS **ENABLE AND DISABLE TIMES. THREE-STATE OUTPUTS**

NOTES: A. CL includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_0 = 50 \ \Omega$, $t_\Gamma \leq 2.5 \ ns$, $t_f \le 2.5 \text{ ns.}$

FIGURE 1



- Choice of True or Inverting Logic
- Power-Up High-Impedance State
- Package Options Include Both Plastic and Ceramic Chip Carriers in Addition to Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability

description

These 10-bit bus transceivers are designed for asynchronous two-way communication between data buses. The control function implementation allows for maximum flexibility in timing.

These devices allow data transmission from the A bus to the B bus or from the B bus to the A bus depending upon the logic levels at the enable inputs $(\overline{G}BA)$ and $\overline{G}AB$.

The enable inputs can be used to disable the device so that the buses are effectively isolated.


The SN54' family is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74' family is characterized for operation from 0°C to 70°C.

FUNCTION TABLE

INP	UTS	OPERATION				
GAB	Gва	ALS29861	ALS29862			
L	Н	A to B	Ā to B			
н	L	B to A	B̄ to A			
н	Н	Isolation	Isolation			
L	L	Latch A and B	Latch A and B			
		(A = B)	$(A = \overline{B})$			

SN54ALS' . . . JT PACKAGE SN74ALS' . . . DW OR NT PACKAGE (TOP VIEW) GAB TI U24 VCC A1 ∏2 23 TB1 A2 | 13 22 B2 A3 🛮 4 21 B3 A4 🛮 5 20 B4 А5 ∏6 19∏ B5 A6 🗖 7 18 B6 A7 ∏8 17 B7 а8 П́я 16∏ B8 A9 ☐10 15 B9 A10 ∏11 14 B10 GND II12 13 T GBA


> SN54ALS' . . FK PACKAGE SN74ALS' . . FN PACKAGE (TOP VIEW)



NC-No internal connection

'ALS29861 GBA (13) EN1 GAB (1) (23) B1 A2 (3) (22) B2 A3 (4) В3 В4 (19) A5 (6) В5 (15) В9 (14)

logic symbols†




[†] These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for DW, JT, and NT packages.


- B10

SN54ALS29861, SN54ALS29862 SN74ALS29861, SN74ALS29862 10-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

logic diagrams



Pin numbers shown are for DW, JT, and NT packages.



Storage temperature range -65°C to 150°C

recommended operating conditions

			4ALS2	SN SN	UNIT			
		MIN	NOM	MAX	MIN	NOM	MAX	1
Vcc	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage	2			2			V
VIL	Low-level input voltage			0.8			0.8	V
Іон	High-level output current			- 15			- 24	mA
loL	Low-level output current			32			48	mA
TA	Operating free-air temperature	- 55		125	0		70	°C ·

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PA	RAMETER	TEST CON	DITIONS†		4ALS29		SN74ALS29861 SN74ALS29862			UNIT	
				MIN	TYP‡	MAX	MIN	TYP‡	MAX		
VIK		V _{CC} = MIN,	l _l = -18 mA			-1.2			-1.2	V	
		$V_{CC} = MIN \text{ to MAX},$	$l_{OH} = -0.4 \text{ mA}$	V _{CC} -:	2		V _{CC} -2	2			
Voн		V _{CC} = MIN,	$I_{OH} = -15 \text{ mA}$	2						V	
		$V_{CC} = MIN,$	$I_{OH} = -24 \text{ mA}$				2			,	
		$V_{CC} = MIN,$	I _{OL} = 32 mA		0.25	0.4		0.25	0.4		
VOL		V _{CC} = MIN,	I _{OL} = 48 mA					0.35	0.5	V	
կ		$V_{CC} = MAX$,	$V_{ } = 5.5 V$							mA	
чн	Control inputs	V _{CC} = MAX,	$V_1 = 2.7 \text{ V}$			20			20	μΑ	
"""	A or B ports [§]	ν _υ υ – ινιαλ,				20			20		
IIL	Control inputs	VCC = MAX,	V _I = 0.4 V	1		-0.1			-0.1	mA	
'IL	A or B ports§	ACC = MAX	VI = 0.4 V			-0.1			-0.1] ""A	
los¶		V _{CC} = MAX,	V _O = 0	- 75		- 250	- 75		- 250	mA ·	
			Outputs high		28			28			
	'ALS29861		Outputs low		38			38			
loo		Vcc = MAX	Outputs disabled		36		36			mA	
lcc .		VCC - WIAX	Outputs high		22		22			'''^	
1	'ALS29862		Outputs low	30 28			30		1		
			Outputs disabled				28				

[†] For conditions shown as MIN or MAX, use appropriate value specified under recommended operating conditions.



 $^{^{\}ddagger}$ All typical values are at $V_{CC} = 5 \text{ V}$, $T_{A} = 25 ^{\circ}\text{C}$.

[§] For I/O ports, the parameters I_{IH} and I_{IL} include the off-state output current.

Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.

SN54ALS29861, SN54ALS29862 SN74ALS29861, SN74ALS29862 10-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

'ALS29861 switching characteristics

PARAMETER	FROM TO		TEST CONDITIONS		; = 5 = 25°				N TO MAX,† I TO MAX†		UNIT																
	(INPUT)	(OUTPUT)	See Figure 1	'AL	S2986	1	SN54A	LS29861	SN74ALS	29861	ONT																
			See Figure 1	MIN	TYP	MAX	MIN	MAX	MIN	MAX																	
^t PLH			B or A	C ₁ ≈ 300 pF		8																					
^t PHL	A or B B			B or A	B or A	D or A	B or A	Born	С[~ 300 рг		11						ns										
^t PLH	7 01 0] ^ 0, 5	B 01 A	$C_1 = 50 pF$		5						115															
^t PHL													OL - 30 bi		5												
tPZH	ĞАВ	A or B	A or B	A or B	A or B	C _t = 300 pF		11																			
tPZL	or					A or B	A or B	A or B	A or B	A or B	A or B	A or B	A or B	A or B	A or B	A or B	C[= 300 pi		17						ns		
tPZH	ĞВА															AOIB	AOIB	AOIB	AUID	7 01 0	A 01 B	A 01 B	AUID	AUIB	AUIB	AUID	AUIB
tPZL	GBA		CL = 50 pr		10						1																
^t PHZ	ĞАВ		$C_1 = 50 pF$		11																						
tPLZ	or GBA	A or B	CL = 50 pr		5						ns																
^t PHZ		7 31 5	$C_1 = 5 pF$		4						113																
tPLZ			ο _L = 3 μι		4																						

'ALS29862 switching characteristics

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS See Figure 1	V _{CC} = 5 V, T _A = 25°C			UNIT																				
				'ALS29862			SN54ALS29862		SN74ALS29862]																
				MIN	TYP	MAX	MIN	MAX	MIN	MAX																	
^t PLH			C _L = 300 pF		7						ns																
^t PHL	A or B	BorA			11																						
^t PLH	AOIB	BULA	C _L = 50 pF		4																						
^t PHL					5																						
^t PZH	GAB	GAB or A or B GBA														C _I ≈ 300 pF		11									
tPZL			CL ~ 300 pr		17						ns																
^t PZH			$C_1 = 50 \text{ pF}$		7						115																
tPZL	GBA																			CL = 50 pr		10					
^t PHZ	GAB		C _I = 50 pF		.11																						
^t PLZ	or GBA	A or B			5						ns																
^t PHZ		AOIB	C _L = 5 pF		4						115																
^t PLZ					4																						

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

Additional information on these products can be obtained from the factory as it becomes available.

INPUT


IN-PHASE OUTPUT

OUTPUT


OUT-OF-PHASE


tPHL-#


PARAMETER MEASUREMENT INFORMATION





SWITC	H POSITIO	ON TABLE
TEST	S1	S2
tPLH	Closed	Closed
^t PHL	Closed	Closed
^t PZH	Open	Closed
^t PZL	Closed	Open
tPHZ	Closed	Closed
tél 7	Closed	Closed











VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES, THREE-STATE OUTPUTS

NOTES: A.CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_0 = 50~\Omega$, $t_r \leq 2.5~ns$, $t_f \leq 2.5 \text{ ns.}$

FIGURE 1

- Choice of True or Inverting Logic
- Power-Up High-Impedance State
- Package Options Include Both Plastic and Ceramic Chip Carriers in Addition to Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability

description

These 9-bit bus transceivers are designed for asynchronous two-way communication between data buses. The control function implementation allows for maximum flexibility in timing.


These devices allow data transmission from the A bus to the B bus or from the B bus to the A bus depending upon the logic levels at the enable inputs (GBA1, GBA2, GAB1, and GAB2).

The SN54' family is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74' family is characterized for operation from 0°C to 70°C.

SN54ALS' . . . JT PACKAGE SN74ALS' . . . DW OR NT PACKAGE (TOP VIEW)

GBA1 ☐	I U 24	U∨cc
A1 ☐2	2 23	□ B1
A2 🔲 3	3 22	B2
АЗ 🛛 ⁴	21	□ B3
A4∏5	20	□ B4
A5∏€	19	□ B5
A6 □7	18	□ B6
A7 🔲 8	17	B7
A8 □ 9	16	□ B8
A9∐1	0 15	□ B9
ĞBA2∐1	1 14	GAB2
GND 1	2 13	∏GAB1

SN54ALS' . . . FK PACKAGE SN74ALS' . . . FN PACKAGE (TOP VIEW)




NC-No internal connection

FUNCTION TABLE


	ENABLE	INPUTS	3	OPERATION			
GAB1	GAB2	GBA1	ĞBA2	'ALS29863	'ALS29864		
L	L	L	L.	Latch A and B	Latch A and B		
L	L	H	Х	A to B	A to B		
L	Ł	X	Н	A 10 B	Atob		
Н	X	Ļ	L	B to A	B to A		
×	Н	L	L	Blox	BIOA		
Н	Х	Н	Х	,			
н	X	X	н	Isolation	Isolation		
х	н	X	Н	ISOIALION	isolation		
×	н	н	· x				

logic symbols†




[†]These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.


logic diagrams



Pin numbers shown are for DW, JT, and NT packages.



'ALS29864





SN54ALS29863, SN54ALS29864 SN74ALS29863, SN74ALS29864 9-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

ä	absolute maximum ratings over operating free-air temperature range (unless otherwise noted)
	Supply voltage, VCC
	Input voltage: All inputs and I/O ports
	Operating free-air temperature range: SN54ALS29863, SN54ALS29864 55 °C to 125 °C
	SN74ALS29863, SN74ALS29864 0°C to 70°C
	Storage temperature range

recommended operating conditions

		1	SN54ALS29863 SN54ALS29864			SN74ALS29863 SN74ALS29864		
		MIN	NOM	MAX	MIN	NOM	MAX	
Vcc	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage	2			2			V
VIL	Low-level input voltage			0.8			0.8	V
ЮН	High-level output current			- 15			- 24	mA
lOL	Low-level output current			32			48	mA
TA	Operating free-air temperature	- 55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS [†]			SN54ALS29863 SN54ALS29864			SN74ALS29863 SN74ALS29864		
VIK		V _{CC} = MIN,	I _I = -18 mA			- 1.2			-1.2	V
		V _{CC} = MIN to MAX,	$I_{OH} = -0.4 \text{ mA}$	V _{CC} -	2		V _{CC} -	2		
Voн		V _{CC} = MIN,	IOH = -15 mA	2) v
		V _{CC} = MIN,	I _{OH} = -24 mA				2			
Vai		V _{CC} = MIN,	I _{OH} = -32 mA		0.25	0.4		0.25	0.4	V
VOL		V _{CC} = MIN,	I _{OL} = 48 mA					0.35	0.5	1
11		V _{CC} = MAX,	V _I = 5.5 V							mA
ΊΗ	Control inputs	V _{CC} = MAX,	V _I = 2.7 V			20			20	μΑ
אוי	A or B ports§					20			20	
1	Control inputs	VCC = MAX,	V _I = 0.4 V			- 0.1			-0.1	mA
ΊL	A or B ports§	VCC - WAX,				-0.1			-0.1] ""
los¶		V _{CC} = MAX,	V _O = 0	- 75		- 250	- 75		- 250	mA
			Outputs high		26		26			
	'ALS29863		Outputs low		35			35		
		1/ 1111	Outputs disabled		34		34			mA
1cc	'ALS29864	V _{CC} = MAX	Outputs high	20		20			1 ""	
			Outputs low		27 27			1		
			Outputs disabled		26			26		

[†] For conditions shown as MIN or MAX, use appropriate value specified under recommended operating conditions.

 $^{^{\}ddagger}$ All typical values are at VCC = 5 V, TA = 25 °C.

 $[\]S$ For I/O ports, the parameters IIH and IIL include the off-state output current.

Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.

SN54ALS29863, SN54ALS29864 SN74ALS29863, SN74ALS29864 9-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

'ALS29863 switching characteristics

PARAMETER	FROM	то	TEST CONDITIONS See Figure 1	V _{CC} = 5 V, T _A = 25°C		V_{CC} = MIN TO MAX, [†] T_A = MIN TO MAX [†]				UNIT	
AIIAINE	(INPUT)	(OUTPUT)		'Al	'ALS29863		SN54ALS29863		SN74ALS	29863	ONIT
			See rigure i	MIN	TYP	MAX	MIN	MAX	MIN	MAX	
^t PLH			C _I = 300 pF		8						
^t PHL	A or B B or A	С[= 300 рі		11						ns	
^t PLH		BOIA	C _L = 50 pF		5						115
^t PHL					5						
tPZH	GAB		$C_1 = 300 \text{ pF}$		11						
tPZL	or	A or B	CL = 300 pr		17] [
^t PZH	GBA	7015	C ₁ = 50 pF		7						ns
tPZL	GDA		С[– 50 рі		10						
^t PHZ	ĞАВ		C _I = 50 pF		11						
tPLZ	or	A or B	С[= 50 рі		5						1
t _{PHZ}	GBA	7016	C ₁ = 5 pF		4						ns
tPLZ	GDA		CL = 5 DF		4						1 1


'ALS29864 switching characteristics

PARAMETER	FROM	то	TEST CONDITIONS	Τρ			CC = MIN			UNIT	
	(INPUT)	(OUTPUT)	See Figure 1	'A	LS2986	34	SN54AI	.S29864	SN74AL	S29864	0
****			Occ rigary r	MIN	TYP	MAX	MIN	MAX	MIN	MAX	
^t PLH			C _i = 300 pF		7						
^t PHL	A or B	B or A	C[= 300 pr		11						ns
^t PLH		5017	C _L = 50 pF		4						115
t _{PHL}					5						
tPZH	GAB		C _L = 300 pF		11						
tPZL	or	A or B			17						1
tPZH	GBA	AUB	C _I = 50 pF		7						ns
tPZL	GDA		CL = 50 pr		10						
tPHZ	GAB		C _I = 50 pF		11						
t _{PLZ}	or	A or B	С_ = 50 рг		5						
tPHZ		7 01 5	C ₁ = 5 pF		4						ns
tPLZ	ĞВА		CL = 5 pr		4						1

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

Additional information on these products can be obtained from the factory as it becomes available.


PARAMETER MEASUREMENT INFORMATION





344114	CIT FOSITION	TABLE
TEST	S1	S2
tPLH	Closed	Closed
tPHL	Closed	Closed
tPZH	Open	Closed
tPZL	Closed	Open
tPHZ	Closed	Closed
tpi 7	Closed	Closed

CMITCH DOCITION TABLE

TIMING 3 V INPUT 1.5 V 0 V VOLTAGE WAVEFORMS SETUP AND HOLD TIMES







VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES

VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES, THREE-STATE OUTPUTS

NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z₀ = 50 Ω , t_f \leq 2.5 ns, t_f \leq 2.5 ns.

FIGURE 1

JD OR N DUAL-IN-LINE PACKAGE

(TOP VIEW)


D2834, SEPTEMBER 1984-REVISED SEPTEMBER 1985

- 16-Bit by 16-Bit Parallel Multiplication/Accumulation
- 35-Bit-Wide Accumulator
- Inputs are TTL-Voltage Compatible
- Outputs Capable of Driving up to 10 LSTTL Loads
- Single 5-V Power Supply
- Low Power Dissipation . . . 150 mW Typical
- Pin-for-Pin Compatible with TRW TDC1010J (DIP only) and AM29510 (DIP only)
- High-Speed Twin-Well CMOS Process
- Package Options Include Ceramic and Plastic Chip Carriers and DIPs
- Dependable Texas Instruments Quality and Reliability

description

The THCT1010 is a TTL-voltage-compatible, low-power, high-speed 16-bit by 16-bit multiplier/accumulator for digital signal processing, digital filters, fast Fourier transformations, array processing, and microprocessor throughput enhancement. These devices are pin-for-pin equivalent to the TRW TDC1010J but dissipate 20 times less power. The lower power dissipation causes the differences between junction and ambient temperatures to be minimized and, therefore, eliminates the heat-sink requirements and increases reliability. High speed is achieved by using a modified Booth algorithm, a feed-forward carry circuit, and a conditional sum adder that enhances the final adder stage of the multiplier.

The THCT1010 inputs consist of three registers, a 16-bit X input, a 16-bit Y input, and an input control register. The 35-bit output product register consists of a 16-bit most-significantproduct (MSP) bus, a 16-bit least-significantproduct (LSP) bus that is shared with the 16-bit Y input bus, and a 3-bit extended-product (XTP) bus (PR32 through PR34); see the functional block diagram. The input registers are




Y10/PR10 19 46 PREL Y11/PR11 20 45 OEMS Y12/PR12 721 44 T CLK PR Y13/PR13 22 Y14/PR14 23 43 T PR34 42 T PR33 Y15/PR15 24 PR16 25 PR32 40 PR31 PR17 26 39 FT PR30 PR18 27 PR19 28

PR29 38

37FI PR28

PR20 29 36 PR27 PR21 30 35 PR26 PR22 31 34 PR25 PR23 32 33 PR24


FK OR FN CHIP-CARRIER PACKAGE (TOP VIEW)



NC-No internal connection



Caution. These devices have limited built-in gate protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.





independently controlled by CLK X and CLK Y, and the product registers are D-type positive-edge-triggered flip-flops. Separate three-state output enables are provided for each output product register. These, in combination with the independent input clocks, allow operation on a microprocessor bus.

The THCT1010 has a round control (RND) that rounds the product to the 19 most significant bits. The preload control (PREL) is used in conjunction with the output enables to initialize the contents of the output registers. The THCT1010 will perform multiplication and addition, multiplication and subtraction, or straight multiplication depending upon the states of the accumulate control (ACC) and subtractor control (SUB). The TC control provides the capability of formatting the input data to be either two's complement or unsigned magnitude.

The THCT1010-160M is characterized for operation over the full military temperature range of -55°C to 125 °C. The THCT1010-140E is characterized for operation from -40 °C to 85 °C. The THCT1010-100 is characterized for operation from 0°C to 70°C.



NO. NAME DESCRIPT	IION
1 - 1	
56-64, 1-7 X15 thru X0 X data inputs, X15 is the most-significant bit.	The data is loaded into the X register on
the rising edge of CLKX.	
8-15, 17-24 YO/PRO I/O ports for least significant product (LSP) bits	s of output product register, input ports for
thru Y data. YO/PRO is the least significant bit. The	mode is controlled by the PREL and OEMS
Y15/PR15 pins.	
25-43 PR16 thru PR34 I/O ports for output product register bits. PR16	through PR31 are the most-significant
product (MSP) bits. PR32 through PR34 are the	e extended product (XTP) bits. The mode is
controlled by PREL, OELS, OEX.	
44 CLK PR Product clock input. On the low-to-high transition	ion, latches the LSP, MSP, and XTP into
the output product register.	
45 OEMS Active-low output enable for MSP output produ	uct register. When high, causes the PR31
through PR16 outputs to be in the high-impedal	ance state.
46 PREL Preload control. When high, the output product	t register's outputs are disabled. When an
output enable (OELS, OEMS, OEX) is high, prelo	load data can be entered into the output
product register from the PR I/O lines on the ris	sing edge of CLK PR.
47 OEX Active-low output enable for XTP output produc	ict register. When high, causes the PR32
through PR34 outputs to be in the high-impedal	ance state.
48 TC Two's complement control. When TC is high, the	the input data is in two's complement
format. When TC is low, the input data is in un	nsigned magnitude format. The TC signal is
loaded into the control register on the rising edg	lge of CLK X or CLK Y.
50 CLK Y Y clock input. On the low-to-high transition, clo	ocks data in from the Y inputs.
51 CLK X X clock input. On the low-to-high transition, clo	ocks data in from the X inputs.
52 ACC Accumulator control. When ACC is high and SU	UB is low, the content of the output
product register is added to the next product ge	enerated. The sum is then placed in the
output product register on the rising edge of CL	LK PR. When ACC is low, the product is
stored directly into the output register on the ris	ising edge of CLK PR. The ACC signal is
loaded into the control register at the rising edg	ge of CLK X or CLK Y.
53 SUB Subtraction control. When SUB and ACC are hi	igh, the content of the output product
register is subtracted from the next product ger	nerated. The result is then placed in the
output product register on the rising edge of CL	LK PR. When SUB is low and ACC is high,
the addition operation is performed instead of s	subtraction. When ACC is low, SUB is a
"Don't Care". The SUB signal is loaded into the	ne control register on the rising edge of CLK
X or CLK Y.	
54 RND Round control. When high, causes the product	of the X and Y inputs to be rounded to the
19 most significant bits by adding a 1 to the M	ISB of the LSP. The RND signal is loaded
into the control register on the rising edge of C	CLK X or CLK Y.
55 OELS Active-low output enable for LSP output produc	ct register. When high, causes the PRO
through PR15 outputs to be in the high-impedal	ince state.


Pin numbers shown are for the JD and N packages.

PRELOAD FUNCTION TABLE

PREL	ŌĒX	OEMS	OELS	XTP	MSP	LSP
L	L	L .	L	(PR32-PR34)	(PR16PR31)	(PRO-PR15)
L	L	L	Н	(PR32-PR34)	(PR16-PR31)	Z
L	L	. н	L	(PR32-PR34)	Z	(PRO-PR15)
L	L	Н	Н	(PR32-PR34)	Z	z
L	Н	L	L	z	(PR16-PR31)	(PRO-PR15)
L	н	L	Н	z	(PR16-PR31)	z
L	Н	Н	L	. z	Z	(PRO-PR15)
L	H	Н	Н	z	Z	z
н	L	L	L	z	Z	z
н	L	L	Н	z ·	Z	PL
н	L	Н	L	z	PL	z
Н	L	Н	Н	z	PL	PL
Н	H	L	, L	PL	Z	z
н	н	L	Н	PL	Z	PL
н	Н	н	L	PL	PL	z
Н	Н	н :	Н	PL	PL	PL

PL = Output buffers at high impedance or output disabled. Preload data supplied externally at output pins will be loaded into the output register on the rising edge of CLK PR.


logic symbol



Pin numbers shown are for the JD and N packages.



logic diagram (positive logic)



Pin numbers shown are for the JD and N packages.

absolute maximum ratings over operating free-air temperature range†

Supply voltage range, VCC0.5 V t	o 7 V
Input diode current, IJK (VI < 0 or VI > VCC)	.0 mA
Output diode current, IOK (VO < 0 or VO > VCC)	.0 mA
Continuous output current, IO (VO = 0 to VCC) ± 2	5 mA
Continuous current through VCC or GND pins	0 mA
Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds	00°C
Storage temperature range65 °C to 1	50°C

[†]Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

			THCT1010-160M		THCT1010-140E			THCT1010-100			UNIT	
			MIN	NOM	MAX	MIN	NOM	MAX	MIN	NOM	MAX	UNII
Vcc	Supply voltage		4.5	5	5.5	4.5	5	5.5	4.5	5	5.5	٧
VIH	High-level input voltage	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	2			2			2			٧
VIL	Low-level input voltage	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	0		0.8	0		0.8	0		0.8	٧
VI	Input voltage		0		Vcc	0		Vcc	0		Vcc	V
٧o	Output voltage		0		Vcc	0		Vcc	0		Vcc	V
t _t	Input transition (rise and	fall) times	0		500	0		500	0		500	ns
TA	Operating free-air tempera	ature	-55		125	-40		85	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	vcc	T _A = 25°C			THCT1010-160M		THCT1010-140E THCT1010-100	UNIT
			MIN	TYP	MAX	MIN	MAX	MIN MAX]
Voн	$V_I = V_{IH}$ or V_{IL} , $I_{OH} = -20 \mu A$	4.5 V	4.4			4.4		4.4	V
VOH	$V_I = V_{IH}$ or V_{IL} , $I_{OH} = -4$ mA	4.5 V	3.86			3.7		3.76	1 *
VOL	$V_I = V_{IH}$ or V_{IL} , $I_{OL} = 20 \mu A$	4.5 V			0.1		0.1	0.1	V
VOL	$V_I = V_{IH}$ or V_{IL} , $I_{OL} = 4$ mA	4.5 V			0.32		0.4	0.37	I
. կ	$V_I = 0$ to V_{CC}	5.5 V		± 5	± 100		± 1000	± 1000	nA
loz	$V_O = V_{CC}$ or 0, $V_I = V_{IH}$ or V_{IL}	5.5 V	±	0.01	±0.5		± 10	± 5	μΑ
lcc [†]	$V_1 = V_{CC}$ or 0, $I_0 = 0$	5.5 V			0.75		2	1	mA
		4.5 V							
Ci		to		3	10		10	10	pF
		5.5 V							

[†]See Figure 4.

timing requirements over recommended operating free-air temperature range (unless otherwise noted) THCT1010-160M, THCT1010-140E

		V	TA =	25°C	THCT10	10-160M	THCT10	010-140E	UNIT
	*	vcc	MIN	MAX	MIN	MAX	MIN	MAX	l Olvii I
	Bules duration clocks V and V high or law	4.5 V	. 20		30		25		
tw	Pulse duration, clocks X and Y high or low	5.5 V	20		30		25		ns
	Setup time, X input before CLK X↑	4.5 V	10		30		25		
t _{su}	or Y input before CLK Y1	5.5 V	10		30		25		ns
	Hold time, X input after CLK X↑	4.5 V	6		12		10		
th	Hold time, A input after CER A	5.5 V	6		12		10		ns
÷.	Hold time, Y input after CLK Y↑	4.5 V	1		7		5	•	
th	or preload data after CLK PR↑	5.5 V	1		7		5		ns

THCT1010-100

			VCC	TA =	25 °C	THCT1	010-100	UNIT
			VCC	MIN	MAX	MIN	MAX	ONII
tw	Pulse durati	on, clocks X and Y high or low	4.75 V	20		25		ns
t _{su}	Setup time,	X input before CLK X1 or Y input before CLK Y1	4.75 V	10	-	20		ns
	Hold time	X input after CLK X1	4.75 V	6		10		ns
th	noid time	Y input after CLK Y1 or preload data after CLK PR1	4.75 V	1		5		ns



switching characteristics over recommended operating free-air temperature range (unless otherwise noted), $C_L = 50 \text{ pF}$ (see Figure 3)

THCT1010-160M, THCT1010-140E

	PARAMETER	Vcc	TA = 25°	С	THCT101	0-160M	THCT1010-140E		UNIT	
	TANAMETER		MIN TYPT	MAX	MIN	MAX	MIN MA	X L		
	Propagation delay time	4.5 V	45			65		55		
^t pd	Tropagation delay time	5.5 V				60		50	ns	
	Enable time	4.5 V	35			65		15		
^t en	Enable time	5.5 V				60		10	ns	
.	Disable time	4.5 V	35			60		15		
^t dis	Disable time	5.5 V				55		10	ns	
	Multiply/accumulate time	4.5 V	100			160	1	10		
^t macc	widthply/accumulate time	5.5 V				140	1.	20	ns	


C _{pd}	Power dissipation capacitance	No load, T _A = 25°C	750 pF typ

THCT1010-100

		T _A = 25°C		THCT1010-100	UNIT
		vcc	MIN TYP† MAX	MIN MAX	UNIT
tpd	Propagation delay time	4.75 V	35	45	ns
t _{en}	Enable time	4.75 V	30	40	ns
tdis	Disable time	4.75 V	30	40	ns
t _{macc}	Multiply/accumulate time	4.75 V	90	100	ns

 $^{^{\}dagger}$ Typical values are at V CC = 5 V .


PARAMETER MEASUREMENT INFORMATION



[‡]The measurement points for enable and disable times are as shown in Figure 2.


FIGURE 1. VOLTAGE WAVEFORMS





NOTE: Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

FIGURE 2. DETAILED VOLTAGE WAVEFORMS FOR ENABLE AND DISABLE TIMES



PARAMETER		RL	CL [†]	s ₁	s ₂
+	^t PZH	1 kΩ	50 pF	OPEN	CLOSED
ten	tPZL	1 1 1 1 1	30 pi	CLOSED	OPEN
^t dis	^t PHZ	1 kΩ	50 pF	OPEN	CLOSED
	tPLZ	1 1 1 1	50 pr	CLOSED	OPEN
t _{pd} or t _t		_	50 pF	OPEN	OPEN

[†]C_I includes probe and test fixture capacitance

FIGURE 3. LOAD CIRCUITS

TYPICAL CHARACTERISTICS




FIGURE 4




THERMAL INFORMATION

THERMAL RESISTANCE

PACKAGE PINS		JUNCTION-TO-CASE THERMAL RESISTANCE, $R_{\theta JC}$ (°C/W)	JUNCTION-TO-FREE-AIR THERMAL RESISTANCE, $R_{\theta J}$, (°C/W)				
FK	68	8	36				
FN	68						
JD	64	9	32				
N	64						

ORDERING INSTRUCTIONS



M . . . -55° C to 125°C E . . . -40° C to 85°C (Blank) . . . 0°C to 70°C

THCT2000M, THCT2000E DIRECTION DISCRIMINATORS

D2889, NOVEMBER 1985

- Inputs are TTL- and CMOS-Voltage Compatible
- Interfaces Mechanical Devices to Data Bus
- Identifies and Measures Forward or Backward Rotation or Direction
- Measures Pulse Duration and Frequency
- Cascadable 16-Bit Up/Down Counter
- 8-Bit Parallel 3-State Bus with Each Output Capable of Driving up to 15 LSTTL Loads
- Dependable Texas Instruments Quality and Reliability

description


The THCT2000 direction discriminator can determine the direction and displacement of a mechanical device based on input signals from two transducers in quadrature. It can also measure a pulse duration using a known clock rate, or a frequency over a known time interval. It includes a 16-bit counter, which can be used separately. Several of these devices may be cascaded to provide accuracy greater than 16-bits.

The device may be used in many diverse applications, and is specifically designed for use in many types of microprocessor-based systems. Some of the possibilities include motor controls, robotics, tracker balls (mice), lathe or tooling machines, automobiles, and conveyer belts or other transport mechanisms.


The THCT2000M is characterized for operation over the full military temperature range of $-55\,^{\circ}\text{C}$ to 125 $^{\circ}\text{C}$. The THCT2000E is characterized for operation from $-40\,^{\circ}\text{C}$ to 85 $^{\circ}\text{C}$.

THCT2000M . . . JD PACKAGE THCT2000E . . . JD OR N PACKAGE (TOP VIEW)

(TOP VIEW)




THCT2000M . . . FK PACKAGE THCT2000E . . FN PACKAGE (TOP VIEW)



Copyright © 1985, Texas Instruments Incorporated


logic symbol†

THCT2000M, THCT2000E



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984.

functional block diagram



THCT2000M, THCT2000E DIRECTION DISCRIMINATORS


PIN		
NAME	NUMBER	DESCRIPTION
A, B	20, 21	Signal measurement inputs.
Bī	26	Cascade input for counting down. In mode 0, \overline{Bl} is used as the clock input for counting down. Triggering occurs on the high-to-low transition.
BO	12	Counter output underflow signal. Active (low) for a duration equal to the low level of the input clock.
CI	27	Cascade input for counting up. In mode 0, $\overline{\text{Cl}}$ is used as the clock input for counting up. Triggering occurs on the high-to-low transition.
CLK	22	Clock input. Used for internal synchronization and control timing.
CO	13	Counter output overflow signal. Active (low) for a duration equal to the low level of the input clock.
<u>cs</u>	1	Chip select input. This active-low input is used to enable read and write functions. For additional details, see read and write timing diagrams.
D0-D7	3, 4, 5, 6, 8, 9, 10, 11	Counter load inputs/register output data lines.
GND	7, 14	Pins 7 and 14 are both internally connected to the ground rail of the integrated circuit but both should be connected to the system ground for proper operation.
LSB/ MSB	23	Byte select input. During read operations, a high level selects the least significant byte, while a low level selects the most significant byte. For write operations, this input directs the data on the bus into the least significant or most significant byte position of the counter. See write timing diagrams for additional details.
M0, M1, M2	19, 18, 17	Mode select inputs.
RD	2	Read input. When active (low) in conjunction with $\overline{\text{CS}}$ low, the data stored in the output register will be present on the data bus as selected by the LSB/ $\overline{\text{MSB}}$ input. See read timing diagrams for additional details.
READY	16	Ready output. When active (low), this output indicates to the processor that it may complete the read or write operation. \overline{READY} is synchronous with the negative-going edge of CLK. This output requires a pullup resistor (1 k Ω nominal).
RESET	24	Counter and control logic reset. When active (low), the counter is asynchronously reset to zero while the control logic is asynchronously initialized to the proper state as determined by the mode control inputs. The output register is not affected by RESET.
RLI/RLO	15	Register load input/register load output (open drain). This pin can be used as an input to directly load the output register, or it can be used as an output to detect whenever the output register has been loaded. When used as an output, a pullup resistor (1 kΩ nominal) is required. See read timing diagrams for additional details.
Vcc	28	Power supply voltage.
WE	25	Write enable input. When active (low) in conjunction with CS low, the data present on D0-D7 will be asynchronously loaded into the counter as selected by LSB/MSB. See write timing diagrams for additional details.

THCT4502 DYNAMIC RAM CONTROLLER


D2905, OCTOBER 1985

- Inputs are TTL- and CMOS-Voltage Compatible
- Controls Operation of 64K and 256K
 Dynamic RAMs
- Creates Static RAM Appearance
- One Package Contains Address Multiplexer, Refresh Control, and Timing Control
- Directly Addresses and Drives Up to 2 Megabytes of Memory Without External Drivers
- Operates from Microprocessor Clock
 - No Crystals, Delay Lines, or RC Networks
 - Eliminates Arbitration Delays
- Refresh May Be Internally or Externally Initiated
- Versatile
 - Strap-Selected Refresh Rate
 - Synchronous, Predictable Refresh
 - Selection of Distributed, Transparent, and Cycle-Steal Refresh Modes
 - Interfaces Easily to Popular
 - Microprocessors
 - Asynchronous RESET Function Provided in FK and FN Packages
- High-Performance Si-Gate CMOS Technology
- Strap-Selected Wait State Generation for Microprocessor/Memory Speed Matching
- Ability to Synchronize or Interleave Controller with the Microprocessor System (Including Multiple Controllers)
- 3-State Outputs Allow Multiport Memory Configuration
- Performance Range:
 125 ns ALE low to CAS low
- Compatible with TMS4500A/B and with VTI VL4500A and VL4502
- Available in Plastic and Ceramic Chip Carriers in Addition to Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability

THCT4502 . . . JD OR N PACKAGE (TOP VIEW)



THCT4502 . . . FK OR FN PACKAGE (TOP VIEW)



NC-No internal connection

PRODUCTION DATA documents contain information current as of publication date. Products conform to these specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all



description

The THCT4502 is a monolithic DRAM system controller providing address multiplexing, timing, control and refresh/access arbitration functions to simplify the interface of dynamic RAMs to microprocessor systems.


The controller contains an 18-bit multiplexer that generates the address lines for the memory device from the 18 system address bits and provides the strobe signals required by the memory to decode the address. A 9-bit refresh counter generates up to 512 row addresses required to refresh.

A refresh timer is provided to generate the necessary timing to refresh the dynamic memories and ensure data retention.

The THCT4502 also contains refresh/access arbitration circuitry to resolve conflicts between access requests and memory-refresh cycles.

The THCT4502 is characterized for operation from 0°C to 70°C.

functional block diagram



Pin numbers shown are for JD and N packages.



descriptions		
RAO-RA8	Input	Row Address — These address inputs are used to generate the row address for the multiplexer.
CAO-CA8	Input	$\label{eq:column} \begin{tabular}{ll} \textbf{Column Address} & - \textbf{These address inputs are used to generate the column address for the multiplexer.} \end{tabular}$
MAO-MA8	Output	Memory Address $-$ These three-state outputs are designed to drive the addresses of the dynamic RAM array.
ALE	Input	Address Latch Enable — This input is used to latch the 18 address input $\overline{\text{CS}}$, RENO, and REN1. This also initiates an access cycle if $\overline{\text{CS}}$ is low. The rising edge (low level to high level) of ALE returns all $\overline{\text{RAS}}$ outputs to the high level.
<u>CS</u>	Input	Chip Select $-$ A low on this input enables an access cycle. The trailinedge of ALE latches the chip select input.
RENO, REN1	Inputs	RAS Enable 0 and 1 — These inputs are used to select one of four band of RAM when CS is low. When REN1 is low, the lower banks are enable via CASO, RASO, and RAS1. When REN1 is high, the higher banks a enabled via CAS1, RAS2 and RAS3. RENO selects RASO and RAS2 who low, or RAS1 and RAS3 when high. (see Table 2).
ACR, ACW	Input	Access Control, Read; Access Control, Write — A low on either of the inputs causes the column address to appear on MA0-MA8 and a low-goir pulse from CAS. The rising edge of ACR or ACW terminates the cycle of forcing RAS and CAS high. When ACR and ACW are both low, MA0-MARASO, RAS1, RAS2, RAS3, CASO and CAS1 go into a high-impedance (floating) state.
CLK	Input	System Clock — This input provides the master timing to generate refrecycle timings and refresh rate. Refresh rate is determined by the TWS FS1, and FS0 inputs.
REFREQ	Input [*]	Refresh Request — This input should be driven by an open-collector or open drain output. On input, a low-going edge initiates a refresh cycle and we cause the internal refresh timer to be reset on the next falling edge of the CLK. As an output, a low-going edge signals an internal refresh requent and that the refresh timer will be reset on the next low-going edge of CL REFREQ will remain low until the refresh cycle is in progress at the current refresh address is present on MAO-MA8. (Note: REFREC contains an internal active pullup with a nominal resistance of 10 k Ω , which is disabled when REFREQ is low).
RASO, RAS1 RAS2, RAS3	Output	Row Address Strobe — These three-state outputs are used to latch the row address into the bank of DRAMs selected by RENO and REN1. Corefresh, all \overline{RAS} signals are active.
CASO, CAS1	Output	Column Address Strobe $-$ These three-state outputs are used to latch the column address into the DRAM array.
RDY	Output	Ready — This totem-pole output synchronizes memories that are too slo to guarantee microprocessor access time requirements. This output is all used to inhibit access cycles during refresh when in cycle-steal mode

THCT4502 DYNAMIC RAM CONTROLLER

pin descriptions (continued)

TWST	Input	Timing/Wait Strap $-$ A high on this input indicates a wait state should be added to each memory cycle. In addition it is used in conjunction with FSO and FS1 to determine refresh rate and timing or initialize the controller.
FS0, FS1	Inputs	Frequency Select 0; Frequency Select 1 $-$ These are strap inputs to select Mode and Frequency of operation as shown in Table 1.
RESET†	Input	RESET — Active-low input to initialize the controller asynchronously. Refresh Address is set to IFF16, internal refresh requests, synchronizer, and frequency divider are cleared. (Note: RESET contains an internal pullup

resistor with a nominal resistance of 100 k Ω , which allows this pin to be

TABLE 1. STRAP CONFIGURATION

left open.)

STRAP INPUT MODES			WAIT STATES FOR MEMORY	REFRESH	MINIMUM CLOCK FREQUENCY	REFRESH FREQUENCY	CLOCK CYCLES FOR EACH
TWST	FS1	FS0	ACCESS	RATE	(MHz)	(kHz)	REFRESH
L	L	L†	0	EXTERNAL	-	REFREQ	4
Ļ	· L	н	0	EXTERNAL	-	REFREQ	3
L	н	L	0	CLK ÷ 61	3.904	64-95 [‡]	3
L	н	Н	0	CLK ÷ 91	5.824	64-88§	4
Н	L	L	1	CLK ÷ 61	3.904	64-95 [‡]	3
н	L	H	1	CLK ÷ 91	5.824	64-75 [‡]	4
Н	Н	L	1	CLK ÷ 106	6.784	64-73 [‡]	4
• н	. Н	н	1	CLK ÷ 121	7.744	64-83¶	4

[†] This strap configuration resets the Refresh Timer Circuitry.

TABLE 2. OUTPUT STROBE SELECTION

CONTR	OL INPUT	SELECTED OUTPUT						
REN1	RENO	RAS0	RAS1	RAS2	RAS3	CAS0	CAS1	
L	· L	×				X		
L	н		×			X		
Н	. L			Х			х	
Н	Н				Х		х	

NOTE: Changing the logic value of REN1 after a low-to-high transition of ALE and before ACX rises causes the other CAS to fall. Both CAS signals remain low until ACX rises.

functional description

The THCT4502 consists of six basic blocks: address and select latches, refresh rate generator, refresh counter, the multiplexer, the arbiter, and the timing and control block.



[†]This function is available only in the FK and FN packages.

[†] Upper figure in refresh frequency is the frequency that is produced if the minimum clock frequency of the next select state is used.

[§] Refresh frequency if clock frequency is 8 MHz.

Refresh frequency if clock frequency is 10 MHz.

address and select latches

The address and select latches allow the DRAM controller to be used in systems that multiplex address and data on the same lines without external latches. The row address latches are transparent, meaning that while ALE is high, the output at MAO-MA8 follows the inputs RAO-RA8.

refresh rate generator

The refresh rate generator is a counter that indicates to the arbiter that it is time for a refresh cycle. The counter divides the clock frequency according to the configuration straps as shown in Table 1. The counter is reset when a refresh cycle is requested or when TWST, FS1, and FS0 are low. The configuration straps allow the matching of memories to the system access time. Upon power-up it is necessary to provide a reset signal by driving all three straps to the controller (or RESET for devices in the FK and FN packages only) low. A systems power-on reset (RESET) can be used to do this by connecting it to those straps that are desired high during operation. During this reset period, at least four clock cycles should occur.

refresh counter

The refresh counter contains the address of the row to be refreshed. The counter is decremented after each refresh cycle. A low-to-high transition on TWST sets the refresh counter to 1FF16 (51110).

multiplexer

The multiplexer provides the DRAM array with row, column, and refresh addresses at the proper times. Its inputs are the address latches and the refresh counter. The outputs provide up to 18 multiplexed addresses on nine lines.

arbiter

The arbiter provides two operational cycles: access and refresh. The arbiter resolves conflicts between cycle requests and cycles in execution, and schedules the inhibited cycle when used in cycle-steal mode.

timing and control block

The timing and control block executes the operational cycle at the request of the arbiter. It provides the DRAM array with \overline{RAS} and \overline{CAS} signals. It provides the CPU with a RDY signal. It controls the multiplexer during all cycles. It resets the refresh rate generator and decrements the refresh counter during refresh cycles.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage range, VCC (See Note 1)	- 1.5	V to $7\ V$
Input diode current, IJK ($V_I < 0$, $V_I > V_{CC}$)		$\pm20~\text{mA}$
Output diode current, IOK ($VO < 0$, $VO > VCC$)		$\pm20~mA$
Continuous output current, IO (VO = 0 to VCC)		$\pm35~mA$
Continuous current through VCC or GND pins		\pm 70 mA
Operating free-air temperature range	. 0°C	to 70°C
Storage temperature range –	65°C 1	to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds: FK or JD package .		. 300°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: FN or N package		. 260°C

[†] Stresses beyond those listed under ''Absolute Maximum Ratings'' may cause permanent damage to the device. This is stress rating only, and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. NOTE 1: Voltage values are with respect to network ground.



THCT4502 DYNAMIC RAM CONTROLLER

recommended operating conditions

		MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	V
VIH	High-level input voltage	2		V _{CC} +0.5	V
VIL	Low-level input voltage	-0.5 [†]		0.8	V
Vo	Output voltage	-0.5		V _{CC} +0.5	V
t _t	Input transition (rise and fall) time	0		500	ns
TA	Operating free-air temperature	0		70	°C

[†] The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used in this data sheet for logic voltage levels only.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER			TEST CONDITIONS	T CONDITIONS V	TA	= 25	°C	MIN MAX		UNIT
r Analyic I En		TEST CONDITIONS	Vcc	MIN	TYP	MAX	1 141114	WAA .	JUNIT	
		MAO-MA8, RASO-RAS3,	I _{OH} = -20 μA	4.5 V	4.4			4.4		
Vau	High-level output voltage	CAS0-CAS1	IOH = -6 mA	4.5 V	3.86			3.76		v
∨он	riigii-ievei output voitage	RDY	$I_{OH} = -20 \mu A$	4.5 V	4.4			4.4		v
		NOT .	I _{OH} = -4 mA	4.5 V	3.86			3.76		
	•	REFREQ	$I_{OH} = -20 \mu A$	4.5 V	4			3.8		
		RDY, REFREQ	I _{OL} = 20 μA	4.5 V			0.1		0.1	
		MOT, NET NEG	I _{OL} = 4 mA	4.5 V			0.32		0.37	
VOL	Low-level output voltage	MAO-MA8, RASO-RAS3,	I _{OL} = 20 μA	4.5 V			0.1		0.1	٧
	•	CASO, CAS1	I _{OL} = 6 mA	4.5 V			0.32		0.37	
ЧН	High-level input current e	xcept REFREQ	V _I = 5.5 V	5.5 V			0.1		1	μΑ
		REFREQ					- 5		- 50	
ηL	Low-level input current	RESET	$\int V_1 = 0$	5.5 V			- 100		- 250	μΑ
		All others					-0.1		-1	
loz‡	Off-state output current (3-state outputs only)		$V_{O} = 0 \text{ to } 5.5 \text{ V}$	5.5 V			± 5		± 50	μΑ
lcc	Supply current		$V_1 = V_{CC} \text{ or } 0,$ $I_0 = 0$	5.5 V			5		15	mA
ΔICC§	Supply current change		One input at 0.5 V or 2.4 V, Other inputs at 0 V or V _{CC}	5.5 V		1.4	2.4		3	mA
Ci	Input capacitance	-	$V_1 = 0,$ $f = 1 MHz$	5.5 V		5	10		10	pF

[‡]This parameter, I_{OZ}, the high impedance-state output current, applies only for three-state outputs and transceiver I/O pins.

[§]This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or VCC.

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	DADAMETED	THCT4502-	THCT4502-125		
	PARAMETER	MIN	MAX	UNIT	
t _C (C)	CLK cycle time	100		ns	
tw(CH)	CLK high pulse duration	45		ns	
tw(CL)	CLK low pulse duration	45		ns	
tAEL-CL	Time delay, ALE low to CLK starting low (see Note 1)	25		ns	
tCL-AEL	Time delay, CLK low to ALE starting low (see Note 1)	15		ns	
tCL-AEH	Time delay, CLK low to ALE	15		ns	
tw(AEH)	Pulse width ALE high	45		ns	
tAV-AEL	Time delay, address REN1, CS valid to ALE low	10		ns	
tAEL-AX	Time delay, ALE low to address not valid	15		ns	
tAEL-ACL	Time delay, ALE low to ACX low (see Notes 3, 4, 5, and 6)	t _{h(RA)} + 30		ns	
tACH-CL	Time delay, ACX high to CLK low (see Notes 3 and 7)	30		ns	
tACL-CH	Time delay, ACX low to CLK starting high (to remove RDY)	30		ns	
tRQL-CL	Time delay, REFREQ low to CLK starting low (see Note 8)	35		ns	
tw(RQL)	Pulse width REFREQ low	30		ns	
tw(ACL)	ACX low width (see Note 9)	120		ns	
t _{reset}	Power-up reset	^{4t} cCLK		ns	

- NOTES: 1. Coincidence of the trailing edge of CLK and the trailing edge of ALE should be avoided as the refresh/access occurs on the trailing CLK edge.
 - If ALE rises before ACX and a refresh request is present, the falling edge of CLK after t_{CL-AEH} will output the refresh address to MAO-MA7 and initiate a refresh cycle.
 - 3. These specifications relate to system timing and do not directly reflect device performance.
 - 4. On the access grant cycle following refresh, the occurrence of CAS low depends on the relative occurrence of ALE low to ACX low. If ACX occurs prior to or coincident with ALE, then CAS is timed from the CLK high transition that causes RAS low. If ACX occurs 20 ns or more after ALE, then CAS is timed from the CLK low transition following the CLK high transition causing RAS low.
 - For maximum speed access (internal delays on both access and access grant cycles), ACX should occur prior to or coincident
 with ALF
 - th(RA) is the dynamic memory row address hold time. ACX should follow ALE by tAEL-CEL in systems where the required th(RA) is greater than tREL-MAX minimum.
 - 7. The minimum of 20 ns is specified to ensure arbitration will occur on falling CLK edge, t_{ACH-CL} also affects precharge time such that the minimum t_{ACH-CL} should be equal or greater than: t_{W(RH)} t_{W(CL)} + 30 ns (for a cycle where ACX high occurs prior to ALE high) where t_{W(RH)} is the DRAM RAS precharge time.
 - 8. This parameter is necessary only if refresh arbitration is to occur on this low-going CLK edge (in systems where refresh is synchronized to external events).
 - The specification t_{W(ACL)} is designed to allow a CAS pulse. This assures normal operation of the device in testing and system operation.

switching characteristics over recommended supply voltage range and operating free-air temperature range (see Figure 1)

THCT4502-125

	PARAMETER	TEST CONDITIONS			UNIT
FANAMETEK		TEST CONDITIONS	MIN	MAX	UNIT
^t AEL-REL	Time delay, ALE low to RAS starting low	C _L = 180 pF		45	ns .
tRAV-MAV	Time delay, row address valid to memory address valid	C _L = 360 pF		50	ns
tAEH-MAV	Time delay, ALE high to valid memory address	$C_{L} = 360 \text{ pF}$		90	ns
^t AEL-RYL	Time delay, ALE to RDY starting low (TWST = 1 or refresh in progress)	$C_L = 40 \text{ pF}$		40	ns
tAEL-CEL	Time delay, ALE low to CAS starting low (see Note 10)	$C_L = 360 \text{ pF}$	50	125	ns
tAEH-REH	Time delay, ALE high to RAS starting high	$C_L = 180 pF$		50	ns
tACL-MAX	Row address valid after ACX	$C_L = 360 \text{ pF}$	15		ns
tMAV-CEL	Time delay, memory address valid to CAS starting low	$C_L = 360 pF$	0		ns
tACL-CEL	Time delay, ACX low to CAS starting low (see Note 10)	C _L = 360 pF	40	100	ns
tACH-REH	Time delay, ACX to RAS starting high	$C_{L} = 180 pF$		55	ns
tACH-CEH	Time delay, ACX high to CAS starting high	$C_L = 360 pF$	5	45	ns
tACH-MAX	Column address valid after ACX high	$C_{L} = 360 \text{ pF}$	10		ns
^t CH-RYH	Time delay, CLK high to RDY starting high (after ACX low) (see Note 11)	C _L = 40 pF		60	ns
^t RFL-RFL	Time delay, REFREQ external till supported by REFREQ internal	C _L = 40 pF		35	ns
tCH-RFL	Time delay, CLK high till REFREQ internal starting low	$C_L = 40 \text{ pF}$		50	ns
[†] CL-MAV	Time delay, CLK low till refrefresh address valid	$C_{L} = 360 \text{ pF}$		100	ns
tCH-RRL	Time delay, CLK high till refresh RAS starting low	$C_{L} = 180 pF$	10	60	ns
tMAV-RRL	Time delay, refresh address valid till refresh RAS low	$C_{L} = 180 \text{ pF}$	5		ns
^t CL-RFH	Time delay, CLK low to REFREQ starting high (3 cycle refresh)	C _L = 40 pF		70	ns
^t CH-RFH	Time delay, CLK high to REFREQ starting high (4 cycle refresh)	C _L = 40 pF		70	ns
tCH-RRH	Time delay, CLK high to refresh RAS starting high	C _L = 160 pF	. 5	60	ns
tCH-MAX	Refresh address valid after CLK high	C _L = 360 pF	10		ns

11. RDY returns high on the rising edge of CLK. If TWST = 0, then on an access grant cycle RDY goes high on the same edge that causes access RAS low. If TWST = 1, then RDY goes to the high level on the first rising CLK edge after ACX goes low on access cycles and on the next rising edge after the edge that causes access RAS low on access grant cycles (assuming ACX low).



switching characteristics over recommended supply voltage range and operating free-air temperature range (see Figure 1) (continued)

PARAMETER		TEST COMPLETIONS	THCT4502-125			
	PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT	
^t CH-REL	Time delay, CLK high till access RAS starting low	C _L = 180 pF		60	ns	
[†] CL-CEL	Time delay, CLK low to access $\overline{\text{CAS}}$ starting low (see Note 12)	$C_L = 360 pF$		100	ns	
tCL-MAX	Row address valid after CLK low	C _L = 360 pF	25		ns	
^t REL-MAX	Row address valid after RAS low	C _L = 360 pF	25		ns	
tAEH-MAX	Column address valid after ALE high	C _L = 360 pF	10		ns	
t _{dis}	Output disable time (3-state outputs)	C _L = 360 pF		125	ns	
t _{en}	Output enable time (3-state outputs)	C _L = 360 pF		75	ns	
tCAV-CEL	Time delay, column address valid to CAS starting low after refresh (see Note 12)	C _L = 360 pF	0		ns	
[†] CH-CEL	Time delay, CLK high to access CAS starting low (see Note 13)	C _L = 360 pF		180	ns	
t _t (CEL)	CAS fall time	C _L = 360 pF		20	ns	
t _t (CEH)	CAS rise time	C _L = 360 pF		50	ns	
t _t (REL)	RAS fall time	C _L = 180 pF		30	ns	
t _t (REH)	RAS rise time	C _L = 180 pF		40	ns	
t _t (MAV)	Address transition time	C _L = 180 pF		40	ns	
t _t (RYL)	RDY fall time	C _L = 40 pF		20	ns	
t _t (RYH)	RDY rise time	C _L = 40 pF		50	ns	

NOTES: 12. The occurrence of CAS low is guaranteed not to occur until the column address is valid on MAX.

13. On the access grant cycle following refresh, the occurrence of $\overline{\text{CAS}}$ low depends on the relative occurrence of ALE low to ACX low. If ACX occurs prior to or coincident with ALE then CAS is timed from the CLK high transition that causes RAS low. If ACX occurs 20 ns or more after ALE then CAS is timed from the CLK low transition following the CLK high transition causing RAS low. (See Refresh Cycle Timing Diagram)

PARAMETER MEASUREMENT INFORMATION





FIGURE 1. LOAD CIRCUIT



NOTE 14: All transition times (t_t) are measured between 10% and 90% points.

FIGURE 2. ACCESS CYCLE TIMING





FIGURE 3. REFRESH REQUEST TIMING

NOTE 15: All input pulses are supplied by generators having the following characteristics: PRR ≤ 1 MHz, $Z_{out} = 50 \, \Omega$, $t_f = 6$ ns, $t_f = 6$ ns.



NOTE 16: Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the access controls.

Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the access controls.

CLK ALE ACX REFREQ tCL-MAX REFRESH ADDRESS **ROW ADDRESS** MA0-MA7 tCH-REL tCH-RRL tCH-RRH RAS ¹CL-CEL‡ ∔ 4 tMAV-RRL CAS - tCH-CEL

FIGURE 4. ENABLE AND DISABLE TIMES FOR 3-STATE OUTPUTS


NOTE 15: All input pulses are supplied by generators having the following characteristics: PRR ≤ 1 MHz, $Z_{Out} = 50 \Omega$, $t_r = 6$ ns, $t_f = 6$ ns.

FIGURE 5. REFRESH CYCLE TIMING (THREE CYCLE)



[†] On access grant cycle following refresh, $\overline{\text{CAS}}$ low and address multiplexing are timed from CLK high transition (t_{CH-CEL}) if $\overline{\text{ACX}}$ low occurs prior to or coincident with the falling edge of ALE.

[‡] On access grant cycle following refresh, CAS low and address multiplexing are timed from CLK low transition (t_{CL-CEL}) if ACX low occurs 20 ns or more after the falling edge of ALE.



†On access grant cycle following refresh, CAS low and address multiplexing are timed from CLK high transition (t_{CH-CEL}) if ACX low occurs prior to or coincident with the falling edge of ALE.

‡ On access grant cycle following refresh, CAS low and address multiplexing are timed from CLK low transition (tCL-CEL) if ACX low occurs 20 ns or more after the falling edge of ALE.

NOTE 15: All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_{out} = 50 \,\Omega$, $t_r = 6 \, ns$, $t_f = 6 \, ns$.

FIGURE 6. REFRESH CYCLE TIMING (FOUR CYCLE)




FIGURE 7. TYPICAL ACCESS/REFRESH/ACCESS CYCLE (THREE-CYCLE, TWST IS LOW)




FIGURE 8. TYPICAL ACCESS/REFRESH/ACCESS CYCLE (FOUR-CYCLE, TWST IS LOW)




FIGURE 9. TYPICAL ACCESS/REFRESH/ACCESS CYCLE (THREE-CYCLE, TWST IS HIGH)





FIGURE 10. TYPICAL ACCESS/REFRESH/ACCESS CYCLE (FOUR-CYCLE, TWST IS HIGH)




[†]Load is 360 pF for CAS and MA outputs, 180 pF for all RAS outputs.

FIGURE 11.



ORDERING INSTRUCTIONS



N, JD (Dual in-line packages) FK, FN (Chip carrier packages)

LSI Devices

D2925, NOVEMBER 1985-REVISED APRIL 1986

- Dual 2-Level or Single 4-Level Pipeline Registers
- Any One of Four Registers Selectable for Output
- High-Speed Low-Power CMOS Logic
- **Fully TTL Compatible**
- Dependable Texas Instruments Quality and Reliability


description

The THCT29520 and THCT29521 are highspeed CMOS multilevel pipeline registers. They are interchangeable with the Advanced Micro Device bipolar AM29520 and AM29521 but dissipate a fraction of the power.


The THCT29520 and THCT29521 contain four 8-bit positive-edge-triggered registers. The registers can operate as one set of 4-level pipeline registers or two sets of 2-level pipeline registers. The output can be selected from any one of the four registers.

The THCT29520 and THCT29521 differ in the way data is transferred in the dual 2-level register modes (I = 01 or 10). For the THCT29520, new data is written into the first-level register while the old data in the first-level register is shifted into the second-level register. For the THCT29521, new data is written over the old data in the first-level register. The data in the second-level register remains unchanged.


The THCT29520 and THCT29521 are characterized for operation from 0 °C to 70 °C. The THCT29520E and THCT29521E are characterized for operation from -40°C to 85°C.



THCT29520 MODES



11	10	OPERATION	A1	A2	B1	B2
L	L	SHIFT A B	D	A1 ₀	A2 ₀	B1 ₀
L	н	SHIFT B	A10	A20	D	B1 ₀
Н	L	SHIFT A	D	A1 ₀	B1 _O	B2 ₀
Н	Н	HOLD	A10	A20	B1 ₀	B2 ₀




11	10	OPERATION	A1	A2	B1	B2
L	L	SHIFT A B	D	A10	A20	B1 ₀
L	Н	LOAD B	A10	A20	D	B2 ₀
Н	L	LOAD A	D	A20	B1 ₀	B2 ₀
н	Н	HOLD	A10	A20	B1 ₀	B2 ₀

OUTPUT FUNCTION TABLE

INPUTS			OUTPUT
ŌĒ	S1	SO	Υ
L	L	L	B2
Ĺ	L	н	B1
L	н	L	A2
L	н	н	A1
Н	X	Х	Z

logic symbols†




[†]These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



THCT29520, THCT29521 MULTILEVEL PIPELINE REGISTERS

logic diagram (positive logic)



*The label "OC4/2C4" means that the clock in register A2 affects the eight data inputs of that register, collectively labeled "4D", only in modes 0 and 2 (I1, I0 = L L and H L, respectively). This logic diagram applies specifically for the THCT29520. For the THCT29521, the labels marked with the asterisks in registers A2 and B2 would both be reduced to "OC4" indicating that these clocks have effect only in mode 0 in that device. Otherwise this diagram applies to both devices.

absolute maximum rating over operating free-air temperature range (see Note 1)

Supply voltage, VCC	٧
Input diode current, I _{IK} (V _I < 0 or V _I > V _{CC}	Α
Output diode current, IOK (VO < 0 or VO > VCC ± 20 m	Α
Continuous output current, Io (Vo = 0 to Vcc)	Α
Continuous current through VCC or GND	Α
Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds	С
Storage temperature range65°C to 150°	С

NOTE 1: Stress beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated in the "recommended operating conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

THCT29520, THCT29521 MULTILEVEL PIPELINE REGISTERS

recommended operating conditions

		1 -	THCT29520E THCT29521E			THCT29520 THCT29521			
		MIN	NOM	MAX	MIN	NOM	MAX	1	
Vcc	Supply voltage	4.5	5	5.5	4.5	5	5.5	V	
VIH	High-level input voltage	2			2			V	
VIL	Low-level input voltage	0		0.8	0		0.8	V	
VI	Input voltage	0		Vcc	0		Vcc	V	
Vo	Output voltage	0		Vcc	0		Vcc	V	
t _t	Input transition (rise and fall) time	0		500	0		500	ns	
TA	Operating free-air temperature	-40		85	-0		70	°C	

electrical characteristics over recommended operating temperature range, $V_I = V_{IH}$ or V_{IL} (unless otherwise noted)

PARAMETER	TEST CONDITIONS	vcc	T _A = 25°C			29520E 29521E	THC THC	UNIT		
			MIN TYP	MAX	MIN	MAX	MIN	MAX]	
Voн	$IOH = -20 \mu A$	4.5 V	4.4 4.499		4.4		4.4		V	
VОН	I _{OH} = -8 mA	4.5 V	3.9 4.3		3.8		3.8		7	
V _{OL}	I _{OL} = 20 μA	4.5 V	0.001	0.1		0.1		0.1	V	
VOL	IOL = 8 mA	4.5 V	0.17	0.26		0.33		0.33	'	
Ч	Vi = 0 to VCC	5.5 V	± 0.1	+100		± 1000		± 1000	nA	
loz	V _I = 0 or V _{CC}	5.5 V	±0.01	±0.5		±5		± 5	μΑ	
laa	$V_{\rm J} < 0.5 \ V \ or > 2.4 \ V,$	4.5 V	,	8		80		80	μΑ	
Icc	10 = 0	4.5 V	-	0	}	80		80	μΑ	
		4.5 V								
Ci		to	3	10		10		10	pF	
		. 5.5 V								

timing requirements over recommended operating free-air temperature range

PARAMETER		vcc	T _A = 25°C			1	29520E 29521E	THCT THCT	UNIT	
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	1 1
	Pulse duration, CLK high or low	4.5 V		6		12		12		
tw		5.5 V		5		10		10		ns
	Catura tima hafana CLKA	4.5 V		10		15		15		I
tsu	Setup time before CLK↑	5.5 V		8		13		13		ns
	Hold time after CLK↑	4.5 V		0		0		0		
th		5.5 V		0		0		0		ns

THCT29520, THCT29521 MULTILEVEL PIPELINE REGISTERS

switching characteristics over recommended free-air temperature range, $C_L = 50 \, pF$ (unless otherwise noted) See Note 2

PARAMETER	FROM	то	Vcc	T _A =	25°C	;	THCT2 THCT2			29520 29521	UNIT	
				MIN T	YP N	MAX	MIN	MAX	MIN	MAX		
	CLK t	Y	4.5 V		18			27		26		
^t pd	CLK ↑	'	5.5 V		16			25		24	ns	
	S0, S1	Υ	4.5 V		17			27		26		
^t pd	30, 31	30, 31	1	5.5 V		15			25		24	ns
	ŌE ↓	Y	4.5 V		10			16		15		
t _{en}	OE ↓	1	5.5 V		7			15		14	ns	
4	OE ↑	Y	4.5 V		14			20		20		
^t dis	OE !	, ,	5.5 V		13			20		20	ns	
	Y 4.5 V 5.5 V		7			12		12				
tt		· Y	5.5 V		7			12		12	ns	

C _{pd}	Power dissipation capacitance [†]	No load, ↑ _A = 25 °C	110 pF typ

 $^{^{\}dagger}$ No load dynamic power dissipation, $P_{d}=C_{pd}\ V_{CC}^{2}\ f+I_{CC}\ V_{CC}$ NOTE 2: For load circuit and voltage waveforms, see page 1-14 of the *High-Speed CMOS Logic Data Book*, 1984.

D2911 MARCH 1982_REVISED SEPTEMBER 1985

- Fast Address to Match Valid Delay Three Speed Ranges: 35 ns, 45 ns, 55 ns
- 512 × 9 Internal RAM
- 300-Mil 24-Pin Ceramic Side-Brazed or Plastic Dual-In-Line or Small Outline Packages
- Max Power Dissipation: 660 mW
- On-Chip Parity Generation and Checking
- Parity Error Output/Force Parity Error Input
- On-Chip Address/Data Comparator
- Asynchronous, Single-Cycle Reset
- Easily Expandable
- **Fully Static**
- Reliable SMOS (Scaled NMOS) Technology
- TTL- and CMOS-Compatible Inputs and Outputs

DW. JD. OR NT PACKAGE (TOP V!EW) U24□ VCC RESET 1 А5 П 2 23 A 1 A4 🗆 22 A A A аз П 21 A8 20 A7 A2 D3 🔲 6 19 A 6 DO [7 18 D5 D1 ∏8 17 D D4

D2 **[**]9

15 D6 W □10 PE [11 14 MATCH GND ☐12 13 | S

16 D7

description

This 8-bit-slice cache address comparator consists of a high-speed 512 × 9 static RAM array, parity generator, parity checker, and 9-bit high-speed comparator. It is fabricated using N-channel silicon gate technology for high speed and simple interface with MOS and bipolar TTL circuits. The cache address comparator is easily cascadable for wider tag addresses or deeper tag memories. Significant reductions in cache memory component count, board area, and power dissipation can be achieved with this device.

When \overline{S} is low and \overline{W} is high, the cache address comparator compares the contents of the memory location addressed by A0-A8 with the data on D0-D7 plus generated parity. An equality is indicated by a high level on the MATCH output. A low-level output from PE signifies a parity error in the internal RAM data. PE is an N-channel open-drain output for easy OR-tying. During a write cycle (\overline{S} and \overline{W} low), data on D0-D7 plus generated even parity are written in the 9-bit memory location addressed by A0-A8. Also during write, a parity error may be forced by holding PE low.

A RESET input is provided for initialization. When RESET goes low, all 512 × 9 RAM locations are cleared and the MATCH output is forced high.

The cache address comparator operates from a single +5 V supply and is offered in a 24-pin 300-mil ceramic side brazed or plastic dual-in-line packages. The device is fully TTL compatible and is characterized for operation from 0°C to 70°C.

MATCH OUTPUT DESCRIPTION

$$\begin{split} \text{MATCH} = \ V_{OH} \quad & \text{if: } [\text{AO-A8}] = \text{DO-D7} + \text{parity,} \\ \text{or: } & \overline{\text{RESET}} = \text{V}_{|L}, \\ \text{or: } & \overline{\text{S}} = \text{V}_{|H}, \\ \text{or: } & \overline{\text{W}} = \text{V}_{|L} \\ \end{split}$$

$$\text{MATCH} = \ V_{OL} \quad & \text{if: } [\text{AO-A8}] \neq \text{DO-D7} + \text{parity,} \\ \text{with } & \overline{\text{RESET}} = \text{V}_{|H}, \\ \overline{\text{S}} = \ V_{|L}, \text{ and } & \overline{\text{W}} = \text{V}_{|H} \end{split}$$


FUNCTION TABLE

OUT	PUT	FUNCTION
MATCH	PE	DESCRIPTION
L	L	Parity Error
L	Н	Not Equal
Н	L	Undefined Error
Н	ŀН	Equal

Where S = V_{IL} , W = V_{IH} , RESET = V_{IH}



functional block diagram (positive logic)



This diagram has been changed to correct errors in previous versions. No functional change has been made in the chip.

PIN FUNCTIONAL DESCRIPTION

PI	N	PERCONSTITUTE							
NAME	NO.	DESCRIPTION							
RESET	1	RESET input. Asynchronously clears entire RAM array and forces MATCH high when RESET is at							
1		$V_{ L }$ and \overline{W} is at $V_{ H }$.							
A0	22								
A1	23								
A2	5								
А3	4	Address inputs Address 1 of E12 by 0 bit rendem access memory leasting. Must be stable for							
A4	3	Address inputs. Address 1 of 512-by-9-bit random-access memory locations. Must be stable for							
A5	2	e duration of the write cycle.							
A6	19								
A7	20								
A8	21								
DO	7								
D1 ·	8								
D2	9								
D3	6	Data inputs. Compared with memory location addressed by A0-A8 when \overline{W} is at V_{IH} and \overline{S} is at							
D4	17	$V_{ m IL}$. Provide input data to RAM when $\overline{ m W}$ is at $V_{ m IL}$ and $\overline{ m S}$ is at $V_{ m IL}$.							
D5	18								
D6	15								
D7	16								
W	10	Write control input. Writes D0 through D7 and generated parity into RAM and forces MATCH high							
		when \overline{W} is at V_{IL} and \overline{S} is at V_{IL} . Places selected device in compare mode if \overline{W} is at V_{IH} .							
PE	11	Parity error input/output. During write cycles, PE can force a parity error into the 9-bit location specified							
		by A0 through A8 when PE is at V _{IL} . For compare cycles, PE at V _{OL} indicates a parity error in the							
		stored data. PE is an open-drain output so an external pull-up resistor is required.							
GND	12	Ground							
s	13	Chip select input. Enables device when \overline{S} is at $V_{ L}$. Deselects device and forces MATCH high when							
		S is at V _{IH} .							
MATCH	14	When MATCH output is at V _{OH} during a compare cycle, D0 through D7 plus parity equal the contents							
		of the 9-bit memory location addressed by A0 through A8.							
Vcc	24	5-V supply voltage							

absolute maximum ratings over operating free-air temperature range (unless otherwise specified)

Supply voltage range, VCC (see Note 1)	- 1.5 to 7 V
Input voltage range, any input	–1.5 to 7 V
Continuous power dissipation	1 W
Operating free-air temperature range	°C to 70°C
Storage temperature range650	C to 150°C

NOTE 1: All voltage values are with respect to GND.

recommended operating conditions

PARAMETER	MIN	NOM	MAX	UNIT
Supply voltage, V _{CC}	4.5	5	5.5	V
High-level input voltage, V _{IH}	2		6	V
Low-level input voltage, V _{IL} (See Note 2)	- 1		0.8	V
Operating free-air temperature, TA	0		70	°C

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used in this data sheet for logic voltage levels only.



electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	TIV	IS2150-3	TN	UNIT	
			MIN	TYP MAX	MIN	TYP MAX	
VOH(M)	MATCH high-level output voltage	$I_{OH} = -2 \text{ mA}, V_{CC} = 4.5 \text{ V}$	2.4		2.4		V
VOH(IVI)	WATER High-level output voltage	$I_{OH} = -20 \mu A, V_{CC} = 4.5 V$	3.5		3.5		7 °
V _{OL(M)}	MATCH low-level output voltage	$I_{OL} = 4 \text{ mA}, V_{CC} = 4.5 \text{ V}$		0.4		0.4	V
V _{OL(PE)}	PE low-level output voltage	$I_{OL} = 12 \text{ mA}, V_{CC} = 4.5 \text{ V}$		0.4		0.4	V
lį	Input current	$V_I = 0 \text{ V to } 5.5 \text{ V}$		10		10	μΑ
IOL(PE)	PE output sink current	$V_{OL} = 0.4 \text{ V}, V_{CC} = 4.5 \text{ V}$	12		12		mA
los	Short-circuit MATCH output current	$V_O = GND$, $V_{CC} = 5.5 V$		- 150		- 150	mA
^I CC1	Supply current (operative)	RESET = VIH		145		135	mA
lcc2	Suply current (reset)	RESET = VIL		155		145	mA
Ci	Input capacitance	$V_{\parallel} = 0$ V_{\perp} $f = 1$ MHz		5		5	pF
Co	Output capacitance	$V_0 = 0 V$, $f = 1 MHz$		6		6	pF

switching characteristics over recommended ranges of supply voltage and operating free-air temperature

	PARAMETER		2150-3	TMS2	150-4	TMS2150-5		UNIT
	FANAIVIETEN	MIN	MAX	MIN	MAX	MIN	MAX	ONIT
t _{a(A)}	Access time from address to MATCH		35		45		55	ns
ta(A-P)	Access time from address to PE		45		55		65	ns
t _{a(S)}	Access time from \$\overline{S}\$ to MATCH		20		25		35	ns
tp(D)	Propagation time, data inputs to MATCH		20		35		45	ns
tp(R-MH)	Propagation time, RESET low to MATCH high		30		30		40	ns
^t p(S-MH)	Propagation time, S high to MATCH high		20		25		35	ns
tp(W-MH)	Propagation time, W low to MATCH high		20		25		35	ns
tp(W-PH)	Propagation time, W low to PE high		20		25		35	ns
t _V (A)	MATCH valid time after change of address	5		5		5		ns
t _V (A-P)	PE valid time after change of address	15		15		15		ns

timing requirements over recommended ranges of supply voltage and operating free-air temperature


	PARAMETER		2150-3	TMS2	2150-4	TMS2150-5		UNIT
	FANAMETEN	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
t _{c(W)}	Write cycle time, without writing PE	30		40		50		ns
t _{cPE(W)}	Write cycle time, writing PE (see Note 3)	35		40		50		ns
t _{c(rd)}	Read cycle time	35		45		55		ns
t _{w(RL)}	Pulse duration, RESET low	35		35		45		ns
tw(WL)	Pulse duration, W low, without writing PE	20		25		30		ns
twPE(WL)	Pulse duration, W low, writing PE (see Note 3)	35		40		45		ns
t _{su(A)}	Address setup time before $\overline{\overline{W}}$ low	0		0		0		ns
t _{su(D)}	Data setup time before \overline{W} high	20		25		30		ns
t _{su(P)}	PE setup time before W high (see Note 3)	20		25		30		ns
t _{su(S)}	Chip select setup time before $\overline{\mathbf{W}}$ high	20		25		30		ns
t _{su(RH)}	RESET inactive setup time before first tag cycle	0		0		0		ns
th(A)	Address hold time after \overline{W} high	0		0		5		ns
th(D)	Data hold time after W high	5	7	5		10		ns
t _{h(P)}	PE hold time after W high	0		0		5		ns
th(S)	Chip select hold time after \overline{W} high	0		0		0		ns
^t AVWH	Address valid to write enable high	30		40		50		ns

NOTE 3: Parameters $t_{WPE(WL)}$ and $t_{SU(P)}$ apply only during the write cycle time when writing a parity error, $t_{CPE(W)}$.

ac test conditions

Input pulse levels GND to	3 V
Input rise and fall times 5	์ ns
Input timing reference levels	5 V
Output timing reference level	5 V
Output loading See Figures 1 an	ıd 2

PARAMETER MEASUREMENT INFORMATION







FIGURE 1. PE OUTPUT LOAD CIRCUIT

FIGURE 2. MATCH OUTPUT LOAD CIRCUIT


compare cycle timing (see Note 4)




NOTE 4: Input pulse levels are 0 V and 3 V, with rise and fall times of 5 ns. The timing reference levels on the input pulses are 0.8 V and 2.0 V. The timing reference level for output pulses is 1.5 V. See Figures 1 and 2 for output loading.

PARAMETER MEASUREMENT INFORMATION

write cycle timing (see Note 4)



reset cycle timing (see Note 4)



NOTES: 3. Parameters $t_{WPE(WL)}$ and $t_{Su(P)}$ apply only during the write cycle time when writing a parity error, $t_{CPE(W)}$.

4. Input pulse levels are 0 V and 3 V, with rise and fall times of 5 ns. The timing reference levels on the input pulses are 0.8 V and 2.0 V. The timing reference level for output pulses is 1.5 V. See Figures 1 and 2 for output loading.


TMS4500A DYNAMIC-RAM CONTROLLER

D2674, JANUARY 1982-REVISED AUGUST 1985


- Controls Operation of 8K, 16K, 32K, and 64K Dynamic RAMs
- Creates Static RAM Appearance
- One Package Contains Address Multiplexer, Refresh Control, and Timing Control
- Directly Addresses and Drives Up to 256K Bytes of Memory Without External Drivers
- Operates from Microprocessor Clock
 - No Crystals, Delay Lines, or RC Networks
 - Eliminates Arbitration Delays
- Refresh May Be Internally or Externally Initiated
- Versatile
 - Strap-Selected Refresh Rate
 - Synchronous, Predictable Refresh
 - Selection of Distributed, Transparent, and Cycle-Steal Refresh Modes
 - Interfaces Easily to Popular Microprocessors
- Strap-Selected Wait-State Generation for Microprocessor/Memory Speed Matching
- Ability to Synchronize or Interleave Controller with the Microprocessor System (including Multiple Controllers)
- 3-State Outputs Allow Multiport Memory Configuration
- Performance Ranges of 150 ns, 200 ns, or 250 ns

description

The TMS4500A is a monolithic DRAM system controller designed to provide address multiplexing, timing, control and refresh/access arbitration functions to simplify the interface of dynamic RAMs to microprocessor systems.



TMS4500A . . . FN PACKAGE (TOP VIEW)




The controller contains a 16-bit multiplexer that generates the address lines for the memory device from the 16 system address bits and provides the strobe signals required by the memory to decode the address. An 8-bit refresh counter generates the 256-row addresses required for refresh.

A refresh timer is provided that generates the necessary timing to refresh the dynamic memories and assure data retention.

The TMS4500A also contains refresh/access arbitration circuitry to resolve conflicts between memory access requests and memory refresh cycles. The TMS4500A is offered in a 40-pin, 600-mil dual-in-line plastic package and 44-pin, 650-mil square plastic chip carrier package. It is characterized for operation from 0°C to 70°C.

BLOCK DIAGRAM



pin descriptions

RAO-RA7	Input	Row Address $-$ These address inputs are used to generate the row address for the multiplexer.
CAO-CA7	Input	Column Address — These address inputs are used to generate the column address for the multiplexer.
MAO-MA7	Output	$\label{eq:Memory Address} \begin{tabular}{ll} \textbf{Memory Address} - \textbf{These three-state outputs are designed to drive the addresses of the dynamic RAM array.} \end{tabular}$
ALE	Input	Address Latch Enable — This input is used to latch the 16 address inputs, $\overline{\text{CS}}$ and REN1. This also initiates an access cycle if chip select is valid. The rising edge (low level to high level) of ALE returns $\overline{\text{RAS}}$ to the high level.
CS	Input	Chip Select — A low on this input enables an access cycle. The trailing



TMS4500A DYNAMIC-RAM CONTROLLER

pin description	ns (continued)	
REN1	Input	RAS Enable 1 — This input is used to select one of two banks of RAN via the $\overline{RAS}0$ and $\overline{RAS}1$ outputs when chip select is present. When it is low, $\overline{RAS}0$ is selected; when it is high, $\overline{RAS}1$ is selected.
ACR, ACW	Input	Access Control, Read; Access Control, Write — A low on either of these inputs causes the column address to appear on $\underline{MA0}-\underline{MA7}$ and the column address strobe. The rising edge of \overline{ACR} or \overline{ACW} terminates the cycle by ending \overline{RAS} and \overline{CAS} strobes. When \overline{ACR} and \overline{ACW} are both low, $\underline{MA0}-\underline{MA7}$, $\overline{RAS0}$, $\overline{RAS1}$, and \overline{CAS} go into a high-impedance (floating) state.
CLK	Input	System Clock — This input provides the master timing to generate refresh cycle timings and refresh rate. Refresh rate is determined by the TWST FS1, FS0 inputs.
REFREQ	Input/Output	Refresh Request — (This input should be driven by an open-collector output.) On input, a low-going edge initiates a refresh cycle and will cause the internal refresh timer to be reset on the next falling edge of the CLK As an output, a low-going edge signals an internal refresh request and that the refresh timer will be reset on the next low-going edge of CLK REFREQ will remain low until the refresh cycle in progress and the current refresh address is present on MAO—MA7. (Note: REFREQ contains an internal pull-up resistor with a nominal resistance of 10 kilohms.)
RASO, RAS1	Output	Row Address Strobe — These three-state outputs are used to latch the row address into the bank of DRAMs selected by REN1. On refresh both signals are driven.
CAS	Output	Column Address Strobe $-$ This three-state output is used to latch the column address into the DRAM array.
RDY	Output	Ready — This totem-pole output synchronizes memories that are too slow to guarantee microprocessor access time requirements. This output is also used to inhibit access cycles during refresh when in cycle-stea mode.
TWST	Input	Timing/Wait Strap $-$ A high on this input indicates a wait state should be added to each memory cycle. In addition it is used in conjunction with FSO and FS1 to determine refresh rate and timing.
FSO, FS1	Input	Frequency Select 0; Frequency Select 1 $-$ These are strap inputs to select Mode and Frequency of operation as shown in Table 1.

TMS4500A DYNAMIC-RAM CONTROLLER

TABLE 1. STRAP CONFIGURATION

STRAP INPUT MODES			WAIT STATES FOR MEMORY	REFRESH	MINIMUM CLK FREQ.	REFRESH	CLOCK FOR EACH FOR EACH
TWST	FS1	FS0	ACCESS	RATE	(MHz)	FREQ. (kHz)	REFRESH
L	L	L [†]	0	EXTERNAL	_	REFREQ	4
L	L	н	0	CLK ÷ 31	1,984	64-95 [‡]	3
L	н	L	0	CLK + 46	2,944	64-85 [‡]	3
L	Н	Н	O _.	CLK + 61	3,904	64-82 [§]	4
Н	L	L	1	CLK + 46	2,944	64-85 [‡]	3
Н	L	Н	1	CLK + 61	3,904	64-80 [‡]	4
н	н.	L	1	CLK + 76	4,864	64-77 [‡]	4
н	Н	Н	1	CLK + 91	5,824 、	64-88¶	4

[†] This strap configuration resets the Refresh Timer circuitry.

functional description

TMS4500A consists of six basic blocks; address and select latches, refresh rate generator, refresh counter, the multiplexer, the arbiter, and timing and control block.

address and select latches

The address and select latches allow the DRAM controller to be used in systems that multiplex address and data on the same lines without external latches. The row address latches are transparent, meaning that while ALE is high, the output at MAO-MA7 follows the inputs RAO-RA7.

refresh rate generator

The refresh rate generator is a counter that indicates to the arbiter that it is time for a refresh cycle. The counter divides the clock frequency according to the configuration straps as shown in Table 1. The counter is reset when a refresh cycle is requested or when TWST, FS1 and FS0 are low. The configuration straps allow the matching of memories to the system access time.

Upon Power-Up it is necessary to provide a reset signal by driving all three straps to the controller low to initialize internal counters. A system's low-active, power-on reset (RESET) can be used to accomplish this by connecting it to those straps that are desired high during operation. During this reset period, at least four clock cycles should occur.

refresh counter

The refresh counter contains the address of the row to be refreshed. The counter is decremented after each refresh cycle. [A low-to-high transition on TWST sets the refresh counter to FF16 (25510).]

multiplexer

The multiplexer provides the DRAM array with row, column, and refresh addresses at the proper times. Its inputs are the address latches and the refresh counter. The outputs provide up to 16 multiplexed addresses on eight lines.



[‡] The highest frequency in the refresh frequency column is the frequency that is produced if the minimum CLK frequency of the next select state is used.

[§] The highest frequency in the refresh column is the refresh frequency if the CLK frequency is 5 MHz.

The highest frequency in the refresh column is the refresh frequency if the CLK frequency is 8 MHz.

arbiter

The arbiter provides two operational cycles: access and refresh. The arbiter resolves conflicts between cycle requests and cycles in execution, and schedules the inhibited cycle when used in cycle-steal mode.

timing and control block

The timing and control block executes the operational cycle at the request of the arbiter. It provides the DRAM array with \overline{RAS} and \overline{CAS} signals. It provides the CPU with a RDY signal. It controls the multiplexer during all cycles. It resets the refresh rate generator and decrements the refresh counter during refresh cycles.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, VCC (see Note 1)	– 1.5 V to 7 V
Input voltage range (any input)	– 1.5 V to 7 V
Continuous power dissipation	1.2 W
Operating free-air temperature range	. 0°C to 70°C
Storage temperature range	65°C to 150°C

[†] Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: Voltage values are with respect to the ground terminal.

recommended operating conditions

PARAMETER	MIN	NOM	MAX	UNIT
Supply voltage, V _{CC}	4.5	5	5.5	٧
High-level input voltage, VIH	2.4		6	V
Low-level input voltage, V _{IL}	-1‡		0.8	V
High-level output current, IOH			– 1	mA
Low-level output current, IOL			4	mA
Short-circuit output current, IOS §			50	mA
Operating free-air temperature, TA	0		70	°C

[‡]The algebraic convention, where the less positive (more negative) limit is designated as minimum, is used in this data sheet for logic voltage levels only.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER		TEST CO	ONDITIONS	MIN	TYP¶	MAX	UNIT
		MAO-MA7, RDY	\/	1 1 m A	2.4			
Voн	High-level output voltage	RASO, RAS1, CAS	VCC = 4.5 V,	I _{OH} = -1 mA	2.7] v [
		REFREQ	$V_{CC} = 4.5 V,$	$I_{OH} = -100 \mu A$	2.4]
VOL	Low-level output voltage		$V_{CC} = 4.5 \text{ V},$	IOL = 4 mA			0.4	V
ΊΗ	High-level input current ex	cept REFREQ	V _I = 5.5 V				10	μΑ
Γ.	Low-level input current	REFREQ					-1.25	mA
l IIL		All others	V _I = 0	V = 0			- 10	μΑ
loz	Off-state output current		$V_{CC} = 5.5 V,$	$V_0 = 0 \text{ to } 4.5 \text{ V}$			± 50	μΑ
Icc	Operating supply current		T _A = 0°C		1	100	140	mA
Ci	Input capacitance		V _I = 0,	f = 1 MHz		5		рF
Со	Output capacitance		$V_{O} = 0,$	f = 1 MHz		6		pF

[¶] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 \text{ °C}$.



[§] Not more than one output should be shorted at a time.

TMS4500A DYNAMIC-RAM CONTROLLER

timing requirements over recommended supply voltage range and operating free-air temperature (unless otherwise noted)

	PARAMETER		TMS4500A-15		0A-20	TMS4500A-25		UNIT
	PARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	I UNIT
t _c (C)	CLK cycle time	100	, , , , , , , , , , , , , , , , , , , ,	120		140		
tw(CH)	CLK high pulse duration	40		40		40		1
tw(CL)	CLK low pulse duration	40.		45		45		1
t _t	Transition time, all inputs		50		50		50]
	Time delay, ALE low to CLK	10		10		15		1 1
tAEL-CL	starting low (see Note 1)	10		10		15		
	Time delay, CLK low to ALE	10		10		15		1
^t CL-AEL	starting low (see Note 1)	10		10		15		
	Time delay, CLK low to ALE	15		20		20]
tCL-AEH	starting high (see Note 2)	15		20		20		
tw(AEH)	Pulse duration, ALE high	50		60		60]
	Time delay, address REN1, CS	5		10		15		1 1
tAV-AEL	valid to ALE low	1 "		10		15		ns
****	Time delay, ALE low to address	10		10		10]
tAEL-AX	not valid	10		10		10]
****	Time delay, ALE low to \overline{ACX} low	th(RA) + 3	n					
^t AEL-ACL	(see Notes 3, 4, 5, and 6)	¹h(RA) + 3	υ _,	t _{h(RA)} + 40		t _{h(RA)} + 50		
+ + 0 - 1 - 0 -	Time delay, ACX high to CLK low	20		20		20]
tACH-CL	(see Notes 3 and 7)	20	*	20		20]
****	Time delay, \overline{ACX} low to CLK	30		30		30		
tACL-CH	starting high (to remove RDY)	30		30		30		
^t RQL-CL	Time delay, REFREQ low to CLK	20		20		20		
	starting low (see Note 8)	20		20		20		
tw(RQL)	Pulse duration, REFREQ low	20		20		20		
tw(ACL)	ACX low duration (see Note 9)	110		140		175		

- NOTES: 1. Coincidence of the trailing edge of CLK and the trailing edge of ALE should be avoided as the refresh/access occurs on the trailing CLK edge. A trailing edge of CLK should occur during the interval from ACX high to ALE low.
 - 2. If ALE rises before ACX and a refresh request is present, the falling edge of CLK after t_{CL-AEH} will output the refresh address to MAO-MA7 and initiate a refresh cycle.
 - 3. These specifications relate to system timing and do not directly reflect device performance.
 - 4. On the access grant cycle following refresh, the occurrence of CAS low depends on the relative occurrence of ALE low to ACX low. If ACX occurs prior to or coincident with ALE then CAS is timed from the CLK high transition that causes RAS low. If ACX occurs 20 ns or more after ALE then CAS is timed from the CLK low transition following the CLK high transition causing RAS low.
 - 5. For maximum speed access (internal delays on both access and access grant cycles), ACX should occur prior to or coincident with ALE.
 - 6. th(RA) is the dynamic memory row address hold time. ACX should follow ALE by tAEL-CEL in systems where the required th(RA) is greater than tRFI-MAX minimum.
 - 7. The minimum of 20 ns is specified to ensure arbitration will occur on falling CLK edge, tach-CL also affects precharge time such that the minimum t_{ACH-CL} should be equal or greater than: $t_{W(RH)} - t_{W(CL)} + 30$ ns (for a cycle where \overline{ACX} high occurs prior to ALE high) where tw(RH) is the DRAM RAS precharge time.
 - 8. This parameter is necessary only if refresh arbitration is to occur on this low-going CLK edge (in systems where refresh is synchronized to external events).
 - 9. The specification tw(ACI) is designed to allow a CAS pulse. This assures normal operation of the device in testing and system operation.

switching characteristics over recommended supply voltage range and operating free-air temperature range (see Figure 1)

	PARAMETER	TEST	TMS45	00A-15	TMS45	00A-20			UNIT
	FARAIVETER	CONDITIONS	MIN	MAX	MIN	MAX	MIN	MAX	ONIT
[†] AEL-REL	Time delay, ALE low to			35		40		50	
ACL-NEL	RAS starting low								{
trav-mav	Time delay, row address valid to	$C_1 = 160 \text{ pF}$		45		50	1	60	
TAV-IVIAV	memory address valid	CL = 160 pF							
tAEH-MAV	Time delay, ALE high to			65		75	1	90	
AEH-IVIAV	valid memory address								
tAEL-RYL	Time delay, ALE to RDY starting	C _L = 40 pF		40		40		40	
AEL-NTL	low (TWST = 1 or refresh in progress)	OL 10 p.	<u> </u>						
tAEL-CEL	Time delay, ALE low to CAS		60	150	70	200	80	250	
AEL-CEL	starting low (see Note 10)		80	150	/0	200	80	250	
	Time delay, ALE high to RAS			30		30		40	1
tAEH-REH	starting high			30		30		40	ļ
tACL-MAX	Row address valid after ACX low		15		20		25		}
******	Time delay, memory address		0		0		0		
tMAV-CEL	valid to CAS starting low	$C_1 \approx 160 \text{ pF}$	0				"		
	Time delay, ACX low to CAS	C _L ≈ 160 pF							
^t ACL-CEL	starting low (see Note 10)		40	100	45	130	50	165	ĺ
	Time delay, ACX to RAS								}
tACH-REH	starting high		Ì	30		40		50	
	Time delay, ACX high to CAS		_						1
tACH-CEH	starting high		5	30	10	40	15	50	Ì
	Column address valid after								ns
^t ACH-MAX	ACX high		10		15		15		ŀ
	Time delay, CLK high to RDY starting			40		45			١.
tCH-RYH	high (after ACX low) (see Note 11)			40	Ĺ	45		60	
	Time delay, REFREQ external till			20		0.5	1	٥٢	Ì
^t RFL-RFL	supported by REFREQ internal	$C_L = 40 pF$		30		35		35	
	Time delay, CLK high till REFREQ	*		30		35		45	1
^t CH-RFL	internal starting low			30	ĺ	33		45	
	Time delay, CLK low till refresh			75		100		125	
^t CL-MAV	address valid			75		100		125	
+	Time delay, CLK high till								
^t CH-RRL	refresh RAS starting low		10	50	15	60	20	80	l
	Time delay, refresh address		_				_		}
^t MAV-RRL	valid till refresh RAS low		5		5		5		ļ
	Time delay, CLK low to REFREQ	C _L = 160 pF						75	
tCL-RFH	starting high (3 cycle refresh)		ľ	50		55	İ	/5	Ì
	Time delay, CLK high to REFREQ			FC				7.5	
tCH-RFH	starting high (4 cycle refresh)]	50]	55	1	75	ļ
	Time delay, CLK high to refresh				T				1
tCH-RRH	RAS starting high		5	35	10	45	10	60	1
t _{CH-MAX}	Refresh address valid after CLK high		15		20		25		1
CITIVIAN									

NOTES: 10. The falling edge of \overline{CAS} occurs when both ALE low to \overline{CAS} low time delay (t_{AEL-CEL}) and \overline{ACX} low to \overline{CAS} low time delay (t_{ACL-CEL}) have elapsed, i.e., if \overline{ACX} goes low prior to (t_{AEL-CEL}) after the falling edge of \overline{CAS} is measured from the falling edge of ALE (t_{AEL-CEL}). Otherwise, the access time increases and the falling edge of \overline{CAS} is measured from the falling edge of \overline{ACX} (t_{ACL-CEL}).

11. RDY returns high on the rising edge of CLK. If TWST = 0, then on an access grant cycle RDY goes high on the same edge that causes access RAS low. If TWST = 1, then RDY goes to the high level on the first rising CLK edge after ACX goes low on access cycles and on the next rising edge after the edge that causes access RAS low on access grant cycles (assuming ACX low).

TMS4500A DYNAMIC-RAM CONTROLLER

switching characteristics over recommended supply voltage range and operating free-air temperature range (see Figure 1) (continued)

DADAMETED		PARAMETER		TMS4500A-15		TMS4500A-20		0 TMS4500A-25	
	PARAMETER	CONDITIONS	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
^t CH-REL	Time delay, CLK high till access RAS starting low			60		70		95	
^t CL-CEL	Time delay, CLK low to access CAS starting low (see Note 12)	C _L = 160 pF		125		140		185	
tCL-MAX	Row address valid after CLK low		25		30		40		
tREL-MAX	Row address valid after RAS low		25		30		35		
tAEH-MAX	Column address valid after ALE high		10		15		20		
^t dis	Output disable time (3-state outputs)]		100		125		165	
t _{en}	Output enable time (3-state outputs)			75		80		105	
[†] CAV-CEL	Time delay, column address valid to CAS starting low after refresh	C _L = 160 pF	0		0		0		
[†] CH-CEL	Time delay, CLK high to access CAS starting low (see Note 12)			180		200		235	ns
tACL-CL	ACX low to CLK starting low	$C_L = 40 pF$	25		35		45		
tACL-RYH	ACX low to RDY starting high	C _L = 40 pF		40		50		60	
tCL-ACL	CLK low to ACX starting low	C _L = 40 pF	0		0		0		
tt(CEL)	CAS fall time	$C_1 = 320 \text{ pF}$		15		20		25	
t _t (CEH)	CAS rise time	- C[= 320 pr		30		35		45	
t _t (REL)	RAS fall time			15		20		25	
tt(REH)	RAS rise time	C _L = 160 pF		15		20		25	
t _t (MAV)	Address transition time	1		20		20		25	
t _t (RYL)	RDY fall time	$C_1 = 40 \text{ pF}$		10		15		20	
tt(RYH)	RDY rise time] . CL = 40 pr		20		25		35	

NOTE 12: On the access grant cycle following refresh, the occurrence of CAS low depends on the relative occurrence of ALE low to ACX low. If ACX occurs prior to or coincident with ALE then CAS is timed from the CLK high transition that causes RAS low. If ACX occurs 20 ns or more after ALE then CAS is timed from the CLK low transition following the CLK high transition causing RAS low. (See Refresh Cycle Timing Diagram)

PARAMETER MEASUREMENT INFORMATION






FIGURE 1 - LOAD CIRCUIT

- tw(CH) -CLK *CL-AEH IAEL-CL ROW REN1 COL CS tACL-CH ACX tt(REL) tACH-REH TAEL REL AEH-REH RAS TRAV-MAV + tAEH-MAX AEH-MAV COLUMN ADDRESS ROW ADDRESS tt(MAV) tt(CEL) CAS TREL MAX - tACL-CEL TAEL-RYL tch-RYH RDY +-t_t(RYL) tt(RYH) TAEL-CEL

refresh request timing


access cycle timing





RDY starting high is timed from \overline{ACX} low (t_{ACL-RYH}) for the condition \overline{ACX} going low while CLK high.


ready timing (ACX during CLK low) (see notes 13 thru 16)




RDY starting high is timed from CLK high (t_{CH-RYH}) for the condition ACX going low while CLK low.

- NOTES: 13. For RDY high transition (during normal access) to be timed from the rising edge of CLK, ACX must occur t_{CL-ACL} after the falling edge of CLK.
 - 14. For ACX prior to the falling edge of CLK by tACL-CL, the RDY high transition will be tACL-RYH.
 - 15. tACL-CL is a limiting parameter for control of RDY to be dependent upon ACX low.
 - During the interval for t_{ACL-CL} < MINIMUM to t_{CL-ACL} > MINIMUM, the control of RDY may vary between the rising clock edge or falling edge of ACX.

output 3-state timing






[†] On access grant cycle following refresh, CAS low and address multiplexing are timed from CLK high transition (t_{CH-CEL}) if ACX low occurs prior to or coincident with the falling edge of ALE.




[‡] On access grant cycle following refresh, CAS low and address multiplexing are timed from CLK low transition (t_{CL-CEL}) if ACX low occurs 20 ns or more after the falling edge of ALE.


typical access/refresh/access cycle (three-cycle, TWST is low)




typical access/refresh/access cycle (four-cycle, TWST is low)



typical access/refresh/access cycle (three-cycle, TWST is high)



typical access/refresh/access cycle (four-cycle, TWST is high)



General Information

Numerical Index Glossary Explanation of Function Tables Parameter Measurement Information Functional Index

LSI Devices

Ġ

Application Reports

3

Advanced Schottky Family
Error Detection and Correction
Memory Mapping
Bit-Slice Processor 8-Bit Family
Excerpt — SN74AS888, SN74AS890
Bit-Slice Processor User's Guide

Mechanical Data

4

Advanced Schottky Family



IMPORTANT NOTICE

Texas Instruments reserves the right to make changes at any time in order to improve design and to supply the best product possible.

Texas Instruments assumes no responsibility for infringement of patents or rights of others based on Texas Instruments applications assistance or product specifications, since TI does not possess full access to data concerning the use or applications of customer's products. TI also assumes no responsibility for customer product designs.

Copyright © 1984, Texas Instruments Incorporated

Advanced Schottky Family (ALS/AS) Application

Contents

Title	Page
INTRODUCTION TO ADVANCED SCHOTTKY FAMILY	3-9
Speed-Power Slots Filled By Advanced Schottky TTL	3-9
Additional Advantages Offered by 'ALS and 'AS Devices	3-9
Concepts of Defining 'ALS and 'AS	3-10
Compatibility With Other TTL	3-10
Fanout	3-10
Using the Schottky Barrier-Diode	3-10
Analysis of Schottky-Clamped Transistor	3-10
Analysis of 'ALS and 'AS NAND Gates	3-13
Circuit Parameters	3-16
Transfer Characteristics	3-16
Input Characteristics	3-17
Low-Level Input Current	3-17
Input Clamping Diode Test	3-18
High-Level Input Current	3-18
Input Breakdown Test	3-18
Output Characteristics	3-18
High-Level Output Characteristics	3-18
Low-Level Output Characteristics	3-19
Switching Speed	3-19
DC Noise Margins	3-20
Specified Logic Levels and Thresholds	3-22
Noise Rejection	3-22
GUIDELINES FOR SERIES 'ALS/'AS TTL SYSTEM DESIGN	3-24
Power Supply Regulation	3-25
Supply Voltage Ripple	3-27
Noise Considerations	3-28
Noise Types and Control Methods	3-28
Shielding	3-29
Grounding and Decoupling	3-29
Cross Talk	3-34
Back-Panel Interconnections	3-34
Printed Circuit Card Conductors	3-36
Transmission-Line Driving Reflections	3-37
APPENDIXES	
A Normalized Load Factors	3-45
B Letter Symbols, Terms, and Definitions.	3-46
Detect of moois, terms, and Definitions	2 70

List of Illustrations

Figure	Title	Page
1	Speed-Power Relationships of Digital Integrated Circuits	3-10
2	Series 54/74 TTL Family Compatible Levels Showing DC Noise Margins	3-11
3	Fanout Capability	3-11
4	Baker Clamp	3-11
5	Schottky Clamped-Transistor	3-11
6	Schottky Barrier-Diode	3-12
7	Schottky Barrier-Diode Energy Diagrams	3-12
8	Metal-N Diode Current-Voltage Characteristics	3-12
9	Difference Between P-N and Schottky Barrier-Diodes	3-13
10	Standard Process ('LS/'S)	3-13
11	Advanced Process ('ALS/'AS)	3-13
12	'ALSOOA NAND Gate Schematic	3-14
13	'AS00 NAND Gate Schematic	3-15
14	Input Voltage vs Output Voltage 'ALS/'AS	3-16
15	Input Current vs Input Voltage for TTL Families	3-17
16	Low-Level Input Current vs High-Level Input Voltage	3-18
17	DC Equivalent Input Circuit for Series 'ALS Gates	3-18
18	Equivalent Output Circuit for 'ALS/'AS Gates	3-19
19	High-Level Output Voltage vs High-Level Output Current	3-19
20	Low-Level Output Circuit for 'ALS/'AS Gates	3-20
21	Low-Level Output Voltage vs Low-Level Output Current	3-20
22	High- to Low-Level Propagation Delay vs Load Capacitance	3-21
23	Low- to High-Level Propagation Delay vs Load Capacitance	3-21
24	Power Dissipation per Gate vs Frequency	3-22
25	Stray Coupling Capacitance	3-23
26	Evaluations of Gate Response to Fast Input Pulses	3-23
27	Theoretical Required Pulse Width vs Pulse Amplitude for 'ALS and 'AS Inputs	3-24
28	Parameter Measurement Information	3-25
29	Effect of Source Impedance on Input Noise	3-28
30	Spurious Output Produced by Supply Voltage Ripple	3-28
31	Effect of Ground Noise on Noise Margin	3-28
32	Typical Logic Circuit with Noisy Input	3-28
33	Diagram Representing a Gate Driving a Transmission Line	3-29
34	Noise Generation Caused by Poor Transmission-Line Return	3-29
35	Ideal Transmission-Line Current Handling	3-30
36	Circuit with Effective Capacitive Loading	3-30
37	Supply Current Transient Comparisons	3-31
38	Transmission-Line Power Buses	3-33
39	Capacitive Storage Supply Voltage System	3-33
40	Commonly Used Power Distribution and Decoupling System	3-33
41	Equivalent Circuit for Sending Line	3-34
42	Equivalent Circuit for Cross Talk	3-34
43	Capacitive Cross Talk Between Two Signal Lines	3-35
44	Coupling Impedances Involved in Cross Talk	3-35
45	Equivalent Cross-Talk Network	3-35
46	Microstrip Line	3-36
47	Strip Line	3-36
48	Line Spacing Versus Cross-Talk Constant	3-37
49	TTL Bergeron Diagram	3-37
50	'ALS/'AS Driving Twisted Pair	3-37

List of Illustrations (Continued) Title

Figure	Title	Page
51	'AS - ve Transition Bergeron Diagram	3-38
52	'AS -ve Voltage/Time Plot	3-38
53	'AS +ve Transition Bergeron Diagram	3-39
54	'AS +ve Voltage/Time Plot	3-39
55	'ALS - ve Transition Bergeron Diagram	3-40
56	'ALS -ve Voltage/Time Plot	3-40
57	'ALS +ve Transition Bergeron Diagram	3-41
58	'ALS +ve Voltage/Time Plot	3-41
59	Oscilloscope Photograph of 'AS00 - ve Transition Using 50-Ohm Line	3-42
60	Oscilloscope Photograph of 'AS00 + ve Transition Using 50-Ohm Line	3-42
61	Oscilloscope Photograph of 'AS00 - ve Transition Using 25-Ohm Line	3-42
62	Oscilloscope Photograph of 'AS00 + ve Transition Using 25-Ohm Line	3-42
63	Oscilloscope Photograph of 'ALSOOA – ve Transition Using 50-Ohm Line	3-42
64	Oscilloscope Photograph of 'ALSOOA + ve Transition Using 50-Ohm Line	3-42
65 66	Oscilloscope Photograph of 'ALS00A - ve Transition Using 25-Ohm Line	3-43 3-43
	List of Tables	
Table	Title	Page
1	Typical Performance Characteristics by TTL Series	3-10
2	Worst-Case Output Parameters	3-22
3	Guidelines for Systems Design for Advanced Schottky TTL	3-26
4	Guidelines for Printed Circuit Board Layout Advanced Schottky TTL	3-26
5	Guidelines for General Usage of Advanced Schottky TTL	3-27
6	Guidelines for Gates and Flip-Flops Using Advanced Schottky TTL	3-27
7	Typical Impedance of Microstrip Lines	3-36
8	Typical Impedance of Strip Lines	3-36
A-1	Normalized Input Currents	3-45
A 2	Formut Comphility	2 16

INTRODUCTION

The purpose of this Application Report is to assist the designers of high-performance digital logic systems in the use of the new series of Advanced Schottky-clamped* TTL integrated circuits.

Detailed electrical characteristics of these devices are provided and, if available, tables have been included that compare specific parameters of the devices with those of other logic families. In addition, interfamily information is provided to allow system designers to mix logic families in the same circuit. This allows the designer to use the relative merits of each logic family in high preformance state-of-theart designs.

The major subject areas covered in this Application Report are as follows:

- Advanced Schottky process
- Fanouts
- Transfer characteristics
- Input and output parameters
- Speed and power information
- Noise margins
- Power supply considerations
- Noise sources and their abatement
- Back panel and printed circuit wiring guidelines
- Line driving and receiving

INTRODUCTION TO ADVANCED SCHOTTKY-CLAMPED TTL

Series 54/74 transistor-transistor logic (TTL) has, since its introduction in 1965, become the most popular digital integrated circuit logic family ever offered. Its popularity has allowed the development of high-volume production techniques which have made it the most economical approach to the implementation of major portions of medium-to-high performance digital logic systems. These systems range from simple decision making to highly complex real-time computer installations that handle worldwide data processing.

The proliferation of and economical impact of these digital logic systems has created a demand for constant improvement in efficiency. In response to demand, Texas Instruments examined the advantages gained by Schottky clamping. An increase in speed and performance was discovered in the use of Schottky barrier-diode clamping. The process was patented in the United States and the Schottky series 54S/74S catalog parts were made available in the early 1970s. A series 54LS/74LS was introduced later. The series 54LS/74LS was slower that the 54S/74S series but had a much lower power consumption.

Recent innovations in integrated circuit design have made it possible to develop two new families: the Advanced Schottky (54AS/74AS) series and the Advanced Low-Power Schottky (54ALS/74ALS) series. The 'ALS and 'AS series provide considerable higher speeds than the 'LS and 'S series, respectively. The 'ALS series offers a substantial reduction in power consumption over the 'LS series, and the 'AS series offers a substantial reduction in power consumption over the 'S series. The 'ALS/'AS series is pin-to-pin compatible with the 'LS/'S series.

SPEED-POWER SLOTS FILLED BY 'ALS AND 'AS TTL

Digital integrated circuits have historically been characterized for both speed and power. The series 54S/74S devices contain 19 mW NAND gates and 125-MHz flip-flops and the series 54LS/74LS devices contain 2-mW NAND gates and 45-MHz flip-flops. Either of these logic families could be used to design a 2-MHz system, therefore categorization strictly on the basis of power and speed is inconclusive with respect to system efficiency. To provide a means of measuring the overall circuit efficiency and performance, a speed-power product efficiency index for integrated circuits was developed. The rating of an integrated circuit is obtained by multiplying the gate propagation delay by the gate power dissipation.

Table 1 provides propagation delay times, power dissipation, and speed-power product for the Texas Instruments TTL series. In addition, it provides flip-flop frequency for each family as an indicator of system performance. The speed-power product rating system (measured in picojoules) is divided into circuits where speed is the prime factor and circuits where low-power is the prime factor. The 'ALS series speed-power product is approximately 4 times less than that of the 'LS series and the 'AS series speed-power product is approximately 4 times less than the 'S series. Figure 1 is a graphic analysis of the speed-power points for the various TTL families.

ADDITIONAL ADVANTAGES OFFERED BY 'ALS AND 'AS DEVICES

The 'ALS and 'AS devices offer the following additional advantages:

- TTL compatible with 54/74, 54S/74S, 54L/74L, 54LS/74LS, and 54H/74H series gates for selectively upgrading existing systems
- 2. Suppresses the effects of line ringing and significantly reduces undershoot
- Higher thresholds (noise immunity) and better stability across operating free-air temperature range
- 4. Input current requirement reduced by up to 50%

^{*}Integrated Schottky-Barrier-diode-clamped transistor is patented by Texas Instruments Incorporated, U.S. Patent Number 3,463,975.

						-					
	MINIMIZING POWER				MINIMIZING DELAY TIME						
		PROP	PWR	SPD/PWR	MAXIMUM		PROP	PWR	SPD/PWR	MAXIMUM	
CIRCUIT TECHNOLOGY	FAMILY	MILY DELAY		PRODUCT	FLIP-FLOP FREQ	FAMILY	DELAY	DISS	PRODUCT	FLIP-FLOP FREQ	
		(ns)	(mW)	(Lq)	(MHz)	ŀ	(ns)	(mW)	(Lq)	(MHz)	
Cald Daniel	TTL	10	10	100	35	TTL	10	10	100	35	
Gold Doped	L TTL	33	1	33	3	H TTL	6	22	132	50	
	LS TTL	9	2	18	45	S TTL	3	19	57	125	
Schottky Clamped	'ALS	1	1 2	18	70	'AS	1.7	ρ	13.6	200	

Table 1. Typical Performance Characteristics by TTL Series




Figure 1. Speed-Power Relationships of Digital Integrated Circuits

- 5. Fanout is doubled
- Terminated lines or controlled impedance circuit boards are normally not required.
- The 'AS series offers shorter propagation delays and higher clock frequencies with relatively low power consumption.
- 8. The maximum flip-flop frequency has been increased to 200 MHz.

CONCEPTS OF DEFINING SERIES 'AS AND 'ALS

Both the 'ALS and 'AS series are electrically and pinout compatible with existing TTL series. The 'ALS series is suitable for replacing all TTL families except in the very highest frequency applications. Replacement with 'ALS will result in lower power consumption, smaller power supply current spikes, and, in some cases, better noise immunity than the other families. In those cases where a very high operating frequency is required, the 'AS series can be used. The 'AS devices require less than one-half of the supply current of the 'S series and has approximately twice the clocking frequency. The 'ALS devices are ideal for improving effeciency at the lower speeds. The 'AS devices

are ideal for replacement of high-speed logic families including ECL 10K series.

Compatibility With Other TTL Families

To ensure complete electrical compatibility in systems using or intending to use a mixture of existing TTL families and the new 'ALS/'AS families, specific guidelines have been implemented. These guidelines ensure the continuation of desirable characteristics and incorporate newer techniques to improve performance and/or simplify the use of TTL families. Figure 2 illustrates the comparison of essential parameters of each family and shows that complete compatibility is maintained throughout the 54/74 families.

Fanout

The compatible ratings for fanout simplify the implementation of logic and provide a freedom of choice in the use of any of the seven performance ranges to design a digital logic system. Any of the Texas Instruments TTL series gates can be used to drive any other gate without the use of an interface or level-shifting circuit. The use of totempole-(push-pull) type output stages provides a low output impedance and the capability for both sourcing and sinking current. The output is easily adapted for driving MOS and CMOS circuits as well as the interface circuits between the output and the devices it controls. Figure 3 illustrates fanout capability.

USING THE SCHOTTKY BARRIER DIODE

The Advanced Schottky Family has been developed from two earlier concepts: the Baker Clamp and the Schottky Barrier-Diode (SBD). The use of the Baker Clamp and SBD concepts resulted in the Schottky Clamped Transistor. The Schottky clamped transistor produced the increased switching speed associated with the S series integrated circuits. The additional advances that have led to the development of 'ALS and 'AS gates and the actual gates are discussed later.

Analysis of the Schottky Clamped Transistor

The use of the Baker Clamp, shown in Figure 4, is a method of avoiding saturation of a discrete transistor. The diode forward voltage is 0.3 V to 0.4 V as compared to 0.7 V for the base-emitter junction diode. When the transistor is turned on, base current drives the transistor toward




Figure 2. Series 54/74 TTL Family Compatible Levels Showing DC Noise Margins




Figure 3. Fanout Capability




Figure 4. Baker Clamp

saturation. The collector voltage drops, the germanium diode begins to conduct forward current, and excess base drive is diverted from the base-collector junction of the transistor. This causes the transistor to be held out of deep saturation, the excess base charge to not be stored, and the turn-off time to be dramatically reduced.

A germanium diode cannot be incorporated into a monolithic silicon integrated circuit. Therefore, the germanium diode must be replaced with a silicon diode which




Figure 5. The Schottky-Clamped Transistor

has a lower forward voltage drop than the base-collector junction of the transistor. A normal p-n diode will not meet this requirement. The SBD illustrated in Figure 5 can be used to meet the requirement.

The SBD illustrated in Figure 6 is a rectifying metalsemiconductor contact formed between a metal and a highly doped N semiconductor.




Figure 6. Schottky Barrier-Diode

The qualitative physics of an SBD is illustrated in Figure 7. The valence and conduction bands in a metal overlap make available a large number of free-energy states. The free-energy states can be filled by any electrons which are injected into the conduction band. A finite number of electrons exist in the conduction band of a semiconductor. The number of electrons depends mainly upon the thermal energy and the level of impurity atoms in the material. When a metal-semiconductor junction is formed, free electrons flow across the junction from the semiconductor, via the conduction band, and fill the free-energy states in the metal. This flow of electrons builds a depletion potential across the barrier. This depletion potential opposes the electron flow and, eventually, is sufficient to sustain a balance where there is no net electron flow across the barrier.

Under forward bias (metal positive), there are many electrons with enough thermal energy to cross the barrier potential into the metal. This forward bias is called "hot injection." Because the barrier width is decreased as forward bias V_F increases, forward current will increase rapidly with an increase in V_F.

When the SBD is reverse biased, electrons in the semiconductor require greater energy to cross the barrier. However, electrons in the metal see a barrier potential from the side essentially independent of the bias voltage and a small net reverse current will flow. Since this current flow is relatively independent of the applied reverse bias, the reverse current flow will not increase significantly until avalanche breakdown occurs.

A simple metal-n semiconductor collector contact is an ohmic contact while the SBD contact is a rectifying contact. The difference is controlled by the level of doping in the semiconductor material. As the doping is increased, the contact becomes more ohmic. Figure 8 illustrates the current-voltage characteristics according the doping applied.

Current in the SBD is carried by majority carriers. Current in the p-n junction is carried by minority carriers. The resultant minority carrier storage causes the switching




Figure 8. Metal-N Diode Current-Voltage Characteristics




Figure 7. Schottky Barrier-Diode Energy Diagrams

time of a p-n junction to be limited when switched from forward bias to reverse bias. A p-n junction is inherently slower than an SBD even when doped with gold.

Another major difference between the SBD and p-n junction is the forward voltage drop. For diodes of the same surface area, the SBD will have a larger forward current at the same forward bias regardless of the type of metal used. The SBD forward voltage drop is lower at a given current than a p-n junction. Figure 9 illustrates the current carriers and forward current-voltage characteristics differences between the SBD and p-n junction. The SBD meets the requirements of a silicon diode which will clamp a silicon n-p-n transistor out of saturation.




Figure 9. Differences Between P-N and Schottky Barrier-Diodes

The Advanced Schottky process differs from the Schottky process in that it uses ion implantation of impurities instead of diffusion. Ion implantation gives greater control on the depth of doping and resolution. Because of a thinner epitaxial layer and smaller all around geometries, smaller parasitic capacitances are encountered. The performance of the SBD is also enhanced by the use of oxide isolation of the transistors. This reduces the collector-substrate capacitance. Figure 10 illustrates the 'LS/'S process which consists of conventional masks, junction isolation, and a




Figure 10. Standard Process ('LS/'S)




Figure 11. Advanced Process ('ALS/'AS)

standard metal system and Figure 11 illustrates the 'ALS/'AS process which consists of composed masks, ion implantation, oxide isolation, and a standard metal system.

Analysis of 'ALS and 'AS NAND Gates

The 'ALS and 'AS NAND gates in Figures 12 and 13 combine the desirable features of improved TTL circuits with the technological advantages of full Schottky clamping, ion implantation, and oxide isolation to achieve very fast switching times at a reduced speed-power product. The improvements and advantages are as follows:

- 1. Full Schottky clamping of all saturating transistors virtually eliminates storing excessive base charge and significantly enhances turn-off time of the transistors.
- 2. Elimination of transistor storage time provides stable switching times across the temperature
- 3. An active turn-off is added to square up the transfer characteristic and provide an improved high-level noise immunity.




Figure 12. 'ALSOOA NAND Gate Schematic

- 4. Input and output clamping is implemented with Schottky diodes to reduce negative-going excursions on the inputs and outputs. Because of its lower forward voltage drop and fast recovery time, the Schottky input diode provides improved clamping action over a conventional p-n junction diode.
- 5. The ion implantation process allows small geometries giving less parasitic capacitances so that switching times are decreased.
- 6. The reduction of the epi-substrate capacitance using oxide isolation also decreases switching times.

A key feature of the 'ALS and 'AS families is the improvement in typical input-threshold voltage. Figure 12 is a schematic diagram of the 'ALSOOA NAND gate. Figure 13 is a schematic diagram of the 'AS00 NAND gate. The input threshold voltage of the devices is determined by the equation:

$$\begin{array}{l} VT \ = \ V_{BE} \ \text{of} \ Q2 \ + \ V_{BE} \ \text{of} \ Q3 \\ + \ V_{BE} \ \text{of} \ Q5 \ - \ V_{BE} \ \text{of} \ Q1A \\ \text{(or} \ V_{BE} \ \text{of} \ Q1B) \end{array} \tag{1}$$

From Eq. (1) it can be determined that the input threshold voltage is two times V_{BE} or approximately 1.4 V. Low-level input current IIL is reduced in the 'ALS00A/'AS00 gates because of the improved input circuits. Buffering by transistors Q1A (or Q1B) and Q2 causes a significant reduction in low-level input current. Lowlevel input current is determined by the equation:

$$I_{IL} = V_{CC} - V_{BE} \text{ of Q1A}$$

$$-V_I/[R(h_{FE} \text{ of Q1A} + 1)]$$
 (2)

By using Eq. (2) low-level input current is reduced by at least the factor of hFE of Q1A + 1 and is typically $-10 \mu A$ for the 'ALS00A and $-50 \mu A$ for the 'AS00. Highlevel output voltage VOH is determined primarily by VCC,




Figure 13. 'AS00 NAND Gate Schematic

resistors R4 and R7, and transistors Q6 and Q7. With no load, the high-level output voltage is approximately equal to V_{CC} - V_{BE} of Q6 because the voltage across resistor R4 is 0 V. For medium-level currents, the high-level output voltage is equal to V_{CC} - V_{BE} of Q6 - V_{BE} of Q7 because of the Darlington gain of transistors Q6 and Q7. The current through resistor R3 is typically less than 1 μ A and, therefore, the voltage drop is negligible. As conduction through transistors Q6 and Q7 is increased, the voltage drop across limiting resistor R7 will increase until the Schottky clamping diode of transistor Q6 starts to become forward biased. At this point, the current through resistor R3 (and the voltage drop) is no longer negligible and the high-level output voltage is determined by:

$$V_{OH} = V_{CC} - I_{OH \text{ through } R7} \times R7$$

 $- V_{CE} \text{ of } Q6 - V_{BE} \text{ of } Q7$ (3)

Low-level output voltage VOL is determined by the turning on of transistor Q5. When the input is high and transistor Q2 is turned on, high-current transistor Q5 is turned on by a current path through transistor Q3 and resistor R3. Sufficient base drive is supplied to keep transistor Q5 fully turned on at an apparent output resistance of 14 Ω for 'ALS and 6Ω for 'AS.

The fanout is up to 40 for a '54ALS device that is driving a '54ALS device and up to 80 for a '74ALS device, that is driving a '74ALS device and provides a guaranteed low-level output current of 4 mA and 8 mA, respectively.

The increase in speed-power product of '54ALS/'74ALS devices, a factor four times better than '54LS/'74LS devices, is due to the design consideration of the quiescent and switching operations of the circuit. In the quiescent state, transistor O2 allows the use of a reduced low-level input current. This reduces the fanout and reduces the overall quiescent current requirements.

The design of diodes D2 and D3 (or transistor Q8) and transistor Q4 enhances the speed-power product of the device. Transistor Q4 reduces the turn-off time and consequently the current transients caused by conduction

The 'AS00 gate has additional circuits not on the 'ALS00A gate. The circuits are added to enhance the throughput of the 'AS Family.

Transistor Q10 has been added as a discharge path for the base-collector capacitance of transistor Q5. Without transistor Q10, rising voltages at the collector of transistor Q5 would force current, via the base-collector capacitance, into the base of transistor Q5 causing it to turn on. However, diode D10 causes transistor Q10 to turn on (during rising voltage) and keeps transistor Q5 turned off. Diodes D6 and D9 serve as a discharge path for capacitor-diode D10.

CIRCUIT PARAMETERS

Worst-case testing of 'ALS/'AS devices provides a margin of safety. [All dc limits shown on the data sheet are guaranteed over the entire temperature range (-55 °C to 125 °C) for series 54ALS/54AS and 0 °C to 70 °C for series 74ALS/74AS)]. In addition, the dc limits are guaranteed over the entire supply voltage range (4.5 V to 5.5 V).

Transfer Characteristics

Since the most common application for a logic gate is to drive a similar logic gate, the input and output logic levels must be compatible. The input and output logic levels for 'ALS/'AS devices are as follows:

- V_{IL} The voltage value required for a low-level input voltage that guarantees operation
- V_{IH} The voltage value required for a high-level input voltage that guarantees operation
- V_{OL} The guaranteed maximum low-level output voltage of a gate
- V_{OH} The guaranteed minimum high-level output voltage of a gate.

With the exception of high-level output voltage (which is a direct function of supply voltage), these values remain virtually unchanged over the temperature range and under normal operating conditions of the device.

Analysis of the input and output response characteristics of 'ALS/'AS TTL gates is necessary to understand the operation of these devices in most system applications. The dc response characteristics can best be depicted by an input voltage V_I versus output voltage V_O transfer plot.

Figure 14 plots the 'ALS/'AS characteristics as compared with members of other TTL logic families.

As shown in Figure 14, the 'ALS and 'AS devices exhibit a much better output savings when compared with standard TTL devices. The better high-level output voltage is primarily because of the active turn off of the low-level output transistor. The diode voltage drop in the normal output is replaced by a low-current VBE voltage drop. This provides




Figure 14. Input Voltage vs Output Voltage of 'ALS/'AS

Application Reports

a better high-level noise immunity in 'ALS and and 'AS over standard TTL devices.

Input Characteristics

To use 'ALS/'AS devices fully, a knowledge of the input and output characteristics is required. This is particularly true when a device interfaces with a device not in the same TTL series. In addition, knowledge of voltage and current relationships for all elements is important for proper design.

Figure 15 illustrates a typical plot for input current I_I versus input voltage, V_I, characteristics for 'ALS/'AS gate inputs during normal operation. A typical series 54/74 characteristic plot is also shown for reference. Any device used to drive a TTL gate must source and sink current. Conventionally, current flowing toward a device input terminal is designated as positive and current flowing out

of a device input terminal is designated as negative. Lowlevel input current is negative current because it flows out of the input terminal. High-level input current is a positive current because it flows into the input terminal.

For transmission line conditions, a more accurate plot of the reverse bias section of these curves is required. These curves, Figure 16, are characteristic of the input clamping diode.

Low-Level Input Current

Figure 17 illustrates the dc equivalent of a standard 'ALS/'AS input circuit and shows the input current paths during a low-level input state. The low-level input current is primarily determined by resistor R1. However, low-level input current is also a function of the supply voltage, the ambient temperature, and the low-level input voltage. To




Figure 15. Input Current vs Input Voltage for TTL Families




Figure 16. Low-Level Input Current vs High-Level Input Voltage for TTL Families

assure desired device operation under all possible conditions, the worst-case test is performed on all devices. Supply voltage is taken to the highest allowable value to cause the low-level input current to be at a maximum. With the exception of the input under test, all unused inputs are taken to a high level. This enhances any contribution of these inputs to the low-level input current of the emitter under test.

Input Clamping Diode Test

The quality of the input clamping SBD (D2 in Figure 17) is tested by ensuring that the forward voltage drop is not




Figure 17. DC Equivalent Input Circuit for Series 'ALS Gate

greater than -1.2 V for 'AS and -1.5 V for 'ALS with a forward current of 18 mA. These values are guaranteed at minimum supply voltage and are valid across the operating temperature range. The characteristic of the input diode is illustrated in Figure 16.

High-Level Input Current

Another input parameter that must be measured and controlled is high-level input current. To ensure desired device operation under all possible conditions, the worst-case test is performed with all unused inputs grounded and supply voltage at its maximum value. This provides the highest value of low-level input current. Those devices with a high-level input current of sufficient magnitude to cause a degradation of high-level output voltage at an output must be screened out.

Input Breakdown Test

An additional high-level input current test is performed to check for base-emitter breakdown under the application of the full range of input voltages. This test is performed under the worst-case supply voltage conditions and is important because the base-emitter junction is small and can easily be overdissipated during the breakdown conditions.

Output Characteristics

The most versatile TTL output configuration is the pushpull (totem-pole) type. The totem-pole output has a low output impedance drive capability at both high and low logic levels. Both 'ALS and 'AS families use this configuration and have fanouts of 40 in both the high- and low-level states.

High-Level Output Characteristics

The ability of the totem-pole output to supply high-level output current is parametrically tested by applying a high-level input current value during measurement of high-level output voltage. However, the quality of the output stage is best indicated by parametrically measuring its current sourcing IoS capability when connected to ground. Figure 18 shows the equivalent output circuit under high-level output conditions.

Figure 19 illustrates typical high-level characteristics. When measuring worst-case high-level output voltage, minimum supply voltage is used. A worst-case low-level

input voltage is applied to an input and all unused inputs are tied to supply voltage.




Figure 18. Equivalent Output Circuit for 'ALS/'AS Gates

Low-Level Output Characteristics

Figure 20 shows that section of the output drive circuit which produces a low-level output voltage V_{OL} . This characteristic is also tested at minimum supply voltage. Figure 21 illustrates the typical curve.

Switching Speed

Two switching-speed parameters are guaranteed on Series 'ALS and 'AS gates: propagation delay time for a high-level to a low-level at the output tpHL, and a low-level to high-level transition time tpLH. Both parameters are specified with respect to the input pulse using standard test conditions as follows:

$$V_{CC} = 4.5 \text{ V}$$
 to 5.5 V
 $C_L = 50 \text{ pF}$
 $R_L = 500$
 $T_A = \text{MIN}$ to MAX

Under these conditions, times in the order of 4 ns for 'ALS and 1.7 ns for 'AS are typical. Figures 22 and 23 illustrate how the propagation delay time for 'ALS and 'AS devices vary with load capacitance.

Most current in the output stage is drawn when both output transistors are on (i.e., during output transitions, the average power dissipation of a gate with a totem-pole output increases with operating frequency). This is caused by more high-current transitions per second at the output as the frequency increases. Figure 24 illustrates the effect for both 'ALS and 'AS devices.




Figure 19. High-Level Output Voltage vs High-Level Output Current

DC Noise Margins

Noise margin is a voltage specification which guarantees the static dc immunity of a circuit to adverse operating conditions. Noise margin is defined as the difference between the worst-case input logic level (V_{IH} minimum or V_{IL})

maximum) and the guaranteed worst-case output (V_{OH} minimum or V_{OL} maximum) specified to drive the inputs. Table 2 lists the worst-case output limits for the 'AS and 'ALS families.




Figure 20. Low-Level Output Circuit for 'ALS/'AS Gates




Figure 21. Low-Level Output Voltage vs Low-Level Output Current




Figure 22. High- to Low-Level Propagation Delay vs Load Capacitance




Figure 23. Low- to High-Level Propagation Delay vs Load Capacitance




Figure 24. Power Dissipation per Gate vs Frequency

Specified Logic Levels and Thresholds

The high-level noise margin is obtained by subtracting VOH minimum from VIH minimum. The low-level noise margin is obtained by subtracting VII, maximum from VOI. maximum. The worst-case high-level noise margin is guaranteed to be at least 500 mV for both 'AS and 'ALS devices and at least 300 mV for low-level noise immunity across the operating free-air temperature ranges.

The usefulness of noise margins at the system design level is the ability of a device to be impervious to noise spikes at the input. The input voltage falls into one of three categories: low-logic state (between ground and 0.8 V), threshold region (between 0.8 V and 2 V), or high-logic state (between 2 V and V_{CC}). If an input voltage remains exclusively in the low-logic or high-logic state, it can undergo any excursions within that state. A level change from 5.5 V to 2 V or from ground to 0.8 V should not affect the output state of the device. To guarantee an expected output level change, the appropriate input has to undergo a change from one input state to the other input state (i.e., a transition through the threshold region). If a device will not remain in the correct state when voltage excursions on the input are occurring, it is violating its truth table.

Noise Rejection

The ability of a logic element to operate in a noise environment involves more than the dc or ac noise margins previously discussed. To present a problem, an externally generated noise pulse must be received into the system and cause a malfunction. Stable logic systems with no storage

Table 2. Worst Case Output Parameters

PARAMETER (V)	'AS (0°C to 70°C)	'ALS (0°C to 70°C)	'AS (-55°C to 125°C)	'ALS (-55°C to 125°C)
	10 0 10 70 07		(-35 € 16 125 €)	(-33 0 10 123 0)
V _{IH} (MIN)	2	2	2	2
V _{IL} (MAX)	0.8	0.8	0.8	0.8
$V_{OH}(MIN) @ CC = 4.5 V*$	2.5	2.5	2.5	2.5
V _{OL} (MAX)	0.5	0.5	0.5	0.4
High Level Noise	0.5	0.5	0.5	0.5
Margin (VOH-VIH)	0.5	0.5	0.5	0.5
Low Level Noise	0.3	0.3	0.3	0.4
Margin (V _{IL} -V _{OL})	0.3	0.3	0.3	0.4

^{*}Actual specification for VOH(min) is VCC - 2 V.

elements are practically impervious to ac noise. However, large dc voltages could cause noise problems. Systems with triggerable storage elements or those operating fast enough for the noise to appear as a signal are much more susceptible to noise.

The noise voltage must be radiated or coupled into the circuit. The amount of noise required to develop a given voltage is a function of the circuit impedance. Because of the low output impedance of TTL circuits, noise immunity is improved. Noise is transferred from the source (with some arbitrary impedance) through a coupling impedance to the impedance of the circuit under consideration.

Figure 25 shows a circuit where the coupling impedance is stray capacitance and the load impedance is provided by the gates. The relatively tight coupling of this circuit and the loading effect on the driving source is significant enough




Figure 25. Stray Coupling Capacitance

to be considered. However, since the source effect is difficult to assess and is in a direction to improve rather than degrade the noise rejection, its effects are ignored. This results in a worst-case type of response indication. In the case of radiated noise, the source resistance is a definite factor in noise coupling and essentially replaces the reactive coupling impedance.

By ignoring the driving source impedance to make conditions more nearly standard, it is possible to determine a set of curves relating the developed noise pulse to the noise source amplitude, the noise rise or fall time, the coupling impedance, and the load impedance. Curves have been developed for several different input waveforms. Since the 'ALS waveform is essentially a ramp with a dv/vt of 1 V/ns (approximately 2.5 V/ns for 'AS), the most applicable curve is that for a ramp input.

Figure 26(a) shows the equivalent circuit from which the ramp response plot in Figure 26(b) was developed. The input pulse shown in Figure 26(c) is a ramp input.

$$e_i(t) = \frac{E_i}{T} t$$

where

 E_i = Maximum input voltage and T = Total rise time of input voltage

The output pulse is represented analytically by

$$\begin{split} e_0(t) &= \frac{E_i}{T} \quad RC \left(1 - e^{-i/T} \right) \\ e_0(i) &= E_i \ \tau \left(1 - e^{-i/\tau} \right) \end{split}$$

where


$$\tau = \frac{RC}{T}$$

$$\theta(i) = \tau \left(1 - e^{-i/\tau}\right)$$

$$\theta(i) = \frac{eO(i)}{E_i}$$

with holding for unit time. This is followed by an exponentially decaying voltage with a time constant τ . Values of τ and i on the figure are normalized by the value of the total rise time of the stimulated noise pulse e_i . Using Figure 26(b), the pulse width and amplitude of the coupled noise pulse can be estimated.

As an example, using the circuit shown in Figure 25, apply a noise pulse of 3 V in amplitude and rising at 1 V/ns






Figure 26. Evaluations of Gate Response to Fast Input Pulses

with gate 2 at a high-logic state. Assume a nominal output impedance of 58 Ω (30 Ω for 'AS) and coupling capacitance of 10 pF. Use the following formula:

Total rise time
$$T = \frac{3 \text{ V}}{1 \text{ V/ns**}} = 3 \text{ ns}^{\dagger}$$

$$\tau = \frac{\text{RC}}{T} = \frac{(10 \times 10^{-12})(58)}{3}$$

$$= \frac{0.58 \times 10^{-9}}{3} = 0.19 \text{ ns}$$

**2.5 V/ns for 'AS †1.2 ns for 'AS

To convert the normalized values of τ and i in Figure 26(b) to actual values, multiply by 3 ns. The output voltage scale will be multiplied by 3 V. Using the $\tau = 0.19$ curve gives a peak e_0 of 0.57 V (0.19 \times 3) and a pulse width of 3 ns at the 50% points. To determine whether this pulse will cause interference, enter these values (0.57 V and 3 ns) on the graph shown in Figure 27. Since the gates have approximately 1.8 V of noise immunity at this point, they should not be affected.

If an open-collector gate is used with a passive 1 k Ω pullup resistor, the situation would change. Use the following formula:

Total rise time =
$$\frac{3 \text{ V}}{1 \text{ V/ns**}} = 3 \text{ ns}^{\dagger}$$

 $\tau = \frac{(10 \times 10^{-12})(1 \times 10^3)}{3}$
= $\frac{10 \times 10^{-9}}{3} = \frac{10}{3} \text{ ns}$

**2.5 V/ns for 'AS †1.2 ns for 'AS

Now the amplitude (from the curves) approaches 2.58 V (0.86×3) and the pulse width at the 50% points is approximately $8.52 \text{ ns} (2.84 \times 3)$. The next gate will propagate this pulse.

This example is an oversimplification. The coupling impedances are complex (but resolvable into RLC series coupling elements) and the gate output impedance changes with load. Our purpose is to show why and how the low impedance of the active TTL output rejects noise and to make a comparison with a passive pull-up.

The ability to operate in a noisy environment is an interaction of the built-in operating margins, the time required for the device to react, and the ease with which a noise voltage is developed. In all cases, except the ability to react to short noise pulses, the TTL design has emhasized noise rejection.

Nothing has been discussed concerning noise in devices other than gate circuits. Many MSI devices are complex gate networks and, because of their small size, are more superior in a noisy environment operation than their discrete gate equivalents. Noise tolerance of latching devices is implied in the setup times, hold times, clock pulse width, data pulse widths, and similar parameters. Output impedances and input noise margins are quite similar to those of the gates and may be treated in a similar manner. If a latching device does become noise triggered, the effective error is stored and does not disappear with the noise.

Parameter measurement information is shown in Figure 28.





Figure 27. Theoretical Required Pulse Width vs Pulse Amplitude for 'AS and 'ALS Inputs

GUIDELINES FOR SERIES 'ALS/'AS TTL SYSTEM DESIGN

System layout and design requirements for Advanced Schottky TTL circuits are essentially the same as those guidelines which have previously been established and are applicable for all high-performance digital systems. Tables 3 through 6 provide a brief summary of the solutions to most design decisions needed to implement systems using Advanced Schottky TTL. Supplementary data which may be useful for developing specific answers to unique problems is provided later.



NOTES: 1. C_L includes probe and jig capacitance.

- 2. All input pulses have the following characteristics PRR \leq 1 MHz, $t_r = t_f = 2$ ns, duty cycle = 50%. 3. When measuring propagation delay times of 3-state outputs, switch S1 is open.
- 4. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

Figure 28. Parameter Measurement Information

POWER SUPPLY REGULATION

Power supply regulation cannot be treated as if it is an independent characteristic of the device involved. Power supply regulation, along with temperature range, affects noise margins, fanout, switching-speed, and several other parameters. The characteristics most affected are noise margin and fanout. When these two parameters are within the specified limits, the power-supply regulation will normally be within specified limits. However, on a device where auxiliary parameters are more critically specified, a more restrictive power-supply regulation is normally required. When power-supply regulation is slightly outside the specified limits for TTL devices, the device may still operate satisfactorily. However, if high ambient-noise levels and extreme temperatures are encountered, failures may occur.

Application of a supply voltage above 7 V (absolute maximum rating) will result in damage to the circuit.

Since power dissipation in the package is directly related to supply voltage, the maximum recommended supply voltage for TTL devices is specified at 5.5 V. This provides an adequate margin to ensure that functional capability and long-term reliability are not jeopardized.

High-level output voltage is almost directly proportional to supply voltage (i.e., a drop in supply voltage causes a drop in high-level output voltage and an increase in supply voltage results in an increase in high-level output voltage). Because of this relationship, high-level output voltage for 'ALS/'AS devices is specified as supply voltage -2 V (V_{CC} -2 V).

Since high-level output voltage is directly related to supply voltage, the output current of the device is also directly related. The output current value is established by choosing output conditions to produce a current that is approximately one-half of the true short-circuit current.

It is advantageous to regulate or clamp the maximum supply voltage at 5.5 V including noise ripple and spikes. When this conditions exists, unused AND and NAND gates can be connected directly to the supply voltage.

Table 3. Guidelines for Systems Design for Advanced Schottky TTL

ITEM	GUIDELINE
Single wire connections	Wire lengths up to approximately 12 inches may be used. A form of ground plane is desirable. Use point-to-point routing rather than parallel. If the wire is longer than 12 inches, use either a dense ground plane with the wire routed as close to it as possible, or use a twisted-pair cable.
Coaxial and twisted-pair cables	Design around approximately $80~\Omega$ to $100~\Omega$ of characteristic impedance. Cross talk increases at higher impedances. Use a coaxial cable of $93~\Omega$ impedance (e.g., Microdot $293-3913$). For twisted-pair cable, use number 26 or number 28 wire with the insulation twisted at the rate of 30 turns per foot.
Transmission-line-ground	Ensure that transmission-line ground returns are carried through at both transmitting and receiving ends. V _{CC} decoupling ground, device ground, and transmission-line ground should have a common tie point.
Cross talk	Use point-to-point back-panel wiring to minimize noise pickup between lines. Avoid long unshielded parallel runs. However, if they must be used, they should carry signals that propagate in the same direction.
Reflections	Reflections occur when data interconnects become long enough that 2-line propagation delays are pulse transition times. For series TTL, reflections are normally of no importance for lines shorter than 12 inches.
Resistive pull-up	If fanout of driving output permits, use approximately $300~\Omega$ of resistive pull-up at the receiving end of long cables. This provides added noise margin and more rapid rise times.

Table 4. Guidelines for Printed Circuit Board Layout for Advanced Schottky TTL

ı	ITEM	GUIDELINE						
	Signal connections	Whenever possible, distribute loads along direct connections. Signal leads should be kept as short as possible.						
		However, lead lengths of up to 15 inches will perform satisfactorily. This is especially for large boards that						
		use a ground plane, ground, and/or V _{CC} plane. In addition, it will perform satisfactorily for small boards using						
		ground mesh or grid. In high-frequency applications, avoid radial fanouts and stubs. If they must be used to						
		drive some loads, reduce lead length proportionally and avoid sharp bends. Normal on-board fanouts						
		interconnections do not require terminations. Response of lines driving large numbers or highly capacitive loads						
		can be improved with terminations of 300 Ω to V _{CC} and 600 Ω to ground in parallel with the last load if fanout						
		of the driving output permits.						
	Conductor widths	Signal-line widths down to 0.015 inch are adequate for most signal leads.						
	Signal-line spacing	Signal-lead spacing on any layer down to 0.015 inch can be used especially if care is taken to avoid adjacent						
		use of maximum length and minimum spacing. Increase spacing wherever layout permits. Pay particular attention						
		to clock and/or other sensitive signals.						
	Insulator material	Thickness of insulation material used for a multilayer board is not critical. If ground and VCC planes or meshes						
		are used, their capacitive proximity can be used to reduce the number of decoupling capacitors needed and						
		this also supplements the supply bypass capacitor.						

Table 5. Guidelines for General Usage of Advanced Schottky TTL

ITEM	GUIDELINE
Power supply	For RF bypass supply primary, maintain ripple and regulation at less than or equal to 10%.
V _{CC} decoupling	Decouple every 2 to 5 packages with RF capacitors of 0.01 to 0.1 μ F. Capacitors should be located as near as possible to the decoupled devices. Decouple line driving or receiving devices separately with 0.1 μ F capacitors between V _{CC} and the ground pins.
On-board grounding	A ground plane is essential when the PCB is relatively large (over 12 inches). Smaller boards will work with ground and/or VCC mesh or grid.
System grounding	Try to simulate bus bars with a width to thickness ratio greater than or equal to 4. This can be accomplished by multiple parallel wires or by using flat braid. Performance will be enhanced when a copper or silver-copper bus is used. The width to thickness ratio required will vary between systems, but greater than or equal to 4 will satisfy most systems.

Table 6. Guidelines for Gates and Flip-Flops Using Advanced Schottky TTL

ITEM	GUIDELINE
Data input rise and fall times	Reduce input rise and fall times as driver output impedance increases. Rise and fall times should be equal to or less than 15 ns/V and essentially free of noise ripple.
Unused input of AND and NAND gates and unused preset and	Tie the unused input of AND and NAND gates and the unused preset and/or clear inputs of flip-flops as follows:
clear inputs of flip-flops	1. Directly to V _{CC} , if the input voltage rating of 5.5 V maximum is not exceeded.
	2. Through a resistor equal to or greater than 1 k Ω to VCC. Several inputs can be tied to one resistor.
	Directly to a used input of the same gate, if maximum fanout of driving device will not be exceeded. Only the high-level loading of the driver is increased.
·	Directly to an unused gate output, if the gate is wired to provide a constant high-level output. Input voltage should not exceed 5.5 V.
Unused input of NOR gates	Tie unused input to used input of same gate, if maximum fanout of driving device will not be exceeded or tie unused input to ground.
Unused gates	Tie input of unused NAND and NOR gates to ground for lowest power drain. Tie inputs of unused AND gates high and use output for driving unused AND or NAND gate inputs.
Increasing gate/buffer fanout	Connect gates of same package in parallel.
Clock pulse of flip-flops	Drive clock inputs with a TTL output. If not available, rise and fall times should be less than 50 ns/V and free of ripple noise spikes.

SUPPLY VOLTAGE RIPPLE

Ripple in the supply voltage is generally considered a part of the supply voltage regulation. However, when combined with other effects (e.g., slow rise times), ripple voltage is more significant.

The effect of ripple voltage V_R can appear on either the supply voltage V_{CC} or the ground supply GND. When ripple appears on the supply voltage, it causes modulation of the input signal. The extent of the effect depends upon circuit parameters and source impedance.

The turning on of transistor Q5, shown in Figures 12 and 13, is controlled by the voltage at the base of transistor Q2 with respect to ground in accordance with the formula:

$$V_B = V_{BE}$$
 of Q2 + V_{BE} of Q3 + V_{BE} of Q5

When ripple voltage is modulated onto the input voltage, the amplitude depends on the source impedance (Figure 29). The amplitude can be determined by the following equation:

$$\Delta V_{R} = V_{R} \left(\frac{R1/\beta}{R1/\beta + R2} \right)$$
$$= V_{R} \left(\frac{R1}{R1 + \beta R2} \right)$$

where R1 = source impedance β = gain of transistor Q1.

Ripple voltage has the effect of adding extra pulses to the input signal (Figure 30). When ripple voltage appears in the ground supply, the threshold voltage is modulated and extra pulses occur (Figure 31).

Although decreasing the source impedance will reduce the effects of ripple voltage, it cannot be eliminated entirely because the emitter-base junction has an apparent resistance of approximately 30 $\Omega.$ Because of cancellation between the driving gate and the driven gate, low-frequency ripple is not a problem.




Figure 29. Effect of Source Impedance on Input Noise




Figure 30. Spurious Output Produced by Supply Voltage Ripple





Figure 31. Effect of Ground Noise on Noise Margin

NOISE CONSIDERATIONS

Extraneous voltages and currents (called noise) introduced into a digital logic circuit are discussed in the following paragraphs. Figure 32(a) is a typical digital logic






Figure 32. Typical Logic Circuit with Noisy Input

circuit consisting of a NAND gate and a J-K flip-flop. When a small noise pulse is coupled onto the clock input [(Figure 32(b)], the flip-flop does not respond and the Q output is correct. However, when a large noise pulse is coupled onto the clock input [(Figure 32(c)], the flip-flop sees the pulse as a clock transition and an erroneous Q output occurs. Therefore, it is essential to protect digital logic circuits from noise.

Noise Types and Control Methods

The noise types encountered in digital logic systems, their source, and the method of controlling them are as follows:

- External noise External noises radiated into the system. The sources include circuit breakers, motor brushes, arcing relay contacts, and magnetic-field-generating. The methods of controlled to be considered are shielding, grounding, or decoupling.
- Power-line noise Noise coupled through the ac or dc power distribution system. The initial sources and controlling methods are the same as for external noise.
- Cross talk Noise induced into signal lines from adjacent signal lines. Controlling methods to consider are shielding, grounding, decoupling, and, where possible, increasing the distance between the signal lines.
- 4. Signal-current noise Noise generated in stray impedances throughout the circuit. The controlling methods to consider are shielding, grounding, decoupling, and, where possible, reduction of stray capacitance in the circuit.
- Transmission-line reflections Noise from unterminated transmission lines that cause ringing and overshoot. The method of control is to use, where possible, terminated transmission lines.
- Supply-current spikes Noise caused by switching several digital loads simultaneously. The controlling method is to design, where possible, the system so that digital loads are not switched simultaneously.

Shielding

In addition to its own internally generated noise, electrical equipment must operate in an extremely noisy environment. Noise pulses, which may come from a number of sources, consist of an electrostatic field, and electromagnetic field, or both. The noise waveform must be prevented from entering the equipment. This is accomplished by shielding. Since the noise fields are usually changing at a rapid rate, the shield required to exclude them may be very small. For effective exclusion, the sensitive circuits must be completely shielded.

Aluminum or similar materials are effective in stopping electrostatic noise. However, only a ferrous metal can successfully protect equipment against magnetic fields. While it is helpful to connect the system to earth ground, the shield system must be complete and must be grounded to the system ground to prevent the shield from coupling noise into the system.

External noise may be conducted into the system by the power lines. Decoupling and filtering of these lines should be standard design procedure.

Grounding and Decoupling

The total propagation delay is of secondary importance in generation of internal noise. The actual transition time determines the amplitude and frequency spectrum of the generated signal at the higher harmonics. Application of the Fourier integral to series 'ALS/'AS waveforms shows frequency components of significant amplitude that exceed 100 MHz. Because of the frequency spectrum generated when an 'ALS/'AS device switches, a system using these devices must consider problems caused by radio frequency (RF) even though the repetition rates may be only a few megahertz. The transient currents generated by charging capacitors, changes in the levels of dc, line driving, etc., must be considered. In Figure 33 for example, a gate driving a transmission line is represented by a voltage source E, having an output impedance Z_S connected to an impedance Z₀, and loaded with a resistance R_I.

Until after a reflected pulse returns from the termination of the transmitting device, line termination is not a factor in drive current. In a practical TTL circuit, the line termination must be high relative to the line impedance. For




Figure 33. Diagram Representing a Gate Driving a Transmission Line

explanation purposes, assume that the source voltage is 5 V in amplitude, the output impedance of the source is 50 Ω and the line impedance is 50 Ω . When the source voltage makes the transition from 0 V to 5 V, the voltage across the input of the line V_I is determined by the following equation:

$$V_I = E \frac{Z_0}{Z_S + Z_0} = 2.5 \text{ V}$$

where E = source voltage

 Z_0 = line impedance

 Z_S = source impedance

For the 50 Ω line to become charged, the current that must flow onto the line is determined by the following equation:

$$I_{line} = \frac{V_{in}}{Z_0} = \frac{2.5}{50} = 50 \text{ mA}$$

In addition, this current flows in the ground return, which, in this case, is the transmission-line ground. If the line and return are originated and terminated close to the driving and receiving devices, there is no discontinuity in the line. Where the ground is poorly returned, the current flow sees the discontinuity in the cable as a high impedance and a noise spike is generated (i.e., the ground current sees a low impedance and a current cancellation if the ground is properly carried through and, if not, it sees a high impedance). Figure 34 presents a specific example. Assume that the gate driving the line is switched from the high to low state. Current flow is indicated by the arrow marked with an I. Since the line is improperly returned to the driver, a pulse is developed across the impedance. A possible consequence is the false output of gate 3 (G3).

If the ground return is properly connected, the proper results are obtained. The impedance discontinuity is eliminated and current cancellation occurs at the ground point. Undesirable voltage spikes are then eliminated. Two empirical rules to reduce transmission-line currents have been established and have been found to be effective (Figure 35).

 Carry all returns, including twisted pair and coaxial cables, to a good ground termination. Ground line returns close to the driving and receiving devices.





Figure 34 Noise Generation Caused by

Figure 34. Noise Generation Caused by Poor Transmission-Line Return Decouple the supply voltage of line-driving and line-receiving gates with a 0.1-μF disk ceramic capacitor.

As the devices change state, current levels change because of the different device currents required in each state, the external loading, the transients caused by charging and discharging capacitive loads, and the conduction overlap in the totem-pole output stage. When a gate changes states, its internal supply current changes from high to low (these values are stated on the data sheet for each device). In addition, any capacitance, stray or otherwise, must be charged or discharged for a logic state change. The capacitance must be charged by a current determined by

$$I = C \frac{dv}{dt}$$
 (4)

If the total stray capacitance on a gate output, the logic-level voltage excursion, and the associated rise or fall times are known, then the ideal-case instantaneous current during the transition can be calculated.




Broken arrow shows path of line-charging current

Figure 35. Ideal Transmission-Line Current Handling

From Eq. (4) it can be determined that the current transient for charging load capacitance will increase with higher speed TTL circuits. Therefore, the Series 54ALS/74ALS devices will have lower transient current than the Series 54AS/74AS devices. Another parameter that should be considered is the value of R7 (shown in Figures 12 and 13). Resistor R7 acts as a limit on the charging current.

The current required for charging load capacitance C_L (Figure 36) is supplied by the supply voltage when the transition is from logic low to logic high at the output of gate 1 (G1). When the output of G1 goes from high to low,



CL includes all capacitance: stray, device, etc.

Figure 36. Circuit with Effective Capacitive Loading

the load capacitance is shorted to ground by transistor Q5 (shown in Figures 12 and 13) and has no effect on supply current.

A characteristic common to all TTL totem-pole output stages contributes an additional current transient when the output changes from a logic low to a logic high. This transient, or spike, is caused by the overlap in conduction of the output transistors Q7 and Q5 (shown in Figures 12 and 13). The situation arises because transistor Q7 can turn on faster than transistor Q5 can turn off. This places a direct circuit consisting of transistors Q7 and Q5 and resistor R4 between supply voltage and ground. For all series 'ALS TTL circuits, the maximum possible peak current can be determined by

$$I_{CC}max = \frac{V_{CC} - V_{CEQ6} - V_{BEQ7} - V_{CEQ5}}{R7}$$

However, due to the active turnoff circuit (consisting of R5, R6, and Q4), Q5 will be only slightly in the linear region and the current spike will be less.

The total supply-current switching transient is then a combination of three major effects: the difference in high-level and low-level supply current, the charging of load capacitance, and the conduction overlap. Tests were performed to demonstrate these effects. The results are shown in Figure 37. Six types of series TTL devices were tested with no load (i.e., the oscilloscope was connected to the output only when measuring $V_{\rm O}$ and the photographs were double exposed). This was to approximate the effects of conduction overlap isolated from the transient caused by charging load capacitance. Different vertical scales were used on some of the photographs.

The results are almost as predicted. The low-power devices have the lower transients. Since it is the fastest circuit, the SN74AS00 device should be highest. However, a decrease is shown, and the reason for the decrease is explained (Figure 39). The additional circuits to reduce conduction overlap of the output transistors result in a smaller transient even though the typical switching time is 1.7 ns compared to 9 ns for the Series 54/74LS.

The second series of tests shown in Figure 37 cover a capacitive load of 50 pF. For this test, all of the supply current transient peaks increase in amplitude and width.

Because of the larger transient currents, voltage spikes on the supply voltage measured at the IC package are also increased.

From these tests, it can be concluded that the condition to be avoided (the only one that can be avoided) is unnecessary stray capacitance in circuit wiring. The charging of load capacitance, in most cases, overshadows the other two effects with respect to noise produced on the supply voltage line by switching current transients.

The flow paths of these currents have been investigated to determine the grounding and decoupling necessary to counteract their effects. Supply voltage decoupling may be accomplished by one of two methods. Maintaining low impedance from the individual circuit supply voltage to




Figure 37(a). Supply-Current Transient Comparisons




Figure 37(b). Supply-Current Transient Comparisons

ground is common to both methods. In the first method, the supply voltage line may be considered as a transmission line back to a low impedance supply. The positive bus can be laminated with a ground bus to form a strip transmission line of extremely low impedance. This line can be electrically approximated with lumped capacitances as shown in Figure 38. The inductances are usually a distributed component which must be minimized to lower the line impedance.




Figure 38. Transmission-Line Power Buses

The second method is to consider the supply voltage bus as a dc connecting element only and to provide a lowimpedance path near the devices for the transient currents to be grounded (Figure 39).




Figure 39. Capacitive Storage Supply Voltage System

For effective filtering and decoupling, the capacitors must be able to supply the change in current for a period of time greater than the pulse width of this current. Since the problem is essentially one of dc changes due to logic state coupled with high-frequency transients associated with the changes, two different values of time constant must be considered. Capacitors combining the high capacitance required for long periods with the low series reactance required for fast transients are prohibitive in cost and size. A good compromise is the arrangement shown in Figure 40.

The typical component values may be found for the RF capacitor C1 by assuming that the parameters have common values as follows:

$$\Delta I_{CC} = 50 \text{ mA}$$

$$\Delta V = 0.1 \text{ V}$$

$$\Delta T = 20 \text{ ns}$$

Then the equation is as follows:

$$C1 = \frac{\Delta I_{CC}}{\Delta V / \Delta T} = \frac{(50)(20) \times 10^{-12}}{0.1/(20 \times 10^{-9})}$$
$$= \frac{50 \times 10^{-3}}{0.1} = 10,000 \times 10^{-12}$$
$$= 0.01 \ \mu F$$

The same method may be used for the low-frequency capacitor C2. However, the factor ΔT , which was a worstcase transient time for calculating C2, now becomes a bit ambiguous. An analysis of the current cycling on a statistical basis is the best method in all but the simplest systems. The recommended procedure is to decouple using 10 μ F to 50 μ F capacitors.




Figure 40. Commonly Used Power Distribution and **Decoupling System**

A discrete inductance of 2 μ H to 10 μ H is sometimes used for additional decoupling. However, its benefits are questionable and its usefulness should be evaluated for the individual system. The low-pass filter formed must be capable of keeping the transients confined and off the distribution bus. The possibility of resonance in the inductor or LC combination must be considered.

Noise spikes on the supply voltage line that do not force the gate output below the threshold level do not present a serious problem. Downward spikes as large as 3 V can be tolerated on the supply voltage line without propagating through the logic system. The system designer can be confident that supply voltage noise can be handled even with minimal consideration.

Ground noise, however, cannot be treated lightly. Pulses on a high-impedance ground line can easily exceed the noise threshold. Only if a good ground system is maintained can this problem be overcome. If proper attention is paid to the ground system, noise problems can be minimized.

The concept of a common-ground-plane structure as used in RF and high-speed digital systems is quite different from the concept of the common-ground point as used in lowfrequency circuits. The more closely the chassis and ground can approach to being an integral unit, the better the noise suppression characteristics of the system. Consequently, all parts of the chassis and ground bus system must be bound tightly together both electrically and mechanically. Floating or poorly grounded sections not only break the integrity of the ground system, but may actually act as a noise distribution system.

For grounds and decoupling on printed circuit boards, the most desirable arrangement is a double-clad or multilayer board with a solid ground plane or a mesh. Where component density prohibits this, the ideal should be relaxed only as far as necessary. Cross talk and ground noise can be reduced on large boards with a ground plane. Some suggestions for board grounds where a plane is not practical are as follows:

- 1. Use as wide a ground strap as possible.
- Form a complete loop around the board by bringing both sides of the board through separate pins to the system ground.

The supply voltage line can provide part of the ground mesh on the board, provided it is properly decoupled. For a TTL system, a good guideline is 0.01 μF per synchronously driven gate and at least 0.1 µF for each 20 gates, regardless of synchronization. This capacitance may be lumped, but is more effective if distributed over the board. A good rule is to permit no more than 5 inches of wire between any two package supply-voltage points. Radio-frequency-type capacitors must be used for decoupling. Disk ceramics are best. It is sometimes a good practice to decouple the board from the external supply-voltage line with a 2.2 μ F capacitor. However, this is optional and the RF capacitors are still required. In addition, it is recommended that gates driving long lines have the supply voltage decoupled at the gate supply voltage terminal and that the capacitor ground, device ground, and transmission-line ground be connected to a common point.


Cross Talk

When currents and voltages are impressed on a connecting line in a system, it is impossible for adjacent lines to remain unaffected. Static and magnetic fields interact and opposing ground currents flow, creating linking magnetic fields. These cross-coupling effects are lumped together and called cross talk.

Back-Panel Interconnections

Interconnecting signal lines can be grouped into three broad categories: coaxial lines, twisted-pair lines, and straight wire lines. Because of the low impedance and shielding characteristics of coaxial cable, its cross talk is minimal and is not a problem with TTL.

Figure 41 illustrates a practical type of signal transmission line. The mutual reactances L_m and C_m which form the noise coupling paths and the line parameters L_s and C_g which govern the line impedance, will vary with the type of line used. Since cross talk is a function of the ratio of the mutual impedances to the line characteristic impedances, the selection of transmission-line type must be at least partially a factor in cross-talk considerations.



ALL GATES SN74ALS00

Figure 41. Equivalent Circuit for Sending Line

The use of direct-wired connections is the simplest and lowest cost method, but they are also the poorest for noise rejection. If the lead is not cabled tightly together with similar leads, direct leads up to 12 inches in length can be used.

When the length of the signal line is increased, the line impedance is seen by the driving and receiving gates. As shown in Figure 42, a pulse sent along the sending line G3 and G4 will be coupled via the coupling impedance Z_{c} onto the receiving line G1 and G2, which can be in either of the two logic states. The extent to which cross talk will occur depends on the type of lines used and their relationship to each other.




Figure 42. Equivalent Circuit for Cross Talk

The voltage impressed on the sending line by gate G3 is determined by the equation:

$$V_{SL} = \frac{V_{G3}Z_0}{R_{S3} + Z_0} \tag{5}$$

where

 V_{G3} = open-circuit logic voltage swing generated by gate G3

 R_{S3} = output impedance of gate G3

 Z_0 = line impedance

 V_{SL} = voltage impressed on the sending line.

The relationship for the equation is illustrated in Figures 43 and 44.

The coupling from the sending line to the receiving line can be represented by taking coupling impedance \mathbf{Z}_c into




Figure 43. Capacitive Cross Talk Between Two Signal Lines

account. An equivalent circuit to represent the coupling from the sending line to the receiving line is shown in Figure 44.

As the voltage impressed on the sending line propagates farther along the line, it can be represented as voltage source V_{SL} with a source impedance of Z_{01} (Figure 45). V_{SL} is then coupled to the receiving line via the coupling capacitance, where the impedance looking into the line is line impedance in both directions. Therefore the equation becomes

$$V_{RL} = V_{SL} \frac{\frac{Z_0}{2}}{(1.5 Z_0 + Z_c)}$$

The voltage impressed on the receiving line (V_{RL}) then propagates along the receiving line to gate G2 which can be considered as an open circuit and voltage doubling occurs. Therefore:

$$V_{in(2)} = 2 V_{RL} = V_{G3} \left(\frac{1}{1.5 + \frac{Z_c}{Z_0}} \right) \left(\frac{Z_0}{RS3 + Z_0} \right)$$

In the switching period, the transistor has a very low output impedance. Then $R_{S3} \ll Z_0$ and $V_{in(2)}$ can be simplified to the following:

$$V_{in(2)} = V_{G3} \left(\frac{1}{1.5 + \frac{Z_c}{Z_0}} \right)$$

The term $V_{in(2)/V_{G3}}$ can be defined as the cross-talk coupling constant.

The worst-case for signal line cross talk occurs when sending and receiving lines are close together but widely separated from a ground return path. The lines then have a high characteristic impedance and a low coupling impedance.

For example, if we assume a coupling impedance of 50 pF at 150 MHz with a line impedance of approximately 200 Ω then:

$$\frac{V_{in(2)}}{V_{G3}} = 0.62$$

This level is unsatisfactory because none of the very highspeed logic circuits has a guaranteed noise margin greater than one-third of the logic swing. Such potential cross talk can be avoided by not using the close spacing of conductors.




Figure 45. Equivalent Cross-Talk Network

Mutual coupling can be reduced by using coaxial cable or shielded twisted pairs. When mutual inductance and capacitance are decreased, line capacitance is increased and imposes restrictions on the driver. Coaxial cable combines very high mutual impedance with low characteristic impedance and shielding. It effectively eliminates cross talk, but is necessary in only the noisiest environments. Twisted pairs are adequate for most applications and are typically less expensive and easier to use.




Figure 44. Coupling Impedances Involved in Cross Talk

Application Reports

Printed Circuit Card Conductors

Signal interconnections on a two-sided or multilayer printed circuit card can be grouped into two general categories: microstrip lines and strip lines. The microstrip line (Figure 46) consists of a signal conductor separated from a ground plane by a dielectric insulating material. A strip line (Figure 47) consists of a signal conductor within a dielectric insulating material and the conductor being centered between two parallel conductor planes. The important features of these type of printed circuit conductors are that the impedances are highly predictable, can be closely controlled, and the process is relatively inexpensive because standard printed circuit board manufacturing techniques are used. Typical impedances of these types of conductors with respect to their physical size and relative spacings are shown in Tables 7 and 8.

Table 7. Typical Impedance of Microstrip Lines

Dime	nsions	Line Impedance	Capacitance		
H (mils)	W (mils)	Z _O (Ω)	per Foot, (pF)		
6	20	35	40		
6	15	40	35		
15	20	56	30		
15	15	66	26		
30	20	80 .	20		
30	15	89	18		
60	20	105	16		
60	15	114	14		
100	20	124	13		
100	15	132	12		

Relative dielectric constant = 5

Table 8. Typical Impedance of Strip Lines

Dimens	ions	Line Impedance	Capacitance per Foot (pF)		
H'a = H'b =	W (mils)	Z _O (Ω)			
(mils)		20 (11)			
6	20	27	80		
6	15	32	70		
10	20	34	67		
10	15	40	56		
12	20	37	57		
12	15	43	48		
20	20	44	48		
20	15	51	42		
30	20	55	39		
30	15	61	35		

Relative dielectric constant ≈5, and H'a = H'b

Cross talk on a printed circuit board is also a function of the mutual reactances and the line parameters which govern the line impedance. A microstrip line and a strip line are, by definition, conductors placed relatively close to a ground plane. Therefore, they have at least one inherent property which tends to reduce cross talk. In addition, the thickness (H) of the dielectric and the spacing (S) of the conductors can be implemented selectively to reduce the amount of possible cross talk. The effects of these two dimensions on cross talk have been evaluated and are shown graphically in Figure 48. The data shown can be used to estimate the maximum crosstalk which will be encountered under the most unfavorable conditions.




Figure 46. Microstrip Line




Figure 47. Strip Line




Figure 48. Line Spacing Versus Cross-Talk Constant

Transmission-Line Driving Reflections

When the interconnections used to transfer digital information become long enough so that line propagation delay is equal to or greater than the pulse transition times, the effects of reflections must be considered. These reflections are created because most TTL interconnections are not terminated in their characteristic impedance. Reflections lead to reduced noise margins, excessive delays, ringing, and overshoot. Some method must be used to analyze these reflections. Because neither the gate input nor output impedance is linear, basic transmission-line equations are applicable but unwieldy. Transmission-line characteristics of TTL interconnections can be analyzed by using a simple graphic technique.

Figure 49 shows piecewise linear plots of a gate input and both (logic-high and logic-low) states of the output for a typical TTL device. The output curves are plotted with positive slopes. The input is inverted because it is at the receiving end of a transmission line. The logic-high and logic-low intersections are indicated on the plot. These points are the steady-state values which will be observed on a lossless transmission line (Figure 50).

Figure 50 shows a typical TTL interconnection using a twisted-pair cable which, in this example, has a characteristic impedance of approximately 30 Ω . To evaluate a logic-high to logic-low 'AS transition see Figures 51 and 52. The equation $-1/Z_0$ ($Z_0=30~\Omega$), which represents the transmission line, is superimposed on the output characteristic curves in the Bergeron plot. Since evaluation of a logic-high to logic-low transition is desired, the $-1/Z_0$ line starts at the point of intersection of the impedance curves of the input and output for a logic-high state. The slope $-1/Z_0$ then proceeds toward the logic-low output curve. At time t₀, the driver output voltage is determined by the intersection of




Figure 49. TTL Bergeron Diagram




Figure 50. 'ALS/'AS Driving Twisted Pair

 $-1/Z_0$ and the logic-low output curve $(1.2\ V).$ The transmission-line slope now becomes $1/Z_0$ and is drawn toward the input curve. At time $t_1\ [t_{(n+1)}-t_n=$ time delay of line], the receiving gate sees $-0.7\ V.$ Now the line slope changes back to $-1/Z_0$ and the output curve for a logic low is approached. This action continues until the logic-low intersection is reached. Figure 52 plots driver and receiver voltages versus time for this example.

A logic-low to logic-high transition is treated in approximately the same manner (Figure 53). The Bergeron line $-1/Z_0$ starts at the intersection for a logic low. At time t_0 , the driver output rises to 2.2 V and, at time t_1 , the receiving gate input goes to approximately 4.35 V. Both output and input voltages are plotted in Figure 54.

Figures 55 through 58 illustrate 'ALS transitions and are treated in the same manner as the 'AS.

The scope photographs in Figures 59 through 66 show the effectiveness of the graphic techniques. In most cases, the calculated and experimental values of voltage steps agree within reason. The ringing that appears for the open wire is not immediately obvious. This is because the input and output curves in this region lie practically along the positive horizontal axis. At the scale used for graphic analysis, it is difficult to go much beyond the first few reflections. The graphic analysis is idealized and stray capacitance and inductance are not considered.




Figure 51. 'AS -ve Transition Bergeron Diagram




Figure 52. 'AS -ve Voltage/Time Plot




Figure 53. 'AS +ve Transition Bergeron Diagram




Figure 54. 'AS +ve Voltage/Time Plot




Figure 55. 'ALS -ve Transition Bergeron Diagram




Figure 56. 'ALS -ve Voltage/Time Plot




Figure 57. 'ALS +ve Transition Bergeron Diagram




Figure 58. 'ALS +ve Voltage/Time Plot




Figure 59. Oscilloscope Photograph of 'AS001 -ve Transition Using 50-Ohm Line




Figure 60. Oscilloscope Photograph of 'AS00 +ve Transition Using 50-Ohm Line




Figure 61. Oscilloscope Photograph of 'AS00 -ve Transition Using 25-Ohm Line




Figure 62. Oscilloscope Photograph of 'AS00 +ve Transition Using 25-Ohm Line




Figure 63. Oscilloscope Photograph of 'ALS00A -ve Transition Using 50-Ohm Line




Figure 64. Oscilloscope Photograph of 'ALS00A +ve Transition Using 50-Ohm Line




Figure 65. Oscilloscope Photograph of 'ALS00A -ve Transition Using 25-Ohm Line




Figure 66. Oscilloscope Photograph of 'ALS00A +ve Transition Using 25-Ohm Line

References

- 1. W.C. Elmore and M. Sands, *Electronics Experimental Techniques*, McGraw-Hill Book Co., New York, 30ff. (1949).
- M. Williams and S. Miller, Series 54ALS/74ALS Schottky TTL Applications B215, Texas Instruments Limited, Bedford, England, August 1982.

Acknowledgment

This application report is an updated version of Reference 2 with significant contributions by the technical engineering staff at Texas Instruments and particularly by Rock Cozad, Rich Moore, and Bob Strong.

Appendix A Normalized Load Factors

Normalizing output drive capability and input current requirements can be very useful to designers of systems using two or more of the TI TTL series of devices. It provides a set of load factors (input current requirements in Table A-1), which can be summed and compared directly to the fanout capability (see Table A-2) of the output being considered. The load factor values shown are valid for any input rated at one unit load.

The loading of these type of outputs can be checked from any column. However, most designs use one of the series as the basic building block and, since the tables cover each series individually, the designer has the choice of working from the column containing the normalized fanout. As an example, the designers of a system using series 'AS as the basic circuit will probably find that the use of the 'AS00 and 'AS1000 columns will suit best because both fanout and load factors are expressed for these series of devices.

The use of these simple and easy-to-remember numbers was developed within each series to make the verification of output loading a matter of counting the number of inputs connected to a particular output. When mixtures of series are used, a common denominator (normalized factor) becomes useful.

USE OF TABLES A-1 AND A-2

Every possible combination of the seven 54/74 TTL families is included in these tables. If, for example, the existing system used 74S series logic and it is desired that some of it be replaced by series 74ALS logic, a quick check should be made on whether the 'ALS can be supplied with sufficient input current. By taking the 74S row and 'ALS, column figures of 2.5 and 20 are obtained for high- and low-level loads, respectively (see Table A-1). This indicates that, for high logic levels, two and one-half 'ALS gates can be driven for each 'S series gate removed. However, if more 74S series gates are being driven by this 'ALS device, the fanout between 'ALS and 'S series gate is required, you can now use Table A-2.

The 'ALS row and the 'S column are chosen. The figures are 8 for the high-logic level and 4 for the low-logic level. In this case the lowest figure is taken so that the interconnection is reliable for both logic states. So each 'ALS gate inserted will drive 4 'S series gates.

Table A-1. Normalized Input Currents

SERIES	1/0	INPUT	INPUT CURRENT NORMALIZED								
SERIES 1	1/0	(mA)	'00	'H00	'L00	'LS00	'S00	'AS00	'ALSOOA	'AS1000	'ALS1000A
54/7400	HI	0.04	1	0.8	4	2	0.8	2	2	2	2
54/7400	LO	1.6	1	0.8	8.89	4	0.8	3.2	16	3.2	16
54H/74H00	Hi	0.05	1.25	1	5	2.5	1	2.5	2.5	2.5	2.5
54H/74H00	LO	2	1.25	1	11.11	5	1	4	20	4	20
54/74L00	HI	0.01	0.25	0.2	1	0.5	0.2	0.5	0.5	0.5	0.5
54/74L00	LO	0.18	0.11	0.09	1	0.45	0.09	0.36	1.8	0.36	1.8
54LS/74LS00	н	0.02	0.5	0.4	2	·1	0.4	1	1	1	1
54LS/74LS00	LO	0.4	0.25	0.2	2.22	1	0.2	8.0	4	0.8	4
54S/74S00	н	0.05	1.25	1	5	2.5	1	2.5	2.5	2.5	2.5
54S/74S00	LO	2	1.25	1	11.11	5	1	4	20	4	20
54AS/74AS00	н	0.02	0.5	0.4	2	1	0.4	1	1	1	1
54AS/74AS00	LO	0.5	0.31	0.25	2.78	1.25	0.25	1	5	1	5
54ALS/74ALSOOA	н	0.02	0.5	0.4	2	1	0.4	1	1	1	1
54ALS/74ALSOOA	LO	0.1	0.06	0.05	0.56	0.25	0.05	0.2	1	0.2	1
54AS1000	HI	0.02	0.5	0.4	2	· 1	0.4	1	1	1	1
54AS1000	LO	0.5	0.31	0.25	2.78	1.25	0.25	1	5	1	5
54ALS1000A	HI	0.02	0.5	0.4	2	1	0.4	1	1	1	1
54ALS1000A	LO	0.1	0.06	0.05	0.56	0.25	0.05	0.2	1	0.2	1

Table A-1 is normally used (in combination with Table A-2) when replacing one logic family with another in an existing system.

Table A-2 is normally used when originally designing a system which employs several TTL families to optimize performance.

Table A-2. Fanout Capability (Output Currents Normalized to Input Currents)

		OUTDUT				OUTPUT	DRIVE N	ORMALI	ZED		
		OUTPUT	'00	'H00	'L00	'LS00	'S00	'AS00	'ALSOOA	'AS1000	'ALS1000A
SERIES	1/0	CURRENT	*HI 0.04	0.05	0.01	0.02	0.05	0.02	0.02	0.02	0.02
		(mA)	[†] LO 1.6	2	0.18	0.4	2	0.5	0.1	0.5	0.1
54/7400	HI	0.4	10	8	40	20	8	20	20	20	20
54/7400	LO	16	10	8	88.89	40	8	32	160	32	160
54H/74H00	н	0.5	12.5	10	50	25	10	25	25	25	25
54H/74H00	LO	20	12.5	10	111.11	50	10	40	200	40	200
54L00	н	0.1	2.5	2	10	5	2	5	5	5	5
54L00	LO	2	1.25	1	11.11	5	1	4	20	4	20
74L00	н	0.2	5	4	20	10	4	10	10	10	10
74L00	LO	3.6	2.25	1.8	20	9	1.8	7.2	36	7.2	36
54LS/74LS00	н	0.4	10	8	40	20	8	20	20	20	20
54LS00	LO	4	2.5	2	22.22	10	2	8	40	8	40
74LS00	LO	8	5	4	44.44	20	4	16	80	16	80
54S/74S00	Hi	1	25	20	100	50	20	50	50	50	50
54S/74S00	LO	20	12.5	10	111.11	50	10	40	200	40	200
54AS/74AS00	Hi	2	50	40	200	100	40	100	100	100	100
54AS/74AS00	LO	20	12.5	10	111.11	50	10	40	200	40	200
54ALS/74ALS00A	Hì	0.4	10	8	40	20	8	20	20	20	20
54ALSOOA	LO	4	2.5	2	22.22	10	2	8	40	8	40
74ALS00A	LO	8	5	4	44.44	20	4	16	80	16	80
54AS1000	н	40	1000	800	4000	2000	800	2000	2000	2000	2000
54AS1000	LO	40	25	20	222.22	100	20	80	400	80	400
74AS1000	н	48	1200	960	4800	2400	960	2400	2400	2400	2400
74AS1000	LO	48	30	24	266.67	120	24	96	480	96	480
54ALS1000A	HI	1	25	20	100	50	20	50	50	50	50
54ALS1000A	LO	12	7.5	6	66.67	30	6	24	120	24	120
74ALS1000A	HI	2	65	52	260	130	52	130	130	130	130
74ALS1000A	LO	24	15	12	133.33	60	12	48	240	48	240

^{*}Input Current HI †Input Curent LO

Appendix B

Letter Symbols, Terms, and Definitions

These symbols, terms, and definitions are in accordance with those currently agreed upon by the JEDEC Council of the Electronics Industries Association (EIA) for use in the USA and by the International Electrotechnical Commission (IEC) for international use. The definitions are grouped into sections applying to voltages, currents, switching characteristics, and classification of circuit complexity.

VOLTAGES

VIH High-level input voltage

An input voltage level within the more positive (less negative) of the two ranges of values used to represent the binary variables. A minimum value is specified which is the least-positive (most-negative) value of high-level input voltage for which operation of the logic element within specification limits is guaranteed.

VII. Low-level input voltage

An input voltage level within the less positive (more negative) of the two ranges of values used to represent the binary variables. A maximum value is specified which is the most-positive (least-negative) value of low-level input voltage for which operation of the logic element within specification limits is guaranteed.

V_{T+} Positive-going threshold voltage

The voltage level at a transition-operated input that causes operation of the logic element according to specification as the input voltage rises from a level below the negative-going threshold voltage, V_T = .

V_T _ Negative-going threshold voltage

The voltage level at a transition-operated input that causes operation of the logic element according to specification as the input voltage falls from a level above the positive-going threshold voltage, V_{T+}.

VOH High-level output voltage

The voltage at an output terminal for a specified output current IOH with input conditions applied that according to the product specification will establish a high level at the output.

VOL Low-level output voltage

The voltage at an output terminal for a specified output current IOL with input conditions applied that according to the product specification will establish a low level at the output.

VO(on) On-state output voltage

The voltage at an output terminal for a specified output current with input conditions applied that according to the product specification will cause the output switching element to be in the on state.

Note: This characteristic is usually specified only for outputs not having internal pull-up elements.

VO(off) Off-state output voltage

The voltage at an output terminal for a specified output current with input conditions applied that according to the specification will cause the output switching element to be in the off state.

Note: This characteristic is usually specified only for outputs not having internal pull-up elements.

CURRENT

IIH High-level input current

The current flowing into* an input when a specified high-level voltage is applied to that input.

IIL Low-level input current

The current flowing into* an input when a specified low-level voltage is applied to that input.

^{*}Current flowing out of a terminal is a negative value.

IOH High-level output current

The current flowing into* the output with a specified high-level output voltage VOH applied.

Note: This parameter is usually specified for open-collector outputs intended to drive other logic circuits.

IO(off) Off-state output current

The current flowing into* an output with a specified output voltage applied and input conditions applied that according to the product specification will cause the output switching element to be in the off state.

Note: This parameter is usually specified for open-collector outputs intended to drive devices other than logic circuits or for three-state outputs.

IOS Short-circuit output current

The current flowing into* an output when that output is short-circuited to ground (or other specified potential) with input conditions applied to establish the output logic level farthest from ground potential (or other specified potential).

ICCH Supply current, output(s) high

The current flowing into* the V_{CC} supply terminal of a circuit when the reference output(s) is (are) at a high-level voltage.

ICCL Supply current, output(s) low

The current flowing into* the V_{CC} supply terminal of a circuit when the reference output(s) is (are) at a low-level voltage.

DYNAMIC CHARACTERISTICS

fmax Maximum clock frequency

The highest rate at which the clock input of a bistable circuit can be driven through its required sequence while maintaining stable transitions of logic level at the output with input conditions established that should cause a change of output state with each clock pulse.

tHZ Output disable time (of a three-state output) from high level

The time between the specified reference points on the input and output voltage waveforms with the three-state output changing from the defined high level to a high-impedance (off) state.

tLZ Output disable time (of a three-state output) from low level

The time between the specified reference points on the input and output voltage waveforms with the three-state output changing from the defined low level to a high-impedance (off) state.

tplH Propagation delay time, low-to-high-level output

The time between the specified reference points on the input and output voltage waveforms with the output changing from the defined low level to the defined high level.

tPHL Propagation delay time, high-to-low-level output

The time between the specified reference points on the input and output voltage waveforms with the output changing from the defined high level to the defined low level.

tTLH Transition time, low-to-high-level output

The time between a specified low-level voltage and a specified high-level voltage on a waveform that is changing from the defined low level to the defined high level.

tTHL Transition time, high-to-low-level output

The time between a specified high-level voltage and a specified low-level voltage on a waveform that is changing from the defined high level to the defined low level.

Average pulse width

The time between 50% amplitude points (or other specified reference points) on the leading and trailing edges of a pulse.

^{*}Current flowing out of a terminal is a negative value.

th Hold time

The time interval for which a signal or pulse is retained at a specified input terminal after an active transition occurs at another specified input terminal.

trelease Release time

The time interval between the release from a specified input terminal of data intended to be recognized and the occurrence of an active transition at another specified input terminal.

Note: When specified, the interval designated "release time" falls within the setup interval and constitutes, in effect, a negative hold time.

t_{SU} Setup time

The time interval for which a signal is applied and maintained at a specified input terminal before an active transition occurs at another specified input terminal.

tZH Output enable time (of a three-state output) to high level

The time between the specified reference points on the input and output voltage waveforms with the three-state output changing from a high-impedance (off) state to the defined high level.

tZL Output enable time (of a three-state output) to low level

The time between the specified reference points on the input and output voltage waveforms with the three-state output changing from a high-impedance (off) state to the defined low level.

CLASSIFICATION OF CIRCUIT COMPLEXITY

Gate equivalent circuit

A basic unit-of-measure of relative digital-circuit complexity. The number of gate equivalent circuits is that number of individual logic gates that would have to be interconnected to perform the same function.

LSI Large-scale integration

A concept whereby a complete major subsystem or system function is fabricated as a single microcircuit. In this context a major subsystem or system, whether logical or linear, is considered to be one that contains 100 or more equivalent gates or circuitry of similar complexity.

MSI Medium-scale integration

A concept whereby a complete subsystem or system function is fabricated as a single microcircuit. The subsystem or system is smaller than for LSI, but whether digital or linear, is considered to be one that contains 12 or more equivalent gates or circuitry of similar complexity.

SSI Small-scale integration

Integrated circuits of less complexity than medium-scale integration (MSI).

^{*}Current flowing out of a terminal is a negative value.

Error Detection and Correction Using SN54/74ALS632A, SN54/74ALS633 through SN54/74ALS635

Robert Breuninger

Contributors W.T. Greer, Jr., David Mondeel, Jay Maxey



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes in the devices or the device specifications identified in this publication without notice. TI advises its customers to obtain the latest version of device specifications to verify, before placing orders, that the information being relied upon by the customer is current.

TI warrants performance of its semiconductor products, including SNJ and SMJ devices, to current specifications in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems such testing necessary to support this warranty. Unless mandated by government requirements, specific testing of all parameters of each device is not necessarily performed.

In the absence of written agreement to the contrary, TI assumes no liability for TI applications assistance, customer's product design, or infringement of patents or copyrights of third parties by or arising from use of semiconductor devices described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor devices might be or are used.

Copyright © 1984, Texas Instruments Incorporated

INTRODUCTION

NEED FOR ERROR CORRECTION

With memory systems continuing to expand and the expectation of 256K DRAMs in the near future, it has become increasingly important that system designers consider error detection and correction. Generally, the larger the chip density, the greater the probability for device errors. It is easy to recognize this probability when one considers that a 32-bit × 64K memory, using 64K DRAMs, equates to approximately 2.1 million bits of information. This expands to 8.4 million bits of information when using 256K DRAMs. For memory sizes larger than 1/2 million bits, it is generally considered that error detection and correction is required to guarantee high reliability.

The SN54/74ALS632A, SN54/74ALS633 through SN54/74ALS635 provide a simple solution to these requirements in 32-bit machines. In addition, the 'ALS632A and ALS633 provide the necessary hardware to perform bytewrite operations which are typically used in the more advanced systems. To ensure the integrity of the error detection and correction circuit itself, diagnostic capabilities have been provided in all four devices.

The 'ALS632A series devices are not limited to only 32-bit systems. They can easily be implemented in 16- or 24-bit systems. In the case of 16-bit systems, the additional memory needed for holding the check bits can be reduced when compared to conventional 16-bit EDAC's.

The pin function table and mechanical data for the 'ALS632A, ALS633 through 'ALS635 are shown respectively as Table 1 and Figure 1.

OPERATIONAL DESCRIPTION

WRITE MODE

During a memory write cycle, the EDAC is required to generate a 7-bit check word to accompany the 32-bit data word before being written into memory. To place the 'ALS632A, 'ALS633 through 'ALS635 in the write mode, simply take S1 and S0 low. Output enable controls OEB0 through OEB3 for the 'ALS632A, 'ALS633, or OEDB for the 'ALS634, 'ALS635, must be taken high before the data word can be applied. Output enable control OECS must be taken low to pass the check word to the external bus.

The check word will be generated in not more than 48 ns* after the data word has been applied. The 'ALS632A series EDACs can be made to appear transparent to memory, during the write mode, because typical write times of most DRAMs are much larger than the propagation delay of data to check word.

READ-FLAG-CORRECT OPERATION

During a memory read cycle, the function of the 'ALS632A series EDACs is to compare the 32-bit data word against the 7-bit check word previously stored in memory. It will then flag and correct any single-bit error which may have occurred. Single bit errors will be detected through the ERR flag and double bit errors will be detected through the MERR flag. Figure 2 shows a typical timing diagram of the read-flag-correct operation.

When SO is taken high, the EDAC will internally begin the correction process, although it should be noted that the error flags are enabled while in the read mode. For many applications, the simplest operation can be obtained by always executing the correction cycle, regardless if a single-bit error has occurred.

IMPORTANT TIMING CONSIDERATIONS FOR READ-FLAG-CORRECT MODE

The most frequently asked question for an EDAC is how fast can a correction cycle be executed. Before SO can be taken high, the data and check word must be set up at least 10 ns*. In addition, the data and check word must be held for at least 15 ns* after SO goes high. This ensures the data and check word is saved in the EDAC's input latches. After the hold time has been satisfied, the source which is driving the data bus can be placed in high impedance and the EDAC's output drivers can be enabled. This is accomplished by taking \overline{OEBO} through \overline{OEBS} ('ALS632A, 'ALS633) or \overline{OEDB} ('ALS634, 'ALS635) low.

If the minimum data set up time is used as a reference, and the output drivers are enabled after the minimum data hold time, then correction will be accomplished in not more than 58 ns*.

READ MODIFY-WRITE OPERATIONS


The 'ALS632A and 'ALS633 contain the necessary hardware to perform byte-write operations. The 'ALS634 and 'ALS635 are not capable of byte-write operations because they do not contain an output data latch or individual byte controls. When performing a read-modifywrite function, typically the user would first want to perform the read-flag-correct cycle as discussed before, and shown in Figure 2. This ensures that corrected data is used at the start of the modity-write operation.

The corrected data is then latched into the output data latch by taking \overline{LEDBO} from low to high. Upon completing this, modifying any byte or bytes is easily accomplished by taking the appropriate byte control \overline{OEBO} through \overline{OEBO} high. This allows the user to place the modified byte or bytes back onto the data bus while retaining the other byte or bytes. An example of a read-

^{*}These times are based on SN74ALS632A data.

ceramic packages - side-braze (JD suffix)

This is a hermetically sealed ceramic package with a metal cap and side-brazed tin-plated leads.



ALL DIMENSIONS ARE IN MILLIMETERS AND PARENTHETICALLY IN INCHES

NOTE: a. Each pin centerline is located within 0,25 (0.010) of its true longitudinal position.

Figure 1. Mechanical Data for 'ALS632A, 'ALS633 through 'ALS635

Table I. Pii	n Function for	'ALS632A,	'ALS633	through	'ALS635

PIN NAME			D	ESCRIPTION		
	Selects the o	perating	mode of the EDAC			
	S1	SO	MODE	OPERATION		
	L	L	WRITE	Input dataword and output checkword		
	Н	L	READ & FLAG	Input dataword and output error flags		
S1, S0	Н	Н	CORRECT	Latched input data and checkword/output corrected		
31,30				Data and error syndrome code		
	L	Н	DIAGNOSTIC	Input various datawords against latched		
				checkword/output valid error flags		
DB0 through DB31	I/O port for	entering	or outputing data			
OEB0 through OEB3 (ALS632A, 'ALS633)	Three state control for the data I/O port. A high allows data to be entered, and low outputs the data. Each pin controls 8 data I/O ports (or one byte). OEBO controls DBO through DB7, OEB1 controls DB8 through DB15, OEB2 controls DB16 through DB23, and OEB3 controls DB24 through DB31.					
OEDB (ALS634, ALS635)	Three state control for the data 1/O port. When low allows data to outputed and a high allows data to be entered.					
LEDB0	Controls the dataword output latch. When low, the data output latch is transparent. When high, the latch stores whatever data was setup at its inputs when the last low to high transistion occured on the pin.					
CS0 through CS6	I/O Port for entering or outputing the checkword. It is also used to output the syndrome error code during the error correction mode.					
ŌECS	Three state control for the checkword I/O port. A high allows data to be entered and a low allows either the checkword or syndrome code (depending on EDAC mode) to be outputed.					
ERR	Single error	output f	lag, a low indicates at le	east a single bit error.		
MERR	Multiple erro	r outpu	t flag, when low indica	tes two or more errors present		




Figure 2. Read-Flag-Correct Timing Diagram

modify-write for byte 0 is shown in Figure 3. Since the check word is no longer valid for the modified data word, a new one is easily generated by taking S0 and S1 low. After the appropriate propagation delay, the new check word will be available.

IMPORTANT TIMING CONSIDERATIONS FOR READ-MODIFY WRITE OPERATIONS

LEDBO should not be brought from low to high until 45 ns* after S0 goes high. This will ensure that corrected data is latched into the data output latches. On the other hand, LEDBO should be brought high no later than 0 ns* before S0 and S1 goes low. Again, this is to ensure that the corrected data is stored into the data output latches. Also of importance is the new check word will be available no later than 48 ns* after S0 and S1 goes low.

DIAGNOSTIC MODE OPERATION

The purpose of the diagnostic mode is to provide the user with the capability of easily detecting when the EDAC or memory is failing. There are several possibilities as to how a user might employ this feature, but Figure 4 shows a typical timing diagram of some diagnostics which can be performed with these devices. Generally, the user would first place the EDAC in the read mode (S0 = L, S1 = H), then apply a valid check word and data word. A valid check word is one in which the user knows what the associated data word. The user would next place the EDAC into the diagnostic mode by taking S0 high, and S1 low. This latches the valid check word into its input latches but leaves the data input latches transparent. To verify that the valid check word was latched properly, OECS can be taken low causing the valid check word to be placed back onto the bus. Since the data input latches remain transparent, this allows the user to apply various diagnostic data words against the valid check word. A diagnostic data word is one in which either a single or double bit error exists. In either case, the error flags should respond. The output data latch can be verified by taking \$\overline{LEDBO}\$ high and confirming the stored diagnostic data word is the same. This is made possible because error correction is disabled while in the diagnostic mode (SO = H, S1 = L). Taking S1 high and \$\overline{LEDBO}\$ low will verify that the EDAC will correct the data word. Also, the error syndrome code can be verified by taking \$\overline{OECS}\$ low. It should be noted that only the 'ALS632A and 'ALS633 are capable of this pass through verification of the diagnostic data word. The 'ALS634 and 'ALS635 do not have the output data latch required to perform this function.

16-BIT SYSTEMS USING THE ALS632A SERIES EDACS

The 'ALS632A series EDACs can reduce the memory size required in 16-bit systems where conventional 16-bit EDACs (6 check bits, 16 data bits) are presently used. Figure 5 shows the typical system architecture for the 16-bit EDAC. In this system, 88 devices would be required for the 22-bit × 256K memory array, assuming 64K DRAMs are used. It is easy to see that 27.3%, or 24 devices, are




Figure 3. Read-Modify-Write Operation

required for storing the check bits. When using the ALS632A series EDACs, the memory required for the check bits can be reduced to 17.9%, or only 14 devices. This reduces the total number of DRAMs required by 10 devices. Figure 6 shows the architecture when using the 32-bit EDAC. The

four 'LS646s are used to group two 16-bit data words into one 32-bit data word. In addition, this type of system can be used in byte-write operations where the other system cannot.




Figure 4. Diagnostic Mode Timing Diagram




Figure 5. 16-Bit System using Conventional 16-Bit EDAC




Figure 6. 16-Bit System using 32-Bit EDAC

Texas Instruments reserves the right to make changes at any time in order to improve design and to supply the best product possible.

Texas Instruments assumes no responsibility for infringement of patents or rights of others based on Texas Instruments applications assistance or product specifications, since TI does not possess full access to data concerning the use or applications of customer's products. TI also assumes no responsibility for customer product designs.

MEMORY MAPPING USING SN54/74LS610 THRU SN54/74LS613

Author Thomas J. Tyson

Contributors Deene Ogden, Jim Gallia and Dennis Frailey Low Power Schottky Applications Group

INTRODUCTION

Microprocessors, due to the advent of high density semiconductor memories (i.e., 64K or larger), are being used more and more in systems featuring memory structures larger than 64K bytes. The majority of the microprocessors in use or available today have a 16-bit address bus, with a maximum addressing capability of 64K words. Due to this limitation, some sort of memory mapping is necessary to adapt these microprocessors to applications where large memory structures are required.

The memory mappers (SN54/74LS610 through SN54/74LS613) from TI were designed to alleviate this addressing limitation. These devices employ a paged memory mapping technique in expanding the system memory address bus by 8 bits, thus effectively increasing the system addressing capability by a factor of 2⁸ or 256. For microprocessors with a 16-bit address bus (such as the Z-80, the 8085 and the 6800), this results in an increase in the maximum addressing capability from 64K bytes to 16M bytes and for the TMS9900 (which has a 15-bit address bus), the result is an increase from 32K words to 8M words (word = 2 bytes).

In the mapping operation, the four MSBs of the microprocessor address word are used to access one of the sixteen 12-bit registers of the memory mapper's 16×12 -bit RAM array. Each mapper register is capable of holding a 12-bit address which will be termed the page address and will be used as the 12 MSBs of the memory address bus. The remaining 12 bits (11 in the case of the TMS9900) of the microprocessor address bus will be transferred directly to memory from the microprocessor and will be used to address the memory locations within each page. (See Figure 1)

The memory will be organized into 2^x pages (where x equals the number of bits of the page address) with 2^{n-4} words or bytes (where n is the bit length of the microprocessor address bus) per page. Once loaded, the mapper can access only 16 pages or 64K bytes (32K words in the

TMS9900 case). In order to access more pages, the memory mapper RAM array must be reloaded with 16 new page addresses. This is done by the microprocessor via the data bus with the mapper in the WRITE mode. (A more detailed description of the modes of operation will be given later in this report.)

FUNCTIONAL DESCRIPTION

A functional block diagram of the SN54/74LS610 memory mapper, which consists mainly of: a 4-bit 2-to-1 multiplexer, a 16×12 -bit RAM array, a 12-bit 2-to-1 multiplexer, 24 3-state buffers, control logic and in the case of 'LS610 and 'LS611, a 12-bit transparent latch, as shown in Figure 2. Table I lists the functional differences between the 'LS610, 'LS611, 'LS612, and 'LS613. Table II lists the function of each pin.

Depending on the state of the input control signals (i.e., \overline{CS} , R/\overline{W} , \overline{STROBE} , \overline{MM} , and \overline{ME}), the mapper can be operated in three basic modes of operation, I/O (READ or WRITE), MAP and PASS. An explanation of each mode and the control signals necessary to achieve that mode of operation is given below: (Refer to Table III)

Input/Output Mode

In this mode a page address can be loaded either into a mapper register or can be read from a memory mapper register depending on the state of the R/W (READ/WRITE) input. This input signal controls either the READ or WRITE function of the I/O Mode.

WRITE Mode

One of the sixteen 12-bit registers is loaded with a page address via the D0-D11 I/O ports from the microprocessor. The address of the selected register is inputted via the RS0-RS3 inputs and is usually the four LSBs of the microprocessor address word. The chip select (\overline{CS}) , the strobe (\overline{STROBE}) and R/\overline{W} controls should all be low.

Figure 1. Mapping Operation




Figure 2. Logic Diagram of the Memory Mapper 'LS610

Table I. Device Comparison

Device	Map Outputs Latched	Map Output Type
SN54/74LS610	Yes	3-State
SN54/74LS611	Yes	Open-collector
SN54/74LS612	No	3-State
SN54/74LS613	No	Open-collector

READ Mode

The contents of one of the sixteen 12-bit registers is read from the mapper via the D0-D11 I/O ports. As in the WRITE mode, the mapper register is selected by the address on the RS0-RS3 inputs. Again chip select (\overline{CS}) should be low, while the R/\overline{W} should be kept high.

MAP Mode

The contents of one of the sixteen 12-bit memory mapper registers is outputted to the system address bus via the MOO-MO11 outputs. The address on MAO-MA3 selects the mapper register and is usually the four MSBs of the microprocessor address word. The chip select ($\overline{\text{CS}}$) must be inactive (high), the map mode ($\overline{\text{MM}}$) control and the map enable ($\overline{\text{ME}}$) must both be active (low). The n-4 LSBs, where n equals the microprocessor address bit length, of the microprocessor address bus will be transferred directly to memory from the microprocessor, while the remaining 12 MSBs of the system address bus will be driven onto the bus by the memory mapper.

Table II. Pin Functions

Pin	Pin Name	Functional Description
7-12 29-34	D0 thru D11	I/O connections to data and control bus used for reading from and writing to the map register selected by RS0-RS3 when CS is low. Mode controlled by R/W. (D0 corresponds to MO0 and is the most significant bit.)
36, 38, 1, 3	RS0 thru RS3	Register select inputs for I/O operations. (RS3 is the least significant bit.)
6 R/W		Read or write control used in I/O operations to select the condition of the data bus. When high, the data bus outputs are active for reading the map register. When low, the data bus is used to write into the register.
5	STROBE	Strobe input used to enter data into the selected map register during I/O operations.
4	c s	Chip select input. A low input level selects the memory mapper (assuming more than one used) for an I/O operation.
35, 37, 39, 2	MA0 thru MA3	Map address inputs to select one of 16 map registers when in map mode (MM low and CS high). (MA3 is the least significant bit.)
14-19 22-27	MO0 thru MO11	Map outputs. Present the map register contents to the system memory address bus in the map mode. In the pass mode, these outputs provide the map address data on MO8-MO11 and low levels on MO0-MO7. (MO11 is the least significant bit.)
13	ММ	Map mode input. When low, 12 bits of date are transferred from the selected map register to the map outputs. When high (pass mode), the four bits present on the map address inputs are passed to the map outputs.
21	ME	Map enable for the map outputs. A low level allows the outputs to be active while a high input level puts the outputs at high impedance.
28	С	Latch enable input for the 'LS610 and 'LS611 (no internal connection for 'LS61; and 'LS613). A high level will transparently pass data to the map outputs. A low level will latch the outputs.
40, 20	V _{CC} , GND	Power supply (5 V) and network ground (substrate) pins.

Table III. Modes of Operation

MAPPER	1/0			
INPUTS	WRITE (LOAD)	READ (VERIFY)	MAP	PASS
টেছ	Active (Low)	Active (Low)	Inactive (High)	Inactive (High)
STROBE	Active (Low)	Don't Care	Don't Care	Don't Care
R/₩	Low	High	Don't Care	Don't Care
MM	Don't Care	Don't Care	Active (Low)	Inactive (High)
ME	Inactive (High)	Inactive (High)	Active	Active
RSO-RS3	Address of Selected Register	Address of Selected Register	Don't Care	Don't Care
МАО-МАЗ	Don't Care	Don't Care	Address of Selected Register	Address of Selected Register
MO0-MO11	High Impedance	High Impedance	Valid Address	Valid Address
DO-D11	Register contents to be loaded (input)	Register contents to be read (output)	Input Mode	Input Mode

PASS Mode

The four LSBs (MO8-MO11) of the memory mapper address bus (MO0-MO11) will be the same as the address on the MA0-MA3 input bus, while the remaining eight MSBs of the memory mapper address bus will all be low. The chip select (\overline{CS}) and the map mode (\overline{MM}) should both the inactive (high); map enable (\overline{ME}) should be active. In other words, the address on the system address bus will be the same as the address outputted by the microprocessor, and the memory mapper becomes transparent to the system.

SYSTEMS INTEGRATION

The flexibility of the memory mapper is such that it can be used with microprocessors that have either an 8-bit or a 16-bit data bus. In order to use the memory mapper to its fullest potential (i.e., expand the address bus by eight bits) with an 8-bit microprocessor, the 12-bit page address must be multiplexed into the mapper via the 8-bit data bus. This means that the time it normally takes to load or read the memory mapper will be at least doubled and extra external circuitry will be necessary. If the requirement of the system is such that the address bus needs to be increased by only four bits, then there is no need for multiplexing in the page address. Of course this means that the address bus is expanded to only 20 bits resulting in a 1-megabyte addressing capability. Next in this report, we will look at two 8-bit systems utilizing the 'LS612 memory mapper.

TMS9995-Based System

Figure 3 shows a TMS9995-based system using the 'LS612 to expand the address bus by four bits. The TMS9995 is an 8-bit microprocessor with a 16-bit address bus. This system employs the Programmable System Interface (TMS9901) to control the operation of the mapper. The control of the mapper is software programmable via

the I/O ports of the TMS9901. Since the mapper registers are viewed as part of the logical memory space, an address decode (AD0) of the 12 MSBs is gated with a CRU bit to select the mapper for a READ or WRITE operation. The specific mapper register is then selected by the four LSBs of the microprocessor address bus (A15-A12) via the RS0-RS3 inputs of the mapper. Table IV shows the state of the three control signals P0, P1 and AD0 and the corresponding mode of operation of the mapper. When placed in the I/O mode, the READ or WRITE operation is then controlled by memory signals from the microprocessor (i.e., WE/ CRUCLK, MEMEN, and DB IN). On POWER-UP and RESET, the I/O ports of the '9901 are put into the input mode. The pull-up resistors R1 and R2 will ensure the mapper is placed in the pass mode during POWER-UP and RESET. The resultant address bus is 20 bits wide, and SA19 is the LSB.

Z-80-Based System

Figure 4 shows another 8-bit (Z-80-based) system using the TI memory mapper. In this case, the control of the mapper is implemented by two flip-flops feeding \overline{MM} and \overline{CS} . These flip-flops are programmed by the Z-80 and are addressed by the data bus, D0-D1. Table V shows the necessary states of D0 and D1 to set the mapper in its proper mode of operation. Again during POWER-UP or RESET, the flip-flops are both cleared by \overline{RST} , which is supplied by the system and which puts the mapper in the pass mode.

Table IV. TMS9900/LS610 Control Signals

MEMORY MAPPER	CONTROL SIGNALS			
MODE OF OPERATION	P1	P0	AD0	
MAP	L	н	L	
PASS	н	н	L	
1/0	H	L	L	




Figure 3. TMS9995 with Memory Mapper




Figure 4. Z-80 with Memory Mapper

Table V. Z-80/LS'610 Control Signals

	ONTRO	L SIGNALS	MEMORY MAPPER
D0	D1	(AD0) IORQ	MODE OF OPERATION
L	L	†	PASS
Н	L	1	MAP
L	н	1	1/0

TMS9900-Based System

One of the limitations of using an 8-bit microprocessor with the memory mapper, without multiplexing the page address, is that the address bus can only be expanded four bits. In a 16-bit system, one based on a 16-bit microprocessor like the TMS9900, no extra circuitry is necessary to load the mapper with the full 12-bit address. Figure 5 shows a TMS9900 with an SN54/74LS612 for memory mapping. The control of the mapper is implemented in the same fashion as the system using the TMS9995 mentioned previously in the report. The resultant addressing capability is eight megawords. These TI microprocessors have set aside address space for RESET, XOP and INTERRUPT VECTORS, which are addressed when the microprocessor performs a context switch. During a context switch, the microprocessor must be able to address these locations which are part of the logical address (i.e., locations that are capable of being addressed by the microprocessor independently). One method, besides placing the mapper into the pass mode, is to load the memory mapper register whose 4-bit address is OH with the address of the first page of physical memory. This, like the pass mode, will effectively make the memory mapper appear to be transparent.




Figure 5. TMS9900 with Memory Mapper

Another point worth noting is that in all three of the previously mentioned systems, the ME input was always connected to ground. This caused the mapper address buffers to be enabled during all modes of operation of the mapper. This is only a problem during the I/O mode where, when loading the mapper register, other memory locations are also being written into. The method used to avoid destroying data already in memory was to put the mapper into the pass mode during the I/O operation. This was accomplished simply by pulling MM input high, thus making the system address equal to the microprocessor address.

Multimapper Systems

In a system employing a single memory mapper, the maximum active addressing capability is only 16 pages, if increased addressing capabilities are needed, the mapper must be reloaded. To avoid this procedure, another mapper may be added to the system. This will not increase the overall addressing capability of the system, but it will double the amount of active pages and will also afford twice the active addressing capability. Even though the control of two mappers is a little more detailed than the control of one, the same basic methods employed in the systems with one mapper can be used here.

TIMING

The subject of how the mapper affects the critical timing parameters of the memory READ/WRITE cycles and what changes, if any, are needed to accommodate the mapper, have not been discussed in this report. First, looking at the I/O mode of operation where the mapper registers are either loaded or read from, it is seen that the mapper registers can be regarded as standard common I/O, static RAMs, with maximum access times (RS to valid MO, $T_A = 25^{\circ}C$, $C_L = 50$ pF, $V_{CC} = 5$ V) of 75 ns. Once the I/O mode is set ($\overline{CS} = low$), the only two signals necessary to read or write into the mapper are \overline{STROBE} and R/\overline{W} . As shown in the previously mentioned system, these signals were supplied directly from the microprocessor with no wait states necessary to perform either function. This will be the case with most microprocessors.

In the MAP and PASS mode, the main concern is the maximum access time (MA to MO). This access time is specified at a maximum of 70 ns, which, depending on the timing of the microprocessor and the memory used, may or may not cause any problems. In the Z-80-based system, no wait states were introduced by the mapper because the memory control signals become active 95 ns after the microprocessor address bus became valid. This gives the address bus sufficient time to settle down.

In conclusion, it can be said that for most microprocessors and memory available at the time of this writing, the operation of the mapper does not adversely affect the memory cycle timing and is flexible enough to be used with almost all microprocessors.

SUMMARY

The possible uses of the memory mapper and the various techniques that can be employed to control its operation are numerous and only some examples were shown in this report. Some of the other possible applications of the mapper include: (1) achieving system addressing capability greater than 16 megabytes is accomplished by reducing the number of mapper registers used by a factor of 2, thus increasing the size of each page by the same factor of 2 without affecting the total amount of pages; (2) being used in systems employing DMA; (3) memory protection which can be accomplished by sacrificing one or two bits of the page address, and gating these bits with the memory control signals.

Another technique that may be employed in controlling the modes of operation of the mapper is to use PROMs.

Texas Instruments reserves the right to make changes at any time in order to improve design and to supply the best product possible.

Texas Instruments assumes no responsibility for infringement of patents or rights of others based on Texas Instruments applications assistance or product specifications, since TI does not possess full access to data concerning the use or applications of customer's products. TI also assumes no responsibility for customer product designs.

Bit-Slice Processor Applications 8-Bit Family

Frank Laczko, Bob Myers, Richard Nawrocki, Rick Noblitt, and Sally Towlen

VLSI Systems Engineering 214/995-4720



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes in the devices or the device specifications identified in this publication without notice. TI advises its customers to obtain the latest version of device specifications to verify, before placing orders, that the information being relied upon by the customer is current.

In the absence of written agreement to the contrary, TI assumes no liability for TI applications assistance, customer's product design, or infringement of patents or copyrights of third parties by or arising from use of semiconductor devices described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor devices might be or are used.

Copyright © 1985, Texas Instruments Incorporated

Contents

Title	Page
Section 1 Introduction	
INTRODUCTION	3-73
Section 2	
2910 Microprogram Controller Emulation Using the 'AS890 Microsequencer	
2910 MICROPROGRAM CONTROLLER EMULATION USING THE 'AS890 MICROSEQUENCER	3-75
Emulator Configuration	3-75
Microinstruction Conversion	3-75
2910 Emulation Differences	3-75
Loop Counts	3-75
Register Loading	3-76
Stack Full Indication Data Path Widths	3-76 3-76
Data Fatti Withiis	3-70
Section 3	
Minimum Cycle Time Delay Calculations for a 16-Bit System	
MINIMUM CYCLE TIME DELAY CALCULATIONS FOR A 16-BIT SYSTEM	3-93
16-Bit Computer System Design	3-93
Benchmark I: Comparison of Am2903A/2910A with 'AS888-1/'AS890-1	3-94
Benchmark II: Comparison of Am2901C/2910A with 'AS888-1/'AS890-1	3-94
Summary of Results	3-94
Section 4	
32-Bit CPU Design with the 'AS888/'AS890	
32-BIT CPU DESIGN WITH THE 'AS888/'AS890	3-101
Designing a 32-Bit System	3-101
Construction of the ALU	3-101
Construction of the CCU	3-103
Tracing Through a 32-Bit Computer	3-104
Defining the Macrocode Instruction Format	3-107
Tracing a Macrocode Instruction	3-107
System Enhancements	3-109
Timing and System Throughput	3-111
Fetch Analysis	3-111 3-111
Multiplication Analysis	3-111
Section 5	
An Adaptive Clock Generator to Increase 'AS888 System Speed	
AN ADAPTIVE CLOCK GENERATOR TO INCREASE 'AS888 SYSTEM SPEED	3-113
Circuit Description	3-113
PROM Program	3-113

Section 6 Floating-Point System Design Using the 'AS888/'AS890

Step Step Step Step Step	1: Choose a Floating-Point Number System 2: Choose an Algorithm for Sin(x) 3: Make 'AS888 Register Assignments 4: Substitute Registers for Variables in the Algorithm 5: Decompose Steps in the Algorithm into Simple Operations	3-125 3-125 3-126 3-126 3-127
Step F Step Step	6: Translate into 'AS888/890 Instructions; Identify Subroutines	3-128 3-129 3-129 3-131 3-133 3-134
Step	10: Assemble the Microprogram	3-134
•	List of Illustrations	
Figure	Title	Page
2-1	2910 Emulator Block Diagram	3-76
3-1	16-Bit Computer System	3-93
3-2	Am2903-Based 16-Bit Computer System	3-97
3-3	'AS888-Based 16-Bit Computer System	3-98
3-4	ALU Path for Multiplication and Division in the Am2903A System	3-98
3-5	ALU Path for Multiplication and Division in the 'AS888 System	3-99
3-6	Am2901C-Based 16-Bit Computer System	3-99
3-7	Modified Design of Am2901C-Based System	3-100
4-1	System Design Approach	3-101
4-2 4-3	CCU Block Diagram	3-102 3-102
4-3 4-4	Cascaded 'AS888 Packages	3-102
5-1	Adaptive Clock Generator Circuit	3-103
5-2	Adaptive Clock Generator Timing Diagram	3-115
5-3	Propagation Delay Without Carry and Without Shift	3-118
5-4	Propagation Delay Without Carry and With Shift	3-119
5-5	Propagation Delay With Carry and Without Shift	3-120
5-6	Propagation Delay With Carry and With Shift	3-121
5-7	PROM Data	3-124
6-1	Block Diagram of Floating-Point Processor	3-134
	I had a C Decomposed	
	List of Programs	
Program	m Title	Page
2-1	Logic Equations Used to Generate Emulator PAL 1	3-78
2-2	Expanded Product Terms, Symbol Table and Fuse Plot for Emulator PAL 1	3-79
2-3	Simulation Results for Emulator PAL 1	3-82
2-4	JEDEC Printout for Emulator PAL 1	3-83
2-5	Logic Equations Used to Generate Emulator PAL 2	3-84
2-6	Expanded Product Terms, Symbol Table and Fuse Plot for Emulator PAL 2	3-85
2-7	Simulation Results for Emulator PAL 2	3-88
2-8	JEDEC Printout for Emulator PAL 2	3-91
5-1	BASIC Program to Generate PROM Data	3-122

List of Tables

Table	Title	Page
2-1	Typical Switching Characteristics	3-75
2-2	'AS890 Encodings for Am2910 Instructions	3-77
2-3	Effect of Table 2-2 Encodings on 'AS890 Control Signals	3-77
3-1	Am2903A/Am2910A Timings for Addition	3-94
3-2	'AS888-1/'AS890-1 Timings for Addition	3-94
3-3	Am2903A/Am2910A Timings for Addition with Shift	3-95
3-4	'AS888-1/'AS890-1 Timings for Addition with Shift	3-95
3-5	Am2903A/Am2910A Timings for Multiplication	3-95
3-6	Am2903A/Am2910A Timings for Division	3-95
3-7	'AS888-1/'AS890-1 Timings for Multiplication and Division	3-96
3-8	Am2901C/Am2910A Timings for Addition	3-96
3-9	Am2901C/Am2910A Timings for Addition with Shift	3-96
3-10	Summary of Results	3-96
4-1	Microcode Definition	3-105
4-2	Functional Listing of Fetch	3-106
4-3	Assembler Listing of Fetch	3-106
4-4	Microcode Listing of Fetch	3-107
4-5	Possible Instruction Formats	3-107
4-6	Functional Listing of Multiply	3-107
4-7	Assembler Code of Multiply	3-108
4-8	Microcode Listing of Multiply	3-109
4-9	Critical Delay Path Analysis	3-110
4-10	Fetch Timing Comparison	3-110
4-11	Multiply Timing Comparison	3-110
5-1	'AS888-1 Timing Characteristics	3-115
5-2	Shift and Carry as a Function of I7-I0	3-116
5-7	PROM Data	3-123
6-1	Floating Point Sin(x) Microprogram	3-135

Section 1

Introduction

Bit-slice technology has gained widespread acceptance among CPU designers over the past several years as a means of increasing system speed and reducing the discrete logic needed for CPU construction. TI's recent entries on the market, the SN74AS888 8-bit processor slice and its companion microsequencer, the SN74AS890, increase processing throughput per unit area to an extent never before realized in bit-slice systems, making them well suited to the construction of high-speed systems with flexible instruction sets.

This is the first in a series of application books addressed to users of TI's bit-slice products. It discusses ways to take advantage of the 'AS888/'AS890's increased speed in the areas of CPU design and floating point processing, compares their performance with similar products, and presents a means of achieving optimum speed by adding an adaptive clock circuit to an 'AS888/'AS890 system. Also included is a 2910 emulator, which allows users to take advantage of the 'AS890's increased speed and greatly expanded addressing range, while still retaining existing 2910 software. Brief abstracts of the papers in this volume are given below.

Section 2, "2910 Microprogram Controller Emulation using the 'AS890 Microsequencer," converts the 16 instructions of the 2910 into 'AS890 commands, using programmable array logic (PALs) for fast emulation. By using the emulator, accessible microcode store can be quadrupled from 4,096 to 16,384 memory locations, and advantage can be taken of the 'AS890's deeper stack.

Section 3, "Minimum Cycle Time Delay Calculations for a 16-Bit System," examines some timings for systems using TI's 'AS888-1/'AS890-1, AMD's Am2901C/2910A,

and AMD's Am2903A/2910A. Four cases are considered: addition, addition followed by a shift of the result, unsigned integer multiplication and unsigned integer division.

Section 4, "32-Bit CPU Design with the 'AS888/'AS890," takes a look at constructing a central processing unit by cascading four 'AS888s to form a 32-bit ALU and the 'AS890 sequencer to address a control store containing the system microcode. Microcode and assembly code are given for an instruction fetch routine and for unsigned multiplications.

Section 5, "An Adaptive Clock Generator to Increase 'AS888 System Speed," uses an adaptive circuit to generate clock pulses for an 'AS888-based system. The clock cycle length is optimally matched to the propagation delay of the 'AS888 for each individual instruction, further increasing the speed of the system. The circuit is linked to the 'AS888 with a PROM that decodes 888 instructions into cycle lengths. A BASIC program calculates instruction lengths and generates a file that can be transmitted to a Data I/O PROM programmer.

Section 6, "Floating Point Design using the 'AS888/'AS890," provides a model for floating point system design, illustrating the step by step development of a utility to compute sin(x). By developing a sin(x) algorithm, a microprogram is generated and hardware requirements are identified in an interactive manner.

The application notes in this volume were prepared by the following members of VLSI Systems Engineering:

Bob Myers (Sections 3 and 4)

Richard Nawrocki (Section 2)

Rick Noblitt (Sections 5 and 6)

Please contact the authors at $214/995-4720\ \text{if}\ \text{you}$ need additional information.

Section 2

2910 Microprogram Controller Emulation using the 'AS890 Microsequencer

The 'AS890 microsequencer, with its powerful instruction set, can be microprogrammed to emulate the popular 2910 microprogram controller. By converting the 16 instructions of the 2910 into the appropriate 'AS890 commands, 2910 users can both quadruple accessible microcode store from 4,096 to 16,384 memory locations and take advantage of the 'AS890's deeper stack, while retaining existing microprograms and preserving prior investments in software without loss of system performance. Programmable Read Only Memory (PROM) can be used to implement the system, or TI's Programmable Array Logic PAL® can be selected for faster emulation.

EMULATOR CONFIGURATION

The DRB inputs of the 'AS890 are used as the 2910 emulator's D (direct data) inputs. JSRP and JRP (2910 instructions 5 and 7) conditionally select the counter/register, requiring the counter/register contents to be available through the Y-output multiplexer. The 'AS890 does not directly support this function, but it can be accomplished by enabling either the DRA or DRB ports as an output and selecting the appropriate path through the Y-multiplexer.

JSRP and JRP also require that direct data input and existing register/counter contents be available at the Y-multiplexer concurrently. The emulator uses direct data port DRA and register/counter A for this purpose. Two '74AS244 buffers are used to isolate DRA from DRB so that register/counter A can be loaded from the Direct Data input and DRA can be used to send the register/counter's contents to the Y-multiplexer.

Figure 2-1 shows the configuration of the 2910 emulator. To provide fast propagation delays, two TIBPAL16L8-15s, with a maximum propagation delay of 15 ns, are used for the control PALs. Because the TIBPAL16L8-15 will only accommodate seven product

terms and eight were required for the condition code input to the 'AS890, it is driven by two outputs of the control PAL. These outputs are selectively enabled using the CCEN input (see Programs 2-1 and 2-5 for detailed PAL equations).

Typical switching delays for the 2910 emulator are summarized in Table 2-1.

MICROINSTRUCTION CONVERSION

Table 2-2 lists Y-multiplexer, stack and register control encodings that can be used to convert the 2910 instruction set into 'AS890 microinstructions. The effect of these encodings on the Y-multiplexer, stack and register controls is shown in Table 2-3. Data from Table 2-2 was used as input to a universal program logic compiler to produce the emulator's two control PALs. Files generated for each PAL by the compiler include:

- 1. a logic description file
- a listing of expanded product terms and fuse map
- 3. simulation results
- 4. a JEDEC file.

These are reproduced at the end of this application note. The CUPL TM software used to develop the PALs is available from Texas Instruments or from Assisted Technology, Inc., San Jose, CA.

2910 EMULATION DIFFERENCES

The architecture of the 'AS890 does not lend itself to a complete emulation of the 2910 controller. Differences are noted below.

Loop Counts

The 2910 register/counter is tested for a zero value prior to decrementing and branching on conditional loops. The counter is usually loaded with a value that is one less

Table 2-1. Typical Switching Characteristics

SET-UP AND HO	LD TIMES		COMBINATIONAL DELAYS					
					то			
INPUT	Ts	Th	FROM	Υ	PL,MAP VECT	FULL		
D → R (Inst. = 5,7)	15	0	D0-D13 (Inst. = 5,7)	15				
D → R (Inst. ≠ 5,7)	8	0	D0-D13 (Inst. ≠ 5,7)	8				
D → Pc (Inst. = 5.7)	28	0	IO-I3 (Inst. = 5,7,9)	27	10			
D → Pc (Inst. ≠ 5,7)	20	0	IO-I3 (Inst. ≠ 5,7,9)	22	10			
13-10	36	o	CC	22				
CC	36	О	CCEN	22				
CCEN	36	o	CP	18		25		
CI	12	О	CP (I = 8,9,F & CNTR = 2)	24		25		
RLD	36	0	OE	8				




Figure 2-1. 2910 Emulator Block Diagram

than the desired loop count. The 'AS890 tests for a one prior to decrementing. Therefore, the 2910 emulator requires that the actual loop count, rather than loop count minus one, be loaded into the register/counter.

Three of the 2910 instructions (RFCT, RPCT, and TWB) execute once and terminate the counter decrement when a zero is found in the register/counter. The emulator requires a one in the register/counter to execute these instructions and terminate the counter decrement. Loading a zero into the register/counter before decrementing will cause the emulator to loop 16,384 times.

Register Loading

Using the 2910's register load (RLD) input during a JSRP or JRP instruction allows external data to be input to the register/counter while the current value in the register/counter is output on the Y-bus. This is not the case with the 'AS890, where an external value placed on DRA for input to the register/counter will also be sent to the Y-

multiplexer outputs. A register load using the emulator must therefore be implemented independently of the JSRP or JRP instructions.

Stack Full Indication

The 'AS890 stack is nine levels deep, compared to the 2910's five-level stack. The 2910 signals that all five levels of the stack are used by setting FULL low. The emulator's FULL signal is set to zero when its eighth stack location is used, indicating that only one location remains available. A low value will also appear at the FULL output when a stack POP is to be executed and the stack is empty.

Data Path Widths

Because the 'AS890 supports 14-bit data paths instead of the 2910's 12-bit paths, the number of address locations that can be accessed by the emulator can be expanded from 4,096 to 16,634 locations.

PAL is a registered trademark of Monolithic Memories Inc.

Table 2-2. 'AS890 Encodings for Am2910 Instructions

			CCEN = LOW and CC = HIGH			$\overline{\text{CCEN}}$ = HIGH or $\overline{\text{CC}}$ = LOW.					
13-10	MNEMONIC	NAME	CCOUT	RC	S	MUX	CCOUT	RC	S	MUX	ENABLE
0	JZ	JUMP ZERO	Н	LLL	LLL	ннн	Н	LLL	LLL	ннн	PL
1	CJS	COND JSB PL	Н	LLL	HLH	ннн	L	LLL	HLH	ннн	PL
2	JMAP	JUMP MAP	Н	LLL	ннн	HLL	Н	LLL	ннн	HLL	MAP
3	CJP	COND JUMP PL .	н	LLL	ннн	ннн	L	LLL	ннн	ннн	, PL
4	PUSH	PUSH/COND LD CNTR	Н	LLL	HHL	ннн	Н	LHL	HHL	ннн	PL
5	JSRP	COND JSB R/PL	L	LLL	HHL	HLL	н	LLL	HHL	HLL	PL
6	CJA	COND JUMP VECTOR	Н	LLL	ннн	ннн	L	LLL	ннн	ннн	VECT
7	JRP	COND JUMP R/PL	L	LLL	ннн -	HLL	Н	LLL	ннн	HLL	PL
8	RFCT	RPT LOOP, CNTR ≠ 0	L	LLH	LHL	LLH	L	LLH	LHL	LLH	PL
9	RPCT	RPT LOOP, CNTR ≠ 0	L	LLH	ннн	HLL	L	LLH	ннн	HLL	PL
Α	CRTN	COND RTN	Н	LLL	LHH	LHH	L	LLL	LHH	LHH	PL
В	CJPP	COND JUMP PL & POP	Н	LLL	LHH	ннн	L	LLL	LHH	ннн	PL
С	LDCT	LD CNTR 7 CONTINUE	Н	LHL	ннн	ннн	Н	LHL	ннн	ннн	PL
D	LOOP	TEST END LOOP	L	LLL	LHL	LHH	Н	LLL	LHL	LHH	PL
E	CONT	CONTINUE	Н	LLL	ннн	ннн	Н	LLL	ннн	ннн	PL
F	TWB	THREE-WAY BRANCH	L	LLH	LHL	LHH	Н	LLH	LHL	LHH	PL

Table 2-3. Effect of Table 2-2 Encodings on 'AS890 Control Signals

				CCEN = LOW and CC = HIGH			CCEN = HIGH or CC = LOW					
13-10	MNEMONIC	NAME	ZERO	CCOUT	RC	s	MUX	CCOUT	RC	s	MUX	ENABLE
0	JZ	JUMP ZERO		Н	Hold	Reset	0	Н	Hold	Reset	0	PL
1	CJS	COND JSB PL		н	Hold	Hold	MPC	L	Hold	Push	DRB	PL
2	JMAP	JUMP MAP		Н	Hold	Hold	DRB	Н	Hold	Hold	DRB	MAP
3	CJP	COND JUMP PL		Н	Hold	Hold	MPC	L	Hold	Hold	DRB	PL
4	PUSH	PUSH/COND LD CNTR		Н	Hold	Push	MPC	Н	LoadA	Push	MPC	PL
5	JSRP	COND JSB R/PL		L	Hold	Push	DRA	Н	Hold	Push	DRB	PL
- 6	CJV :	COND JUMP VECTOR		н	Hold	Hold	MPC	L	Hold	Hold	DRB	VECT
7	JRP	COND JUMP R/PL		L	Hold	Hold	DRA	Н	Hold	Hold	DRB	PL
8	RFCT	DDT LOOP, CNTD + 0	L	L	DecA	Hold	STK	L	DecA	Hold	STK	PL
8	RFCT	RPT LOOP, CNTR ≠ 0	н	L	DecA	Pop	MPC	L	DecA	Pop	MPC	PL
0	DDCT	DDT LOOP CNTD + 0	L	L	DecA	Hold	DRA	L	DecA	Hold	DRA	PL
9	RPCT	RPT LOOP, CNTR ≠ 0	Н	L	DecA	Hold	MPC	L	DecA	Hold	MPC	PL
Α	CRTN	COND RTN		н	Hold	Hold	MPC	L	Hold	Pop	STK	PL
В	CJPP	COND JUMP PL & POP		. Н	Hold	Hold	MPC	L	Hold	Pop	DRB	PL
С	LDCT	LD CNTR 7 CONTINUE		Н	LoadA	Hold	MPC	Н	LoadA	Hold	MPC	PL
D	LOOP	TEST END LOOP		L	Hold	Hold	STK	Н	Hold	Pop	MPC	PL
Е	CONT	CONTINUE		Н	Hold	Hold	MPC	Ĥ	Hold	Hold	MPC	PL
F	TWB	B THREE-WAY BRANCH	L	L	DecA	Hold	STK	Н	DecA	Pop	MPC	PL
			н	L	DecA	Pop	DRB	Н	Hold	Pop	MPC	PL

Program 2-1. Logic Equations Used to Generate Emulator PAL 1

```
CUPL VERSION 2.02A COPYRIGHT (C) 1983,84,85 ASSISTED TECHNOLOGY, INC. -- LISTING
Source File: B:2910EM
                                                 DEVICE: p16L8
    2:
3:
                                                 2910EM ; '74AS890/2910 EMULATOR PAL 1 ;
                                 PARTNO
                                  NAME
    4:
                                                 04/04/85;
                                  DATE
    5:
6:
7:
                                  REV
DESIGNER
                                                 01;
RICHARD D. NAWROCKI;
                                                 TEXAS INSTRUMENTS ;
                                  COMPANY
                                                 00001;
    8:
                                  ASSEMBLY
    9:
                                  LOCATION
                                                U100 ;
   10:
   11: /**
   12: /*
13: /*
                 THIS DEVICE GENERATES CONTROL SIGNALS FOR THE '74AS890
   ī4: /*
                 EMULATION OF THE 2910 MICROPROGRAM CONTROLLER.
   15: /*
16: /*
                 ALLOWABLE TARGET DEVICE TYPES: PAL16L8A
   17: /**
   18:
   19: /**
                 INPUTS **/
   19: /**
20: PIN
21: PIN
22: PIN
23:
24: /**
25: PIN
27: PIN
28: PIN
29: PIN
30: /**
                  [1..4] = [10..3]
5 = RLD
                                                          /* 2910 INSTRUCTION CODE
                                               :
                                                               2910 REGISTER LOAD
                                ŘĹD
                 Оитритѕ
                              **/
                                                                74AS890 DRA OUTPUT ENABLE
74AS890 MUX_Y CONTROL
74AS890 STACK CONTROL
                19 = RAOE;
[18..16] = [MUX0..2];
[15..13] = [S0..2];
12 = EN_244;
                                                          /*
                                                          /*
                                                                74AS244 OUTPUT ENABLES
   31: /** DECLARATIONS AND INTERMEDIATE VARIABLE DEFINITIONS **/
32:
33: FIELD INSTRUCTION = [13..0] ;
34: FIELD STACK = [$2..0] ;
          FIELD INSTRUCTION = [I3..0]
FIELD STACK = [S2..0]
FIELD Y_MUX = [MUX2..
   35:
                                      = [MUX2..0];
   36:
37:
   38: /** LOGIC EQUATIONS **/
   40:
           !RAOF
                       = INSTRUCTION:[5,7] & RLD;
   41:
   42:
           !EN_244 = INSTRUCTION:[0..4,6,8..F] # (INSTRUCTION:[5,7] & !RLD);
   43:
                      = INSTRUCTION:1 & 'H'5
# INSTRUCTION:[2,3,6,7,9,C,E] & 'H'7
# INSTRUCTION:[4,5] & 'H'6
# INSTRUCTION:[8,D,F] & 'H'2
# INSTRUCTION:[A,B] & 'H'3;
   44:
          STACK
   45:
46:
   47:
   48:
   49:
                         INSTRUCTION:[0,1,3,4,6,B,C,E] & 'H'7
INSTRUCTION:[2,5,7,9] & 'H'4
INSTRUCTION:8 & 'H'1
   50:
            Y_MUX
   51:
52:
53:
                         INSTRUCTION: [A,D,F] & 'H'3:
   54:
55:
   56:
JEDEC FUSE CHECKSUM
JEDEC TRANSMIT CHECKSUM
                                     (7103)
                                                 (259E)
```

Program 2-2. Expanded Product Terms, Symbol Table and Fuse Plot for Emulator PAL 1

```
2.02A
P16L8 DLIB-c-18-5
2910EM
'74AS890/2910 EMULATOR PAL 1
CUPL
DEVICE
PARTNO
NAME
REVISION
                      04/04/85
DATE
                      RICHARD D. NAWROCKI
TEXAS INSTRUMENTS
DESIGNER
COMPANY
                      00001
ASSEMBLY
                      U100
LOCATION
```

EXPANDED PRODUCT TERMS

```
EN_244 ->
    13
  # !I2 & !I3
# !I0 & I2 & !I3
# I0 & I2 & !I3 & !RLD
INSTRUCTION ->
    I3 , I2 , I1 , I0
MUX0 ->
  IO & I2 & !I3
# !IO & I1 & !I2
# IO & !I1 & !I2
MUX1
      ->
  IO & I2 & !I3
# !I1 & !I2 & I3
# !I0 & I1 & !I2
                          8 !13
MUX2 ->
  /^2!I0 & !I2 & I3
# I0 & I2 & I3
    : ->
IO & I2 & !I3 & RLD
S0
    ->
  ' IÓ & !I1 & I2
# !IO & !I1 & !I3
# IO & I2 & I3
# !IO & !I1 & !I2
Sl
     !11 & !12 & !13
S2
    ->
  # !I0 & !I2 & I3
# !I0 & !I1 & !I2
# I0 & I2 & I3
STACK -> S2 , S1 , S0
Y_MUX ->
     MUX2 , MUX1 , MUX0
EN_244.0E ->
     1
MUX0.oE ->
MUX1.oE ->
MUX2.oE ->
```

```
RAOE.oE ->
SO.OE
S1.oE
S2.oe
```

_	
Symbol	_ TABLE
SILIBOL	_ IMDLC

PoL	NAME .	ExT	Pin	TYPE	USED	Max
	EN_244 10 11 12 13 INSTRUCTION MUX0 MUX1 MUX2 RAOE RLD S0 S1 S2 STACK Y_MUX EN_244 MUX0 MUX1 MUX2 RAOE S0 S1 S1 S2 SA	OE OE OE OE OE OE OE	12 1 2 3 4 0 18 17 16 19 5 15 14 13 17 16 19 15 14 17	V V V V V V V V V V V V V V V V V V V	4 - - - 3 3 2 1 - 4 1 3 - 1 1 1 1 1 1	7

LEGEND

D : DEFAULT VAR

F : FIELD

I : INTERMEDIATE VAR X : EXTENDED VAR

U : UNDEFINED N : NODE V: VAR X: M: EXTENDED NODE

3

Application Reports

FUSE PLOT

```
Pin #17
0512 --
PIN #19
 0000 ---
                                       0544 --x-x----x-----
 0032 --x-x---x--x---
 0064 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
0096 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                                       0576 -x---x--x-
                                       0608 x--x-x--x-----
                                       0640 xxxxxxxxxxxxxxxxxxxxxxxxxxxx
 0128 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                                       0672 xxxxxxxxxxxxxxxxxxxxxxxxx
 0160 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
 0192 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                                       0704 xxxxxxxxxxxxxxxxxxxxxxxxxxxx
                                       0736 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
 0224 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
PIN #18
                                      Pin #16
0768 -
 0256 --
                                       0800 ---x-x--x-----
 0288 --x-x----x------
 0320 x--x-x---x-----
                                       0832 --x-x---x-----
 0352 -xx--x--x-----
                                       0864 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                                       0896 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
 0384 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                                       0928 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
 0416 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                                       0960 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
 0448 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                                       0992 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
 0480 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
```

Program 2-2. Expanded Product Terms, Symbol Table and Fuse Plot for Emulator PAL 1 (Continued)

Pin #15 1024 1056 -xx-x 1088 -x-x 1120 -x-x-x 1152 -x-x-x 1184 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	Pin #13 1536 1568 xx-x 1600 -x-x-x 1632 -x-x-x 1664 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
1312 -xxx	1856xx

LEGEND X : FUSE NOT BLOWN

Program 2-3. Simulation Results for Emulator PAL 1

```
74AS890/2910 EMULATOR PAL 1;
04/04/85;
                                               NAME
DATE
REV
DESIGNER
  1:
2:
3:
4:
5:
6:
7:
8:/*
                                                                       01;
RICHARD D. NAWROCKI;
TEXAS INSTRUMENTS;
                                               COMPANY
ASSEMBLY
LOCATION
                                                                        00001;
                                                                        U100;
9:/**
10:/*
11:/*
12:/**
                THIS DEVICE GENERATES CONTROL SIGNALS FOR THE '74AS890 EMULATOR OF THE 2910 MICROPROGRAM SEQUENCER.
13:
14:ORDER:
15: I3, %2, I2, %2, I1, %2, I0, %2,
16: RLD, %2, RAOE, %2, EN_244, %2,
17: MUX2, %2, MUX1, %2, MUX0, %2,
18: S2, %2, S1, %2, S0;
                                                       Ë
                                                                                                                                                                              E
N
                                                                                                                                                                      RAOE
                                                                                                                                                                                     MUX2
                                                                                                                                                                                            M
U
X
1
                                                                                                                                                                              -2
4
4
                                                                                                                                                              Ĺ
                                                                                                                                 INSTRUCTION
1 1 1 0
1 1 1 0
INSTRUCTION
1 1 1 1
1 1 1
```

0029:

0030: 0031: 0032: M U X O

Н Н

Н Н

E10F

Н

Н 0

L

L

S S 1 S S 0

		I 3	I 2	I 1	I 0	R L D	R A O E	N 2 4 4	M U X 2	M U X 1	M U X 0	S S 2	S S 1	S S 0
	0001: 0002:	0	STRU 0 0 NSTR	0	0	0 1 0	H	L	H	H	H H	L L	L	L
	0003: 0004:	0	O O NSTR	0	1	1 0	H	L	Н	Н	Н	H	L	H
	0005: 0006:	Õ	O VSTR	1	0	1 0 2 1 0 3 1	H	L	H	L	L	H	Н	H
	0007: 0008:	0	0 0 4STR	1 1	1 1	1 0 4	Н	L	H	Н	Н	Н	Н	H
	0009: 0010:	0	I I ISTR	0	0	0	Н	L	Н	Н	Н	H	H	L
l	0011: 0012:	0	1 1 VSTR	0	1	5 1 0 6	H	H L	H	L	L	H	Н	L
	0013: 0014:	0	I I NSTR	1	0	1 0 7	H	L	H	H	H	Н	Н	H
	0015: 0016:	0	i I NSTR	1	1	í 0 8	H	H L	Н	L	L	Н	H	H
	0017: 0018:	1	O O NSTR	0	0	0	Н	L	L	L	H	L	Н	L
	0019: 0020:	1	0 0 NSTR	0	1	.1	Н	L	Н	L	L	H	Н	Н
	0021: 0022:	1		1	0	1	Н	L	L	Н	H	Ĺ	H	H
	0023: 0024:	1	0 NSTR	1	1	1	Н	L	Н	Н	Н	L	Н	Н
	0025: 0026:	1	1 NSTR	0	0	0	Н	L	Н	H	Н	H	H	H
	0027: 0028:	1	1	0	1	ī 0	Н	L	L	Н	Н	L	Н	L

Program 2-4. JEDEC Printout for Emulator PAL 1

```
CUPL
              2.02A
              P16L8
                    DLIB-c-18-5
DEVICE
              2910EM
'74AS890/2910 EMULATOR PAL 1
PARTNO
NAME
REVISION
DATE
              04/04/85
              RICHARD D. NAWROCKI
DESIGNER
COMPANY
              TEXAS INSTRUMENTS
              00001
ASSEMBLY
LOCATION
*QP20
              U100
*QF2048
*Ğ0
*F0
                                           *0757
*L0032
      110101111011011111111111111111111
*L0256
      *L0288
      1101011110111111111111111111111111
*L0320
      *L0352
*L0544
      1101011110111111111111111111111111
*L0576
      *L0608
      011010111011111111111111111111111111
*L0768
      *L0800
*L0832
*L1024
      *L1056
*L1088
*L1120
*L1152
      *L1280
*L1312
      *L1536
*L1568
      *L1600
*L1632
*L1792
*L1824
      111111110111111111111111111111111
*Ē1856
      11111011101111111111111111111111111
*L1888
      111001111011111111111111111111111
*L1920
*C7103
      1101011110111011111111111111111111
*Ÿ0001
      00001XXXXNXLLLLHHHHHN
*V0002
      00000XXXXXXLLLLHHHHN
*V0003
      10001XXXXNXLHLHHHHHN
*V0004
      10000XXXXNXLHLHHHHHN
*V0005
      01001XXXXXXLHHHHLLHN
      01000XXXXNXLHHHHLLHN
*V0006
*V0007
      11001XXXXNXLHHHHHHHN
*V0008 11000XXXXXXLHHHHHHHN
*V0009 00101XXXXXXXLHHLHHHHN
*V0010 00100XXXXXXLHHLHHHHN
*V0011
      10101XXXXXXXHHHLHLLLN
*V0012 10100XXXXXXLHHLHLLHN
*V0013 01101XXXXXXLHHHHHHHHN
*VO014 01100XXXXXXLHHHHHHHHN
*V0015
      11101XXXXNXHHHHHLLLN
*V0016
      11100XXXXNXLHHHHLLHN
*V0017 00011XXXXNXLLHLLLHHN
*V0018 00010XXXXXXLLHLLLHHN
*V0019 10011XXXXXXLHHHHLLHN
*V0020
      10010XXXXXXLHHHHLLHN
*V0021 01011XXXXXXLLHHLHHHN
*V0022
      01010XXXXNXLLHHLHHHN
*V0023 11011XXXXXXLLHHHHHHH
*V0024 11010XXXXXXLLHHHHHHH
*V0025 00111XXXXXXLHHHHHHHH
*V0026 00110XXXXXXLHHHHHHHN
*V0027
      10111XXXXNXLLHLLHHHN
*V0028
      10110XXXXNXLLHLLHHHN
```

*V0029 01111XXXXNXLHHHHHHHHN

Program 2-5. Logic Equations Used to Generate Emulator PAL 2

```
CUPL VERSION 2.02A COPYRIGHT (c) 1983,84,85 ASSISTED TECHNOLOGY, INC. -- LISTING
Source File: B:2910EM1
                                               DEVICE: P16L8
                                             2910EM1 ; '74AS890/2910 EMULATOR PAL 2 ;
                               PARTNO
    2:
                               NAME
    ₹:
                               DATE
                                             04/04/85;
    4:
                               REV
                                             01;
RICHARD D. NAWROCKI;
                               DESIGNER
COMPANÝ
ASSEMBLY
    5:
    <u>6</u>:
                                              TEXAS INSTRUMENTS ;
                                             00001;
    7:
    8:
                               LOCATION
                                               U101 ;
    ٩:
   10:
   11: /*
                THIS DEVICE GENERATES CONTROL SIGNALS FOR THE '74AS890
                                                                                                        */
   12: /*
13: /*
               EMULATION OF THE 2910 MICROPROGRAM CONTROLLER.
   14: /*
15: /*
               ALLOWABLE TARGET DEVICE TYPES: PAL16L8
   16:
17:
18:
                INPUTS
  18:
19: PIN
20: PIN
21: PIN
22: PIN
23:
24: /**
25: PIN
                                                          2910 INSTRUCTION CODE
2910 REGISTER LOAD
2910 CONDITION CODE
2910 CONDITION CODE ENABLE
                               [10..3]
               5
                                RLD
CC
                                                      /*
                                            ;
                                 CCEN
               <u>0</u>
  25:
26: PIN
27: PIN
28: PIN
29: PIN
30: PIN
31: PIN
                                                         74AS890 CONDITION CODE (1 OF 2) */
74AS890 CONDITION CODE (2 OF 2) */
74AS890 REGISTER/COUNTER CONTROL */
2910 PIPELINE MAP OUTPUT */
2910 PROM MAP OUTPUT */
2910 VECTOR MAP OUTPUT */
               19
                          = CC_OUTO
= CC_OUT1
= [RC2..0]
       PIN
PIN
PIN
PIN
                18
             [17..15]
14
13
12
                          = PL
= MAP
                                                      /×
                              VECT
   32:
33:
              DECLARATIONS AND INTERMEDIATE VARIABLE DEFINITIONS **/
   34:
   35:
36:
37:
         FIELD INSTRUCTION = [I3..0];
FIELD COUNTER = [RC2..0];
   38:
               LOGIC EQUATIONS **/
   39:
   40:
          !PL
                  = INSTRUCTION:[0,1,3..5,7..F];
   41:
   42:
          !MAP = INSTRUCTION:2;
  43:
44:
          !VECT = INSTRUCTION:6;
   45:
          46:
   47:
   48:
   49:
   50:
51:
52:
53:
           CC_OUTO.OE = CCEN ;
           CC_OUT1.OE = !CCEN ;
   54:
55:
          !CC_OUTO = INSTRUCTION:[1,3,6,8..B] ;
   56:
   57:
          58:
   59:
                         INSTRUCTION: [8,9];
  60:
   61:
```

JEDEC FUSE CHECKSUM

JEDEC TRANSMIT CHECKSUM

(791A)

(3521)

Program 2-6, Expanded Product Terms, Symbol Table and Fuse Plot for Emulator PAL 2

```
CUPL
                     2.02A
P16L8 DLIB-c-18-5
DEVICE
                     2910EM1
'74AS890/2910 EMULATOR PAL 2
PARTNO
NAME
REVISION
                     04/04/85
RICHARD D. NAWROCKI
TEXAS INSTRUMENTS
DATE
DESIGNER
COMPANY
                     00001
ASSEMBLY
LOCATION
                     U101
```

```
EXPANDED PRODUCT TERMS
CC_OUTO ->

!I2 & I3

# I0 & !I2 & !I3

# !I0 & I1 & I2 & !I3
                                                    RCO.oE
                                                        1
                                                    RC1.oE
CC_OUTO.oE ->
    CCEN
CC_OUT1
  -_-UU11 ->

!CC &!I2 & I3

#!I1 &!I2 & I3

# CC & I0 & I2

# !CC & I0 &!I2 &!I3

# !CC &!I0 & I1 & I2 &!I3
                                                    VECT.oE ->
CC_OUT1.0E
            ->
COUNTER -> RC2 , RC1 , RC0
INSTRUCTION -> 13 , I2 , I1 , I0
MAP
    !IO & I1 & !I2 & !I3
PL
    ->
    13
  # !I1 & !I3
# I0 & I1 & !I3
RC0
    ->
 !IO & II
#!II & I2
# II &!I2
#!I3
#!RLD
 RC1
RC2
    !10 & 11 & 12 & !13
```

Program 2-6. Expanded Product Terms, Symbol Table and Fuse Plot for Emulator PAL 2 (Continued)

SYMBOL TABLE

====		=====:			.=====	
PoL	Name 	Ext	PIN	TYPE	USED	MAX
	CCEN CC CC_OUTO CC_OUTO CC_OUT1 CC_OUT1 CC_OUT1 COUNTER 10 11 12 13 INSTRUCTION MAP PL RCO RC1 RC2 RLD VECT MAP PL RCO RC1 RC2 RLD VECT RC1 RC2 RC1 RC2 RLD VECT RC1 RC2 RC1 RC2 RC1 RC2 RC1 RC2 RC1 RC2 RC1 RC2 RC1 RC2 RC1 RC2 RC1 RC2 RC1 RC2 RC1 RC2 VECT	OE OE OE OE OE OE OE	761988 1001234034567 234567 11512315672	V V X X X F V V V F V V V V V V V D D D D D D D D	- 315113541-1111111111	71717777777111111111

LEGEND

D : DEFAULT VAR U : UNDEFINED N : NODE

FUSE PLOT

PIN #]	.9
0000	X
0032	xxx
0064	xxx
0096	xxxx
0128	xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
0160	*********
0192	*********
0224	*********
PIN #1	8
0256	X
0288	xxx
0320	-xxx
0352	x-xxx
0384	xxxx
0416	xxxx
0448	**************************************
0480	xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
PIN #	
0512	
0544	
0576	*********
0608	**********
0640	***********
0672	**********
0704	***********
0736	************
5750	

Pin #16
0768
0800xx
0832xx
0864 xxx
0896xxxxx
0928 xxxxxxxxxxxxxxxxxxxxxxxx
0960 xxxxxxxxxxxxxxxxxxxxxxxxx
_0992_xxxxxxxxxxxxxxxxxxxxxxxxxxxx
Pin #15
1024 1056 x-x
1056 x-x
1120 xx
1152xx
1184
1216 xxxxxxxxxxxxxxxxxxxxxxxxxxxx
1248 xxxxxxxxxxxxxxxxxxxxxxxx
PIN #14
1280
1312xx
1344 -xxx
1376 x-xx
1408 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
1440 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
1472 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
T T D M. YYYYYYYYYYYYYYYYYYY HUCT

Program 2-6. Expanded Product Terms, Symbol Table and Fuse Plot for Emulator PAL 2 (Continued)

1632 × 1664 × 1696 × 1728 × 1760 × 1760 × 1792 - 1824 × 1856 × 18	<pre></pre>
1696 >	(XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
1728 >	XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
1760 >	«XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
PIN #12	2
1792 -	
1824 >	(xxx
1856 >	XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
1888 ×	(XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
	. XXXXXXXXXXXXXXXXXXXXXXXXXXXXX
	(XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
	. XXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
2016 >	******************************

LEGEND X : FUSE NOT BLOWN - : FUSE BLOWN

Program 2-7. Simulation Results for Emulator PAL 2

```
1:
2:
3:
                                              '74AS890/2910 EMULATOR PAL 2 :
                             NAME
                             DATE
                                              04/04/85
                                              01:
                                             ŘÍCHARD D. NAWROCKI ;
 4:
56:
7:
                              DESIGNER
                                             TEXAS INSTRUMENTS;
                              COMPANY
                              ASSEMBLY
                              LOCATION
                                             U101 ;
 8:
 ğ:/
10:/*
11:/*
12:/**
13:
                   DEVICE GENERATES CONTROL SIGNALS FOR THE
            '74AS890 EMULATOR OF THE 2910 MICROPROGRAM SEQUENCER.
14:ORDER:
15: 13,
16:
               72, 12, 72, 11, 72, 10, 72, CC, 72, CCEN, 72, RLD, 72, PL, 72, MAP, 72, VECT, 72, CC_OUT1, 72, CC_OUT0, 72, RC2, 72, RC1, 72, RC0
17:
18:
19:
20:
```

SIMULATION RESULTS

```
C
                                                                 C
                                                                      0
                                      CCEN
                                                                 O
U
T
                                                           V E C T
                                           R
                                                                      ŭ
                                                      M
A
P
                                                                                      R
C
O
                                                                            R
C
2
                                                                                 R
C
1
                                C
                                           Ĺ
           I
         INSTRUCTION
0001: 0
0002: 0
                0
                     Ó
                                                                      ZZZZHH
0002:
                                           Ô
                                                                                 Ĥ
                                 0
                                                           H
                     0
                                      0
                                                      H
                           Ō
0004:
0005:
                                ŏ
                                      ŏ
                                           ō
                                                           H
                                                                                 Ĥ
           0
                0
                     0
                           Ö
                                                      Н
                                                                 HZZZZ
                                                                            LLLL
           Ō
                                                           H
                0
                     0
                           0
                                 1
1
0
                                      1111
                                           0
                                                      H
                                                                                 H
0006:
0007:
           Õ
                Õ
                           Õ
                                                      H
                                                           H
                                                                                      Ĺ
                     000
           ŏ
                ŏ
                                                                      H
                           Õ
                                                      H
           Ō
                                                                                 Ĥ
:8000
                           0
                                 0
                                           0
                                                      H
                                                                      Н
                     JČT
                          ION
0009:
           0
                0
                     0
                                      0
                                                      Н
                                                                 Н
                                                                       ZZZZ
0010:
                                                                                 Ĥ
           Õ
                     0
                                      Ò
                                           Ō
                                                 Ĺ
                                                      H
                                                                                      L
                                                                            LLL
0011:
0012:
0013:
           Ŏ
                     Ŏ
                                 ō
                                      ŏ
                                           ĭ
                                                           H
                0
                                                      Н
                                                                 LLZZZZ
                                                           H
                Ō
                                 Ō
                                                      Н
                                                                                 Н
                                                                                      L
           Ō
                Ō
                     Ō
                                           i
                                                      H
                                                           H
                                                                            LLLL
                                                                                      L
                                      1
1
1
0014:
0015:
           ŏ
                     000
                                           ō
                                                           H
                                                                                 Ĥ
                000
                                 Ō
                                                      Н
                                                                                      L
                                                      Н
                                                                                 H
0016:
           Ō
                     Õ
                                           ō
                                                 Ĺ
                                                      H
                                                                      Ĺ
                                 0
2
1
           ĬNSŤRUČTIŌN
0017:
                                      0
                                           1
                                                                       ZZZZH
           0
                0
                           0
0018:
           0
                                           010
                                                      L
                                                                                 Н
                                      000
                                                            HHH
                                                                            0019:
0020:
0021:
                                Õ
           000
                Õ
                           Ō
                                                 H
                                                      Ĺ
                                                                 HHZZZZ
                                                                                 H
                           0
           0
                0
                           0
                                           10
                                                           HHH
                                 10
                                      1111
0022:
0023:
0024:
           Ŏ
                Ö
                           Ŏ
                                                H
                                                      Ĺ
                                                                      Н
                                                                                 Ĥ
                                                                                       Ĺ
                                                                       H
           0
                           0
                                           1
           Ō
                Ō
                           0
                                 0
                                           0
                                                 Н
                                                                      Н
                                 ž
           INSTRUCTION
0025:
0026:
0027:
           Õ
                                      0
                0
                                                                       1
                                           ō
                                                            H
                                                                                 Н
                                      00011111
                                                 LLL
                                                                            ŏ
                                 ō
                                                      H
                                                            H
                 0
                                           0
0028:
           ŏ
                 0
                                 0
                                                            H
                                                                 LZZZZ
                                                                                 H
0029:
                 ŏ
                                           i
                                                            H
           000
                      1111
                                 1
                                                 LL
                                                      HHH
                                                                                       ŏ
                                                                                 Ĥ
                                           ō
0030:
                                                            Н
0031:
0032:
                 Ō
                                 Ō
                                            ĺ
                                                            Н
                                           Õ
```

Program 2-7. Simulation Results for Emulator PAL 2 (Continued)

	I 3	I 2	I	I 0	C	C C E N	R L D	PL	M A P	V E C T	C C O U T 1	C C - 0 U T 0	R C 2	R C 1	R C O
0033: 0034: 0035: 0036: 0037: 0038: 0039: 0040:	IN 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	STR 1 1 1 1 1 1 STR	0 0 0 0 0 0 0 0 0 0 0	ION 0 0 0 0 0 0 0 0 0 0 0	4 1 1 0 0 1 1 0 0 5 1	0 0 0 0 1 1 1	1 0 1 0 1 0 1		frrrrrr	TTTTTTT	HHHZZZZ	Z Z Z H H H H			
0041: 0042: 0043: 0044: 0045: 0046: 0047: 0048:	0000000 IN		00000000UCT	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1 0 0 1 1 0 0	0 0 0 0 1 1 1	1 0 1 0 1 0 1		TITITI	HITTITI	LLHHZZZZ	Z Z Z H H H H			
0049: 0050: 0051: 0052: 0053: 0054: 0056:	0 0 0 0 0 0 0 0 0 0 0 1 N	STR	UCT	00 00 00 00 N 111111111110N 00000000000	6110011007	0 0 0 0 1 1 1	1 0 1 0 1 0 1	*******	*******		HLLZZZZ	Z Z Z L L L L			
0057: 0058: 0059: 0060: 0061: 0062: 0063: 0064:	0 0 0 0 0 0 0 0 0 0 1 N		l l l l l l		0071100110081	0 0 0 0 1 1 1	1 0 1 0 1 0 1		*******		L L H H Z Z Z Z	Z		LHLHLHLH	
0065: 0066: 0067: 0068: 0069: 0070: 0071: 0072:		0000000	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	1 1 0 0 1 1 0 0 9	0 0 0 0 1 1 1	1 0 1 0 1 0 1			*******		7777111			******
0073: 0074: 0075: 0076: 0077: 0078: 0079: 0080:		0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 T	1 1 1 1 1 1 1 1 1 1 0 0 0 0 0	1 0 0 1 1 0 0	0 0 0 0 1 1 1	1 0 1 0 1 0 1		*******	******		Z			HUHUHUHU
0081: 0082: 0083: 0084: 0085: 0086: 0087: 0088:	IN: 1 1 1 1 1 1 1	0 0 0 0 0 0 0 0		0000000	A 1 1 0 0 1 1 0 0	0 0 0 0 1 1 1	1 0 1 0 1 0 1		********		HHLLZZZZ	ZZZLLL			

	I 3	I 2	ı I	I 0	CC	C C E N	R L D	P	M A P	V E C T	C C O U T 1	C C - O U T O	R C 2	R C 1	R C O
0089: 0090: 0091: 0092: 0093: 0094: 0095:	1 1 1 1 1 1 1 1 1 1 1 1 1 1	00000000TR	UCT	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	B 1 0 0 1 1 0 0 1 1	0 0 0 0 1 1 1	1 0 1 0 1 0 1				HHLLZZZZ	ZZZZLLLLL			
0097: 0098: 0099: 0100: 0101: 0102: 0103: 0104:	1 1 1 1 1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1	0000	0 0 0 0	1 0 0 1 0 0 D 1	0 0 0 0 1 1 1	1 0 1 0 1 0 1				HHHZZZZ	Z Z Z H H H H H		#######	
0105: 0106: 0107: 0108: 0109: 0110: 0111: 0112:		1 1 1 1 1	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 10N 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1 0 0 1 0 0 E 1	0 0 0 0 1 1 1	1 0 1 0 1 0 1		*******		LLHHZZZZ	Z			
0113: 0114: 0115: 0116: 0117: 0118: 0119: 0120:	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 UCT	0 0 0 0 0 0 0 0 10N	1 1 0 0 1 1 0 0 F	0 0 0 0 1 1 1	1 0 1 0 1 0				HHHZZZZ	Z Z Z H H H H			
0121: 0122: 0123: 0124: 0125: 0126: 0127: 0128:		1 1 1 1 1 1 1	1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1	1 0 0 1 1 0 0	0 0 0 0 1 1 1	1 0 1 0 1 0 1			*******	L H H Z Z Z Z	Z Z Z H H H H			$H \sqcup H \sqcup H \sqcup H \sqcup$

Program 2-8. JEDEC Printout for Emulator PAL 2

```
2.02A
P16L8
CUPL
                     DLIB-c-18-5
DEVICE
               2910EM1
PARTNO
NAME
               74AS890/2910 EMULATOR PAL 2
REVISION
               04/04/85
DATE
               RICHARD D. NAWROCKI
DESIGNER
               TEXAS INSTRUMENTS
COMPANY
               00001
ASSEMBLY
               U101
LOCATION
*QP20
*QF2048
*G0
*FÖ
*L0064 1101101110111111111111111111111
*L0096 0110011110111111111111111111111111
*L0384
      *L0416
*L0512
      *L0864 0111111111110111111111111111111111
      *L0896
*L1024
*L1056
*L1088
*L1312
*L1344
*L1376
*L1536
      *L1568
      *L1792
*1824 0110011110111111111111111111111111
*C791A
*V0001 0000110XXNXHHLLLHZN
*V0002 0000010XXNXHHLLHLHZN
*V0003
      0000100XXNXHHLLLLHZN
*V0004 0000000XXNXHHLLHLHZN
*V0005
      0000111XXNXHHLLLLZHN
0000011XXNXHHLLHLZHN
*V0006
*V0007 0000111XXXXHHLLLLZHN
*V0008 0000001XXXXHHLLHLZHN
      1000110XXNXHHLLLLHZN
1000010XXNXHHLLHLHZN
*V0009
*V0010
*V0011
      1000100XXNXHHLLLLLZN
*V0012
*V0013
      1000000XXNXHHLLHLLZN
1000111XXNXHHLLLLZLN
*V0014
      1000011XXNXHHLLHLZLN
*V0015
      1000101XXNXHHLLLZLN
1000001XXNXHHLLHLZLN
*V0016
*V0017
      0100110XXNXHLHLLLHZN
*V0018 0100010XXNXHLHLHLHZN
*V0019 0100100XXNXHLHLLLHZN
*V0020 0100000XXNXHLHLHLHZN
*V0021 0100111XXXXHLHLLLZHX
*V0022 0100011XXXXHLHLHLZHX
*V0023 0100101XXNXHLHLLLZHN
*V0024 0100001XXNXHLHLHLZHN
*V0025
      1100110XXNXHHLLLLHZN
*V0026 1100010XXNXHHLLHLHZN
```

*V0027 1100100XXNXHHLLLLLZN

Program 2-8. JEDEC Printout for Emulator PAL 2 (Continued)

*V0028 *V0029 *V0030	1100000XXNXHHLLHLLZN 1100111XXNXHHLLLLZLN
*V0031	1100101XXXXHHLLLLZLN
*V0032	1100001XXXXHHLLHZLN
*V0033	0010110XXXXHHLLHZN
*V0034	0010010XXNXHHLLHLHZN
*V0035	0010100XXNXHHLLHLHZN
*V0036	0010000XXNXHHLLHLHZN
*V0037 *V0038 *V0039 *V0040	0010011XXXXHHLLHLZHN 0010011XXXXHHLLHLZHN 0010001XXXXHHLLHLZHN
*V0041	1010110XXNXHHLLLLLZN
*V0042	1010010XXNXHHLLHLLZN
*V0043	1010100XXNXHHLLLLHZN
*V0030 *V0031 *V0033 *V0033 *V0035 *V0036 *V0037 *V0040 *V0040 *V0041 *V0044 *V0044 *V0044 *V0044 *V0046	1010000XXXXHHLLHLHZN 1010111XXXXHHLLLLZHN 1010011XXXXHHLLHLZHN 1010101XXXXXHHLLLLZHN
*V0048	1010001XXNXHHLLHLZHN
*V0049	0110110XXNXLHHLLHZN
*V0050	0110010XXNXLHHLHLHZN
*V0051	0110100XXXXLHHLLLLZN
*V0052	0110000XXXXLHHLHLLZN
*V0053	0110111XXXXLHHLLLZLN
*V0054	0110011XXXXLHHLHLZLN
*V0055	0110101XXNXLHHLLLZLN
*V0056	0110001XXNXLHHLHLZLN
*V0057	1110110XXNXHHLLLLLZN
*V0058	1110010XXXXHHLLHLLZN
*V0059	1110100XXXXXHHLLLHZN
*V0060	1110000XXXXXHHLLHLHZN
*V0061	1110111XXXXXHHLLLLZHN
*V0062	1110011XXNXHHLLHLZHN
*V0063	1110101XXNXHHLLLLZHN
*V0064	1110001XXNXHHLLHLZHN
*V0065	0001110XXNXHHLLHLLZN
*V0066	0001010XXNXHHLHLLZN
*V0067	0001100XXNXHHLHLLZN
*V0068	0001000XXNXHHLLHLLZN
*V0069	0001111XXNXHHLHLZLN
*V0070	0001011XXNXHHLLHLZLN
*V0071	0001101XXNXHHLHLZLN
*V0073	1001110XXNXHHLHLLLZN
*V0074	1001010XXNXHHLLHLLZN
*V0075	1001100XXNXHHLHLLZN
*V0076	1001000XXNXHHLLHLLZN
*V0077	1001111XXNXHHLHLLZLN
*V0078	1001011XXNXHHLLHLZLN
*V0079	1001101XXNXHHI HI I 71 N
*V0080	1001001XXNXHHLLHLZLN
*V0081	0101110XXNXHHLLLLHZN
*V0082	0101010XXNXHHLLHLHZN
*V0085 *V0085 *V0086	0101100XXNXHHLLLLLZN 0101000XXNXHHLLHLZN 0101111XXNXHHLLLLZLN 0101011XXNXHHLLHLZLN
*V0087	0101101XXNXHHLLLLZLN
*V0088	0101001XXNXHHLLHLZLN
*V0089	1101110XXNXHHLLLLHZN
*V0091	1101100XXNXHHLLLLLZN
*V0092	1101000XXNXHHLLHLLZN
*V0093	1101111XXNXHHLLLLZLN
*V0047 *V0048 *V0049 *V0050 *V0051 *V0055 *V0055 *V0055 *V0055 *V0056 *V0066 *V0066 *V0066 *V0066 *V0066 *V0067 *V0067 *V0072 *V0071 *V0073 *V0073 *V0074 *V0075 *V0079 *V	1101011XXNXHHLLHLZLN 1101101XXNXHHLLLLZLN 1101001XXNXHHLLHLZLN 0011110XXNXHHII HI H7N
*V0098 *V0099 *V0100	1100000XXNXHHLLHLZN 1100111XXNXHHLLHZLXN 1100101XXNXHHLLHLZLN 11001011XXNXHHLLHLZLN 1100001XXNXHHLLHLZN 00101010XXNXHHLLHLZN 00101010XXNXHHLLHLHZN 0010100XXNXHHLLHLHZN 0010101XXXXHHLLHLZN 0010011XXXXHHLLHLZN 0010011XXXXHHLLHLZN 0010011XXXXHHLLHZN 001001XXXXHHLLHZN 0010010XXXXHHLLHZN 10101010XXXXHHLLHZN 1010101XXXXHHLLLZN 1010101XXXXHHLLLLZN 1010101XXXXHHLLLLZN 1010101XXXXHHLLLLZN 1010101XXXXHHLLLLZN 1010101XXXXHHLLLZN 1010101XXXXHHLLLZN 101011XXXXHHLLLZN 1010101XXXXHHLLLZN 1010101XXXXHHLLLZN 1010101XXXXHHLLLZN 1010101XXXXHHLLLZN 110101XXXXHHLLLZN 110111XXXXHHLLLZN 110111XXXXHHLLLZN 110111XXXXHHLLHZN 110110XXXXHHLLHZN 110111XXXXHHLLHZN 110110XXXXHHLLHZN 110111XXXXHHLLHZN 110111XXXXHHLLHZN 110111XXXXHHLLHZN 110111XXXXHHLLHZN 110110XXXXHHLLHZN 110111XXXXHHLLHZN 110111XXXXHHLLHZN 110110XXXXHHLLHZN 110111XXXXHHLLHZN 110110XXXXHHLLHZN 110111XXXXHHLLHZN 110110XXXXHHLLHZN 110110XXXXHHLLHZN 110110XXXXHHLLHZN 110110XXXXHHLLHZN

```
**V0101 0011111XXNXHHLLHLZHN
**V0102 0011011XXNXHHLLHLZHN
**V0103 0011011XXNXHHLLHLZHN
**V0104 0011001XXNXHHLLHLZHN
**V0105 1011110XXNXHHLLHLZN
**V0106 1011010XXNXHHLLHLZN
**V0108 101100XXNXHHLLHLZHN
**V0109 1011111XXNXHHLLHLZHN
**V0111 1011011XXNXHHLLHLZHN
**V0112 1011001XXNXHHLLHLZHN
**V0113 0111110XXNXHHLLHLZHN
**V0114 0111010XXNXHHLLHLZHN
**V0116 0111100XXNXHHLLHLZHN
**V0117 0111111XXNXHHLLHLZHN
**V0119 011101XXNXHHLLHLZHN
**V0110 011101XXNXHHLLHLZHN
**V0111 011101XXNXHHLLHLZHN
**V0111 011101XXNXHHLLHZHN
**V0112 111110XXNXHHLLHLZHN
**V0113 111110XXNXHHLLHLZHN
**V0114 011101XXNXHHLLHLZHN
**V0115 011101XXNXHHLLHLZHN
**V0116 0111001XXNXHHLLHLZHN
**V0117 0111111XXNXHHLLHLZHN
**V0118 011101XXNXHHLLHLZHN
**V0120 111101XXNXHHLLHLZHN
**V0121 1111101XXNXHHLLHLZHN
**V0121 1111101XXNXHHLLHLZHN
**V0122 111101XXNXHHLLHLZHN
**V0123 1111101XXNXHHLLHLZHN
**V0126 111011XXNXHHLLHLZHN
**V0127 1111101XXNXHHLLHLZHN
**V0128 1111001XXNXHHLLHLZHN
**V0128 1111001XXNXHHLLHLZHN
**V0128 1111001XXNXHHLLHLZHN
**V0128 1111001XXNXHHLHLZHN
```

Section 3

Minimum Cycle Time Delay Calculations for a 16-Bit System

This article examines some timings for a typical 16-bit computer system using a bit-slice processor and microsequencer. Comparative data for systems using TI's 'AS88-1/'AS890-1, AMD's Am2901C/2910A, and AMD's Am2903A/2910A are presented. Timing calculations are based on data from TI SN74AS888/890 family data sheets and from the AMD2900 Family Bipolar Microprocessor Logic and Interface 1985 Data Book.

16-BIT COMPUTER SYSTEM DESIGN

Figure 3-1 shows a basic design for a 16-bit computer system. The computer control unit (CCU), shown on the left side of the dotted line, executes microcode from the microprogram memory (also known as the control store). A one-level pipeline design is used to speed data processing,

allowing the address and contents of the next instruction to be fetched while the current instruction is being executed. The arithmetic logic unit, consisting of the bit-slice processor chips and any other logic needed to process the data, is shown on the right side of the figure.

This section compares the time required to perform the following functions, using TI's SN74AS888-1/890-1, AMD's Am2901C/2910A and AMD's Am2903A/2910A bit-slice products:

- 1. addition
- 2. addition with a shift
- 3. unsigned integer multiplication
- 4. unsigned integer division.

Cases 3 and 4 are not included in the Am2901C/Am2910A discussion, since the Am2901C does not incorporate internal multiplication or division algorithms.




Figure 3-1. 16-Bit Computer System

Benchmark I: Comparison of Am2903A/2910A with 'AS888-1/'AS890-1

Design of a 16-bit system that is Am2903A-based is presented in Figure 3-2. The same system implemented with the 'AS888-1 and 'AS890-1 is shown in Figure 3-3. These systems are used to calculate timings for the four cases discussed in this section. Timings for the control path are given in the first test case and remain constant for the remaining three cases.

Tables 3-1 and 3-2 contain timing results for addition using the two chip sets; Tables 3-3 and 3-4 analyze the add with shift combination. It can be seen that the TI system runs 36% faster for addition and 32% faster for addition followed by a shift of the result.

Figures 3-4 and 3-5 show the ALU data paths used for multiplication and division by the two systems. Tables 3-5, 3-6 and 3-7 display timings for the critical path calculations for these operations. Increases in speed using the TI parts are even more significant here, where multiplication is faster by 42% and division faster by 37%.

Benchmark II: Comparison of Am2901C/2910A with 'AS888-1/'AS890-1

The same 16-bit system can be constructed with Am2901C slices. Since the Am2901C has a smaller instruction set than the Am2903A or the 'AS888-1, multiplication and division must be emulated using external add with shift hardware and bit testing. For this reason, the comparison for this benchmark is restricted to the cases of addition and addition with shift.

The basic system for these two cases using the Am2901C is shown in Figure 3-6; timing calculations for the control and data paths are listed in Table 3-8. These can be compared directly with the 'AS888 design and calculations shown previously in Figure 3-3 and Table 3-2. Addition is 13% faster using the AS888-1.

To implement the shift function, two multiplexers and an exclusive-OR gate are needed. A modified design is shown in Figure 3-7, along with timing calculations in Table 3-9. A comparison of these with Figure 3-3 and data in Table 3-4 shows that the TI system performs an addition with shift 25% faster than the Am2901C equivalent.

SUMMARY OF RESULTS

Table 3-10 summarizes the timings of the various cases implemented with the TI and AMD parts. It can be seen that the TI 'AS888-1/'AS890-1 system runs faster than the others in all cases. Addition using the TI parts can be performed 26% faster than with the system using the Am2901C and 36% faster than that using the Am2903A. Addition with a

shift is 25% faster on the TI system than the Am2901C system and 32% faster than the Am2903C. An even wider variance occurs with the more complicated algorithms: multiplication is 42% faster using the TI chip; division is 37% faster.

Table 3-1. Am2903A/Am2910A Timings for Addition

COMPONENT	DATA PATH	TIME (NS)
Data Loop		
Pipeline register	Clock to output	9
Am2903A	A, B to \overline{G} , \overline{P}	52
Am2902A	GO, PO to Cn+z	7
Am2903A	C_n to C_{n+4} , OVR, Z, Y	35
Am2903A	Setup time	5
	Total for data loop	108
Control Loop		
Pipeline register	Clock to output	9
MUX	Select to output	13
Am2910A	CC to output	30
PROM -	Access time	20
Pipeline register	Setup time	2
	Total for control loop	74
Critical	path for Am2903 addition	108

Table 3-2. 'AS888-1/'AS890-1 Timings for Addition

COMPONENT	DATA PATH	TIME (NS)	
Data Loop			_
Pipeline register	Clock to output	9	
'AS888-1	A, B to C _{n+8}	30	
'AS888-1	C _n to C _{n+8} , OVR, Z, Y	27	
Register	Setup time	2	
	Total for data loop	68	
Control Loop		•	
Pipeline register	Clock to output	9	
MUX	Select to output	13	
'AS890-1	CC to output	25	
PROM	Access time	20	
Pipeline register	Setup time	2	
	Total Control Loop	69	
Critica	l path for 'AS888 addition	69	

Table 3-3. Am2903A/Am2910A Timings for **Addition with Shift**

COMPONENT	DATA PATH	TIME (NS)
Data Loop		
Pipeline register	Clock to output	9
Am2903A	A, B to \overline{G} , \overline{P}	52
Am2902A	\overline{GO} , \overline{PO} to C_{n+z}	7
Am2903A	C _n to C _{n+4} , SIOO	23
Am2903A	SIO(n) shift to Y	23
Am2903A	RAM setup	5
	Total for data loop	119
Control Loop		
Pipeline register	Clock to output	9
MUX	Select to output	13
Am2910A	CC to output	30
PROM	Access time	20
Pipeline register	Setup time	2
	Total for control loop	74
Critical path for AM	2903 addition	
with shift		119

Table 3-4. 'AS888-1/'AS890-1 Timings for Addition with Shift

COMPONENT	DATA PATH	TIME (NS)
Data Loop		
Pipeline register	Clock to output	9
'AS888-1	A, B to C _{n+8}	30
'AS888-1	C _n to C _{n+8} , SIOO	25
'AS888-1	SIO(n) shift to Y	14
'AS888-1	Register file setup time	2
	Total for data loop	80
Control Loop		
Pipeline register	Clock to output	9
MUX	Select to output	13
'AS890-1	CC to output	25
PROM	Access time	20
Pipeline register	Setup time	2
	Total for control loop	69
Critical path for '	AS888 addition with shift	80

Table 3-5. Am2903A/Am2910A Timings for Multiplication

101		
		TIME
COMPONENT	DATA PATH	(NS)
Data Loop		
Am2918	Clock to output	27
Am2903A	18-10 to G, P	71
Am2902A	\overline{GO} , \overline{PO} to C_{n+z}	7
Am2903A	C _n to C _{n+4} , SIOO	23
Am2903A	SIO(n) shift to Y	23
	Total for data loop	151
Control Loop		
Pipeline register	Clock to output	9
MUX	Select to output	13
Am2910A	CC to output	30
PROM	Access time	20
Pipeline register	Setup time	2
	Total for control loop	74
Critical path for	Am2903 multiplication	151

Table 3-6. Am2903A/Am2910A Timings for Division

COMPONENT	DATA PATH	TIME (NS)
Data Loop		
Am2918	Clock to output	27
Am2903A	18-10 to G, P	50
Am2902A	\overline{GO} , \overline{PO} to C_{n+z}	7
Am2903A	C _n to C _{n+4} , SIOO	32
Am2903A	SIO(n) shift to Y	23
	Total for data loop	139
Control Loop		
Pipeline register	Clock to output	9
MUX	Select to output	13
Am2910A	CC to output	30
PROM	Access time	20
Pipeline register	Setup time	2
	Total for control loop	74
Critical pa	th for Am2903 division	139

Table 3-7. 'AS888-1/'AS890-1 Timings for Multiplication and Division

COMPONENT	DATA PATH	TIME (NS)
Data Loop		
'AS888-1	Clock to Cn+8	46
'AS888-1	C _n to SIO	25
'AS888-1	SIO(n) shift to Y	14
'AS888-1	Register file setup time	2
	Total for data loop	87
Control Loop		
Pipeline register	Clock to output	9
MUX	Select to output	13
'AS890-1	CC to output	25
PROM	Access time	20
Pipeline register	Setup time	2
	Total Control Loop	69
Critical path for 'AS	8888 multiplication	
or division		87

Table 3-8. Am2901C/Am2910A Timings for Addition

COMPONENT	DATA PATH	TIME (NS)
Data Loop		
Pipeline register	Clock to output	9
Am2901C	A, B to $\overline{G}, \overline{P}$	37
Am2902A	GO, PO to Cn+z	7
Am2901C	C_n to C_{n+4} , OVR, F3,	
	F = 0, Y	25
Register	Setup time	2
	Total for data loop	80
Control Loop		
Pipeline register	Clock to output	9
MUX	Select to output	13
Am2910A	CC to output	30
PROM	Access time	20
Pipeline register	Setup time	2
	Total for control loop	74
Critical p	oath for Am2901C addition	80

Table 3-9. Am2901C/Am2910A Timings for **Addition with Shift**

COMPONENT	DATA PATH	TIME (NS)
Data Loop		
Pipeline register	Clock to output	9
Am2901C	A, B to $\overline{G}, \overline{P}$	37
Am2902A	\overline{GO} , \overline{PO} to C_{n+7}	7
Am2901C	C _n to F3, OVR	22
XOR and MUX		21
Am2901C	RAM3 setup	12
	Total for data loop	108
Control Loop	-	
Pipeline register	Clock to output	9
MUX	Select to output	13
Am2910A	CC to output	30
PROM	Access time	20
Pipeline register	Setup time	2
	Total for control loop	74
Critical path for Am	n2903 addition	
with shift		108

Table 3-10. Summary of Results

				CALC	ULATED TIN	IINGS			
	C	DATA PATHS	3	co	NTROL PAT	нѕ	SY	STEM CLOC	ж
Operation	Am2901C	Am2903A	'AS888-1	Am2901C	Am2903A	'AS888-1	Am2901C	Am2903A	'AS888-1
Addition	80	108	68	74	74	69	80	108	69
Addition with Shift	108	119	80	74	74	69	108	119	80
Multiplication	_	151	87	-	74	69	-	151	87
Division	_	139	87	_	74	69	_	139	87




Figure 3-2. Am2903-Based 16-Bit Computer System

Figure 3-3. 'AS888-Based 16-Bit Computer System




Figure 3-4. ALU Path for Multiplication and Division in the Am2903A System




Figure 3-5. ALU Path for Multiplication and Division in the 'AS888 System




Figure 3-6. Am2901C-Based 16-Bit Computer System




Figure 3-7. Modified Design of Am2901C-Based System

Section 4

32-Bit CPU Design With the 'AS888/'AS890

Microprogramming and bit slice technology have made possible the development of powerful systems using flexible instructions sets and wide address/data buses to access more than one gigaword of physical main memory. This section discusses one design approach to such a system, using 'AS888 bit slice and 'AS890 microsequencer components.

A structured approach to system design, such as that illustrated in Figure 4-1, is recommended in developing custom bit-slice designs. The product specification gives a starting point or basis for the project. In this example, four 'AS888 bit slices are used to implement the 32-bit arithmetic portion of the CPU, and an 'AS890 microsequencer is used for ALU and system control. A group of PROMs stores the microinstructions; a writable control store could also be implemented using additional control logic and components to load and modify the microprogram memory. The system is designed to access more than one gigaword of memory.

Since speed is a concern, carry look-ahead rather than ripple-through logic is recommended. If ripple-through logic were used, the system clock would need to be slowed down to allow the propagation of the carry bits through the various 'AS888 stages. By using carry look-ahead, the amount of time needed for the data to stabilize is greatly reduced by anticipating the carry across the 'AS888 packages.

So that the scratchpad area can be used for address calculations and mathematical computations, the 'AS888's internal register file is dedicated for system functions. To provide the system user with a macrolevel equivalent of register locations, a 16-word external register file is also included. Access to the external register file is under microprogram control, allowing address selection to come from the microcode itself or from one of the three operand fields of the instruction register.

PROMs eliminate the use of main memory as a source for constants used in initialization or table look-up functions. Accessing main memory for table values would require time and slow system throughput; by placing fixed values in fast PROMs, access time is kept to a minimum and system throughput is not altered.

Control, data and address buses shared by the system are accessed by three-state registers. The control register supplies the non-CPU part of a computer system with control signals. The data bus allows the ALU to supply data for the rest of the system and can also be a source of data for the ALU; this is accomplished by using three-state registers to drive the bidirectional data bus, along with registers to sample the bus. The address bus uses one of the external register file locations to maintain a program counter, thus allowing a 32-bit address bus capable of addressing about 4 gigawords




Figure 4-1. System Design Approach

of main memory. Using three-state drivers for this bus enables other subsystems to take control of the system buses.

A pipeline register supplies the microsequencer and the ALU with both data and instructions. To get macrocode into the system, an instruction register and a mapping PROM are used to convert the opcode to a microprogram routine address. The condition code signal, used for testing various conditions, is supplied by a register-input-based PAL. PAL inputs can be fixed values or combinations of the status signals coming from the ALU. The read address select pins for the 'AS888's internal B register can be sourced from the microword itself or from three nibbles of the macroword, to provide offsets for the N-way branches to various microcode routines.

DESIGNING A 32-BIT SYSTEM

A typical 32-bit system block diagram using the 'AS888 Bit-Slice and 'AS890 Microsequencer is shown in Figures 4-2 and 4-3. It can be broken down into two sections, the ALU (arithmetic logic unit) and the CCU (computer control unit). The ALU section performs all manipulation of data both to and from main memory, such as arithmetic and logical operations. The CCU section controls instruction (macro-code) flow and any miscellaneous control operations, such as fetching instructions or supplying addresses for main memory access.

Construction of the ALU

To cascade the four 'AS888s to obtain the 32-bit arithmetic unit shown in Figure 4-4, the shift multiplex $\overline{\text{SIOO}}$




Figure 4-2. CCU Block Diagram




Figure 4-3. ALU Block Diagram




Figure 4-4. Cascaded 'AS888 Packages

and $\overline{\text{QIO0}}$ terminals are connected to the $\overline{\text{SIO7}}$ and $\overline{\text{QIO7}}$ terminals of adjacent packages, and the least significant package's signals are connected to the most-significant package's. Optionally, the SN74ALS240 inverting gates can be connected to the $\overline{\text{SIO0}}$ - $\overline{\text{SIO7}}$ terminals and the byte inputs to implement byte and bit control. Another chip, the SN74AS182 look-ahead carry generator, provides a ripple-carry function, to help system throughput.

The design includes a 16-word register file, the SN74AS870 (see Figure 4-3). This allows the user to access 16 working areas for temporary data storage or address calculations such as indexing. In this design example, the 'AS888's internal register file is not accessible directly by the user; it is reserved for microcode operations, such as address computation and temporary storage for arithmetic operations. Addressing the register files is permitted through the microprogram or from the macrocode instruction register under microcode control. The transfer register connected to the 'AS888's Y and DB buses allows for feedback into the 'AS888 under microprogram control. Since the constant PROMs and the external register file share the A bus, they cannot be accessed at the same time. The transfer register enables data from the external register file to be transmitted to the B bus, making possible the addition of operands from the constant PROMs and the external register file, for example.

Constant PROMs are also included to simplify the programming and operation of the ALU by supplying fixed data for various operations, such as:

- Clearing the system register files for initialization. This brings the system up to a known state.
- Supplying a correction value to the offset in a branch instruction, i.e., converting a 16-bit offset to a true 32-bit address.
- Table look-up for fixed mathematical operations, such as computing sines and cosines.

Construction of the CCU

Sequencing and branching operations at speeds compatible with the 'AS888 are supplied by the 'AS890, a microprogrammed controller working as a powerful microsequencer. Features of the 'AS890 include:

- Stack capability. The 9-word stack can be accessed by using a stack pointer or a read pointer; the latter is designed for nondestructive dumping of the stack contents.
- Register/counter facility. Two registers, DRA and DRB, can be used for latching data from the external data buses or as counters for loops.

- A ZERO signal is generated when the decremented counter reaches a zero value.
- Interrupt control. A register for temporarily holding the return address is supplied; upon entering the interrupt routine, the contents of the return register must be pushed onto the stack for later use.
- Next address generation. The Y output multiplexer offers a selection of same or incremented address, address from DRA or DRB buses, address from stack, or a concatenation of DRA13-DRA4 and B3-B0.

A microprogram memory/pipeline register supplies the microsequencer and the rest of the system with instructions (see Figure 4-2). The memory might consist of ROMs, or it could be a writable-control store with support logic to allow loading or updating of the control store. For a general purpose machine with a fixed instruction set, ROMs would be more economic.

Some 'AS890 instructions are influenced by the \overline{CC} input. Many are variations of branch and jump instructions. To form and supply \overline{CC} , a register can be used to latch the state of the 'AS888 and supply inputs to a PAL for decoding, based upon the microcode's needs. Combinatorial logic in the PAL allows multiple or single events to be selected or provides a fixed value of "1" or "0" for forced conditions.

To supply the microsequencer with the proper address of the microcode-equivalent version of the macrocode instruction, an instruction register and mapping PROM are needed. Under microprogram control, the instruction register samples the data bus to get the macrocode instruction. The opcode portion is passed to the mapping PROM to form an address to the microcode routine. When the microcode is ready to jump to the routine, it turns off the Y bus output of the 'AS890 and enables the output of the mapping PROM. An optional means of altering the address uses B3-B0 inputs of the 'AS890 to implement an N-way branch routine. In this method, the ten most significant address bits of DRA or DRA are concatenated with the B3-B0 bits to supply an address.

Control information is supplied to the rest of the system via the control register and bus. By setting various bits within the control register, information can be passed to other subsystems, such as memory and I/O peripherals. Bit 0 could represent the read/write control line while bit 1 could select memory or I/O for the read/write. Bit 2 might function to enable interrupts and bit 3 to indicate when the system should enter a "wait" state for slow memory. The remaining control bits can be programmed by the system designer to indicate additional condition states of the "macrosystem".

Addressing of the register files, both 'AS888 internal and 'AS870 external, is done through the use of two 1-of-2 selector banks. The first bank selects address source; this design offers a choice for operand processing of fixed values from the microcode or values from the macroinstruction latched in the instruction register. The second bank selects the first or second operand as an address source for port 0 of the external register file; port 1 uses the third operand

as an address source. It should be noted that the design presented in Figure 4-2 is a one-level pipeline that is instruction-data based. The address and contents of the next instruction are being fetched while the current instruction is being executed. Tracing through the data flow, the following can be observed:

- 1. The pipeline register contains the current instruction being executed
- 2. The ALU has just executed its instruction, and has the current status ready at its output pins
- The status register that is attached to the ALU contains the previous instruction's resulting status
- The contents of the next microprogram word are being fetched at the same time that the current instruction is being executed.

TRACING THROUGH A 32-BIT COMPUTER

With the 'AS888 and 'AS890 as foundation chips, the typical 32-bit supermini of Figures 4-2 and 4-3 can now be functionally traced. First, note that the data of the main program is handled separately from that of the microcodeeach on its own bus. The system is initialized by setting the "clear" signal high—this causes a forced jump to the beginning of the microcode memory. Instructions carried out by the microcode at this point might run system diagnostics, clear all registers throughout the 'AS888-based system, and set up the initial macrocode program address. In this design, the first program address to fetch an instruction from main memory comes from a fixed value in the microcode memory: it is possible to allow the address to be retrieved from a permanent location in main memory or from either a front panel or console, by modifying the microcode program slightly.

Table 4-1 illustrates the microcode format for this design. Note that it contains control signals for all chips involved in the design. Some of these, such as TRANSLATCH and MARLATCH, are used with the system clock to provide controlled loading of the various holding registers. Others supply necessary addressing information, directing input from either the main data bus or from the microcode word itself.

The FETCH routine is shown in functional, assembler and microcoded forms in Tables 4-2, 4-3 and 4-4. First, the program counter is read from the external register file and stored into the memory address register. After the program counter is placed on the address bus, the program counter is updated and stored while the data from memory is allowed to settle down to a stable condition. The data is then latched in both the instruction register and data-in register.

The opcode field of the instruction register is passed through the mapping PROM to convert the opcode to an equivalent microcode routine address. When YOE is forced high by the microcode, the 'AS890 is three-stated from the Y bus and the mapping PROM's output is taken out of the three-state mode to supply an address to the control store (microprogram memory); a forced jump is made to the microcode routine to perform the instruction.

Table 4-1. Microcode Definition

MICROCODE	T T		
FIELD	PIN NAME	INPUT TO	FUNCTION
0-13	DRA13-DRA0	'AS890	Used for next-address branches
14–27	DRB13-DRB0	'AS890	Used for loading counter
28-30	RC2-RC0	'AS890	Register/counter controls
31–33	S2-S0	'AS890	Stack control
34-36	MUX2-MUX0	'AS890	MUX control of Y output bus
37	INT	'AS890	Interrupt control
38	RAOE	'AS890	Enables DRA output
39	RBOE	'AS890	Enables DRB output
40	OSEL	'AS890	Mux control for DRA source
41	INC	'AS890	Incrementer control
42	YOE	'AS890	Enables Y output bus
43-50	17-10	'AS888	Instruction inputs
51	ŌĒĀ	'AS888	DA bus enable
52	ĒĀ	'AS888	ALU input operand select
53	OEB	'AS888	DB bus enable
54	OEY	'AS888	Y bus output enable
55	SELY	'AS888	Y bus select
56-57	EB1-EB0	'AS888	ALU input operand selects
58	WE	'AS888	Register file write enable
59	MAP	PROM	Enables mapping PROM to 'AS890 Y bus
60	ĪŘ	Latch	Latches data bus to instruction register
61	CR	Latch	Latches control data to bus
62-69	CTRL7-CTRL0	Latch	Data for control latch
70–71	BSEL1-BSEL0	Multiplexer	Selects data for 'AS890
72-75	B3-B0	Multiplexer	Microcode data to switch
76	CONDCD	Latch	Controls latch of 'AS888 status
77–80	SELC3-SELC0	PAL	Selects combination of 'AS888 status
81	DTALATCHI	Latch	Controls latching of data-in
82	DTAIN	Latch	Enables data-in output to bus
83	DTALATCHO	Latch	Controls latching of data-out
84	DTAOUT	Latch	Enables data-out output to DB bus
85	MARLATCH	Latch	Controls latching of address
86	MAR	Latch	Enables MAR output to address bus
87	CONSTPROM	PROM	Enables PROM to DA bus
88-99	A11-A0	PROM	Address of constant in PROM
100	SWITCH2	Multiplexer	Selects microcode or Instruction Register data
101	SWITCH1	Multiplexer	Selects microcode or Instruction Register data
102-105	A3-A0	Multiplexer	Register file address ('AS888)
106-109	B3-B0	Multiplexer	Register file address ('AS888)
110-113	C3-C0	Multiplexer	Register file address ('AS888)
114	REGUWR	Register File	Port 0 write enable
115	REGLWR	Register File	Port 1 write enable
116	REGU	Register File	Chip enable on port 0
117	REGL	Register File	Chip enable on port 1
118	TRANSLATCH	Latch	Controls latch between Y and DB bus
119	TRANS	Latch	Enables output to DB bus
120	SELCN2	Multiplexer	Supplies carry input to 'AS888
121	SELCN1	Multiplexer	Supplies carry input to 'AS888
122	REGUB	Multiplexer	Selects address for external register file
123-126	BYTE3 - BYTE0	Three-state	Enables data for byte/bit operations

Table 4-2. Functional Listing of Fetch

FETCH: MAR = PC, Enable MAR output PC = PC + 1IR = DIR = data bus, Disable 'AS890 Y bus, Enable mapping PROM to Y bus

Table 4-3. Assembler Listing of Fetch

```
FETCH: OP890 ...111.10:INC:
                                                    Set 'AS890 for continue
        OP888 NOP,GROUP5,10,,,1111;
                                                    Perform NOP and read external register 15
        OEY:SELY:
                                                    Enable Y bus output
         CR:CTRL 00000011;
                                                    Generate external control bus signals
                                                    Select fixed CC value to 'AS890
         SELC 01:
         MARLATCH: MAR:
                                                    Latch value on Y bus and enable output
        SWITCH 00:REGL:
                                                    Select address source and enable port
                                                    Latch Y bus for transfer to B bus
         TRANSLATCH
        OP890 ,,,111,10;INC;
                                                    Set 'AS890 for continue
         OP888 PASS,INCS,00,,,1111;
                                                    Increment program counter
        OEB:OEY:
                                                    Enable Y bus output
                                                    Select fixed CC value to 'AS890
        SELC 01:
         MAR;
                                                    Output address to address bus
         REGLWR:REGL:
                                                    Update program counter in register file
                                                    Enable transfer latch output to B bus
        TRANS:
        SELCN 01
                                                    Select carry input to LSP to be "1"
        OP890 ,,,111,10;
                                                    Set 'AS890 for continue
         OP888 NOP,GROUP5,10;
                                                    Perform NOP
         MAP:
                                                    Enable mapping PROM to 'AS890 Y bus
        IR:
                                                    Latch data bus to get macrolevel code
         SELC 01
                                                    Select fixed CC value to 'AS890
         DTALATCHI:
                                                    Put data bus also in data register
         MAR
                                                    Output address to address bus
```

Key to Table 4-3

OP888 a,b,c,d,e,f OP890 v,w,x,y,z where: where: upper bits of instruction, 17-14 A address of register files DRA value, 14-bits S2-S0 B address of register files b = lower bits of instruction, 13-10 MUX2-MUX0 DRB value, 14-bits = value of EB1-EB0 C address of register files RC2-RC0

After the routine is complete, a jump is made back to the FETCH routine by using the next-address supplied by the microprogram. It is up to the system designer/ programmer to make sure that all system housekeeping is performed, so that nothing causes a fatal endless loop.

DEFINING THE MACROCODE INSTRUCTION FORMAT

Since this is a 32-bit design, a variety of instruction formats are available. The size of the opcode along with the types of addressing used, will affect both system size and performance. The formats shown in Table 4-5 will be used for discussion.

All Table 4-5 formats have an opcode field of 11 bits and source/destination fields of 7 bits; the first three bits of the latter designate the address type, and the remaining four bits are used for register access. The opcode length allows 2.048 macrocoded instructions to be mapped to equivalent microcoded routines. The address fields can specify any of the following modes: register, relative, autoincrement/ autodecrement, indexed, absolute, and deferred. The offset used in the Type 0 instruction can be used for branch-based instructions, for an offset range of \pm 32727.

TRACING A MACROCODE INSTRUCTION

Microcode for a Type 3 multiplication instruction is shown in Table 4-6, using the following assumptions:

1. Code for retrieving the operands will not be shown. Jumps will be made to routines that will place the temporary operands into internal register locations 2 and 3 of the 'AS888, after being fetched from main memory.

Table 4-4. Microcode Listing of Fetch

DRA13- DRA0	DRB13- DRB0	RC2-RC0	S2-S0	MUX2-MUX0	RAOE RBOE OSEL INC YOE	17-10	OEA OEE SELY WE	CR MAP
000000000000000	000000000000000	000	1 1 1	0 1 0	1 1 1 0 1 0	11111111	11101101	1 1 0
0 0 0 0 0 0 0 0 0 0 0 0 0 0	000000000000000	000	1 1-1	0 1 0	111010	11110100	11000001	1 1 1
000000000000000	000000000000000	000	1 1 1	0 1 0	111001	11111111	01111101	0 0 1

Table 4-4. Microcode Listing of Fetch (Continued)

						RI					,	BSEL1-BSEL0				B3-B0			CONDCO	00000		CEI CO CEI CO	000000000000000000000000000000000000000			DTALATCHI	DIAIN	DIALATCHO	DTAOUT	MARLATCH	MAR	CONSTEREDM						,	۱1	1-	A)						SWITCH2-SWITCH1				4				B3-B0					C3-C0			0101010	HEGUWA	REGLWR	REGU	REGL	TRANSLATCH	TRANS	SELCN2	SELCIVI	DEC: IR	15000		BVTE2 BVTEA	2	
0	0	0	С	,	0	0	0	1		1	0	0	()	0	() (0	1	Ī	0	0	0	1	1	1		1	1	0	0	1	1)	0	0	0	0	C) ()	0	0	0	0	0	() ()	0	0	0	0	c) () (0 (0	1	1	1		1	1	1	,) ()	1	0	0	C	,	1	1	1	1
0	С	0	C	ı	0	0	0	() (О	0	0	1)	0	() (0	1	1	0	0	0	1	1	1		1	1	1	0	1	ŀ)	0	0	0	0	C) (0	0	0	0	0	0	0	0)	0	0	0	0	C) () (0 (0	1	1	1	•	1	1	0	1)	1	0	0	1	C)	1	1	1	1
0	0	0	C	ŀ	0	0	0	() (о	0	0	1)	0	() (0	1	1	0	0	0	1	0) 1		1	1	1	0	1	1)	0	0	0	0	C) (0	0	0	0	0	0	1	0)	0	0	0	0	0) () (0 (0	0	0	0) (0	1	1	•		1	1	1	0	0	C)	1	1	1	1

Table 4-5. Possible Instruction Formats

TYPE 0 - OPCODE + 16-BIT OFFSET

0 — 10	11 — 15	16 — 31	
Opcode	Not Used	Offset	ı

TYPE 1 — OPCODE + DESTINATION

0 — 10	11 — 24	25 — 31
Opcode	Not used	Destination

TYPE 2 - OPCODE + SOURCE + DESTINATION

0 — 10	11 — 17	. 18 — 24	25 — 31
Opcode	Not used	Source	Destination

TYPE 3 — OPCODE + SOURCE1 + SOURCE2 + DESTINATION

0 — 10	11 17	18 — 24	25 — 31
Opcode	Source	Source	Destination

Table 4-6. Functional Listing of Multiply

UMULI3:

JUMPSUB SOURCE1
JUMPSUB SOURCE2,
BCOUNT = 32
REG 9 = 0
MQ = REG 2
LOOP:
UMULI WITH REG 3
DECREMENT BCOUNT,
BRANCH TO LOOP IF NOT ZERO,
LATCH 'AS888 STATUS,

REG 9 = ALU
REG 8 = MQ
JUMPSUB STORPSW
JUMPSUB MDEST
JUMP FETCH

Get first operand Get second operand Load DB counter register Clear temporary accumulator Load multiplier

Issue the multiply
Decrement the DB counter
Loop back until done
Store 'AS888 flags
Store intermediate result
Store intermediate result
Update macro program status
Store result at destination
Get next instruction

Table 4-7. Assembler Code of Multiply

UMULI3:	
OP890 SOURCE1,,,110,110;	Perform a subroutine branch
INC;YOE;	Increment address and enable Y bus
OP888 NOP;GROUP5;	Tell 'AS888 to do nothing during jump
SELC 0001;	Set CC to "1" to set up 'AS890 continue
MAR	Maintain address on main address buss
OP890 SOURCE2,00000000100000,110,110,110;	Perform subroutine branch and load B counter
INC;YOE;	Increment microaddress and enable Y bus
OP888 NOPGROUP5;	Tell 'AS888 to do nothing during jump
SELC 0001;	Set CC to "1" to set up 'AS890 continue
MAR	Maintain address on main address bus
OP890 ,,,111,110;	Perform a continue instruction
INC;YOE;	Increment microaddress and enable Y bus
OP888 CLEAR,GROUP5,,,,1001;	Zero out register file accumulator
WE:	Enable writing to register file
SELC 0001:	Set CC to "1" to set up 'AS890 continue
MAR	Maintain address on main address buss
OP890 LOOP,,,111,110;	Perform a continue instruction
INC;YOE;	Increment microaddress and enable Y bus
OP888 LOADMQ,INCS,,,0010;	Load MQ register with S + Cn, from external register file
MAR	Maintain address on main address bus
LOOP:	
OP890 LOOP,,101,111,100;	Decrement B and loop til ZERO = 1
INC;YOE;	Increment microaddress and enable Y bus
OP888 UMULI,GROUP4,01,0011,,1001;	Perform unsigned multiply on accumulator
WE;	Update register file accumulator
MAR	Maintain address on main address bus
OP890 ,,,111,110;	Perform a continue instruction
INC;YOE;	Increment microaddress and enable Y bus
OP888 PASS,INCS,,,,1000;	Put S + Cn in temporary register file
WE;	Allow updating of register file
MAR	Maintain address on main address bus
OP890 STORPSW,,,110,110;	Perform a subroutine branch
INC;YOE;	Increment microaddress and enable Y bus
OP888 NOP,GROUP5;	Tell 'AS888 to do nothing during jump
SELC 0001;	Set CC to "1" for set up 'AS890 continue
MAR	Maintain address on main address bus
OP890 FETCH,,,111;	Perform a branch to FETCH routine
INC;YOE;	Increment microaddress and enable Y bus
OP888 NOP,GROUP5;	Tell 'AS888 to do nothing during jump
SELC 0001	Set CC to "1" for 'AS890 continue

Key to Table 4-7.

OP888 a,b,c,d,e,f	OP890 v,w,x,y,z
where:	where:
a = upper bits of instruction, 17-14	v = DRA value, 14-bits
b = lower bits of instruction, 13-10	w = DRB value, 14-bits
c = value of EB1-EB0	x = RC2-RC0
d = A address of register files	y = S2-S0
e = B address of register files	z = MUX2-MUX0

C address of register files

Table 4-8. Microcode Listing of Multiply

DRA13- DRA0	DRB13- DRB0	RC2-RC0	S2-S0	MUXZ-MUXU INT RAOE OSEL YOE	17-10	0EA DEB OEC SELY EB1 WE	MAP CR
00000000001100	000000000000000	0 0 0	1 1 0 1 1	10111010	1111111	11110001	1 1 1
00000000010000	00000000100000	1 1 0	1 1 0 1 1	10 111010	11111111	11110001	1 1 1
000000000000000	000000000000000	0 0 0	1 1 1 1 1 1	10 111010	11110000	11100000	1 1 1
00001000001000	000000000000000	000	1 1 1 1 1	10 111010	11100100	11100001	1 1 1
00001000001000	000000000000000	1 0 1	1 1 1 1 0	00111010	11010000	11100010	1 1 1
000000000000000	000000000000000	000	1 1 1 1 0	0 1 1 1 1 0 1 0	11111111	11100010	1 1 1
00000000010100	000000000000000	000	1 1 0 1 1	10 111010	11111111	11110001	1 1 1
00000000011000	000000000000000	000	1 1 0 1 1	10 111010	11111111	11110001	1 1 1
00000000000011	000000000000000	000	11100	00 111010	11111111	11110001	1 1 1

Table 4-8. Microcode Listing of Multiply (Continued)

				TR					BSEL1-BSEL0		6	63-60		CONDCO		SFLC3-SFLC0			DIALATCHI	DIAIN	DIACHIC	MARI ATCH	MAR	CONSTPRROM					Α1	1-4	10					SWITCH2-SWITCH1		43.40				B3-B0			73.00	2		REGUWR	REGLWR	REG.	TRANSLATCH	TRANS	SELCNZ	REGUB		DVTC3 DVTC0	BY IES-BY IEU	
	0) (0 (0 (0	0	0 0	0	0 0	0	0	0	0	1	0	0	0 1	ı	1 .	1 1	1	1	0	1	0	0	0	0 (0	0	0	0	0	0 0	(0	0	0	0 (o	0	0 (0	0	0	0	0	1 -	1 1	1	1	1 1	0 (o c	1	1	1	1
þ	0) (0 (0 (0	0	0 0) (0 0	0	0	0	0	1	0	0	0 1	1	1 '	1 1	1	1	0	1	0	0	0	0 (0	0	0	0	0	0 0	(0 (0	0	0 (0	0	0 (0	0	0	0	0	1 1	1 1	1	1	1 (0 (0 0	1	1	1	1
þ	0) (0 (0 (0	0	0 0) (0 0	0	0	0	0	1	0	0	0 1	ı	1 1	1	1	1	0	1	0	0	0	0 (0 0	0	0	0	0	0 0	(0 (0	0	0 (0	0	0 (0 (1	0	0	1	1 1	1 1	1	1	1 (0 (0 0	1	1	1	1
1	0) (0 (Ó	0	0	0 0	0	0 0	0	0	0	0	0	0	0	0 1	1	1 1	1 1	1	1	0	1	0	0	0	0 (0	0	0	0	0	0 0	(0 (0	0	0 (0	0	0 1	0	0	0	0	0	1 1	1 0	1	1	1 (0 (0 0	1	1	1	1
1	0) (0 (0 (0	0	0 0	0	0 0	0	0	0	0	0	0	0	0 1	ı	1 1	1 1	1	1	0	1	0	0	0	0 (0	0	0	0	0	0 0	(0 (0	0	1	1	0	0 (0 (1	0	0	1	1 () 1	0	1	1 (0 (0 0	1	1	1	1
	0) (0 (0 (0	0	0 0) (0 0	0	0	0	0	0	0	0	0 1	1	1 1	1 1	1	1	0	1	0	0	0	0 (0	0	0	0	0	0 0	0	0	0	0	0 (0	0	0 (0 (1	0	0	0	1 () 1	0	1	1 (0 (0 0	1	1	1	1
-	0) (0 (0, 0	0	0	0 0) (0 (0	0	0	0	0	0	0	0 1	١	1 1	1 1	1	1	0	1	0	0	0	0 (0	0	0	0	0	0 0	0	0 (0	0	0 (0	0	0 (0 (0	0	0	0	1 1	1 1	1	1	1 (0 (0 0	1	1	1	1
ŀ	0) (0 (0 (0	0	0 0	0	0 (0	0	0	0	1	0	0	0 1	ı	1 1	۱ 1	1	1	0	1	0	0	0	0 (0 0	0	0	0	0	0 0	(0 (0	0	0 (0	0	0 (0 (0	0	0	0	1 1	1 1	1	1	1 1	0 (0 0	1	1	1	1
1	0 () (0 (0 (0	0	0 0) (0 0	0	0	0	0	1	0	0	0 1	1	1 1	1_1	1	1	1	1	0	0	0	0 (0	0	0	0	0	0 0	(0 (0	0	0 (0	0	0 (0 (0	0	0	0	1 '	ł 1	1	1	1 (0 (0 0	1	1	1	1

- 2. A jump to a routine to store the product in the destination will be handled similarly.
- Multiplication will be unsigned; the result will be placed in two temporary locations of the 'AS888.
- An update to the program status word, which the user can access at the macrocode level, must also be performed but is not shown.

Assembler code is shown in Table 4-7; a microcode listing is given in Table 4-8. The first two lines of microcode are subroutine jumps to opcode fetching routines, which store the operands in register files 2 and 3 in the 'AS888. The next two instructions load up the 'AS890 with a counter constant for the multiply loop, load the MQ register of the 'AS888 with the multiplier and clear the register that is temporarily used for the accumulator.

A loop is then entered to perform the multiply instruction 32 times to form the product, with the multiplicand coming from the internal register file of the 'AS888. Upon exiting the loop, the MQ register is stored

in a temporary register location in the 'AS888. The MQ register now contains the least significant bits of the result and the temporary accumulator the most significant bits. A subroutine jump is made to the program status word update routine; this will take the status flags of the last multiplication iteration and change the macrolevel status word. The next subroutine jump is to a destination routine, which is followed by a branch to the FETCH routine to get the next macroinstruction to be executed.

SYSTEM ENHANCEMENTS

The above example provides a broad overview of 32-bit system design using the 'AS888 and 'AS890. Certain additional options may enhance system performance. These include:

 Status latching. The design does not take into account changes that need to be examined at the microlevel while retaining macrolevel status information. One solution would be to include another register in parallel to the status latch

- and provide control to choose between the two to form the condition code value.
- 2. Interrupts. To efficiently use a computer system, interrupts are used to alter program flow in the case of I/O programming and realtime applications (involving hardware timers). To include this capability, external hardware must be included and the microcode modified accordingly.
- 3. Control store. One way of implementing microprogram memory is to use a ROM-based design. It is becoming more common to design a writable control store, a completely RAMbased or part RAM, part ROM storage system, that can be altered by system operation, such as initialization from a floppy disk subsystem. or by the user to optimize or implement new macrolevel instructions. The cost of implementation must be weighed with the risks involved in changing instructions which may not be supported by other sites.
- 4. Instruction word definitions. Changing the instruction word definitions will have an effect on both system design and performance. Removing Type 3 instructions from the design, for example, will have an effect on both

- hardware and software: the external register file addressing must be changed and the 1-of-2 selector removed. Likewise, changing the opcode length may restrict the instruction address capability and also cause either an increase or decrease in the microcode size.
- 5. Dynamic memory access (DMA). The above system does not support dynamic memory access. To include this function requires a change in the address output control, along with support circuitry for the type of DMA selected. Some error detection and correction logic for main memory might also be included.
- 6. Computer control unit. The design presented here shows a one-level pipeline architecture that is instruction-data based. System throughput may be increased by converting to a pipeline of greater depth, or using another variety of one-level pipeline, such as instruction-address based or address-data based. Care must be taken when increasing the size of the pipeline, especially when handling branch/jump situations. The reader is advised to carefully research this area before implementing any design.

Table 4-9. Critical Delay Path Analysis

	CONTROL LOOP		DATA LOOP								
COMPONENT	DATA PATH	TIME (NS)	COMPONENT	DATA PATH	TIME (NS)						
Pipeline register	Clock to output	9	'AS888-1	Clock to C _n	46						
MUX	Select to output	13	'AS182	C _n to C _{n+z}	. 5						
'AS890-1	CC to output	25	'AS888-1	C _n to SIO	25						
PROM	Access time	20	'AS888-1	SIO to Y	14						
Pipeline register	Setup time	2									
		69			90						

Table 4-10. Fetch Timing Comparison

FETCH	'AS888 32-BIT	Z8001	8086-1	80286	68000L
Data width	32	16	16	16	16
No. of cycles	4	3	4	4	4
Clock rate	11.11 MHz	4 MHz	10 MHz	10 MHz	8 MHz
Total time	360 ns	750 ns	400 ns	400 ns	600 ns

Table 4-11. Multiply Timing Comparison

MULTIPLY	'AS888 32-BIT	'AS888 16-BIT	Z8001	8086-1	80286	68000L
Size	32 × 32	16 × 16	16 × 16	16 × 16	16 × 16	16 × 16
No. of cycles	35	19	70	128	21	≤ 74
Clock rate	11.11 MHz	10.98 MHz	4 MHz	10 MHz	10 MHz	8 MHz
Total time	3.150 μs	1.729 μs	17.5 μs	12.8 μs	2.1 μs	≲9.25 μs

TIMING AND SYSTEM THROUGHPUT

A critical path analysis was undertaken to determine the maximum clock rate for the proposed system. The longest delay path is the multiplication data path, which involves the internal register file and the shift function of the 'AS888. Table 4-9 contains the critical delay calculations for both the ALU and CCU. Since both portions of the system must be satisfied, a clock rate of 90 ns was selected for the following comparisons.

FETCH ANALYSIS

Most microprocessors perform an instruction fetch in a pipeline mode; the next instruction is fetched while the current instruction is executing. The fetch code shown earlier requires a minimum of four cycles: three to issue the code and one to break the pipeline for processing the batch. This results in a total time of 360 ns, based on a 90 ns cycle time. Fetch times for the representative microprocessors have been estimated from data books and are shown in Table 4-10; wait states for slow memory are not included. As can be seen from the table, the 'AS888 design example is estimated to run from 1.1 to 2.1 times faster than the 16-bit microprocessors.

MULTIPLICATION ANALYSIS

This analysis assumes that multiplication is unsigned integer and register to register based. No account is taken of time needed for instruction fetch or operand fetch or store.

The basic loop for the multiply takes 35 cycles: 2 for accumulator and multiplier setup, 32 for actual multiply loop and 1 to store the least significant bits in an internal register file. Given a cycle time of 90 ns, a 32 by 32 bit multiplication can be implemented in 2.275 microseconds. A 16-bit multiply requires 16 iterations of the inner loop; both timings are included in Table 4-11 for comparison. Values for the 16-bit multiplies of the representative microprocessors have been estimated from data books.

As shown in Table 4-11, the 16 by 16 multiply can be performed with the 'AS888 at a faster rate than the 16-bit microprocessors. Even comparing the 32 by 32 multiply of the application design, one can see that the 'AS888 based system has a better macroinstruction execution speed. Using the 'AS888 and 'AS890 in a system design will allow high throughput and a flexible architecture."

Section 5

An Adaptive Clock Generator To Increase 'AS888 System Speed

'AS88-1 instructions execute within 50 to 90 ns; over half execute in less than 60 ns. It is therefore possible to enhance the speed of an 'AS888 system using an adaptive clock generator that spaces clock pulses according to the time required to complete each operation. The advantage of using this circuit is that the system can process each instruction in almost exactly the time it takes the desired results to reach steady-state. The alternative is to use a periodic 90 ns clock and waste use of 'AS888 "idle time." Just how fast the system will run with the adaptive clock is a function of the statistical distribution of microinstructions within any given microprogram.

The time required for an 'AS888 instruction depends on whether shift, carry, register file read, ZERO status test and/or N status test are used. These operations require varying lengths of time to execute, depending on the number of 'AS888 internal delays involved. Whether shift and/or carry are used is determined by the 'AS888 instruction field. ALU source operands can originate from the register file or the DA and DB buses; this is determined by the state of the EA and EB1-EB0 inputs. Whether or not ZERO or N status are tested depends on other system signals, such as a status select field in the microinstruction to select ALU status during conditional branching. Depending on the system architecture, the pipelining scheme used and the flexibility of the microprogram, the designer may wish to ensure that test ZERO and test N signals be made available during the cycle in which ZERO or N are generated in order to better match clock pulse spacing to processing delay. By also providing a register file read signal, the clock spacing will be optimally matched to the processing delay.

CIRCUIT DESCRIPTION

A diagram of the adaptive clock circuit is given in Figure 5-1. The circuit consists of a PROM decoder and a programmable oscillator. The PROM contains a table of cycle length codes as a function of the 'AS888 instruction field, register file read (RFRD), ZERO test (ZTST) and N test (NTST). These signals are connected to the PROM address inputs from the control store outputs as shown. If the RFRD, ZTST and NTST signals are not available, these inputs can be tied high, or a smaller PROM can be used.

The cycle length codes residing in PROM are used to select one of nine delays in the programmable delay line oscillator. The selected delay provides the phase shift required for oscillation. Two programmable delay lines (Data Delay Devices PDU-1613-5) are needed; they must be alternately switched into the feedback loop so that each has

time to empty. The programmable delay lines establish the timing from leading edge to leading edge of the clock for an overall error of only ± 3.5 ns. The delays for various fixed-length delay lines are indicated by the numbers in the numbered boxes in Figure 5-1.

Timing for this circuit is shown in Figure 5-2. RST initializes the circuit. When RST releases, the open collector output of U4a provides an initial rising edge from which all successive rising edges are regenerated. Toggle flip-flop U3a switches between the two halves of the oscillator. Latches U6a and U6b are alternately enabled by the Q and \overline{Q} outputs of U3b. In this manner only one delay line at a time is selected to receive a pulse. U3a generates $\overline{OE1}$ and $\overline{OE2}$ which select the available delay line for output. The pulse width regulation is also initiated by U3a. TO and TO serve as references for edge detectors U5a-U5d. The fixed delay lines shape OC1, CLR1, $\overline{OC2}$, and CLR2. The output control $\overline{OC1}$ (or $\overline{OC2}$) on U6a (or U6b) turns off several nanoseconds after a rising transition in TQ (or TQ) has occurred thereby holding Q1 (or Q2) high. This stretches the on-time of the pulse to nearly 50 ns. U6a (or U6b) is cleared 10 ns later. After another 10 ns the output control turns on again, allowing the Q which was just cleared to establish the falling edge of the stretched pulse. This stretched pulse then enters the selected delay line, U7 (or U8), exiting at a time established by the cycle length code. The delay line output enable, OE1 (or OE2) switches in the delay line before its pulse is ready to exit. In this manner, the width of the previous pulse is regulated to within 20 to 30 ns.

PROM PROGRAM

The cycle lengths are defined by analyzing the propagation delays from the 'AS888 data sheet given in Table 5-1. Variations in cycle lengths depend on whether shift, carry, register file read, ZERO test or N test are used. The algorithm for determining cycle length is flowcharted in Figures 5-3—5-6. Total cycle length is found by adding up all the contributing delays for each possible case. Sums less than 50 ns must be adjusted to 50 ns since this is the minimum clock cycle length specified in the data sheet. Seven nanoseconds is used as the propagation time for \overline{G} /P to Cn; this assumes an 'AS182 lookahead carry generator is used with the 'AS888. Each total delay is rounded up to the nearest integer multiple of 5 ns, which gives nine possible outcomes.

Use of the shifters or carry is inherent in each instruction as shown in Table 5-2. Cycle length codes can be generated by looking up Table 5-2 for each instruction, performing the algorithm in Figures 5-3—5-6, and encoding

Application Reports




Figure 5-1. Adaptive Clock Generator Circuit




Figure 5-2. Adaptive Clock Generator Timing Diagram

Table 5-1. 'AS888-1 Timing Characteristics

PARAMETER	FROM					TO (0	JTPUT)					UNIT
PANAIVIETEN	(INPUT)	Y	C _{n + 8}	G, P	Z*	N	OVR	DA	DB	QIO	SIO	OWIT
	A3-A0,	44	30	36	50	44	44	17	17	48	48	
	B3-B0	44	30	36	50	44	44	17	17	40	40	
	DA7-DA0,	36	24	24	46	41	32			40	40	
	DB7-DB0	30	24	24	40	41	32	_	_	40	40	
	C _n	22	8	_	27	21	16	_	_	25	25]
	EA	40	25	25	49	41	41	_	_	44	44	
	ĒB	40	25	25	49	41	41	_	_	44	44	
	17-10	46	27	27	50	42	35	_	_	45	45	
^t pd	OEB	_	_	_	_	_	-	-	12	- ·	_	ns
	ŌĒŸ	12	_	_	_	_	-	_	_	_	_	
	Q10 (n)	14	_	_	20	_					_	
	Shift	14	_	_	20	_	_	_	_	_		ł
	SIO (n)	14			20	18						
	Shift	14	_	_	20	10	_	_	_	_	_	
	CK	50	46	46	50	50	50	30	30	50	50	
	OEA	_	_	_	_	_	_	12	_		_	
	SSF**	_	_	_	_	_	9	-	_	_	_	

^{*}Load resistor R1 = 100

NOTE 1: For load circuit and voltage waveforms, see page 1-12 of The TTL Data Book, Volume 3, 1984.

^{**}For byte instructions only.

each of the nine possible time delays with a number from 0 to 8. A BASIC program which follows this procedure and generates the PROM data in Data I/O hex-ASCII format is shown in Program 5-1. Program lines 147-149 look up carry and shift for each instruction. Once carry and shift are known, the program solves the total delay algorithm in Figures 5-3-5-6 for all cases of ZTST, NTST, and RFRD as shown in program lines 163-184. At this point the actual time to process the microinstruction for the given conditions is solved. The time values are then encoded from 0 to 8 in program lines 188-195. The output is listed in Figure 5-7.

Table 5-2. Shift and Carry as a Function of I7-I0

GF	ROUP 1 INSTRUCTIONS	,	
INSTRUCTION BITS (13-10) HEX CODE	MNEMONIC	CARRY	SHIFT
0			
1	ADD	~	
2	SUBR	~	
3	SUBS	~	
4	INCS	~	
5	INCNS	~	
6	INCR	~	
7	INCNR	~	
8			
9	XOR	,	
Α	AND	,	
В	OR		
С	NAND		
D	NOR		
E	ANDNR		
F			
GF	ROUP 2 INSTRUCTIONS		
INSTRUCTION BITS (17-14)	MNEMONIC	CARRY	SHIFT
HEX CODE	MINEMONIC	CARRY	эпігі
o	SRA		~
1	SRAD		~
2	SRL		_
	0		
3	SRLD		-
3 4	1		
	SRLD		-
. 4	SRLD SLA		1
. 4 5	SRLD SLA SLAD		1 1 1
. 4 5 6	SRLD SLA SLAD SLC		
4 5 6 7	SRLD SLA SLAD SLC SLCD		
4 5 6 7 8	SRLD SLA SLAD SLC SLCD SRC		
4 5 6 7 8 9	SRLD SLA SLAD SLC SLCD SRC SRCD		
4 5 6 7 8 9 A	SRLD SLA SLAD SLC SLCD SRC SRCD MQSRA		
4 5 6 7 8 9 A B	SRLD SLA SLAD SLC SLCD SRC SRCD MQSRA MQSRL		
4 5 6 7 8 9 A B C	SRLD SLA SLAD SLC SLCD SRC SRCD MOSRA MOSRL MOSLL		

Table 5-2. Shift and Carry as a Function of I7-I0 (Continued)

GI	ROUP 3 INSTRUCTIONS		
INSTRUCTION BITS (17-10)	MNEMONIC	CARRY	SHIFT
HEX CODE			
08	SET1	_	
18	SET0		
28	TB1		
38	ТВО		
48	ABS	_	
58	SMTC	~	
68	ADDI	~	
78	SUBI	_	
88	BADD		
98	BSUBS	_	
A8	BSUBR	~	
B8	BINCS	~	
C8	BINCNS	-	
D8	BXOR		
E8	BAND		
F8	BOR		
	ROUP 4 INSTRUCTIONS		
00	CRC		–
10	SEL	<i>~</i> .	
20	SNORM	~	_
30	DNORM		_
40	DIVRF	~	
50	SDIVQF	~	
60	SMULI	~	
70	SMULT	·	<i>-</i>
80	SDIVIN		<i> </i>
90	SDIVIS	<i>-</i>	
Α0	SDIVI	· -	"
во	UDIVIS	~	_
CO	UDIVI	~	
DO	UMULI	_	_
EO	SDIVIT	~	_
FO	UDIVIT	~	~
Gi	ROUP 5 INSTRUCTIONS		
0F	CLR		
1F	CLR		
2F	CLR		
3F	CLR		
4F	CLR		l
5F	CLR		
6F	CLR		
7F	BCDBIN	<i></i>	_
8F	EX3BC	<i></i>	1
9F	EX3C	<i>_</i>	
AF	SDIVO		
BF	CLR		
CF	CLR		
DF	BINEX3		_
EF .	CLR		
FF	NOP	ĺ	1
	L	l	L




Figure 5-3. Propagation Delay Without Carry and Without Shift




Figure 5-4. Propagation Delay Without Carry and With Shift




Figure 5-5. Propagation Delay With Carry and Without Shift




Figure 5-6. Propagation Delay With Carry and With Shift

```
100
       CLS
PRINT
101
102
                                                                                                  ": '*
                                  'AS888-1 ADAPTIVE CLOCK GENERATOR
       PRINT "
                                                                                                  " · · *~
103
                                     PROM DATA GENERATION PROGRAM
       PRINT "
                                                                                                  ": '*
104
                                               May 24, 1985
                                                                                                   · *
105
106
107
108 DEFINT A-Z
109 DIM TABLE (4096)
110
111
       DEFINE TRANSMISSION CONTROL CHARACTERS
112
113 STX$=CHR$(2)
114 ETX$=CHR$(3)
115 CR$=CHR$(13)+CHR$(10)
116
    TX$=STX$
117 BS$=CHR$(8)
118
119
       INPUT USER'S PROM DATA FILE NAME AND OPEN THE FILE
120
121
122
    PRINT: INPUT "PROM DATA OUTPUT FILE NAME"; OF$: PRINT OPEN "0", #1, OF$: PRINT "WRITING CYCLE LENGTH CODES TO "; OF$; "...": PRINT
123
124
125
       SET UP DATA I/O PROGRAMMER FOR HEX-ASCII (COMMA) FORMAT
126
127
128
129
    PRINT #1,"53A"
       FOR EACH 'AS888 INSTRUCTION (BITS I7-I0), DETERMINE IF
       SHIFT AND/OR CARRY ARE USED
130
131
132
    FOR I7I4 = 0 TO 15
      FOR 1310 = 0 TO 15
133
134
135
136
        DEFINE THE 8-BIT INSTRUCTION FIELD AND IDENTIFY WHICH GROUP(S)
        THE INSTRUCTION BELONGS TO
137
138
139
        1710 = 1714 * 16 + 1310
        GROUP1 = (1310<>0) AND (1310<>8) AND (1310<>15)
        GROUP2 = GROUP1
140
        GROUP3 = (1310 = 8)
141
142
143
        GROUP4 = (1310 = 0)
GROUP5 = (1310 = 15)
144
145
146
       DETERMINE WHETHER THE INSTRUCTION USES SHIFT AND/OR CARRY
147
        CARRY = (GROUP1 AND (I714<8))
OR (GROUP3 AND (I714>3) AND (I714<13))
OR (GROUP4 AND (I714<>0) AND (I714<>3) AND (I714<>8))
        OR (GROUP5 AND ( (1714>7) AND (1714<11) OR (1714 = 13)))
148
149
        SHIFT =
                       (GROUP2 AND (1714<14))
                  OR (GROUP4 AND (1714<>1) AND (1714<>4) AND (1714<>5))
OR (GROUP5 AND (1714=7) OR (1714 = 13)))
150
151
152
153
       GIVEN WHETHER SHIFT AND/OR CARRY ARE USED, FIND THE WORST CASE DELAY (IN INCREMENTS OF 5 NS) IF REGISTER FILE READ, ZERO TEST AND/OR N TEST
154
        ALSO OCCUR
155
    FOR RF = 0 TO -1
FOR Z = 0 TO -1
FOR N = 0 TO -1
                 0 TO -1 STEP -1
0 TO -1 STEP -1
0 TO -1 STEP -1
156
157
158 FOR N =
159
160
        SOLVE PROPAGATION DELAY USING 'AS888 DATA SHEET; ROUND UP TO NEAREST 5\ \text{NS} INCREMENT
161
162
163
     IF NOT CARRY AND NOT SHIFT
                                                                                   THEN TIME = 50
164
Ī65
     IF
         NOT CARRY AND
                                  SHIFT AND NOT RF AND
                                                                                   THEN TIME = 60
         NOT CARRY AND
                                  SHIFT AND NOT RF AND NOT Z AND
```

Program 5-1. BASIC Program to Generate PROM Data

```
168 IF
169 IF
              CARRY AND
                                                                                                   70
        NOT
                                                                                                =
         NOT
              CARRY AND
                                                                                                   70
17Ö
         NOT CARRY AND
171
172
                                                                                                  60
55
55
70
              CARRY AND
                           NOT
NOT
                                 SHIFT AND
SHIFT AND
                                                    RF
RF
                                                       AND NOT Z
AND NOT Z
AND Z
AND NOT Z
                                                                                   THEN
                                                                                   THEN
                                                                                         TIME
173
    IF
              CARRY
                     AND
                                                                     AND
174
175
              CARRY AND
     ĪF
                           NOT
                                 SHIFT
                                         AND
                                                    RF
                                                                     AND NOT N
                                                                                   THEN
                                                                                         TIME
                           NOT
                                 SHIFT
                                              NOT RF
NOT RF
              CARRY
                                                                                         TIME
                      AND
                                         AND
                                                                                   THEN
              CARRY AND
                                 SHIFT AND NOT
176
    IF
                           NOT
                                                                     AND
                                                                                   THEN
                                                                                         TIME
                                                                                                   65
                                                        AND NOT Z AND NOT N THEN TIME
177
     ļF
              CARRY AND NOT
                                 SHIFT AND NOT RE
178
179 IF
              CARRY AND
                                 SHIFT
                                         AND
                                                    RF
                                                        AND
                                                                                   THEN
                                                                   Ź
              CARRY AND
                                 SHIFT AND
                                                                                                  75
70
90
180
    ĬF
IF
                                                    ŔF
                                                        AND NOT
                                                                      AND
                                                                                   THEN
                                                                                         TIME
181
182
183
                                 SHIFT
              CARRY
                      AND
                                         AND
                                                    RF
                                                        AND
                                                             NOT
                                                                     AND NOT N
                                                                                   THEN
              CARRY AND
CARRY AND
                                 SHIFT AND NOT RE
                                                            Z THEN TIME
NOT Z AND NOT N THEN TIME
NOT Z AND NOT N THEN TIME
     ĨF
                                                        AND
    İF
                                                   RF
                                                                                                   90
                                                        AND
                                                                                                =
184
              CARRY AND
                                 SHIFT AND NOT RE
                                                       AND NOT
185
186
       ENCODE THE TIME DELAYS AS FOLLOWS
187
               = 50 THEN
= 55 THEN
188
     IF
                             CODE
189
     ĬF
         TIME
                             CODE
190
                  60
         TIME
                      THEN
                             CODE
191
192
193
         TIME
               ==
                  65
                      THEN
                             CODE
     ÎF
         TIME
                  70
                      THEN
         TIME
               =
                  75
                      THEN
                             CODE
        TIME
TIME
TIME
194
     ĬF
               =
                  80
                      THEN
                             CODE
                                      67
195
196
197
                  85
90
                      THEN
               =
                      THEN
                             CODE
    ' WRITE THE SELECT CODE TO THE OUTPUT FILE ' IN DATA I/O HEX ASCII (COMMA) FORMAT
198
199
200
201
     IF ADDR=4095 THEN TX$=ETX$
202 IF ADDR/16=INT(ADDR/16) THEN PRINT #1,TX$;"$A";RIGHT$("000"+HEX$(ADDR),4);".
": FLSF PRINT #1.".":
202 11 ADDR/10-141(ADDR/10) HEN FRINT

"; ELSE PRINT #1,",";

203 PRINT #1,"0";RIGHT$(STR$(CODE),1);

204 ADDR=ADDR+1
    TX$=ETX$+CR$+STX$

NEXT:NEXT:NEXT

PRINT STRING$(14,8);INT(100*ADDR/4096);"%%";TAB(6);" COMPLETE";
205
206
207
208 NEXT:NEXT
209 CLOSE 1:PRINT"PROM DATA FILE ";OF$;" IS READY.":SYSTEM
210
211
212
```

167 IF

NOT CARRY AND

Program 5-1. BASIC Program to Generate PROM Data (Continued)

```
$3000.01.02.02.02.03.04.04.04.07.08.08.08.08.04.05.06.06
$40010.07.08.08.08.08.04.05.06.06.07.08.08.08.004.05.06.06
$400210.07.08.08.08.08.04.05.06.06.07.08.08.08.08.04.05.06.06
$40030.07.08.08.08.08.04.05.06.06.07.08.08.08.08.04.05.06.06
$40030.07.08.08.08.08.04.05.06.06.07.08.08.08.08.04.05.06.06
$40040.00.00.00.00.00.00.00.00.07.08.08.08.08.08.04.05.06.06
$40050.07.08.08.08.08.04.05.06.06.07.08.08.08.08.04.05.06.06
$40050.07.08.08.08.08.04.05.06.06.07.08.08.08.08.04.05.06.06
$40070.07.08.08.08.08.04.05.06.06.07.08.08.08.08.04.05.06.06
$40070.07.08.08.08.08.04.05.06.06.07.08.08.08.08.04.05.06.06
$40090.07.08.08.08.08.04.05.06.06.07.08.08.08.08.04.05.06.06
$40090.07.08.08.08.08.04.05.06.06.07.08.08.08.08.04.05.06.06
$40090.07.08.08.08.08.04.05.06.06.07.08.08.08.08.04.05.06.06
$40090.07.08.08.08.08.04.05.06.06.07.08.08.08.08.04.05.06.06
$400000.77.08.08.08.08.04.05.06.06.07.08.08.08.08.04.05.06.06
$400000.07.08.08.08.08.04.05.06.06.07.08.08.08.09.04.05.06.06
$400000.07.08.08.08.08.04.05.06.06.07.08.08.08.08.04.05.06.06
$400000.07.08.08.08.08.04.05.06.06.07.08.08.08.08.04.05.06.06
$400000.07.08.08.08.08.04.05.06.06.07.08.08.08.08.04.05.06.06
$400000.07.08.08.08.08.04.05.06.06.07.08.08.08.08.04.05.06.06
$400000.07.08.08.08.08.04.05.06.06.07.08.08.08.08.04.05.06.06
$400000.07.08.08.08.08.04.05.06.06.07.08.08.08.08.04.05.06.06
$400000.07.08.08.08.08.04.05.06.06.07.08.08.08.08.04.05.06.06
$400000.07.08.08.08.08.04.05.06.06.07.08.08.08.08.04.05.06.06
$400000.07.08.08.08.08.04.05.06.06.07.08.08.08.08.04.05.06.06
$400100.07.08.08.08.08.04.05.06.06.07.08.08.08.08.04.05.06.06
$40100.07.08.08.08.08.04.05.06.06.07.08.08.08.08.04.05.06.06
$40100.07.08.08.08.08.04.05.06.06.07.08.08.08.08.04.05.06.06
$401100.07.08.08.08.08.04.05.06.06.07.08.08.08.08.04.05.06.06
$401100.07.08.08.08.08.04.05.06.06.07.08.08.08.08.04.05.06.06
$401100.07.08.08.08.08.04.05.06.06.07.08.08.08.08.04.05.06.06
$401100.07.08.08.08.08.04.05.06.06.07.08.08.08.08.04.05.06.06
$401100.07.08.08.08.08.04.05.06.06.07.08.08.08.08.04.05.06.06
$401100.07.08.08.08.0
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             $A0400.01.02.02.02.03.04.04.04.01.02.02.02.03.04.04.04.04
$A0410.01.02.02.02.03.04.04.04.01.02.02.02.03.04.04.04.04
$A0420.01.02.02.02.03.04.04.04.01.02.02.02.03.04.04.04.04
$A0430.01.02.02.02.03.04.04.04.01.02.02.02.02.03.04.04.04.04
$A04450.01.02.02.02.03.04.04.04.01.01.02.02.02.02.03.04.04.04.04
$A04450.01.02.02.02.03.04.04.04.01.01.02.02.02.02.03.04.04.04.04
$A04450.01.02.02.02.03.04.04.04.01.01.02.02.02.02.03.04.04.04.04
$A04450.01.02.02.02.03.04.04.04.01.01.02.02.02.02.03.04.04.04.04
$A04450.01.02.02.02.03.04.04.04.01.01.02.02.02.02.03.04.04.04.04
$A04450.01.02.02.02.03.04.04.04.01.01.02.02.02.02.03.04.04.04.04
$A04450.01.02.02.02.03.04.04.04.01.03.03.04.04.04.01.01.02.02.02
$A0480.01.02.02.02.03.04.04.04.01.01.02.02.02.02.03.04.04.04.04
$A04450.01.02.02.02.03.04.04.04.04.01.02.02.02.02.03.04.04.04.04
$A04460.01.02.02.02.03.04.04.04.04.01.02.02.02.02.03.04.04.04.04
$A04460.01.02.02.02.03.04.04.04.04.01.02.02.02.02.03.04.04.04.04
$A04460.01.02.02.02.03.04.04.04.04.01.02.02.02.02.03.04.04.04.04
$A04460.01.02.02.02.03.04.04.04.04.01.02.02.02.02.03.04.04.04.04
$A04460.01.02.02.02.03.04.04.04.01.01.02.02.02.02.03.04.04.04.04
$A04460.01.02.02.02.03.04.04.04.01.01.02.02.02.02.03.04.04.04.04
$A04660.01.02.02.02.03.04.04.04.01.01.02.02.02.02.03.04.04.04.04
$A0450.01.02.02.02.03.04.04.04.01.01.02.02.02.02.03.04.04.04.04
$A0450.01.02.02.02.03.04.04.04.03.03.04.04.01.01.02.02
$A05500.07.08.08.08.04.04.05.06.06.01.02.02.02.03.04.04.04.04
$A05500.01.02.02.02.03.04.04.04.03.03.04.04.01.01.02.02
$A05500.07.08.08.08.09.04.04.04.03.03.04.04.01.01.02.02.02
$A05500.07.08.08.08.09.04.04.04.03.02.02.02.03.04.04.04.04
$A05500.01.02.02.02.03.04.04.04.04.03.03.04.04.01.01.02.02.02
$A05500.07.08.08.08.09.04.09.04.04.01.02.02.02.03.04.04.04.04
$A05500.01.02.02.02.03.04.04.04.04.01.02.02.02.03.04.04.04.04
$A05500.01.02.02.02.03.04.04.04.04.01.02.02.02.03.04.04.04.04
$A05500.01.02.02.02.03.04.04.04.04.01.02.02.02.03.04.04.04.04
$A05500.01.02.02.02.03.04.04.04.04.04.04.02.02.02.03.04.04.04.04
$A05500.01.02.02.02.03.04.04.04.04.04.04.0
```

Figure 5-7. PROM Data

Section 6

Floating-Point System Design Using the 'AS888/'AS890

Bit-slice processor architecture addresses the problem of optimizing system performance while allowing the user to balance hardware complexity against software flexibility. Bit-slice systems usually operate at or near the speed of the most primitive of programmable processors, the PROM state sequencer. Of course, bit-slice architecture incorporates circuitry dedicated not only to sequencing, but also data processing (ALU) operations. In keeping with the trend of these programmable devices to track the speed of fast discrete hardware, the 'AS888 8-bit slice ALU and 'AS890 microsequencer have been produced in Advanced Schottky bipolar technology. In addition to sheer speed, the components feature greater density (2 micron geometry) for greater functionality (more special purpose circuitry on board). The impact will be faster, more powerful systems in applications which previously pushed the limits of bit-slice processors.

Consider an application in which bit-slice architecture has dominated for years: CPU design. The microprogrammed CPU itself spans a spectrum of uses ranging from general purpose minicomputers to compact airborne computers. A specific example which illustrates various facets of design using the 'AS888 and 'AS890 is a CPU with a floating-point utility to compute sin(x).

The design process can be subject to many influences, including personal preference, available development tools, peculiarities of the application, and constraints from the user, customer or manufacturing environment. No hard and fast design rules could be applied universally, but most designers will start with a specific plan in mind.

The goal of this example is to produce the hardware and microprogram which will implement the sin(x) function in floating-point arithmetic. Before the microprogram can be assembled, the hardware must be defined since the fields of


the microinstruction are dedicated to specific hardware once the microinstruction register is hardwired to the devices it controls. Since the final architecture chosen depends on tradeoffs between implementing certain operations in hardware or software, critical applications will require that a cursory analysis of the software be made before the hardware is cast in concrete. Attempting to develop microcode for a tentative architecture will force the issue on which operations are better suited for hardware. Before the architecture or the microprogram requirements can be known, the algorithms which describe the application processes must be defined. Once an algorithm is formulated it can be broken down into operations involving variable and constant quantities. The variables can be assigned to registers and then the algorithm can be translated into a microprogram. The following steps illustrate the plan for this CPU design example incorporating a floating-point sin(x) utility:

- Step 1: Choose a floating-point number system
- Step 2: Choose an algorithm for approximating $\sin(x)$
- Step 3: Make 'AS888 register assignments
- Step 4: Substitute registers for variables in the algorithm
- Step 5: Decompose steps of the algorithm into simple operations
- Step 6: Translate into 'AS888/890 operations; identify subroutines
- Step 7: Expand subroutines into 'AS888/890 operations
- Step 8: Evaluate trade-offs and block diagram the hardware
- Step 9: Define microinstruction fields during detailed hardware design
- Step 10: Assemble the microprogram

STEP 1: CHOOSE A FLOATING-POINT NUMBER SYSTEM

An IEEE floating-point format will be chosen for this example for portability of data and software. It is important to note that the IEEE defines many standards in arithmetic processing, but for simplicity this example will encompass only number format. Furthermore, while several formats are IEEE compatible, only the basic single-precision format will be considered.

The IEEE basic single-precision format is defined as a 32-bit representation in which the component fields are a 1-bit sign s, an 8-bit biased exponent e and a 23-bit fraction f which are assembled in the following order:



The quantity is evaluated as $(-1)^s 2^e - 127 (1.f)$. Not-a-number, zero and infinity have special representations. The one preceding the binary point is implied and is called the implicit one or implicit bit. It coincides with the fact that the digits are normalized (left justified).

STEP 2: CHOOSE AN ALGORITHM FOR Sin(x)

Many algorithms are discussed in the literature for approximating useful quantities like $\sin(x)$. Literature research is a good place to start to familiarize oneself with various algorithms and trade-offs for a particular application. Computer simulation is also useful to compare algorithms for speed and accuracy, R.F. Ruckdeschel in BASIC Scientific Subroutines, Vol. 1 (BYTE, McGraw-Hill Publications Co., New York, N.Y., 1981, pp. 159-191) discusses trade-offs and provides a simulation in BASIC for a sin(x) algorithm. An adaptation of this material has been chosen for this example:

Reduce angle range to first quadrant. $(0 \le x \le \pi/2)$

Compute $\sin(x) \approx \sum_{n=0}^{6} A_n x^{2n-1}$. The coefficients are:

Coefficient	Decimal	IEEE hex
A_0	1.000000	3F80 0000
A_1	- 0.1666667	BE2A AAAD
A ₂	0.008333333	3C08 8888
A3	-0.0001984127	B950 0D01
A4	0.000002755760	3638 EF99
A5	-0.00000002507060	B2D7 5AD5
A ₆	0.0000000001641060	2F34 6FBC

The algorithm can be implemented in the following steps:

- Reduce angle range to first quadrant. $(0 \le x \le \pi/2)$
 - 1) SIGN = SGN(x)
 - 2) ABSX = ||x||
 - 3) XNEW = ABSX $-2\pi \times INT(ABSX/2\pi)$
 - 4) If XNEW $> \pi$ then SIGN = -SIGN and XNEW = XNEW $-\pi$
 - 5) If XNEW $> \pi/2$ then XNEW $= \pi XNEW$

where

$$SGN(x) = \begin{cases} +1 & \text{if } x \ge 0 \\ -1 & \text{if } x < 0 \end{cases}$$

INT(x) = integer function

- Compute $\sin(x) \simeq \sum_{n=0}^{6} A_n x^{2n-1}$.
 - 1) Let $XSQR = XNEW^2$; INITIALIZE SINX = 0
 - 2) Do i = 6 to 1 step -1 $SINX = XSOR \times SINX + A(i)$

3) $SINX = SIGN \times XNEW \times SINX$

Step B-2 computes the summation in a geometric series for economy. The major difference between steps A and B is that A requires more diverse ALU operations while B uses only multiplication and addition recursively.

STEP 3: MAKE 'AS888 REGISTER ASSIGNMENTS

Just as in assembly language programming, registers must be allocated for variables. Using Rn to denote the 'AS888 register whose address is n, where $0 \le n \le F$ (hex), the following register assignments can be made:

R0 = X

R1 = SIGN

R2 = ABSX

R3 = XNEW

R4 = XSQR

R5 = SINX

The following constants can also be defined:

Constant	Decimal	IEEE hex
$PI = \pi$	3.141593	4059 0FDB
$PIOVR2 = \pi/2$	1.570797	3FC9 OFDB
$2PI = 2\pi$	6.283185	40C9 0FDB
$1OVR2PI = 1/2\pi$	0.159155	3E22 F981

STEP 4: SUBSTITUTE REGISTERS FOR VARIABLES IN THE ALGORITHM

Now the algorithm can be rewritten with registers replacing variables:

- Reduce angle range to first quadrant $(0 \le x \le \pi/2)$.
 - 1) R1 = SGN(R0)
 - 2) R2 = ||R0||
 - 3) R3 = R2 $2\pi \times INT(R2/2\pi)$
 - 4) If R3 > π then R1 = -R1; R3 = R3 π
 - 5) If R3 > $\pi/2$ then R3 = π R3
- Compute $\sin(x) \simeq \sum_{n=0}^{6} A_n x^{2n-1}$. B)
 - 1) Let $R4 = R0^2$; INITIALIZE R5 = 0
 - 2) Do i = 6 to 1 step -1 $R5 = R4 \times R5 + A(i)$ Enddo
 - 3) $R5 = R1 \times R0 \times R5$

Since various references to constants are made, it is probably best to load constants as needed rather than attempt to allocate registers for them. Constants can be loaded from a constant field in the microinstruction or from ROM. The trade-off is 32 bits by 16K of micromemory versus 32 bits by the number of constants (typically less than 16K). For this example, it will be assumed that a constant field in the microinstruction is acceptable.

STEP 5: DECOMPOSE STEPS IN THE ALGORITHM INTO SIMPLE OPERATIONS

The sin(x) function can be microprogrammed as a subroutine; let FSIN be its entry address. R0 would be loaded with x before FSIN was called. Upon return, R5 would contain sin(x). Now decompose the steps in the algorithm into simple arithmetic and logical operations. Other operations can be left as functions to be defined later.

FSIN: SUBROUTINE

R1 = SGN(R0)

; A) Reduce angle range to first quadrant. $(0 \le x \le \pi/2)$

; 1) Let R1 = Sign of R0

```
B) Compute \sin(x) \approx \sum_{n=0}^{6} \sum_{n=0}^{6} 
                                        1) Let R4 = R0^2. Let R5 = 0
  R4 = R0 * R0
  R5 = 0
  R5 = R4 * R5
                                        2) Do i = 6 to 1 step -1
  R5 = R5 + A6
                                            R5 = R4 \times R5 + A(i)
  R5 = R4 * R5
                                          Enddo
  R5 = R5 + A5
  R5 = R4 * R5
                                          (To implement a loop,
  R5 = R5 + A4
                                          use an 'AS890 counter
  R5 = R4 * R5
                                          to index a memory containing
  R5 = R5 + A3
                                          the constants.)
  R5 = R4 * R5
  R5 = R5 + A2
  R5 = R4 * R5
  R5 = R5 + A1
  R5 = R4 * R5
  R5 = R5 + A0
  R5 = R0 * R5
                                        3) R5 = R1 \times R0 \times R5
   R5 = R5 * R1 : RETURN
```

END SUBROUTINE

STEP 6: TRANSLATE INTO 'AS888/890 INSTRUCTIONS; IDENTIFY SUBROUTINES

The simplified steps of the algorithm can be represented fairly easily as 'AS888/890 instructions. Necessary functions (and suggested names) can be identified by inspection as:

- 1) FMUL Floating-point multiplication
- 2) FADD Floating-point addition
- 3) FINT Floating-point integer conversion
- 4) FINV Floating-point additive inverse (to subtract using FADD)
- 5) FABS Floating-point absolute value
- 6) FSGN Floating-point sign test
- 7) FCHS Floating-point change of sign (to multiply by SIGN)

"Function" in this context refers to a special operation regardless of how it is coded. In fact, FMUL and FADD are fairly complex and require detailed explanation. FINV, FABS, FSGN and FCHS are single instruction operations that mask or mask and test. FINT requires several inline instructions or a subroutine and will be left to the interested reader as an exercise. Now the steps of the algorithm can be translated into 'AS888/890 operations which include references to these functions.

FSIN: SUBROUTINE

```
; A) Reduce angle range to first quadrant. (0 \le x \le \pi/2)
     R1 = FSGN(R0)
                                          ; Get sign bit (MSB)
     R2 = FABS(R0)
                                          ; Take absolute value (clear MSB)
     R3 = FMUL(R2, 1OVR2PI)
                                          ; Multiply register and constant
     R3 = FINT(R3)
                                          ; Floating-point integer conversion
     R3 = FMUL(R3,2PI)
                                          ; Multiply register and constant
     R3 = FADD(R2,INV(R3))
                                          ; Subtract registers by adding inverse
     Y = FADD(R3, NEGPI) : TEST NEG; Subtract by adding negative constant
     JT SIN1
                                          ; Jump if true (jump if negative)
     R1 = FINV(R1)
                                          ; Complement sign of R1
     R3 = FADD(R3, NEGPI)
                                          ; Subtract by adding negative constant
SIN1:Y = PIOVR2 - R3 : TEST NEG
                                          ; Subtract to compare (don't store)
     JT SIN2
                                          ; Jump if true (jump if negative)
     R3 = FADD(PI,FINV(R3))
                                          ; Subtract by adding negative register
```

```
; B) Compute \sin(x) = \sum_{n=0}^{6} A_n X^{2n-1}
SIN2: R4 = FMUL(R0,R0)
                                         : Square by multiplying
      R5 = A6
                                         : Initialize series
      R5 = FMUL(R4,R5)
                                         ; Multiply registers
      R5 = FADD(R5.A5)
                                         ; Add coefficient
      R5 = FMUL(R4,R5)
                                         ; Multiply registers
      R5 = FADD(R5,A4)
                                         ; Add coefficient
      R5 = FMUL(R4,R5)
                                         ; Multiply registers
      R5 = FADD(R5.A3)
                                         ; Add coefficient
      R5 = FMUL(R4.R5)
                                         ; Multiply registers
      R5 = FADD(R5,A2)
                                         ; Add coefficient
      R5 = FMUL(R4.R5)
                                         : Multiply registers
      R5' = FADD(R5,A1)
                                         ; Add coefficient
      R5 = FMUL(R4.R5)
                                         ; Multiply registers
     R5 = FADD(R5.A0)
                                         : Add coefficient
      R5 = FMUL(R0,R5)
                                         ; Multiply registers
      R5 = FCHS(R5,R1) : RETURN
                                         : Change MSB of R5 to MSB of R1
```

END SUBROUTINE

This contrived language has a syntax which may be suitable for a source program. For the sake of illustration, it can be assumed that the microassembler recognizes this particular syntax. The series was computed inline instead of using a loop since it is relatively short. If a loop were used, a means of indexing the constants would be required.

STEP 7: EXPAND SUBROUTINES INTO 'AS888/890 OPERATIONS

FMUL and FADD algorithms can now be expanded. Since they are called extensively from FSIN, they are more critical to the efficiency of the final design. Wherever possible, it is desirable to reduce the execution time of both in order to maintain efficiency.

Floating-Point Multiplication

Let M1 be the multiplier and M2 be the multiplicand whose product is P. Let the sign, exponent and fraction fields of their IEEE representation be:

```
M1: |S1|E1|F1|
M2: |S2|E2|F2
 P: |S3|E3|F3|
```

P is found by multiplying mantissas (fraction plus implicit one) and adding exponents. Since M1 and M2 are normalized, the range of $1.F1 \times 1.F2$ is

$$1.00...0 \le 1.F1 \times 1.F2 \le 11.1...10$$

The implicit bit may "overflow" into bit position 24. This type of overflow must be detected so that the result can be normalized. Normalization requires right shifting the result of $1.F1 \times 1.F2$ and incrementing E3. The implicit bit is then cleared when S3, E3 and M3 are packed to form P. The floating-point multiplication algorithm may then be defined as follows:

- 1) Unpack M1 into signed fraction (SF1) and exponent (E1)
- 2) Set the implicit bit in SF1
- 3) Unpack M2 into signed fraction (SF2) and exponent (E2)
- 4) Set the implicit bit in SF2
- 5) Perform SF3 = SF1 \times SF2 using signed integer multiplication
- 6) Perform E3 = E1 + E2
- 7) Test SF3 for overflow into bit 24
- 8) If true, then increment E3 and right shift SF3
- 9) Clear the implicit bit in SF3
- 10) Pack E3 and SF3 to get P

As before, the steps of this algorithm can be broken down into simpler operations:

```
1) Unpack M1 into signed fraction (SF1) and exponent (E1)
       E1 = FEXP(M1)
       SF1 = FRAC(M1)
```

2) Set the implicit bit in SF1

SF1 = SF1 OR BIT23

3) Unpack M2 into signed fraction (SF2) and exponent (E2) E2 = FEXP (M2)

SF2 = FRAC (M2)

4) Set the implicit bit in SF2 SF2 = SF2 OR BIT23

5) Perform SF3 = SF1 \times SF2 using signed integer multiplication SF3 = IMUL (SF1, SF2)

Perform E3 = E1 + E2E3 = E1 + E2

7) Test SF3 for overflow into bit 24 TEST (SF3 AND BIT24) JUMP IF FALSE to step 9

8) If true, then increment E3 and right shift SF3

INC E3 SF3 = RSHFT (SF3)

9) Clear the implicit bit in SF3. $SF3 = SF3 AND NOT_BIT23$

10) Pack E3 and SF3 to get P P = SF3 OR E3

FEXP, FRAC, testing bit 24 and setting/clearing bit 23 are all mask operations that translate into single 'AS888 instructions. The integer multiplication (IMUL) is simply the multiplication algorithm supported by the 'AS888 instruction set. No significant hardware features are required to do floating-point multiplication, nor are any subroutines required to support it.

Register assignments can now be made as before. Since FSIN uses registers in the lower half of the register file, it might be preferable to restrict FMUL to the upper registers. For example:

RF = PRE = M1, F1, SF1RD = M2, F2, SF2RC = E1RB = E2

RE and RD can share variables that need not be preserved. Using this assignment, FMUL computes RF = FMUL(RE,RD). RE and RD must be loaded prior to calling FMUL and RF must be stored upon return. By substituting registers for variables and reorganizing operations in the FMUL algorithm to better fit 'AS888/890 operations the following source program may be created:

FMUL: SUBROUTINE

RC = FEXP(RE); Unpack M1 into exponent RE = FRAC(RE): and fraction RE = RE OR BIT23; Set implicit bit MQ = SMTC(RE); Prepare to multiply RB = FEXP(RD); Unpack M2 into exponent RD = FMAG(RD): and fraction RD = RD OR BIT23; Set implicit bit RD = SMTC(RD); Prepare to multiply

```
RE = 0 : RCA = #22d
                                           : Initialize to multiply
       RE = SMULI RD : LOOP RCA
                                          ; Integer multiplication iteration
       RE = SMULT RD
                                           : Final step in signed multiply
       Y = TBO(RE,BIT1):BYTE = #0100b:TEST Z; Test "overflow"
       JF FMUL1
                                           ; Jump if false (exponent ok)
       INEX(RC)
                                           : Increment exponent: add 00800000
       RE = SRA(RE)
                                           ; Shift fraction to normalize
FMUL1:RC = RC + RB : TEST CARRY
                                           ; Add exponents and test carry
       JT ERROR
                                           ; Jump if carry true to handler
       RE = SMTC(RE)
                                           ; Get sign magnitude fraction
       RE = RE AND #807F_FFFFh
                                           ; Clear implicit bit
       RF = RE OR RC : RETURN
                                           ; Pack fraction and exponent
```

Floating-Point Addition

The floating-point addition algorithm (FADD) is slightly more complex than FMUL, since the two addends will usually not have the same exponent. Therefore the smaller (absolute value) addend must first be chosen by comparing exponents. Then it must be denormalized to align its digits with the digits of the larger addend. In other words, the two addends must have the same exponent before their fractions can be added. This process can be described by the following algorithm:

```
1) Unpack A1 to get SF1 and E1
2) Set implicit bit in SF1
3) Unpack A2 to get SF2 and E2
```

4) Set implicit bit in SF2

5) If E2 > E1 then go to step 9 $(\|A1\| \le \|A2\|)$

6) Let DIFF = E1 - E2

7) Do i = 1 to DIFF

SF2 = RSHFT(SF2) (Arithmetic right shift) Enddo 8) Let E3 = E1, go to step 12

 $(\|A2\| > \|A1\|)$

9) Let DIFF = E2 - E110) Do i = 1 to DIFF

SF1 = RSHFT(SF1) (Arithmetic right shift) Enddo

11) Let E3 = E2

12) SF3 = SF1 + SF2

13) Test "overflow" into bit 24

14) Jump if false to step 17

15) Increment exponent E3

16) Normalize signed fraction with right arithmetic shift

17) Clear implicit bit

18) Pack: SUM = SF3 or E3

19) Return

Register assignments for variables must now be made. Since FSIN uses registers in the lower half of the 'AS888 register file, it is necessary to use the upper registers:

RF = SUMRE = A1, F1, SF1RD = A2, F2, SF2RC = E1RB = E2

By slightly reorganizing the sequence to better fit 'AS888/890 operations, the following microprogram to perform FADD can be created:

```
FADD: SUBROUTINE
```

;16) Normalize signed fraction

RF = SRA(RF) : JT ERROR

; 1) Unpack A1 to get SF1 and E1 RC = FEXP(RE); Get exponent (E1) RE = FRAC(RE); Get signed fraction (SF1) ; 2) Set implicit bit in SF1 MQ = RE OR BIT23; Set implicit bit RE = SMTC(RE); Convert to two's complement ; 3) Unpack A2 to get SF2 and A2 RB = FEXP(RD); Get exponent (E2) RD = FRAC(RD): Get signed fraction (SF2) ; 4) Set implicit bit in SF2 RD = RD OR BIT23: Set implicit bit RD = SMTC(RD); Convert to two's complement ; 5) If E2 > E1 then go to step 9 RF = RC - RB: TEST NEGATIVE; Compare A2 from A1 JT FADD1 : RCA = #8; Jump if E2 > E1; set up loop count ; 6) Let DIFF = E1 - E2. Y/RF = SLC(RF) : LOOP RCA; Rotate 8 times to get difference RCA = Y/RF; Load difference in loop counter ; 7) Do i = 1 to DIFF SF2 = RSHFT(SF2)Enddo RD = SRA(RD) : LOOP RCA; Orient digits of smaller addend ; 8) Let E3 = E1, go to step 12 RB = RC : JUMP FADD2; Swap registers and branch ; 9) Let DIFF = E2 - E1FADD1: RF = NOT(RF); Complement result of E1 - E2 Y/RF = SLC(RF) : LOOP RCA; Shift 8 times to get DIFF RCA = Y/RF; Load DIFF in loop counter (10) Do i = 1 TO DIFF SF1 = RSHFT(SF1)Enddo RE = SRA(RE) : LOOP RCA; Align SF1 with SF2 ;11) Let E3 = E2 (no instruction required — RB already has E2 in it) :12) SF3 = SF1 + SF2 FADD2: RF = RD + RE: Add RF = SMTC(RF); Convert to sign-magnitude ;13) Test "overflow" into bit 24 RF = TB0 (RF, BIT24); Check for normalization ;14) Jump if false to step 17 JF FADD3 : If so, finish and exit ;15) Else increment exponent INC RB: TEST NEG : Test for exponent overflow

; Jump to error handler if overflow

:17) Clear implicit bit

FADD3: RF = SETO (RF. BIT23): Reset bit 23 of RF

;18) Pack: SUM = SF3 OR E3

RF = RF OR RB : RETURN: OR signed fraction and exponent

There is an important consequence of FADD which impacts the hardware. Since the number of shifts required to denormalize the small addend is data dependent (computed in the ALU), it is necessary to provide a path between the ALU Y bus and the 'AS890 DRA bus. All the other operations are simple 'AS888/890 instructions, including the FRAC and FEXP mask operations discussed during the development of FMUL. ERROR is a floating-point overflow error handler.

STEP 8: EVALUATE TRADE-OFFS AND BLOCK DIAGRAM THE HARDWARE

A rough estimate of the FSIN worst case execution time can be arrived at by making the following observations about FSIN, FMUL and FADD:

FMUL.

integer recursion ≈ 22 cycles other instructions = 18 cycles total ≈ 40 cycles

FADD

denormalization = 23 cycles other instructions ≈ 25 cycles total \approx 50 cycles

FSIN

number of calls to FMUL = 12number of calls to FADD = 11number of other cycles ≈ 10

Approximate worst case total = $10 + (12 \times 40) + (11 \times 50) = 1040$ cycles. At 50 nanoseconds per cycle, this requires approximately 52 microseconds. There are few improvements that could be made in hardware to speed this time, except perhaps the addition of a flash multiplier which would reduce the integer computation by about 20 cycles (an overall reduction of about two percent). A barrel shifter could have the same benefit during floating-point addition for a total reduction of about 4 percent. For the sake of simplicity, it will be assumed that 52 microseconds is acceptable for the sin(x) computation.

Another issue which must be considered is the problem of loading the 'AS888 and 'AS890 with constants. A slight materials cost reduction might be realized by storing constants in table PROMs rather than in control store memory. An interesting use of the DRA and DRB ports on the 'AS890 would be to use the output of RCA or RCB to index data in the constant PROM. This would allow long series to be implemented in loop form rather than the inline method used in FSIN. Once again, the constant PROM will not be implemented for the sake of simplicity.

Now the architecture can be designed to meet the requirements identified throughout this analysis:

- 1) A path between the 'AS888 Y bus and the 'AS890 DRA bus.
- 2) A path between the microinstruction register and the 'AS890 DRA bus for loading loop counts and branch addresses.
- 3) A path between the microinstruction register and the 'AS888 Y bus for loading constants.
- 4) Independent control of \overline{SIOO} in each 'AS888 slice to allow bit/byte instructions.
- 5) A status register to store 'AS888 status for testing.
- 6) A status mux to test the 'AS888 status, bit 23 of the 'AS888 Y bus, bit 24 of the 'AS888 Y bus and hardwired 0 and 1.

A system having these features is illustrated in Figure 6-1.

STEP 9: DEFINE MICROINSTRUCTION FIELDS DURING DETAILED HARDWARE DESIGN

The detailed hardware design will produce a wiring diagram that fixes the position within the microinstruction of each of the various control signals that are connected from the microinstruction register to the 'AS888, 'AS890, status mux and any other special hardware. Once this design is complete it is possible for the assembler to sort the control bits of each instruction properly so that they will be properly oriented when the microprogram is installed in the target system.

STEP 10: ASSEMBLE THE MICROPROGRAM

TI is currently developing an 'AS888/890 microassembler. Several microassemblers are commercially available, and many users prefer to write their own. The microprogram shown in Table 6-1 was hand-assembled, but has a syntax that is suitable for interpretation by a user-written assembler.




Figure 6-1. Block Diagram of Floating-Point Processor

Table 6.1. Floating Point Sin(x) Microprogram

			Q 25	ş	1-EB0	5	ee 2	. ≿		2			32-	bit	day on the second	15	18	SiO16	22-RC0	MUX2-MUX0	9. I	DRE	113-		5 ,	SEL
	* R1 = FSGN(R0)		5 B			-					-		ons			T			T			DR				77
0000 SIN:	R1 = R0 AND #8000 0000h * R2 = FABS(R0)	0	0 X	1 (2	1	1 1	0	0	FA	8	0 (0 0	0	0 0	0 1	1	1 1	0	2	7 X	X	X X	K 1	1	1 7
0001 0002	R2 = R0 R2 = R0 SETO #80h : BYTE = #1000b														XX.											
	* R3 = FMUL(R2,10VR2PI)										İ															
0003 0004	RE = R2 RD = #3EA2 F984h														X X . 9 8											
0005	JSR FMUL														X X											
0006	R3 = RF * R3 = FINT(R3)		r A	3 1	, ^	•	, ,	U	U	г 0	1^	^ ′	`^	^ .	^ ^	^ '	•	' '	10	2	′ ′	^	^ '	` '	'	'[]
0007	RF = R3														X X											
0008 0009	JSR FINT (EXERCISE FOR READER) R3 = RF														хх											
000A	* R3 = FMUL(R3,2PI) RE = R3		2 X	F	ı x	1	1 1	٥	0	FA	×	x :	κx	x	хх	۷l,	1	1 1	١	2	7 X	x	x :	X 1	1	1/7/
000B	RD = #40C9 0FDBh	0	хх	D :	×Χ	1	1 1	0	Х	FF	4	0 (9	0	F D	B 1	1	1 1	ΙÓ	2	7 >	X	X :	X 1	1	1 7 .
000C	JSR FMUL R3 = RF														ХХ											
	* R3 = FADD(R2,INV(R3))			_					•					v		J.				•			J			
000E 000F	RE = R2 RD = R5 XOR #8000 0000h														0 0											
0010 0011	JSR FADD R3 = RF														XX											
0011	* Y = FADD(R2,NEGPI)	ľ	. ^	ŭ	•				Ŭ		T		```	^	^ ^	Ή.		•	1	-	•	` ^	^		•	17
0012 0013	RE = R2 RD = #C059 0FDBh														X X F D											
0013	JSR FADD	1.	хх	X:	ΧХ	1	1 1	Х	Х	FF	X	X X	ΧХ	X.	ΧX	X 1	1	1 1	0	1	4 (0	7	4 1	1	1 7
0015 0016	Y = RF : TEST NEG JT SIN1														XX											
	* R1 = FINV(R1)																									
0017	R1 = R1 XOR #8000 0000h * R3 = FADD(R3,NEGPI)	0	1 X	1	02	1	1 1	Ò	0	F 9	8	0 (0 0	0	0 0	0 1	1	1 1	0	2	7 X	X	X :	X 1	1	' 7
0018	RE = R3														хх											
0019 001A	RD = #C059 0FDBh JSR FADD														F D											
001B	R3 = RF	0	FΧ	3) X	1	1 1	0	0	F 6	×	X)	×Χ	X:	хх	X 1	1	1 1	ļ	2	7 X	X	X :	X 1	1	1 7
* SIN1: 001C SIN1:	Y = FADD (PIOVR2,INV(R3)) : TEST NEG RE = #3FC9 0FDBh	0	хх	Ε:	кx	1	1 1	1	0	F 6	3	5 (. 9	0	F D	в 1	1	1 1	0	2	7 X	×	x :	X 1	1	1/7/
001D	RD = R3 XOR #8000 0000h	0	зх	D	2	1	1 1	0	0	F 9	8	0 (0	0	0 0	0 1	1	1 1	0	2	7 X	X	X	X 1	1	1 7
001E 001F	JSR FADD Y = RF : TEST NEG	1	FΧ	X	X	1	1 0	0	0	F 6	X	X X	СX	X :	ΚΧ. ΚΧ.	X 1	1	1 1	0	2	7 X	×	X X	X 1	1	1 2
0020	JT SIN2 * R3 = FADD(PI,FINV(R3))	1	хх	X :	ΚX	1	1 1	Х	х	FF	×	X)	(X	X :	K X :	X 1	1	1 1	0	1	7 0	0	0 (0 1	1	1기
0021	RE = #4059 0FDBh														F D											
0022 0023	RD = R3 XOR #8000 0000h JSR FADD														0 0 K X :											
0024	R3 = RF														×Χ											
* SIN2: 0025 SIN2:	R4 = FMUL(R0,R0) RE = R0	0	óχ	E (х	1	1 1	0	0	F 6	x	x)	СX	x :	×Χ.	x 1	1	1 1	0	2	7 X	×	x :	X 1	1	1 7
0026	RD = R0	0	0 X	D	X	1	1 1	0	0	F 6	x	χþ	< X	X:	X X	X 1	1	1 1	0	2	7 >	CX	X:	X 1	1	1 7
0027 0028	JSR FMUL R4 = RF														XX											1 7

Table 6.1. Floating Point Sin(x) Microprogram (Continued)

WE	A3-A0	B3-B0	3-5	B	EB1-EB0	OEA	OEB	OEY	SELY	5		0-12					bita				<u>SIO0</u>	SIO8	SIO16	SI024	RC2-RC0	MUX2-MUX0	S2-S0			313 B0	ļ-	RAOE	RBOE	NC	SEI
0	X	X	5	0	X	1	1	1	1	0	F	6	2	F	3	4	6	F	В	С	1	1	1	1	0	2	7	x	X	x	x	1	1	1	7
0 1	5 X	X X	D X	0 X	X X X	1	1 1 1	1	0 X	0 X	F	6 F	X X X X	X	X	X	X	X	X	X	1	1 1 1	1	1	0 0 0	2 1	7 4	Х 0	X 0	Х 6	X 0		1 1 1	1 1 1	7777
0 1	X X	X X	D X	X X	X X X	1 1		1	1 X	X	F	F	В	2 X	D X	7 X	5 X	A X	D X	5 X	1	1	1	1	0 0 0	2 1	7 4	Ŏ Ņ	X 0	X 7	X 4	1 1 1	1	1 1 1	7777
0 1	5 X	X X	D X	0 X	X X X	1		1	0 X	0	F	6 F	X	X X	Х	X X	X X	X X	X	X	1	1 1 1	1 1 1	1 1 1 1	0	2 1	7 4	X 0	X 0	X X 6 X	X 0	1		1	7777
0	X	X	D	X X	X X X	1		1 1	1 X	X X	F F	F F		6 X	3 X	8 X	E X	F X	9 X	9 X	1	1		1 1		2 1	7 4	X 0	X 0		X 4	1	1	1 1 1	7777
0 1	5 X	X X	D X	0 X	X X X	1 1	1 1 1	1	0 X	0 X	F	6 F	Х	X X	X	X X	X X	X X	X X	X	1	1 1 1	1	1	0 0 0	2 1	7 4	Х 0	X 0	Х	X 0		1	1 1 1 1	7777
0 1	X X	X X	D X	X X	X X X	1	1 1 1	1	1 X	X X	F F		B X	9 X		0 X	0 X	D X	0 X	1 X	1	1	1	1	0 0 0	2 1	7	X 0	X 0	7	X 4	1	1	1	7777
0 1	5 X	X X	D X	0 X	X X X	1 1	1 1 1	1 1	0 X	0 X	F F	6 F		X X	X X	X X	X X	X X	X X	X	1	1	1	1	0 0 0	2 1	7 4	X 0	X 0	X 6	X 0		1	1 1 1 1	7777
0 1	X X	X X	D	X X	X X X	1	1	1	1 X	X X	F	F	3	C	0 X	8 X	8 X	8 X	8 X	8 X	1	1	1	1	0 0 0	2 1	7 4	Х 0	X 0	Х 7	X 4	1	1	1 1 1 1	777
0 1	5 X	X X	D X	0 X	X X X	1 1	1 1 1	1	0 X	0 X	F F	6 F	×××	X X	X	X X	X X	X X	X	X X	1		1	1	0 0 0	2 1	7 4	X 0	X 0	X 6	X 0		1	1 1 1 1	7777
0 1	X X	X X	D X	X X	X X X	1	1	1	1 X	1 X	F F	F	B X	E X	2 X	A X	A X	A X	A X	D X	1	1	1	1	0 0 0	2	7 4	X 0	X 0	X 7	X 4	1	1 1 1	1	7777
0 1	5 X	X X	D X	0 X	Х	1	1	1 1	0 X	0 X	F F	6 F	X X X	X X	X	X X	X X	X	X	X	1	1 1 1	1 1 1	1	0 0 0	2	7 4	X 0	X 0	Х	X 0	1 1	1 1 1	1 1 1 1	7 7 7 7

002C 002D

002E

002F

0030

0031

0032

0033

0034 0035

0036

0037

0038

0039

003A

003B

003C

003D

003E 003F

0040

0041

0042

0043 0044

0045

0046

0047

0048

0049

004A

004B

004C

004D

004E

004F

0050

0051

0052

0053 0054

0055

JSR FMUL R5 = RF* R5 = FADD(R5,A5)

RE = R5RD = #B2D7 5AD5h JSR FADD R5 = RF

* R5 = FMUL(R4,R5) RE = R4RD = R5JSR FMUL

* R5 = FADD(R5,A4) RE = R5RD = #3638 EF99h JSR FADD R5 = RF

* R5 = FMUL(R4,R5) RE = R4RD = R5JSR FMUL R5 = RF

R5 = RF

* R5 = FADD(R5,A3) RE = R5 $RD = \#B950 \ 0D01h$ JSR FADD

R5 = RF* R5 = FMUL(R4,R5)RE = R4

RD = R5

JSR FMUL

R5 = RF* R5 = FADD(R5,A2)RE = R5

RD = #3C08 8888h JSR FADD R5 = RF

* R5 = FMUL(R4,R5)RE = R4RD = R5JSR FMUL R5 = RF

* R5 = FADD(R5,A1)RE = R5RD = #BE2A AAADhJSR FADD R5 = RF

* R5 = FMUL(R4,R5)RE = R4RD = R5JSR FMUL R5 = RF

Table 6.1. Floating Point Sin(x) Microprogram (Continued)

		_										T						T			Т							\Box
		Æ	A3-A0	3-60		B1-EB0	Z I	8 2	E	i _	01-71				}-bit			90	08	SIO16	22-RC0	MUX2-MUX0	2-S0		B13-	. NOE	RBOE	נה כי
		3	₹ 6	<u>ن</u> و	100	ш	0	0 0	0	Ö	2	<u> </u>	!	Cor	sta	nt		S	S	S V	2	Σ	iš	DF	RB0	ā	E .	티즈
0056 0057 0058 0059	* R5 = FADD(R5,A0) RE = R5 RD = #3F80 0000h JSR FADD R5 = RF	0	X	K D	X	X X	1	1 1 1 1	1 X	X	F F	3 X	F :	3 0 K X	0 . X	0 X	0 0 X X	1	1	1 1 1 1	0	2 1	7)	(X) 0	X .	X 1 4 1	1 1 1 1 1	1 7 1 7
005A 005B 005C 005D	* R5 = FMUL(R0,R5) RE = R0 RD = R5 JSR FMUL R5 = RF	0	5) X)	K D	0 X	X	1	1 1 1 1	0 X	0 X	F 6 F F	×	X	(X	X	X X	х х х х	1	1	1 1 1 1	0	2 1	7)	(X	X :	X 1 0 1	1 1 1 1 1	1 7 1 7
005E 005F	* R5 = FCHS(R5,R1) : RETURN R1 = R1 OR #7FFF FFFFh R5 = R5 XOR R1 : RETURN																										1 1	
0060 FMUL:	* RC = FEXP(RE) RC = RE AND #7F80 0000h	0	E >	k c	0	2	1	1 1	0	0	FΑ	7	F	3 0	0	0	0 0	1	1	1 1	0	2	7)	(X	x:	X 1	1	1 7
0061	* RE = FRAC(RE) RE = RE AND #807F FFFFh	0	E >	ΚE	0	2	1	1 1	0	0	FΑ	8	0	7 F	F	F	FF	1	1	1 1	0	2	7)	(X	x:	X 1	1	1 7
0062	* RE = RE OR bit23 RE = RE OR #0080 0000h	0	E·)	(F	0	2	1	1 1	0	0	FВ	0	0 :	3 0	0	0	0 0	1	1	1 1	0	2	7)	(X	x:	X 1	1	1 7
0063 0064	* MQ = SMTC(RE) RE = SMTC(RE) LOADMQ : PASS																										1 1	
0065	* RB = FEXP(RD) RB = RD AND #7F80 0000h	0	D >	ΚВ	0	2	1	1 1	0	0	FΑ	7	F	3 0	0	0	0 0	1	1	1 1	0	2	7)	(X	X	X 1	1	1 7
0066	* RD = FRAC(RD) RD = RD AND #807F FFFFh	0	D)	K D	0	2	1	1 1	0	0	FΑ	8	0	7 F	F	F	FF	1	1	1 1	0	2	7)	κx	×	X 1	1	1 7
0067 0068 0069 006A 006B 006C 006D	RD = RD OR bit23 RD = SMTC(RD) RE = 0 : RCB = #22D RE = SMULI RD : LOOP RCB RE = SMULI RD : TB0(RE,bit1) : BYTE = #0100b : TEST Z JT FMUL1	0 0 0 0	X E E E D E D E	D D	X 0 0 0	0 0 0 0	1 · 1 · 1 · 1 · 1 · 1 · 1 · 1 · 1 · 1 ·	1 1 1 1 1 1 1 1	1 1 1 0	D 0 0 0		X 0 X X X	X	X X O 0 X X X X	0 X X X	X 0 X X	X X 1 6 X X X X X X	1 1 1 1	1 1 1 1 0	1 1 1 1 1 1 1 1 1 1	0 6 5 0	2 1 6 6 2	7) 7) 7 (7)	(X (X) 0 (X (X	X 6 X	X 1 X 1 A 1 X 1 X 1	1 1	
006E 006F	* INEX RC RC = RC ADD #0080 0000h RE = SRA(RE)																										1 1	
0070 FMUL1: 0071	RC = RC ADD RB : TEST CARRY JT ERROR																										1	
0072 0073	RE = SMTC(RE) RE = RE AND #807F FFFFh																										1	
* FADD: 0074 FADD:		0	c >	κс	0	2	1	1 1	0	0	FΑ	7	F	3 0	0	0	0 0	1	1	1 1	0	2	7)	ΚX	x:	X 1	1	1 7
0075	* RE = FRAC(RE) RE = RE AND #807F FFFFh	0	E >	ΚE	0	2	1	1 1	0	0	FΑ	8	0 7	7 F	F	F	FF	1	1	1 1	0	2	7)	(X	x:	X 1	1	1 7
0076 0077	MQ = RE OR bit23 RE = SMTC(RE)																										1	
0078	* RB = FEXP(RD) RB = RD AND #7F80 0000	0	D >	(В	0	2	1	1 1	0	0	FΑ	7	F	3 0	0	0	0 0	1	1	1 1	0	2	7)	(X	X	X 1	1	1 7

Table 6.1. Floating Point Sin(x) Microprogram (Continued)

WE	A3-A0	B3-B0	03-60	E	EB1-EB0	OEA	OEB	OEY	SELY	చ	;	01-/1			C		-bi		:		200	808	SIO16	SI024	RC2-RC0	MUX2-MUX0	S2-S0			313 B0	: -	RAOE	RBOE	S
0	D	X X D	D	0	2 2 0	1 1 1	1 1 1	1 1 1	0	0 0	F	В		0	8	0	0	0	0	F O X	1 1 1	1 1 1	1 1 1	1	0	2	7	Х	Х	X X X	Х	1	1 1 1	1 1 1
-	_	B X		-	0 X	1	1	1	0 X	0 X	F	3		х	Х	Х	Х	х	Х	х	1	1	1	1		2	7	х	х	X	х	1	1	1
		X X					1	0												X X	1	1 1	1 1	1	5 2	-		-	0	7 8	E 0	1	1	1
-	_	X X	_	-		1	1	1 1	0				X X							X X	1	1 1	1	1	1 0				0 X	7 X	E	1	1	1
0	F X	XXX	F X			1 1 1	1 1 1	0 0		0 X	6 F	F	X X	X X	X	X	X X	X	X	X X	1 1 1	1 1 1	1 1 1	1	_	1 6	7 7	X 0	X 0	•	X 4	1	1	1 1 1
0	D D	X E F	F	0 0 X	0 0	1 1	1 1 1	1 1	0	0	F 5		X X	X X		X X	X X	X	X	X		1 1 1	1 1 1	1	0	-	7	X	X	_	6 X X	1 1 1	1 1 1	1 1 1
0 1 0		F X X		0 X 0	0 X X	1 1 1	1 1 1	1 1 1	1 X 1	0 X 1	3 F F	F	х	Х	Х	Х	Х	Х	Х	X X X	1	1 1 1	1 1 1	1 1 1	0	4	7	Х	Χ	X X X	X		1 1 1	1
0	F 7 F	7 F B	F 0	0	X 0	1	1	1	0	0	1	6 8	х	X X	X X	X X	X X	X X	X X	X X	1	1	1	1	0 0	1	7	X	X	XXX	X	1	1	1

RF = RF OR RB : RETURN

008C FADD3:

008D

Excerpt from SN74AS888, SN74AS890 **Bit-Slice Processor** User's Guide



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes in the devices or the device specifications identified in this publication without notice. TI advises its customers to obtain the latest version of device specifications to verify, before placing orders, that the information being relied upon by the customer is current.

TI warrants performance of its semiconductor products to current specifications in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems such testing necessary to support this warranty. Unless mandated by government requirements, specific testing of all parameters of each device is not necessarily performed.

In the absence of written agreement to the contrary, TI assumes no liability for TI applications assistance, customer's product design, or infringement of patents or copyrights of third parties by or arising from use of semiconductor devices described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor devices might be or are used.

Copyright © 1986, Texas Instruments Incorporated

32-Bit CPU Design Methodology

Microprogramming and bit-slice technology have made possible the development of powerful systems using flexible instructions sets and wide address/data buses to access more than one Gigaword of physical main memory. This section discusses one design approach to such a system, using 'AS888 bit-slice and 'AS890 microsequencer components.

A structured approach to system design, such as that illustrated in Figure 4-1, is recommended in developing custom bit-slice designs. The product specification gives a starting point or basis for the project. In this example, four 'AS888 bit slices are used to implement the 32-bit arithmetic portion of the CPU, and an 'AS890 microsequencer is used for ALU and system control. A group of PROMs stores the microinstructions; a writable control store could also be implemented using additional control logic and components to load and modify the microprogram memory. The system is designed to access more than one Gigaword of memory.




Figure 4-1. System Design Approach

Since speed is a concern, carry look-ahead rather than ripple-through logic is recommended. If ripple-through logic were used, the system clock would need to be slowed down to allow the propagation of the carry bits through the various 'AS888 stages. By using carry look-ahead, the amount of time needed for the data to stabilize is greatly reduced by anticipating the carry across the 'AS888 packages.

So that the scratchpad area can be used for address calculations and mathematical computations, the 'AS888's internal register file is dedicated for system functions. To provide the system user with a macrolevel equivalent of register locations, a 16-word external register file is also included. Access to the external register file will be under microprogram control, allowing address selection to come from the microcode itself or from one of the three operand fields of the instruction register.

PROMs eliminate the use of main memory as a source for constants used in initialization or table look-up functions. Accessing main memory for table values would require time and slow system throughput; by placing fixed values in fast PROMs, access time is kept to a minimum and system throughput is not altered.

Control, data and address buses shared by the system are accessed by three-state registers. The control register, as explained in section 4.1.2, supplies the non-CPU part of a computer system with control signals. The data bus allows the ALU to supply data for the rest of the system and can also be a source of data for the ALU; this is accomplished by using three-state registers to drive the bi-directional data bus, along with registers to sample the bus. The address bus uses one of the external register file locations to maintain a program counter, thus allowing a 32-bit address bus capable of addressing about four Gigawords of main memory. Using three-state drivers for this bus enables other subsystems to take control of the system buses.

A pipeline register supplies the microsequencer and the ALU with both data and instructions. To get macrocode into the system, an instruction register and a mapping PROM are used to convert the opcode to a microprogram routine address. The condition code signal, used for testing various conditions, is supplied by a registerinput based PAL. PAL inputs can be fixed values or combinations of the status signals coming from the ALU. The read address select pins for the 'AS888's internal B register can be sourced from the microword itself or from three nibbles of the macroword, to provide offsets for the N-way branches to various microcode routines.

Designing a 32-Bit System

A typical 32-bit system block diagram using the 'AS888 bit-slice and 'AS890 microsequencer is shown in Figures 4-2 and 4-3. It can be broken down into two sections, the ALU (arithmetic logic unit) and the CCU (computer control unit). The ALU section performs all manipulation of data both to and from main memory, such as arithmetic and logical operations. The CCU section controls instruction (macrocode) flow and any miscellaneous control operations, such as fetching instructions or supplying addresses for main memory access.

4.1.1 Construction of the ALU

To cascade the four 'AS888s to obtain the 32-bit arithmetic unit shown in Figure 4-4. the shift multiplex \overline{SIOO} and \overline{QIOO} terminals are connected to the $\overline{SIO7}$ and $\overline{QIO7}$ terminals of adjacent packages, and the least significant package's signals are connected to the most-significant package's. Optionally, SN74ALS240 inverting gates can be connected to the SIOO-SIO7 terminals and the byte inputs to implement byte and bit control. Another chip, the SN74AS182 look-ahead carry generator, provides a ripple-carry function, to help system throughput.

The design includes a 16-word register file, the SN74AS870 (see Figure 4-3). This allows the user to access 16 working areas for temporary data storage or address calculations such as indexing. In this design example, the 'AS888's internal register file is not accessible directly by the user; it is reserved for microcode operations, such as address computation and temporary storage for arithmetic operations. Addressing the register files is permitted through the microprogram or from the macrocode instruction register under microcode control.

The transfer register connected to the 'AS888's Y and DB buses allows for feedback into the 'AS888 under microprogram control. Since the constant PROMs and the external register file share the A bus, they cannot be accessed at the same time. The transfer register enables data from the external register file to be transmitted to the B bus, making possible the addition of operands from the constant PROMs and the external register file, for example.

Constant PROMs are also included to simplify the programming and operation of the ALU by supplying fixed data for various operations, such as:

- 1) Clearing the system register files for initialization. This will bring the system up to a known state.
- 2) Supplying a correction value to the offset in a branch instruction, i.e., converting a 16-bit offset to a true 32-bit address.
- 3) Table look-up for fixed mathematical operations, such as computing sines and cosines.

4.1.2 Construction of the CCU

Sequencing and branching operations at speeds compatible with the 'AS888 are supplied by the 'AS890, a microprogrammed controller working as a powerful microsequencer (see Figure 3-1). Features of the 'AS890 include:

- 1) Stack capability. The 9-word stack can be accessed by using a stack pointer or a read pointer; the latter is designed for non-destructive dumping of the stack contents.
- 2) Register/counter facility. Two registers, DRA and DRB, can be used for latching data from the external data buses or as counters for loops. A ZERO signal is generated when the decremented counter reaches a zero value.
- 3) Interrupt control. A register for temporarily holding the return address is supplied; upon entering the interrupt routine, the contents of the return register must be pushed onto the stack for later use.
- 4) Next address generation. The Y output multiplexer offers a selection of same or incremented address, address from DRA or DRB buses, address from stack, or a concatenation of DRA13-DRA4 and B3-B0.

A microprogram memory/pipeline register supplies the microsequencer and the rest of the system with instructions (see Figure 4-2). The memory might consist of ROMs, or it could be a writable-control store with support logic to allow loading or updating of the control store. For a general purpose machine with a fixed instruction set, ROMs would be more economic.

Some 'AS890 instructions are influenced by the CC input. Many are variations of branch and jump instructions. To form and supply CC, a register can be used to latch the state of the 'AS888 and supply inputs to a PAL for decoding, based upon the microcode's needs. Combinatorial logic in the PAL allows multiple or single events to be selected or provides a fixed value of "1" or "0" for forced conditions.

To supply the microsequencer with the proper address of the microcode-equivalent version of the macrocode instruction, an instruction register and mapping PROM are needed. Under microprogram control, the instruction register samples the data bus to get the macrocode instruction. The opcode portion is passed to the mapping PROM to form an address to the microcode routine. When the microcode is ready to jump to the routine, it turns off the Y bus output of the 'AS890 and enables the output of the mapping PROM. An optional means of altering the address uses B3-B0 inputs of the 'AS890 to implement a N-way branch routine. In this method, the ten most significant address bits of DRA or DRA are concatenated with the B3-B0 bits to supply an address.

Control information is supplied to the rest of the system via the control register and bus. By setting various bits within the control register, information can be passed to other subsystems, such as memory and I/O peripherals. Bit 0 could represent the read/write control line while bit 1 could select memory or I/O for the read/write. Bit 2 might function to enable interrupts and bit 3 to indicate when the system should enter a "wait" state for slow memory. The remaining control bits can be programmed by the system designer to indicate additional condition states of the "macrosystem".




Figure 4-2. CCU Block Diagram




Figure 4-3. ALU Block Diagram

Addressing of the register files, both the 'AS888 internal and the 'AS870 external, is done through the use of two 1-of-2 selector banks. The first bank selects address source; this design offers a choice for operand processing of fixed values from the microcode or values from the macroinstruction latched in the instruction register. The second bank selects the first or second operand as an address source for port 0 of the external register file; port 1 uses the third operand as an address source.

It should be noted that the design presented in Figure 4-2 for the computer control unit is a one-level pipeline that is instruction-data based. The address and contents of the next instruction are being fetched while the current instruction is being executed. Tracing through the data flow, the following can be observed:

- 1) The pipeline register contains the current instruction being executed;
- 2) The ALU has just executed its instruction, and has the current status ready at its output pins;
- 3) The status register that is attached to the ALU contains the previous instruction's resulting status:
- 4) The contents of the next microprogram word are being fetched at the same time that the current instruction is being executed.

4.2 Tracing through a 32-Bit Computer

With the 'AS888 and 'AS890 as foundation chips, the typical 32-bit supermini of Figures 4-2 and 4-3 can now be functionally traced. First, note that the data of the main program is handled separately from that of the microcode — each on its own bus. The system is initialized by setting the "clear" signal high — this causes a forced jump to the beginning of the microcode memory. Instructions carried out by the microcode at this point might run system diagnostics, clear all registers throughout the 'AS888-based system, and set up the initial macrocode program address. In this design, the first program address to fetch an instruction from main memory comes from a fixed value in the microcode memory; it is possible to allow the address to be retrieved from a permanent location in main memory or from either a front panel or console, by modifying the microcode program slightly.

Table 4-1 illustrates the microcode format for this design. Note that it contains control signals for all chips involved in the design. Some of these, such as TRANSLATCH and MARLATCH, are used with the system clock to provide controlled loading of the various holding registers. Others supply necessary addressing information, directing input from either the main data bus or from the microcode word itself.

The FETCH routine is shown in functional, assembler and microcoded forms in Tables 4-2, 4-3 and 4-4. First, the program counter is read from the external register file and stored into the memory address register. After the program counter is placed on the address bus, the program counter is updated and stored while the data from memory is allowed to settle down to a stable condition. The data is then latched in both the instruction register and data-in register.

The opcode field of the instruction register is passed through the mapping PROM to convert the opcode to an equivalent microcode routine address. When YOE is forced high by the microcode, the 'AS890 is tri-stated from the Y bus, and the mapping PROM's output is taken out of the tri-state mode to supply an address to the control store (microprogram memory); a forced jump is made to the microcode routine to perform the instruction.

After the routine is complete, a jump is made back to the FETCH routine using the next-address supplied by the microprogram. It is up to the system designer/programmer to make sure that all system housekeeping is performed so that nothing causes a fatal endless loop.




Figure 4-4. Cascaded 'AS888 Packages

Table 4-1. Microcode Definition

	ıaı	ne 4-1. Wilcro	ocode Definition
MICROCODE FIELD	PIN NAME	INPUT TO	FUNCTION
0-13	DRA13-DRA0	'AS890	Used for next-address branches
14-27	DRB13-DRB0	AS890	Used for loading counter
1	i 1	AS890	_
28–30 31–33	RC2-RC0 S2-S0	AS890	Register/counter controls Stack control
34-36	MUX2-MUX0	AS890 'AS890	MUX control of Y output bus
37	INT	'AS890	Interrupt control
1	RAOE		Enables DRA output
38	RBOE	'AS890 'AS890	Enables DRB output
40	OSEL	AS890 'AS890	Mux control for DRA source
41	INC		
42	1	'AS890	Incrementer control
1	YOE	'AS890	Enables Y output bus
43-50	17-10	'AS888	Instruction inputs
51	OEA	'AS888	DA bus enable
52	EA	'AS888	ALU input operand select
53	OEB	'AS888	DB bus enable
54	OEY	'AS888	Y bus output enable
55	SELY	'AS888	Y bus select
56-57	EB1-EB0	'AS888	ALU input operand selects
58	WE	'AS888	Register file write enable
59	MAP	PROM	Enables mapping PROM to 'AS890 Y bus
60	ĪR	Latch	Latches data bus to instruction register
61	CR	Latch	Latches control data to bus
62-69	CTRL7-CTRL0	Latch	Data for control latch
70–71	BSEL1-BSEL0	Multiplexer	Selects data for 'AS890
7275	B3B0	Multiplexer	Microcode data to switch
76	CONDCD	Latch	Controls latch of 'AS888 status
77-80	SELC3-SELC0	PAL	Selects combination of 'AS888 status
81	DTALATCHI	Latch	Controls latching of data-in
82	DTAIN	Latch	Enables data-in output to bus
83	DTALATCHO	Latch	Controls latching of data-out
84	DTAOUT	Latch	Enables data-out output to DB bus
85	MARLATCH	Latch	Controls latching of address
86	MAR	Latch	Enables MAR output to address bus
87	CONSTPROM	PROM	Enables PROM to DA bus
88-99	A11-A0	PROM	Address of constant in PROM
100	SWITCH2	Multiplexer	Selects microcode or Instruction Register data
101	SWITCH1	Multiplexer	Selects microcode or Instruction Register data
102-105	A3-A0	Multiplexer	Register file address ('AS888)
106-109	B3-B0	Multiplexer	Register file address ('AS888)
110-113	C3-C0	Multiplexer	Register file address ('AS888)
114	REGUWR	Register File	Port 0 write enable
115	REGLWR	Register File	Port 1 write enable
116	REGU	Register File	Chip enable on port 0
117	REGL	Register File	Chip enable on port 1
118	TRANSLATCH	Latch	Controls latch between Y and DB bus
119	TRANS	Latch	Enables output to DB bus
120	SELCN2	Multiplexer	Supplies carry input to 'AS888
121	SELCN1	Multiplexer	Supplies carry input to 'AS888
122	REGUB	Multiplexer	Selects address for external register file
123–126	BYTE3 - BYTE0	Three-state	Enables data for byte/bit operations
123-120	DITES - DITEU	imee-state	Litables data for byterbit operations

Table 4-2. Functional Listing of Fetch

FETCH: MAR = PC, Enable MAR output

PC = PC + 1

IR = DIR = data bus, Disable 'AS890 Y bus, Enable mapping PROM to Y bus

Table 4-3. Assembler Listing of Fetch

FETCH: OP890 ,,,111,10;INC; OP888 NOP, GROUP5, 10,,,1111; OEY:SELY: CR;CTRL 00000011;

SELC 01; MARI ATCH: MAR: SWITCH 00; REGL; **TRANSLATCH**

OP890 ,,,111,10;INC; OP888 PASS, INCS, 00, ,, 1111;

OEB:OEY: SELC 01; MAR;

REGLWR; REGL:

TRANS: SELCN 01 OP890 ,,,111,10;

OP888 NOPGROUP5.10:

MAP: IR; SELC 01 DTALATCHI; MAR

Set 'AS890 for continue

Perform NOP and read external register 15

Enable Y bus output

Generate external control bus signals Select fixed CC value to 'AS890 Latch value on Y bus and enable output Select address source and enable port Latch Y bus for transfer to B bus

Set 'AS890 for continue Increment program counter

Enable Y bus output

Select fixed CC value to 'AS890 Output address to address bus Update program counter in register file Enable transfer latch output to B bus Select carry input to LSP to be "1"

Set 'AS890 for continue

Perform NOP

Enable mapping PROM to 'AS890 Y bus Latch data bus to get macrolevel code Select fixed CC value to 'AS890 Put data bus also in data register Output address to address bus

Key to Table 4-3

OP888 a,b,c,d,e,f

where:

a = upper bits of instruction, 17-14

b = lower bits of instruction, 13-10

c = value of EB1-EB0

d = A address of register files = B address of register files

f = C address of register files

OP890 v,w,x,y,z

where:

= DRA value, 14-bits = DRB value, 14-bits

= RC2-RC0 = S2-S0

= MUX2-MUX0

Table 4-4. Microcode Listing of Fetch

AAM Ai A⊃	1 0	-	0
₫AM	-	-	0
ME	-	_	_
683	0	0	0
183	-	0	-
SELY		0	_
EBO OEY OEY EB1 EB1	0	0	
830	-	0	_
_ 23	-	-	-
OEA	-	~	0
	-	0	-
	-	0	_
_	1	~	_
24	-	0	_
2	-	-	****
	-	-	•
	-	_	-
<u></u>	-	<u>-</u>	_
YOE	0	0	_
INC	-	-	0
NBOE RBOE PBOE	0	0	0
3000	-	-	-
INI	-	-	-
			_
	0	0	0
MUX2-MUX0	Ξ	Ξ	_
			_
	-	-	_
S2-S0	-	-	-
	-		<u>-</u>
HCZ-HC0	0	0	0
028-828	0	0	0
	_	_	_
	0	0	Q
	0	0	0
	0	0	0
	0	0	Q
,	0	0	0
<u> </u>	0	0	0
DRB13-	0	0	0
₹ 5	0	0	0
	0	0	0
	0	0	0
	0	0	2
		$\overline{}$	~
	_		0
	0 0	0	C
	0 0	00	0
	0 0 0	0.0 0 0	0 0
	00000	0.0 0 0 0	0 0 0
	000000	0 0 0 0 0 0	00000
	0000000	0.0 0 0 0 0 0	000000
	0000000	0.0 0 0 0 0 0	0000000
13. 40	000000000	0 0 0 0 0 0 0 0	00000000
1413- IRAO	0000000000	000000000	000000000
DRA13- DRA0	00000000000	0.0 0 0 0 0 0 0 0 0	00000000000
DRA13- DRA0	000000000000	0.0 0 0 0 0 0 0 0 0 0	000000000000
DRA13- DRA0	0000000000000	0.0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0
DRA13. Drao	0000000000000	00000000000000	0 0 0 0 0 0 0 0 0 0 0 0 0
DRA13- DRA0	000000000000000000000000000000000000000	0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

Table 4-4. Microcode Listing of Fetch (continued)

	00000011 00 00001 0001 11111001 00000000
BYTE3-BYTE0	
REGUB	0 0 0
SECCUS	0 0 0
SNAAT	-0-
REGL TRANSLATCH	0 0 0
REGLWR REGU	
BEGUWR	-0-
	===
C3-C0	1 0
****	0
	0
B3-B0	000
va ca	000
	000
	0 0
0A-EA	0 0 0
	000
SWITCH2-SWITCH1	00000000 00 00000 1 0001 11111001 000000
2007 7 H T T T T T T T T T T T T T T T T T	000
	000
	000
o i	000
411-A0	0 0 0
A1.	0 0
	0 0 0
	0 0 0
	000
MAR CONSTPRROM	
нэтад <u>мам</u> ЯАМ	000
TUOATO	1 1 1
DIALAICHO	
IHOTALATO MATO	====
SELC3-SELC0	000
O 130 CJ 130	0 0 0
COMDCO	
223,100	000
B3-B0	000
- 4 04	000
	0 0 0
BSEL1-BSEL0	0 0 0
	-00
	0 0
CTRL7.	000
£ ±	000
0 -	000
	000

4.3 Defining the Macrocode Instruction Format

Since this is a 32-bit design, a variety of instruction formats are available. The size of the opcode, along with the types of addressing used, will affect both system size and performance. The formats shown in Table 4-5 will be used for discussion.

All Table 4-5 formats have an opcode field of 11 bits and source/destination fields of 7 bits; the first three bits of the latter designate the address type, and the remaining four bits are used for register access. The opcode length allows 2,048 macrocoded instructions to be mapped to equivalent microcoded routines. The address fields can specify any of the following modes: register, relative, autoincrement/autodecrement, indexed, absolute, and deferred. The offset used in the Type 0 instruction can be used for branch-based instructions, for an offset range of ± 32727 .

Table 4-5. Possible Instruction Formats

TYPE 0 - OPCODE + 16-BIT OFFSET

		
0 — 10	11 — 15	16 — 31
Opcode	Not Used	Offset

TYPE 1 -- OPCODE + DESTINATION

0 — 10	11 — 24	25 — 31
Opcode	Not used	Destination

TYPE 2 - OPCODE + SOURCE + DESTINATION

0 10	11 — 17	18 — 24	25 — 31
Opcode	Not used	Source	Destination

TYPE 3 -- OPCODE + SOURCE1 + SOURCE2 + DESTINATION

0 — 10	11 — 17	18 24	25 — 31
Opcode	Source	Source	Destination

Tracing a Macrocode Instruction

Microcode for a Type 3 multiplication instruction is shown in Table 4-6, using the following assumptions:

- 1) Code for retrieving the operands will not be shown. Jumps will be made to routines that will place the temporary operands into internal register locations 2 and 3 of the 'AS888, after being fetched from main memory.
- 2) A jump to a routine to store the product in the destination will be handled similarly.
- 3) Multiplication will be unsigned; the result will be placed in two temporary locations of the 'AS888.
- 4) An update to the program status word, which the user can access at the macrocode level must also be performed, but is not shown.

Assembler code is shown in Table 4-7; a microcode listing is given in Table 4-8. The first two lines of microcode are subroutine jumps to opcode fetching routines, which store the operands in register files 2 and 3 in the 'AS888. The next two instructions load up the 'AS890 with a counter constant for performing the multiply loop, load the MQ register of the 'AS888 with the multiplier and clear the register that is temporarily used for the accumulator.

Table 4-6. Functional Listing of Multiply

UMULI3:

JUMPSUB SOURCE1 JUMPSUB SOURCE2. BCOUNT = 32 RFG.9=0MQ = REG 2I OOP **UMULI WITH REG 3** DECREMENT BCOUNT. BRANCH TO LOOP IF NOT ZERO, LATCH 'AS888 STATUS, REG 9 = ALU REG 8=MQ JUMPSUB STORPSW JUMPSUB MDEST JUMP FETCH

Get first operand Get second operand Load DB counter register Clear temporary accumulator Load multiplier Issue the multiply Decrement the DB counter

Loop back until done Store 'AS888 flags Store intermediate result Store intermediate result Update macro program status Store result at destination Get next instruction

A loop is then entered to perform the multiply instruction 32 times to form the product. with the multiplicand coming from the internal register file of the 'AS888. Upon exiting the loop, the MQ register is stored in a temporary register location in the 'AS888. The MQ register now contains the least-significant bits of the result and the temporary accumulator the most significant bits. A subroutine jump is made to the program status word update routine; this will take the status flags of the last multiplication iteration and change the macrolevel status word. The next subroutine jump is to a destination routine, which is followed by a branch to the FETCH routine to get the next macro instruction to be executed.

System Enhancements

The above example provides a broad overview of 32-bit system design using the 'AS888 and 'AS890. Certain additional options may enhance system performance.

- 1) Status latching. The design does not take into account changes that need to be examined at the microlevel while retaining macrolevel status information. One solution would be to include another register in parallel to the status latch and provide control to choose between the two to form the condition code value.
- 2) Interrupts. To efficiently use a computer system, interrupts are used to alter program flow in the case of I/O programming and real-time applications (involving hardware timers). To include this capability, external hardware must be included and the microcode modified accordingly. Information on interrupt implementation is given in section 3.
- 3) Control store. One way of implementing microprogram memory is to use a ROMbased design. It is becoming more common to design a writable control store, a completely RAM-based or part RAM, part ROM storage system, that can be altered by system operation, such as initialization from a floppy disk subsystem, or by the user to optimize or implement new macrolevel instructions. The cost of implementation must be weighed with the risks involved in changing instructions which may not be supported by other sites.
- 4) Instruction word definitions. Changing the instruction word definitions will have an effect on both system design and performance. Removing Type 3 instructions from the design, for example, will have an effect on both hardware and software: the external register file addressing must be changed and the 1-of-2 selector

Table 4-7. Assembler Code of Multiply

JMULI3:	
OP890 SOURCE1,,,110,110;	Perform a subroutine branch
INC;YOE;	Increment address and enable Y bus
OP888 NOP;GROUP5;	Tell 'AS888 to do nothing during jump
SELC 0001;	Set CC to "1" to set up 'AS890 continue
MAR	Maintain address on main address buss
OP890 SOURCE2,00000000100000,110,110,110;	Perform subroutine branch and load B counter
INC;YOE;	Increment microaddress and enable Y bus
OP888 NOP,GROUP5;	Tell 'AS888 to do nothing during jump
SELC 0001;	Set CC to "1" to set up 'AS890 continue
MAR	Maintain address on main address bus
OP890 ,,,111,110;	Perform a continue instruction
INC;YOE;	Increment microaddress and enable Y bus
OP888 CLEAR,GROUP5,,,,1001;	Zero out register file accumulator
WE;	Enable writing to register file
SELC 0001;	Set CC to "1" to set up 'AS890 continue
MAR	Maintain address on main address buss
OP890 LOOP,,,111,110;	Perform a continue instruction
INC;YOE;	Increment microaddress and enable Y bus
OP888 LOADMQ,INCS,,,0010;	Load MQ register with S + Cn, from external register file
MAR	Maintain address on main address bus
OOP:	
OP890 LOOP,,101,111,100;	Decrement B and loop til ZERO = 1
INC;YOE;	Increment microaddress and enable Y bus
OP888 UMULI,GROUP4,01,0011,,1001;	Perform unsigned multiply on accumulator
WE;	Update register file accumulator
MAR	Maintain address on main address bus
OP890 ,,,111,110;	Perform a continue instruction
INC;YOE;	Increment microaddress and enable Y bus
OP888 PASS,INCS,,,,1000;	Put S + Cn in temporary register file
WE;	Allow updating of register file
MAR	Maintain address on main address bus
OP890 STORPSW,,,110,110;	Perform a subroutine branch
INC;YOE;	Increment microaddress and enable Y bus
OP888 NOPGROUP5;	Tell 'AS888 to do nothing during jump
SELC 0001;	Set CC to "1" for set up 'AS890 continue
MAR	Maintain address on main address bus
OP890 FETCH,,,111;	Perform a branch to FETCH routine
INC;YOE;	Increment microaddress and enable Y bus
OP888 NOPGROUP5;	Tell 'AS888 to do nothing during jump
SELC 0001	Set CC to "1" for 'AS890 continue

f = C address of register files

OP890 v,w,x,y,z OP888 a,b,c,d,e,f where: where: a = upper bits of instruction, 17-14 v = DRA value, 14-bits b = lower bits of instruction, 13-10 w = DRB value, 14-bits c = value of EB1-EB0 = RC2-RC0 = S2-S0 d = A address of register files z = MUX2-MUX0 = B address of register files

removed. Likewise, changing the opcode length may restrict the instruction address capability and also cause either an increase or decrease in the microcode

- 5) Dynamic memory access (DMA). The above system does not support dynamic memory access. To include this function requires a change in the address output control, along with support circuitry for the type of DMA selected. Some error detection and correction logic for main memory might also be included.
- 6) Computer control unit. The design presented here shows a one-level pipeline architecture that is instruction-data based. System throughput may be increased by converting to a pipeline of greater depth, or using another variety of onelevel pipeline, such as instruction-address based or address-data based. Care must be taken when increasing the size of the pipeline, especially when handling branch/jump situations. The reader is advised to carefully research this area before implementing any design.

4.6 Timing and System Throughput

A critical path analysis was undertaken to determine the maximum clock rate for the proposed system. The longest delay path is the multiplication data path, which involves the internal register file and the shift function of the 'AS888, Table 4-9 contains the critical delay calculations for both the ALU and CCU. Since both portions of the system must be satisfied, a clock rate of 90 ns was selected for the following comparisons.

4.6.1 Fetch Analysis

Most microprocessors perform an instruction fetch in a pipeline mode; the next instruction is fetched while the current instruction is executing. The fetch code shown earlier requires a minimum of four cycles: three to issue the code and one to break the pipeline for processing the branch. This results in a total time of 360 ns, based on a 90 ns cycle time. Fetch times for the representative microprocessors have been estimated from data books and are shown in Table 4-10; wait states for slow memory are not included. As can be seen from the table, the 'AS888 design example is estimated to run from 1.1 to 2.1 times faster than the 16-bit microprocessors.

4.6.2 Multiplication Analysis

This analysis assumes that multiplication is unsigned integer and register to register based. No account is taken of time needed for instruction fetch or operand fetch or store.

The basic loop for the multiply takes 35 cycles: 2 for accumulator and multiplier set up. 32 for actual multiply loop and 1 to store the least-significant bits in an internal register file. Given a cycle time of 90 ns, a 32 by 32 bit multiplication can be implemented in 2.275 microseconds. A 16-bit multiply requires 16 iterations of the inner loop; both timings are included in Table 4-11 for comparison. Values for the 16-bit multiplies of the representative microprocessors have been estimated from data books.

As shown in Table 4-11, the 16 by 16 multiply can be performed with the 'AS888 at a faster rate than the 16-bit microprocessors. Even comparing the 32 by 32 multiply of the application design, one can see that the 'AS888 based system has a better macroinstruction execution speed. Using the 'AS888 and 'AS890 in a system design will allow high throughput and permit a flexible architecture.

110 1111010 111111111111110001 111010|111111111110001 11101011111111 17-10 NOE NOE OSEI NBOE NBOE NBOE Table 4-8. Microcode Listing of Multiply 0001111000 MUX2-MUX0 25-S0 000 RC2-RC0 000000000000000 DRB13-DR_{B0} 000000000000000 DRA13-DRA0

Table 4-8. Microcode Listing of Multiply (continued)

-	÷	_	_	-	-	_	_	-
=		_	_	_	_	-	_	0 0 0 0 0 0 1 0 0 0 0 1 1 1 1 1 1 1 1 1
0	0	0	0	0	0	0	0	0
0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0
=	-	1	-	-	-	-	-	-
-	_	_	_	0	0	_	_	-
-	-	-	-	0	0	-	-	-
-	-	=	-	-	-	-	-	-
0	0	0 0	0 0	0 0	0	0	0	0
0	0	_	0			0	0	0
0 0	0 0	0 0	1 0	0 0	0 0	0 0	0 0	0 0
0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0
0	0	0	0	÷	0	0	0	0
0 0	0 0	0 0	0 0	0	0 0	0 0	0 0	0 0
0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0	0
0 0	0 0	0 0	0 0	0 0	0 0	0	0 0	0 0
0.0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0
0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0	0
0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0
0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0
0	0		0	0	0	0	0	0
0	0	0	0	0	0	0	0	-
11	_	1	-	-	-	-		-
1-	-	-	-	-	-	-	-	-
-	-	-	-	-	-	_	_	-
0 1	0	0	0	0	0	0	0	0
0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0
-	-		0		0	0	-	-
0 0	0 0	0 0	0 0	0 0	0 0	0	0 0	0 0
0 0	0 0	0 0	00	0 0	0	0	0	0 0
0	0	0	-	0	0	0	0	0
0			-	0		_		0 0 0 0 0 0 0
0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0	0
0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0
0	0 0	0 0	0 0	0 0	0 0	0	0 0	00
	000000000000000000000000000000000000000	000001000011111110100000000000000000000	000001100001111111010000000000000000000	0 0 0 0 0 1 1 0 0 0 1 1 1 1 1 1 1 1 1 0 1 0	0 0 0 0 0 1 1 0 0 0 1 1 1 1 1 1 1 1 1 0 1 0	00000110000111111101000000000000000000	00000 1 100001 11111101 10000000000000	00000 1 100001 11111101 10000000000000

Table 4-9. Critical Delay Path Analysis

C	ONTROL PATH	***************************************		DATA PATH	
Pipeline Reg.	Clock to Output	9	'AS888-1	Clock to Cn	46
MUX	Select to Output	13	'AS182	C_n to C_{n+z}	5
'AS890-1	CC to Output	25	'AS888-1	C _n to SIO	25
PROM	Access Time	20	'AS888-1	SIO to Y	14
Pipeline Reg.	Setup Time	_2			90 ns
		69 ns			

Table 4-10. Fetch Timing Comparison

FETCH	'AS888 32-BIT	Z8001	8086-1	80286	68000L
Data width	32	16	16	16	16
No. of cycles	4	3	4	4	4
Clock rate	11.11 MHz	4 MHz	10 MHz	10 MHz	8 MHz
Total time	360 ns	750 ns	400 ns	400 ns	600 ns

Table 4-11. Multiply Timing Comparison

MULTIPLY	'AS888 32-BIT	'AS888 16-BIT	Z8001	8086-1	80286	68000L
Size	32 × 32	16 × 16	16 × 16	16 × 16	16 × 16	16 × 16
No. of cycles	35	19	70	128	21	≤74
Clock rate	11.11 MHz	10.98 MHz	4 MHz	10 MHz	10 MHz	8 MHz
Total time	3.150 µs	1.729 µs	17.5 μς	12.8 μs	2.1 μs	≤9.25 μs

5. Floating-Point System Design

Bit-slice processor architecture addresses the problem of optimizing system performance while allowing the user to balance hardware complexity against software flexibility. Bit-slice systems usually operate at or near the speed of the most primitive of programmable processors, the PROM state sequencer. Of course, bit-slice architecture incorporates circuitry dedicated not only to sequencing, but also data processing (ALU) operations. In keeping with the trend of these programmable devices to track the speed of fast discrete hardware, the 'AS888 8-bit slice ALU and 'AS890 microsequencer have been produced in Advanced Schottky bipolar technology. In addition to sheer speed, the components feature greater density (2 micron geometry) for greater functionality (more special purpose circuitry on board). The impact will be faster, more powerful systems in applications which previously pushed the limits of bit-slice processors.

Consider an application in which bit-slice architecture has dominated for years: CPU design. The microprogrammed CPU itself spans a spectrum of uses ranging from general purpose minicomputers to compact airborne computers. A specific example which illustrates various facets of design using the 'AS888 and 'AS890 is a CPU with a floating-point utility to compute sin(x).

The design process can be subject to many influences, including personal preference, available development tools, peculiarities of the application, and constraints from the user, customer or manufacturing environment. No hard and fast design rules could be applied universally, but most designers will start with a specific plan in mind.


The goal of this example is to produce the hardware and microprogram which will implement the sin(x) function in floating-point arithmetic. Before the microprogram can be assembled, the hardware must be defined since the fields of the microinstruction are dedicated to specific hardware once the microinstruction register is hardwired to the devices it controls. Since the final architecture chosen depends on tradeoffs between implementing certain operations in hardware or software, critical applications will require that a cursory analysis of the software be made before the hardware is cast in concrete. Attempting to develop microcode for a tentative architecture will force the issue on which operations are better suited for hardware. Before the architecture or the microprogram requirements can be known, the algorithms which describe the application processes must be defined. Once an algorithm is formulated it can be broken down into operations involving variable and constant quantities. The variables can be assigned to registers and then the algorithm can be translated into a microprogram. The following steps illustrate the plan for this CPU design example incorporating a floating-point sin(x) utility:

- Step 1: Choose a floating-point number system
- Step 2: Choose an algorithm for approximating sin(x)
- Step 3: Make 'AS888 register assignments
- Step 4: Substitute registers for variables in the algorithm
- Step 5: Decompose steps of the algorithm into simple operations
- Step 6: Translate into 'AS888/890 operations; identify subroutines
- Step 7: Translate subroutines into 'AS888/890 operations
- Step 8: Evaluate tradeoffs and block diagram the hardware
- Step 9: Define microinstruction fields during detailed hardware design
- Step 10: Assemble the microprogram

Choose a Floating-Point Number System

An IEEE floating-point format will be chosen for this example for portability of data and software. It is important to note that the IEEE defines many standards in arithmetic processing, but for simplicity this example will encompass only number format. Furthermore, while several formats are IEEE compatible, only the basic single-precision format will be considered.

The IEEE basic single-precision format is defined as a 32-bit representation in which the component fields are a 1-bit sign s, an 8-bit biased exponent e and a 23-bit fraction f which are assembled in the following order:



The quantity is evaluated as $(-1)^s 2^{e-127}$ (1.f). Not-a-number, zero and infinity have special representations. The one preceding the binary point is implied and is called the implicit one or implicit bit. It coincides with the fact that the digits are normalized (left justified).

Choose an Algorithm for Sin(x)

Many algorithms are discussed in the literature for approximating useful quantities like sin(x). Literature research is a good place to start to familiarize oneself with various algorithms and tradeoffs for a particlar application. Computer simulation is also useful to compare algorithms for speed and accuracy. R.F. Ruckdeschel in BASIC Scientific Subroutines, Vol. 1 (BYTE, McGraw-Hill Publications Co. New York, N.Y., 1981, pp. 159-191 discusses tradeoffs and provides a simulation in BASIC for a sin(x) algorithm. An adaptation of this material has been chosen for this example:

A) Reduce angle range to first quadrant. $(0 \le x \le \pi/2)$

B) Compute $sin(x) \, \simeq \, \sum_{n \, = \, 0}^{6} \, A_{n} x^{2n \, - \, 1}.$ The coefficients are:

Coefficient	Decimal	IEEE hex
Ao	1.000000	3F80 0000
Α1	-0.1666667	BE2A AAAD
A ₂	0.008333333	3C08 8888
Аз	-0.0001984127	B950 0D01
A4	0.000002755760	3638 EF99
A5	-0.00000002507060	B2D7 5AD5
A ₆	0.000000001641060	2F34 6FBC

The algorithm can be implemented in the following steps:

A) Reduce angle range to first quadrant. (0 $\leq x \leq \pi/2$)

- 1) SIGN = SGN(x)
- 2) ABSX = $\|x\|$
- 3) XNEW = ABSX $-2\pi \times INT(ABSX/2\pi)$
- 4) If XNEW $> \pi$ then SIGN = SIGN and XNEW = XNEW $-\pi$
- 5) If XNEW $> \pi/2$ then XNEW $= \pi XNEW$

where

$$SGN(x) = \begin{cases} +1 & \text{if } x \ge 0 \\ -1 & \text{if } x < 0 \end{cases}$$

INT(x) = integer function

B) Compute
$$sin(x) \approx \sum_{n=0}^{6} A_n x^{2n-1}$$
.

2) Do
$$i = 6$$
 to 1 step -1
SINX = XSQR × SINX + A(i)

Enddo

3) $SINX = SIGN \times XNEW \times SINX$

Step B-2 computes the summation in a geometric series for economy. The major difference between steps A and B is that A requires more diverse ALU operations while B uses only multiplication and addition recursively.

5.3 Make 'AS888 Register Assignments

Just as in assembly language programming, registers must be allocated for variables. Using Rn to denote the 'AS888 register whose address is n, where $0 \le n \le F$ (hex), the following register assignments can be made:

RO = X

R1 = SIGN

R2 = ABSX

R3 = XNEW

R4 = XSQR

R5 = SINX

The following constants can also be defined:

Constant	Decimal	IEEE hex
$PI = \pi$	3.141593	4059 OFDB
$PIOVR2 = \pi/2$	1.570797	3FC9 OFDB
$2PI = 2\pi$	6.283185	40C9 OFDB
$10VR2PI = 1/2\pi$	0.159155	3E22 F981

5.4 Substitute Registers for Variables in the Algorithm

Now the algorithm can be rewritten with registers replacing variables:

```
A) Reduce angle range to first quadrant (0 \le x \le \pi/2).
  1) R1 = SGN(R0)
  2) R2 = ||R0||
  3) R3 = R2 - 2\pi \times INT(R2/2\pi)
  4) If R3 > \pi then R1 = -R1; R3 = R3 - \pi
  5) If R3 > \pi/2 then R3 = \pi - R3
B) Compute sin(x) \simeq \int_{n=0}^{6} A_n x^{2n-1}.
  1) Let R4 = R0^2; INITIALIZE R5 = 0
  2) Do i = 6 to 1 step -1
         R5 = R4 \times R5 + A(i)
     Enddo
  3) R5 = R1 \times R0 \times R5
```

; A) Reduce angle range to first quadrant. $(0 \le x \le \pi/2)$

Since various references to constants are made, it is probably best to load constants as needed rather than attempt to allocate registers for them. Constants can be loaded from a constant field in the microinstruction or from ROM. The tradeoff is 32 bits by 16K of micromemory versus 32 bits by the number of constants (typically less than 16K). For this example, it will be assumed that a constant field in the microinstruction is acceptable.

5.5 Decompose Steps in the Algorithm into Simple Operations

The sin(x) function can be microprogrammed as a subroutine; let FSIN be its entry address. RO would be loaded with x before FSIN were called. Upon return, R5 would contain sin(x). Now decompose the steps in the algorithm into simple arithmetic and logical operations. Other operations can be left as functions to be defined later.

FSIN: SUBROUTINE

R3 = PI - R3

```
R1 = SGN(R0)
                              ; 1) Let R1 = Sign of R0
                                2) R2 = \|R0\|
R2 = ABS(R0)
R3 = R2 * 10VR2PI
                                3) R3 = R2 - 2\pi * INT(R2/2\pi)
R3 = INT(R3)
R3 = R3 * 2PI
R3 = R2 - R3
Y = R3 - PI
                                4) If R3 > \pi.
Jump if Negative to Step A-5
R1 = -R1
                                   then R1 = -R1:
R3 = R3 - PI
                                   R3 = R3 - \pi
Y = PIOVR2 - R3
Jump if Negative to Step B-1
                                5) If R3 > \pi/2
```

then R3 = π - R3

```
; B) Compute sin(x) \approx \sum_{n=0}^{6} A_n x^{2n-1}
                                    ; 1) Let R4 = R0^2. Let R5 = 0
     R4 = R0 * R0
     R5 = 0
     R5 = R4 * R5
                                      2) Do i = 6 to 1 step -1
     R5 = R5 + A6
                                          R5 = R4 \times R5 + A(i)
     R5 = R4 * R5
                                         Enddo
     R5 = R5 + A5
    R5 = R4 * R5
                                         (To implement a loop,
    R5 = R5 + A4
                                         use an 'AS890 counter
    R5 = R4 * R5
                                         to index a memory containing
    R5 = R5 + A3
                                         the constants.)
    R5 = R4 * R5
    R5 = R5 + A2
    R5 = R4 * R5
    R5 = R5 + A1
    R5 = R4 * R5
    R5 = R5 + A0
    R5 = R0 * R5
                                      3) R5 = R1 \times R0 \times R5
     R5 = R5 * R1 : RETURN
```

END SUBROUTINE

5.6 Translate into 'AS888/890 Instructions; Identify Subroutines

The simplified steps of the algorithm can be represented fairly easily as 'AS888/890 instructions. Necessary functions (and suggested names) can be identified by inspection as:

- 1) FMUL Floating-point multiplication
- 2) FADD Floating-point addition
- 3) FINT Floating-point integer conversion
- 4) FINV Floating-point additive inverse (to subtract using FADD)
- 5) FABS Floating-point absolute value
- 6) FSGN Floating-point sign test
- 7) FCHS Floating-point change of sign (to multiply by SIGN)

"Function" in this context refers to a special operation regardless of how it is coded. In fact, FMUL and FADD are fairly complex and require detailed explanation. FINV, FABS, FSGN and FCHS are single instruction operations that mask or mask and test. FINT requires several inline instructions or a subroutine and will be left to the interested reader as an exercise. Now the steps of the algorithm can be translated into 'AS888/890 operations which include references to these functions.

FSIN: SUBROUTINE

```
; A) Reduce angle range to first quadrant. (0 \le x \le \pi/2)
     R1 = FSGN(R0)
                                       : Get sign bit (MSB)
     R2 = FABS(R0)
                                       ; Take absolute value (clear MSB)
     R3 = FMUL(R2, 10VR2PI)
                                         Multiply register and constant
     R3 = FINT(R3)
                                       ; Floating-point integer conversion
     R3 = FMUL(R3.2PI)
                                       ; Multiply register and constant
     R3 = FADD(R2.INV(R3))
                                         Subtract registers by adding inverse
     Y = FADD(R3,NEGPI) : TEST NEG; Subtract by adding negative constant
     JT SIN1
                                        : Jump if true (jump if negative)
     R1 = FINV(R1)
                                        ; Complement sign of R1
     R3 = FADD(R3.NEGPI)
                                         Subtract by adding negative constant
SIN1:Y = PIOVR2 - R3: TEST NEG
                                        : Subtract to compare (don't store)
     JT SIN2
                                        ; Jump if true (jump if negative)
     R3 = FADD(PI.FINV(R3))
                                        ; Subtract by adding negative register
  B) Compute sin(x) \approx \sum_{n=0}^{6} A_n x^{2n-1}
SIN2: R4 = FMUL(R0,R0)
                                        ; Square by multiplying
      R5 = A6
                                        : Initialize series
      R5 = FMUL(R4,R5)
                                       ; Multiply registers
      R5 = FADD(R5,A5)
                                        ; Add coefficient
      R5 = FMUL(R4,R5)
                                       ; Multiply registers
      R5 = FADD(R5,A4)
                                       ; Add coefficient
      R5 = FMUL(R4.R5)
                                       ; Multiply registers
      R5 = FADD(R5,A3)
                                        ; Add coefficient
      R5 = FMUL(R4,R5)
                                       ; Multiply registers
      R5 = FADD(R5,A2)
                                       ; Add coefficient
      R5 = FMUL(R4.R5)
                                        ; Multiply registers
      R5 = FADD(R5;A1)
                                        ; Add coefficient
      R5 = FMUL(R4,R5)
                                        ; Multiply registers
      R5 = FADD(R5,A0)
                                       : Add coefficient
      R5 = FMUL(R0,R5)
                                       ; Multiply registers
      R5 = FCHS(R5,R1) : RETURN
                                       ; Change MSB of R5 to MSB of R1
```

END SUBROUTINE

This contrived language has a syntax which may be suitable for a source program. For the sake of illustration, it can be assumed that the microassembler recognizes this particular syntax. The series was computed inline instead of using a loop since it is relatively short. If a loop were used, a means of indexing the constants would be required.

Expand Subroutines into 'AS888/890 Operations

FMUL and FADD algorithms can now be expanded. Since they are called extensively from FSIN, they are more critical to the efficiency of the final design. Wherever possible, it is desirable to reduce the execution time of both in order to maintain efficiency.

5.7.1 Floating-Point Multiplication

Let M1 be the multiplier and M2 be the multiplicand whose product is P. Let the sign, exponent and fraction fields of their IEEE representation be:

M1: |S1|E1|F1| M2: |S2|E2|F2| P: |S3|E3|F3|

P is found by multiplying mantissas (fraction plus implicit one) and adding exponents. Since M1 and M2 are normalized, the range of 1.F1 × 1.F2 is

$$1.00...0 \le 1.F1 \times 1.F2 \le 11.1...10$$

The implicit bit may "overflow" into bit position 24. This type of overflow must be detected so that the result can be normalized. Normalization requires right shifting the result of 1.F1 × 1.F2 and incrementing E3. The implicit bit is then cleared when S3, E3 and M3 are packed to form P. The floating-point multiplication algorithm may then be defined as follows:

- 1) Unpack M1 into signed fraction (SF1) and exponent (E1)
- 2) Set the implicit bit in SF1
- 3) Unpack M2 into signed fraction (SF2) and exponent (E2)
- 4) Set the implicit bit in SF2
- 5) Perform SF3 = SF1 \times SF2 using signed integer multiplication
- 6) Perform E3 = E1 + E2
- 7) Test SF3 for overflow into bit 24
- 8) If true, then increment E3 and right shift SF3
- 9) Clear the implicit bit in SF3
- 10) Pack E3 and SF3 to get P

As before, the steps of this algorithm can be broken down into simpler operations:

- 1) Unpack M1 into signed fraction (SF1) and exponent (E1) E1 = FEXP(M1)SF1 = FRAC(M1)
- 2) Set the implicit bit in SF1 SF1 = SF1 OR BIT23
- 3) Unpack M2 into signed fraction (SF2) and exponent (E2) E2 = FEXP (M2)SF2 = FRAC (M2)
- 4) Set the implicit bit in SF2 SF2 = SF2 OR BIT23
- 5) Perform SF3 = SF1 × SF2 using signed integer multiplication SF3 = IMUL (SF1, SF2)
- Perform E3 = E1 + E2E3 = E1 + E2
- 7) Test SF3 for overflow into bit 24 TEST (SF3 AND BIT24) JUMP IF FALSE to step 9
- 8) If true, then increment E3 and right shift SF3 INC E3 SF3 = RSHFT (SF3)

- 9) Clear the implicit bit in SF3. SF3 = SF3 AND NOT_BIT23
- 10) Pack E3 and SF3 to get P P = SF3 OR E3

FEXP, FRAC, testing bit 24 and setting/clearing bit 23 are all mask operations that translate into single 'AS888 instructions. The integer multiplication (IMUL) is simply the multiplication algorithm supported by the 'AS888 instruction set. No significant hardware features are required to do floating-point multiplication, nor are any subroutines required to support it.

Register assignments can now be made as before. Since FSIN uses registers in the lower half of the register file, it might be preferable to restrict FMUL to the upper registers. For example:

RF = PRE = M1, F1, SF1RD = M2, F2, SF2RC = E1RB = E2

RE and RD can share variables that need not be preserved. Using this assignment, FMUL computes RF = FMUL(RE,RD). RE and RD must be loaded prior to calling FMUL and RF must be stored upon return. By substituting registers for variables and reorganizing operations in the FMUL algorithm to better fit 'AS888/890 operations the following source program may be created:

; Unpack M1 into exponent

FMUL: SUBROUTINE

BC = FEXP(RE)

RE = FRAC(RE)and fraction RE = RE OR BIT23; Set implicit bit MQ = SMTC(RE); Prepare to multiply RB = FEXP(RD); Unpack M2 into exponent RD = FMAG(RD)and fraction RD = RD OR BIT23Set implicit bit RD = SMTC(RD); Prepare to multiply RE = 0 : RCA = #22d; Initialize to multiply RE = SMULI RD : LOOP RCA ; Integer multiplication iteration RE = SMULT RD ; Final step in signed multiply Y = TB0(RE,BIT1):BYTE = #0100b:TEST Z; Test "overflow" JF FMUL1 ; Jump if false (exponent ok) INEX(RC) ; Increment exponent: add 00800000 RE = SRA(RE): Shift fraction to normalize FMUL1:RC = RC + RB : TEST CARRY; Add exponents and test carry JT ERROR ; Jump if carry true to handler RE = SMTC(RE); Get sign magnitude fraction RE = RE AND #807F_FFFFh : Clear implicit bit RF = RE OR RC : RETURN ; Pack fraction and exponent

5.7.2 Floating-Point Addition

The floating-point addition algorithm (FADD) is slightly more complex than FMUL, since the two addends will usually not have the same exponent. Therefore the smaller (absolute value) addend must first be chosen by comparing exponents. Then it must be denormalized to align its digits with the digits of the larger addend. In other words, the two addends must have the same exponent before their fractions can be added. This process can be described by the following algorithm:

```
1) Unpack A1 to get SF1 and E1
 2) Set implicit bit in SF1
 3) Unpack A2 to get SF2 and E2
 4) Set implicit bit in SF2
 5) If E2 > E1 then go to step 9
    (\|A1\| \le \|A2\|)
 6) Let DIFF = E1 - E2
 7) Do i = 1 to DIFF
      SF2 = RSHFT(SF2) (Arithmetic right shift)
    Enddo
 8) Let E3 = E1, go to step 12
    (\|A2\| > \|A1\|)
 9) Let DIFF = E2 - E1
10) Do i = 1 to DIFF
     SF1 = RSHFT(SF1) (Arithmetic right shift)
    Enddo
11) Let E3 = E2
12) SF3 = SF1 + SF2
13) Test "overflow" into bit 24
14) Jump if false to step 17
15) Increment exponent E3
16) Normalize signed fraction with right arithmetic shift
17) Clear implicit bit
18) Pack: SUM = SF3 or E3
19) Return
```

Register assignments for variables must now be made. Since FSIN uses registers in the lower half of the 'AS888 register file, it is necessary to use the upper registers:

```
RF = SUM
RE = A1, F1, SF1
RD = A2, F2, SF2
RC = E1
RB = E2
```

By slightly reorganizing the sequence to better fit 'AS888/890 operations, the following microprogram to perform FADD can be created:

```
FADD: SUBROUTINE
```

```
; 1) Unpack A1 to get SF1 and E1

RC = FEXP(RE) ; Get exponent (E1)

RE = FRAC(RE) ; Get signed fraction (SF1)

; 2) Set implicit bit in SF1

MQ = RE OR BIT23 ; Set implicit bit

RE = SMTC(RE) ; Convert to two's complement
```

; 3)	Unpack A2 to get SF2 and A2 RB = FEXP(RD) RD = FRAC(RD)	; Get exponent (E2) ; Get signed fraction (SF2)
; 4) :	Set implicit bit in SF2 RD = RD OR BIT23 RD = SMTC(RD)	; Set implicit bit ; Convert to two's complement
; 5)	If E2 > E1 then go to step 9 RF = RC - RB : TEST NEGATIVE JT FADD1 : RCA = #8	; Compare A2 from A1 ; Jump if E2 > E1; set up loop count
; 6)	Let DIFF = E1 - E2. Y/RF = SLC(RF) : LOOP RCA RCA = Y/RF	; Rotate 8 times to get difference ; Load difference in loop counter
	Do i = 1 to DIFF SF2 = RSHFT(SF2) Enddo	
	RD = SRA(RD) : LOOP RCA	; Orient digits of smaller addend
; 8)	Let E3 = E1, go to step 12 RB = RC : JUMP FADD2	; Swap registers and branch
	Let DIFF = E2 - E1	
FADD	D1: RF = NOT(RF) Y/RF = SLC(RF) : LOOP RCA RCA = Y/RF	; Complement result of E1 - E2 ; Shift 8 times to get DIFF ; Load DIFF in loop counter
	Do i = 1 TO DIFF SF1 = RSHFT(SF1) Enddo	
		; Align SF1 with SF2
	Let E3 = E2 (no instruction required	- RB already has E2 in it)
	SF3 = SF1 + SF2	
		; Add ; Convert to sign-magnitude
;13)	Test "overflow" into bit 24 RF = TBO (RF, BIT24)	; Check for normalization
;14)	Jump if false to step 17 JF FADD3	; If so, finish and exit
;15)	Else increment exponent INC RB : TEST NEG	; Test for exponent overflow
;16)	Normalize signed fraction RF = SRA(RF) : JT ERROR	; Jump to error handler if overflow
;17)	Clear implicit bit	
FADO	D3: RF = SETO (RF, BIT23)	; Reset bit 23 of RF
;18)	Pack: SUM = SF3 OR E3 RF = RF OR RB : RETURN	; Or signed fraction and exponent

There is an important consequence of FADD which impacts the hardware. Since the number of shifts required to denormalize the small addend is data dependent (computed in the ALU) it is necessary to provide a path between the ALU Y bus and the 'AS890 DRA bus. All the other operations are simple 'AS888/890 instructions, including the FRAC and FEXP mask operations discussed during the development of FMUL. ERROR is a floating-point overflow error handler.

5.8 Evaluate Tradeoffs and Block Diagram the Hardware

A rough estimate of the FSIN worst case execution time can be arrived at by making the following observations about FSIN, FMUL and FADD:

FMUL

```
integer recursion = 22 cycles
other instructions = 18 cycles
total = 40 cycles
```

FADD

```
denormalization ~ 23 cycles
other instructions = 25 cycles
total = 50 cycles
```

FSIN

```
number of calls to FMUL = 12
number of calls to FADD = 11
number of other cycles ~ 10
```

Approximate worst case total = $10 + (12 \times 40) + (11 \times 50) = 1040$ cycles. At 50 nanoseconds per cycle, this requires approximately 52 microseconds. There are few improvements that could be made in hardware to speed this time, except perhaps the addition of a flash multiplier which would reduce the integer computation by about 20 cycles (an overall reduction of about two percent). A barrel shifter could have the same benefit during floating-point addition for a total reduction of about 4 percent. For the sake of simplicity, it will be assumed that 52 microseconds is acceptable for the sin(x) computation.

Another issue which must be considered is the problem of loading the 'AS888 and 'AS890 with constants. A slight materials cost reduction might be realized by storing constants in table PROMs rather than in control store memory. An interesting use of the DRA and DRB ports on the 'AS890 would be to use the output of RCA or RCB to index data in the constant PROM. This would allow long series to be implemented in loop form rather than the inline method used in FSIN. Once again, the constant PROM will not be implemented for the sake of simplicity.

Now the architecture can be designed to meet the requirements identified throughout this analysis:

- 1) A path between the 'AS888 Y bus and the 'AS890 DRA bus.
- 2) A path between the microinstruction register and the 'AS890 DRA bus for loading loop counts and branch addresses.
- 3) A path between the microinstruction register and the 'AS888 Y bus for loading constants
- 4) Independent control of SIOO in each 'AS888 slice to allow bit/byte instructions.
- 5) A status register to store 'AS888 status for testing.
- 6) A status mux to test the 'AS888 status, bit 23 of the 'AS888 Y bus, bit 24 of the 'AS888 Y bus and hardwired 0 and 1.

A system having these features is illustrated in Figure 5.1.




Figure 5-1. Block Diagram of Floating-Point Processor

5.9 Define Microinstruction Fields During Detailed Hardware Design

The detailed hardware design will produce a wiring diagram that fixes the position within the microinstruction of each of the various control signals that are connected from the microinstruction register to the 'AS888, 'AS890, status mux and any other special hardware. Once this design is complete it is possible for the assembler to sort the control bits of each instruction so that they will be properly oriented when the microprogram is installed in the target system.

5.10 Assemble the Microprogram

TI is currently developing an 'AS888/890 microassembler. Several microassemblers are commercially available, and many users prefer to write their own. The microprogram shown in Table 5-1 was hand-assembled, but has a syntax that is suitable for interpretation by a user-written assembler.

Table 5.1. Floating Point Sin(x) Microprogram

•		WE	B3-B0	C3-C0	EA EB1-EB0	OEA	OEB	OEY SELV		17-10				2-bi	-		<u>8100</u>	SIO8	SI024	RC2-RC0	MUXZ-MUXU S2-S0		RB'		RAOE	RBOE	SEL
	FSGN(R0) R0 AND #8000 0000h	0 0	X	1 (0 2	1	1	1 0	0	F A	8	0	0	0 0	0	0 0	1	1 1	1	0 2	2 7	Х	x :	×х	. 1	1 1	7
0001 R2 =	FABS(R0) R0 R0 SET0 #80h : BYTE = #1000b								-							х х х х	1 '		. 1	-							
0003 RE =	#3EA2 F984h MUL	0 2 0 X 1 X 0 F	X	D X	X X X X	1	1	1 1 1 X	X	FF	3 X	E	A :	2 F	9 X	8 4 X X	1	1 1 1 1	1	0 2	2 7 1 4	X 0	X 2	X X	1	1 1	7 7 7 7
0007 RF =	INT [EXERCISE FOR READER]	0 3 1 X 0 F	X	X X	ΧХ	1	1	1 X	X	FF	×	X	X	ΧX	Χ	ХХ	1	1 1	1	0	1 4				1	1 1	7
000A RE =	#40C9 0FDBh MUL	0 X	X	D X	X X X X	1	1	1 0 1 X	X	FF	4 X	0 X	C :	9 0 X X	F	X X D B X X X X	1	1 1 1 1	1	0	2 7	X 0	X	X X	1	1 1	7
000E RE =	R5 XOR #8000 0000h ADD		X	D (0 2 X X	1 1	1	1 0 1 X	0 X	F S	8 X	0 X	0 X :	0 C	0 X	X X 0 0 X X X X	1	1 1 1 1	1	0 2	2 7 1 4	X 0	X 2	Х 7 4	1	1 1 1 1	7 7 7 7

Table 5.1. Floating Point Sin(x) Microprogram (continued)

	WE A3-A0 B3-B0 C3-C0 EA	OEA OEY SELY Cn	32-bit Constant	SIO0 SIO8 SIO16 SIO24	RC2-RC0 SQ.50 SQ.50 OBBQ C FRAOE RBOE INC
* Y = FADD(R2,NEGPI) 0012 RE = R2 0013 RD = #C059 0FDBh 0014 JSR FADD 0015 Y = RF : TEST NEG	0 X X D X X 1 X X X X X 1 F X X 0 X	1	C 0 5 9 0 F D B X X X X X X X X X X X X X X X X	1 1 1 1 1 1 1 1 1 1 1 1	0 2 7 X X X X X 1 1 1 7 0 2 7 X X X X X 1 1 1 7 0 1 4 0 0 7 4 1 1 1 7 0 2 7 X X X X X X X X X X X X X X X X X X
0016					0 1 7 0 0 0 0 1 1 1 7 0 2 7 X X X X 1 1 1 7
0018 RE = R3 0019 RD = #C059 0FDBh 001A JSR FADD 001B R3 = RF	0 3 X D X X 1 1 X X X X X	1	X X X X X X X X X C 0 5 9 0 F D B X X X X X X X X X X X X X X X X X X	1 1 1 1	0 2 7 X X X X X 1 1 1 7 7 0 2 7 X X X X X 1 1 1 7 7 0 1 4 0 0 7 4 1 1 1 7 7 0 2 7 X X X X X 1 1 1 7
* SIN1: Y = FADD (PIOVR2,INV(R3)): TEST NEG 001C SIN1: RE = #3FC9 0FDBh 001D RD = R3 XOR #8000 0000h 001E JSR FADD 001F Y = RF: TEST NEG 0020 JT SIN2	0 3 X D 0 2 1 X X X X X 1 F X X 0 X	1	8 0 0 0 0 0 0 0 0 X X X X X X X X X X X	1 1 1 1 1 1 1 1 1 1 1 1	0 2 7 X X X X X 1 1 1 7 0 2 7 X X X X X 1 1 1 7 0 1 4 0 0 7 4 1 1 1 7 0 2 7 X X X X X 1 1 1 2 0 1 7 0 0 0 0 1 1 1 7
* R3 = FADD(PI,FINV(R3)) 0021 RE = #4059 0FDBh 0022 RD = R3 XOR #8000 0000h 0023 JSR FADD 0024 R3 = RF	0 3 X D 0 2	1 1 1 0 0 F 9 1 1 1 X X F F	8 0 0 0 0 0 0 0 X X X X X X X X	1 1 1 1	0 2 7 X X X X X 1 1 1 7 0 2 7 X X X X X 1 1 1 7 0 1 4 0 0 7 4 1 1 1 7 0 2 7 X X X X X X X X X X X X X X X X X X
* SIN2: R4 = FMUL(R0,R0) 0025 SIN2: RE = R0 0026 RD = R0 0027 JSR FMUL 0028 R4 = RF	0 0 X D 0 X 1 X X X X X	1	X X X X X X X X X X X X X X X X X X X	1 1 1 1	0 2 7 X X X X X 1 1 1 7 7 0 2 7 X X X X X 1 1 1 7 7 0 1 4 0 0 6 0 1 1 1 7 0 2 7 X X X X X 1 1 1 7

Table 5.1. Floating Point Sin(x) Microprogram (continued)

WE	A3-A0	B3-B0	3-50	EA	EB1-EB0	OEA	OEB	0EY	SELY	5	:	17-10					bit	-			SIOO	SIOS	SIO16	SI024	RC2-RC0	MUX2-MUX0	S2-S0		RE		!-	RAOE	RBOE	INC	SEL
0	X	х	5	0	х	1	1	1	1	0	F	6	2	F	3	4	6	F	В	С	1	1	1	1	0	2	7	х	X	X	х	1	1	1	7
0 1	5 X	X X X	D X	0 X	X X	1	1 1 1	1 1 1		0 X	F	6 F 6	x	X X	X X	X X	X X	X X	X X	X X	1 1 1	1 1 1	1 1 1	1 1 1	0	2 1	7 4	X 0 X	X 0	X 6	X 0	1	1 1 1	1 1 1	7777
0	X	X X X	D X	X		1	1 1 1	1 .1 1		0 X X 0	F	F		2 X	D X	7 X	5 X	A X	D X	5 X	1 1 1	1 1 1	1 1 1	1 1 1	0 0 0	2	7 4	X 0 X	X 0	X 7	X 4	1 1 1	1 1 1	1 1 1	7777
0	5 X	XXX	D X	0 X	X	1	1 1 1	1 1 1		0 X	F			X X	X X	X	X X	X X	X X	X X	1 1 1	1 1 1	1 1 1	1 1 1	0 0 0		7	X 0 X	X 0	X 6	X 0	1 1 1	1 1 1	1 1 1	7777
0	X	X X X	D X	Х	X	1 1 1	1 1 1	1 1 1	0 1 X 0	0 X X 0	F F F	F F		6 X	3 X	8 X	E X	F X	9 X	9 X	1 1 1	1 1 1	1 1 1	1 1 1	0 0 0 0	2	7 7 4 7		X 0 X	X 7	X 4	1 1 1	1 1 1	1 1 1	777
0 1	5 X	X X X	D X	0 X	X X	1 1	1 1 1	1 1 1		0 X	F	6 6 F 6	x	X X	X X	X X	X X	X X	X X	X X	1 1 1	1 1 1	1 1 1	1 1 1	0 0 0	2	7 4	X 0 X	X 0	X 6	X 0	1 1 1	1 1 1	1 1 1	7777

0029	* R5 = A6 R5 = #2F34 6FBCh
002A 002B 002C 002D	* R5 = FMUL(R4,R5) RE = R4 RD = R5 JSR FMUL R5 = RF
002E 002F 0030 0031	* R5 = FADD(R5,A5) RE = R5 RD = #B2D7 5AD5h JSR FADD R5 = RF
0032 0033 0034 0035	* R5 = FMUL(R4,R5) RE = R4 RD = R5 JSR FMUL R5 = RF
0036 0037 0038 0039	* R5 = FADD(R5,A4) RE = R5 RD = #3638 EF99h JSR FADD R5 = RF
003A 003B 003C 003D	* R5 = FMUL(R4,R5) RE = R4 RD = R5 JSR FMUL R5 = RF

Table 5.1. Floating Point Sin(x) Microprogram (continued)

			_	_																	_														
WE	A3-A0	B3-B0	ဒ္မင္	E	EB1-EB0	OEA	OEB	0EY	SELY	5	:	0-/1					-bi				SIOO	808	SIO16	SI024	RC2-RC0	MUX2-MUX0	S2-S0	D	RE		3-	RAOE	RBOE	NC	SEI.
0	X		D X	X X	X X	1	1	1	1 X	X X	F F	F F	X B X X	9 X	5 X	0 X	0 X	D X	0 X	1 X	1	1	1	1 1 1	0	2	7 7 4 7	X 0	X 0	X 7	X 4	1	1 1 1	1 1 1	7777
0	5 X	X X X	D X	0 X	X X	1 1	1 1 1	1 1	0 X	0 X	F F	6 F	X X	X X	X X	X X	X X	X X	X X	X X	1	1 1	1 1 1	1	0	2	7 4	X 0	X 0	X 6	X 0	1		1 1	7 7 7 7
0	X X		D X	X X	X X	1 1	1	1	1 X	X X	F F	F F	3 X	C X	0 X	8 X	8 X	8 X	8 X	8 X	1	1 1	1 1 1	1	0	2 1	7 4	X 0	X 0	X 7	X 4	1 1	1		7
0	5 X	X X X	D X	0 X	X X	1		1	0 X	0 X	F F	6 F	X	X X	X X	X X	X X	X X	X X	X X		1 1	1	1 1	0	2 1	7 4	X 0	X 0	X 6	X 0	1 1	1	1	7
0.	X X	X X X	D X	X X	X X	1 1	1 1 1	1	1 X	1 X	F F	F F	B X	E X	2 X	A X	A X	A X	A X	D X	1 1 1	1 1	1 1 1 1	1	0	2 1	7 4	X 0	X 0	X 7	X 4	1	1 1 1		7 7 7 7
0	5 X	X X X	D X	0 X	X X	1	1 1 1		0 X	0 X	F	6 F	X X	X X	X X	X X	X X	X X	X X	X X	1	1 1	1 1 1	1 1 1	0	2	7 7 4 7	X 0	X 0	X 6	X 0	1	1 1 1	1 1 1	7 7 7 7

* R5 = FADD(R	
003F RD = #B950 0 0040 JSR FADD 0041 R5 = RF	D01h
* R5 = FMUL(R: 0042 RE = R4 0043 RD = R5 0044 JSR FMUL 0045 R5 = RF	4,R5)
* R5 = FADD(R: 0046 RE = R5 0047 RD = #3C08 8 0048 JSR FADD 0049 R5 = RF	
* R5 = FMUL(R: 004A RE = R4 004B RD = R5 004C JSR FMUL 004D R5 = RF	4,R5)
* R5 = FADD(R: 004E RE = R5 004F RD = #BE2A 0050 JSR FADD 0051 R5 = RF	
* R5 = FMUL(R 0052 RE = R4 0053 RD = R5 0054 JSR FMUL 0055 R5 = RF	4,R5)

* R5 = FADD(R5,A0)RE = R50056 RD = #3F80 0000h0057 0058 JSR FADD 0059 R5 = RF* R5 = FMUL(R0,R5)RE = R0005A 005B RD = R5005C JSR FMUL R5 = RF005D * R5 = FCHS(R5,R1) : RETURN 005E R1 = R1 OR #7FFF FFFFh R5 = R5 XOR R1 : RETURN 005F * RC = FEXP(RE) RC = RE AND #7F80 0000h 0060 FMUL: * RE = FRAC(RE) RE = RE AND #807F FFFFh 0061 * RE = RE OR bit23 RE = RE OR #0080 0000h 0062 * MQ = SMTC(RE)0063 RE = -SMTC(RE)0064 LOADMQ : PASS * RB = FEXP(RD)RB = RD AND #7F80 0000h 0065

Table 5.1. Floating Point Sin(x) Microprogram (continued)

WE	A3-A0	B3-B0	3.0	E	EB1-EB0	OEA	OEB	OEY	SELY	చ్	2	2				32 on:		_			SIOO	8018	SIO16	SI024	RC2-RC0	MUX2-MUX0	S2-S0	C	DRI DR	B1:	3-)	RAOE	RBOE	INC	SEL
0	5 X	Х	D	X	Х	1	1	1	1	X	F	F	3	F	8	0	0	0	0	0	1	1	1		1	2 2 1	7	Х	Х	Х	Х	1		1	7
	F										F												1	1	0	•	7			7 X			1	1	7
0	0 5 X F	X	D X	0 X	X	1		1	0 X	0 X	F F F	6 F	X X	X X	X	X X	X X	X X	X X	X	1	1	1	1		2	7 4	X 0	X 0	X 6	X 0	1	1	1 1 1	7.777
1 -	1			-		1	1	1	0		F														0									1	7
O	E	X	С	0	2	1	1	1	0	0	F	Α	7	F	8	0	0	0	0	0	1	1	1	1	0	2	7	X	X	x	X	1	1	1	7
0	E	X	Ε	0	2	1	1																												7
	Ε					1	1	1	0		F																							1	7
1 -	E	_	_		-	1	1	1	1		5 E														0									1	7
0	D	х	В	0	2	1	1	1	0	0	F	Α	7	F	8	0	0	0	0	0	1	1	1	1	0	2	7	х	х	х	х	1	1	1	7

Table 5.1. Floating Point Sin(x) Microprogram (continued)

WF	A3-A0	3-B0	3-00	×	B1-EB0	EA	EB	Ε̈́	SELY	=		7-10					-bi				00	80	1016	SI024	RC2-RC0	MUX2-MUX0	S2-S0		RB			AOE	RBOE	ಽ	SEL
1	•	-	ပ	ш	ш	0	0	0	· s	ပ		_			C	on	sta	ant		_	S	S	S	S	æ	2	Ś	E	RE	30		œ	Œ	€	S
0	D	х	D	0	2	1	1	1	0	0	F	Α	8	0	7	F	F	F	F	F	1	1	1	1	0	2	7	х	х	X	х	1	1	1	7
0	D	х	D	0	2	1	1	1	0	0	F	в	0	0	8	0	0	0	0	0	1	1	1	1	0	2	7	х	х	х	х	1	1	1	7
0	Х		D	Х	0	1	1	1	1	D	5	8	х	Х	Х	Х	Х	х	Х	х	1	1	1	1	0	2	7	Х	Х	Х	Х	1	1	1	7
0	-	_	Е	0	0	1	1	1	1	0	F	9	0	0	0	0	0	0	1	6	1	1	1	1	6	1	7	X	Х	Х	Х	1	1	1	4
0	D	Ε	E	0	0	1	1	1	1	0	6	0						Х			1	1	1	1	5	6	7	0	0	6	Α	1	1	1	4
0	_	E	E	0	0	1	1	1	0	0	7	0						X			1	1	1	1	0	6	7		X			1	1	1	7
-	X	Y	•	v	v	Y	1	1	1	v	3 F	8						X		X	1	0	1	1	0	2	7	X	X				1	1	4 7
ľ	^	^	^	^	^	^	•	•	١	^	•	'	^	^	^	^	^	^	^	^	ľ		•		١	,	′	^	^	^	^	,	'	'	ľ
0	С	Х	С	0	2	1	1	1	0	0	F	1	0	0	8	0	0	0	0	0	1	1	1	1	0	2	7	х	х	х	х	1	1	1	7
0	Ε	Х	Ε	0	Х	1	1	1	0	0	0	6	Х	Х	Х	Х	Х	Х	Х	X	1	1	1	1	0	2	7	Х	Х	Х	Х	1	1	1	7
0	С	В	С	0	0	1	1	1	0	0.	F	1	х	х	х	х	х	х	х	х	1	1	1	1	0	2	7	х	х	х	х	1	1	1	0
1	Х	Х	Х	Х	Х	1	1	1	Х	Х	F	F	Х	Х	Х	Х	Х	Х	Х	Х	1	1	1	1	0	1	7	Х	Х	Х	Х	1	1	1	7
0	Х	Е	Ε	х	0	1	1	1	1	0	5	8	х	х	х	х	х	х	х	х	1	1	1	1	0	2	7	х	х	х	X	1	1	1	7
0	Ε	Х	Ε	0	2	1	1	1	0	0	F	Α	8	0	7	F	F	F	F	F	1	1	1	1	0	2	7	х	Х	х	х	1	1	1	7
																																		-	
0	С	Х	С	0	2	1	1	1	0	0	F	Α	7	F	8	0	0	0	0	0	1	1	1	1	0	2	7	х	Х	х	Х	1	1	1	7
0	Ε	Х	Ε	0	2	1	1	1	0	0	F	Α	8	0	7	F	F	F	F	F	1	1	1	1	0	2	7	Х	Х	Х	Х	1	1	1	7
1	Ε	х	х	0	1	1	1	1	0	0	Ε	В	0	0	8	0	0	0	0	0	1	1	. 1	1	0	2	7	х	х	х	х	1	1	1	7
0	Ε	Χ	Ε	0	2	1	1	1	0	0	F	Α	8	0	7	F	F	F	F	F	1	1	1	1	0	2	7	Х	х	Х	X.	1	1	1	7
0	D	Х	В	0	2	1	1	1	0	0	F	Α	7	F	8	0	0	0	0	0	1	1	1	1	0	2	7	Х	Х	Х	Х	1	1	1	7

	RD = FRAC(RD)
0066	RD = RD AND #807F FFFFh
0067	RD = RD OR bit23
0068	RD = SMTC(RD)
0069	RE = 0 : RCB = #22D
006A	RE. = SMULI RD : LOOP RCB
006B	RE = SMULT RD
006C 006D	TBO(RE,bit1): BYTE = #0100b : TEST Z JT FMUL1
****	• • • • • • • • • • • • • • • • • • • •
	INEX RC
006E	RC = RC ADD #0080 0000h
006F	RE = SRA(RE)
	RC = RC ADD RB : TEST CARRY
0071	JT ERROR
0072	RE = SMTC(RE)
0073	RE = RE AND #807F FFFFh
* FADD:	RC = FEXP(RE)
0074 FADD:	RC = RC AND #7F80 0000
*	RE = FRAC(RE)
0075	RE = RE AND #807F FFFFh
0076	MQ = RE OR bit23
0076	RE = SMTC(RE)
	, .
	RB = FEXP(RD)
0078	RB = RD AND #7F80 0000

Table 5.1. Floating Point Sin(x) Microprogram (continued)

WE	A3-A0	B3-B0	ဒ္ဗင္	EA	EB1-EB0	OEA	OEB	OEY	SELY	5		17-10			C		-b		t		SIO0	SIO8	SIO16	SI024	RC2-RC0	MUX2-MUX0	S2-S0		RE			RAOE	RBOE	S	SEL
0	D	X X D	D	0 0 X	2 2 0	1 1 1	1 1 1	1 1 1	0 0 1	0 0	F F 5	A B 8	8 0 X	0 0 X	7 8 X	F 0 X	F O X	F 0 X	F 0 X	F O X	1 1 1	1 1 1	1 1 1	1 1 1	0	2 2 2	7	X	X X X	X	X	1 1 1	1 1 1	1 1 1	777
0	C X	B X	F X	0 X	0 X	1	1	1	0 X	0 X	F	3 F)						X X		1	1 1	1	1	0 6	2 1	7 7		X			1	1	1	2
1	X	X	X		X	1	1	0	0 0	X			х	X	X	X	X	Х		Χ	1	1	1	1	5	7	7	0	0	7 8 -	0 -	1	1	1	7
0	С	X	В	0	X	1	1	1	0	0 X	0 F	6 F	Х	X	X	X	X	X		X	1	1	1	1	0	2	7		0 X			1	1	1	7
0	F X	XXX	F		XXX	1	1 1	0	0	0 X	6 F	7 6 F	X X	X	X	X	X	X	Χ	X	1	1	1	1	6 5	1 6	7 7	X 0	0	X 8	X 4	1	1	1	7 4 4
0 0	E D X	X E F	F	0 0 X	0 0	1 1 1	1 1 1	1 1 1	0	0	0 F 5	6 1 8	х	Х	Х	х	Х	Х	XXX	Х	1 1 1	1 1 1	1 1 1	1	0	7 2 2	7	0 X X	0 X X	8 X X	6 X X	1 1 1	1 1 1	1 1 1	7 7 7
0 1 0	0 X B	FXX	0 X B	0 X 0	0 X X	1 1 1	1 1 1	1 1 1	1 X 1	0 X 1	3 F F	8 F 6	Х	Х	Х	Х	Х	Х	X	Х	0 1 1	1 1 1	1 1 1	1 1 1	0	2 4 2	777	XXX	XXX	XXX	XXX	1 1 1	1 1 1	1 1 1	4 7 3
0 0	F 7 F	7 F B	F O F	0 0	X 0 0	1 1 1	1 1 1	1 1 1	0	0 0	0 1 F	6 8	Х	X	X	X	X	X	X	X	1 1 1	1 0 1	1 1 1	1 1 1	0 0	1 2 2	7 7 2	XXX	XXX	XXX	XXX	1 1 1	1 1 1	1 1 1	7 7 7

0079 007A 007B	RD = FRAC(RD) RE = RE AND #807F FFFFh RD = RD OR bit23 RD = SMTC(RD)
007C 007D	RF = RC - RB : C0=0: TEST NEG JT FADD1 : $RCB = #8$
007E 007F	Y/RF = SLC(RF) : LOOP RCB Y = RF : RCA = Y
0080 0081	RD = SRA(RD) : LOOP RCA RB = RC : JUMP FADD2
0082 FADD1: 0083 0084 0085	RF = NOT RF Y/RF = SLC(RF) : LOOP RCB Y = RF : RCA = Y RE = SRA(RE) : LOOP RCA
0087 0088 0089	RF = RD + RE RF = SMTC(RF) RF = TB0 (RF, bit24) : TEST Z JF FADD J
008A 008B 008C FADD3:	INC RB: TEST NEG RF = SRA(RF): JT ERROR RF = SETO (RE bit23)

008D

General Information

Numerical Index Glossary Explanation of Function Tables Parameter Measurement Information Functional Index

LSI Devices

2

Application Reports

3

Advanced Schottky Family
Error Detection and Correction
Memory Mapping
Bit-Slice Processor 8-Bit Family
Excerpt — SN74AS888, SN74AS890
Bit-Slice Processor User's Guide


Mechanical Data

1

ORDERING INSTRUCTIONS

Electrical characteristics presented in this data book, unless otherwise noted, apply for circuit type(s) listed in the page heading regardless of package. The availability of a circuit function in a particular package is denoted by an alphabetical reference above the pin-connection diagram(s). These alphabetical references refer to mechanical outline drawings shown in this section.

Factory orders for circuits described in this catalog should include a four-part type number as explained in the following example.



3 PEP processing, level 3 (N or NT packages only)

"Small Outline" (D, DW)

Dual-in-Line (J, JD, JG, JT, N, NT, NW, P, W)


- A-Channel Plastic Tubing
- Tape and Reel
- Barnes Carrier (W only)



[†]These circuits in dual-in-line and "small outline" packages are shipped in one of the carriers shown below. Unless a specific method of shipment is specified by the customer (with possible additional costs), circuits will be shipped in the most practical carrier. Please contact your TI sales representative for the method that will best suit your particular needs.


D plastic "small outline" packages

Each of these "small outline" packages consists of a circuit mounted on a lead frame and encapsulated within a plastic compound. The compound will withstand soldering temperature with no deformation, and circuit performance characteristics will remain stable when operated in high-humidity conditions. Leads require no additional cleaning or processing when used in soldered assembly.




D plastic "small outline" packages

Each of these "small outline" packages consists of a circuit mounted on a lead frame and encapsulated within a plastic compound. The compound will withstand soldering temperature with no deformation, and circuit performance characteristics will remain stable when operated in high-humidity conditions. Leads require no additional cleaning or processing when used in soldered assembly.




DW plastic "small outline" packages

Each of these "small outline" packages consists of a circuit mounted on a lead frame and encapsulated within a plastic compound. The compound will withstand soldering temperature with no deformation, and circuit performance characteristics will remain stable when operated in high-humidity conditions. Leads require no additional cleaning or processing when used in soldered assembly.



DW plastic "small outline" packages


Each of these "small outline" packages consists of a circuit mounted on a lead frame and encapsulated within a plastic compound. The compound will withstand soldering temperature with no deformation, and circuit performance characteristics will remain stable when operated in high-humidity conditions. Leads require no additional cleaning or processing when used in soldered assembly.



FK ceramic chip carrier packages


Each of these hermetically sealed chip carrier packages has a three-layer ceramic base with a metal lid and braze seal. The packages are intended for surface mounting on solder lands on 1,27 (0.050-inch) centers. terminals require no additional cleaning or processing when used in soldered assembly.

FK package terminal assignments conform to JEDEC Standards 1 and 2.



FN plastic chip carrier package

Each of these chip carrier packages consists of a circuit mounted on a lead frame and encapsulated within an electrically nonconductive plastic compound. The compound withstands soldering temperatures with no deformation, and circuit performance characteristics remain stable when the devices are operated in high-humidity conditions. The packages are intended for surface mounting on solder lands on 1,27 (0.050) centers. Leads require no additional cleaning or processing when used in soldered assembly.




- B. Location of each pin is within 0,127 (0.005) of true position with respect to center pin on each side.
 - C. The lead contact points are planar within 0,10 (0.004).

ALL LINEAR DIMENSIONS ARE IN MILLIMETERS AND PARENTHETICALLY IN INCHES

68-pin GB pin grid array ceramic package

This is a hermetically sealed ceramic package with metal cap and gold-plated pins.




NOTE A: Pins are located within 0,127 (0.005) radius of true position relative to each other at maximum material condition and within 0,254 (0.010) radius relative to the center of the ceramic.


ALL LINEAR DIMENSIONS ARE IN MILLIMETERS AND PARENTHETICALLY IN INCHES

J ceramic packages (including JD, JT, and JW dual-in-line packages)

Each of these hermetically sealed dual-in-line packages consists of a ceramic base, ceramic cap, and a lead frame. Hermetic sealing is accomplished with glass. The packages are intended for insertion in mounting-hole rows on 7,62 (0.300) or 15,24 (0.600) centers. Once the leads are compressed and inserted sufficient tension is provided to secure the package in the board during soldering. Tin-plated ("bright-dipped") leads require no additional cleaning or processing when used in soldered assembly.

NOTE: For the 14-, 16-, and 20-pin packages, the letter J is used by itself since these packages are available only in the 7,62 (0.300) row spacing. For the 24-pin packages, if no second letter or row spacing is specified, the package is assumed to have 15,24 (0.600) row spacing.







NOTE A: Each pin centerline is located within 0,25 (0.010) of its true longitudinal position.



J ceramic dual-in-line packages (continued)






NOTE A: Each pin centerline is located within 0,25 (0.010) of its true longitudinal position.




J ceramic dual-in-line packages (continued)



NOTE A: Each pin centerline is located within 0,25 (0.010) of its true longitudinal position.

J ceramic dual-in-line packages (continued)

This is a hermetically sealed ceramic package with a metal cap and side-brazed tin-plated leads.




NOTE A: Each pin centerline is located within 0,25 (0.010) of its true longitudinal position.




N plastic packages (including NT and NW dual-in-line packages)

Each of these dual-in-line packages consists of a circuit mounted on a lead frame and encapsulated within an electrically nonconductive plastic compound. The compound will withstand soldering temperature with no deformation, and circuit performance characteristics will remain stable when operated in high-humidity conditions. The packages are intended for insertion in mounting-hole rows on 7,62 (0.300), 15,24 (0.600), or 22,86 (0.900) centers. Once the leads are compressed and inserted, sufficient tension is provided to secure the package in the board during soldering. Leads require no additional cleaning or processing when used in soldered assembly.

NOTE: For all except 24-pin packages, the letter N is used by itself since only the 24-pin package is available in more than one row-spacing. For the 24-pin package, the 7,62 (0.300) version is designated NT; the 15,24 (0.600) version is designated NW. If no second letter or row-spacing is specified, the package is assumed to have 15,24 (0.600) row-spacing.








NOTES: A. Each pin centerline is located within 0,25 (0.010) of its true longitudinal position.


B. For solder-dipped leads, this dimension applies from the lead tip to the standoff.













NOTES: A. Each pin centerline is located within 0,25 (0.010) of its true longitudinal position.

B. For solder-dipped leads, this dimension applies from the lead tip to the standoff.





NOTES: A. Each pin centerline is located within 0,25 (0.010) of its true longitudinal position.

TI Sales Offices | TI Distributors

ALABAMA: Huntsville (205) 837-7530

ARIZONA: Phoenix (602) 995-1007; Tucson (602) 624-3276.

CALIFORNIA: Irvine (714) 660-8187; Sacramento (916) 929-1521; San Diego (619) 278-9601; Santa Clara (408) 980-9000; Torrance (213) 217-7010; Woodland Hills (818) 704-7759.

COLORADO: Aurora (303) 368-8000.

CONNECTICUT: Wallingford (203) 269-0074.

FLORIDA: Ft. Lauderdale (305) 973-8502; Maitland (305) 660-4600; Tampa (813) 870-6420.

GEORGIA: Norcross (404) 662-7900.

ILLINOIS: Arlington Heights (312) 640-2925.

INDIANA: Ft. Wayne (219) 424-5174; Indianapolis (317) 248-8555.

IOWA: Cedar Rapids (319) 395-9550.

MARYLAND: Baltimore (301) 944-8600.

MASSACHUSETTS: Waltham (617) 895-9100 MICHIGAN: Farmington Hills (313) 553 1500; Grand Rapids (616) 957-4200.

MINNESOTA: Eden Prairie (612) 828-9300.

MISSOURI: Kansas City (816) 523-2500; St. Louis (314) 569-7600.

NEW JERSEY: Iselin (201) 750-1050.

NEW MEXICO: Albuquerque (505) 345-2555.

NEW YORK: East Syracuse (315) 463-9291; Endicott (607) 754-3900; Melville (516) 454-6600; Pittsford (716) 385-6770; Poughkeepsie (914) 473-2900.

NORTH CAROLINA: Charlotte (704) 527-0930; Raleigh (919) 876-2725.

OHIO: Beachwood (216) 464-6100; Dayton (513) 258-3877.

OREGON: Beaverton (503) 643-6758.

PENNSYLVANIA: Ft. Washington (215) 643-6450; Coraopolis (412) 771-8550.

PUERTO RICO: Hato Rey (809) 753-8700

TEXAS: Austin (512) 250-7655; Houston (713) 778-6592; Richardson (214) 680-5082; San Antonio (512) 496-1779.

UTAH: Murray (801) 266-8972

VIRGINIA: Fairfax (703) 849-1400.

WASHINGTON: Redmond (206) 881-3080.

WISCONSIN: Brookfield (414) 785-7140.

CANADA: Nepean, Ontario (613) 726-1970; Richmond Hill, Ontario (416) 884-9181; St. Laurent, Quebec (514) 335-8392.

TI Regional **Technology Centers**

CALIFORNIA: Irvine (714) 660-8140, Santa Clara (408) 748-2220.

GEORGIA: Norcross (404) 662-7945.

ILLINOIS: Arlington Heights (312) 640-2909.

MASSACHUSETTS: Waltham (617) 895-9197.

TEXAS: Richardson (214) 680-5066

CANADA: Nepean, Ontario (613) 726-1970

Customer Response Center

TOLL FREE: (800) 232-3200

OUTSIDE USA: (214) 995-6611 (8:00 a.m. — 5:00 p.m. CST)

TI AUTHORIZED DISTRIBUTORS IN IISA

Arrow Electronics Diplomat Electronics General Radio Supply Company Graham Electronics Kierulff Electronics Marshall Industries Milgray Electronics Newark Electronics Time Electronics R.V. Weatherford Co. Wyle Laboratories Zeus Component, Inc. (Military)

TI AUTHORIZED DISTRIBUTORS IN CANADA

Arrow Electronics Canada Future Electronics

TI AUTHORIZED DISTRIBUTORS IN

OBSOLETE PRODUCT ONLY— Rochester Electronics, Inc. Newburyport, Massachusetts (617) 462-9332

ALABAMA: Arrow (205) 837-6955; Kierulff (205) 883-6070; Marshall (205) 881-9235.

ARIZONA: Arrow (602) 968-4800; Kierulff (602) 437-0750; Marshall (602) 968-6181; Wyle (602) 866-2888.

Wyle (602) 886-2888
CALIFORNIA: Los Angeles/Orange County:
Arrow (618) 701-7500, (714) 838-5422;
Klerulf (213) 725-2325, (714) 731-5710, (714) 220-6300;
Mary (1980) 850-800 850-800 850-800;
Mary (1980) 850-800 850-800;
Mary (1980) 850-800;
Sacramento: Arrow (918) 925-7456;
Marshall (916) 635-9700; Wyle (916) 638-5282;
San Diego: Arrow (619) 565-4800;
Kierulff (619) 278-2112; Marshall (619) 578-9600;
Wyle (619) 565-9170;
Myle (619) 565-9171;
San Francisco Bay Area: Arrow (408) 745-6600;
(415) 487-4600; Kierulff (409) 971-2600;
Marshall (409) 943-4600; Wyle (409) 727-2500;
Zeus (408) 988-5121.

COLORADO: Arrow (303) 696-1111; Kierulff (303) 790-4444; Wyle (303) 457-9953.

CONNECTICUT: Arrow (203) 265-7741, Diplomat (203) 797-9674, Kierulff (203) 265-1115; Marshall (203) 265-3822; Milgray (203) 795-0714.

Marshall (203) 259-322, Mirglay (203) 7950/11 (203) 7950/1



TEXAS INSTRUMENTS

Creating useful products and services for you.

GEORGIA: Arrow (404) 449-8252; Kierulff (404) 447-5252; Marshall (404) 923-5750.

ILLINOIS: Arrow (312) 397-3440; Diplomat (312) 595-1000; Kieruiff (312) 250-0500; Marshall (312) 490-0155; Newark (312) 784-5100.

INDIANA: Indianapolis: Arrow (317) 243-9353; Graham (317) 634-8202; Marshall (317) 297-0483; Ft. Wayne: Graham (219) 423-3422.

IOWA: Arrow (319) 395-7230.

KANSAS: Kansas City: Arrow (913) 642-0592; Marshall (913) 492-3121.

MARYLAND: Arrow (301) 995-0003; Diplomat (301) 995-1226; Kierulff (301) 636-5800; Milgray (301) 995-6169; Marshall (301) 840-9450; Zeus (301) 997-1118.

MASSACHUSETTS: Arrow (617) 933-8130; Diplomat (617) 935-8611; Kierulff (617) 667-8331; Marshall (617) 272-8200; Time (617) 532-6200; Zeus (617) 863-8800.

MICHIGAN: Detroit: Arrow (313) 971-8220; Marshall (313) 525-5850; Newark (313) 967-0600; Grand Rapids: Arrow (616) 243-0912.

MINNESOTA: Arrow (612) 830-1800; Kierulff (612) 941-7500; Marshall (612) 559-2211.

MISSOURI: St. Louis: Arrow (314) 567-6888; Kierulff (314) 739-0855.

NEW HAMPSHIRE: Arrow (603) 668-6968.

NEW JERSEY: Arrow (201) 575-5300, (609) 596-8000; Diplomat (201) 735-1830; General Radio (609) 984-8560; Kierulff (201) 575-6750; (609) 235-1444; Marshall (201) 882-0320, (609) 234-9100; Milgray (609) 983-5010.

NEW MEXICO: Arrow (505) 243-4566

NEW YORk: Long Island: Arrow (516) 231-1000; Diplomat (516) 45-46400; Marshail (516) 273-2053; Milgray (516) 420-800; Zeus (914) 937-7400; Rochester: Arrow (716) 427-0300; Marshail (716) 235-7620; Syracuse: Arrow (715) 652-1000; Diplomat (315) 652-5000; Marshail (607) 798-1611.

NORTH CAROLINA: Arrow (919) 876-3132, (919) 725-8711; Kierulff (919) 872-8410; Marshall (919) 878-9882.

OHIO: Cleveland: Arrow (216) 248-3990; Kieruiff (216) 587-6558; Marshali (216) 248-1788. Columbus: Arrow (614) 885-8362; Dayton: Arrow (513) 435-5563; Graham (513) 435-8660; Kieruiff (513) 439-045; Marshali (513) 236-8088.

OKLAHOMA: Arrow (918) 665-7700; Kierulff (918) 252-7537.

OREGON: Arrow (503) 684-1690; Kierulff (503) 641-9153; Wyle (503) 640-6000; Marshall (503) 644-5050.

PENNSYLVANIA: Arrow (412) 856-7000, (215) 928-1800; General Radio (215) 922-7037.

RHODE ISLAND: Arrow (401) 431-0980

TEXAS: Austin: Arrow (61) 343-4180; Kierulff (512) 835-2090, Marshall (512) 837-1991; Wyle (512) 834-9957. Dallas: Arrow (214) 830-6464; Kierulff (214) 343-2400, Marshall (214) 233-5200; Wyle (214) 255-9953: Zeus (214) 783-7010; Houston: Arrow (713) 530-4700; Marshall (713) 789-6600, Kierulff (713) 530-7030; Wyle (713) 879-9953.

UTAH: Diplomat (801) 486-4134; Kierulff (801) 973-6913; Wyle (801) 974-9953.

WASHINGTON: Arrow (206) 643-4800; Kierulff (206) 575-4420; Wyle (206) 453-8300; Marshall (206) 747-9100.

WISCONSIN: Arrow (414) 792-0150; Kierulff (414) 784-8160; Marshall (414) 797-8400.

(a14) 79-8-00; Marshall (414) 797-8400.

CANADA: Calgary: Future (403) 235-5325;

Edmonton: Future (403) 438-2858;

Montreal: Arrow Canada (514) 735-5511;

Future (514) 694-7710;

Ottawa: Arrow Canada (613) 226-6903;

Future (613) 820-8313;

Quebec City: Arrow Canada (418) 687-4231;

Toronto: Arrow Canada (418) 661-0220;

Future (416) 638-4771;

Vancouver: Future (604) 294-1166.

BP

TI Worldwide Sales Offices

ALABAMA: Huntsville: 500 Wynn Drive, Suite 514, Huntsville, AL 35805, (205) 837-7530.

ARIZONA: Phoenix: 8825 N. 23rd Ave., Phoenix, AZ 85021, (602) 995-1007.

AZ 95021, (602) 995-1007.

CALIFORNIA: Irvine: 17891 Cartwright Rd., Irvine, CA 92714, (714) 660-8187. Sacramento: 1900 Point West Way, Suite 171. Sacramento, CA 95815. (916) 929-1521; San Diego: 4333 View Ridge Ave., Suite B. San Diego, CA 92123, (619) 278-95601; Santa Clara: 5353 Betsy Ross Dr., Santa Clara; CA 95054, (469) 969-9000; Torance: 690 Knox St., Torrance, CA 90502, (213) 217-7010; Woodland Hills: 21220 Ervin St., Woodland Hills, CA 91367, (818) 704-7759.

COLORADO: Aurora: 1400 S. Potomac Ave., Suite 101, Aurora, CO 80012, (303) 368-8000.

CONNECTICUT: Wallingford: 9 Barnes Industrial Park Rd., Barnes Industrial Park, Wallingford, CT 06492, (203) 269-0074.

FLORIDA: Ft. Lauderdale: 2765 N.W. 62nd St., Ft. Lauderdale, FL 33309, (305) 973-8502; Maitland: 2501 Maitland Center Parkway, Maitland, FL 32751, (305) 660-4600; Tampa: 5010 W. Kennedy Blvd., Suite 101, Tampa, FL 33609, (813) 870-6420.

GEORGIA: Norcross: 5515 Spalding Drive, Norcross, GA 30092, (404) 662-7900

ILLINOIS: Arlington Heights: 515 W. Algonquin, Arlington Heights, IL 60005, (312) 640-2925.

INDIANA: Ft. Wayne: 2020 Inwood Dr., Ft. Wayne, IN 46815, (219) 424-5174; Indianapolis: 2346 S. Lynhurst, Suite J-400, Indianapolis, IN 46241, (317) 248-8555.

IOWA: Cedar Rapids: 373 Collins Rd. NE, Suite 200, Cedar Rapids, IA 52402, (319) 395-9550.

MARYLAND: Baltimore: 1 Rutherford Pl., 7133 Rutherford Rd., Baltimore, MD 21207, (301) 944-8600.

MASSACHUSETTS: Waltham: 504 Totten Pond Rd., Waltham, MA 02154, (617) 895-9100.

MICHIGAN: Farmington Hills: 33737 W. 12 Mile Rd., Farmington Hills, Mi 48018, (313) 553-1500.

MINNESOTA: Eden Prairie: 11000 W. 78th St., Eden Prairie, MN '55344 (612) 828-9300.

MISSOURI: Kansas City: 8080 Ward Pkwy., Kansas City, MO 64114, (816) 523-2500; St. Louis: 11816 Borman Drive, St. Louis, MO 63146, (314) 569-7600.

NEW JERSEY: Iselin: 485E U.S. Route 1 South, Parkway Towers, Iselin, NJ 08830 (201) 750-1050

NEW MEXICO: Albuquerque: 2820-D Broadbent Pkwy NE, Albuquerque, NM 87107, (505) 345-2555.

NE, Albuquerque, NM 87107, (305) 345-2555.

NEW YORK: East Syracuse: 6365 Collamer Dr., East
Syracuse, NY 13057, (315) 463-3291;
Endicott: 12N anticoke Ave., P.O. Box 618, Endicott,
NY 13760, (607) 754-3900; Melville: 1 Huntington
Ouadrangle, Suite 3C10, P.O. Box 2393, Melville,
NY 11747, (516) 454-6800; Pittaford: 2651 Clover St.,
Pittsford, NY 14554, (716) 385-6770;
NY 1974-1846, (716) 454-6800; Pittaford: 2651 Clover St.,
Pittsford, NY 14554, (716) 385-6770;
NY 12801, (314) 473-2800.

NORTH CAROLINA: Charlotte: 8 Woodlawn Green, Woodlawn Rd., Charlotte, NC 28210, (704) 527-0930; Raleigh: 2809 Highwoods Blvd., Suite 100, Raleigh, NC 27625, (919) 876-2725.

OHIO: Beachwood: 23408 Commerce Park Rd., Beachwood, OH 44122, (216) 464-6100; Dayton: Kingsley Bldg., 4124 Linden Ave., Dayton, OH 45432, (513) 258-3877.

OREGON: Beaverton: 6700 SW 105th St., Suite 110, Beaverton, OR 97005, (503) 643-6758.

PENNSYLVANIA: Ft. Washington: 260 New York Dr., Ft. Washington, PA 19034, (215) 643-6450; Corappolis: 420 Rouser Rd., 3 Airport Office Park, Corappolis, PA 15108, (412) 771-8550.

PUERTO RICO: Hato Rey: Mercantil Plaza Bidg., Suite 505, Hato Rey, PR 00919, (809) 753-8700.

Surie 305, hatil ney, Fn 00/91, 60/91/35/37/01/ TEXAS: Austin: P.O. Box 299, Austin, TX 78769, (512) 250-7655; Richardson: 1001 E. Campbell Rd., Richardson, TX 75080, (214) 680-5082; Houston: 9100 Southwest Frey, Surie 237, Houston, TX 77058, (713) 778-6592, San Antonio: 1000 Central Parkway South, San Antonio: TX 78232, (612) 496-1779.

UTAH: Murray: 5201 South Green SE, Suite 200, Murray, UT 84107, (801) 266-8972.

VIRGINIA: Fairfax: 2750 Prosperity, Fairfax, VA 22031, (703) 849-1400.

WASHINGTON: Redmond: 5010 148th NE, Bldg B, Suite 107, Redmond, WA 98052, (206) 881-3080.

WISCONSIN: Brookfield: 450 N. Sunny Slope, Suite 150, Brookfield, WI 53005, (414) 785-7140.

CANADA: Nepean: 301 Moodie Drive, Mallorn Center, Nepean, Ontario, Canada, K2H9C4, (613) 725-1970. Richmond Hill: 280 Centre St. E., Richmond Hill L4C1B1, Ontario, Canada (416) 884-9181; St. Laurent: Ville St. Laurent Quebec, 9460 Trans Canada Hwy., St. Laurent, Quebec, Canada H4S147, (514) 335-3932.

ARGENTINA: Texas Instruments Argentina S.A.I.C.F.: Esmeralda 130, 15th Floor, 1035 Buenos Aires, Argentina, 1+394-3008.

AUSTRALIA (& NEW ZEALAND): Texas Instruments Australia Ltd.: 6-10 Talavera Rd., North Ryde (Sydney), New South Wales, Australia 2113, 2 + 887-1122; 5th Filoor, 418 St. Kilda Road, Melbourne, Victoria, Australia 3004, 3 + 267-4677, 171 Philip Highway, Elizabeth, South Australia 5112, 8 + 255-2068

AUSTRIA: Texas Instruments Ges.m.b.H.: Industriestrabe B/16, A-2345 Brunn/Gebirge, 2236-846210.

BELGIUM: Texas Instruments N.V. Belgium S.A.: Mercure Centre, Raketstraat 100, Rue de la Fusee, 1130 Brussels, Belgium, 2/720.80.00.

BRAZIL: Texas Instruments Electronicos do Brasil Ltda.: Rua Paes Leme, 524-7 Andar Pinheiros, 05424 Sao Paulo, Brazil, 0815-6166.

DENMARK: Texas Instruments A/S, Mairelundvej 46E, DK-2730 Herlev, Denmark, 2 - 91 74 00.

FINLAND: Texas Instruments Finland OY: Teollisuuskatu 19D 00511 Helsinki 51, Finland, (90) 701-3133.

701-3133.

FRANCE: Texas Instruments France: Headquarters and Prod. Plant, BP 05, 08270 Villeneuws-Loubet, (03) 20-10-11, Parls Office, BP 67 8-10-40 Villeneums-Loubet, (03) 20-10-11, Parls Office, BP 67 8-10-0 D'Equily, Morane-Saulnier, 78141 Velizy-Villacoublay, (03) 946-97-12, Lyon Sales Office, L'Orse D'Equily, Batiment B, Chemin de la Forestiere, 69130 Equily, (7) 83-30-440, Strasbourg Cadex, (8) 22-12-68, Fennes, 23-25 Rue du Puits Mauger, 6705 Strasbourg Cedex, (88) 22-12-68, Fennes, 23-25 Rue du Puits Mauger, 35100 Rennes, (99) 31-54-86, Toulouse Sales Office, Le Peripole—2, Chemin du Pigeonnier de la Cepiere, 31100 Toulouse, (61) 44-18-19; Marseille Sales Office, Noilly Paradis—146 Rue Paradis, 13006 Marseille, (91) 37-25-30.



Creating useful products and services for you GERMANY (Fed. Republic of Germany): Texas Instruments Deutschland GmbH: Haggertystrasse 1, D-8056 Freising, 8161+80-4891; Kurtuerstendamm 195198, D-1000 Berlin 15, 30+882-7365; III, Hagen 43/Kibbelstrasse, 1, D-10400 Essen, 201-24250; Frankfurter Allee 6-8, D-6236 Eschborm 1, 06196+8070; Hamburgerstrasse 11, D-2000 Hamburg 76, 040+220-1154, Kirchhorsterstrasse 2, D-3000 Hamburg 15, 151+1648021; Maybachstrabe 11, D-7302 Ostflidern 2-Nelingen, 711+547001; Mixikoring 19, D-2000 Hamburg 60, 40+637+0061; Postfach 1309, Roonstrasse 16, D-5400 Koblenz, 261+35044

HONG KONG (+ PEOPLES REPUBLIC OF CHINA): Texas Instruments Asia Ltd., 8th Floor, World Shipping Ctr., Harbour City, 7 Canton Rd., Kowloon, Hong Kong, 3 + 722-1223.

IRELAND: Texas Instruments (Ireland) Limited: Brewery Rd., Stillorgan, County Dublin, Eire, 1 831311.

TRALY: Texas Instruments Semiconduttori Italia Spa: Viale Delle Scienze, 1, 02015 Cittaducale (Rieti), Italy, 746 984: 1 Via Salaria KM 24 (Palazzo Cosma), Monterotondo Scalo (Rome), Italy, 6 + 9003241; Viale Europa, 38-44, 20093 Cologno Monzese (Milano), 2 2532541; Corso Svizzera, 185, 10100 Foliono, Italy, 11 774545; Via J. Barozzi 6, 40100 Bologna, Italy, 51 355651.

JAPAN: Texas Instruments Asia Ltd.: 4F Aoyama Fuji Bildg, 6-12, Kita Aoyama 3-Chome, Minato-ku, Tokyo, Japan 107, 3-498-2117; Osaka Branch, 5F, Nissho Iwai Bildg, 30 Imabashi 3- Chome, Higashi-ku, Osaka, Japan 541, 06-204-1881; Nagoya Branch, 7F Daini Toyota West Bildg, 10-27, Meleki 4-Chome, Nakamura-ku Nagoya, Japan 4-05, 25-253-263-263

KOREA: Texas Instruments Supply Co.: 3rd Floor, Samon Bldg., Yuksam-Dong, Gangnam-ku, 135 Seoul, Korea, 2+462-8001.

MEXICO: Texas Instruments de Mexico S.A.: Mexico City, AV Reforma No. 450 — 10th Floor, Mexico, D.F., 06600, 5+514-3003.

MIDDLE EAST: Texas Instruments: No. 13, 1st Floor Mannai Bidg., Diplomatic Area, P.O. Box 26335, Manama Bahrain, Arabian Gulf, 973+274681.

NETHERLANDS: Texas Instruments Holland B.V., P.O. Box 12995, (Bullewijk) 1100 CB Amsterdam, Zuid-Oost, Holland 20+5602911.

NORWAY: Texas Instruments Norway A/S: PB106, Refstad 131, Oslo 1, Norway, (2) 155090.

PHILIPPINES: Texas Instruments Asia Ltd.: 14th Floor, Ba- Lepanto Bldg., 8747 Paseo de Roxas, Makati, Metro Manila, Philippines, 2+8188987.

PORTUGAL: Texas Instruments Equipamento Electronico (Portugal), Lda.: Rua Eng. Frederico Ulrich, 2650 Moreira Da Maia, 4470 Maia, Portugal, 2-948-1003.

SINGAPORE (+ INDIA, INDONESIA, MALAYSIA, THAILAND): Texas Instruments Asia Ltd.: 12 Lorong Bakar Batu, Unit 01-02, Kolam Ayer Industrial Estate, Republic of Singapore, 747-2255.

SPAIN: Texas instruments Espana, S.A.: C/Jose Lazaro Galdiano No. 6, Madrid 16, 1/458.14.58.

SWEDEN: Texas Instruments International Trade Corporation (Sverigefilialen): Box 39103, 10054 Stockholm, Sweden, 8 - 235480.

SWITZERLAND: Texas Instruments, Inc., Reidstrasse 6, CH-8953 Dietikon (Zuerich) Switzerland, 1-740 2220.

TAIWAN: Texas Instruments Supply Co.: Room 903, 205 Tun Hwan Rd., 71 Sung-Kiang Road, Taipei, Taiwan, Republic of China, 2 + 521-9321.

UNITED KINGDOM: Texas Instruments Limited: Manton Lane, Bedford, MK41 7PA, England, 0234 67466; St. James House, Wellington Road North, Stockport, SK4 2RT, England, 61 + 442-7162.

вм

